MERGE 0 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [0,1,2,3] CONDITIONAL_S
Y_MEAS 1 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [0,1,2,3] CONDITIONAL_S
IDLE 2 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [0,1,2,3] CONDITIONAL_S
DISCARD 3 [(3,2)] 0 [] [] [] [] [] [0,1,2,3] CONDITIONAL_S
INJECT_T 4 [(0,2)] D [] [] [] [] [] [] none
MERGE 5 [(0,2),(1,2),(2,2)] D [] [8,9,10,11] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 6 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 7 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 8 [(3,2),(2,2)] D [5] [] [] [] [((2,2),(3,2))] [8,9,10,11] CONDITIONAL_S
Y_MEAS 9 [(3,2)] HALF_D_PLUS_2 [5] [] [] [] [] [8,9,10,11] CONDITIONAL_S
IDLE 10 [(2,2)] HALF_D_PLUS_2 [5] [] [] [] [] [8,9,10,11] CONDITIONAL_S
DISCARD 11 [(3,2)] 0 [5] [] [] [] [] [8,9,10,11] CONDITIONAL_S
MERGE 12 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(3,2)] 0 [] [] [] [] [] [12,13,14,15] CONDITIONAL_S
INJECT_T 16 [(0,2)] D [] [] [] [] [] [] none
MERGE 17 [(0,2),(1,2),(2,2)] D [] [20,21,22,23] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 18 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 19 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 20 [(3,2),(2,2)] D [17] [] [] [] [((2,2),(3,2))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(3,2)] HALF_D_PLUS_2 [17] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(2,2)] HALF_D_PLUS_2 [17] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(3,2)] 0 [17] [] [] [] [] [20,21,22,23] CONDITIONAL_S
MERGE 24 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [24,25,26,27] CONDITIONAL_S
Y_MEAS 25 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [24,25,26,27] CONDITIONAL_S
IDLE 26 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [24,25,26,27] CONDITIONAL_S
DISCARD 27 [(3,2)] 0 [] [] [] [] [] [24,25,26,27] CONDITIONAL_S
INJECT_T 28 [(0,2)] D [] [] [] [] [] [] none
MERGE 29 [(0,2),(1,2),(2,2)] D [] [32,33,34,35] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 30 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 31 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 32 [(3,2),(2,2)] D [29] [] [] [] [((2,2),(3,2))] [32,33,34,35] CONDITIONAL_S
Y_MEAS 33 [(3,2)] HALF_D_PLUS_2 [29] [] [] [] [] [32,33,34,35] CONDITIONAL_S
IDLE 34 [(2,2)] HALF_D_PLUS_2 [29] [] [] [] [] [32,33,34,35] CONDITIONAL_S
DISCARD 35 [(3,2)] 0 [29] [] [] [] [] [32,33,34,35] CONDITIONAL_S
MERGE 36 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(3,2)] 0 [] [] [] [] [] [36,37,38,39] CONDITIONAL_S
INJECT_T 40 [(0,2)] D [] [] [] [] [] [] none
MERGE 41 [(0,2),(1,2),(2,2)] D [] [44,45,46,47] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 42 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 43 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 44 [(3,2),(2,2)] D [41] [] [] [] [((2,2),(3,2))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(3,2)] HALF_D_PLUS_2 [41] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(2,2)] HALF_D_PLUS_2 [41] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(3,2)] 0 [41] [] [] [] [] [44,45,46,47] CONDITIONAL_S
MERGE 48 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [48,49,50,51] CONDITIONAL_S
Y_MEAS 49 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [48,49,50,51] CONDITIONAL_S
IDLE 50 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [48,49,50,51] CONDITIONAL_S
DISCARD 51 [(3,2)] 0 [] [] [] [] [] [48,49,50,51] CONDITIONAL_S
INJECT_T 52 [(0,2)] D [] [] [] [] [] [] none
MERGE 53 [(0,2),(1,2),(2,2)] D [] [56,57,58,59] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 54 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 55 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 56 [(3,2),(2,2)] D [53] [] [] [] [((2,2),(3,2))] [56,57,58,59] CONDITIONAL_S
Y_MEAS 57 [(3,2)] HALF_D_PLUS_2 [53] [] [] [] [] [56,57,58,59] CONDITIONAL_S
IDLE 58 [(2,2)] HALF_D_PLUS_2 [53] [] [] [] [] [56,57,58,59] CONDITIONAL_S
DISCARD 59 [(3,2)] 0 [53] [] [] [] [] [56,57,58,59] CONDITIONAL_S
MERGE 60 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(3,2)] 0 [] [] [] [] [] [60,61,62,63] CONDITIONAL_S
INJECT_T 64 [(0,2)] D [] [] [] [] [] [] none
MERGE 65 [(0,2),(1,2),(2,2)] D [] [68,69,70,71] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 66 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 67 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 68 [(3,2),(2,2)] D [65] [] [] [] [((2,2),(3,2))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(3,2)] HALF_D_PLUS_2 [65] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(2,2)] HALF_D_PLUS_2 [65] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(3,2)] 0 [65] [] [] [] [] [68,69,70,71] CONDITIONAL_S
MERGE 72 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [72,73,74,75] CONDITIONAL_S
Y_MEAS 73 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [72,73,74,75] CONDITIONAL_S
IDLE 74 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [72,73,74,75] CONDITIONAL_S
DISCARD 75 [(3,2)] 0 [] [] [] [] [] [72,73,74,75] CONDITIONAL_S
INJECT_T 76 [(0,2)] D [] [] [] [] [] [] none
MERGE 77 [(0,2),(1,2),(2,2)] D [] [80,81,82,83] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 78 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 79 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 80 [(3,2),(2,2)] D [77] [] [] [] [((2,2),(3,2))] [80,81,82,83] CONDITIONAL_S
Y_MEAS 81 [(3,2)] HALF_D_PLUS_2 [77] [] [] [] [] [80,81,82,83] CONDITIONAL_S
IDLE 82 [(2,2)] HALF_D_PLUS_2 [77] [] [] [] [] [80,81,82,83] CONDITIONAL_S
DISCARD 83 [(3,2)] 0 [77] [] [] [] [] [80,81,82,83] CONDITIONAL_S
INJECT_T 84 [(0,2)] D [] [] [] [] [] [] none
MERGE 85 [(0,2),(1,2),(2,2)] D [] [88,89,90,91] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 86 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 87 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 88 [(3,2),(2,2)] D [85] [] [] [] [((2,2),(3,2))] [88,89,90,91] CONDITIONAL_S
Y_MEAS 89 [(3,2)] HALF_D_PLUS_2 [85] [] [] [] [] [88,89,90,91] CONDITIONAL_S
IDLE 90 [(2,2)] HALF_D_PLUS_2 [85] [] [] [] [] [88,89,90,91] CONDITIONAL_S
DISCARD 91 [(3,2)] 0 [85] [] [] [] [] [88,89,90,91] CONDITIONAL_S
INJECT_T 92 [(0,2)] D [] [] [] [] [] [] none
MERGE 93 [(0,2),(1,2),(2,2)] D [] [96,97,98,99] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 94 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 95 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 96 [(3,2),(2,2)] D [93] [] [] [] [((2,2),(3,2))] [96,97,98,99] CONDITIONAL_S
Y_MEAS 97 [(3,2)] HALF_D_PLUS_2 [93] [] [] [] [] [96,97,98,99] CONDITIONAL_S
IDLE 98 [(2,2)] HALF_D_PLUS_2 [93] [] [] [] [] [96,97,98,99] CONDITIONAL_S
DISCARD 99 [(3,2)] 0 [93] [] [] [] [] [96,97,98,99] CONDITIONAL_S
INJECT_T 100 [(0,2)] D [] [] [] [] [] [] none
MERGE 101 [(0,2),(1,2),(2,2)] D [] [104,105,106,107] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 102 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 103 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 104 [(3,2),(2,2)] D [101] [] [] [] [((2,2),(3,2))] [104,105,106,107] CONDITIONAL_S
Y_MEAS 105 [(3,2)] HALF_D_PLUS_2 [101] [] [] [] [] [104,105,106,107] CONDITIONAL_S
IDLE 106 [(2,2)] HALF_D_PLUS_2 [101] [] [] [] [] [104,105,106,107] CONDITIONAL_S
DISCARD 107 [(3,2)] 0 [101] [] [] [] [] [104,105,106,107] CONDITIONAL_S
INJECT_T 108 [(0,2)] D [] [] [] [] [] [] none
MERGE 109 [(0,2),(1,2),(2,2)] D [] [112,113,114,115] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 110 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 111 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 112 [(3,2),(2,2)] D [109] [] [] [] [((2,2),(3,2))] [112,113,114,115] CONDITIONAL_S
Y_MEAS 113 [(3,2)] HALF_D_PLUS_2 [109] [] [] [] [] [112,113,114,115] CONDITIONAL_S
IDLE 114 [(2,2)] HALF_D_PLUS_2 [109] [] [] [] [] [112,113,114,115] CONDITIONAL_S
DISCARD 115 [(3,2)] 0 [109] [] [] [] [] [112,113,114,115] CONDITIONAL_S
MERGE 116 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(3,2)] 0 [] [] [] [] [] [116,117,118,119] CONDITIONAL_S
INJECT_T 120 [(0,2)] D [] [] [] [] [] [] none
MERGE 121 [(0,2),(1,2),(2,2)] D [] [124,125,126,127] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 122 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 123 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 124 [(3,2),(2,2)] D [121] [] [] [] [((2,2),(3,2))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(3,2)] HALF_D_PLUS_2 [121] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(2,2)] HALF_D_PLUS_2 [121] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(3,2)] 0 [121] [] [] [] [] [124,125,126,127] CONDITIONAL_S
MERGE 128 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [128,129,130,131] CONDITIONAL_S
Y_MEAS 129 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [128,129,130,131] CONDITIONAL_S
IDLE 130 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [128,129,130,131] CONDITIONAL_S
DISCARD 131 [(3,2)] 0 [] [] [] [] [] [128,129,130,131] CONDITIONAL_S
INJECT_T 132 [(0,2)] D [] [] [] [] [] [] none
MERGE 133 [(0,2),(1,2),(2,2)] D [] [136,137,138,139] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 134 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 135 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 136 [(3,2),(2,2)] D [133] [] [] [] [((2,2),(3,2))] [136,137,138,139] CONDITIONAL_S
Y_MEAS 137 [(3,2)] HALF_D_PLUS_2 [133] [] [] [] [] [136,137,138,139] CONDITIONAL_S
IDLE 138 [(2,2)] HALF_D_PLUS_2 [133] [] [] [] [] [136,137,138,139] CONDITIONAL_S
DISCARD 139 [(3,2)] 0 [133] [] [] [] [] [136,137,138,139] CONDITIONAL_S
MERGE 140 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [140,141,142,143] CONDITIONAL_S
Y_MEAS 141 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 142 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [140,141,142,143] CONDITIONAL_S
DISCARD 143 [(3,2)] 0 [] [] [] [] [] [140,141,142,143] CONDITIONAL_S
INJECT_T 144 [(0,2)] D [] [] [] [] [] [] none
MERGE 145 [(0,2),(1,2),(2,2)] D [] [148,149,150,151] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 146 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 147 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 148 [(3,2),(2,2)] D [145] [] [] [] [((2,2),(3,2))] [148,149,150,151] CONDITIONAL_S
Y_MEAS 149 [(3,2)] HALF_D_PLUS_2 [145] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 150 [(2,2)] HALF_D_PLUS_2 [145] [] [] [] [] [148,149,150,151] CONDITIONAL_S
DISCARD 151 [(3,2)] 0 [145] [] [] [] [] [148,149,150,151] CONDITIONAL_S
INJECT_T 152 [(0,2)] D [] [] [] [] [] [] none
MERGE 153 [(0,2),(1,2),(2,2)] D [] [156,157,158,159] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 154 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 155 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 156 [(3,2),(2,2)] D [153] [] [] [] [((2,2),(3,2))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(3,2)] HALF_D_PLUS_2 [153] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(2,2)] HALF_D_PLUS_2 [153] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(3,2)] 0 [153] [] [] [] [] [156,157,158,159] CONDITIONAL_S
MERGE 160 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [160,161,162,163] CONDITIONAL_S
Y_MEAS 161 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [160,161,162,163] CONDITIONAL_S
IDLE 162 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [160,161,162,163] CONDITIONAL_S
DISCARD 163 [(3,2)] 0 [] [] [] [] [] [160,161,162,163] CONDITIONAL_S
INJECT_T 164 [(0,2)] D [] [] [] [] [] [] none
MERGE 165 [(0,2),(1,2),(2,2)] D [] [168,169,170,171] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 166 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 167 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 168 [(3,2),(2,2)] D [165] [] [] [] [((2,2),(3,2))] [168,169,170,171] CONDITIONAL_S
Y_MEAS 169 [(3,2)] HALF_D_PLUS_2 [165] [] [] [] [] [168,169,170,171] CONDITIONAL_S
IDLE 170 [(2,2)] HALF_D_PLUS_2 [165] [] [] [] [] [168,169,170,171] CONDITIONAL_S
DISCARD 171 [(3,2)] 0 [165] [] [] [] [] [168,169,170,171] CONDITIONAL_S
MERGE 172 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(3,2)] 0 [] [] [] [] [] [172,173,174,175] CONDITIONAL_S
INJECT_T 176 [(0,2)] D [] [] [] [] [] [] none
MERGE 177 [(0,2),(1,2),(2,2)] D [] [180,181,182,183] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 178 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 179 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 180 [(3,2),(2,2)] D [177] [] [] [] [((2,2),(3,2))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(3,2)] HALF_D_PLUS_2 [177] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(2,2)] HALF_D_PLUS_2 [177] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(3,2)] 0 [177] [] [] [] [] [180,181,182,183] CONDITIONAL_S
INJECT_T 184 [(0,2)] D [] [] [] [] [] [] none
MERGE 185 [(0,2),(1,2),(2,2)] D [] [188,189,190,191] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 186 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 187 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 188 [(3,2),(2,2)] D [185] [] [] [] [((2,2),(3,2))] [188,189,190,191] CONDITIONAL_S
Y_MEAS 189 [(3,2)] HALF_D_PLUS_2 [185] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 190 [(2,2)] HALF_D_PLUS_2 [185] [] [] [] [] [188,189,190,191] CONDITIONAL_S
DISCARD 191 [(3,2)] 0 [185] [] [] [] [] [188,189,190,191] CONDITIONAL_S
MERGE 192 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [192,193,194,195] CONDITIONAL_S
Y_MEAS 193 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [192,193,194,195] CONDITIONAL_S
IDLE 194 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [192,193,194,195] CONDITIONAL_S
DISCARD 195 [(3,2)] 0 [] [] [] [] [] [192,193,194,195] CONDITIONAL_S
INJECT_T 196 [(0,2)] D [] [] [] [] [] [] none
MERGE 197 [(0,2),(1,2),(2,2)] D [] [200,201,202,203] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 198 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 199 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 200 [(3,2),(2,2)] D [197] [] [] [] [((2,2),(3,2))] [200,201,202,203] CONDITIONAL_S
Y_MEAS 201 [(3,2)] HALF_D_PLUS_2 [197] [] [] [] [] [200,201,202,203] CONDITIONAL_S
IDLE 202 [(2,2)] HALF_D_PLUS_2 [197] [] [] [] [] [200,201,202,203] CONDITIONAL_S
DISCARD 203 [(3,2)] 0 [197] [] [] [] [] [200,201,202,203] CONDITIONAL_S
INJECT_T 204 [(0,2)] D [] [] [] [] [] [] none
MERGE 205 [(0,2),(1,2),(2,2)] D [] [208,209,210,211] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 206 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 207 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 208 [(3,2),(2,2)] D [205] [] [] [] [((2,2),(3,2))] [208,209,210,211] CONDITIONAL_S
Y_MEAS 209 [(3,2)] HALF_D_PLUS_2 [205] [] [] [] [] [208,209,210,211] CONDITIONAL_S
IDLE 210 [(2,2)] HALF_D_PLUS_2 [205] [] [] [] [] [208,209,210,211] CONDITIONAL_S
DISCARD 211 [(3,2)] 0 [205] [] [] [] [] [208,209,210,211] CONDITIONAL_S
INJECT_T 212 [(0,2)] D [] [] [] [] [] [] none
MERGE 213 [(0,2),(1,2),(2,2)] D [] [216,217,218,219] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 214 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 215 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 216 [(3,2),(2,2)] D [213] [] [] [] [((2,2),(3,2))] [216,217,218,219] CONDITIONAL_S
Y_MEAS 217 [(3,2)] HALF_D_PLUS_2 [213] [] [] [] [] [216,217,218,219] CONDITIONAL_S
IDLE 218 [(2,2)] HALF_D_PLUS_2 [213] [] [] [] [] [216,217,218,219] CONDITIONAL_S
DISCARD 219 [(3,2)] 0 [213] [] [] [] [] [216,217,218,219] CONDITIONAL_S
INJECT_T 220 [(0,2)] D [] [] [] [] [] [] none
MERGE 221 [(0,2),(1,2),(2,2)] D [] [224,225,226,227] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 222 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 223 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 224 [(3,2),(2,2)] D [221] [] [] [] [((2,2),(3,2))] [224,225,226,227] CONDITIONAL_S
Y_MEAS 225 [(3,2)] HALF_D_PLUS_2 [221] [] [] [] [] [224,225,226,227] CONDITIONAL_S
IDLE 226 [(2,2)] HALF_D_PLUS_2 [221] [] [] [] [] [224,225,226,227] CONDITIONAL_S
DISCARD 227 [(3,2)] 0 [221] [] [] [] [] [224,225,226,227] CONDITIONAL_S
MERGE 228 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [228,229,230,231] CONDITIONAL_S
Y_MEAS 229 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 230 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [228,229,230,231] CONDITIONAL_S
DISCARD 231 [(3,2)] 0 [] [] [] [] [] [228,229,230,231] CONDITIONAL_S
INJECT_T 232 [(0,2)] D [] [] [] [] [] [] none
MERGE 233 [(0,2),(1,2),(2,2)] D [] [236,237,238,239] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 234 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 235 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 236 [(3,2),(2,2)] D [233] [] [] [] [((2,2),(3,2))] [236,237,238,239] CONDITIONAL_S
Y_MEAS 237 [(3,2)] HALF_D_PLUS_2 [233] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 238 [(2,2)] HALF_D_PLUS_2 [233] [] [] [] [] [236,237,238,239] CONDITIONAL_S
DISCARD 239 [(3,2)] 0 [233] [] [] [] [] [236,237,238,239] CONDITIONAL_S
INJECT_T 240 [(0,2)] D [] [] [] [] [] [] none
MERGE 241 [(0,2),(1,2),(2,2)] D [] [244,245,246,247] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 242 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 243 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 244 [(3,2),(2,2)] D [241] [] [] [] [((2,2),(3,2))] [244,245,246,247] CONDITIONAL_S
Y_MEAS 245 [(3,2)] HALF_D_PLUS_2 [241] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 246 [(2,2)] HALF_D_PLUS_2 [241] [] [] [] [] [244,245,246,247] CONDITIONAL_S
DISCARD 247 [(3,2)] 0 [241] [] [] [] [] [244,245,246,247] CONDITIONAL_S
INJECT_T 248 [(0,2)] D [] [] [] [] [] [] none
MERGE 249 [(0,2),(1,2),(2,2)] D [] [252,253,254,255] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 250 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 251 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 252 [(3,2),(2,2)] D [249] [] [] [] [((2,2),(3,2))] [252,253,254,255] CONDITIONAL_S
Y_MEAS 253 [(3,2)] HALF_D_PLUS_2 [249] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 254 [(2,2)] HALF_D_PLUS_2 [249] [] [] [] [] [252,253,254,255] CONDITIONAL_S
DISCARD 255 [(3,2)] 0 [249] [] [] [] [] [252,253,254,255] CONDITIONAL_S
MERGE 256 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [256,257,258,259] CONDITIONAL_S
Y_MEAS 257 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [256,257,258,259] CONDITIONAL_S
IDLE 258 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [256,257,258,259] CONDITIONAL_S
DISCARD 259 [(3,2)] 0 [] [] [] [] [] [256,257,258,259] CONDITIONAL_S
INJECT_T 260 [(0,2)] D [] [] [] [] [] [] none
MERGE 261 [(0,2),(1,2),(2,2)] D [] [264,265,266,267] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 262 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 263 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 264 [(3,2),(2,2)] D [261] [] [] [] [((2,2),(3,2))] [264,265,266,267] CONDITIONAL_S
Y_MEAS 265 [(3,2)] HALF_D_PLUS_2 [261] [] [] [] [] [264,265,266,267] CONDITIONAL_S
IDLE 266 [(2,2)] HALF_D_PLUS_2 [261] [] [] [] [] [264,265,266,267] CONDITIONAL_S
DISCARD 267 [(3,2)] 0 [261] [] [] [] [] [264,265,266,267] CONDITIONAL_S
MERGE 268 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [268,269,270,271] CONDITIONAL_S
Y_MEAS 269 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 270 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [268,269,270,271] CONDITIONAL_S
DISCARD 271 [(3,2)] 0 [] [] [] [] [] [268,269,270,271] CONDITIONAL_S
INJECT_T 272 [(0,2)] D [] [] [] [] [] [] none
MERGE 273 [(0,2),(1,2),(2,2)] D [] [276,277,278,279] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 274 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 275 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 276 [(3,2),(2,2)] D [273] [] [] [] [((2,2),(3,2))] [276,277,278,279] CONDITIONAL_S
Y_MEAS 277 [(3,2)] HALF_D_PLUS_2 [273] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 278 [(2,2)] HALF_D_PLUS_2 [273] [] [] [] [] [276,277,278,279] CONDITIONAL_S
DISCARD 279 [(3,2)] 0 [273] [] [] [] [] [276,277,278,279] CONDITIONAL_S
INJECT_T 280 [(0,2)] D [] [] [] [] [] [] none
MERGE 281 [(0,2),(1,2),(2,2)] D [] [284,285,286,287] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 282 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 283 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 284 [(3,2),(2,2)] D [281] [] [] [] [((2,2),(3,2))] [284,285,286,287] CONDITIONAL_S
Y_MEAS 285 [(3,2)] HALF_D_PLUS_2 [281] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 286 [(2,2)] HALF_D_PLUS_2 [281] [] [] [] [] [284,285,286,287] CONDITIONAL_S
DISCARD 287 [(3,2)] 0 [281] [] [] [] [] [284,285,286,287] CONDITIONAL_S
INJECT_T 288 [(0,2)] D [] [] [] [] [] [] none
MERGE 289 [(0,2),(1,2),(2,2)] D [] [292,293,294,295] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 290 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 291 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 292 [(3,2),(2,2)] D [289] [] [] [] [((2,2),(3,2))] [292,293,294,295] CONDITIONAL_S
Y_MEAS 293 [(3,2)] HALF_D_PLUS_2 [289] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 294 [(2,2)] HALF_D_PLUS_2 [289] [] [] [] [] [292,293,294,295] CONDITIONAL_S
DISCARD 295 [(3,2)] 0 [289] [] [] [] [] [292,293,294,295] CONDITIONAL_S
MERGE 296 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [296,297,298,299] CONDITIONAL_S
Y_MEAS 297 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [296,297,298,299] CONDITIONAL_S
IDLE 298 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [296,297,298,299] CONDITIONAL_S
DISCARD 299 [(3,2)] 0 [] [] [] [] [] [296,297,298,299] CONDITIONAL_S
INJECT_T 300 [(0,2)] D [] [] [] [] [] [] none
MERGE 301 [(0,2),(1,2),(2,2)] D [] [304,305,306,307] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 302 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 303 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 304 [(3,2),(2,2)] D [301] [] [] [] [((2,2),(3,2))] [304,305,306,307] CONDITIONAL_S
Y_MEAS 305 [(3,2)] HALF_D_PLUS_2 [301] [] [] [] [] [304,305,306,307] CONDITIONAL_S
IDLE 306 [(2,2)] HALF_D_PLUS_2 [301] [] [] [] [] [304,305,306,307] CONDITIONAL_S
DISCARD 307 [(3,2)] 0 [301] [] [] [] [] [304,305,306,307] CONDITIONAL_S
INJECT_T 308 [(0,2)] D [] [] [] [] [] [] none
MERGE 309 [(0,2),(1,2),(2,2)] D [] [312,313,314,315] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 310 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 311 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 312 [(3,2),(2,2)] D [309] [] [] [] [((2,2),(3,2))] [312,313,314,315] CONDITIONAL_S
Y_MEAS 313 [(3,2)] HALF_D_PLUS_2 [309] [] [] [] [] [312,313,314,315] CONDITIONAL_S
IDLE 314 [(2,2)] HALF_D_PLUS_2 [309] [] [] [] [] [312,313,314,315] CONDITIONAL_S
DISCARD 315 [(3,2)] 0 [309] [] [] [] [] [312,313,314,315] CONDITIONAL_S
INJECT_T 316 [(0,2)] D [] [] [] [] [] [] none
MERGE 317 [(0,2),(1,2),(2,2)] D [] [320,321,322,323] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 318 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 319 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 320 [(3,2),(2,2)] D [317] [] [] [] [((2,2),(3,2))] [320,321,322,323] CONDITIONAL_S
Y_MEAS 321 [(3,2)] HALF_D_PLUS_2 [317] [] [] [] [] [320,321,322,323] CONDITIONAL_S
IDLE 322 [(2,2)] HALF_D_PLUS_2 [317] [] [] [] [] [320,321,322,323] CONDITIONAL_S
DISCARD 323 [(3,2)] 0 [317] [] [] [] [] [320,321,322,323] CONDITIONAL_S
INJECT_T 324 [(0,2)] D [] [] [] [] [] [] none
MERGE 325 [(0,2),(1,2),(2,2)] D [] [328,329,330,331] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 326 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 327 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 328 [(3,2),(2,2)] D [325] [] [] [] [((2,2),(3,2))] [328,329,330,331] CONDITIONAL_S
Y_MEAS 329 [(3,2)] HALF_D_PLUS_2 [325] [] [] [] [] [328,329,330,331] CONDITIONAL_S
IDLE 330 [(2,2)] HALF_D_PLUS_2 [325] [] [] [] [] [328,329,330,331] CONDITIONAL_S
DISCARD 331 [(3,2)] 0 [325] [] [] [] [] [328,329,330,331] CONDITIONAL_S
MERGE 332 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [332,333,334,335] CONDITIONAL_S
Y_MEAS 333 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 334 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [332,333,334,335] CONDITIONAL_S
DISCARD 335 [(3,2)] 0 [] [] [] [] [] [332,333,334,335] CONDITIONAL_S
INJECT_T 336 [(0,2)] D [] [] [] [] [] [] none
MERGE 337 [(0,2),(1,2),(2,2)] D [] [340,341,342,343] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 338 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 339 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 340 [(3,2),(2,2)] D [337] [] [] [] [((2,2),(3,2))] [340,341,342,343] CONDITIONAL_S
Y_MEAS 341 [(3,2)] HALF_D_PLUS_2 [337] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 342 [(2,2)] HALF_D_PLUS_2 [337] [] [] [] [] [340,341,342,343] CONDITIONAL_S
DISCARD 343 [(3,2)] 0 [337] [] [] [] [] [340,341,342,343] CONDITIONAL_S
MERGE 344 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [344,345,346,347] CONDITIONAL_S
Y_MEAS 345 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [344,345,346,347] CONDITIONAL_S
IDLE 346 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [344,345,346,347] CONDITIONAL_S
DISCARD 347 [(3,2)] 0 [] [] [] [] [] [344,345,346,347] CONDITIONAL_S
INJECT_T 348 [(0,2)] D [] [] [] [] [] [] none
MERGE 349 [(0,2),(1,2),(2,2)] D [] [352,353,354,355] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 350 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 351 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 352 [(3,2),(2,2)] D [349] [] [] [] [((2,2),(3,2))] [352,353,354,355] CONDITIONAL_S
Y_MEAS 353 [(3,2)] HALF_D_PLUS_2 [349] [] [] [] [] [352,353,354,355] CONDITIONAL_S
IDLE 354 [(2,2)] HALF_D_PLUS_2 [349] [] [] [] [] [352,353,354,355] CONDITIONAL_S
DISCARD 355 [(3,2)] 0 [349] [] [] [] [] [352,353,354,355] CONDITIONAL_S
INJECT_T 356 [(0,2)] D [] [] [] [] [] [] none
MERGE 357 [(0,2),(1,2),(2,2)] D [] [360,361,362,363] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 358 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 359 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 360 [(3,2),(2,2)] D [357] [] [] [] [((2,2),(3,2))] [360,361,362,363] CONDITIONAL_S
Y_MEAS 361 [(3,2)] HALF_D_PLUS_2 [357] [] [] [] [] [360,361,362,363] CONDITIONAL_S
IDLE 362 [(2,2)] HALF_D_PLUS_2 [357] [] [] [] [] [360,361,362,363] CONDITIONAL_S
DISCARD 363 [(3,2)] 0 [357] [] [] [] [] [360,361,362,363] CONDITIONAL_S
INJECT_T 364 [(0,2)] D [] [] [] [] [] [] none
MERGE 365 [(0,2),(1,2),(2,2)] D [] [368,369,370,371] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 366 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 367 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 368 [(3,2),(2,2)] D [365] [] [] [] [((2,2),(3,2))] [368,369,370,371] CONDITIONAL_S
Y_MEAS 369 [(3,2)] HALF_D_PLUS_2 [365] [] [] [] [] [368,369,370,371] CONDITIONAL_S
IDLE 370 [(2,2)] HALF_D_PLUS_2 [365] [] [] [] [] [368,369,370,371] CONDITIONAL_S
DISCARD 371 [(3,2)] 0 [365] [] [] [] [] [368,369,370,371] CONDITIONAL_S
INJECT_T 372 [(0,2)] D [] [] [] [] [] [] none
MERGE 373 [(0,2),(1,2),(2,2)] D [] [376,377,378,379] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 374 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 375 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 376 [(3,2),(2,2)] D [373] [] [] [] [((2,2),(3,2))] [376,377,378,379] CONDITIONAL_S
Y_MEAS 377 [(3,2)] HALF_D_PLUS_2 [373] [] [] [] [] [376,377,378,379] CONDITIONAL_S
IDLE 378 [(2,2)] HALF_D_PLUS_2 [373] [] [] [] [] [376,377,378,379] CONDITIONAL_S
DISCARD 379 [(3,2)] 0 [373] [] [] [] [] [376,377,378,379] CONDITIONAL_S
INJECT_T 380 [(0,2)] D [] [] [] [] [] [] none
MERGE 381 [(0,2),(1,2),(2,2)] D [] [384,385,386,387] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 382 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 383 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 384 [(3,2),(2,2)] D [381] [] [] [] [((2,2),(3,2))] [384,385,386,387] CONDITIONAL_S
Y_MEAS 385 [(3,2)] HALF_D_PLUS_2 [381] [] [] [] [] [384,385,386,387] CONDITIONAL_S
IDLE 386 [(2,2)] HALF_D_PLUS_2 [381] [] [] [] [] [384,385,386,387] CONDITIONAL_S
DISCARD 387 [(3,2)] 0 [381] [] [] [] [] [384,385,386,387] CONDITIONAL_S
MERGE 388 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [388,389,390,391] CONDITIONAL_S
Y_MEAS 389 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 390 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [388,389,390,391] CONDITIONAL_S
DISCARD 391 [(3,2)] 0 [] [] [] [] [] [388,389,390,391] CONDITIONAL_S
INJECT_T 392 [(0,2)] D [] [] [] [] [] [] none
MERGE 393 [(0,2),(1,2),(2,2)] D [] [396,397,398,399] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 394 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 395 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 396 [(3,2),(2,2)] D [393] [] [] [] [((2,2),(3,2))] [396,397,398,399] CONDITIONAL_S
Y_MEAS 397 [(3,2)] HALF_D_PLUS_2 [393] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 398 [(2,2)] HALF_D_PLUS_2 [393] [] [] [] [] [396,397,398,399] CONDITIONAL_S
DISCARD 399 [(3,2)] 0 [393] [] [] [] [] [396,397,398,399] CONDITIONAL_S
MERGE 400 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [400,401,402,403] CONDITIONAL_S
Y_MEAS 401 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [400,401,402,403] CONDITIONAL_S
IDLE 402 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [400,401,402,403] CONDITIONAL_S
DISCARD 403 [(3,2)] 0 [] [] [] [] [] [400,401,402,403] CONDITIONAL_S
INJECT_T 404 [(0,2)] D [] [] [] [] [] [] none
MERGE 405 [(0,2),(1,2),(2,2)] D [] [408,409,410,411] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 406 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 407 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 408 [(3,2),(2,2)] D [405] [] [] [] [((2,2),(3,2))] [408,409,410,411] CONDITIONAL_S
Y_MEAS 409 [(3,2)] HALF_D_PLUS_2 [405] [] [] [] [] [408,409,410,411] CONDITIONAL_S
IDLE 410 [(2,2)] HALF_D_PLUS_2 [405] [] [] [] [] [408,409,410,411] CONDITIONAL_S
DISCARD 411 [(3,2)] 0 [405] [] [] [] [] [408,409,410,411] CONDITIONAL_S
INJECT_T 412 [(0,2)] D [] [] [] [] [] [] none
MERGE 413 [(0,2),(1,2),(2,2)] D [] [416,417,418,419] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 414 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 415 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 416 [(3,2),(2,2)] D [413] [] [] [] [((2,2),(3,2))] [416,417,418,419] CONDITIONAL_S
Y_MEAS 417 [(3,2)] HALF_D_PLUS_2 [413] [] [] [] [] [416,417,418,419] CONDITIONAL_S
IDLE 418 [(2,2)] HALF_D_PLUS_2 [413] [] [] [] [] [416,417,418,419] CONDITIONAL_S
DISCARD 419 [(3,2)] 0 [413] [] [] [] [] [416,417,418,419] CONDITIONAL_S
INJECT_T 420 [(0,2)] D [] [] [] [] [] [] none
MERGE 421 [(0,2),(1,2),(2,2)] D [] [424,425,426,427] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 422 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 423 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 424 [(3,2),(2,2)] D [421] [] [] [] [((2,2),(3,2))] [424,425,426,427] CONDITIONAL_S
Y_MEAS 425 [(3,2)] HALF_D_PLUS_2 [421] [] [] [] [] [424,425,426,427] CONDITIONAL_S
IDLE 426 [(2,2)] HALF_D_PLUS_2 [421] [] [] [] [] [424,425,426,427] CONDITIONAL_S
DISCARD 427 [(3,2)] 0 [421] [] [] [] [] [424,425,426,427] CONDITIONAL_S
INJECT_T 428 [(0,2)] D [] [] [] [] [] [] none
MERGE 429 [(0,2),(1,2),(2,2)] D [] [432,433,434,435] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 430 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 431 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 432 [(3,2),(2,2)] D [429] [] [] [] [((2,2),(3,2))] [432,433,434,435] CONDITIONAL_S
Y_MEAS 433 [(3,2)] HALF_D_PLUS_2 [429] [] [] [] [] [432,433,434,435] CONDITIONAL_S
IDLE 434 [(2,2)] HALF_D_PLUS_2 [429] [] [] [] [] [432,433,434,435] CONDITIONAL_S
DISCARD 435 [(3,2)] 0 [429] [] [] [] [] [432,433,434,435] CONDITIONAL_S
MERGE 436 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [436,437,438,439] CONDITIONAL_S
Y_MEAS 437 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 438 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [436,437,438,439] CONDITIONAL_S
DISCARD 439 [(3,2)] 0 [] [] [] [] [] [436,437,438,439] CONDITIONAL_S
INJECT_T 440 [(0,2)] D [] [] [] [] [] [] none
MERGE 441 [(0,2),(1,2),(2,2)] D [] [444,445,446,447] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 442 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 443 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 444 [(3,2),(2,2)] D [441] [] [] [] [((2,2),(3,2))] [444,445,446,447] CONDITIONAL_S
Y_MEAS 445 [(3,2)] HALF_D_PLUS_2 [441] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 446 [(2,2)] HALF_D_PLUS_2 [441] [] [] [] [] [444,445,446,447] CONDITIONAL_S
DISCARD 447 [(3,2)] 0 [441] [] [] [] [] [444,445,446,447] CONDITIONAL_S
INJECT_T 448 [(0,2)] D [] [] [] [] [] [] none
MERGE 449 [(0,2),(1,2),(2,2)] D [] [452,453,454,455] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 450 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 451 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 452 [(3,2),(2,2)] D [449] [] [] [] [((2,2),(3,2))] [452,453,454,455] CONDITIONAL_S
Y_MEAS 453 [(3,2)] HALF_D_PLUS_2 [449] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 454 [(2,2)] HALF_D_PLUS_2 [449] [] [] [] [] [452,453,454,455] CONDITIONAL_S
DISCARD 455 [(3,2)] 0 [449] [] [] [] [] [452,453,454,455] CONDITIONAL_S
INJECT_T 456 [(0,2)] D [] [] [] [] [] [] none
MERGE 457 [(0,2),(1,2),(2,2)] D [] [460,461,462,463] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 458 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 459 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 460 [(3,2),(2,2)] D [457] [] [] [] [((2,2),(3,2))] [460,461,462,463] CONDITIONAL_S
Y_MEAS 461 [(3,2)] HALF_D_PLUS_2 [457] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 462 [(2,2)] HALF_D_PLUS_2 [457] [] [] [] [] [460,461,462,463] CONDITIONAL_S
DISCARD 463 [(3,2)] 0 [457] [] [] [] [] [460,461,462,463] CONDITIONAL_S
INJECT_T 464 [(0,2)] D [] [] [] [] [] [] none
MERGE 465 [(0,2),(1,2),(2,2)] D [] [468,469,470,471] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 466 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 467 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 468 [(3,2),(2,2)] D [465] [] [] [] [((2,2),(3,2))] [468,469,470,471] CONDITIONAL_S
Y_MEAS 469 [(3,2)] HALF_D_PLUS_2 [465] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 470 [(2,2)] HALF_D_PLUS_2 [465] [] [] [] [] [468,469,470,471] CONDITIONAL_S
DISCARD 471 [(3,2)] 0 [465] [] [] [] [] [468,469,470,471] CONDITIONAL_S
INJECT_T 472 [(0,2)] D [] [] [] [] [] [] none
MERGE 473 [(0,2),(1,2),(2,2)] D [] [476,477,478,479] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 474 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 475 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 476 [(3,2),(2,2)] D [473] [] [] [] [((2,2),(3,2))] [476,477,478,479] CONDITIONAL_S
Y_MEAS 477 [(3,2)] HALF_D_PLUS_2 [473] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 478 [(2,2)] HALF_D_PLUS_2 [473] [] [] [] [] [476,477,478,479] CONDITIONAL_S
DISCARD 479 [(3,2)] 0 [473] [] [] [] [] [476,477,478,479] CONDITIONAL_S
MERGE 480 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [480,481,482,483] CONDITIONAL_S
Y_MEAS 481 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [480,481,482,483] CONDITIONAL_S
IDLE 482 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [480,481,482,483] CONDITIONAL_S
DISCARD 483 [(3,2)] 0 [] [] [] [] [] [480,481,482,483] CONDITIONAL_S
INJECT_T 484 [(0,2)] D [] [] [] [] [] [] none
MERGE 485 [(0,2),(1,2),(2,2)] D [] [488,489,490,491] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 486 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 487 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 488 [(3,2),(2,2)] D [485] [] [] [] [((2,2),(3,2))] [488,489,490,491] CONDITIONAL_S
Y_MEAS 489 [(3,2)] HALF_D_PLUS_2 [485] [] [] [] [] [488,489,490,491] CONDITIONAL_S
IDLE 490 [(2,2)] HALF_D_PLUS_2 [485] [] [] [] [] [488,489,490,491] CONDITIONAL_S
DISCARD 491 [(3,2)] 0 [485] [] [] [] [] [488,489,490,491] CONDITIONAL_S
MERGE 492 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [492,493,494,495] CONDITIONAL_S
Y_MEAS 493 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 494 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [492,493,494,495] CONDITIONAL_S
DISCARD 495 [(3,2)] 0 [] [] [] [] [] [492,493,494,495] CONDITIONAL_S
INJECT_T 496 [(0,2)] D [] [] [] [] [] [] none
MERGE 497 [(0,2),(1,2),(2,2)] D [] [500,501,502,503] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 498 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 499 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 500 [(3,2),(2,2)] D [497] [] [] [] [((2,2),(3,2))] [500,501,502,503] CONDITIONAL_S
Y_MEAS 501 [(3,2)] HALF_D_PLUS_2 [497] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 502 [(2,2)] HALF_D_PLUS_2 [497] [] [] [] [] [500,501,502,503] CONDITIONAL_S
DISCARD 503 [(3,2)] 0 [497] [] [] [] [] [500,501,502,503] CONDITIONAL_S
INJECT_T 504 [(0,2)] D [] [] [] [] [] [] none
MERGE 505 [(0,2),(1,2),(2,2)] D [] [508,509,510,511] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 506 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 507 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 508 [(3,2),(2,2)] D [505] [] [] [] [((2,2),(3,2))] [508,509,510,511] CONDITIONAL_S
Y_MEAS 509 [(3,2)] HALF_D_PLUS_2 [505] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 510 [(2,2)] HALF_D_PLUS_2 [505] [] [] [] [] [508,509,510,511] CONDITIONAL_S
DISCARD 511 [(3,2)] 0 [505] [] [] [] [] [508,509,510,511] CONDITIONAL_S
MERGE 512 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [512,513,514,515] CONDITIONAL_S
Y_MEAS 513 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [512,513,514,515] CONDITIONAL_S
IDLE 514 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [512,513,514,515] CONDITIONAL_S
DISCARD 515 [(3,2)] 0 [] [] [] [] [] [512,513,514,515] CONDITIONAL_S
INJECT_T 516 [(0,2)] D [] [] [] [] [] [] none
MERGE 517 [(0,2),(1,2),(2,2)] D [] [520,521,522,523] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 518 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 519 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 520 [(3,2),(2,2)] D [517] [] [] [] [((2,2),(3,2))] [520,521,522,523] CONDITIONAL_S
Y_MEAS 521 [(3,2)] HALF_D_PLUS_2 [517] [] [] [] [] [520,521,522,523] CONDITIONAL_S
IDLE 522 [(2,2)] HALF_D_PLUS_2 [517] [] [] [] [] [520,521,522,523] CONDITIONAL_S
DISCARD 523 [(3,2)] 0 [517] [] [] [] [] [520,521,522,523] CONDITIONAL_S
INJECT_T 524 [(0,2)] D [] [] [] [] [] [] none
MERGE 525 [(0,2),(1,2),(2,2)] D [] [528,529,530,531] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 526 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 527 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 528 [(3,2),(2,2)] D [525] [] [] [] [((2,2),(3,2))] [528,529,530,531] CONDITIONAL_S
Y_MEAS 529 [(3,2)] HALF_D_PLUS_2 [525] [] [] [] [] [528,529,530,531] CONDITIONAL_S
IDLE 530 [(2,2)] HALF_D_PLUS_2 [525] [] [] [] [] [528,529,530,531] CONDITIONAL_S
DISCARD 531 [(3,2)] 0 [525] [] [] [] [] [528,529,530,531] CONDITIONAL_S
INJECT_T 532 [(0,2)] D [] [] [] [] [] [] none
MERGE 533 [(0,2),(1,2),(2,2)] D [] [536,537,538,539] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 534 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 535 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 536 [(3,2),(2,2)] D [533] [] [] [] [((2,2),(3,2))] [536,537,538,539] CONDITIONAL_S
Y_MEAS 537 [(3,2)] HALF_D_PLUS_2 [533] [] [] [] [] [536,537,538,539] CONDITIONAL_S
IDLE 538 [(2,2)] HALF_D_PLUS_2 [533] [] [] [] [] [536,537,538,539] CONDITIONAL_S
DISCARD 539 [(3,2)] 0 [533] [] [] [] [] [536,537,538,539] CONDITIONAL_S
INJECT_T 540 [(0,2)] D [] [] [] [] [] [] none
MERGE 541 [(0,2),(1,2),(2,2)] D [] [544,545,546,547] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 542 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 543 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 544 [(3,2),(2,2)] D [541] [] [] [] [((2,2),(3,2))] [544,545,546,547] CONDITIONAL_S
Y_MEAS 545 [(3,2)] HALF_D_PLUS_2 [541] [] [] [] [] [544,545,546,547] CONDITIONAL_S
IDLE 546 [(2,2)] HALF_D_PLUS_2 [541] [] [] [] [] [544,545,546,547] CONDITIONAL_S
DISCARD 547 [(3,2)] 0 [541] [] [] [] [] [544,545,546,547] CONDITIONAL_S
INJECT_T 548 [(0,2)] D [] [] [] [] [] [] none
MERGE 549 [(0,2),(1,2),(2,2)] D [] [552,553,554,555] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 550 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 551 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 552 [(3,2),(2,2)] D [549] [] [] [] [((2,2),(3,2))] [552,553,554,555] CONDITIONAL_S
Y_MEAS 553 [(3,2)] HALF_D_PLUS_2 [549] [] [] [] [] [552,553,554,555] CONDITIONAL_S
IDLE 554 [(2,2)] HALF_D_PLUS_2 [549] [] [] [] [] [552,553,554,555] CONDITIONAL_S
DISCARD 555 [(3,2)] 0 [549] [] [] [] [] [552,553,554,555] CONDITIONAL_S
MERGE 556 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [556,557,558,559] CONDITIONAL_S
Y_MEAS 557 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 558 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [556,557,558,559] CONDITIONAL_S
DISCARD 559 [(3,2)] 0 [] [] [] [] [] [556,557,558,559] CONDITIONAL_S
INJECT_T 560 [(0,2)] D [] [] [] [] [] [] none
MERGE 561 [(0,2),(1,2),(2,2)] D [] [564,565,566,567] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 562 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 563 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 564 [(3,2),(2,2)] D [561] [] [] [] [((2,2),(3,2))] [564,565,566,567] CONDITIONAL_S
Y_MEAS 565 [(3,2)] HALF_D_PLUS_2 [561] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 566 [(2,2)] HALF_D_PLUS_2 [561] [] [] [] [] [564,565,566,567] CONDITIONAL_S
DISCARD 567 [(3,2)] 0 [561] [] [] [] [] [564,565,566,567] CONDITIONAL_S
INJECT_T 568 [(0,2)] D [] [] [] [] [] [] none
MERGE 569 [(0,2),(1,2),(2,2)] D [] [572,573,574,575] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 570 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 571 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 572 [(3,2),(2,2)] D [569] [] [] [] [((2,2),(3,2))] [572,573,574,575] CONDITIONAL_S
Y_MEAS 573 [(3,2)] HALF_D_PLUS_2 [569] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 574 [(2,2)] HALF_D_PLUS_2 [569] [] [] [] [] [572,573,574,575] CONDITIONAL_S
DISCARD 575 [(3,2)] 0 [569] [] [] [] [] [572,573,574,575] CONDITIONAL_S
INJECT_T 576 [(0,2)] D [] [] [] [] [] [] none
MERGE 577 [(0,2),(1,2),(2,2)] D [] [580,581,582,583] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 578 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 579 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 580 [(3,2),(2,2)] D [577] [] [] [] [((2,2),(3,2))] [580,581,582,583] CONDITIONAL_S
Y_MEAS 581 [(3,2)] HALF_D_PLUS_2 [577] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 582 [(2,2)] HALF_D_PLUS_2 [577] [] [] [] [] [580,581,582,583] CONDITIONAL_S
DISCARD 583 [(3,2)] 0 [577] [] [] [] [] [580,581,582,583] CONDITIONAL_S
MERGE 584 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [584,585,586,587] CONDITIONAL_S
Y_MEAS 585 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [584,585,586,587] CONDITIONAL_S
IDLE 586 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [584,585,586,587] CONDITIONAL_S
DISCARD 587 [(3,2)] 0 [] [] [] [] [] [584,585,586,587] CONDITIONAL_S
INJECT_T 588 [(0,2)] D [] [] [] [] [] [] none
MERGE 589 [(0,2),(1,2),(2,2)] D [] [592,593,594,595] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 590 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 591 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 592 [(3,2),(2,2)] D [589] [] [] [] [((2,2),(3,2))] [592,593,594,595] CONDITIONAL_S
Y_MEAS 593 [(3,2)] HALF_D_PLUS_2 [589] [] [] [] [] [592,593,594,595] CONDITIONAL_S
IDLE 594 [(2,2)] HALF_D_PLUS_2 [589] [] [] [] [] [592,593,594,595] CONDITIONAL_S
DISCARD 595 [(3,2)] 0 [589] [] [] [] [] [592,593,594,595] CONDITIONAL_S
INJECT_T 596 [(0,2)] D [] [] [] [] [] [] none
MERGE 597 [(0,2),(1,2),(2,2)] D [] [600,601,602,603] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 598 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 599 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 600 [(3,2),(2,2)] D [597] [] [] [] [((2,2),(3,2))] [600,601,602,603] CONDITIONAL_S
Y_MEAS 601 [(3,2)] HALF_D_PLUS_2 [597] [] [] [] [] [600,601,602,603] CONDITIONAL_S
IDLE 602 [(2,2)] HALF_D_PLUS_2 [597] [] [] [] [] [600,601,602,603] CONDITIONAL_S
DISCARD 603 [(3,2)] 0 [597] [] [] [] [] [600,601,602,603] CONDITIONAL_S
MERGE 604 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [604,605,606,607] CONDITIONAL_S
Y_MEAS 605 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 606 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [604,605,606,607] CONDITIONAL_S
DISCARD 607 [(3,2)] 0 [] [] [] [] [] [604,605,606,607] CONDITIONAL_S
INJECT_T 608 [(0,2)] D [] [] [] [] [] [] none
MERGE 609 [(0,2),(1,2),(2,2)] D [] [612,613,614,615] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 610 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 611 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 612 [(3,2),(2,2)] D [609] [] [] [] [((2,2),(3,2))] [612,613,614,615] CONDITIONAL_S
Y_MEAS 613 [(3,2)] HALF_D_PLUS_2 [609] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 614 [(2,2)] HALF_D_PLUS_2 [609] [] [] [] [] [612,613,614,615] CONDITIONAL_S
DISCARD 615 [(3,2)] 0 [609] [] [] [] [] [612,613,614,615] CONDITIONAL_S
MERGE 616 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [616,617,618,619] CONDITIONAL_S
Y_MEAS 617 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [616,617,618,619] CONDITIONAL_S
IDLE 618 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [616,617,618,619] CONDITIONAL_S
DISCARD 619 [(3,2)] 0 [] [] [] [] [] [616,617,618,619] CONDITIONAL_S
INJECT_T 620 [(0,2)] D [] [] [] [] [] [] none
MERGE 621 [(0,2),(1,2),(2,2)] D [] [624,625,626,627] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 622 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 623 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 624 [(3,2),(2,2)] D [621] [] [] [] [((2,2),(3,2))] [624,625,626,627] CONDITIONAL_S
Y_MEAS 625 [(3,2)] HALF_D_PLUS_2 [621] [] [] [] [] [624,625,626,627] CONDITIONAL_S
IDLE 626 [(2,2)] HALF_D_PLUS_2 [621] [] [] [] [] [624,625,626,627] CONDITIONAL_S
DISCARD 627 [(3,2)] 0 [621] [] [] [] [] [624,625,626,627] CONDITIONAL_S
INJECT_T 628 [(0,2)] D [] [] [] [] [] [] none
MERGE 629 [(0,2),(1,2),(2,2)] D [] [632,633,634,635] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 630 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 631 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 632 [(3,2),(2,2)] D [629] [] [] [] [((2,2),(3,2))] [632,633,634,635] CONDITIONAL_S
Y_MEAS 633 [(3,2)] HALF_D_PLUS_2 [629] [] [] [] [] [632,633,634,635] CONDITIONAL_S
IDLE 634 [(2,2)] HALF_D_PLUS_2 [629] [] [] [] [] [632,633,634,635] CONDITIONAL_S
DISCARD 635 [(3,2)] 0 [629] [] [] [] [] [632,633,634,635] CONDITIONAL_S
MERGE 636 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [636,637,638,639] CONDITIONAL_S
Y_MEAS 637 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 638 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [636,637,638,639] CONDITIONAL_S
DISCARD 639 [(3,2)] 0 [] [] [] [] [] [636,637,638,639] CONDITIONAL_S
INJECT_T 640 [(0,2)] D [] [] [] [] [] [] none
MERGE 641 [(0,2),(1,2),(2,2)] D [] [644,645,646,647] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 642 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 643 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 644 [(3,2),(2,2)] D [641] [] [] [] [((2,2),(3,2))] [644,645,646,647] CONDITIONAL_S
Y_MEAS 645 [(3,2)] HALF_D_PLUS_2 [641] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 646 [(2,2)] HALF_D_PLUS_2 [641] [] [] [] [] [644,645,646,647] CONDITIONAL_S
DISCARD 647 [(3,2)] 0 [641] [] [] [] [] [644,645,646,647] CONDITIONAL_S
INJECT_T 648 [(0,2)] D [] [] [] [] [] [] none
MERGE 649 [(0,2),(1,2),(2,2)] D [] [652,653,654,655] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 650 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 651 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 652 [(3,2),(2,2)] D [649] [] [] [] [((2,2),(3,2))] [652,653,654,655] CONDITIONAL_S
Y_MEAS 653 [(3,2)] HALF_D_PLUS_2 [649] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 654 [(2,2)] HALF_D_PLUS_2 [649] [] [] [] [] [652,653,654,655] CONDITIONAL_S
DISCARD 655 [(3,2)] 0 [649] [] [] [] [] [652,653,654,655] CONDITIONAL_S
INJECT_T 656 [(0,2)] D [] [] [] [] [] [] none
MERGE 657 [(0,2),(1,2),(2,2)] D [] [660,661,662,663] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 658 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 659 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 660 [(3,2),(2,2)] D [657] [] [] [] [((2,2),(3,2))] [660,661,662,663] CONDITIONAL_S
Y_MEAS 661 [(3,2)] HALF_D_PLUS_2 [657] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 662 [(2,2)] HALF_D_PLUS_2 [657] [] [] [] [] [660,661,662,663] CONDITIONAL_S
DISCARD 663 [(3,2)] 0 [657] [] [] [] [] [660,661,662,663] CONDITIONAL_S
MERGE 664 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [664,665,666,667] CONDITIONAL_S
Y_MEAS 665 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [664,665,666,667] CONDITIONAL_S
IDLE 666 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [664,665,666,667] CONDITIONAL_S
DISCARD 667 [(3,2)] 0 [] [] [] [] [] [664,665,666,667] CONDITIONAL_S
INJECT_T 668 [(0,2)] D [] [] [] [] [] [] none
MERGE 669 [(0,2),(1,2),(2,2)] D [] [672,673,674,675] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 670 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 671 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 672 [(3,2),(2,2)] D [669] [] [] [] [((2,2),(3,2))] [672,673,674,675] CONDITIONAL_S
Y_MEAS 673 [(3,2)] HALF_D_PLUS_2 [669] [] [] [] [] [672,673,674,675] CONDITIONAL_S
IDLE 674 [(2,2)] HALF_D_PLUS_2 [669] [] [] [] [] [672,673,674,675] CONDITIONAL_S
DISCARD 675 [(3,2)] 0 [669] [] [] [] [] [672,673,674,675] CONDITIONAL_S
INJECT_T 676 [(0,2)] D [] [] [] [] [] [] none
MERGE 677 [(0,2),(1,2),(2,2)] D [] [680,681,682,683] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 678 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 679 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 680 [(3,2),(2,2)] D [677] [] [] [] [((2,2),(3,2))] [680,681,682,683] CONDITIONAL_S
Y_MEAS 681 [(3,2)] HALF_D_PLUS_2 [677] [] [] [] [] [680,681,682,683] CONDITIONAL_S
IDLE 682 [(2,2)] HALF_D_PLUS_2 [677] [] [] [] [] [680,681,682,683] CONDITIONAL_S
DISCARD 683 [(3,2)] 0 [677] [] [] [] [] [680,681,682,683] CONDITIONAL_S
MERGE 684 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [684,685,686,687] CONDITIONAL_S
Y_MEAS 685 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 686 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [684,685,686,687] CONDITIONAL_S
DISCARD 687 [(3,2)] 0 [] [] [] [] [] [684,685,686,687] CONDITIONAL_S
INJECT_T 688 [(0,2)] D [] [] [] [] [] [] none
MERGE 689 [(0,2),(1,2),(2,2)] D [] [692,693,694,695] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 690 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 691 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 692 [(3,2),(2,2)] D [689] [] [] [] [((2,2),(3,2))] [692,693,694,695] CONDITIONAL_S
Y_MEAS 693 [(3,2)] HALF_D_PLUS_2 [689] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 694 [(2,2)] HALF_D_PLUS_2 [689] [] [] [] [] [692,693,694,695] CONDITIONAL_S
DISCARD 695 [(3,2)] 0 [689] [] [] [] [] [692,693,694,695] CONDITIONAL_S
MERGE 696 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [696,697,698,699] CONDITIONAL_S
Y_MEAS 697 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [696,697,698,699] CONDITIONAL_S
IDLE 698 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [696,697,698,699] CONDITIONAL_S
DISCARD 699 [(3,2)] 0 [] [] [] [] [] [696,697,698,699] CONDITIONAL_S
INJECT_T 700 [(0,2)] D [] [] [] [] [] [] none
MERGE 701 [(0,2),(1,2),(2,2)] D [] [704,705,706,707] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 702 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 703 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 704 [(3,2),(2,2)] D [701] [] [] [] [((2,2),(3,2))] [704,705,706,707] CONDITIONAL_S
Y_MEAS 705 [(3,2)] HALF_D_PLUS_2 [701] [] [] [] [] [704,705,706,707] CONDITIONAL_S
IDLE 706 [(2,2)] HALF_D_PLUS_2 [701] [] [] [] [] [704,705,706,707] CONDITIONAL_S
DISCARD 707 [(3,2)] 0 [701] [] [] [] [] [704,705,706,707] CONDITIONAL_S
INJECT_T 708 [(0,2)] D [] [] [] [] [] [] none
MERGE 709 [(0,2),(1,2),(2,2)] D [] [712,713,714,715] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 710 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 711 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 712 [(3,2),(2,2)] D [709] [] [] [] [((2,2),(3,2))] [712,713,714,715] CONDITIONAL_S
Y_MEAS 713 [(3,2)] HALF_D_PLUS_2 [709] [] [] [] [] [712,713,714,715] CONDITIONAL_S
IDLE 714 [(2,2)] HALF_D_PLUS_2 [709] [] [] [] [] [712,713,714,715] CONDITIONAL_S
DISCARD 715 [(3,2)] 0 [709] [] [] [] [] [712,713,714,715] CONDITIONAL_S
MERGE 716 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [716,717,718,719] CONDITIONAL_S
Y_MEAS 717 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 718 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [716,717,718,719] CONDITIONAL_S
DISCARD 719 [(3,2)] 0 [] [] [] [] [] [716,717,718,719] CONDITIONAL_S
INJECT_T 720 [(0,2)] D [] [] [] [] [] [] none
MERGE 721 [(0,2),(1,2),(2,2)] D [] [724,725,726,727] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 722 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 723 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 724 [(3,2),(2,2)] D [721] [] [] [] [((2,2),(3,2))] [724,725,726,727] CONDITIONAL_S
Y_MEAS 725 [(3,2)] HALF_D_PLUS_2 [721] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 726 [(2,2)] HALF_D_PLUS_2 [721] [] [] [] [] [724,725,726,727] CONDITIONAL_S
DISCARD 727 [(3,2)] 0 [721] [] [] [] [] [724,725,726,727] CONDITIONAL_S
MERGE 728 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [728,729,730,731] CONDITIONAL_S
Y_MEAS 729 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [728,729,730,731] CONDITIONAL_S
IDLE 730 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [728,729,730,731] CONDITIONAL_S
DISCARD 731 [(3,2)] 0 [] [] [] [] [] [728,729,730,731] CONDITIONAL_S
INJECT_T 732 [(0,2)] D [] [] [] [] [] [] none
MERGE 733 [(0,2),(1,2),(2,2)] D [] [736,737,738,739] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 734 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 735 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 736 [(3,2),(2,2)] D [733] [] [] [] [((2,2),(3,2))] [736,737,738,739] CONDITIONAL_S
Y_MEAS 737 [(3,2)] HALF_D_PLUS_2 [733] [] [] [] [] [736,737,738,739] CONDITIONAL_S
IDLE 738 [(2,2)] HALF_D_PLUS_2 [733] [] [] [] [] [736,737,738,739] CONDITIONAL_S
DISCARD 739 [(3,2)] 0 [733] [] [] [] [] [736,737,738,739] CONDITIONAL_S
MERGE 740 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [740,741,742,743] CONDITIONAL_S
Y_MEAS 741 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 742 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [740,741,742,743] CONDITIONAL_S
DISCARD 743 [(3,2)] 0 [] [] [] [] [] [740,741,742,743] CONDITIONAL_S
INJECT_T 744 [(0,2)] D [] [] [] [] [] [] none
MERGE 745 [(0,2),(1,2),(2,2)] D [] [748,749,750,751] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 746 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 747 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 748 [(3,2),(2,2)] D [745] [] [] [] [((2,2),(3,2))] [748,749,750,751] CONDITIONAL_S
Y_MEAS 749 [(3,2)] HALF_D_PLUS_2 [745] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 750 [(2,2)] HALF_D_PLUS_2 [745] [] [] [] [] [748,749,750,751] CONDITIONAL_S
DISCARD 751 [(3,2)] 0 [745] [] [] [] [] [748,749,750,751] CONDITIONAL_S
MERGE 752 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [752,753,754,755] CONDITIONAL_S
Y_MEAS 753 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [752,753,754,755] CONDITIONAL_S
IDLE 754 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [752,753,754,755] CONDITIONAL_S
DISCARD 755 [(3,2)] 0 [] [] [] [] [] [752,753,754,755] CONDITIONAL_S
INJECT_T 756 [(0,2)] D [] [] [] [] [] [] none
MERGE 757 [(0,2),(1,2),(2,2)] D [] [760,761,762,763] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 758 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 759 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 760 [(3,2),(2,2)] D [757] [] [] [] [((2,2),(3,2))] [760,761,762,763] CONDITIONAL_S
Y_MEAS 761 [(3,2)] HALF_D_PLUS_2 [757] [] [] [] [] [760,761,762,763] CONDITIONAL_S
IDLE 762 [(2,2)] HALF_D_PLUS_2 [757] [] [] [] [] [760,761,762,763] CONDITIONAL_S
DISCARD 763 [(3,2)] 0 [757] [] [] [] [] [760,761,762,763] CONDITIONAL_S
MERGE 764 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [764,765,766,767] CONDITIONAL_S
Y_MEAS 765 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 766 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [764,765,766,767] CONDITIONAL_S
DISCARD 767 [(3,2)] 0 [] [] [] [] [] [764,765,766,767] CONDITIONAL_S
INJECT_T 768 [(0,2)] D [] [] [] [] [] [] none
MERGE 769 [(0,2),(1,2),(2,2)] D [] [772,773,774,775] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 770 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 771 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 772 [(3,2),(2,2)] D [769] [] [] [] [((2,2),(3,2))] [772,773,774,775] CONDITIONAL_S
Y_MEAS 773 [(3,2)] HALF_D_PLUS_2 [769] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 774 [(2,2)] HALF_D_PLUS_2 [769] [] [] [] [] [772,773,774,775] CONDITIONAL_S
DISCARD 775 [(3,2)] 0 [769] [] [] [] [] [772,773,774,775] CONDITIONAL_S
MERGE 776 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [776,777,778,779] CONDITIONAL_S
Y_MEAS 777 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [776,777,778,779] CONDITIONAL_S
IDLE 778 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [776,777,778,779] CONDITIONAL_S
DISCARD 779 [(3,2)] 0 [] [] [] [] [] [776,777,778,779] CONDITIONAL_S
INJECT_T 780 [(0,2)] D [] [] [] [] [] [] none
MERGE 781 [(0,2),(1,2),(2,2)] D [] [784,785,786,787] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 782 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 783 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 784 [(3,2),(2,2)] D [781] [] [] [] [((2,2),(3,2))] [784,785,786,787] CONDITIONAL_S
Y_MEAS 785 [(3,2)] HALF_D_PLUS_2 [781] [] [] [] [] [784,785,786,787] CONDITIONAL_S
IDLE 786 [(2,2)] HALF_D_PLUS_2 [781] [] [] [] [] [784,785,786,787] CONDITIONAL_S
DISCARD 787 [(3,2)] 0 [781] [] [] [] [] [784,785,786,787] CONDITIONAL_S
INJECT_T 788 [(0,2)] D [] [] [] [] [] [] none
MERGE 789 [(0,2),(1,2),(2,2)] D [] [792,793,794,795] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 790 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 791 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 792 [(3,2),(2,2)] D [789] [] [] [] [((2,2),(3,2))] [792,793,794,795] CONDITIONAL_S
Y_MEAS 793 [(3,2)] HALF_D_PLUS_2 [789] [] [] [] [] [792,793,794,795] CONDITIONAL_S
IDLE 794 [(2,2)] HALF_D_PLUS_2 [789] [] [] [] [] [792,793,794,795] CONDITIONAL_S
DISCARD 795 [(3,2)] 0 [789] [] [] [] [] [792,793,794,795] CONDITIONAL_S
INJECT_T 796 [(0,2)] D [] [] [] [] [] [] none
MERGE 797 [(0,2),(1,2),(2,2)] D [] [800,801,802,803] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 798 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 799 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 800 [(3,2),(2,2)] D [797] [] [] [] [((2,2),(3,2))] [800,801,802,803] CONDITIONAL_S
Y_MEAS 801 [(3,2)] HALF_D_PLUS_2 [797] [] [] [] [] [800,801,802,803] CONDITIONAL_S
IDLE 802 [(2,2)] HALF_D_PLUS_2 [797] [] [] [] [] [800,801,802,803] CONDITIONAL_S
DISCARD 803 [(3,2)] 0 [797] [] [] [] [] [800,801,802,803] CONDITIONAL_S
INJECT_T 804 [(0,2)] D [] [] [] [] [] [] none
MERGE 805 [(0,2),(1,2),(2,2)] D [] [808,809,810,811] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 806 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 807 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 808 [(3,2),(2,2)] D [805] [] [] [] [((2,2),(3,2))] [808,809,810,811] CONDITIONAL_S
Y_MEAS 809 [(3,2)] HALF_D_PLUS_2 [805] [] [] [] [] [808,809,810,811] CONDITIONAL_S
IDLE 810 [(2,2)] HALF_D_PLUS_2 [805] [] [] [] [] [808,809,810,811] CONDITIONAL_S
DISCARD 811 [(3,2)] 0 [805] [] [] [] [] [808,809,810,811] CONDITIONAL_S
MERGE 812 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [812,813,814,815] CONDITIONAL_S
Y_MEAS 813 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [812,813,814,815] CONDITIONAL_S
IDLE 814 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [812,813,814,815] CONDITIONAL_S
DISCARD 815 [(3,2)] 0 [] [] [] [] [] [812,813,814,815] CONDITIONAL_S
INJECT_T 816 [(0,2)] D [] [] [] [] [] [] none
MERGE 817 [(0,2),(1,2),(2,2)] D [] [820,821,822,823] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 818 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 819 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 820 [(3,2),(2,2)] D [817] [] [] [] [((2,2),(3,2))] [820,821,822,823] CONDITIONAL_S
Y_MEAS 821 [(3,2)] HALF_D_PLUS_2 [817] [] [] [] [] [820,821,822,823] CONDITIONAL_S
IDLE 822 [(2,2)] HALF_D_PLUS_2 [817] [] [] [] [] [820,821,822,823] CONDITIONAL_S
DISCARD 823 [(3,2)] 0 [817] [] [] [] [] [820,821,822,823] CONDITIONAL_S
MERGE 824 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [824,825,826,827] CONDITIONAL_S
Y_MEAS 825 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [824,825,826,827] CONDITIONAL_S
IDLE 826 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [824,825,826,827] CONDITIONAL_S
DISCARD 827 [(3,2)] 0 [] [] [] [] [] [824,825,826,827] CONDITIONAL_S
INJECT_T 828 [(0,2)] D [] [] [] [] [] [] none
MERGE 829 [(0,2),(1,2),(2,2)] D [] [832,833,834,835] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 830 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 831 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 832 [(3,2),(2,2)] D [829] [] [] [] [((2,2),(3,2))] [832,833,834,835] CONDITIONAL_S
Y_MEAS 833 [(3,2)] HALF_D_PLUS_2 [829] [] [] [] [] [832,833,834,835] CONDITIONAL_S
IDLE 834 [(2,2)] HALF_D_PLUS_2 [829] [] [] [] [] [832,833,834,835] CONDITIONAL_S
DISCARD 835 [(3,2)] 0 [829] [] [] [] [] [832,833,834,835] CONDITIONAL_S
INJECT_T 836 [(0,2)] D [] [] [] [] [] [] none
MERGE 837 [(0,2),(1,2),(2,2)] D [] [840,841,842,843] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 838 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 839 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 840 [(3,2),(2,2)] D [837] [] [] [] [((2,2),(3,2))] [840,841,842,843] CONDITIONAL_S
Y_MEAS 841 [(3,2)] HALF_D_PLUS_2 [837] [] [] [] [] [840,841,842,843] CONDITIONAL_S
IDLE 842 [(2,2)] HALF_D_PLUS_2 [837] [] [] [] [] [840,841,842,843] CONDITIONAL_S
DISCARD 843 [(3,2)] 0 [837] [] [] [] [] [840,841,842,843] CONDITIONAL_S
INJECT_T 844 [(0,2)] D [] [] [] [] [] [] none
MERGE 845 [(0,2),(1,2),(2,2)] D [] [848,849,850,851] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 846 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 847 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 848 [(3,2),(2,2)] D [845] [] [] [] [((2,2),(3,2))] [848,849,850,851] CONDITIONAL_S
Y_MEAS 849 [(3,2)] HALF_D_PLUS_2 [845] [] [] [] [] [848,849,850,851] CONDITIONAL_S
IDLE 850 [(2,2)] HALF_D_PLUS_2 [845] [] [] [] [] [848,849,850,851] CONDITIONAL_S
DISCARD 851 [(3,2)] 0 [845] [] [] [] [] [848,849,850,851] CONDITIONAL_S
INJECT_T 852 [(0,2)] D [] [] [] [] [] [] none
MERGE 853 [(0,2),(1,2),(2,2)] D [] [856,857,858,859] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 854 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 855 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 856 [(3,2),(2,2)] D [853] [] [] [] [((2,2),(3,2))] [856,857,858,859] CONDITIONAL_S
Y_MEAS 857 [(3,2)] HALF_D_PLUS_2 [853] [] [] [] [] [856,857,858,859] CONDITIONAL_S
IDLE 858 [(2,2)] HALF_D_PLUS_2 [853] [] [] [] [] [856,857,858,859] CONDITIONAL_S
DISCARD 859 [(3,2)] 0 [853] [] [] [] [] [856,857,858,859] CONDITIONAL_S
MERGE 860 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [860,861,862,863] CONDITIONAL_S
Y_MEAS 861 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [860,861,862,863] CONDITIONAL_S
IDLE 862 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [860,861,862,863] CONDITIONAL_S
DISCARD 863 [(3,2)] 0 [] [] [] [] [] [860,861,862,863] CONDITIONAL_S
INJECT_T 864 [(0,2)] D [] [] [] [] [] [] none
MERGE 865 [(0,2),(1,2),(2,2)] D [] [868,869,870,871] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 866 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 867 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 868 [(3,2),(2,2)] D [865] [] [] [] [((2,2),(3,2))] [868,869,870,871] CONDITIONAL_S
Y_MEAS 869 [(3,2)] HALF_D_PLUS_2 [865] [] [] [] [] [868,869,870,871] CONDITIONAL_S
IDLE 870 [(2,2)] HALF_D_PLUS_2 [865] [] [] [] [] [868,869,870,871] CONDITIONAL_S
DISCARD 871 [(3,2)] 0 [865] [] [] [] [] [868,869,870,871] CONDITIONAL_S
MERGE 872 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [872,873,874,875] CONDITIONAL_S
Y_MEAS 873 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [872,873,874,875] CONDITIONAL_S
IDLE 874 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [872,873,874,875] CONDITIONAL_S
DISCARD 875 [(3,2)] 0 [] [] [] [] [] [872,873,874,875] CONDITIONAL_S
INJECT_T 876 [(0,2)] D [] [] [] [] [] [] none
MERGE 877 [(0,2),(1,2),(2,2)] D [] [880,881,882,883] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 878 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 879 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 880 [(3,2),(2,2)] D [877] [] [] [] [((2,2),(3,2))] [880,881,882,883] CONDITIONAL_S
Y_MEAS 881 [(3,2)] HALF_D_PLUS_2 [877] [] [] [] [] [880,881,882,883] CONDITIONAL_S
IDLE 882 [(2,2)] HALF_D_PLUS_2 [877] [] [] [] [] [880,881,882,883] CONDITIONAL_S
DISCARD 883 [(3,2)] 0 [877] [] [] [] [] [880,881,882,883] CONDITIONAL_S
MERGE 884 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [884,885,886,887] CONDITIONAL_S
Y_MEAS 885 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [884,885,886,887] CONDITIONAL_S
IDLE 886 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [884,885,886,887] CONDITIONAL_S
DISCARD 887 [(3,2)] 0 [] [] [] [] [] [884,885,886,887] CONDITIONAL_S
INJECT_T 888 [(0,2)] D [] [] [] [] [] [] none
MERGE 889 [(0,2),(1,2),(2,2)] D [] [892,893,894,895] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 890 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 891 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 892 [(3,2),(2,2)] D [889] [] [] [] [((2,2),(3,2))] [892,893,894,895] CONDITIONAL_S
Y_MEAS 893 [(3,2)] HALF_D_PLUS_2 [889] [] [] [] [] [892,893,894,895] CONDITIONAL_S
IDLE 894 [(2,2)] HALF_D_PLUS_2 [889] [] [] [] [] [892,893,894,895] CONDITIONAL_S
DISCARD 895 [(3,2)] 0 [889] [] [] [] [] [892,893,894,895] CONDITIONAL_S
INJECT_T 896 [(0,2)] D [] [] [] [] [] [] none
MERGE 897 [(0,2),(1,2),(2,2)] D [] [900,901,902,903] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 898 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 899 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 900 [(3,2),(2,2)] D [897] [] [] [] [((2,2),(3,2))] [900,901,902,903] CONDITIONAL_S
Y_MEAS 901 [(3,2)] HALF_D_PLUS_2 [897] [] [] [] [] [900,901,902,903] CONDITIONAL_S
IDLE 902 [(2,2)] HALF_D_PLUS_2 [897] [] [] [] [] [900,901,902,903] CONDITIONAL_S
DISCARD 903 [(3,2)] 0 [897] [] [] [] [] [900,901,902,903] CONDITIONAL_S
INJECT_T 904 [(0,2)] D [] [] [] [] [] [] none
MERGE 905 [(0,2),(1,2),(2,2)] D [] [908,909,910,911] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 906 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 907 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 908 [(3,2),(2,2)] D [905] [] [] [] [((2,2),(3,2))] [908,909,910,911] CONDITIONAL_S
Y_MEAS 909 [(3,2)] HALF_D_PLUS_2 [905] [] [] [] [] [908,909,910,911] CONDITIONAL_S
IDLE 910 [(2,2)] HALF_D_PLUS_2 [905] [] [] [] [] [908,909,910,911] CONDITIONAL_S
DISCARD 911 [(3,2)] 0 [905] [] [] [] [] [908,909,910,911] CONDITIONAL_S
INJECT_T 912 [(0,2)] D [] [] [] [] [] [] none
MERGE 913 [(0,2),(1,2),(2,2)] D [] [916,917,918,919] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 914 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 915 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 916 [(3,2),(2,2)] D [913] [] [] [] [((2,2),(3,2))] [916,917,918,919] CONDITIONAL_S
Y_MEAS 917 [(3,2)] HALF_D_PLUS_2 [913] [] [] [] [] [916,917,918,919] CONDITIONAL_S
IDLE 918 [(2,2)] HALF_D_PLUS_2 [913] [] [] [] [] [916,917,918,919] CONDITIONAL_S
DISCARD 919 [(3,2)] 0 [913] [] [] [] [] [916,917,918,919] CONDITIONAL_S
MERGE 920 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [920,921,922,923] CONDITIONAL_S
Y_MEAS 921 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [920,921,922,923] CONDITIONAL_S
IDLE 922 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [920,921,922,923] CONDITIONAL_S
DISCARD 923 [(3,2)] 0 [] [] [] [] [] [920,921,922,923] CONDITIONAL_S
INJECT_T 924 [(0,2)] D [] [] [] [] [] [] none
MERGE 925 [(0,2),(1,2),(2,2)] D [] [928,929,930,931] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 926 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 927 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 928 [(3,2),(2,2)] D [925] [] [] [] [((2,2),(3,2))] [928,929,930,931] CONDITIONAL_S
Y_MEAS 929 [(3,2)] HALF_D_PLUS_2 [925] [] [] [] [] [928,929,930,931] CONDITIONAL_S
IDLE 930 [(2,2)] HALF_D_PLUS_2 [925] [] [] [] [] [928,929,930,931] CONDITIONAL_S
DISCARD 931 [(3,2)] 0 [925] [] [] [] [] [928,929,930,931] CONDITIONAL_S
MERGE 932 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [932,933,934,935] CONDITIONAL_S
Y_MEAS 933 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [932,933,934,935] CONDITIONAL_S
IDLE 934 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [932,933,934,935] CONDITIONAL_S
DISCARD 935 [(3,2)] 0 [] [] [] [] [] [932,933,934,935] CONDITIONAL_S
INJECT_T 936 [(0,2)] D [] [] [] [] [] [] none
MERGE 937 [(0,2),(1,2),(2,2)] D [] [940,941,942,943] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 938 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 939 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 940 [(3,2),(2,2)] D [937] [] [] [] [((2,2),(3,2))] [940,941,942,943] CONDITIONAL_S
Y_MEAS 941 [(3,2)] HALF_D_PLUS_2 [937] [] [] [] [] [940,941,942,943] CONDITIONAL_S
IDLE 942 [(2,2)] HALF_D_PLUS_2 [937] [] [] [] [] [940,941,942,943] CONDITIONAL_S
DISCARD 943 [(3,2)] 0 [937] [] [] [] [] [940,941,942,943] CONDITIONAL_S
INJECT_T 944 [(0,2)] D [] [] [] [] [] [] none
MERGE 945 [(0,2),(1,2),(2,2)] D [] [948,949,950,951] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 946 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 947 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 948 [(3,2),(2,2)] D [945] [] [] [] [((2,2),(3,2))] [948,949,950,951] CONDITIONAL_S
Y_MEAS 949 [(3,2)] HALF_D_PLUS_2 [945] [] [] [] [] [948,949,950,951] CONDITIONAL_S
IDLE 950 [(2,2)] HALF_D_PLUS_2 [945] [] [] [] [] [948,949,950,951] CONDITIONAL_S
DISCARD 951 [(3,2)] 0 [945] [] [] [] [] [948,949,950,951] CONDITIONAL_S
INJECT_T 952 [(0,2)] D [] [] [] [] [] [] none
MERGE 953 [(0,2),(1,2),(2,2)] D [] [956,957,958,959] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 954 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 955 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 956 [(3,2),(2,2)] D [953] [] [] [] [((2,2),(3,2))] [956,957,958,959] CONDITIONAL_S
Y_MEAS 957 [(3,2)] HALF_D_PLUS_2 [953] [] [] [] [] [956,957,958,959] CONDITIONAL_S
IDLE 958 [(2,2)] HALF_D_PLUS_2 [953] [] [] [] [] [956,957,958,959] CONDITIONAL_S
DISCARD 959 [(3,2)] 0 [953] [] [] [] [] [956,957,958,959] CONDITIONAL_S
MERGE 960 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [960,961,962,963] CONDITIONAL_S
Y_MEAS 961 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [960,961,962,963] CONDITIONAL_S
IDLE 962 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [960,961,962,963] CONDITIONAL_S
DISCARD 963 [(3,2)] 0 [] [] [] [] [] [960,961,962,963] CONDITIONAL_S
INJECT_T 964 [(0,2)] D [] [] [] [] [] [] none
MERGE 965 [(0,2),(1,2),(2,2)] D [] [968,969,970,971] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 966 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 967 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 968 [(3,2),(2,2)] D [965] [] [] [] [((2,2),(3,2))] [968,969,970,971] CONDITIONAL_S
Y_MEAS 969 [(3,2)] HALF_D_PLUS_2 [965] [] [] [] [] [968,969,970,971] CONDITIONAL_S
IDLE 970 [(2,2)] HALF_D_PLUS_2 [965] [] [] [] [] [968,969,970,971] CONDITIONAL_S
DISCARD 971 [(3,2)] 0 [965] [] [] [] [] [968,969,970,971] CONDITIONAL_S
INJECT_T 972 [(0,2)] D [] [] [] [] [] [] none
MERGE 973 [(0,2),(1,2),(2,2)] D [] [976,977,978,979] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 974 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 975 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 976 [(3,2),(2,2)] D [973] [] [] [] [((2,2),(3,2))] [976,977,978,979] CONDITIONAL_S
Y_MEAS 977 [(3,2)] HALF_D_PLUS_2 [973] [] [] [] [] [976,977,978,979] CONDITIONAL_S
IDLE 978 [(2,2)] HALF_D_PLUS_2 [973] [] [] [] [] [976,977,978,979] CONDITIONAL_S
DISCARD 979 [(3,2)] 0 [973] [] [] [] [] [976,977,978,979] CONDITIONAL_S
INJECT_T 980 [(0,2)] D [] [] [] [] [] [] none
MERGE 981 [(0,2),(1,2),(2,2)] D [] [984,985,986,987] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 982 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 983 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 984 [(3,2),(2,2)] D [981] [] [] [] [((2,2),(3,2))] [984,985,986,987] CONDITIONAL_S
Y_MEAS 985 [(3,2)] HALF_D_PLUS_2 [981] [] [] [] [] [984,985,986,987] CONDITIONAL_S
IDLE 986 [(2,2)] HALF_D_PLUS_2 [981] [] [] [] [] [984,985,986,987] CONDITIONAL_S
DISCARD 987 [(3,2)] 0 [981] [] [] [] [] [984,985,986,987] CONDITIONAL_S
MERGE 988 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [988,989,990,991] CONDITIONAL_S
Y_MEAS 989 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [988,989,990,991] CONDITIONAL_S
IDLE 990 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [988,989,990,991] CONDITIONAL_S
DISCARD 991 [(3,2)] 0 [] [] [] [] [] [988,989,990,991] CONDITIONAL_S
MERGE 992 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [992,993,994,995] CONDITIONAL_S
Y_MEAS 993 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [992,993,994,995] CONDITIONAL_S
IDLE 994 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [992,993,994,995] CONDITIONAL_S
DISCARD 995 [(3,2)] 0 [] [] [] [] [] [992,993,994,995] CONDITIONAL_S
MERGE 996 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [996,997,998,999] CONDITIONAL_S
Y_MEAS 997 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [996,997,998,999] CONDITIONAL_S
IDLE 998 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [996,997,998,999] CONDITIONAL_S
DISCARD 999 [(3,2)] 0 [] [] [] [] [] [996,997,998,999] CONDITIONAL_S
MERGE 1000 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 1001 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 1002 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 1003 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 1004 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 1005 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1008,1005,1006,1007] CONDITIONAL_S
Y_MEAS 1006 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1008,1005,1006,1007] CONDITIONAL_S
IDLE 1007 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1008,1005,1006,1007] CONDITIONAL_S
DISCARD 1008 [(3,4)] 0 [] [] [] [] [] [1008,1005,1006,1007] CONDITIONAL_S
INJECT_T 1009 [(0,4)] D [] [] [] [] [] [] none
MERGE 1010 [(2,4),(0,4),(1,4)] D [] [1016,1013,1014,1015] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1011 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1012 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1013 [(2,4),(3,4)] D [1010] [] [] [] [((2,4),(3,4))] [1016,1013,1014,1015] CONDITIONAL_S
Y_MEAS 1014 [(3,4)] HALF_D_PLUS_2 [1010] [] [] [] [] [1016,1013,1014,1015] CONDITIONAL_S
IDLE 1015 [(2,4)] HALF_D_PLUS_2 [1010] [] [] [] [] [1016,1013,1014,1015] CONDITIONAL_S
DISCARD 1016 [(3,4)] 0 [1010] [] [] [] [] [1016,1013,1014,1015] CONDITIONAL_S
INJECT_T 1017 [(0,4)] D [] [] [] [] [] [] none
MERGE 1018 [(2,4),(0,4),(1,4)] D [] [1024,1021,1022,1023] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1019 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1020 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1021 [(2,4),(3,4)] D [1018] [] [] [] [((2,4),(3,4))] [1024,1021,1022,1023] CONDITIONAL_S
Y_MEAS 1022 [(3,4)] HALF_D_PLUS_2 [1018] [] [] [] [] [1024,1021,1022,1023] CONDITIONAL_S
IDLE 1023 [(2,4)] HALF_D_PLUS_2 [1018] [] [] [] [] [1024,1021,1022,1023] CONDITIONAL_S
DISCARD 1024 [(3,4)] 0 [1018] [] [] [] [] [1024,1021,1022,1023] CONDITIONAL_S
MERGE 1025 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1025,1026,1027,1028] CONDITIONAL_S
Y_MEAS 1026 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1025,1026,1027,1028] CONDITIONAL_S
IDLE 1027 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1025,1026,1027,1028] CONDITIONAL_S
DISCARD 1028 [(3,4)] 0 [] [] [] [] [] [1025,1026,1027,1028] CONDITIONAL_S
INJECT_T 1029 [(0,4)] D [] [] [] [] [] [] none
MERGE 1030 [(2,4),(0,4),(1,4)] D [] [1033,1034,1035,1036] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1031 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1032 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1033 [(2,4),(3,4)] D [1030] [] [] [] [((2,4),(3,4))] [1033,1034,1035,1036] CONDITIONAL_S
Y_MEAS 1034 [(3,4)] HALF_D_PLUS_2 [1030] [] [] [] [] [1033,1034,1035,1036] CONDITIONAL_S
IDLE 1035 [(2,4)] HALF_D_PLUS_2 [1030] [] [] [] [] [1033,1034,1035,1036] CONDITIONAL_S
DISCARD 1036 [(3,4)] 0 [1030] [] [] [] [] [1033,1034,1035,1036] CONDITIONAL_S
INJECT_T 1037 [(0,4)] D [] [] [] [] [] [] none
MERGE 1038 [(2,4),(0,4),(1,4)] D [] [1041,1042,1043,1044] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1039 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1040 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1041 [(2,4),(3,4)] D [1038] [] [] [] [((2,4),(3,4))] [1041,1042,1043,1044] CONDITIONAL_S
Y_MEAS 1042 [(3,4)] HALF_D_PLUS_2 [1038] [] [] [] [] [1041,1042,1043,1044] CONDITIONAL_S
IDLE 1043 [(2,4)] HALF_D_PLUS_2 [1038] [] [] [] [] [1041,1042,1043,1044] CONDITIONAL_S
DISCARD 1044 [(3,4)] 0 [1038] [] [] [] [] [1041,1042,1043,1044] CONDITIONAL_S
INJECT_T 1045 [(0,4)] D [] [] [] [] [] [] none
MERGE 1046 [(2,4),(0,4),(1,4)] D [] [1049,1050,1051,1052] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1047 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1048 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1049 [(2,4),(3,4)] D [1046] [] [] [] [((2,4),(3,4))] [1049,1050,1051,1052] CONDITIONAL_S
Y_MEAS 1050 [(3,4)] HALF_D_PLUS_2 [1046] [] [] [] [] [1049,1050,1051,1052] CONDITIONAL_S
IDLE 1051 [(2,4)] HALF_D_PLUS_2 [1046] [] [] [] [] [1049,1050,1051,1052] CONDITIONAL_S
DISCARD 1052 [(3,4)] 0 [1046] [] [] [] [] [1049,1050,1051,1052] CONDITIONAL_S
MERGE 1053 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1056,1053,1054,1055] CONDITIONAL_S
Y_MEAS 1054 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1056,1053,1054,1055] CONDITIONAL_S
IDLE 1055 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1056,1053,1054,1055] CONDITIONAL_S
DISCARD 1056 [(3,4)] 0 [] [] [] [] [] [1056,1053,1054,1055] CONDITIONAL_S
INJECT_T 1057 [(0,4)] D [] [] [] [] [] [] none
MERGE 1058 [(2,4),(0,4),(1,4)] D [] [1064,1061,1062,1063] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1059 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1060 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1061 [(2,4),(3,4)] D [1058] [] [] [] [((2,4),(3,4))] [1064,1061,1062,1063] CONDITIONAL_S
Y_MEAS 1062 [(3,4)] HALF_D_PLUS_2 [1058] [] [] [] [] [1064,1061,1062,1063] CONDITIONAL_S
IDLE 1063 [(2,4)] HALF_D_PLUS_2 [1058] [] [] [] [] [1064,1061,1062,1063] CONDITIONAL_S
DISCARD 1064 [(3,4)] 0 [1058] [] [] [] [] [1064,1061,1062,1063] CONDITIONAL_S
MERGE 1065 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1065,1066,1067,1068] CONDITIONAL_S
Y_MEAS 1066 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1065,1066,1067,1068] CONDITIONAL_S
IDLE 1067 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1065,1066,1067,1068] CONDITIONAL_S
DISCARD 1068 [(3,4)] 0 [] [] [] [] [] [1065,1066,1067,1068] CONDITIONAL_S
INJECT_T 1069 [(0,4)] D [] [] [] [] [] [] none
MERGE 1070 [(2,4),(0,4),(1,4)] D [] [1073,1074,1075,1076] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1071 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1072 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1073 [(2,4),(3,4)] D [1070] [] [] [] [((2,4),(3,4))] [1073,1074,1075,1076] CONDITIONAL_S
Y_MEAS 1074 [(3,4)] HALF_D_PLUS_2 [1070] [] [] [] [] [1073,1074,1075,1076] CONDITIONAL_S
IDLE 1075 [(2,4)] HALF_D_PLUS_2 [1070] [] [] [] [] [1073,1074,1075,1076] CONDITIONAL_S
DISCARD 1076 [(3,4)] 0 [1070] [] [] [] [] [1073,1074,1075,1076] CONDITIONAL_S
INJECT_T 1077 [(0,4)] D [] [] [] [] [] [] none
MERGE 1078 [(2,4),(0,4),(1,4)] D [] [1081,1082,1083,1084] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1079 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1080 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1081 [(2,4),(3,4)] D [1078] [] [] [] [((2,4),(3,4))] [1081,1082,1083,1084] CONDITIONAL_S
Y_MEAS 1082 [(3,4)] HALF_D_PLUS_2 [1078] [] [] [] [] [1081,1082,1083,1084] CONDITIONAL_S
IDLE 1083 [(2,4)] HALF_D_PLUS_2 [1078] [] [] [] [] [1081,1082,1083,1084] CONDITIONAL_S
DISCARD 1084 [(3,4)] 0 [1078] [] [] [] [] [1081,1082,1083,1084] CONDITIONAL_S
INJECT_T 1085 [(0,4)] D [] [] [] [] [] [] none
MERGE 1086 [(2,4),(0,4),(1,4)] D [] [1089,1090,1091,1092] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1087 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1088 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1089 [(2,4),(3,4)] D [1086] [] [] [] [((2,4),(3,4))] [1089,1090,1091,1092] CONDITIONAL_S
Y_MEAS 1090 [(3,4)] HALF_D_PLUS_2 [1086] [] [] [] [] [1089,1090,1091,1092] CONDITIONAL_S
IDLE 1091 [(2,4)] HALF_D_PLUS_2 [1086] [] [] [] [] [1089,1090,1091,1092] CONDITIONAL_S
DISCARD 1092 [(3,4)] 0 [1086] [] [] [] [] [1089,1090,1091,1092] CONDITIONAL_S
INJECT_T 1093 [(0,4)] D [] [] [] [] [] [] none
MERGE 1094 [(2,4),(0,4),(1,4)] D [] [1097,1098,1099,1100] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1095 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1096 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1097 [(2,4),(3,4)] D [1094] [] [] [] [((2,4),(3,4))] [1097,1098,1099,1100] CONDITIONAL_S
Y_MEAS 1098 [(3,4)] HALF_D_PLUS_2 [1094] [] [] [] [] [1097,1098,1099,1100] CONDITIONAL_S
IDLE 1099 [(2,4)] HALF_D_PLUS_2 [1094] [] [] [] [] [1097,1098,1099,1100] CONDITIONAL_S
DISCARD 1100 [(3,4)] 0 [1094] [] [] [] [] [1097,1098,1099,1100] CONDITIONAL_S
MERGE 1101 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1104,1101,1102,1103] CONDITIONAL_S
Y_MEAS 1102 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1104,1101,1102,1103] CONDITIONAL_S
IDLE 1103 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1104,1101,1102,1103] CONDITIONAL_S
DISCARD 1104 [(3,4)] 0 [] [] [] [] [] [1104,1101,1102,1103] CONDITIONAL_S
INJECT_T 1105 [(0,4)] D [] [] [] [] [] [] none
MERGE 1106 [(2,4),(0,4),(1,4)] D [] [1112,1109,1110,1111] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1107 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1108 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1109 [(2,4),(3,4)] D [1106] [] [] [] [((2,4),(3,4))] [1112,1109,1110,1111] CONDITIONAL_S
Y_MEAS 1110 [(3,4)] HALF_D_PLUS_2 [1106] [] [] [] [] [1112,1109,1110,1111] CONDITIONAL_S
IDLE 1111 [(2,4)] HALF_D_PLUS_2 [1106] [] [] [] [] [1112,1109,1110,1111] CONDITIONAL_S
DISCARD 1112 [(3,4)] 0 [1106] [] [] [] [] [1112,1109,1110,1111] CONDITIONAL_S
MERGE 1113 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1113,1114,1115,1116] CONDITIONAL_S
Y_MEAS 1114 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1113,1114,1115,1116] CONDITIONAL_S
IDLE 1115 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1113,1114,1115,1116] CONDITIONAL_S
DISCARD 1116 [(3,4)] 0 [] [] [] [] [] [1113,1114,1115,1116] CONDITIONAL_S
INJECT_T 1117 [(0,4)] D [] [] [] [] [] [] none
MERGE 1118 [(2,4),(0,4),(1,4)] D [] [1121,1122,1123,1124] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1119 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1120 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1121 [(2,4),(3,4)] D [1118] [] [] [] [((2,4),(3,4))] [1121,1122,1123,1124] CONDITIONAL_S
Y_MEAS 1122 [(3,4)] HALF_D_PLUS_2 [1118] [] [] [] [] [1121,1122,1123,1124] CONDITIONAL_S
IDLE 1123 [(2,4)] HALF_D_PLUS_2 [1118] [] [] [] [] [1121,1122,1123,1124] CONDITIONAL_S
DISCARD 1124 [(3,4)] 0 [1118] [] [] [] [] [1121,1122,1123,1124] CONDITIONAL_S
MERGE 1125 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1128,1125,1126,1127] CONDITIONAL_S
Y_MEAS 1126 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1128,1125,1126,1127] CONDITIONAL_S
IDLE 1127 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1128,1125,1126,1127] CONDITIONAL_S
DISCARD 1128 [(3,4)] 0 [] [] [] [] [] [1128,1125,1126,1127] CONDITIONAL_S
INJECT_T 1129 [(0,4)] D [] [] [] [] [] [] none
MERGE 1130 [(2,4),(0,4),(1,4)] D [] [1136,1133,1134,1135] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1131 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1132 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1133 [(2,4),(3,4)] D [1130] [] [] [] [((2,4),(3,4))] [1136,1133,1134,1135] CONDITIONAL_S
Y_MEAS 1134 [(3,4)] HALF_D_PLUS_2 [1130] [] [] [] [] [1136,1133,1134,1135] CONDITIONAL_S
IDLE 1135 [(2,4)] HALF_D_PLUS_2 [1130] [] [] [] [] [1136,1133,1134,1135] CONDITIONAL_S
DISCARD 1136 [(3,4)] 0 [1130] [] [] [] [] [1136,1133,1134,1135] CONDITIONAL_S
INJECT_T 1137 [(0,4)] D [] [] [] [] [] [] none
MERGE 1138 [(2,4),(0,4),(1,4)] D [] [1144,1141,1142,1143] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1139 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1140 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1141 [(2,4),(3,4)] D [1138] [] [] [] [((2,4),(3,4))] [1144,1141,1142,1143] CONDITIONAL_S
Y_MEAS 1142 [(3,4)] HALF_D_PLUS_2 [1138] [] [] [] [] [1144,1141,1142,1143] CONDITIONAL_S
IDLE 1143 [(2,4)] HALF_D_PLUS_2 [1138] [] [] [] [] [1144,1141,1142,1143] CONDITIONAL_S
DISCARD 1144 [(3,4)] 0 [1138] [] [] [] [] [1144,1141,1142,1143] CONDITIONAL_S
INJECT_T 1145 [(0,4)] D [] [] [] [] [] [] none
MERGE 1146 [(2,4),(0,4),(1,4)] D [] [1152,1149,1150,1151] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1147 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1148 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1149 [(2,4),(3,4)] D [1146] [] [] [] [((2,4),(3,4))] [1152,1149,1150,1151] CONDITIONAL_S
Y_MEAS 1150 [(3,4)] HALF_D_PLUS_2 [1146] [] [] [] [] [1152,1149,1150,1151] CONDITIONAL_S
IDLE 1151 [(2,4)] HALF_D_PLUS_2 [1146] [] [] [] [] [1152,1149,1150,1151] CONDITIONAL_S
DISCARD 1152 [(3,4)] 0 [1146] [] [] [] [] [1152,1149,1150,1151] CONDITIONAL_S
INJECT_T 1153 [(0,4)] D [] [] [] [] [] [] none
MERGE 1154 [(2,4),(0,4),(1,4)] D [] [1160,1157,1158,1159] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1155 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1156 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1157 [(2,4),(3,4)] D [1154] [] [] [] [((2,4),(3,4))] [1160,1157,1158,1159] CONDITIONAL_S
Y_MEAS 1158 [(3,4)] HALF_D_PLUS_2 [1154] [] [] [] [] [1160,1157,1158,1159] CONDITIONAL_S
IDLE 1159 [(2,4)] HALF_D_PLUS_2 [1154] [] [] [] [] [1160,1157,1158,1159] CONDITIONAL_S
DISCARD 1160 [(3,4)] 0 [1154] [] [] [] [] [1160,1157,1158,1159] CONDITIONAL_S
MERGE 1161 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1161,1162,1163,1164] CONDITIONAL_S
Y_MEAS 1162 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1161,1162,1163,1164] CONDITIONAL_S
IDLE 1163 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1161,1162,1163,1164] CONDITIONAL_S
DISCARD 1164 [(3,4)] 0 [] [] [] [] [] [1161,1162,1163,1164] CONDITIONAL_S
INJECT_T 1165 [(0,4)] D [] [] [] [] [] [] none
MERGE 1166 [(2,4),(0,4),(1,4)] D [] [1169,1170,1171,1172] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1167 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1168 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1169 [(2,4),(3,4)] D [1166] [] [] [] [((2,4),(3,4))] [1169,1170,1171,1172] CONDITIONAL_S
Y_MEAS 1170 [(3,4)] HALF_D_PLUS_2 [1166] [] [] [] [] [1169,1170,1171,1172] CONDITIONAL_S
IDLE 1171 [(2,4)] HALF_D_PLUS_2 [1166] [] [] [] [] [1169,1170,1171,1172] CONDITIONAL_S
DISCARD 1172 [(3,4)] 0 [1166] [] [] [] [] [1169,1170,1171,1172] CONDITIONAL_S
MERGE 1173 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1176,1173,1174,1175] CONDITIONAL_S
Y_MEAS 1174 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1176,1173,1174,1175] CONDITIONAL_S
IDLE 1175 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1176,1173,1174,1175] CONDITIONAL_S
DISCARD 1176 [(3,4)] 0 [] [] [] [] [] [1176,1173,1174,1175] CONDITIONAL_S
INJECT_T 1177 [(0,4)] D [] [] [] [] [] [] none
MERGE 1178 [(2,4),(0,4),(1,4)] D [] [1184,1181,1182,1183] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1179 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1180 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1181 [(2,4),(3,4)] D [1178] [] [] [] [((2,4),(3,4))] [1184,1181,1182,1183] CONDITIONAL_S
Y_MEAS 1182 [(3,4)] HALF_D_PLUS_2 [1178] [] [] [] [] [1184,1181,1182,1183] CONDITIONAL_S
IDLE 1183 [(2,4)] HALF_D_PLUS_2 [1178] [] [] [] [] [1184,1181,1182,1183] CONDITIONAL_S
DISCARD 1184 [(3,4)] 0 [1178] [] [] [] [] [1184,1181,1182,1183] CONDITIONAL_S
INJECT_T 1185 [(0,4)] D [] [] [] [] [] [] none
MERGE 1186 [(2,4),(0,4),(1,4)] D [] [1192,1189,1190,1191] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1187 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1188 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1189 [(2,4),(3,4)] D [1186] [] [] [] [((2,4),(3,4))] [1192,1189,1190,1191] CONDITIONAL_S
Y_MEAS 1190 [(3,4)] HALF_D_PLUS_2 [1186] [] [] [] [] [1192,1189,1190,1191] CONDITIONAL_S
IDLE 1191 [(2,4)] HALF_D_PLUS_2 [1186] [] [] [] [] [1192,1189,1190,1191] CONDITIONAL_S
DISCARD 1192 [(3,4)] 0 [1186] [] [] [] [] [1192,1189,1190,1191] CONDITIONAL_S
INJECT_T 1193 [(0,4)] D [] [] [] [] [] [] none
MERGE 1194 [(2,4),(0,4),(1,4)] D [] [1200,1197,1198,1199] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1195 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1196 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1197 [(2,4),(3,4)] D [1194] [] [] [] [((2,4),(3,4))] [1200,1197,1198,1199] CONDITIONAL_S
Y_MEAS 1198 [(3,4)] HALF_D_PLUS_2 [1194] [] [] [] [] [1200,1197,1198,1199] CONDITIONAL_S
IDLE 1199 [(2,4)] HALF_D_PLUS_2 [1194] [] [] [] [] [1200,1197,1198,1199] CONDITIONAL_S
DISCARD 1200 [(3,4)] 0 [1194] [] [] [] [] [1200,1197,1198,1199] CONDITIONAL_S
INJECT_T 1201 [(0,4)] D [] [] [] [] [] [] none
MERGE 1202 [(2,4),(0,4),(1,4)] D [] [1208,1205,1206,1207] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1203 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1204 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1205 [(2,4),(3,4)] D [1202] [] [] [] [((2,4),(3,4))] [1208,1205,1206,1207] CONDITIONAL_S
Y_MEAS 1206 [(3,4)] HALF_D_PLUS_2 [1202] [] [] [] [] [1208,1205,1206,1207] CONDITIONAL_S
IDLE 1207 [(2,4)] HALF_D_PLUS_2 [1202] [] [] [] [] [1208,1205,1206,1207] CONDITIONAL_S
DISCARD 1208 [(3,4)] 0 [1202] [] [] [] [] [1208,1205,1206,1207] CONDITIONAL_S
MERGE 1209 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1209,1210,1211,1212] CONDITIONAL_S
Y_MEAS 1210 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1209,1210,1211,1212] CONDITIONAL_S
IDLE 1211 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1209,1210,1211,1212] CONDITIONAL_S
DISCARD 1212 [(3,4)] 0 [] [] [] [] [] [1209,1210,1211,1212] CONDITIONAL_S
INJECT_T 1213 [(0,4)] D [] [] [] [] [] [] none
MERGE 1214 [(2,4),(0,4),(1,4)] D [] [1217,1218,1219,1220] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1215 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1216 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1217 [(2,4),(3,4)] D [1214] [] [] [] [((2,4),(3,4))] [1217,1218,1219,1220] CONDITIONAL_S
Y_MEAS 1218 [(3,4)] HALF_D_PLUS_2 [1214] [] [] [] [] [1217,1218,1219,1220] CONDITIONAL_S
IDLE 1219 [(2,4)] HALF_D_PLUS_2 [1214] [] [] [] [] [1217,1218,1219,1220] CONDITIONAL_S
DISCARD 1220 [(3,4)] 0 [1214] [] [] [] [] [1217,1218,1219,1220] CONDITIONAL_S
MERGE 1221 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1224,1221,1222,1223] CONDITIONAL_S
Y_MEAS 1222 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1224,1221,1222,1223] CONDITIONAL_S
IDLE 1223 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1224,1221,1222,1223] CONDITIONAL_S
DISCARD 1224 [(3,4)] 0 [] [] [] [] [] [1224,1221,1222,1223] CONDITIONAL_S
INJECT_T 1225 [(0,4)] D [] [] [] [] [] [] none
MERGE 1226 [(2,4),(0,4),(1,4)] D [] [1232,1229,1230,1231] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1227 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1228 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1229 [(2,4),(3,4)] D [1226] [] [] [] [((2,4),(3,4))] [1232,1229,1230,1231] CONDITIONAL_S
Y_MEAS 1230 [(3,4)] HALF_D_PLUS_2 [1226] [] [] [] [] [1232,1229,1230,1231] CONDITIONAL_S
IDLE 1231 [(2,4)] HALF_D_PLUS_2 [1226] [] [] [] [] [1232,1229,1230,1231] CONDITIONAL_S
DISCARD 1232 [(3,4)] 0 [1226] [] [] [] [] [1232,1229,1230,1231] CONDITIONAL_S
MERGE 1233 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1233,1234,1235,1236] CONDITIONAL_S
Y_MEAS 1234 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1233,1234,1235,1236] CONDITIONAL_S
IDLE 1235 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1233,1234,1235,1236] CONDITIONAL_S
DISCARD 1236 [(3,4)] 0 [] [] [] [] [] [1233,1234,1235,1236] CONDITIONAL_S
INJECT_T 1237 [(0,4)] D [] [] [] [] [] [] none
MERGE 1238 [(2,4),(0,4),(1,4)] D [] [1241,1242,1243,1244] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1239 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1240 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1241 [(2,4),(3,4)] D [1238] [] [] [] [((2,4),(3,4))] [1241,1242,1243,1244] CONDITIONAL_S
Y_MEAS 1242 [(3,4)] HALF_D_PLUS_2 [1238] [] [] [] [] [1241,1242,1243,1244] CONDITIONAL_S
IDLE 1243 [(2,4)] HALF_D_PLUS_2 [1238] [] [] [] [] [1241,1242,1243,1244] CONDITIONAL_S
DISCARD 1244 [(3,4)] 0 [1238] [] [] [] [] [1241,1242,1243,1244] CONDITIONAL_S
MERGE 1245 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1248,1245,1246,1247] CONDITIONAL_S
Y_MEAS 1246 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1248,1245,1246,1247] CONDITIONAL_S
IDLE 1247 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1248,1245,1246,1247] CONDITIONAL_S
DISCARD 1248 [(3,4)] 0 [] [] [] [] [] [1248,1245,1246,1247] CONDITIONAL_S
INJECT_T 1249 [(0,4)] D [] [] [] [] [] [] none
MERGE 1250 [(2,4),(0,4),(1,4)] D [] [1256,1253,1254,1255] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1251 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1252 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1253 [(2,4),(3,4)] D [1250] [] [] [] [((2,4),(3,4))] [1256,1253,1254,1255] CONDITIONAL_S
Y_MEAS 1254 [(3,4)] HALF_D_PLUS_2 [1250] [] [] [] [] [1256,1253,1254,1255] CONDITIONAL_S
IDLE 1255 [(2,4)] HALF_D_PLUS_2 [1250] [] [] [] [] [1256,1253,1254,1255] CONDITIONAL_S
DISCARD 1256 [(3,4)] 0 [1250] [] [] [] [] [1256,1253,1254,1255] CONDITIONAL_S
MERGE 1257 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1257,1258,1259,1260] CONDITIONAL_S
Y_MEAS 1258 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1257,1258,1259,1260] CONDITIONAL_S
IDLE 1259 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1257,1258,1259,1260] CONDITIONAL_S
DISCARD 1260 [(3,4)] 0 [] [] [] [] [] [1257,1258,1259,1260] CONDITIONAL_S
INJECT_T 1261 [(0,4)] D [] [] [] [] [] [] none
MERGE 1262 [(2,4),(0,4),(1,4)] D [] [1265,1266,1267,1268] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1263 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1264 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1265 [(2,4),(3,4)] D [1262] [] [] [] [((2,4),(3,4))] [1265,1266,1267,1268] CONDITIONAL_S
Y_MEAS 1266 [(3,4)] HALF_D_PLUS_2 [1262] [] [] [] [] [1265,1266,1267,1268] CONDITIONAL_S
IDLE 1267 [(2,4)] HALF_D_PLUS_2 [1262] [] [] [] [] [1265,1266,1267,1268] CONDITIONAL_S
DISCARD 1268 [(3,4)] 0 [1262] [] [] [] [] [1265,1266,1267,1268] CONDITIONAL_S
MERGE 1269 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1272,1269,1270,1271] CONDITIONAL_S
Y_MEAS 1270 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1272,1269,1270,1271] CONDITIONAL_S
IDLE 1271 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1272,1269,1270,1271] CONDITIONAL_S
DISCARD 1272 [(3,4)] 0 [] [] [] [] [] [1272,1269,1270,1271] CONDITIONAL_S
INJECT_T 1273 [(0,4)] D [] [] [] [] [] [] none
MERGE 1274 [(2,4),(0,4),(1,4)] D [] [1280,1277,1278,1279] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1275 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1276 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1277 [(2,4),(3,4)] D [1274] [] [] [] [((2,4),(3,4))] [1280,1277,1278,1279] CONDITIONAL_S
Y_MEAS 1278 [(3,4)] HALF_D_PLUS_2 [1274] [] [] [] [] [1280,1277,1278,1279] CONDITIONAL_S
IDLE 1279 [(2,4)] HALF_D_PLUS_2 [1274] [] [] [] [] [1280,1277,1278,1279] CONDITIONAL_S
DISCARD 1280 [(3,4)] 0 [1274] [] [] [] [] [1280,1277,1278,1279] CONDITIONAL_S
INJECT_T 1281 [(0,4)] D [] [] [] [] [] [] none
MERGE 1282 [(2,4),(0,4),(1,4)] D [] [1288,1285,1286,1287] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1283 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1284 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1285 [(2,4),(3,4)] D [1282] [] [] [] [((2,4),(3,4))] [1288,1285,1286,1287] CONDITIONAL_S
Y_MEAS 1286 [(3,4)] HALF_D_PLUS_2 [1282] [] [] [] [] [1288,1285,1286,1287] CONDITIONAL_S
IDLE 1287 [(2,4)] HALF_D_PLUS_2 [1282] [] [] [] [] [1288,1285,1286,1287] CONDITIONAL_S
DISCARD 1288 [(3,4)] 0 [1282] [] [] [] [] [1288,1285,1286,1287] CONDITIONAL_S
MERGE 1289 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1289,1290,1291,1292] CONDITIONAL_S
Y_MEAS 1290 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1289,1290,1291,1292] CONDITIONAL_S
IDLE 1291 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1289,1290,1291,1292] CONDITIONAL_S
DISCARD 1292 [(3,4)] 0 [] [] [] [] [] [1289,1290,1291,1292] CONDITIONAL_S
INJECT_T 1293 [(0,4)] D [] [] [] [] [] [] none
MERGE 1294 [(2,4),(0,4),(1,4)] D [] [1297,1298,1299,1300] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1295 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1296 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1297 [(2,4),(3,4)] D [1294] [] [] [] [((2,4),(3,4))] [1297,1298,1299,1300] CONDITIONAL_S
Y_MEAS 1298 [(3,4)] HALF_D_PLUS_2 [1294] [] [] [] [] [1297,1298,1299,1300] CONDITIONAL_S
IDLE 1299 [(2,4)] HALF_D_PLUS_2 [1294] [] [] [] [] [1297,1298,1299,1300] CONDITIONAL_S
DISCARD 1300 [(3,4)] 0 [1294] [] [] [] [] [1297,1298,1299,1300] CONDITIONAL_S
MERGE 1301 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1304,1301,1302,1303] CONDITIONAL_S
Y_MEAS 1302 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1304,1301,1302,1303] CONDITIONAL_S
IDLE 1303 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1304,1301,1302,1303] CONDITIONAL_S
DISCARD 1304 [(3,4)] 0 [] [] [] [] [] [1304,1301,1302,1303] CONDITIONAL_S
INJECT_T 1305 [(0,4)] D [] [] [] [] [] [] none
MERGE 1306 [(2,4),(0,4),(1,4)] D [] [1312,1309,1310,1311] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1307 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1308 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1309 [(2,4),(3,4)] D [1306] [] [] [] [((2,4),(3,4))] [1312,1309,1310,1311] CONDITIONAL_S
Y_MEAS 1310 [(3,4)] HALF_D_PLUS_2 [1306] [] [] [] [] [1312,1309,1310,1311] CONDITIONAL_S
IDLE 1311 [(2,4)] HALF_D_PLUS_2 [1306] [] [] [] [] [1312,1309,1310,1311] CONDITIONAL_S
DISCARD 1312 [(3,4)] 0 [1306] [] [] [] [] [1312,1309,1310,1311] CONDITIONAL_S
INJECT_T 1313 [(0,4)] D [] [] [] [] [] [] none
MERGE 1314 [(2,4),(0,4),(1,4)] D [] [1320,1317,1318,1319] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1315 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1316 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1317 [(2,4),(3,4)] D [1314] [] [] [] [((2,4),(3,4))] [1320,1317,1318,1319] CONDITIONAL_S
Y_MEAS 1318 [(3,4)] HALF_D_PLUS_2 [1314] [] [] [] [] [1320,1317,1318,1319] CONDITIONAL_S
IDLE 1319 [(2,4)] HALF_D_PLUS_2 [1314] [] [] [] [] [1320,1317,1318,1319] CONDITIONAL_S
DISCARD 1320 [(3,4)] 0 [1314] [] [] [] [] [1320,1317,1318,1319] CONDITIONAL_S
MERGE 1321 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1321,1322,1323,1324] CONDITIONAL_S
Y_MEAS 1322 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1321,1322,1323,1324] CONDITIONAL_S
IDLE 1323 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1321,1322,1323,1324] CONDITIONAL_S
DISCARD 1324 [(3,4)] 0 [] [] [] [] [] [1321,1322,1323,1324] CONDITIONAL_S
INJECT_T 1325 [(0,4)] D [] [] [] [] [] [] none
MERGE 1326 [(2,4),(0,4),(1,4)] D [] [1329,1330,1331,1332] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1327 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1328 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1329 [(2,4),(3,4)] D [1326] [] [] [] [((2,4),(3,4))] [1329,1330,1331,1332] CONDITIONAL_S
Y_MEAS 1330 [(3,4)] HALF_D_PLUS_2 [1326] [] [] [] [] [1329,1330,1331,1332] CONDITIONAL_S
IDLE 1331 [(2,4)] HALF_D_PLUS_2 [1326] [] [] [] [] [1329,1330,1331,1332] CONDITIONAL_S
DISCARD 1332 [(3,4)] 0 [1326] [] [] [] [] [1329,1330,1331,1332] CONDITIONAL_S
INJECT_T 1333 [(0,4)] D [] [] [] [] [] [] none
MERGE 1334 [(2,4),(0,4),(1,4)] D [] [1337,1338,1339,1340] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1335 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1336 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1337 [(2,4),(3,4)] D [1334] [] [] [] [((2,4),(3,4))] [1337,1338,1339,1340] CONDITIONAL_S
Y_MEAS 1338 [(3,4)] HALF_D_PLUS_2 [1334] [] [] [] [] [1337,1338,1339,1340] CONDITIONAL_S
IDLE 1339 [(2,4)] HALF_D_PLUS_2 [1334] [] [] [] [] [1337,1338,1339,1340] CONDITIONAL_S
DISCARD 1340 [(3,4)] 0 [1334] [] [] [] [] [1337,1338,1339,1340] CONDITIONAL_S
INJECT_T 1341 [(0,4)] D [] [] [] [] [] [] none
MERGE 1342 [(2,4),(0,4),(1,4)] D [] [1345,1346,1347,1348] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1343 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1344 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1345 [(2,4),(3,4)] D [1342] [] [] [] [((2,4),(3,4))] [1345,1346,1347,1348] CONDITIONAL_S
Y_MEAS 1346 [(3,4)] HALF_D_PLUS_2 [1342] [] [] [] [] [1345,1346,1347,1348] CONDITIONAL_S
IDLE 1347 [(2,4)] HALF_D_PLUS_2 [1342] [] [] [] [] [1345,1346,1347,1348] CONDITIONAL_S
DISCARD 1348 [(3,4)] 0 [1342] [] [] [] [] [1345,1346,1347,1348] CONDITIONAL_S
MERGE 1349 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1352,1349,1350,1351] CONDITIONAL_S
Y_MEAS 1350 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1352,1349,1350,1351] CONDITIONAL_S
IDLE 1351 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1352,1349,1350,1351] CONDITIONAL_S
DISCARD 1352 [(3,4)] 0 [] [] [] [] [] [1352,1349,1350,1351] CONDITIONAL_S
INJECT_T 1353 [(0,4)] D [] [] [] [] [] [] none
MERGE 1354 [(2,4),(0,4),(1,4)] D [] [1360,1357,1358,1359] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1355 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1356 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1357 [(2,4),(3,4)] D [1354] [] [] [] [((2,4),(3,4))] [1360,1357,1358,1359] CONDITIONAL_S
Y_MEAS 1358 [(3,4)] HALF_D_PLUS_2 [1354] [] [] [] [] [1360,1357,1358,1359] CONDITIONAL_S
IDLE 1359 [(2,4)] HALF_D_PLUS_2 [1354] [] [] [] [] [1360,1357,1358,1359] CONDITIONAL_S
DISCARD 1360 [(3,4)] 0 [1354] [] [] [] [] [1360,1357,1358,1359] CONDITIONAL_S
INJECT_T 1361 [(0,4)] D [] [] [] [] [] [] none
MERGE 1362 [(2,4),(0,4),(1,4)] D [] [1368,1365,1366,1367] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1363 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1364 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1365 [(2,4),(3,4)] D [1362] [] [] [] [((2,4),(3,4))] [1368,1365,1366,1367] CONDITIONAL_S
Y_MEAS 1366 [(3,4)] HALF_D_PLUS_2 [1362] [] [] [] [] [1368,1365,1366,1367] CONDITIONAL_S
IDLE 1367 [(2,4)] HALF_D_PLUS_2 [1362] [] [] [] [] [1368,1365,1366,1367] CONDITIONAL_S
DISCARD 1368 [(3,4)] 0 [1362] [] [] [] [] [1368,1365,1366,1367] CONDITIONAL_S
MERGE 1369 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1369,1370,1371,1372] CONDITIONAL_S
Y_MEAS 1370 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1369,1370,1371,1372] CONDITIONAL_S
IDLE 1371 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1369,1370,1371,1372] CONDITIONAL_S
DISCARD 1372 [(3,4)] 0 [] [] [] [] [] [1369,1370,1371,1372] CONDITIONAL_S
INJECT_T 1373 [(0,4)] D [] [] [] [] [] [] none
MERGE 1374 [(2,4),(0,4),(1,4)] D [] [1377,1378,1379,1380] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1375 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1376 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1377 [(2,4),(3,4)] D [1374] [] [] [] [((2,4),(3,4))] [1377,1378,1379,1380] CONDITIONAL_S
Y_MEAS 1378 [(3,4)] HALF_D_PLUS_2 [1374] [] [] [] [] [1377,1378,1379,1380] CONDITIONAL_S
IDLE 1379 [(2,4)] HALF_D_PLUS_2 [1374] [] [] [] [] [1377,1378,1379,1380] CONDITIONAL_S
DISCARD 1380 [(3,4)] 0 [1374] [] [] [] [] [1377,1378,1379,1380] CONDITIONAL_S
MERGE 1381 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1384,1381,1382,1383] CONDITIONAL_S
Y_MEAS 1382 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1384,1381,1382,1383] CONDITIONAL_S
IDLE 1383 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1384,1381,1382,1383] CONDITIONAL_S
DISCARD 1384 [(3,4)] 0 [] [] [] [] [] [1384,1381,1382,1383] CONDITIONAL_S
INJECT_T 1385 [(0,4)] D [] [] [] [] [] [] none
MERGE 1386 [(2,4),(0,4),(1,4)] D [] [1392,1389,1390,1391] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1387 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1388 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1389 [(2,4),(3,4)] D [1386] [] [] [] [((2,4),(3,4))] [1392,1389,1390,1391] CONDITIONAL_S
Y_MEAS 1390 [(3,4)] HALF_D_PLUS_2 [1386] [] [] [] [] [1392,1389,1390,1391] CONDITIONAL_S
IDLE 1391 [(2,4)] HALF_D_PLUS_2 [1386] [] [] [] [] [1392,1389,1390,1391] CONDITIONAL_S
DISCARD 1392 [(3,4)] 0 [1386] [] [] [] [] [1392,1389,1390,1391] CONDITIONAL_S
INJECT_T 1393 [(0,4)] D [] [] [] [] [] [] none
MERGE 1394 [(2,4),(0,4),(1,4)] D [] [1400,1397,1398,1399] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1395 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1396 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1397 [(2,4),(3,4)] D [1394] [] [] [] [((2,4),(3,4))] [1400,1397,1398,1399] CONDITIONAL_S
Y_MEAS 1398 [(3,4)] HALF_D_PLUS_2 [1394] [] [] [] [] [1400,1397,1398,1399] CONDITIONAL_S
IDLE 1399 [(2,4)] HALF_D_PLUS_2 [1394] [] [] [] [] [1400,1397,1398,1399] CONDITIONAL_S
DISCARD 1400 [(3,4)] 0 [1394] [] [] [] [] [1400,1397,1398,1399] CONDITIONAL_S
MERGE 1401 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1401,1402,1403,1404] CONDITIONAL_S
Y_MEAS 1402 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1401,1402,1403,1404] CONDITIONAL_S
IDLE 1403 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1401,1402,1403,1404] CONDITIONAL_S
DISCARD 1404 [(3,4)] 0 [] [] [] [] [] [1401,1402,1403,1404] CONDITIONAL_S
INJECT_T 1405 [(0,4)] D [] [] [] [] [] [] none
MERGE 1406 [(2,4),(0,4),(1,4)] D [] [1409,1410,1411,1412] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1407 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1408 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1409 [(2,4),(3,4)] D [1406] [] [] [] [((2,4),(3,4))] [1409,1410,1411,1412] CONDITIONAL_S
Y_MEAS 1410 [(3,4)] HALF_D_PLUS_2 [1406] [] [] [] [] [1409,1410,1411,1412] CONDITIONAL_S
IDLE 1411 [(2,4)] HALF_D_PLUS_2 [1406] [] [] [] [] [1409,1410,1411,1412] CONDITIONAL_S
DISCARD 1412 [(3,4)] 0 [1406] [] [] [] [] [1409,1410,1411,1412] CONDITIONAL_S
INJECT_T 1413 [(0,4)] D [] [] [] [] [] [] none
MERGE 1414 [(2,4),(0,4),(1,4)] D [] [1417,1418,1419,1420] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1415 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1416 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1417 [(2,4),(3,4)] D [1414] [] [] [] [((2,4),(3,4))] [1417,1418,1419,1420] CONDITIONAL_S
Y_MEAS 1418 [(3,4)] HALF_D_PLUS_2 [1414] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
IDLE 1419 [(2,4)] HALF_D_PLUS_2 [1414] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
DISCARD 1420 [(3,4)] 0 [1414] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
INJECT_T 1421 [(0,4)] D [] [] [] [] [] [] none
MERGE 1422 [(2,4),(0,4),(1,4)] D [] [1425,1426,1427,1428] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1423 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1424 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1425 [(2,4),(3,4)] D [1422] [] [] [] [((2,4),(3,4))] [1425,1426,1427,1428] CONDITIONAL_S
Y_MEAS 1426 [(3,4)] HALF_D_PLUS_2 [1422] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
IDLE 1427 [(2,4)] HALF_D_PLUS_2 [1422] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
DISCARD 1428 [(3,4)] 0 [1422] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
MERGE 1429 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1432,1429,1430,1431] CONDITIONAL_S
Y_MEAS 1430 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1432,1429,1430,1431] CONDITIONAL_S
IDLE 1431 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1432,1429,1430,1431] CONDITIONAL_S
DISCARD 1432 [(3,4)] 0 [] [] [] [] [] [1432,1429,1430,1431] CONDITIONAL_S
INJECT_T 1433 [(0,4)] D [] [] [] [] [] [] none
MERGE 1434 [(2,4),(0,4),(1,4)] D [] [1440,1437,1438,1439] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1435 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1436 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1437 [(2,4),(3,4)] D [1434] [] [] [] [((2,4),(3,4))] [1440,1437,1438,1439] CONDITIONAL_S
Y_MEAS 1438 [(3,4)] HALF_D_PLUS_2 [1434] [] [] [] [] [1440,1437,1438,1439] CONDITIONAL_S
IDLE 1439 [(2,4)] HALF_D_PLUS_2 [1434] [] [] [] [] [1440,1437,1438,1439] CONDITIONAL_S
DISCARD 1440 [(3,4)] 0 [1434] [] [] [] [] [1440,1437,1438,1439] CONDITIONAL_S
INJECT_T 1441 [(0,4)] D [] [] [] [] [] [] none
MERGE 1442 [(2,4),(0,4),(1,4)] D [] [1448,1445,1446,1447] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1443 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1444 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1445 [(2,4),(3,4)] D [1442] [] [] [] [((2,4),(3,4))] [1448,1445,1446,1447] CONDITIONAL_S
Y_MEAS 1446 [(3,4)] HALF_D_PLUS_2 [1442] [] [] [] [] [1448,1445,1446,1447] CONDITIONAL_S
IDLE 1447 [(2,4)] HALF_D_PLUS_2 [1442] [] [] [] [] [1448,1445,1446,1447] CONDITIONAL_S
DISCARD 1448 [(3,4)] 0 [1442] [] [] [] [] [1448,1445,1446,1447] CONDITIONAL_S
INJECT_T 1449 [(0,4)] D [] [] [] [] [] [] none
MERGE 1450 [(2,4),(0,4),(1,4)] D [] [1456,1453,1454,1455] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1451 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1452 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1453 [(2,4),(3,4)] D [1450] [] [] [] [((2,4),(3,4))] [1456,1453,1454,1455] CONDITIONAL_S
Y_MEAS 1454 [(3,4)] HALF_D_PLUS_2 [1450] [] [] [] [] [1456,1453,1454,1455] CONDITIONAL_S
IDLE 1455 [(2,4)] HALF_D_PLUS_2 [1450] [] [] [] [] [1456,1453,1454,1455] CONDITIONAL_S
DISCARD 1456 [(3,4)] 0 [1450] [] [] [] [] [1456,1453,1454,1455] CONDITIONAL_S
INJECT_T 1457 [(0,4)] D [] [] [] [] [] [] none
MERGE 1458 [(2,4),(0,4),(1,4)] D [] [1464,1461,1462,1463] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1459 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1460 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1461 [(2,4),(3,4)] D [1458] [] [] [] [((2,4),(3,4))] [1464,1461,1462,1463] CONDITIONAL_S
Y_MEAS 1462 [(3,4)] HALF_D_PLUS_2 [1458] [] [] [] [] [1464,1461,1462,1463] CONDITIONAL_S
IDLE 1463 [(2,4)] HALF_D_PLUS_2 [1458] [] [] [] [] [1464,1461,1462,1463] CONDITIONAL_S
DISCARD 1464 [(3,4)] 0 [1458] [] [] [] [] [1464,1461,1462,1463] CONDITIONAL_S
INJECT_T 1465 [(0,4)] D [] [] [] [] [] [] none
MERGE 1466 [(2,4),(0,4),(1,4)] D [] [1472,1469,1470,1471] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1467 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1468 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1469 [(2,4),(3,4)] D [1466] [] [] [] [((2,4),(3,4))] [1472,1469,1470,1471] CONDITIONAL_S
Y_MEAS 1470 [(3,4)] HALF_D_PLUS_2 [1466] [] [] [] [] [1472,1469,1470,1471] CONDITIONAL_S
IDLE 1471 [(2,4)] HALF_D_PLUS_2 [1466] [] [] [] [] [1472,1469,1470,1471] CONDITIONAL_S
DISCARD 1472 [(3,4)] 0 [1466] [] [] [] [] [1472,1469,1470,1471] CONDITIONAL_S
MERGE 1473 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1473,1474,1475,1476] CONDITIONAL_S
Y_MEAS 1474 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
IDLE 1475 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
DISCARD 1476 [(3,4)] 0 [] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
INJECT_T 1477 [(0,4)] D [] [] [] [] [] [] none
MERGE 1478 [(2,4),(0,4),(1,4)] D [] [1481,1482,1483,1484] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1479 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1480 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1481 [(2,4),(3,4)] D [1478] [] [] [] [((2,4),(3,4))] [1481,1482,1483,1484] CONDITIONAL_S
Y_MEAS 1482 [(3,4)] HALF_D_PLUS_2 [1478] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
IDLE 1483 [(2,4)] HALF_D_PLUS_2 [1478] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
DISCARD 1484 [(3,4)] 0 [1478] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
INJECT_T 1485 [(0,4)] D [] [] [] [] [] [] none
MERGE 1486 [(2,4),(0,4),(1,4)] D [] [1489,1490,1491,1492] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1487 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1488 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1489 [(2,4),(3,4)] D [1486] [] [] [] [((2,4),(3,4))] [1489,1490,1491,1492] CONDITIONAL_S
Y_MEAS 1490 [(3,4)] HALF_D_PLUS_2 [1486] [] [] [] [] [1489,1490,1491,1492] CONDITIONAL_S
IDLE 1491 [(2,4)] HALF_D_PLUS_2 [1486] [] [] [] [] [1489,1490,1491,1492] CONDITIONAL_S
DISCARD 1492 [(3,4)] 0 [1486] [] [] [] [] [1489,1490,1491,1492] CONDITIONAL_S
MERGE 1493 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1496,1493,1494,1495] CONDITIONAL_S
Y_MEAS 1494 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1496,1493,1494,1495] CONDITIONAL_S
IDLE 1495 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1496,1493,1494,1495] CONDITIONAL_S
DISCARD 1496 [(3,4)] 0 [] [] [] [] [] [1496,1493,1494,1495] CONDITIONAL_S
INJECT_T 1497 [(0,4)] D [] [] [] [] [] [] none
MERGE 1498 [(2,4),(0,4),(1,4)] D [] [1504,1501,1502,1503] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1499 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1500 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1501 [(2,4),(3,4)] D [1498] [] [] [] [((2,4),(3,4))] [1504,1501,1502,1503] CONDITIONAL_S
Y_MEAS 1502 [(3,4)] HALF_D_PLUS_2 [1498] [] [] [] [] [1504,1501,1502,1503] CONDITIONAL_S
IDLE 1503 [(2,4)] HALF_D_PLUS_2 [1498] [] [] [] [] [1504,1501,1502,1503] CONDITIONAL_S
DISCARD 1504 [(3,4)] 0 [1498] [] [] [] [] [1504,1501,1502,1503] CONDITIONAL_S
MERGE 1505 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1505,1506,1507,1508] CONDITIONAL_S
Y_MEAS 1506 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1505,1506,1507,1508] CONDITIONAL_S
IDLE 1507 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1505,1506,1507,1508] CONDITIONAL_S
DISCARD 1508 [(3,4)] 0 [] [] [] [] [] [1505,1506,1507,1508] CONDITIONAL_S
INJECT_T 1509 [(0,4)] D [] [] [] [] [] [] none
MERGE 1510 [(2,4),(0,4),(1,4)] D [] [1513,1514,1515,1516] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1511 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1512 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1513 [(2,4),(3,4)] D [1510] [] [] [] [((2,4),(3,4))] [1513,1514,1515,1516] CONDITIONAL_S
Y_MEAS 1514 [(3,4)] HALF_D_PLUS_2 [1510] [] [] [] [] [1513,1514,1515,1516] CONDITIONAL_S
IDLE 1515 [(2,4)] HALF_D_PLUS_2 [1510] [] [] [] [] [1513,1514,1515,1516] CONDITIONAL_S
DISCARD 1516 [(3,4)] 0 [1510] [] [] [] [] [1513,1514,1515,1516] CONDITIONAL_S
INJECT_T 1517 [(0,4)] D [] [] [] [] [] [] none
MERGE 1518 [(2,4),(0,4),(1,4)] D [] [1521,1522,1523,1524] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1519 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1520 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1521 [(2,4),(3,4)] D [1518] [] [] [] [((2,4),(3,4))] [1521,1522,1523,1524] CONDITIONAL_S
Y_MEAS 1522 [(3,4)] HALF_D_PLUS_2 [1518] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
IDLE 1523 [(2,4)] HALF_D_PLUS_2 [1518] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
DISCARD 1524 [(3,4)] 0 [1518] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
INJECT_T 1525 [(0,4)] D [] [] [] [] [] [] none
MERGE 1526 [(2,4),(0,4),(1,4)] D [] [1529,1530,1531,1532] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1527 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1528 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1529 [(2,4),(3,4)] D [1526] [] [] [] [((2,4),(3,4))] [1529,1530,1531,1532] CONDITIONAL_S
Y_MEAS 1530 [(3,4)] HALF_D_PLUS_2 [1526] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
IDLE 1531 [(2,4)] HALF_D_PLUS_2 [1526] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
DISCARD 1532 [(3,4)] 0 [1526] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
INJECT_T 1533 [(0,4)] D [] [] [] [] [] [] none
MERGE 1534 [(2,4),(0,4),(1,4)] D [] [1537,1538,1539,1540] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1535 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1536 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1537 [(2,4),(3,4)] D [1534] [] [] [] [((2,4),(3,4))] [1537,1538,1539,1540] CONDITIONAL_S
Y_MEAS 1538 [(3,4)] HALF_D_PLUS_2 [1534] [] [] [] [] [1537,1538,1539,1540] CONDITIONAL_S
IDLE 1539 [(2,4)] HALF_D_PLUS_2 [1534] [] [] [] [] [1537,1538,1539,1540] CONDITIONAL_S
DISCARD 1540 [(3,4)] 0 [1534] [] [] [] [] [1537,1538,1539,1540] CONDITIONAL_S
INJECT_T 1541 [(0,4)] D [] [] [] [] [] [] none
MERGE 1542 [(2,4),(0,4),(1,4)] D [] [1545,1546,1547,1548] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1543 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1544 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1545 [(2,4),(3,4)] D [1542] [] [] [] [((2,4),(3,4))] [1545,1546,1547,1548] CONDITIONAL_S
Y_MEAS 1546 [(3,4)] HALF_D_PLUS_2 [1542] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
IDLE 1547 [(2,4)] HALF_D_PLUS_2 [1542] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
DISCARD 1548 [(3,4)] 0 [1542] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
MERGE 1549 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1552,1549,1550,1551] CONDITIONAL_S
Y_MEAS 1550 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1552,1549,1550,1551] CONDITIONAL_S
IDLE 1551 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1552,1549,1550,1551] CONDITIONAL_S
DISCARD 1552 [(3,4)] 0 [] [] [] [] [] [1552,1549,1550,1551] CONDITIONAL_S
INJECT_T 1553 [(0,4)] D [] [] [] [] [] [] none
MERGE 1554 [(2,4),(0,4),(1,4)] D [] [1560,1557,1558,1559] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1555 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1556 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1557 [(2,4),(3,4)] D [1554] [] [] [] [((2,4),(3,4))] [1560,1557,1558,1559] CONDITIONAL_S
Y_MEAS 1558 [(3,4)] HALF_D_PLUS_2 [1554] [] [] [] [] [1560,1557,1558,1559] CONDITIONAL_S
IDLE 1559 [(2,4)] HALF_D_PLUS_2 [1554] [] [] [] [] [1560,1557,1558,1559] CONDITIONAL_S
DISCARD 1560 [(3,4)] 0 [1554] [] [] [] [] [1560,1557,1558,1559] CONDITIONAL_S
INJECT_T 1561 [(0,4)] D [] [] [] [] [] [] none
MERGE 1562 [(2,4),(0,4),(1,4)] D [] [1568,1565,1566,1567] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1563 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1564 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1565 [(2,4),(3,4)] D [1562] [] [] [] [((2,4),(3,4))] [1568,1565,1566,1567] CONDITIONAL_S
Y_MEAS 1566 [(3,4)] HALF_D_PLUS_2 [1562] [] [] [] [] [1568,1565,1566,1567] CONDITIONAL_S
IDLE 1567 [(2,4)] HALF_D_PLUS_2 [1562] [] [] [] [] [1568,1565,1566,1567] CONDITIONAL_S
DISCARD 1568 [(3,4)] 0 [1562] [] [] [] [] [1568,1565,1566,1567] CONDITIONAL_S
INJECT_T 1569 [(0,4)] D [] [] [] [] [] [] none
MERGE 1570 [(2,4),(0,4),(1,4)] D [] [1576,1573,1574,1575] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1571 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1572 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1573 [(2,4),(3,4)] D [1570] [] [] [] [((2,4),(3,4))] [1576,1573,1574,1575] CONDITIONAL_S
Y_MEAS 1574 [(3,4)] HALF_D_PLUS_2 [1570] [] [] [] [] [1576,1573,1574,1575] CONDITIONAL_S
IDLE 1575 [(2,4)] HALF_D_PLUS_2 [1570] [] [] [] [] [1576,1573,1574,1575] CONDITIONAL_S
DISCARD 1576 [(3,4)] 0 [1570] [] [] [] [] [1576,1573,1574,1575] CONDITIONAL_S
INJECT_T 1577 [(0,4)] D [] [] [] [] [] [] none
MERGE 1578 [(2,4),(0,4),(1,4)] D [] [1584,1581,1582,1583] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1579 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1580 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1581 [(2,4),(3,4)] D [1578] [] [] [] [((2,4),(3,4))] [1584,1581,1582,1583] CONDITIONAL_S
Y_MEAS 1582 [(3,4)] HALF_D_PLUS_2 [1578] [] [] [] [] [1584,1581,1582,1583] CONDITIONAL_S
IDLE 1583 [(2,4)] HALF_D_PLUS_2 [1578] [] [] [] [] [1584,1581,1582,1583] CONDITIONAL_S
DISCARD 1584 [(3,4)] 0 [1578] [] [] [] [] [1584,1581,1582,1583] CONDITIONAL_S
MERGE 1585 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1585,1586,1587,1588] CONDITIONAL_S
Y_MEAS 1586 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
IDLE 1587 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
DISCARD 1588 [(3,4)] 0 [] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
INJECT_T 1589 [(0,4)] D [] [] [] [] [] [] none
MERGE 1590 [(2,4),(0,4),(1,4)] D [] [1593,1594,1595,1596] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1591 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1592 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1593 [(2,4),(3,4)] D [1590] [] [] [] [((2,4),(3,4))] [1593,1594,1595,1596] CONDITIONAL_S
Y_MEAS 1594 [(3,4)] HALF_D_PLUS_2 [1590] [] [] [] [] [1593,1594,1595,1596] CONDITIONAL_S
IDLE 1595 [(2,4)] HALF_D_PLUS_2 [1590] [] [] [] [] [1593,1594,1595,1596] CONDITIONAL_S
DISCARD 1596 [(3,4)] 0 [1590] [] [] [] [] [1593,1594,1595,1596] CONDITIONAL_S
MERGE 1597 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1600,1597,1598,1599] CONDITIONAL_S
Y_MEAS 1598 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1600,1597,1598,1599] CONDITIONAL_S
IDLE 1599 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1600,1597,1598,1599] CONDITIONAL_S
DISCARD 1600 [(3,4)] 0 [] [] [] [] [] [1600,1597,1598,1599] CONDITIONAL_S
INJECT_T 1601 [(0,4)] D [] [] [] [] [] [] none
MERGE 1602 [(2,4),(0,4),(1,4)] D [] [1608,1605,1606,1607] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1603 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1604 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1605 [(2,4),(3,4)] D [1602] [] [] [] [((2,4),(3,4))] [1608,1605,1606,1607] CONDITIONAL_S
Y_MEAS 1606 [(3,4)] HALF_D_PLUS_2 [1602] [] [] [] [] [1608,1605,1606,1607] CONDITIONAL_S
IDLE 1607 [(2,4)] HALF_D_PLUS_2 [1602] [] [] [] [] [1608,1605,1606,1607] CONDITIONAL_S
DISCARD 1608 [(3,4)] 0 [1602] [] [] [] [] [1608,1605,1606,1607] CONDITIONAL_S
INJECT_T 1609 [(0,4)] D [] [] [] [] [] [] none
MERGE 1610 [(2,4),(0,4),(1,4)] D [] [1616,1613,1614,1615] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1611 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1612 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1613 [(2,4),(3,4)] D [1610] [] [] [] [((2,4),(3,4))] [1616,1613,1614,1615] CONDITIONAL_S
Y_MEAS 1614 [(3,4)] HALF_D_PLUS_2 [1610] [] [] [] [] [1616,1613,1614,1615] CONDITIONAL_S
IDLE 1615 [(2,4)] HALF_D_PLUS_2 [1610] [] [] [] [] [1616,1613,1614,1615] CONDITIONAL_S
DISCARD 1616 [(3,4)] 0 [1610] [] [] [] [] [1616,1613,1614,1615] CONDITIONAL_S
INJECT_T 1617 [(0,4)] D [] [] [] [] [] [] none
MERGE 1618 [(2,4),(0,4),(1,4)] D [] [1624,1621,1622,1623] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1619 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1620 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1621 [(2,4),(3,4)] D [1618] [] [] [] [((2,4),(3,4))] [1624,1621,1622,1623] CONDITIONAL_S
Y_MEAS 1622 [(3,4)] HALF_D_PLUS_2 [1618] [] [] [] [] [1624,1621,1622,1623] CONDITIONAL_S
IDLE 1623 [(2,4)] HALF_D_PLUS_2 [1618] [] [] [] [] [1624,1621,1622,1623] CONDITIONAL_S
DISCARD 1624 [(3,4)] 0 [1618] [] [] [] [] [1624,1621,1622,1623] CONDITIONAL_S
INJECT_T 1625 [(0,4)] D [] [] [] [] [] [] none
MERGE 1626 [(2,4),(0,4),(1,4)] D [] [1632,1629,1630,1631] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1627 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1628 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1629 [(2,4),(3,4)] D [1626] [] [] [] [((2,4),(3,4))] [1632,1629,1630,1631] CONDITIONAL_S
Y_MEAS 1630 [(3,4)] HALF_D_PLUS_2 [1626] [] [] [] [] [1632,1629,1630,1631] CONDITIONAL_S
IDLE 1631 [(2,4)] HALF_D_PLUS_2 [1626] [] [] [] [] [1632,1629,1630,1631] CONDITIONAL_S
DISCARD 1632 [(3,4)] 0 [1626] [] [] [] [] [1632,1629,1630,1631] CONDITIONAL_S
INJECT_T 1633 [(0,4)] D [] [] [] [] [] [] none
MERGE 1634 [(2,4),(0,4),(1,4)] D [] [1640,1637,1638,1639] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1635 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1636 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1637 [(2,4),(3,4)] D [1634] [] [] [] [((2,4),(3,4))] [1640,1637,1638,1639] CONDITIONAL_S
Y_MEAS 1638 [(3,4)] HALF_D_PLUS_2 [1634] [] [] [] [] [1640,1637,1638,1639] CONDITIONAL_S
IDLE 1639 [(2,4)] HALF_D_PLUS_2 [1634] [] [] [] [] [1640,1637,1638,1639] CONDITIONAL_S
DISCARD 1640 [(3,4)] 0 [1634] [] [] [] [] [1640,1637,1638,1639] CONDITIONAL_S
MERGE 1641 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1641,1642,1643,1644] CONDITIONAL_S
Y_MEAS 1642 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
IDLE 1643 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
DISCARD 1644 [(3,4)] 0 [] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
INJECT_T 1645 [(0,4)] D [] [] [] [] [] [] none
MERGE 1646 [(2,4),(0,4),(1,4)] D [] [1649,1650,1651,1652] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1647 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1648 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1649 [(2,4),(3,4)] D [1646] [] [] [] [((2,4),(3,4))] [1649,1650,1651,1652] CONDITIONAL_S
Y_MEAS 1650 [(3,4)] HALF_D_PLUS_2 [1646] [] [] [] [] [1649,1650,1651,1652] CONDITIONAL_S
IDLE 1651 [(2,4)] HALF_D_PLUS_2 [1646] [] [] [] [] [1649,1650,1651,1652] CONDITIONAL_S
DISCARD 1652 [(3,4)] 0 [1646] [] [] [] [] [1649,1650,1651,1652] CONDITIONAL_S
MERGE 1653 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1656,1653,1654,1655] CONDITIONAL_S
Y_MEAS 1654 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1656,1653,1654,1655] CONDITIONAL_S
IDLE 1655 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1656,1653,1654,1655] CONDITIONAL_S
DISCARD 1656 [(3,4)] 0 [] [] [] [] [] [1656,1653,1654,1655] CONDITIONAL_S
INJECT_T 1657 [(0,4)] D [] [] [] [] [] [] none
MERGE 1658 [(2,4),(0,4),(1,4)] D [] [1664,1661,1662,1663] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1659 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1660 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1661 [(2,4),(3,4)] D [1658] [] [] [] [((2,4),(3,4))] [1664,1661,1662,1663] CONDITIONAL_S
Y_MEAS 1662 [(3,4)] HALF_D_PLUS_2 [1658] [] [] [] [] [1664,1661,1662,1663] CONDITIONAL_S
IDLE 1663 [(2,4)] HALF_D_PLUS_2 [1658] [] [] [] [] [1664,1661,1662,1663] CONDITIONAL_S
DISCARD 1664 [(3,4)] 0 [1658] [] [] [] [] [1664,1661,1662,1663] CONDITIONAL_S
INJECT_T 1665 [(0,4)] D [] [] [] [] [] [] none
MERGE 1666 [(2,4),(0,4),(1,4)] D [] [1672,1669,1670,1671] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1667 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1668 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1669 [(2,4),(3,4)] D [1666] [] [] [] [((2,4),(3,4))] [1672,1669,1670,1671] CONDITIONAL_S
Y_MEAS 1670 [(3,4)] HALF_D_PLUS_2 [1666] [] [] [] [] [1672,1669,1670,1671] CONDITIONAL_S
IDLE 1671 [(2,4)] HALF_D_PLUS_2 [1666] [] [] [] [] [1672,1669,1670,1671] CONDITIONAL_S
DISCARD 1672 [(3,4)] 0 [1666] [] [] [] [] [1672,1669,1670,1671] CONDITIONAL_S
INJECT_T 1673 [(0,4)] D [] [] [] [] [] [] none
MERGE 1674 [(2,4),(0,4),(1,4)] D [] [1680,1677,1678,1679] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1675 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1676 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1677 [(2,4),(3,4)] D [1674] [] [] [] [((2,4),(3,4))] [1680,1677,1678,1679] CONDITIONAL_S
Y_MEAS 1678 [(3,4)] HALF_D_PLUS_2 [1674] [] [] [] [] [1680,1677,1678,1679] CONDITIONAL_S
IDLE 1679 [(2,4)] HALF_D_PLUS_2 [1674] [] [] [] [] [1680,1677,1678,1679] CONDITIONAL_S
DISCARD 1680 [(3,4)] 0 [1674] [] [] [] [] [1680,1677,1678,1679] CONDITIONAL_S
INJECT_T 1681 [(0,4)] D [] [] [] [] [] [] none
MERGE 1682 [(2,4),(0,4),(1,4)] D [] [1688,1685,1686,1687] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1683 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1684 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1685 [(2,4),(3,4)] D [1682] [] [] [] [((2,4),(3,4))] [1688,1685,1686,1687] CONDITIONAL_S
Y_MEAS 1686 [(3,4)] HALF_D_PLUS_2 [1682] [] [] [] [] [1688,1685,1686,1687] CONDITIONAL_S
IDLE 1687 [(2,4)] HALF_D_PLUS_2 [1682] [] [] [] [] [1688,1685,1686,1687] CONDITIONAL_S
DISCARD 1688 [(3,4)] 0 [1682] [] [] [] [] [1688,1685,1686,1687] CONDITIONAL_S
MERGE 1689 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1689,1690,1691,1692] CONDITIONAL_S
Y_MEAS 1690 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1689,1690,1691,1692] CONDITIONAL_S
IDLE 1691 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1689,1690,1691,1692] CONDITIONAL_S
DISCARD 1692 [(3,4)] 0 [] [] [] [] [] [1689,1690,1691,1692] CONDITIONAL_S
INJECT_T 1693 [(0,4)] D [] [] [] [] [] [] none
MERGE 1694 [(2,4),(0,4),(1,4)] D [] [1697,1698,1699,1700] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1695 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1696 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1697 [(2,4),(3,4)] D [1694] [] [] [] [((2,4),(3,4))] [1697,1698,1699,1700] CONDITIONAL_S
Y_MEAS 1698 [(3,4)] HALF_D_PLUS_2 [1694] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
IDLE 1699 [(2,4)] HALF_D_PLUS_2 [1694] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
DISCARD 1700 [(3,4)] 0 [1694] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
INJECT_T 1701 [(0,4)] D [] [] [] [] [] [] none
MERGE 1702 [(2,4),(0,4),(1,4)] D [] [1705,1706,1707,1708] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1703 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1704 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1705 [(2,4),(3,4)] D [1702] [] [] [] [((2,4),(3,4))] [1705,1706,1707,1708] CONDITIONAL_S
Y_MEAS 1706 [(3,4)] HALF_D_PLUS_2 [1702] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
IDLE 1707 [(2,4)] HALF_D_PLUS_2 [1702] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
DISCARD 1708 [(3,4)] 0 [1702] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
INJECT_T 1709 [(0,4)] D [] [] [] [] [] [] none
MERGE 1710 [(2,4),(0,4),(1,4)] D [] [1713,1714,1715,1716] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1711 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1712 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1713 [(2,4),(3,4)] D [1710] [] [] [] [((2,4),(3,4))] [1713,1714,1715,1716] CONDITIONAL_S
Y_MEAS 1714 [(3,4)] HALF_D_PLUS_2 [1710] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
IDLE 1715 [(2,4)] HALF_D_PLUS_2 [1710] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
DISCARD 1716 [(3,4)] 0 [1710] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
MERGE 1717 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1720,1717,1718,1719] CONDITIONAL_S
Y_MEAS 1718 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1720,1717,1718,1719] CONDITIONAL_S
IDLE 1719 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1720,1717,1718,1719] CONDITIONAL_S
DISCARD 1720 [(3,4)] 0 [] [] [] [] [] [1720,1717,1718,1719] CONDITIONAL_S
INJECT_T 1721 [(0,4)] D [] [] [] [] [] [] none
MERGE 1722 [(2,4),(0,4),(1,4)] D [] [1728,1725,1726,1727] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1723 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1724 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1725 [(2,4),(3,4)] D [1722] [] [] [] [((2,4),(3,4))] [1728,1725,1726,1727] CONDITIONAL_S
Y_MEAS 1726 [(3,4)] HALF_D_PLUS_2 [1722] [] [] [] [] [1728,1725,1726,1727] CONDITIONAL_S
IDLE 1727 [(2,4)] HALF_D_PLUS_2 [1722] [] [] [] [] [1728,1725,1726,1727] CONDITIONAL_S
DISCARD 1728 [(3,4)] 0 [1722] [] [] [] [] [1728,1725,1726,1727] CONDITIONAL_S
MERGE 1729 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1729,1730,1731,1732] CONDITIONAL_S
Y_MEAS 1730 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
IDLE 1731 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
DISCARD 1732 [(3,4)] 0 [] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
INJECT_T 1733 [(0,4)] D [] [] [] [] [] [] none
MERGE 1734 [(2,4),(0,4),(1,4)] D [] [1737,1738,1739,1740] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1735 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1736 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1737 [(2,4),(3,4)] D [1734] [] [] [] [((2,4),(3,4))] [1737,1738,1739,1740] CONDITIONAL_S
Y_MEAS 1738 [(3,4)] HALF_D_PLUS_2 [1734] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
IDLE 1739 [(2,4)] HALF_D_PLUS_2 [1734] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
DISCARD 1740 [(3,4)] 0 [1734] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
INJECT_T 1741 [(0,4)] D [] [] [] [] [] [] none
MERGE 1742 [(2,4),(0,4),(1,4)] D [] [1745,1746,1747,1748] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1743 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1744 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1745 [(2,4),(3,4)] D [1742] [] [] [] [((2,4),(3,4))] [1745,1746,1747,1748] CONDITIONAL_S
Y_MEAS 1746 [(3,4)] HALF_D_PLUS_2 [1742] [] [] [] [] [1745,1746,1747,1748] CONDITIONAL_S
IDLE 1747 [(2,4)] HALF_D_PLUS_2 [1742] [] [] [] [] [1745,1746,1747,1748] CONDITIONAL_S
DISCARD 1748 [(3,4)] 0 [1742] [] [] [] [] [1745,1746,1747,1748] CONDITIONAL_S
INJECT_T 1749 [(0,4)] D [] [] [] [] [] [] none
MERGE 1750 [(2,4),(0,4),(1,4)] D [] [1753,1754,1755,1756] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1751 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1752 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1753 [(2,4),(3,4)] D [1750] [] [] [] [((2,4),(3,4))] [1753,1754,1755,1756] CONDITIONAL_S
Y_MEAS 1754 [(3,4)] HALF_D_PLUS_2 [1750] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
IDLE 1755 [(2,4)] HALF_D_PLUS_2 [1750] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
DISCARD 1756 [(3,4)] 0 [1750] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
MERGE 1757 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1760,1757,1758,1759] CONDITIONAL_S
Y_MEAS 1758 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1760,1757,1758,1759] CONDITIONAL_S
IDLE 1759 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1760,1757,1758,1759] CONDITIONAL_S
DISCARD 1760 [(3,4)] 0 [] [] [] [] [] [1760,1757,1758,1759] CONDITIONAL_S
INJECT_T 1761 [(0,4)] D [] [] [] [] [] [] none
MERGE 1762 [(2,4),(0,4),(1,4)] D [] [1768,1765,1766,1767] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1763 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1764 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1765 [(2,4),(3,4)] D [1762] [] [] [] [((2,4),(3,4))] [1768,1765,1766,1767] CONDITIONAL_S
Y_MEAS 1766 [(3,4)] HALF_D_PLUS_2 [1762] [] [] [] [] [1768,1765,1766,1767] CONDITIONAL_S
IDLE 1767 [(2,4)] HALF_D_PLUS_2 [1762] [] [] [] [] [1768,1765,1766,1767] CONDITIONAL_S
DISCARD 1768 [(3,4)] 0 [1762] [] [] [] [] [1768,1765,1766,1767] CONDITIONAL_S
INJECT_T 1769 [(0,4)] D [] [] [] [] [] [] none
MERGE 1770 [(2,4),(0,4),(1,4)] D [] [1776,1773,1774,1775] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1771 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1772 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1773 [(2,4),(3,4)] D [1770] [] [] [] [((2,4),(3,4))] [1776,1773,1774,1775] CONDITIONAL_S
Y_MEAS 1774 [(3,4)] HALF_D_PLUS_2 [1770] [] [] [] [] [1776,1773,1774,1775] CONDITIONAL_S
IDLE 1775 [(2,4)] HALF_D_PLUS_2 [1770] [] [] [] [] [1776,1773,1774,1775] CONDITIONAL_S
DISCARD 1776 [(3,4)] 0 [1770] [] [] [] [] [1776,1773,1774,1775] CONDITIONAL_S
INJECT_T 1777 [(0,4)] D [] [] [] [] [] [] none
MERGE 1778 [(2,4),(0,4),(1,4)] D [] [1784,1781,1782,1783] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1779 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1780 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1781 [(2,4),(3,4)] D [1778] [] [] [] [((2,4),(3,4))] [1784,1781,1782,1783] CONDITIONAL_S
Y_MEAS 1782 [(3,4)] HALF_D_PLUS_2 [1778] [] [] [] [] [1784,1781,1782,1783] CONDITIONAL_S
IDLE 1783 [(2,4)] HALF_D_PLUS_2 [1778] [] [] [] [] [1784,1781,1782,1783] CONDITIONAL_S
DISCARD 1784 [(3,4)] 0 [1778] [] [] [] [] [1784,1781,1782,1783] CONDITIONAL_S
INJECT_T 1785 [(0,4)] D [] [] [] [] [] [] none
MERGE 1786 [(2,4),(0,4),(1,4)] D [] [1792,1789,1790,1791] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1787 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1788 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1789 [(2,4),(3,4)] D [1786] [] [] [] [((2,4),(3,4))] [1792,1789,1790,1791] CONDITIONAL_S
Y_MEAS 1790 [(3,4)] HALF_D_PLUS_2 [1786] [] [] [] [] [1792,1789,1790,1791] CONDITIONAL_S
IDLE 1791 [(2,4)] HALF_D_PLUS_2 [1786] [] [] [] [] [1792,1789,1790,1791] CONDITIONAL_S
DISCARD 1792 [(3,4)] 0 [1786] [] [] [] [] [1792,1789,1790,1791] CONDITIONAL_S
MERGE 1793 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1793,1794,1795,1796] CONDITIONAL_S
Y_MEAS 1794 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
IDLE 1795 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
DISCARD 1796 [(3,4)] 0 [] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
INJECT_T 1797 [(0,4)] D [] [] [] [] [] [] none
MERGE 1798 [(2,4),(0,4),(1,4)] D [] [1801,1802,1803,1804] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1799 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1800 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1801 [(2,4),(3,4)] D [1798] [] [] [] [((2,4),(3,4))] [1801,1802,1803,1804] CONDITIONAL_S
Y_MEAS 1802 [(3,4)] HALF_D_PLUS_2 [1798] [] [] [] [] [1801,1802,1803,1804] CONDITIONAL_S
IDLE 1803 [(2,4)] HALF_D_PLUS_2 [1798] [] [] [] [] [1801,1802,1803,1804] CONDITIONAL_S
DISCARD 1804 [(3,4)] 0 [1798] [] [] [] [] [1801,1802,1803,1804] CONDITIONAL_S
INJECT_T 1805 [(0,4)] D [] [] [] [] [] [] none
MERGE 1806 [(2,4),(0,4),(1,4)] D [] [1809,1810,1811,1812] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1807 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1808 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1809 [(2,4),(3,4)] D [1806] [] [] [] [((2,4),(3,4))] [1809,1810,1811,1812] CONDITIONAL_S
Y_MEAS 1810 [(3,4)] HALF_D_PLUS_2 [1806] [] [] [] [] [1809,1810,1811,1812] CONDITIONAL_S
IDLE 1811 [(2,4)] HALF_D_PLUS_2 [1806] [] [] [] [] [1809,1810,1811,1812] CONDITIONAL_S
DISCARD 1812 [(3,4)] 0 [1806] [] [] [] [] [1809,1810,1811,1812] CONDITIONAL_S
MERGE 1813 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1816,1813,1814,1815] CONDITIONAL_S
Y_MEAS 1814 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1816,1813,1814,1815] CONDITIONAL_S
IDLE 1815 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1816,1813,1814,1815] CONDITIONAL_S
DISCARD 1816 [(3,4)] 0 [] [] [] [] [] [1816,1813,1814,1815] CONDITIONAL_S
INJECT_T 1817 [(0,4)] D [] [] [] [] [] [] none
MERGE 1818 [(2,4),(0,4),(1,4)] D [] [1824,1821,1822,1823] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1819 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1820 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1821 [(2,4),(3,4)] D [1818] [] [] [] [((2,4),(3,4))] [1824,1821,1822,1823] CONDITIONAL_S
Y_MEAS 1822 [(3,4)] HALF_D_PLUS_2 [1818] [] [] [] [] [1824,1821,1822,1823] CONDITIONAL_S
IDLE 1823 [(2,4)] HALF_D_PLUS_2 [1818] [] [] [] [] [1824,1821,1822,1823] CONDITIONAL_S
DISCARD 1824 [(3,4)] 0 [1818] [] [] [] [] [1824,1821,1822,1823] CONDITIONAL_S
MERGE 1825 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1825,1826,1827,1828] CONDITIONAL_S
Y_MEAS 1826 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1825,1826,1827,1828] CONDITIONAL_S
IDLE 1827 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1825,1826,1827,1828] CONDITIONAL_S
DISCARD 1828 [(3,4)] 0 [] [] [] [] [] [1825,1826,1827,1828] CONDITIONAL_S
INJECT_T 1829 [(0,4)] D [] [] [] [] [] [] none
MERGE 1830 [(2,4),(0,4),(1,4)] D [] [1833,1834,1835,1836] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1831 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1832 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1833 [(2,4),(3,4)] D [1830] [] [] [] [((2,4),(3,4))] [1833,1834,1835,1836] CONDITIONAL_S
Y_MEAS 1834 [(3,4)] HALF_D_PLUS_2 [1830] [] [] [] [] [1833,1834,1835,1836] CONDITIONAL_S
IDLE 1835 [(2,4)] HALF_D_PLUS_2 [1830] [] [] [] [] [1833,1834,1835,1836] CONDITIONAL_S
DISCARD 1836 [(3,4)] 0 [1830] [] [] [] [] [1833,1834,1835,1836] CONDITIONAL_S
INJECT_T 1837 [(0,4)] D [] [] [] [] [] [] none
MERGE 1838 [(2,4),(0,4),(1,4)] D [] [1841,1842,1843,1844] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1839 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1840 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1841 [(2,4),(3,4)] D [1838] [] [] [] [((2,4),(3,4))] [1841,1842,1843,1844] CONDITIONAL_S
Y_MEAS 1842 [(3,4)] HALF_D_PLUS_2 [1838] [] [] [] [] [1841,1842,1843,1844] CONDITIONAL_S
IDLE 1843 [(2,4)] HALF_D_PLUS_2 [1838] [] [] [] [] [1841,1842,1843,1844] CONDITIONAL_S
DISCARD 1844 [(3,4)] 0 [1838] [] [] [] [] [1841,1842,1843,1844] CONDITIONAL_S
MERGE 1845 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1848,1845,1846,1847] CONDITIONAL_S
Y_MEAS 1846 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1848,1845,1846,1847] CONDITIONAL_S
IDLE 1847 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1848,1845,1846,1847] CONDITIONAL_S
DISCARD 1848 [(3,4)] 0 [] [] [] [] [] [1848,1845,1846,1847] CONDITIONAL_S
INJECT_T 1849 [(0,4)] D [] [] [] [] [] [] none
MERGE 1850 [(2,4),(0,4),(1,4)] D [] [1856,1853,1854,1855] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1851 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1852 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1853 [(2,4),(3,4)] D [1850] [] [] [] [((2,4),(3,4))] [1856,1853,1854,1855] CONDITIONAL_S
Y_MEAS 1854 [(3,4)] HALF_D_PLUS_2 [1850] [] [] [] [] [1856,1853,1854,1855] CONDITIONAL_S
IDLE 1855 [(2,4)] HALF_D_PLUS_2 [1850] [] [] [] [] [1856,1853,1854,1855] CONDITIONAL_S
DISCARD 1856 [(3,4)] 0 [1850] [] [] [] [] [1856,1853,1854,1855] CONDITIONAL_S
MERGE 1857 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1857,1858,1859,1860] CONDITIONAL_S
Y_MEAS 1858 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1857,1858,1859,1860] CONDITIONAL_S
IDLE 1859 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1857,1858,1859,1860] CONDITIONAL_S
DISCARD 1860 [(3,4)] 0 [] [] [] [] [] [1857,1858,1859,1860] CONDITIONAL_S
INJECT_T 1861 [(0,4)] D [] [] [] [] [] [] none
MERGE 1862 [(2,4),(0,4),(1,4)] D [] [1865,1866,1867,1868] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1863 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1864 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1865 [(2,4),(3,4)] D [1862] [] [] [] [((2,4),(3,4))] [1865,1866,1867,1868] CONDITIONAL_S
Y_MEAS 1866 [(3,4)] HALF_D_PLUS_2 [1862] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
IDLE 1867 [(2,4)] HALF_D_PLUS_2 [1862] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
DISCARD 1868 [(3,4)] 0 [1862] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
MERGE 1869 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1872,1869,1870,1871] CONDITIONAL_S
Y_MEAS 1870 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1872,1869,1870,1871] CONDITIONAL_S
IDLE 1871 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1872,1869,1870,1871] CONDITIONAL_S
DISCARD 1872 [(3,4)] 0 [] [] [] [] [] [1872,1869,1870,1871] CONDITIONAL_S
INJECT_T 1873 [(0,4)] D [] [] [] [] [] [] none
MERGE 1874 [(2,4),(0,4),(1,4)] D [] [1880,1877,1878,1879] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1875 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1876 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1877 [(2,4),(3,4)] D [1874] [] [] [] [((2,4),(3,4))] [1880,1877,1878,1879] CONDITIONAL_S
Y_MEAS 1878 [(3,4)] HALF_D_PLUS_2 [1874] [] [] [] [] [1880,1877,1878,1879] CONDITIONAL_S
IDLE 1879 [(2,4)] HALF_D_PLUS_2 [1874] [] [] [] [] [1880,1877,1878,1879] CONDITIONAL_S
DISCARD 1880 [(3,4)] 0 [1874] [] [] [] [] [1880,1877,1878,1879] CONDITIONAL_S
INJECT_T 1881 [(0,4)] D [] [] [] [] [] [] none
MERGE 1882 [(2,4),(0,4),(1,4)] D [] [1888,1885,1886,1887] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1883 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1884 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1885 [(2,4),(3,4)] D [1882] [] [] [] [((2,4),(3,4))] [1888,1885,1886,1887] CONDITIONAL_S
Y_MEAS 1886 [(3,4)] HALF_D_PLUS_2 [1882] [] [] [] [] [1888,1885,1886,1887] CONDITIONAL_S
IDLE 1887 [(2,4)] HALF_D_PLUS_2 [1882] [] [] [] [] [1888,1885,1886,1887] CONDITIONAL_S
DISCARD 1888 [(3,4)] 0 [1882] [] [] [] [] [1888,1885,1886,1887] CONDITIONAL_S
INJECT_T 1889 [(0,4)] D [] [] [] [] [] [] none
MERGE 1890 [(2,4),(0,4),(1,4)] D [] [1896,1893,1894,1895] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1891 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1892 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1893 [(2,4),(3,4)] D [1890] [] [] [] [((2,4),(3,4))] [1896,1893,1894,1895] CONDITIONAL_S
Y_MEAS 1894 [(3,4)] HALF_D_PLUS_2 [1890] [] [] [] [] [1896,1893,1894,1895] CONDITIONAL_S
IDLE 1895 [(2,4)] HALF_D_PLUS_2 [1890] [] [] [] [] [1896,1893,1894,1895] CONDITIONAL_S
DISCARD 1896 [(3,4)] 0 [1890] [] [] [] [] [1896,1893,1894,1895] CONDITIONAL_S
INJECT_T 1897 [(0,4)] D [] [] [] [] [] [] none
MERGE 1898 [(2,4),(0,4),(1,4)] D [] [1904,1901,1902,1903] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1899 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1900 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1901 [(2,4),(3,4)] D [1898] [] [] [] [((2,4),(3,4))] [1904,1901,1902,1903] CONDITIONAL_S
Y_MEAS 1902 [(3,4)] HALF_D_PLUS_2 [1898] [] [] [] [] [1904,1901,1902,1903] CONDITIONAL_S
IDLE 1903 [(2,4)] HALF_D_PLUS_2 [1898] [] [] [] [] [1904,1901,1902,1903] CONDITIONAL_S
DISCARD 1904 [(3,4)] 0 [1898] [] [] [] [] [1904,1901,1902,1903] CONDITIONAL_S
INJECT_T 1905 [(0,4)] D [] [] [] [] [] [] none
MERGE 1906 [(2,4),(0,4),(1,4)] D [] [1912,1909,1910,1911] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1907 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1908 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1909 [(2,4),(3,4)] D [1906] [] [] [] [((2,4),(3,4))] [1912,1909,1910,1911] CONDITIONAL_S
Y_MEAS 1910 [(3,4)] HALF_D_PLUS_2 [1906] [] [] [] [] [1912,1909,1910,1911] CONDITIONAL_S
IDLE 1911 [(2,4)] HALF_D_PLUS_2 [1906] [] [] [] [] [1912,1909,1910,1911] CONDITIONAL_S
DISCARD 1912 [(3,4)] 0 [1906] [] [] [] [] [1912,1909,1910,1911] CONDITIONAL_S
MERGE 1913 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1913,1914,1915,1916] CONDITIONAL_S
Y_MEAS 1914 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
IDLE 1915 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
DISCARD 1916 [(3,4)] 0 [] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
INJECT_T 1917 [(0,4)] D [] [] [] [] [] [] none
MERGE 1918 [(2,4),(0,4),(1,4)] D [] [1921,1922,1923,1924] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1919 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1920 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1921 [(2,4),(3,4)] D [1918] [] [] [] [((2,4),(3,4))] [1921,1922,1923,1924] CONDITIONAL_S
Y_MEAS 1922 [(3,4)] HALF_D_PLUS_2 [1918] [] [] [] [] [1921,1922,1923,1924] CONDITIONAL_S
IDLE 1923 [(2,4)] HALF_D_PLUS_2 [1918] [] [] [] [] [1921,1922,1923,1924] CONDITIONAL_S
DISCARD 1924 [(3,4)] 0 [1918] [] [] [] [] [1921,1922,1923,1924] CONDITIONAL_S
MERGE 1925 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1928,1925,1926,1927] CONDITIONAL_S
Y_MEAS 1926 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1928,1925,1926,1927] CONDITIONAL_S
IDLE 1927 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1928,1925,1926,1927] CONDITIONAL_S
DISCARD 1928 [(3,4)] 0 [] [] [] [] [] [1928,1925,1926,1927] CONDITIONAL_S
INJECT_T 1929 [(0,4)] D [] [] [] [] [] [] none
MERGE 1930 [(2,4),(0,4),(1,4)] D [] [1936,1933,1934,1935] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1931 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1932 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1933 [(2,4),(3,4)] D [1930] [] [] [] [((2,4),(3,4))] [1936,1933,1934,1935] CONDITIONAL_S
Y_MEAS 1934 [(3,4)] HALF_D_PLUS_2 [1930] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
IDLE 1935 [(2,4)] HALF_D_PLUS_2 [1930] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
DISCARD 1936 [(3,4)] 0 [1930] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
MERGE 1937 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1937,1938,1939,1940] CONDITIONAL_S
Y_MEAS 1938 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
IDLE 1939 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
DISCARD 1940 [(3,4)] 0 [] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
INJECT_T 1941 [(0,4)] D [] [] [] [] [] [] none
MERGE 1942 [(2,4),(0,4),(1,4)] D [] [1945,1946,1947,1948] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1943 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1944 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1945 [(2,4),(3,4)] D [1942] [] [] [] [((2,4),(3,4))] [1945,1946,1947,1948] CONDITIONAL_S
Y_MEAS 1946 [(3,4)] HALF_D_PLUS_2 [1942] [] [] [] [] [1945,1946,1947,1948] CONDITIONAL_S
IDLE 1947 [(2,4)] HALF_D_PLUS_2 [1942] [] [] [] [] [1945,1946,1947,1948] CONDITIONAL_S
DISCARD 1948 [(3,4)] 0 [1942] [] [] [] [] [1945,1946,1947,1948] CONDITIONAL_S
MERGE 1949 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1952,1949,1950,1951] CONDITIONAL_S
Y_MEAS 1950 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1952,1949,1950,1951] CONDITIONAL_S
IDLE 1951 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1952,1949,1950,1951] CONDITIONAL_S
DISCARD 1952 [(3,4)] 0 [] [] [] [] [] [1952,1949,1950,1951] CONDITIONAL_S
INJECT_T 1953 [(0,4)] D [] [] [] [] [] [] none
MERGE 1954 [(2,4),(0,4),(1,4)] D [] [1960,1957,1958,1959] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1955 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1956 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1957 [(2,4),(3,4)] D [1954] [] [] [] [((2,4),(3,4))] [1960,1957,1958,1959] CONDITIONAL_S
Y_MEAS 1958 [(3,4)] HALF_D_PLUS_2 [1954] [] [] [] [] [1960,1957,1958,1959] CONDITIONAL_S
IDLE 1959 [(2,4)] HALF_D_PLUS_2 [1954] [] [] [] [] [1960,1957,1958,1959] CONDITIONAL_S
DISCARD 1960 [(3,4)] 0 [1954] [] [] [] [] [1960,1957,1958,1959] CONDITIONAL_S
MERGE 1961 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1961,1962,1963,1964] CONDITIONAL_S
Y_MEAS 1962 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
IDLE 1963 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
DISCARD 1964 [(3,4)] 0 [] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
INJECT_T 1965 [(0,4)] D [] [] [] [] [] [] none
MERGE 1966 [(2,4),(0,4),(1,4)] D [] [1969,1970,1971,1972] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1967 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1968 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1969 [(2,4),(3,4)] D [1966] [] [] [] [((2,4),(3,4))] [1969,1970,1971,1972] CONDITIONAL_S
Y_MEAS 1970 [(3,4)] HALF_D_PLUS_2 [1966] [] [] [] [] [1969,1970,1971,1972] CONDITIONAL_S
IDLE 1971 [(2,4)] HALF_D_PLUS_2 [1966] [] [] [] [] [1969,1970,1971,1972] CONDITIONAL_S
DISCARD 1972 [(3,4)] 0 [1966] [] [] [] [] [1969,1970,1971,1972] CONDITIONAL_S
MERGE 1973 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1976,1973,1974,1975] CONDITIONAL_S
Y_MEAS 1974 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1976,1973,1974,1975] CONDITIONAL_S
IDLE 1975 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1976,1973,1974,1975] CONDITIONAL_S
DISCARD 1976 [(3,4)] 0 [] [] [] [] [] [1976,1973,1974,1975] CONDITIONAL_S
INJECT_T 1977 [(0,4)] D [] [] [] [] [] [] none
MERGE 1978 [(2,4),(0,4),(1,4)] D [] [1984,1981,1982,1983] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1979 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1980 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1981 [(2,4),(3,4)] D [1978] [] [] [] [((2,4),(3,4))] [1984,1981,1982,1983] CONDITIONAL_S
Y_MEAS 1982 [(3,4)] HALF_D_PLUS_2 [1978] [] [] [] [] [1984,1981,1982,1983] CONDITIONAL_S
IDLE 1983 [(2,4)] HALF_D_PLUS_2 [1978] [] [] [] [] [1984,1981,1982,1983] CONDITIONAL_S
DISCARD 1984 [(3,4)] 0 [1978] [] [] [] [] [1984,1981,1982,1983] CONDITIONAL_S
MERGE 1985 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [1985,1986,1987,1988] CONDITIONAL_S
Y_MEAS 1986 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [1985,1986,1987,1988] CONDITIONAL_S
IDLE 1987 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [1985,1986,1987,1988] CONDITIONAL_S
DISCARD 1988 [(3,4)] 0 [] [] [] [] [] [1985,1986,1987,1988] CONDITIONAL_S
INJECT_T 1989 [(0,4)] D [] [] [] [] [] [] none
MERGE 1990 [(2,4),(0,4),(1,4)] D [] [1993,1994,1995,1996] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 1991 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 1992 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 1993 [(2,4),(3,4)] D [1990] [] [] [] [((2,4),(3,4))] [1993,1994,1995,1996] CONDITIONAL_S
Y_MEAS 1994 [(3,4)] HALF_D_PLUS_2 [1990] [] [] [] [] [1993,1994,1995,1996] CONDITIONAL_S
IDLE 1995 [(2,4)] HALF_D_PLUS_2 [1990] [] [] [] [] [1993,1994,1995,1996] CONDITIONAL_S
DISCARD 1996 [(3,4)] 0 [1990] [] [] [] [] [1993,1994,1995,1996] CONDITIONAL_S
MERGE 1997 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2000,1997,1998,1999] CONDITIONAL_S
Y_MEAS 1998 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2000,1997,1998,1999] CONDITIONAL_S
IDLE 1999 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2000,1997,1998,1999] CONDITIONAL_S
DISCARD 2000 [(3,4)] 0 [] [] [] [] [] [2000,1997,1998,1999] CONDITIONAL_S
MERGE 2001 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2001,2002,2003,2004] CONDITIONAL_S
Y_MEAS 2002 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2001,2002,2003,2004] CONDITIONAL_S
IDLE 2003 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2001,2002,2003,2004] CONDITIONAL_S
DISCARD 2004 [(3,4)] 0 [] [] [] [] [] [2001,2002,2003,2004] CONDITIONAL_S
MERGE 2005 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 2006 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2007 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 2008 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 2009 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 2010 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2010,2011,2012,2013] CONDITIONAL_S
Y_MEAS 2011 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2012 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
DISCARD 2013 [(3,4)] 0 [] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
INJECT_T 2014 [(0,2)] D [] [] [] [] [] [] none
MERGE 2015 [(0,2),(1,2),(2,2)] D [] [2024,2025,2022,2023] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2016 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2017 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 2018 [(0,4)] D [] [] [] [] [] [] none
MERGE 2019 [(2,4),(0,4),(1,4)] D [] [2026,2027,2028,2029] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2020 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2021 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2022 [(3,2),(2,2)] D [2015] [] [] [] [((2,2),(3,2))] [2024,2025,2022,2023] CONDITIONAL_S
Y_MEAS 2023 [(3,2)] HALF_D_PLUS_2 [2015] [] [] [] [] [2024,2025,2022,2023] CONDITIONAL_S
IDLE 2024 [(2,2)] HALF_D_PLUS_2 [2015] [] [] [] [] [2024,2025,2022,2023] CONDITIONAL_S
DISCARD 2025 [(3,2)] 0 [2015] [] [] [] [] [2024,2025,2022,2023] CONDITIONAL_S
MERGE 2026 [(2,4),(3,4)] D [2019] [] [] [] [((2,4),(3,4))] [2026,2027,2028,2029] CONDITIONAL_S
Y_MEAS 2027 [(3,4)] HALF_D_PLUS_2 [2019] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2028 [(2,4)] HALF_D_PLUS_2 [2019] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
DISCARD 2029 [(3,4)] 0 [2019] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
INJECT_T 2030 [(0,4)] D [] [] [] [] [] [] none
MERGE 2031 [(2,4),(0,4),(1,4)] D [] [2040,2041,2038,2039] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2032 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2033 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2034 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2034,2035,2036,2037] CONDITIONAL_S
Y_MEAS 2035 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
IDLE 2036 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
DISCARD 2037 [(3,2)] 0 [] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
MERGE 2038 [(2,4),(3,4)] D [2031] [] [] [] [((2,4),(3,4))] [2040,2041,2038,2039] CONDITIONAL_S
Y_MEAS 2039 [(3,4)] HALF_D_PLUS_2 [2031] [] [] [] [] [2040,2041,2038,2039] CONDITIONAL_S
IDLE 2040 [(2,4)] HALF_D_PLUS_2 [2031] [] [] [] [] [2040,2041,2038,2039] CONDITIONAL_S
DISCARD 2041 [(3,4)] 0 [2031] [] [] [] [] [2040,2041,2038,2039] CONDITIONAL_S
INJECT_T 2042 [(0,2)] D [] [] [] [] [] [] none
MERGE 2043 [(0,2),(1,2),(2,2)] D [] [2048,2049,2046,2047] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2044 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2045 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2046 [(3,2),(2,2)] D [2043] [] [] [] [((2,2),(3,2))] [2048,2049,2046,2047] CONDITIONAL_S
Y_MEAS 2047 [(3,2)] HALF_D_PLUS_2 [2043] [] [] [] [] [2048,2049,2046,2047] CONDITIONAL_S
IDLE 2048 [(2,2)] HALF_D_PLUS_2 [2043] [] [] [] [] [2048,2049,2046,2047] CONDITIONAL_S
DISCARD 2049 [(3,2)] 0 [2043] [] [] [] [] [2048,2049,2046,2047] CONDITIONAL_S
INJECT_T 2050 [(0,4)] D [] [] [] [] [] [] none
MERGE 2051 [(2,4),(0,4),(1,4)] D [] [2056,2057,2054,2055] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2052 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2053 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2054 [(2,4),(3,4)] D [2051] [] [] [] [((2,4),(3,4))] [2056,2057,2054,2055] CONDITIONAL_S
Y_MEAS 2055 [(3,4)] HALF_D_PLUS_2 [2051] [] [] [] [] [2056,2057,2054,2055] CONDITIONAL_S
IDLE 2056 [(2,4)] HALF_D_PLUS_2 [2051] [] [] [] [] [2056,2057,2054,2055] CONDITIONAL_S
DISCARD 2057 [(3,4)] 0 [2051] [] [] [] [] [2056,2057,2054,2055] CONDITIONAL_S
INJECT_T 2058 [(0,2)] D [] [] [] [] [] [] none
MERGE 2059 [(0,2),(1,2),(2,2)] D [] [2064,2065,2062,2063] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2060 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2061 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2062 [(3,2),(2,2)] D [2059] [] [] [] [((2,2),(3,2))] [2064,2065,2062,2063] CONDITIONAL_S
Y_MEAS 2063 [(3,2)] HALF_D_PLUS_2 [2059] [] [] [] [] [2064,2065,2062,2063] CONDITIONAL_S
IDLE 2064 [(2,2)] HALF_D_PLUS_2 [2059] [] [] [] [] [2064,2065,2062,2063] CONDITIONAL_S
DISCARD 2065 [(3,2)] 0 [2059] [] [] [] [] [2064,2065,2062,2063] CONDITIONAL_S
INJECT_T 2066 [(0,4)] D [] [] [] [] [] [] none
MERGE 2067 [(2,4),(0,4),(1,4)] D [] [2072,2073,2070,2071] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2068 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2069 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2070 [(2,4),(3,4)] D [2067] [] [] [] [((2,4),(3,4))] [2072,2073,2070,2071] CONDITIONAL_S
Y_MEAS 2071 [(3,4)] HALF_D_PLUS_2 [2067] [] [] [] [] [2072,2073,2070,2071] CONDITIONAL_S
IDLE 2072 [(2,4)] HALF_D_PLUS_2 [2067] [] [] [] [] [2072,2073,2070,2071] CONDITIONAL_S
DISCARD 2073 [(3,4)] 0 [2067] [] [] [] [] [2072,2073,2070,2071] CONDITIONAL_S
MERGE 2074 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2074,2075,2076,2077] CONDITIONAL_S
Y_MEAS 2075 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
IDLE 2076 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
DISCARD 2077 [(3,2)] 0 [] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
INJECT_T 2078 [(0,2)] D [] [] [] [] [] [] none
MERGE 2079 [(0,2),(1,2),(2,2)] D [] [2082,2083,2084,2085] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2080 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2081 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2082 [(3,2),(2,2)] D [2079] [] [] [] [((2,2),(3,2))] [2082,2083,2084,2085] CONDITIONAL_S
Y_MEAS 2083 [(3,2)] HALF_D_PLUS_2 [2079] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
IDLE 2084 [(2,2)] HALF_D_PLUS_2 [2079] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
DISCARD 2085 [(3,2)] 0 [2079] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
MERGE 2086 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2088,2089,2086,2087] CONDITIONAL_S
Y_MEAS 2087 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2088,2089,2086,2087] CONDITIONAL_S
IDLE 2088 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2088,2089,2086,2087] CONDITIONAL_S
DISCARD 2089 [(3,4)] 0 [] [] [] [] [] [2088,2089,2086,2087] CONDITIONAL_S
INJECT_T 2090 [(0,4)] D [] [] [] [] [] [] none
MERGE 2091 [(2,4),(0,4),(1,4)] D [] [2096,2097,2094,2095] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2092 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2093 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2094 [(2,4),(3,4)] D [2091] [] [] [] [((2,4),(3,4))] [2096,2097,2094,2095] CONDITIONAL_S
Y_MEAS 2095 [(3,4)] HALF_D_PLUS_2 [2091] [] [] [] [] [2096,2097,2094,2095] CONDITIONAL_S
IDLE 2096 [(2,4)] HALF_D_PLUS_2 [2091] [] [] [] [] [2096,2097,2094,2095] CONDITIONAL_S
DISCARD 2097 [(3,4)] 0 [2091] [] [] [] [] [2096,2097,2094,2095] CONDITIONAL_S
MERGE 2098 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2098,2099,2100,2101] CONDITIONAL_S
Y_MEAS 2099 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
IDLE 2100 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
DISCARD 2101 [(3,2)] 0 [] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
INJECT_T 2102 [(0,2)] D [] [] [] [] [] [] none
MERGE 2103 [(0,2),(1,2),(2,2)] D [] [2106,2107,2108,2109] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2104 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2105 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2106 [(3,2),(2,2)] D [2103] [] [] [] [((2,2),(3,2))] [2106,2107,2108,2109] CONDITIONAL_S
Y_MEAS 2107 [(3,2)] HALF_D_PLUS_2 [2103] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
IDLE 2108 [(2,2)] HALF_D_PLUS_2 [2103] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
DISCARD 2109 [(3,2)] 0 [2103] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
INJECT_T 2110 [(0,4)] D [] [] [] [] [] [] none
MERGE 2111 [(2,4),(0,4),(1,4)] D [] [2114,2115,2116,2117] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2112 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2113 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2114 [(2,4),(3,4)] D [2111] [] [] [] [((2,4),(3,4))] [2114,2115,2116,2117] CONDITIONAL_S
Y_MEAS 2115 [(3,4)] HALF_D_PLUS_2 [2111] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
IDLE 2116 [(2,4)] HALF_D_PLUS_2 [2111] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
DISCARD 2117 [(3,4)] 0 [2111] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
INJECT_T 2118 [(0,2)] D [] [] [] [] [] [] none
MERGE 2119 [(0,2),(1,2),(2,2)] D [] [2122,2123,2124,2125] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2120 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2121 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2122 [(3,2),(2,2)] D [2119] [] [] [] [((2,2),(3,2))] [2122,2123,2124,2125] CONDITIONAL_S
Y_MEAS 2123 [(3,2)] HALF_D_PLUS_2 [2119] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
IDLE 2124 [(2,2)] HALF_D_PLUS_2 [2119] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
DISCARD 2125 [(3,2)] 0 [2119] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
INJECT_T 2126 [(0,4)] D [] [] [] [] [] [] none
MERGE 2127 [(2,4),(0,4),(1,4)] D [] [2130,2131,2132,2133] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2128 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2129 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2130 [(2,4),(3,4)] D [2127] [] [] [] [((2,4),(3,4))] [2130,2131,2132,2133] CONDITIONAL_S
Y_MEAS 2131 [(3,4)] HALF_D_PLUS_2 [2127] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
IDLE 2132 [(2,4)] HALF_D_PLUS_2 [2127] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
DISCARD 2133 [(3,4)] 0 [2127] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
INJECT_T 2134 [(0,2)] D [] [] [] [] [] [] none
MERGE 2135 [(0,2),(1,2),(2,2)] D [] [2138,2139,2140,2141] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2136 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2137 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2138 [(3,2),(2,2)] D [2135] [] [] [] [((2,2),(3,2))] [2138,2139,2140,2141] CONDITIONAL_S
Y_MEAS 2139 [(3,2)] HALF_D_PLUS_2 [2135] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
IDLE 2140 [(2,2)] HALF_D_PLUS_2 [2135] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
DISCARD 2141 [(3,2)] 0 [2135] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
MERGE 2142 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2144,2145,2142,2143] CONDITIONAL_S
Y_MEAS 2143 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2144,2145,2142,2143] CONDITIONAL_S
IDLE 2144 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2144,2145,2142,2143] CONDITIONAL_S
DISCARD 2145 [(3,4)] 0 [] [] [] [] [] [2144,2145,2142,2143] CONDITIONAL_S
INJECT_T 2146 [(0,4)] D [] [] [] [] [] [] none
MERGE 2147 [(2,4),(0,4),(1,4)] D [] [2152,2153,2150,2151] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2148 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2149 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2150 [(2,4),(3,4)] D [2147] [] [] [] [((2,4),(3,4))] [2152,2153,2150,2151] CONDITIONAL_S
Y_MEAS 2151 [(3,4)] HALF_D_PLUS_2 [2147] [] [] [] [] [2152,2153,2150,2151] CONDITIONAL_S
IDLE 2152 [(2,4)] HALF_D_PLUS_2 [2147] [] [] [] [] [2152,2153,2150,2151] CONDITIONAL_S
DISCARD 2153 [(3,4)] 0 [2147] [] [] [] [] [2152,2153,2150,2151] CONDITIONAL_S
INJECT_T 2154 [(0,2)] D [] [] [] [] [] [] none
MERGE 2155 [(0,2),(1,2),(2,2)] D [] [2160,2161,2158,2159] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2156 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2157 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2158 [(3,2),(2,2)] D [2155] [] [] [] [((2,2),(3,2))] [2160,2161,2158,2159] CONDITIONAL_S
Y_MEAS 2159 [(3,2)] HALF_D_PLUS_2 [2155] [] [] [] [] [2160,2161,2158,2159] CONDITIONAL_S
IDLE 2160 [(2,2)] HALF_D_PLUS_2 [2155] [] [] [] [] [2160,2161,2158,2159] CONDITIONAL_S
DISCARD 2161 [(3,2)] 0 [2155] [] [] [] [] [2160,2161,2158,2159] CONDITIONAL_S
INJECT_T 2162 [(0,4)] D [] [] [] [] [] [] none
MERGE 2163 [(2,4),(0,4),(1,4)] D [] [2168,2169,2166,2167] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2164 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2165 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2166 [(2,4),(3,4)] D [2163] [] [] [] [((2,4),(3,4))] [2168,2169,2166,2167] CONDITIONAL_S
Y_MEAS 2167 [(3,4)] HALF_D_PLUS_2 [2163] [] [] [] [] [2168,2169,2166,2167] CONDITIONAL_S
IDLE 2168 [(2,4)] HALF_D_PLUS_2 [2163] [] [] [] [] [2168,2169,2166,2167] CONDITIONAL_S
DISCARD 2169 [(3,4)] 0 [2163] [] [] [] [] [2168,2169,2166,2167] CONDITIONAL_S
INJECT_T 2170 [(0,2)] D [] [] [] [] [] [] none
MERGE 2171 [(0,2),(1,2),(2,2)] D [] [2176,2177,2174,2175] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2172 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2173 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2174 [(3,2),(2,2)] D [2171] [] [] [] [((2,2),(3,2))] [2176,2177,2174,2175] CONDITIONAL_S
Y_MEAS 2175 [(3,2)] HALF_D_PLUS_2 [2171] [] [] [] [] [2176,2177,2174,2175] CONDITIONAL_S
IDLE 2176 [(2,2)] HALF_D_PLUS_2 [2171] [] [] [] [] [2176,2177,2174,2175] CONDITIONAL_S
DISCARD 2177 [(3,2)] 0 [2171] [] [] [] [] [2176,2177,2174,2175] CONDITIONAL_S
INJECT_T 2178 [(0,4)] D [] [] [] [] [] [] none
MERGE 2179 [(2,4),(0,4),(1,4)] D [] [2184,2185,2182,2183] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2180 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2181 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2182 [(2,4),(3,4)] D [2179] [] [] [] [((2,4),(3,4))] [2184,2185,2182,2183] CONDITIONAL_S
Y_MEAS 2183 [(3,4)] HALF_D_PLUS_2 [2179] [] [] [] [] [2184,2185,2182,2183] CONDITIONAL_S
IDLE 2184 [(2,4)] HALF_D_PLUS_2 [2179] [] [] [] [] [2184,2185,2182,2183] CONDITIONAL_S
DISCARD 2185 [(3,4)] 0 [2179] [] [] [] [] [2184,2185,2182,2183] CONDITIONAL_S
MERGE 2186 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2186,2187,2188,2189] CONDITIONAL_S
Y_MEAS 2187 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
IDLE 2188 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
DISCARD 2189 [(3,2)] 0 [] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
INJECT_T 2190 [(0,2)] D [] [] [] [] [] [] none
MERGE 2191 [(0,2),(1,2),(2,2)] D [] [2194,2195,2196,2197] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2192 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2193 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2194 [(3,2),(2,2)] D [2191] [] [] [] [((2,2),(3,2))] [2194,2195,2196,2197] CONDITIONAL_S
Y_MEAS 2195 [(3,2)] HALF_D_PLUS_2 [2191] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
IDLE 2196 [(2,2)] HALF_D_PLUS_2 [2191] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
DISCARD 2197 [(3,2)] 0 [2191] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
INJECT_T 2198 [(0,4)] D [] [] [] [] [] [] none
MERGE 2199 [(2,4),(0,4),(1,4)] D [] [2202,2203,2204,2205] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2200 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2201 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2202 [(2,4),(3,4)] D [2199] [] [] [] [((2,4),(3,4))] [2202,2203,2204,2205] CONDITIONAL_S
Y_MEAS 2203 [(3,4)] HALF_D_PLUS_2 [2199] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
IDLE 2204 [(2,4)] HALF_D_PLUS_2 [2199] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
DISCARD 2205 [(3,4)] 0 [2199] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
MERGE 2206 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2208,2209,2206,2207] CONDITIONAL_S
Y_MEAS 2207 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2208,2209,2206,2207] CONDITIONAL_S
IDLE 2208 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2208,2209,2206,2207] CONDITIONAL_S
DISCARD 2209 [(3,2)] 0 [] [] [] [] [] [2208,2209,2206,2207] CONDITIONAL_S
INJECT_T 2210 [(0,2)] D [] [] [] [] [] [] none
MERGE 2211 [(0,2),(1,2),(2,2)] D [] [2218,2219,2220,2221] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2212 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2213 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 2214 [(0,4)] D [] [] [] [] [] [] none
MERGE 2215 [(2,4),(0,4),(1,4)] D [] [2224,2225,2222,2223] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2216 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2217 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2218 [(3,2),(2,2)] D [2211] [] [] [] [((2,2),(3,2))] [2218,2219,2220,2221] CONDITIONAL_S
Y_MEAS 2219 [(3,2)] HALF_D_PLUS_2 [2211] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
IDLE 2220 [(2,2)] HALF_D_PLUS_2 [2211] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
DISCARD 2221 [(3,2)] 0 [2211] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
MERGE 2222 [(2,4),(3,4)] D [2215] [] [] [] [((2,4),(3,4))] [2224,2225,2222,2223] CONDITIONAL_S
Y_MEAS 2223 [(3,4)] HALF_D_PLUS_2 [2215] [] [] [] [] [2224,2225,2222,2223] CONDITIONAL_S
IDLE 2224 [(2,4)] HALF_D_PLUS_2 [2215] [] [] [] [] [2224,2225,2222,2223] CONDITIONAL_S
DISCARD 2225 [(3,4)] 0 [2215] [] [] [] [] [2224,2225,2222,2223] CONDITIONAL_S
INJECT_T 2226 [(0,4)] D [] [] [] [] [] [] none
MERGE 2227 [(2,4),(0,4),(1,4)] D [] [2234,2235,2236,2237] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2228 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2229 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2230 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2232,2233,2230,2231] CONDITIONAL_S
Y_MEAS 2231 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2232,2233,2230,2231] CONDITIONAL_S
IDLE 2232 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2232,2233,2230,2231] CONDITIONAL_S
DISCARD 2233 [(3,2)] 0 [] [] [] [] [] [2232,2233,2230,2231] CONDITIONAL_S
MERGE 2234 [(2,4),(3,4)] D [2227] [] [] [] [((2,4),(3,4))] [2234,2235,2236,2237] CONDITIONAL_S
Y_MEAS 2235 [(3,4)] HALF_D_PLUS_2 [2227] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
IDLE 2236 [(2,4)] HALF_D_PLUS_2 [2227] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
DISCARD 2237 [(3,4)] 0 [2227] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
INJECT_T 2238 [(0,2)] D [] [] [] [] [] [] none
MERGE 2239 [(0,2),(1,2),(2,2)] D [] [2242,2243,2244,2245] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2240 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2241 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2242 [(3,2),(2,2)] D [2239] [] [] [] [((2,2),(3,2))] [2242,2243,2244,2245] CONDITIONAL_S
Y_MEAS 2243 [(3,2)] HALF_D_PLUS_2 [2239] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
IDLE 2244 [(2,2)] HALF_D_PLUS_2 [2239] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
DISCARD 2245 [(3,2)] 0 [2239] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
INJECT_T 2246 [(0,4)] D [] [] [] [] [] [] none
MERGE 2247 [(2,4),(0,4),(1,4)] D [] [2250,2251,2252,2253] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2248 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2249 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2250 [(2,4),(3,4)] D [2247] [] [] [] [((2,4),(3,4))] [2250,2251,2252,2253] CONDITIONAL_S
Y_MEAS 2251 [(3,4)] HALF_D_PLUS_2 [2247] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
IDLE 2252 [(2,4)] HALF_D_PLUS_2 [2247] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
DISCARD 2253 [(3,4)] 0 [2247] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
INJECT_T 2254 [(0,2)] D [] [] [] [] [] [] none
MERGE 2255 [(0,2),(1,2),(2,2)] D [] [2258,2259,2260,2261] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2256 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2257 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2258 [(3,2),(2,2)] D [2255] [] [] [] [((2,2),(3,2))] [2258,2259,2260,2261] CONDITIONAL_S
Y_MEAS 2259 [(3,2)] HALF_D_PLUS_2 [2255] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
IDLE 2260 [(2,2)] HALF_D_PLUS_2 [2255] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
DISCARD 2261 [(3,2)] 0 [2255] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
INJECT_T 2262 [(0,4)] D [] [] [] [] [] [] none
MERGE 2263 [(2,4),(0,4),(1,4)] D [] [2266,2267,2268,2269] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2264 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2265 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2266 [(2,4),(3,4)] D [2263] [] [] [] [((2,4),(3,4))] [2266,2267,2268,2269] CONDITIONAL_S
Y_MEAS 2267 [(3,4)] HALF_D_PLUS_2 [2263] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
IDLE 2268 [(2,4)] HALF_D_PLUS_2 [2263] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
DISCARD 2269 [(3,4)] 0 [2263] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
MERGE 2270 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2272,2273,2270,2271] CONDITIONAL_S
Y_MEAS 2271 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2272,2273,2270,2271] CONDITIONAL_S
IDLE 2272 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2272,2273,2270,2271] CONDITIONAL_S
DISCARD 2273 [(3,2)] 0 [] [] [] [] [] [2272,2273,2270,2271] CONDITIONAL_S
INJECT_T 2274 [(0,2)] D [] [] [] [] [] [] none
MERGE 2275 [(0,2),(1,2),(2,2)] D [] [2280,2281,2278,2279] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2276 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2277 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2278 [(3,2),(2,2)] D [2275] [] [] [] [((2,2),(3,2))] [2280,2281,2278,2279] CONDITIONAL_S
Y_MEAS 2279 [(3,2)] HALF_D_PLUS_2 [2275] [] [] [] [] [2280,2281,2278,2279] CONDITIONAL_S
IDLE 2280 [(2,2)] HALF_D_PLUS_2 [2275] [] [] [] [] [2280,2281,2278,2279] CONDITIONAL_S
DISCARD 2281 [(3,2)] 0 [2275] [] [] [] [] [2280,2281,2278,2279] CONDITIONAL_S
MERGE 2282 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2282,2283,2284,2285] CONDITIONAL_S
Y_MEAS 2283 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
IDLE 2284 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
DISCARD 2285 [(3,4)] 0 [] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
INJECT_T 2286 [(0,4)] D [] [] [] [] [] [] none
MERGE 2287 [(2,4),(0,4),(1,4)] D [] [2290,2291,2292,2293] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2288 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2289 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2290 [(2,4),(3,4)] D [2287] [] [] [] [((2,4),(3,4))] [2290,2291,2292,2293] CONDITIONAL_S
Y_MEAS 2291 [(3,4)] HALF_D_PLUS_2 [2287] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
IDLE 2292 [(2,4)] HALF_D_PLUS_2 [2287] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
DISCARD 2293 [(3,4)] 0 [2287] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
MERGE 2294 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2296,2297,2294,2295] CONDITIONAL_S
Y_MEAS 2295 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2296,2297,2294,2295] CONDITIONAL_S
IDLE 2296 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2296,2297,2294,2295] CONDITIONAL_S
DISCARD 2297 [(3,2)] 0 [] [] [] [] [] [2296,2297,2294,2295] CONDITIONAL_S
INJECT_T 2298 [(0,2)] D [] [] [] [] [] [] none
MERGE 2299 [(0,2),(1,2),(2,2)] D [] [2304,2305,2302,2303] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2300 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2301 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2302 [(3,2),(2,2)] D [2299] [] [] [] [((2,2),(3,2))] [2304,2305,2302,2303] CONDITIONAL_S
Y_MEAS 2303 [(3,2)] HALF_D_PLUS_2 [2299] [] [] [] [] [2304,2305,2302,2303] CONDITIONAL_S
IDLE 2304 [(2,2)] HALF_D_PLUS_2 [2299] [] [] [] [] [2304,2305,2302,2303] CONDITIONAL_S
DISCARD 2305 [(3,2)] 0 [2299] [] [] [] [] [2304,2305,2302,2303] CONDITIONAL_S
INJECT_T 2306 [(0,4)] D [] [] [] [] [] [] none
MERGE 2307 [(2,4),(0,4),(1,4)] D [] [2312,2313,2310,2311] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2308 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2309 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2310 [(2,4),(3,4)] D [2307] [] [] [] [((2,4),(3,4))] [2312,2313,2310,2311] CONDITIONAL_S
Y_MEAS 2311 [(3,4)] HALF_D_PLUS_2 [2307] [] [] [] [] [2312,2313,2310,2311] CONDITIONAL_S
IDLE 2312 [(2,4)] HALF_D_PLUS_2 [2307] [] [] [] [] [2312,2313,2310,2311] CONDITIONAL_S
DISCARD 2313 [(3,4)] 0 [2307] [] [] [] [] [2312,2313,2310,2311] CONDITIONAL_S
MERGE 2314 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2314,2315,2316,2317] CONDITIONAL_S
Y_MEAS 2315 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
IDLE 2316 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
DISCARD 2317 [(3,2)] 0 [] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
INJECT_T 2318 [(0,2)] D [] [] [] [] [] [] none
MERGE 2319 [(0,2),(1,2),(2,2)] D [] [2328,2329,2326,2327] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2320 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2321 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 2322 [(0,4)] D [] [] [] [] [] [] none
MERGE 2323 [(2,4),(0,4),(1,4)] D [] [2330,2331,2332,2333] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2324 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2325 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2326 [(3,2),(2,2)] D [2319] [] [] [] [((2,2),(3,2))] [2328,2329,2326,2327] CONDITIONAL_S
Y_MEAS 2327 [(3,2)] HALF_D_PLUS_2 [2319] [] [] [] [] [2328,2329,2326,2327] CONDITIONAL_S
IDLE 2328 [(2,2)] HALF_D_PLUS_2 [2319] [] [] [] [] [2328,2329,2326,2327] CONDITIONAL_S
DISCARD 2329 [(3,2)] 0 [2319] [] [] [] [] [2328,2329,2326,2327] CONDITIONAL_S
MERGE 2330 [(2,4),(3,4)] D [2323] [] [] [] [((2,4),(3,4))] [2330,2331,2332,2333] CONDITIONAL_S
Y_MEAS 2331 [(3,4)] HALF_D_PLUS_2 [2323] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
IDLE 2332 [(2,4)] HALF_D_PLUS_2 [2323] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
DISCARD 2333 [(3,4)] 0 [2323] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
INJECT_T 2334 [(0,4)] D [] [] [] [] [] [] none
MERGE 2335 [(2,4),(0,4),(1,4)] D [] [2344,2345,2342,2343] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2336 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2337 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2338 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2338,2339,2340,2341] CONDITIONAL_S
Y_MEAS 2339 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
IDLE 2340 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
DISCARD 2341 [(3,2)] 0 [] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
MERGE 2342 [(2,4),(3,4)] D [2335] [] [] [] [((2,4),(3,4))] [2344,2345,2342,2343] CONDITIONAL_S
Y_MEAS 2343 [(3,4)] HALF_D_PLUS_2 [2335] [] [] [] [] [2344,2345,2342,2343] CONDITIONAL_S
IDLE 2344 [(2,4)] HALF_D_PLUS_2 [2335] [] [] [] [] [2344,2345,2342,2343] CONDITIONAL_S
DISCARD 2345 [(3,4)] 0 [2335] [] [] [] [] [2344,2345,2342,2343] CONDITIONAL_S
INJECT_T 2346 [(0,2)] D [] [] [] [] [] [] none
MERGE 2347 [(0,2),(1,2),(2,2)] D [] [2352,2353,2350,2351] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2348 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2349 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2350 [(3,2),(2,2)] D [2347] [] [] [] [((2,2),(3,2))] [2352,2353,2350,2351] CONDITIONAL_S
Y_MEAS 2351 [(3,2)] HALF_D_PLUS_2 [2347] [] [] [] [] [2352,2353,2350,2351] CONDITIONAL_S
IDLE 2352 [(2,2)] HALF_D_PLUS_2 [2347] [] [] [] [] [2352,2353,2350,2351] CONDITIONAL_S
DISCARD 2353 [(3,2)] 0 [2347] [] [] [] [] [2352,2353,2350,2351] CONDITIONAL_S
MERGE 2354 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2354,2355,2356,2357] CONDITIONAL_S
Y_MEAS 2355 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
IDLE 2356 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
DISCARD 2357 [(3,4)] 0 [] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
INJECT_T 2358 [(0,2)] D [] [] [] [] [] [] none
MERGE 2359 [(0,2),(1,2),(2,2)] D [] [2368,2369,2366,2367] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2360 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2361 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 2362 [(0,4)] D [] [] [] [] [] [] none
MERGE 2363 [(2,4),(0,4),(1,4)] D [] [2370,2371,2372,2373] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2364 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2365 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2366 [(3,2),(2,2)] D [2359] [] [] [] [((2,2),(3,2))] [2368,2369,2366,2367] CONDITIONAL_S
Y_MEAS 2367 [(3,2)] HALF_D_PLUS_2 [2359] [] [] [] [] [2368,2369,2366,2367] CONDITIONAL_S
IDLE 2368 [(2,2)] HALF_D_PLUS_2 [2359] [] [] [] [] [2368,2369,2366,2367] CONDITIONAL_S
DISCARD 2369 [(3,2)] 0 [2359] [] [] [] [] [2368,2369,2366,2367] CONDITIONAL_S
MERGE 2370 [(2,4),(3,4)] D [2363] [] [] [] [((2,4),(3,4))] [2370,2371,2372,2373] CONDITIONAL_S
Y_MEAS 2371 [(3,4)] HALF_D_PLUS_2 [2363] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
IDLE 2372 [(2,4)] HALF_D_PLUS_2 [2363] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
DISCARD 2373 [(3,4)] 0 [2363] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
INJECT_T 2374 [(0,4)] D [] [] [] [] [] [] none
MERGE 2375 [(2,4),(0,4),(1,4)] D [] [2384,2385,2382,2383] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2376 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2377 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2378 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2378,2379,2380,2381] CONDITIONAL_S
Y_MEAS 2379 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
IDLE 2380 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
DISCARD 2381 [(3,2)] 0 [] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
MERGE 2382 [(2,4),(3,4)] D [2375] [] [] [] [((2,4),(3,4))] [2384,2385,2382,2383] CONDITIONAL_S
Y_MEAS 2383 [(3,4)] HALF_D_PLUS_2 [2375] [] [] [] [] [2384,2385,2382,2383] CONDITIONAL_S
IDLE 2384 [(2,4)] HALF_D_PLUS_2 [2375] [] [] [] [] [2384,2385,2382,2383] CONDITIONAL_S
DISCARD 2385 [(3,4)] 0 [2375] [] [] [] [] [2384,2385,2382,2383] CONDITIONAL_S
INJECT_T 2386 [(0,2)] D [] [] [] [] [] [] none
MERGE 2387 [(0,2),(1,2),(2,2)] D [] [2392,2393,2390,2391] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2388 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2389 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2390 [(3,2),(2,2)] D [2387] [] [] [] [((2,2),(3,2))] [2392,2393,2390,2391] CONDITIONAL_S
Y_MEAS 2391 [(3,2)] HALF_D_PLUS_2 [2387] [] [] [] [] [2392,2393,2390,2391] CONDITIONAL_S
IDLE 2392 [(2,2)] HALF_D_PLUS_2 [2387] [] [] [] [] [2392,2393,2390,2391] CONDITIONAL_S
DISCARD 2393 [(3,2)] 0 [2387] [] [] [] [] [2392,2393,2390,2391] CONDITIONAL_S
MERGE 2394 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2394,2395,2396,2397] CONDITIONAL_S
Y_MEAS 2395 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
IDLE 2396 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
DISCARD 2397 [(3,4)] 0 [] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
INJECT_T 2398 [(0,4)] D [] [] [] [] [] [] none
MERGE 2399 [(2,4),(0,4),(1,4)] D [] [2408,2409,2406,2407] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2400 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2401 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2402 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2402,2403,2404,2405] CONDITIONAL_S
Y_MEAS 2403 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
IDLE 2404 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
DISCARD 2405 [(3,2)] 0 [] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
MERGE 2406 [(2,4),(3,4)] D [2399] [] [] [] [((2,4),(3,4))] [2408,2409,2406,2407] CONDITIONAL_S
Y_MEAS 2407 [(3,4)] HALF_D_PLUS_2 [2399] [] [] [] [] [2408,2409,2406,2407] CONDITIONAL_S
IDLE 2408 [(2,4)] HALF_D_PLUS_2 [2399] [] [] [] [] [2408,2409,2406,2407] CONDITIONAL_S
DISCARD 2409 [(3,4)] 0 [2399] [] [] [] [] [2408,2409,2406,2407] CONDITIONAL_S
INJECT_T 2410 [(0,2)] D [] [] [] [] [] [] none
MERGE 2411 [(0,2),(1,2),(2,2)] D [] [2416,2417,2414,2415] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2412 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2413 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2414 [(3,2),(2,2)] D [2411] [] [] [] [((2,2),(3,2))] [2416,2417,2414,2415] CONDITIONAL_S
Y_MEAS 2415 [(3,2)] HALF_D_PLUS_2 [2411] [] [] [] [] [2416,2417,2414,2415] CONDITIONAL_S
IDLE 2416 [(2,2)] HALF_D_PLUS_2 [2411] [] [] [] [] [2416,2417,2414,2415] CONDITIONAL_S
DISCARD 2417 [(3,2)] 0 [2411] [] [] [] [] [2416,2417,2414,2415] CONDITIONAL_S
INJECT_T 2418 [(0,4)] D [] [] [] [] [] [] none
MERGE 2419 [(2,4),(0,4),(1,4)] D [] [2424,2425,2422,2423] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2420 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2421 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2422 [(2,4),(3,4)] D [2419] [] [] [] [((2,4),(3,4))] [2424,2425,2422,2423] CONDITIONAL_S
Y_MEAS 2423 [(3,4)] HALF_D_PLUS_2 [2419] [] [] [] [] [2424,2425,2422,2423] CONDITIONAL_S
IDLE 2424 [(2,4)] HALF_D_PLUS_2 [2419] [] [] [] [] [2424,2425,2422,2423] CONDITIONAL_S
DISCARD 2425 [(3,4)] 0 [2419] [] [] [] [] [2424,2425,2422,2423] CONDITIONAL_S
MERGE 2426 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2426,2427,2428,2429] CONDITIONAL_S
Y_MEAS 2427 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
IDLE 2428 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
DISCARD 2429 [(3,2)] 0 [] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
INJECT_T 2430 [(0,2)] D [] [] [] [] [] [] none
MERGE 2431 [(0,2),(1,2),(2,2)] D [] [2434,2435,2436,2437] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2432 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2433 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2434 [(3,2),(2,2)] D [2431] [] [] [] [((2,2),(3,2))] [2434,2435,2436,2437] CONDITIONAL_S
Y_MEAS 2435 [(3,2)] HALF_D_PLUS_2 [2431] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
IDLE 2436 [(2,2)] HALF_D_PLUS_2 [2431] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
DISCARD 2437 [(3,2)] 0 [2431] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
INJECT_T 2438 [(0,4)] D [] [] [] [] [] [] none
MERGE 2439 [(2,4),(0,4),(1,4)] D [] [2442,2443,2444,2445] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2440 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2441 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2442 [(2,4),(3,4)] D [2439] [] [] [] [((2,4),(3,4))] [2442,2443,2444,2445] CONDITIONAL_S
Y_MEAS 2443 [(3,4)] HALF_D_PLUS_2 [2439] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
IDLE 2444 [(2,4)] HALF_D_PLUS_2 [2439] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
DISCARD 2445 [(3,4)] 0 [2439] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
INJECT_T 2446 [(0,2)] D [] [] [] [] [] [] none
MERGE 2447 [(0,2),(1,2),(2,2)] D [] [2450,2451,2452,2453] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2448 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2449 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2450 [(3,2),(2,2)] D [2447] [] [] [] [((2,2),(3,2))] [2450,2451,2452,2453] CONDITIONAL_S
Y_MEAS 2451 [(3,2)] HALF_D_PLUS_2 [2447] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
IDLE 2452 [(2,2)] HALF_D_PLUS_2 [2447] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
DISCARD 2453 [(3,2)] 0 [2447] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
INJECT_T 2454 [(0,4)] D [] [] [] [] [] [] none
MERGE 2455 [(2,4),(0,4),(1,4)] D [] [2458,2459,2460,2461] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2456 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2457 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2458 [(2,4),(3,4)] D [2455] [] [] [] [((2,4),(3,4))] [2458,2459,2460,2461] CONDITIONAL_S
Y_MEAS 2459 [(3,4)] HALF_D_PLUS_2 [2455] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
IDLE 2460 [(2,4)] HALF_D_PLUS_2 [2455] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
DISCARD 2461 [(3,4)] 0 [2455] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
INJECT_T 2462 [(0,2)] D [] [] [] [] [] [] none
MERGE 2463 [(0,2),(1,2),(2,2)] D [] [2466,2467,2468,2469] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2464 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2465 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2466 [(3,2),(2,2)] D [2463] [] [] [] [((2,2),(3,2))] [2466,2467,2468,2469] CONDITIONAL_S
Y_MEAS 2467 [(3,2)] HALF_D_PLUS_2 [2463] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
IDLE 2468 [(2,2)] HALF_D_PLUS_2 [2463] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
DISCARD 2469 [(3,2)] 0 [2463] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
MERGE 2470 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2472,2473,2470,2471] CONDITIONAL_S
Y_MEAS 2471 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2472,2473,2470,2471] CONDITIONAL_S
IDLE 2472 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2472,2473,2470,2471] CONDITIONAL_S
DISCARD 2473 [(3,4)] 0 [] [] [] [] [] [2472,2473,2470,2471] CONDITIONAL_S
INJECT_T 2474 [(0,4)] D [] [] [] [] [] [] none
MERGE 2475 [(2,4),(0,4),(1,4)] D [] [2480,2481,2478,2479] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2476 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2477 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2478 [(2,4),(3,4)] D [2475] [] [] [] [((2,4),(3,4))] [2480,2481,2478,2479] CONDITIONAL_S
Y_MEAS 2479 [(3,4)] HALF_D_PLUS_2 [2475] [] [] [] [] [2480,2481,2478,2479] CONDITIONAL_S
IDLE 2480 [(2,4)] HALF_D_PLUS_2 [2475] [] [] [] [] [2480,2481,2478,2479] CONDITIONAL_S
DISCARD 2481 [(3,4)] 0 [2475] [] [] [] [] [2480,2481,2478,2479] CONDITIONAL_S
MERGE 2482 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2482,2483,2484,2485] CONDITIONAL_S
Y_MEAS 2483 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
IDLE 2484 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
DISCARD 2485 [(3,2)] 0 [] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
INJECT_T 2486 [(0,2)] D [] [] [] [] [] [] none
MERGE 2487 [(0,2),(1,2),(2,2)] D [] [2490,2491,2492,2493] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2488 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2489 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2490 [(3,2),(2,2)] D [2487] [] [] [] [((2,2),(3,2))] [2490,2491,2492,2493] CONDITIONAL_S
Y_MEAS 2491 [(3,2)] HALF_D_PLUS_2 [2487] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
IDLE 2492 [(2,2)] HALF_D_PLUS_2 [2487] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
DISCARD 2493 [(3,2)] 0 [2487] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
MERGE 2494 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2496,2497,2494,2495] CONDITIONAL_S
Y_MEAS 2495 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2496,2497,2494,2495] CONDITIONAL_S
IDLE 2496 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2496,2497,2494,2495] CONDITIONAL_S
DISCARD 2497 [(3,4)] 0 [] [] [] [] [] [2496,2497,2494,2495] CONDITIONAL_S
INJECT_T 2498 [(0,4)] D [] [] [] [] [] [] none
MERGE 2499 [(2,4),(0,4),(1,4)] D [] [2504,2505,2502,2503] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2500 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2501 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2502 [(2,4),(3,4)] D [2499] [] [] [] [((2,4),(3,4))] [2504,2505,2502,2503] CONDITIONAL_S
Y_MEAS 2503 [(3,4)] HALF_D_PLUS_2 [2499] [] [] [] [] [2504,2505,2502,2503] CONDITIONAL_S
IDLE 2504 [(2,4)] HALF_D_PLUS_2 [2499] [] [] [] [] [2504,2505,2502,2503] CONDITIONAL_S
DISCARD 2505 [(3,4)] 0 [2499] [] [] [] [] [2504,2505,2502,2503] CONDITIONAL_S
MERGE 2506 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2506,2507,2508,2509] CONDITIONAL_S
Y_MEAS 2507 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
IDLE 2508 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
DISCARD 2509 [(3,2)] 0 [] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
INJECT_T 2510 [(0,2)] D [] [] [] [] [] [] none
MERGE 2511 [(0,2),(1,2),(2,2)] D [] [2514,2515,2516,2517] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2512 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2513 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2514 [(3,2),(2,2)] D [2511] [] [] [] [((2,2),(3,2))] [2514,2515,2516,2517] CONDITIONAL_S
Y_MEAS 2515 [(3,2)] HALF_D_PLUS_2 [2511] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
IDLE 2516 [(2,2)] HALF_D_PLUS_2 [2511] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
DISCARD 2517 [(3,2)] 0 [2511] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
INJECT_T 2518 [(0,4)] D [] [] [] [] [] [] none
MERGE 2519 [(2,4),(0,4),(1,4)] D [] [2522,2523,2524,2525] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2520 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2521 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2522 [(2,4),(3,4)] D [2519] [] [] [] [((2,4),(3,4))] [2522,2523,2524,2525] CONDITIONAL_S
Y_MEAS 2523 [(3,4)] HALF_D_PLUS_2 [2519] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
IDLE 2524 [(2,4)] HALF_D_PLUS_2 [2519] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
DISCARD 2525 [(3,4)] 0 [2519] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
MERGE 2526 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2528,2529,2526,2527] CONDITIONAL_S
Y_MEAS 2527 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2528,2529,2526,2527] CONDITIONAL_S
IDLE 2528 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2528,2529,2526,2527] CONDITIONAL_S
DISCARD 2529 [(3,2)] 0 [] [] [] [] [] [2528,2529,2526,2527] CONDITIONAL_S
INJECT_T 2530 [(0,2)] D [] [] [] [] [] [] none
MERGE 2531 [(0,2),(1,2),(2,2)] D [] [2536,2537,2534,2535] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2532 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2533 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2534 [(3,2),(2,2)] D [2531] [] [] [] [((2,2),(3,2))] [2536,2537,2534,2535] CONDITIONAL_S
Y_MEAS 2535 [(3,2)] HALF_D_PLUS_2 [2531] [] [] [] [] [2536,2537,2534,2535] CONDITIONAL_S
IDLE 2536 [(2,2)] HALF_D_PLUS_2 [2531] [] [] [] [] [2536,2537,2534,2535] CONDITIONAL_S
DISCARD 2537 [(3,2)] 0 [2531] [] [] [] [] [2536,2537,2534,2535] CONDITIONAL_S
MERGE 2538 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2538,2539,2540,2541] CONDITIONAL_S
Y_MEAS 2539 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
IDLE 2540 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
DISCARD 2541 [(3,4)] 0 [] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
INJECT_T 2542 [(0,4)] D [] [] [] [] [] [] none
MERGE 2543 [(2,4),(0,4),(1,4)] D [] [2546,2547,2548,2549] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2544 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2545 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2546 [(2,4),(3,4)] D [2543] [] [] [] [((2,4),(3,4))] [2546,2547,2548,2549] CONDITIONAL_S
Y_MEAS 2547 [(3,4)] HALF_D_PLUS_2 [2543] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
IDLE 2548 [(2,4)] HALF_D_PLUS_2 [2543] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
DISCARD 2549 [(3,4)] 0 [2543] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
INJECT_T 2550 [(0,2)] D [] [] [] [] [] [] none
MERGE 2551 [(0,2),(1,2),(2,2)] D [] [2554,2555,2556,2557] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2552 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2553 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2554 [(3,2),(2,2)] D [2551] [] [] [] [((2,2),(3,2))] [2554,2555,2556,2557] CONDITIONAL_S
Y_MEAS 2555 [(3,2)] HALF_D_PLUS_2 [2551] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
IDLE 2556 [(2,2)] HALF_D_PLUS_2 [2551] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
DISCARD 2557 [(3,2)] 0 [2551] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
INJECT_T 2558 [(0,4)] D [] [] [] [] [] [] none
MERGE 2559 [(2,4),(0,4),(1,4)] D [] [2562,2563,2564,2565] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2560 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2561 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2562 [(2,4),(3,4)] D [2559] [] [] [] [((2,4),(3,4))] [2562,2563,2564,2565] CONDITIONAL_S
Y_MEAS 2563 [(3,4)] HALF_D_PLUS_2 [2559] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
IDLE 2564 [(2,4)] HALF_D_PLUS_2 [2559] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
DISCARD 2565 [(3,4)] 0 [2559] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
INJECT_T 2566 [(0,2)] D [] [] [] [] [] [] none
MERGE 2567 [(0,2),(1,2),(2,2)] D [] [2570,2571,2572,2573] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2568 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2569 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2570 [(3,2),(2,2)] D [2567] [] [] [] [((2,2),(3,2))] [2570,2571,2572,2573] CONDITIONAL_S
Y_MEAS 2571 [(3,2)] HALF_D_PLUS_2 [2567] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
IDLE 2572 [(2,2)] HALF_D_PLUS_2 [2567] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
DISCARD 2573 [(3,2)] 0 [2567] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
INJECT_T 2574 [(0,4)] D [] [] [] [] [] [] none
MERGE 2575 [(2,4),(0,4),(1,4)] D [] [2578,2579,2580,2581] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2576 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2577 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2578 [(2,4),(3,4)] D [2575] [] [] [] [((2,4),(3,4))] [2578,2579,2580,2581] CONDITIONAL_S
Y_MEAS 2579 [(3,4)] HALF_D_PLUS_2 [2575] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
IDLE 2580 [(2,4)] HALF_D_PLUS_2 [2575] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
DISCARD 2581 [(3,4)] 0 [2575] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
INJECT_T 2582 [(0,2)] D [] [] [] [] [] [] none
MERGE 2583 [(0,2),(1,2),(2,2)] D [] [2586,2587,2588,2589] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2584 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2585 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2586 [(3,2),(2,2)] D [2583] [] [] [] [((2,2),(3,2))] [2586,2587,2588,2589] CONDITIONAL_S
Y_MEAS 2587 [(3,2)] HALF_D_PLUS_2 [2583] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
IDLE 2588 [(2,2)] HALF_D_PLUS_2 [2583] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
DISCARD 2589 [(3,2)] 0 [2583] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
INJECT_T 2590 [(0,4)] D [] [] [] [] [] [] none
MERGE 2591 [(2,4),(0,4),(1,4)] D [] [2594,2595,2596,2597] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2592 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2593 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2594 [(2,4),(3,4)] D [2591] [] [] [] [((2,4),(3,4))] [2594,2595,2596,2597] CONDITIONAL_S
Y_MEAS 2595 [(3,4)] HALF_D_PLUS_2 [2591] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
IDLE 2596 [(2,4)] HALF_D_PLUS_2 [2591] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
DISCARD 2597 [(3,4)] 0 [2591] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
INJECT_T 2598 [(0,2)] D [] [] [] [] [] [] none
MERGE 2599 [(0,2),(1,2),(2,2)] D [] [2602,2603,2604,2605] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2600 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2601 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2602 [(3,2),(2,2)] D [2599] [] [] [] [((2,2),(3,2))] [2602,2603,2604,2605] CONDITIONAL_S
Y_MEAS 2603 [(3,2)] HALF_D_PLUS_2 [2599] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
IDLE 2604 [(2,2)] HALF_D_PLUS_2 [2599] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
DISCARD 2605 [(3,2)] 0 [2599] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
INJECT_T 2606 [(0,4)] D [] [] [] [] [] [] none
MERGE 2607 [(2,4),(0,4),(1,4)] D [] [2610,2611,2612,2613] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2608 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2609 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2610 [(2,4),(3,4)] D [2607] [] [] [] [((2,4),(3,4))] [2610,2611,2612,2613] CONDITIONAL_S
Y_MEAS 2611 [(3,4)] HALF_D_PLUS_2 [2607] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
IDLE 2612 [(2,4)] HALF_D_PLUS_2 [2607] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
DISCARD 2613 [(3,4)] 0 [2607] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
INJECT_T 2614 [(0,2)] D [] [] [] [] [] [] none
MERGE 2615 [(0,2),(1,2),(2,2)] D [] [2618,2619,2620,2621] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2616 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2617 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2618 [(3,2),(2,2)] D [2615] [] [] [] [((2,2),(3,2))] [2618,2619,2620,2621] CONDITIONAL_S
Y_MEAS 2619 [(3,2)] HALF_D_PLUS_2 [2615] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
IDLE 2620 [(2,2)] HALF_D_PLUS_2 [2615] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
DISCARD 2621 [(3,2)] 0 [2615] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
INJECT_T 2622 [(0,4)] D [] [] [] [] [] [] none
MERGE 2623 [(2,4),(0,4),(1,4)] D [] [2626,2627,2628,2629] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2624 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2625 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2626 [(2,4),(3,4)] D [2623] [] [] [] [((2,4),(3,4))] [2626,2627,2628,2629] CONDITIONAL_S
Y_MEAS 2627 [(3,4)] HALF_D_PLUS_2 [2623] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
IDLE 2628 [(2,4)] HALF_D_PLUS_2 [2623] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
DISCARD 2629 [(3,4)] 0 [2623] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
MERGE 2630 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2632,2633,2630,2631] CONDITIONAL_S
Y_MEAS 2631 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2632,2633,2630,2631] CONDITIONAL_S
IDLE 2632 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2632,2633,2630,2631] CONDITIONAL_S
DISCARD 2633 [(3,2)] 0 [] [] [] [] [] [2632,2633,2630,2631] CONDITIONAL_S
INJECT_T 2634 [(0,2)] D [] [] [] [] [] [] none
MERGE 2635 [(0,2),(1,2),(2,2)] D [] [2640,2641,2638,2639] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2636 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2637 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2638 [(3,2),(2,2)] D [2635] [] [] [] [((2,2),(3,2))] [2640,2641,2638,2639] CONDITIONAL_S
Y_MEAS 2639 [(3,2)] HALF_D_PLUS_2 [2635] [] [] [] [] [2640,2641,2638,2639] CONDITIONAL_S
IDLE 2640 [(2,2)] HALF_D_PLUS_2 [2635] [] [] [] [] [2640,2641,2638,2639] CONDITIONAL_S
DISCARD 2641 [(3,2)] 0 [2635] [] [] [] [] [2640,2641,2638,2639] CONDITIONAL_S
MERGE 2642 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2642,2643,2644,2645] CONDITIONAL_S
Y_MEAS 2643 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
IDLE 2644 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
DISCARD 2645 [(3,4)] 0 [] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
INJECT_T 2646 [(0,4)] D [] [] [] [] [] [] none
MERGE 2647 [(2,4),(0,4),(1,4)] D [] [2650,2651,2652,2653] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2648 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2649 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2650 [(2,4),(3,4)] D [2647] [] [] [] [((2,4),(3,4))] [2650,2651,2652,2653] CONDITIONAL_S
Y_MEAS 2651 [(3,4)] HALF_D_PLUS_2 [2647] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
IDLE 2652 [(2,4)] HALF_D_PLUS_2 [2647] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
DISCARD 2653 [(3,4)] 0 [2647] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
MERGE 2654 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2656,2657,2654,2655] CONDITIONAL_S
Y_MEAS 2655 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2656,2657,2654,2655] CONDITIONAL_S
IDLE 2656 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2656,2657,2654,2655] CONDITIONAL_S
DISCARD 2657 [(3,2)] 0 [] [] [] [] [] [2656,2657,2654,2655] CONDITIONAL_S
INJECT_T 2658 [(0,2)] D [] [] [] [] [] [] none
MERGE 2659 [(0,2),(1,2),(2,2)] D [] [2664,2665,2662,2663] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2660 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2661 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2662 [(3,2),(2,2)] D [2659] [] [] [] [((2,2),(3,2))] [2664,2665,2662,2663] CONDITIONAL_S
Y_MEAS 2663 [(3,2)] HALF_D_PLUS_2 [2659] [] [] [] [] [2664,2665,2662,2663] CONDITIONAL_S
IDLE 2664 [(2,2)] HALF_D_PLUS_2 [2659] [] [] [] [] [2664,2665,2662,2663] CONDITIONAL_S
DISCARD 2665 [(3,2)] 0 [2659] [] [] [] [] [2664,2665,2662,2663] CONDITIONAL_S
MERGE 2666 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2666,2667,2668,2669] CONDITIONAL_S
Y_MEAS 2667 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
IDLE 2668 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
DISCARD 2669 [(3,4)] 0 [] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
INJECT_T 2670 [(0,4)] D [] [] [] [] [] [] none
MERGE 2671 [(2,4),(0,4),(1,4)] D [] [2674,2675,2676,2677] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2672 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2673 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2674 [(2,4),(3,4)] D [2671] [] [] [] [((2,4),(3,4))] [2674,2675,2676,2677] CONDITIONAL_S
Y_MEAS 2675 [(3,4)] HALF_D_PLUS_2 [2671] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
IDLE 2676 [(2,4)] HALF_D_PLUS_2 [2671] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
DISCARD 2677 [(3,4)] 0 [2671] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
INJECT_T 2678 [(0,2)] D [] [] [] [] [] [] none
MERGE 2679 [(0,2),(1,2),(2,2)] D [] [2682,2683,2684,2685] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2680 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2681 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2682 [(3,2),(2,2)] D [2679] [] [] [] [((2,2),(3,2))] [2682,2683,2684,2685] CONDITIONAL_S
Y_MEAS 2683 [(3,2)] HALF_D_PLUS_2 [2679] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
IDLE 2684 [(2,2)] HALF_D_PLUS_2 [2679] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
DISCARD 2685 [(3,2)] 0 [2679] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
MERGE 2686 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2688,2689,2686,2687] CONDITIONAL_S
Y_MEAS 2687 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2688,2689,2686,2687] CONDITIONAL_S
IDLE 2688 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2688,2689,2686,2687] CONDITIONAL_S
DISCARD 2689 [(3,4)] 0 [] [] [] [] [] [2688,2689,2686,2687] CONDITIONAL_S
INJECT_T 2690 [(0,4)] D [] [] [] [] [] [] none
MERGE 2691 [(2,4),(0,4),(1,4)] D [] [2696,2697,2694,2695] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2692 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2693 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2694 [(2,4),(3,4)] D [2691] [] [] [] [((2,4),(3,4))] [2696,2697,2694,2695] CONDITIONAL_S
Y_MEAS 2695 [(3,4)] HALF_D_PLUS_2 [2691] [] [] [] [] [2696,2697,2694,2695] CONDITIONAL_S
IDLE 2696 [(2,4)] HALF_D_PLUS_2 [2691] [] [] [] [] [2696,2697,2694,2695] CONDITIONAL_S
DISCARD 2697 [(3,4)] 0 [2691] [] [] [] [] [2696,2697,2694,2695] CONDITIONAL_S
INJECT_T 2698 [(0,2)] D [] [] [] [] [] [] none
MERGE 2699 [(0,2),(1,2),(2,2)] D [] [2704,2705,2702,2703] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2700 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2701 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2702 [(3,2),(2,2)] D [2699] [] [] [] [((2,2),(3,2))] [2704,2705,2702,2703] CONDITIONAL_S
Y_MEAS 2703 [(3,2)] HALF_D_PLUS_2 [2699] [] [] [] [] [2704,2705,2702,2703] CONDITIONAL_S
IDLE 2704 [(2,2)] HALF_D_PLUS_2 [2699] [] [] [] [] [2704,2705,2702,2703] CONDITIONAL_S
DISCARD 2705 [(3,2)] 0 [2699] [] [] [] [] [2704,2705,2702,2703] CONDITIONAL_S
MERGE 2706 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2706,2707,2708,2709] CONDITIONAL_S
Y_MEAS 2707 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2706,2707,2708,2709] CONDITIONAL_S
IDLE 2708 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2706,2707,2708,2709] CONDITIONAL_S
DISCARD 2709 [(3,4)] 0 [] [] [] [] [] [2706,2707,2708,2709] CONDITIONAL_S
INJECT_T 2710 [(0,4)] D [] [] [] [] [] [] none
MERGE 2711 [(2,4),(0,4),(1,4)] D [] [2720,2721,2718,2719] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2712 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2713 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2714 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2714,2715,2716,2717] CONDITIONAL_S
Y_MEAS 2715 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2714,2715,2716,2717] CONDITIONAL_S
IDLE 2716 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2714,2715,2716,2717] CONDITIONAL_S
DISCARD 2717 [(3,2)] 0 [] [] [] [] [] [2714,2715,2716,2717] CONDITIONAL_S
MERGE 2718 [(2,4),(3,4)] D [2711] [] [] [] [((2,4),(3,4))] [2720,2721,2718,2719] CONDITIONAL_S
Y_MEAS 2719 [(3,4)] HALF_D_PLUS_2 [2711] [] [] [] [] [2720,2721,2718,2719] CONDITIONAL_S
IDLE 2720 [(2,4)] HALF_D_PLUS_2 [2711] [] [] [] [] [2720,2721,2718,2719] CONDITIONAL_S
DISCARD 2721 [(3,4)] 0 [2711] [] [] [] [] [2720,2721,2718,2719] CONDITIONAL_S
INJECT_T 2722 [(0,2)] D [] [] [] [] [] [] none
MERGE 2723 [(0,2),(1,2),(2,2)] D [] [2728,2729,2726,2727] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2724 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2725 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2726 [(3,2),(2,2)] D [2723] [] [] [] [((2,2),(3,2))] [2728,2729,2726,2727] CONDITIONAL_S
Y_MEAS 2727 [(3,2)] HALF_D_PLUS_2 [2723] [] [] [] [] [2728,2729,2726,2727] CONDITIONAL_S
IDLE 2728 [(2,2)] HALF_D_PLUS_2 [2723] [] [] [] [] [2728,2729,2726,2727] CONDITIONAL_S
DISCARD 2729 [(3,2)] 0 [2723] [] [] [] [] [2728,2729,2726,2727] CONDITIONAL_S
MERGE 2730 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2730,2731,2732,2733] CONDITIONAL_S
Y_MEAS 2731 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2730,2731,2732,2733] CONDITIONAL_S
IDLE 2732 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2730,2731,2732,2733] CONDITIONAL_S
DISCARD 2733 [(3,4)] 0 [] [] [] [] [] [2730,2731,2732,2733] CONDITIONAL_S
INJECT_T 2734 [(0,4)] D [] [] [] [] [] [] none
MERGE 2735 [(2,4),(0,4),(1,4)] D [] [2744,2745,2742,2743] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2736 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2737 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2738 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2738,2739,2740,2741] CONDITIONAL_S
Y_MEAS 2739 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2738,2739,2740,2741] CONDITIONAL_S
IDLE 2740 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2738,2739,2740,2741] CONDITIONAL_S
DISCARD 2741 [(3,2)] 0 [] [] [] [] [] [2738,2739,2740,2741] CONDITIONAL_S
MERGE 2742 [(2,4),(3,4)] D [2735] [] [] [] [((2,4),(3,4))] [2744,2745,2742,2743] CONDITIONAL_S
Y_MEAS 2743 [(3,4)] HALF_D_PLUS_2 [2735] [] [] [] [] [2744,2745,2742,2743] CONDITIONAL_S
IDLE 2744 [(2,4)] HALF_D_PLUS_2 [2735] [] [] [] [] [2744,2745,2742,2743] CONDITIONAL_S
DISCARD 2745 [(3,4)] 0 [2735] [] [] [] [] [2744,2745,2742,2743] CONDITIONAL_S
INJECT_T 2746 [(0,2)] D [] [] [] [] [] [] none
MERGE 2747 [(0,2),(1,2),(2,2)] D [] [2752,2753,2750,2751] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2748 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2749 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2750 [(3,2),(2,2)] D [2747] [] [] [] [((2,2),(3,2))] [2752,2753,2750,2751] CONDITIONAL_S
Y_MEAS 2751 [(3,2)] HALF_D_PLUS_2 [2747] [] [] [] [] [2752,2753,2750,2751] CONDITIONAL_S
IDLE 2752 [(2,2)] HALF_D_PLUS_2 [2747] [] [] [] [] [2752,2753,2750,2751] CONDITIONAL_S
DISCARD 2753 [(3,2)] 0 [2747] [] [] [] [] [2752,2753,2750,2751] CONDITIONAL_S
MERGE 2754 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2754,2755,2756,2757] CONDITIONAL_S
Y_MEAS 2755 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2754,2755,2756,2757] CONDITIONAL_S
IDLE 2756 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2754,2755,2756,2757] CONDITIONAL_S
DISCARD 2757 [(3,4)] 0 [] [] [] [] [] [2754,2755,2756,2757] CONDITIONAL_S
INJECT_T 2758 [(0,4)] D [] [] [] [] [] [] none
MERGE 2759 [(2,4),(0,4),(1,4)] D [] [2768,2769,2766,2767] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2760 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2761 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2762 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2762,2763,2764,2765] CONDITIONAL_S
Y_MEAS 2763 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2762,2763,2764,2765] CONDITIONAL_S
IDLE 2764 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2762,2763,2764,2765] CONDITIONAL_S
DISCARD 2765 [(3,2)] 0 [] [] [] [] [] [2762,2763,2764,2765] CONDITIONAL_S
MERGE 2766 [(2,4),(3,4)] D [2759] [] [] [] [((2,4),(3,4))] [2768,2769,2766,2767] CONDITIONAL_S
Y_MEAS 2767 [(3,4)] HALF_D_PLUS_2 [2759] [] [] [] [] [2768,2769,2766,2767] CONDITIONAL_S
IDLE 2768 [(2,4)] HALF_D_PLUS_2 [2759] [] [] [] [] [2768,2769,2766,2767] CONDITIONAL_S
DISCARD 2769 [(3,4)] 0 [2759] [] [] [] [] [2768,2769,2766,2767] CONDITIONAL_S
INJECT_T 2770 [(0,2)] D [] [] [] [] [] [] none
MERGE 2771 [(0,2),(1,2),(2,2)] D [] [2776,2777,2774,2775] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2772 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2773 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2774 [(3,2),(2,2)] D [2771] [] [] [] [((2,2),(3,2))] [2776,2777,2774,2775] CONDITIONAL_S
Y_MEAS 2775 [(3,2)] HALF_D_PLUS_2 [2771] [] [] [] [] [2776,2777,2774,2775] CONDITIONAL_S
IDLE 2776 [(2,2)] HALF_D_PLUS_2 [2771] [] [] [] [] [2776,2777,2774,2775] CONDITIONAL_S
DISCARD 2777 [(3,2)] 0 [2771] [] [] [] [] [2776,2777,2774,2775] CONDITIONAL_S
INJECT_T 2778 [(0,4)] D [] [] [] [] [] [] none
MERGE 2779 [(2,4),(0,4),(1,4)] D [] [2784,2785,2782,2783] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2780 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2781 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2782 [(2,4),(3,4)] D [2779] [] [] [] [((2,4),(3,4))] [2784,2785,2782,2783] CONDITIONAL_S
Y_MEAS 2783 [(3,4)] HALF_D_PLUS_2 [2779] [] [] [] [] [2784,2785,2782,2783] CONDITIONAL_S
IDLE 2784 [(2,4)] HALF_D_PLUS_2 [2779] [] [] [] [] [2784,2785,2782,2783] CONDITIONAL_S
DISCARD 2785 [(3,4)] 0 [2779] [] [] [] [] [2784,2785,2782,2783] CONDITIONAL_S
MERGE 2786 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2786,2787,2788,2789] CONDITIONAL_S
Y_MEAS 2787 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2786,2787,2788,2789] CONDITIONAL_S
IDLE 2788 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2786,2787,2788,2789] CONDITIONAL_S
DISCARD 2789 [(3,2)] 0 [] [] [] [] [] [2786,2787,2788,2789] CONDITIONAL_S
INJECT_T 2790 [(0,2)] D [] [] [] [] [] [] none
MERGE 2791 [(0,2),(1,2),(2,2)] D [] [2794,2795,2796,2797] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2792 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2793 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2794 [(3,2),(2,2)] D [2791] [] [] [] [((2,2),(3,2))] [2794,2795,2796,2797] CONDITIONAL_S
Y_MEAS 2795 [(3,2)] HALF_D_PLUS_2 [2791] [] [] [] [] [2794,2795,2796,2797] CONDITIONAL_S
IDLE 2796 [(2,2)] HALF_D_PLUS_2 [2791] [] [] [] [] [2794,2795,2796,2797] CONDITIONAL_S
DISCARD 2797 [(3,2)] 0 [2791] [] [] [] [] [2794,2795,2796,2797] CONDITIONAL_S
INJECT_T 2798 [(0,4)] D [] [] [] [] [] [] none
MERGE 2799 [(2,4),(0,4),(1,4)] D [] [2802,2803,2804,2805] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2800 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2801 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2802 [(2,4),(3,4)] D [2799] [] [] [] [((2,4),(3,4))] [2802,2803,2804,2805] CONDITIONAL_S
Y_MEAS 2803 [(3,4)] HALF_D_PLUS_2 [2799] [] [] [] [] [2802,2803,2804,2805] CONDITIONAL_S
IDLE 2804 [(2,4)] HALF_D_PLUS_2 [2799] [] [] [] [] [2802,2803,2804,2805] CONDITIONAL_S
DISCARD 2805 [(3,4)] 0 [2799] [] [] [] [] [2802,2803,2804,2805] CONDITIONAL_S
MERGE 2806 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2808,2809,2806,2807] CONDITIONAL_S
Y_MEAS 2807 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2808,2809,2806,2807] CONDITIONAL_S
IDLE 2808 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2808,2809,2806,2807] CONDITIONAL_S
DISCARD 2809 [(3,2)] 0 [] [] [] [] [] [2808,2809,2806,2807] CONDITIONAL_S
INJECT_T 2810 [(0,2)] D [] [] [] [] [] [] none
MERGE 2811 [(0,2),(1,2),(2,2)] D [] [2816,2817,2814,2815] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2812 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2813 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2814 [(3,2),(2,2)] D [2811] [] [] [] [((2,2),(3,2))] [2816,2817,2814,2815] CONDITIONAL_S
Y_MEAS 2815 [(3,2)] HALF_D_PLUS_2 [2811] [] [] [] [] [2816,2817,2814,2815] CONDITIONAL_S
IDLE 2816 [(2,2)] HALF_D_PLUS_2 [2811] [] [] [] [] [2816,2817,2814,2815] CONDITIONAL_S
DISCARD 2817 [(3,2)] 0 [2811] [] [] [] [] [2816,2817,2814,2815] CONDITIONAL_S
MERGE 2818 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2818,2819,2820,2821] CONDITIONAL_S
Y_MEAS 2819 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2818,2819,2820,2821] CONDITIONAL_S
IDLE 2820 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2818,2819,2820,2821] CONDITIONAL_S
DISCARD 2821 [(3,4)] 0 [] [] [] [] [] [2818,2819,2820,2821] CONDITIONAL_S
INJECT_T 2822 [(0,4)] D [] [] [] [] [] [] none
MERGE 2823 [(2,4),(0,4),(1,4)] D [] [2826,2827,2828,2829] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2824 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2825 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2826 [(2,4),(3,4)] D [2823] [] [] [] [((2,4),(3,4))] [2826,2827,2828,2829] CONDITIONAL_S
Y_MEAS 2827 [(3,4)] HALF_D_PLUS_2 [2823] [] [] [] [] [2826,2827,2828,2829] CONDITIONAL_S
IDLE 2828 [(2,4)] HALF_D_PLUS_2 [2823] [] [] [] [] [2826,2827,2828,2829] CONDITIONAL_S
DISCARD 2829 [(3,4)] 0 [2823] [] [] [] [] [2826,2827,2828,2829] CONDITIONAL_S
MERGE 2830 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2832,2833,2830,2831] CONDITIONAL_S
Y_MEAS 2831 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2832,2833,2830,2831] CONDITIONAL_S
IDLE 2832 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2832,2833,2830,2831] CONDITIONAL_S
DISCARD 2833 [(3,2)] 0 [] [] [] [] [] [2832,2833,2830,2831] CONDITIONAL_S
INJECT_T 2834 [(0,2)] D [] [] [] [] [] [] none
MERGE 2835 [(0,2),(1,2),(2,2)] D [] [2840,2841,2838,2839] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2836 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2837 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2838 [(3,2),(2,2)] D [2835] [] [] [] [((2,2),(3,2))] [2840,2841,2838,2839] CONDITIONAL_S
Y_MEAS 2839 [(3,2)] HALF_D_PLUS_2 [2835] [] [] [] [] [2840,2841,2838,2839] CONDITIONAL_S
IDLE 2840 [(2,2)] HALF_D_PLUS_2 [2835] [] [] [] [] [2840,2841,2838,2839] CONDITIONAL_S
DISCARD 2841 [(3,2)] 0 [2835] [] [] [] [] [2840,2841,2838,2839] CONDITIONAL_S
MERGE 2842 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2842,2843,2844,2845] CONDITIONAL_S
Y_MEAS 2843 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2842,2843,2844,2845] CONDITIONAL_S
IDLE 2844 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2842,2843,2844,2845] CONDITIONAL_S
DISCARD 2845 [(3,4)] 0 [] [] [] [] [] [2842,2843,2844,2845] CONDITIONAL_S
INJECT_T 2846 [(0,4)] D [] [] [] [] [] [] none
MERGE 2847 [(2,4),(0,4),(1,4)] D [] [2850,2851,2852,2853] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2848 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2849 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2850 [(2,4),(3,4)] D [2847] [] [] [] [((2,4),(3,4))] [2850,2851,2852,2853] CONDITIONAL_S
Y_MEAS 2851 [(3,4)] HALF_D_PLUS_2 [2847] [] [] [] [] [2850,2851,2852,2853] CONDITIONAL_S
IDLE 2852 [(2,4)] HALF_D_PLUS_2 [2847] [] [] [] [] [2850,2851,2852,2853] CONDITIONAL_S
DISCARD 2853 [(3,4)] 0 [2847] [] [] [] [] [2850,2851,2852,2853] CONDITIONAL_S
MERGE 2854 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2856,2857,2854,2855] CONDITIONAL_S
Y_MEAS 2855 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2856,2857,2854,2855] CONDITIONAL_S
IDLE 2856 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2856,2857,2854,2855] CONDITIONAL_S
DISCARD 2857 [(3,2)] 0 [] [] [] [] [] [2856,2857,2854,2855] CONDITIONAL_S
INJECT_T 2858 [(0,2)] D [] [] [] [] [] [] none
MERGE 2859 [(0,2),(1,2),(2,2)] D [] [2864,2865,2862,2863] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2860 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2861 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2862 [(3,2),(2,2)] D [2859] [] [] [] [((2,2),(3,2))] [2864,2865,2862,2863] CONDITIONAL_S
Y_MEAS 2863 [(3,2)] HALF_D_PLUS_2 [2859] [] [] [] [] [2864,2865,2862,2863] CONDITIONAL_S
IDLE 2864 [(2,2)] HALF_D_PLUS_2 [2859] [] [] [] [] [2864,2865,2862,2863] CONDITIONAL_S
DISCARD 2865 [(3,2)] 0 [2859] [] [] [] [] [2864,2865,2862,2863] CONDITIONAL_S
MERGE 2866 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2866,2867,2868,2869] CONDITIONAL_S
Y_MEAS 2867 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2866,2867,2868,2869] CONDITIONAL_S
IDLE 2868 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2866,2867,2868,2869] CONDITIONAL_S
DISCARD 2869 [(3,4)] 0 [] [] [] [] [] [2866,2867,2868,2869] CONDITIONAL_S
INJECT_T 2870 [(0,4)] D [] [] [] [] [] [] none
MERGE 2871 [(2,4),(0,4),(1,4)] D [] [2874,2875,2876,2877] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2872 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2873 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2874 [(2,4),(3,4)] D [2871] [] [] [] [((2,4),(3,4))] [2874,2875,2876,2877] CONDITIONAL_S
Y_MEAS 2875 [(3,4)] HALF_D_PLUS_2 [2871] [] [] [] [] [2874,2875,2876,2877] CONDITIONAL_S
IDLE 2876 [(2,4)] HALF_D_PLUS_2 [2871] [] [] [] [] [2874,2875,2876,2877] CONDITIONAL_S
DISCARD 2877 [(3,4)] 0 [2871] [] [] [] [] [2874,2875,2876,2877] CONDITIONAL_S
MERGE 2878 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2880,2881,2878,2879] CONDITIONAL_S
Y_MEAS 2879 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2880,2881,2878,2879] CONDITIONAL_S
IDLE 2880 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2880,2881,2878,2879] CONDITIONAL_S
DISCARD 2881 [(3,2)] 0 [] [] [] [] [] [2880,2881,2878,2879] CONDITIONAL_S
INJECT_T 2882 [(0,2)] D [] [] [] [] [] [] none
MERGE 2883 [(0,2),(1,2),(2,2)] D [] [2890,2891,2892,2893] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2884 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2885 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 2886 [(0,4)] D [] [] [] [] [] [] none
MERGE 2887 [(2,4),(0,4),(1,4)] D [] [2896,2897,2894,2895] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2888 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2889 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2890 [(3,2),(2,2)] D [2883] [] [] [] [((2,2),(3,2))] [2890,2891,2892,2893] CONDITIONAL_S
Y_MEAS 2891 [(3,2)] HALF_D_PLUS_2 [2883] [] [] [] [] [2890,2891,2892,2893] CONDITIONAL_S
IDLE 2892 [(2,2)] HALF_D_PLUS_2 [2883] [] [] [] [] [2890,2891,2892,2893] CONDITIONAL_S
DISCARD 2893 [(3,2)] 0 [2883] [] [] [] [] [2890,2891,2892,2893] CONDITIONAL_S
MERGE 2894 [(2,4),(3,4)] D [2887] [] [] [] [((2,4),(3,4))] [2896,2897,2894,2895] CONDITIONAL_S
Y_MEAS 2895 [(3,4)] HALF_D_PLUS_2 [2887] [] [] [] [] [2896,2897,2894,2895] CONDITIONAL_S
IDLE 2896 [(2,4)] HALF_D_PLUS_2 [2887] [] [] [] [] [2896,2897,2894,2895] CONDITIONAL_S
DISCARD 2897 [(3,4)] 0 [2887] [] [] [] [] [2896,2897,2894,2895] CONDITIONAL_S
INJECT_T 2898 [(0,2)] D [] [] [] [] [] [] none
MERGE 2899 [(0,2),(1,2),(2,2)] D [] [2904,2905,2902,2903] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2900 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2901 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2902 [(3,2),(2,2)] D [2899] [] [] [] [((2,2),(3,2))] [2904,2905,2902,2903] CONDITIONAL_S
Y_MEAS 2903 [(3,2)] HALF_D_PLUS_2 [2899] [] [] [] [] [2904,2905,2902,2903] CONDITIONAL_S
IDLE 2904 [(2,2)] HALF_D_PLUS_2 [2899] [] [] [] [] [2904,2905,2902,2903] CONDITIONAL_S
DISCARD 2905 [(3,2)] 0 [2899] [] [] [] [] [2904,2905,2902,2903] CONDITIONAL_S
MERGE 2906 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2906,2907,2908,2909] CONDITIONAL_S
Y_MEAS 2907 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2906,2907,2908,2909] CONDITIONAL_S
IDLE 2908 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2906,2907,2908,2909] CONDITIONAL_S
DISCARD 2909 [(3,4)] 0 [] [] [] [] [] [2906,2907,2908,2909] CONDITIONAL_S
INJECT_T 2910 [(0,4)] D [] [] [] [] [] [] none
MERGE 2911 [(2,4),(0,4),(1,4)] D [] [2914,2915,2916,2917] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2912 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2913 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2914 [(2,4),(3,4)] D [2911] [] [] [] [((2,4),(3,4))] [2914,2915,2916,2917] CONDITIONAL_S
Y_MEAS 2915 [(3,4)] HALF_D_PLUS_2 [2911] [] [] [] [] [2914,2915,2916,2917] CONDITIONAL_S
IDLE 2916 [(2,4)] HALF_D_PLUS_2 [2911] [] [] [] [] [2914,2915,2916,2917] CONDITIONAL_S
DISCARD 2917 [(3,4)] 0 [2911] [] [] [] [] [2914,2915,2916,2917] CONDITIONAL_S
INJECT_T 2918 [(0,2)] D [] [] [] [] [] [] none
MERGE 2919 [(0,2),(1,2),(2,2)] D [] [2922,2923,2924,2925] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2920 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2921 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2922 [(3,2),(2,2)] D [2919] [] [] [] [((2,2),(3,2))] [2922,2923,2924,2925] CONDITIONAL_S
Y_MEAS 2923 [(3,2)] HALF_D_PLUS_2 [2919] [] [] [] [] [2922,2923,2924,2925] CONDITIONAL_S
IDLE 2924 [(2,2)] HALF_D_PLUS_2 [2919] [] [] [] [] [2922,2923,2924,2925] CONDITIONAL_S
DISCARD 2925 [(3,2)] 0 [2919] [] [] [] [] [2922,2923,2924,2925] CONDITIONAL_S
MERGE 2926 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2928,2929,2926,2927] CONDITIONAL_S
Y_MEAS 2927 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2928,2929,2926,2927] CONDITIONAL_S
IDLE 2928 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2928,2929,2926,2927] CONDITIONAL_S
DISCARD 2929 [(3,4)] 0 [] [] [] [] [] [2928,2929,2926,2927] CONDITIONAL_S
INJECT_T 2930 [(0,4)] D [] [] [] [] [] [] none
MERGE 2931 [(2,4),(0,4),(1,4)] D [] [2936,2937,2934,2935] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2932 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2933 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2934 [(2,4),(3,4)] D [2931] [] [] [] [((2,4),(3,4))] [2936,2937,2934,2935] CONDITIONAL_S
Y_MEAS 2935 [(3,4)] HALF_D_PLUS_2 [2931] [] [] [] [] [2936,2937,2934,2935] CONDITIONAL_S
IDLE 2936 [(2,4)] HALF_D_PLUS_2 [2931] [] [] [] [] [2936,2937,2934,2935] CONDITIONAL_S
DISCARD 2937 [(3,4)] 0 [2931] [] [] [] [] [2936,2937,2934,2935] CONDITIONAL_S
INJECT_T 2938 [(0,2)] D [] [] [] [] [] [] none
MERGE 2939 [(0,2),(1,2),(2,2)] D [] [2944,2945,2942,2943] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2940 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2941 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2942 [(3,2),(2,2)] D [2939] [] [] [] [((2,2),(3,2))] [2944,2945,2942,2943] CONDITIONAL_S
Y_MEAS 2943 [(3,2)] HALF_D_PLUS_2 [2939] [] [] [] [] [2944,2945,2942,2943] CONDITIONAL_S
IDLE 2944 [(2,2)] HALF_D_PLUS_2 [2939] [] [] [] [] [2944,2945,2942,2943] CONDITIONAL_S
DISCARD 2945 [(3,2)] 0 [2939] [] [] [] [] [2944,2945,2942,2943] CONDITIONAL_S
INJECT_T 2946 [(0,4)] D [] [] [] [] [] [] none
MERGE 2947 [(2,4),(0,4),(1,4)] D [] [2952,2953,2950,2951] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2948 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2949 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2950 [(2,4),(3,4)] D [2947] [] [] [] [((2,4),(3,4))] [2952,2953,2950,2951] CONDITIONAL_S
Y_MEAS 2951 [(3,4)] HALF_D_PLUS_2 [2947] [] [] [] [] [2952,2953,2950,2951] CONDITIONAL_S
IDLE 2952 [(2,4)] HALF_D_PLUS_2 [2947] [] [] [] [] [2952,2953,2950,2951] CONDITIONAL_S
DISCARD 2953 [(3,4)] 0 [2947] [] [] [] [] [2952,2953,2950,2951] CONDITIONAL_S
MERGE 2954 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2954,2955,2956,2957] CONDITIONAL_S
Y_MEAS 2955 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2954,2955,2956,2957] CONDITIONAL_S
IDLE 2956 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2954,2955,2956,2957] CONDITIONAL_S
DISCARD 2957 [(3,2)] 0 [] [] [] [] [] [2954,2955,2956,2957] CONDITIONAL_S
INJECT_T 2958 [(0,2)] D [] [] [] [] [] [] none
MERGE 2959 [(0,2),(1,2),(2,2)] D [] [2962,2963,2964,2965] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2960 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2961 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2962 [(3,2),(2,2)] D [2959] [] [] [] [((2,2),(3,2))] [2962,2963,2964,2965] CONDITIONAL_S
Y_MEAS 2963 [(3,2)] HALF_D_PLUS_2 [2959] [] [] [] [] [2962,2963,2964,2965] CONDITIONAL_S
IDLE 2964 [(2,2)] HALF_D_PLUS_2 [2959] [] [] [] [] [2962,2963,2964,2965] CONDITIONAL_S
DISCARD 2965 [(3,2)] 0 [2959] [] [] [] [] [2962,2963,2964,2965] CONDITIONAL_S
MERGE 2966 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2968,2969,2966,2967] CONDITIONAL_S
Y_MEAS 2967 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2968,2969,2966,2967] CONDITIONAL_S
IDLE 2968 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2968,2969,2966,2967] CONDITIONAL_S
DISCARD 2969 [(3,4)] 0 [] [] [] [] [] [2968,2969,2966,2967] CONDITIONAL_S
INJECT_T 2970 [(0,4)] D [] [] [] [] [] [] none
MERGE 2971 [(2,4),(0,4),(1,4)] D [] [2976,2977,2974,2975] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2972 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2973 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2974 [(2,4),(3,4)] D [2971] [] [] [] [((2,4),(3,4))] [2976,2977,2974,2975] CONDITIONAL_S
Y_MEAS 2975 [(3,4)] HALF_D_PLUS_2 [2971] [] [] [] [] [2976,2977,2974,2975] CONDITIONAL_S
IDLE 2976 [(2,4)] HALF_D_PLUS_2 [2971] [] [] [] [] [2976,2977,2974,2975] CONDITIONAL_S
DISCARD 2977 [(3,4)] 0 [2971] [] [] [] [] [2976,2977,2974,2975] CONDITIONAL_S
MERGE 2978 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [2978,2979,2980,2981] CONDITIONAL_S
Y_MEAS 2979 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [2978,2979,2980,2981] CONDITIONAL_S
IDLE 2980 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [2978,2979,2980,2981] CONDITIONAL_S
DISCARD 2981 [(3,2)] 0 [] [] [] [] [] [2978,2979,2980,2981] CONDITIONAL_S
INJECT_T 2982 [(0,2)] D [] [] [] [] [] [] none
MERGE 2983 [(0,2),(1,2),(2,2)] D [] [2986,2987,2988,2989] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 2984 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 2985 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 2986 [(3,2),(2,2)] D [2983] [] [] [] [((2,2),(3,2))] [2986,2987,2988,2989] CONDITIONAL_S
Y_MEAS 2987 [(3,2)] HALF_D_PLUS_2 [2983] [] [] [] [] [2986,2987,2988,2989] CONDITIONAL_S
IDLE 2988 [(2,2)] HALF_D_PLUS_2 [2983] [] [] [] [] [2986,2987,2988,2989] CONDITIONAL_S
DISCARD 2989 [(3,2)] 0 [2983] [] [] [] [] [2986,2987,2988,2989] CONDITIONAL_S
MERGE 2990 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [2992,2993,2990,2991] CONDITIONAL_S
Y_MEAS 2991 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [2992,2993,2990,2991] CONDITIONAL_S
IDLE 2992 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [2992,2993,2990,2991] CONDITIONAL_S
DISCARD 2993 [(3,4)] 0 [] [] [] [] [] [2992,2993,2990,2991] CONDITIONAL_S
INJECT_T 2994 [(0,4)] D [] [] [] [] [] [] none
MERGE 2995 [(2,4),(0,4),(1,4)] D [] [3000,3001,2998,2999] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 2996 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2997 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2998 [(2,4),(3,4)] D [2995] [] [] [] [((2,4),(3,4))] [3000,3001,2998,2999] CONDITIONAL_S
Y_MEAS 2999 [(3,4)] HALF_D_PLUS_2 [2995] [] [] [] [] [3000,3001,2998,2999] CONDITIONAL_S
IDLE 3000 [(2,4)] HALF_D_PLUS_2 [2995] [] [] [] [] [3000,3001,2998,2999] CONDITIONAL_S
DISCARD 3001 [(3,4)] 0 [2995] [] [] [] [] [3000,3001,2998,2999] CONDITIONAL_S
INJECT_T 3002 [(0,2)] D [] [] [] [] [] [] none
MERGE 3003 [(0,2),(1,2),(2,2)] D [] [3008,3009,3006,3007] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3004 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3005 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3006 [(3,2),(2,2)] D [3003] [] [] [] [((2,2),(3,2))] [3008,3009,3006,3007] CONDITIONAL_S
Y_MEAS 3007 [(3,2)] HALF_D_PLUS_2 [3003] [] [] [] [] [3008,3009,3006,3007] CONDITIONAL_S
IDLE 3008 [(2,2)] HALF_D_PLUS_2 [3003] [] [] [] [] [3008,3009,3006,3007] CONDITIONAL_S
DISCARD 3009 [(3,2)] 0 [3003] [] [] [] [] [3008,3009,3006,3007] CONDITIONAL_S
MERGE 3010 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3010,3011,3012,3013] CONDITIONAL_S
Y_MEAS 3011 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3010,3011,3012,3013] CONDITIONAL_S
IDLE 3012 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3010,3011,3012,3013] CONDITIONAL_S
DISCARD 3013 [(3,4)] 0 [] [] [] [] [] [3010,3011,3012,3013] CONDITIONAL_S
INJECT_T 3014 [(0,4)] D [] [] [] [] [] [] none
MERGE 3015 [(2,4),(0,4),(1,4)] D [] [3024,3025,3022,3023] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3016 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3017 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3018 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3018,3019,3020,3021] CONDITIONAL_S
Y_MEAS 3019 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3018,3019,3020,3021] CONDITIONAL_S
IDLE 3020 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3018,3019,3020,3021] CONDITIONAL_S
DISCARD 3021 [(3,2)] 0 [] [] [] [] [] [3018,3019,3020,3021] CONDITIONAL_S
MERGE 3022 [(2,4),(3,4)] D [3015] [] [] [] [((2,4),(3,4))] [3024,3025,3022,3023] CONDITIONAL_S
Y_MEAS 3023 [(3,4)] HALF_D_PLUS_2 [3015] [] [] [] [] [3024,3025,3022,3023] CONDITIONAL_S
IDLE 3024 [(2,4)] HALF_D_PLUS_2 [3015] [] [] [] [] [3024,3025,3022,3023] CONDITIONAL_S
DISCARD 3025 [(3,4)] 0 [3015] [] [] [] [] [3024,3025,3022,3023] CONDITIONAL_S
INJECT_T 3026 [(0,2)] D [] [] [] [] [] [] none
MERGE 3027 [(0,2),(1,2),(2,2)] D [] [3032,3033,3030,3031] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3028 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3029 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3030 [(3,2),(2,2)] D [3027] [] [] [] [((2,2),(3,2))] [3032,3033,3030,3031] CONDITIONAL_S
Y_MEAS 3031 [(3,2)] HALF_D_PLUS_2 [3027] [] [] [] [] [3032,3033,3030,3031] CONDITIONAL_S
IDLE 3032 [(2,2)] HALF_D_PLUS_2 [3027] [] [] [] [] [3032,3033,3030,3031] CONDITIONAL_S
DISCARD 3033 [(3,2)] 0 [3027] [] [] [] [] [3032,3033,3030,3031] CONDITIONAL_S
INJECT_T 3034 [(0,4)] D [] [] [] [] [] [] none
MERGE 3035 [(2,4),(0,4),(1,4)] D [] [3040,3041,3038,3039] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3036 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3037 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3038 [(2,4),(3,4)] D [3035] [] [] [] [((2,4),(3,4))] [3040,3041,3038,3039] CONDITIONAL_S
Y_MEAS 3039 [(3,4)] HALF_D_PLUS_2 [3035] [] [] [] [] [3040,3041,3038,3039] CONDITIONAL_S
IDLE 3040 [(2,4)] HALF_D_PLUS_2 [3035] [] [] [] [] [3040,3041,3038,3039] CONDITIONAL_S
DISCARD 3041 [(3,4)] 0 [3035] [] [] [] [] [3040,3041,3038,3039] CONDITIONAL_S
MERGE 3042 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3042,3043,3044,3045] CONDITIONAL_S
Y_MEAS 3043 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3042,3043,3044,3045] CONDITIONAL_S
IDLE 3044 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3042,3043,3044,3045] CONDITIONAL_S
DISCARD 3045 [(3,2)] 0 [] [] [] [] [] [3042,3043,3044,3045] CONDITIONAL_S
INJECT_T 3046 [(0,2)] D [] [] [] [] [] [] none
MERGE 3047 [(0,2),(1,2),(2,2)] D [] [3050,3051,3052,3053] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3048 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3049 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3050 [(3,2),(2,2)] D [3047] [] [] [] [((2,2),(3,2))] [3050,3051,3052,3053] CONDITIONAL_S
Y_MEAS 3051 [(3,2)] HALF_D_PLUS_2 [3047] [] [] [] [] [3050,3051,3052,3053] CONDITIONAL_S
IDLE 3052 [(2,2)] HALF_D_PLUS_2 [3047] [] [] [] [] [3050,3051,3052,3053] CONDITIONAL_S
DISCARD 3053 [(3,2)] 0 [3047] [] [] [] [] [3050,3051,3052,3053] CONDITIONAL_S
INJECT_T 3054 [(0,4)] D [] [] [] [] [] [] none
MERGE 3055 [(2,4),(0,4),(1,4)] D [] [3058,3059,3060,3061] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3056 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3057 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3058 [(2,4),(3,4)] D [3055] [] [] [] [((2,4),(3,4))] [3058,3059,3060,3061] CONDITIONAL_S
Y_MEAS 3059 [(3,4)] HALF_D_PLUS_2 [3055] [] [] [] [] [3058,3059,3060,3061] CONDITIONAL_S
IDLE 3060 [(2,4)] HALF_D_PLUS_2 [3055] [] [] [] [] [3058,3059,3060,3061] CONDITIONAL_S
DISCARD 3061 [(3,4)] 0 [3055] [] [] [] [] [3058,3059,3060,3061] CONDITIONAL_S
INJECT_T 3062 [(0,2)] D [] [] [] [] [] [] none
MERGE 3063 [(0,2),(1,2),(2,2)] D [] [3066,3067,3068,3069] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3064 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3065 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3066 [(3,2),(2,2)] D [3063] [] [] [] [((2,2),(3,2))] [3066,3067,3068,3069] CONDITIONAL_S
Y_MEAS 3067 [(3,2)] HALF_D_PLUS_2 [3063] [] [] [] [] [3066,3067,3068,3069] CONDITIONAL_S
IDLE 3068 [(2,2)] HALF_D_PLUS_2 [3063] [] [] [] [] [3066,3067,3068,3069] CONDITIONAL_S
DISCARD 3069 [(3,2)] 0 [3063] [] [] [] [] [3066,3067,3068,3069] CONDITIONAL_S
INJECT_T 3070 [(0,4)] D [] [] [] [] [] [] none
MERGE 3071 [(2,4),(0,4),(1,4)] D [] [3074,3075,3076,3077] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3072 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3073 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3074 [(2,4),(3,4)] D [3071] [] [] [] [((2,4),(3,4))] [3074,3075,3076,3077] CONDITIONAL_S
Y_MEAS 3075 [(3,4)] HALF_D_PLUS_2 [3071] [] [] [] [] [3074,3075,3076,3077] CONDITIONAL_S
IDLE 3076 [(2,4)] HALF_D_PLUS_2 [3071] [] [] [] [] [3074,3075,3076,3077] CONDITIONAL_S
DISCARD 3077 [(3,4)] 0 [3071] [] [] [] [] [3074,3075,3076,3077] CONDITIONAL_S
INJECT_T 3078 [(0,2)] D [] [] [] [] [] [] none
MERGE 3079 [(0,2),(1,2),(2,2)] D [] [3082,3083,3084,3085] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3080 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3081 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3082 [(3,2),(2,2)] D [3079] [] [] [] [((2,2),(3,2))] [3082,3083,3084,3085] CONDITIONAL_S
Y_MEAS 3083 [(3,2)] HALF_D_PLUS_2 [3079] [] [] [] [] [3082,3083,3084,3085] CONDITIONAL_S
IDLE 3084 [(2,2)] HALF_D_PLUS_2 [3079] [] [] [] [] [3082,3083,3084,3085] CONDITIONAL_S
DISCARD 3085 [(3,2)] 0 [3079] [] [] [] [] [3082,3083,3084,3085] CONDITIONAL_S
INJECT_T 3086 [(0,4)] D [] [] [] [] [] [] none
MERGE 3087 [(2,4),(0,4),(1,4)] D [] [3090,3091,3092,3093] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3088 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3089 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3090 [(2,4),(3,4)] D [3087] [] [] [] [((2,4),(3,4))] [3090,3091,3092,3093] CONDITIONAL_S
Y_MEAS 3091 [(3,4)] HALF_D_PLUS_2 [3087] [] [] [] [] [3090,3091,3092,3093] CONDITIONAL_S
IDLE 3092 [(2,4)] HALF_D_PLUS_2 [3087] [] [] [] [] [3090,3091,3092,3093] CONDITIONAL_S
DISCARD 3093 [(3,4)] 0 [3087] [] [] [] [] [3090,3091,3092,3093] CONDITIONAL_S
INJECT_T 3094 [(0,2)] D [] [] [] [] [] [] none
MERGE 3095 [(0,2),(1,2),(2,2)] D [] [3098,3099,3100,3101] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3096 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3097 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3098 [(3,2),(2,2)] D [3095] [] [] [] [((2,2),(3,2))] [3098,3099,3100,3101] CONDITIONAL_S
Y_MEAS 3099 [(3,2)] HALF_D_PLUS_2 [3095] [] [] [] [] [3098,3099,3100,3101] CONDITIONAL_S
IDLE 3100 [(2,2)] HALF_D_PLUS_2 [3095] [] [] [] [] [3098,3099,3100,3101] CONDITIONAL_S
DISCARD 3101 [(3,2)] 0 [3095] [] [] [] [] [3098,3099,3100,3101] CONDITIONAL_S
INJECT_T 3102 [(0,4)] D [] [] [] [] [] [] none
MERGE 3103 [(2,4),(0,4),(1,4)] D [] [3106,3107,3108,3109] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3104 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3105 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3106 [(2,4),(3,4)] D [3103] [] [] [] [((2,4),(3,4))] [3106,3107,3108,3109] CONDITIONAL_S
Y_MEAS 3107 [(3,4)] HALF_D_PLUS_2 [3103] [] [] [] [] [3106,3107,3108,3109] CONDITIONAL_S
IDLE 3108 [(2,4)] HALF_D_PLUS_2 [3103] [] [] [] [] [3106,3107,3108,3109] CONDITIONAL_S
DISCARD 3109 [(3,4)] 0 [3103] [] [] [] [] [3106,3107,3108,3109] CONDITIONAL_S
MERGE 3110 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3112,3113,3110,3111] CONDITIONAL_S
Y_MEAS 3111 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3112,3113,3110,3111] CONDITIONAL_S
IDLE 3112 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3112,3113,3110,3111] CONDITIONAL_S
DISCARD 3113 [(3,2)] 0 [] [] [] [] [] [3112,3113,3110,3111] CONDITIONAL_S
INJECT_T 3114 [(0,2)] D [] [] [] [] [] [] none
MERGE 3115 [(0,2),(1,2),(2,2)] D [] [3122,3123,3124,3125] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3116 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3117 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3118 [(0,4)] D [] [] [] [] [] [] none
MERGE 3119 [(2,4),(0,4),(1,4)] D [] [3128,3129,3126,3127] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3120 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3121 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3122 [(3,2),(2,2)] D [3115] [] [] [] [((2,2),(3,2))] [3122,3123,3124,3125] CONDITIONAL_S
Y_MEAS 3123 [(3,2)] HALF_D_PLUS_2 [3115] [] [] [] [] [3122,3123,3124,3125] CONDITIONAL_S
IDLE 3124 [(2,2)] HALF_D_PLUS_2 [3115] [] [] [] [] [3122,3123,3124,3125] CONDITIONAL_S
DISCARD 3125 [(3,2)] 0 [3115] [] [] [] [] [3122,3123,3124,3125] CONDITIONAL_S
MERGE 3126 [(2,4),(3,4)] D [3119] [] [] [] [((2,4),(3,4))] [3128,3129,3126,3127] CONDITIONAL_S
Y_MEAS 3127 [(3,4)] HALF_D_PLUS_2 [3119] [] [] [] [] [3128,3129,3126,3127] CONDITIONAL_S
IDLE 3128 [(2,4)] HALF_D_PLUS_2 [3119] [] [] [] [] [3128,3129,3126,3127] CONDITIONAL_S
DISCARD 3129 [(3,4)] 0 [3119] [] [] [] [] [3128,3129,3126,3127] CONDITIONAL_S
MERGE 3130 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3130,3131,3132,3133] CONDITIONAL_S
Y_MEAS 3131 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3130,3131,3132,3133] CONDITIONAL_S
IDLE 3132 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3130,3131,3132,3133] CONDITIONAL_S
DISCARD 3133 [(3,2)] 0 [] [] [] [] [] [3130,3131,3132,3133] CONDITIONAL_S
MERGE 3134 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3136,3137,3134,3135] CONDITIONAL_S
Y_MEAS 3135 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3136,3137,3134,3135] CONDITIONAL_S
IDLE 3136 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3136,3137,3134,3135] CONDITIONAL_S
DISCARD 3137 [(3,4)] 0 [] [] [] [] [] [3136,3137,3134,3135] CONDITIONAL_S
INJECT_T 3138 [(0,2)] D [] [] [] [] [] [] none
MERGE 3139 [(0,2),(1,2),(2,2)] D [] [3146,3147,3148,3149] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3140 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3141 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3142 [(0,4)] D [] [] [] [] [] [] none
MERGE 3143 [(2,4),(0,4),(1,4)] D [] [3152,3153,3150,3151] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3144 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3145 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3146 [(3,2),(2,2)] D [3139] [] [] [] [((2,2),(3,2))] [3146,3147,3148,3149] CONDITIONAL_S
Y_MEAS 3147 [(3,2)] HALF_D_PLUS_2 [3139] [] [] [] [] [3146,3147,3148,3149] CONDITIONAL_S
IDLE 3148 [(2,2)] HALF_D_PLUS_2 [3139] [] [] [] [] [3146,3147,3148,3149] CONDITIONAL_S
DISCARD 3149 [(3,2)] 0 [3139] [] [] [] [] [3146,3147,3148,3149] CONDITIONAL_S
MERGE 3150 [(2,4),(3,4)] D [3143] [] [] [] [((2,4),(3,4))] [3152,3153,3150,3151] CONDITIONAL_S
Y_MEAS 3151 [(3,4)] HALF_D_PLUS_2 [3143] [] [] [] [] [3152,3153,3150,3151] CONDITIONAL_S
IDLE 3152 [(2,4)] HALF_D_PLUS_2 [3143] [] [] [] [] [3152,3153,3150,3151] CONDITIONAL_S
DISCARD 3153 [(3,4)] 0 [3143] [] [] [] [] [3152,3153,3150,3151] CONDITIONAL_S
INJECT_T 3154 [(0,4)] D [] [] [] [] [] [] none
MERGE 3155 [(2,4),(0,4),(1,4)] D [] [3162,3163,3164,3165] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3156 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3157 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3158 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3160,3161,3158,3159] CONDITIONAL_S
Y_MEAS 3159 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3160,3161,3158,3159] CONDITIONAL_S
IDLE 3160 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3160,3161,3158,3159] CONDITIONAL_S
DISCARD 3161 [(3,2)] 0 [] [] [] [] [] [3160,3161,3158,3159] CONDITIONAL_S
MERGE 3162 [(2,4),(3,4)] D [3155] [] [] [] [((2,4),(3,4))] [3162,3163,3164,3165] CONDITIONAL_S
Y_MEAS 3163 [(3,4)] HALF_D_PLUS_2 [3155] [] [] [] [] [3162,3163,3164,3165] CONDITIONAL_S
IDLE 3164 [(2,4)] HALF_D_PLUS_2 [3155] [] [] [] [] [3162,3163,3164,3165] CONDITIONAL_S
DISCARD 3165 [(3,4)] 0 [3155] [] [] [] [] [3162,3163,3164,3165] CONDITIONAL_S
INJECT_T 3166 [(0,2)] D [] [] [] [] [] [] none
MERGE 3167 [(0,2),(1,2),(2,2)] D [] [3170,3171,3172,3173] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3168 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3169 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3170 [(3,2),(2,2)] D [3167] [] [] [] [((2,2),(3,2))] [3170,3171,3172,3173] CONDITIONAL_S
Y_MEAS 3171 [(3,2)] HALF_D_PLUS_2 [3167] [] [] [] [] [3170,3171,3172,3173] CONDITIONAL_S
IDLE 3172 [(2,2)] HALF_D_PLUS_2 [3167] [] [] [] [] [3170,3171,3172,3173] CONDITIONAL_S
DISCARD 3173 [(3,2)] 0 [3167] [] [] [] [] [3170,3171,3172,3173] CONDITIONAL_S
MERGE 3174 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3176,3177,3174,3175] CONDITIONAL_S
Y_MEAS 3175 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3176,3177,3174,3175] CONDITIONAL_S
IDLE 3176 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3176,3177,3174,3175] CONDITIONAL_S
DISCARD 3177 [(3,4)] 0 [] [] [] [] [] [3176,3177,3174,3175] CONDITIONAL_S
INJECT_T 3178 [(0,2)] D [] [] [] [] [] [] none
MERGE 3179 [(0,2),(1,2),(2,2)] D [] [3186,3187,3188,3189] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3180 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3181 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3182 [(0,4)] D [] [] [] [] [] [] none
MERGE 3183 [(2,4),(0,4),(1,4)] D [] [3192,3193,3190,3191] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3184 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3185 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3186 [(3,2),(2,2)] D [3179] [] [] [] [((2,2),(3,2))] [3186,3187,3188,3189] CONDITIONAL_S
Y_MEAS 3187 [(3,2)] HALF_D_PLUS_2 [3179] [] [] [] [] [3186,3187,3188,3189] CONDITIONAL_S
IDLE 3188 [(2,2)] HALF_D_PLUS_2 [3179] [] [] [] [] [3186,3187,3188,3189] CONDITIONAL_S
DISCARD 3189 [(3,2)] 0 [3179] [] [] [] [] [3186,3187,3188,3189] CONDITIONAL_S
MERGE 3190 [(2,4),(3,4)] D [3183] [] [] [] [((2,4),(3,4))] [3192,3193,3190,3191] CONDITIONAL_S
Y_MEAS 3191 [(3,4)] HALF_D_PLUS_2 [3183] [] [] [] [] [3192,3193,3190,3191] CONDITIONAL_S
IDLE 3192 [(2,4)] HALF_D_PLUS_2 [3183] [] [] [] [] [3192,3193,3190,3191] CONDITIONAL_S
DISCARD 3193 [(3,4)] 0 [3183] [] [] [] [] [3192,3193,3190,3191] CONDITIONAL_S
MERGE 3194 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3194,3195,3196,3197] CONDITIONAL_S
Y_MEAS 3195 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3194,3195,3196,3197] CONDITIONAL_S
IDLE 3196 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3194,3195,3196,3197] CONDITIONAL_S
DISCARD 3197 [(3,2)] 0 [] [] [] [] [] [3194,3195,3196,3197] CONDITIONAL_S
MERGE 3198 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3200,3201,3198,3199] CONDITIONAL_S
Y_MEAS 3199 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3200,3201,3198,3199] CONDITIONAL_S
IDLE 3200 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3200,3201,3198,3199] CONDITIONAL_S
DISCARD 3201 [(3,4)] 0 [] [] [] [] [] [3200,3201,3198,3199] CONDITIONAL_S
INJECT_T 3202 [(0,2)] D [] [] [] [] [] [] none
MERGE 3203 [(0,2),(1,2),(2,2)] D [] [3210,3211,3212,3213] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3204 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3205 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3206 [(0,4)] D [] [] [] [] [] [] none
MERGE 3207 [(2,4),(0,4),(1,4)] D [] [3216,3217,3214,3215] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3208 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3209 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3210 [(3,2),(2,2)] D [3203] [] [] [] [((2,2),(3,2))] [3210,3211,3212,3213] CONDITIONAL_S
Y_MEAS 3211 [(3,2)] HALF_D_PLUS_2 [3203] [] [] [] [] [3210,3211,3212,3213] CONDITIONAL_S
IDLE 3212 [(2,2)] HALF_D_PLUS_2 [3203] [] [] [] [] [3210,3211,3212,3213] CONDITIONAL_S
DISCARD 3213 [(3,2)] 0 [3203] [] [] [] [] [3210,3211,3212,3213] CONDITIONAL_S
MERGE 3214 [(2,4),(3,4)] D [3207] [] [] [] [((2,4),(3,4))] [3216,3217,3214,3215] CONDITIONAL_S
Y_MEAS 3215 [(3,4)] HALF_D_PLUS_2 [3207] [] [] [] [] [3216,3217,3214,3215] CONDITIONAL_S
IDLE 3216 [(2,4)] HALF_D_PLUS_2 [3207] [] [] [] [] [3216,3217,3214,3215] CONDITIONAL_S
DISCARD 3217 [(3,4)] 0 [3207] [] [] [] [] [3216,3217,3214,3215] CONDITIONAL_S
MERGE 3218 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3218,3219,3220,3221] CONDITIONAL_S
Y_MEAS 3219 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3218,3219,3220,3221] CONDITIONAL_S
IDLE 3220 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3218,3219,3220,3221] CONDITIONAL_S
DISCARD 3221 [(3,2)] 0 [] [] [] [] [] [3218,3219,3220,3221] CONDITIONAL_S
MERGE 3222 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3224,3225,3222,3223] CONDITIONAL_S
Y_MEAS 3223 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3224,3225,3222,3223] CONDITIONAL_S
IDLE 3224 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3224,3225,3222,3223] CONDITIONAL_S
DISCARD 3225 [(3,4)] 0 [] [] [] [] [] [3224,3225,3222,3223] CONDITIONAL_S
INJECT_T 3226 [(0,2)] D [] [] [] [] [] [] none
MERGE 3227 [(0,2),(1,2),(2,2)] D [] [3234,3235,3236,3237] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3228 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3229 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3230 [(0,4)] D [] [] [] [] [] [] none
MERGE 3231 [(2,4),(0,4),(1,4)] D [] [3240,3241,3238,3239] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3232 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3233 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3234 [(3,2),(2,2)] D [3227] [] [] [] [((2,2),(3,2))] [3234,3235,3236,3237] CONDITIONAL_S
Y_MEAS 3235 [(3,2)] HALF_D_PLUS_2 [3227] [] [] [] [] [3234,3235,3236,3237] CONDITIONAL_S
IDLE 3236 [(2,2)] HALF_D_PLUS_2 [3227] [] [] [] [] [3234,3235,3236,3237] CONDITIONAL_S
DISCARD 3237 [(3,2)] 0 [3227] [] [] [] [] [3234,3235,3236,3237] CONDITIONAL_S
MERGE 3238 [(2,4),(3,4)] D [3231] [] [] [] [((2,4),(3,4))] [3240,3241,3238,3239] CONDITIONAL_S
Y_MEAS 3239 [(3,4)] HALF_D_PLUS_2 [3231] [] [] [] [] [3240,3241,3238,3239] CONDITIONAL_S
IDLE 3240 [(2,4)] HALF_D_PLUS_2 [3231] [] [] [] [] [3240,3241,3238,3239] CONDITIONAL_S
DISCARD 3241 [(3,4)] 0 [3231] [] [] [] [] [3240,3241,3238,3239] CONDITIONAL_S
INJECT_T 3242 [(0,2)] D [] [] [] [] [] [] none
MERGE 3243 [(0,2),(1,2),(2,2)] D [] [3248,3249,3246,3247] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3244 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3245 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3246 [(3,2),(2,2)] D [3243] [] [] [] [((2,2),(3,2))] [3248,3249,3246,3247] CONDITIONAL_S
Y_MEAS 3247 [(3,2)] HALF_D_PLUS_2 [3243] [] [] [] [] [3248,3249,3246,3247] CONDITIONAL_S
IDLE 3248 [(2,2)] HALF_D_PLUS_2 [3243] [] [] [] [] [3248,3249,3246,3247] CONDITIONAL_S
DISCARD 3249 [(3,2)] 0 [3243] [] [] [] [] [3248,3249,3246,3247] CONDITIONAL_S
MERGE 3250 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3250,3251,3252,3253] CONDITIONAL_S
Y_MEAS 3251 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3250,3251,3252,3253] CONDITIONAL_S
IDLE 3252 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3250,3251,3252,3253] CONDITIONAL_S
DISCARD 3253 [(3,4)] 0 [] [] [] [] [] [3250,3251,3252,3253] CONDITIONAL_S
INJECT_T 3254 [(0,4)] D [] [] [] [] [] [] none
MERGE 3255 [(2,4),(0,4),(1,4)] D [] [3258,3259,3260,3261] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3256 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3257 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3258 [(2,4),(3,4)] D [3255] [] [] [] [((2,4),(3,4))] [3258,3259,3260,3261] CONDITIONAL_S
Y_MEAS 3259 [(3,4)] HALF_D_PLUS_2 [3255] [] [] [] [] [3258,3259,3260,3261] CONDITIONAL_S
IDLE 3260 [(2,4)] HALF_D_PLUS_2 [3255] [] [] [] [] [3258,3259,3260,3261] CONDITIONAL_S
DISCARD 3261 [(3,4)] 0 [3255] [] [] [] [] [3258,3259,3260,3261] CONDITIONAL_S
INJECT_T 3262 [(0,2)] D [] [] [] [] [] [] none
MERGE 3263 [(0,2),(1,2),(2,2)] D [] [3266,3267,3268,3269] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3264 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3265 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3266 [(3,2),(2,2)] D [3263] [] [] [] [((2,2),(3,2))] [3266,3267,3268,3269] CONDITIONAL_S
Y_MEAS 3267 [(3,2)] HALF_D_PLUS_2 [3263] [] [] [] [] [3266,3267,3268,3269] CONDITIONAL_S
IDLE 3268 [(2,2)] HALF_D_PLUS_2 [3263] [] [] [] [] [3266,3267,3268,3269] CONDITIONAL_S
DISCARD 3269 [(3,2)] 0 [3263] [] [] [] [] [3266,3267,3268,3269] CONDITIONAL_S
INJECT_T 3270 [(0,4)] D [] [] [] [] [] [] none
MERGE 3271 [(2,4),(0,4),(1,4)] D [] [3274,3275,3276,3277] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3272 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3273 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3274 [(2,4),(3,4)] D [3271] [] [] [] [((2,4),(3,4))] [3274,3275,3276,3277] CONDITIONAL_S
Y_MEAS 3275 [(3,4)] HALF_D_PLUS_2 [3271] [] [] [] [] [3274,3275,3276,3277] CONDITIONAL_S
IDLE 3276 [(2,4)] HALF_D_PLUS_2 [3271] [] [] [] [] [3274,3275,3276,3277] CONDITIONAL_S
DISCARD 3277 [(3,4)] 0 [3271] [] [] [] [] [3274,3275,3276,3277] CONDITIONAL_S
INJECT_T 3278 [(0,2)] D [] [] [] [] [] [] none
MERGE 3279 [(0,2),(1,2),(2,2)] D [] [3282,3283,3284,3285] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3280 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3281 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3282 [(3,2),(2,2)] D [3279] [] [] [] [((2,2),(3,2))] [3282,3283,3284,3285] CONDITIONAL_S
Y_MEAS 3283 [(3,2)] HALF_D_PLUS_2 [3279] [] [] [] [] [3282,3283,3284,3285] CONDITIONAL_S
IDLE 3284 [(2,2)] HALF_D_PLUS_2 [3279] [] [] [] [] [3282,3283,3284,3285] CONDITIONAL_S
DISCARD 3285 [(3,2)] 0 [3279] [] [] [] [] [3282,3283,3284,3285] CONDITIONAL_S
MERGE 3286 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3288,3289,3286,3287] CONDITIONAL_S
Y_MEAS 3287 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3288,3289,3286,3287] CONDITIONAL_S
IDLE 3288 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3288,3289,3286,3287] CONDITIONAL_S
DISCARD 3289 [(3,4)] 0 [] [] [] [] [] [3288,3289,3286,3287] CONDITIONAL_S
INJECT_T 3290 [(0,4)] D [] [] [] [] [] [] none
MERGE 3291 [(2,4),(0,4),(1,4)] D [] [3296,3297,3294,3295] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3292 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3293 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3294 [(2,4),(3,4)] D [3291] [] [] [] [((2,4),(3,4))] [3296,3297,3294,3295] CONDITIONAL_S
Y_MEAS 3295 [(3,4)] HALF_D_PLUS_2 [3291] [] [] [] [] [3296,3297,3294,3295] CONDITIONAL_S
IDLE 3296 [(2,4)] HALF_D_PLUS_2 [3291] [] [] [] [] [3296,3297,3294,3295] CONDITIONAL_S
DISCARD 3297 [(3,4)] 0 [3291] [] [] [] [] [3296,3297,3294,3295] CONDITIONAL_S
INJECT_T 3298 [(0,2)] D [] [] [] [] [] [] none
MERGE 3299 [(0,2),(1,2),(2,2)] D [] [3304,3305,3302,3303] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3300 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3301 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3302 [(3,2),(2,2)] D [3299] [] [] [] [((2,2),(3,2))] [3304,3305,3302,3303] CONDITIONAL_S
Y_MEAS 3303 [(3,2)] HALF_D_PLUS_2 [3299] [] [] [] [] [3304,3305,3302,3303] CONDITIONAL_S
IDLE 3304 [(2,2)] HALF_D_PLUS_2 [3299] [] [] [] [] [3304,3305,3302,3303] CONDITIONAL_S
DISCARD 3305 [(3,2)] 0 [3299] [] [] [] [] [3304,3305,3302,3303] CONDITIONAL_S
INJECT_T 3306 [(0,4)] D [] [] [] [] [] [] none
MERGE 3307 [(2,4),(0,4),(1,4)] D [] [3312,3313,3310,3311] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3308 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3309 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3310 [(2,4),(3,4)] D [3307] [] [] [] [((2,4),(3,4))] [3312,3313,3310,3311] CONDITIONAL_S
Y_MEAS 3311 [(3,4)] HALF_D_PLUS_2 [3307] [] [] [] [] [3312,3313,3310,3311] CONDITIONAL_S
IDLE 3312 [(2,4)] HALF_D_PLUS_2 [3307] [] [] [] [] [3312,3313,3310,3311] CONDITIONAL_S
DISCARD 3313 [(3,4)] 0 [3307] [] [] [] [] [3312,3313,3310,3311] CONDITIONAL_S
MERGE 3314 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3314,3315,3316,3317] CONDITIONAL_S
Y_MEAS 3315 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3314,3315,3316,3317] CONDITIONAL_S
IDLE 3316 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3314,3315,3316,3317] CONDITIONAL_S
DISCARD 3317 [(3,2)] 0 [] [] [] [] [] [3314,3315,3316,3317] CONDITIONAL_S
INJECT_T 3318 [(0,2)] D [] [] [] [] [] [] none
MERGE 3319 [(0,2),(1,2),(2,2)] D [] [3322,3323,3324,3325] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3320 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3321 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3322 [(3,2),(2,2)] D [3319] [] [] [] [((2,2),(3,2))] [3322,3323,3324,3325] CONDITIONAL_S
Y_MEAS 3323 [(3,2)] HALF_D_PLUS_2 [3319] [] [] [] [] [3322,3323,3324,3325] CONDITIONAL_S
IDLE 3324 [(2,2)] HALF_D_PLUS_2 [3319] [] [] [] [] [3322,3323,3324,3325] CONDITIONAL_S
DISCARD 3325 [(3,2)] 0 [3319] [] [] [] [] [3322,3323,3324,3325] CONDITIONAL_S
MERGE 3326 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3328,3329,3326,3327] CONDITIONAL_S
Y_MEAS 3327 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3328,3329,3326,3327] CONDITIONAL_S
IDLE 3328 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3328,3329,3326,3327] CONDITIONAL_S
DISCARD 3329 [(3,4)] 0 [] [] [] [] [] [3328,3329,3326,3327] CONDITIONAL_S
INJECT_T 3330 [(0,4)] D [] [] [] [] [] [] none
MERGE 3331 [(2,4),(0,4),(1,4)] D [] [3336,3337,3334,3335] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3332 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3333 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3334 [(2,4),(3,4)] D [3331] [] [] [] [((2,4),(3,4))] [3336,3337,3334,3335] CONDITIONAL_S
Y_MEAS 3335 [(3,4)] HALF_D_PLUS_2 [3331] [] [] [] [] [3336,3337,3334,3335] CONDITIONAL_S
IDLE 3336 [(2,4)] HALF_D_PLUS_2 [3331] [] [] [] [] [3336,3337,3334,3335] CONDITIONAL_S
DISCARD 3337 [(3,4)] 0 [3331] [] [] [] [] [3336,3337,3334,3335] CONDITIONAL_S
INJECT_T 3338 [(0,2)] D [] [] [] [] [] [] none
MERGE 3339 [(0,2),(1,2),(2,2)] D [] [3344,3345,3342,3343] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3340 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3341 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3342 [(3,2),(2,2)] D [3339] [] [] [] [((2,2),(3,2))] [3344,3345,3342,3343] CONDITIONAL_S
Y_MEAS 3343 [(3,2)] HALF_D_PLUS_2 [3339] [] [] [] [] [3344,3345,3342,3343] CONDITIONAL_S
IDLE 3344 [(2,2)] HALF_D_PLUS_2 [3339] [] [] [] [] [3344,3345,3342,3343] CONDITIONAL_S
DISCARD 3345 [(3,2)] 0 [3339] [] [] [] [] [3344,3345,3342,3343] CONDITIONAL_S
INJECT_T 3346 [(0,4)] D [] [] [] [] [] [] none
MERGE 3347 [(2,4),(0,4),(1,4)] D [] [3352,3353,3350,3351] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3348 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3349 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3350 [(2,4),(3,4)] D [3347] [] [] [] [((2,4),(3,4))] [3352,3353,3350,3351] CONDITIONAL_S
Y_MEAS 3351 [(3,4)] HALF_D_PLUS_2 [3347] [] [] [] [] [3352,3353,3350,3351] CONDITIONAL_S
IDLE 3352 [(2,4)] HALF_D_PLUS_2 [3347] [] [] [] [] [3352,3353,3350,3351] CONDITIONAL_S
DISCARD 3353 [(3,4)] 0 [3347] [] [] [] [] [3352,3353,3350,3351] CONDITIONAL_S
MERGE 3354 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3354,3355,3356,3357] CONDITIONAL_S
Y_MEAS 3355 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3354,3355,3356,3357] CONDITIONAL_S
IDLE 3356 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3354,3355,3356,3357] CONDITIONAL_S
DISCARD 3357 [(3,2)] 0 [] [] [] [] [] [3354,3355,3356,3357] CONDITIONAL_S
INJECT_T 3358 [(0,2)] D [] [] [] [] [] [] none
MERGE 3359 [(0,2),(1,2),(2,2)] D [] [3362,3363,3364,3365] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3360 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3361 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3362 [(3,2),(2,2)] D [3359] [] [] [] [((2,2),(3,2))] [3362,3363,3364,3365] CONDITIONAL_S
Y_MEAS 3363 [(3,2)] HALF_D_PLUS_2 [3359] [] [] [] [] [3362,3363,3364,3365] CONDITIONAL_S
IDLE 3364 [(2,2)] HALF_D_PLUS_2 [3359] [] [] [] [] [3362,3363,3364,3365] CONDITIONAL_S
DISCARD 3365 [(3,2)] 0 [3359] [] [] [] [] [3362,3363,3364,3365] CONDITIONAL_S
MERGE 3366 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3368,3369,3366,3367] CONDITIONAL_S
Y_MEAS 3367 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3368,3369,3366,3367] CONDITIONAL_S
IDLE 3368 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3368,3369,3366,3367] CONDITIONAL_S
DISCARD 3369 [(3,4)] 0 [] [] [] [] [] [3368,3369,3366,3367] CONDITIONAL_S
INJECT_T 3370 [(0,4)] D [] [] [] [] [] [] none
MERGE 3371 [(2,4),(0,4),(1,4)] D [] [3376,3377,3374,3375] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3372 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3373 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3374 [(2,4),(3,4)] D [3371] [] [] [] [((2,4),(3,4))] [3376,3377,3374,3375] CONDITIONAL_S
Y_MEAS 3375 [(3,4)] HALF_D_PLUS_2 [3371] [] [] [] [] [3376,3377,3374,3375] CONDITIONAL_S
IDLE 3376 [(2,4)] HALF_D_PLUS_2 [3371] [] [] [] [] [3376,3377,3374,3375] CONDITIONAL_S
DISCARD 3377 [(3,4)] 0 [3371] [] [] [] [] [3376,3377,3374,3375] CONDITIONAL_S
INJECT_T 3378 [(0,2)] D [] [] [] [] [] [] none
MERGE 3379 [(0,2),(1,2),(2,2)] D [] [3384,3385,3382,3383] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3380 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3381 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3382 [(3,2),(2,2)] D [3379] [] [] [] [((2,2),(3,2))] [3384,3385,3382,3383] CONDITIONAL_S
Y_MEAS 3383 [(3,2)] HALF_D_PLUS_2 [3379] [] [] [] [] [3384,3385,3382,3383] CONDITIONAL_S
IDLE 3384 [(2,2)] HALF_D_PLUS_2 [3379] [] [] [] [] [3384,3385,3382,3383] CONDITIONAL_S
DISCARD 3385 [(3,2)] 0 [3379] [] [] [] [] [3384,3385,3382,3383] CONDITIONAL_S
MERGE 3386 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3386,3387,3388,3389] CONDITIONAL_S
Y_MEAS 3387 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3386,3387,3388,3389] CONDITIONAL_S
IDLE 3388 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3386,3387,3388,3389] CONDITIONAL_S
DISCARD 3389 [(3,4)] 0 [] [] [] [] [] [3386,3387,3388,3389] CONDITIONAL_S
INJECT_T 3390 [(0,2)] D [] [] [] [] [] [] none
MERGE 3391 [(0,2),(1,2),(2,2)] D [] [3400,3401,3398,3399] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3392 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3393 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3394 [(0,4)] D [] [] [] [] [] [] none
MERGE 3395 [(2,4),(0,4),(1,4)] D [] [3402,3403,3404,3405] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3396 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3397 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3398 [(3,2),(2,2)] D [3391] [] [] [] [((2,2),(3,2))] [3400,3401,3398,3399] CONDITIONAL_S
Y_MEAS 3399 [(3,2)] HALF_D_PLUS_2 [3391] [] [] [] [] [3400,3401,3398,3399] CONDITIONAL_S
IDLE 3400 [(2,2)] HALF_D_PLUS_2 [3391] [] [] [] [] [3400,3401,3398,3399] CONDITIONAL_S
DISCARD 3401 [(3,2)] 0 [3391] [] [] [] [] [3400,3401,3398,3399] CONDITIONAL_S
MERGE 3402 [(2,4),(3,4)] D [3395] [] [] [] [((2,4),(3,4))] [3402,3403,3404,3405] CONDITIONAL_S
Y_MEAS 3403 [(3,4)] HALF_D_PLUS_2 [3395] [] [] [] [] [3402,3403,3404,3405] CONDITIONAL_S
IDLE 3404 [(2,4)] HALF_D_PLUS_2 [3395] [] [] [] [] [3402,3403,3404,3405] CONDITIONAL_S
DISCARD 3405 [(3,4)] 0 [3395] [] [] [] [] [3402,3403,3404,3405] CONDITIONAL_S
INJECT_T 3406 [(0,4)] D [] [] [] [] [] [] none
MERGE 3407 [(2,4),(0,4),(1,4)] D [] [3416,3417,3414,3415] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3408 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3409 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3410 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3410,3411,3412,3413] CONDITIONAL_S
Y_MEAS 3411 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3410,3411,3412,3413] CONDITIONAL_S
IDLE 3412 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3410,3411,3412,3413] CONDITIONAL_S
DISCARD 3413 [(3,2)] 0 [] [] [] [] [] [3410,3411,3412,3413] CONDITIONAL_S
MERGE 3414 [(2,4),(3,4)] D [3407] [] [] [] [((2,4),(3,4))] [3416,3417,3414,3415] CONDITIONAL_S
Y_MEAS 3415 [(3,4)] HALF_D_PLUS_2 [3407] [] [] [] [] [3416,3417,3414,3415] CONDITIONAL_S
IDLE 3416 [(2,4)] HALF_D_PLUS_2 [3407] [] [] [] [] [3416,3417,3414,3415] CONDITIONAL_S
DISCARD 3417 [(3,4)] 0 [3407] [] [] [] [] [3416,3417,3414,3415] CONDITIONAL_S
INJECT_T 3418 [(0,2)] D [] [] [] [] [] [] none
MERGE 3419 [(0,2),(1,2),(2,2)] D [] [3424,3425,3422,3423] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3420 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3421 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3422 [(3,2),(2,2)] D [3419] [] [] [] [((2,2),(3,2))] [3424,3425,3422,3423] CONDITIONAL_S
Y_MEAS 3423 [(3,2)] HALF_D_PLUS_2 [3419] [] [] [] [] [3424,3425,3422,3423] CONDITIONAL_S
IDLE 3424 [(2,2)] HALF_D_PLUS_2 [3419] [] [] [] [] [3424,3425,3422,3423] CONDITIONAL_S
DISCARD 3425 [(3,2)] 0 [3419] [] [] [] [] [3424,3425,3422,3423] CONDITIONAL_S
MERGE 3426 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3426,3427,3428,3429] CONDITIONAL_S
Y_MEAS 3427 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3426,3427,3428,3429] CONDITIONAL_S
IDLE 3428 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3426,3427,3428,3429] CONDITIONAL_S
DISCARD 3429 [(3,4)] 0 [] [] [] [] [] [3426,3427,3428,3429] CONDITIONAL_S
INJECT_T 3430 [(0,4)] D [] [] [] [] [] [] none
MERGE 3431 [(2,4),(0,4),(1,4)] D [] [3440,3441,3438,3439] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3432 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3433 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3434 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3434,3435,3436,3437] CONDITIONAL_S
Y_MEAS 3435 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3434,3435,3436,3437] CONDITIONAL_S
IDLE 3436 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3434,3435,3436,3437] CONDITIONAL_S
DISCARD 3437 [(3,2)] 0 [] [] [] [] [] [3434,3435,3436,3437] CONDITIONAL_S
MERGE 3438 [(2,4),(3,4)] D [3431] [] [] [] [((2,4),(3,4))] [3440,3441,3438,3439] CONDITIONAL_S
Y_MEAS 3439 [(3,4)] HALF_D_PLUS_2 [3431] [] [] [] [] [3440,3441,3438,3439] CONDITIONAL_S
IDLE 3440 [(2,4)] HALF_D_PLUS_2 [3431] [] [] [] [] [3440,3441,3438,3439] CONDITIONAL_S
DISCARD 3441 [(3,4)] 0 [3431] [] [] [] [] [3440,3441,3438,3439] CONDITIONAL_S
INJECT_T 3442 [(0,2)] D [] [] [] [] [] [] none
MERGE 3443 [(0,2),(1,2),(2,2)] D [] [3448,3449,3446,3447] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3444 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3445 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3446 [(3,2),(2,2)] D [3443] [] [] [] [((2,2),(3,2))] [3448,3449,3446,3447] CONDITIONAL_S
Y_MEAS 3447 [(3,2)] HALF_D_PLUS_2 [3443] [] [] [] [] [3448,3449,3446,3447] CONDITIONAL_S
IDLE 3448 [(2,2)] HALF_D_PLUS_2 [3443] [] [] [] [] [3448,3449,3446,3447] CONDITIONAL_S
DISCARD 3449 [(3,2)] 0 [3443] [] [] [] [] [3448,3449,3446,3447] CONDITIONAL_S
INJECT_T 3450 [(0,4)] D [] [] [] [] [] [] none
MERGE 3451 [(2,4),(0,4),(1,4)] D [] [3456,3457,3454,3455] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3452 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3453 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3454 [(2,4),(3,4)] D [3451] [] [] [] [((2,4),(3,4))] [3456,3457,3454,3455] CONDITIONAL_S
Y_MEAS 3455 [(3,4)] HALF_D_PLUS_2 [3451] [] [] [] [] [3456,3457,3454,3455] CONDITIONAL_S
IDLE 3456 [(2,4)] HALF_D_PLUS_2 [3451] [] [] [] [] [3456,3457,3454,3455] CONDITIONAL_S
DISCARD 3457 [(3,4)] 0 [3451] [] [] [] [] [3456,3457,3454,3455] CONDITIONAL_S
MERGE 3458 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3458,3459,3460,3461] CONDITIONAL_S
Y_MEAS 3459 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3458,3459,3460,3461] CONDITIONAL_S
IDLE 3460 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3458,3459,3460,3461] CONDITIONAL_S
DISCARD 3461 [(3,2)] 0 [] [] [] [] [] [3458,3459,3460,3461] CONDITIONAL_S
INJECT_T 3462 [(0,2)] D [] [] [] [] [] [] none
MERGE 3463 [(0,2),(1,2),(2,2)] D [] [3466,3467,3468,3469] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3464 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3465 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3466 [(3,2),(2,2)] D [3463] [] [] [] [((2,2),(3,2))] [3466,3467,3468,3469] CONDITIONAL_S
Y_MEAS 3467 [(3,2)] HALF_D_PLUS_2 [3463] [] [] [] [] [3466,3467,3468,3469] CONDITIONAL_S
IDLE 3468 [(2,2)] HALF_D_PLUS_2 [3463] [] [] [] [] [3466,3467,3468,3469] CONDITIONAL_S
DISCARD 3469 [(3,2)] 0 [3463] [] [] [] [] [3466,3467,3468,3469] CONDITIONAL_S
MERGE 3470 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3472,3473,3470,3471] CONDITIONAL_S
Y_MEAS 3471 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3472,3473,3470,3471] CONDITIONAL_S
IDLE 3472 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3472,3473,3470,3471] CONDITIONAL_S
DISCARD 3473 [(3,4)] 0 [] [] [] [] [] [3472,3473,3470,3471] CONDITIONAL_S
INJECT_T 3474 [(0,4)] D [] [] [] [] [] [] none
MERGE 3475 [(2,4),(0,4),(1,4)] D [] [3480,3481,3478,3479] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3476 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3477 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3478 [(2,4),(3,4)] D [3475] [] [] [] [((2,4),(3,4))] [3480,3481,3478,3479] CONDITIONAL_S
Y_MEAS 3479 [(3,4)] HALF_D_PLUS_2 [3475] [] [] [] [] [3480,3481,3478,3479] CONDITIONAL_S
IDLE 3480 [(2,4)] HALF_D_PLUS_2 [3475] [] [] [] [] [3480,3481,3478,3479] CONDITIONAL_S
DISCARD 3481 [(3,4)] 0 [3475] [] [] [] [] [3480,3481,3478,3479] CONDITIONAL_S
MERGE 3482 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3482,3483,3484,3485] CONDITIONAL_S
Y_MEAS 3483 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3482,3483,3484,3485] CONDITIONAL_S
IDLE 3484 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3482,3483,3484,3485] CONDITIONAL_S
DISCARD 3485 [(3,2)] 0 [] [] [] [] [] [3482,3483,3484,3485] CONDITIONAL_S
INJECT_T 3486 [(0,2)] D [] [] [] [] [] [] none
MERGE 3487 [(0,2),(1,2),(2,2)] D [] [3490,3491,3492,3493] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3488 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3489 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3490 [(3,2),(2,2)] D [3487] [] [] [] [((2,2),(3,2))] [3490,3491,3492,3493] CONDITIONAL_S
Y_MEAS 3491 [(3,2)] HALF_D_PLUS_2 [3487] [] [] [] [] [3490,3491,3492,3493] CONDITIONAL_S
IDLE 3492 [(2,2)] HALF_D_PLUS_2 [3487] [] [] [] [] [3490,3491,3492,3493] CONDITIONAL_S
DISCARD 3493 [(3,2)] 0 [3487] [] [] [] [] [3490,3491,3492,3493] CONDITIONAL_S
MERGE 3494 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3496,3497,3494,3495] CONDITIONAL_S
Y_MEAS 3495 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3496,3497,3494,3495] CONDITIONAL_S
IDLE 3496 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3496,3497,3494,3495] CONDITIONAL_S
DISCARD 3497 [(3,4)] 0 [] [] [] [] [] [3496,3497,3494,3495] CONDITIONAL_S
INJECT_T 3498 [(0,4)] D [] [] [] [] [] [] none
MERGE 3499 [(2,4),(0,4),(1,4)] D [] [3504,3505,3502,3503] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3500 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3501 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3502 [(2,4),(3,4)] D [3499] [] [] [] [((2,4),(3,4))] [3504,3505,3502,3503] CONDITIONAL_S
Y_MEAS 3503 [(3,4)] HALF_D_PLUS_2 [3499] [] [] [] [] [3504,3505,3502,3503] CONDITIONAL_S
IDLE 3504 [(2,4)] HALF_D_PLUS_2 [3499] [] [] [] [] [3504,3505,3502,3503] CONDITIONAL_S
DISCARD 3505 [(3,4)] 0 [3499] [] [] [] [] [3504,3505,3502,3503] CONDITIONAL_S
INJECT_T 3506 [(0,2)] D [] [] [] [] [] [] none
MERGE 3507 [(0,2),(1,2),(2,2)] D [] [3512,3513,3510,3511] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3508 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3509 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3510 [(3,2),(2,2)] D [3507] [] [] [] [((2,2),(3,2))] [3512,3513,3510,3511] CONDITIONAL_S
Y_MEAS 3511 [(3,2)] HALF_D_PLUS_2 [3507] [] [] [] [] [3512,3513,3510,3511] CONDITIONAL_S
IDLE 3512 [(2,2)] HALF_D_PLUS_2 [3507] [] [] [] [] [3512,3513,3510,3511] CONDITIONAL_S
DISCARD 3513 [(3,2)] 0 [3507] [] [] [] [] [3512,3513,3510,3511] CONDITIONAL_S
MERGE 3514 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3514,3515,3516,3517] CONDITIONAL_S
Y_MEAS 3515 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3514,3515,3516,3517] CONDITIONAL_S
IDLE 3516 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3514,3515,3516,3517] CONDITIONAL_S
DISCARD 3517 [(3,4)] 0 [] [] [] [] [] [3514,3515,3516,3517] CONDITIONAL_S
INJECT_T 3518 [(0,2)] D [] [] [] [] [] [] none
MERGE 3519 [(0,2),(1,2),(2,2)] D [] [3528,3529,3526,3527] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3520 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3521 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3522 [(0,4)] D [] [] [] [] [] [] none
MERGE 3523 [(2,4),(0,4),(1,4)] D [] [3530,3531,3532,3533] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3524 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3525 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3526 [(3,2),(2,2)] D [3519] [] [] [] [((2,2),(3,2))] [3528,3529,3526,3527] CONDITIONAL_S
Y_MEAS 3527 [(3,2)] HALF_D_PLUS_2 [3519] [] [] [] [] [3528,3529,3526,3527] CONDITIONAL_S
IDLE 3528 [(2,2)] HALF_D_PLUS_2 [3519] [] [] [] [] [3528,3529,3526,3527] CONDITIONAL_S
DISCARD 3529 [(3,2)] 0 [3519] [] [] [] [] [3528,3529,3526,3527] CONDITIONAL_S
MERGE 3530 [(2,4),(3,4)] D [3523] [] [] [] [((2,4),(3,4))] [3530,3531,3532,3533] CONDITIONAL_S
Y_MEAS 3531 [(3,4)] HALF_D_PLUS_2 [3523] [] [] [] [] [3530,3531,3532,3533] CONDITIONAL_S
IDLE 3532 [(2,4)] HALF_D_PLUS_2 [3523] [] [] [] [] [3530,3531,3532,3533] CONDITIONAL_S
DISCARD 3533 [(3,4)] 0 [3523] [] [] [] [] [3530,3531,3532,3533] CONDITIONAL_S
MERGE 3534 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3536,3537,3534,3535] CONDITIONAL_S
Y_MEAS 3535 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3536,3537,3534,3535] CONDITIONAL_S
IDLE 3536 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3536,3537,3534,3535] CONDITIONAL_S
DISCARD 3537 [(3,2)] 0 [] [] [] [] [] [3536,3537,3534,3535] CONDITIONAL_S
MERGE 3538 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3538,3539,3540,3541] CONDITIONAL_S
Y_MEAS 3539 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3538,3539,3540,3541] CONDITIONAL_S
IDLE 3540 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3538,3539,3540,3541] CONDITIONAL_S
DISCARD 3541 [(3,4)] 0 [] [] [] [] [] [3538,3539,3540,3541] CONDITIONAL_S
INJECT_T 3542 [(0,2)] D [] [] [] [] [] [] none
MERGE 3543 [(0,2),(1,2),(2,2)] D [] [3552,3553,3550,3551] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3544 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3545 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3546 [(0,4)] D [] [] [] [] [] [] none
MERGE 3547 [(2,4),(0,4),(1,4)] D [] [3554,3555,3556,3557] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3548 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3549 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3550 [(3,2),(2,2)] D [3543] [] [] [] [((2,2),(3,2))] [3552,3553,3550,3551] CONDITIONAL_S
Y_MEAS 3551 [(3,2)] HALF_D_PLUS_2 [3543] [] [] [] [] [3552,3553,3550,3551] CONDITIONAL_S
IDLE 3552 [(2,2)] HALF_D_PLUS_2 [3543] [] [] [] [] [3552,3553,3550,3551] CONDITIONAL_S
DISCARD 3553 [(3,2)] 0 [3543] [] [] [] [] [3552,3553,3550,3551] CONDITIONAL_S
MERGE 3554 [(2,4),(3,4)] D [3547] [] [] [] [((2,4),(3,4))] [3554,3555,3556,3557] CONDITIONAL_S
Y_MEAS 3555 [(3,4)] HALF_D_PLUS_2 [3547] [] [] [] [] [3554,3555,3556,3557] CONDITIONAL_S
IDLE 3556 [(2,4)] HALF_D_PLUS_2 [3547] [] [] [] [] [3554,3555,3556,3557] CONDITIONAL_S
DISCARD 3557 [(3,4)] 0 [3547] [] [] [] [] [3554,3555,3556,3557] CONDITIONAL_S
INJECT_T 3558 [(0,2)] D [] [] [] [] [] [] none
MERGE 3559 [(0,2),(1,2),(2,2)] D [] [3568,3569,3566,3567] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3560 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3561 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3562 [(0,4)] D [] [] [] [] [] [] none
MERGE 3563 [(2,4),(0,4),(1,4)] D [] [3570,3571,3572,3573] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3564 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3565 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3566 [(3,2),(2,2)] D [3559] [] [] [] [((2,2),(3,2))] [3568,3569,3566,3567] CONDITIONAL_S
Y_MEAS 3567 [(3,2)] HALF_D_PLUS_2 [3559] [] [] [] [] [3568,3569,3566,3567] CONDITIONAL_S
IDLE 3568 [(2,2)] HALF_D_PLUS_2 [3559] [] [] [] [] [3568,3569,3566,3567] CONDITIONAL_S
DISCARD 3569 [(3,2)] 0 [3559] [] [] [] [] [3568,3569,3566,3567] CONDITIONAL_S
MERGE 3570 [(2,4),(3,4)] D [3563] [] [] [] [((2,4),(3,4))] [3570,3571,3572,3573] CONDITIONAL_S
Y_MEAS 3571 [(3,4)] HALF_D_PLUS_2 [3563] [] [] [] [] [3570,3571,3572,3573] CONDITIONAL_S
IDLE 3572 [(2,4)] HALF_D_PLUS_2 [3563] [] [] [] [] [3570,3571,3572,3573] CONDITIONAL_S
DISCARD 3573 [(3,4)] 0 [3563] [] [] [] [] [3570,3571,3572,3573] CONDITIONAL_S
INJECT_T 3574 [(0,4)] D [] [] [] [] [] [] none
MERGE 3575 [(2,4),(0,4),(1,4)] D [] [3584,3585,3582,3583] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3576 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3577 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3578 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3578,3579,3580,3581] CONDITIONAL_S
Y_MEAS 3579 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3578,3579,3580,3581] CONDITIONAL_S
IDLE 3580 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3578,3579,3580,3581] CONDITIONAL_S
DISCARD 3581 [(3,2)] 0 [] [] [] [] [] [3578,3579,3580,3581] CONDITIONAL_S
MERGE 3582 [(2,4),(3,4)] D [3575] [] [] [] [((2,4),(3,4))] [3584,3585,3582,3583] CONDITIONAL_S
Y_MEAS 3583 [(3,4)] HALF_D_PLUS_2 [3575] [] [] [] [] [3584,3585,3582,3583] CONDITIONAL_S
IDLE 3584 [(2,4)] HALF_D_PLUS_2 [3575] [] [] [] [] [3584,3585,3582,3583] CONDITIONAL_S
DISCARD 3585 [(3,4)] 0 [3575] [] [] [] [] [3584,3585,3582,3583] CONDITIONAL_S
INJECT_T 3586 [(0,2)] D [] [] [] [] [] [] none
MERGE 3587 [(0,2),(1,2),(2,2)] D [] [3592,3593,3590,3591] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3588 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3589 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3590 [(3,2),(2,2)] D [3587] [] [] [] [((2,2),(3,2))] [3592,3593,3590,3591] CONDITIONAL_S
Y_MEAS 3591 [(3,2)] HALF_D_PLUS_2 [3587] [] [] [] [] [3592,3593,3590,3591] CONDITIONAL_S
IDLE 3592 [(2,2)] HALF_D_PLUS_2 [3587] [] [] [] [] [3592,3593,3590,3591] CONDITIONAL_S
DISCARD 3593 [(3,2)] 0 [3587] [] [] [] [] [3592,3593,3590,3591] CONDITIONAL_S
INJECT_T 3594 [(0,4)] D [] [] [] [] [] [] none
MERGE 3595 [(2,4),(0,4),(1,4)] D [] [3600,3601,3598,3599] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3596 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3597 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3598 [(2,4),(3,4)] D [3595] [] [] [] [((2,4),(3,4))] [3600,3601,3598,3599] CONDITIONAL_S
Y_MEAS 3599 [(3,4)] HALF_D_PLUS_2 [3595] [] [] [] [] [3600,3601,3598,3599] CONDITIONAL_S
IDLE 3600 [(2,4)] HALF_D_PLUS_2 [3595] [] [] [] [] [3600,3601,3598,3599] CONDITIONAL_S
DISCARD 3601 [(3,4)] 0 [3595] [] [] [] [] [3600,3601,3598,3599] CONDITIONAL_S
MERGE 3602 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3602,3603,3604,3605] CONDITIONAL_S
Y_MEAS 3603 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3602,3603,3604,3605] CONDITIONAL_S
IDLE 3604 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3602,3603,3604,3605] CONDITIONAL_S
DISCARD 3605 [(3,2)] 0 [] [] [] [] [] [3602,3603,3604,3605] CONDITIONAL_S
INJECT_T 3606 [(0,2)] D [] [] [] [] [] [] none
MERGE 3607 [(0,2),(1,2),(2,2)] D [] [3610,3611,3612,3613] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3608 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3609 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3610 [(3,2),(2,2)] D [3607] [] [] [] [((2,2),(3,2))] [3610,3611,3612,3613] CONDITIONAL_S
Y_MEAS 3611 [(3,2)] HALF_D_PLUS_2 [3607] [] [] [] [] [3610,3611,3612,3613] CONDITIONAL_S
IDLE 3612 [(2,2)] HALF_D_PLUS_2 [3607] [] [] [] [] [3610,3611,3612,3613] CONDITIONAL_S
DISCARD 3613 [(3,2)] 0 [3607] [] [] [] [] [3610,3611,3612,3613] CONDITIONAL_S
INJECT_T 3614 [(0,4)] D [] [] [] [] [] [] none
MERGE 3615 [(2,4),(0,4),(1,4)] D [] [3618,3619,3620,3621] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3616 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3617 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3618 [(2,4),(3,4)] D [3615] [] [] [] [((2,4),(3,4))] [3618,3619,3620,3621] CONDITIONAL_S
Y_MEAS 3619 [(3,4)] HALF_D_PLUS_2 [3615] [] [] [] [] [3618,3619,3620,3621] CONDITIONAL_S
IDLE 3620 [(2,4)] HALF_D_PLUS_2 [3615] [] [] [] [] [3618,3619,3620,3621] CONDITIONAL_S
DISCARD 3621 [(3,4)] 0 [3615] [] [] [] [] [3618,3619,3620,3621] CONDITIONAL_S
INJECT_T 3622 [(0,2)] D [] [] [] [] [] [] none
MERGE 3623 [(0,2),(1,2),(2,2)] D [] [3626,3627,3628,3629] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3624 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3625 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3626 [(3,2),(2,2)] D [3623] [] [] [] [((2,2),(3,2))] [3626,3627,3628,3629] CONDITIONAL_S
Y_MEAS 3627 [(3,2)] HALF_D_PLUS_2 [3623] [] [] [] [] [3626,3627,3628,3629] CONDITIONAL_S
IDLE 3628 [(2,2)] HALF_D_PLUS_2 [3623] [] [] [] [] [3626,3627,3628,3629] CONDITIONAL_S
DISCARD 3629 [(3,2)] 0 [3623] [] [] [] [] [3626,3627,3628,3629] CONDITIONAL_S
MERGE 3630 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3632,3633,3630,3631] CONDITIONAL_S
Y_MEAS 3631 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3632,3633,3630,3631] CONDITIONAL_S
IDLE 3632 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3632,3633,3630,3631] CONDITIONAL_S
DISCARD 3633 [(3,4)] 0 [] [] [] [] [] [3632,3633,3630,3631] CONDITIONAL_S
INJECT_T 3634 [(0,4)] D [] [] [] [] [] [] none
MERGE 3635 [(2,4),(0,4),(1,4)] D [] [3640,3641,3638,3639] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3636 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3637 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3638 [(2,4),(3,4)] D [3635] [] [] [] [((2,4),(3,4))] [3640,3641,3638,3639] CONDITIONAL_S
Y_MEAS 3639 [(3,4)] HALF_D_PLUS_2 [3635] [] [] [] [] [3640,3641,3638,3639] CONDITIONAL_S
IDLE 3640 [(2,4)] HALF_D_PLUS_2 [3635] [] [] [] [] [3640,3641,3638,3639] CONDITIONAL_S
DISCARD 3641 [(3,4)] 0 [3635] [] [] [] [] [3640,3641,3638,3639] CONDITIONAL_S
INJECT_T 3642 [(0,2)] D [] [] [] [] [] [] none
MERGE 3643 [(0,2),(1,2),(2,2)] D [] [3648,3649,3646,3647] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3644 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3645 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3646 [(3,2),(2,2)] D [3643] [] [] [] [((2,2),(3,2))] [3648,3649,3646,3647] CONDITIONAL_S
Y_MEAS 3647 [(3,2)] HALF_D_PLUS_2 [3643] [] [] [] [] [3648,3649,3646,3647] CONDITIONAL_S
IDLE 3648 [(2,2)] HALF_D_PLUS_2 [3643] [] [] [] [] [3648,3649,3646,3647] CONDITIONAL_S
DISCARD 3649 [(3,2)] 0 [3643] [] [] [] [] [3648,3649,3646,3647] CONDITIONAL_S
INJECT_T 3650 [(0,4)] D [] [] [] [] [] [] none
MERGE 3651 [(2,4),(0,4),(1,4)] D [] [3656,3657,3654,3655] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3652 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3653 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3654 [(2,4),(3,4)] D [3651] [] [] [] [((2,4),(3,4))] [3656,3657,3654,3655] CONDITIONAL_S
Y_MEAS 3655 [(3,4)] HALF_D_PLUS_2 [3651] [] [] [] [] [3656,3657,3654,3655] CONDITIONAL_S
IDLE 3656 [(2,4)] HALF_D_PLUS_2 [3651] [] [] [] [] [3656,3657,3654,3655] CONDITIONAL_S
DISCARD 3657 [(3,4)] 0 [3651] [] [] [] [] [3656,3657,3654,3655] CONDITIONAL_S
INJECT_T 3658 [(0,2)] D [] [] [] [] [] [] none
MERGE 3659 [(0,2),(1,2),(2,2)] D [] [3664,3665,3662,3663] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3660 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3661 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3662 [(3,2),(2,2)] D [3659] [] [] [] [((2,2),(3,2))] [3664,3665,3662,3663] CONDITIONAL_S
Y_MEAS 3663 [(3,2)] HALF_D_PLUS_2 [3659] [] [] [] [] [3664,3665,3662,3663] CONDITIONAL_S
IDLE 3664 [(2,2)] HALF_D_PLUS_2 [3659] [] [] [] [] [3664,3665,3662,3663] CONDITIONAL_S
DISCARD 3665 [(3,2)] 0 [3659] [] [] [] [] [3664,3665,3662,3663] CONDITIONAL_S
INJECT_T 3666 [(0,4)] D [] [] [] [] [] [] none
MERGE 3667 [(2,4),(0,4),(1,4)] D [] [3672,3673,3670,3671] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3668 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3669 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3670 [(2,4),(3,4)] D [3667] [] [] [] [((2,4),(3,4))] [3672,3673,3670,3671] CONDITIONAL_S
Y_MEAS 3671 [(3,4)] HALF_D_PLUS_2 [3667] [] [] [] [] [3672,3673,3670,3671] CONDITIONAL_S
IDLE 3672 [(2,4)] HALF_D_PLUS_2 [3667] [] [] [] [] [3672,3673,3670,3671] CONDITIONAL_S
DISCARD 3673 [(3,4)] 0 [3667] [] [] [] [] [3672,3673,3670,3671] CONDITIONAL_S
MERGE 3674 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3674,3675,3676,3677] CONDITIONAL_S
Y_MEAS 3675 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3674,3675,3676,3677] CONDITIONAL_S
IDLE 3676 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3674,3675,3676,3677] CONDITIONAL_S
DISCARD 3677 [(3,2)] 0 [] [] [] [] [] [3674,3675,3676,3677] CONDITIONAL_S
INJECT_T 3678 [(0,2)] D [] [] [] [] [] [] none
MERGE 3679 [(0,2),(1,2),(2,2)] D [] [3682,3683,3684,3685] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3680 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3681 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3682 [(3,2),(2,2)] D [3679] [] [] [] [((2,2),(3,2))] [3682,3683,3684,3685] CONDITIONAL_S
Y_MEAS 3683 [(3,2)] HALF_D_PLUS_2 [3679] [] [] [] [] [3682,3683,3684,3685] CONDITIONAL_S
IDLE 3684 [(2,2)] HALF_D_PLUS_2 [3679] [] [] [] [] [3682,3683,3684,3685] CONDITIONAL_S
DISCARD 3685 [(3,2)] 0 [3679] [] [] [] [] [3682,3683,3684,3685] CONDITIONAL_S
MERGE 3686 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3688,3689,3686,3687] CONDITIONAL_S
Y_MEAS 3687 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3688,3689,3686,3687] CONDITIONAL_S
IDLE 3688 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3688,3689,3686,3687] CONDITIONAL_S
DISCARD 3689 [(3,4)] 0 [] [] [] [] [] [3688,3689,3686,3687] CONDITIONAL_S
INJECT_T 3690 [(0,4)] D [] [] [] [] [] [] none
MERGE 3691 [(2,4),(0,4),(1,4)] D [] [3696,3697,3694,3695] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3692 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3693 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3694 [(2,4),(3,4)] D [3691] [] [] [] [((2,4),(3,4))] [3696,3697,3694,3695] CONDITIONAL_S
Y_MEAS 3695 [(3,4)] HALF_D_PLUS_2 [3691] [] [] [] [] [3696,3697,3694,3695] CONDITIONAL_S
IDLE 3696 [(2,4)] HALF_D_PLUS_2 [3691] [] [] [] [] [3696,3697,3694,3695] CONDITIONAL_S
DISCARD 3697 [(3,4)] 0 [3691] [] [] [] [] [3696,3697,3694,3695] CONDITIONAL_S
MERGE 3698 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3698,3699,3700,3701] CONDITIONAL_S
Y_MEAS 3699 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3698,3699,3700,3701] CONDITIONAL_S
IDLE 3700 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3698,3699,3700,3701] CONDITIONAL_S
DISCARD 3701 [(3,2)] 0 [] [] [] [] [] [3698,3699,3700,3701] CONDITIONAL_S
INJECT_T 3702 [(0,2)] D [] [] [] [] [] [] none
MERGE 3703 [(0,2),(1,2),(2,2)] D [] [3706,3707,3708,3709] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3704 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3705 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3706 [(3,2),(2,2)] D [3703] [] [] [] [((2,2),(3,2))] [3706,3707,3708,3709] CONDITIONAL_S
Y_MEAS 3707 [(3,2)] HALF_D_PLUS_2 [3703] [] [] [] [] [3706,3707,3708,3709] CONDITIONAL_S
IDLE 3708 [(2,2)] HALF_D_PLUS_2 [3703] [] [] [] [] [3706,3707,3708,3709] CONDITIONAL_S
DISCARD 3709 [(3,2)] 0 [3703] [] [] [] [] [3706,3707,3708,3709] CONDITIONAL_S
INJECT_T 3710 [(0,4)] D [] [] [] [] [] [] none
MERGE 3711 [(2,4),(0,4),(1,4)] D [] [3714,3715,3716,3717] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3712 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3713 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3714 [(2,4),(3,4)] D [3711] [] [] [] [((2,4),(3,4))] [3714,3715,3716,3717] CONDITIONAL_S
Y_MEAS 3715 [(3,4)] HALF_D_PLUS_2 [3711] [] [] [] [] [3714,3715,3716,3717] CONDITIONAL_S
IDLE 3716 [(2,4)] HALF_D_PLUS_2 [3711] [] [] [] [] [3714,3715,3716,3717] CONDITIONAL_S
DISCARD 3717 [(3,4)] 0 [3711] [] [] [] [] [3714,3715,3716,3717] CONDITIONAL_S
INJECT_T 3718 [(0,2)] D [] [] [] [] [] [] none
MERGE 3719 [(0,2),(1,2),(2,2)] D [] [3722,3723,3724,3725] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3720 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3721 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3722 [(3,2),(2,2)] D [3719] [] [] [] [((2,2),(3,2))] [3722,3723,3724,3725] CONDITIONAL_S
Y_MEAS 3723 [(3,2)] HALF_D_PLUS_2 [3719] [] [] [] [] [3722,3723,3724,3725] CONDITIONAL_S
IDLE 3724 [(2,2)] HALF_D_PLUS_2 [3719] [] [] [] [] [3722,3723,3724,3725] CONDITIONAL_S
DISCARD 3725 [(3,2)] 0 [3719] [] [] [] [] [3722,3723,3724,3725] CONDITIONAL_S
INJECT_T 3726 [(0,4)] D [] [] [] [] [] [] none
MERGE 3727 [(2,4),(0,4),(1,4)] D [] [3730,3731,3732,3733] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3728 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3729 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3730 [(2,4),(3,4)] D [3727] [] [] [] [((2,4),(3,4))] [3730,3731,3732,3733] CONDITIONAL_S
Y_MEAS 3731 [(3,4)] HALF_D_PLUS_2 [3727] [] [] [] [] [3730,3731,3732,3733] CONDITIONAL_S
IDLE 3732 [(2,4)] HALF_D_PLUS_2 [3727] [] [] [] [] [3730,3731,3732,3733] CONDITIONAL_S
DISCARD 3733 [(3,4)] 0 [3727] [] [] [] [] [3730,3731,3732,3733] CONDITIONAL_S
MERGE 3734 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3736,3737,3734,3735] CONDITIONAL_S
Y_MEAS 3735 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3736,3737,3734,3735] CONDITIONAL_S
IDLE 3736 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3736,3737,3734,3735] CONDITIONAL_S
DISCARD 3737 [(3,2)] 0 [] [] [] [] [] [3736,3737,3734,3735] CONDITIONAL_S
INJECT_T 3738 [(0,2)] D [] [] [] [] [] [] none
MERGE 3739 [(0,2),(1,2),(2,2)] D [] [3746,3747,3748,3749] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3740 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3741 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3742 [(0,4)] D [] [] [] [] [] [] none
MERGE 3743 [(2,4),(0,4),(1,4)] D [] [3752,3753,3750,3751] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3744 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3745 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3746 [(3,2),(2,2)] D [3739] [] [] [] [((2,2),(3,2))] [3746,3747,3748,3749] CONDITIONAL_S
Y_MEAS 3747 [(3,2)] HALF_D_PLUS_2 [3739] [] [] [] [] [3746,3747,3748,3749] CONDITIONAL_S
IDLE 3748 [(2,2)] HALF_D_PLUS_2 [3739] [] [] [] [] [3746,3747,3748,3749] CONDITIONAL_S
DISCARD 3749 [(3,2)] 0 [3739] [] [] [] [] [3746,3747,3748,3749] CONDITIONAL_S
MERGE 3750 [(2,4),(3,4)] D [3743] [] [] [] [((2,4),(3,4))] [3752,3753,3750,3751] CONDITIONAL_S
Y_MEAS 3751 [(3,4)] HALF_D_PLUS_2 [3743] [] [] [] [] [3752,3753,3750,3751] CONDITIONAL_S
IDLE 3752 [(2,4)] HALF_D_PLUS_2 [3743] [] [] [] [] [3752,3753,3750,3751] CONDITIONAL_S
DISCARD 3753 [(3,4)] 0 [3743] [] [] [] [] [3752,3753,3750,3751] CONDITIONAL_S
MERGE 3754 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3754,3755,3756,3757] CONDITIONAL_S
Y_MEAS 3755 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3754,3755,3756,3757] CONDITIONAL_S
IDLE 3756 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3754,3755,3756,3757] CONDITIONAL_S
DISCARD 3757 [(3,2)] 0 [] [] [] [] [] [3754,3755,3756,3757] CONDITIONAL_S
MERGE 3758 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3760,3761,3758,3759] CONDITIONAL_S
Y_MEAS 3759 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3760,3761,3758,3759] CONDITIONAL_S
IDLE 3760 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3760,3761,3758,3759] CONDITIONAL_S
DISCARD 3761 [(3,4)] 0 [] [] [] [] [] [3760,3761,3758,3759] CONDITIONAL_S
INJECT_T 3762 [(0,2)] D [] [] [] [] [] [] none
MERGE 3763 [(0,2),(1,2),(2,2)] D [] [3770,3771,3772,3773] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3764 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3765 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3766 [(0,4)] D [] [] [] [] [] [] none
MERGE 3767 [(2,4),(0,4),(1,4)] D [] [3776,3777,3774,3775] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3768 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3769 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3770 [(3,2),(2,2)] D [3763] [] [] [] [((2,2),(3,2))] [3770,3771,3772,3773] CONDITIONAL_S
Y_MEAS 3771 [(3,2)] HALF_D_PLUS_2 [3763] [] [] [] [] [3770,3771,3772,3773] CONDITIONAL_S
IDLE 3772 [(2,2)] HALF_D_PLUS_2 [3763] [] [] [] [] [3770,3771,3772,3773] CONDITIONAL_S
DISCARD 3773 [(3,2)] 0 [3763] [] [] [] [] [3770,3771,3772,3773] CONDITIONAL_S
MERGE 3774 [(2,4),(3,4)] D [3767] [] [] [] [((2,4),(3,4))] [3776,3777,3774,3775] CONDITIONAL_S
Y_MEAS 3775 [(3,4)] HALF_D_PLUS_2 [3767] [] [] [] [] [3776,3777,3774,3775] CONDITIONAL_S
IDLE 3776 [(2,4)] HALF_D_PLUS_2 [3767] [] [] [] [] [3776,3777,3774,3775] CONDITIONAL_S
DISCARD 3777 [(3,4)] 0 [3767] [] [] [] [] [3776,3777,3774,3775] CONDITIONAL_S
INJECT_T 3778 [(0,2)] D [] [] [] [] [] [] none
MERGE 3779 [(0,2),(1,2),(2,2)] D [] [3784,3785,3782,3783] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3780 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3781 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3782 [(3,2),(2,2)] D [3779] [] [] [] [((2,2),(3,2))] [3784,3785,3782,3783] CONDITIONAL_S
Y_MEAS 3783 [(3,2)] HALF_D_PLUS_2 [3779] [] [] [] [] [3784,3785,3782,3783] CONDITIONAL_S
IDLE 3784 [(2,2)] HALF_D_PLUS_2 [3779] [] [] [] [] [3784,3785,3782,3783] CONDITIONAL_S
DISCARD 3785 [(3,2)] 0 [3779] [] [] [] [] [3784,3785,3782,3783] CONDITIONAL_S
MERGE 3786 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3786,3787,3788,3789] CONDITIONAL_S
Y_MEAS 3787 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3786,3787,3788,3789] CONDITIONAL_S
IDLE 3788 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3786,3787,3788,3789] CONDITIONAL_S
DISCARD 3789 [(3,4)] 0 [] [] [] [] [] [3786,3787,3788,3789] CONDITIONAL_S
INJECT_T 3790 [(0,4)] D [] [] [] [] [] [] none
MERGE 3791 [(2,4),(0,4),(1,4)] D [] [3794,3795,3796,3797] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3792 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3793 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3794 [(2,4),(3,4)] D [3791] [] [] [] [((2,4),(3,4))] [3794,3795,3796,3797] CONDITIONAL_S
Y_MEAS 3795 [(3,4)] HALF_D_PLUS_2 [3791] [] [] [] [] [3794,3795,3796,3797] CONDITIONAL_S
IDLE 3796 [(2,4)] HALF_D_PLUS_2 [3791] [] [] [] [] [3794,3795,3796,3797] CONDITIONAL_S
DISCARD 3797 [(3,4)] 0 [3791] [] [] [] [] [3794,3795,3796,3797] CONDITIONAL_S
MERGE 3798 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3800,3801,3798,3799] CONDITIONAL_S
Y_MEAS 3799 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3800,3801,3798,3799] CONDITIONAL_S
IDLE 3800 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3800,3801,3798,3799] CONDITIONAL_S
DISCARD 3801 [(3,2)] 0 [] [] [] [] [] [3800,3801,3798,3799] CONDITIONAL_S
INJECT_T 3802 [(0,2)] D [] [] [] [] [] [] none
MERGE 3803 [(0,2),(1,2),(2,2)] D [] [3810,3811,3812,3813] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3804 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3805 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3806 [(0,4)] D [] [] [] [] [] [] none
MERGE 3807 [(2,4),(0,4),(1,4)] D [] [3816,3817,3814,3815] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3808 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3809 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3810 [(3,2),(2,2)] D [3803] [] [] [] [((2,2),(3,2))] [3810,3811,3812,3813] CONDITIONAL_S
Y_MEAS 3811 [(3,2)] HALF_D_PLUS_2 [3803] [] [] [] [] [3810,3811,3812,3813] CONDITIONAL_S
IDLE 3812 [(2,2)] HALF_D_PLUS_2 [3803] [] [] [] [] [3810,3811,3812,3813] CONDITIONAL_S
DISCARD 3813 [(3,2)] 0 [3803] [] [] [] [] [3810,3811,3812,3813] CONDITIONAL_S
MERGE 3814 [(2,4),(3,4)] D [3807] [] [] [] [((2,4),(3,4))] [3816,3817,3814,3815] CONDITIONAL_S
Y_MEAS 3815 [(3,4)] HALF_D_PLUS_2 [3807] [] [] [] [] [3816,3817,3814,3815] CONDITIONAL_S
IDLE 3816 [(2,4)] HALF_D_PLUS_2 [3807] [] [] [] [] [3816,3817,3814,3815] CONDITIONAL_S
DISCARD 3817 [(3,4)] 0 [3807] [] [] [] [] [3816,3817,3814,3815] CONDITIONAL_S
INJECT_T 3818 [(0,4)] D [] [] [] [] [] [] none
MERGE 3819 [(2,4),(0,4),(1,4)] D [] [3826,3827,3828,3829] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3820 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3821 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3822 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3824,3825,3822,3823] CONDITIONAL_S
Y_MEAS 3823 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3824,3825,3822,3823] CONDITIONAL_S
IDLE 3824 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3824,3825,3822,3823] CONDITIONAL_S
DISCARD 3825 [(3,2)] 0 [] [] [] [] [] [3824,3825,3822,3823] CONDITIONAL_S
MERGE 3826 [(2,4),(3,4)] D [3819] [] [] [] [((2,4),(3,4))] [3826,3827,3828,3829] CONDITIONAL_S
Y_MEAS 3827 [(3,4)] HALF_D_PLUS_2 [3819] [] [] [] [] [3826,3827,3828,3829] CONDITIONAL_S
IDLE 3828 [(2,4)] HALF_D_PLUS_2 [3819] [] [] [] [] [3826,3827,3828,3829] CONDITIONAL_S
DISCARD 3829 [(3,4)] 0 [3819] [] [] [] [] [3826,3827,3828,3829] CONDITIONAL_S
INJECT_T 3830 [(0,2)] D [] [] [] [] [] [] none
MERGE 3831 [(0,2),(1,2),(2,2)] D [] [3834,3835,3836,3837] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3832 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3833 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3834 [(3,2),(2,2)] D [3831] [] [] [] [((2,2),(3,2))] [3834,3835,3836,3837] CONDITIONAL_S
Y_MEAS 3835 [(3,2)] HALF_D_PLUS_2 [3831] [] [] [] [] [3834,3835,3836,3837] CONDITIONAL_S
IDLE 3836 [(2,2)] HALF_D_PLUS_2 [3831] [] [] [] [] [3834,3835,3836,3837] CONDITIONAL_S
DISCARD 3837 [(3,2)] 0 [3831] [] [] [] [] [3834,3835,3836,3837] CONDITIONAL_S
INJECT_T 3838 [(0,4)] D [] [] [] [] [] [] none
MERGE 3839 [(2,4),(0,4),(1,4)] D [] [3842,3843,3844,3845] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3840 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3841 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3842 [(2,4),(3,4)] D [3839] [] [] [] [((2,4),(3,4))] [3842,3843,3844,3845] CONDITIONAL_S
Y_MEAS 3843 [(3,4)] HALF_D_PLUS_2 [3839] [] [] [] [] [3842,3843,3844,3845] CONDITIONAL_S
IDLE 3844 [(2,4)] HALF_D_PLUS_2 [3839] [] [] [] [] [3842,3843,3844,3845] CONDITIONAL_S
DISCARD 3845 [(3,4)] 0 [3839] [] [] [] [] [3842,3843,3844,3845] CONDITIONAL_S
MERGE 3846 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3848,3849,3846,3847] CONDITIONAL_S
Y_MEAS 3847 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3848,3849,3846,3847] CONDITIONAL_S
IDLE 3848 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3848,3849,3846,3847] CONDITIONAL_S
DISCARD 3849 [(3,2)] 0 [] [] [] [] [] [3848,3849,3846,3847] CONDITIONAL_S
INJECT_T 3850 [(0,2)] D [] [] [] [] [] [] none
MERGE 3851 [(0,2),(1,2),(2,2)] D [] [3856,3857,3854,3855] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3852 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3853 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3854 [(3,2),(2,2)] D [3851] [] [] [] [((2,2),(3,2))] [3856,3857,3854,3855] CONDITIONAL_S
Y_MEAS 3855 [(3,2)] HALF_D_PLUS_2 [3851] [] [] [] [] [3856,3857,3854,3855] CONDITIONAL_S
IDLE 3856 [(2,2)] HALF_D_PLUS_2 [3851] [] [] [] [] [3856,3857,3854,3855] CONDITIONAL_S
DISCARD 3857 [(3,2)] 0 [3851] [] [] [] [] [3856,3857,3854,3855] CONDITIONAL_S
MERGE 3858 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3858,3859,3860,3861] CONDITIONAL_S
Y_MEAS 3859 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3858,3859,3860,3861] CONDITIONAL_S
IDLE 3860 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3858,3859,3860,3861] CONDITIONAL_S
DISCARD 3861 [(3,4)] 0 [] [] [] [] [] [3858,3859,3860,3861] CONDITIONAL_S
INJECT_T 3862 [(0,4)] D [] [] [] [] [] [] none
MERGE 3863 [(2,4),(0,4),(1,4)] D [] [3866,3867,3868,3869] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3864 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3865 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3866 [(2,4),(3,4)] D [3863] [] [] [] [((2,4),(3,4))] [3866,3867,3868,3869] CONDITIONAL_S
Y_MEAS 3867 [(3,4)] HALF_D_PLUS_2 [3863] [] [] [] [] [3866,3867,3868,3869] CONDITIONAL_S
IDLE 3868 [(2,4)] HALF_D_PLUS_2 [3863] [] [] [] [] [3866,3867,3868,3869] CONDITIONAL_S
DISCARD 3869 [(3,4)] 0 [3863] [] [] [] [] [3866,3867,3868,3869] CONDITIONAL_S
MERGE 3870 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3872,3873,3870,3871] CONDITIONAL_S
Y_MEAS 3871 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3872,3873,3870,3871] CONDITIONAL_S
IDLE 3872 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3872,3873,3870,3871] CONDITIONAL_S
DISCARD 3873 [(3,2)] 0 [] [] [] [] [] [3872,3873,3870,3871] CONDITIONAL_S
INJECT_T 3874 [(0,2)] D [] [] [] [] [] [] none
MERGE 3875 [(0,2),(1,2),(2,2)] D [] [3880,3881,3878,3879] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3876 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3877 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3878 [(3,2),(2,2)] D [3875] [] [] [] [((2,2),(3,2))] [3880,3881,3878,3879] CONDITIONAL_S
Y_MEAS 3879 [(3,2)] HALF_D_PLUS_2 [3875] [] [] [] [] [3880,3881,3878,3879] CONDITIONAL_S
IDLE 3880 [(2,2)] HALF_D_PLUS_2 [3875] [] [] [] [] [3880,3881,3878,3879] CONDITIONAL_S
DISCARD 3881 [(3,2)] 0 [3875] [] [] [] [] [3880,3881,3878,3879] CONDITIONAL_S
MERGE 3882 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3882,3883,3884,3885] CONDITIONAL_S
Y_MEAS 3883 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3882,3883,3884,3885] CONDITIONAL_S
IDLE 3884 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3882,3883,3884,3885] CONDITIONAL_S
DISCARD 3885 [(3,4)] 0 [] [] [] [] [] [3882,3883,3884,3885] CONDITIONAL_S
INJECT_T 3886 [(0,4)] D [] [] [] [] [] [] none
MERGE 3887 [(2,4),(0,4),(1,4)] D [] [3890,3891,3892,3893] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3888 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3889 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3890 [(2,4),(3,4)] D [3887] [] [] [] [((2,4),(3,4))] [3890,3891,3892,3893] CONDITIONAL_S
Y_MEAS 3891 [(3,4)] HALF_D_PLUS_2 [3887] [] [] [] [] [3890,3891,3892,3893] CONDITIONAL_S
IDLE 3892 [(2,4)] HALF_D_PLUS_2 [3887] [] [] [] [] [3890,3891,3892,3893] CONDITIONAL_S
DISCARD 3893 [(3,4)] 0 [3887] [] [] [] [] [3890,3891,3892,3893] CONDITIONAL_S
INJECT_T 3894 [(0,2)] D [] [] [] [] [] [] none
MERGE 3895 [(0,2),(1,2),(2,2)] D [] [3898,3899,3900,3901] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3896 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3897 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3898 [(3,2),(2,2)] D [3895] [] [] [] [((2,2),(3,2))] [3898,3899,3900,3901] CONDITIONAL_S
Y_MEAS 3899 [(3,2)] HALF_D_PLUS_2 [3895] [] [] [] [] [3898,3899,3900,3901] CONDITIONAL_S
IDLE 3900 [(2,2)] HALF_D_PLUS_2 [3895] [] [] [] [] [3898,3899,3900,3901] CONDITIONAL_S
DISCARD 3901 [(3,2)] 0 [3895] [] [] [] [] [3898,3899,3900,3901] CONDITIONAL_S
INJECT_T 3902 [(0,4)] D [] [] [] [] [] [] none
MERGE 3903 [(2,4),(0,4),(1,4)] D [] [3906,3907,3908,3909] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3904 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3905 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3906 [(2,4),(3,4)] D [3903] [] [] [] [((2,4),(3,4))] [3906,3907,3908,3909] CONDITIONAL_S
Y_MEAS 3907 [(3,4)] HALF_D_PLUS_2 [3903] [] [] [] [] [3906,3907,3908,3909] CONDITIONAL_S
IDLE 3908 [(2,4)] HALF_D_PLUS_2 [3903] [] [] [] [] [3906,3907,3908,3909] CONDITIONAL_S
DISCARD 3909 [(3,4)] 0 [3903] [] [] [] [] [3906,3907,3908,3909] CONDITIONAL_S
MERGE 3910 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3912,3913,3910,3911] CONDITIONAL_S
Y_MEAS 3911 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3912,3913,3910,3911] CONDITIONAL_S
IDLE 3912 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3912,3913,3910,3911] CONDITIONAL_S
DISCARD 3913 [(3,2)] 0 [] [] [] [] [] [3912,3913,3910,3911] CONDITIONAL_S
INJECT_T 3914 [(0,2)] D [] [] [] [] [] [] none
MERGE 3915 [(0,2),(1,2),(2,2)] D [] [3920,3921,3918,3919] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3916 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3917 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3918 [(3,2),(2,2)] D [3915] [] [] [] [((2,2),(3,2))] [3920,3921,3918,3919] CONDITIONAL_S
Y_MEAS 3919 [(3,2)] HALF_D_PLUS_2 [3915] [] [] [] [] [3920,3921,3918,3919] CONDITIONAL_S
IDLE 3920 [(2,2)] HALF_D_PLUS_2 [3915] [] [] [] [] [3920,3921,3918,3919] CONDITIONAL_S
DISCARD 3921 [(3,2)] 0 [3915] [] [] [] [] [3920,3921,3918,3919] CONDITIONAL_S
MERGE 3922 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3922,3923,3924,3925] CONDITIONAL_S
Y_MEAS 3923 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3922,3923,3924,3925] CONDITIONAL_S
IDLE 3924 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3922,3923,3924,3925] CONDITIONAL_S
DISCARD 3925 [(3,4)] 0 [] [] [] [] [] [3922,3923,3924,3925] CONDITIONAL_S
INJECT_T 3926 [(0,4)] D [] [] [] [] [] [] none
MERGE 3927 [(2,4),(0,4),(1,4)] D [] [3930,3931,3932,3933] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3928 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3929 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3930 [(2,4),(3,4)] D [3927] [] [] [] [((2,4),(3,4))] [3930,3931,3932,3933] CONDITIONAL_S
Y_MEAS 3931 [(3,4)] HALF_D_PLUS_2 [3927] [] [] [] [] [3930,3931,3932,3933] CONDITIONAL_S
IDLE 3932 [(2,4)] HALF_D_PLUS_2 [3927] [] [] [] [] [3930,3931,3932,3933] CONDITIONAL_S
DISCARD 3933 [(3,4)] 0 [3927] [] [] [] [] [3930,3931,3932,3933] CONDITIONAL_S
INJECT_T 3934 [(0,2)] D [] [] [] [] [] [] none
MERGE 3935 [(0,2),(1,2),(2,2)] D [] [3938,3939,3940,3941] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3936 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3937 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3938 [(3,2),(2,2)] D [3935] [] [] [] [((2,2),(3,2))] [3938,3939,3940,3941] CONDITIONAL_S
Y_MEAS 3939 [(3,2)] HALF_D_PLUS_2 [3935] [] [] [] [] [3938,3939,3940,3941] CONDITIONAL_S
IDLE 3940 [(2,2)] HALF_D_PLUS_2 [3935] [] [] [] [] [3938,3939,3940,3941] CONDITIONAL_S
DISCARD 3941 [(3,2)] 0 [3935] [] [] [] [] [3938,3939,3940,3941] CONDITIONAL_S
MERGE 3942 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3944,3945,3942,3943] CONDITIONAL_S
Y_MEAS 3943 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3944,3945,3942,3943] CONDITIONAL_S
IDLE 3944 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3944,3945,3942,3943] CONDITIONAL_S
DISCARD 3945 [(3,4)] 0 [] [] [] [] [] [3944,3945,3942,3943] CONDITIONAL_S
INJECT_T 3946 [(0,2)] D [] [] [] [] [] [] none
MERGE 3947 [(0,2),(1,2),(2,2)] D [] [3954,3955,3956,3957] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3948 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3949 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3950 [(0,4)] D [] [] [] [] [] [] none
MERGE 3951 [(2,4),(0,4),(1,4)] D [] [3960,3961,3958,3959] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3952 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3953 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3954 [(3,2),(2,2)] D [3947] [] [] [] [((2,2),(3,2))] [3954,3955,3956,3957] CONDITIONAL_S
Y_MEAS 3955 [(3,2)] HALF_D_PLUS_2 [3947] [] [] [] [] [3954,3955,3956,3957] CONDITIONAL_S
IDLE 3956 [(2,2)] HALF_D_PLUS_2 [3947] [] [] [] [] [3954,3955,3956,3957] CONDITIONAL_S
DISCARD 3957 [(3,2)] 0 [3947] [] [] [] [] [3954,3955,3956,3957] CONDITIONAL_S
MERGE 3958 [(2,4),(3,4)] D [3951] [] [] [] [((2,4),(3,4))] [3960,3961,3958,3959] CONDITIONAL_S
Y_MEAS 3959 [(3,4)] HALF_D_PLUS_2 [3951] [] [] [] [] [3960,3961,3958,3959] CONDITIONAL_S
IDLE 3960 [(2,4)] HALF_D_PLUS_2 [3951] [] [] [] [] [3960,3961,3958,3959] CONDITIONAL_S
DISCARD 3961 [(3,4)] 0 [3951] [] [] [] [] [3960,3961,3958,3959] CONDITIONAL_S
MERGE 3962 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [3962,3963,3964,3965] CONDITIONAL_S
Y_MEAS 3963 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [3962,3963,3964,3965] CONDITIONAL_S
IDLE 3964 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [3962,3963,3964,3965] CONDITIONAL_S
DISCARD 3965 [(3,2)] 0 [] [] [] [] [] [3962,3963,3964,3965] CONDITIONAL_S
MERGE 3966 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3968,3969,3966,3967] CONDITIONAL_S
Y_MEAS 3967 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3968,3969,3966,3967] CONDITIONAL_S
IDLE 3968 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3968,3969,3966,3967] CONDITIONAL_S
DISCARD 3969 [(3,4)] 0 [] [] [] [] [] [3968,3969,3966,3967] CONDITIONAL_S
INJECT_T 3970 [(0,2)] D [] [] [] [] [] [] none
MERGE 3971 [(0,2),(1,2),(2,2)] D [] [3978,3979,3980,3981] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3972 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3973 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 3974 [(0,4)] D [] [] [] [] [] [] none
MERGE 3975 [(2,4),(0,4),(1,4)] D [] [3984,3985,3982,3983] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 3976 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3977 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3978 [(3,2),(2,2)] D [3971] [] [] [] [((2,2),(3,2))] [3978,3979,3980,3981] CONDITIONAL_S
Y_MEAS 3979 [(3,2)] HALF_D_PLUS_2 [3971] [] [] [] [] [3978,3979,3980,3981] CONDITIONAL_S
IDLE 3980 [(2,2)] HALF_D_PLUS_2 [3971] [] [] [] [] [3978,3979,3980,3981] CONDITIONAL_S
DISCARD 3981 [(3,2)] 0 [3971] [] [] [] [] [3978,3979,3980,3981] CONDITIONAL_S
MERGE 3982 [(2,4),(3,4)] D [3975] [] [] [] [((2,4),(3,4))] [3984,3985,3982,3983] CONDITIONAL_S
Y_MEAS 3983 [(3,4)] HALF_D_PLUS_2 [3975] [] [] [] [] [3984,3985,3982,3983] CONDITIONAL_S
IDLE 3984 [(2,4)] HALF_D_PLUS_2 [3975] [] [] [] [] [3984,3985,3982,3983] CONDITIONAL_S
DISCARD 3985 [(3,4)] 0 [3975] [] [] [] [] [3984,3985,3982,3983] CONDITIONAL_S
INJECT_T 3986 [(0,2)] D [] [] [] [] [] [] none
MERGE 3987 [(0,2),(1,2),(2,2)] D [] [3992,3993,3990,3991] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 3988 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 3989 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 3990 [(3,2),(2,2)] D [3987] [] [] [] [((2,2),(3,2))] [3992,3993,3990,3991] CONDITIONAL_S
Y_MEAS 3991 [(3,2)] HALF_D_PLUS_2 [3987] [] [] [] [] [3992,3993,3990,3991] CONDITIONAL_S
IDLE 3992 [(2,2)] HALF_D_PLUS_2 [3987] [] [] [] [] [3992,3993,3990,3991] CONDITIONAL_S
DISCARD 3993 [(3,2)] 0 [3987] [] [] [] [] [3992,3993,3990,3991] CONDITIONAL_S
MERGE 3994 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [3994,3995,3996,3997] CONDITIONAL_S
Y_MEAS 3995 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [3994,3995,3996,3997] CONDITIONAL_S
IDLE 3996 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [3994,3995,3996,3997] CONDITIONAL_S
DISCARD 3997 [(3,4)] 0 [] [] [] [] [] [3994,3995,3996,3997] CONDITIONAL_S
INJECT_T 3998 [(0,4)] D [] [] [] [] [] [] none
MERGE 3999 [(2,4),(0,4),(1,4)] D [] [4002,4003,4004,4005] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 4000 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4001 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4002 [(2,4),(3,4)] D [3999] [] [] [] [((2,4),(3,4))] [4002,4003,4004,4005] CONDITIONAL_S
Y_MEAS 4003 [(3,4)] HALF_D_PLUS_2 [3999] [] [] [] [] [4002,4003,4004,4005] CONDITIONAL_S
IDLE 4004 [(2,4)] HALF_D_PLUS_2 [3999] [] [] [] [] [4002,4003,4004,4005] CONDITIONAL_S
DISCARD 4005 [(3,4)] 0 [3999] [] [] [] [] [4002,4003,4004,4005] CONDITIONAL_S
MERGE 4006 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [4008,4009,4006,4007] CONDITIONAL_S
Y_MEAS 4007 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [4008,4009,4006,4007] CONDITIONAL_S
IDLE 4008 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [4008,4009,4006,4007] CONDITIONAL_S
DISCARD 4009 [(3,2)] 0 [] [] [] [] [] [4008,4009,4006,4007] CONDITIONAL_S
MERGE 4010 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [4010,4011,4012,4013] CONDITIONAL_S
Y_MEAS 4011 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [4010,4011,4012,4013] CONDITIONAL_S
IDLE 4012 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [4010,4011,4012,4013] CONDITIONAL_S
DISCARD 4013 [(3,4)] 0 [] [] [] [] [] [4010,4011,4012,4013] CONDITIONAL_S
INJECT_T 4014 [(0,4)] D [] [] [] [] [] [] none
MERGE 4015 [(2,4),(0,4),(1,4)] D [] [4018,4019,4020,4021] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 4016 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4017 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4018 [(2,4),(3,4)] D [4015] [] [] [] [((2,4),(3,4))] [4018,4019,4020,4021] CONDITIONAL_S
Y_MEAS 4019 [(3,4)] HALF_D_PLUS_2 [4015] [] [] [] [] [4018,4019,4020,4021] CONDITIONAL_S
IDLE 4020 [(2,4)] HALF_D_PLUS_2 [4015] [] [] [] [] [4018,4019,4020,4021] CONDITIONAL_S
DISCARD 4021 [(3,4)] 0 [4015] [] [] [] [] [4018,4019,4020,4021] CONDITIONAL_S
MERGE 4022 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [4024,4025,4022,4023] CONDITIONAL_S
Y_MEAS 4023 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [4024,4025,4022,4023] CONDITIONAL_S
IDLE 4024 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [4024,4025,4022,4023] CONDITIONAL_S
DISCARD 4025 [(3,2)] 0 [] [] [] [] [] [4024,4025,4022,4023] CONDITIONAL_S
MERGE 4026 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [4026,4027,4028,4029] CONDITIONAL_S
Y_MEAS 4027 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [4026,4027,4028,4029] CONDITIONAL_S
IDLE 4028 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [4026,4027,4028,4029] CONDITIONAL_S
DISCARD 4029 [(3,4)] 0 [] [] [] [] [] [4026,4027,4028,4029] CONDITIONAL_S
MERGE 4030 [(1,2),(1,5),(1,4),(2,2),(2,5),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,3),(1,4)),((2,2),(1,2)),((1,5),(2,5))] [] none
DISCARD 4031 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 4032 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4033 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4034 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 4035 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 4036 [(2,5)] 0 [] [] [] [] [] [] none
INJECT_T 4037 [(0,6)] D [] [] [] [] [] [] none
MERGE 4038 [(1,6),(2,6),(0,6)] D [] [4041,4042,4043,4044] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4039 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4040 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4041 [(2,6),(3,6)] D [4038] [] [] [] [((2,6),(3,6))] [4041,4042,4043,4044] CONDITIONAL_S
Y_MEAS 4042 [(3,6)] HALF_D_PLUS_2 [4038] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
IDLE 4043 [(2,6)] HALF_D_PLUS_2 [4038] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
DISCARD 4044 [(3,6)] 0 [4038] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
MERGE 4045 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [4048,4045,4046,4047] CONDITIONAL_S
Y_MEAS 4046 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [4048,4045,4046,4047] CONDITIONAL_S
IDLE 4047 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [4048,4045,4046,4047] CONDITIONAL_S
DISCARD 4048 [(3,4)] 0 [] [] [] [] [] [4048,4045,4046,4047] CONDITIONAL_S
INJECT_T 4049 [(0,6)] D [] [] [] [] [] [] none
MERGE 4050 [(1,6),(2,6),(0,6)] D [] [4056,4053,4054,4055] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4051 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4052 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4053 [(2,6),(3,6)] D [4050] [] [] [] [((2,6),(3,6))] [4056,4053,4054,4055] CONDITIONAL_S
Y_MEAS 4054 [(3,6)] HALF_D_PLUS_2 [4050] [] [] [] [] [4056,4053,4054,4055] CONDITIONAL_S
IDLE 4055 [(2,6)] HALF_D_PLUS_2 [4050] [] [] [] [] [4056,4053,4054,4055] CONDITIONAL_S
DISCARD 4056 [(3,6)] 0 [4050] [] [] [] [] [4056,4053,4054,4055] CONDITIONAL_S
MERGE 4057 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4057,4058,4059,4060] CONDITIONAL_S
Y_MEAS 4058 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
IDLE 4059 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
DISCARD 4060 [(3,6)] 0 [] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
INJECT_T 4061 [(0,6)] D [] [] [] [] [] [] none
MERGE 4062 [(1,6),(2,6),(0,6)] D [] [4065,4066,4067,4068] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4063 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4064 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4065 [(2,6),(3,6)] D [4062] [] [] [] [((2,6),(3,6))] [4065,4066,4067,4068] CONDITIONAL_S
Y_MEAS 4066 [(3,6)] HALF_D_PLUS_2 [4062] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
IDLE 4067 [(2,6)] HALF_D_PLUS_2 [4062] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
DISCARD 4068 [(3,6)] 0 [4062] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
MERGE 4069 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4072,4069,4070,4071] CONDITIONAL_S
Y_MEAS 4070 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4072,4069,4070,4071] CONDITIONAL_S
IDLE 4071 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4072,4069,4070,4071] CONDITIONAL_S
DISCARD 4072 [(3,6)] 0 [] [] [] [] [] [4072,4069,4070,4071] CONDITIONAL_S
INJECT_T 4073 [(0,6)] D [] [] [] [] [] [] none
MERGE 4074 [(1,6),(2,6),(0,6)] D [] [4080,4077,4078,4079] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4075 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4076 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4077 [(2,6),(3,6)] D [4074] [] [] [] [((2,6),(3,6))] [4080,4077,4078,4079] CONDITIONAL_S
Y_MEAS 4078 [(3,6)] HALF_D_PLUS_2 [4074] [] [] [] [] [4080,4077,4078,4079] CONDITIONAL_S
IDLE 4079 [(2,6)] HALF_D_PLUS_2 [4074] [] [] [] [] [4080,4077,4078,4079] CONDITIONAL_S
DISCARD 4080 [(3,6)] 0 [4074] [] [] [] [] [4080,4077,4078,4079] CONDITIONAL_S
INJECT_T 4081 [(0,6)] D [] [] [] [] [] [] none
MERGE 4082 [(1,6),(2,6),(0,6)] D [] [4088,4085,4086,4087] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4083 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4084 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4085 [(2,6),(3,6)] D [4082] [] [] [] [((2,6),(3,6))] [4088,4085,4086,4087] CONDITIONAL_S
Y_MEAS 4086 [(3,6)] HALF_D_PLUS_2 [4082] [] [] [] [] [4088,4085,4086,4087] CONDITIONAL_S
IDLE 4087 [(2,6)] HALF_D_PLUS_2 [4082] [] [] [] [] [4088,4085,4086,4087] CONDITIONAL_S
DISCARD 4088 [(3,6)] 0 [4082] [] [] [] [] [4088,4085,4086,4087] CONDITIONAL_S
MERGE 4089 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4089,4090,4091,4092] CONDITIONAL_S
Y_MEAS 4090 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
IDLE 4091 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
DISCARD 4092 [(3,6)] 0 [] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
INJECT_T 4093 [(0,6)] D [] [] [] [] [] [] none
MERGE 4094 [(1,6),(2,6),(0,6)] D [] [4097,4098,4099,4100] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4095 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4096 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4097 [(2,6),(3,6)] D [4094] [] [] [] [((2,6),(3,6))] [4097,4098,4099,4100] CONDITIONAL_S
Y_MEAS 4098 [(3,6)] HALF_D_PLUS_2 [4094] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
IDLE 4099 [(2,6)] HALF_D_PLUS_2 [4094] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
DISCARD 4100 [(3,6)] 0 [4094] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
INJECT_T 4101 [(0,6)] D [] [] [] [] [] [] none
MERGE 4102 [(1,6),(2,6),(0,6)] D [] [4105,4106,4107,4108] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4103 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4104 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4105 [(2,6),(3,6)] D [4102] [] [] [] [((2,6),(3,6))] [4105,4106,4107,4108] CONDITIONAL_S
Y_MEAS 4106 [(3,6)] HALF_D_PLUS_2 [4102] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
IDLE 4107 [(2,6)] HALF_D_PLUS_2 [4102] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
DISCARD 4108 [(3,6)] 0 [4102] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
MERGE 4109 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4112,4109,4110,4111] CONDITIONAL_S
Y_MEAS 4110 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4112,4109,4110,4111] CONDITIONAL_S
IDLE 4111 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4112,4109,4110,4111] CONDITIONAL_S
DISCARD 4112 [(3,6)] 0 [] [] [] [] [] [4112,4109,4110,4111] CONDITIONAL_S
INJECT_T 4113 [(0,6)] D [] [] [] [] [] [] none
MERGE 4114 [(1,6),(2,6),(0,6)] D [] [4120,4117,4118,4119] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4115 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4116 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4117 [(2,6),(3,6)] D [4114] [] [] [] [((2,6),(3,6))] [4120,4117,4118,4119] CONDITIONAL_S
Y_MEAS 4118 [(3,6)] HALF_D_PLUS_2 [4114] [] [] [] [] [4120,4117,4118,4119] CONDITIONAL_S
IDLE 4119 [(2,6)] HALF_D_PLUS_2 [4114] [] [] [] [] [4120,4117,4118,4119] CONDITIONAL_S
DISCARD 4120 [(3,6)] 0 [4114] [] [] [] [] [4120,4117,4118,4119] CONDITIONAL_S
MERGE 4121 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4121,4122,4123,4124] CONDITIONAL_S
Y_MEAS 4122 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
IDLE 4123 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
DISCARD 4124 [(3,6)] 0 [] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
INJECT_T 4125 [(0,6)] D [] [] [] [] [] [] none
MERGE 4126 [(1,6),(2,6),(0,6)] D [] [4129,4130,4131,4132] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4127 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4128 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4129 [(2,6),(3,6)] D [4126] [] [] [] [((2,6),(3,6))] [4129,4130,4131,4132] CONDITIONAL_S
Y_MEAS 4130 [(3,6)] HALF_D_PLUS_2 [4126] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
IDLE 4131 [(2,6)] HALF_D_PLUS_2 [4126] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
DISCARD 4132 [(3,6)] 0 [4126] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
MERGE 4133 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4136,4133,4134,4135] CONDITIONAL_S
Y_MEAS 4134 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4136,4133,4134,4135] CONDITIONAL_S
IDLE 4135 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4136,4133,4134,4135] CONDITIONAL_S
DISCARD 4136 [(3,6)] 0 [] [] [] [] [] [4136,4133,4134,4135] CONDITIONAL_S
INJECT_T 4137 [(0,6)] D [] [] [] [] [] [] none
MERGE 4138 [(1,6),(2,6),(0,6)] D [] [4144,4141,4142,4143] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4139 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4140 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4141 [(2,6),(3,6)] D [4138] [] [] [] [((2,6),(3,6))] [4144,4141,4142,4143] CONDITIONAL_S
Y_MEAS 4142 [(3,6)] HALF_D_PLUS_2 [4138] [] [] [] [] [4144,4141,4142,4143] CONDITIONAL_S
IDLE 4143 [(2,6)] HALF_D_PLUS_2 [4138] [] [] [] [] [4144,4141,4142,4143] CONDITIONAL_S
DISCARD 4144 [(3,6)] 0 [4138] [] [] [] [] [4144,4141,4142,4143] CONDITIONAL_S
INJECT_T 4145 [(0,6)] D [] [] [] [] [] [] none
MERGE 4146 [(1,6),(2,6),(0,6)] D [] [4152,4149,4150,4151] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4147 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4148 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4149 [(2,6),(3,6)] D [4146] [] [] [] [((2,6),(3,6))] [4152,4149,4150,4151] CONDITIONAL_S
Y_MEAS 4150 [(3,6)] HALF_D_PLUS_2 [4146] [] [] [] [] [4152,4149,4150,4151] CONDITIONAL_S
IDLE 4151 [(2,6)] HALF_D_PLUS_2 [4146] [] [] [] [] [4152,4149,4150,4151] CONDITIONAL_S
DISCARD 4152 [(3,6)] 0 [4146] [] [] [] [] [4152,4149,4150,4151] CONDITIONAL_S
INJECT_T 4153 [(0,6)] D [] [] [] [] [] [] none
MERGE 4154 [(1,6),(2,6),(0,6)] D [] [4160,4157,4158,4159] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4155 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4156 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4157 [(2,6),(3,6)] D [4154] [] [] [] [((2,6),(3,6))] [4160,4157,4158,4159] CONDITIONAL_S
Y_MEAS 4158 [(3,6)] HALF_D_PLUS_2 [4154] [] [] [] [] [4160,4157,4158,4159] CONDITIONAL_S
IDLE 4159 [(2,6)] HALF_D_PLUS_2 [4154] [] [] [] [] [4160,4157,4158,4159] CONDITIONAL_S
DISCARD 4160 [(3,6)] 0 [4154] [] [] [] [] [4160,4157,4158,4159] CONDITIONAL_S
INJECT_T 4161 [(0,6)] D [] [] [] [] [] [] none
MERGE 4162 [(1,6),(2,6),(0,6)] D [] [4168,4165,4166,4167] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4163 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4164 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4165 [(2,6),(3,6)] D [4162] [] [] [] [((2,6),(3,6))] [4168,4165,4166,4167] CONDITIONAL_S
Y_MEAS 4166 [(3,6)] HALF_D_PLUS_2 [4162] [] [] [] [] [4168,4165,4166,4167] CONDITIONAL_S
IDLE 4167 [(2,6)] HALF_D_PLUS_2 [4162] [] [] [] [] [4168,4165,4166,4167] CONDITIONAL_S
DISCARD 4168 [(3,6)] 0 [4162] [] [] [] [] [4168,4165,4166,4167] CONDITIONAL_S
INJECT_T 4169 [(0,6)] D [] [] [] [] [] [] none
MERGE 4170 [(1,6),(2,6),(0,6)] D [] [4176,4173,4174,4175] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4171 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4172 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4173 [(2,6),(3,6)] D [4170] [] [] [] [((2,6),(3,6))] [4176,4173,4174,4175] CONDITIONAL_S
Y_MEAS 4174 [(3,6)] HALF_D_PLUS_2 [4170] [] [] [] [] [4176,4173,4174,4175] CONDITIONAL_S
IDLE 4175 [(2,6)] HALF_D_PLUS_2 [4170] [] [] [] [] [4176,4173,4174,4175] CONDITIONAL_S
DISCARD 4176 [(3,6)] 0 [4170] [] [] [] [] [4176,4173,4174,4175] CONDITIONAL_S
INJECT_T 4177 [(0,6)] D [] [] [] [] [] [] none
MERGE 4178 [(1,6),(2,6),(0,6)] D [] [4184,4181,4182,4183] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4179 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4180 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4181 [(2,6),(3,6)] D [4178] [] [] [] [((2,6),(3,6))] [4184,4181,4182,4183] CONDITIONAL_S
Y_MEAS 4182 [(3,6)] HALF_D_PLUS_2 [4178] [] [] [] [] [4184,4181,4182,4183] CONDITIONAL_S
IDLE 4183 [(2,6)] HALF_D_PLUS_2 [4178] [] [] [] [] [4184,4181,4182,4183] CONDITIONAL_S
DISCARD 4184 [(3,6)] 0 [4178] [] [] [] [] [4184,4181,4182,4183] CONDITIONAL_S
MERGE 4185 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4185,4186,4187,4188] CONDITIONAL_S
Y_MEAS 4186 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
IDLE 4187 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
DISCARD 4188 [(3,6)] 0 [] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
INJECT_T 4189 [(0,6)] D [] [] [] [] [] [] none
MERGE 4190 [(1,6),(2,6),(0,6)] D [] [4193,4194,4195,4196] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4191 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4192 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4193 [(2,6),(3,6)] D [4190] [] [] [] [((2,6),(3,6))] [4193,4194,4195,4196] CONDITIONAL_S
Y_MEAS 4194 [(3,6)] HALF_D_PLUS_2 [4190] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
IDLE 4195 [(2,6)] HALF_D_PLUS_2 [4190] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
DISCARD 4196 [(3,6)] 0 [4190] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
INJECT_T 4197 [(0,6)] D [] [] [] [] [] [] none
MERGE 4198 [(1,6),(2,6),(0,6)] D [] [4201,4202,4203,4204] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4199 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4200 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4201 [(2,6),(3,6)] D [4198] [] [] [] [((2,6),(3,6))] [4201,4202,4203,4204] CONDITIONAL_S
Y_MEAS 4202 [(3,6)] HALF_D_PLUS_2 [4198] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
IDLE 4203 [(2,6)] HALF_D_PLUS_2 [4198] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
DISCARD 4204 [(3,6)] 0 [4198] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
MERGE 4205 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4208,4205,4206,4207] CONDITIONAL_S
Y_MEAS 4206 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4208,4205,4206,4207] CONDITIONAL_S
IDLE 4207 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4208,4205,4206,4207] CONDITIONAL_S
DISCARD 4208 [(3,6)] 0 [] [] [] [] [] [4208,4205,4206,4207] CONDITIONAL_S
INJECT_T 4209 [(0,6)] D [] [] [] [] [] [] none
MERGE 4210 [(1,6),(2,6),(0,6)] D [] [4216,4213,4214,4215] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4211 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4212 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4213 [(2,6),(3,6)] D [4210] [] [] [] [((2,6),(3,6))] [4216,4213,4214,4215] CONDITIONAL_S
Y_MEAS 4214 [(3,6)] HALF_D_PLUS_2 [4210] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
IDLE 4215 [(2,6)] HALF_D_PLUS_2 [4210] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
DISCARD 4216 [(3,6)] 0 [4210] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
MERGE 4217 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4217,4218,4219,4220] CONDITIONAL_S
Y_MEAS 4218 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
IDLE 4219 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
DISCARD 4220 [(3,6)] 0 [] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
INJECT_T 4221 [(0,6)] D [] [] [] [] [] [] none
MERGE 4222 [(1,6),(2,6),(0,6)] D [] [4225,4226,4227,4228] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4223 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4224 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4225 [(2,6),(3,6)] D [4222] [] [] [] [((2,6),(3,6))] [4225,4226,4227,4228] CONDITIONAL_S
Y_MEAS 4226 [(3,6)] HALF_D_PLUS_2 [4222] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
IDLE 4227 [(2,6)] HALF_D_PLUS_2 [4222] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
DISCARD 4228 [(3,6)] 0 [4222] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
INJECT_T 4229 [(0,6)] D [] [] [] [] [] [] none
MERGE 4230 [(1,6),(2,6),(0,6)] D [] [4233,4234,4235,4236] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4231 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4232 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4233 [(2,6),(3,6)] D [4230] [] [] [] [((2,6),(3,6))] [4233,4234,4235,4236] CONDITIONAL_S
Y_MEAS 4234 [(3,6)] HALF_D_PLUS_2 [4230] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
IDLE 4235 [(2,6)] HALF_D_PLUS_2 [4230] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
DISCARD 4236 [(3,6)] 0 [4230] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
INJECT_T 4237 [(0,6)] D [] [] [] [] [] [] none
MERGE 4238 [(1,6),(2,6),(0,6)] D [] [4241,4242,4243,4244] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4239 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4240 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4241 [(2,6),(3,6)] D [4238] [] [] [] [((2,6),(3,6))] [4241,4242,4243,4244] CONDITIONAL_S
Y_MEAS 4242 [(3,6)] HALF_D_PLUS_2 [4238] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
IDLE 4243 [(2,6)] HALF_D_PLUS_2 [4238] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
DISCARD 4244 [(3,6)] 0 [4238] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
INJECT_T 4245 [(0,6)] D [] [] [] [] [] [] none
MERGE 4246 [(1,6),(2,6),(0,6)] D [] [4249,4250,4251,4252] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4247 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4248 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4249 [(2,6),(3,6)] D [4246] [] [] [] [((2,6),(3,6))] [4249,4250,4251,4252] CONDITIONAL_S
Y_MEAS 4250 [(3,6)] HALF_D_PLUS_2 [4246] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
IDLE 4251 [(2,6)] HALF_D_PLUS_2 [4246] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
DISCARD 4252 [(3,6)] 0 [4246] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
MERGE 4253 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4256,4253,4254,4255] CONDITIONAL_S
Y_MEAS 4254 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4256,4253,4254,4255] CONDITIONAL_S
IDLE 4255 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4256,4253,4254,4255] CONDITIONAL_S
DISCARD 4256 [(3,6)] 0 [] [] [] [] [] [4256,4253,4254,4255] CONDITIONAL_S
INJECT_T 4257 [(0,6)] D [] [] [] [] [] [] none
MERGE 4258 [(1,6),(2,6),(0,6)] D [] [4264,4261,4262,4263] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4259 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4260 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4261 [(2,6),(3,6)] D [4258] [] [] [] [((2,6),(3,6))] [4264,4261,4262,4263] CONDITIONAL_S
Y_MEAS 4262 [(3,6)] HALF_D_PLUS_2 [4258] [] [] [] [] [4264,4261,4262,4263] CONDITIONAL_S
IDLE 4263 [(2,6)] HALF_D_PLUS_2 [4258] [] [] [] [] [4264,4261,4262,4263] CONDITIONAL_S
DISCARD 4264 [(3,6)] 0 [4258] [] [] [] [] [4264,4261,4262,4263] CONDITIONAL_S
INJECT_T 4265 [(0,6)] D [] [] [] [] [] [] none
MERGE 4266 [(1,6),(2,6),(0,6)] D [] [4272,4269,4270,4271] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4267 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4268 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4269 [(2,6),(3,6)] D [4266] [] [] [] [((2,6),(3,6))] [4272,4269,4270,4271] CONDITIONAL_S
Y_MEAS 4270 [(3,6)] HALF_D_PLUS_2 [4266] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
IDLE 4271 [(2,6)] HALF_D_PLUS_2 [4266] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
DISCARD 4272 [(3,6)] 0 [4266] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
MERGE 4273 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4273,4274,4275,4276] CONDITIONAL_S
Y_MEAS 4274 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
IDLE 4275 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
DISCARD 4276 [(3,6)] 0 [] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
INJECT_T 4277 [(0,6)] D [] [] [] [] [] [] none
MERGE 4278 [(1,6),(2,6),(0,6)] D [] [4281,4282,4283,4284] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4279 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4280 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4281 [(2,6),(3,6)] D [4278] [] [] [] [((2,6),(3,6))] [4281,4282,4283,4284] CONDITIONAL_S
Y_MEAS 4282 [(3,6)] HALF_D_PLUS_2 [4278] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
IDLE 4283 [(2,6)] HALF_D_PLUS_2 [4278] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
DISCARD 4284 [(3,6)] 0 [4278] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
INJECT_T 4285 [(0,6)] D [] [] [] [] [] [] none
MERGE 4286 [(1,6),(2,6),(0,6)] D [] [4289,4290,4291,4292] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4287 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4288 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4289 [(2,6),(3,6)] D [4286] [] [] [] [((2,6),(3,6))] [4289,4290,4291,4292] CONDITIONAL_S
Y_MEAS 4290 [(3,6)] HALF_D_PLUS_2 [4286] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
IDLE 4291 [(2,6)] HALF_D_PLUS_2 [4286] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
DISCARD 4292 [(3,6)] 0 [4286] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
MERGE 4293 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4296,4293,4294,4295] CONDITIONAL_S
Y_MEAS 4294 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4296,4293,4294,4295] CONDITIONAL_S
IDLE 4295 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4296,4293,4294,4295] CONDITIONAL_S
DISCARD 4296 [(3,6)] 0 [] [] [] [] [] [4296,4293,4294,4295] CONDITIONAL_S
INJECT_T 4297 [(0,6)] D [] [] [] [] [] [] none
MERGE 4298 [(1,6),(2,6),(0,6)] D [] [4304,4301,4302,4303] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4299 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4300 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4301 [(2,6),(3,6)] D [4298] [] [] [] [((2,6),(3,6))] [4304,4301,4302,4303] CONDITIONAL_S
Y_MEAS 4302 [(3,6)] HALF_D_PLUS_2 [4298] [] [] [] [] [4304,4301,4302,4303] CONDITIONAL_S
IDLE 4303 [(2,6)] HALF_D_PLUS_2 [4298] [] [] [] [] [4304,4301,4302,4303] CONDITIONAL_S
DISCARD 4304 [(3,6)] 0 [4298] [] [] [] [] [4304,4301,4302,4303] CONDITIONAL_S
INJECT_T 4305 [(0,6)] D [] [] [] [] [] [] none
MERGE 4306 [(1,6),(2,6),(0,6)] D [] [4312,4309,4310,4311] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4307 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4308 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4309 [(2,6),(3,6)] D [4306] [] [] [] [((2,6),(3,6))] [4312,4309,4310,4311] CONDITIONAL_S
Y_MEAS 4310 [(3,6)] HALF_D_PLUS_2 [4306] [] [] [] [] [4312,4309,4310,4311] CONDITIONAL_S
IDLE 4311 [(2,6)] HALF_D_PLUS_2 [4306] [] [] [] [] [4312,4309,4310,4311] CONDITIONAL_S
DISCARD 4312 [(3,6)] 0 [4306] [] [] [] [] [4312,4309,4310,4311] CONDITIONAL_S
MERGE 4313 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4313,4314,4315,4316] CONDITIONAL_S
Y_MEAS 4314 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
IDLE 4315 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
DISCARD 4316 [(3,6)] 0 [] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
INJECT_T 4317 [(0,6)] D [] [] [] [] [] [] none
MERGE 4318 [(1,6),(2,6),(0,6)] D [] [4321,4322,4323,4324] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4319 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4320 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4321 [(2,6),(3,6)] D [4318] [] [] [] [((2,6),(3,6))] [4321,4322,4323,4324] CONDITIONAL_S
Y_MEAS 4322 [(3,6)] HALF_D_PLUS_2 [4318] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
IDLE 4323 [(2,6)] HALF_D_PLUS_2 [4318] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
DISCARD 4324 [(3,6)] 0 [4318] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
MERGE 4325 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4328,4325,4326,4327] CONDITIONAL_S
Y_MEAS 4326 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
IDLE 4327 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
DISCARD 4328 [(3,6)] 0 [] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
INJECT_T 4329 [(0,6)] D [] [] [] [] [] [] none
MERGE 4330 [(1,6),(2,6),(0,6)] D [] [4336,4333,4334,4335] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4331 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4332 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4333 [(2,6),(3,6)] D [4330] [] [] [] [((2,6),(3,6))] [4336,4333,4334,4335] CONDITIONAL_S
Y_MEAS 4334 [(3,6)] HALF_D_PLUS_2 [4330] [] [] [] [] [4336,4333,4334,4335] CONDITIONAL_S
IDLE 4335 [(2,6)] HALF_D_PLUS_2 [4330] [] [] [] [] [4336,4333,4334,4335] CONDITIONAL_S
DISCARD 4336 [(3,6)] 0 [4330] [] [] [] [] [4336,4333,4334,4335] CONDITIONAL_S
INJECT_T 4337 [(0,6)] D [] [] [] [] [] [] none
MERGE 4338 [(1,6),(2,6),(0,6)] D [] [4344,4341,4342,4343] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4339 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4340 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4341 [(2,6),(3,6)] D [4338] [] [] [] [((2,6),(3,6))] [4344,4341,4342,4343] CONDITIONAL_S
Y_MEAS 4342 [(3,6)] HALF_D_PLUS_2 [4338] [] [] [] [] [4344,4341,4342,4343] CONDITIONAL_S
IDLE 4343 [(2,6)] HALF_D_PLUS_2 [4338] [] [] [] [] [4344,4341,4342,4343] CONDITIONAL_S
DISCARD 4344 [(3,6)] 0 [4338] [] [] [] [] [4344,4341,4342,4343] CONDITIONAL_S
INJECT_T 4345 [(0,6)] D [] [] [] [] [] [] none
MERGE 4346 [(1,6),(2,6),(0,6)] D [] [4352,4349,4350,4351] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4347 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4348 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4349 [(2,6),(3,6)] D [4346] [] [] [] [((2,6),(3,6))] [4352,4349,4350,4351] CONDITIONAL_S
Y_MEAS 4350 [(3,6)] HALF_D_PLUS_2 [4346] [] [] [] [] [4352,4349,4350,4351] CONDITIONAL_S
IDLE 4351 [(2,6)] HALF_D_PLUS_2 [4346] [] [] [] [] [4352,4349,4350,4351] CONDITIONAL_S
DISCARD 4352 [(3,6)] 0 [4346] [] [] [] [] [4352,4349,4350,4351] CONDITIONAL_S
INJECT_T 4353 [(0,6)] D [] [] [] [] [] [] none
MERGE 4354 [(1,6),(2,6),(0,6)] D [] [4360,4357,4358,4359] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4355 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4356 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4357 [(2,6),(3,6)] D [4354] [] [] [] [((2,6),(3,6))] [4360,4357,4358,4359] CONDITIONAL_S
Y_MEAS 4358 [(3,6)] HALF_D_PLUS_2 [4354] [] [] [] [] [4360,4357,4358,4359] CONDITIONAL_S
IDLE 4359 [(2,6)] HALF_D_PLUS_2 [4354] [] [] [] [] [4360,4357,4358,4359] CONDITIONAL_S
DISCARD 4360 [(3,6)] 0 [4354] [] [] [] [] [4360,4357,4358,4359] CONDITIONAL_S
INJECT_T 4361 [(0,6)] D [] [] [] [] [] [] none
MERGE 4362 [(1,6),(2,6),(0,6)] D [] [4368,4365,4366,4367] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4363 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4364 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4365 [(2,6),(3,6)] D [4362] [] [] [] [((2,6),(3,6))] [4368,4365,4366,4367] CONDITIONAL_S
Y_MEAS 4366 [(3,6)] HALF_D_PLUS_2 [4362] [] [] [] [] [4368,4365,4366,4367] CONDITIONAL_S
IDLE 4367 [(2,6)] HALF_D_PLUS_2 [4362] [] [] [] [] [4368,4365,4366,4367] CONDITIONAL_S
DISCARD 4368 [(3,6)] 0 [4362] [] [] [] [] [4368,4365,4366,4367] CONDITIONAL_S
MERGE 4369 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4369,4370,4371,4372] CONDITIONAL_S
Y_MEAS 4370 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
IDLE 4371 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
DISCARD 4372 [(3,6)] 0 [] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
INJECT_T 4373 [(0,6)] D [] [] [] [] [] [] none
MERGE 4374 [(1,6),(2,6),(0,6)] D [] [4377,4378,4379,4380] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4375 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4376 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4377 [(2,6),(3,6)] D [4374] [] [] [] [((2,6),(3,6))] [4377,4378,4379,4380] CONDITIONAL_S
Y_MEAS 4378 [(3,6)] HALF_D_PLUS_2 [4374] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
IDLE 4379 [(2,6)] HALF_D_PLUS_2 [4374] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
DISCARD 4380 [(3,6)] 0 [4374] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
INJECT_T 4381 [(0,6)] D [] [] [] [] [] [] none
MERGE 4382 [(1,6),(2,6),(0,6)] D [] [4385,4386,4387,4388] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4383 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4384 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4385 [(2,6),(3,6)] D [4382] [] [] [] [((2,6),(3,6))] [4385,4386,4387,4388] CONDITIONAL_S
Y_MEAS 4386 [(3,6)] HALF_D_PLUS_2 [4382] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
IDLE 4387 [(2,6)] HALF_D_PLUS_2 [4382] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
DISCARD 4388 [(3,6)] 0 [4382] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
MERGE 4389 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4392,4389,4390,4391] CONDITIONAL_S
Y_MEAS 4390 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4392,4389,4390,4391] CONDITIONAL_S
IDLE 4391 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4392,4389,4390,4391] CONDITIONAL_S
DISCARD 4392 [(3,6)] 0 [] [] [] [] [] [4392,4389,4390,4391] CONDITIONAL_S
INJECT_T 4393 [(0,6)] D [] [] [] [] [] [] none
MERGE 4394 [(1,6),(2,6),(0,6)] D [] [4400,4397,4398,4399] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4395 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4396 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4397 [(2,6),(3,6)] D [4394] [] [] [] [((2,6),(3,6))] [4400,4397,4398,4399] CONDITIONAL_S
Y_MEAS 4398 [(3,6)] HALF_D_PLUS_2 [4394] [] [] [] [] [4400,4397,4398,4399] CONDITIONAL_S
IDLE 4399 [(2,6)] HALF_D_PLUS_2 [4394] [] [] [] [] [4400,4397,4398,4399] CONDITIONAL_S
DISCARD 4400 [(3,6)] 0 [4394] [] [] [] [] [4400,4397,4398,4399] CONDITIONAL_S
INJECT_T 4401 [(0,6)] D [] [] [] [] [] [] none
MERGE 4402 [(1,6),(2,6),(0,6)] D [] [4408,4405,4406,4407] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4403 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4404 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4405 [(2,6),(3,6)] D [4402] [] [] [] [((2,6),(3,6))] [4408,4405,4406,4407] CONDITIONAL_S
Y_MEAS 4406 [(3,6)] HALF_D_PLUS_2 [4402] [] [] [] [] [4408,4405,4406,4407] CONDITIONAL_S
IDLE 4407 [(2,6)] HALF_D_PLUS_2 [4402] [] [] [] [] [4408,4405,4406,4407] CONDITIONAL_S
DISCARD 4408 [(3,6)] 0 [4402] [] [] [] [] [4408,4405,4406,4407] CONDITIONAL_S
INJECT_T 4409 [(0,6)] D [] [] [] [] [] [] none
MERGE 4410 [(1,6),(2,6),(0,6)] D [] [4416,4413,4414,4415] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4411 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4412 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4413 [(2,6),(3,6)] D [4410] [] [] [] [((2,6),(3,6))] [4416,4413,4414,4415] CONDITIONAL_S
Y_MEAS 4414 [(3,6)] HALF_D_PLUS_2 [4410] [] [] [] [] [4416,4413,4414,4415] CONDITIONAL_S
IDLE 4415 [(2,6)] HALF_D_PLUS_2 [4410] [] [] [] [] [4416,4413,4414,4415] CONDITIONAL_S
DISCARD 4416 [(3,6)] 0 [4410] [] [] [] [] [4416,4413,4414,4415] CONDITIONAL_S
MERGE 4417 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4417,4418,4419,4420] CONDITIONAL_S
Y_MEAS 4418 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
IDLE 4419 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
DISCARD 4420 [(3,6)] 0 [] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
INJECT_T 4421 [(0,6)] D [] [] [] [] [] [] none
MERGE 4422 [(1,6),(2,6),(0,6)] D [] [4425,4426,4427,4428] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4423 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4424 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4425 [(2,6),(3,6)] D [4422] [] [] [] [((2,6),(3,6))] [4425,4426,4427,4428] CONDITIONAL_S
Y_MEAS 4426 [(3,6)] HALF_D_PLUS_2 [4422] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
IDLE 4427 [(2,6)] HALF_D_PLUS_2 [4422] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
DISCARD 4428 [(3,6)] 0 [4422] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
INJECT_T 4429 [(0,6)] D [] [] [] [] [] [] none
MERGE 4430 [(1,6),(2,6),(0,6)] D [] [4433,4434,4435,4436] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4431 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4432 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4433 [(2,6),(3,6)] D [4430] [] [] [] [((2,6),(3,6))] [4433,4434,4435,4436] CONDITIONAL_S
Y_MEAS 4434 [(3,6)] HALF_D_PLUS_2 [4430] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
IDLE 4435 [(2,6)] HALF_D_PLUS_2 [4430] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
DISCARD 4436 [(3,6)] 0 [4430] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
INJECT_T 4437 [(0,6)] D [] [] [] [] [] [] none
MERGE 4438 [(1,6),(2,6),(0,6)] D [] [4441,4442,4443,4444] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4439 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4440 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4441 [(2,6),(3,6)] D [4438] [] [] [] [((2,6),(3,6))] [4441,4442,4443,4444] CONDITIONAL_S
Y_MEAS 4442 [(3,6)] HALF_D_PLUS_2 [4438] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
IDLE 4443 [(2,6)] HALF_D_PLUS_2 [4438] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
DISCARD 4444 [(3,6)] 0 [4438] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
MERGE 4445 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4448,4445,4446,4447] CONDITIONAL_S
Y_MEAS 4446 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4448,4445,4446,4447] CONDITIONAL_S
IDLE 4447 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4448,4445,4446,4447] CONDITIONAL_S
DISCARD 4448 [(3,6)] 0 [] [] [] [] [] [4448,4445,4446,4447] CONDITIONAL_S
INJECT_T 4449 [(0,6)] D [] [] [] [] [] [] none
MERGE 4450 [(1,6),(2,6),(0,6)] D [] [4456,4453,4454,4455] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4451 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4452 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4453 [(2,6),(3,6)] D [4450] [] [] [] [((2,6),(3,6))] [4456,4453,4454,4455] CONDITIONAL_S
Y_MEAS 4454 [(3,6)] HALF_D_PLUS_2 [4450] [] [] [] [] [4456,4453,4454,4455] CONDITIONAL_S
IDLE 4455 [(2,6)] HALF_D_PLUS_2 [4450] [] [] [] [] [4456,4453,4454,4455] CONDITIONAL_S
DISCARD 4456 [(3,6)] 0 [4450] [] [] [] [] [4456,4453,4454,4455] CONDITIONAL_S
MERGE 4457 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4457,4458,4459,4460] CONDITIONAL_S
Y_MEAS 4458 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
IDLE 4459 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
DISCARD 4460 [(3,6)] 0 [] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
INJECT_T 4461 [(0,6)] D [] [] [] [] [] [] none
MERGE 4462 [(1,6),(2,6),(0,6)] D [] [4465,4466,4467,4468] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4463 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4464 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4465 [(2,6),(3,6)] D [4462] [] [] [] [((2,6),(3,6))] [4465,4466,4467,4468] CONDITIONAL_S
Y_MEAS 4466 [(3,6)] HALF_D_PLUS_2 [4462] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
IDLE 4467 [(2,6)] HALF_D_PLUS_2 [4462] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
DISCARD 4468 [(3,6)] 0 [4462] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
MERGE 4469 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4472,4469,4470,4471] CONDITIONAL_S
Y_MEAS 4470 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4472,4469,4470,4471] CONDITIONAL_S
IDLE 4471 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4472,4469,4470,4471] CONDITIONAL_S
DISCARD 4472 [(3,6)] 0 [] [] [] [] [] [4472,4469,4470,4471] CONDITIONAL_S
INJECT_T 4473 [(0,6)] D [] [] [] [] [] [] none
MERGE 4474 [(1,6),(2,6),(0,6)] D [] [4480,4477,4478,4479] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4475 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4476 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4477 [(2,6),(3,6)] D [4474] [] [] [] [((2,6),(3,6))] [4480,4477,4478,4479] CONDITIONAL_S
Y_MEAS 4478 [(3,6)] HALF_D_PLUS_2 [4474] [] [] [] [] [4480,4477,4478,4479] CONDITIONAL_S
IDLE 4479 [(2,6)] HALF_D_PLUS_2 [4474] [] [] [] [] [4480,4477,4478,4479] CONDITIONAL_S
DISCARD 4480 [(3,6)] 0 [4474] [] [] [] [] [4480,4477,4478,4479] CONDITIONAL_S
INJECT_T 4481 [(0,6)] D [] [] [] [] [] [] none
MERGE 4482 [(1,6),(2,6),(0,6)] D [] [4488,4485,4486,4487] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4483 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4484 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4485 [(2,6),(3,6)] D [4482] [] [] [] [((2,6),(3,6))] [4488,4485,4486,4487] CONDITIONAL_S
Y_MEAS 4486 [(3,6)] HALF_D_PLUS_2 [4482] [] [] [] [] [4488,4485,4486,4487] CONDITIONAL_S
IDLE 4487 [(2,6)] HALF_D_PLUS_2 [4482] [] [] [] [] [4488,4485,4486,4487] CONDITIONAL_S
DISCARD 4488 [(3,6)] 0 [4482] [] [] [] [] [4488,4485,4486,4487] CONDITIONAL_S
INJECT_T 4489 [(0,6)] D [] [] [] [] [] [] none
MERGE 4490 [(1,6),(2,6),(0,6)] D [] [4496,4493,4494,4495] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4491 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4492 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4493 [(2,6),(3,6)] D [4490] [] [] [] [((2,6),(3,6))] [4496,4493,4494,4495] CONDITIONAL_S
Y_MEAS 4494 [(3,6)] HALF_D_PLUS_2 [4490] [] [] [] [] [4496,4493,4494,4495] CONDITIONAL_S
IDLE 4495 [(2,6)] HALF_D_PLUS_2 [4490] [] [] [] [] [4496,4493,4494,4495] CONDITIONAL_S
DISCARD 4496 [(3,6)] 0 [4490] [] [] [] [] [4496,4493,4494,4495] CONDITIONAL_S
INJECT_T 4497 [(0,6)] D [] [] [] [] [] [] none
MERGE 4498 [(1,6),(2,6),(0,6)] D [] [4504,4501,4502,4503] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4499 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4500 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4501 [(2,6),(3,6)] D [4498] [] [] [] [((2,6),(3,6))] [4504,4501,4502,4503] CONDITIONAL_S
Y_MEAS 4502 [(3,6)] HALF_D_PLUS_2 [4498] [] [] [] [] [4504,4501,4502,4503] CONDITIONAL_S
IDLE 4503 [(2,6)] HALF_D_PLUS_2 [4498] [] [] [] [] [4504,4501,4502,4503] CONDITIONAL_S
DISCARD 4504 [(3,6)] 0 [4498] [] [] [] [] [4504,4501,4502,4503] CONDITIONAL_S
INJECT_T 4505 [(0,6)] D [] [] [] [] [] [] none
MERGE 4506 [(1,6),(2,6),(0,6)] D [] [4512,4509,4510,4511] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4507 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4508 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4509 [(2,6),(3,6)] D [4506] [] [] [] [((2,6),(3,6))] [4512,4509,4510,4511] CONDITIONAL_S
Y_MEAS 4510 [(3,6)] HALF_D_PLUS_2 [4506] [] [] [] [] [4512,4509,4510,4511] CONDITIONAL_S
IDLE 4511 [(2,6)] HALF_D_PLUS_2 [4506] [] [] [] [] [4512,4509,4510,4511] CONDITIONAL_S
DISCARD 4512 [(3,6)] 0 [4506] [] [] [] [] [4512,4509,4510,4511] CONDITIONAL_S
INJECT_T 4513 [(0,6)] D [] [] [] [] [] [] none
MERGE 4514 [(1,6),(2,6),(0,6)] D [] [4520,4517,4518,4519] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4515 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4516 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4517 [(2,6),(3,6)] D [4514] [] [] [] [((2,6),(3,6))] [4520,4517,4518,4519] CONDITIONAL_S
Y_MEAS 4518 [(3,6)] HALF_D_PLUS_2 [4514] [] [] [] [] [4520,4517,4518,4519] CONDITIONAL_S
IDLE 4519 [(2,6)] HALF_D_PLUS_2 [4514] [] [] [] [] [4520,4517,4518,4519] CONDITIONAL_S
DISCARD 4520 [(3,6)] 0 [4514] [] [] [] [] [4520,4517,4518,4519] CONDITIONAL_S
INJECT_T 4521 [(0,6)] D [] [] [] [] [] [] none
MERGE 4522 [(1,6),(2,6),(0,6)] D [] [4528,4525,4526,4527] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4523 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4524 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4525 [(2,6),(3,6)] D [4522] [] [] [] [((2,6),(3,6))] [4528,4525,4526,4527] CONDITIONAL_S
Y_MEAS 4526 [(3,6)] HALF_D_PLUS_2 [4522] [] [] [] [] [4528,4525,4526,4527] CONDITIONAL_S
IDLE 4527 [(2,6)] HALF_D_PLUS_2 [4522] [] [] [] [] [4528,4525,4526,4527] CONDITIONAL_S
DISCARD 4528 [(3,6)] 0 [4522] [] [] [] [] [4528,4525,4526,4527] CONDITIONAL_S
INJECT_T 4529 [(0,6)] D [] [] [] [] [] [] none
MERGE 4530 [(1,6),(2,6),(0,6)] D [] [4536,4533,4534,4535] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4531 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4532 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4533 [(2,6),(3,6)] D [4530] [] [] [] [((2,6),(3,6))] [4536,4533,4534,4535] CONDITIONAL_S
Y_MEAS 4534 [(3,6)] HALF_D_PLUS_2 [4530] [] [] [] [] [4536,4533,4534,4535] CONDITIONAL_S
IDLE 4535 [(2,6)] HALF_D_PLUS_2 [4530] [] [] [] [] [4536,4533,4534,4535] CONDITIONAL_S
DISCARD 4536 [(3,6)] 0 [4530] [] [] [] [] [4536,4533,4534,4535] CONDITIONAL_S
MERGE 4537 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4537,4538,4539,4540] CONDITIONAL_S
Y_MEAS 4538 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
IDLE 4539 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
DISCARD 4540 [(3,6)] 0 [] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
INJECT_T 4541 [(0,6)] D [] [] [] [] [] [] none
MERGE 4542 [(1,6),(2,6),(0,6)] D [] [4545,4546,4547,4548] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4543 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4544 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4545 [(2,6),(3,6)] D [4542] [] [] [] [((2,6),(3,6))] [4545,4546,4547,4548] CONDITIONAL_S
Y_MEAS 4546 [(3,6)] HALF_D_PLUS_2 [4542] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
IDLE 4547 [(2,6)] HALF_D_PLUS_2 [4542] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
DISCARD 4548 [(3,6)] 0 [4542] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
MERGE 4549 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4552,4549,4550,4551] CONDITIONAL_S
Y_MEAS 4550 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4552,4549,4550,4551] CONDITIONAL_S
IDLE 4551 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4552,4549,4550,4551] CONDITIONAL_S
DISCARD 4552 [(3,6)] 0 [] [] [] [] [] [4552,4549,4550,4551] CONDITIONAL_S
INJECT_T 4553 [(0,6)] D [] [] [] [] [] [] none
MERGE 4554 [(1,6),(2,6),(0,6)] D [] [4560,4557,4558,4559] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4555 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4556 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4557 [(2,6),(3,6)] D [4554] [] [] [] [((2,6),(3,6))] [4560,4557,4558,4559] CONDITIONAL_S
Y_MEAS 4558 [(3,6)] HALF_D_PLUS_2 [4554] [] [] [] [] [4560,4557,4558,4559] CONDITIONAL_S
IDLE 4559 [(2,6)] HALF_D_PLUS_2 [4554] [] [] [] [] [4560,4557,4558,4559] CONDITIONAL_S
DISCARD 4560 [(3,6)] 0 [4554] [] [] [] [] [4560,4557,4558,4559] CONDITIONAL_S
MERGE 4561 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4561,4562,4563,4564] CONDITIONAL_S
Y_MEAS 4562 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
IDLE 4563 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
DISCARD 4564 [(3,6)] 0 [] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
INJECT_T 4565 [(0,6)] D [] [] [] [] [] [] none
MERGE 4566 [(1,6),(2,6),(0,6)] D [] [4569,4570,4571,4572] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4567 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4568 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4569 [(2,6),(3,6)] D [4566] [] [] [] [((2,6),(3,6))] [4569,4570,4571,4572] CONDITIONAL_S
Y_MEAS 4570 [(3,6)] HALF_D_PLUS_2 [4566] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
IDLE 4571 [(2,6)] HALF_D_PLUS_2 [4566] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
DISCARD 4572 [(3,6)] 0 [4566] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
INJECT_T 4573 [(0,6)] D [] [] [] [] [] [] none
MERGE 4574 [(1,6),(2,6),(0,6)] D [] [4577,4578,4579,4580] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4575 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4576 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4577 [(2,6),(3,6)] D [4574] [] [] [] [((2,6),(3,6))] [4577,4578,4579,4580] CONDITIONAL_S
Y_MEAS 4578 [(3,6)] HALF_D_PLUS_2 [4574] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
IDLE 4579 [(2,6)] HALF_D_PLUS_2 [4574] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
DISCARD 4580 [(3,6)] 0 [4574] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
INJECT_T 4581 [(0,6)] D [] [] [] [] [] [] none
MERGE 4582 [(1,6),(2,6),(0,6)] D [] [4585,4586,4587,4588] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4583 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4584 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4585 [(2,6),(3,6)] D [4582] [] [] [] [((2,6),(3,6))] [4585,4586,4587,4588] CONDITIONAL_S
Y_MEAS 4586 [(3,6)] HALF_D_PLUS_2 [4582] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
IDLE 4587 [(2,6)] HALF_D_PLUS_2 [4582] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
DISCARD 4588 [(3,6)] 0 [4582] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
INJECT_T 4589 [(0,6)] D [] [] [] [] [] [] none
MERGE 4590 [(1,6),(2,6),(0,6)] D [] [4593,4594,4595,4596] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4591 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4592 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4593 [(2,6),(3,6)] D [4590] [] [] [] [((2,6),(3,6))] [4593,4594,4595,4596] CONDITIONAL_S
Y_MEAS 4594 [(3,6)] HALF_D_PLUS_2 [4590] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
IDLE 4595 [(2,6)] HALF_D_PLUS_2 [4590] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
DISCARD 4596 [(3,6)] 0 [4590] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
INJECT_T 4597 [(0,6)] D [] [] [] [] [] [] none
MERGE 4598 [(1,6),(2,6),(0,6)] D [] [4601,4602,4603,4604] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4599 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4600 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4601 [(2,6),(3,6)] D [4598] [] [] [] [((2,6),(3,6))] [4601,4602,4603,4604] CONDITIONAL_S
Y_MEAS 4602 [(3,6)] HALF_D_PLUS_2 [4598] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
IDLE 4603 [(2,6)] HALF_D_PLUS_2 [4598] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
DISCARD 4604 [(3,6)] 0 [4598] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
INJECT_T 4605 [(0,6)] D [] [] [] [] [] [] none
MERGE 4606 [(1,6),(2,6),(0,6)] D [] [4609,4610,4611,4612] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4607 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4608 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4609 [(2,6),(3,6)] D [4606] [] [] [] [((2,6),(3,6))] [4609,4610,4611,4612] CONDITIONAL_S
Y_MEAS 4610 [(3,6)] HALF_D_PLUS_2 [4606] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
IDLE 4611 [(2,6)] HALF_D_PLUS_2 [4606] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
DISCARD 4612 [(3,6)] 0 [4606] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
INJECT_T 4613 [(0,6)] D [] [] [] [] [] [] none
MERGE 4614 [(1,6),(2,6),(0,6)] D [] [4617,4618,4619,4620] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4615 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4616 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4617 [(2,6),(3,6)] D [4614] [] [] [] [((2,6),(3,6))] [4617,4618,4619,4620] CONDITIONAL_S
Y_MEAS 4618 [(3,6)] HALF_D_PLUS_2 [4614] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
IDLE 4619 [(2,6)] HALF_D_PLUS_2 [4614] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
DISCARD 4620 [(3,6)] 0 [4614] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
MERGE 4621 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4624,4621,4622,4623] CONDITIONAL_S
Y_MEAS 4622 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4624,4621,4622,4623] CONDITIONAL_S
IDLE 4623 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4624,4621,4622,4623] CONDITIONAL_S
DISCARD 4624 [(3,6)] 0 [] [] [] [] [] [4624,4621,4622,4623] CONDITIONAL_S
INJECT_T 4625 [(0,6)] D [] [] [] [] [] [] none
MERGE 4626 [(1,6),(2,6),(0,6)] D [] [4632,4629,4630,4631] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4627 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4628 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4629 [(2,6),(3,6)] D [4626] [] [] [] [((2,6),(3,6))] [4632,4629,4630,4631] CONDITIONAL_S
Y_MEAS 4630 [(3,6)] HALF_D_PLUS_2 [4626] [] [] [] [] [4632,4629,4630,4631] CONDITIONAL_S
IDLE 4631 [(2,6)] HALF_D_PLUS_2 [4626] [] [] [] [] [4632,4629,4630,4631] CONDITIONAL_S
DISCARD 4632 [(3,6)] 0 [4626] [] [] [] [] [4632,4629,4630,4631] CONDITIONAL_S
MERGE 4633 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4633,4634,4635,4636] CONDITIONAL_S
Y_MEAS 4634 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
IDLE 4635 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
DISCARD 4636 [(3,6)] 0 [] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
INJECT_T 4637 [(0,6)] D [] [] [] [] [] [] none
MERGE 4638 [(1,6),(2,6),(0,6)] D [] [4641,4642,4643,4644] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4639 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4640 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4641 [(2,6),(3,6)] D [4638] [] [] [] [((2,6),(3,6))] [4641,4642,4643,4644] CONDITIONAL_S
Y_MEAS 4642 [(3,6)] HALF_D_PLUS_2 [4638] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
IDLE 4643 [(2,6)] HALF_D_PLUS_2 [4638] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
DISCARD 4644 [(3,6)] 0 [4638] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
INJECT_T 4645 [(0,6)] D [] [] [] [] [] [] none
MERGE 4646 [(1,6),(2,6),(0,6)] D [] [4649,4650,4651,4652] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4647 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4648 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4649 [(2,6),(3,6)] D [4646] [] [] [] [((2,6),(3,6))] [4649,4650,4651,4652] CONDITIONAL_S
Y_MEAS 4650 [(3,6)] HALF_D_PLUS_2 [4646] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
IDLE 4651 [(2,6)] HALF_D_PLUS_2 [4646] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
DISCARD 4652 [(3,6)] 0 [4646] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
INJECT_T 4653 [(0,6)] D [] [] [] [] [] [] none
MERGE 4654 [(1,6),(2,6),(0,6)] D [] [4657,4658,4659,4660] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4655 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4656 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4657 [(2,6),(3,6)] D [4654] [] [] [] [((2,6),(3,6))] [4657,4658,4659,4660] CONDITIONAL_S
Y_MEAS 4658 [(3,6)] HALF_D_PLUS_2 [4654] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
IDLE 4659 [(2,6)] HALF_D_PLUS_2 [4654] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
DISCARD 4660 [(3,6)] 0 [4654] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
MERGE 4661 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4664,4661,4662,4663] CONDITIONAL_S
Y_MEAS 4662 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4664,4661,4662,4663] CONDITIONAL_S
IDLE 4663 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4664,4661,4662,4663] CONDITIONAL_S
DISCARD 4664 [(3,6)] 0 [] [] [] [] [] [4664,4661,4662,4663] CONDITIONAL_S
INJECT_T 4665 [(0,6)] D [] [] [] [] [] [] none
MERGE 4666 [(1,6),(2,6),(0,6)] D [] [4672,4669,4670,4671] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4667 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4668 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4669 [(2,6),(3,6)] D [4666] [] [] [] [((2,6),(3,6))] [4672,4669,4670,4671] CONDITIONAL_S
Y_MEAS 4670 [(3,6)] HALF_D_PLUS_2 [4666] [] [] [] [] [4672,4669,4670,4671] CONDITIONAL_S
IDLE 4671 [(2,6)] HALF_D_PLUS_2 [4666] [] [] [] [] [4672,4669,4670,4671] CONDITIONAL_S
DISCARD 4672 [(3,6)] 0 [4666] [] [] [] [] [4672,4669,4670,4671] CONDITIONAL_S
MERGE 4673 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4673,4674,4675,4676] CONDITIONAL_S
Y_MEAS 4674 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
IDLE 4675 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
DISCARD 4676 [(3,6)] 0 [] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
INJECT_T 4677 [(0,6)] D [] [] [] [] [] [] none
MERGE 4678 [(1,6),(2,6),(0,6)] D [] [4681,4682,4683,4684] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4679 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4680 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4681 [(2,6),(3,6)] D [4678] [] [] [] [((2,6),(3,6))] [4681,4682,4683,4684] CONDITIONAL_S
Y_MEAS 4682 [(3,6)] HALF_D_PLUS_2 [4678] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
IDLE 4683 [(2,6)] HALF_D_PLUS_2 [4678] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
DISCARD 4684 [(3,6)] 0 [4678] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
MERGE 4685 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4688,4685,4686,4687] CONDITIONAL_S
Y_MEAS 4686 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4688,4685,4686,4687] CONDITIONAL_S
IDLE 4687 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4688,4685,4686,4687] CONDITIONAL_S
DISCARD 4688 [(3,6)] 0 [] [] [] [] [] [4688,4685,4686,4687] CONDITIONAL_S
INJECT_T 4689 [(0,6)] D [] [] [] [] [] [] none
MERGE 4690 [(1,6),(2,6),(0,6)] D [] [4696,4693,4694,4695] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4691 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4692 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4693 [(2,6),(3,6)] D [4690] [] [] [] [((2,6),(3,6))] [4696,4693,4694,4695] CONDITIONAL_S
Y_MEAS 4694 [(3,6)] HALF_D_PLUS_2 [4690] [] [] [] [] [4696,4693,4694,4695] CONDITIONAL_S
IDLE 4695 [(2,6)] HALF_D_PLUS_2 [4690] [] [] [] [] [4696,4693,4694,4695] CONDITIONAL_S
DISCARD 4696 [(3,6)] 0 [4690] [] [] [] [] [4696,4693,4694,4695] CONDITIONAL_S
MERGE 4697 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4697,4698,4699,4700] CONDITIONAL_S
Y_MEAS 4698 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
IDLE 4699 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
DISCARD 4700 [(3,6)] 0 [] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
INJECT_T 4701 [(0,6)] D [] [] [] [] [] [] none
MERGE 4702 [(1,6),(2,6),(0,6)] D [] [4705,4706,4707,4708] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4703 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4704 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4705 [(2,6),(3,6)] D [4702] [] [] [] [((2,6),(3,6))] [4705,4706,4707,4708] CONDITIONAL_S
Y_MEAS 4706 [(3,6)] HALF_D_PLUS_2 [4702] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
IDLE 4707 [(2,6)] HALF_D_PLUS_2 [4702] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
DISCARD 4708 [(3,6)] 0 [4702] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
MERGE 4709 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4712,4709,4710,4711] CONDITIONAL_S
Y_MEAS 4710 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4712,4709,4710,4711] CONDITIONAL_S
IDLE 4711 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4712,4709,4710,4711] CONDITIONAL_S
DISCARD 4712 [(3,6)] 0 [] [] [] [] [] [4712,4709,4710,4711] CONDITIONAL_S
INJECT_T 4713 [(0,6)] D [] [] [] [] [] [] none
MERGE 4714 [(1,6),(2,6),(0,6)] D [] [4720,4717,4718,4719] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4715 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4716 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4717 [(2,6),(3,6)] D [4714] [] [] [] [((2,6),(3,6))] [4720,4717,4718,4719] CONDITIONAL_S
Y_MEAS 4718 [(3,6)] HALF_D_PLUS_2 [4714] [] [] [] [] [4720,4717,4718,4719] CONDITIONAL_S
IDLE 4719 [(2,6)] HALF_D_PLUS_2 [4714] [] [] [] [] [4720,4717,4718,4719] CONDITIONAL_S
DISCARD 4720 [(3,6)] 0 [4714] [] [] [] [] [4720,4717,4718,4719] CONDITIONAL_S
INJECT_T 4721 [(0,6)] D [] [] [] [] [] [] none
MERGE 4722 [(1,6),(2,6),(0,6)] D [] [4728,4725,4726,4727] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4723 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4724 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4725 [(2,6),(3,6)] D [4722] [] [] [] [((2,6),(3,6))] [4728,4725,4726,4727] CONDITIONAL_S
Y_MEAS 4726 [(3,6)] HALF_D_PLUS_2 [4722] [] [] [] [] [4728,4725,4726,4727] CONDITIONAL_S
IDLE 4727 [(2,6)] HALF_D_PLUS_2 [4722] [] [] [] [] [4728,4725,4726,4727] CONDITIONAL_S
DISCARD 4728 [(3,6)] 0 [4722] [] [] [] [] [4728,4725,4726,4727] CONDITIONAL_S
INJECT_T 4729 [(0,6)] D [] [] [] [] [] [] none
MERGE 4730 [(1,6),(2,6),(0,6)] D [] [4736,4733,4734,4735] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4731 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4732 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4733 [(2,6),(3,6)] D [4730] [] [] [] [((2,6),(3,6))] [4736,4733,4734,4735] CONDITIONAL_S
Y_MEAS 4734 [(3,6)] HALF_D_PLUS_2 [4730] [] [] [] [] [4736,4733,4734,4735] CONDITIONAL_S
IDLE 4735 [(2,6)] HALF_D_PLUS_2 [4730] [] [] [] [] [4736,4733,4734,4735] CONDITIONAL_S
DISCARD 4736 [(3,6)] 0 [4730] [] [] [] [] [4736,4733,4734,4735] CONDITIONAL_S
MERGE 4737 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4737,4738,4739,4740] CONDITIONAL_S
Y_MEAS 4738 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
IDLE 4739 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
DISCARD 4740 [(3,6)] 0 [] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
INJECT_T 4741 [(0,6)] D [] [] [] [] [] [] none
MERGE 4742 [(1,6),(2,6),(0,6)] D [] [4745,4746,4747,4748] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4743 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4744 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4745 [(2,6),(3,6)] D [4742] [] [] [] [((2,6),(3,6))] [4745,4746,4747,4748] CONDITIONAL_S
Y_MEAS 4746 [(3,6)] HALF_D_PLUS_2 [4742] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
IDLE 4747 [(2,6)] HALF_D_PLUS_2 [4742] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
DISCARD 4748 [(3,6)] 0 [4742] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
MERGE 4749 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4752,4749,4750,4751] CONDITIONAL_S
Y_MEAS 4750 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4752,4749,4750,4751] CONDITIONAL_S
IDLE 4751 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4752,4749,4750,4751] CONDITIONAL_S
DISCARD 4752 [(3,6)] 0 [] [] [] [] [] [4752,4749,4750,4751] CONDITIONAL_S
INJECT_T 4753 [(0,6)] D [] [] [] [] [] [] none
MERGE 4754 [(1,6),(2,6),(0,6)] D [] [4760,4757,4758,4759] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4755 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4756 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4757 [(2,6),(3,6)] D [4754] [] [] [] [((2,6),(3,6))] [4760,4757,4758,4759] CONDITIONAL_S
Y_MEAS 4758 [(3,6)] HALF_D_PLUS_2 [4754] [] [] [] [] [4760,4757,4758,4759] CONDITIONAL_S
IDLE 4759 [(2,6)] HALF_D_PLUS_2 [4754] [] [] [] [] [4760,4757,4758,4759] CONDITIONAL_S
DISCARD 4760 [(3,6)] 0 [4754] [] [] [] [] [4760,4757,4758,4759] CONDITIONAL_S
MERGE 4761 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4761,4762,4763,4764] CONDITIONAL_S
Y_MEAS 4762 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
IDLE 4763 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
DISCARD 4764 [(3,6)] 0 [] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
INJECT_T 4765 [(0,6)] D [] [] [] [] [] [] none
MERGE 4766 [(1,6),(2,6),(0,6)] D [] [4769,4770,4771,4772] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4767 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4768 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4769 [(2,6),(3,6)] D [4766] [] [] [] [((2,6),(3,6))] [4769,4770,4771,4772] CONDITIONAL_S
Y_MEAS 4770 [(3,6)] HALF_D_PLUS_2 [4766] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
IDLE 4771 [(2,6)] HALF_D_PLUS_2 [4766] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
DISCARD 4772 [(3,6)] 0 [4766] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
MERGE 4773 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4776,4773,4774,4775] CONDITIONAL_S
Y_MEAS 4774 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4776,4773,4774,4775] CONDITIONAL_S
IDLE 4775 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4776,4773,4774,4775] CONDITIONAL_S
DISCARD 4776 [(3,6)] 0 [] [] [] [] [] [4776,4773,4774,4775] CONDITIONAL_S
INJECT_T 4777 [(0,6)] D [] [] [] [] [] [] none
MERGE 4778 [(1,6),(2,6),(0,6)] D [] [4784,4781,4782,4783] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4779 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4780 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4781 [(2,6),(3,6)] D [4778] [] [] [] [((2,6),(3,6))] [4784,4781,4782,4783] CONDITIONAL_S
Y_MEAS 4782 [(3,6)] HALF_D_PLUS_2 [4778] [] [] [] [] [4784,4781,4782,4783] CONDITIONAL_S
IDLE 4783 [(2,6)] HALF_D_PLUS_2 [4778] [] [] [] [] [4784,4781,4782,4783] CONDITIONAL_S
DISCARD 4784 [(3,6)] 0 [4778] [] [] [] [] [4784,4781,4782,4783] CONDITIONAL_S
MERGE 4785 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4785,4786,4787,4788] CONDITIONAL_S
Y_MEAS 4786 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
IDLE 4787 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
DISCARD 4788 [(3,6)] 0 [] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
INJECT_T 4789 [(0,6)] D [] [] [] [] [] [] none
MERGE 4790 [(1,6),(2,6),(0,6)] D [] [4793,4794,4795,4796] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4791 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4792 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4793 [(2,6),(3,6)] D [4790] [] [] [] [((2,6),(3,6))] [4793,4794,4795,4796] CONDITIONAL_S
Y_MEAS 4794 [(3,6)] HALF_D_PLUS_2 [4790] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
IDLE 4795 [(2,6)] HALF_D_PLUS_2 [4790] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
DISCARD 4796 [(3,6)] 0 [4790] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
INJECT_T 4797 [(0,6)] D [] [] [] [] [] [] none
MERGE 4798 [(1,6),(2,6),(0,6)] D [] [4801,4802,4803,4804] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4799 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4800 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4801 [(2,6),(3,6)] D [4798] [] [] [] [((2,6),(3,6))] [4801,4802,4803,4804] CONDITIONAL_S
Y_MEAS 4802 [(3,6)] HALF_D_PLUS_2 [4798] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
IDLE 4803 [(2,6)] HALF_D_PLUS_2 [4798] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
DISCARD 4804 [(3,6)] 0 [4798] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
MERGE 4805 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4808,4805,4806,4807] CONDITIONAL_S
Y_MEAS 4806 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4808,4805,4806,4807] CONDITIONAL_S
IDLE 4807 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4808,4805,4806,4807] CONDITIONAL_S
DISCARD 4808 [(3,6)] 0 [] [] [] [] [] [4808,4805,4806,4807] CONDITIONAL_S
INJECT_T 4809 [(0,6)] D [] [] [] [] [] [] none
MERGE 4810 [(1,6),(2,6),(0,6)] D [] [4816,4813,4814,4815] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4811 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4812 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4813 [(2,6),(3,6)] D [4810] [] [] [] [((2,6),(3,6))] [4816,4813,4814,4815] CONDITIONAL_S
Y_MEAS 4814 [(3,6)] HALF_D_PLUS_2 [4810] [] [] [] [] [4816,4813,4814,4815] CONDITIONAL_S
IDLE 4815 [(2,6)] HALF_D_PLUS_2 [4810] [] [] [] [] [4816,4813,4814,4815] CONDITIONAL_S
DISCARD 4816 [(3,6)] 0 [4810] [] [] [] [] [4816,4813,4814,4815] CONDITIONAL_S
MERGE 4817 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4817,4818,4819,4820] CONDITIONAL_S
Y_MEAS 4818 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
IDLE 4819 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
DISCARD 4820 [(3,6)] 0 [] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
INJECT_T 4821 [(0,6)] D [] [] [] [] [] [] none
MERGE 4822 [(1,6),(2,6),(0,6)] D [] [4825,4826,4827,4828] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4823 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4824 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4825 [(2,6),(3,6)] D [4822] [] [] [] [((2,6),(3,6))] [4825,4826,4827,4828] CONDITIONAL_S
Y_MEAS 4826 [(3,6)] HALF_D_PLUS_2 [4822] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
IDLE 4827 [(2,6)] HALF_D_PLUS_2 [4822] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
DISCARD 4828 [(3,6)] 0 [4822] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
MERGE 4829 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4832,4829,4830,4831] CONDITIONAL_S
Y_MEAS 4830 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4832,4829,4830,4831] CONDITIONAL_S
IDLE 4831 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4832,4829,4830,4831] CONDITIONAL_S
DISCARD 4832 [(3,6)] 0 [] [] [] [] [] [4832,4829,4830,4831] CONDITIONAL_S
INJECT_T 4833 [(0,6)] D [] [] [] [] [] [] none
MERGE 4834 [(1,6),(2,6),(0,6)] D [] [4840,4837,4838,4839] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4835 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4836 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4837 [(2,6),(3,6)] D [4834] [] [] [] [((2,6),(3,6))] [4840,4837,4838,4839] CONDITIONAL_S
Y_MEAS 4838 [(3,6)] HALF_D_PLUS_2 [4834] [] [] [] [] [4840,4837,4838,4839] CONDITIONAL_S
IDLE 4839 [(2,6)] HALF_D_PLUS_2 [4834] [] [] [] [] [4840,4837,4838,4839] CONDITIONAL_S
DISCARD 4840 [(3,6)] 0 [4834] [] [] [] [] [4840,4837,4838,4839] CONDITIONAL_S
INJECT_T 4841 [(0,6)] D [] [] [] [] [] [] none
MERGE 4842 [(1,6),(2,6),(0,6)] D [] [4848,4845,4846,4847] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4843 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4844 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4845 [(2,6),(3,6)] D [4842] [] [] [] [((2,6),(3,6))] [4848,4845,4846,4847] CONDITIONAL_S
Y_MEAS 4846 [(3,6)] HALF_D_PLUS_2 [4842] [] [] [] [] [4848,4845,4846,4847] CONDITIONAL_S
IDLE 4847 [(2,6)] HALF_D_PLUS_2 [4842] [] [] [] [] [4848,4845,4846,4847] CONDITIONAL_S
DISCARD 4848 [(3,6)] 0 [4842] [] [] [] [] [4848,4845,4846,4847] CONDITIONAL_S
INJECT_T 4849 [(0,6)] D [] [] [] [] [] [] none
MERGE 4850 [(1,6),(2,6),(0,6)] D [] [4856,4853,4854,4855] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4851 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4852 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4853 [(2,6),(3,6)] D [4850] [] [] [] [((2,6),(3,6))] [4856,4853,4854,4855] CONDITIONAL_S
Y_MEAS 4854 [(3,6)] HALF_D_PLUS_2 [4850] [] [] [] [] [4856,4853,4854,4855] CONDITIONAL_S
IDLE 4855 [(2,6)] HALF_D_PLUS_2 [4850] [] [] [] [] [4856,4853,4854,4855] CONDITIONAL_S
DISCARD 4856 [(3,6)] 0 [4850] [] [] [] [] [4856,4853,4854,4855] CONDITIONAL_S
INJECT_T 4857 [(0,6)] D [] [] [] [] [] [] none
MERGE 4858 [(1,6),(2,6),(0,6)] D [] [4864,4861,4862,4863] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4859 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4860 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4861 [(2,6),(3,6)] D [4858] [] [] [] [((2,6),(3,6))] [4864,4861,4862,4863] CONDITIONAL_S
Y_MEAS 4862 [(3,6)] HALF_D_PLUS_2 [4858] [] [] [] [] [4864,4861,4862,4863] CONDITIONAL_S
IDLE 4863 [(2,6)] HALF_D_PLUS_2 [4858] [] [] [] [] [4864,4861,4862,4863] CONDITIONAL_S
DISCARD 4864 [(3,6)] 0 [4858] [] [] [] [] [4864,4861,4862,4863] CONDITIONAL_S
INJECT_T 4865 [(0,6)] D [] [] [] [] [] [] none
MERGE 4866 [(1,6),(2,6),(0,6)] D [] [4872,4869,4870,4871] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4867 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4868 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4869 [(2,6),(3,6)] D [4866] [] [] [] [((2,6),(3,6))] [4872,4869,4870,4871] CONDITIONAL_S
Y_MEAS 4870 [(3,6)] HALF_D_PLUS_2 [4866] [] [] [] [] [4872,4869,4870,4871] CONDITIONAL_S
IDLE 4871 [(2,6)] HALF_D_PLUS_2 [4866] [] [] [] [] [4872,4869,4870,4871] CONDITIONAL_S
DISCARD 4872 [(3,6)] 0 [4866] [] [] [] [] [4872,4869,4870,4871] CONDITIONAL_S
INJECT_T 4873 [(0,6)] D [] [] [] [] [] [] none
MERGE 4874 [(1,6),(2,6),(0,6)] D [] [4880,4877,4878,4879] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4875 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4876 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4877 [(2,6),(3,6)] D [4874] [] [] [] [((2,6),(3,6))] [4880,4877,4878,4879] CONDITIONAL_S
Y_MEAS 4878 [(3,6)] HALF_D_PLUS_2 [4874] [] [] [] [] [4880,4877,4878,4879] CONDITIONAL_S
IDLE 4879 [(2,6)] HALF_D_PLUS_2 [4874] [] [] [] [] [4880,4877,4878,4879] CONDITIONAL_S
DISCARD 4880 [(3,6)] 0 [4874] [] [] [] [] [4880,4877,4878,4879] CONDITIONAL_S
INJECT_T 4881 [(0,6)] D [] [] [] [] [] [] none
MERGE 4882 [(1,6),(2,6),(0,6)] D [] [4888,4885,4886,4887] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4883 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4884 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4885 [(2,6),(3,6)] D [4882] [] [] [] [((2,6),(3,6))] [4888,4885,4886,4887] CONDITIONAL_S
Y_MEAS 4886 [(3,6)] HALF_D_PLUS_2 [4882] [] [] [] [] [4888,4885,4886,4887] CONDITIONAL_S
IDLE 4887 [(2,6)] HALF_D_PLUS_2 [4882] [] [] [] [] [4888,4885,4886,4887] CONDITIONAL_S
DISCARD 4888 [(3,6)] 0 [4882] [] [] [] [] [4888,4885,4886,4887] CONDITIONAL_S
INJECT_T 4889 [(0,6)] D [] [] [] [] [] [] none
MERGE 4890 [(1,6),(2,6),(0,6)] D [] [4896,4893,4894,4895] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4891 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4892 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4893 [(2,6),(3,6)] D [4890] [] [] [] [((2,6),(3,6))] [4896,4893,4894,4895] CONDITIONAL_S
Y_MEAS 4894 [(3,6)] HALF_D_PLUS_2 [4890] [] [] [] [] [4896,4893,4894,4895] CONDITIONAL_S
IDLE 4895 [(2,6)] HALF_D_PLUS_2 [4890] [] [] [] [] [4896,4893,4894,4895] CONDITIONAL_S
DISCARD 4896 [(3,6)] 0 [4890] [] [] [] [] [4896,4893,4894,4895] CONDITIONAL_S
INJECT_T 4897 [(0,6)] D [] [] [] [] [] [] none
MERGE 4898 [(1,6),(2,6),(0,6)] D [] [4904,4901,4902,4903] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4899 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4900 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4901 [(2,6),(3,6)] D [4898] [] [] [] [((2,6),(3,6))] [4904,4901,4902,4903] CONDITIONAL_S
Y_MEAS 4902 [(3,6)] HALF_D_PLUS_2 [4898] [] [] [] [] [4904,4901,4902,4903] CONDITIONAL_S
IDLE 4903 [(2,6)] HALF_D_PLUS_2 [4898] [] [] [] [] [4904,4901,4902,4903] CONDITIONAL_S
DISCARD 4904 [(3,6)] 0 [4898] [] [] [] [] [4904,4901,4902,4903] CONDITIONAL_S
INJECT_T 4905 [(0,6)] D [] [] [] [] [] [] none
MERGE 4906 [(1,6),(2,6),(0,6)] D [] [4912,4909,4910,4911] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4907 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4908 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4909 [(2,6),(3,6)] D [4906] [] [] [] [((2,6),(3,6))] [4912,4909,4910,4911] CONDITIONAL_S
Y_MEAS 4910 [(3,6)] HALF_D_PLUS_2 [4906] [] [] [] [] [4912,4909,4910,4911] CONDITIONAL_S
IDLE 4911 [(2,6)] HALF_D_PLUS_2 [4906] [] [] [] [] [4912,4909,4910,4911] CONDITIONAL_S
DISCARD 4912 [(3,6)] 0 [4906] [] [] [] [] [4912,4909,4910,4911] CONDITIONAL_S
MERGE 4913 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4913,4914,4915,4916] CONDITIONAL_S
Y_MEAS 4914 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
IDLE 4915 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
DISCARD 4916 [(3,6)] 0 [] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
INJECT_T 4917 [(0,6)] D [] [] [] [] [] [] none
MERGE 4918 [(1,6),(2,6),(0,6)] D [] [4921,4922,4923,4924] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4919 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4920 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4921 [(2,6),(3,6)] D [4918] [] [] [] [((2,6),(3,6))] [4921,4922,4923,4924] CONDITIONAL_S
Y_MEAS 4922 [(3,6)] HALF_D_PLUS_2 [4918] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
IDLE 4923 [(2,6)] HALF_D_PLUS_2 [4918] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
DISCARD 4924 [(3,6)] 0 [4918] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
INJECT_T 4925 [(0,6)] D [] [] [] [] [] [] none
MERGE 4926 [(1,6),(2,6),(0,6)] D [] [4929,4930,4931,4932] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4927 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4928 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4929 [(2,6),(3,6)] D [4926] [] [] [] [((2,6),(3,6))] [4929,4930,4931,4932] CONDITIONAL_S
Y_MEAS 4930 [(3,6)] HALF_D_PLUS_2 [4926] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
IDLE 4931 [(2,6)] HALF_D_PLUS_2 [4926] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
DISCARD 4932 [(3,6)] 0 [4926] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
MERGE 4933 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4936,4933,4934,4935] CONDITIONAL_S
Y_MEAS 4934 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4936,4933,4934,4935] CONDITIONAL_S
IDLE 4935 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4936,4933,4934,4935] CONDITIONAL_S
DISCARD 4936 [(3,6)] 0 [] [] [] [] [] [4936,4933,4934,4935] CONDITIONAL_S
INJECT_T 4937 [(0,6)] D [] [] [] [] [] [] none
MERGE 4938 [(1,6),(2,6),(0,6)] D [] [4944,4941,4942,4943] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4939 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4940 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4941 [(2,6),(3,6)] D [4938] [] [] [] [((2,6),(3,6))] [4944,4941,4942,4943] CONDITIONAL_S
Y_MEAS 4942 [(3,6)] HALF_D_PLUS_2 [4938] [] [] [] [] [4944,4941,4942,4943] CONDITIONAL_S
IDLE 4943 [(2,6)] HALF_D_PLUS_2 [4938] [] [] [] [] [4944,4941,4942,4943] CONDITIONAL_S
DISCARD 4944 [(3,6)] 0 [4938] [] [] [] [] [4944,4941,4942,4943] CONDITIONAL_S
MERGE 4945 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4945,4946,4947,4948] CONDITIONAL_S
Y_MEAS 4946 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
IDLE 4947 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
DISCARD 4948 [(3,6)] 0 [] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
INJECT_T 4949 [(0,6)] D [] [] [] [] [] [] none
MERGE 4950 [(1,6),(2,6),(0,6)] D [] [4953,4954,4955,4956] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4951 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4952 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4953 [(2,6),(3,6)] D [4950] [] [] [] [((2,6),(3,6))] [4953,4954,4955,4956] CONDITIONAL_S
Y_MEAS 4954 [(3,6)] HALF_D_PLUS_2 [4950] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
IDLE 4955 [(2,6)] HALF_D_PLUS_2 [4950] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
DISCARD 4956 [(3,6)] 0 [4950] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
MERGE 4957 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4960,4957,4958,4959] CONDITIONAL_S
Y_MEAS 4958 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4960,4957,4958,4959] CONDITIONAL_S
IDLE 4959 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4960,4957,4958,4959] CONDITIONAL_S
DISCARD 4960 [(3,6)] 0 [] [] [] [] [] [4960,4957,4958,4959] CONDITIONAL_S
INJECT_T 4961 [(0,6)] D [] [] [] [] [] [] none
MERGE 4962 [(1,6),(2,6),(0,6)] D [] [4968,4965,4966,4967] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4963 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4964 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4965 [(2,6),(3,6)] D [4962] [] [] [] [((2,6),(3,6))] [4968,4965,4966,4967] CONDITIONAL_S
Y_MEAS 4966 [(3,6)] HALF_D_PLUS_2 [4962] [] [] [] [] [4968,4965,4966,4967] CONDITIONAL_S
IDLE 4967 [(2,6)] HALF_D_PLUS_2 [4962] [] [] [] [] [4968,4965,4966,4967] CONDITIONAL_S
DISCARD 4968 [(3,6)] 0 [4962] [] [] [] [] [4968,4965,4966,4967] CONDITIONAL_S
MERGE 4969 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4969,4970,4971,4972] CONDITIONAL_S
Y_MEAS 4970 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
IDLE 4971 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
DISCARD 4972 [(3,6)] 0 [] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
INJECT_T 4973 [(0,6)] D [] [] [] [] [] [] none
MERGE 4974 [(1,6),(2,6),(0,6)] D [] [4977,4978,4979,4980] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4975 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4976 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4977 [(2,6),(3,6)] D [4974] [] [] [] [((2,6),(3,6))] [4977,4978,4979,4980] CONDITIONAL_S
Y_MEAS 4978 [(3,6)] HALF_D_PLUS_2 [4974] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
IDLE 4979 [(2,6)] HALF_D_PLUS_2 [4974] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
DISCARD 4980 [(3,6)] 0 [4974] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
MERGE 4981 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4984,4981,4982,4983] CONDITIONAL_S
Y_MEAS 4982 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4984,4981,4982,4983] CONDITIONAL_S
IDLE 4983 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4984,4981,4982,4983] CONDITIONAL_S
DISCARD 4984 [(3,6)] 0 [] [] [] [] [] [4984,4981,4982,4983] CONDITIONAL_S
INJECT_T 4985 [(0,6)] D [] [] [] [] [] [] none
MERGE 4986 [(1,6),(2,6),(0,6)] D [] [4992,4989,4990,4991] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4987 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 4988 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 4989 [(2,6),(3,6)] D [4986] [] [] [] [((2,6),(3,6))] [4992,4989,4990,4991] CONDITIONAL_S
Y_MEAS 4990 [(3,6)] HALF_D_PLUS_2 [4986] [] [] [] [] [4992,4989,4990,4991] CONDITIONAL_S
IDLE 4991 [(2,6)] HALF_D_PLUS_2 [4986] [] [] [] [] [4992,4989,4990,4991] CONDITIONAL_S
DISCARD 4992 [(3,6)] 0 [4986] [] [] [] [] [4992,4989,4990,4991] CONDITIONAL_S
MERGE 4993 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [4993,4994,4995,4996] CONDITIONAL_S
Y_MEAS 4994 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
IDLE 4995 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
DISCARD 4996 [(3,6)] 0 [] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
INJECT_T 4997 [(0,6)] D [] [] [] [] [] [] none
MERGE 4998 [(1,6),(2,6),(0,6)] D [] [5001,5002,5003,5004] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 4999 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5000 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5001 [(2,6),(3,6)] D [4998] [] [] [] [((2,6),(3,6))] [5001,5002,5003,5004] CONDITIONAL_S
Y_MEAS 5002 [(3,6)] HALF_D_PLUS_2 [4998] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
IDLE 5003 [(2,6)] HALF_D_PLUS_2 [4998] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
DISCARD 5004 [(3,6)] 0 [4998] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
MERGE 5005 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5008,5005,5006,5007] CONDITIONAL_S
Y_MEAS 5006 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5008,5005,5006,5007] CONDITIONAL_S
IDLE 5007 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5008,5005,5006,5007] CONDITIONAL_S
DISCARD 5008 [(3,6)] 0 [] [] [] [] [] [5008,5005,5006,5007] CONDITIONAL_S
MERGE 5009 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5009,5010,5011,5012] CONDITIONAL_S
Y_MEAS 5010 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
IDLE 5011 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
DISCARD 5012 [(3,6)] 0 [] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
MERGE 5013 [(1,2),(1,5),(1,4),(2,2),(2,5),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,3),(1,4)),((2,2),(1,2)),((1,5),(2,5))] [] none
DISCARD 5014 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 5015 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5016 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5017 [(1,5)] 0 [] [] [] [] [] [] none
INJECT_T 5018 [(0,2)] D [] [] [] [] [] [] none
MERGE 5019 [(0,2),(1,2),(2,2)] D [] [5024,5025,5026,5027] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 5020 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 5021 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 5022 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 5023 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 5024 [(3,2),(2,2)] D [5019] [] [] [] [((2,2),(3,2))] [5024,5025,5026,5027] CONDITIONAL_S
Y_MEAS 5025 [(3,2)] HALF_D_PLUS_2 [5019] [] [] [] [] [5024,5025,5026,5027] CONDITIONAL_S
IDLE 5026 [(2,2)] HALF_D_PLUS_2 [5019] [] [] [] [] [5024,5025,5026,5027] CONDITIONAL_S
DISCARD 5027 [(3,2)] 0 [5019] [] [] [] [] [5024,5025,5026,5027] CONDITIONAL_S
MERGE 5028 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [5028,5029,5030,5031] CONDITIONAL_S
Y_MEAS 5029 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [5028,5029,5030,5031] CONDITIONAL_S
IDLE 5030 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [5028,5029,5030,5031] CONDITIONAL_S
DISCARD 5031 [(3,2)] 0 [] [] [] [] [] [5028,5029,5030,5031] CONDITIONAL_S
INJECT_T 5032 [(0,6)] D [] [] [] [] [] [] none
MERGE 5033 [(1,6),(2,6),(0,6)] D [] [5036,5037,5038,5039] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5034 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5035 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5036 [(2,6),(3,6)] D [5033] [] [] [] [((2,6),(3,6))] [5036,5037,5038,5039] CONDITIONAL_S
Y_MEAS 5037 [(3,6)] HALF_D_PLUS_2 [5033] [] [] [] [] [5036,5037,5038,5039] CONDITIONAL_S
IDLE 5038 [(2,6)] HALF_D_PLUS_2 [5033] [] [] [] [] [5036,5037,5038,5039] CONDITIONAL_S
DISCARD 5039 [(3,6)] 0 [5033] [] [] [] [] [5036,5037,5038,5039] CONDITIONAL_S
MERGE 5040 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5040,5041,5042,5043] CONDITIONAL_S
Y_MEAS 5041 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5040,5041,5042,5043] CONDITIONAL_S
IDLE 5042 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5040,5041,5042,5043] CONDITIONAL_S
DISCARD 5043 [(3,6)] 0 [] [] [] [] [] [5040,5041,5042,5043] CONDITIONAL_S
INJECT_T 5044 [(0,6)] D [] [] [] [] [] [] none
MERGE 5045 [(1,6),(2,6),(0,6)] D [] [5052,5053,5054,5055] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5046 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5047 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5048 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [5048,5049,5050,5051] CONDITIONAL_S
Y_MEAS 5049 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [5048,5049,5050,5051] CONDITIONAL_S
IDLE 5050 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [5048,5049,5050,5051] CONDITIONAL_S
DISCARD 5051 [(3,2)] 0 [] [] [] [] [] [5048,5049,5050,5051] CONDITIONAL_S
MERGE 5052 [(2,6),(3,6)] D [5045] [] [] [] [((2,6),(3,6))] [5052,5053,5054,5055] CONDITIONAL_S
Y_MEAS 5053 [(3,6)] HALF_D_PLUS_2 [5045] [] [] [] [] [5052,5053,5054,5055] CONDITIONAL_S
IDLE 5054 [(2,6)] HALF_D_PLUS_2 [5045] [] [] [] [] [5052,5053,5054,5055] CONDITIONAL_S
DISCARD 5055 [(3,6)] 0 [5045] [] [] [] [] [5052,5053,5054,5055] CONDITIONAL_S
MERGE 5056 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 5057 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5058 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 5059 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 5060 [(4,1)] 0 [] [] [] [] [] [] none
INJECT_T 5061 [(0,6)] D [] [] [] [] [] [] none
MERGE 5062 [(1,6),(2,6),(0,6)] D [] [5065,5066,5067,5068] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5063 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5064 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5065 [(2,6),(3,6)] D [5062] [] [] [] [((2,6),(3,6))] [5065,5066,5067,5068] CONDITIONAL_S
Y_MEAS 5066 [(3,6)] HALF_D_PLUS_2 [5062] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
IDLE 5067 [(2,6)] HALF_D_PLUS_2 [5062] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
DISCARD 5068 [(3,6)] 0 [5062] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
MERGE 5069 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5072,5069,5070,5071] CONDITIONAL_S
Y_MEAS 5070 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5072,5069,5070,5071] CONDITIONAL_S
IDLE 5071 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5072,5069,5070,5071] CONDITIONAL_S
DISCARD 5072 [(5,2)] 0 [] [] [] [] [] [5072,5069,5070,5071] CONDITIONAL_S
INJECT_T 5073 [(4,0)] D [] [] [] [] [] [] none
MERGE 5074 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5080,5081,5082,5079] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5075 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5076 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5077 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5078 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5079 [(4,2),(5,2)] D [5074] [] [] [] [((4,2),(5,2))] [5080,5081,5082,5079] CONDITIONAL_S
Y_MEAS 5080 [(5,2)] HALF_D_PLUS_2 [5074] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
IDLE 5081 [(4,2)] HALF_D_PLUS_2 [5074] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
DISCARD 5082 [(5,2)] 0 [5074] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
MERGE 5083 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5083,5084,5085,5086] CONDITIONAL_S
Y_MEAS 5084 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5083,5084,5085,5086] CONDITIONAL_S
IDLE 5085 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5083,5084,5085,5086] CONDITIONAL_S
DISCARD 5086 [(3,6)] 0 [] [] [] [] [] [5083,5084,5085,5086] CONDITIONAL_S
INJECT_T 5087 [(0,6)] D [] [] [] [] [] [] none
MERGE 5088 [(1,6),(2,6),(0,6)] D [] [5091,5092,5093,5094] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5089 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5090 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5091 [(2,6),(3,6)] D [5088] [] [] [] [((2,6),(3,6))] [5091,5092,5093,5094] CONDITIONAL_S
Y_MEAS 5092 [(3,6)] HALF_D_PLUS_2 [5088] [] [] [] [] [5091,5092,5093,5094] CONDITIONAL_S
IDLE 5093 [(2,6)] HALF_D_PLUS_2 [5088] [] [] [] [] [5091,5092,5093,5094] CONDITIONAL_S
DISCARD 5094 [(3,6)] 0 [5088] [] [] [] [] [5091,5092,5093,5094] CONDITIONAL_S
INJECT_T 5095 [(4,0)] D [] [] [] [] [] [] none
MERGE 5096 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5104,5101,5102,5103] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5097 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5098 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5099 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5100 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5101 [(4,2),(5,2)] D [5096] [] [] [] [((4,2),(5,2))] [5104,5101,5102,5103] CONDITIONAL_S
Y_MEAS 5102 [(5,2)] HALF_D_PLUS_2 [5096] [] [] [] [] [5104,5101,5102,5103] CONDITIONAL_S
IDLE 5103 [(4,2)] HALF_D_PLUS_2 [5096] [] [] [] [] [5104,5101,5102,5103] CONDITIONAL_S
DISCARD 5104 [(5,2)] 0 [5096] [] [] [] [] [5104,5101,5102,5103] CONDITIONAL_S
MERGE 5105 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5105,5106,5107,5108] CONDITIONAL_S
Y_MEAS 5106 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5105,5106,5107,5108] CONDITIONAL_S
IDLE 5107 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5105,5106,5107,5108] CONDITIONAL_S
DISCARD 5108 [(3,6)] 0 [] [] [] [] [] [5105,5106,5107,5108] CONDITIONAL_S
INJECT_T 5109 [(0,6)] D [] [] [] [] [] [] none
MERGE 5110 [(1,6),(2,6),(0,6)] D [] [5120,5121,5122,5119] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5111 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5112 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5113 [(4,0)] D [] [] [] [] [] [] none
MERGE 5114 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5123,5124,5125,5126] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5115 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5116 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5117 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5118 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5119 [(2,6),(3,6)] D [5110] [] [] [] [((2,6),(3,6))] [5120,5121,5122,5119] CONDITIONAL_S
Y_MEAS 5120 [(3,6)] HALF_D_PLUS_2 [5110] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
IDLE 5121 [(2,6)] HALF_D_PLUS_2 [5110] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
DISCARD 5122 [(3,6)] 0 [5110] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
MERGE 5123 [(4,2),(5,2)] D [5114] [] [] [] [((4,2),(5,2))] [5123,5124,5125,5126] CONDITIONAL_S
Y_MEAS 5124 [(5,2)] HALF_D_PLUS_2 [5114] [] [] [] [] [5123,5124,5125,5126] CONDITIONAL_S
IDLE 5125 [(4,2)] HALF_D_PLUS_2 [5114] [] [] [] [] [5123,5124,5125,5126] CONDITIONAL_S
DISCARD 5126 [(5,2)] 0 [5114] [] [] [] [] [5123,5124,5125,5126] CONDITIONAL_S
INJECT_T 5127 [(0,6)] D [] [] [] [] [] [] none
MERGE 5128 [(1,6),(2,6),(0,6)] D [] [5137,5138,5139,5140] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5129 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5130 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5131 [(4,0)] D [] [] [] [] [] [] none
MERGE 5132 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5144,5141,5142,5143] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5133 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5134 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5135 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5136 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5137 [(2,6),(3,6)] D [5128] [] [] [] [((2,6),(3,6))] [5137,5138,5139,5140] CONDITIONAL_S
Y_MEAS 5138 [(3,6)] HALF_D_PLUS_2 [5128] [] [] [] [] [5137,5138,5139,5140] CONDITIONAL_S
IDLE 5139 [(2,6)] HALF_D_PLUS_2 [5128] [] [] [] [] [5137,5138,5139,5140] CONDITIONAL_S
DISCARD 5140 [(3,6)] 0 [5128] [] [] [] [] [5137,5138,5139,5140] CONDITIONAL_S
MERGE 5141 [(4,2),(5,2)] D [5132] [] [] [] [((4,2),(5,2))] [5144,5141,5142,5143] CONDITIONAL_S
Y_MEAS 5142 [(5,2)] HALF_D_PLUS_2 [5132] [] [] [] [] [5144,5141,5142,5143] CONDITIONAL_S
IDLE 5143 [(4,2)] HALF_D_PLUS_2 [5132] [] [] [] [] [5144,5141,5142,5143] CONDITIONAL_S
DISCARD 5144 [(5,2)] 0 [5132] [] [] [] [] [5144,5141,5142,5143] CONDITIONAL_S
INJECT_T 5145 [(0,6)] D [] [] [] [] [] [] none
MERGE 5146 [(1,6),(2,6),(0,6)] D [] [5155,5156,5157,5158] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5147 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5148 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5149 [(4,0)] D [] [] [] [] [] [] none
MERGE 5150 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5160,5161,5162,5159] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5151 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5152 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5153 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5154 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5155 [(2,6),(3,6)] D [5146] [] [] [] [((2,6),(3,6))] [5155,5156,5157,5158] CONDITIONAL_S
Y_MEAS 5156 [(3,6)] HALF_D_PLUS_2 [5146] [] [] [] [] [5155,5156,5157,5158] CONDITIONAL_S
IDLE 5157 [(2,6)] HALF_D_PLUS_2 [5146] [] [] [] [] [5155,5156,5157,5158] CONDITIONAL_S
DISCARD 5158 [(3,6)] 0 [5146] [] [] [] [] [5155,5156,5157,5158] CONDITIONAL_S
MERGE 5159 [(4,2),(5,2)] D [5150] [] [] [] [((4,2),(5,2))] [5160,5161,5162,5159] CONDITIONAL_S
Y_MEAS 5160 [(5,2)] HALF_D_PLUS_2 [5150] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
IDLE 5161 [(4,2)] HALF_D_PLUS_2 [5150] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
DISCARD 5162 [(5,2)] 0 [5150] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
INJECT_T 5163 [(0,6)] D [] [] [] [] [] [] none
MERGE 5164 [(1,6),(2,6),(0,6)] D [] [5176,5173,5174,5175] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5165 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5166 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5167 [(4,0)] D [] [] [] [] [] [] none
MERGE 5168 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5177,5178,5179,5180] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5169 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5170 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5171 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5172 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5173 [(2,6),(3,6)] D [5164] [] [] [] [((2,6),(3,6))] [5176,5173,5174,5175] CONDITIONAL_S
Y_MEAS 5174 [(3,6)] HALF_D_PLUS_2 [5164] [] [] [] [] [5176,5173,5174,5175] CONDITIONAL_S
IDLE 5175 [(2,6)] HALF_D_PLUS_2 [5164] [] [] [] [] [5176,5173,5174,5175] CONDITIONAL_S
DISCARD 5176 [(3,6)] 0 [5164] [] [] [] [] [5176,5173,5174,5175] CONDITIONAL_S
MERGE 5177 [(4,2),(5,2)] D [5168] [] [] [] [((4,2),(5,2))] [5177,5178,5179,5180] CONDITIONAL_S
Y_MEAS 5178 [(5,2)] HALF_D_PLUS_2 [5168] [] [] [] [] [5177,5178,5179,5180] CONDITIONAL_S
IDLE 5179 [(4,2)] HALF_D_PLUS_2 [5168] [] [] [] [] [5177,5178,5179,5180] CONDITIONAL_S
DISCARD 5180 [(5,2)] 0 [5168] [] [] [] [] [5177,5178,5179,5180] CONDITIONAL_S
INJECT_T 5181 [(0,6)] D [] [] [] [] [] [] none
MERGE 5182 [(1,6),(2,6),(0,6)] D [] [5192,5193,5194,5191] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5183 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5184 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5185 [(4,0)] D [] [] [] [] [] [] none
MERGE 5186 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5195,5196,5197,5198] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5187 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5188 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5189 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5190 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5191 [(2,6),(3,6)] D [5182] [] [] [] [((2,6),(3,6))] [5192,5193,5194,5191] CONDITIONAL_S
Y_MEAS 5192 [(3,6)] HALF_D_PLUS_2 [5182] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
IDLE 5193 [(2,6)] HALF_D_PLUS_2 [5182] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
DISCARD 5194 [(3,6)] 0 [5182] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
MERGE 5195 [(4,2),(5,2)] D [5186] [] [] [] [((4,2),(5,2))] [5195,5196,5197,5198] CONDITIONAL_S
Y_MEAS 5196 [(5,2)] HALF_D_PLUS_2 [5186] [] [] [] [] [5195,5196,5197,5198] CONDITIONAL_S
IDLE 5197 [(4,2)] HALF_D_PLUS_2 [5186] [] [] [] [] [5195,5196,5197,5198] CONDITIONAL_S
DISCARD 5198 [(5,2)] 0 [5186] [] [] [] [] [5195,5196,5197,5198] CONDITIONAL_S
INJECT_T 5199 [(4,0)] D [] [] [] [] [] [] none
MERGE 5200 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5209,5210,5211,5212] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5201 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5202 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5203 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5204 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5205 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5208,5205,5206,5207] CONDITIONAL_S
Y_MEAS 5206 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5208,5205,5206,5207] CONDITIONAL_S
IDLE 5207 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5208,5205,5206,5207] CONDITIONAL_S
DISCARD 5208 [(3,6)] 0 [] [] [] [] [] [5208,5205,5206,5207] CONDITIONAL_S
MERGE 5209 [(4,2),(5,2)] D [5200] [] [] [] [((4,2),(5,2))] [5209,5210,5211,5212] CONDITIONAL_S
Y_MEAS 5210 [(5,2)] HALF_D_PLUS_2 [5200] [] [] [] [] [5209,5210,5211,5212] CONDITIONAL_S
IDLE 5211 [(4,2)] HALF_D_PLUS_2 [5200] [] [] [] [] [5209,5210,5211,5212] CONDITIONAL_S
DISCARD 5212 [(5,2)] 0 [5200] [] [] [] [] [5209,5210,5211,5212] CONDITIONAL_S
INJECT_T 5213 [(0,6)] D [] [] [] [] [] [] none
MERGE 5214 [(1,6),(2,6),(0,6)] D [] [5217,5218,5219,5220] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5215 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5216 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5217 [(2,6),(3,6)] D [5214] [] [] [] [((2,6),(3,6))] [5217,5218,5219,5220] CONDITIONAL_S
Y_MEAS 5218 [(3,6)] HALF_D_PLUS_2 [5214] [] [] [] [] [5217,5218,5219,5220] CONDITIONAL_S
IDLE 5219 [(2,6)] HALF_D_PLUS_2 [5214] [] [] [] [] [5217,5218,5219,5220] CONDITIONAL_S
DISCARD 5220 [(3,6)] 0 [5214] [] [] [] [] [5217,5218,5219,5220] CONDITIONAL_S
INJECT_T 5221 [(4,0)] D [] [] [] [] [] [] none
MERGE 5222 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5227,5228,5229,5230] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5223 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5224 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5225 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5226 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5227 [(4,2),(5,2)] D [5222] [] [] [] [((4,2),(5,2))] [5227,5228,5229,5230] CONDITIONAL_S
Y_MEAS 5228 [(5,2)] HALF_D_PLUS_2 [5222] [] [] [] [] [5227,5228,5229,5230] CONDITIONAL_S
IDLE 5229 [(4,2)] HALF_D_PLUS_2 [5222] [] [] [] [] [5227,5228,5229,5230] CONDITIONAL_S
DISCARD 5230 [(5,2)] 0 [5222] [] [] [] [] [5227,5228,5229,5230] CONDITIONAL_S
MERGE 5231 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5232,5233,5234,5231] CONDITIONAL_S
Y_MEAS 5232 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
IDLE 5233 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
DISCARD 5234 [(3,6)] 0 [] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
INJECT_T 5235 [(0,6)] D [] [] [] [] [] [] none
MERGE 5236 [(1,6),(2,6),(0,6)] D [] [5240,5241,5242,5239] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5237 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5238 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5239 [(2,6),(3,6)] D [5236] [] [] [] [((2,6),(3,6))] [5240,5241,5242,5239] CONDITIONAL_S
Y_MEAS 5240 [(3,6)] HALF_D_PLUS_2 [5236] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
IDLE 5241 [(2,6)] HALF_D_PLUS_2 [5236] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
DISCARD 5242 [(3,6)] 0 [5236] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
INJECT_T 5243 [(4,0)] D [] [] [] [] [] [] none
MERGE 5244 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5249,5250,5251,5252] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5245 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5246 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5247 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5248 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5249 [(4,2),(5,2)] D [5244] [] [] [] [((4,2),(5,2))] [5249,5250,5251,5252] CONDITIONAL_S
Y_MEAS 5250 [(5,2)] HALF_D_PLUS_2 [5244] [] [] [] [] [5249,5250,5251,5252] CONDITIONAL_S
IDLE 5251 [(4,2)] HALF_D_PLUS_2 [5244] [] [] [] [] [5249,5250,5251,5252] CONDITIONAL_S
DISCARD 5252 [(5,2)] 0 [5244] [] [] [] [] [5249,5250,5251,5252] CONDITIONAL_S
MERGE 5253 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5256,5253,5254,5255] CONDITIONAL_S
Y_MEAS 5254 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5256,5253,5254,5255] CONDITIONAL_S
IDLE 5255 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5256,5253,5254,5255] CONDITIONAL_S
DISCARD 5256 [(3,6)] 0 [] [] [] [] [] [5256,5253,5254,5255] CONDITIONAL_S
INJECT_T 5257 [(0,6)] D [] [] [] [] [] [] none
MERGE 5258 [(1,6),(2,6),(0,6)] D [] [5267,5268,5269,5270] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5259 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5260 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5261 [(4,0)] D [] [] [] [] [] [] none
MERGE 5262 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5272,5273,5274,5271] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5263 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5264 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5265 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5266 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5267 [(2,6),(3,6)] D [5258] [] [] [] [((2,6),(3,6))] [5267,5268,5269,5270] CONDITIONAL_S
Y_MEAS 5268 [(3,6)] HALF_D_PLUS_2 [5258] [] [] [] [] [5267,5268,5269,5270] CONDITIONAL_S
IDLE 5269 [(2,6)] HALF_D_PLUS_2 [5258] [] [] [] [] [5267,5268,5269,5270] CONDITIONAL_S
DISCARD 5270 [(3,6)] 0 [5258] [] [] [] [] [5267,5268,5269,5270] CONDITIONAL_S
MERGE 5271 [(4,2),(5,2)] D [5262] [] [] [] [((4,2),(5,2))] [5272,5273,5274,5271] CONDITIONAL_S
Y_MEAS 5272 [(5,2)] HALF_D_PLUS_2 [5262] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
IDLE 5273 [(4,2)] HALF_D_PLUS_2 [5262] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
DISCARD 5274 [(5,2)] 0 [5262] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
INJECT_T 5275 [(0,6)] D [] [] [] [] [] [] none
MERGE 5276 [(1,6),(2,6),(0,6)] D [] [5288,5285,5286,5287] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5277 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5278 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5279 [(4,0)] D [] [] [] [] [] [] none
MERGE 5280 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5289,5290,5291,5292] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5281 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5282 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5283 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5284 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5285 [(2,6),(3,6)] D [5276] [] [] [] [((2,6),(3,6))] [5288,5285,5286,5287] CONDITIONAL_S
Y_MEAS 5286 [(3,6)] HALF_D_PLUS_2 [5276] [] [] [] [] [5288,5285,5286,5287] CONDITIONAL_S
IDLE 5287 [(2,6)] HALF_D_PLUS_2 [5276] [] [] [] [] [5288,5285,5286,5287] CONDITIONAL_S
DISCARD 5288 [(3,6)] 0 [5276] [] [] [] [] [5288,5285,5286,5287] CONDITIONAL_S
MERGE 5289 [(4,2),(5,2)] D [5280] [] [] [] [((4,2),(5,2))] [5289,5290,5291,5292] CONDITIONAL_S
Y_MEAS 5290 [(5,2)] HALF_D_PLUS_2 [5280] [] [] [] [] [5289,5290,5291,5292] CONDITIONAL_S
IDLE 5291 [(4,2)] HALF_D_PLUS_2 [5280] [] [] [] [] [5289,5290,5291,5292] CONDITIONAL_S
DISCARD 5292 [(5,2)] 0 [5280] [] [] [] [] [5289,5290,5291,5292] CONDITIONAL_S
INJECT_T 5293 [(4,0)] D [] [] [] [] [] [] none
MERGE 5294 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5304,5305,5306,5303] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5295 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5296 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5297 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5298 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5299 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5299,5300,5301,5302] CONDITIONAL_S
Y_MEAS 5300 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5299,5300,5301,5302] CONDITIONAL_S
IDLE 5301 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5299,5300,5301,5302] CONDITIONAL_S
DISCARD 5302 [(3,6)] 0 [] [] [] [] [] [5299,5300,5301,5302] CONDITIONAL_S
MERGE 5303 [(4,2),(5,2)] D [5294] [] [] [] [((4,2),(5,2))] [5304,5305,5306,5303] CONDITIONAL_S
Y_MEAS 5304 [(5,2)] HALF_D_PLUS_2 [5294] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
IDLE 5305 [(4,2)] HALF_D_PLUS_2 [5294] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
DISCARD 5306 [(5,2)] 0 [5294] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
INJECT_T 5307 [(0,6)] D [] [] [] [] [] [] none
MERGE 5308 [(1,6),(2,6),(0,6)] D [] [5312,5313,5314,5311] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5309 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5310 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5311 [(2,6),(3,6)] D [5308] [] [] [] [((2,6),(3,6))] [5312,5313,5314,5311] CONDITIONAL_S
Y_MEAS 5312 [(3,6)] HALF_D_PLUS_2 [5308] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
IDLE 5313 [(2,6)] HALF_D_PLUS_2 [5308] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
DISCARD 5314 [(3,6)] 0 [5308] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
INJECT_T 5315 [(4,0)] D [] [] [] [] [] [] none
MERGE 5316 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5321,5322,5323,5324] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5317 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5318 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5319 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5320 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5321 [(4,2),(5,2)] D [5316] [] [] [] [((4,2),(5,2))] [5321,5322,5323,5324] CONDITIONAL_S
Y_MEAS 5322 [(5,2)] HALF_D_PLUS_2 [5316] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
IDLE 5323 [(4,2)] HALF_D_PLUS_2 [5316] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
DISCARD 5324 [(5,2)] 0 [5316] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
MERGE 5325 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5328,5325,5326,5327] CONDITIONAL_S
Y_MEAS 5326 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5328,5325,5326,5327] CONDITIONAL_S
IDLE 5327 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5328,5325,5326,5327] CONDITIONAL_S
DISCARD 5328 [(3,6)] 0 [] [] [] [] [] [5328,5325,5326,5327] CONDITIONAL_S
INJECT_T 5329 [(0,6)] D [] [] [] [] [] [] none
MERGE 5330 [(1,6),(2,6),(0,6)] D [] [5336,5333,5334,5335] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5331 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5332 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5333 [(2,6),(3,6)] D [5330] [] [] [] [((2,6),(3,6))] [5336,5333,5334,5335] CONDITIONAL_S
Y_MEAS 5334 [(3,6)] HALF_D_PLUS_2 [5330] [] [] [] [] [5336,5333,5334,5335] CONDITIONAL_S
IDLE 5335 [(2,6)] HALF_D_PLUS_2 [5330] [] [] [] [] [5336,5333,5334,5335] CONDITIONAL_S
DISCARD 5336 [(3,6)] 0 [5330] [] [] [] [] [5336,5333,5334,5335] CONDITIONAL_S
MERGE 5337 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5337,5338,5339,5340] CONDITIONAL_S
Y_MEAS 5338 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
IDLE 5339 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
DISCARD 5340 [(5,2)] 0 [] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
INJECT_T 5341 [(4,0)] D [] [] [] [] [] [] none
MERGE 5342 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5347,5348,5349,5350] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5343 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5344 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5345 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5346 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5347 [(4,2),(5,2)] D [5342] [] [] [] [((4,2),(5,2))] [5347,5348,5349,5350] CONDITIONAL_S
Y_MEAS 5348 [(5,2)] HALF_D_PLUS_2 [5342] [] [] [] [] [5347,5348,5349,5350] CONDITIONAL_S
IDLE 5349 [(4,2)] HALF_D_PLUS_2 [5342] [] [] [] [] [5347,5348,5349,5350] CONDITIONAL_S
DISCARD 5350 [(5,2)] 0 [5342] [] [] [] [] [5347,5348,5349,5350] CONDITIONAL_S
MERGE 5351 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5352,5353,5354,5351] CONDITIONAL_S
Y_MEAS 5352 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
IDLE 5353 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
DISCARD 5354 [(3,6)] 0 [] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
INJECT_T 5355 [(0,6)] D [] [] [] [] [] [] none
MERGE 5356 [(1,6),(2,6),(0,6)] D [] [5360,5361,5362,5359] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5357 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5358 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5359 [(2,6),(3,6)] D [5356] [] [] [] [((2,6),(3,6))] [5360,5361,5362,5359] CONDITIONAL_S
Y_MEAS 5360 [(3,6)] HALF_D_PLUS_2 [5356] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
IDLE 5361 [(2,6)] HALF_D_PLUS_2 [5356] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
DISCARD 5362 [(3,6)] 0 [5356] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
INJECT_T 5363 [(4,0)] D [] [] [] [] [] [] none
MERGE 5364 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5369,5370,5371,5372] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5365 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5366 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5367 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5368 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5369 [(4,2),(5,2)] D [5364] [] [] [] [((4,2),(5,2))] [5369,5370,5371,5372] CONDITIONAL_S
Y_MEAS 5370 [(5,2)] HALF_D_PLUS_2 [5364] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
IDLE 5371 [(4,2)] HALF_D_PLUS_2 [5364] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
DISCARD 5372 [(5,2)] 0 [5364] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
MERGE 5373 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5376,5373,5374,5375] CONDITIONAL_S
Y_MEAS 5374 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5376,5373,5374,5375] CONDITIONAL_S
IDLE 5375 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5376,5373,5374,5375] CONDITIONAL_S
DISCARD 5376 [(3,6)] 0 [] [] [] [] [] [5376,5373,5374,5375] CONDITIONAL_S
INJECT_T 5377 [(0,6)] D [] [] [] [] [] [] none
MERGE 5378 [(1,6),(2,6),(0,6)] D [] [5387,5388,5389,5390] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5379 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5380 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5381 [(4,0)] D [] [] [] [] [] [] none
MERGE 5382 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5392,5393,5394,5391] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5383 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5384 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5385 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5386 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5387 [(2,6),(3,6)] D [5378] [] [] [] [((2,6),(3,6))] [5387,5388,5389,5390] CONDITIONAL_S
Y_MEAS 5388 [(3,6)] HALF_D_PLUS_2 [5378] [] [] [] [] [5387,5388,5389,5390] CONDITIONAL_S
IDLE 5389 [(2,6)] HALF_D_PLUS_2 [5378] [] [] [] [] [5387,5388,5389,5390] CONDITIONAL_S
DISCARD 5390 [(3,6)] 0 [5378] [] [] [] [] [5387,5388,5389,5390] CONDITIONAL_S
MERGE 5391 [(4,2),(5,2)] D [5382] [] [] [] [((4,2),(5,2))] [5392,5393,5394,5391] CONDITIONAL_S
Y_MEAS 5392 [(5,2)] HALF_D_PLUS_2 [5382] [] [] [] [] [5392,5393,5394,5391] CONDITIONAL_S
IDLE 5393 [(4,2)] HALF_D_PLUS_2 [5382] [] [] [] [] [5392,5393,5394,5391] CONDITIONAL_S
DISCARD 5394 [(5,2)] 0 [5382] [] [] [] [] [5392,5393,5394,5391] CONDITIONAL_S
INJECT_T 5395 [(0,6)] D [] [] [] [] [] [] none
MERGE 5396 [(1,6),(2,6),(0,6)] D [] [5400,5401,5402,5399] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5397 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5398 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5399 [(2,6),(3,6)] D [5396] [] [] [] [((2,6),(3,6))] [5400,5401,5402,5399] CONDITIONAL_S
Y_MEAS 5400 [(3,6)] HALF_D_PLUS_2 [5396] [] [] [] [] [5400,5401,5402,5399] CONDITIONAL_S
IDLE 5401 [(2,6)] HALF_D_PLUS_2 [5396] [] [] [] [] [5400,5401,5402,5399] CONDITIONAL_S
DISCARD 5402 [(3,6)] 0 [5396] [] [] [] [] [5400,5401,5402,5399] CONDITIONAL_S
MERGE 5403 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5403,5404,5405,5406] CONDITIONAL_S
Y_MEAS 5404 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5403,5404,5405,5406] CONDITIONAL_S
IDLE 5405 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5403,5404,5405,5406] CONDITIONAL_S
DISCARD 5406 [(5,2)] 0 [] [] [] [] [] [5403,5404,5405,5406] CONDITIONAL_S
INJECT_T 5407 [(4,0)] D [] [] [] [] [] [] none
MERGE 5408 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5416,5413,5414,5415] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5409 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5410 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5411 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5412 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5413 [(4,2),(5,2)] D [5408] [] [] [] [((4,2),(5,2))] [5416,5413,5414,5415] CONDITIONAL_S
Y_MEAS 5414 [(5,2)] HALF_D_PLUS_2 [5408] [] [] [] [] [5416,5413,5414,5415] CONDITIONAL_S
IDLE 5415 [(4,2)] HALF_D_PLUS_2 [5408] [] [] [] [] [5416,5413,5414,5415] CONDITIONAL_S
DISCARD 5416 [(5,2)] 0 [5408] [] [] [] [] [5416,5413,5414,5415] CONDITIONAL_S
MERGE 5417 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5417,5418,5419,5420] CONDITIONAL_S
Y_MEAS 5418 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
IDLE 5419 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
DISCARD 5420 [(3,6)] 0 [] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
INJECT_T 5421 [(0,6)] D [] [] [] [] [] [] none
MERGE 5422 [(1,6),(2,6),(0,6)] D [] [5425,5426,5427,5428] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5423 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5424 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5425 [(2,6),(3,6)] D [5422] [] [] [] [((2,6),(3,6))] [5425,5426,5427,5428] CONDITIONAL_S
Y_MEAS 5426 [(3,6)] HALF_D_PLUS_2 [5422] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
IDLE 5427 [(2,6)] HALF_D_PLUS_2 [5422] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
DISCARD 5428 [(3,6)] 0 [5422] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
MERGE 5429 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5432,5429,5430,5431] CONDITIONAL_S
Y_MEAS 5430 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5432,5429,5430,5431] CONDITIONAL_S
IDLE 5431 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5432,5429,5430,5431] CONDITIONAL_S
DISCARD 5432 [(5,2)] 0 [] [] [] [] [] [5432,5429,5430,5431] CONDITIONAL_S
INJECT_T 5433 [(4,0)] D [] [] [] [] [] [] none
MERGE 5434 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5440,5441,5442,5439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5435 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5436 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5437 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5438 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5439 [(4,2),(5,2)] D [5434] [] [] [] [((4,2),(5,2))] [5440,5441,5442,5439] CONDITIONAL_S
Y_MEAS 5440 [(5,2)] HALF_D_PLUS_2 [5434] [] [] [] [] [5440,5441,5442,5439] CONDITIONAL_S
IDLE 5441 [(4,2)] HALF_D_PLUS_2 [5434] [] [] [] [] [5440,5441,5442,5439] CONDITIONAL_S
DISCARD 5442 [(5,2)] 0 [5434] [] [] [] [] [5440,5441,5442,5439] CONDITIONAL_S
MERGE 5443 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5443,5444,5445,5446] CONDITIONAL_S
Y_MEAS 5444 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5443,5444,5445,5446] CONDITIONAL_S
IDLE 5445 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5443,5444,5445,5446] CONDITIONAL_S
DISCARD 5446 [(3,6)] 0 [] [] [] [] [] [5443,5444,5445,5446] CONDITIONAL_S
INJECT_T 5447 [(0,6)] D [] [] [] [] [] [] none
MERGE 5448 [(1,6),(2,6),(0,6)] D [] [5451,5452,5453,5454] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5449 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5450 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5451 [(2,6),(3,6)] D [5448] [] [] [] [((2,6),(3,6))] [5451,5452,5453,5454] CONDITIONAL_S
Y_MEAS 5452 [(3,6)] HALF_D_PLUS_2 [5448] [] [] [] [] [5451,5452,5453,5454] CONDITIONAL_S
IDLE 5453 [(2,6)] HALF_D_PLUS_2 [5448] [] [] [] [] [5451,5452,5453,5454] CONDITIONAL_S
DISCARD 5454 [(3,6)] 0 [5448] [] [] [] [] [5451,5452,5453,5454] CONDITIONAL_S
MERGE 5455 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5456,5457,5458,5455] CONDITIONAL_S
Y_MEAS 5456 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5456,5457,5458,5455] CONDITIONAL_S
IDLE 5457 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5456,5457,5458,5455] CONDITIONAL_S
DISCARD 5458 [(5,2)] 0 [] [] [] [] [] [5456,5457,5458,5455] CONDITIONAL_S
INJECT_T 5459 [(4,0)] D [] [] [] [] [] [] none
MERGE 5460 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5465,5466,5467,5468] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5461 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5462 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5463 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5464 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5465 [(4,2),(5,2)] D [5460] [] [] [] [((4,2),(5,2))] [5465,5466,5467,5468] CONDITIONAL_S
Y_MEAS 5466 [(5,2)] HALF_D_PLUS_2 [5460] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
IDLE 5467 [(4,2)] HALF_D_PLUS_2 [5460] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
DISCARD 5468 [(5,2)] 0 [5460] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
MERGE 5469 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5472,5469,5470,5471] CONDITIONAL_S
Y_MEAS 5470 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5472,5469,5470,5471] CONDITIONAL_S
IDLE 5471 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5472,5469,5470,5471] CONDITIONAL_S
DISCARD 5472 [(3,6)] 0 [] [] [] [] [] [5472,5469,5470,5471] CONDITIONAL_S
INJECT_T 5473 [(0,6)] D [] [] [] [] [] [] none
MERGE 5474 [(1,6),(2,6),(0,6)] D [] [5480,5477,5478,5479] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5475 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5476 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5477 [(2,6),(3,6)] D [5474] [] [] [] [((2,6),(3,6))] [5480,5477,5478,5479] CONDITIONAL_S
Y_MEAS 5478 [(3,6)] HALF_D_PLUS_2 [5474] [] [] [] [] [5480,5477,5478,5479] CONDITIONAL_S
IDLE 5479 [(2,6)] HALF_D_PLUS_2 [5474] [] [] [] [] [5480,5477,5478,5479] CONDITIONAL_S
DISCARD 5480 [(3,6)] 0 [5474] [] [] [] [] [5480,5477,5478,5479] CONDITIONAL_S
MERGE 5481 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5481,5482,5483,5484] CONDITIONAL_S
Y_MEAS 5482 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
IDLE 5483 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
DISCARD 5484 [(5,2)] 0 [] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
INJECT_T 5485 [(4,0)] D [] [] [] [] [] [] none
MERGE 5486 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5491,5492,5493,5494] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5487 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5488 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5489 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5490 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5491 [(4,2),(5,2)] D [5486] [] [] [] [((4,2),(5,2))] [5491,5492,5493,5494] CONDITIONAL_S
Y_MEAS 5492 [(5,2)] HALF_D_PLUS_2 [5486] [] [] [] [] [5491,5492,5493,5494] CONDITIONAL_S
IDLE 5493 [(4,2)] HALF_D_PLUS_2 [5486] [] [] [] [] [5491,5492,5493,5494] CONDITIONAL_S
DISCARD 5494 [(5,2)] 0 [5486] [] [] [] [] [5491,5492,5493,5494] CONDITIONAL_S
INJECT_T 5495 [(0,6)] D [] [] [] [] [] [] none
MERGE 5496 [(1,6),(2,6),(0,6)] D [] [5499,5500,5501,5502] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5497 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5498 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5499 [(2,6),(3,6)] D [5496] [] [] [] [((2,6),(3,6))] [5499,5500,5501,5502] CONDITIONAL_S
Y_MEAS 5500 [(3,6)] HALF_D_PLUS_2 [5496] [] [] [] [] [5499,5500,5501,5502] CONDITIONAL_S
IDLE 5501 [(2,6)] HALF_D_PLUS_2 [5496] [] [] [] [] [5499,5500,5501,5502] CONDITIONAL_S
DISCARD 5502 [(3,6)] 0 [5496] [] [] [] [] [5499,5500,5501,5502] CONDITIONAL_S
MERGE 5503 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5504,5505,5506,5503] CONDITIONAL_S
Y_MEAS 5504 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5504,5505,5506,5503] CONDITIONAL_S
IDLE 5505 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5504,5505,5506,5503] CONDITIONAL_S
DISCARD 5506 [(5,2)] 0 [] [] [] [] [] [5504,5505,5506,5503] CONDITIONAL_S
INJECT_T 5507 [(4,0)] D [] [] [] [] [] [] none
MERGE 5508 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5513,5514,5515,5516] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5509 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5510 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5511 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5512 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5513 [(4,2),(5,2)] D [5508] [] [] [] [((4,2),(5,2))] [5513,5514,5515,5516] CONDITIONAL_S
Y_MEAS 5514 [(5,2)] HALF_D_PLUS_2 [5508] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
IDLE 5515 [(4,2)] HALF_D_PLUS_2 [5508] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
DISCARD 5516 [(5,2)] 0 [5508] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
INJECT_T 5517 [(0,6)] D [] [] [] [] [] [] none
MERGE 5518 [(1,6),(2,6),(0,6)] D [] [5521,5522,5523,5524] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5519 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5520 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5521 [(2,6),(3,6)] D [5518] [] [] [] [((2,6),(3,6))] [5521,5522,5523,5524] CONDITIONAL_S
Y_MEAS 5522 [(3,6)] HALF_D_PLUS_2 [5518] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
IDLE 5523 [(2,6)] HALF_D_PLUS_2 [5518] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
DISCARD 5524 [(3,6)] 0 [5518] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
INJECT_T 5525 [(4,0)] D [] [] [] [] [] [] none
MERGE 5526 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5531,5532,5533,5534] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5527 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5528 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5529 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5530 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5531 [(4,2),(5,2)] D [5526] [] [] [] [((4,2),(5,2))] [5531,5532,5533,5534] CONDITIONAL_S
Y_MEAS 5532 [(5,2)] HALF_D_PLUS_2 [5526] [] [] [] [] [5531,5532,5533,5534] CONDITIONAL_S
IDLE 5533 [(4,2)] HALF_D_PLUS_2 [5526] [] [] [] [] [5531,5532,5533,5534] CONDITIONAL_S
DISCARD 5534 [(5,2)] 0 [5526] [] [] [] [] [5531,5532,5533,5534] CONDITIONAL_S
MERGE 5535 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5536,5537,5538,5535] CONDITIONAL_S
Y_MEAS 5536 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5536,5537,5538,5535] CONDITIONAL_S
IDLE 5537 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5536,5537,5538,5535] CONDITIONAL_S
DISCARD 5538 [(3,6)] 0 [] [] [] [] [] [5536,5537,5538,5535] CONDITIONAL_S
INJECT_T 5539 [(0,6)] D [] [] [] [] [] [] none
MERGE 5540 [(1,6),(2,6),(0,6)] D [] [5544,5545,5546,5543] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5541 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5542 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5543 [(2,6),(3,6)] D [5540] [] [] [] [((2,6),(3,6))] [5544,5545,5546,5543] CONDITIONAL_S
Y_MEAS 5544 [(3,6)] HALF_D_PLUS_2 [5540] [] [] [] [] [5544,5545,5546,5543] CONDITIONAL_S
IDLE 5545 [(2,6)] HALF_D_PLUS_2 [5540] [] [] [] [] [5544,5545,5546,5543] CONDITIONAL_S
DISCARD 5546 [(3,6)] 0 [5540] [] [] [] [] [5544,5545,5546,5543] CONDITIONAL_S
MERGE 5547 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5547,5548,5549,5550] CONDITIONAL_S
Y_MEAS 5548 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5547,5548,5549,5550] CONDITIONAL_S
IDLE 5549 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5547,5548,5549,5550] CONDITIONAL_S
DISCARD 5550 [(5,2)] 0 [] [] [] [] [] [5547,5548,5549,5550] CONDITIONAL_S
INJECT_T 5551 [(4,0)] D [] [] [] [] [] [] none
MERGE 5552 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5560,5557,5558,5559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5553 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5554 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5555 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5556 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5557 [(4,2),(5,2)] D [5552] [] [] [] [((4,2),(5,2))] [5560,5557,5558,5559] CONDITIONAL_S
Y_MEAS 5558 [(5,2)] HALF_D_PLUS_2 [5552] [] [] [] [] [5560,5557,5558,5559] CONDITIONAL_S
IDLE 5559 [(4,2)] HALF_D_PLUS_2 [5552] [] [] [] [] [5560,5557,5558,5559] CONDITIONAL_S
DISCARD 5560 [(5,2)] 0 [5552] [] [] [] [] [5560,5557,5558,5559] CONDITIONAL_S
MERGE 5561 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5561,5562,5563,5564] CONDITIONAL_S
Y_MEAS 5562 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
IDLE 5563 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
DISCARD 5564 [(3,6)] 0 [] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
INJECT_T 5565 [(0,6)] D [] [] [] [] [] [] none
MERGE 5566 [(1,6),(2,6),(0,6)] D [] [5569,5570,5571,5572] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5567 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5568 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5569 [(2,6),(3,6)] D [5566] [] [] [] [((2,6),(3,6))] [5569,5570,5571,5572] CONDITIONAL_S
Y_MEAS 5570 [(3,6)] HALF_D_PLUS_2 [5566] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
IDLE 5571 [(2,6)] HALF_D_PLUS_2 [5566] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
DISCARD 5572 [(3,6)] 0 [5566] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
MERGE 5573 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5576,5573,5574,5575] CONDITIONAL_S
Y_MEAS 5574 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5576,5573,5574,5575] CONDITIONAL_S
IDLE 5575 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5576,5573,5574,5575] CONDITIONAL_S
DISCARD 5576 [(5,2)] 0 [] [] [] [] [] [5576,5573,5574,5575] CONDITIONAL_S
INJECT_T 5577 [(4,0)] D [] [] [] [] [] [] none
MERGE 5578 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5584,5585,5586,5583] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5579 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5580 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5581 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5582 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5583 [(4,2),(5,2)] D [5578] [] [] [] [((4,2),(5,2))] [5584,5585,5586,5583] CONDITIONAL_S
Y_MEAS 5584 [(5,2)] HALF_D_PLUS_2 [5578] [] [] [] [] [5584,5585,5586,5583] CONDITIONAL_S
IDLE 5585 [(4,2)] HALF_D_PLUS_2 [5578] [] [] [] [] [5584,5585,5586,5583] CONDITIONAL_S
DISCARD 5586 [(5,2)] 0 [5578] [] [] [] [] [5584,5585,5586,5583] CONDITIONAL_S
MERGE 5587 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5587,5588,5589,5590] CONDITIONAL_S
Y_MEAS 5588 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5587,5588,5589,5590] CONDITIONAL_S
IDLE 5589 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5587,5588,5589,5590] CONDITIONAL_S
DISCARD 5590 [(3,6)] 0 [] [] [] [] [] [5587,5588,5589,5590] CONDITIONAL_S
INJECT_T 5591 [(0,6)] D [] [] [] [] [] [] none
MERGE 5592 [(1,6),(2,6),(0,6)] D [] [5595,5596,5597,5598] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5593 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5594 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5595 [(2,6),(3,6)] D [5592] [] [] [] [((2,6),(3,6))] [5595,5596,5597,5598] CONDITIONAL_S
Y_MEAS 5596 [(3,6)] HALF_D_PLUS_2 [5592] [] [] [] [] [5595,5596,5597,5598] CONDITIONAL_S
IDLE 5597 [(2,6)] HALF_D_PLUS_2 [5592] [] [] [] [] [5595,5596,5597,5598] CONDITIONAL_S
DISCARD 5598 [(3,6)] 0 [5592] [] [] [] [] [5595,5596,5597,5598] CONDITIONAL_S
INJECT_T 5599 [(4,0)] D [] [] [] [] [] [] none
MERGE 5600 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5608,5605,5606,5607] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5601 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5602 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5603 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5604 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5605 [(4,2),(5,2)] D [5600] [] [] [] [((4,2),(5,2))] [5608,5605,5606,5607] CONDITIONAL_S
Y_MEAS 5606 [(5,2)] HALF_D_PLUS_2 [5600] [] [] [] [] [5608,5605,5606,5607] CONDITIONAL_S
IDLE 5607 [(4,2)] HALF_D_PLUS_2 [5600] [] [] [] [] [5608,5605,5606,5607] CONDITIONAL_S
DISCARD 5608 [(5,2)] 0 [5600] [] [] [] [] [5608,5605,5606,5607] CONDITIONAL_S
INJECT_T 5609 [(0,6)] D [] [] [] [] [] [] none
MERGE 5610 [(1,6),(2,6),(0,6)] D [] [5616,5613,5614,5615] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5611 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5612 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5613 [(2,6),(3,6)] D [5610] [] [] [] [((2,6),(3,6))] [5616,5613,5614,5615] CONDITIONAL_S
Y_MEAS 5614 [(3,6)] HALF_D_PLUS_2 [5610] [] [] [] [] [5616,5613,5614,5615] CONDITIONAL_S
IDLE 5615 [(2,6)] HALF_D_PLUS_2 [5610] [] [] [] [] [5616,5613,5614,5615] CONDITIONAL_S
DISCARD 5616 [(3,6)] 0 [5610] [] [] [] [] [5616,5613,5614,5615] CONDITIONAL_S
INJECT_T 5617 [(4,0)] D [] [] [] [] [] [] none
MERGE 5618 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5624,5625,5626,5623] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5619 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5620 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5621 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5622 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5623 [(4,2),(5,2)] D [5618] [] [] [] [((4,2),(5,2))] [5624,5625,5626,5623] CONDITIONAL_S
Y_MEAS 5624 [(5,2)] HALF_D_PLUS_2 [5618] [] [] [] [] [5624,5625,5626,5623] CONDITIONAL_S
IDLE 5625 [(4,2)] HALF_D_PLUS_2 [5618] [] [] [] [] [5624,5625,5626,5623] CONDITIONAL_S
DISCARD 5626 [(5,2)] 0 [5618] [] [] [] [] [5624,5625,5626,5623] CONDITIONAL_S
INJECT_T 5627 [(0,6)] D [] [] [] [] [] [] none
MERGE 5628 [(1,6),(2,6),(0,6)] D [] [5632,5633,5634,5631] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5629 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5630 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5631 [(2,6),(3,6)] D [5628] [] [] [] [((2,6),(3,6))] [5632,5633,5634,5631] CONDITIONAL_S
Y_MEAS 5632 [(3,6)] HALF_D_PLUS_2 [5628] [] [] [] [] [5632,5633,5634,5631] CONDITIONAL_S
IDLE 5633 [(2,6)] HALF_D_PLUS_2 [5628] [] [] [] [] [5632,5633,5634,5631] CONDITIONAL_S
DISCARD 5634 [(3,6)] 0 [5628] [] [] [] [] [5632,5633,5634,5631] CONDITIONAL_S
INJECT_T 5635 [(4,0)] D [] [] [] [] [] [] none
MERGE 5636 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5641,5642,5643,5644] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5637 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5638 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5639 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5640 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5641 [(4,2),(5,2)] D [5636] [] [] [] [((4,2),(5,2))] [5641,5642,5643,5644] CONDITIONAL_S
Y_MEAS 5642 [(5,2)] HALF_D_PLUS_2 [5636] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
IDLE 5643 [(4,2)] HALF_D_PLUS_2 [5636] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
DISCARD 5644 [(5,2)] 0 [5636] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
INJECT_T 5645 [(0,6)] D [] [] [] [] [] [] none
MERGE 5646 [(1,6),(2,6),(0,6)] D [] [5649,5650,5651,5652] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5647 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5648 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5649 [(2,6),(3,6)] D [5646] [] [] [] [((2,6),(3,6))] [5649,5650,5651,5652] CONDITIONAL_S
Y_MEAS 5650 [(3,6)] HALF_D_PLUS_2 [5646] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
IDLE 5651 [(2,6)] HALF_D_PLUS_2 [5646] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
DISCARD 5652 [(3,6)] 0 [5646] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
MERGE 5653 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5656,5653,5654,5655] CONDITIONAL_S
Y_MEAS 5654 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5656,5653,5654,5655] CONDITIONAL_S
IDLE 5655 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5656,5653,5654,5655] CONDITIONAL_S
DISCARD 5656 [(5,2)] 0 [] [] [] [] [] [5656,5653,5654,5655] CONDITIONAL_S
INJECT_T 5657 [(4,0)] D [] [] [] [] [] [] none
MERGE 5658 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5664,5665,5666,5663] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5659 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5660 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5661 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5662 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5663 [(4,2),(5,2)] D [5658] [] [] [] [((4,2),(5,2))] [5664,5665,5666,5663] CONDITIONAL_S
Y_MEAS 5664 [(5,2)] HALF_D_PLUS_2 [5658] [] [] [] [] [5664,5665,5666,5663] CONDITIONAL_S
IDLE 5665 [(4,2)] HALF_D_PLUS_2 [5658] [] [] [] [] [5664,5665,5666,5663] CONDITIONAL_S
DISCARD 5666 [(5,2)] 0 [5658] [] [] [] [] [5664,5665,5666,5663] CONDITIONAL_S
INJECT_T 5667 [(0,6)] D [] [] [] [] [] [] none
MERGE 5668 [(1,6),(2,6),(0,6)] D [] [5672,5673,5674,5671] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5669 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5670 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5671 [(2,6),(3,6)] D [5668] [] [] [] [((2,6),(3,6))] [5672,5673,5674,5671] CONDITIONAL_S
Y_MEAS 5672 [(3,6)] HALF_D_PLUS_2 [5668] [] [] [] [] [5672,5673,5674,5671] CONDITIONAL_S
IDLE 5673 [(2,6)] HALF_D_PLUS_2 [5668] [] [] [] [] [5672,5673,5674,5671] CONDITIONAL_S
DISCARD 5674 [(3,6)] 0 [5668] [] [] [] [] [5672,5673,5674,5671] CONDITIONAL_S
MERGE 5675 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5675,5676,5677,5678] CONDITIONAL_S
Y_MEAS 5676 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5675,5676,5677,5678] CONDITIONAL_S
IDLE 5677 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5675,5676,5677,5678] CONDITIONAL_S
DISCARD 5678 [(5,2)] 0 [] [] [] [] [] [5675,5676,5677,5678] CONDITIONAL_S
INJECT_T 5679 [(0,6)] D [] [] [] [] [] [] none
MERGE 5680 [(1,6),(2,6),(0,6)] D [] [5689,5690,5691,5692] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5681 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5682 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5683 [(4,0)] D [] [] [] [] [] [] none
MERGE 5684 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5696,5693,5694,5695] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5685 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5686 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5687 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5688 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5689 [(2,6),(3,6)] D [5680] [] [] [] [((2,6),(3,6))] [5689,5690,5691,5692] CONDITIONAL_S
Y_MEAS 5690 [(3,6)] HALF_D_PLUS_2 [5680] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
IDLE 5691 [(2,6)] HALF_D_PLUS_2 [5680] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
DISCARD 5692 [(3,6)] 0 [5680] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
MERGE 5693 [(4,2),(5,2)] D [5684] [] [] [] [((4,2),(5,2))] [5696,5693,5694,5695] CONDITIONAL_S
Y_MEAS 5694 [(5,2)] HALF_D_PLUS_2 [5684] [] [] [] [] [5696,5693,5694,5695] CONDITIONAL_S
IDLE 5695 [(4,2)] HALF_D_PLUS_2 [5684] [] [] [] [] [5696,5693,5694,5695] CONDITIONAL_S
DISCARD 5696 [(5,2)] 0 [5684] [] [] [] [] [5696,5693,5694,5695] CONDITIONAL_S
MERGE 5697 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5697,5698,5699,5700] CONDITIONAL_S
Y_MEAS 5698 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
IDLE 5699 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
DISCARD 5700 [(3,6)] 0 [] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
MERGE 5701 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5704,5701,5702,5703] CONDITIONAL_S
Y_MEAS 5702 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5704,5701,5702,5703] CONDITIONAL_S
IDLE 5703 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5704,5701,5702,5703] CONDITIONAL_S
DISCARD 5704 [(5,2)] 0 [] [] [] [] [] [5704,5701,5702,5703] CONDITIONAL_S
INJECT_T 5705 [(0,6)] D [] [] [] [] [] [] none
MERGE 5706 [(1,6),(2,6),(0,6)] D [] [5715,5716,5717,5718] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5707 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5708 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5709 [(4,0)] D [] [] [] [] [] [] none
MERGE 5710 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5720,5721,5722,5719] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5711 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5712 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5713 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5714 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5715 [(2,6),(3,6)] D [5706] [] [] [] [((2,6),(3,6))] [5715,5716,5717,5718] CONDITIONAL_S
Y_MEAS 5716 [(3,6)] HALF_D_PLUS_2 [5706] [] [] [] [] [5715,5716,5717,5718] CONDITIONAL_S
IDLE 5717 [(2,6)] HALF_D_PLUS_2 [5706] [] [] [] [] [5715,5716,5717,5718] CONDITIONAL_S
DISCARD 5718 [(3,6)] 0 [5706] [] [] [] [] [5715,5716,5717,5718] CONDITIONAL_S
MERGE 5719 [(4,2),(5,2)] D [5710] [] [] [] [((4,2),(5,2))] [5720,5721,5722,5719] CONDITIONAL_S
Y_MEAS 5720 [(5,2)] HALF_D_PLUS_2 [5710] [] [] [] [] [5720,5721,5722,5719] CONDITIONAL_S
IDLE 5721 [(4,2)] HALF_D_PLUS_2 [5710] [] [] [] [] [5720,5721,5722,5719] CONDITIONAL_S
DISCARD 5722 [(5,2)] 0 [5710] [] [] [] [] [5720,5721,5722,5719] CONDITIONAL_S
MERGE 5723 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5723,5724,5725,5726] CONDITIONAL_S
Y_MEAS 5724 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5723,5724,5725,5726] CONDITIONAL_S
IDLE 5725 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5723,5724,5725,5726] CONDITIONAL_S
DISCARD 5726 [(3,6)] 0 [] [] [] [] [] [5723,5724,5725,5726] CONDITIONAL_S
MERGE 5727 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5728,5729,5730,5727] CONDITIONAL_S
Y_MEAS 5728 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5728,5729,5730,5727] CONDITIONAL_S
IDLE 5729 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5728,5729,5730,5727] CONDITIONAL_S
DISCARD 5730 [(5,2)] 0 [] [] [] [] [] [5728,5729,5730,5727] CONDITIONAL_S
INJECT_T 5731 [(0,6)] D [] [] [] [] [] [] none
MERGE 5732 [(1,6),(2,6),(0,6)] D [] [5744,5741,5742,5743] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5733 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5734 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5735 [(4,0)] D [] [] [] [] [] [] none
MERGE 5736 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5745,5746,5747,5748] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5737 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5738 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5739 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5740 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5741 [(2,6),(3,6)] D [5732] [] [] [] [((2,6),(3,6))] [5744,5741,5742,5743] CONDITIONAL_S
Y_MEAS 5742 [(3,6)] HALF_D_PLUS_2 [5732] [] [] [] [] [5744,5741,5742,5743] CONDITIONAL_S
IDLE 5743 [(2,6)] HALF_D_PLUS_2 [5732] [] [] [] [] [5744,5741,5742,5743] CONDITIONAL_S
DISCARD 5744 [(3,6)] 0 [5732] [] [] [] [] [5744,5741,5742,5743] CONDITIONAL_S
MERGE 5745 [(4,2),(5,2)] D [5736] [] [] [] [((4,2),(5,2))] [5745,5746,5747,5748] CONDITIONAL_S
Y_MEAS 5746 [(5,2)] HALF_D_PLUS_2 [5736] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
IDLE 5747 [(4,2)] HALF_D_PLUS_2 [5736] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
DISCARD 5748 [(5,2)] 0 [5736] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
INJECT_T 5749 [(0,6)] D [] [] [] [] [] [] none
MERGE 5750 [(1,6),(2,6),(0,6)] D [] [5753,5754,5755,5756] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5751 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5752 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5753 [(2,6),(3,6)] D [5750] [] [] [] [((2,6),(3,6))] [5753,5754,5755,5756] CONDITIONAL_S
Y_MEAS 5754 [(3,6)] HALF_D_PLUS_2 [5750] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
IDLE 5755 [(2,6)] HALF_D_PLUS_2 [5750] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
DISCARD 5756 [(3,6)] 0 [5750] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
MERGE 5757 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5760,5757,5758,5759] CONDITIONAL_S
Y_MEAS 5758 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5760,5757,5758,5759] CONDITIONAL_S
IDLE 5759 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5760,5757,5758,5759] CONDITIONAL_S
DISCARD 5760 [(5,2)] 0 [] [] [] [] [] [5760,5757,5758,5759] CONDITIONAL_S
INJECT_T 5761 [(4,0)] D [] [] [] [] [] [] none
MERGE 5762 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5768,5769,5770,5767] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5763 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5764 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5765 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5766 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5767 [(4,2),(5,2)] D [5762] [] [] [] [((4,2),(5,2))] [5768,5769,5770,5767] CONDITIONAL_S
Y_MEAS 5768 [(5,2)] HALF_D_PLUS_2 [5762] [] [] [] [] [5768,5769,5770,5767] CONDITIONAL_S
IDLE 5769 [(4,2)] HALF_D_PLUS_2 [5762] [] [] [] [] [5768,5769,5770,5767] CONDITIONAL_S
DISCARD 5770 [(5,2)] 0 [5762] [] [] [] [] [5768,5769,5770,5767] CONDITIONAL_S
INJECT_T 5771 [(0,6)] D [] [] [] [] [] [] none
MERGE 5772 [(1,6),(2,6),(0,6)] D [] [5776,5777,5778,5775] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5773 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5774 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5775 [(2,6),(3,6)] D [5772] [] [] [] [((2,6),(3,6))] [5776,5777,5778,5775] CONDITIONAL_S
Y_MEAS 5776 [(3,6)] HALF_D_PLUS_2 [5772] [] [] [] [] [5776,5777,5778,5775] CONDITIONAL_S
IDLE 5777 [(2,6)] HALF_D_PLUS_2 [5772] [] [] [] [] [5776,5777,5778,5775] CONDITIONAL_S
DISCARD 5778 [(3,6)] 0 [5772] [] [] [] [] [5776,5777,5778,5775] CONDITIONAL_S
MERGE 5779 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5779,5780,5781,5782] CONDITIONAL_S
Y_MEAS 5780 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5779,5780,5781,5782] CONDITIONAL_S
IDLE 5781 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5779,5780,5781,5782] CONDITIONAL_S
DISCARD 5782 [(5,2)] 0 [] [] [] [] [] [5779,5780,5781,5782] CONDITIONAL_S
INJECT_T 5783 [(4,0)] D [] [] [] [] [] [] none
MERGE 5784 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5792,5789,5790,5791] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5785 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5786 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5787 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5788 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5789 [(4,2),(5,2)] D [5784] [] [] [] [((4,2),(5,2))] [5792,5789,5790,5791] CONDITIONAL_S
Y_MEAS 5790 [(5,2)] HALF_D_PLUS_2 [5784] [] [] [] [] [5792,5789,5790,5791] CONDITIONAL_S
IDLE 5791 [(4,2)] HALF_D_PLUS_2 [5784] [] [] [] [] [5792,5789,5790,5791] CONDITIONAL_S
DISCARD 5792 [(5,2)] 0 [5784] [] [] [] [] [5792,5789,5790,5791] CONDITIONAL_S
MERGE 5793 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5793,5794,5795,5796] CONDITIONAL_S
Y_MEAS 5794 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
IDLE 5795 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
DISCARD 5796 [(3,6)] 0 [] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
INJECT_T 5797 [(0,6)] D [] [] [] [] [] [] none
MERGE 5798 [(1,6),(2,6),(0,6)] D [] [5801,5802,5803,5804] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5799 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5800 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5801 [(2,6),(3,6)] D [5798] [] [] [] [((2,6),(3,6))] [5801,5802,5803,5804] CONDITIONAL_S
Y_MEAS 5802 [(3,6)] HALF_D_PLUS_2 [5798] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
IDLE 5803 [(2,6)] HALF_D_PLUS_2 [5798] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
DISCARD 5804 [(3,6)] 0 [5798] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
MERGE 5805 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5808,5805,5806,5807] CONDITIONAL_S
Y_MEAS 5806 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5808,5805,5806,5807] CONDITIONAL_S
IDLE 5807 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5808,5805,5806,5807] CONDITIONAL_S
DISCARD 5808 [(5,2)] 0 [] [] [] [] [] [5808,5805,5806,5807] CONDITIONAL_S
INJECT_T 5809 [(4,0)] D [] [] [] [] [] [] none
MERGE 5810 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5816,5817,5818,5815] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5811 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5812 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5813 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5814 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5815 [(4,2),(5,2)] D [5810] [] [] [] [((4,2),(5,2))] [5816,5817,5818,5815] CONDITIONAL_S
Y_MEAS 5816 [(5,2)] HALF_D_PLUS_2 [5810] [] [] [] [] [5816,5817,5818,5815] CONDITIONAL_S
IDLE 5817 [(4,2)] HALF_D_PLUS_2 [5810] [] [] [] [] [5816,5817,5818,5815] CONDITIONAL_S
DISCARD 5818 [(5,2)] 0 [5810] [] [] [] [] [5816,5817,5818,5815] CONDITIONAL_S
MERGE 5819 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5819,5820,5821,5822] CONDITIONAL_S
Y_MEAS 5820 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5819,5820,5821,5822] CONDITIONAL_S
IDLE 5821 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5819,5820,5821,5822] CONDITIONAL_S
DISCARD 5822 [(3,6)] 0 [] [] [] [] [] [5819,5820,5821,5822] CONDITIONAL_S
INJECT_T 5823 [(0,6)] D [] [] [] [] [] [] none
MERGE 5824 [(1,6),(2,6),(0,6)] D [] [5827,5828,5829,5830] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5825 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5826 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5827 [(2,6),(3,6)] D [5824] [] [] [] [((2,6),(3,6))] [5827,5828,5829,5830] CONDITIONAL_S
Y_MEAS 5828 [(3,6)] HALF_D_PLUS_2 [5824] [] [] [] [] [5827,5828,5829,5830] CONDITIONAL_S
IDLE 5829 [(2,6)] HALF_D_PLUS_2 [5824] [] [] [] [] [5827,5828,5829,5830] CONDITIONAL_S
DISCARD 5830 [(3,6)] 0 [5824] [] [] [] [] [5827,5828,5829,5830] CONDITIONAL_S
INJECT_T 5831 [(4,0)] D [] [] [] [] [] [] none
MERGE 5832 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5840,5837,5838,5839] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5833 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5834 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5835 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5836 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5837 [(4,2),(5,2)] D [5832] [] [] [] [((4,2),(5,2))] [5840,5837,5838,5839] CONDITIONAL_S
Y_MEAS 5838 [(5,2)] HALF_D_PLUS_2 [5832] [] [] [] [] [5840,5837,5838,5839] CONDITIONAL_S
IDLE 5839 [(4,2)] HALF_D_PLUS_2 [5832] [] [] [] [] [5840,5837,5838,5839] CONDITIONAL_S
DISCARD 5840 [(5,2)] 0 [5832] [] [] [] [] [5840,5837,5838,5839] CONDITIONAL_S
MERGE 5841 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5841,5842,5843,5844] CONDITIONAL_S
Y_MEAS 5842 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
IDLE 5843 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
DISCARD 5844 [(3,6)] 0 [] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
INJECT_T 5845 [(0,6)] D [] [] [] [] [] [] none
MERGE 5846 [(1,6),(2,6),(0,6)] D [] [5849,5850,5851,5852] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5847 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5848 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5849 [(2,6),(3,6)] D [5846] [] [] [] [((2,6),(3,6))] [5849,5850,5851,5852] CONDITIONAL_S
Y_MEAS 5850 [(3,6)] HALF_D_PLUS_2 [5846] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
IDLE 5851 [(2,6)] HALF_D_PLUS_2 [5846] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
DISCARD 5852 [(3,6)] 0 [5846] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
MERGE 5853 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5856,5853,5854,5855] CONDITIONAL_S
Y_MEAS 5854 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5856,5853,5854,5855] CONDITIONAL_S
IDLE 5855 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5856,5853,5854,5855] CONDITIONAL_S
DISCARD 5856 [(5,2)] 0 [] [] [] [] [] [5856,5853,5854,5855] CONDITIONAL_S
INJECT_T 5857 [(4,0)] D [] [] [] [] [] [] none
MERGE 5858 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5864,5865,5866,5863] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5859 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5860 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5861 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5862 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5863 [(4,2),(5,2)] D [5858] [] [] [] [((4,2),(5,2))] [5864,5865,5866,5863] CONDITIONAL_S
Y_MEAS 5864 [(5,2)] HALF_D_PLUS_2 [5858] [] [] [] [] [5864,5865,5866,5863] CONDITIONAL_S
IDLE 5865 [(4,2)] HALF_D_PLUS_2 [5858] [] [] [] [] [5864,5865,5866,5863] CONDITIONAL_S
DISCARD 5866 [(5,2)] 0 [5858] [] [] [] [] [5864,5865,5866,5863] CONDITIONAL_S
MERGE 5867 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5867,5868,5869,5870] CONDITIONAL_S
Y_MEAS 5868 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5867,5868,5869,5870] CONDITIONAL_S
IDLE 5869 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5867,5868,5869,5870] CONDITIONAL_S
DISCARD 5870 [(3,6)] 0 [] [] [] [] [] [5867,5868,5869,5870] CONDITIONAL_S
INJECT_T 5871 [(0,6)] D [] [] [] [] [] [] none
MERGE 5872 [(1,6),(2,6),(0,6)] D [] [5875,5876,5877,5878] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5873 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5874 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5875 [(2,6),(3,6)] D [5872] [] [] [] [((2,6),(3,6))] [5875,5876,5877,5878] CONDITIONAL_S
Y_MEAS 5876 [(3,6)] HALF_D_PLUS_2 [5872] [] [] [] [] [5875,5876,5877,5878] CONDITIONAL_S
IDLE 5877 [(2,6)] HALF_D_PLUS_2 [5872] [] [] [] [] [5875,5876,5877,5878] CONDITIONAL_S
DISCARD 5878 [(3,6)] 0 [5872] [] [] [] [] [5875,5876,5877,5878] CONDITIONAL_S
MERGE 5879 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5880,5881,5882,5879] CONDITIONAL_S
Y_MEAS 5880 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5880,5881,5882,5879] CONDITIONAL_S
IDLE 5881 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5880,5881,5882,5879] CONDITIONAL_S
DISCARD 5882 [(5,2)] 0 [] [] [] [] [] [5880,5881,5882,5879] CONDITIONAL_S
INJECT_T 5883 [(4,0)] D [] [] [] [] [] [] none
MERGE 5884 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5889,5890,5891,5892] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5885 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5886 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5887 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5888 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5889 [(4,2),(5,2)] D [5884] [] [] [] [((4,2),(5,2))] [5889,5890,5891,5892] CONDITIONAL_S
Y_MEAS 5890 [(5,2)] HALF_D_PLUS_2 [5884] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
IDLE 5891 [(4,2)] HALF_D_PLUS_2 [5884] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
DISCARD 5892 [(5,2)] 0 [5884] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
MERGE 5893 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5896,5893,5894,5895] CONDITIONAL_S
Y_MEAS 5894 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5896,5893,5894,5895] CONDITIONAL_S
IDLE 5895 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5896,5893,5894,5895] CONDITIONAL_S
DISCARD 5896 [(3,6)] 0 [] [] [] [] [] [5896,5893,5894,5895] CONDITIONAL_S
INJECT_T 5897 [(0,6)] D [] [] [] [] [] [] none
MERGE 5898 [(1,6),(2,6),(0,6)] D [] [5904,5901,5902,5903] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5899 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5900 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5901 [(2,6),(3,6)] D [5898] [] [] [] [((2,6),(3,6))] [5904,5901,5902,5903] CONDITIONAL_S
Y_MEAS 5902 [(3,6)] HALF_D_PLUS_2 [5898] [] [] [] [] [5904,5901,5902,5903] CONDITIONAL_S
IDLE 5903 [(2,6)] HALF_D_PLUS_2 [5898] [] [] [] [] [5904,5901,5902,5903] CONDITIONAL_S
DISCARD 5904 [(3,6)] 0 [5898] [] [] [] [] [5904,5901,5902,5903] CONDITIONAL_S
MERGE 5905 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5905,5906,5907,5908] CONDITIONAL_S
Y_MEAS 5906 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
IDLE 5907 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
DISCARD 5908 [(5,2)] 0 [] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
INJECT_T 5909 [(4,0)] D [] [] [] [] [] [] none
MERGE 5910 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5915,5916,5917,5918] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5911 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5912 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5913 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5914 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5915 [(4,2),(5,2)] D [5910] [] [] [] [((4,2),(5,2))] [5915,5916,5917,5918] CONDITIONAL_S
Y_MEAS 5916 [(5,2)] HALF_D_PLUS_2 [5910] [] [] [] [] [5915,5916,5917,5918] CONDITIONAL_S
IDLE 5917 [(4,2)] HALF_D_PLUS_2 [5910] [] [] [] [] [5915,5916,5917,5918] CONDITIONAL_S
DISCARD 5918 [(5,2)] 0 [5910] [] [] [] [] [5915,5916,5917,5918] CONDITIONAL_S
MERGE 5919 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5920,5921,5922,5919] CONDITIONAL_S
Y_MEAS 5920 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5920,5921,5922,5919] CONDITIONAL_S
IDLE 5921 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5920,5921,5922,5919] CONDITIONAL_S
DISCARD 5922 [(3,6)] 0 [] [] [] [] [] [5920,5921,5922,5919] CONDITIONAL_S
INJECT_T 5923 [(0,6)] D [] [] [] [] [] [] none
MERGE 5924 [(1,6),(2,6),(0,6)] D [] [5928,5929,5930,5927] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5925 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5926 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5927 [(2,6),(3,6)] D [5924] [] [] [] [((2,6),(3,6))] [5928,5929,5930,5927] CONDITIONAL_S
Y_MEAS 5928 [(3,6)] HALF_D_PLUS_2 [5924] [] [] [] [] [5928,5929,5930,5927] CONDITIONAL_S
IDLE 5929 [(2,6)] HALF_D_PLUS_2 [5924] [] [] [] [] [5928,5929,5930,5927] CONDITIONAL_S
DISCARD 5930 [(3,6)] 0 [5924] [] [] [] [] [5928,5929,5930,5927] CONDITIONAL_S
MERGE 5931 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5931,5932,5933,5934] CONDITIONAL_S
Y_MEAS 5932 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5931,5932,5933,5934] CONDITIONAL_S
IDLE 5933 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5931,5932,5933,5934] CONDITIONAL_S
DISCARD 5934 [(5,2)] 0 [] [] [] [] [] [5931,5932,5933,5934] CONDITIONAL_S
INJECT_T 5935 [(4,0)] D [] [] [] [] [] [] none
MERGE 5936 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5944,5941,5942,5943] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5937 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5938 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5939 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5940 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5941 [(4,2),(5,2)] D [5936] [] [] [] [((4,2),(5,2))] [5944,5941,5942,5943] CONDITIONAL_S
Y_MEAS 5942 [(5,2)] HALF_D_PLUS_2 [5936] [] [] [] [] [5944,5941,5942,5943] CONDITIONAL_S
IDLE 5943 [(4,2)] HALF_D_PLUS_2 [5936] [] [] [] [] [5944,5941,5942,5943] CONDITIONAL_S
DISCARD 5944 [(5,2)] 0 [5936] [] [] [] [] [5944,5941,5942,5943] CONDITIONAL_S
MERGE 5945 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5945,5946,5947,5948] CONDITIONAL_S
Y_MEAS 5946 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
IDLE 5947 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
DISCARD 5948 [(3,6)] 0 [] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
INJECT_T 5949 [(0,6)] D [] [] [] [] [] [] none
MERGE 5950 [(1,6),(2,6),(0,6)] D [] [5960,5961,5962,5959] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5951 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5952 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5953 [(4,0)] D [] [] [] [] [] [] none
MERGE 5954 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5963,5964,5965,5966] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5955 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5956 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5957 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5958 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5959 [(2,6),(3,6)] D [5950] [] [] [] [((2,6),(3,6))] [5960,5961,5962,5959] CONDITIONAL_S
Y_MEAS 5960 [(3,6)] HALF_D_PLUS_2 [5950] [] [] [] [] [5960,5961,5962,5959] CONDITIONAL_S
IDLE 5961 [(2,6)] HALF_D_PLUS_2 [5950] [] [] [] [] [5960,5961,5962,5959] CONDITIONAL_S
DISCARD 5962 [(3,6)] 0 [5950] [] [] [] [] [5960,5961,5962,5959] CONDITIONAL_S
MERGE 5963 [(4,2),(5,2)] D [5954] [] [] [] [((4,2),(5,2))] [5963,5964,5965,5966] CONDITIONAL_S
Y_MEAS 5964 [(5,2)] HALF_D_PLUS_2 [5954] [] [] [] [] [5963,5964,5965,5966] CONDITIONAL_S
IDLE 5965 [(4,2)] HALF_D_PLUS_2 [5954] [] [] [] [] [5963,5964,5965,5966] CONDITIONAL_S
DISCARD 5966 [(5,2)] 0 [5954] [] [] [] [] [5963,5964,5965,5966] CONDITIONAL_S
INJECT_T 5967 [(4,0)] D [] [] [] [] [] [] none
MERGE 5968 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [5977,5978,5979,5980] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5969 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 5970 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 5971 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 5972 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 5973 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [5976,5973,5974,5975] CONDITIONAL_S
Y_MEAS 5974 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [5976,5973,5974,5975] CONDITIONAL_S
IDLE 5975 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [5976,5973,5974,5975] CONDITIONAL_S
DISCARD 5976 [(3,6)] 0 [] [] [] [] [] [5976,5973,5974,5975] CONDITIONAL_S
MERGE 5977 [(4,2),(5,2)] D [5968] [] [] [] [((4,2),(5,2))] [5977,5978,5979,5980] CONDITIONAL_S
Y_MEAS 5978 [(5,2)] HALF_D_PLUS_2 [5968] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
IDLE 5979 [(4,2)] HALF_D_PLUS_2 [5968] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
DISCARD 5980 [(5,2)] 0 [5968] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
INJECT_T 5981 [(0,6)] D [] [] [] [] [] [] none
MERGE 5982 [(1,6),(2,6),(0,6)] D [] [5985,5986,5987,5988] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5983 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5984 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5985 [(2,6),(3,6)] D [5982] [] [] [] [((2,6),(3,6))] [5985,5986,5987,5988] CONDITIONAL_S
Y_MEAS 5986 [(3,6)] HALF_D_PLUS_2 [5982] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
IDLE 5987 [(2,6)] HALF_D_PLUS_2 [5982] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
DISCARD 5988 [(3,6)] 0 [5982] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
MERGE 5989 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [5992,5989,5990,5991] CONDITIONAL_S
Y_MEAS 5990 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [5992,5989,5990,5991] CONDITIONAL_S
IDLE 5991 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [5992,5989,5990,5991] CONDITIONAL_S
DISCARD 5992 [(5,2)] 0 [] [] [] [] [] [5992,5989,5990,5991] CONDITIONAL_S
INJECT_T 5993 [(0,6)] D [] [] [] [] [] [] none
MERGE 5994 [(1,6),(2,6),(0,6)] D [] [6003,6004,6005,6006] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 5995 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5996 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5997 [(4,0)] D [] [] [] [] [] [] none
MERGE 5998 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6008,6009,6010,6007] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 5999 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6000 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6001 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6002 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6003 [(2,6),(3,6)] D [5994] [] [] [] [((2,6),(3,6))] [6003,6004,6005,6006] CONDITIONAL_S
Y_MEAS 6004 [(3,6)] HALF_D_PLUS_2 [5994] [] [] [] [] [6003,6004,6005,6006] CONDITIONAL_S
IDLE 6005 [(2,6)] HALF_D_PLUS_2 [5994] [] [] [] [] [6003,6004,6005,6006] CONDITIONAL_S
DISCARD 6006 [(3,6)] 0 [5994] [] [] [] [] [6003,6004,6005,6006] CONDITIONAL_S
MERGE 6007 [(4,2),(5,2)] D [5998] [] [] [] [((4,2),(5,2))] [6008,6009,6010,6007] CONDITIONAL_S
Y_MEAS 6008 [(5,2)] HALF_D_PLUS_2 [5998] [] [] [] [] [6008,6009,6010,6007] CONDITIONAL_S
IDLE 6009 [(4,2)] HALF_D_PLUS_2 [5998] [] [] [] [] [6008,6009,6010,6007] CONDITIONAL_S
DISCARD 6010 [(5,2)] 0 [5998] [] [] [] [] [6008,6009,6010,6007] CONDITIONAL_S
INJECT_T 6011 [(0,6)] D [] [] [] [] [] [] none
MERGE 6012 [(1,6),(2,6),(0,6)] D [] [6016,6017,6018,6015] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6013 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6014 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6015 [(2,6),(3,6)] D [6012] [] [] [] [((2,6),(3,6))] [6016,6017,6018,6015] CONDITIONAL_S
Y_MEAS 6016 [(3,6)] HALF_D_PLUS_2 [6012] [] [] [] [] [6016,6017,6018,6015] CONDITIONAL_S
IDLE 6017 [(2,6)] HALF_D_PLUS_2 [6012] [] [] [] [] [6016,6017,6018,6015] CONDITIONAL_S
DISCARD 6018 [(3,6)] 0 [6012] [] [] [] [] [6016,6017,6018,6015] CONDITIONAL_S
MERGE 6019 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6019,6020,6021,6022] CONDITIONAL_S
Y_MEAS 6020 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6019,6020,6021,6022] CONDITIONAL_S
IDLE 6021 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6019,6020,6021,6022] CONDITIONAL_S
DISCARD 6022 [(5,2)] 0 [] [] [] [] [] [6019,6020,6021,6022] CONDITIONAL_S
INJECT_T 6023 [(4,0)] D [] [] [] [] [] [] none
MERGE 6024 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6032,6029,6030,6031] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6025 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6026 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6027 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6028 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6029 [(4,2),(5,2)] D [6024] [] [] [] [((4,2),(5,2))] [6032,6029,6030,6031] CONDITIONAL_S
Y_MEAS 6030 [(5,2)] HALF_D_PLUS_2 [6024] [] [] [] [] [6032,6029,6030,6031] CONDITIONAL_S
IDLE 6031 [(4,2)] HALF_D_PLUS_2 [6024] [] [] [] [] [6032,6029,6030,6031] CONDITIONAL_S
DISCARD 6032 [(5,2)] 0 [6024] [] [] [] [] [6032,6029,6030,6031] CONDITIONAL_S
INJECT_T 6033 [(0,6)] D [] [] [] [] [] [] none
MERGE 6034 [(1,6),(2,6),(0,6)] D [] [6040,6037,6038,6039] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6035 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6036 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6037 [(2,6),(3,6)] D [6034] [] [] [] [((2,6),(3,6))] [6040,6037,6038,6039] CONDITIONAL_S
Y_MEAS 6038 [(3,6)] HALF_D_PLUS_2 [6034] [] [] [] [] [6040,6037,6038,6039] CONDITIONAL_S
IDLE 6039 [(2,6)] HALF_D_PLUS_2 [6034] [] [] [] [] [6040,6037,6038,6039] CONDITIONAL_S
DISCARD 6040 [(3,6)] 0 [6034] [] [] [] [] [6040,6037,6038,6039] CONDITIONAL_S
INJECT_T 6041 [(4,0)] D [] [] [] [] [] [] none
MERGE 6042 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6048,6049,6050,6047] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6043 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6044 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6045 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6046 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6047 [(4,2),(5,2)] D [6042] [] [] [] [((4,2),(5,2))] [6048,6049,6050,6047] CONDITIONAL_S
Y_MEAS 6048 [(5,2)] HALF_D_PLUS_2 [6042] [] [] [] [] [6048,6049,6050,6047] CONDITIONAL_S
IDLE 6049 [(4,2)] HALF_D_PLUS_2 [6042] [] [] [] [] [6048,6049,6050,6047] CONDITIONAL_S
DISCARD 6050 [(5,2)] 0 [6042] [] [] [] [] [6048,6049,6050,6047] CONDITIONAL_S
MERGE 6051 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6051,6052,6053,6054] CONDITIONAL_S
Y_MEAS 6052 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6051,6052,6053,6054] CONDITIONAL_S
IDLE 6053 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6051,6052,6053,6054] CONDITIONAL_S
DISCARD 6054 [(3,6)] 0 [] [] [] [] [] [6051,6052,6053,6054] CONDITIONAL_S
INJECT_T 6055 [(0,6)] D [] [] [] [] [] [] none
MERGE 6056 [(1,6),(2,6),(0,6)] D [] [6065,6066,6067,6068] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6057 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6058 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6059 [(4,0)] D [] [] [] [] [] [] none
MERGE 6060 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6072,6069,6070,6071] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6061 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6062 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6063 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6064 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6065 [(2,6),(3,6)] D [6056] [] [] [] [((2,6),(3,6))] [6065,6066,6067,6068] CONDITIONAL_S
Y_MEAS 6066 [(3,6)] HALF_D_PLUS_2 [6056] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
IDLE 6067 [(2,6)] HALF_D_PLUS_2 [6056] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
DISCARD 6068 [(3,6)] 0 [6056] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
MERGE 6069 [(4,2),(5,2)] D [6060] [] [] [] [((4,2),(5,2))] [6072,6069,6070,6071] CONDITIONAL_S
Y_MEAS 6070 [(5,2)] HALF_D_PLUS_2 [6060] [] [] [] [] [6072,6069,6070,6071] CONDITIONAL_S
IDLE 6071 [(4,2)] HALF_D_PLUS_2 [6060] [] [] [] [] [6072,6069,6070,6071] CONDITIONAL_S
DISCARD 6072 [(5,2)] 0 [6060] [] [] [] [] [6072,6069,6070,6071] CONDITIONAL_S
INJECT_T 6073 [(4,0)] D [] [] [] [] [] [] none
MERGE 6074 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6083,6084,6085,6086] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6075 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6076 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6077 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6078 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6079 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6080,6081,6082,6079] CONDITIONAL_S
Y_MEAS 6080 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6080,6081,6082,6079] CONDITIONAL_S
IDLE 6081 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6080,6081,6082,6079] CONDITIONAL_S
DISCARD 6082 [(3,6)] 0 [] [] [] [] [] [6080,6081,6082,6079] CONDITIONAL_S
MERGE 6083 [(4,2),(5,2)] D [6074] [] [] [] [((4,2),(5,2))] [6083,6084,6085,6086] CONDITIONAL_S
Y_MEAS 6084 [(5,2)] HALF_D_PLUS_2 [6074] [] [] [] [] [6083,6084,6085,6086] CONDITIONAL_S
IDLE 6085 [(4,2)] HALF_D_PLUS_2 [6074] [] [] [] [] [6083,6084,6085,6086] CONDITIONAL_S
DISCARD 6086 [(5,2)] 0 [6074] [] [] [] [] [6083,6084,6085,6086] CONDITIONAL_S
INJECT_T 6087 [(0,6)] D [] [] [] [] [] [] none
MERGE 6088 [(1,6),(2,6),(0,6)] D [] [6091,6092,6093,6094] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6089 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6090 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6091 [(2,6),(3,6)] D [6088] [] [] [] [((2,6),(3,6))] [6091,6092,6093,6094] CONDITIONAL_S
Y_MEAS 6092 [(3,6)] HALF_D_PLUS_2 [6088] [] [] [] [] [6091,6092,6093,6094] CONDITIONAL_S
IDLE 6093 [(2,6)] HALF_D_PLUS_2 [6088] [] [] [] [] [6091,6092,6093,6094] CONDITIONAL_S
DISCARD 6094 [(3,6)] 0 [6088] [] [] [] [] [6091,6092,6093,6094] CONDITIONAL_S
INJECT_T 6095 [(4,0)] D [] [] [] [] [] [] none
MERGE 6096 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6104,6101,6102,6103] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6097 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6098 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6099 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6100 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6101 [(4,2),(5,2)] D [6096] [] [] [] [((4,2),(5,2))] [6104,6101,6102,6103] CONDITIONAL_S
Y_MEAS 6102 [(5,2)] HALF_D_PLUS_2 [6096] [] [] [] [] [6104,6101,6102,6103] CONDITIONAL_S
IDLE 6103 [(4,2)] HALF_D_PLUS_2 [6096] [] [] [] [] [6104,6101,6102,6103] CONDITIONAL_S
DISCARD 6104 [(5,2)] 0 [6096] [] [] [] [] [6104,6101,6102,6103] CONDITIONAL_S
INJECT_T 6105 [(0,6)] D [] [] [] [] [] [] none
MERGE 6106 [(1,6),(2,6),(0,6)] D [] [6112,6109,6110,6111] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6107 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6108 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6109 [(2,6),(3,6)] D [6106] [] [] [] [((2,6),(3,6))] [6112,6109,6110,6111] CONDITIONAL_S
Y_MEAS 6110 [(3,6)] HALF_D_PLUS_2 [6106] [] [] [] [] [6112,6109,6110,6111] CONDITIONAL_S
IDLE 6111 [(2,6)] HALF_D_PLUS_2 [6106] [] [] [] [] [6112,6109,6110,6111] CONDITIONAL_S
DISCARD 6112 [(3,6)] 0 [6106] [] [] [] [] [6112,6109,6110,6111] CONDITIONAL_S
INJECT_T 6113 [(4,0)] D [] [] [] [] [] [] none
MERGE 6114 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6120,6121,6122,6119] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6115 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6116 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6117 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6118 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6119 [(4,2),(5,2)] D [6114] [] [] [] [((4,2),(5,2))] [6120,6121,6122,6119] CONDITIONAL_S
Y_MEAS 6120 [(5,2)] HALF_D_PLUS_2 [6114] [] [] [] [] [6120,6121,6122,6119] CONDITIONAL_S
IDLE 6121 [(4,2)] HALF_D_PLUS_2 [6114] [] [] [] [] [6120,6121,6122,6119] CONDITIONAL_S
DISCARD 6122 [(5,2)] 0 [6114] [] [] [] [] [6120,6121,6122,6119] CONDITIONAL_S
MERGE 6123 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6123,6124,6125,6126] CONDITIONAL_S
Y_MEAS 6124 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6123,6124,6125,6126] CONDITIONAL_S
IDLE 6125 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6123,6124,6125,6126] CONDITIONAL_S
DISCARD 6126 [(3,6)] 0 [] [] [] [] [] [6123,6124,6125,6126] CONDITIONAL_S
INJECT_T 6127 [(0,6)] D [] [] [] [] [] [] none
MERGE 6128 [(1,6),(2,6),(0,6)] D [] [6131,6132,6133,6134] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6129 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6130 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6131 [(2,6),(3,6)] D [6128] [] [] [] [((2,6),(3,6))] [6131,6132,6133,6134] CONDITIONAL_S
Y_MEAS 6132 [(3,6)] HALF_D_PLUS_2 [6128] [] [] [] [] [6131,6132,6133,6134] CONDITIONAL_S
IDLE 6133 [(2,6)] HALF_D_PLUS_2 [6128] [] [] [] [] [6131,6132,6133,6134] CONDITIONAL_S
DISCARD 6134 [(3,6)] 0 [6128] [] [] [] [] [6131,6132,6133,6134] CONDITIONAL_S
MERGE 6135 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6136,6137,6138,6135] CONDITIONAL_S
Y_MEAS 6136 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6136,6137,6138,6135] CONDITIONAL_S
IDLE 6137 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6136,6137,6138,6135] CONDITIONAL_S
DISCARD 6138 [(5,2)] 0 [] [] [] [] [] [6136,6137,6138,6135] CONDITIONAL_S
INJECT_T 6139 [(4,0)] D [] [] [] [] [] [] none
MERGE 6140 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6145,6146,6147,6148] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6141 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6142 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6143 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6144 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6145 [(4,2),(5,2)] D [6140] [] [] [] [((4,2),(5,2))] [6145,6146,6147,6148] CONDITIONAL_S
Y_MEAS 6146 [(5,2)] HALF_D_PLUS_2 [6140] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
IDLE 6147 [(4,2)] HALF_D_PLUS_2 [6140] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
DISCARD 6148 [(5,2)] 0 [6140] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
MERGE 6149 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6152,6149,6150,6151] CONDITIONAL_S
Y_MEAS 6150 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6152,6149,6150,6151] CONDITIONAL_S
IDLE 6151 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6152,6149,6150,6151] CONDITIONAL_S
DISCARD 6152 [(3,6)] 0 [] [] [] [] [] [6152,6149,6150,6151] CONDITIONAL_S
INJECT_T 6153 [(0,6)] D [] [] [] [] [] [] none
MERGE 6154 [(1,6),(2,6),(0,6)] D [] [6160,6157,6158,6159] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6155 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6156 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6157 [(2,6),(3,6)] D [6154] [] [] [] [((2,6),(3,6))] [6160,6157,6158,6159] CONDITIONAL_S
Y_MEAS 6158 [(3,6)] HALF_D_PLUS_2 [6154] [] [] [] [] [6160,6157,6158,6159] CONDITIONAL_S
IDLE 6159 [(2,6)] HALF_D_PLUS_2 [6154] [] [] [] [] [6160,6157,6158,6159] CONDITIONAL_S
DISCARD 6160 [(3,6)] 0 [6154] [] [] [] [] [6160,6157,6158,6159] CONDITIONAL_S
MERGE 6161 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6161,6162,6163,6164] CONDITIONAL_S
Y_MEAS 6162 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
IDLE 6163 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
DISCARD 6164 [(5,2)] 0 [] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
INJECT_T 6165 [(4,0)] D [] [] [] [] [] [] none
MERGE 6166 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6171,6172,6173,6174] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6167 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6168 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6169 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6170 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6171 [(4,2),(5,2)] D [6166] [] [] [] [((4,2),(5,2))] [6171,6172,6173,6174] CONDITIONAL_S
Y_MEAS 6172 [(5,2)] HALF_D_PLUS_2 [6166] [] [] [] [] [6171,6172,6173,6174] CONDITIONAL_S
IDLE 6173 [(4,2)] HALF_D_PLUS_2 [6166] [] [] [] [] [6171,6172,6173,6174] CONDITIONAL_S
DISCARD 6174 [(5,2)] 0 [6166] [] [] [] [] [6171,6172,6173,6174] CONDITIONAL_S
INJECT_T 6175 [(0,6)] D [] [] [] [] [] [] none
MERGE 6176 [(1,6),(2,6),(0,6)] D [] [6179,6180,6181,6182] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6177 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6178 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6179 [(2,6),(3,6)] D [6176] [] [] [] [((2,6),(3,6))] [6179,6180,6181,6182] CONDITIONAL_S
Y_MEAS 6180 [(3,6)] HALF_D_PLUS_2 [6176] [] [] [] [] [6179,6180,6181,6182] CONDITIONAL_S
IDLE 6181 [(2,6)] HALF_D_PLUS_2 [6176] [] [] [] [] [6179,6180,6181,6182] CONDITIONAL_S
DISCARD 6182 [(3,6)] 0 [6176] [] [] [] [] [6179,6180,6181,6182] CONDITIONAL_S
INJECT_T 6183 [(4,0)] D [] [] [] [] [] [] none
MERGE 6184 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6192,6189,6190,6191] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6185 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6186 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6187 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6188 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6189 [(4,2),(5,2)] D [6184] [] [] [] [((4,2),(5,2))] [6192,6189,6190,6191] CONDITIONAL_S
Y_MEAS 6190 [(5,2)] HALF_D_PLUS_2 [6184] [] [] [] [] [6192,6189,6190,6191] CONDITIONAL_S
IDLE 6191 [(4,2)] HALF_D_PLUS_2 [6184] [] [] [] [] [6192,6189,6190,6191] CONDITIONAL_S
DISCARD 6192 [(5,2)] 0 [6184] [] [] [] [] [6192,6189,6190,6191] CONDITIONAL_S
INJECT_T 6193 [(0,6)] D [] [] [] [] [] [] none
MERGE 6194 [(1,6),(2,6),(0,6)] D [] [6200,6197,6198,6199] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6195 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6196 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6197 [(2,6),(3,6)] D [6194] [] [] [] [((2,6),(3,6))] [6200,6197,6198,6199] CONDITIONAL_S
Y_MEAS 6198 [(3,6)] HALF_D_PLUS_2 [6194] [] [] [] [] [6200,6197,6198,6199] CONDITIONAL_S
IDLE 6199 [(2,6)] HALF_D_PLUS_2 [6194] [] [] [] [] [6200,6197,6198,6199] CONDITIONAL_S
DISCARD 6200 [(3,6)] 0 [6194] [] [] [] [] [6200,6197,6198,6199] CONDITIONAL_S
MERGE 6201 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6201,6202,6203,6204] CONDITIONAL_S
Y_MEAS 6202 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
IDLE 6203 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
DISCARD 6204 [(5,2)] 0 [] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
INJECT_T 6205 [(0,6)] D [] [] [] [] [] [] none
MERGE 6206 [(1,6),(2,6),(0,6)] D [] [6216,6217,6218,6215] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6207 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6208 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6209 [(4,0)] D [] [] [] [] [] [] none
MERGE 6210 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6219,6220,6221,6222] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6211 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6212 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6213 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6214 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6215 [(2,6),(3,6)] D [6206] [] [] [] [((2,6),(3,6))] [6216,6217,6218,6215] CONDITIONAL_S
Y_MEAS 6216 [(3,6)] HALF_D_PLUS_2 [6206] [] [] [] [] [6216,6217,6218,6215] CONDITIONAL_S
IDLE 6217 [(2,6)] HALF_D_PLUS_2 [6206] [] [] [] [] [6216,6217,6218,6215] CONDITIONAL_S
DISCARD 6218 [(3,6)] 0 [6206] [] [] [] [] [6216,6217,6218,6215] CONDITIONAL_S
MERGE 6219 [(4,2),(5,2)] D [6210] [] [] [] [((4,2),(5,2))] [6219,6220,6221,6222] CONDITIONAL_S
Y_MEAS 6220 [(5,2)] HALF_D_PLUS_2 [6210] [] [] [] [] [6219,6220,6221,6222] CONDITIONAL_S
IDLE 6221 [(4,2)] HALF_D_PLUS_2 [6210] [] [] [] [] [6219,6220,6221,6222] CONDITIONAL_S
DISCARD 6222 [(5,2)] 0 [6210] [] [] [] [] [6219,6220,6221,6222] CONDITIONAL_S
MERGE 6223 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6224,6225,6226,6223] CONDITIONAL_S
Y_MEAS 6224 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6224,6225,6226,6223] CONDITIONAL_S
IDLE 6225 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6224,6225,6226,6223] CONDITIONAL_S
DISCARD 6226 [(3,6)] 0 [] [] [] [] [] [6224,6225,6226,6223] CONDITIONAL_S
MERGE 6227 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6227,6228,6229,6230] CONDITIONAL_S
Y_MEAS 6228 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6227,6228,6229,6230] CONDITIONAL_S
IDLE 6229 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6227,6228,6229,6230] CONDITIONAL_S
DISCARD 6230 [(5,2)] 0 [] [] [] [] [] [6227,6228,6229,6230] CONDITIONAL_S
INJECT_T 6231 [(0,6)] D [] [] [] [] [] [] none
MERGE 6232 [(1,6),(2,6),(0,6)] D [] [6241,6242,6243,6244] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6233 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6234 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6235 [(4,0)] D [] [] [] [] [] [] none
MERGE 6236 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6248,6245,6246,6247] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6237 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6238 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6239 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6240 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6241 [(2,6),(3,6)] D [6232] [] [] [] [((2,6),(3,6))] [6241,6242,6243,6244] CONDITIONAL_S
Y_MEAS 6242 [(3,6)] HALF_D_PLUS_2 [6232] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
IDLE 6243 [(2,6)] HALF_D_PLUS_2 [6232] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
DISCARD 6244 [(3,6)] 0 [6232] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
MERGE 6245 [(4,2),(5,2)] D [6236] [] [] [] [((4,2),(5,2))] [6248,6245,6246,6247] CONDITIONAL_S
Y_MEAS 6246 [(5,2)] HALF_D_PLUS_2 [6236] [] [] [] [] [6248,6245,6246,6247] CONDITIONAL_S
IDLE 6247 [(4,2)] HALF_D_PLUS_2 [6236] [] [] [] [] [6248,6245,6246,6247] CONDITIONAL_S
DISCARD 6248 [(5,2)] 0 [6236] [] [] [] [] [6248,6245,6246,6247] CONDITIONAL_S
INJECT_T 6249 [(4,0)] D [] [] [] [] [] [] none
MERGE 6250 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6259,6260,6261,6262] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6251 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6252 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6253 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6254 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6255 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6256,6257,6258,6255] CONDITIONAL_S
Y_MEAS 6256 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6256,6257,6258,6255] CONDITIONAL_S
IDLE 6257 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6256,6257,6258,6255] CONDITIONAL_S
DISCARD 6258 [(3,6)] 0 [] [] [] [] [] [6256,6257,6258,6255] CONDITIONAL_S
MERGE 6259 [(4,2),(5,2)] D [6250] [] [] [] [((4,2),(5,2))] [6259,6260,6261,6262] CONDITIONAL_S
Y_MEAS 6260 [(5,2)] HALF_D_PLUS_2 [6250] [] [] [] [] [6259,6260,6261,6262] CONDITIONAL_S
IDLE 6261 [(4,2)] HALF_D_PLUS_2 [6250] [] [] [] [] [6259,6260,6261,6262] CONDITIONAL_S
DISCARD 6262 [(5,2)] 0 [6250] [] [] [] [] [6259,6260,6261,6262] CONDITIONAL_S
INJECT_T 6263 [(0,6)] D [] [] [] [] [] [] none
MERGE 6264 [(1,6),(2,6),(0,6)] D [] [6267,6268,6269,6270] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6265 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6266 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6267 [(2,6),(3,6)] D [6264] [] [] [] [((2,6),(3,6))] [6267,6268,6269,6270] CONDITIONAL_S
Y_MEAS 6268 [(3,6)] HALF_D_PLUS_2 [6264] [] [] [] [] [6267,6268,6269,6270] CONDITIONAL_S
IDLE 6269 [(2,6)] HALF_D_PLUS_2 [6264] [] [] [] [] [6267,6268,6269,6270] CONDITIONAL_S
DISCARD 6270 [(3,6)] 0 [6264] [] [] [] [] [6267,6268,6269,6270] CONDITIONAL_S
INJECT_T 6271 [(4,0)] D [] [] [] [] [] [] none
MERGE 6272 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6280,6277,6278,6279] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6273 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6274 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6275 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6276 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6277 [(4,2),(5,2)] D [6272] [] [] [] [((4,2),(5,2))] [6280,6277,6278,6279] CONDITIONAL_S
Y_MEAS 6278 [(5,2)] HALF_D_PLUS_2 [6272] [] [] [] [] [6280,6277,6278,6279] CONDITIONAL_S
IDLE 6279 [(4,2)] HALF_D_PLUS_2 [6272] [] [] [] [] [6280,6277,6278,6279] CONDITIONAL_S
DISCARD 6280 [(5,2)] 0 [6272] [] [] [] [] [6280,6277,6278,6279] CONDITIONAL_S
MERGE 6281 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6281,6282,6283,6284] CONDITIONAL_S
Y_MEAS 6282 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
IDLE 6283 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
DISCARD 6284 [(3,6)] 0 [] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
INJECT_T 6285 [(0,6)] D [] [] [] [] [] [] none
MERGE 6286 [(1,6),(2,6),(0,6)] D [] [6289,6290,6291,6292] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6287 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6288 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6289 [(2,6),(3,6)] D [6286] [] [] [] [((2,6),(3,6))] [6289,6290,6291,6292] CONDITIONAL_S
Y_MEAS 6290 [(3,6)] HALF_D_PLUS_2 [6286] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
IDLE 6291 [(2,6)] HALF_D_PLUS_2 [6286] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
DISCARD 6292 [(3,6)] 0 [6286] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
MERGE 6293 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6296,6293,6294,6295] CONDITIONAL_S
Y_MEAS 6294 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6296,6293,6294,6295] CONDITIONAL_S
IDLE 6295 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6296,6293,6294,6295] CONDITIONAL_S
DISCARD 6296 [(5,2)] 0 [] [] [] [] [] [6296,6293,6294,6295] CONDITIONAL_S
INJECT_T 6297 [(4,0)] D [] [] [] [] [] [] none
MERGE 6298 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6304,6305,6306,6303] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6299 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6300 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6301 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6302 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6303 [(4,2),(5,2)] D [6298] [] [] [] [((4,2),(5,2))] [6304,6305,6306,6303] CONDITIONAL_S
Y_MEAS 6304 [(5,2)] HALF_D_PLUS_2 [6298] [] [] [] [] [6304,6305,6306,6303] CONDITIONAL_S
IDLE 6305 [(4,2)] HALF_D_PLUS_2 [6298] [] [] [] [] [6304,6305,6306,6303] CONDITIONAL_S
DISCARD 6306 [(5,2)] 0 [6298] [] [] [] [] [6304,6305,6306,6303] CONDITIONAL_S
INJECT_T 6307 [(0,6)] D [] [] [] [] [] [] none
MERGE 6308 [(1,6),(2,6),(0,6)] D [] [6312,6313,6314,6311] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6309 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6310 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6311 [(2,6),(3,6)] D [6308] [] [] [] [((2,6),(3,6))] [6312,6313,6314,6311] CONDITIONAL_S
Y_MEAS 6312 [(3,6)] HALF_D_PLUS_2 [6308] [] [] [] [] [6312,6313,6314,6311] CONDITIONAL_S
IDLE 6313 [(2,6)] HALF_D_PLUS_2 [6308] [] [] [] [] [6312,6313,6314,6311] CONDITIONAL_S
DISCARD 6314 [(3,6)] 0 [6308] [] [] [] [] [6312,6313,6314,6311] CONDITIONAL_S
INJECT_T 6315 [(4,0)] D [] [] [] [] [] [] none
MERGE 6316 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6321,6322,6323,6324] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6317 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6318 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6319 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6320 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6321 [(4,2),(5,2)] D [6316] [] [] [] [((4,2),(5,2))] [6321,6322,6323,6324] CONDITIONAL_S
Y_MEAS 6322 [(5,2)] HALF_D_PLUS_2 [6316] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
IDLE 6323 [(4,2)] HALF_D_PLUS_2 [6316] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
DISCARD 6324 [(5,2)] 0 [6316] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
MERGE 6325 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6328,6325,6326,6327] CONDITIONAL_S
Y_MEAS 6326 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6328,6325,6326,6327] CONDITIONAL_S
IDLE 6327 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6328,6325,6326,6327] CONDITIONAL_S
DISCARD 6328 [(3,6)] 0 [] [] [] [] [] [6328,6325,6326,6327] CONDITIONAL_S
INJECT_T 6329 [(0,6)] D [] [] [] [] [] [] none
MERGE 6330 [(1,6),(2,6),(0,6)] D [] [6336,6333,6334,6335] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6331 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6332 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6333 [(2,6),(3,6)] D [6330] [] [] [] [((2,6),(3,6))] [6336,6333,6334,6335] CONDITIONAL_S
Y_MEAS 6334 [(3,6)] HALF_D_PLUS_2 [6330] [] [] [] [] [6336,6333,6334,6335] CONDITIONAL_S
IDLE 6335 [(2,6)] HALF_D_PLUS_2 [6330] [] [] [] [] [6336,6333,6334,6335] CONDITIONAL_S
DISCARD 6336 [(3,6)] 0 [6330] [] [] [] [] [6336,6333,6334,6335] CONDITIONAL_S
INJECT_T 6337 [(4,0)] D [] [] [] [] [] [] none
MERGE 6338 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6344,6345,6346,6343] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6339 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6340 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6341 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6342 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6343 [(4,2),(5,2)] D [6338] [] [] [] [((4,2),(5,2))] [6344,6345,6346,6343] CONDITIONAL_S
Y_MEAS 6344 [(5,2)] HALF_D_PLUS_2 [6338] [] [] [] [] [6344,6345,6346,6343] CONDITIONAL_S
IDLE 6345 [(4,2)] HALF_D_PLUS_2 [6338] [] [] [] [] [6344,6345,6346,6343] CONDITIONAL_S
DISCARD 6346 [(5,2)] 0 [6338] [] [] [] [] [6344,6345,6346,6343] CONDITIONAL_S
MERGE 6347 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6347,6348,6349,6350] CONDITIONAL_S
Y_MEAS 6348 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6347,6348,6349,6350] CONDITIONAL_S
IDLE 6349 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6347,6348,6349,6350] CONDITIONAL_S
DISCARD 6350 [(3,6)] 0 [] [] [] [] [] [6347,6348,6349,6350] CONDITIONAL_S
INJECT_T 6351 [(0,6)] D [] [] [] [] [] [] none
MERGE 6352 [(1,6),(2,6),(0,6)] D [] [6361,6362,6363,6364] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6353 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6354 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6355 [(4,0)] D [] [] [] [] [] [] none
MERGE 6356 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6368,6365,6366,6367] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6357 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6358 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6359 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6360 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6361 [(2,6),(3,6)] D [6352] [] [] [] [((2,6),(3,6))] [6361,6362,6363,6364] CONDITIONAL_S
Y_MEAS 6362 [(3,6)] HALF_D_PLUS_2 [6352] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
IDLE 6363 [(2,6)] HALF_D_PLUS_2 [6352] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
DISCARD 6364 [(3,6)] 0 [6352] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
MERGE 6365 [(4,2),(5,2)] D [6356] [] [] [] [((4,2),(5,2))] [6368,6365,6366,6367] CONDITIONAL_S
Y_MEAS 6366 [(5,2)] HALF_D_PLUS_2 [6356] [] [] [] [] [6368,6365,6366,6367] CONDITIONAL_S
IDLE 6367 [(4,2)] HALF_D_PLUS_2 [6356] [] [] [] [] [6368,6365,6366,6367] CONDITIONAL_S
DISCARD 6368 [(5,2)] 0 [6356] [] [] [] [] [6368,6365,6366,6367] CONDITIONAL_S
INJECT_T 6369 [(0,6)] D [] [] [] [] [] [] none
MERGE 6370 [(1,6),(2,6),(0,6)] D [] [6376,6373,6374,6375] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6371 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6372 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6373 [(2,6),(3,6)] D [6370] [] [] [] [((2,6),(3,6))] [6376,6373,6374,6375] CONDITIONAL_S
Y_MEAS 6374 [(3,6)] HALF_D_PLUS_2 [6370] [] [] [] [] [6376,6373,6374,6375] CONDITIONAL_S
IDLE 6375 [(2,6)] HALF_D_PLUS_2 [6370] [] [] [] [] [6376,6373,6374,6375] CONDITIONAL_S
DISCARD 6376 [(3,6)] 0 [6370] [] [] [] [] [6376,6373,6374,6375] CONDITIONAL_S
MERGE 6377 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6377,6378,6379,6380] CONDITIONAL_S
Y_MEAS 6378 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
IDLE 6379 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
DISCARD 6380 [(5,2)] 0 [] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
INJECT_T 6381 [(4,0)] D [] [] [] [] [] [] none
MERGE 6382 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6387,6388,6389,6390] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6383 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6384 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6385 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6386 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6387 [(4,2),(5,2)] D [6382] [] [] [] [((4,2),(5,2))] [6387,6388,6389,6390] CONDITIONAL_S
Y_MEAS 6388 [(5,2)] HALF_D_PLUS_2 [6382] [] [] [] [] [6387,6388,6389,6390] CONDITIONAL_S
IDLE 6389 [(4,2)] HALF_D_PLUS_2 [6382] [] [] [] [] [6387,6388,6389,6390] CONDITIONAL_S
DISCARD 6390 [(5,2)] 0 [6382] [] [] [] [] [6387,6388,6389,6390] CONDITIONAL_S
INJECT_T 6391 [(0,6)] D [] [] [] [] [] [] none
MERGE 6392 [(1,6),(2,6),(0,6)] D [] [6395,6396,6397,6398] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6393 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6394 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6395 [(2,6),(3,6)] D [6392] [] [] [] [((2,6),(3,6))] [6395,6396,6397,6398] CONDITIONAL_S
Y_MEAS 6396 [(3,6)] HALF_D_PLUS_2 [6392] [] [] [] [] [6395,6396,6397,6398] CONDITIONAL_S
IDLE 6397 [(2,6)] HALF_D_PLUS_2 [6392] [] [] [] [] [6395,6396,6397,6398] CONDITIONAL_S
DISCARD 6398 [(3,6)] 0 [6392] [] [] [] [] [6395,6396,6397,6398] CONDITIONAL_S
MERGE 6399 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6400,6401,6402,6399] CONDITIONAL_S
Y_MEAS 6400 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6400,6401,6402,6399] CONDITIONAL_S
IDLE 6401 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6400,6401,6402,6399] CONDITIONAL_S
DISCARD 6402 [(5,2)] 0 [] [] [] [] [] [6400,6401,6402,6399] CONDITIONAL_S
INJECT_T 6403 [(4,0)] D [] [] [] [] [] [] none
MERGE 6404 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6409,6410,6411,6412] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6405 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6406 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6407 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6408 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6409 [(4,2),(5,2)] D [6404] [] [] [] [((4,2),(5,2))] [6409,6410,6411,6412] CONDITIONAL_S
Y_MEAS 6410 [(5,2)] HALF_D_PLUS_2 [6404] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
IDLE 6411 [(4,2)] HALF_D_PLUS_2 [6404] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
DISCARD 6412 [(5,2)] 0 [6404] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
INJECT_T 6413 [(0,6)] D [] [] [] [] [] [] none
MERGE 6414 [(1,6),(2,6),(0,6)] D [] [6417,6418,6419,6420] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6415 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6416 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6417 [(2,6),(3,6)] D [6414] [] [] [] [((2,6),(3,6))] [6417,6418,6419,6420] CONDITIONAL_S
Y_MEAS 6418 [(3,6)] HALF_D_PLUS_2 [6414] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
IDLE 6419 [(2,6)] HALF_D_PLUS_2 [6414] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
DISCARD 6420 [(3,6)] 0 [6414] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
INJECT_T 6421 [(4,0)] D [] [] [] [] [] [] none
MERGE 6422 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6427,6428,6429,6430] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6423 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6424 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6425 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6426 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6427 [(4,2),(5,2)] D [6422] [] [] [] [((4,2),(5,2))] [6427,6428,6429,6430] CONDITIONAL_S
Y_MEAS 6428 [(5,2)] HALF_D_PLUS_2 [6422] [] [] [] [] [6427,6428,6429,6430] CONDITIONAL_S
IDLE 6429 [(4,2)] HALF_D_PLUS_2 [6422] [] [] [] [] [6427,6428,6429,6430] CONDITIONAL_S
DISCARD 6430 [(5,2)] 0 [6422] [] [] [] [] [6427,6428,6429,6430] CONDITIONAL_S
INJECT_T 6431 [(0,6)] D [] [] [] [] [] [] none
MERGE 6432 [(1,6),(2,6),(0,6)] D [] [6435,6436,6437,6438] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6433 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6434 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6435 [(2,6),(3,6)] D [6432] [] [] [] [((2,6),(3,6))] [6435,6436,6437,6438] CONDITIONAL_S
Y_MEAS 6436 [(3,6)] HALF_D_PLUS_2 [6432] [] [] [] [] [6435,6436,6437,6438] CONDITIONAL_S
IDLE 6437 [(2,6)] HALF_D_PLUS_2 [6432] [] [] [] [] [6435,6436,6437,6438] CONDITIONAL_S
DISCARD 6438 [(3,6)] 0 [6432] [] [] [] [] [6435,6436,6437,6438] CONDITIONAL_S
MERGE 6439 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6440,6441,6442,6439] CONDITIONAL_S
Y_MEAS 6440 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6440,6441,6442,6439] CONDITIONAL_S
IDLE 6441 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6440,6441,6442,6439] CONDITIONAL_S
DISCARD 6442 [(5,2)] 0 [] [] [] [] [] [6440,6441,6442,6439] CONDITIONAL_S
INJECT_T 6443 [(4,0)] D [] [] [] [] [] [] none
MERGE 6444 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6456,6453,6454,6455] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6445 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6446 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6447 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6448 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6449 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6449,6450,6451,6452] CONDITIONAL_S
Y_MEAS 6450 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
IDLE 6451 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
DISCARD 6452 [(3,6)] 0 [] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
MERGE 6453 [(4,2),(5,2)] D [6444] [] [] [] [((4,2),(5,2))] [6456,6453,6454,6455] CONDITIONAL_S
Y_MEAS 6454 [(5,2)] HALF_D_PLUS_2 [6444] [] [] [] [] [6456,6453,6454,6455] CONDITIONAL_S
IDLE 6455 [(4,2)] HALF_D_PLUS_2 [6444] [] [] [] [] [6456,6453,6454,6455] CONDITIONAL_S
DISCARD 6456 [(5,2)] 0 [6444] [] [] [] [] [6456,6453,6454,6455] CONDITIONAL_S
INJECT_T 6457 [(0,6)] D [] [] [] [] [] [] none
MERGE 6458 [(1,6),(2,6),(0,6)] D [] [6464,6461,6462,6463] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6459 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6460 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6461 [(2,6),(3,6)] D [6458] [] [] [] [((2,6),(3,6))] [6464,6461,6462,6463] CONDITIONAL_S
Y_MEAS 6462 [(3,6)] HALF_D_PLUS_2 [6458] [] [] [] [] [6464,6461,6462,6463] CONDITIONAL_S
IDLE 6463 [(2,6)] HALF_D_PLUS_2 [6458] [] [] [] [] [6464,6461,6462,6463] CONDITIONAL_S
DISCARD 6464 [(3,6)] 0 [6458] [] [] [] [] [6464,6461,6462,6463] CONDITIONAL_S
INJECT_T 6465 [(4,0)] D [] [] [] [] [] [] none
MERGE 6466 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6472,6473,6474,6471] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6467 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6468 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6469 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6470 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6471 [(4,2),(5,2)] D [6466] [] [] [] [((4,2),(5,2))] [6472,6473,6474,6471] CONDITIONAL_S
Y_MEAS 6472 [(5,2)] HALF_D_PLUS_2 [6466] [] [] [] [] [6472,6473,6474,6471] CONDITIONAL_S
IDLE 6473 [(4,2)] HALF_D_PLUS_2 [6466] [] [] [] [] [6472,6473,6474,6471] CONDITIONAL_S
DISCARD 6474 [(5,2)] 0 [6466] [] [] [] [] [6472,6473,6474,6471] CONDITIONAL_S
INJECT_T 6475 [(0,6)] D [] [] [] [] [] [] none
MERGE 6476 [(1,6),(2,6),(0,6)] D [] [6480,6481,6482,6479] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6477 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6478 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6479 [(2,6),(3,6)] D [6476] [] [] [] [((2,6),(3,6))] [6480,6481,6482,6479] CONDITIONAL_S
Y_MEAS 6480 [(3,6)] HALF_D_PLUS_2 [6476] [] [] [] [] [6480,6481,6482,6479] CONDITIONAL_S
IDLE 6481 [(2,6)] HALF_D_PLUS_2 [6476] [] [] [] [] [6480,6481,6482,6479] CONDITIONAL_S
DISCARD 6482 [(3,6)] 0 [6476] [] [] [] [] [6480,6481,6482,6479] CONDITIONAL_S
INJECT_T 6483 [(4,0)] D [] [] [] [] [] [] none
MERGE 6484 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6489,6490,6491,6492] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6485 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6486 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6487 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6488 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6489 [(4,2),(5,2)] D [6484] [] [] [] [((4,2),(5,2))] [6489,6490,6491,6492] CONDITIONAL_S
Y_MEAS 6490 [(5,2)] HALF_D_PLUS_2 [6484] [] [] [] [] [6489,6490,6491,6492] CONDITIONAL_S
IDLE 6491 [(4,2)] HALF_D_PLUS_2 [6484] [] [] [] [] [6489,6490,6491,6492] CONDITIONAL_S
DISCARD 6492 [(5,2)] 0 [6484] [] [] [] [] [6489,6490,6491,6492] CONDITIONAL_S
MERGE 6493 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6496,6493,6494,6495] CONDITIONAL_S
Y_MEAS 6494 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6496,6493,6494,6495] CONDITIONAL_S
IDLE 6495 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6496,6493,6494,6495] CONDITIONAL_S
DISCARD 6496 [(3,6)] 0 [] [] [] [] [] [6496,6493,6494,6495] CONDITIONAL_S
INJECT_T 6497 [(0,6)] D [] [] [] [] [] [] none
MERGE 6498 [(1,6),(2,6),(0,6)] D [] [6504,6501,6502,6503] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6499 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6500 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6501 [(2,6),(3,6)] D [6498] [] [] [] [((2,6),(3,6))] [6504,6501,6502,6503] CONDITIONAL_S
Y_MEAS 6502 [(3,6)] HALF_D_PLUS_2 [6498] [] [] [] [] [6504,6501,6502,6503] CONDITIONAL_S
IDLE 6503 [(2,6)] HALF_D_PLUS_2 [6498] [] [] [] [] [6504,6501,6502,6503] CONDITIONAL_S
DISCARD 6504 [(3,6)] 0 [6498] [] [] [] [] [6504,6501,6502,6503] CONDITIONAL_S
INJECT_T 6505 [(4,0)] D [] [] [] [] [] [] none
MERGE 6506 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6512,6513,6514,6511] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6507 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6508 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6509 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6510 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6511 [(4,2),(5,2)] D [6506] [] [] [] [((4,2),(5,2))] [6512,6513,6514,6511] CONDITIONAL_S
Y_MEAS 6512 [(5,2)] HALF_D_PLUS_2 [6506] [] [] [] [] [6512,6513,6514,6511] CONDITIONAL_S
IDLE 6513 [(4,2)] HALF_D_PLUS_2 [6506] [] [] [] [] [6512,6513,6514,6511] CONDITIONAL_S
DISCARD 6514 [(5,2)] 0 [6506] [] [] [] [] [6512,6513,6514,6511] CONDITIONAL_S
INJECT_T 6515 [(0,6)] D [] [] [] [] [] [] none
MERGE 6516 [(1,6),(2,6),(0,6)] D [] [6520,6521,6522,6519] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6517 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6518 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6519 [(2,6),(3,6)] D [6516] [] [] [] [((2,6),(3,6))] [6520,6521,6522,6519] CONDITIONAL_S
Y_MEAS 6520 [(3,6)] HALF_D_PLUS_2 [6516] [] [] [] [] [6520,6521,6522,6519] CONDITIONAL_S
IDLE 6521 [(2,6)] HALF_D_PLUS_2 [6516] [] [] [] [] [6520,6521,6522,6519] CONDITIONAL_S
DISCARD 6522 [(3,6)] 0 [6516] [] [] [] [] [6520,6521,6522,6519] CONDITIONAL_S
INJECT_T 6523 [(4,0)] D [] [] [] [] [] [] none
MERGE 6524 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6529,6530,6531,6532] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6525 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6526 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6527 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6528 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6529 [(4,2),(5,2)] D [6524] [] [] [] [((4,2),(5,2))] [6529,6530,6531,6532] CONDITIONAL_S
Y_MEAS 6530 [(5,2)] HALF_D_PLUS_2 [6524] [] [] [] [] [6529,6530,6531,6532] CONDITIONAL_S
IDLE 6531 [(4,2)] HALF_D_PLUS_2 [6524] [] [] [] [] [6529,6530,6531,6532] CONDITIONAL_S
DISCARD 6532 [(5,2)] 0 [6524] [] [] [] [] [6529,6530,6531,6532] CONDITIONAL_S
INJECT_T 6533 [(0,6)] D [] [] [] [] [] [] none
MERGE 6534 [(1,6),(2,6),(0,6)] D [] [6537,6538,6539,6540] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6535 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6536 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6537 [(2,6),(3,6)] D [6534] [] [] [] [((2,6),(3,6))] [6537,6538,6539,6540] CONDITIONAL_S
Y_MEAS 6538 [(3,6)] HALF_D_PLUS_2 [6534] [] [] [] [] [6537,6538,6539,6540] CONDITIONAL_S
IDLE 6539 [(2,6)] HALF_D_PLUS_2 [6534] [] [] [] [] [6537,6538,6539,6540] CONDITIONAL_S
DISCARD 6540 [(3,6)] 0 [6534] [] [] [] [] [6537,6538,6539,6540] CONDITIONAL_S
MERGE 6541 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6544,6541,6542,6543] CONDITIONAL_S
Y_MEAS 6542 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6544,6541,6542,6543] CONDITIONAL_S
IDLE 6543 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6544,6541,6542,6543] CONDITIONAL_S
DISCARD 6544 [(5,2)] 0 [] [] [] [] [] [6544,6541,6542,6543] CONDITIONAL_S
INJECT_T 6545 [(4,0)] D [] [] [] [] [] [] none
MERGE 6546 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6552,6553,6554,6551] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6547 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6548 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6549 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6550 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6551 [(4,2),(5,2)] D [6546] [] [] [] [((4,2),(5,2))] [6552,6553,6554,6551] CONDITIONAL_S
Y_MEAS 6552 [(5,2)] HALF_D_PLUS_2 [6546] [] [] [] [] [6552,6553,6554,6551] CONDITIONAL_S
IDLE 6553 [(4,2)] HALF_D_PLUS_2 [6546] [] [] [] [] [6552,6553,6554,6551] CONDITIONAL_S
DISCARD 6554 [(5,2)] 0 [6546] [] [] [] [] [6552,6553,6554,6551] CONDITIONAL_S
MERGE 6555 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6555,6556,6557,6558] CONDITIONAL_S
Y_MEAS 6556 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6555,6556,6557,6558] CONDITIONAL_S
IDLE 6557 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6555,6556,6557,6558] CONDITIONAL_S
DISCARD 6558 [(3,6)] 0 [] [] [] [] [] [6555,6556,6557,6558] CONDITIONAL_S
INJECT_T 6559 [(0,6)] D [] [] [] [] [] [] none
MERGE 6560 [(1,6),(2,6),(0,6)] D [] [6563,6564,6565,6566] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6561 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6562 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6563 [(2,6),(3,6)] D [6560] [] [] [] [((2,6),(3,6))] [6563,6564,6565,6566] CONDITIONAL_S
Y_MEAS 6564 [(3,6)] HALF_D_PLUS_2 [6560] [] [] [] [] [6563,6564,6565,6566] CONDITIONAL_S
IDLE 6565 [(2,6)] HALF_D_PLUS_2 [6560] [] [] [] [] [6563,6564,6565,6566] CONDITIONAL_S
DISCARD 6566 [(3,6)] 0 [6560] [] [] [] [] [6563,6564,6565,6566] CONDITIONAL_S
MERGE 6567 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6568,6569,6570,6567] CONDITIONAL_S
Y_MEAS 6568 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6568,6569,6570,6567] CONDITIONAL_S
IDLE 6569 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6568,6569,6570,6567] CONDITIONAL_S
DISCARD 6570 [(5,2)] 0 [] [] [] [] [] [6568,6569,6570,6567] CONDITIONAL_S
INJECT_T 6571 [(4,0)] D [] [] [] [] [] [] none
MERGE 6572 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6577,6578,6579,6580] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6573 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6574 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6575 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6576 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6577 [(4,2),(5,2)] D [6572] [] [] [] [((4,2),(5,2))] [6577,6578,6579,6580] CONDITIONAL_S
Y_MEAS 6578 [(5,2)] HALF_D_PLUS_2 [6572] [] [] [] [] [6577,6578,6579,6580] CONDITIONAL_S
IDLE 6579 [(4,2)] HALF_D_PLUS_2 [6572] [] [] [] [] [6577,6578,6579,6580] CONDITIONAL_S
DISCARD 6580 [(5,2)] 0 [6572] [] [] [] [] [6577,6578,6579,6580] CONDITIONAL_S
MERGE 6581 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6584,6581,6582,6583] CONDITIONAL_S
Y_MEAS 6582 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6584,6581,6582,6583] CONDITIONAL_S
IDLE 6583 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6584,6581,6582,6583] CONDITIONAL_S
DISCARD 6584 [(3,6)] 0 [] [] [] [] [] [6584,6581,6582,6583] CONDITIONAL_S
INJECT_T 6585 [(0,6)] D [] [] [] [] [] [] none
MERGE 6586 [(1,6),(2,6),(0,6)] D [] [6592,6589,6590,6591] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6587 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6588 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6589 [(2,6),(3,6)] D [6586] [] [] [] [((2,6),(3,6))] [6592,6589,6590,6591] CONDITIONAL_S
Y_MEAS 6590 [(3,6)] HALF_D_PLUS_2 [6586] [] [] [] [] [6592,6589,6590,6591] CONDITIONAL_S
IDLE 6591 [(2,6)] HALF_D_PLUS_2 [6586] [] [] [] [] [6592,6589,6590,6591] CONDITIONAL_S
DISCARD 6592 [(3,6)] 0 [6586] [] [] [] [] [6592,6589,6590,6591] CONDITIONAL_S
MERGE 6593 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6593,6594,6595,6596] CONDITIONAL_S
Y_MEAS 6594 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6593,6594,6595,6596] CONDITIONAL_S
IDLE 6595 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6593,6594,6595,6596] CONDITIONAL_S
DISCARD 6596 [(5,2)] 0 [] [] [] [] [] [6593,6594,6595,6596] CONDITIONAL_S
INJECT_T 6597 [(4,0)] D [] [] [] [] [] [] none
MERGE 6598 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6603,6604,6605,6606] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6599 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6600 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6601 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6602 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6603 [(4,2),(5,2)] D [6598] [] [] [] [((4,2),(5,2))] [6603,6604,6605,6606] CONDITIONAL_S
Y_MEAS 6604 [(5,2)] HALF_D_PLUS_2 [6598] [] [] [] [] [6603,6604,6605,6606] CONDITIONAL_S
IDLE 6605 [(4,2)] HALF_D_PLUS_2 [6598] [] [] [] [] [6603,6604,6605,6606] CONDITIONAL_S
DISCARD 6606 [(5,2)] 0 [6598] [] [] [] [] [6603,6604,6605,6606] CONDITIONAL_S
MERGE 6607 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6608,6609,6610,6607] CONDITIONAL_S
Y_MEAS 6608 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6608,6609,6610,6607] CONDITIONAL_S
IDLE 6609 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6608,6609,6610,6607] CONDITIONAL_S
DISCARD 6610 [(3,6)] 0 [] [] [] [] [] [6608,6609,6610,6607] CONDITIONAL_S
INJECT_T 6611 [(0,6)] D [] [] [] [] [] [] none
MERGE 6612 [(1,6),(2,6),(0,6)] D [] [6616,6617,6618,6615] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6613 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6614 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6615 [(2,6),(3,6)] D [6612] [] [] [] [((2,6),(3,6))] [6616,6617,6618,6615] CONDITIONAL_S
Y_MEAS 6616 [(3,6)] HALF_D_PLUS_2 [6612] [] [] [] [] [6616,6617,6618,6615] CONDITIONAL_S
IDLE 6617 [(2,6)] HALF_D_PLUS_2 [6612] [] [] [] [] [6616,6617,6618,6615] CONDITIONAL_S
DISCARD 6618 [(3,6)] 0 [6612] [] [] [] [] [6616,6617,6618,6615] CONDITIONAL_S
MERGE 6619 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6619,6620,6621,6622] CONDITIONAL_S
Y_MEAS 6620 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6619,6620,6621,6622] CONDITIONAL_S
IDLE 6621 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6619,6620,6621,6622] CONDITIONAL_S
DISCARD 6622 [(5,2)] 0 [] [] [] [] [] [6619,6620,6621,6622] CONDITIONAL_S
INJECT_T 6623 [(4,0)] D [] [] [] [] [] [] none
MERGE 6624 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6632,6629,6630,6631] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6625 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6626 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6627 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6628 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6629 [(4,2),(5,2)] D [6624] [] [] [] [((4,2),(5,2))] [6632,6629,6630,6631] CONDITIONAL_S
Y_MEAS 6630 [(5,2)] HALF_D_PLUS_2 [6624] [] [] [] [] [6632,6629,6630,6631] CONDITIONAL_S
IDLE 6631 [(4,2)] HALF_D_PLUS_2 [6624] [] [] [] [] [6632,6629,6630,6631] CONDITIONAL_S
DISCARD 6632 [(5,2)] 0 [6624] [] [] [] [] [6632,6629,6630,6631] CONDITIONAL_S
MERGE 6633 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6633,6634,6635,6636] CONDITIONAL_S
Y_MEAS 6634 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6633,6634,6635,6636] CONDITIONAL_S
IDLE 6635 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6633,6634,6635,6636] CONDITIONAL_S
DISCARD 6636 [(3,6)] 0 [] [] [] [] [] [6633,6634,6635,6636] CONDITIONAL_S
INJECT_T 6637 [(0,6)] D [] [] [] [] [] [] none
MERGE 6638 [(1,6),(2,6),(0,6)] D [] [6641,6642,6643,6644] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6639 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6640 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6641 [(2,6),(3,6)] D [6638] [] [] [] [((2,6),(3,6))] [6641,6642,6643,6644] CONDITIONAL_S
Y_MEAS 6642 [(3,6)] HALF_D_PLUS_2 [6638] [] [] [] [] [6641,6642,6643,6644] CONDITIONAL_S
IDLE 6643 [(2,6)] HALF_D_PLUS_2 [6638] [] [] [] [] [6641,6642,6643,6644] CONDITIONAL_S
DISCARD 6644 [(3,6)] 0 [6638] [] [] [] [] [6641,6642,6643,6644] CONDITIONAL_S
INJECT_T 6645 [(4,0)] D [] [] [] [] [] [] none
MERGE 6646 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6651,6652,6653,6654] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6647 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6648 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6649 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6650 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6651 [(4,2),(5,2)] D [6646] [] [] [] [((4,2),(5,2))] [6651,6652,6653,6654] CONDITIONAL_S
Y_MEAS 6652 [(5,2)] HALF_D_PLUS_2 [6646] [] [] [] [] [6651,6652,6653,6654] CONDITIONAL_S
IDLE 6653 [(4,2)] HALF_D_PLUS_2 [6646] [] [] [] [] [6651,6652,6653,6654] CONDITIONAL_S
DISCARD 6654 [(5,2)] 0 [6646] [] [] [] [] [6651,6652,6653,6654] CONDITIONAL_S
INJECT_T 6655 [(0,6)] D [] [] [] [] [] [] none
MERGE 6656 [(1,6),(2,6),(0,6)] D [] [6659,6660,6661,6662] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6657 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6658 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6659 [(2,6),(3,6)] D [6656] [] [] [] [((2,6),(3,6))] [6659,6660,6661,6662] CONDITIONAL_S
Y_MEAS 6660 [(3,6)] HALF_D_PLUS_2 [6656] [] [] [] [] [6659,6660,6661,6662] CONDITIONAL_S
IDLE 6661 [(2,6)] HALF_D_PLUS_2 [6656] [] [] [] [] [6659,6660,6661,6662] CONDITIONAL_S
DISCARD 6662 [(3,6)] 0 [6656] [] [] [] [] [6659,6660,6661,6662] CONDITIONAL_S
MERGE 6663 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6664,6665,6666,6663] CONDITIONAL_S
Y_MEAS 6664 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6664,6665,6666,6663] CONDITIONAL_S
IDLE 6665 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6664,6665,6666,6663] CONDITIONAL_S
DISCARD 6666 [(5,2)] 0 [] [] [] [] [] [6664,6665,6666,6663] CONDITIONAL_S
INJECT_T 6667 [(4,0)] D [] [] [] [] [] [] none
MERGE 6668 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6673,6674,6675,6676] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6669 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6670 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6671 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6672 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6673 [(4,2),(5,2)] D [6668] [] [] [] [((4,2),(5,2))] [6673,6674,6675,6676] CONDITIONAL_S
Y_MEAS 6674 [(5,2)] HALF_D_PLUS_2 [6668] [] [] [] [] [6673,6674,6675,6676] CONDITIONAL_S
IDLE 6675 [(4,2)] HALF_D_PLUS_2 [6668] [] [] [] [] [6673,6674,6675,6676] CONDITIONAL_S
DISCARD 6676 [(5,2)] 0 [6668] [] [] [] [] [6673,6674,6675,6676] CONDITIONAL_S
INJECT_T 6677 [(0,6)] D [] [] [] [] [] [] none
MERGE 6678 [(1,6),(2,6),(0,6)] D [] [6681,6682,6683,6684] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6679 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6680 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6681 [(2,6),(3,6)] D [6678] [] [] [] [((2,6),(3,6))] [6681,6682,6683,6684] CONDITIONAL_S
Y_MEAS 6682 [(3,6)] HALF_D_PLUS_2 [6678] [] [] [] [] [6681,6682,6683,6684] CONDITIONAL_S
IDLE 6683 [(2,6)] HALF_D_PLUS_2 [6678] [] [] [] [] [6681,6682,6683,6684] CONDITIONAL_S
DISCARD 6684 [(3,6)] 0 [6678] [] [] [] [] [6681,6682,6683,6684] CONDITIONAL_S
MERGE 6685 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6688,6685,6686,6687] CONDITIONAL_S
Y_MEAS 6686 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6688,6685,6686,6687] CONDITIONAL_S
IDLE 6687 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6688,6685,6686,6687] CONDITIONAL_S
DISCARD 6688 [(5,2)] 0 [] [] [] [] [] [6688,6685,6686,6687] CONDITIONAL_S
INJECT_T 6689 [(4,0)] D [] [] [] [] [] [] none
MERGE 6690 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6699,6700,6701,6702] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6691 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6692 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6693 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6694 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6695 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6696,6697,6698,6695] CONDITIONAL_S
Y_MEAS 6696 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6696,6697,6698,6695] CONDITIONAL_S
IDLE 6697 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6696,6697,6698,6695] CONDITIONAL_S
DISCARD 6698 [(3,6)] 0 [] [] [] [] [] [6696,6697,6698,6695] CONDITIONAL_S
MERGE 6699 [(4,2),(5,2)] D [6690] [] [] [] [((4,2),(5,2))] [6699,6700,6701,6702] CONDITIONAL_S
Y_MEAS 6700 [(5,2)] HALF_D_PLUS_2 [6690] [] [] [] [] [6699,6700,6701,6702] CONDITIONAL_S
IDLE 6701 [(4,2)] HALF_D_PLUS_2 [6690] [] [] [] [] [6699,6700,6701,6702] CONDITIONAL_S
DISCARD 6702 [(5,2)] 0 [6690] [] [] [] [] [6699,6700,6701,6702] CONDITIONAL_S
INJECT_T 6703 [(0,6)] D [] [] [] [] [] [] none
MERGE 6704 [(1,6),(2,6),(0,6)] D [] [6707,6708,6709,6710] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6705 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6706 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6707 [(2,6),(3,6)] D [6704] [] [] [] [((2,6),(3,6))] [6707,6708,6709,6710] CONDITIONAL_S
Y_MEAS 6708 [(3,6)] HALF_D_PLUS_2 [6704] [] [] [] [] [6707,6708,6709,6710] CONDITIONAL_S
IDLE 6709 [(2,6)] HALF_D_PLUS_2 [6704] [] [] [] [] [6707,6708,6709,6710] CONDITIONAL_S
DISCARD 6710 [(3,6)] 0 [6704] [] [] [] [] [6707,6708,6709,6710] CONDITIONAL_S
INJECT_T 6711 [(4,0)] D [] [] [] [] [] [] none
MERGE 6712 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6720,6717,6718,6719] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6713 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6714 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6715 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6716 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6717 [(4,2),(5,2)] D [6712] [] [] [] [((4,2),(5,2))] [6720,6717,6718,6719] CONDITIONAL_S
Y_MEAS 6718 [(5,2)] HALF_D_PLUS_2 [6712] [] [] [] [] [6720,6717,6718,6719] CONDITIONAL_S
IDLE 6719 [(4,2)] HALF_D_PLUS_2 [6712] [] [] [] [] [6720,6717,6718,6719] CONDITIONAL_S
DISCARD 6720 [(5,2)] 0 [6712] [] [] [] [] [6720,6717,6718,6719] CONDITIONAL_S
INJECT_T 6721 [(0,6)] D [] [] [] [] [] [] none
MERGE 6722 [(1,6),(2,6),(0,6)] D [] [6728,6725,6726,6727] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6723 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6724 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6725 [(2,6),(3,6)] D [6722] [] [] [] [((2,6),(3,6))] [6728,6725,6726,6727] CONDITIONAL_S
Y_MEAS 6726 [(3,6)] HALF_D_PLUS_2 [6722] [] [] [] [] [6728,6725,6726,6727] CONDITIONAL_S
IDLE 6727 [(2,6)] HALF_D_PLUS_2 [6722] [] [] [] [] [6728,6725,6726,6727] CONDITIONAL_S
DISCARD 6728 [(3,6)] 0 [6722] [] [] [] [] [6728,6725,6726,6727] CONDITIONAL_S
MERGE 6729 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6729,6730,6731,6732] CONDITIONAL_S
Y_MEAS 6730 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6729,6730,6731,6732] CONDITIONAL_S
IDLE 6731 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6729,6730,6731,6732] CONDITIONAL_S
DISCARD 6732 [(5,2)] 0 [] [] [] [] [] [6729,6730,6731,6732] CONDITIONAL_S
INJECT_T 6733 [(4,0)] D [] [] [] [] [] [] none
MERGE 6734 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6744,6745,6746,6743] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6735 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6736 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6737 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6738 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6739 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6739,6740,6741,6742] CONDITIONAL_S
Y_MEAS 6740 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6739,6740,6741,6742] CONDITIONAL_S
IDLE 6741 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6739,6740,6741,6742] CONDITIONAL_S
DISCARD 6742 [(3,6)] 0 [] [] [] [] [] [6739,6740,6741,6742] CONDITIONAL_S
MERGE 6743 [(4,2),(5,2)] D [6734] [] [] [] [((4,2),(5,2))] [6744,6745,6746,6743] CONDITIONAL_S
Y_MEAS 6744 [(5,2)] HALF_D_PLUS_2 [6734] [] [] [] [] [6744,6745,6746,6743] CONDITIONAL_S
IDLE 6745 [(4,2)] HALF_D_PLUS_2 [6734] [] [] [] [] [6744,6745,6746,6743] CONDITIONAL_S
DISCARD 6746 [(5,2)] 0 [6734] [] [] [] [] [6744,6745,6746,6743] CONDITIONAL_S
INJECT_T 6747 [(0,6)] D [] [] [] [] [] [] none
MERGE 6748 [(1,6),(2,6),(0,6)] D [] [6752,6753,6754,6751] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6749 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6750 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6751 [(2,6),(3,6)] D [6748] [] [] [] [((2,6),(3,6))] [6752,6753,6754,6751] CONDITIONAL_S
Y_MEAS 6752 [(3,6)] HALF_D_PLUS_2 [6748] [] [] [] [] [6752,6753,6754,6751] CONDITIONAL_S
IDLE 6753 [(2,6)] HALF_D_PLUS_2 [6748] [] [] [] [] [6752,6753,6754,6751] CONDITIONAL_S
DISCARD 6754 [(3,6)] 0 [6748] [] [] [] [] [6752,6753,6754,6751] CONDITIONAL_S
INJECT_T 6755 [(4,0)] D [] [] [] [] [] [] none
MERGE 6756 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6761,6762,6763,6764] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6757 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6758 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6759 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6760 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6761 [(4,2),(5,2)] D [6756] [] [] [] [((4,2),(5,2))] [6761,6762,6763,6764] CONDITIONAL_S
Y_MEAS 6762 [(5,2)] HALF_D_PLUS_2 [6756] [] [] [] [] [6761,6762,6763,6764] CONDITIONAL_S
IDLE 6763 [(4,2)] HALF_D_PLUS_2 [6756] [] [] [] [] [6761,6762,6763,6764] CONDITIONAL_S
DISCARD 6764 [(5,2)] 0 [6756] [] [] [] [] [6761,6762,6763,6764] CONDITIONAL_S
MERGE 6765 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6768,6765,6766,6767] CONDITIONAL_S
Y_MEAS 6766 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6768,6765,6766,6767] CONDITIONAL_S
IDLE 6767 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6768,6765,6766,6767] CONDITIONAL_S
DISCARD 6768 [(3,6)] 0 [] [] [] [] [] [6768,6765,6766,6767] CONDITIONAL_S
INJECT_T 6769 [(0,6)] D [] [] [] [] [] [] none
MERGE 6770 [(1,6),(2,6),(0,6)] D [] [6776,6773,6774,6775] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6771 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6772 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6773 [(2,6),(3,6)] D [6770] [] [] [] [((2,6),(3,6))] [6776,6773,6774,6775] CONDITIONAL_S
Y_MEAS 6774 [(3,6)] HALF_D_PLUS_2 [6770] [] [] [] [] [6776,6773,6774,6775] CONDITIONAL_S
IDLE 6775 [(2,6)] HALF_D_PLUS_2 [6770] [] [] [] [] [6776,6773,6774,6775] CONDITIONAL_S
DISCARD 6776 [(3,6)] 0 [6770] [] [] [] [] [6776,6773,6774,6775] CONDITIONAL_S
INJECT_T 6777 [(4,0)] D [] [] [] [] [] [] none
MERGE 6778 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6784,6785,6786,6783] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6779 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6780 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6781 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6782 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6783 [(4,2),(5,2)] D [6778] [] [] [] [((4,2),(5,2))] [6784,6785,6786,6783] CONDITIONAL_S
Y_MEAS 6784 [(5,2)] HALF_D_PLUS_2 [6778] [] [] [] [] [6784,6785,6786,6783] CONDITIONAL_S
IDLE 6785 [(4,2)] HALF_D_PLUS_2 [6778] [] [] [] [] [6784,6785,6786,6783] CONDITIONAL_S
DISCARD 6786 [(5,2)] 0 [6778] [] [] [] [] [6784,6785,6786,6783] CONDITIONAL_S
INJECT_T 6787 [(0,6)] D [] [] [] [] [] [] none
MERGE 6788 [(1,6),(2,6),(0,6)] D [] [6792,6793,6794,6791] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6789 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6790 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6791 [(2,6),(3,6)] D [6788] [] [] [] [((2,6),(3,6))] [6792,6793,6794,6791] CONDITIONAL_S
Y_MEAS 6792 [(3,6)] HALF_D_PLUS_2 [6788] [] [] [] [] [6792,6793,6794,6791] CONDITIONAL_S
IDLE 6793 [(2,6)] HALF_D_PLUS_2 [6788] [] [] [] [] [6792,6793,6794,6791] CONDITIONAL_S
DISCARD 6794 [(3,6)] 0 [6788] [] [] [] [] [6792,6793,6794,6791] CONDITIONAL_S
MERGE 6795 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6795,6796,6797,6798] CONDITIONAL_S
Y_MEAS 6796 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6795,6796,6797,6798] CONDITIONAL_S
IDLE 6797 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6795,6796,6797,6798] CONDITIONAL_S
DISCARD 6798 [(5,2)] 0 [] [] [] [] [] [6795,6796,6797,6798] CONDITIONAL_S
INJECT_T 6799 [(4,0)] D [] [] [] [] [] [] none
MERGE 6800 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6808,6805,6806,6807] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6801 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6802 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6803 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6804 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6805 [(4,2),(5,2)] D [6800] [] [] [] [((4,2),(5,2))] [6808,6805,6806,6807] CONDITIONAL_S
Y_MEAS 6806 [(5,2)] HALF_D_PLUS_2 [6800] [] [] [] [] [6808,6805,6806,6807] CONDITIONAL_S
IDLE 6807 [(4,2)] HALF_D_PLUS_2 [6800] [] [] [] [] [6808,6805,6806,6807] CONDITIONAL_S
DISCARD 6808 [(5,2)] 0 [6800] [] [] [] [] [6808,6805,6806,6807] CONDITIONAL_S
INJECT_T 6809 [(0,6)] D [] [] [] [] [] [] none
MERGE 6810 [(1,6),(2,6),(0,6)] D [] [6816,6813,6814,6815] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6811 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6812 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6813 [(2,6),(3,6)] D [6810] [] [] [] [((2,6),(3,6))] [6816,6813,6814,6815] CONDITIONAL_S
Y_MEAS 6814 [(3,6)] HALF_D_PLUS_2 [6810] [] [] [] [] [6816,6813,6814,6815] CONDITIONAL_S
IDLE 6815 [(2,6)] HALF_D_PLUS_2 [6810] [] [] [] [] [6816,6813,6814,6815] CONDITIONAL_S
DISCARD 6816 [(3,6)] 0 [6810] [] [] [] [] [6816,6813,6814,6815] CONDITIONAL_S
MERGE 6817 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6817,6818,6819,6820] CONDITIONAL_S
Y_MEAS 6818 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6817,6818,6819,6820] CONDITIONAL_S
IDLE 6819 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6817,6818,6819,6820] CONDITIONAL_S
DISCARD 6820 [(5,2)] 0 [] [] [] [] [] [6817,6818,6819,6820] CONDITIONAL_S
INJECT_T 6821 [(0,6)] D [] [] [] [] [] [] none
MERGE 6822 [(1,6),(2,6),(0,6)] D [] [6832,6833,6834,6831] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6823 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6824 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6825 [(4,0)] D [] [] [] [] [] [] none
MERGE 6826 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6835,6836,6837,6838] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6827 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6828 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6829 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6830 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6831 [(2,6),(3,6)] D [6822] [] [] [] [((2,6),(3,6))] [6832,6833,6834,6831] CONDITIONAL_S
Y_MEAS 6832 [(3,6)] HALF_D_PLUS_2 [6822] [] [] [] [] [6832,6833,6834,6831] CONDITIONAL_S
IDLE 6833 [(2,6)] HALF_D_PLUS_2 [6822] [] [] [] [] [6832,6833,6834,6831] CONDITIONAL_S
DISCARD 6834 [(3,6)] 0 [6822] [] [] [] [] [6832,6833,6834,6831] CONDITIONAL_S
MERGE 6835 [(4,2),(5,2)] D [6826] [] [] [] [((4,2),(5,2))] [6835,6836,6837,6838] CONDITIONAL_S
Y_MEAS 6836 [(5,2)] HALF_D_PLUS_2 [6826] [] [] [] [] [6835,6836,6837,6838] CONDITIONAL_S
IDLE 6837 [(4,2)] HALF_D_PLUS_2 [6826] [] [] [] [] [6835,6836,6837,6838] CONDITIONAL_S
DISCARD 6838 [(5,2)] 0 [6826] [] [] [] [] [6835,6836,6837,6838] CONDITIONAL_S
MERGE 6839 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6840,6841,6842,6839] CONDITIONAL_S
Y_MEAS 6840 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6840,6841,6842,6839] CONDITIONAL_S
IDLE 6841 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6840,6841,6842,6839] CONDITIONAL_S
DISCARD 6842 [(3,6)] 0 [] [] [] [] [] [6840,6841,6842,6839] CONDITIONAL_S
MERGE 6843 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6843,6844,6845,6846] CONDITIONAL_S
Y_MEAS 6844 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6843,6844,6845,6846] CONDITIONAL_S
IDLE 6845 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6843,6844,6845,6846] CONDITIONAL_S
DISCARD 6846 [(5,2)] 0 [] [] [] [] [] [6843,6844,6845,6846] CONDITIONAL_S
INJECT_T 6847 [(0,6)] D [] [] [] [] [] [] none
MERGE 6848 [(1,6),(2,6),(0,6)] D [] [6857,6858,6859,6860] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6849 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6850 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6851 [(4,0)] D [] [] [] [] [] [] none
MERGE 6852 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6864,6861,6862,6863] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6853 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6854 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6855 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6856 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6857 [(2,6),(3,6)] D [6848] [] [] [] [((2,6),(3,6))] [6857,6858,6859,6860] CONDITIONAL_S
Y_MEAS 6858 [(3,6)] HALF_D_PLUS_2 [6848] [] [] [] [] [6857,6858,6859,6860] CONDITIONAL_S
IDLE 6859 [(2,6)] HALF_D_PLUS_2 [6848] [] [] [] [] [6857,6858,6859,6860] CONDITIONAL_S
DISCARD 6860 [(3,6)] 0 [6848] [] [] [] [] [6857,6858,6859,6860] CONDITIONAL_S
MERGE 6861 [(4,2),(5,2)] D [6852] [] [] [] [((4,2),(5,2))] [6864,6861,6862,6863] CONDITIONAL_S
Y_MEAS 6862 [(5,2)] HALF_D_PLUS_2 [6852] [] [] [] [] [6864,6861,6862,6863] CONDITIONAL_S
IDLE 6863 [(4,2)] HALF_D_PLUS_2 [6852] [] [] [] [] [6864,6861,6862,6863] CONDITIONAL_S
DISCARD 6864 [(5,2)] 0 [6852] [] [] [] [] [6864,6861,6862,6863] CONDITIONAL_S
INJECT_T 6865 [(4,0)] D [] [] [] [] [] [] none
MERGE 6866 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6875,6876,6877,6878] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6867 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6868 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6869 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6870 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6871 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6872,6873,6874,6871] CONDITIONAL_S
Y_MEAS 6872 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6872,6873,6874,6871] CONDITIONAL_S
IDLE 6873 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6872,6873,6874,6871] CONDITIONAL_S
DISCARD 6874 [(3,6)] 0 [] [] [] [] [] [6872,6873,6874,6871] CONDITIONAL_S
MERGE 6875 [(4,2),(5,2)] D [6866] [] [] [] [((4,2),(5,2))] [6875,6876,6877,6878] CONDITIONAL_S
Y_MEAS 6876 [(5,2)] HALF_D_PLUS_2 [6866] [] [] [] [] [6875,6876,6877,6878] CONDITIONAL_S
IDLE 6877 [(4,2)] HALF_D_PLUS_2 [6866] [] [] [] [] [6875,6876,6877,6878] CONDITIONAL_S
DISCARD 6878 [(5,2)] 0 [6866] [] [] [] [] [6875,6876,6877,6878] CONDITIONAL_S
INJECT_T 6879 [(0,6)] D [] [] [] [] [] [] none
MERGE 6880 [(1,6),(2,6),(0,6)] D [] [6883,6884,6885,6886] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6881 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6882 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6883 [(2,6),(3,6)] D [6880] [] [] [] [((2,6),(3,6))] [6883,6884,6885,6886] CONDITIONAL_S
Y_MEAS 6884 [(3,6)] HALF_D_PLUS_2 [6880] [] [] [] [] [6883,6884,6885,6886] CONDITIONAL_S
IDLE 6885 [(2,6)] HALF_D_PLUS_2 [6880] [] [] [] [] [6883,6884,6885,6886] CONDITIONAL_S
DISCARD 6886 [(3,6)] 0 [6880] [] [] [] [] [6883,6884,6885,6886] CONDITIONAL_S
MERGE 6887 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6888,6889,6890,6887] CONDITIONAL_S
Y_MEAS 6888 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6888,6889,6890,6887] CONDITIONAL_S
IDLE 6889 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6888,6889,6890,6887] CONDITIONAL_S
DISCARD 6890 [(5,2)] 0 [] [] [] [] [] [6888,6889,6890,6887] CONDITIONAL_S
INJECT_T 6891 [(0,6)] D [] [] [] [] [] [] none
MERGE 6892 [(1,6),(2,6),(0,6)] D [] [6904,6901,6902,6903] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6893 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6894 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6895 [(4,0)] D [] [] [] [] [] [] none
MERGE 6896 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6905,6906,6907,6908] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6897 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6898 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6899 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6900 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6901 [(2,6),(3,6)] D [6892] [] [] [] [((2,6),(3,6))] [6904,6901,6902,6903] CONDITIONAL_S
Y_MEAS 6902 [(3,6)] HALF_D_PLUS_2 [6892] [] [] [] [] [6904,6901,6902,6903] CONDITIONAL_S
IDLE 6903 [(2,6)] HALF_D_PLUS_2 [6892] [] [] [] [] [6904,6901,6902,6903] CONDITIONAL_S
DISCARD 6904 [(3,6)] 0 [6892] [] [] [] [] [6904,6901,6902,6903] CONDITIONAL_S
MERGE 6905 [(4,2),(5,2)] D [6896] [] [] [] [((4,2),(5,2))] [6905,6906,6907,6908] CONDITIONAL_S
Y_MEAS 6906 [(5,2)] HALF_D_PLUS_2 [6896] [] [] [] [] [6905,6906,6907,6908] CONDITIONAL_S
IDLE 6907 [(4,2)] HALF_D_PLUS_2 [6896] [] [] [] [] [6905,6906,6907,6908] CONDITIONAL_S
DISCARD 6908 [(5,2)] 0 [6896] [] [] [] [] [6905,6906,6907,6908] CONDITIONAL_S
INJECT_T 6909 [(4,0)] D [] [] [] [] [] [] none
MERGE 6910 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6920,6921,6922,6919] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6911 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6912 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6913 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6914 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6915 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6915,6916,6917,6918] CONDITIONAL_S
Y_MEAS 6916 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6915,6916,6917,6918] CONDITIONAL_S
IDLE 6917 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6915,6916,6917,6918] CONDITIONAL_S
DISCARD 6918 [(3,6)] 0 [] [] [] [] [] [6915,6916,6917,6918] CONDITIONAL_S
MERGE 6919 [(4,2),(5,2)] D [6910] [] [] [] [((4,2),(5,2))] [6920,6921,6922,6919] CONDITIONAL_S
Y_MEAS 6920 [(5,2)] HALF_D_PLUS_2 [6910] [] [] [] [] [6920,6921,6922,6919] CONDITIONAL_S
IDLE 6921 [(4,2)] HALF_D_PLUS_2 [6910] [] [] [] [] [6920,6921,6922,6919] CONDITIONAL_S
DISCARD 6922 [(5,2)] 0 [6910] [] [] [] [] [6920,6921,6922,6919] CONDITIONAL_S
INJECT_T 6923 [(0,6)] D [] [] [] [] [] [] none
MERGE 6924 [(1,6),(2,6),(0,6)] D [] [6928,6929,6930,6927] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6925 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6926 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6927 [(2,6),(3,6)] D [6924] [] [] [] [((2,6),(3,6))] [6928,6929,6930,6927] CONDITIONAL_S
Y_MEAS 6928 [(3,6)] HALF_D_PLUS_2 [6924] [] [] [] [] [6928,6929,6930,6927] CONDITIONAL_S
IDLE 6929 [(2,6)] HALF_D_PLUS_2 [6924] [] [] [] [] [6928,6929,6930,6927] CONDITIONAL_S
DISCARD 6930 [(3,6)] 0 [6924] [] [] [] [] [6928,6929,6930,6927] CONDITIONAL_S
MERGE 6931 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6931,6932,6933,6934] CONDITIONAL_S
Y_MEAS 6932 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6931,6932,6933,6934] CONDITIONAL_S
IDLE 6933 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6931,6932,6933,6934] CONDITIONAL_S
DISCARD 6934 [(5,2)] 0 [] [] [] [] [] [6931,6932,6933,6934] CONDITIONAL_S
INJECT_T 6935 [(4,0)] D [] [] [] [] [] [] none
MERGE 6936 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6945,6946,6947,6948] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6937 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6938 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6939 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6940 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6941 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6944,6941,6942,6943] CONDITIONAL_S
Y_MEAS 6942 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6944,6941,6942,6943] CONDITIONAL_S
IDLE 6943 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6944,6941,6942,6943] CONDITIONAL_S
DISCARD 6944 [(3,6)] 0 [] [] [] [] [] [6944,6941,6942,6943] CONDITIONAL_S
MERGE 6945 [(4,2),(5,2)] D [6936] [] [] [] [((4,2),(5,2))] [6945,6946,6947,6948] CONDITIONAL_S
Y_MEAS 6946 [(5,2)] HALF_D_PLUS_2 [6936] [] [] [] [] [6945,6946,6947,6948] CONDITIONAL_S
IDLE 6947 [(4,2)] HALF_D_PLUS_2 [6936] [] [] [] [] [6945,6946,6947,6948] CONDITIONAL_S
DISCARD 6948 [(5,2)] 0 [6936] [] [] [] [] [6945,6946,6947,6948] CONDITIONAL_S
INJECT_T 6949 [(0,6)] D [] [] [] [] [] [] none
MERGE 6950 [(1,6),(2,6),(0,6)] D [] [6953,6954,6955,6956] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6951 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6952 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6953 [(2,6),(3,6)] D [6950] [] [] [] [((2,6),(3,6))] [6953,6954,6955,6956] CONDITIONAL_S
Y_MEAS 6954 [(3,6)] HALF_D_PLUS_2 [6950] [] [] [] [] [6953,6954,6955,6956] CONDITIONAL_S
IDLE 6955 [(2,6)] HALF_D_PLUS_2 [6950] [] [] [] [] [6953,6954,6955,6956] CONDITIONAL_S
DISCARD 6956 [(3,6)] 0 [6950] [] [] [] [] [6953,6954,6955,6956] CONDITIONAL_S
MERGE 6957 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6960,6957,6958,6959] CONDITIONAL_S
Y_MEAS 6958 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6960,6957,6958,6959] CONDITIONAL_S
IDLE 6959 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6960,6957,6958,6959] CONDITIONAL_S
DISCARD 6960 [(5,2)] 0 [] [] [] [] [] [6960,6957,6958,6959] CONDITIONAL_S
INJECT_T 6961 [(0,6)] D [] [] [] [] [] [] none
MERGE 6962 [(1,6),(2,6),(0,6)] D [] [6971,6972,6973,6974] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6963 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6964 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6965 [(4,0)] D [] [] [] [] [] [] none
MERGE 6966 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [6976,6977,6978,6975] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6967 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6968 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6969 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6970 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6971 [(2,6),(3,6)] D [6962] [] [] [] [((2,6),(3,6))] [6971,6972,6973,6974] CONDITIONAL_S
Y_MEAS 6972 [(3,6)] HALF_D_PLUS_2 [6962] [] [] [] [] [6971,6972,6973,6974] CONDITIONAL_S
IDLE 6973 [(2,6)] HALF_D_PLUS_2 [6962] [] [] [] [] [6971,6972,6973,6974] CONDITIONAL_S
DISCARD 6974 [(3,6)] 0 [6962] [] [] [] [] [6971,6972,6973,6974] CONDITIONAL_S
MERGE 6975 [(4,2),(5,2)] D [6966] [] [] [] [((4,2),(5,2))] [6976,6977,6978,6975] CONDITIONAL_S
Y_MEAS 6976 [(5,2)] HALF_D_PLUS_2 [6966] [] [] [] [] [6976,6977,6978,6975] CONDITIONAL_S
IDLE 6977 [(4,2)] HALF_D_PLUS_2 [6966] [] [] [] [] [6976,6977,6978,6975] CONDITIONAL_S
DISCARD 6978 [(5,2)] 0 [6966] [] [] [] [] [6976,6977,6978,6975] CONDITIONAL_S
MERGE 6979 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [6979,6980,6981,6982] CONDITIONAL_S
Y_MEAS 6980 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [6979,6980,6981,6982] CONDITIONAL_S
IDLE 6981 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [6979,6980,6981,6982] CONDITIONAL_S
DISCARD 6982 [(3,6)] 0 [] [] [] [] [] [6979,6980,6981,6982] CONDITIONAL_S
MERGE 6983 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [6984,6985,6986,6983] CONDITIONAL_S
Y_MEAS 6984 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [6984,6985,6986,6983] CONDITIONAL_S
IDLE 6985 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [6984,6985,6986,6983] CONDITIONAL_S
DISCARD 6986 [(5,2)] 0 [] [] [] [] [] [6984,6985,6986,6983] CONDITIONAL_S
INJECT_T 6987 [(0,6)] D [] [] [] [] [] [] none
MERGE 6988 [(1,6),(2,6),(0,6)] D [] [7000,6997,6998,6999] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 6989 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6990 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6991 [(4,0)] D [] [] [] [] [] [] none
MERGE 6992 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7001,7002,7003,7004] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 6993 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 6994 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 6995 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 6996 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 6997 [(2,6),(3,6)] D [6988] [] [] [] [((2,6),(3,6))] [7000,6997,6998,6999] CONDITIONAL_S
Y_MEAS 6998 [(3,6)] HALF_D_PLUS_2 [6988] [] [] [] [] [7000,6997,6998,6999] CONDITIONAL_S
IDLE 6999 [(2,6)] HALF_D_PLUS_2 [6988] [] [] [] [] [7000,6997,6998,6999] CONDITIONAL_S
DISCARD 7000 [(3,6)] 0 [6988] [] [] [] [] [7000,6997,6998,6999] CONDITIONAL_S
MERGE 7001 [(4,2),(5,2)] D [6992] [] [] [] [((4,2),(5,2))] [7001,7002,7003,7004] CONDITIONAL_S
Y_MEAS 7002 [(5,2)] HALF_D_PLUS_2 [6992] [] [] [] [] [7001,7002,7003,7004] CONDITIONAL_S
IDLE 7003 [(4,2)] HALF_D_PLUS_2 [6992] [] [] [] [] [7001,7002,7003,7004] CONDITIONAL_S
DISCARD 7004 [(5,2)] 0 [6992] [] [] [] [] [7001,7002,7003,7004] CONDITIONAL_S
MERGE 7005 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7008,7005,7006,7007] CONDITIONAL_S
Y_MEAS 7006 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7008,7005,7006,7007] CONDITIONAL_S
IDLE 7007 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7008,7005,7006,7007] CONDITIONAL_S
DISCARD 7008 [(3,6)] 0 [] [] [] [] [] [7008,7005,7006,7007] CONDITIONAL_S
MERGE 7009 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7009,7010,7011,7012] CONDITIONAL_S
Y_MEAS 7010 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7009,7010,7011,7012] CONDITIONAL_S
IDLE 7011 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7009,7010,7011,7012] CONDITIONAL_S
DISCARD 7012 [(5,2)] 0 [] [] [] [] [] [7009,7010,7011,7012] CONDITIONAL_S
INJECT_T 7013 [(0,6)] D [] [] [] [] [] [] none
MERGE 7014 [(1,6),(2,6),(0,6)] D [] [7024,7025,7026,7023] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7015 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7016 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 7017 [(4,0)] D [] [] [] [] [] [] none
MERGE 7018 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7027,7028,7029,7030] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7019 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7020 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7021 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7022 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7023 [(2,6),(3,6)] D [7014] [] [] [] [((2,6),(3,6))] [7024,7025,7026,7023] CONDITIONAL_S
Y_MEAS 7024 [(3,6)] HALF_D_PLUS_2 [7014] [] [] [] [] [7024,7025,7026,7023] CONDITIONAL_S
IDLE 7025 [(2,6)] HALF_D_PLUS_2 [7014] [] [] [] [] [7024,7025,7026,7023] CONDITIONAL_S
DISCARD 7026 [(3,6)] 0 [7014] [] [] [] [] [7024,7025,7026,7023] CONDITIONAL_S
MERGE 7027 [(4,2),(5,2)] D [7018] [] [] [] [((4,2),(5,2))] [7027,7028,7029,7030] CONDITIONAL_S
Y_MEAS 7028 [(5,2)] HALF_D_PLUS_2 [7018] [] [] [] [] [7027,7028,7029,7030] CONDITIONAL_S
IDLE 7029 [(4,2)] HALF_D_PLUS_2 [7018] [] [] [] [] [7027,7028,7029,7030] CONDITIONAL_S
DISCARD 7030 [(5,2)] 0 [7018] [] [] [] [] [7027,7028,7029,7030] CONDITIONAL_S
INJECT_T 7031 [(4,0)] D [] [] [] [] [] [] none
MERGE 7032 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7041,7042,7043,7044] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7033 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7034 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7035 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7036 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7037 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7040,7037,7038,7039] CONDITIONAL_S
Y_MEAS 7038 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7040,7037,7038,7039] CONDITIONAL_S
IDLE 7039 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7040,7037,7038,7039] CONDITIONAL_S
DISCARD 7040 [(3,6)] 0 [] [] [] [] [] [7040,7037,7038,7039] CONDITIONAL_S
MERGE 7041 [(4,2),(5,2)] D [7032] [] [] [] [((4,2),(5,2))] [7041,7042,7043,7044] CONDITIONAL_S
Y_MEAS 7042 [(5,2)] HALF_D_PLUS_2 [7032] [] [] [] [] [7041,7042,7043,7044] CONDITIONAL_S
IDLE 7043 [(4,2)] HALF_D_PLUS_2 [7032] [] [] [] [] [7041,7042,7043,7044] CONDITIONAL_S
DISCARD 7044 [(5,2)] 0 [7032] [] [] [] [] [7041,7042,7043,7044] CONDITIONAL_S
INJECT_T 7045 [(0,6)] D [] [] [] [] [] [] none
MERGE 7046 [(1,6),(2,6),(0,6)] D [] [7049,7050,7051,7052] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7047 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7048 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7049 [(2,6),(3,6)] D [7046] [] [] [] [((2,6),(3,6))] [7049,7050,7051,7052] CONDITIONAL_S
Y_MEAS 7050 [(3,6)] HALF_D_PLUS_2 [7046] [] [] [] [] [7049,7050,7051,7052] CONDITIONAL_S
IDLE 7051 [(2,6)] HALF_D_PLUS_2 [7046] [] [] [] [] [7049,7050,7051,7052] CONDITIONAL_S
DISCARD 7052 [(3,6)] 0 [7046] [] [] [] [] [7049,7050,7051,7052] CONDITIONAL_S
MERGE 7053 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7056,7053,7054,7055] CONDITIONAL_S
Y_MEAS 7054 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7056,7053,7054,7055] CONDITIONAL_S
IDLE 7055 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7056,7053,7054,7055] CONDITIONAL_S
DISCARD 7056 [(5,2)] 0 [] [] [] [] [] [7056,7053,7054,7055] CONDITIONAL_S
INJECT_T 7057 [(4,0)] D [] [] [] [] [] [] none
MERGE 7058 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7067,7068,7069,7070] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7059 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7060 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7061 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7062 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7063 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7064,7065,7066,7063] CONDITIONAL_S
Y_MEAS 7064 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7064,7065,7066,7063] CONDITIONAL_S
IDLE 7065 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7064,7065,7066,7063] CONDITIONAL_S
DISCARD 7066 [(3,6)] 0 [] [] [] [] [] [7064,7065,7066,7063] CONDITIONAL_S
MERGE 7067 [(4,2),(5,2)] D [7058] [] [] [] [((4,2),(5,2))] [7067,7068,7069,7070] CONDITIONAL_S
Y_MEAS 7068 [(5,2)] HALF_D_PLUS_2 [7058] [] [] [] [] [7067,7068,7069,7070] CONDITIONAL_S
IDLE 7069 [(4,2)] HALF_D_PLUS_2 [7058] [] [] [] [] [7067,7068,7069,7070] CONDITIONAL_S
DISCARD 7070 [(5,2)] 0 [7058] [] [] [] [] [7067,7068,7069,7070] CONDITIONAL_S
INJECT_T 7071 [(0,6)] D [] [] [] [] [] [] none
MERGE 7072 [(1,6),(2,6),(0,6)] D [] [7075,7076,7077,7078] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7073 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7074 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7075 [(2,6),(3,6)] D [7072] [] [] [] [((2,6),(3,6))] [7075,7076,7077,7078] CONDITIONAL_S
Y_MEAS 7076 [(3,6)] HALF_D_PLUS_2 [7072] [] [] [] [] [7075,7076,7077,7078] CONDITIONAL_S
IDLE 7077 [(2,6)] HALF_D_PLUS_2 [7072] [] [] [] [] [7075,7076,7077,7078] CONDITIONAL_S
DISCARD 7078 [(3,6)] 0 [7072] [] [] [] [] [7075,7076,7077,7078] CONDITIONAL_S
MERGE 7079 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7080,7081,7082,7079] CONDITIONAL_S
Y_MEAS 7080 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7080,7081,7082,7079] CONDITIONAL_S
IDLE 7081 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7080,7081,7082,7079] CONDITIONAL_S
DISCARD 7082 [(5,2)] 0 [] [] [] [] [] [7080,7081,7082,7079] CONDITIONAL_S
INJECT_T 7083 [(0,6)] D [] [] [] [] [] [] none
MERGE 7084 [(1,6),(2,6),(0,6)] D [] [7096,7093,7094,7095] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7085 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7086 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 7087 [(4,0)] D [] [] [] [] [] [] none
MERGE 7088 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7097,7098,7099,7100] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7089 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7090 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7091 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7092 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7093 [(2,6),(3,6)] D [7084] [] [] [] [((2,6),(3,6))] [7096,7093,7094,7095] CONDITIONAL_S
Y_MEAS 7094 [(3,6)] HALF_D_PLUS_2 [7084] [] [] [] [] [7096,7093,7094,7095] CONDITIONAL_S
IDLE 7095 [(2,6)] HALF_D_PLUS_2 [7084] [] [] [] [] [7096,7093,7094,7095] CONDITIONAL_S
DISCARD 7096 [(3,6)] 0 [7084] [] [] [] [] [7096,7093,7094,7095] CONDITIONAL_S
MERGE 7097 [(4,2),(5,2)] D [7088] [] [] [] [((4,2),(5,2))] [7097,7098,7099,7100] CONDITIONAL_S
Y_MEAS 7098 [(5,2)] HALF_D_PLUS_2 [7088] [] [] [] [] [7097,7098,7099,7100] CONDITIONAL_S
IDLE 7099 [(4,2)] HALF_D_PLUS_2 [7088] [] [] [] [] [7097,7098,7099,7100] CONDITIONAL_S
DISCARD 7100 [(5,2)] 0 [7088] [] [] [] [] [7097,7098,7099,7100] CONDITIONAL_S
INJECT_T 7101 [(4,0)] D [] [] [] [] [] [] none
MERGE 7102 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7112,7113,7114,7111] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7103 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7104 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7105 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7106 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7107 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7107,7108,7109,7110] CONDITIONAL_S
Y_MEAS 7108 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7107,7108,7109,7110] CONDITIONAL_S
IDLE 7109 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7107,7108,7109,7110] CONDITIONAL_S
DISCARD 7110 [(3,6)] 0 [] [] [] [] [] [7107,7108,7109,7110] CONDITIONAL_S
MERGE 7111 [(4,2),(5,2)] D [7102] [] [] [] [((4,2),(5,2))] [7112,7113,7114,7111] CONDITIONAL_S
Y_MEAS 7112 [(5,2)] HALF_D_PLUS_2 [7102] [] [] [] [] [7112,7113,7114,7111] CONDITIONAL_S
IDLE 7113 [(4,2)] HALF_D_PLUS_2 [7102] [] [] [] [] [7112,7113,7114,7111] CONDITIONAL_S
DISCARD 7114 [(5,2)] 0 [7102] [] [] [] [] [7112,7113,7114,7111] CONDITIONAL_S
INJECT_T 7115 [(0,6)] D [] [] [] [] [] [] none
MERGE 7116 [(1,6),(2,6),(0,6)] D [] [7120,7121,7122,7119] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7117 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7118 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7119 [(2,6),(3,6)] D [7116] [] [] [] [((2,6),(3,6))] [7120,7121,7122,7119] CONDITIONAL_S
Y_MEAS 7120 [(3,6)] HALF_D_PLUS_2 [7116] [] [] [] [] [7120,7121,7122,7119] CONDITIONAL_S
IDLE 7121 [(2,6)] HALF_D_PLUS_2 [7116] [] [] [] [] [7120,7121,7122,7119] CONDITIONAL_S
DISCARD 7122 [(3,6)] 0 [7116] [] [] [] [] [7120,7121,7122,7119] CONDITIONAL_S
MERGE 7123 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7123,7124,7125,7126] CONDITIONAL_S
Y_MEAS 7124 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7123,7124,7125,7126] CONDITIONAL_S
IDLE 7125 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7123,7124,7125,7126] CONDITIONAL_S
DISCARD 7126 [(5,2)] 0 [] [] [] [] [] [7123,7124,7125,7126] CONDITIONAL_S
INJECT_T 7127 [(0,6)] D [] [] [] [] [] [] none
MERGE 7128 [(1,6),(2,6),(0,6)] D [] [7137,7138,7139,7140] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7129 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7130 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 7131 [(4,0)] D [] [] [] [] [] [] none
MERGE 7132 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7144,7141,7142,7143] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7133 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7134 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7135 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7136 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7137 [(2,6),(3,6)] D [7128] [] [] [] [((2,6),(3,6))] [7137,7138,7139,7140] CONDITIONAL_S
Y_MEAS 7138 [(3,6)] HALF_D_PLUS_2 [7128] [] [] [] [] [7137,7138,7139,7140] CONDITIONAL_S
IDLE 7139 [(2,6)] HALF_D_PLUS_2 [7128] [] [] [] [] [7137,7138,7139,7140] CONDITIONAL_S
DISCARD 7140 [(3,6)] 0 [7128] [] [] [] [] [7137,7138,7139,7140] CONDITIONAL_S
MERGE 7141 [(4,2),(5,2)] D [7132] [] [] [] [((4,2),(5,2))] [7144,7141,7142,7143] CONDITIONAL_S
Y_MEAS 7142 [(5,2)] HALF_D_PLUS_2 [7132] [] [] [] [] [7144,7141,7142,7143] CONDITIONAL_S
IDLE 7143 [(4,2)] HALF_D_PLUS_2 [7132] [] [] [] [] [7144,7141,7142,7143] CONDITIONAL_S
DISCARD 7144 [(5,2)] 0 [7132] [] [] [] [] [7144,7141,7142,7143] CONDITIONAL_S
INJECT_T 7145 [(0,6)] D [] [] [] [] [] [] none
MERGE 7146 [(1,6),(2,6),(0,6)] D [] [7152,7149,7150,7151] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7147 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7148 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7149 [(2,6),(3,6)] D [7146] [] [] [] [((2,6),(3,6))] [7152,7149,7150,7151] CONDITIONAL_S
Y_MEAS 7150 [(3,6)] HALF_D_PLUS_2 [7146] [] [] [] [] [7152,7149,7150,7151] CONDITIONAL_S
IDLE 7151 [(2,6)] HALF_D_PLUS_2 [7146] [] [] [] [] [7152,7149,7150,7151] CONDITIONAL_S
DISCARD 7152 [(3,6)] 0 [7146] [] [] [] [] [7152,7149,7150,7151] CONDITIONAL_S
MERGE 7153 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7153,7154,7155,7156] CONDITIONAL_S
Y_MEAS 7154 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7153,7154,7155,7156] CONDITIONAL_S
IDLE 7155 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7153,7154,7155,7156] CONDITIONAL_S
DISCARD 7156 [(5,2)] 0 [] [] [] [] [] [7153,7154,7155,7156] CONDITIONAL_S
INJECT_T 7157 [(4,0)] D [] [] [] [] [] [] none
MERGE 7158 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7163,7164,7165,7166] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7159 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7160 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7161 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7162 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7163 [(4,2),(5,2)] D [7158] [] [] [] [((4,2),(5,2))] [7163,7164,7165,7166] CONDITIONAL_S
Y_MEAS 7164 [(5,2)] HALF_D_PLUS_2 [7158] [] [] [] [] [7163,7164,7165,7166] CONDITIONAL_S
IDLE 7165 [(4,2)] HALF_D_PLUS_2 [7158] [] [] [] [] [7163,7164,7165,7166] CONDITIONAL_S
DISCARD 7166 [(5,2)] 0 [7158] [] [] [] [] [7163,7164,7165,7166] CONDITIONAL_S
MERGE 7167 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7168,7169,7170,7167] CONDITIONAL_S
Y_MEAS 7168 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7168,7169,7170,7167] CONDITIONAL_S
IDLE 7169 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7168,7169,7170,7167] CONDITIONAL_S
DISCARD 7170 [(3,6)] 0 [] [] [] [] [] [7168,7169,7170,7167] CONDITIONAL_S
INJECT_T 7171 [(0,6)] D [] [] [] [] [] [] none
MERGE 7172 [(1,6),(2,6),(0,6)] D [] [7184,7181,7182,7183] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7173 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7174 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 7175 [(4,0)] D [] [] [] [] [] [] none
MERGE 7176 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7185,7186,7187,7188] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7177 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7178 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7179 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7180 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7181 [(2,6),(3,6)] D [7172] [] [] [] [((2,6),(3,6))] [7184,7181,7182,7183] CONDITIONAL_S
Y_MEAS 7182 [(3,6)] HALF_D_PLUS_2 [7172] [] [] [] [] [7184,7181,7182,7183] CONDITIONAL_S
IDLE 7183 [(2,6)] HALF_D_PLUS_2 [7172] [] [] [] [] [7184,7181,7182,7183] CONDITIONAL_S
DISCARD 7184 [(3,6)] 0 [7172] [] [] [] [] [7184,7181,7182,7183] CONDITIONAL_S
MERGE 7185 [(4,2),(5,2)] D [7176] [] [] [] [((4,2),(5,2))] [7185,7186,7187,7188] CONDITIONAL_S
Y_MEAS 7186 [(5,2)] HALF_D_PLUS_2 [7176] [] [] [] [] [7185,7186,7187,7188] CONDITIONAL_S
IDLE 7187 [(4,2)] HALF_D_PLUS_2 [7176] [] [] [] [] [7185,7186,7187,7188] CONDITIONAL_S
DISCARD 7188 [(5,2)] 0 [7176] [] [] [] [] [7185,7186,7187,7188] CONDITIONAL_S
INJECT_T 7189 [(0,6)] D [] [] [] [] [] [] none
MERGE 7190 [(1,6),(2,6),(0,6)] D [] [7200,7201,7202,7199] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7191 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7192 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 7193 [(4,0)] D [] [] [] [] [] [] none
MERGE 7194 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7203,7204,7205,7206] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7195 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7196 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7197 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7198 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7199 [(2,6),(3,6)] D [7190] [] [] [] [((2,6),(3,6))] [7200,7201,7202,7199] CONDITIONAL_S
Y_MEAS 7200 [(3,6)] HALF_D_PLUS_2 [7190] [] [] [] [] [7200,7201,7202,7199] CONDITIONAL_S
IDLE 7201 [(2,6)] HALF_D_PLUS_2 [7190] [] [] [] [] [7200,7201,7202,7199] CONDITIONAL_S
DISCARD 7202 [(3,6)] 0 [7190] [] [] [] [] [7200,7201,7202,7199] CONDITIONAL_S
MERGE 7203 [(4,2),(5,2)] D [7194] [] [] [] [((4,2),(5,2))] [7203,7204,7205,7206] CONDITIONAL_S
Y_MEAS 7204 [(5,2)] HALF_D_PLUS_2 [7194] [] [] [] [] [7203,7204,7205,7206] CONDITIONAL_S
IDLE 7205 [(4,2)] HALF_D_PLUS_2 [7194] [] [] [] [] [7203,7204,7205,7206] CONDITIONAL_S
DISCARD 7206 [(5,2)] 0 [7194] [] [] [] [] [7203,7204,7205,7206] CONDITIONAL_S
INJECT_T 7207 [(4,0)] D [] [] [] [] [] [] none
MERGE 7208 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7217,7218,7219,7220] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7209 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7210 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7211 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7212 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7213 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7216,7213,7214,7215] CONDITIONAL_S
Y_MEAS 7214 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7216,7213,7214,7215] CONDITIONAL_S
IDLE 7215 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7216,7213,7214,7215] CONDITIONAL_S
DISCARD 7216 [(3,6)] 0 [] [] [] [] [] [7216,7213,7214,7215] CONDITIONAL_S
MERGE 7217 [(4,2),(5,2)] D [7208] [] [] [] [((4,2),(5,2))] [7217,7218,7219,7220] CONDITIONAL_S
Y_MEAS 7218 [(5,2)] HALF_D_PLUS_2 [7208] [] [] [] [] [7217,7218,7219,7220] CONDITIONAL_S
IDLE 7219 [(4,2)] HALF_D_PLUS_2 [7208] [] [] [] [] [7217,7218,7219,7220] CONDITIONAL_S
DISCARD 7220 [(5,2)] 0 [7208] [] [] [] [] [7217,7218,7219,7220] CONDITIONAL_S
MERGE 7221 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7224,7221,7222,7223] CONDITIONAL_S
Y_MEAS 7222 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7224,7221,7222,7223] CONDITIONAL_S
IDLE 7223 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7224,7221,7222,7223] CONDITIONAL_S
DISCARD 7224 [(5,2)] 0 [] [] [] [] [] [7224,7221,7222,7223] CONDITIONAL_S
INJECT_T 7225 [(4,0)] D [] [] [] [] [] [] none
MERGE 7226 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7232,7233,7234,7231] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7227 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7228 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7229 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7230 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7231 [(4,2),(5,2)] D [7226] [] [] [] [((4,2),(5,2))] [7232,7233,7234,7231] CONDITIONAL_S
Y_MEAS 7232 [(5,2)] HALF_D_PLUS_2 [7226] [] [] [] [] [7232,7233,7234,7231] CONDITIONAL_S
IDLE 7233 [(4,2)] HALF_D_PLUS_2 [7226] [] [] [] [] [7232,7233,7234,7231] CONDITIONAL_S
DISCARD 7234 [(5,2)] 0 [7226] [] [] [] [] [7232,7233,7234,7231] CONDITIONAL_S
MERGE 7235 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7235,7236,7237,7238] CONDITIONAL_S
Y_MEAS 7236 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7235,7236,7237,7238] CONDITIONAL_S
IDLE 7237 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7235,7236,7237,7238] CONDITIONAL_S
DISCARD 7238 [(3,6)] 0 [] [] [] [] [] [7235,7236,7237,7238] CONDITIONAL_S
MERGE 7239 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7240,7241,7242,7239] CONDITIONAL_S
Y_MEAS 7240 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7240,7241,7242,7239] CONDITIONAL_S
IDLE 7241 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7240,7241,7242,7239] CONDITIONAL_S
DISCARD 7242 [(5,2)] 0 [] [] [] [] [] [7240,7241,7242,7239] CONDITIONAL_S
INJECT_T 7243 [(4,0)] D [] [] [] [] [] [] none
MERGE 7244 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7249,7250,7251,7252] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7245 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7246 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7247 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7248 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7249 [(4,2),(5,2)] D [7244] [] [] [] [((4,2),(5,2))] [7249,7250,7251,7252] CONDITIONAL_S
Y_MEAS 7250 [(5,2)] HALF_D_PLUS_2 [7244] [] [] [] [] [7249,7250,7251,7252] CONDITIONAL_S
IDLE 7251 [(4,2)] HALF_D_PLUS_2 [7244] [] [] [] [] [7249,7250,7251,7252] CONDITIONAL_S
DISCARD 7252 [(5,2)] 0 [7244] [] [] [] [] [7249,7250,7251,7252] CONDITIONAL_S
INJECT_T 7253 [(4,0)] D [] [] [] [] [] [] none
MERGE 7254 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7259,7260,7261,7262] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7255 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7256 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7257 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7258 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7259 [(4,2),(5,2)] D [7254] [] [] [] [((4,2),(5,2))] [7259,7260,7261,7262] CONDITIONAL_S
Y_MEAS 7260 [(5,2)] HALF_D_PLUS_2 [7254] [] [] [] [] [7259,7260,7261,7262] CONDITIONAL_S
IDLE 7261 [(4,2)] HALF_D_PLUS_2 [7254] [] [] [] [] [7259,7260,7261,7262] CONDITIONAL_S
DISCARD 7262 [(5,2)] 0 [7254] [] [] [] [] [7259,7260,7261,7262] CONDITIONAL_S
MERGE 7263 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7264,7265,7266,7263] CONDITIONAL_S
Y_MEAS 7264 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7264,7265,7266,7263] CONDITIONAL_S
IDLE 7265 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7264,7265,7266,7263] CONDITIONAL_S
DISCARD 7266 [(5,2)] 0 [] [] [] [] [] [7264,7265,7266,7263] CONDITIONAL_S
INJECT_T 7267 [(4,0)] D [] [] [] [] [] [] none
MERGE 7268 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7273,7274,7275,7276] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7269 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7270 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7271 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7272 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7273 [(4,2),(5,2)] D [7268] [] [] [] [((4,2),(5,2))] [7273,7274,7275,7276] CONDITIONAL_S
Y_MEAS 7274 [(5,2)] HALF_D_PLUS_2 [7268] [] [] [] [] [7273,7274,7275,7276] CONDITIONAL_S
IDLE 7275 [(4,2)] HALF_D_PLUS_2 [7268] [] [] [] [] [7273,7274,7275,7276] CONDITIONAL_S
DISCARD 7276 [(5,2)] 0 [7268] [] [] [] [] [7273,7274,7275,7276] CONDITIONAL_S
INJECT_T 7277 [(4,0)] D [] [] [] [] [] [] none
MERGE 7278 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7283,7284,7285,7286] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7279 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7280 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7281 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7282 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7283 [(4,2),(5,2)] D [7278] [] [] [] [((4,2),(5,2))] [7283,7284,7285,7286] CONDITIONAL_S
Y_MEAS 7284 [(5,2)] HALF_D_PLUS_2 [7278] [] [] [] [] [7283,7284,7285,7286] CONDITIONAL_S
IDLE 7285 [(4,2)] HALF_D_PLUS_2 [7278] [] [] [] [] [7283,7284,7285,7286] CONDITIONAL_S
DISCARD 7286 [(5,2)] 0 [7278] [] [] [] [] [7283,7284,7285,7286] CONDITIONAL_S
MERGE 7287 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7288,7289,7290,7287] CONDITIONAL_S
Y_MEAS 7288 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7288,7289,7290,7287] CONDITIONAL_S
IDLE 7289 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7288,7289,7290,7287] CONDITIONAL_S
DISCARD 7290 [(5,2)] 0 [] [] [] [] [] [7288,7289,7290,7287] CONDITIONAL_S
INJECT_T 7291 [(4,0)] D [] [] [] [] [] [] none
MERGE 7292 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7297,7298,7299,7300] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7293 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7294 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7295 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7296 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7297 [(4,2),(5,2)] D [7292] [] [] [] [((4,2),(5,2))] [7297,7298,7299,7300] CONDITIONAL_S
Y_MEAS 7298 [(5,2)] HALF_D_PLUS_2 [7292] [] [] [] [] [7297,7298,7299,7300] CONDITIONAL_S
IDLE 7299 [(4,2)] HALF_D_PLUS_2 [7292] [] [] [] [] [7297,7298,7299,7300] CONDITIONAL_S
DISCARD 7300 [(5,2)] 0 [7292] [] [] [] [] [7297,7298,7299,7300] CONDITIONAL_S
INJECT_T 7301 [(4,0)] D [] [] [] [] [] [] none
MERGE 7302 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7307,7308,7309,7310] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7303 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7304 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7305 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7306 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7307 [(4,2),(5,2)] D [7302] [] [] [] [((4,2),(5,2))] [7307,7308,7309,7310] CONDITIONAL_S
Y_MEAS 7308 [(5,2)] HALF_D_PLUS_2 [7302] [] [] [] [] [7307,7308,7309,7310] CONDITIONAL_S
IDLE 7309 [(4,2)] HALF_D_PLUS_2 [7302] [] [] [] [] [7307,7308,7309,7310] CONDITIONAL_S
DISCARD 7310 [(5,2)] 0 [7302] [] [] [] [] [7307,7308,7309,7310] CONDITIONAL_S
MERGE 7311 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7312,7313,7314,7311] CONDITIONAL_S
Y_MEAS 7312 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7312,7313,7314,7311] CONDITIONAL_S
IDLE 7313 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7312,7313,7314,7311] CONDITIONAL_S
DISCARD 7314 [(5,2)] 0 [] [] [] [] [] [7312,7313,7314,7311] CONDITIONAL_S
INJECT_T 7315 [(4,0)] D [] [] [] [] [] [] none
MERGE 7316 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7321,7322,7323,7324] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7317 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7318 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7319 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7320 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7321 [(4,2),(5,2)] D [7316] [] [] [] [((4,2),(5,2))] [7321,7322,7323,7324] CONDITIONAL_S
Y_MEAS 7322 [(5,2)] HALF_D_PLUS_2 [7316] [] [] [] [] [7321,7322,7323,7324] CONDITIONAL_S
IDLE 7323 [(4,2)] HALF_D_PLUS_2 [7316] [] [] [] [] [7321,7322,7323,7324] CONDITIONAL_S
DISCARD 7324 [(5,2)] 0 [7316] [] [] [] [] [7321,7322,7323,7324] CONDITIONAL_S
INJECT_T 7325 [(4,0)] D [] [] [] [] [] [] none
MERGE 7326 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7331,7332,7333,7334] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7327 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7328 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7329 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7330 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7331 [(4,2),(5,2)] D [7326] [] [] [] [((4,2),(5,2))] [7331,7332,7333,7334] CONDITIONAL_S
Y_MEAS 7332 [(5,2)] HALF_D_PLUS_2 [7326] [] [] [] [] [7331,7332,7333,7334] CONDITIONAL_S
IDLE 7333 [(4,2)] HALF_D_PLUS_2 [7326] [] [] [] [] [7331,7332,7333,7334] CONDITIONAL_S
DISCARD 7334 [(5,2)] 0 [7326] [] [] [] [] [7331,7332,7333,7334] CONDITIONAL_S
INJECT_T 7335 [(4,0)] D [] [] [] [] [] [] none
MERGE 7336 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7344,7341,7342,7343] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7337 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7338 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7339 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7340 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7341 [(4,2),(5,2)] D [7336] [] [] [] [((4,2),(5,2))] [7344,7341,7342,7343] CONDITIONAL_S
Y_MEAS 7342 [(5,2)] HALF_D_PLUS_2 [7336] [] [] [] [] [7344,7341,7342,7343] CONDITIONAL_S
IDLE 7343 [(4,2)] HALF_D_PLUS_2 [7336] [] [] [] [] [7344,7341,7342,7343] CONDITIONAL_S
DISCARD 7344 [(5,2)] 0 [7336] [] [] [] [] [7344,7341,7342,7343] CONDITIONAL_S
MERGE 7345 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7345,7346,7347,7348] CONDITIONAL_S
Y_MEAS 7346 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7345,7346,7347,7348] CONDITIONAL_S
IDLE 7347 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7345,7346,7347,7348] CONDITIONAL_S
DISCARD 7348 [(5,2)] 0 [] [] [] [] [] [7345,7346,7347,7348] CONDITIONAL_S
INJECT_T 7349 [(4,0)] D [] [] [] [] [] [] none
MERGE 7350 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7355,7356,7357,7358] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7351 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7352 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7353 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7354 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7355 [(4,2),(5,2)] D [7350] [] [] [] [((4,2),(5,2))] [7355,7356,7357,7358] CONDITIONAL_S
Y_MEAS 7356 [(5,2)] HALF_D_PLUS_2 [7350] [] [] [] [] [7355,7356,7357,7358] CONDITIONAL_S
IDLE 7357 [(4,2)] HALF_D_PLUS_2 [7350] [] [] [] [] [7355,7356,7357,7358] CONDITIONAL_S
DISCARD 7358 [(5,2)] 0 [7350] [] [] [] [] [7355,7356,7357,7358] CONDITIONAL_S
INJECT_T 7359 [(4,0)] D [] [] [] [] [] [] none
MERGE 7360 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7368,7365,7366,7367] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7361 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7362 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7363 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7364 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7365 [(4,2),(5,2)] D [7360] [] [] [] [((4,2),(5,2))] [7368,7365,7366,7367] CONDITIONAL_S
Y_MEAS 7366 [(5,2)] HALF_D_PLUS_2 [7360] [] [] [] [] [7368,7365,7366,7367] CONDITIONAL_S
IDLE 7367 [(4,2)] HALF_D_PLUS_2 [7360] [] [] [] [] [7368,7365,7366,7367] CONDITIONAL_S
DISCARD 7368 [(5,2)] 0 [7360] [] [] [] [] [7368,7365,7366,7367] CONDITIONAL_S
MERGE 7369 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7369,7370,7371,7372] CONDITIONAL_S
Y_MEAS 7370 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7369,7370,7371,7372] CONDITIONAL_S
IDLE 7371 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7369,7370,7371,7372] CONDITIONAL_S
DISCARD 7372 [(5,2)] 0 [] [] [] [] [] [7369,7370,7371,7372] CONDITIONAL_S
INJECT_T 7373 [(4,0)] D [] [] [] [] [] [] none
MERGE 7374 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7379,7380,7381,7382] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7375 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7376 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7377 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7378 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7379 [(4,2),(5,2)] D [7374] [] [] [] [((4,2),(5,2))] [7379,7380,7381,7382] CONDITIONAL_S
Y_MEAS 7380 [(5,2)] HALF_D_PLUS_2 [7374] [] [] [] [] [7379,7380,7381,7382] CONDITIONAL_S
IDLE 7381 [(4,2)] HALF_D_PLUS_2 [7374] [] [] [] [] [7379,7380,7381,7382] CONDITIONAL_S
DISCARD 7382 [(5,2)] 0 [7374] [] [] [] [] [7379,7380,7381,7382] CONDITIONAL_S
MERGE 7383 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7384,7385,7386,7383] CONDITIONAL_S
Y_MEAS 7384 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7384,7385,7386,7383] CONDITIONAL_S
IDLE 7385 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7384,7385,7386,7383] CONDITIONAL_S
DISCARD 7386 [(5,2)] 0 [] [] [] [] [] [7384,7385,7386,7383] CONDITIONAL_S
INJECT_T 7387 [(4,0)] D [] [] [] [] [] [] none
MERGE 7388 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7393,7394,7395,7396] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7389 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7390 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7391 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7392 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7393 [(4,2),(5,2)] D [7388] [] [] [] [((4,2),(5,2))] [7393,7394,7395,7396] CONDITIONAL_S
Y_MEAS 7394 [(5,2)] HALF_D_PLUS_2 [7388] [] [] [] [] [7393,7394,7395,7396] CONDITIONAL_S
IDLE 7395 [(4,2)] HALF_D_PLUS_2 [7388] [] [] [] [] [7393,7394,7395,7396] CONDITIONAL_S
DISCARD 7396 [(5,2)] 0 [7388] [] [] [] [] [7393,7394,7395,7396] CONDITIONAL_S
INJECT_T 7397 [(4,0)] D [] [] [] [] [] [] none
MERGE 7398 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7403,7404,7405,7406] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7399 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7400 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7401 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7402 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7403 [(4,2),(5,2)] D [7398] [] [] [] [((4,2),(5,2))] [7403,7404,7405,7406] CONDITIONAL_S
Y_MEAS 7404 [(5,2)] HALF_D_PLUS_2 [7398] [] [] [] [] [7403,7404,7405,7406] CONDITIONAL_S
IDLE 7405 [(4,2)] HALF_D_PLUS_2 [7398] [] [] [] [] [7403,7404,7405,7406] CONDITIONAL_S
DISCARD 7406 [(5,2)] 0 [7398] [] [] [] [] [7403,7404,7405,7406] CONDITIONAL_S
MERGE 7407 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7408,7409,7410,7407] CONDITIONAL_S
Y_MEAS 7408 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7408,7409,7410,7407] CONDITIONAL_S
IDLE 7409 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7408,7409,7410,7407] CONDITIONAL_S
DISCARD 7410 [(5,2)] 0 [] [] [] [] [] [7408,7409,7410,7407] CONDITIONAL_S
INJECT_T 7411 [(4,0)] D [] [] [] [] [] [] none
MERGE 7412 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7417,7418,7419,7420] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7413 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7414 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7415 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7416 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7417 [(4,2),(5,2)] D [7412] [] [] [] [((4,2),(5,2))] [7417,7418,7419,7420] CONDITIONAL_S
Y_MEAS 7418 [(5,2)] HALF_D_PLUS_2 [7412] [] [] [] [] [7417,7418,7419,7420] CONDITIONAL_S
IDLE 7419 [(4,2)] HALF_D_PLUS_2 [7412] [] [] [] [] [7417,7418,7419,7420] CONDITIONAL_S
DISCARD 7420 [(5,2)] 0 [7412] [] [] [] [] [7417,7418,7419,7420] CONDITIONAL_S
INJECT_T 7421 [(4,0)] D [] [] [] [] [] [] none
MERGE 7422 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7427,7428,7429,7430] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7423 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7424 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7425 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7426 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7427 [(4,2),(5,2)] D [7422] [] [] [] [((4,2),(5,2))] [7427,7428,7429,7430] CONDITIONAL_S
Y_MEAS 7428 [(5,2)] HALF_D_PLUS_2 [7422] [] [] [] [] [7427,7428,7429,7430] CONDITIONAL_S
IDLE 7429 [(4,2)] HALF_D_PLUS_2 [7422] [] [] [] [] [7427,7428,7429,7430] CONDITIONAL_S
DISCARD 7430 [(5,2)] 0 [7422] [] [] [] [] [7427,7428,7429,7430] CONDITIONAL_S
MERGE 7431 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7432,7433,7434,7431] CONDITIONAL_S
Y_MEAS 7432 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7432,7433,7434,7431] CONDITIONAL_S
IDLE 7433 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7432,7433,7434,7431] CONDITIONAL_S
DISCARD 7434 [(5,2)] 0 [] [] [] [] [] [7432,7433,7434,7431] CONDITIONAL_S
INJECT_T 7435 [(4,0)] D [] [] [] [] [] [] none
MERGE 7436 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7441,7442,7443,7444] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7437 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7438 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7439 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7440 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7441 [(4,2),(5,2)] D [7436] [] [] [] [((4,2),(5,2))] [7441,7442,7443,7444] CONDITIONAL_S
Y_MEAS 7442 [(5,2)] HALF_D_PLUS_2 [7436] [] [] [] [] [7441,7442,7443,7444] CONDITIONAL_S
IDLE 7443 [(4,2)] HALF_D_PLUS_2 [7436] [] [] [] [] [7441,7442,7443,7444] CONDITIONAL_S
DISCARD 7444 [(5,2)] 0 [7436] [] [] [] [] [7441,7442,7443,7444] CONDITIONAL_S
MERGE 7445 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7448,7445,7446,7447] CONDITIONAL_S
Y_MEAS 7446 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7448,7445,7446,7447] CONDITIONAL_S
IDLE 7447 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7448,7445,7446,7447] CONDITIONAL_S
DISCARD 7448 [(5,2)] 0 [] [] [] [] [] [7448,7445,7446,7447] CONDITIONAL_S
INJECT_T 7449 [(4,0)] D [] [] [] [] [] [] none
MERGE 7450 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7456,7457,7458,7455] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7451 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7452 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7453 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7454 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7455 [(4,2),(5,2)] D [7450] [] [] [] [((4,2),(5,2))] [7456,7457,7458,7455] CONDITIONAL_S
Y_MEAS 7456 [(5,2)] HALF_D_PLUS_2 [7450] [] [] [] [] [7456,7457,7458,7455] CONDITIONAL_S
IDLE 7457 [(4,2)] HALF_D_PLUS_2 [7450] [] [] [] [] [7456,7457,7458,7455] CONDITIONAL_S
DISCARD 7458 [(5,2)] 0 [7450] [] [] [] [] [7456,7457,7458,7455] CONDITIONAL_S
MERGE 7459 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7459,7460,7461,7462] CONDITIONAL_S
Y_MEAS 7460 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7459,7460,7461,7462] CONDITIONAL_S
IDLE 7461 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7459,7460,7461,7462] CONDITIONAL_S
DISCARD 7462 [(5,2)] 0 [] [] [] [] [] [7459,7460,7461,7462] CONDITIONAL_S
INJECT_T 7463 [(4,0)] D [] [] [] [] [] [] none
MERGE 7464 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7472,7469,7470,7471] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7465 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7466 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7467 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7468 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7469 [(4,2),(5,2)] D [7464] [] [] [] [((4,2),(5,2))] [7472,7469,7470,7471] CONDITIONAL_S
Y_MEAS 7470 [(5,2)] HALF_D_PLUS_2 [7464] [] [] [] [] [7472,7469,7470,7471] CONDITIONAL_S
IDLE 7471 [(4,2)] HALF_D_PLUS_2 [7464] [] [] [] [] [7472,7469,7470,7471] CONDITIONAL_S
DISCARD 7472 [(5,2)] 0 [7464] [] [] [] [] [7472,7469,7470,7471] CONDITIONAL_S
MERGE 7473 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7473,7474,7475,7476] CONDITIONAL_S
Y_MEAS 7474 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7473,7474,7475,7476] CONDITIONAL_S
IDLE 7475 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7473,7474,7475,7476] CONDITIONAL_S
DISCARD 7476 [(5,2)] 0 [] [] [] [] [] [7473,7474,7475,7476] CONDITIONAL_S
INJECT_T 7477 [(4,0)] D [] [] [] [] [] [] none
MERGE 7478 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7483,7484,7485,7486] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7479 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7480 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7481 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7482 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7483 [(4,2),(5,2)] D [7478] [] [] [] [((4,2),(5,2))] [7483,7484,7485,7486] CONDITIONAL_S
Y_MEAS 7484 [(5,2)] HALF_D_PLUS_2 [7478] [] [] [] [] [7483,7484,7485,7486] CONDITIONAL_S
IDLE 7485 [(4,2)] HALF_D_PLUS_2 [7478] [] [] [] [] [7483,7484,7485,7486] CONDITIONAL_S
DISCARD 7486 [(5,2)] 0 [7478] [] [] [] [] [7483,7484,7485,7486] CONDITIONAL_S
INJECT_T 7487 [(4,0)] D [] [] [] [] [] [] none
MERGE 7488 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7496,7493,7494,7495] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7489 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7490 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7491 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7492 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7493 [(4,2),(5,2)] D [7488] [] [] [] [((4,2),(5,2))] [7496,7493,7494,7495] CONDITIONAL_S
Y_MEAS 7494 [(5,2)] HALF_D_PLUS_2 [7488] [] [] [] [] [7496,7493,7494,7495] CONDITIONAL_S
IDLE 7495 [(4,2)] HALF_D_PLUS_2 [7488] [] [] [] [] [7496,7493,7494,7495] CONDITIONAL_S
DISCARD 7496 [(5,2)] 0 [7488] [] [] [] [] [7496,7493,7494,7495] CONDITIONAL_S
MERGE 7497 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7497,7498,7499,7500] CONDITIONAL_S
Y_MEAS 7498 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7497,7498,7499,7500] CONDITIONAL_S
IDLE 7499 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7497,7498,7499,7500] CONDITIONAL_S
DISCARD 7500 [(5,2)] 0 [] [] [] [] [] [7497,7498,7499,7500] CONDITIONAL_S
INJECT_T 7501 [(4,0)] D [] [] [] [] [] [] none
MERGE 7502 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7507,7508,7509,7510] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7503 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7504 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7505 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7506 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7507 [(4,2),(5,2)] D [7502] [] [] [] [((4,2),(5,2))] [7507,7508,7509,7510] CONDITIONAL_S
Y_MEAS 7508 [(5,2)] HALF_D_PLUS_2 [7502] [] [] [] [] [7507,7508,7509,7510] CONDITIONAL_S
IDLE 7509 [(4,2)] HALF_D_PLUS_2 [7502] [] [] [] [] [7507,7508,7509,7510] CONDITIONAL_S
DISCARD 7510 [(5,2)] 0 [7502] [] [] [] [] [7507,7508,7509,7510] CONDITIONAL_S
MERGE 7511 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7512,7513,7514,7511] CONDITIONAL_S
Y_MEAS 7512 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7512,7513,7514,7511] CONDITIONAL_S
IDLE 7513 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7512,7513,7514,7511] CONDITIONAL_S
DISCARD 7514 [(5,2)] 0 [] [] [] [] [] [7512,7513,7514,7511] CONDITIONAL_S
INJECT_T 7515 [(4,0)] D [] [] [] [] [] [] none
MERGE 7516 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7521,7522,7523,7524] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7517 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7518 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7519 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7520 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7521 [(4,2),(5,2)] D [7516] [] [] [] [((4,2),(5,2))] [7521,7522,7523,7524] CONDITIONAL_S
Y_MEAS 7522 [(5,2)] HALF_D_PLUS_2 [7516] [] [] [] [] [7521,7522,7523,7524] CONDITIONAL_S
IDLE 7523 [(4,2)] HALF_D_PLUS_2 [7516] [] [] [] [] [7521,7522,7523,7524] CONDITIONAL_S
DISCARD 7524 [(5,2)] 0 [7516] [] [] [] [] [7521,7522,7523,7524] CONDITIONAL_S
MERGE 7525 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7528,7525,7526,7527] CONDITIONAL_S
Y_MEAS 7526 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7528,7525,7526,7527] CONDITIONAL_S
IDLE 7527 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7528,7525,7526,7527] CONDITIONAL_S
DISCARD 7528 [(5,2)] 0 [] [] [] [] [] [7528,7525,7526,7527] CONDITIONAL_S
INJECT_T 7529 [(4,0)] D [] [] [] [] [] [] none
MERGE 7530 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7536,7537,7538,7535] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7531 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7532 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7533 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7534 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7535 [(4,2),(5,2)] D [7530] [] [] [] [((4,2),(5,2))] [7536,7537,7538,7535] CONDITIONAL_S
Y_MEAS 7536 [(5,2)] HALF_D_PLUS_2 [7530] [] [] [] [] [7536,7537,7538,7535] CONDITIONAL_S
IDLE 7537 [(4,2)] HALF_D_PLUS_2 [7530] [] [] [] [] [7536,7537,7538,7535] CONDITIONAL_S
DISCARD 7538 [(5,2)] 0 [7530] [] [] [] [] [7536,7537,7538,7535] CONDITIONAL_S
MERGE 7539 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7539,7540,7541,7542] CONDITIONAL_S
Y_MEAS 7540 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7539,7540,7541,7542] CONDITIONAL_S
IDLE 7541 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7539,7540,7541,7542] CONDITIONAL_S
DISCARD 7542 [(5,2)] 0 [] [] [] [] [] [7539,7540,7541,7542] CONDITIONAL_S
INJECT_T 7543 [(4,0)] D [] [] [] [] [] [] none
MERGE 7544 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7552,7549,7550,7551] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7545 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7546 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7547 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7548 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7549 [(4,2),(5,2)] D [7544] [] [] [] [((4,2),(5,2))] [7552,7549,7550,7551] CONDITIONAL_S
Y_MEAS 7550 [(5,2)] HALF_D_PLUS_2 [7544] [] [] [] [] [7552,7549,7550,7551] CONDITIONAL_S
IDLE 7551 [(4,2)] HALF_D_PLUS_2 [7544] [] [] [] [] [7552,7549,7550,7551] CONDITIONAL_S
DISCARD 7552 [(5,2)] 0 [7544] [] [] [] [] [7552,7549,7550,7551] CONDITIONAL_S
MERGE 7553 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7553,7554,7555,7556] CONDITIONAL_S
Y_MEAS 7554 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7553,7554,7555,7556] CONDITIONAL_S
IDLE 7555 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7553,7554,7555,7556] CONDITIONAL_S
DISCARD 7556 [(5,2)] 0 [] [] [] [] [] [7553,7554,7555,7556] CONDITIONAL_S
INJECT_T 7557 [(4,0)] D [] [] [] [] [] [] none
MERGE 7558 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7563,7564,7565,7566] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7559 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7560 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7561 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7562 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7563 [(4,2),(5,2)] D [7558] [] [] [] [((4,2),(5,2))] [7563,7564,7565,7566] CONDITIONAL_S
Y_MEAS 7564 [(5,2)] HALF_D_PLUS_2 [7558] [] [] [] [] [7563,7564,7565,7566] CONDITIONAL_S
IDLE 7565 [(4,2)] HALF_D_PLUS_2 [7558] [] [] [] [] [7563,7564,7565,7566] CONDITIONAL_S
DISCARD 7566 [(5,2)] 0 [7558] [] [] [] [] [7563,7564,7565,7566] CONDITIONAL_S
MERGE 7567 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7568,7569,7570,7567] CONDITIONAL_S
Y_MEAS 7568 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7568,7569,7570,7567] CONDITIONAL_S
IDLE 7569 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7568,7569,7570,7567] CONDITIONAL_S
DISCARD 7570 [(5,2)] 0 [] [] [] [] [] [7568,7569,7570,7567] CONDITIONAL_S
INJECT_T 7571 [(4,0)] D [] [] [] [] [] [] none
MERGE 7572 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7577,7578,7579,7580] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7573 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7574 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7575 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7576 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7577 [(4,2),(5,2)] D [7572] [] [] [] [((4,2),(5,2))] [7577,7578,7579,7580] CONDITIONAL_S
Y_MEAS 7578 [(5,2)] HALF_D_PLUS_2 [7572] [] [] [] [] [7577,7578,7579,7580] CONDITIONAL_S
IDLE 7579 [(4,2)] HALF_D_PLUS_2 [7572] [] [] [] [] [7577,7578,7579,7580] CONDITIONAL_S
DISCARD 7580 [(5,2)] 0 [7572] [] [] [] [] [7577,7578,7579,7580] CONDITIONAL_S
MERGE 7581 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7584,7581,7582,7583] CONDITIONAL_S
Y_MEAS 7582 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7584,7581,7582,7583] CONDITIONAL_S
IDLE 7583 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7584,7581,7582,7583] CONDITIONAL_S
DISCARD 7584 [(5,2)] 0 [] [] [] [] [] [7584,7581,7582,7583] CONDITIONAL_S
INJECT_T 7585 [(4,0)] D [] [] [] [] [] [] none
MERGE 7586 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7592,7593,7594,7591] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7587 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7588 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7589 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7590 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7591 [(4,2),(5,2)] D [7586] [] [] [] [((4,2),(5,2))] [7592,7593,7594,7591] CONDITIONAL_S
Y_MEAS 7592 [(5,2)] HALF_D_PLUS_2 [7586] [] [] [] [] [7592,7593,7594,7591] CONDITIONAL_S
IDLE 7593 [(4,2)] HALF_D_PLUS_2 [7586] [] [] [] [] [7592,7593,7594,7591] CONDITIONAL_S
DISCARD 7594 [(5,2)] 0 [7586] [] [] [] [] [7592,7593,7594,7591] CONDITIONAL_S
MERGE 7595 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7595,7596,7597,7598] CONDITIONAL_S
Y_MEAS 7596 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7595,7596,7597,7598] CONDITIONAL_S
IDLE 7597 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7595,7596,7597,7598] CONDITIONAL_S
DISCARD 7598 [(5,2)] 0 [] [] [] [] [] [7595,7596,7597,7598] CONDITIONAL_S
INJECT_T 7599 [(4,0)] D [] [] [] [] [] [] none
MERGE 7600 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7608,7605,7606,7607] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7601 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7602 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7603 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7604 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7605 [(4,2),(5,2)] D [7600] [] [] [] [((4,2),(5,2))] [7608,7605,7606,7607] CONDITIONAL_S
Y_MEAS 7606 [(5,2)] HALF_D_PLUS_2 [7600] [] [] [] [] [7608,7605,7606,7607] CONDITIONAL_S
IDLE 7607 [(4,2)] HALF_D_PLUS_2 [7600] [] [] [] [] [7608,7605,7606,7607] CONDITIONAL_S
DISCARD 7608 [(5,2)] 0 [7600] [] [] [] [] [7608,7605,7606,7607] CONDITIONAL_S
MERGE 7609 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7609,7610,7611,7612] CONDITIONAL_S
Y_MEAS 7610 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7609,7610,7611,7612] CONDITIONAL_S
IDLE 7611 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7609,7610,7611,7612] CONDITIONAL_S
DISCARD 7612 [(5,2)] 0 [] [] [] [] [] [7609,7610,7611,7612] CONDITIONAL_S
MERGE 7613 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7616,7613,7614,7615] CONDITIONAL_S
Y_MEAS 7614 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7616,7613,7614,7615] CONDITIONAL_S
IDLE 7615 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7616,7613,7614,7615] CONDITIONAL_S
DISCARD 7616 [(5,2)] 0 [] [] [] [] [] [7616,7613,7614,7615] CONDITIONAL_S
MERGE 7617 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7617,7618,7619,7620] CONDITIONAL_S
Y_MEAS 7618 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7617,7618,7619,7620] CONDITIONAL_S
IDLE 7619 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7617,7618,7619,7620] CONDITIONAL_S
DISCARD 7620 [(5,2)] 0 [] [] [] [] [] [7617,7618,7619,7620] CONDITIONAL_S
MERGE 7621 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 7622 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7623 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 7624 [(1,2),(2,2)] D [] [] [] [] [((2,2),(1,2))] [7624,7625,7626,7627] CONDITIONAL_S
Y_MEAS 7625 [(1,2)] HALF_D_PLUS_2 [] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
IDLE 7626 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
DISCARD 7627 [(1,2)] 0 [] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
MERGE 7628 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 7629 [(4,1)] 0 [] [] [] [] [] [] none
INJECT_T 7630 [(4,0)] D [] [] [] [] [] [] none
MERGE 7631 [(4,0),(5,1),(4,2),(5,0),(5,2)] D [] [7640,7641,7642,7643] [] [] [((4,0),(5,0)),((5,0),(5,1)),((5,1),(5,2)),((5,2),(4,2))] [] none
DISCARD 7632 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 7633 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 7634 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 7635 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7636 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [7636,7637,7638,7639] CONDITIONAL_S
Y_MEAS 7637 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [7636,7637,7638,7639] CONDITIONAL_S
IDLE 7638 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [7636,7637,7638,7639] CONDITIONAL_S
DISCARD 7639 [(3,2)] 0 [] [] [] [] [] [7636,7637,7638,7639] CONDITIONAL_S
MERGE 7640 [(4,2),(5,2)] D [7631] [] [] [] [((4,2),(5,2))] [7640,7641,7642,7643] CONDITIONAL_S
Y_MEAS 7641 [(5,2)] HALF_D_PLUS_2 [7631] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
IDLE 7642 [(4,2)] HALF_D_PLUS_2 [7631] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
DISCARD 7643 [(5,2)] 0 [7631] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
MERGE 7644 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7644,7645,7646,7647] CONDITIONAL_S
Y_MEAS 7645 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7644,7645,7646,7647] CONDITIONAL_S
IDLE 7646 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7644,7645,7646,7647] CONDITIONAL_S
DISCARD 7647 [(5,2)] 0 [] [] [] [] [] [7644,7645,7646,7647] CONDITIONAL_S
MERGE 7648 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [7648,7649,7650,7651] CONDITIONAL_S
Y_MEAS 7649 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
IDLE 7650 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
DISCARD 7651 [(3,2)] 0 [] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
MERGE 7652 [(3,4),(4,5),(3,3),(2,2),(3,2),(3,5)] D [] [] [] [] [((3,3),(3,4)),((3,2),(3,3)),((3,4),(3,5)),((2,2),(3,2)),((3,5),(4,5))] [] none
DISCARD 7653 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7654 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7655 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7656 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 7657 [(4,4),(4,5)] D [] [] [] [] [((4,4),(4,5))] [] none
DISCARD 7658 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 7659 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7659,7660,7661,7662] CONDITIONAL_S
Y_MEAS 7660 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7659,7660,7661,7662] CONDITIONAL_S
IDLE 7661 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7659,7660,7661,7662] CONDITIONAL_S
DISCARD 7662 [(5,2)] 0 [] [] [] [] [] [7659,7660,7661,7662] CONDITIONAL_S
MERGE 7663 [(3,4),(3,1),(3,3),(2,6),(3,6),(3,2),(4,1),(3,5)] D [] [] [] [] [((3,5),(3,4)),((3,6),(3,5)),((3,1),(4,1)),((3,4),(3,3)),((3,3),(3,2)),((2,6),(3,6)),((3,2),(3,1))] [] none
DISCARD 7664 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7665 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7666 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7667 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7668 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7669 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 7670 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7672,7673,7670,7671] CONDITIONAL_S
Y_MEAS 7671 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
IDLE 7672 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
DISCARD 7673 [(5,4)] 0 [] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
MERGE 7674 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 7675 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 7676 [(3,4),(4,2),(3,3),(3,2),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((3,2),(4,2)),((2,5),(3,5)),((3,4),(3,3)),((3,3),(3,2))] [] none
DISCARD 7677 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7678 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7679 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7680 [(3,2)] 0 [] [] [] [] [] [] none
MERGE 7681 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7681,7682,7683,7684] CONDITIONAL_S
Y_MEAS 7682 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7681,7682,7683,7684] CONDITIONAL_S
IDLE 7683 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7681,7682,7683,7684] CONDITIONAL_S
DISCARD 7684 [(5,4)] 0 [] [] [] [] [] [7681,7682,7683,7684] CONDITIONAL_S
MERGE 7685 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 7686 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 7687 [(3,4),(3,1),(3,3),(2,6),(3,6),(3,2),(4,1),(3,5)] D [] [] [] [] [((3,5),(3,4)),((3,6),(3,5)),((3,1),(4,1)),((3,4),(3,3)),((3,3),(3,2)),((2,6),(3,6)),((3,2),(3,1))] [] none
DISCARD 7688 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7689 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7690 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7691 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7692 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7693 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 7694 [(1,6),(2,6)] D [] [] [] [] [((2,6),(1,6))] [7696,7697,7694,7695] CONDITIONAL_S
Y_MEAS 7695 [(1,6)] HALF_D_PLUS_2 [] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
IDLE 7696 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
DISCARD 7697 [(1,6)] 0 [] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
MERGE 7698 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 7699 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 7700 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7700,7701,7702,7703] CONDITIONAL_S
Y_MEAS 7701 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7700,7701,7702,7703] CONDITIONAL_S
IDLE 7702 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7700,7701,7702,7703] CONDITIONAL_S
DISCARD 7703 [(5,2)] 0 [] [] [] [] [] [7700,7701,7702,7703] CONDITIONAL_S
INJECT_T 7704 [(4,0)] D [] [] [] [] [] [] none
MERGE 7705 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7712,7713,7710,7711] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7706 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7707 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7708 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7709 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7710 [(4,2),(5,2)] D [7705] [] [] [] [((4,2),(5,2))] [7712,7713,7710,7711] CONDITIONAL_S
Y_MEAS 7711 [(5,2)] HALF_D_PLUS_2 [7705] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
IDLE 7712 [(4,2)] HALF_D_PLUS_2 [7705] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
DISCARD 7713 [(5,2)] 0 [7705] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
INJECT_T 7714 [(0,6)] D [] [] [] [] [] [] none
MERGE 7715 [(1,6),(2,6),(0,6)] D [] [7720,7721,7718,7719] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7716 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7717 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7718 [(2,6),(3,6)] D [7715] [] [] [] [((2,6),(3,6))] [7720,7721,7718,7719] CONDITIONAL_S
Y_MEAS 7719 [(3,6)] HALF_D_PLUS_2 [7715] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
IDLE 7720 [(2,6)] HALF_D_PLUS_2 [7715] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
DISCARD 7721 [(3,6)] 0 [7715] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
MERGE 7722 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7722,7723,7724,7725] CONDITIONAL_S
Y_MEAS 7723 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7722,7723,7724,7725] CONDITIONAL_S
IDLE 7724 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7722,7723,7724,7725] CONDITIONAL_S
DISCARD 7725 [(5,4)] 0 [] [] [] [] [] [7722,7723,7724,7725] CONDITIONAL_S
MERGE 7726 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 7727 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7728 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 7729 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7729,7730,7731,7732] CONDITIONAL_S
Y_MEAS 7730 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7729,7730,7731,7732] CONDITIONAL_S
IDLE 7731 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7729,7730,7731,7732] CONDITIONAL_S
DISCARD 7732 [(5,2)] 0 [] [] [] [] [] [7729,7730,7731,7732] CONDITIONAL_S
MERGE 7733 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 7734 [(4,3)] 0 [] [] [] [] [] [] none
INJECT_T 7735 [(4,0)] D [] [] [] [] [] [] none
MERGE 7736 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7752,7749,7750,7751] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7737 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7738 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7739 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7740 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7741 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7744,7741,7742,7743] CONDITIONAL_S
Y_MEAS 7742 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7744,7741,7742,7743] CONDITIONAL_S
IDLE 7743 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7744,7741,7742,7743] CONDITIONAL_S
DISCARD 7744 [(5,4)] 0 [] [] [] [] [] [7744,7741,7742,7743] CONDITIONAL_S
INJECT_T 7745 [(0,6)] D [] [] [] [] [] [] none
MERGE 7746 [(1,6),(2,6),(0,6)] D [] [7753,7754,7755,7756] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7747 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7748 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7749 [(4,2),(5,2)] D [7736] [] [] [] [((4,2),(5,2))] [7752,7749,7750,7751] CONDITIONAL_S
Y_MEAS 7750 [(5,2)] HALF_D_PLUS_2 [7736] [] [] [] [] [7752,7749,7750,7751] CONDITIONAL_S
IDLE 7751 [(4,2)] HALF_D_PLUS_2 [7736] [] [] [] [] [7752,7749,7750,7751] CONDITIONAL_S
DISCARD 7752 [(5,2)] 0 [7736] [] [] [] [] [7752,7749,7750,7751] CONDITIONAL_S
MERGE 7753 [(2,6),(3,6)] D [7746] [] [] [] [((2,6),(3,6))] [7753,7754,7755,7756] CONDITIONAL_S
Y_MEAS 7754 [(3,6)] HALF_D_PLUS_2 [7746] [] [] [] [] [7753,7754,7755,7756] CONDITIONAL_S
IDLE 7755 [(2,6)] HALF_D_PLUS_2 [7746] [] [] [] [] [7753,7754,7755,7756] CONDITIONAL_S
DISCARD 7756 [(3,6)] 0 [7746] [] [] [] [] [7753,7754,7755,7756] CONDITIONAL_S
MERGE 7757 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7760,7757,7758,7759] CONDITIONAL_S
Y_MEAS 7758 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7760,7757,7758,7759] CONDITIONAL_S
IDLE 7759 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7760,7757,7758,7759] CONDITIONAL_S
DISCARD 7760 [(5,4)] 0 [] [] [] [] [] [7760,7757,7758,7759] CONDITIONAL_S
INJECT_T 7761 [(4,0)] D [] [] [] [] [] [] none
MERGE 7762 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7771,7772,7773,7774] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7763 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7764 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7765 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7766 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 7767 [(0,6)] D [] [] [] [] [] [] none
MERGE 7768 [(1,6),(2,6),(0,6)] D [] [7776,7777,7778,7775] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7769 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7770 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7771 [(4,2),(5,2)] D [7762] [] [] [] [((4,2),(5,2))] [7771,7772,7773,7774] CONDITIONAL_S
Y_MEAS 7772 [(5,2)] HALF_D_PLUS_2 [7762] [] [] [] [] [7771,7772,7773,7774] CONDITIONAL_S
IDLE 7773 [(4,2)] HALF_D_PLUS_2 [7762] [] [] [] [] [7771,7772,7773,7774] CONDITIONAL_S
DISCARD 7774 [(5,2)] 0 [7762] [] [] [] [] [7771,7772,7773,7774] CONDITIONAL_S
MERGE 7775 [(2,6),(3,6)] D [7768] [] [] [] [((2,6),(3,6))] [7776,7777,7778,7775] CONDITIONAL_S
Y_MEAS 7776 [(3,6)] HALF_D_PLUS_2 [7768] [] [] [] [] [7776,7777,7778,7775] CONDITIONAL_S
IDLE 7777 [(2,6)] HALF_D_PLUS_2 [7768] [] [] [] [] [7776,7777,7778,7775] CONDITIONAL_S
DISCARD 7778 [(3,6)] 0 [7768] [] [] [] [] [7776,7777,7778,7775] CONDITIONAL_S
INJECT_T 7779 [(4,0)] D [] [] [] [] [] [] none
MERGE 7780 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7792,7793,7794,7795] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7781 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7782 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7783 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7784 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7785 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7785,7786,7787,7788] CONDITIONAL_S
Y_MEAS 7786 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7785,7786,7787,7788] CONDITIONAL_S
IDLE 7787 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7785,7786,7787,7788] CONDITIONAL_S
DISCARD 7788 [(5,4)] 0 [] [] [] [] [] [7785,7786,7787,7788] CONDITIONAL_S
MERGE 7789 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 7790 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7791 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 7792 [(4,2),(5,2)] D [7780] [] [] [] [((4,2),(5,2))] [7792,7793,7794,7795] CONDITIONAL_S
Y_MEAS 7793 [(5,2)] HALF_D_PLUS_2 [7780] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7794 [(4,2)] HALF_D_PLUS_2 [7780] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
DISCARD 7795 [(5,2)] 0 [7780] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
MERGE 7796 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7796,7797,7798,7799] CONDITIONAL_S
Y_MEAS 7797 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7796,7797,7798,7799] CONDITIONAL_S
IDLE 7798 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7796,7797,7798,7799] CONDITIONAL_S
DISCARD 7799 [(3,6)] 0 [] [] [] [] [] [7796,7797,7798,7799] CONDITIONAL_S
MERGE 7800 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 7801 [(4,3)] 0 [] [] [] [] [] [] none
INJECT_T 7802 [(0,6)] D [] [] [] [] [] [] none
MERGE 7803 [(1,6),(2,6),(0,6)] D [] [7811,7812,7813,7814] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7804 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7805 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7806 [(2,3),(3,3),(3,4),(4,4)] D [] [] [] [] [((3,3),(3,4)),((2,3),(3,3)),((3,4),(4,4))] [] none
DISCARD 7807 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7808 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 7809 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 7810 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 7811 [(2,6),(3,6)] D [7803] [] [] [] [((2,6),(3,6))] [7811,7812,7813,7814] CONDITIONAL_S
Y_MEAS 7812 [(3,6)] HALF_D_PLUS_2 [7803] [] [] [] [] [7811,7812,7813,7814] CONDITIONAL_S
IDLE 7813 [(2,6)] HALF_D_PLUS_2 [7803] [] [] [] [] [7811,7812,7813,7814] CONDITIONAL_S
DISCARD 7814 [(3,6)] 0 [7803] [] [] [] [] [7811,7812,7813,7814] CONDITIONAL_S
MERGE 7815 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 7816 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7817 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 7818 [(4,4),(4,5)] D [] [] [] [] [((4,4),(4,5))] [] none
DISCARD 7819 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 7820 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7820,7821,7822,7823] CONDITIONAL_S
Y_MEAS 7821 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7820,7821,7822,7823] CONDITIONAL_S
IDLE 7822 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7820,7821,7822,7823] CONDITIONAL_S
DISCARD 7823 [(5,2)] 0 [] [] [] [] [] [7820,7821,7822,7823] CONDITIONAL_S
INJECT_T 7824 [(4,0)] D [] [] [] [] [] [] none
MERGE 7825 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7834,7835,7836,7837] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7826 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7827 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7828 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7829 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7830 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7832,7833,7830,7831] CONDITIONAL_S
Y_MEAS 7831 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
IDLE 7832 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
DISCARD 7833 [(5,4)] 0 [] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
MERGE 7834 [(4,2),(5,2)] D [7825] [] [] [] [((4,2),(5,2))] [7834,7835,7836,7837] CONDITIONAL_S
Y_MEAS 7835 [(5,2)] HALF_D_PLUS_2 [7825] [] [] [] [] [7834,7835,7836,7837] CONDITIONAL_S
IDLE 7836 [(4,2)] HALF_D_PLUS_2 [7825] [] [] [] [] [7834,7835,7836,7837] CONDITIONAL_S
DISCARD 7837 [(5,2)] 0 [7825] [] [] [] [] [7834,7835,7836,7837] CONDITIONAL_S
MERGE 7838 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7840,7841,7838,7839] CONDITIONAL_S
Y_MEAS 7839 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
IDLE 7840 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
DISCARD 7841 [(3,6)] 0 [] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
INJECT_T 7842 [(0,6)] D [] [] [] [] [] [] none
MERGE 7843 [(1,6),(2,6),(0,6)] D [] [7848,7849,7846,7847] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7844 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7845 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7846 [(2,6),(3,6)] D [7843] [] [] [] [((2,6),(3,6))] [7848,7849,7846,7847] CONDITIONAL_S
Y_MEAS 7847 [(3,6)] HALF_D_PLUS_2 [7843] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
IDLE 7848 [(2,6)] HALF_D_PLUS_2 [7843] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
DISCARD 7849 [(3,6)] 0 [7843] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
INJECT_T 7850 [(0,4)] D [] [] [] [] [] [] none
MERGE 7851 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [7858,7859,7860,7861] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 7852 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7853 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7854 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7855 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7856 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7857 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7858 [(4,4),(5,4)] D [7851] [] [] [] [((4,4),(5,4))] [7858,7859,7860,7861] CONDITIONAL_S
Y_MEAS 7859 [(5,4)] HALF_D_PLUS_2 [7851] [] [] [] [] [7858,7859,7860,7861] CONDITIONAL_S
IDLE 7860 [(4,4)] HALF_D_PLUS_2 [7851] [] [] [] [] [7858,7859,7860,7861] CONDITIONAL_S
DISCARD 7861 [(5,4)] 0 [7851] [] [] [] [] [7858,7859,7860,7861] CONDITIONAL_S
MERGE 7862 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7864,7865,7862,7863] CONDITIONAL_S
Y_MEAS 7863 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
IDLE 7864 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
DISCARD 7865 [(5,2)] 0 [] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
INJECT_T 7866 [(4,0)] D [] [] [] [] [] [] none
MERGE 7867 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7872,7873,7874,7875] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7868 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7869 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7870 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7871 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7872 [(4,2),(5,2)] D [7867] [] [] [] [((4,2),(5,2))] [7872,7873,7874,7875] CONDITIONAL_S
Y_MEAS 7873 [(5,2)] HALF_D_PLUS_2 [7867] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
IDLE 7874 [(4,2)] HALF_D_PLUS_2 [7867] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
DISCARD 7875 [(5,2)] 0 [7867] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
MERGE 7876 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7876,7877,7878,7879] CONDITIONAL_S
Y_MEAS 7877 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7876,7877,7878,7879] CONDITIONAL_S
IDLE 7878 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7876,7877,7878,7879] CONDITIONAL_S
DISCARD 7879 [(3,6)] 0 [] [] [] [] [] [7876,7877,7878,7879] CONDITIONAL_S
INJECT_T 7880 [(0,6)] D [] [] [] [] [] [] none
MERGE 7881 [(1,6),(2,6),(0,6)] D [] [7884,7885,7886,7887] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7882 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7883 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7884 [(2,6),(3,6)] D [7881] [] [] [] [((2,6),(3,6))] [7884,7885,7886,7887] CONDITIONAL_S
Y_MEAS 7885 [(3,6)] HALF_D_PLUS_2 [7881] [] [] [] [] [7884,7885,7886,7887] CONDITIONAL_S
IDLE 7886 [(2,6)] HALF_D_PLUS_2 [7881] [] [] [] [] [7884,7885,7886,7887] CONDITIONAL_S
DISCARD 7887 [(3,6)] 0 [7881] [] [] [] [] [7884,7885,7886,7887] CONDITIONAL_S
MERGE 7888 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7888,7889,7890,7891] CONDITIONAL_S
Y_MEAS 7889 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
IDLE 7890 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
DISCARD 7891 [(5,4)] 0 [] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
INJECT_T 7892 [(0,4)] D [] [] [] [] [] [] none
MERGE 7893 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [7906,7907,7908,7909] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 7894 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7895 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7896 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7897 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7898 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7899 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 7900 [(4,0)] D [] [] [] [] [] [] none
MERGE 7901 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7912,7913,7910,7911] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7902 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7903 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7904 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7905 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7906 [(4,4),(5,4)] D [7893] [] [] [] [((4,4),(5,4))] [7906,7907,7908,7909] CONDITIONAL_S
Y_MEAS 7907 [(5,4)] HALF_D_PLUS_2 [7893] [] [] [] [] [7906,7907,7908,7909] CONDITIONAL_S
IDLE 7908 [(4,4)] HALF_D_PLUS_2 [7893] [] [] [] [] [7906,7907,7908,7909] CONDITIONAL_S
DISCARD 7909 [(5,4)] 0 [7893] [] [] [] [] [7906,7907,7908,7909] CONDITIONAL_S
MERGE 7910 [(4,2),(5,2)] D [7901] [] [] [] [((4,2),(5,2))] [7912,7913,7910,7911] CONDITIONAL_S
Y_MEAS 7911 [(5,2)] HALF_D_PLUS_2 [7901] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
IDLE 7912 [(4,2)] HALF_D_PLUS_2 [7901] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
DISCARD 7913 [(5,2)] 0 [7901] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
INJECT_T 7914 [(0,6)] D [] [] [] [] [] [] none
MERGE 7915 [(1,6),(2,6),(0,6)] D [] [7920,7921,7918,7919] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7916 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7917 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7918 [(2,6),(3,6)] D [7915] [] [] [] [((2,6),(3,6))] [7920,7921,7918,7919] CONDITIONAL_S
Y_MEAS 7919 [(3,6)] HALF_D_PLUS_2 [7915] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
IDLE 7920 [(2,6)] HALF_D_PLUS_2 [7915] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
DISCARD 7921 [(3,6)] 0 [7915] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
INJECT_T 7922 [(0,4)] D [] [] [] [] [] [] none
MERGE 7923 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [7930,7931,7932,7933] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 7924 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7925 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7926 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7927 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7928 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7929 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7930 [(4,4),(5,4)] D [7923] [] [] [] [((4,4),(5,4))] [7930,7931,7932,7933] CONDITIONAL_S
Y_MEAS 7931 [(5,4)] HALF_D_PLUS_2 [7923] [] [] [] [] [7930,7931,7932,7933] CONDITIONAL_S
IDLE 7932 [(4,4)] HALF_D_PLUS_2 [7923] [] [] [] [] [7930,7931,7932,7933] CONDITIONAL_S
DISCARD 7933 [(5,4)] 0 [7923] [] [] [] [] [7930,7931,7932,7933] CONDITIONAL_S
MERGE 7934 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7936,7937,7934,7935] CONDITIONAL_S
Y_MEAS 7935 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
IDLE 7936 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
DISCARD 7937 [(5,2)] 0 [] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
INJECT_T 7938 [(4,0)] D [] [] [] [] [] [] none
MERGE 7939 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7944,7945,7946,7947] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7940 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7941 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7942 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7943 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 7944 [(4,2),(5,2)] D [7939] [] [] [] [((4,2),(5,2))] [7944,7945,7946,7947] CONDITIONAL_S
Y_MEAS 7945 [(5,2)] HALF_D_PLUS_2 [7939] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
IDLE 7946 [(4,2)] HALF_D_PLUS_2 [7939] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
DISCARD 7947 [(5,2)] 0 [7939] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
MERGE 7948 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [7948,7949,7950,7951] CONDITIONAL_S
Y_MEAS 7949 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [7948,7949,7950,7951] CONDITIONAL_S
IDLE 7950 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [7948,7949,7950,7951] CONDITIONAL_S
DISCARD 7951 [(3,6)] 0 [] [] [] [] [] [7948,7949,7950,7951] CONDITIONAL_S
INJECT_T 7952 [(0,4)] D [] [] [] [] [] [] none
MERGE 7953 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [7968,7969,7970,7971] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 7954 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7955 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7956 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7957 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7958 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7959 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 7960 [(0,6)] D [] [] [] [] [] [] none
MERGE 7961 [(1,6),(2,6),(0,6)] D [] [7964,7965,7966,7967] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7963 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7964 [(2,6),(3,6)] D [7961] [] [] [] [((2,6),(3,6))] [7964,7965,7966,7967] CONDITIONAL_S
Y_MEAS 7965 [(3,6)] HALF_D_PLUS_2 [7961] [] [] [] [] [7964,7965,7966,7967] CONDITIONAL_S
IDLE 7966 [(2,6)] HALF_D_PLUS_2 [7961] [] [] [] [] [7964,7965,7966,7967] CONDITIONAL_S
DISCARD 7967 [(3,6)] 0 [7961] [] [] [] [] [7964,7965,7966,7967] CONDITIONAL_S
MERGE 7968 [(4,4),(5,4)] D [7953] [] [] [] [((4,4),(5,4))] [7968,7969,7970,7971] CONDITIONAL_S
Y_MEAS 7969 [(5,4)] HALF_D_PLUS_2 [7953] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
IDLE 7970 [(4,4)] HALF_D_PLUS_2 [7953] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
DISCARD 7971 [(5,4)] 0 [7953] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
MERGE 7972 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [7972,7973,7974,7975] CONDITIONAL_S
Y_MEAS 7973 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [7972,7973,7974,7975] CONDITIONAL_S
IDLE 7974 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [7972,7973,7974,7975] CONDITIONAL_S
DISCARD 7975 [(5,2)] 0 [] [] [] [] [] [7972,7973,7974,7975] CONDITIONAL_S
INJECT_T 7976 [(4,0)] D [] [] [] [] [] [] none
MERGE 7977 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [7986,7987,7988,7989] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 7978 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 7979 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 7980 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7981 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 7982 [(0,6)] D [] [] [] [] [] [] none
MERGE 7983 [(1,6),(2,6),(0,6)] D [] [7992,7993,7990,7991] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 7984 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7985 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7986 [(4,2),(5,2)] D [7977] [] [] [] [((4,2),(5,2))] [7986,7987,7988,7989] CONDITIONAL_S
Y_MEAS 7987 [(5,2)] HALF_D_PLUS_2 [7977] [] [] [] [] [7986,7987,7988,7989] CONDITIONAL_S
IDLE 7988 [(4,2)] HALF_D_PLUS_2 [7977] [] [] [] [] [7986,7987,7988,7989] CONDITIONAL_S
DISCARD 7989 [(5,2)] 0 [7977] [] [] [] [] [7986,7987,7988,7989] CONDITIONAL_S
MERGE 7990 [(2,6),(3,6)] D [7983] [] [] [] [((2,6),(3,6))] [7992,7993,7990,7991] CONDITIONAL_S
Y_MEAS 7991 [(3,6)] HALF_D_PLUS_2 [7983] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
IDLE 7992 [(2,6)] HALF_D_PLUS_2 [7983] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
DISCARD 7993 [(3,6)] 0 [7983] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
MERGE 7994 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7994,7995,7996,7997] CONDITIONAL_S
Y_MEAS 7995 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7994,7995,7996,7997] CONDITIONAL_S
IDLE 7996 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7994,7995,7996,7997] CONDITIONAL_S
DISCARD 7997 [(5,4)] 0 [] [] [] [] [] [7994,7995,7996,7997] CONDITIONAL_S
INJECT_T 7998 [(0,4)] D [] [] [] [] [] [] none
MERGE 7999 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8008,8009,8006,8007] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8000 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8001 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8002 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8003 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8004 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8005 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8006 [(4,4),(5,4)] D [7999] [] [] [] [((4,4),(5,4))] [8008,8009,8006,8007] CONDITIONAL_S
Y_MEAS 8007 [(5,4)] HALF_D_PLUS_2 [7999] [] [] [] [] [8008,8009,8006,8007] CONDITIONAL_S
IDLE 8008 [(4,4)] HALF_D_PLUS_2 [7999] [] [] [] [] [8008,8009,8006,8007] CONDITIONAL_S
DISCARD 8009 [(5,4)] 0 [7999] [] [] [] [] [8008,8009,8006,8007] CONDITIONAL_S
INJECT_T 8010 [(0,6)] D [] [] [] [] [] [] none
MERGE 8011 [(1,6),(2,6),(0,6)] D [] [8018,8019,8020,8021] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8012 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8013 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8014 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8016,8017,8014,8015] CONDITIONAL_S
Y_MEAS 8015 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8016,8017,8014,8015] CONDITIONAL_S
IDLE 8016 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8016,8017,8014,8015] CONDITIONAL_S
DISCARD 8017 [(5,2)] 0 [] [] [] [] [] [8016,8017,8014,8015] CONDITIONAL_S
MERGE 8018 [(2,6),(3,6)] D [8011] [] [] [] [((2,6),(3,6))] [8018,8019,8020,8021] CONDITIONAL_S
Y_MEAS 8019 [(3,6)] HALF_D_PLUS_2 [8011] [] [] [] [] [8018,8019,8020,8021] CONDITIONAL_S
IDLE 8020 [(2,6)] HALF_D_PLUS_2 [8011] [] [] [] [] [8018,8019,8020,8021] CONDITIONAL_S
DISCARD 8021 [(3,6)] 0 [8011] [] [] [] [] [8018,8019,8020,8021] CONDITIONAL_S
INJECT_T 8022 [(4,0)] D [] [] [] [] [] [] none
MERGE 8023 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8028,8029,8030,8031] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8024 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8025 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8026 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8027 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8028 [(4,2),(5,2)] D [8023] [] [] [] [((4,2),(5,2))] [8028,8029,8030,8031] CONDITIONAL_S
Y_MEAS 8029 [(5,2)] HALF_D_PLUS_2 [8023] [] [] [] [] [8028,8029,8030,8031] CONDITIONAL_S
IDLE 8030 [(4,2)] HALF_D_PLUS_2 [8023] [] [] [] [] [8028,8029,8030,8031] CONDITIONAL_S
DISCARD 8031 [(5,2)] 0 [8023] [] [] [] [] [8028,8029,8030,8031] CONDITIONAL_S
MERGE 8032 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8032,8033,8034,8035] CONDITIONAL_S
Y_MEAS 8033 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8032,8033,8034,8035] CONDITIONAL_S
IDLE 8034 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8032,8033,8034,8035] CONDITIONAL_S
DISCARD 8035 [(5,4)] 0 [] [] [] [] [] [8032,8033,8034,8035] CONDITIONAL_S
INJECT_T 8036 [(0,4)] D [] [] [] [] [] [] none
MERGE 8037 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8044,8045,8046,8047] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8038 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8039 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8040 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8041 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8042 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8043 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8044 [(4,4),(5,4)] D [8037] [] [] [] [((4,4),(5,4))] [8044,8045,8046,8047] CONDITIONAL_S
Y_MEAS 8045 [(5,4)] HALF_D_PLUS_2 [8037] [] [] [] [] [8044,8045,8046,8047] CONDITIONAL_S
IDLE 8046 [(4,4)] HALF_D_PLUS_2 [8037] [] [] [] [] [8044,8045,8046,8047] CONDITIONAL_S
DISCARD 8047 [(5,4)] 0 [8037] [] [] [] [] [8044,8045,8046,8047] CONDITIONAL_S
MERGE 8048 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8048,8049,8050,8051] CONDITIONAL_S
Y_MEAS 8049 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8048,8049,8050,8051] CONDITIONAL_S
IDLE 8050 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8048,8049,8050,8051] CONDITIONAL_S
DISCARD 8051 [(3,6)] 0 [] [] [] [] [] [8048,8049,8050,8051] CONDITIONAL_S
INJECT_T 8052 [(0,6)] D [] [] [] [] [] [] none
MERGE 8053 [(1,6),(2,6),(0,6)] D [] [8060,8061,8062,8063] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8054 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8055 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8056 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8056,8057,8058,8059] CONDITIONAL_S
Y_MEAS 8057 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8056,8057,8058,8059] CONDITIONAL_S
IDLE 8058 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8056,8057,8058,8059] CONDITIONAL_S
DISCARD 8059 [(5,2)] 0 [] [] [] [] [] [8056,8057,8058,8059] CONDITIONAL_S
MERGE 8060 [(2,6),(3,6)] D [8053] [] [] [] [((2,6),(3,6))] [8060,8061,8062,8063] CONDITIONAL_S
Y_MEAS 8061 [(3,6)] HALF_D_PLUS_2 [8053] [] [] [] [] [8060,8061,8062,8063] CONDITIONAL_S
IDLE 8062 [(2,6)] HALF_D_PLUS_2 [8053] [] [] [] [] [8060,8061,8062,8063] CONDITIONAL_S
DISCARD 8063 [(3,6)] 0 [8053] [] [] [] [] [8060,8061,8062,8063] CONDITIONAL_S
INJECT_T 8064 [(4,0)] D [] [] [] [] [] [] none
MERGE 8065 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8072,8073,8070,8071] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8066 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8067 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8068 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8069 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8070 [(4,2),(5,2)] D [8065] [] [] [] [((4,2),(5,2))] [8072,8073,8070,8071] CONDITIONAL_S
Y_MEAS 8071 [(5,2)] HALF_D_PLUS_2 [8065] [] [] [] [] [8072,8073,8070,8071] CONDITIONAL_S
IDLE 8072 [(4,2)] HALF_D_PLUS_2 [8065] [] [] [] [] [8072,8073,8070,8071] CONDITIONAL_S
DISCARD 8073 [(5,2)] 0 [8065] [] [] [] [] [8072,8073,8070,8071] CONDITIONAL_S
MERGE 8074 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8074,8075,8076,8077] CONDITIONAL_S
Y_MEAS 8075 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8074,8075,8076,8077] CONDITIONAL_S
IDLE 8076 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8074,8075,8076,8077] CONDITIONAL_S
DISCARD 8077 [(5,4)] 0 [] [] [] [] [] [8074,8075,8076,8077] CONDITIONAL_S
INJECT_T 8078 [(0,4)] D [] [] [] [] [] [] none
MERGE 8079 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8088,8089,8086,8087] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8080 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8081 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8082 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8083 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8084 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8085 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8086 [(4,4),(5,4)] D [8079] [] [] [] [((4,4),(5,4))] [8088,8089,8086,8087] CONDITIONAL_S
Y_MEAS 8087 [(5,4)] HALF_D_PLUS_2 [8079] [] [] [] [] [8088,8089,8086,8087] CONDITIONAL_S
IDLE 8088 [(4,4)] HALF_D_PLUS_2 [8079] [] [] [] [] [8088,8089,8086,8087] CONDITIONAL_S
DISCARD 8089 [(5,4)] 0 [8079] [] [] [] [] [8088,8089,8086,8087] CONDITIONAL_S
MERGE 8090 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8090,8091,8092,8093] CONDITIONAL_S
Y_MEAS 8091 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8090,8091,8092,8093] CONDITIONAL_S
IDLE 8092 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8090,8091,8092,8093] CONDITIONAL_S
DISCARD 8093 [(3,6)] 0 [] [] [] [] [] [8090,8091,8092,8093] CONDITIONAL_S
INJECT_T 8094 [(0,6)] D [] [] [] [] [] [] none
MERGE 8095 [(1,6),(2,6),(0,6)] D [] [8104,8105,8102,8103] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8096 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8097 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8098 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8098,8099,8100,8101] CONDITIONAL_S
Y_MEAS 8099 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8098,8099,8100,8101] CONDITIONAL_S
IDLE 8100 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8098,8099,8100,8101] CONDITIONAL_S
DISCARD 8101 [(5,2)] 0 [] [] [] [] [] [8098,8099,8100,8101] CONDITIONAL_S
MERGE 8102 [(2,6),(3,6)] D [8095] [] [] [] [((2,6),(3,6))] [8104,8105,8102,8103] CONDITIONAL_S
Y_MEAS 8103 [(3,6)] HALF_D_PLUS_2 [8095] [] [] [] [] [8104,8105,8102,8103] CONDITIONAL_S
IDLE 8104 [(2,6)] HALF_D_PLUS_2 [8095] [] [] [] [] [8104,8105,8102,8103] CONDITIONAL_S
DISCARD 8105 [(3,6)] 0 [8095] [] [] [] [] [8104,8105,8102,8103] CONDITIONAL_S
INJECT_T 8106 [(4,0)] D [] [] [] [] [] [] none
MERGE 8107 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8112,8113,8114,8115] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8108 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8109 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8110 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8111 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8112 [(4,2),(5,2)] D [8107] [] [] [] [((4,2),(5,2))] [8112,8113,8114,8115] CONDITIONAL_S
Y_MEAS 8113 [(5,2)] HALF_D_PLUS_2 [8107] [] [] [] [] [8112,8113,8114,8115] CONDITIONAL_S
IDLE 8114 [(4,2)] HALF_D_PLUS_2 [8107] [] [] [] [] [8112,8113,8114,8115] CONDITIONAL_S
DISCARD 8115 [(5,2)] 0 [8107] [] [] [] [] [8112,8113,8114,8115] CONDITIONAL_S
MERGE 8116 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8116,8117,8118,8119] CONDITIONAL_S
Y_MEAS 8117 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8116,8117,8118,8119] CONDITIONAL_S
IDLE 8118 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8116,8117,8118,8119] CONDITIONAL_S
DISCARD 8119 [(5,4)] 0 [] [] [] [] [] [8116,8117,8118,8119] CONDITIONAL_S
INJECT_T 8120 [(0,4)] D [] [] [] [] [] [] none
MERGE 8121 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8128,8129,8130,8131] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8122 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8123 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8124 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8125 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8126 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8127 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8128 [(4,4),(5,4)] D [8121] [] [] [] [((4,4),(5,4))] [8128,8129,8130,8131] CONDITIONAL_S
Y_MEAS 8129 [(5,4)] HALF_D_PLUS_2 [8121] [] [] [] [] [8128,8129,8130,8131] CONDITIONAL_S
IDLE 8130 [(4,4)] HALF_D_PLUS_2 [8121] [] [] [] [] [8128,8129,8130,8131] CONDITIONAL_S
DISCARD 8131 [(5,4)] 0 [8121] [] [] [] [] [8128,8129,8130,8131] CONDITIONAL_S
MERGE 8132 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8132,8133,8134,8135] CONDITIONAL_S
Y_MEAS 8133 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8132,8133,8134,8135] CONDITIONAL_S
IDLE 8134 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8132,8133,8134,8135] CONDITIONAL_S
DISCARD 8135 [(3,6)] 0 [] [] [] [] [] [8132,8133,8134,8135] CONDITIONAL_S
INJECT_T 8136 [(0,6)] D [] [] [] [] [] [] none
MERGE 8137 [(1,6),(2,6),(0,6)] D [] [8144,8145,8146,8147] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8138 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8139 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8140 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8140,8141,8142,8143] CONDITIONAL_S
Y_MEAS 8141 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8140,8141,8142,8143] CONDITIONAL_S
IDLE 8142 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8140,8141,8142,8143] CONDITIONAL_S
DISCARD 8143 [(5,2)] 0 [] [] [] [] [] [8140,8141,8142,8143] CONDITIONAL_S
MERGE 8144 [(2,6),(3,6)] D [8137] [] [] [] [((2,6),(3,6))] [8144,8145,8146,8147] CONDITIONAL_S
Y_MEAS 8145 [(3,6)] HALF_D_PLUS_2 [8137] [] [] [] [] [8144,8145,8146,8147] CONDITIONAL_S
IDLE 8146 [(2,6)] HALF_D_PLUS_2 [8137] [] [] [] [] [8144,8145,8146,8147] CONDITIONAL_S
DISCARD 8147 [(3,6)] 0 [8137] [] [] [] [] [8144,8145,8146,8147] CONDITIONAL_S
INJECT_T 8148 [(4,0)] D [] [] [] [] [] [] none
MERGE 8149 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8154,8155,8156,8157] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8150 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8151 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8152 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8153 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8154 [(4,2),(5,2)] D [8149] [] [] [] [((4,2),(5,2))] [8154,8155,8156,8157] CONDITIONAL_S
Y_MEAS 8155 [(5,2)] HALF_D_PLUS_2 [8149] [] [] [] [] [8154,8155,8156,8157] CONDITIONAL_S
IDLE 8156 [(4,2)] HALF_D_PLUS_2 [8149] [] [] [] [] [8154,8155,8156,8157] CONDITIONAL_S
DISCARD 8157 [(5,2)] 0 [8149] [] [] [] [] [8154,8155,8156,8157] CONDITIONAL_S
MERGE 8158 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8160,8161,8158,8159] CONDITIONAL_S
Y_MEAS 8159 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8160,8161,8158,8159] CONDITIONAL_S
IDLE 8160 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8160,8161,8158,8159] CONDITIONAL_S
DISCARD 8161 [(5,4)] 0 [] [] [] [] [] [8160,8161,8158,8159] CONDITIONAL_S
INJECT_T 8162 [(0,4)] D [] [] [] [] [] [] none
MERGE 8163 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8170,8171,8172,8173] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8164 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8165 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8166 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8167 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8168 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8169 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8170 [(4,4),(5,4)] D [8163] [] [] [] [((4,4),(5,4))] [8170,8171,8172,8173] CONDITIONAL_S
Y_MEAS 8171 [(5,4)] HALF_D_PLUS_2 [8163] [] [] [] [] [8170,8171,8172,8173] CONDITIONAL_S
IDLE 8172 [(4,4)] HALF_D_PLUS_2 [8163] [] [] [] [] [8170,8171,8172,8173] CONDITIONAL_S
DISCARD 8173 [(5,4)] 0 [8163] [] [] [] [] [8170,8171,8172,8173] CONDITIONAL_S
INJECT_T 8174 [(0,6)] D [] [] [] [] [] [] none
MERGE 8175 [(1,6),(2,6),(0,6)] D [] [8178,8179,8180,8181] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8176 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8177 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8178 [(2,6),(3,6)] D [8175] [] [] [] [((2,6),(3,6))] [8178,8179,8180,8181] CONDITIONAL_S
Y_MEAS 8179 [(3,6)] HALF_D_PLUS_2 [8175] [] [] [] [] [8178,8179,8180,8181] CONDITIONAL_S
IDLE 8180 [(2,6)] HALF_D_PLUS_2 [8175] [] [] [] [] [8178,8179,8180,8181] CONDITIONAL_S
DISCARD 8181 [(3,6)] 0 [8175] [] [] [] [] [8178,8179,8180,8181] CONDITIONAL_S
MERGE 8182 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8184,8185,8182,8183] CONDITIONAL_S
Y_MEAS 8183 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8184,8185,8182,8183] CONDITIONAL_S
IDLE 8184 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8184,8185,8182,8183] CONDITIONAL_S
DISCARD 8185 [(5,2)] 0 [] [] [] [] [] [8184,8185,8182,8183] CONDITIONAL_S
INJECT_T 8186 [(4,0)] D [] [] [] [] [] [] none
MERGE 8187 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8200,8201,8202,8203] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8188 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8189 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8190 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8191 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 8192 [(0,4)] D [] [] [] [] [] [] none
MERGE 8193 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8204,8205,8206,8207] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8194 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8195 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8196 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8197 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8198 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8199 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8200 [(4,2),(5,2)] D [8187] [] [] [] [((4,2),(5,2))] [8200,8201,8202,8203] CONDITIONAL_S
Y_MEAS 8201 [(5,2)] HALF_D_PLUS_2 [8187] [] [] [] [] [8200,8201,8202,8203] CONDITIONAL_S
IDLE 8202 [(4,2)] HALF_D_PLUS_2 [8187] [] [] [] [] [8200,8201,8202,8203] CONDITIONAL_S
DISCARD 8203 [(5,2)] 0 [8187] [] [] [] [] [8200,8201,8202,8203] CONDITIONAL_S
MERGE 8204 [(4,4),(5,4)] D [8193] [] [] [] [((4,4),(5,4))] [8204,8205,8206,8207] CONDITIONAL_S
Y_MEAS 8205 [(5,4)] HALF_D_PLUS_2 [8193] [] [] [] [] [8204,8205,8206,8207] CONDITIONAL_S
IDLE 8206 [(4,4)] HALF_D_PLUS_2 [8193] [] [] [] [] [8204,8205,8206,8207] CONDITIONAL_S
DISCARD 8207 [(5,4)] 0 [8193] [] [] [] [] [8204,8205,8206,8207] CONDITIONAL_S
MERGE 8208 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8208,8209,8210,8211] CONDITIONAL_S
Y_MEAS 8209 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8208,8209,8210,8211] CONDITIONAL_S
IDLE 8210 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8208,8209,8210,8211] CONDITIONAL_S
DISCARD 8211 [(3,6)] 0 [] [] [] [] [] [8208,8209,8210,8211] CONDITIONAL_S
INJECT_T 8212 [(0,6)] D [] [] [] [] [] [] none
MERGE 8213 [(1,6),(2,6),(0,6)] D [] [8216,8217,8218,8219] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8214 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8215 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8216 [(2,6),(3,6)] D [8213] [] [] [] [((2,6),(3,6))] [8216,8217,8218,8219] CONDITIONAL_S
Y_MEAS 8217 [(3,6)] HALF_D_PLUS_2 [8213] [] [] [] [] [8216,8217,8218,8219] CONDITIONAL_S
IDLE 8218 [(2,6)] HALF_D_PLUS_2 [8213] [] [] [] [] [8216,8217,8218,8219] CONDITIONAL_S
DISCARD 8219 [(3,6)] 0 [8213] [] [] [] [] [8216,8217,8218,8219] CONDITIONAL_S
INJECT_T 8220 [(4,0)] D [] [] [] [] [] [] none
MERGE 8221 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8226,8227,8228,8229] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8222 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8223 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8224 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8225 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8226 [(4,2),(5,2)] D [8221] [] [] [] [((4,2),(5,2))] [8226,8227,8228,8229] CONDITIONAL_S
Y_MEAS 8227 [(5,2)] HALF_D_PLUS_2 [8221] [] [] [] [] [8226,8227,8228,8229] CONDITIONAL_S
IDLE 8228 [(4,2)] HALF_D_PLUS_2 [8221] [] [] [] [] [8226,8227,8228,8229] CONDITIONAL_S
DISCARD 8229 [(5,2)] 0 [8221] [] [] [] [] [8226,8227,8228,8229] CONDITIONAL_S
MERGE 8230 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8232,8233,8230,8231] CONDITIONAL_S
Y_MEAS 8231 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8232,8233,8230,8231] CONDITIONAL_S
IDLE 8232 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8232,8233,8230,8231] CONDITIONAL_S
DISCARD 8233 [(5,4)] 0 [] [] [] [] [] [8232,8233,8230,8231] CONDITIONAL_S
INJECT_T 8234 [(0,4)] D [] [] [] [] [] [] none
MERGE 8235 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8242,8243,8244,8245] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8236 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8237 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8238 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8239 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8240 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8241 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8242 [(4,4),(5,4)] D [8235] [] [] [] [((4,4),(5,4))] [8242,8243,8244,8245] CONDITIONAL_S
Y_MEAS 8243 [(5,4)] HALF_D_PLUS_2 [8235] [] [] [] [] [8242,8243,8244,8245] CONDITIONAL_S
IDLE 8244 [(4,4)] HALF_D_PLUS_2 [8235] [] [] [] [] [8242,8243,8244,8245] CONDITIONAL_S
DISCARD 8245 [(5,4)] 0 [8235] [] [] [] [] [8242,8243,8244,8245] CONDITIONAL_S
INJECT_T 8246 [(0,6)] D [] [] [] [] [] [] none
MERGE 8247 [(1,6),(2,6),(0,6)] D [] [8250,8251,8252,8253] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8248 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8249 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8250 [(2,6),(3,6)] D [8247] [] [] [] [((2,6),(3,6))] [8250,8251,8252,8253] CONDITIONAL_S
Y_MEAS 8251 [(3,6)] HALF_D_PLUS_2 [8247] [] [] [] [] [8250,8251,8252,8253] CONDITIONAL_S
IDLE 8252 [(2,6)] HALF_D_PLUS_2 [8247] [] [] [] [] [8250,8251,8252,8253] CONDITIONAL_S
DISCARD 8253 [(3,6)] 0 [8247] [] [] [] [] [8250,8251,8252,8253] CONDITIONAL_S
MERGE 8254 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8256,8257,8254,8255] CONDITIONAL_S
Y_MEAS 8255 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8256,8257,8254,8255] CONDITIONAL_S
IDLE 8256 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8256,8257,8254,8255] CONDITIONAL_S
DISCARD 8257 [(5,2)] 0 [] [] [] [] [] [8256,8257,8254,8255] CONDITIONAL_S
INJECT_T 8258 [(4,0)] D [] [] [] [] [] [] none
MERGE 8259 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8272,8273,8274,8275] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8260 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8261 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8262 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8263 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 8264 [(0,4)] D [] [] [] [] [] [] none
MERGE 8265 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8276,8277,8278,8279] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8266 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8267 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8268 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8269 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8270 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8271 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8272 [(4,2),(5,2)] D [8259] [] [] [] [((4,2),(5,2))] [8272,8273,8274,8275] CONDITIONAL_S
Y_MEAS 8273 [(5,2)] HALF_D_PLUS_2 [8259] [] [] [] [] [8272,8273,8274,8275] CONDITIONAL_S
IDLE 8274 [(4,2)] HALF_D_PLUS_2 [8259] [] [] [] [] [8272,8273,8274,8275] CONDITIONAL_S
DISCARD 8275 [(5,2)] 0 [8259] [] [] [] [] [8272,8273,8274,8275] CONDITIONAL_S
MERGE 8276 [(4,4),(5,4)] D [8265] [] [] [] [((4,4),(5,4))] [8276,8277,8278,8279] CONDITIONAL_S
Y_MEAS 8277 [(5,4)] HALF_D_PLUS_2 [8265] [] [] [] [] [8276,8277,8278,8279] CONDITIONAL_S
IDLE 8278 [(4,4)] HALF_D_PLUS_2 [8265] [] [] [] [] [8276,8277,8278,8279] CONDITIONAL_S
DISCARD 8279 [(5,4)] 0 [8265] [] [] [] [] [8276,8277,8278,8279] CONDITIONAL_S
MERGE 8280 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8280,8281,8282,8283] CONDITIONAL_S
Y_MEAS 8281 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8280,8281,8282,8283] CONDITIONAL_S
IDLE 8282 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8280,8281,8282,8283] CONDITIONAL_S
DISCARD 8283 [(3,6)] 0 [] [] [] [] [] [8280,8281,8282,8283] CONDITIONAL_S
INJECT_T 8284 [(0,6)] D [] [] [] [] [] [] none
MERGE 8285 [(1,6),(2,6),(0,6)] D [] [8288,8289,8290,8291] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8286 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8287 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8288 [(2,6),(3,6)] D [8285] [] [] [] [((2,6),(3,6))] [8288,8289,8290,8291] CONDITIONAL_S
Y_MEAS 8289 [(3,6)] HALF_D_PLUS_2 [8285] [] [] [] [] [8288,8289,8290,8291] CONDITIONAL_S
IDLE 8290 [(2,6)] HALF_D_PLUS_2 [8285] [] [] [] [] [8288,8289,8290,8291] CONDITIONAL_S
DISCARD 8291 [(3,6)] 0 [8285] [] [] [] [] [8288,8289,8290,8291] CONDITIONAL_S
INJECT_T 8292 [(4,0)] D [] [] [] [] [] [] none
MERGE 8293 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8306,8307,8308,8309] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8294 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8295 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8296 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8297 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 8298 [(0,4)] D [] [] [] [] [] [] none
MERGE 8299 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8312,8313,8310,8311] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8300 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8301 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8302 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8303 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8304 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8305 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8306 [(4,2),(5,2)] D [8293] [] [] [] [((4,2),(5,2))] [8306,8307,8308,8309] CONDITIONAL_S
Y_MEAS 8307 [(5,2)] HALF_D_PLUS_2 [8293] [] [] [] [] [8306,8307,8308,8309] CONDITIONAL_S
IDLE 8308 [(4,2)] HALF_D_PLUS_2 [8293] [] [] [] [] [8306,8307,8308,8309] CONDITIONAL_S
DISCARD 8309 [(5,2)] 0 [8293] [] [] [] [] [8306,8307,8308,8309] CONDITIONAL_S
MERGE 8310 [(4,4),(5,4)] D [8299] [] [] [] [((4,4),(5,4))] [8312,8313,8310,8311] CONDITIONAL_S
Y_MEAS 8311 [(5,4)] HALF_D_PLUS_2 [8299] [] [] [] [] [8312,8313,8310,8311] CONDITIONAL_S
IDLE 8312 [(4,4)] HALF_D_PLUS_2 [8299] [] [] [] [] [8312,8313,8310,8311] CONDITIONAL_S
DISCARD 8313 [(5,4)] 0 [8299] [] [] [] [] [8312,8313,8310,8311] CONDITIONAL_S
MERGE 8314 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8314,8315,8316,8317] CONDITIONAL_S
Y_MEAS 8315 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8314,8315,8316,8317] CONDITIONAL_S
IDLE 8316 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8314,8315,8316,8317] CONDITIONAL_S
DISCARD 8317 [(3,6)] 0 [] [] [] [] [] [8314,8315,8316,8317] CONDITIONAL_S
INJECT_T 8318 [(4,0)] D [] [] [] [] [] [] none
MERGE 8319 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8328,8329,8330,8331] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8320 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8321 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8322 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8323 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 8324 [(0,6)] D [] [] [] [] [] [] none
MERGE 8325 [(1,6),(2,6),(0,6)] D [] [8332,8333,8334,8335] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8326 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8327 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8328 [(4,2),(5,2)] D [8319] [] [] [] [((4,2),(5,2))] [8328,8329,8330,8331] CONDITIONAL_S
Y_MEAS 8329 [(5,2)] HALF_D_PLUS_2 [8319] [] [] [] [] [8328,8329,8330,8331] CONDITIONAL_S
IDLE 8330 [(4,2)] HALF_D_PLUS_2 [8319] [] [] [] [] [8328,8329,8330,8331] CONDITIONAL_S
DISCARD 8331 [(5,2)] 0 [8319] [] [] [] [] [8328,8329,8330,8331] CONDITIONAL_S
MERGE 8332 [(2,6),(3,6)] D [8325] [] [] [] [((2,6),(3,6))] [8332,8333,8334,8335] CONDITIONAL_S
Y_MEAS 8333 [(3,6)] HALF_D_PLUS_2 [8325] [] [] [] [] [8332,8333,8334,8335] CONDITIONAL_S
IDLE 8334 [(2,6)] HALF_D_PLUS_2 [8325] [] [] [] [] [8332,8333,8334,8335] CONDITIONAL_S
DISCARD 8335 [(3,6)] 0 [8325] [] [] [] [] [8332,8333,8334,8335] CONDITIONAL_S
MERGE 8336 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8336,8337,8338,8339] CONDITIONAL_S
Y_MEAS 8337 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8336,8337,8338,8339] CONDITIONAL_S
IDLE 8338 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8336,8337,8338,8339] CONDITIONAL_S
DISCARD 8339 [(5,4)] 0 [] [] [] [] [] [8336,8337,8338,8339] CONDITIONAL_S
INJECT_T 8340 [(0,4)] D [] [] [] [] [] [] none
MERGE 8341 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8348,8349,8350,8351] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8342 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8343 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8344 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8345 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8346 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8347 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8348 [(4,4),(5,4)] D [8341] [] [] [] [((4,4),(5,4))] [8348,8349,8350,8351] CONDITIONAL_S
Y_MEAS 8349 [(5,4)] HALF_D_PLUS_2 [8341] [] [] [] [] [8348,8349,8350,8351] CONDITIONAL_S
IDLE 8350 [(4,4)] HALF_D_PLUS_2 [8341] [] [] [] [] [8348,8349,8350,8351] CONDITIONAL_S
DISCARD 8351 [(5,4)] 0 [8341] [] [] [] [] [8348,8349,8350,8351] CONDITIONAL_S
INJECT_T 8352 [(4,0)] D [] [] [] [] [] [] none
MERGE 8353 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8362,8363,8364,8365] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8354 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8355 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8356 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8357 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 8358 [(0,6)] D [] [] [] [] [] [] none
MERGE 8359 [(1,6),(2,6),(0,6)] D [] [8368,8369,8366,8367] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8360 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8361 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8362 [(4,2),(5,2)] D [8353] [] [] [] [((4,2),(5,2))] [8362,8363,8364,8365] CONDITIONAL_S
Y_MEAS 8363 [(5,2)] HALF_D_PLUS_2 [8353] [] [] [] [] [8362,8363,8364,8365] CONDITIONAL_S
IDLE 8364 [(4,2)] HALF_D_PLUS_2 [8353] [] [] [] [] [8362,8363,8364,8365] CONDITIONAL_S
DISCARD 8365 [(5,2)] 0 [8353] [] [] [] [] [8362,8363,8364,8365] CONDITIONAL_S
MERGE 8366 [(2,6),(3,6)] D [8359] [] [] [] [((2,6),(3,6))] [8368,8369,8366,8367] CONDITIONAL_S
Y_MEAS 8367 [(3,6)] HALF_D_PLUS_2 [8359] [] [] [] [] [8368,8369,8366,8367] CONDITIONAL_S
IDLE 8368 [(2,6)] HALF_D_PLUS_2 [8359] [] [] [] [] [8368,8369,8366,8367] CONDITIONAL_S
DISCARD 8369 [(3,6)] 0 [8359] [] [] [] [] [8368,8369,8366,8367] CONDITIONAL_S
INJECT_T 8370 [(0,4)] D [] [] [] [] [] [] none
MERGE 8371 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8378,8379,8380,8381] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8372 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8373 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8374 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8375 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8376 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8377 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8378 [(4,4),(5,4)] D [8371] [] [] [] [((4,4),(5,4))] [8378,8379,8380,8381] CONDITIONAL_S
Y_MEAS 8379 [(5,4)] HALF_D_PLUS_2 [8371] [] [] [] [] [8378,8379,8380,8381] CONDITIONAL_S
IDLE 8380 [(4,4)] HALF_D_PLUS_2 [8371] [] [] [] [] [8378,8379,8380,8381] CONDITIONAL_S
DISCARD 8381 [(5,4)] 0 [8371] [] [] [] [] [8378,8379,8380,8381] CONDITIONAL_S
INJECT_T 8382 [(4,0)] D [] [] [] [] [] [] none
MERGE 8383 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8392,8393,8394,8395] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8384 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8385 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8386 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8387 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 8388 [(0,6)] D [] [] [] [] [] [] none
MERGE 8389 [(1,6),(2,6),(0,6)] D [] [8396,8397,8398,8399] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8390 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8391 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8392 [(4,2),(5,2)] D [8383] [] [] [] [((4,2),(5,2))] [8392,8393,8394,8395] CONDITIONAL_S
Y_MEAS 8393 [(5,2)] HALF_D_PLUS_2 [8383] [] [] [] [] [8392,8393,8394,8395] CONDITIONAL_S
IDLE 8394 [(4,2)] HALF_D_PLUS_2 [8383] [] [] [] [] [8392,8393,8394,8395] CONDITIONAL_S
DISCARD 8395 [(5,2)] 0 [8383] [] [] [] [] [8392,8393,8394,8395] CONDITIONAL_S
MERGE 8396 [(2,6),(3,6)] D [8389] [] [] [] [((2,6),(3,6))] [8396,8397,8398,8399] CONDITIONAL_S
Y_MEAS 8397 [(3,6)] HALF_D_PLUS_2 [8389] [] [] [] [] [8396,8397,8398,8399] CONDITIONAL_S
IDLE 8398 [(2,6)] HALF_D_PLUS_2 [8389] [] [] [] [] [8396,8397,8398,8399] CONDITIONAL_S
DISCARD 8399 [(3,6)] 0 [8389] [] [] [] [] [8396,8397,8398,8399] CONDITIONAL_S
MERGE 8400 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8400,8401,8402,8403] CONDITIONAL_S
Y_MEAS 8401 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8400,8401,8402,8403] CONDITIONAL_S
IDLE 8402 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8400,8401,8402,8403] CONDITIONAL_S
DISCARD 8403 [(5,4)] 0 [] [] [] [] [] [8400,8401,8402,8403] CONDITIONAL_S
INJECT_T 8404 [(0,4)] D [] [] [] [] [] [] none
MERGE 8405 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8412,8413,8414,8415] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8406 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8407 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8408 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8409 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8410 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8411 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8412 [(4,4),(5,4)] D [8405] [] [] [] [((4,4),(5,4))] [8412,8413,8414,8415] CONDITIONAL_S
Y_MEAS 8413 [(5,4)] HALF_D_PLUS_2 [8405] [] [] [] [] [8412,8413,8414,8415] CONDITIONAL_S
IDLE 8414 [(4,4)] HALF_D_PLUS_2 [8405] [] [] [] [] [8412,8413,8414,8415] CONDITIONAL_S
DISCARD 8415 [(5,4)] 0 [8405] [] [] [] [] [8412,8413,8414,8415] CONDITIONAL_S
INJECT_T 8416 [(0,6)] D [] [] [] [] [] [] none
MERGE 8417 [(1,6),(2,6),(0,6)] D [] [8424,8425,8426,8427] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8418 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8419 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8420 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8420,8421,8422,8423] CONDITIONAL_S
Y_MEAS 8421 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8420,8421,8422,8423] CONDITIONAL_S
IDLE 8422 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8420,8421,8422,8423] CONDITIONAL_S
DISCARD 8423 [(5,2)] 0 [] [] [] [] [] [8420,8421,8422,8423] CONDITIONAL_S
MERGE 8424 [(2,6),(3,6)] D [8417] [] [] [] [((2,6),(3,6))] [8424,8425,8426,8427] CONDITIONAL_S
Y_MEAS 8425 [(3,6)] HALF_D_PLUS_2 [8417] [] [] [] [] [8424,8425,8426,8427] CONDITIONAL_S
IDLE 8426 [(2,6)] HALF_D_PLUS_2 [8417] [] [] [] [] [8424,8425,8426,8427] CONDITIONAL_S
DISCARD 8427 [(3,6)] 0 [8417] [] [] [] [] [8424,8425,8426,8427] CONDITIONAL_S
INJECT_T 8428 [(4,0)] D [] [] [] [] [] [] none
MERGE 8429 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8434,8435,8436,8437] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8430 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8431 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8432 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8433 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8434 [(4,2),(5,2)] D [8429] [] [] [] [((4,2),(5,2))] [8434,8435,8436,8437] CONDITIONAL_S
Y_MEAS 8435 [(5,2)] HALF_D_PLUS_2 [8429] [] [] [] [] [8434,8435,8436,8437] CONDITIONAL_S
IDLE 8436 [(4,2)] HALF_D_PLUS_2 [8429] [] [] [] [] [8434,8435,8436,8437] CONDITIONAL_S
DISCARD 8437 [(5,2)] 0 [8429] [] [] [] [] [8434,8435,8436,8437] CONDITIONAL_S
INJECT_T 8438 [(0,4)] D [] [] [] [] [] [] none
MERGE 8439 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8448,8449,8446,8447] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8440 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8441 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8442 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8443 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8444 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8445 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8446 [(4,4),(5,4)] D [8439] [] [] [] [((4,4),(5,4))] [8448,8449,8446,8447] CONDITIONAL_S
Y_MEAS 8447 [(5,4)] HALF_D_PLUS_2 [8439] [] [] [] [] [8448,8449,8446,8447] CONDITIONAL_S
IDLE 8448 [(4,4)] HALF_D_PLUS_2 [8439] [] [] [] [] [8448,8449,8446,8447] CONDITIONAL_S
DISCARD 8449 [(5,4)] 0 [8439] [] [] [] [] [8448,8449,8446,8447] CONDITIONAL_S
INJECT_T 8450 [(0,6)] D [] [] [] [] [] [] none
MERGE 8451 [(1,6),(2,6),(0,6)] D [] [8456,8457,8454,8455] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8452 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8453 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8454 [(2,6),(3,6)] D [8451] [] [] [] [((2,6),(3,6))] [8456,8457,8454,8455] CONDITIONAL_S
Y_MEAS 8455 [(3,6)] HALF_D_PLUS_2 [8451] [] [] [] [] [8456,8457,8454,8455] CONDITIONAL_S
IDLE 8456 [(2,6)] HALF_D_PLUS_2 [8451] [] [] [] [] [8456,8457,8454,8455] CONDITIONAL_S
DISCARD 8457 [(3,6)] 0 [8451] [] [] [] [] [8456,8457,8454,8455] CONDITIONAL_S
MERGE 8458 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8458,8459,8460,8461] CONDITIONAL_S
Y_MEAS 8459 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8458,8459,8460,8461] CONDITIONAL_S
IDLE 8460 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8458,8459,8460,8461] CONDITIONAL_S
DISCARD 8461 [(5,2)] 0 [] [] [] [] [] [8458,8459,8460,8461] CONDITIONAL_S
INJECT_T 8462 [(4,0)] D [] [] [] [] [] [] none
MERGE 8463 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8468,8469,8470,8471] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8464 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8465 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8466 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8467 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8468 [(4,2),(5,2)] D [8463] [] [] [] [((4,2),(5,2))] [8468,8469,8470,8471] CONDITIONAL_S
Y_MEAS 8469 [(5,2)] HALF_D_PLUS_2 [8463] [] [] [] [] [8468,8469,8470,8471] CONDITIONAL_S
IDLE 8470 [(4,2)] HALF_D_PLUS_2 [8463] [] [] [] [] [8468,8469,8470,8471] CONDITIONAL_S
DISCARD 8471 [(5,2)] 0 [8463] [] [] [] [] [8468,8469,8470,8471] CONDITIONAL_S
MERGE 8472 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8472,8473,8474,8475] CONDITIONAL_S
Y_MEAS 8473 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8472,8473,8474,8475] CONDITIONAL_S
IDLE 8474 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8472,8473,8474,8475] CONDITIONAL_S
DISCARD 8475 [(5,4)] 0 [] [] [] [] [] [8472,8473,8474,8475] CONDITIONAL_S
INJECT_T 8476 [(0,4)] D [] [] [] [] [] [] none
MERGE 8477 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8492,8493,8494,8495] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8478 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8479 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8480 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8481 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8482 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8483 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 8484 [(0,6)] D [] [] [] [] [] [] none
MERGE 8485 [(1,6),(2,6),(0,6)] D [] [8488,8489,8490,8491] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8486 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8487 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8488 [(2,6),(3,6)] D [8485] [] [] [] [((2,6),(3,6))] [8488,8489,8490,8491] CONDITIONAL_S
Y_MEAS 8489 [(3,6)] HALF_D_PLUS_2 [8485] [] [] [] [] [8488,8489,8490,8491] CONDITIONAL_S
IDLE 8490 [(2,6)] HALF_D_PLUS_2 [8485] [] [] [] [] [8488,8489,8490,8491] CONDITIONAL_S
DISCARD 8491 [(3,6)] 0 [8485] [] [] [] [] [8488,8489,8490,8491] CONDITIONAL_S
MERGE 8492 [(4,4),(5,4)] D [8477] [] [] [] [((4,4),(5,4))] [8492,8493,8494,8495] CONDITIONAL_S
Y_MEAS 8493 [(5,4)] HALF_D_PLUS_2 [8477] [] [] [] [] [8492,8493,8494,8495] CONDITIONAL_S
IDLE 8494 [(4,4)] HALF_D_PLUS_2 [8477] [] [] [] [] [8492,8493,8494,8495] CONDITIONAL_S
DISCARD 8495 [(5,4)] 0 [8477] [] [] [] [] [8492,8493,8494,8495] CONDITIONAL_S
INJECT_T 8496 [(4,0)] D [] [] [] [] [] [] none
MERGE 8497 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8504,8505,8502,8503] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8498 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8499 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8500 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8501 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8502 [(4,2),(5,2)] D [8497] [] [] [] [((4,2),(5,2))] [8504,8505,8502,8503] CONDITIONAL_S
Y_MEAS 8503 [(5,2)] HALF_D_PLUS_2 [8497] [] [] [] [] [8504,8505,8502,8503] CONDITIONAL_S
IDLE 8504 [(4,2)] HALF_D_PLUS_2 [8497] [] [] [] [] [8504,8505,8502,8503] CONDITIONAL_S
DISCARD 8505 [(5,2)] 0 [8497] [] [] [] [] [8504,8505,8502,8503] CONDITIONAL_S
INJECT_T 8506 [(0,4)] D [] [] [] [] [] [] none
MERGE 8507 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8520,8521,8518,8519] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8508 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8509 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8510 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8511 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8512 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8513 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8514 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8514,8515,8516,8517] CONDITIONAL_S
Y_MEAS 8515 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8514,8515,8516,8517] CONDITIONAL_S
IDLE 8516 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8514,8515,8516,8517] CONDITIONAL_S
DISCARD 8517 [(3,6)] 0 [] [] [] [] [] [8514,8515,8516,8517] CONDITIONAL_S
MERGE 8518 [(4,4),(5,4)] D [8507] [] [] [] [((4,4),(5,4))] [8520,8521,8518,8519] CONDITIONAL_S
Y_MEAS 8519 [(5,4)] HALF_D_PLUS_2 [8507] [] [] [] [] [8520,8521,8518,8519] CONDITIONAL_S
IDLE 8520 [(4,4)] HALF_D_PLUS_2 [8507] [] [] [] [] [8520,8521,8518,8519] CONDITIONAL_S
DISCARD 8521 [(5,4)] 0 [8507] [] [] [] [] [8520,8521,8518,8519] CONDITIONAL_S
INJECT_T 8522 [(0,6)] D [] [] [] [] [] [] none
MERGE 8523 [(1,6),(2,6),(0,6)] D [] [8528,8529,8526,8527] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8524 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8525 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8526 [(2,6),(3,6)] D [8523] [] [] [] [((2,6),(3,6))] [8528,8529,8526,8527] CONDITIONAL_S
Y_MEAS 8527 [(3,6)] HALF_D_PLUS_2 [8523] [] [] [] [] [8528,8529,8526,8527] CONDITIONAL_S
IDLE 8528 [(2,6)] HALF_D_PLUS_2 [8523] [] [] [] [] [8528,8529,8526,8527] CONDITIONAL_S
DISCARD 8529 [(3,6)] 0 [8523] [] [] [] [] [8528,8529,8526,8527] CONDITIONAL_S
INJECT_T 8530 [(4,0)] D [] [] [] [] [] [] none
MERGE 8531 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8536,8537,8538,8539] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8532 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8533 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8534 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8535 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8536 [(4,2),(5,2)] D [8531] [] [] [] [((4,2),(5,2))] [8536,8537,8538,8539] CONDITIONAL_S
Y_MEAS 8537 [(5,2)] HALF_D_PLUS_2 [8531] [] [] [] [] [8536,8537,8538,8539] CONDITIONAL_S
IDLE 8538 [(4,2)] HALF_D_PLUS_2 [8531] [] [] [] [] [8536,8537,8538,8539] CONDITIONAL_S
DISCARD 8539 [(5,2)] 0 [8531] [] [] [] [] [8536,8537,8538,8539] CONDITIONAL_S
INJECT_T 8540 [(0,4)] D [] [] [] [] [] [] none
MERGE 8541 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8548,8549,8550,8551] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8542 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8543 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8544 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8545 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8546 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8547 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8548 [(4,4),(5,4)] D [8541] [] [] [] [((4,4),(5,4))] [8548,8549,8550,8551] CONDITIONAL_S
Y_MEAS 8549 [(5,4)] HALF_D_PLUS_2 [8541] [] [] [] [] [8548,8549,8550,8551] CONDITIONAL_S
IDLE 8550 [(4,4)] HALF_D_PLUS_2 [8541] [] [] [] [] [8548,8549,8550,8551] CONDITIONAL_S
DISCARD 8551 [(5,4)] 0 [8541] [] [] [] [] [8548,8549,8550,8551] CONDITIONAL_S
MERGE 8552 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8552,8553,8554,8555] CONDITIONAL_S
Y_MEAS 8553 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8552,8553,8554,8555] CONDITIONAL_S
IDLE 8554 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8552,8553,8554,8555] CONDITIONAL_S
DISCARD 8555 [(3,6)] 0 [] [] [] [] [] [8552,8553,8554,8555] CONDITIONAL_S
INJECT_T 8556 [(4,0)] D [] [] [] [] [] [] none
MERGE 8557 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8568,8569,8566,8567] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8558 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8559 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8560 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8561 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 8562 [(0,6)] D [] [] [] [] [] [] none
MERGE 8563 [(1,6),(2,6),(0,6)] D [] [8570,8571,8572,8573] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8564 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8565 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8566 [(4,2),(5,2)] D [8557] [] [] [] [((4,2),(5,2))] [8568,8569,8566,8567] CONDITIONAL_S
Y_MEAS 8567 [(5,2)] HALF_D_PLUS_2 [8557] [] [] [] [] [8568,8569,8566,8567] CONDITIONAL_S
IDLE 8568 [(4,2)] HALF_D_PLUS_2 [8557] [] [] [] [] [8568,8569,8566,8567] CONDITIONAL_S
DISCARD 8569 [(5,2)] 0 [8557] [] [] [] [] [8568,8569,8566,8567] CONDITIONAL_S
MERGE 8570 [(2,6),(3,6)] D [8563] [] [] [] [((2,6),(3,6))] [8570,8571,8572,8573] CONDITIONAL_S
Y_MEAS 8571 [(3,6)] HALF_D_PLUS_2 [8563] [] [] [] [] [8570,8571,8572,8573] CONDITIONAL_S
IDLE 8572 [(2,6)] HALF_D_PLUS_2 [8563] [] [] [] [] [8570,8571,8572,8573] CONDITIONAL_S
DISCARD 8573 [(3,6)] 0 [8563] [] [] [] [] [8570,8571,8572,8573] CONDITIONAL_S
MERGE 8574 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8576,8577,8574,8575] CONDITIONAL_S
Y_MEAS 8575 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8576,8577,8574,8575] CONDITIONAL_S
IDLE 8576 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8576,8577,8574,8575] CONDITIONAL_S
DISCARD 8577 [(5,4)] 0 [] [] [] [] [] [8576,8577,8574,8575] CONDITIONAL_S
INJECT_T 8578 [(0,4)] D [] [] [] [] [] [] none
MERGE 8579 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8592,8593,8594,8595] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8580 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8581 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8582 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8583 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8584 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8585 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 8586 [(4,0)] D [] [] [] [] [] [] none
MERGE 8587 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8596,8597,8598,8599] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8588 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8589 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8590 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8591 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8592 [(4,4),(5,4)] D [8579] [] [] [] [((4,4),(5,4))] [8592,8593,8594,8595] CONDITIONAL_S
Y_MEAS 8593 [(5,4)] HALF_D_PLUS_2 [8579] [] [] [] [] [8592,8593,8594,8595] CONDITIONAL_S
IDLE 8594 [(4,4)] HALF_D_PLUS_2 [8579] [] [] [] [] [8592,8593,8594,8595] CONDITIONAL_S
DISCARD 8595 [(5,4)] 0 [8579] [] [] [] [] [8592,8593,8594,8595] CONDITIONAL_S
MERGE 8596 [(4,2),(5,2)] D [8587] [] [] [] [((4,2),(5,2))] [8596,8597,8598,8599] CONDITIONAL_S
Y_MEAS 8597 [(5,2)] HALF_D_PLUS_2 [8587] [] [] [] [] [8596,8597,8598,8599] CONDITIONAL_S
IDLE 8598 [(4,2)] HALF_D_PLUS_2 [8587] [] [] [] [] [8596,8597,8598,8599] CONDITIONAL_S
DISCARD 8599 [(5,2)] 0 [8587] [] [] [] [] [8596,8597,8598,8599] CONDITIONAL_S
MERGE 8600 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8600,8601,8602,8603] CONDITIONAL_S
Y_MEAS 8601 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8600,8601,8602,8603] CONDITIONAL_S
IDLE 8602 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8600,8601,8602,8603] CONDITIONAL_S
DISCARD 8603 [(3,6)] 0 [] [] [] [] [] [8600,8601,8602,8603] CONDITIONAL_S
INJECT_T 8604 [(0,6)] D [] [] [] [] [] [] none
MERGE 8605 [(1,6),(2,6),(0,6)] D [] [8608,8609,8610,8611] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8606 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8607 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8608 [(2,6),(3,6)] D [8605] [] [] [] [((2,6),(3,6))] [8608,8609,8610,8611] CONDITIONAL_S
Y_MEAS 8609 [(3,6)] HALF_D_PLUS_2 [8605] [] [] [] [] [8608,8609,8610,8611] CONDITIONAL_S
IDLE 8610 [(2,6)] HALF_D_PLUS_2 [8605] [] [] [] [] [8608,8609,8610,8611] CONDITIONAL_S
DISCARD 8611 [(3,6)] 0 [8605] [] [] [] [] [8608,8609,8610,8611] CONDITIONAL_S
INJECT_T 8612 [(4,0)] D [] [] [] [] [] [] none
MERGE 8613 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8632,8633,8630,8631] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8614 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8615 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8616 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8617 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8618 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8618,8619,8620,8621] CONDITIONAL_S
Y_MEAS 8619 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8618,8619,8620,8621] CONDITIONAL_S
IDLE 8620 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8618,8619,8620,8621] CONDITIONAL_S
DISCARD 8621 [(5,4)] 0 [] [] [] [] [] [8618,8619,8620,8621] CONDITIONAL_S
INJECT_T 8622 [(0,4)] D [] [] [] [] [] [] none
MERGE 8623 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8634,8635,8636,8637] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8624 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8625 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8626 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8627 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8628 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8629 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8630 [(4,2),(5,2)] D [8613] [] [] [] [((4,2),(5,2))] [8632,8633,8630,8631] CONDITIONAL_S
Y_MEAS 8631 [(5,2)] HALF_D_PLUS_2 [8613] [] [] [] [] [8632,8633,8630,8631] CONDITIONAL_S
IDLE 8632 [(4,2)] HALF_D_PLUS_2 [8613] [] [] [] [] [8632,8633,8630,8631] CONDITIONAL_S
DISCARD 8633 [(5,2)] 0 [8613] [] [] [] [] [8632,8633,8630,8631] CONDITIONAL_S
MERGE 8634 [(4,4),(5,4)] D [8623] [] [] [] [((4,4),(5,4))] [8634,8635,8636,8637] CONDITIONAL_S
Y_MEAS 8635 [(5,4)] HALF_D_PLUS_2 [8623] [] [] [] [] [8634,8635,8636,8637] CONDITIONAL_S
IDLE 8636 [(4,4)] HALF_D_PLUS_2 [8623] [] [] [] [] [8634,8635,8636,8637] CONDITIONAL_S
DISCARD 8637 [(5,4)] 0 [8623] [] [] [] [] [8634,8635,8636,8637] CONDITIONAL_S
INJECT_T 8638 [(0,6)] D [] [] [] [] [] [] none
MERGE 8639 [(1,6),(2,6),(0,6)] D [] [8642,8643,8644,8645] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8640 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8641 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8642 [(2,6),(3,6)] D [8639] [] [] [] [((2,6),(3,6))] [8642,8643,8644,8645] CONDITIONAL_S
Y_MEAS 8643 [(3,6)] HALF_D_PLUS_2 [8639] [] [] [] [] [8642,8643,8644,8645] CONDITIONAL_S
IDLE 8644 [(2,6)] HALF_D_PLUS_2 [8639] [] [] [] [] [8642,8643,8644,8645] CONDITIONAL_S
DISCARD 8645 [(3,6)] 0 [8639] [] [] [] [] [8642,8643,8644,8645] CONDITIONAL_S
INJECT_T 8646 [(4,0)] D [] [] [] [] [] [] none
MERGE 8647 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8660,8661,8662,8663] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8648 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8649 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8650 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8651 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 8652 [(0,4)] D [] [] [] [] [] [] none
MERGE 8653 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8664,8665,8666,8667] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8654 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8655 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8656 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8657 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8658 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8659 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8660 [(4,2),(5,2)] D [8647] [] [] [] [((4,2),(5,2))] [8660,8661,8662,8663] CONDITIONAL_S
Y_MEAS 8661 [(5,2)] HALF_D_PLUS_2 [8647] [] [] [] [] [8660,8661,8662,8663] CONDITIONAL_S
IDLE 8662 [(4,2)] HALF_D_PLUS_2 [8647] [] [] [] [] [8660,8661,8662,8663] CONDITIONAL_S
DISCARD 8663 [(5,2)] 0 [8647] [] [] [] [] [8660,8661,8662,8663] CONDITIONAL_S
MERGE 8664 [(4,4),(5,4)] D [8653] [] [] [] [((4,4),(5,4))] [8664,8665,8666,8667] CONDITIONAL_S
Y_MEAS 8665 [(5,4)] HALF_D_PLUS_2 [8653] [] [] [] [] [8664,8665,8666,8667] CONDITIONAL_S
IDLE 8666 [(4,4)] HALF_D_PLUS_2 [8653] [] [] [] [] [8664,8665,8666,8667] CONDITIONAL_S
DISCARD 8667 [(5,4)] 0 [8653] [] [] [] [] [8664,8665,8666,8667] CONDITIONAL_S
INJECT_T 8668 [(0,6)] D [] [] [] [] [] [] none
MERGE 8669 [(1,6),(2,6),(0,6)] D [] [8672,8673,8674,8675] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8670 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8671 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8672 [(2,6),(3,6)] D [8669] [] [] [] [((2,6),(3,6))] [8672,8673,8674,8675] CONDITIONAL_S
Y_MEAS 8673 [(3,6)] HALF_D_PLUS_2 [8669] [] [] [] [] [8672,8673,8674,8675] CONDITIONAL_S
IDLE 8674 [(2,6)] HALF_D_PLUS_2 [8669] [] [] [] [] [8672,8673,8674,8675] CONDITIONAL_S
DISCARD 8675 [(3,6)] 0 [8669] [] [] [] [] [8672,8673,8674,8675] CONDITIONAL_S
INJECT_T 8676 [(4,0)] D [] [] [] [] [] [] none
MERGE 8677 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8682,8683,8684,8685] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8678 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8679 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8680 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8681 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8682 [(4,2),(5,2)] D [8677] [] [] [] [((4,2),(5,2))] [8682,8683,8684,8685] CONDITIONAL_S
Y_MEAS 8683 [(5,2)] HALF_D_PLUS_2 [8677] [] [] [] [] [8682,8683,8684,8685] CONDITIONAL_S
IDLE 8684 [(4,2)] HALF_D_PLUS_2 [8677] [] [] [] [] [8682,8683,8684,8685] CONDITIONAL_S
DISCARD 8685 [(5,2)] 0 [8677] [] [] [] [] [8682,8683,8684,8685] CONDITIONAL_S
MERGE 8686 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8688,8689,8686,8687] CONDITIONAL_S
Y_MEAS 8687 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8688,8689,8686,8687] CONDITIONAL_S
IDLE 8688 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8688,8689,8686,8687] CONDITIONAL_S
DISCARD 8689 [(5,4)] 0 [] [] [] [] [] [8688,8689,8686,8687] CONDITIONAL_S
INJECT_T 8690 [(0,4)] D [] [] [] [] [] [] none
MERGE 8691 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8704,8705,8702,8703] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8692 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8693 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8694 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8695 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8696 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8697 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8698 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8698,8699,8700,8701] CONDITIONAL_S
Y_MEAS 8699 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8698,8699,8700,8701] CONDITIONAL_S
IDLE 8700 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8698,8699,8700,8701] CONDITIONAL_S
DISCARD 8701 [(3,6)] 0 [] [] [] [] [] [8698,8699,8700,8701] CONDITIONAL_S
MERGE 8702 [(4,4),(5,4)] D [8691] [] [] [] [((4,4),(5,4))] [8704,8705,8702,8703] CONDITIONAL_S
Y_MEAS 8703 [(5,4)] HALF_D_PLUS_2 [8691] [] [] [] [] [8704,8705,8702,8703] CONDITIONAL_S
IDLE 8704 [(4,4)] HALF_D_PLUS_2 [8691] [] [] [] [] [8704,8705,8702,8703] CONDITIONAL_S
DISCARD 8705 [(5,4)] 0 [8691] [] [] [] [] [8704,8705,8702,8703] CONDITIONAL_S
INJECT_T 8706 [(0,6)] D [] [] [] [] [] [] none
MERGE 8707 [(1,6),(2,6),(0,6)] D [] [8712,8713,8710,8711] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8708 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8709 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8710 [(2,6),(3,6)] D [8707] [] [] [] [((2,6),(3,6))] [8712,8713,8710,8711] CONDITIONAL_S
Y_MEAS 8711 [(3,6)] HALF_D_PLUS_2 [8707] [] [] [] [] [8712,8713,8710,8711] CONDITIONAL_S
IDLE 8712 [(2,6)] HALF_D_PLUS_2 [8707] [] [] [] [] [8712,8713,8710,8711] CONDITIONAL_S
DISCARD 8713 [(3,6)] 0 [8707] [] [] [] [] [8712,8713,8710,8711] CONDITIONAL_S
INJECT_T 8714 [(4,0)] D [] [] [] [] [] [] none
MERGE 8715 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8720,8721,8722,8723] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8716 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8717 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8718 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8719 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8720 [(4,2),(5,2)] D [8715] [] [] [] [((4,2),(5,2))] [8720,8721,8722,8723] CONDITIONAL_S
Y_MEAS 8721 [(5,2)] HALF_D_PLUS_2 [8715] [] [] [] [] [8720,8721,8722,8723] CONDITIONAL_S
IDLE 8722 [(4,2)] HALF_D_PLUS_2 [8715] [] [] [] [] [8720,8721,8722,8723] CONDITIONAL_S
DISCARD 8723 [(5,2)] 0 [8715] [] [] [] [] [8720,8721,8722,8723] CONDITIONAL_S
INJECT_T 8724 [(0,4)] D [] [] [] [] [] [] none
MERGE 8725 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8732,8733,8734,8735] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8726 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8727 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8728 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8729 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8730 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8731 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8732 [(4,4),(5,4)] D [8725] [] [] [] [((4,4),(5,4))] [8732,8733,8734,8735] CONDITIONAL_S
Y_MEAS 8733 [(5,4)] HALF_D_PLUS_2 [8725] [] [] [] [] [8732,8733,8734,8735] CONDITIONAL_S
IDLE 8734 [(4,4)] HALF_D_PLUS_2 [8725] [] [] [] [] [8732,8733,8734,8735] CONDITIONAL_S
DISCARD 8735 [(5,4)] 0 [8725] [] [] [] [] [8732,8733,8734,8735] CONDITIONAL_S
MERGE 8736 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8736,8737,8738,8739] CONDITIONAL_S
Y_MEAS 8737 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8736,8737,8738,8739] CONDITIONAL_S
IDLE 8738 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8736,8737,8738,8739] CONDITIONAL_S
DISCARD 8739 [(3,6)] 0 [] [] [] [] [] [8736,8737,8738,8739] CONDITIONAL_S
INJECT_T 8740 [(0,6)] D [] [] [] [] [] [] none
MERGE 8741 [(1,6),(2,6),(0,6)] D [] [8748,8749,8750,8751] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8742 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8743 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8744 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8744,8745,8746,8747] CONDITIONAL_S
Y_MEAS 8745 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8744,8745,8746,8747] CONDITIONAL_S
IDLE 8746 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8744,8745,8746,8747] CONDITIONAL_S
DISCARD 8747 [(5,2)] 0 [] [] [] [] [] [8744,8745,8746,8747] CONDITIONAL_S
MERGE 8748 [(2,6),(3,6)] D [8741] [] [] [] [((2,6),(3,6))] [8748,8749,8750,8751] CONDITIONAL_S
Y_MEAS 8749 [(3,6)] HALF_D_PLUS_2 [8741] [] [] [] [] [8748,8749,8750,8751] CONDITIONAL_S
IDLE 8750 [(2,6)] HALF_D_PLUS_2 [8741] [] [] [] [] [8748,8749,8750,8751] CONDITIONAL_S
DISCARD 8751 [(3,6)] 0 [8741] [] [] [] [] [8748,8749,8750,8751] CONDITIONAL_S
INJECT_T 8752 [(4,0)] D [] [] [] [] [] [] none
MERGE 8753 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8760,8761,8758,8759] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8754 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8755 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8756 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8757 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8758 [(4,2),(5,2)] D [8753] [] [] [] [((4,2),(5,2))] [8760,8761,8758,8759] CONDITIONAL_S
Y_MEAS 8759 [(5,2)] HALF_D_PLUS_2 [8753] [] [] [] [] [8760,8761,8758,8759] CONDITIONAL_S
IDLE 8760 [(4,2)] HALF_D_PLUS_2 [8753] [] [] [] [] [8760,8761,8758,8759] CONDITIONAL_S
DISCARD 8761 [(5,2)] 0 [8753] [] [] [] [] [8760,8761,8758,8759] CONDITIONAL_S
MERGE 8762 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8762,8763,8764,8765] CONDITIONAL_S
Y_MEAS 8763 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8762,8763,8764,8765] CONDITIONAL_S
IDLE 8764 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8762,8763,8764,8765] CONDITIONAL_S
DISCARD 8765 [(5,4)] 0 [] [] [] [] [] [8762,8763,8764,8765] CONDITIONAL_S
INJECT_T 8766 [(0,4)] D [] [] [] [] [] [] none
MERGE 8767 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8776,8777,8774,8775] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8768 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8769 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8770 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8771 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8772 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8773 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8774 [(4,4),(5,4)] D [8767] [] [] [] [((4,4),(5,4))] [8776,8777,8774,8775] CONDITIONAL_S
Y_MEAS 8775 [(5,4)] HALF_D_PLUS_2 [8767] [] [] [] [] [8776,8777,8774,8775] CONDITIONAL_S
IDLE 8776 [(4,4)] HALF_D_PLUS_2 [8767] [] [] [] [] [8776,8777,8774,8775] CONDITIONAL_S
DISCARD 8777 [(5,4)] 0 [8767] [] [] [] [] [8776,8777,8774,8775] CONDITIONAL_S
INJECT_T 8778 [(0,6)] D [] [] [] [] [] [] none
MERGE 8779 [(1,6),(2,6),(0,6)] D [] [8784,8785,8782,8783] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8780 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8781 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8782 [(2,6),(3,6)] D [8779] [] [] [] [((2,6),(3,6))] [8784,8785,8782,8783] CONDITIONAL_S
Y_MEAS 8783 [(3,6)] HALF_D_PLUS_2 [8779] [] [] [] [] [8784,8785,8782,8783] CONDITIONAL_S
IDLE 8784 [(2,6)] HALF_D_PLUS_2 [8779] [] [] [] [] [8784,8785,8782,8783] CONDITIONAL_S
DISCARD 8785 [(3,6)] 0 [8779] [] [] [] [] [8784,8785,8782,8783] CONDITIONAL_S
INJECT_T 8786 [(4,0)] D [] [] [] [] [] [] none
MERGE 8787 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8792,8793,8794,8795] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8788 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8789 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8790 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8791 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8792 [(4,2),(5,2)] D [8787] [] [] [] [((4,2),(5,2))] [8792,8793,8794,8795] CONDITIONAL_S
Y_MEAS 8793 [(5,2)] HALF_D_PLUS_2 [8787] [] [] [] [] [8792,8793,8794,8795] CONDITIONAL_S
IDLE 8794 [(4,2)] HALF_D_PLUS_2 [8787] [] [] [] [] [8792,8793,8794,8795] CONDITIONAL_S
DISCARD 8795 [(5,2)] 0 [8787] [] [] [] [] [8792,8793,8794,8795] CONDITIONAL_S
MERGE 8796 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8796,8797,8798,8799] CONDITIONAL_S
Y_MEAS 8797 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8796,8797,8798,8799] CONDITIONAL_S
IDLE 8798 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8796,8797,8798,8799] CONDITIONAL_S
DISCARD 8799 [(5,4)] 0 [] [] [] [] [] [8796,8797,8798,8799] CONDITIONAL_S
INJECT_T 8800 [(0,4)] D [] [] [] [] [] [] none
MERGE 8801 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8812,8813,8814,8815] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8802 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8803 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8804 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8805 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8806 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8807 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8808 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8808,8809,8810,8811] CONDITIONAL_S
Y_MEAS 8809 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8808,8809,8810,8811] CONDITIONAL_S
IDLE 8810 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8808,8809,8810,8811] CONDITIONAL_S
DISCARD 8811 [(3,6)] 0 [] [] [] [] [] [8808,8809,8810,8811] CONDITIONAL_S
MERGE 8812 [(4,4),(5,4)] D [8801] [] [] [] [((4,4),(5,4))] [8812,8813,8814,8815] CONDITIONAL_S
Y_MEAS 8813 [(5,4)] HALF_D_PLUS_2 [8801] [] [] [] [] [8812,8813,8814,8815] CONDITIONAL_S
IDLE 8814 [(4,4)] HALF_D_PLUS_2 [8801] [] [] [] [] [8812,8813,8814,8815] CONDITIONAL_S
DISCARD 8815 [(5,4)] 0 [8801] [] [] [] [] [8812,8813,8814,8815] CONDITIONAL_S
INJECT_T 8816 [(0,6)] D [] [] [] [] [] [] none
MERGE 8817 [(1,6),(2,6),(0,6)] D [] [8824,8825,8826,8827] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8818 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8819 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8820 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8820,8821,8822,8823] CONDITIONAL_S
Y_MEAS 8821 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8820,8821,8822,8823] CONDITIONAL_S
IDLE 8822 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8820,8821,8822,8823] CONDITIONAL_S
DISCARD 8823 [(5,2)] 0 [] [] [] [] [] [8820,8821,8822,8823] CONDITIONAL_S
MERGE 8824 [(2,6),(3,6)] D [8817] [] [] [] [((2,6),(3,6))] [8824,8825,8826,8827] CONDITIONAL_S
Y_MEAS 8825 [(3,6)] HALF_D_PLUS_2 [8817] [] [] [] [] [8824,8825,8826,8827] CONDITIONAL_S
IDLE 8826 [(2,6)] HALF_D_PLUS_2 [8817] [] [] [] [] [8824,8825,8826,8827] CONDITIONAL_S
DISCARD 8827 [(3,6)] 0 [8817] [] [] [] [] [8824,8825,8826,8827] CONDITIONAL_S
INJECT_T 8828 [(4,0)] D [] [] [] [] [] [] none
MERGE 8829 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8834,8835,8836,8837] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8830 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8831 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8832 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8833 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8834 [(4,2),(5,2)] D [8829] [] [] [] [((4,2),(5,2))] [8834,8835,8836,8837] CONDITIONAL_S
Y_MEAS 8835 [(5,2)] HALF_D_PLUS_2 [8829] [] [] [] [] [8834,8835,8836,8837] CONDITIONAL_S
IDLE 8836 [(4,2)] HALF_D_PLUS_2 [8829] [] [] [] [] [8834,8835,8836,8837] CONDITIONAL_S
DISCARD 8837 [(5,2)] 0 [8829] [] [] [] [] [8834,8835,8836,8837] CONDITIONAL_S
MERGE 8838 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8840,8841,8838,8839] CONDITIONAL_S
Y_MEAS 8839 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8840,8841,8838,8839] CONDITIONAL_S
IDLE 8840 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8840,8841,8838,8839] CONDITIONAL_S
DISCARD 8841 [(5,4)] 0 [] [] [] [] [] [8840,8841,8838,8839] CONDITIONAL_S
INJECT_T 8842 [(0,4)] D [] [] [] [] [] [] none
MERGE 8843 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8858,8859,8860,8861] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8844 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8845 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8846 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8847 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8848 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8849 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 8850 [(0,6)] D [] [] [] [] [] [] none
MERGE 8851 [(1,6),(2,6),(0,6)] D [] [8856,8857,8854,8855] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8852 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8853 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8854 [(2,6),(3,6)] D [8851] [] [] [] [((2,6),(3,6))] [8856,8857,8854,8855] CONDITIONAL_S
Y_MEAS 8855 [(3,6)] HALF_D_PLUS_2 [8851] [] [] [] [] [8856,8857,8854,8855] CONDITIONAL_S
IDLE 8856 [(2,6)] HALF_D_PLUS_2 [8851] [] [] [] [] [8856,8857,8854,8855] CONDITIONAL_S
DISCARD 8857 [(3,6)] 0 [8851] [] [] [] [] [8856,8857,8854,8855] CONDITIONAL_S
MERGE 8858 [(4,4),(5,4)] D [8843] [] [] [] [((4,4),(5,4))] [8858,8859,8860,8861] CONDITIONAL_S
Y_MEAS 8859 [(5,4)] HALF_D_PLUS_2 [8843] [] [] [] [] [8858,8859,8860,8861] CONDITIONAL_S
IDLE 8860 [(4,4)] HALF_D_PLUS_2 [8843] [] [] [] [] [8858,8859,8860,8861] CONDITIONAL_S
DISCARD 8861 [(5,4)] 0 [8843] [] [] [] [] [8858,8859,8860,8861] CONDITIONAL_S
MERGE 8862 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8864,8865,8862,8863] CONDITIONAL_S
Y_MEAS 8863 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8864,8865,8862,8863] CONDITIONAL_S
IDLE 8864 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8864,8865,8862,8863] CONDITIONAL_S
DISCARD 8865 [(5,2)] 0 [] [] [] [] [] [8864,8865,8862,8863] CONDITIONAL_S
INJECT_T 8866 [(4,0)] D [] [] [] [] [] [] none
MERGE 8867 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8872,8873,8874,8875] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8868 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8869 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8870 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8871 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8872 [(4,2),(5,2)] D [8867] [] [] [] [((4,2),(5,2))] [8872,8873,8874,8875] CONDITIONAL_S
Y_MEAS 8873 [(5,2)] HALF_D_PLUS_2 [8867] [] [] [] [] [8872,8873,8874,8875] CONDITIONAL_S
IDLE 8874 [(4,2)] HALF_D_PLUS_2 [8867] [] [] [] [] [8872,8873,8874,8875] CONDITIONAL_S
DISCARD 8875 [(5,2)] 0 [8867] [] [] [] [] [8872,8873,8874,8875] CONDITIONAL_S
MERGE 8876 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8876,8877,8878,8879] CONDITIONAL_S
Y_MEAS 8877 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8876,8877,8878,8879] CONDITIONAL_S
IDLE 8878 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8876,8877,8878,8879] CONDITIONAL_S
DISCARD 8879 [(3,6)] 0 [] [] [] [] [] [8876,8877,8878,8879] CONDITIONAL_S
MERGE 8880 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8880,8881,8882,8883] CONDITIONAL_S
Y_MEAS 8881 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8880,8881,8882,8883] CONDITIONAL_S
IDLE 8882 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8880,8881,8882,8883] CONDITIONAL_S
DISCARD 8883 [(5,4)] 0 [] [] [] [] [] [8880,8881,8882,8883] CONDITIONAL_S
INJECT_T 8884 [(0,4)] D [] [] [] [] [] [] none
MERGE 8885 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8906,8907,8908,8909] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8886 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8887 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8888 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8889 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8890 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8891 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 8892 [(0,6)] D [] [] [] [] [] [] none
MERGE 8893 [(1,6),(2,6),(0,6)] D [] [8896,8897,8898,8899] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8894 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8895 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8896 [(2,6),(3,6)] D [8893] [] [] [] [((2,6),(3,6))] [8896,8897,8898,8899] CONDITIONAL_S
Y_MEAS 8897 [(3,6)] HALF_D_PLUS_2 [8893] [] [] [] [] [8896,8897,8898,8899] CONDITIONAL_S
IDLE 8898 [(2,6)] HALF_D_PLUS_2 [8893] [] [] [] [] [8896,8897,8898,8899] CONDITIONAL_S
DISCARD 8899 [(3,6)] 0 [8893] [] [] [] [] [8896,8897,8898,8899] CONDITIONAL_S
INJECT_T 8900 [(4,0)] D [] [] [] [] [] [] none
MERGE 8901 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8912,8913,8910,8911] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8902 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8903 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8904 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8905 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8906 [(4,4),(5,4)] D [8885] [] [] [] [((4,4),(5,4))] [8906,8907,8908,8909] CONDITIONAL_S
Y_MEAS 8907 [(5,4)] HALF_D_PLUS_2 [8885] [] [] [] [] [8906,8907,8908,8909] CONDITIONAL_S
IDLE 8908 [(4,4)] HALF_D_PLUS_2 [8885] [] [] [] [] [8906,8907,8908,8909] CONDITIONAL_S
DISCARD 8909 [(5,4)] 0 [8885] [] [] [] [] [8906,8907,8908,8909] CONDITIONAL_S
MERGE 8910 [(4,2),(5,2)] D [8901] [] [] [] [((4,2),(5,2))] [8912,8913,8910,8911] CONDITIONAL_S
Y_MEAS 8911 [(5,2)] HALF_D_PLUS_2 [8901] [] [] [] [] [8912,8913,8910,8911] CONDITIONAL_S
IDLE 8912 [(4,2)] HALF_D_PLUS_2 [8901] [] [] [] [] [8912,8913,8910,8911] CONDITIONAL_S
DISCARD 8913 [(5,2)] 0 [8901] [] [] [] [] [8912,8913,8910,8911] CONDITIONAL_S
INJECT_T 8914 [(0,4)] D [] [] [] [] [] [] none
MERGE 8915 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8936,8937,8938,8939] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8916 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8917 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8918 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8919 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8920 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8921 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 8922 [(0,6)] D [] [] [] [] [] [] none
MERGE 8923 [(1,6),(2,6),(0,6)] D [] [8928,8929,8926,8927] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8924 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8925 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8926 [(2,6),(3,6)] D [8923] [] [] [] [((2,6),(3,6))] [8928,8929,8926,8927] CONDITIONAL_S
Y_MEAS 8927 [(3,6)] HALF_D_PLUS_2 [8923] [] [] [] [] [8928,8929,8926,8927] CONDITIONAL_S
IDLE 8928 [(2,6)] HALF_D_PLUS_2 [8923] [] [] [] [] [8928,8929,8926,8927] CONDITIONAL_S
DISCARD 8929 [(3,6)] 0 [8923] [] [] [] [] [8928,8929,8926,8927] CONDITIONAL_S
INJECT_T 8930 [(4,0)] D [] [] [] [] [] [] none
MERGE 8931 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8940,8941,8942,8943] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8932 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8933 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8934 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8935 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8936 [(4,4),(5,4)] D [8915] [] [] [] [((4,4),(5,4))] [8936,8937,8938,8939] CONDITIONAL_S
Y_MEAS 8937 [(5,4)] HALF_D_PLUS_2 [8915] [] [] [] [] [8936,8937,8938,8939] CONDITIONAL_S
IDLE 8938 [(4,4)] HALF_D_PLUS_2 [8915] [] [] [] [] [8936,8937,8938,8939] CONDITIONAL_S
DISCARD 8939 [(5,4)] 0 [8915] [] [] [] [] [8936,8937,8938,8939] CONDITIONAL_S
MERGE 8940 [(4,2),(5,2)] D [8931] [] [] [] [((4,2),(5,2))] [8940,8941,8942,8943] CONDITIONAL_S
Y_MEAS 8941 [(5,2)] HALF_D_PLUS_2 [8931] [] [] [] [] [8940,8941,8942,8943] CONDITIONAL_S
IDLE 8942 [(4,2)] HALF_D_PLUS_2 [8931] [] [] [] [] [8940,8941,8942,8943] CONDITIONAL_S
DISCARD 8943 [(5,2)] 0 [8931] [] [] [] [] [8940,8941,8942,8943] CONDITIONAL_S
INJECT_T 8944 [(0,6)] D [] [] [] [] [] [] none
MERGE 8945 [(1,6),(2,6),(0,6)] D [] [8948,8949,8950,8951] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8946 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8947 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8948 [(2,6),(3,6)] D [8945] [] [] [] [((2,6),(3,6))] [8948,8949,8950,8951] CONDITIONAL_S
Y_MEAS 8949 [(3,6)] HALF_D_PLUS_2 [8945] [] [] [] [] [8948,8949,8950,8951] CONDITIONAL_S
IDLE 8950 [(2,6)] HALF_D_PLUS_2 [8945] [] [] [] [] [8948,8949,8950,8951] CONDITIONAL_S
DISCARD 8951 [(3,6)] 0 [8945] [] [] [] [] [8948,8949,8950,8951] CONDITIONAL_S
MERGE 8952 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8952,8953,8954,8955] CONDITIONAL_S
Y_MEAS 8953 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8952,8953,8954,8955] CONDITIONAL_S
IDLE 8954 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8952,8953,8954,8955] CONDITIONAL_S
DISCARD 8955 [(5,4)] 0 [] [] [] [] [] [8952,8953,8954,8955] CONDITIONAL_S
INJECT_T 8956 [(0,4)] D [] [] [] [] [] [] none
MERGE 8957 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [8976,8977,8974,8975] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8958 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8959 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8960 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8961 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8962 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8963 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8964 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [8964,8965,8966,8967] CONDITIONAL_S
Y_MEAS 8965 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [8964,8965,8966,8967] CONDITIONAL_S
IDLE 8966 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [8964,8965,8966,8967] CONDITIONAL_S
DISCARD 8967 [(5,2)] 0 [] [] [] [] [] [8964,8965,8966,8967] CONDITIONAL_S
INJECT_T 8968 [(4,0)] D [] [] [] [] [] [] none
MERGE 8969 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [8978,8979,8980,8981] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 8970 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 8971 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 8972 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8973 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 8974 [(4,4),(5,4)] D [8957] [] [] [] [((4,4),(5,4))] [8976,8977,8974,8975] CONDITIONAL_S
Y_MEAS 8975 [(5,4)] HALF_D_PLUS_2 [8957] [] [] [] [] [8976,8977,8974,8975] CONDITIONAL_S
IDLE 8976 [(4,4)] HALF_D_PLUS_2 [8957] [] [] [] [] [8976,8977,8974,8975] CONDITIONAL_S
DISCARD 8977 [(5,4)] 0 [8957] [] [] [] [] [8976,8977,8974,8975] CONDITIONAL_S
MERGE 8978 [(4,2),(5,2)] D [8969] [] [] [] [((4,2),(5,2))] [8978,8979,8980,8981] CONDITIONAL_S
Y_MEAS 8979 [(5,2)] HALF_D_PLUS_2 [8969] [] [] [] [] [8978,8979,8980,8981] CONDITIONAL_S
IDLE 8980 [(4,2)] HALF_D_PLUS_2 [8969] [] [] [] [] [8978,8979,8980,8981] CONDITIONAL_S
DISCARD 8981 [(5,2)] 0 [8969] [] [] [] [] [8978,8979,8980,8981] CONDITIONAL_S
MERGE 8982 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [8984,8985,8982,8983] CONDITIONAL_S
Y_MEAS 8983 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [8984,8985,8982,8983] CONDITIONAL_S
IDLE 8984 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [8984,8985,8982,8983] CONDITIONAL_S
DISCARD 8985 [(3,6)] 0 [] [] [] [] [] [8984,8985,8982,8983] CONDITIONAL_S
INJECT_T 8986 [(0,4)] D [] [] [] [] [] [] none
MERGE 8987 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9008,9009,9010,9011] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 8988 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8989 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8990 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8991 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8992 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8993 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 8994 [(0,6)] D [] [] [] [] [] [] none
MERGE 8995 [(1,6),(2,6),(0,6)] D [] [9000,9001,8998,8999] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 8996 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8997 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8998 [(2,6),(3,6)] D [8995] [] [] [] [((2,6),(3,6))] [9000,9001,8998,8999] CONDITIONAL_S
Y_MEAS 8999 [(3,6)] HALF_D_PLUS_2 [8995] [] [] [] [] [9000,9001,8998,8999] CONDITIONAL_S
IDLE 9000 [(2,6)] HALF_D_PLUS_2 [8995] [] [] [] [] [9000,9001,8998,8999] CONDITIONAL_S
DISCARD 9001 [(3,6)] 0 [8995] [] [] [] [] [9000,9001,8998,8999] CONDITIONAL_S
INJECT_T 9002 [(4,0)] D [] [] [] [] [] [] none
MERGE 9003 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9012,9013,9014,9015] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9004 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9005 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9006 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9007 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9008 [(4,4),(5,4)] D [8987] [] [] [] [((4,4),(5,4))] [9008,9009,9010,9011] CONDITIONAL_S
Y_MEAS 9009 [(5,4)] HALF_D_PLUS_2 [8987] [] [] [] [] [9008,9009,9010,9011] CONDITIONAL_S
IDLE 9010 [(4,4)] HALF_D_PLUS_2 [8987] [] [] [] [] [9008,9009,9010,9011] CONDITIONAL_S
DISCARD 9011 [(5,4)] 0 [8987] [] [] [] [] [9008,9009,9010,9011] CONDITIONAL_S
MERGE 9012 [(4,2),(5,2)] D [9003] [] [] [] [((4,2),(5,2))] [9012,9013,9014,9015] CONDITIONAL_S
Y_MEAS 9013 [(5,2)] HALF_D_PLUS_2 [9003] [] [] [] [] [9012,9013,9014,9015] CONDITIONAL_S
IDLE 9014 [(4,2)] HALF_D_PLUS_2 [9003] [] [] [] [] [9012,9013,9014,9015] CONDITIONAL_S
DISCARD 9015 [(5,2)] 0 [9003] [] [] [] [] [9012,9013,9014,9015] CONDITIONAL_S
INJECT_T 9016 [(0,6)] D [] [] [] [] [] [] none
MERGE 9017 [(1,6),(2,6),(0,6)] D [] [9020,9021,9022,9023] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9018 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9019 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9020 [(2,6),(3,6)] D [9017] [] [] [] [((2,6),(3,6))] [9020,9021,9022,9023] CONDITIONAL_S
Y_MEAS 9021 [(3,6)] HALF_D_PLUS_2 [9017] [] [] [] [] [9020,9021,9022,9023] CONDITIONAL_S
IDLE 9022 [(2,6)] HALF_D_PLUS_2 [9017] [] [] [] [] [9020,9021,9022,9023] CONDITIONAL_S
DISCARD 9023 [(3,6)] 0 [9017] [] [] [] [] [9020,9021,9022,9023] CONDITIONAL_S
INJECT_T 9024 [(4,0)] D [] [] [] [] [] [] none
MERGE 9025 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9042,9043,9044,9045] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9026 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9027 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9028 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9029 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9030 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9032,9033,9030,9031] CONDITIONAL_S
Y_MEAS 9031 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9032,9033,9030,9031] CONDITIONAL_S
IDLE 9032 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9032,9033,9030,9031] CONDITIONAL_S
DISCARD 9033 [(5,4)] 0 [] [] [] [] [] [9032,9033,9030,9031] CONDITIONAL_S
INJECT_T 9034 [(0,4)] D [] [] [] [] [] [] none
MERGE 9035 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9048,9049,9046,9047] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9036 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9037 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9038 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9039 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9040 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9041 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9042 [(4,2),(5,2)] D [9025] [] [] [] [((4,2),(5,2))] [9042,9043,9044,9045] CONDITIONAL_S
Y_MEAS 9043 [(5,2)] HALF_D_PLUS_2 [9025] [] [] [] [] [9042,9043,9044,9045] CONDITIONAL_S
IDLE 9044 [(4,2)] HALF_D_PLUS_2 [9025] [] [] [] [] [9042,9043,9044,9045] CONDITIONAL_S
DISCARD 9045 [(5,2)] 0 [9025] [] [] [] [] [9042,9043,9044,9045] CONDITIONAL_S
MERGE 9046 [(4,4),(5,4)] D [9035] [] [] [] [((4,4),(5,4))] [9048,9049,9046,9047] CONDITIONAL_S
Y_MEAS 9047 [(5,4)] HALF_D_PLUS_2 [9035] [] [] [] [] [9048,9049,9046,9047] CONDITIONAL_S
IDLE 9048 [(4,4)] HALF_D_PLUS_2 [9035] [] [] [] [] [9048,9049,9046,9047] CONDITIONAL_S
DISCARD 9049 [(5,4)] 0 [9035] [] [] [] [] [9048,9049,9046,9047] CONDITIONAL_S
INJECT_T 9050 [(0,6)] D [] [] [] [] [] [] none
MERGE 9051 [(1,6),(2,6),(0,6)] D [] [9056,9057,9054,9055] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9052 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9053 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9054 [(2,6),(3,6)] D [9051] [] [] [] [((2,6),(3,6))] [9056,9057,9054,9055] CONDITIONAL_S
Y_MEAS 9055 [(3,6)] HALF_D_PLUS_2 [9051] [] [] [] [] [9056,9057,9054,9055] CONDITIONAL_S
IDLE 9056 [(2,6)] HALF_D_PLUS_2 [9051] [] [] [] [] [9056,9057,9054,9055] CONDITIONAL_S
DISCARD 9057 [(3,6)] 0 [9051] [] [] [] [] [9056,9057,9054,9055] CONDITIONAL_S
MERGE 9058 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9058,9059,9060,9061] CONDITIONAL_S
Y_MEAS 9059 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9058,9059,9060,9061] CONDITIONAL_S
IDLE 9060 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9058,9059,9060,9061] CONDITIONAL_S
DISCARD 9061 [(5,2)] 0 [] [] [] [] [] [9058,9059,9060,9061] CONDITIONAL_S
INJECT_T 9062 [(4,0)] D [] [] [] [] [] [] none
MERGE 9063 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9080,9081,9082,9083] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9064 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9065 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9066 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9067 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9068 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9068,9069,9070,9071] CONDITIONAL_S
Y_MEAS 9069 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9068,9069,9070,9071] CONDITIONAL_S
IDLE 9070 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9068,9069,9070,9071] CONDITIONAL_S
DISCARD 9071 [(5,4)] 0 [] [] [] [] [] [9068,9069,9070,9071] CONDITIONAL_S
INJECT_T 9072 [(0,4)] D [] [] [] [] [] [] none
MERGE 9073 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9084,9085,9086,9087] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9074 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9075 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9076 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9077 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9078 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9079 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9080 [(4,2),(5,2)] D [9063] [] [] [] [((4,2),(5,2))] [9080,9081,9082,9083] CONDITIONAL_S
Y_MEAS 9081 [(5,2)] HALF_D_PLUS_2 [9063] [] [] [] [] [9080,9081,9082,9083] CONDITIONAL_S
IDLE 9082 [(4,2)] HALF_D_PLUS_2 [9063] [] [] [] [] [9080,9081,9082,9083] CONDITIONAL_S
DISCARD 9083 [(5,2)] 0 [9063] [] [] [] [] [9080,9081,9082,9083] CONDITIONAL_S
MERGE 9084 [(4,4),(5,4)] D [9073] [] [] [] [((4,4),(5,4))] [9084,9085,9086,9087] CONDITIONAL_S
Y_MEAS 9085 [(5,4)] HALF_D_PLUS_2 [9073] [] [] [] [] [9084,9085,9086,9087] CONDITIONAL_S
IDLE 9086 [(4,4)] HALF_D_PLUS_2 [9073] [] [] [] [] [9084,9085,9086,9087] CONDITIONAL_S
DISCARD 9087 [(5,4)] 0 [9073] [] [] [] [] [9084,9085,9086,9087] CONDITIONAL_S
MERGE 9088 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9088,9089,9090,9091] CONDITIONAL_S
Y_MEAS 9089 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9088,9089,9090,9091] CONDITIONAL_S
IDLE 9090 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9088,9089,9090,9091] CONDITIONAL_S
DISCARD 9091 [(3,6)] 0 [] [] [] [] [] [9088,9089,9090,9091] CONDITIONAL_S
INJECT_T 9092 [(0,6)] D [] [] [] [] [] [] none
MERGE 9093 [(1,6),(2,6),(0,6)] D [] [9096,9097,9098,9099] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9094 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9095 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9096 [(2,6),(3,6)] D [9093] [] [] [] [((2,6),(3,6))] [9096,9097,9098,9099] CONDITIONAL_S
Y_MEAS 9097 [(3,6)] HALF_D_PLUS_2 [9093] [] [] [] [] [9096,9097,9098,9099] CONDITIONAL_S
IDLE 9098 [(2,6)] HALF_D_PLUS_2 [9093] [] [] [] [] [9096,9097,9098,9099] CONDITIONAL_S
DISCARD 9099 [(3,6)] 0 [9093] [] [] [] [] [9096,9097,9098,9099] CONDITIONAL_S
INJECT_T 9100 [(0,4)] D [] [] [] [] [] [] none
MERGE 9101 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9120,9121,9118,9119] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9102 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9103 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9104 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9105 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9106 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9107 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9108 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9108,9109,9110,9111] CONDITIONAL_S
Y_MEAS 9109 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9108,9109,9110,9111] CONDITIONAL_S
IDLE 9110 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9108,9109,9110,9111] CONDITIONAL_S
DISCARD 9111 [(5,2)] 0 [] [] [] [] [] [9108,9109,9110,9111] CONDITIONAL_S
INJECT_T 9112 [(4,0)] D [] [] [] [] [] [] none
MERGE 9113 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9122,9123,9124,9125] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9114 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9115 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9116 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9117 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9118 [(4,4),(5,4)] D [9101] [] [] [] [((4,4),(5,4))] [9120,9121,9118,9119] CONDITIONAL_S
Y_MEAS 9119 [(5,4)] HALF_D_PLUS_2 [9101] [] [] [] [] [9120,9121,9118,9119] CONDITIONAL_S
IDLE 9120 [(4,4)] HALF_D_PLUS_2 [9101] [] [] [] [] [9120,9121,9118,9119] CONDITIONAL_S
DISCARD 9121 [(5,4)] 0 [9101] [] [] [] [] [9120,9121,9118,9119] CONDITIONAL_S
MERGE 9122 [(4,2),(5,2)] D [9113] [] [] [] [((4,2),(5,2))] [9122,9123,9124,9125] CONDITIONAL_S
Y_MEAS 9123 [(5,2)] HALF_D_PLUS_2 [9113] [] [] [] [] [9122,9123,9124,9125] CONDITIONAL_S
IDLE 9124 [(4,2)] HALF_D_PLUS_2 [9113] [] [] [] [] [9122,9123,9124,9125] CONDITIONAL_S
DISCARD 9125 [(5,2)] 0 [9113] [] [] [] [] [9122,9123,9124,9125] CONDITIONAL_S
INJECT_T 9126 [(0,6)] D [] [] [] [] [] [] none
MERGE 9127 [(1,6),(2,6),(0,6)] D [] [9130,9131,9132,9133] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9128 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9129 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9130 [(2,6),(3,6)] D [9127] [] [] [] [((2,6),(3,6))] [9130,9131,9132,9133] CONDITIONAL_S
Y_MEAS 9131 [(3,6)] HALF_D_PLUS_2 [9127] [] [] [] [] [9130,9131,9132,9133] CONDITIONAL_S
IDLE 9132 [(2,6)] HALF_D_PLUS_2 [9127] [] [] [] [] [9130,9131,9132,9133] CONDITIONAL_S
DISCARD 9133 [(3,6)] 0 [9127] [] [] [] [] [9130,9131,9132,9133] CONDITIONAL_S
INJECT_T 9134 [(0,4)] D [] [] [] [] [] [] none
MERGE 9135 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9148,9149,9150,9151] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9136 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9137 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9138 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9139 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9140 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9141 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 9142 [(4,0)] D [] [] [] [] [] [] none
MERGE 9143 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9152,9153,9154,9155] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9144 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9145 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9146 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9147 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9148 [(4,4),(5,4)] D [9135] [] [] [] [((4,4),(5,4))] [9148,9149,9150,9151] CONDITIONAL_S
Y_MEAS 9149 [(5,4)] HALF_D_PLUS_2 [9135] [] [] [] [] [9148,9149,9150,9151] CONDITIONAL_S
IDLE 9150 [(4,4)] HALF_D_PLUS_2 [9135] [] [] [] [] [9148,9149,9150,9151] CONDITIONAL_S
DISCARD 9151 [(5,4)] 0 [9135] [] [] [] [] [9148,9149,9150,9151] CONDITIONAL_S
MERGE 9152 [(4,2),(5,2)] D [9143] [] [] [] [((4,2),(5,2))] [9152,9153,9154,9155] CONDITIONAL_S
Y_MEAS 9153 [(5,2)] HALF_D_PLUS_2 [9143] [] [] [] [] [9152,9153,9154,9155] CONDITIONAL_S
IDLE 9154 [(4,2)] HALF_D_PLUS_2 [9143] [] [] [] [] [9152,9153,9154,9155] CONDITIONAL_S
DISCARD 9155 [(5,2)] 0 [9143] [] [] [] [] [9152,9153,9154,9155] CONDITIONAL_S
MERGE 9156 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9156,9157,9158,9159] CONDITIONAL_S
Y_MEAS 9157 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9156,9157,9158,9159] CONDITIONAL_S
IDLE 9158 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9156,9157,9158,9159] CONDITIONAL_S
DISCARD 9159 [(3,6)] 0 [] [] [] [] [] [9156,9157,9158,9159] CONDITIONAL_S
INJECT_T 9160 [(0,6)] D [] [] [] [] [] [] none
MERGE 9161 [(1,6),(2,6),(0,6)] D [] [9164,9165,9166,9167] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9162 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9163 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9164 [(2,6),(3,6)] D [9161] [] [] [] [((2,6),(3,6))] [9164,9165,9166,9167] CONDITIONAL_S
Y_MEAS 9165 [(3,6)] HALF_D_PLUS_2 [9161] [] [] [] [] [9164,9165,9166,9167] CONDITIONAL_S
IDLE 9166 [(2,6)] HALF_D_PLUS_2 [9161] [] [] [] [] [9164,9165,9166,9167] CONDITIONAL_S
DISCARD 9167 [(3,6)] 0 [9161] [] [] [] [] [9164,9165,9166,9167] CONDITIONAL_S
MERGE 9168 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9168,9169,9170,9171] CONDITIONAL_S
Y_MEAS 9169 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9168,9169,9170,9171] CONDITIONAL_S
IDLE 9170 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9168,9169,9170,9171] CONDITIONAL_S
DISCARD 9171 [(5,4)] 0 [] [] [] [] [] [9168,9169,9170,9171] CONDITIONAL_S
INJECT_T 9172 [(0,4)] D [] [] [] [] [] [] none
MERGE 9173 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9192,9193,9190,9191] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9174 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9175 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9176 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9177 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9178 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9179 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9180 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9180,9181,9182,9183] CONDITIONAL_S
Y_MEAS 9181 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9180,9181,9182,9183] CONDITIONAL_S
IDLE 9182 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9180,9181,9182,9183] CONDITIONAL_S
DISCARD 9183 [(5,2)] 0 [] [] [] [] [] [9180,9181,9182,9183] CONDITIONAL_S
INJECT_T 9184 [(4,0)] D [] [] [] [] [] [] none
MERGE 9185 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9194,9195,9196,9197] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9186 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9187 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9188 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9189 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9190 [(4,4),(5,4)] D [9173] [] [] [] [((4,4),(5,4))] [9192,9193,9190,9191] CONDITIONAL_S
Y_MEAS 9191 [(5,4)] HALF_D_PLUS_2 [9173] [] [] [] [] [9192,9193,9190,9191] CONDITIONAL_S
IDLE 9192 [(4,4)] HALF_D_PLUS_2 [9173] [] [] [] [] [9192,9193,9190,9191] CONDITIONAL_S
DISCARD 9193 [(5,4)] 0 [9173] [] [] [] [] [9192,9193,9190,9191] CONDITIONAL_S
MERGE 9194 [(4,2),(5,2)] D [9185] [] [] [] [((4,2),(5,2))] [9194,9195,9196,9197] CONDITIONAL_S
Y_MEAS 9195 [(5,2)] HALF_D_PLUS_2 [9185] [] [] [] [] [9194,9195,9196,9197] CONDITIONAL_S
IDLE 9196 [(4,2)] HALF_D_PLUS_2 [9185] [] [] [] [] [9194,9195,9196,9197] CONDITIONAL_S
DISCARD 9197 [(5,2)] 0 [9185] [] [] [] [] [9194,9195,9196,9197] CONDITIONAL_S
INJECT_T 9198 [(0,6)] D [] [] [] [] [] [] none
MERGE 9199 [(1,6),(2,6),(0,6)] D [] [9202,9203,9204,9205] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9200 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9201 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9202 [(2,6),(3,6)] D [9199] [] [] [] [((2,6),(3,6))] [9202,9203,9204,9205] CONDITIONAL_S
Y_MEAS 9203 [(3,6)] HALF_D_PLUS_2 [9199] [] [] [] [] [9202,9203,9204,9205] CONDITIONAL_S
IDLE 9204 [(2,6)] HALF_D_PLUS_2 [9199] [] [] [] [] [9202,9203,9204,9205] CONDITIONAL_S
DISCARD 9205 [(3,6)] 0 [9199] [] [] [] [] [9202,9203,9204,9205] CONDITIONAL_S
INJECT_T 9206 [(4,0)] D [] [] [] [] [] [] none
MERGE 9207 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9224,9225,9226,9227] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9208 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9209 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9210 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9211 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9212 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9212,9213,9214,9215] CONDITIONAL_S
Y_MEAS 9213 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9212,9213,9214,9215] CONDITIONAL_S
IDLE 9214 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9212,9213,9214,9215] CONDITIONAL_S
DISCARD 9215 [(5,4)] 0 [] [] [] [] [] [9212,9213,9214,9215] CONDITIONAL_S
INJECT_T 9216 [(0,4)] D [] [] [] [] [] [] none
MERGE 9217 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9228,9229,9230,9231] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9218 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9219 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9220 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9221 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9222 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9223 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9224 [(4,2),(5,2)] D [9207] [] [] [] [((4,2),(5,2))] [9224,9225,9226,9227] CONDITIONAL_S
Y_MEAS 9225 [(5,2)] HALF_D_PLUS_2 [9207] [] [] [] [] [9224,9225,9226,9227] CONDITIONAL_S
IDLE 9226 [(4,2)] HALF_D_PLUS_2 [9207] [] [] [] [] [9224,9225,9226,9227] CONDITIONAL_S
DISCARD 9227 [(5,2)] 0 [9207] [] [] [] [] [9224,9225,9226,9227] CONDITIONAL_S
MERGE 9228 [(4,4),(5,4)] D [9217] [] [] [] [((4,4),(5,4))] [9228,9229,9230,9231] CONDITIONAL_S
Y_MEAS 9229 [(5,4)] HALF_D_PLUS_2 [9217] [] [] [] [] [9228,9229,9230,9231] CONDITIONAL_S
IDLE 9230 [(4,4)] HALF_D_PLUS_2 [9217] [] [] [] [] [9228,9229,9230,9231] CONDITIONAL_S
DISCARD 9231 [(5,4)] 0 [9217] [] [] [] [] [9228,9229,9230,9231] CONDITIONAL_S
INJECT_T 9232 [(0,6)] D [] [] [] [] [] [] none
MERGE 9233 [(1,6),(2,6),(0,6)] D [] [9236,9237,9238,9239] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9234 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9235 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9236 [(2,6),(3,6)] D [9233] [] [] [] [((2,6),(3,6))] [9236,9237,9238,9239] CONDITIONAL_S
Y_MEAS 9237 [(3,6)] HALF_D_PLUS_2 [9233] [] [] [] [] [9236,9237,9238,9239] CONDITIONAL_S
IDLE 9238 [(2,6)] HALF_D_PLUS_2 [9233] [] [] [] [] [9236,9237,9238,9239] CONDITIONAL_S
DISCARD 9239 [(3,6)] 0 [9233] [] [] [] [] [9236,9237,9238,9239] CONDITIONAL_S
INJECT_T 9240 [(0,4)] D [] [] [] [] [] [] none
MERGE 9241 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9258,9259,9260,9261] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9242 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9243 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9244 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9245 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9246 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9247 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9248 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9248,9249,9250,9251] CONDITIONAL_S
Y_MEAS 9249 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9248,9249,9250,9251] CONDITIONAL_S
IDLE 9250 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9248,9249,9250,9251] CONDITIONAL_S
DISCARD 9251 [(5,2)] 0 [] [] [] [] [] [9248,9249,9250,9251] CONDITIONAL_S
INJECT_T 9252 [(4,0)] D [] [] [] [] [] [] none
MERGE 9253 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9264,9265,9262,9263] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9254 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9255 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9256 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9257 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9258 [(4,4),(5,4)] D [9241] [] [] [] [((4,4),(5,4))] [9258,9259,9260,9261] CONDITIONAL_S
Y_MEAS 9259 [(5,4)] HALF_D_PLUS_2 [9241] [] [] [] [] [9258,9259,9260,9261] CONDITIONAL_S
IDLE 9260 [(4,4)] HALF_D_PLUS_2 [9241] [] [] [] [] [9258,9259,9260,9261] CONDITIONAL_S
DISCARD 9261 [(5,4)] 0 [9241] [] [] [] [] [9258,9259,9260,9261] CONDITIONAL_S
MERGE 9262 [(4,2),(5,2)] D [9253] [] [] [] [((4,2),(5,2))] [9264,9265,9262,9263] CONDITIONAL_S
Y_MEAS 9263 [(5,2)] HALF_D_PLUS_2 [9253] [] [] [] [] [9264,9265,9262,9263] CONDITIONAL_S
IDLE 9264 [(4,2)] HALF_D_PLUS_2 [9253] [] [] [] [] [9264,9265,9262,9263] CONDITIONAL_S
DISCARD 9265 [(5,2)] 0 [9253] [] [] [] [] [9264,9265,9262,9263] CONDITIONAL_S
MERGE 9266 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9266,9267,9268,9269] CONDITIONAL_S
Y_MEAS 9267 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9266,9267,9268,9269] CONDITIONAL_S
IDLE 9268 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9266,9267,9268,9269] CONDITIONAL_S
DISCARD 9269 [(3,6)] 0 [] [] [] [] [] [9266,9267,9268,9269] CONDITIONAL_S
INJECT_T 9270 [(0,6)] D [] [] [] [] [] [] none
MERGE 9271 [(1,6),(2,6),(0,6)] D [] [9274,9275,9276,9277] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9272 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9273 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9274 [(2,6),(3,6)] D [9271] [] [] [] [((2,6),(3,6))] [9274,9275,9276,9277] CONDITIONAL_S
Y_MEAS 9275 [(3,6)] HALF_D_PLUS_2 [9271] [] [] [] [] [9274,9275,9276,9277] CONDITIONAL_S
IDLE 9276 [(2,6)] HALF_D_PLUS_2 [9271] [] [] [] [] [9274,9275,9276,9277] CONDITIONAL_S
DISCARD 9277 [(3,6)] 0 [9271] [] [] [] [] [9274,9275,9276,9277] CONDITIONAL_S
INJECT_T 9278 [(0,4)] D [] [] [] [] [] [] none
MERGE 9279 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9292,9293,9294,9295] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9280 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9281 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9282 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9283 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9284 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9285 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 9286 [(4,0)] D [] [] [] [] [] [] none
MERGE 9287 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9296,9297,9298,9299] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9288 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9289 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9290 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9291 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9292 [(4,4),(5,4)] D [9279] [] [] [] [((4,4),(5,4))] [9292,9293,9294,9295] CONDITIONAL_S
Y_MEAS 9293 [(5,4)] HALF_D_PLUS_2 [9279] [] [] [] [] [9292,9293,9294,9295] CONDITIONAL_S
IDLE 9294 [(4,4)] HALF_D_PLUS_2 [9279] [] [] [] [] [9292,9293,9294,9295] CONDITIONAL_S
DISCARD 9295 [(5,4)] 0 [9279] [] [] [] [] [9292,9293,9294,9295] CONDITIONAL_S
MERGE 9296 [(4,2),(5,2)] D [9287] [] [] [] [((4,2),(5,2))] [9296,9297,9298,9299] CONDITIONAL_S
Y_MEAS 9297 [(5,2)] HALF_D_PLUS_2 [9287] [] [] [] [] [9296,9297,9298,9299] CONDITIONAL_S
IDLE 9298 [(4,2)] HALF_D_PLUS_2 [9287] [] [] [] [] [9296,9297,9298,9299] CONDITIONAL_S
DISCARD 9299 [(5,2)] 0 [9287] [] [] [] [] [9296,9297,9298,9299] CONDITIONAL_S
INJECT_T 9300 [(0,6)] D [] [] [] [] [] [] none
MERGE 9301 [(1,6),(2,6),(0,6)] D [] [9304,9305,9306,9307] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9302 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9303 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9304 [(2,6),(3,6)] D [9301] [] [] [] [((2,6),(3,6))] [9304,9305,9306,9307] CONDITIONAL_S
Y_MEAS 9305 [(3,6)] HALF_D_PLUS_2 [9301] [] [] [] [] [9304,9305,9306,9307] CONDITIONAL_S
IDLE 9306 [(2,6)] HALF_D_PLUS_2 [9301] [] [] [] [] [9304,9305,9306,9307] CONDITIONAL_S
DISCARD 9307 [(3,6)] 0 [9301] [] [] [] [] [9304,9305,9306,9307] CONDITIONAL_S
INJECT_T 9308 [(4,0)] D [] [] [] [] [] [] none
MERGE 9309 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9328,9329,9326,9327] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9310 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9311 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9312 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9313 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9314 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9314,9315,9316,9317] CONDITIONAL_S
Y_MEAS 9315 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9314,9315,9316,9317] CONDITIONAL_S
IDLE 9316 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9314,9315,9316,9317] CONDITIONAL_S
DISCARD 9317 [(5,4)] 0 [] [] [] [] [] [9314,9315,9316,9317] CONDITIONAL_S
INJECT_T 9318 [(0,4)] D [] [] [] [] [] [] none
MERGE 9319 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9330,9331,9332,9333] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9320 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9321 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9322 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9323 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9324 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9325 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9326 [(4,2),(5,2)] D [9309] [] [] [] [((4,2),(5,2))] [9328,9329,9326,9327] CONDITIONAL_S
Y_MEAS 9327 [(5,2)] HALF_D_PLUS_2 [9309] [] [] [] [] [9328,9329,9326,9327] CONDITIONAL_S
IDLE 9328 [(4,2)] HALF_D_PLUS_2 [9309] [] [] [] [] [9328,9329,9326,9327] CONDITIONAL_S
DISCARD 9329 [(5,2)] 0 [9309] [] [] [] [] [9328,9329,9326,9327] CONDITIONAL_S
MERGE 9330 [(4,4),(5,4)] D [9319] [] [] [] [((4,4),(5,4))] [9330,9331,9332,9333] CONDITIONAL_S
Y_MEAS 9331 [(5,4)] HALF_D_PLUS_2 [9319] [] [] [] [] [9330,9331,9332,9333] CONDITIONAL_S
IDLE 9332 [(4,4)] HALF_D_PLUS_2 [9319] [] [] [] [] [9330,9331,9332,9333] CONDITIONAL_S
DISCARD 9333 [(5,4)] 0 [9319] [] [] [] [] [9330,9331,9332,9333] CONDITIONAL_S
MERGE 9334 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9336,9337,9334,9335] CONDITIONAL_S
Y_MEAS 9335 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9336,9337,9334,9335] CONDITIONAL_S
IDLE 9336 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9336,9337,9334,9335] CONDITIONAL_S
DISCARD 9337 [(3,6)] 0 [] [] [] [] [] [9336,9337,9334,9335] CONDITIONAL_S
INJECT_T 9338 [(0,6)] D [] [] [] [] [] [] none
MERGE 9339 [(1,6),(2,6),(0,6)] D [] [9344,9345,9342,9343] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9340 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9341 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9342 [(2,6),(3,6)] D [9339] [] [] [] [((2,6),(3,6))] [9344,9345,9342,9343] CONDITIONAL_S
Y_MEAS 9343 [(3,6)] HALF_D_PLUS_2 [9339] [] [] [] [] [9344,9345,9342,9343] CONDITIONAL_S
IDLE 9344 [(2,6)] HALF_D_PLUS_2 [9339] [] [] [] [] [9344,9345,9342,9343] CONDITIONAL_S
DISCARD 9345 [(3,6)] 0 [9339] [] [] [] [] [9344,9345,9342,9343] CONDITIONAL_S
MERGE 9346 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9346,9347,9348,9349] CONDITIONAL_S
Y_MEAS 9347 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9346,9347,9348,9349] CONDITIONAL_S
IDLE 9348 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9346,9347,9348,9349] CONDITIONAL_S
DISCARD 9349 [(5,2)] 0 [] [] [] [] [] [9346,9347,9348,9349] CONDITIONAL_S
INJECT_T 9350 [(4,0)] D [] [] [] [] [] [] none
MERGE 9351 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9368,9369,9370,9371] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9352 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9353 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9354 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9355 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9356 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9356,9357,9358,9359] CONDITIONAL_S
Y_MEAS 9357 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9356,9357,9358,9359] CONDITIONAL_S
IDLE 9358 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9356,9357,9358,9359] CONDITIONAL_S
DISCARD 9359 [(5,4)] 0 [] [] [] [] [] [9356,9357,9358,9359] CONDITIONAL_S
INJECT_T 9360 [(0,4)] D [] [] [] [] [] [] none
MERGE 9361 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9372,9373,9374,9375] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9362 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9363 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9364 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9365 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9366 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9367 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9368 [(4,2),(5,2)] D [9351] [] [] [] [((4,2),(5,2))] [9368,9369,9370,9371] CONDITIONAL_S
Y_MEAS 9369 [(5,2)] HALF_D_PLUS_2 [9351] [] [] [] [] [9368,9369,9370,9371] CONDITIONAL_S
IDLE 9370 [(4,2)] HALF_D_PLUS_2 [9351] [] [] [] [] [9368,9369,9370,9371] CONDITIONAL_S
DISCARD 9371 [(5,2)] 0 [9351] [] [] [] [] [9368,9369,9370,9371] CONDITIONAL_S
MERGE 9372 [(4,4),(5,4)] D [9361] [] [] [] [((4,4),(5,4))] [9372,9373,9374,9375] CONDITIONAL_S
Y_MEAS 9373 [(5,4)] HALF_D_PLUS_2 [9361] [] [] [] [] [9372,9373,9374,9375] CONDITIONAL_S
IDLE 9374 [(4,4)] HALF_D_PLUS_2 [9361] [] [] [] [] [9372,9373,9374,9375] CONDITIONAL_S
DISCARD 9375 [(5,4)] 0 [9361] [] [] [] [] [9372,9373,9374,9375] CONDITIONAL_S
MERGE 9376 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9376,9377,9378,9379] CONDITIONAL_S
Y_MEAS 9377 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9376,9377,9378,9379] CONDITIONAL_S
IDLE 9378 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9376,9377,9378,9379] CONDITIONAL_S
DISCARD 9379 [(3,6)] 0 [] [] [] [] [] [9376,9377,9378,9379] CONDITIONAL_S
INJECT_T 9380 [(0,6)] D [] [] [] [] [] [] none
MERGE 9381 [(1,6),(2,6),(0,6)] D [] [9384,9385,9386,9387] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9382 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9383 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9384 [(2,6),(3,6)] D [9381] [] [] [] [((2,6),(3,6))] [9384,9385,9386,9387] CONDITIONAL_S
Y_MEAS 9385 [(3,6)] HALF_D_PLUS_2 [9381] [] [] [] [] [9384,9385,9386,9387] CONDITIONAL_S
IDLE 9386 [(2,6)] HALF_D_PLUS_2 [9381] [] [] [] [] [9384,9385,9386,9387] CONDITIONAL_S
DISCARD 9387 [(3,6)] 0 [9381] [] [] [] [] [9384,9385,9386,9387] CONDITIONAL_S
INJECT_T 9388 [(0,4)] D [] [] [] [] [] [] none
MERGE 9389 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9408,9409,9406,9407] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9390 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9391 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9392 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9393 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9394 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9395 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9396 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9396,9397,9398,9399] CONDITIONAL_S
Y_MEAS 9397 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9396,9397,9398,9399] CONDITIONAL_S
IDLE 9398 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9396,9397,9398,9399] CONDITIONAL_S
DISCARD 9399 [(5,2)] 0 [] [] [] [] [] [9396,9397,9398,9399] CONDITIONAL_S
INJECT_T 9400 [(4,0)] D [] [] [] [] [] [] none
MERGE 9401 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9410,9411,9412,9413] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9402 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9403 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9404 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9405 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9406 [(4,4),(5,4)] D [9389] [] [] [] [((4,4),(5,4))] [9408,9409,9406,9407] CONDITIONAL_S
Y_MEAS 9407 [(5,4)] HALF_D_PLUS_2 [9389] [] [] [] [] [9408,9409,9406,9407] CONDITIONAL_S
IDLE 9408 [(4,4)] HALF_D_PLUS_2 [9389] [] [] [] [] [9408,9409,9406,9407] CONDITIONAL_S
DISCARD 9409 [(5,4)] 0 [9389] [] [] [] [] [9408,9409,9406,9407] CONDITIONAL_S
MERGE 9410 [(4,2),(5,2)] D [9401] [] [] [] [((4,2),(5,2))] [9410,9411,9412,9413] CONDITIONAL_S
Y_MEAS 9411 [(5,2)] HALF_D_PLUS_2 [9401] [] [] [] [] [9410,9411,9412,9413] CONDITIONAL_S
IDLE 9412 [(4,2)] HALF_D_PLUS_2 [9401] [] [] [] [] [9410,9411,9412,9413] CONDITIONAL_S
DISCARD 9413 [(5,2)] 0 [9401] [] [] [] [] [9410,9411,9412,9413] CONDITIONAL_S
MERGE 9414 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9416,9417,9414,9415] CONDITIONAL_S
Y_MEAS 9415 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9416,9417,9414,9415] CONDITIONAL_S
IDLE 9416 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9416,9417,9414,9415] CONDITIONAL_S
DISCARD 9417 [(3,6)] 0 [] [] [] [] [] [9416,9417,9414,9415] CONDITIONAL_S
INJECT_T 9418 [(0,6)] D [] [] [] [] [] [] none
MERGE 9419 [(1,6),(2,6),(0,6)] D [] [9424,9425,9422,9423] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9420 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9421 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9422 [(2,6),(3,6)] D [9419] [] [] [] [((2,6),(3,6))] [9424,9425,9422,9423] CONDITIONAL_S
Y_MEAS 9423 [(3,6)] HALF_D_PLUS_2 [9419] [] [] [] [] [9424,9425,9422,9423] CONDITIONAL_S
IDLE 9424 [(2,6)] HALF_D_PLUS_2 [9419] [] [] [] [] [9424,9425,9422,9423] CONDITIONAL_S
DISCARD 9425 [(3,6)] 0 [9419] [] [] [] [] [9424,9425,9422,9423] CONDITIONAL_S
INJECT_T 9426 [(4,0)] D [] [] [] [] [] [] none
MERGE 9427 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9444,9445,9446,9447] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9428 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9429 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9430 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9431 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9432 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9432,9433,9434,9435] CONDITIONAL_S
Y_MEAS 9433 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9432,9433,9434,9435] CONDITIONAL_S
IDLE 9434 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9432,9433,9434,9435] CONDITIONAL_S
DISCARD 9435 [(5,4)] 0 [] [] [] [] [] [9432,9433,9434,9435] CONDITIONAL_S
INJECT_T 9436 [(0,4)] D [] [] [] [] [] [] none
MERGE 9437 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9448,9449,9450,9451] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9438 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9439 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9440 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9441 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9442 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9443 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9444 [(4,2),(5,2)] D [9427] [] [] [] [((4,2),(5,2))] [9444,9445,9446,9447] CONDITIONAL_S
Y_MEAS 9445 [(5,2)] HALF_D_PLUS_2 [9427] [] [] [] [] [9444,9445,9446,9447] CONDITIONAL_S
IDLE 9446 [(4,2)] HALF_D_PLUS_2 [9427] [] [] [] [] [9444,9445,9446,9447] CONDITIONAL_S
DISCARD 9447 [(5,2)] 0 [9427] [] [] [] [] [9444,9445,9446,9447] CONDITIONAL_S
MERGE 9448 [(4,4),(5,4)] D [9437] [] [] [] [((4,4),(5,4))] [9448,9449,9450,9451] CONDITIONAL_S
Y_MEAS 9449 [(5,4)] HALF_D_PLUS_2 [9437] [] [] [] [] [9448,9449,9450,9451] CONDITIONAL_S
IDLE 9450 [(4,4)] HALF_D_PLUS_2 [9437] [] [] [] [] [9448,9449,9450,9451] CONDITIONAL_S
DISCARD 9451 [(5,4)] 0 [9437] [] [] [] [] [9448,9449,9450,9451] CONDITIONAL_S
INJECT_T 9452 [(0,6)] D [] [] [] [] [] [] none
MERGE 9453 [(1,6),(2,6),(0,6)] D [] [9456,9457,9458,9459] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9454 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9455 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9456 [(2,6),(3,6)] D [9453] [] [] [] [((2,6),(3,6))] [9456,9457,9458,9459] CONDITIONAL_S
Y_MEAS 9457 [(3,6)] HALF_D_PLUS_2 [9453] [] [] [] [] [9456,9457,9458,9459] CONDITIONAL_S
IDLE 9458 [(2,6)] HALF_D_PLUS_2 [9453] [] [] [] [] [9456,9457,9458,9459] CONDITIONAL_S
DISCARD 9459 [(3,6)] 0 [9453] [] [] [] [] [9456,9457,9458,9459] CONDITIONAL_S
INJECT_T 9460 [(4,0)] D [] [] [] [] [] [] none
MERGE 9461 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9474,9475,9476,9477] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9462 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9463 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9464 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9465 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 9466 [(0,4)] D [] [] [] [] [] [] none
MERGE 9467 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9480,9481,9478,9479] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9468 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9469 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9470 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9471 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9472 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9473 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9474 [(4,2),(5,2)] D [9461] [] [] [] [((4,2),(5,2))] [9474,9475,9476,9477] CONDITIONAL_S
Y_MEAS 9475 [(5,2)] HALF_D_PLUS_2 [9461] [] [] [] [] [9474,9475,9476,9477] CONDITIONAL_S
IDLE 9476 [(4,2)] HALF_D_PLUS_2 [9461] [] [] [] [] [9474,9475,9476,9477] CONDITIONAL_S
DISCARD 9477 [(5,2)] 0 [9461] [] [] [] [] [9474,9475,9476,9477] CONDITIONAL_S
MERGE 9478 [(4,4),(5,4)] D [9467] [] [] [] [((4,4),(5,4))] [9480,9481,9478,9479] CONDITIONAL_S
Y_MEAS 9479 [(5,4)] HALF_D_PLUS_2 [9467] [] [] [] [] [9480,9481,9478,9479] CONDITIONAL_S
IDLE 9480 [(4,4)] HALF_D_PLUS_2 [9467] [] [] [] [] [9480,9481,9478,9479] CONDITIONAL_S
DISCARD 9481 [(5,4)] 0 [9467] [] [] [] [] [9480,9481,9478,9479] CONDITIONAL_S
MERGE 9482 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9482,9483,9484,9485] CONDITIONAL_S
Y_MEAS 9483 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9482,9483,9484,9485] CONDITIONAL_S
IDLE 9484 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9482,9483,9484,9485] CONDITIONAL_S
DISCARD 9485 [(3,6)] 0 [] [] [] [] [] [9482,9483,9484,9485] CONDITIONAL_S
INJECT_T 9486 [(0,6)] D [] [] [] [] [] [] none
MERGE 9487 [(1,6),(2,6),(0,6)] D [] [9496,9497,9494,9495] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9488 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9489 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9490 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9490,9491,9492,9493] CONDITIONAL_S
Y_MEAS 9491 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9490,9491,9492,9493] CONDITIONAL_S
IDLE 9492 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9490,9491,9492,9493] CONDITIONAL_S
DISCARD 9493 [(5,2)] 0 [] [] [] [] [] [9490,9491,9492,9493] CONDITIONAL_S
MERGE 9494 [(2,6),(3,6)] D [9487] [] [] [] [((2,6),(3,6))] [9496,9497,9494,9495] CONDITIONAL_S
Y_MEAS 9495 [(3,6)] HALF_D_PLUS_2 [9487] [] [] [] [] [9496,9497,9494,9495] CONDITIONAL_S
IDLE 9496 [(2,6)] HALF_D_PLUS_2 [9487] [] [] [] [] [9496,9497,9494,9495] CONDITIONAL_S
DISCARD 9497 [(3,6)] 0 [9487] [] [] [] [] [9496,9497,9494,9495] CONDITIONAL_S
INJECT_T 9498 [(4,0)] D [] [] [] [] [] [] none
MERGE 9499 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9516,9517,9518,9519] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9500 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9501 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9502 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9503 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9504 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9504,9505,9506,9507] CONDITIONAL_S
Y_MEAS 9505 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9504,9505,9506,9507] CONDITIONAL_S
IDLE 9506 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9504,9505,9506,9507] CONDITIONAL_S
DISCARD 9507 [(5,4)] 0 [] [] [] [] [] [9504,9505,9506,9507] CONDITIONAL_S
INJECT_T 9508 [(0,4)] D [] [] [] [] [] [] none
MERGE 9509 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9520,9521,9522,9523] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9510 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9511 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9512 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9513 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9514 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9515 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9516 [(4,2),(5,2)] D [9499] [] [] [] [((4,2),(5,2))] [9516,9517,9518,9519] CONDITIONAL_S
Y_MEAS 9517 [(5,2)] HALF_D_PLUS_2 [9499] [] [] [] [] [9516,9517,9518,9519] CONDITIONAL_S
IDLE 9518 [(4,2)] HALF_D_PLUS_2 [9499] [] [] [] [] [9516,9517,9518,9519] CONDITIONAL_S
DISCARD 9519 [(5,2)] 0 [9499] [] [] [] [] [9516,9517,9518,9519] CONDITIONAL_S
MERGE 9520 [(4,4),(5,4)] D [9509] [] [] [] [((4,4),(5,4))] [9520,9521,9522,9523] CONDITIONAL_S
Y_MEAS 9521 [(5,4)] HALF_D_PLUS_2 [9509] [] [] [] [] [9520,9521,9522,9523] CONDITIONAL_S
IDLE 9522 [(4,4)] HALF_D_PLUS_2 [9509] [] [] [] [] [9520,9521,9522,9523] CONDITIONAL_S
DISCARD 9523 [(5,4)] 0 [9509] [] [] [] [] [9520,9521,9522,9523] CONDITIONAL_S
INJECT_T 9524 [(0,6)] D [] [] [] [] [] [] none
MERGE 9525 [(1,6),(2,6),(0,6)] D [] [9528,9529,9530,9531] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9526 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9527 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9528 [(2,6),(3,6)] D [9525] [] [] [] [((2,6),(3,6))] [9528,9529,9530,9531] CONDITIONAL_S
Y_MEAS 9529 [(3,6)] HALF_D_PLUS_2 [9525] [] [] [] [] [9528,9529,9530,9531] CONDITIONAL_S
IDLE 9530 [(2,6)] HALF_D_PLUS_2 [9525] [] [] [] [] [9528,9529,9530,9531] CONDITIONAL_S
DISCARD 9531 [(3,6)] 0 [9525] [] [] [] [] [9528,9529,9530,9531] CONDITIONAL_S
MERGE 9532 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9532,9533,9534,9535] CONDITIONAL_S
Y_MEAS 9533 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9532,9533,9534,9535] CONDITIONAL_S
IDLE 9534 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9532,9533,9534,9535] CONDITIONAL_S
DISCARD 9535 [(5,2)] 0 [] [] [] [] [] [9532,9533,9534,9535] CONDITIONAL_S
INJECT_T 9536 [(4,0)] D [] [] [] [] [] [] none
MERGE 9537 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9554,9555,9556,9557] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9538 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9539 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9540 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9541 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9542 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9544,9545,9542,9543] CONDITIONAL_S
Y_MEAS 9543 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9544,9545,9542,9543] CONDITIONAL_S
IDLE 9544 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9544,9545,9542,9543] CONDITIONAL_S
DISCARD 9545 [(5,4)] 0 [] [] [] [] [] [9544,9545,9542,9543] CONDITIONAL_S
INJECT_T 9546 [(0,4)] D [] [] [] [] [] [] none
MERGE 9547 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9560,9561,9558,9559] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9548 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9549 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9550 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9551 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9552 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9553 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9554 [(4,2),(5,2)] D [9537] [] [] [] [((4,2),(5,2))] [9554,9555,9556,9557] CONDITIONAL_S
Y_MEAS 9555 [(5,2)] HALF_D_PLUS_2 [9537] [] [] [] [] [9554,9555,9556,9557] CONDITIONAL_S
IDLE 9556 [(4,2)] HALF_D_PLUS_2 [9537] [] [] [] [] [9554,9555,9556,9557] CONDITIONAL_S
DISCARD 9557 [(5,2)] 0 [9537] [] [] [] [] [9554,9555,9556,9557] CONDITIONAL_S
MERGE 9558 [(4,4),(5,4)] D [9547] [] [] [] [((4,4),(5,4))] [9560,9561,9558,9559] CONDITIONAL_S
Y_MEAS 9559 [(5,4)] HALF_D_PLUS_2 [9547] [] [] [] [] [9560,9561,9558,9559] CONDITIONAL_S
IDLE 9560 [(4,4)] HALF_D_PLUS_2 [9547] [] [] [] [] [9560,9561,9558,9559] CONDITIONAL_S
DISCARD 9561 [(5,4)] 0 [9547] [] [] [] [] [9560,9561,9558,9559] CONDITIONAL_S
MERGE 9562 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9562,9563,9564,9565] CONDITIONAL_S
Y_MEAS 9563 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9562,9563,9564,9565] CONDITIONAL_S
IDLE 9564 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9562,9563,9564,9565] CONDITIONAL_S
DISCARD 9565 [(3,6)] 0 [] [] [] [] [] [9562,9563,9564,9565] CONDITIONAL_S
INJECT_T 9566 [(0,6)] D [] [] [] [] [] [] none
MERGE 9567 [(1,6),(2,6),(0,6)] D [] [9570,9571,9572,9573] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9568 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9569 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9570 [(2,6),(3,6)] D [9567] [] [] [] [((2,6),(3,6))] [9570,9571,9572,9573] CONDITIONAL_S
Y_MEAS 9571 [(3,6)] HALF_D_PLUS_2 [9567] [] [] [] [] [9570,9571,9572,9573] CONDITIONAL_S
IDLE 9572 [(2,6)] HALF_D_PLUS_2 [9567] [] [] [] [] [9570,9571,9572,9573] CONDITIONAL_S
DISCARD 9573 [(3,6)] 0 [9567] [] [] [] [] [9570,9571,9572,9573] CONDITIONAL_S
INJECT_T 9574 [(4,0)] D [] [] [] [] [] [] none
MERGE 9575 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9588,9589,9590,9591] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9576 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9577 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9578 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9579 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 9580 [(0,4)] D [] [] [] [] [] [] none
MERGE 9581 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9592,9593,9594,9595] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9582 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9583 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9584 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9585 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9586 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9587 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9588 [(4,2),(5,2)] D [9575] [] [] [] [((4,2),(5,2))] [9588,9589,9590,9591] CONDITIONAL_S
Y_MEAS 9589 [(5,2)] HALF_D_PLUS_2 [9575] [] [] [] [] [9588,9589,9590,9591] CONDITIONAL_S
IDLE 9590 [(4,2)] HALF_D_PLUS_2 [9575] [] [] [] [] [9588,9589,9590,9591] CONDITIONAL_S
DISCARD 9591 [(5,2)] 0 [9575] [] [] [] [] [9588,9589,9590,9591] CONDITIONAL_S
MERGE 9592 [(4,4),(5,4)] D [9581] [] [] [] [((4,4),(5,4))] [9592,9593,9594,9595] CONDITIONAL_S
Y_MEAS 9593 [(5,4)] HALF_D_PLUS_2 [9581] [] [] [] [] [9592,9593,9594,9595] CONDITIONAL_S
IDLE 9594 [(4,4)] HALF_D_PLUS_2 [9581] [] [] [] [] [9592,9593,9594,9595] CONDITIONAL_S
DISCARD 9595 [(5,4)] 0 [9581] [] [] [] [] [9592,9593,9594,9595] CONDITIONAL_S
INJECT_T 9596 [(0,6)] D [] [] [] [] [] [] none
MERGE 9597 [(1,6),(2,6),(0,6)] D [] [9600,9601,9602,9603] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9598 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9599 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9600 [(2,6),(3,6)] D [9597] [] [] [] [((2,6),(3,6))] [9600,9601,9602,9603] CONDITIONAL_S
Y_MEAS 9601 [(3,6)] HALF_D_PLUS_2 [9597] [] [] [] [] [9600,9601,9602,9603] CONDITIONAL_S
IDLE 9602 [(2,6)] HALF_D_PLUS_2 [9597] [] [] [] [] [9600,9601,9602,9603] CONDITIONAL_S
DISCARD 9603 [(3,6)] 0 [9597] [] [] [] [] [9600,9601,9602,9603] CONDITIONAL_S
INJECT_T 9604 [(0,4)] D [] [] [] [] [] [] none
MERGE 9605 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9624,9625,9622,9623] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9606 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9607 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9608 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9609 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9610 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9611 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9612 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9612,9613,9614,9615] CONDITIONAL_S
Y_MEAS 9613 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9612,9613,9614,9615] CONDITIONAL_S
IDLE 9614 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9612,9613,9614,9615] CONDITIONAL_S
DISCARD 9615 [(5,2)] 0 [] [] [] [] [] [9612,9613,9614,9615] CONDITIONAL_S
INJECT_T 9616 [(4,0)] D [] [] [] [] [] [] none
MERGE 9617 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9626,9627,9628,9629] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9618 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9619 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9620 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9621 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9622 [(4,4),(5,4)] D [9605] [] [] [] [((4,4),(5,4))] [9624,9625,9622,9623] CONDITIONAL_S
Y_MEAS 9623 [(5,4)] HALF_D_PLUS_2 [9605] [] [] [] [] [9624,9625,9622,9623] CONDITIONAL_S
IDLE 9624 [(4,4)] HALF_D_PLUS_2 [9605] [] [] [] [] [9624,9625,9622,9623] CONDITIONAL_S
DISCARD 9625 [(5,4)] 0 [9605] [] [] [] [] [9624,9625,9622,9623] CONDITIONAL_S
MERGE 9626 [(4,2),(5,2)] D [9617] [] [] [] [((4,2),(5,2))] [9626,9627,9628,9629] CONDITIONAL_S
Y_MEAS 9627 [(5,2)] HALF_D_PLUS_2 [9617] [] [] [] [] [9626,9627,9628,9629] CONDITIONAL_S
IDLE 9628 [(4,2)] HALF_D_PLUS_2 [9617] [] [] [] [] [9626,9627,9628,9629] CONDITIONAL_S
DISCARD 9629 [(5,2)] 0 [9617] [] [] [] [] [9626,9627,9628,9629] CONDITIONAL_S
INJECT_T 9630 [(0,6)] D [] [] [] [] [] [] none
MERGE 9631 [(1,6),(2,6),(0,6)] D [] [9634,9635,9636,9637] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9632 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9633 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9634 [(2,6),(3,6)] D [9631] [] [] [] [((2,6),(3,6))] [9634,9635,9636,9637] CONDITIONAL_S
Y_MEAS 9635 [(3,6)] HALF_D_PLUS_2 [9631] [] [] [] [] [9634,9635,9636,9637] CONDITIONAL_S
IDLE 9636 [(2,6)] HALF_D_PLUS_2 [9631] [] [] [] [] [9634,9635,9636,9637] CONDITIONAL_S
DISCARD 9637 [(3,6)] 0 [9631] [] [] [] [] [9634,9635,9636,9637] CONDITIONAL_S
INJECT_T 9638 [(0,4)] D [] [] [] [] [] [] none
MERGE 9639 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9652,9653,9654,9655] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9640 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9641 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9642 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9643 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9644 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9645 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 9646 [(4,0)] D [] [] [] [] [] [] none
MERGE 9647 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9656,9657,9658,9659] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9648 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9649 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9650 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9651 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9652 [(4,4),(5,4)] D [9639] [] [] [] [((4,4),(5,4))] [9652,9653,9654,9655] CONDITIONAL_S
Y_MEAS 9653 [(5,4)] HALF_D_PLUS_2 [9639] [] [] [] [] [9652,9653,9654,9655] CONDITIONAL_S
IDLE 9654 [(4,4)] HALF_D_PLUS_2 [9639] [] [] [] [] [9652,9653,9654,9655] CONDITIONAL_S
DISCARD 9655 [(5,4)] 0 [9639] [] [] [] [] [9652,9653,9654,9655] CONDITIONAL_S
MERGE 9656 [(4,2),(5,2)] D [9647] [] [] [] [((4,2),(5,2))] [9656,9657,9658,9659] CONDITIONAL_S
Y_MEAS 9657 [(5,2)] HALF_D_PLUS_2 [9647] [] [] [] [] [9656,9657,9658,9659] CONDITIONAL_S
IDLE 9658 [(4,2)] HALF_D_PLUS_2 [9647] [] [] [] [] [9656,9657,9658,9659] CONDITIONAL_S
DISCARD 9659 [(5,2)] 0 [9647] [] [] [] [] [9656,9657,9658,9659] CONDITIONAL_S
INJECT_T 9660 [(0,6)] D [] [] [] [] [] [] none
MERGE 9661 [(1,6),(2,6),(0,6)] D [] [9664,9665,9666,9667] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9662 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9663 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9664 [(2,6),(3,6)] D [9661] [] [] [] [((2,6),(3,6))] [9664,9665,9666,9667] CONDITIONAL_S
Y_MEAS 9665 [(3,6)] HALF_D_PLUS_2 [9661] [] [] [] [] [9664,9665,9666,9667] CONDITIONAL_S
IDLE 9666 [(2,6)] HALF_D_PLUS_2 [9661] [] [] [] [] [9664,9665,9666,9667] CONDITIONAL_S
DISCARD 9667 [(3,6)] 0 [9661] [] [] [] [] [9664,9665,9666,9667] CONDITIONAL_S
INJECT_T 9668 [(0,4)] D [] [] [] [] [] [] none
MERGE 9669 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9682,9683,9684,9685] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9670 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9671 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9672 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9673 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9674 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9675 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 9676 [(4,0)] D [] [] [] [] [] [] none
MERGE 9677 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9688,9689,9686,9687] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9678 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9679 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9680 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9681 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9682 [(4,4),(5,4)] D [9669] [] [] [] [((4,4),(5,4))] [9682,9683,9684,9685] CONDITIONAL_S
Y_MEAS 9683 [(5,4)] HALF_D_PLUS_2 [9669] [] [] [] [] [9682,9683,9684,9685] CONDITIONAL_S
IDLE 9684 [(4,4)] HALF_D_PLUS_2 [9669] [] [] [] [] [9682,9683,9684,9685] CONDITIONAL_S
DISCARD 9685 [(5,4)] 0 [9669] [] [] [] [] [9682,9683,9684,9685] CONDITIONAL_S
MERGE 9686 [(4,2),(5,2)] D [9677] [] [] [] [((4,2),(5,2))] [9688,9689,9686,9687] CONDITIONAL_S
Y_MEAS 9687 [(5,2)] HALF_D_PLUS_2 [9677] [] [] [] [] [9688,9689,9686,9687] CONDITIONAL_S
IDLE 9688 [(4,2)] HALF_D_PLUS_2 [9677] [] [] [] [] [9688,9689,9686,9687] CONDITIONAL_S
DISCARD 9689 [(5,2)] 0 [9677] [] [] [] [] [9688,9689,9686,9687] CONDITIONAL_S
INJECT_T 9690 [(0,6)] D [] [] [] [] [] [] none
MERGE 9691 [(1,6),(2,6),(0,6)] D [] [9696,9697,9694,9695] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9692 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9693 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9694 [(2,6),(3,6)] D [9691] [] [] [] [((2,6),(3,6))] [9696,9697,9694,9695] CONDITIONAL_S
Y_MEAS 9695 [(3,6)] HALF_D_PLUS_2 [9691] [] [] [] [] [9696,9697,9694,9695] CONDITIONAL_S
IDLE 9696 [(2,6)] HALF_D_PLUS_2 [9691] [] [] [] [] [9696,9697,9694,9695] CONDITIONAL_S
DISCARD 9697 [(3,6)] 0 [9691] [] [] [] [] [9696,9697,9694,9695] CONDITIONAL_S
INJECT_T 9698 [(4,0)] D [] [] [] [] [] [] none
MERGE 9699 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9716,9717,9718,9719] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9700 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9701 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9702 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9703 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9704 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9704,9705,9706,9707] CONDITIONAL_S
Y_MEAS 9705 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9704,9705,9706,9707] CONDITIONAL_S
IDLE 9706 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9704,9705,9706,9707] CONDITIONAL_S
DISCARD 9707 [(5,4)] 0 [] [] [] [] [] [9704,9705,9706,9707] CONDITIONAL_S
INJECT_T 9708 [(0,4)] D [] [] [] [] [] [] none
MERGE 9709 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9720,9721,9722,9723] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9710 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9711 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9712 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9713 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9714 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9715 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9716 [(4,2),(5,2)] D [9699] [] [] [] [((4,2),(5,2))] [9716,9717,9718,9719] CONDITIONAL_S
Y_MEAS 9717 [(5,2)] HALF_D_PLUS_2 [9699] [] [] [] [] [9716,9717,9718,9719] CONDITIONAL_S
IDLE 9718 [(4,2)] HALF_D_PLUS_2 [9699] [] [] [] [] [9716,9717,9718,9719] CONDITIONAL_S
DISCARD 9719 [(5,2)] 0 [9699] [] [] [] [] [9716,9717,9718,9719] CONDITIONAL_S
MERGE 9720 [(4,4),(5,4)] D [9709] [] [] [] [((4,4),(5,4))] [9720,9721,9722,9723] CONDITIONAL_S
Y_MEAS 9721 [(5,4)] HALF_D_PLUS_2 [9709] [] [] [] [] [9720,9721,9722,9723] CONDITIONAL_S
IDLE 9722 [(4,4)] HALF_D_PLUS_2 [9709] [] [] [] [] [9720,9721,9722,9723] CONDITIONAL_S
DISCARD 9723 [(5,4)] 0 [9709] [] [] [] [] [9720,9721,9722,9723] CONDITIONAL_S
INJECT_T 9724 [(0,6)] D [] [] [] [] [] [] none
MERGE 9725 [(1,6),(2,6),(0,6)] D [] [9728,9729,9730,9731] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9726 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9727 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9728 [(2,6),(3,6)] D [9725] [] [] [] [((2,6),(3,6))] [9728,9729,9730,9731] CONDITIONAL_S
Y_MEAS 9729 [(3,6)] HALF_D_PLUS_2 [9725] [] [] [] [] [9728,9729,9730,9731] CONDITIONAL_S
IDLE 9730 [(2,6)] HALF_D_PLUS_2 [9725] [] [] [] [] [9728,9729,9730,9731] CONDITIONAL_S
DISCARD 9731 [(3,6)] 0 [9725] [] [] [] [] [9728,9729,9730,9731] CONDITIONAL_S
INJECT_T 9732 [(0,4)] D [] [] [] [] [] [] none
MERGE 9733 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9752,9753,9750,9751] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9734 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9735 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9736 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9737 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9738 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9739 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9740 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9740,9741,9742,9743] CONDITIONAL_S
Y_MEAS 9741 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9740,9741,9742,9743] CONDITIONAL_S
IDLE 9742 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9740,9741,9742,9743] CONDITIONAL_S
DISCARD 9743 [(5,2)] 0 [] [] [] [] [] [9740,9741,9742,9743] CONDITIONAL_S
INJECT_T 9744 [(4,0)] D [] [] [] [] [] [] none
MERGE 9745 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9760,9761,9758,9759] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9746 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9747 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9748 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9749 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9750 [(4,4),(5,4)] D [9733] [] [] [] [((4,4),(5,4))] [9752,9753,9750,9751] CONDITIONAL_S
Y_MEAS 9751 [(5,4)] HALF_D_PLUS_2 [9733] [] [] [] [] [9752,9753,9750,9751] CONDITIONAL_S
IDLE 9752 [(4,4)] HALF_D_PLUS_2 [9733] [] [] [] [] [9752,9753,9750,9751] CONDITIONAL_S
DISCARD 9753 [(5,4)] 0 [9733] [] [] [] [] [9752,9753,9750,9751] CONDITIONAL_S
INJECT_T 9754 [(0,6)] D [] [] [] [] [] [] none
MERGE 9755 [(1,6),(2,6),(0,6)] D [] [9762,9763,9764,9765] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9756 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9757 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9758 [(4,2),(5,2)] D [9745] [] [] [] [((4,2),(5,2))] [9760,9761,9758,9759] CONDITIONAL_S
Y_MEAS 9759 [(5,2)] HALF_D_PLUS_2 [9745] [] [] [] [] [9760,9761,9758,9759] CONDITIONAL_S
IDLE 9760 [(4,2)] HALF_D_PLUS_2 [9745] [] [] [] [] [9760,9761,9758,9759] CONDITIONAL_S
DISCARD 9761 [(5,2)] 0 [9745] [] [] [] [] [9760,9761,9758,9759] CONDITIONAL_S
MERGE 9762 [(2,6),(3,6)] D [9755] [] [] [] [((2,6),(3,6))] [9762,9763,9764,9765] CONDITIONAL_S
Y_MEAS 9763 [(3,6)] HALF_D_PLUS_2 [9755] [] [] [] [] [9762,9763,9764,9765] CONDITIONAL_S
IDLE 9764 [(2,6)] HALF_D_PLUS_2 [9755] [] [] [] [] [9762,9763,9764,9765] CONDITIONAL_S
DISCARD 9765 [(3,6)] 0 [9755] [] [] [] [] [9762,9763,9764,9765] CONDITIONAL_S
INJECT_T 9766 [(0,4)] D [] [] [] [] [] [] none
MERGE 9767 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9776,9777,9774,9775] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9768 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9769 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9770 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9771 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9772 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9773 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9774 [(4,4),(5,4)] D [9767] [] [] [] [((4,4),(5,4))] [9776,9777,9774,9775] CONDITIONAL_S
Y_MEAS 9775 [(5,4)] HALF_D_PLUS_2 [9767] [] [] [] [] [9776,9777,9774,9775] CONDITIONAL_S
IDLE 9776 [(4,4)] HALF_D_PLUS_2 [9767] [] [] [] [] [9776,9777,9774,9775] CONDITIONAL_S
DISCARD 9777 [(5,4)] 0 [9767] [] [] [] [] [9776,9777,9774,9775] CONDITIONAL_S
INJECT_T 9778 [(0,6)] D [] [] [] [] [] [] none
MERGE 9779 [(1,6),(2,6),(0,6)] D [] [9786,9787,9788,9789] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9780 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9781 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9782 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9784,9785,9782,9783] CONDITIONAL_S
Y_MEAS 9783 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9784,9785,9782,9783] CONDITIONAL_S
IDLE 9784 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9784,9785,9782,9783] CONDITIONAL_S
DISCARD 9785 [(5,2)] 0 [] [] [] [] [] [9784,9785,9782,9783] CONDITIONAL_S
MERGE 9786 [(2,6),(3,6)] D [9779] [] [] [] [((2,6),(3,6))] [9786,9787,9788,9789] CONDITIONAL_S
Y_MEAS 9787 [(3,6)] HALF_D_PLUS_2 [9779] [] [] [] [] [9786,9787,9788,9789] CONDITIONAL_S
IDLE 9788 [(2,6)] HALF_D_PLUS_2 [9779] [] [] [] [] [9786,9787,9788,9789] CONDITIONAL_S
DISCARD 9789 [(3,6)] 0 [9779] [] [] [] [] [9786,9787,9788,9789] CONDITIONAL_S
INJECT_T 9790 [(4,0)] D [] [] [] [] [] [] none
MERGE 9791 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9796,9797,9798,9799] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9792 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9793 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9794 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9795 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9796 [(4,2),(5,2)] D [9791] [] [] [] [((4,2),(5,2))] [9796,9797,9798,9799] CONDITIONAL_S
Y_MEAS 9797 [(5,2)] HALF_D_PLUS_2 [9791] [] [] [] [] [9796,9797,9798,9799] CONDITIONAL_S
IDLE 9798 [(4,2)] HALF_D_PLUS_2 [9791] [] [] [] [] [9796,9797,9798,9799] CONDITIONAL_S
DISCARD 9799 [(5,2)] 0 [9791] [] [] [] [] [9796,9797,9798,9799] CONDITIONAL_S
MERGE 9800 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9800,9801,9802,9803] CONDITIONAL_S
Y_MEAS 9801 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9800,9801,9802,9803] CONDITIONAL_S
IDLE 9802 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9800,9801,9802,9803] CONDITIONAL_S
DISCARD 9803 [(5,4)] 0 [] [] [] [] [] [9800,9801,9802,9803] CONDITIONAL_S
INJECT_T 9804 [(0,4)] D [] [] [] [] [] [] none
MERGE 9805 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9816,9817,9818,9819] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9806 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9807 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9808 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9809 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9810 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9811 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9812 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9812,9813,9814,9815] CONDITIONAL_S
Y_MEAS 9813 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9812,9813,9814,9815] CONDITIONAL_S
IDLE 9814 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9812,9813,9814,9815] CONDITIONAL_S
DISCARD 9815 [(3,6)] 0 [] [] [] [] [] [9812,9813,9814,9815] CONDITIONAL_S
MERGE 9816 [(4,4),(5,4)] D [9805] [] [] [] [((4,4),(5,4))] [9816,9817,9818,9819] CONDITIONAL_S
Y_MEAS 9817 [(5,4)] HALF_D_PLUS_2 [9805] [] [] [] [] [9816,9817,9818,9819] CONDITIONAL_S
IDLE 9818 [(4,4)] HALF_D_PLUS_2 [9805] [] [] [] [] [9816,9817,9818,9819] CONDITIONAL_S
DISCARD 9819 [(5,4)] 0 [9805] [] [] [] [] [9816,9817,9818,9819] CONDITIONAL_S
INJECT_T 9820 [(0,6)] D [] [] [] [] [] [] none
MERGE 9821 [(1,6),(2,6),(0,6)] D [] [9828,9829,9830,9831] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9822 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9823 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9824 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9824,9825,9826,9827] CONDITIONAL_S
Y_MEAS 9825 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9824,9825,9826,9827] CONDITIONAL_S
IDLE 9826 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9824,9825,9826,9827] CONDITIONAL_S
DISCARD 9827 [(5,2)] 0 [] [] [] [] [] [9824,9825,9826,9827] CONDITIONAL_S
MERGE 9828 [(2,6),(3,6)] D [9821] [] [] [] [((2,6),(3,6))] [9828,9829,9830,9831] CONDITIONAL_S
Y_MEAS 9829 [(3,6)] HALF_D_PLUS_2 [9821] [] [] [] [] [9828,9829,9830,9831] CONDITIONAL_S
IDLE 9830 [(2,6)] HALF_D_PLUS_2 [9821] [] [] [] [] [9828,9829,9830,9831] CONDITIONAL_S
DISCARD 9831 [(3,6)] 0 [9821] [] [] [] [] [9828,9829,9830,9831] CONDITIONAL_S
INJECT_T 9832 [(4,0)] D [] [] [] [] [] [] none
MERGE 9833 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9840,9841,9838,9839] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9834 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9835 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9836 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9837 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9838 [(4,2),(5,2)] D [9833] [] [] [] [((4,2),(5,2))] [9840,9841,9838,9839] CONDITIONAL_S
Y_MEAS 9839 [(5,2)] HALF_D_PLUS_2 [9833] [] [] [] [] [9840,9841,9838,9839] CONDITIONAL_S
IDLE 9840 [(4,2)] HALF_D_PLUS_2 [9833] [] [] [] [] [9840,9841,9838,9839] CONDITIONAL_S
DISCARD 9841 [(5,2)] 0 [9833] [] [] [] [] [9840,9841,9838,9839] CONDITIONAL_S
INJECT_T 9842 [(0,4)] D [] [] [] [] [] [] none
MERGE 9843 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9850,9851,9852,9853] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9844 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9845 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9846 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9847 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9848 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9849 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9850 [(4,4),(5,4)] D [9843] [] [] [] [((4,4),(5,4))] [9850,9851,9852,9853] CONDITIONAL_S
Y_MEAS 9851 [(5,4)] HALF_D_PLUS_2 [9843] [] [] [] [] [9850,9851,9852,9853] CONDITIONAL_S
IDLE 9852 [(4,4)] HALF_D_PLUS_2 [9843] [] [] [] [] [9850,9851,9852,9853] CONDITIONAL_S
DISCARD 9853 [(5,4)] 0 [9843] [] [] [] [] [9850,9851,9852,9853] CONDITIONAL_S
INJECT_T 9854 [(0,6)] D [] [] [] [] [] [] none
MERGE 9855 [(1,6),(2,6),(0,6)] D [] [9858,9859,9860,9861] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9856 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9857 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9858 [(2,6),(3,6)] D [9855] [] [] [] [((2,6),(3,6))] [9858,9859,9860,9861] CONDITIONAL_S
Y_MEAS 9859 [(3,6)] HALF_D_PLUS_2 [9855] [] [] [] [] [9858,9859,9860,9861] CONDITIONAL_S
IDLE 9860 [(2,6)] HALF_D_PLUS_2 [9855] [] [] [] [] [9858,9859,9860,9861] CONDITIONAL_S
DISCARD 9861 [(3,6)] 0 [9855] [] [] [] [] [9858,9859,9860,9861] CONDITIONAL_S
MERGE 9862 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9864,9865,9862,9863] CONDITIONAL_S
Y_MEAS 9863 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9864,9865,9862,9863] CONDITIONAL_S
IDLE 9864 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9864,9865,9862,9863] CONDITIONAL_S
DISCARD 9865 [(5,2)] 0 [] [] [] [] [] [9864,9865,9862,9863] CONDITIONAL_S
INJECT_T 9866 [(4,0)] D [] [] [] [] [] [] none
MERGE 9867 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9880,9881,9882,9883] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9868 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9869 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9870 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9871 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 9872 [(0,4)] D [] [] [] [] [] [] none
MERGE 9873 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9884,9885,9886,9887] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9874 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9878 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9879 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9880 [(4,2),(5,2)] D [9867] [] [] [] [((4,2),(5,2))] [9880,9881,9882,9883] CONDITIONAL_S
Y_MEAS 9881 [(5,2)] HALF_D_PLUS_2 [9867] [] [] [] [] [9880,9881,9882,9883] CONDITIONAL_S
IDLE 9882 [(4,2)] HALF_D_PLUS_2 [9867] [] [] [] [] [9880,9881,9882,9883] CONDITIONAL_S
DISCARD 9883 [(5,2)] 0 [9867] [] [] [] [] [9880,9881,9882,9883] CONDITIONAL_S
MERGE 9884 [(4,4),(5,4)] D [9873] [] [] [] [((4,4),(5,4))] [9884,9885,9886,9887] CONDITIONAL_S
Y_MEAS 9885 [(5,4)] HALF_D_PLUS_2 [9873] [] [] [] [] [9884,9885,9886,9887] CONDITIONAL_S
IDLE 9886 [(4,4)] HALF_D_PLUS_2 [9873] [] [] [] [] [9884,9885,9886,9887] CONDITIONAL_S
DISCARD 9887 [(5,4)] 0 [9873] [] [] [] [] [9884,9885,9886,9887] CONDITIONAL_S
INJECT_T 9888 [(0,6)] D [] [] [] [] [] [] none
MERGE 9889 [(1,6),(2,6),(0,6)] D [] [9892,9893,9894,9895] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9890 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9891 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9892 [(2,6),(3,6)] D [9889] [] [] [] [((2,6),(3,6))] [9892,9893,9894,9895] CONDITIONAL_S
Y_MEAS 9893 [(3,6)] HALF_D_PLUS_2 [9889] [] [] [] [] [9892,9893,9894,9895] CONDITIONAL_S
IDLE 9894 [(2,6)] HALF_D_PLUS_2 [9889] [] [] [] [] [9892,9893,9894,9895] CONDITIONAL_S
DISCARD 9895 [(3,6)] 0 [9889] [] [] [] [] [9892,9893,9894,9895] CONDITIONAL_S
INJECT_T 9896 [(4,0)] D [] [] [] [] [] [] none
MERGE 9897 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9904,9905,9902,9903] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9898 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9899 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9900 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9901 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9902 [(4,2),(5,2)] D [9897] [] [] [] [((4,2),(5,2))] [9904,9905,9902,9903] CONDITIONAL_S
Y_MEAS 9903 [(5,2)] HALF_D_PLUS_2 [9897] [] [] [] [] [9904,9905,9902,9903] CONDITIONAL_S
IDLE 9904 [(4,2)] HALF_D_PLUS_2 [9897] [] [] [] [] [9904,9905,9902,9903] CONDITIONAL_S
DISCARD 9905 [(5,2)] 0 [9897] [] [] [] [] [9904,9905,9902,9903] CONDITIONAL_S
MERGE 9906 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9906,9907,9908,9909] CONDITIONAL_S
Y_MEAS 9907 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9906,9907,9908,9909] CONDITIONAL_S
IDLE 9908 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9906,9907,9908,9909] CONDITIONAL_S
DISCARD 9909 [(5,4)] 0 [] [] [] [] [] [9906,9907,9908,9909] CONDITIONAL_S
INJECT_T 9910 [(0,4)] D [] [] [] [] [] [] none
MERGE 9911 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9922,9923,9924,9925] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9912 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9913 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9914 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9915 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9916 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9917 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9918 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9920,9921,9918,9919] CONDITIONAL_S
Y_MEAS 9919 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9920,9921,9918,9919] CONDITIONAL_S
IDLE 9920 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9920,9921,9918,9919] CONDITIONAL_S
DISCARD 9921 [(3,6)] 0 [] [] [] [] [] [9920,9921,9918,9919] CONDITIONAL_S
MERGE 9922 [(4,4),(5,4)] D [9911] [] [] [] [((4,4),(5,4))] [9922,9923,9924,9925] CONDITIONAL_S
Y_MEAS 9923 [(5,4)] HALF_D_PLUS_2 [9911] [] [] [] [] [9922,9923,9924,9925] CONDITIONAL_S
IDLE 9924 [(4,4)] HALF_D_PLUS_2 [9911] [] [] [] [] [9922,9923,9924,9925] CONDITIONAL_S
DISCARD 9925 [(5,4)] 0 [9911] [] [] [] [] [9922,9923,9924,9925] CONDITIONAL_S
INJECT_T 9926 [(0,6)] D [] [] [] [] [] [] none
MERGE 9927 [(1,6),(2,6),(0,6)] D [] [9930,9931,9932,9933] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9928 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9929 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9930 [(2,6),(3,6)] D [9927] [] [] [] [((2,6),(3,6))] [9930,9931,9932,9933] CONDITIONAL_S
Y_MEAS 9931 [(3,6)] HALF_D_PLUS_2 [9927] [] [] [] [] [9930,9931,9932,9933] CONDITIONAL_S
IDLE 9932 [(2,6)] HALF_D_PLUS_2 [9927] [] [] [] [] [9930,9931,9932,9933] CONDITIONAL_S
DISCARD 9933 [(3,6)] 0 [9927] [] [] [] [] [9930,9931,9932,9933] CONDITIONAL_S
MERGE 9934 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9936,9937,9934,9935] CONDITIONAL_S
Y_MEAS 9935 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9936,9937,9934,9935] CONDITIONAL_S
IDLE 9936 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9936,9937,9934,9935] CONDITIONAL_S
DISCARD 9937 [(5,2)] 0 [] [] [] [] [] [9936,9937,9934,9935] CONDITIONAL_S
INJECT_T 9938 [(4,0)] D [] [] [] [] [] [] none
MERGE 9939 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9944,9945,9946,9947] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9940 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9941 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9942 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9943 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9944 [(4,2),(5,2)] D [9939] [] [] [] [((4,2),(5,2))] [9944,9945,9946,9947] CONDITIONAL_S
Y_MEAS 9945 [(5,2)] HALF_D_PLUS_2 [9939] [] [] [] [] [9944,9945,9946,9947] CONDITIONAL_S
IDLE 9946 [(4,2)] HALF_D_PLUS_2 [9939] [] [] [] [] [9944,9945,9946,9947] CONDITIONAL_S
DISCARD 9947 [(5,2)] 0 [9939] [] [] [] [] [9944,9945,9946,9947] CONDITIONAL_S
MERGE 9948 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9948,9949,9950,9951] CONDITIONAL_S
Y_MEAS 9949 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9948,9949,9950,9951] CONDITIONAL_S
IDLE 9950 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9948,9949,9950,9951] CONDITIONAL_S
DISCARD 9951 [(5,4)] 0 [] [] [] [] [] [9948,9949,9950,9951] CONDITIONAL_S
INJECT_T 9952 [(0,4)] D [] [] [] [] [] [] none
MERGE 9953 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [9964,9965,9966,9967] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9954 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9955 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9956 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9957 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9958 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9959 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9960 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9960,9961,9962,9963] CONDITIONAL_S
Y_MEAS 9961 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9960,9961,9962,9963] CONDITIONAL_S
IDLE 9962 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9960,9961,9962,9963] CONDITIONAL_S
DISCARD 9963 [(3,6)] 0 [] [] [] [] [] [9960,9961,9962,9963] CONDITIONAL_S
MERGE 9964 [(4,4),(5,4)] D [9953] [] [] [] [((4,4),(5,4))] [9964,9965,9966,9967] CONDITIONAL_S
Y_MEAS 9965 [(5,4)] HALF_D_PLUS_2 [9953] [] [] [] [] [9964,9965,9966,9967] CONDITIONAL_S
IDLE 9966 [(4,4)] HALF_D_PLUS_2 [9953] [] [] [] [] [9964,9965,9966,9967] CONDITIONAL_S
DISCARD 9967 [(5,4)] 0 [9953] [] [] [] [] [9964,9965,9966,9967] CONDITIONAL_S
INJECT_T 9968 [(0,6)] D [] [] [] [] [] [] none
MERGE 9969 [(1,6),(2,6),(0,6)] D [] [9972,9973,9974,9975] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9970 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9971 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9972 [(2,6),(3,6)] D [9969] [] [] [] [((2,6),(3,6))] [9972,9973,9974,9975] CONDITIONAL_S
Y_MEAS 9973 [(3,6)] HALF_D_PLUS_2 [9969] [] [] [] [] [9972,9973,9974,9975] CONDITIONAL_S
IDLE 9974 [(2,6)] HALF_D_PLUS_2 [9969] [] [] [] [] [9972,9973,9974,9975] CONDITIONAL_S
DISCARD 9975 [(3,6)] 0 [9969] [] [] [] [] [9972,9973,9974,9975] CONDITIONAL_S
MERGE 9976 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [9976,9977,9978,9979] CONDITIONAL_S
Y_MEAS 9977 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [9976,9977,9978,9979] CONDITIONAL_S
IDLE 9978 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [9976,9977,9978,9979] CONDITIONAL_S
DISCARD 9979 [(5,2)] 0 [] [] [] [] [] [9976,9977,9978,9979] CONDITIONAL_S
INJECT_T 9980 [(4,0)] D [] [] [] [] [] [] none
MERGE 9981 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [9986,9987,9988,9989] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 9982 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 9983 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9984 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9985 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9986 [(4,2),(5,2)] D [9981] [] [] [] [((4,2),(5,2))] [9986,9987,9988,9989] CONDITIONAL_S
Y_MEAS 9987 [(5,2)] HALF_D_PLUS_2 [9981] [] [] [] [] [9986,9987,9988,9989] CONDITIONAL_S
IDLE 9988 [(4,2)] HALF_D_PLUS_2 [9981] [] [] [] [] [9986,9987,9988,9989] CONDITIONAL_S
DISCARD 9989 [(5,2)] 0 [9981] [] [] [] [] [9986,9987,9988,9989] CONDITIONAL_S
MERGE 9990 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9992,9993,9990,9991] CONDITIONAL_S
Y_MEAS 9991 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9992,9993,9990,9991] CONDITIONAL_S
IDLE 9992 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9992,9993,9990,9991] CONDITIONAL_S
DISCARD 9993 [(5,4)] 0 [] [] [] [] [] [9992,9993,9990,9991] CONDITIONAL_S
INJECT_T 9994 [(0,4)] D [] [] [] [] [] [] none
MERGE 9995 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10008,10009,10006,10007] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 9996 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9997 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9998 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9999 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10000 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10001 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10002 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10002,10003,10004,10005] CONDITIONAL_S
Y_MEAS 10003 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10002,10003,10004,10005] CONDITIONAL_S
IDLE 10004 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10002,10003,10004,10005] CONDITIONAL_S
DISCARD 10005 [(3,6)] 0 [] [] [] [] [] [10002,10003,10004,10005] CONDITIONAL_S
MERGE 10006 [(4,4),(5,4)] D [9995] [] [] [] [((4,4),(5,4))] [10008,10009,10006,10007] CONDITIONAL_S
Y_MEAS 10007 [(5,4)] HALF_D_PLUS_2 [9995] [] [] [] [] [10008,10009,10006,10007] CONDITIONAL_S
IDLE 10008 [(4,4)] HALF_D_PLUS_2 [9995] [] [] [] [] [10008,10009,10006,10007] CONDITIONAL_S
DISCARD 10009 [(5,4)] 0 [9995] [] [] [] [] [10008,10009,10006,10007] CONDITIONAL_S
INJECT_T 10010 [(0,6)] D [] [] [] [] [] [] none
MERGE 10011 [(1,6),(2,6),(0,6)] D [] [10016,10017,10014,10015] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10012 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10013 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10014 [(2,6),(3,6)] D [10011] [] [] [] [((2,6),(3,6))] [10016,10017,10014,10015] CONDITIONAL_S
Y_MEAS 10015 [(3,6)] HALF_D_PLUS_2 [10011] [] [] [] [] [10016,10017,10014,10015] CONDITIONAL_S
IDLE 10016 [(2,6)] HALF_D_PLUS_2 [10011] [] [] [] [] [10016,10017,10014,10015] CONDITIONAL_S
DISCARD 10017 [(3,6)] 0 [10011] [] [] [] [] [10016,10017,10014,10015] CONDITIONAL_S
INJECT_T 10018 [(4,0)] D [] [] [] [] [] [] none
MERGE 10019 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10024,10025,10026,10027] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10020 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10021 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10022 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10023 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10024 [(4,2),(5,2)] D [10019] [] [] [] [((4,2),(5,2))] [10024,10025,10026,10027] CONDITIONAL_S
Y_MEAS 10025 [(5,2)] HALF_D_PLUS_2 [10019] [] [] [] [] [10024,10025,10026,10027] CONDITIONAL_S
IDLE 10026 [(4,2)] HALF_D_PLUS_2 [10019] [] [] [] [] [10024,10025,10026,10027] CONDITIONAL_S
DISCARD 10027 [(5,2)] 0 [10019] [] [] [] [] [10024,10025,10026,10027] CONDITIONAL_S
INJECT_T 10028 [(0,4)] D [] [] [] [] [] [] none
MERGE 10029 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10036,10037,10038,10039] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10030 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10031 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10032 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10033 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10034 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10035 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10036 [(4,4),(5,4)] D [10029] [] [] [] [((4,4),(5,4))] [10036,10037,10038,10039] CONDITIONAL_S
Y_MEAS 10037 [(5,4)] HALF_D_PLUS_2 [10029] [] [] [] [] [10036,10037,10038,10039] CONDITIONAL_S
IDLE 10038 [(4,4)] HALF_D_PLUS_2 [10029] [] [] [] [] [10036,10037,10038,10039] CONDITIONAL_S
DISCARD 10039 [(5,4)] 0 [10029] [] [] [] [] [10036,10037,10038,10039] CONDITIONAL_S
INJECT_T 10040 [(0,6)] D [] [] [] [] [] [] none
MERGE 10041 [(1,6),(2,6),(0,6)] D [] [10044,10045,10046,10047] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10042 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10043 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10044 [(2,6),(3,6)] D [10041] [] [] [] [((2,6),(3,6))] [10044,10045,10046,10047] CONDITIONAL_S
Y_MEAS 10045 [(3,6)] HALF_D_PLUS_2 [10041] [] [] [] [] [10044,10045,10046,10047] CONDITIONAL_S
IDLE 10046 [(2,6)] HALF_D_PLUS_2 [10041] [] [] [] [] [10044,10045,10046,10047] CONDITIONAL_S
DISCARD 10047 [(3,6)] 0 [10041] [] [] [] [] [10044,10045,10046,10047] CONDITIONAL_S
INJECT_T 10048 [(4,0)] D [] [] [] [] [] [] none
MERGE 10049 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10056,10057,10054,10055] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10050 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10051 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10052 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10053 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10054 [(4,2),(5,2)] D [10049] [] [] [] [((4,2),(5,2))] [10056,10057,10054,10055] CONDITIONAL_S
Y_MEAS 10055 [(5,2)] HALF_D_PLUS_2 [10049] [] [] [] [] [10056,10057,10054,10055] CONDITIONAL_S
IDLE 10056 [(4,2)] HALF_D_PLUS_2 [10049] [] [] [] [] [10056,10057,10054,10055] CONDITIONAL_S
DISCARD 10057 [(5,2)] 0 [10049] [] [] [] [] [10056,10057,10054,10055] CONDITIONAL_S
INJECT_T 10058 [(0,4)] D [] [] [] [] [] [] none
MERGE 10059 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10066,10067,10068,10069] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10060 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10061 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10062 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10063 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10064 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10065 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10066 [(4,4),(5,4)] D [10059] [] [] [] [((4,4),(5,4))] [10066,10067,10068,10069] CONDITIONAL_S
Y_MEAS 10067 [(5,4)] HALF_D_PLUS_2 [10059] [] [] [] [] [10066,10067,10068,10069] CONDITIONAL_S
IDLE 10068 [(4,4)] HALF_D_PLUS_2 [10059] [] [] [] [] [10066,10067,10068,10069] CONDITIONAL_S
DISCARD 10069 [(5,4)] 0 [10059] [] [] [] [] [10066,10067,10068,10069] CONDITIONAL_S
MERGE 10070 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10072,10073,10070,10071] CONDITIONAL_S
Y_MEAS 10071 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10072,10073,10070,10071] CONDITIONAL_S
IDLE 10072 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10072,10073,10070,10071] CONDITIONAL_S
DISCARD 10073 [(3,6)] 0 [] [] [] [] [] [10072,10073,10070,10071] CONDITIONAL_S
INJECT_T 10074 [(4,0)] D [] [] [] [] [] [] none
MERGE 10075 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10084,10085,10086,10087] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10076 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10077 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10078 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10079 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 10080 [(0,6)] D [] [] [] [] [] [] none
MERGE 10081 [(1,6),(2,6),(0,6)] D [] [10088,10089,10090,10091] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10082 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10083 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10084 [(4,2),(5,2)] D [10075] [] [] [] [((4,2),(5,2))] [10084,10085,10086,10087] CONDITIONAL_S
Y_MEAS 10085 [(5,2)] HALF_D_PLUS_2 [10075] [] [] [] [] [10084,10085,10086,10087] CONDITIONAL_S
IDLE 10086 [(4,2)] HALF_D_PLUS_2 [10075] [] [] [] [] [10084,10085,10086,10087] CONDITIONAL_S
DISCARD 10087 [(5,2)] 0 [10075] [] [] [] [] [10084,10085,10086,10087] CONDITIONAL_S
MERGE 10088 [(2,6),(3,6)] D [10081] [] [] [] [((2,6),(3,6))] [10088,10089,10090,10091] CONDITIONAL_S
Y_MEAS 10089 [(3,6)] HALF_D_PLUS_2 [10081] [] [] [] [] [10088,10089,10090,10091] CONDITIONAL_S
IDLE 10090 [(2,6)] HALF_D_PLUS_2 [10081] [] [] [] [] [10088,10089,10090,10091] CONDITIONAL_S
DISCARD 10091 [(3,6)] 0 [10081] [] [] [] [] [10088,10089,10090,10091] CONDITIONAL_S
INJECT_T 10092 [(0,4)] D [] [] [] [] [] [] none
MERGE 10093 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10100,10101,10102,10103] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10094 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10095 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10096 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10097 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10098 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10099 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10100 [(4,4),(5,4)] D [10093] [] [] [] [((4,4),(5,4))] [10100,10101,10102,10103] CONDITIONAL_S
Y_MEAS 10101 [(5,4)] HALF_D_PLUS_2 [10093] [] [] [] [] [10100,10101,10102,10103] CONDITIONAL_S
IDLE 10102 [(4,4)] HALF_D_PLUS_2 [10093] [] [] [] [] [10100,10101,10102,10103] CONDITIONAL_S
DISCARD 10103 [(5,4)] 0 [10093] [] [] [] [] [10100,10101,10102,10103] CONDITIONAL_S
MERGE 10104 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10104,10105,10106,10107] CONDITIONAL_S
Y_MEAS 10105 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10104,10105,10106,10107] CONDITIONAL_S
IDLE 10106 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10104,10105,10106,10107] CONDITIONAL_S
DISCARD 10107 [(5,2)] 0 [] [] [] [] [] [10104,10105,10106,10107] CONDITIONAL_S
MERGE 10108 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10108,10109,10110,10111] CONDITIONAL_S
Y_MEAS 10109 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10108,10109,10110,10111] CONDITIONAL_S
IDLE 10110 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10108,10109,10110,10111] CONDITIONAL_S
DISCARD 10111 [(3,6)] 0 [] [] [] [] [] [10108,10109,10110,10111] CONDITIONAL_S
INJECT_T 10112 [(4,0)] D [] [] [] [] [] [] none
MERGE 10113 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10130,10131,10132,10133] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10114 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10115 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10116 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10117 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 10118 [(0,4)] D [] [] [] [] [] [] none
MERGE 10119 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10138,10139,10140,10141] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10120 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10121 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10122 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10123 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10124 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10125 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10126 [(0,6)] D [] [] [] [] [] [] none
MERGE 10127 [(1,6),(2,6),(0,6)] D [] [10136,10137,10134,10135] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10128 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10129 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10130 [(4,2),(5,2)] D [10113] [] [] [] [((4,2),(5,2))] [10130,10131,10132,10133] CONDITIONAL_S
Y_MEAS 10131 [(5,2)] HALF_D_PLUS_2 [10113] [] [] [] [] [10130,10131,10132,10133] CONDITIONAL_S
IDLE 10132 [(4,2)] HALF_D_PLUS_2 [10113] [] [] [] [] [10130,10131,10132,10133] CONDITIONAL_S
DISCARD 10133 [(5,2)] 0 [10113] [] [] [] [] [10130,10131,10132,10133] CONDITIONAL_S
MERGE 10134 [(2,6),(3,6)] D [10127] [] [] [] [((2,6),(3,6))] [10136,10137,10134,10135] CONDITIONAL_S
Y_MEAS 10135 [(3,6)] HALF_D_PLUS_2 [10127] [] [] [] [] [10136,10137,10134,10135] CONDITIONAL_S
IDLE 10136 [(2,6)] HALF_D_PLUS_2 [10127] [] [] [] [] [10136,10137,10134,10135] CONDITIONAL_S
DISCARD 10137 [(3,6)] 0 [10127] [] [] [] [] [10136,10137,10134,10135] CONDITIONAL_S
MERGE 10138 [(4,4),(5,4)] D [10119] [] [] [] [((4,4),(5,4))] [10138,10139,10140,10141] CONDITIONAL_S
Y_MEAS 10139 [(5,4)] HALF_D_PLUS_2 [10119] [] [] [] [] [10138,10139,10140,10141] CONDITIONAL_S
IDLE 10140 [(4,4)] HALF_D_PLUS_2 [10119] [] [] [] [] [10138,10139,10140,10141] CONDITIONAL_S
DISCARD 10141 [(5,4)] 0 [10119] [] [] [] [] [10138,10139,10140,10141] CONDITIONAL_S
INJECT_T 10142 [(4,0)] D [] [] [] [] [] [] none
MERGE 10143 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10160,10161,10162,10163] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10144 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10145 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10146 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10147 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 10148 [(0,4)] D [] [] [] [] [] [] none
MERGE 10149 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10168,10169,10170,10171] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10150 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10151 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10152 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10153 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10154 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10155 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10156 [(0,6)] D [] [] [] [] [] [] none
MERGE 10157 [(1,6),(2,6),(0,6)] D [] [10164,10165,10166,10167] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10158 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10159 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10160 [(4,2),(5,2)] D [10143] [] [] [] [((4,2),(5,2))] [10160,10161,10162,10163] CONDITIONAL_S
Y_MEAS 10161 [(5,2)] HALF_D_PLUS_2 [10143] [] [] [] [] [10160,10161,10162,10163] CONDITIONAL_S
IDLE 10162 [(4,2)] HALF_D_PLUS_2 [10143] [] [] [] [] [10160,10161,10162,10163] CONDITIONAL_S
DISCARD 10163 [(5,2)] 0 [10143] [] [] [] [] [10160,10161,10162,10163] CONDITIONAL_S
MERGE 10164 [(2,6),(3,6)] D [10157] [] [] [] [((2,6),(3,6))] [10164,10165,10166,10167] CONDITIONAL_S
Y_MEAS 10165 [(3,6)] HALF_D_PLUS_2 [10157] [] [] [] [] [10164,10165,10166,10167] CONDITIONAL_S
IDLE 10166 [(2,6)] HALF_D_PLUS_2 [10157] [] [] [] [] [10164,10165,10166,10167] CONDITIONAL_S
DISCARD 10167 [(3,6)] 0 [10157] [] [] [] [] [10164,10165,10166,10167] CONDITIONAL_S
MERGE 10168 [(4,4),(5,4)] D [10149] [] [] [] [((4,4),(5,4))] [10168,10169,10170,10171] CONDITIONAL_S
Y_MEAS 10169 [(5,4)] HALF_D_PLUS_2 [10149] [] [] [] [] [10168,10169,10170,10171] CONDITIONAL_S
IDLE 10170 [(4,4)] HALF_D_PLUS_2 [10149] [] [] [] [] [10168,10169,10170,10171] CONDITIONAL_S
DISCARD 10171 [(5,4)] 0 [10149] [] [] [] [] [10168,10169,10170,10171] CONDITIONAL_S
MERGE 10172 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10172,10173,10174,10175] CONDITIONAL_S
Y_MEAS 10173 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10172,10173,10174,10175] CONDITIONAL_S
IDLE 10174 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10172,10173,10174,10175] CONDITIONAL_S
DISCARD 10175 [(5,2)] 0 [] [] [] [] [] [10172,10173,10174,10175] CONDITIONAL_S
MERGE 10176 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10176,10177,10178,10179] CONDITIONAL_S
Y_MEAS 10177 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10176,10177,10178,10179] CONDITIONAL_S
IDLE 10178 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10176,10177,10178,10179] CONDITIONAL_S
DISCARD 10179 [(3,6)] 0 [] [] [] [] [] [10176,10177,10178,10179] CONDITIONAL_S
INJECT_T 10180 [(4,0)] D [] [] [] [] [] [] none
MERGE 10181 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10202,10203,10204,10205] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10182 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10183 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10184 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10185 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10186 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10186,10187,10188,10189] CONDITIONAL_S
Y_MEAS 10187 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10186,10187,10188,10189] CONDITIONAL_S
IDLE 10188 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10186,10187,10188,10189] CONDITIONAL_S
DISCARD 10189 [(5,4)] 0 [] [] [] [] [] [10186,10187,10188,10189] CONDITIONAL_S
INJECT_T 10190 [(0,4)] D [] [] [] [] [] [] none
MERGE 10191 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10210,10211,10212,10213] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10192 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10193 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10194 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10195 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10196 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10197 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10198 [(0,6)] D [] [] [] [] [] [] none
MERGE 10199 [(1,6),(2,6),(0,6)] D [] [10208,10209,10206,10207] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10200 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10201 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10202 [(4,2),(5,2)] D [10181] [] [] [] [((4,2),(5,2))] [10202,10203,10204,10205] CONDITIONAL_S
Y_MEAS 10203 [(5,2)] HALF_D_PLUS_2 [10181] [] [] [] [] [10202,10203,10204,10205] CONDITIONAL_S
IDLE 10204 [(4,2)] HALF_D_PLUS_2 [10181] [] [] [] [] [10202,10203,10204,10205] CONDITIONAL_S
DISCARD 10205 [(5,2)] 0 [10181] [] [] [] [] [10202,10203,10204,10205] CONDITIONAL_S
MERGE 10206 [(2,6),(3,6)] D [10199] [] [] [] [((2,6),(3,6))] [10208,10209,10206,10207] CONDITIONAL_S
Y_MEAS 10207 [(3,6)] HALF_D_PLUS_2 [10199] [] [] [] [] [10208,10209,10206,10207] CONDITIONAL_S
IDLE 10208 [(2,6)] HALF_D_PLUS_2 [10199] [] [] [] [] [10208,10209,10206,10207] CONDITIONAL_S
DISCARD 10209 [(3,6)] 0 [10199] [] [] [] [] [10208,10209,10206,10207] CONDITIONAL_S
MERGE 10210 [(4,4),(5,4)] D [10191] [] [] [] [((4,4),(5,4))] [10210,10211,10212,10213] CONDITIONAL_S
Y_MEAS 10211 [(5,4)] HALF_D_PLUS_2 [10191] [] [] [] [] [10210,10211,10212,10213] CONDITIONAL_S
IDLE 10212 [(4,4)] HALF_D_PLUS_2 [10191] [] [] [] [] [10210,10211,10212,10213] CONDITIONAL_S
DISCARD 10213 [(5,4)] 0 [10191] [] [] [] [] [10210,10211,10212,10213] CONDITIONAL_S
MERGE 10214 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10216,10217,10214,10215] CONDITIONAL_S
Y_MEAS 10215 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10216,10217,10214,10215] CONDITIONAL_S
IDLE 10216 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10216,10217,10214,10215] CONDITIONAL_S
DISCARD 10217 [(5,2)] 0 [] [] [] [] [] [10216,10217,10214,10215] CONDITIONAL_S
MERGE 10218 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10218,10219,10220,10221] CONDITIONAL_S
Y_MEAS 10219 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10218,10219,10220,10221] CONDITIONAL_S
IDLE 10220 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10218,10219,10220,10221] CONDITIONAL_S
DISCARD 10221 [(3,6)] 0 [] [] [] [] [] [10218,10219,10220,10221] CONDITIONAL_S
INJECT_T 10222 [(4,0)] D [] [] [] [] [] [] none
MERGE 10223 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10244,10245,10246,10247] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10224 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10225 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10226 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10227 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10228 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10228,10229,10230,10231] CONDITIONAL_S
Y_MEAS 10229 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10228,10229,10230,10231] CONDITIONAL_S
IDLE 10230 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10228,10229,10230,10231] CONDITIONAL_S
DISCARD 10231 [(5,4)] 0 [] [] [] [] [] [10228,10229,10230,10231] CONDITIONAL_S
INJECT_T 10232 [(0,4)] D [] [] [] [] [] [] none
MERGE 10233 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10252,10253,10254,10255] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10234 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10235 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10236 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10237 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10238 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10239 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10240 [(0,6)] D [] [] [] [] [] [] none
MERGE 10241 [(1,6),(2,6),(0,6)] D [] [10248,10249,10250,10251] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10242 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10243 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10244 [(4,2),(5,2)] D [10223] [] [] [] [((4,2),(5,2))] [10244,10245,10246,10247] CONDITIONAL_S
Y_MEAS 10245 [(5,2)] HALF_D_PLUS_2 [10223] [] [] [] [] [10244,10245,10246,10247] CONDITIONAL_S
IDLE 10246 [(4,2)] HALF_D_PLUS_2 [10223] [] [] [] [] [10244,10245,10246,10247] CONDITIONAL_S
DISCARD 10247 [(5,2)] 0 [10223] [] [] [] [] [10244,10245,10246,10247] CONDITIONAL_S
MERGE 10248 [(2,6),(3,6)] D [10241] [] [] [] [((2,6),(3,6))] [10248,10249,10250,10251] CONDITIONAL_S
Y_MEAS 10249 [(3,6)] HALF_D_PLUS_2 [10241] [] [] [] [] [10248,10249,10250,10251] CONDITIONAL_S
IDLE 10250 [(2,6)] HALF_D_PLUS_2 [10241] [] [] [] [] [10248,10249,10250,10251] CONDITIONAL_S
DISCARD 10251 [(3,6)] 0 [10241] [] [] [] [] [10248,10249,10250,10251] CONDITIONAL_S
MERGE 10252 [(4,4),(5,4)] D [10233] [] [] [] [((4,4),(5,4))] [10252,10253,10254,10255] CONDITIONAL_S
Y_MEAS 10253 [(5,4)] HALF_D_PLUS_2 [10233] [] [] [] [] [10252,10253,10254,10255] CONDITIONAL_S
IDLE 10254 [(4,4)] HALF_D_PLUS_2 [10233] [] [] [] [] [10252,10253,10254,10255] CONDITIONAL_S
DISCARD 10255 [(5,4)] 0 [10233] [] [] [] [] [10252,10253,10254,10255] CONDITIONAL_S
INJECT_T 10256 [(0,6)] D [] [] [] [] [] [] none
MERGE 10257 [(1,6),(2,6),(0,6)] D [] [10264,10265,10266,10267] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10258 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10259 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10260 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10260,10261,10262,10263] CONDITIONAL_S
Y_MEAS 10261 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10260,10261,10262,10263] CONDITIONAL_S
IDLE 10262 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10260,10261,10262,10263] CONDITIONAL_S
DISCARD 10263 [(5,2)] 0 [] [] [] [] [] [10260,10261,10262,10263] CONDITIONAL_S
MERGE 10264 [(2,6),(3,6)] D [10257] [] [] [] [((2,6),(3,6))] [10264,10265,10266,10267] CONDITIONAL_S
Y_MEAS 10265 [(3,6)] HALF_D_PLUS_2 [10257] [] [] [] [] [10264,10265,10266,10267] CONDITIONAL_S
IDLE 10266 [(2,6)] HALF_D_PLUS_2 [10257] [] [] [] [] [10264,10265,10266,10267] CONDITIONAL_S
DISCARD 10267 [(3,6)] 0 [10257] [] [] [] [] [10264,10265,10266,10267] CONDITIONAL_S
INJECT_T 10268 [(4,0)] D [] [] [] [] [] [] none
MERGE 10269 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10288,10289,10286,10287] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10270 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10271 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10272 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10273 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10274 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10274,10275,10276,10277] CONDITIONAL_S
Y_MEAS 10275 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10274,10275,10276,10277] CONDITIONAL_S
IDLE 10276 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10274,10275,10276,10277] CONDITIONAL_S
DISCARD 10277 [(5,4)] 0 [] [] [] [] [] [10274,10275,10276,10277] CONDITIONAL_S
INJECT_T 10278 [(0,4)] D [] [] [] [] [] [] none
MERGE 10279 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10290,10291,10292,10293] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10280 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10281 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10282 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10283 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10284 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10285 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10286 [(4,2),(5,2)] D [10269] [] [] [] [((4,2),(5,2))] [10288,10289,10286,10287] CONDITIONAL_S
Y_MEAS 10287 [(5,2)] HALF_D_PLUS_2 [10269] [] [] [] [] [10288,10289,10286,10287] CONDITIONAL_S
IDLE 10288 [(4,2)] HALF_D_PLUS_2 [10269] [] [] [] [] [10288,10289,10286,10287] CONDITIONAL_S
DISCARD 10289 [(5,2)] 0 [10269] [] [] [] [] [10288,10289,10286,10287] CONDITIONAL_S
MERGE 10290 [(4,4),(5,4)] D [10279] [] [] [] [((4,4),(5,4))] [10290,10291,10292,10293] CONDITIONAL_S
Y_MEAS 10291 [(5,4)] HALF_D_PLUS_2 [10279] [] [] [] [] [10290,10291,10292,10293] CONDITIONAL_S
IDLE 10292 [(4,4)] HALF_D_PLUS_2 [10279] [] [] [] [] [10290,10291,10292,10293] CONDITIONAL_S
DISCARD 10293 [(5,4)] 0 [10279] [] [] [] [] [10290,10291,10292,10293] CONDITIONAL_S
INJECT_T 10294 [(0,6)] D [] [] [] [] [] [] none
MERGE 10295 [(1,6),(2,6),(0,6)] D [] [10298,10299,10300,10301] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10296 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10297 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10298 [(2,6),(3,6)] D [10295] [] [] [] [((2,6),(3,6))] [10298,10299,10300,10301] CONDITIONAL_S
Y_MEAS 10299 [(3,6)] HALF_D_PLUS_2 [10295] [] [] [] [] [10298,10299,10300,10301] CONDITIONAL_S
IDLE 10300 [(2,6)] HALF_D_PLUS_2 [10295] [] [] [] [] [10298,10299,10300,10301] CONDITIONAL_S
DISCARD 10301 [(3,6)] 0 [10295] [] [] [] [] [10298,10299,10300,10301] CONDITIONAL_S
INJECT_T 10302 [(4,0)] D [] [] [] [] [] [] none
MERGE 10303 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10308,10309,10310,10311] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10304 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10305 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10306 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10307 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10308 [(4,2),(5,2)] D [10303] [] [] [] [((4,2),(5,2))] [10308,10309,10310,10311] CONDITIONAL_S
Y_MEAS 10309 [(5,2)] HALF_D_PLUS_2 [10303] [] [] [] [] [10308,10309,10310,10311] CONDITIONAL_S
IDLE 10310 [(4,2)] HALF_D_PLUS_2 [10303] [] [] [] [] [10308,10309,10310,10311] CONDITIONAL_S
DISCARD 10311 [(5,2)] 0 [10303] [] [] [] [] [10308,10309,10310,10311] CONDITIONAL_S
MERGE 10312 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10312,10313,10314,10315] CONDITIONAL_S
Y_MEAS 10313 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10312,10313,10314,10315] CONDITIONAL_S
IDLE 10314 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10312,10313,10314,10315] CONDITIONAL_S
DISCARD 10315 [(5,4)] 0 [] [] [] [] [] [10312,10313,10314,10315] CONDITIONAL_S
INJECT_T 10316 [(0,4)] D [] [] [] [] [] [] none
MERGE 10317 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10324,10325,10326,10327] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10318 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10319 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10320 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10321 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10322 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10323 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10324 [(4,4),(5,4)] D [10317] [] [] [] [((4,4),(5,4))] [10324,10325,10326,10327] CONDITIONAL_S
Y_MEAS 10325 [(5,4)] HALF_D_PLUS_2 [10317] [] [] [] [] [10324,10325,10326,10327] CONDITIONAL_S
IDLE 10326 [(4,4)] HALF_D_PLUS_2 [10317] [] [] [] [] [10324,10325,10326,10327] CONDITIONAL_S
DISCARD 10327 [(5,4)] 0 [10317] [] [] [] [] [10324,10325,10326,10327] CONDITIONAL_S
MERGE 10328 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10328,10329,10330,10331] CONDITIONAL_S
Y_MEAS 10329 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10328,10329,10330,10331] CONDITIONAL_S
IDLE 10330 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10328,10329,10330,10331] CONDITIONAL_S
DISCARD 10331 [(3,6)] 0 [] [] [] [] [] [10328,10329,10330,10331] CONDITIONAL_S
INJECT_T 10332 [(4,0)] D [] [] [] [] [] [] none
MERGE 10333 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10344,10345,10342,10343] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10334 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10335 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10336 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10337 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 10338 [(0,6)] D [] [] [] [] [] [] none
MERGE 10339 [(1,6),(2,6),(0,6)] D [] [10346,10347,10348,10349] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10340 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10341 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10342 [(4,2),(5,2)] D [10333] [] [] [] [((4,2),(5,2))] [10344,10345,10342,10343] CONDITIONAL_S
Y_MEAS 10343 [(5,2)] HALF_D_PLUS_2 [10333] [] [] [] [] [10344,10345,10342,10343] CONDITIONAL_S
IDLE 10344 [(4,2)] HALF_D_PLUS_2 [10333] [] [] [] [] [10344,10345,10342,10343] CONDITIONAL_S
DISCARD 10345 [(5,2)] 0 [10333] [] [] [] [] [10344,10345,10342,10343] CONDITIONAL_S
MERGE 10346 [(2,6),(3,6)] D [10339] [] [] [] [((2,6),(3,6))] [10346,10347,10348,10349] CONDITIONAL_S
Y_MEAS 10347 [(3,6)] HALF_D_PLUS_2 [10339] [] [] [] [] [10346,10347,10348,10349] CONDITIONAL_S
IDLE 10348 [(2,6)] HALF_D_PLUS_2 [10339] [] [] [] [] [10346,10347,10348,10349] CONDITIONAL_S
DISCARD 10349 [(3,6)] 0 [10339] [] [] [] [] [10346,10347,10348,10349] CONDITIONAL_S
INJECT_T 10350 [(0,4)] D [] [] [] [] [] [] none
MERGE 10351 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10360,10361,10358,10359] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10352 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10353 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10354 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10355 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10356 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10357 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10358 [(4,4),(5,4)] D [10351] [] [] [] [((4,4),(5,4))] [10360,10361,10358,10359] CONDITIONAL_S
Y_MEAS 10359 [(5,4)] HALF_D_PLUS_2 [10351] [] [] [] [] [10360,10361,10358,10359] CONDITIONAL_S
IDLE 10360 [(4,4)] HALF_D_PLUS_2 [10351] [] [] [] [] [10360,10361,10358,10359] CONDITIONAL_S
DISCARD 10361 [(5,4)] 0 [10351] [] [] [] [] [10360,10361,10358,10359] CONDITIONAL_S
INJECT_T 10362 [(4,0)] D [] [] [] [] [] [] none
MERGE 10363 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10372,10373,10374,10375] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10364 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10365 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10366 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10367 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 10368 [(0,6)] D [] [] [] [] [] [] none
MERGE 10369 [(1,6),(2,6),(0,6)] D [] [10376,10377,10378,10379] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10370 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10371 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10372 [(4,2),(5,2)] D [10363] [] [] [] [((4,2),(5,2))] [10372,10373,10374,10375] CONDITIONAL_S
Y_MEAS 10373 [(5,2)] HALF_D_PLUS_2 [10363] [] [] [] [] [10372,10373,10374,10375] CONDITIONAL_S
IDLE 10374 [(4,2)] HALF_D_PLUS_2 [10363] [] [] [] [] [10372,10373,10374,10375] CONDITIONAL_S
DISCARD 10375 [(5,2)] 0 [10363] [] [] [] [] [10372,10373,10374,10375] CONDITIONAL_S
MERGE 10376 [(2,6),(3,6)] D [10369] [] [] [] [((2,6),(3,6))] [10376,10377,10378,10379] CONDITIONAL_S
Y_MEAS 10377 [(3,6)] HALF_D_PLUS_2 [10369] [] [] [] [] [10376,10377,10378,10379] CONDITIONAL_S
IDLE 10378 [(2,6)] HALF_D_PLUS_2 [10369] [] [] [] [] [10376,10377,10378,10379] CONDITIONAL_S
DISCARD 10379 [(3,6)] 0 [10369] [] [] [] [] [10376,10377,10378,10379] CONDITIONAL_S
INJECT_T 10380 [(0,4)] D [] [] [] [] [] [] none
MERGE 10381 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10388,10389,10390,10391] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10382 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10383 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10384 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10385 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10386 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10387 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10388 [(4,4),(5,4)] D [10381] [] [] [] [((4,4),(5,4))] [10388,10389,10390,10391] CONDITIONAL_S
Y_MEAS 10389 [(5,4)] HALF_D_PLUS_2 [10381] [] [] [] [] [10388,10389,10390,10391] CONDITIONAL_S
IDLE 10390 [(4,4)] HALF_D_PLUS_2 [10381] [] [] [] [] [10388,10389,10390,10391] CONDITIONAL_S
DISCARD 10391 [(5,4)] 0 [10381] [] [] [] [] [10388,10389,10390,10391] CONDITIONAL_S
INJECT_T 10392 [(0,6)] D [] [] [] [] [] [] none
MERGE 10393 [(1,6),(2,6),(0,6)] D [] [10400,10401,10402,10403] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10394 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10395 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10396 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10396,10397,10398,10399] CONDITIONAL_S
Y_MEAS 10397 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10396,10397,10398,10399] CONDITIONAL_S
IDLE 10398 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10396,10397,10398,10399] CONDITIONAL_S
DISCARD 10399 [(5,2)] 0 [] [] [] [] [] [10396,10397,10398,10399] CONDITIONAL_S
MERGE 10400 [(2,6),(3,6)] D [10393] [] [] [] [((2,6),(3,6))] [10400,10401,10402,10403] CONDITIONAL_S
Y_MEAS 10401 [(3,6)] HALF_D_PLUS_2 [10393] [] [] [] [] [10400,10401,10402,10403] CONDITIONAL_S
IDLE 10402 [(2,6)] HALF_D_PLUS_2 [10393] [] [] [] [] [10400,10401,10402,10403] CONDITIONAL_S
DISCARD 10403 [(3,6)] 0 [10393] [] [] [] [] [10400,10401,10402,10403] CONDITIONAL_S
INJECT_T 10404 [(4,0)] D [] [] [] [] [] [] none
MERGE 10405 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10418,10419,10420,10421] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10406 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10407 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10408 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10409 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 10410 [(0,4)] D [] [] [] [] [] [] none
MERGE 10411 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10424,10425,10422,10423] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10412 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10413 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10414 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10415 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10416 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10417 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10418 [(4,2),(5,2)] D [10405] [] [] [] [((4,2),(5,2))] [10418,10419,10420,10421] CONDITIONAL_S
Y_MEAS 10419 [(5,2)] HALF_D_PLUS_2 [10405] [] [] [] [] [10418,10419,10420,10421] CONDITIONAL_S
IDLE 10420 [(4,2)] HALF_D_PLUS_2 [10405] [] [] [] [] [10418,10419,10420,10421] CONDITIONAL_S
DISCARD 10421 [(5,2)] 0 [10405] [] [] [] [] [10418,10419,10420,10421] CONDITIONAL_S
MERGE 10422 [(4,4),(5,4)] D [10411] [] [] [] [((4,4),(5,4))] [10424,10425,10422,10423] CONDITIONAL_S
Y_MEAS 10423 [(5,4)] HALF_D_PLUS_2 [10411] [] [] [] [] [10424,10425,10422,10423] CONDITIONAL_S
IDLE 10424 [(4,4)] HALF_D_PLUS_2 [10411] [] [] [] [] [10424,10425,10422,10423] CONDITIONAL_S
DISCARD 10425 [(5,4)] 0 [10411] [] [] [] [] [10424,10425,10422,10423] CONDITIONAL_S
INJECT_T 10426 [(0,6)] D [] [] [] [] [] [] none
MERGE 10427 [(1,6),(2,6),(0,6)] D [] [10432,10433,10430,10431] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10428 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10429 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10430 [(2,6),(3,6)] D [10427] [] [] [] [((2,6),(3,6))] [10432,10433,10430,10431] CONDITIONAL_S
Y_MEAS 10431 [(3,6)] HALF_D_PLUS_2 [10427] [] [] [] [] [10432,10433,10430,10431] CONDITIONAL_S
IDLE 10432 [(2,6)] HALF_D_PLUS_2 [10427] [] [] [] [] [10432,10433,10430,10431] CONDITIONAL_S
DISCARD 10433 [(3,6)] 0 [10427] [] [] [] [] [10432,10433,10430,10431] CONDITIONAL_S
INJECT_T 10434 [(4,0)] D [] [] [] [] [] [] none
MERGE 10435 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10448,10449,10450,10451] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10436 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10437 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10438 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10439 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 10440 [(0,4)] D [] [] [] [] [] [] none
MERGE 10441 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10452,10453,10454,10455] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10442 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10443 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10444 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10445 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10446 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10447 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10448 [(4,2),(5,2)] D [10435] [] [] [] [((4,2),(5,2))] [10448,10449,10450,10451] CONDITIONAL_S
Y_MEAS 10449 [(5,2)] HALF_D_PLUS_2 [10435] [] [] [] [] [10448,10449,10450,10451] CONDITIONAL_S
IDLE 10450 [(4,2)] HALF_D_PLUS_2 [10435] [] [] [] [] [10448,10449,10450,10451] CONDITIONAL_S
DISCARD 10451 [(5,2)] 0 [10435] [] [] [] [] [10448,10449,10450,10451] CONDITIONAL_S
MERGE 10452 [(4,4),(5,4)] D [10441] [] [] [] [((4,4),(5,4))] [10452,10453,10454,10455] CONDITIONAL_S
Y_MEAS 10453 [(5,4)] HALF_D_PLUS_2 [10441] [] [] [] [] [10452,10453,10454,10455] CONDITIONAL_S
IDLE 10454 [(4,4)] HALF_D_PLUS_2 [10441] [] [] [] [] [10452,10453,10454,10455] CONDITIONAL_S
DISCARD 10455 [(5,4)] 0 [10441] [] [] [] [] [10452,10453,10454,10455] CONDITIONAL_S
MERGE 10456 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10456,10457,10458,10459] CONDITIONAL_S
Y_MEAS 10457 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10456,10457,10458,10459] CONDITIONAL_S
IDLE 10458 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10456,10457,10458,10459] CONDITIONAL_S
DISCARD 10459 [(3,6)] 0 [] [] [] [] [] [10456,10457,10458,10459] CONDITIONAL_S
INJECT_T 10460 [(0,4)] D [] [] [] [] [] [] none
MERGE 10461 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10488,10489,10486,10487] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10462 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10463 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10464 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10465 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10466 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10467 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10468 [(0,6)] D [] [] [] [] [] [] none
MERGE 10469 [(1,6),(2,6),(0,6)] D [] [10476,10477,10478,10479] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10470 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10471 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10472 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10472,10473,10474,10475] CONDITIONAL_S
Y_MEAS 10473 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10472,10473,10474,10475] CONDITIONAL_S
IDLE 10474 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10472,10473,10474,10475] CONDITIONAL_S
DISCARD 10475 [(5,2)] 0 [] [] [] [] [] [10472,10473,10474,10475] CONDITIONAL_S
MERGE 10476 [(2,6),(3,6)] D [10469] [] [] [] [((2,6),(3,6))] [10476,10477,10478,10479] CONDITIONAL_S
Y_MEAS 10477 [(3,6)] HALF_D_PLUS_2 [10469] [] [] [] [] [10476,10477,10478,10479] CONDITIONAL_S
IDLE 10478 [(2,6)] HALF_D_PLUS_2 [10469] [] [] [] [] [10476,10477,10478,10479] CONDITIONAL_S
DISCARD 10479 [(3,6)] 0 [10469] [] [] [] [] [10476,10477,10478,10479] CONDITIONAL_S
INJECT_T 10480 [(4,0)] D [] [] [] [] [] [] none
MERGE 10481 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10490,10491,10492,10493] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10482 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10483 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10484 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10485 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10486 [(4,4),(5,4)] D [10461] [] [] [] [((4,4),(5,4))] [10488,10489,10486,10487] CONDITIONAL_S
Y_MEAS 10487 [(5,4)] HALF_D_PLUS_2 [10461] [] [] [] [] [10488,10489,10486,10487] CONDITIONAL_S
IDLE 10488 [(4,4)] HALF_D_PLUS_2 [10461] [] [] [] [] [10488,10489,10486,10487] CONDITIONAL_S
DISCARD 10489 [(5,4)] 0 [10461] [] [] [] [] [10488,10489,10486,10487] CONDITIONAL_S
MERGE 10490 [(4,2),(5,2)] D [10481] [] [] [] [((4,2),(5,2))] [10490,10491,10492,10493] CONDITIONAL_S
Y_MEAS 10491 [(5,2)] HALF_D_PLUS_2 [10481] [] [] [] [] [10490,10491,10492,10493] CONDITIONAL_S
IDLE 10492 [(4,2)] HALF_D_PLUS_2 [10481] [] [] [] [] [10490,10491,10492,10493] CONDITIONAL_S
DISCARD 10493 [(5,2)] 0 [10481] [] [] [] [] [10490,10491,10492,10493] CONDITIONAL_S
INJECT_T 10494 [(0,4)] D [] [] [] [] [] [] none
MERGE 10495 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10516,10517,10518,10519] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10496 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10497 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10498 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10499 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10500 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10501 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10502 [(0,6)] D [] [] [] [] [] [] none
MERGE 10503 [(1,6),(2,6),(0,6)] D [] [10506,10507,10508,10509] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10504 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10505 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10506 [(2,6),(3,6)] D [10503] [] [] [] [((2,6),(3,6))] [10506,10507,10508,10509] CONDITIONAL_S
Y_MEAS 10507 [(3,6)] HALF_D_PLUS_2 [10503] [] [] [] [] [10506,10507,10508,10509] CONDITIONAL_S
IDLE 10508 [(2,6)] HALF_D_PLUS_2 [10503] [] [] [] [] [10506,10507,10508,10509] CONDITIONAL_S
DISCARD 10509 [(3,6)] 0 [10503] [] [] [] [] [10506,10507,10508,10509] CONDITIONAL_S
INJECT_T 10510 [(4,0)] D [] [] [] [] [] [] none
MERGE 10511 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10520,10521,10522,10523] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10512 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10513 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10514 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10515 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10516 [(4,4),(5,4)] D [10495] [] [] [] [((4,4),(5,4))] [10516,10517,10518,10519] CONDITIONAL_S
Y_MEAS 10517 [(5,4)] HALF_D_PLUS_2 [10495] [] [] [] [] [10516,10517,10518,10519] CONDITIONAL_S
IDLE 10518 [(4,4)] HALF_D_PLUS_2 [10495] [] [] [] [] [10516,10517,10518,10519] CONDITIONAL_S
DISCARD 10519 [(5,4)] 0 [10495] [] [] [] [] [10516,10517,10518,10519] CONDITIONAL_S
MERGE 10520 [(4,2),(5,2)] D [10511] [] [] [] [((4,2),(5,2))] [10520,10521,10522,10523] CONDITIONAL_S
Y_MEAS 10521 [(5,2)] HALF_D_PLUS_2 [10511] [] [] [] [] [10520,10521,10522,10523] CONDITIONAL_S
IDLE 10522 [(4,2)] HALF_D_PLUS_2 [10511] [] [] [] [] [10520,10521,10522,10523] CONDITIONAL_S
DISCARD 10523 [(5,2)] 0 [10511] [] [] [] [] [10520,10521,10522,10523] CONDITIONAL_S
INJECT_T 10524 [(0,4)] D [] [] [] [] [] [] none
MERGE 10525 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10546,10547,10548,10549] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10527 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10528 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10529 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10531 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10532 [(0,6)] D [] [] [] [] [] [] none
MERGE 10533 [(1,6),(2,6),(0,6)] D [] [10536,10537,10538,10539] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10534 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10535 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10536 [(2,6),(3,6)] D [10533] [] [] [] [((2,6),(3,6))] [10536,10537,10538,10539] CONDITIONAL_S
Y_MEAS 10537 [(3,6)] HALF_D_PLUS_2 [10533] [] [] [] [] [10536,10537,10538,10539] CONDITIONAL_S
IDLE 10538 [(2,6)] HALF_D_PLUS_2 [10533] [] [] [] [] [10536,10537,10538,10539] CONDITIONAL_S
DISCARD 10539 [(3,6)] 0 [10533] [] [] [] [] [10536,10537,10538,10539] CONDITIONAL_S
INJECT_T 10540 [(4,0)] D [] [] [] [] [] [] none
MERGE 10541 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10552,10553,10550,10551] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10542 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10543 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10544 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10545 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10546 [(4,4),(5,4)] D [10525] [] [] [] [((4,4),(5,4))] [10546,10547,10548,10549] CONDITIONAL_S
Y_MEAS 10547 [(5,4)] HALF_D_PLUS_2 [10525] [] [] [] [] [10546,10547,10548,10549] CONDITIONAL_S
IDLE 10548 [(4,4)] HALF_D_PLUS_2 [10525] [] [] [] [] [10546,10547,10548,10549] CONDITIONAL_S
DISCARD 10549 [(5,4)] 0 [10525] [] [] [] [] [10546,10547,10548,10549] CONDITIONAL_S
MERGE 10550 [(4,2),(5,2)] D [10541] [] [] [] [((4,2),(5,2))] [10552,10553,10550,10551] CONDITIONAL_S
Y_MEAS 10551 [(5,2)] HALF_D_PLUS_2 [10541] [] [] [] [] [10552,10553,10550,10551] CONDITIONAL_S
IDLE 10552 [(4,2)] HALF_D_PLUS_2 [10541] [] [] [] [] [10552,10553,10550,10551] CONDITIONAL_S
DISCARD 10553 [(5,2)] 0 [10541] [] [] [] [] [10552,10553,10550,10551] CONDITIONAL_S
INJECT_T 10554 [(0,4)] D [] [] [] [] [] [] none
MERGE 10555 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10572,10573,10574,10575] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10556 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10557 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10558 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10559 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10560 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10561 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10562 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10562,10563,10564,10565] CONDITIONAL_S
Y_MEAS 10563 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10562,10563,10564,10565] CONDITIONAL_S
IDLE 10564 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10562,10563,10564,10565] CONDITIONAL_S
DISCARD 10565 [(3,6)] 0 [] [] [] [] [] [10562,10563,10564,10565] CONDITIONAL_S
INJECT_T 10566 [(4,0)] D [] [] [] [] [] [] none
MERGE 10567 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10580,10581,10582,10583] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10568 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10569 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10570 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10571 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10572 [(4,4),(5,4)] D [10555] [] [] [] [((4,4),(5,4))] [10572,10573,10574,10575] CONDITIONAL_S
Y_MEAS 10573 [(5,4)] HALF_D_PLUS_2 [10555] [] [] [] [] [10572,10573,10574,10575] CONDITIONAL_S
IDLE 10574 [(4,4)] HALF_D_PLUS_2 [10555] [] [] [] [] [10572,10573,10574,10575] CONDITIONAL_S
DISCARD 10575 [(5,4)] 0 [10555] [] [] [] [] [10572,10573,10574,10575] CONDITIONAL_S
INJECT_T 10576 [(0,6)] D [] [] [] [] [] [] none
MERGE 10577 [(1,6),(2,6),(0,6)] D [] [10584,10585,10586,10587] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10578 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10580 [(4,2),(5,2)] D [10567] [] [] [] [((4,2),(5,2))] [10580,10581,10582,10583] CONDITIONAL_S
Y_MEAS 10581 [(5,2)] HALF_D_PLUS_2 [10567] [] [] [] [] [10580,10581,10582,10583] CONDITIONAL_S
IDLE 10582 [(4,2)] HALF_D_PLUS_2 [10567] [] [] [] [] [10580,10581,10582,10583] CONDITIONAL_S
DISCARD 10583 [(5,2)] 0 [10567] [] [] [] [] [10580,10581,10582,10583] CONDITIONAL_S
MERGE 10584 [(2,6),(3,6)] D [10577] [] [] [] [((2,6),(3,6))] [10584,10585,10586,10587] CONDITIONAL_S
Y_MEAS 10585 [(3,6)] HALF_D_PLUS_2 [10577] [] [] [] [] [10584,10585,10586,10587] CONDITIONAL_S
IDLE 10586 [(2,6)] HALF_D_PLUS_2 [10577] [] [] [] [] [10584,10585,10586,10587] CONDITIONAL_S
DISCARD 10587 [(3,6)] 0 [10577] [] [] [] [] [10584,10585,10586,10587] CONDITIONAL_S
MERGE 10588 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10588,10589,10590,10591] CONDITIONAL_S
Y_MEAS 10589 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10588,10589,10590,10591] CONDITIONAL_S
IDLE 10590 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10588,10589,10590,10591] CONDITIONAL_S
DISCARD 10591 [(5,4)] 0 [] [] [] [] [] [10588,10589,10590,10591] CONDITIONAL_S
INJECT_T 10592 [(0,4)] D [] [] [] [] [] [] none
MERGE 10593 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10618,10619,10620,10621] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10594 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10595 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10596 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10597 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10598 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10599 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10600 [(0,6)] D [] [] [] [] [] [] none
MERGE 10601 [(1,6),(2,6),(0,6)] D [] [10608,10609,10610,10611] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10603 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10604 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10604,10605,10606,10607] CONDITIONAL_S
Y_MEAS 10605 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10604,10605,10606,10607] CONDITIONAL_S
IDLE 10606 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10604,10605,10606,10607] CONDITIONAL_S
DISCARD 10607 [(5,2)] 0 [] [] [] [] [] [10604,10605,10606,10607] CONDITIONAL_S
MERGE 10608 [(2,6),(3,6)] D [10601] [] [] [] [((2,6),(3,6))] [10608,10609,10610,10611] CONDITIONAL_S
Y_MEAS 10609 [(3,6)] HALF_D_PLUS_2 [10601] [] [] [] [] [10608,10609,10610,10611] CONDITIONAL_S
IDLE 10610 [(2,6)] HALF_D_PLUS_2 [10601] [] [] [] [] [10608,10609,10610,10611] CONDITIONAL_S
DISCARD 10611 [(3,6)] 0 [10601] [] [] [] [] [10608,10609,10610,10611] CONDITIONAL_S
INJECT_T 10612 [(4,0)] D [] [] [] [] [] [] none
MERGE 10613 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10624,10625,10622,10623] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10614 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10615 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10616 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10617 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10618 [(4,4),(5,4)] D [10593] [] [] [] [((4,4),(5,4))] [10618,10619,10620,10621] CONDITIONAL_S
Y_MEAS 10619 [(5,4)] HALF_D_PLUS_2 [10593] [] [] [] [] [10618,10619,10620,10621] CONDITIONAL_S
IDLE 10620 [(4,4)] HALF_D_PLUS_2 [10593] [] [] [] [] [10618,10619,10620,10621] CONDITIONAL_S
DISCARD 10621 [(5,4)] 0 [10593] [] [] [] [] [10618,10619,10620,10621] CONDITIONAL_S
MERGE 10622 [(4,2),(5,2)] D [10613] [] [] [] [((4,2),(5,2))] [10624,10625,10622,10623] CONDITIONAL_S
Y_MEAS 10623 [(5,2)] HALF_D_PLUS_2 [10613] [] [] [] [] [10624,10625,10622,10623] CONDITIONAL_S
IDLE 10624 [(4,2)] HALF_D_PLUS_2 [10613] [] [] [] [] [10624,10625,10622,10623] CONDITIONAL_S
DISCARD 10625 [(5,2)] 0 [10613] [] [] [] [] [10624,10625,10622,10623] CONDITIONAL_S
MERGE 10626 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10626,10627,10628,10629] CONDITIONAL_S
Y_MEAS 10627 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10626,10627,10628,10629] CONDITIONAL_S
IDLE 10628 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10626,10627,10628,10629] CONDITIONAL_S
DISCARD 10629 [(3,6)] 0 [] [] [] [] [] [10626,10627,10628,10629] CONDITIONAL_S
INJECT_T 10630 [(4,0)] D [] [] [] [] [] [] none
MERGE 10631 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10652,10653,10654,10655] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10632 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10633 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10634 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10635 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10636 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10636,10637,10638,10639] CONDITIONAL_S
Y_MEAS 10637 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10636,10637,10638,10639] CONDITIONAL_S
IDLE 10638 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10636,10637,10638,10639] CONDITIONAL_S
DISCARD 10639 [(5,4)] 0 [] [] [] [] [] [10636,10637,10638,10639] CONDITIONAL_S
INJECT_T 10640 [(0,4)] D [] [] [] [] [] [] none
MERGE 10641 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10660,10661,10662,10663] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10642 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10643 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10644 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10645 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10646 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10647 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10648 [(0,6)] D [] [] [] [] [] [] none
MERGE 10649 [(1,6),(2,6),(0,6)] D [] [10656,10657,10658,10659] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10650 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10651 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10652 [(4,2),(5,2)] D [10631] [] [] [] [((4,2),(5,2))] [10652,10653,10654,10655] CONDITIONAL_S
Y_MEAS 10653 [(5,2)] HALF_D_PLUS_2 [10631] [] [] [] [] [10652,10653,10654,10655] CONDITIONAL_S
IDLE 10654 [(4,2)] HALF_D_PLUS_2 [10631] [] [] [] [] [10652,10653,10654,10655] CONDITIONAL_S
DISCARD 10655 [(5,2)] 0 [10631] [] [] [] [] [10652,10653,10654,10655] CONDITIONAL_S
MERGE 10656 [(2,6),(3,6)] D [10649] [] [] [] [((2,6),(3,6))] [10656,10657,10658,10659] CONDITIONAL_S
Y_MEAS 10657 [(3,6)] HALF_D_PLUS_2 [10649] [] [] [] [] [10656,10657,10658,10659] CONDITIONAL_S
IDLE 10658 [(2,6)] HALF_D_PLUS_2 [10649] [] [] [] [] [10656,10657,10658,10659] CONDITIONAL_S
DISCARD 10659 [(3,6)] 0 [10649] [] [] [] [] [10656,10657,10658,10659] CONDITIONAL_S
MERGE 10660 [(4,4),(5,4)] D [10641] [] [] [] [((4,4),(5,4))] [10660,10661,10662,10663] CONDITIONAL_S
Y_MEAS 10661 [(5,4)] HALF_D_PLUS_2 [10641] [] [] [] [] [10660,10661,10662,10663] CONDITIONAL_S
IDLE 10662 [(4,4)] HALF_D_PLUS_2 [10641] [] [] [] [] [10660,10661,10662,10663] CONDITIONAL_S
DISCARD 10663 [(5,4)] 0 [10641] [] [] [] [] [10660,10661,10662,10663] CONDITIONAL_S
INJECT_T 10664 [(0,4)] D [] [] [] [] [] [] none
MERGE 10665 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10690,10691,10692,10693] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10666 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10667 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10668 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10669 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10670 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10671 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10672 [(0,6)] D [] [] [] [] [] [] none
MERGE 10673 [(1,6),(2,6),(0,6)] D [] [10680,10681,10682,10683] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10674 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10675 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10676 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10676,10677,10678,10679] CONDITIONAL_S
Y_MEAS 10677 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10676,10677,10678,10679] CONDITIONAL_S
IDLE 10678 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10676,10677,10678,10679] CONDITIONAL_S
DISCARD 10679 [(5,2)] 0 [] [] [] [] [] [10676,10677,10678,10679] CONDITIONAL_S
MERGE 10680 [(2,6),(3,6)] D [10673] [] [] [] [((2,6),(3,6))] [10680,10681,10682,10683] CONDITIONAL_S
Y_MEAS 10681 [(3,6)] HALF_D_PLUS_2 [10673] [] [] [] [] [10680,10681,10682,10683] CONDITIONAL_S
IDLE 10682 [(2,6)] HALF_D_PLUS_2 [10673] [] [] [] [] [10680,10681,10682,10683] CONDITIONAL_S
DISCARD 10683 [(3,6)] 0 [10673] [] [] [] [] [10680,10681,10682,10683] CONDITIONAL_S
INJECT_T 10684 [(4,0)] D [] [] [] [] [] [] none
MERGE 10685 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10696,10697,10694,10695] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10686 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10687 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10688 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10689 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10690 [(4,4),(5,4)] D [10665] [] [] [] [((4,4),(5,4))] [10690,10691,10692,10693] CONDITIONAL_S
Y_MEAS 10691 [(5,4)] HALF_D_PLUS_2 [10665] [] [] [] [] [10690,10691,10692,10693] CONDITIONAL_S
IDLE 10692 [(4,4)] HALF_D_PLUS_2 [10665] [] [] [] [] [10690,10691,10692,10693] CONDITIONAL_S
DISCARD 10693 [(5,4)] 0 [10665] [] [] [] [] [10690,10691,10692,10693] CONDITIONAL_S
MERGE 10694 [(4,2),(5,2)] D [10685] [] [] [] [((4,2),(5,2))] [10696,10697,10694,10695] CONDITIONAL_S
Y_MEAS 10695 [(5,2)] HALF_D_PLUS_2 [10685] [] [] [] [] [10696,10697,10694,10695] CONDITIONAL_S
IDLE 10696 [(4,2)] HALF_D_PLUS_2 [10685] [] [] [] [] [10696,10697,10694,10695] CONDITIONAL_S
DISCARD 10697 [(5,2)] 0 [10685] [] [] [] [] [10696,10697,10694,10695] CONDITIONAL_S
INJECT_T 10698 [(0,6)] D [] [] [] [] [] [] none
MERGE 10699 [(1,6),(2,6),(0,6)] D [] [10704,10705,10702,10703] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10700 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10701 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10702 [(2,6),(3,6)] D [10699] [] [] [] [((2,6),(3,6))] [10704,10705,10702,10703] CONDITIONAL_S
Y_MEAS 10703 [(3,6)] HALF_D_PLUS_2 [10699] [] [] [] [] [10704,10705,10702,10703] CONDITIONAL_S
IDLE 10704 [(2,6)] HALF_D_PLUS_2 [10699] [] [] [] [] [10704,10705,10702,10703] CONDITIONAL_S
DISCARD 10705 [(3,6)] 0 [10699] [] [] [] [] [10704,10705,10702,10703] CONDITIONAL_S
MERGE 10706 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10706,10707,10708,10709] CONDITIONAL_S
Y_MEAS 10707 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10706,10707,10708,10709] CONDITIONAL_S
IDLE 10708 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10706,10707,10708,10709] CONDITIONAL_S
DISCARD 10709 [(5,4)] 0 [] [] [] [] [] [10706,10707,10708,10709] CONDITIONAL_S
INJECT_T 10710 [(0,4)] D [] [] [] [] [] [] none
MERGE 10711 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10728,10729,10730,10731] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10712 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10713 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10714 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10715 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10716 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10717 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10718 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10720,10721,10718,10719] CONDITIONAL_S
Y_MEAS 10719 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10720,10721,10718,10719] CONDITIONAL_S
IDLE 10720 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10720,10721,10718,10719] CONDITIONAL_S
DISCARD 10721 [(5,2)] 0 [] [] [] [] [] [10720,10721,10718,10719] CONDITIONAL_S
INJECT_T 10722 [(4,0)] D [] [] [] [] [] [] none
MERGE 10723 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10732,10733,10734,10735] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10724 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10725 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10726 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10727 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10728 [(4,4),(5,4)] D [10711] [] [] [] [((4,4),(5,4))] [10728,10729,10730,10731] CONDITIONAL_S
Y_MEAS 10729 [(5,4)] HALF_D_PLUS_2 [10711] [] [] [] [] [10728,10729,10730,10731] CONDITIONAL_S
IDLE 10730 [(4,4)] HALF_D_PLUS_2 [10711] [] [] [] [] [10728,10729,10730,10731] CONDITIONAL_S
DISCARD 10731 [(5,4)] 0 [10711] [] [] [] [] [10728,10729,10730,10731] CONDITIONAL_S
MERGE 10732 [(4,2),(5,2)] D [10723] [] [] [] [((4,2),(5,2))] [10732,10733,10734,10735] CONDITIONAL_S
Y_MEAS 10733 [(5,2)] HALF_D_PLUS_2 [10723] [] [] [] [] [10732,10733,10734,10735] CONDITIONAL_S
IDLE 10734 [(4,2)] HALF_D_PLUS_2 [10723] [] [] [] [] [10732,10733,10734,10735] CONDITIONAL_S
DISCARD 10735 [(5,2)] 0 [10723] [] [] [] [] [10732,10733,10734,10735] CONDITIONAL_S
INJECT_T 10736 [(0,6)] D [] [] [] [] [] [] none
MERGE 10737 [(1,6),(2,6),(0,6)] D [] [10740,10741,10742,10743] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10738 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10739 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10740 [(2,6),(3,6)] D [10737] [] [] [] [((2,6),(3,6))] [10740,10741,10742,10743] CONDITIONAL_S
Y_MEAS 10741 [(3,6)] HALF_D_PLUS_2 [10737] [] [] [] [] [10740,10741,10742,10743] CONDITIONAL_S
IDLE 10742 [(2,6)] HALF_D_PLUS_2 [10737] [] [] [] [] [10740,10741,10742,10743] CONDITIONAL_S
DISCARD 10743 [(3,6)] 0 [10737] [] [] [] [] [10740,10741,10742,10743] CONDITIONAL_S
INJECT_T 10744 [(4,0)] D [] [] [] [] [] [] none
MERGE 10745 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10762,10763,10764,10765] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10746 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10747 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10748 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10749 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10750 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10752,10753,10750,10751] CONDITIONAL_S
Y_MEAS 10751 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10752,10753,10750,10751] CONDITIONAL_S
IDLE 10752 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10752,10753,10750,10751] CONDITIONAL_S
DISCARD 10753 [(5,4)] 0 [] [] [] [] [] [10752,10753,10750,10751] CONDITIONAL_S
INJECT_T 10754 [(0,4)] D [] [] [] [] [] [] none
MERGE 10755 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10768,10769,10766,10767] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10756 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10757 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10758 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10759 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10760 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10761 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10762 [(4,2),(5,2)] D [10745] [] [] [] [((4,2),(5,2))] [10762,10763,10764,10765] CONDITIONAL_S
Y_MEAS 10763 [(5,2)] HALF_D_PLUS_2 [10745] [] [] [] [] [10762,10763,10764,10765] CONDITIONAL_S
IDLE 10764 [(4,2)] HALF_D_PLUS_2 [10745] [] [] [] [] [10762,10763,10764,10765] CONDITIONAL_S
DISCARD 10765 [(5,2)] 0 [10745] [] [] [] [] [10762,10763,10764,10765] CONDITIONAL_S
MERGE 10766 [(4,4),(5,4)] D [10755] [] [] [] [((4,4),(5,4))] [10768,10769,10766,10767] CONDITIONAL_S
Y_MEAS 10767 [(5,4)] HALF_D_PLUS_2 [10755] [] [] [] [] [10768,10769,10766,10767] CONDITIONAL_S
IDLE 10768 [(4,4)] HALF_D_PLUS_2 [10755] [] [] [] [] [10768,10769,10766,10767] CONDITIONAL_S
DISCARD 10769 [(5,4)] 0 [10755] [] [] [] [] [10768,10769,10766,10767] CONDITIONAL_S
INJECT_T 10770 [(0,6)] D [] [] [] [] [] [] none
MERGE 10771 [(1,6),(2,6),(0,6)] D [] [10776,10777,10774,10775] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10772 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10773 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10774 [(2,6),(3,6)] D [10771] [] [] [] [((2,6),(3,6))] [10776,10777,10774,10775] CONDITIONAL_S
Y_MEAS 10775 [(3,6)] HALF_D_PLUS_2 [10771] [] [] [] [] [10776,10777,10774,10775] CONDITIONAL_S
IDLE 10776 [(2,6)] HALF_D_PLUS_2 [10771] [] [] [] [] [10776,10777,10774,10775] CONDITIONAL_S
DISCARD 10777 [(3,6)] 0 [10771] [] [] [] [] [10776,10777,10774,10775] CONDITIONAL_S
INJECT_T 10778 [(4,0)] D [] [] [] [] [] [] none
MERGE 10779 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10784,10785,10786,10787] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10780 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10781 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10782 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10783 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10784 [(4,2),(5,2)] D [10779] [] [] [] [((4,2),(5,2))] [10784,10785,10786,10787] CONDITIONAL_S
Y_MEAS 10785 [(5,2)] HALF_D_PLUS_2 [10779] [] [] [] [] [10784,10785,10786,10787] CONDITIONAL_S
IDLE 10786 [(4,2)] HALF_D_PLUS_2 [10779] [] [] [] [] [10784,10785,10786,10787] CONDITIONAL_S
DISCARD 10787 [(5,2)] 0 [10779] [] [] [] [] [10784,10785,10786,10787] CONDITIONAL_S
MERGE 10788 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10788,10789,10790,10791] CONDITIONAL_S
Y_MEAS 10789 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10788,10789,10790,10791] CONDITIONAL_S
IDLE 10790 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10788,10789,10790,10791] CONDITIONAL_S
DISCARD 10791 [(5,4)] 0 [] [] [] [] [] [10788,10789,10790,10791] CONDITIONAL_S
INJECT_T 10792 [(0,4)] D [] [] [] [] [] [] none
MERGE 10793 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10808,10809,10810,10811] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10795 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10796 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10797 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10799 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10800 [(0,6)] D [] [] [] [] [] [] none
MERGE 10801 [(1,6),(2,6),(0,6)] D [] [10804,10805,10806,10807] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10802 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10803 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10804 [(2,6),(3,6)] D [10801] [] [] [] [((2,6),(3,6))] [10804,10805,10806,10807] CONDITIONAL_S
Y_MEAS 10805 [(3,6)] HALF_D_PLUS_2 [10801] [] [] [] [] [10804,10805,10806,10807] CONDITIONAL_S
IDLE 10806 [(2,6)] HALF_D_PLUS_2 [10801] [] [] [] [] [10804,10805,10806,10807] CONDITIONAL_S
DISCARD 10807 [(3,6)] 0 [10801] [] [] [] [] [10804,10805,10806,10807] CONDITIONAL_S
MERGE 10808 [(4,4),(5,4)] D [10793] [] [] [] [((4,4),(5,4))] [10808,10809,10810,10811] CONDITIONAL_S
Y_MEAS 10809 [(5,4)] HALF_D_PLUS_2 [10793] [] [] [] [] [10808,10809,10810,10811] CONDITIONAL_S
IDLE 10810 [(4,4)] HALF_D_PLUS_2 [10793] [] [] [] [] [10808,10809,10810,10811] CONDITIONAL_S
DISCARD 10811 [(5,4)] 0 [10793] [] [] [] [] [10808,10809,10810,10811] CONDITIONAL_S
MERGE 10812 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10812,10813,10814,10815] CONDITIONAL_S
Y_MEAS 10813 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10812,10813,10814,10815] CONDITIONAL_S
IDLE 10814 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10812,10813,10814,10815] CONDITIONAL_S
DISCARD 10815 [(5,2)] 0 [] [] [] [] [] [10812,10813,10814,10815] CONDITIONAL_S
INJECT_T 10816 [(4,0)] D [] [] [] [] [] [] none
MERGE 10817 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10824,10825,10822,10823] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10818 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10819 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10820 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10821 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10822 [(4,2),(5,2)] D [10817] [] [] [] [((4,2),(5,2))] [10824,10825,10822,10823] CONDITIONAL_S
Y_MEAS 10823 [(5,2)] HALF_D_PLUS_2 [10817] [] [] [] [] [10824,10825,10822,10823] CONDITIONAL_S
IDLE 10824 [(4,2)] HALF_D_PLUS_2 [10817] [] [] [] [] [10824,10825,10822,10823] CONDITIONAL_S
DISCARD 10825 [(5,2)] 0 [10817] [] [] [] [] [10824,10825,10822,10823] CONDITIONAL_S
MERGE 10826 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10826,10827,10828,10829] CONDITIONAL_S
Y_MEAS 10827 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10826,10827,10828,10829] CONDITIONAL_S
IDLE 10828 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10826,10827,10828,10829] CONDITIONAL_S
DISCARD 10829 [(3,6)] 0 [] [] [] [] [] [10826,10827,10828,10829] CONDITIONAL_S
MERGE 10830 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10832,10833,10830,10831] CONDITIONAL_S
Y_MEAS 10831 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10832,10833,10830,10831] CONDITIONAL_S
IDLE 10832 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10832,10833,10830,10831] CONDITIONAL_S
DISCARD 10833 [(5,4)] 0 [] [] [] [] [] [10832,10833,10830,10831] CONDITIONAL_S
INJECT_T 10834 [(0,4)] D [] [] [] [] [] [] none
MERGE 10835 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10850,10851,10852,10853] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10836 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10837 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10838 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10839 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10840 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10841 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10842 [(0,6)] D [] [] [] [] [] [] none
MERGE 10843 [(1,6),(2,6),(0,6)] D [] [10848,10849,10846,10847] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10844 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10845 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10846 [(2,6),(3,6)] D [10843] [] [] [] [((2,6),(3,6))] [10848,10849,10846,10847] CONDITIONAL_S
Y_MEAS 10847 [(3,6)] HALF_D_PLUS_2 [10843] [] [] [] [] [10848,10849,10846,10847] CONDITIONAL_S
IDLE 10848 [(2,6)] HALF_D_PLUS_2 [10843] [] [] [] [] [10848,10849,10846,10847] CONDITIONAL_S
DISCARD 10849 [(3,6)] 0 [10843] [] [] [] [] [10848,10849,10846,10847] CONDITIONAL_S
MERGE 10850 [(4,4),(5,4)] D [10835] [] [] [] [((4,4),(5,4))] [10850,10851,10852,10853] CONDITIONAL_S
Y_MEAS 10851 [(5,4)] HALF_D_PLUS_2 [10835] [] [] [] [] [10850,10851,10852,10853] CONDITIONAL_S
IDLE 10852 [(4,4)] HALF_D_PLUS_2 [10835] [] [] [] [] [10850,10851,10852,10853] CONDITIONAL_S
DISCARD 10853 [(5,4)] 0 [10835] [] [] [] [] [10850,10851,10852,10853] CONDITIONAL_S
INJECT_T 10854 [(4,0)] D [] [] [] [] [] [] none
MERGE 10855 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10860,10861,10862,10863] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10856 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10857 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10858 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10859 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10860 [(4,2),(5,2)] D [10855] [] [] [] [((4,2),(5,2))] [10860,10861,10862,10863] CONDITIONAL_S
Y_MEAS 10861 [(5,2)] HALF_D_PLUS_2 [10855] [] [] [] [] [10860,10861,10862,10863] CONDITIONAL_S
IDLE 10862 [(4,2)] HALF_D_PLUS_2 [10855] [] [] [] [] [10860,10861,10862,10863] CONDITIONAL_S
DISCARD 10863 [(5,2)] 0 [10855] [] [] [] [] [10860,10861,10862,10863] CONDITIONAL_S
MERGE 10864 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10864,10865,10866,10867] CONDITIONAL_S
Y_MEAS 10865 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10864,10865,10866,10867] CONDITIONAL_S
IDLE 10866 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10864,10865,10866,10867] CONDITIONAL_S
DISCARD 10867 [(3,6)] 0 [] [] [] [] [] [10864,10865,10866,10867] CONDITIONAL_S
MERGE 10868 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10868,10869,10870,10871] CONDITIONAL_S
Y_MEAS 10869 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10868,10869,10870,10871] CONDITIONAL_S
IDLE 10870 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10868,10869,10870,10871] CONDITIONAL_S
DISCARD 10871 [(5,4)] 0 [] [] [] [] [] [10868,10869,10870,10871] CONDITIONAL_S
INJECT_T 10872 [(0,4)] D [] [] [] [] [] [] none
MERGE 10873 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10896,10897,10894,10895] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10874 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10878 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10879 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10880 [(0,6)] D [] [] [] [] [] [] none
MERGE 10881 [(1,6),(2,6),(0,6)] D [] [10884,10885,10886,10887] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10882 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10883 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10884 [(2,6),(3,6)] D [10881] [] [] [] [((2,6),(3,6))] [10884,10885,10886,10887] CONDITIONAL_S
Y_MEAS 10885 [(3,6)] HALF_D_PLUS_2 [10881] [] [] [] [] [10884,10885,10886,10887] CONDITIONAL_S
IDLE 10886 [(2,6)] HALF_D_PLUS_2 [10881] [] [] [] [] [10884,10885,10886,10887] CONDITIONAL_S
DISCARD 10887 [(3,6)] 0 [10881] [] [] [] [] [10884,10885,10886,10887] CONDITIONAL_S
INJECT_T 10888 [(4,0)] D [] [] [] [] [] [] none
MERGE 10889 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10898,10899,10900,10901] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10890 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10891 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10892 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10893 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10894 [(4,4),(5,4)] D [10873] [] [] [] [((4,4),(5,4))] [10896,10897,10894,10895] CONDITIONAL_S
Y_MEAS 10895 [(5,4)] HALF_D_PLUS_2 [10873] [] [] [] [] [10896,10897,10894,10895] CONDITIONAL_S
IDLE 10896 [(4,4)] HALF_D_PLUS_2 [10873] [] [] [] [] [10896,10897,10894,10895] CONDITIONAL_S
DISCARD 10897 [(5,4)] 0 [10873] [] [] [] [] [10896,10897,10894,10895] CONDITIONAL_S
MERGE 10898 [(4,2),(5,2)] D [10889] [] [] [] [((4,2),(5,2))] [10898,10899,10900,10901] CONDITIONAL_S
Y_MEAS 10899 [(5,2)] HALF_D_PLUS_2 [10889] [] [] [] [] [10898,10899,10900,10901] CONDITIONAL_S
IDLE 10900 [(4,2)] HALF_D_PLUS_2 [10889] [] [] [] [] [10898,10899,10900,10901] CONDITIONAL_S
DISCARD 10901 [(5,2)] 0 [10889] [] [] [] [] [10898,10899,10900,10901] CONDITIONAL_S
MERGE 10902 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10904,10905,10902,10903] CONDITIONAL_S
Y_MEAS 10903 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10904,10905,10902,10903] CONDITIONAL_S
IDLE 10904 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10904,10905,10902,10903] CONDITIONAL_S
DISCARD 10905 [(3,6)] 0 [] [] [] [] [] [10904,10905,10902,10903] CONDITIONAL_S
MERGE 10906 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10906,10907,10908,10909] CONDITIONAL_S
Y_MEAS 10907 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10906,10907,10908,10909] CONDITIONAL_S
IDLE 10908 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10906,10907,10908,10909] CONDITIONAL_S
DISCARD 10909 [(5,4)] 0 [] [] [] [] [] [10906,10907,10908,10909] CONDITIONAL_S
INJECT_T 10910 [(0,4)] D [] [] [] [] [] [] none
MERGE 10911 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10936,10937,10938,10939] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10912 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10913 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10914 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10915 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10916 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10917 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10918 [(0,6)] D [] [] [] [] [] [] none
MERGE 10919 [(1,6),(2,6),(0,6)] D [] [10928,10929,10926,10927] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10920 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10921 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10922 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10922,10923,10924,10925] CONDITIONAL_S
Y_MEAS 10923 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10922,10923,10924,10925] CONDITIONAL_S
IDLE 10924 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10922,10923,10924,10925] CONDITIONAL_S
DISCARD 10925 [(5,2)] 0 [] [] [] [] [] [10922,10923,10924,10925] CONDITIONAL_S
MERGE 10926 [(2,6),(3,6)] D [10919] [] [] [] [((2,6),(3,6))] [10928,10929,10926,10927] CONDITIONAL_S
Y_MEAS 10927 [(3,6)] HALF_D_PLUS_2 [10919] [] [] [] [] [10928,10929,10926,10927] CONDITIONAL_S
IDLE 10928 [(2,6)] HALF_D_PLUS_2 [10919] [] [] [] [] [10928,10929,10926,10927] CONDITIONAL_S
DISCARD 10929 [(3,6)] 0 [10919] [] [] [] [] [10928,10929,10926,10927] CONDITIONAL_S
INJECT_T 10930 [(4,0)] D [] [] [] [] [] [] none
MERGE 10931 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10940,10941,10942,10943] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10932 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10933 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10934 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10935 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10936 [(4,4),(5,4)] D [10911] [] [] [] [((4,4),(5,4))] [10936,10937,10938,10939] CONDITIONAL_S
Y_MEAS 10937 [(5,4)] HALF_D_PLUS_2 [10911] [] [] [] [] [10936,10937,10938,10939] CONDITIONAL_S
IDLE 10938 [(4,4)] HALF_D_PLUS_2 [10911] [] [] [] [] [10936,10937,10938,10939] CONDITIONAL_S
DISCARD 10939 [(5,4)] 0 [10911] [] [] [] [] [10936,10937,10938,10939] CONDITIONAL_S
MERGE 10940 [(4,2),(5,2)] D [10931] [] [] [] [((4,2),(5,2))] [10940,10941,10942,10943] CONDITIONAL_S
Y_MEAS 10941 [(5,2)] HALF_D_PLUS_2 [10931] [] [] [] [] [10940,10941,10942,10943] CONDITIONAL_S
IDLE 10942 [(4,2)] HALF_D_PLUS_2 [10931] [] [] [] [] [10940,10941,10942,10943] CONDITIONAL_S
DISCARD 10943 [(5,2)] 0 [10931] [] [] [] [] [10940,10941,10942,10943] CONDITIONAL_S
MERGE 10944 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10944,10945,10946,10947] CONDITIONAL_S
Y_MEAS 10945 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10944,10945,10946,10947] CONDITIONAL_S
IDLE 10946 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10944,10945,10946,10947] CONDITIONAL_S
DISCARD 10947 [(3,6)] 0 [] [] [] [] [] [10944,10945,10946,10947] CONDITIONAL_S
INJECT_T 10948 [(4,0)] D [] [] [] [] [] [] none
MERGE 10949 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [10970,10971,10972,10973] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10950 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10951 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10952 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10953 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10954 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10954,10955,10956,10957] CONDITIONAL_S
Y_MEAS 10955 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10954,10955,10956,10957] CONDITIONAL_S
IDLE 10956 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10954,10955,10956,10957] CONDITIONAL_S
DISCARD 10957 [(5,4)] 0 [] [] [] [] [] [10954,10955,10956,10957] CONDITIONAL_S
INJECT_T 10958 [(0,4)] D [] [] [] [] [] [] none
MERGE 10959 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [10978,10979,10980,10981] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 10960 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10961 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10962 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10963 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10964 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10965 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10966 [(0,6)] D [] [] [] [] [] [] none
MERGE 10967 [(1,6),(2,6),(0,6)] D [] [10976,10977,10974,10975] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10968 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10969 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10970 [(4,2),(5,2)] D [10949] [] [] [] [((4,2),(5,2))] [10970,10971,10972,10973] CONDITIONAL_S
Y_MEAS 10971 [(5,2)] HALF_D_PLUS_2 [10949] [] [] [] [] [10970,10971,10972,10973] CONDITIONAL_S
IDLE 10972 [(4,2)] HALF_D_PLUS_2 [10949] [] [] [] [] [10970,10971,10972,10973] CONDITIONAL_S
DISCARD 10973 [(5,2)] 0 [10949] [] [] [] [] [10970,10971,10972,10973] CONDITIONAL_S
MERGE 10974 [(2,6),(3,6)] D [10967] [] [] [] [((2,6),(3,6))] [10976,10977,10974,10975] CONDITIONAL_S
Y_MEAS 10975 [(3,6)] HALF_D_PLUS_2 [10967] [] [] [] [] [10976,10977,10974,10975] CONDITIONAL_S
IDLE 10976 [(2,6)] HALF_D_PLUS_2 [10967] [] [] [] [] [10976,10977,10974,10975] CONDITIONAL_S
DISCARD 10977 [(3,6)] 0 [10967] [] [] [] [] [10976,10977,10974,10975] CONDITIONAL_S
MERGE 10978 [(4,4),(5,4)] D [10959] [] [] [] [((4,4),(5,4))] [10978,10979,10980,10981] CONDITIONAL_S
Y_MEAS 10979 [(5,4)] HALF_D_PLUS_2 [10959] [] [] [] [] [10978,10979,10980,10981] CONDITIONAL_S
IDLE 10980 [(4,4)] HALF_D_PLUS_2 [10959] [] [] [] [] [10978,10979,10980,10981] CONDITIONAL_S
DISCARD 10981 [(5,4)] 0 [10959] [] [] [] [] [10978,10979,10980,10981] CONDITIONAL_S
MERGE 10982 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [10984,10985,10982,10983] CONDITIONAL_S
Y_MEAS 10983 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [10984,10985,10982,10983] CONDITIONAL_S
IDLE 10984 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [10984,10985,10982,10983] CONDITIONAL_S
DISCARD 10985 [(5,2)] 0 [] [] [] [] [] [10984,10985,10982,10983] CONDITIONAL_S
MERGE 10986 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10986,10987,10988,10989] CONDITIONAL_S
Y_MEAS 10987 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10986,10987,10988,10989] CONDITIONAL_S
IDLE 10988 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10986,10987,10988,10989] CONDITIONAL_S
DISCARD 10989 [(3,6)] 0 [] [] [] [] [] [10986,10987,10988,10989] CONDITIONAL_S
INJECT_T 10990 [(4,0)] D [] [] [] [] [] [] none
MERGE 10991 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11012,11013,11014,11015] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 10992 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 10993 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 10994 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10995 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10996 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [10996,10997,10998,10999] CONDITIONAL_S
Y_MEAS 10997 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [10996,10997,10998,10999] CONDITIONAL_S
IDLE 10998 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [10996,10997,10998,10999] CONDITIONAL_S
DISCARD 10999 [(5,4)] 0 [] [] [] [] [] [10996,10997,10998,10999] CONDITIONAL_S
INJECT_T 11000 [(0,4)] D [] [] [] [] [] [] none
MERGE 11001 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11020,11021,11022,11023] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11002 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11003 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11004 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11005 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11006 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11007 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 11008 [(0,6)] D [] [] [] [] [] [] none
MERGE 11009 [(1,6),(2,6),(0,6)] D [] [11016,11017,11018,11019] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11010 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11011 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11012 [(4,2),(5,2)] D [10991] [] [] [] [((4,2),(5,2))] [11012,11013,11014,11015] CONDITIONAL_S
Y_MEAS 11013 [(5,2)] HALF_D_PLUS_2 [10991] [] [] [] [] [11012,11013,11014,11015] CONDITIONAL_S
IDLE 11014 [(4,2)] HALF_D_PLUS_2 [10991] [] [] [] [] [11012,11013,11014,11015] CONDITIONAL_S
DISCARD 11015 [(5,2)] 0 [10991] [] [] [] [] [11012,11013,11014,11015] CONDITIONAL_S
MERGE 11016 [(2,6),(3,6)] D [11009] [] [] [] [((2,6),(3,6))] [11016,11017,11018,11019] CONDITIONAL_S
Y_MEAS 11017 [(3,6)] HALF_D_PLUS_2 [11009] [] [] [] [] [11016,11017,11018,11019] CONDITIONAL_S
IDLE 11018 [(2,6)] HALF_D_PLUS_2 [11009] [] [] [] [] [11016,11017,11018,11019] CONDITIONAL_S
DISCARD 11019 [(3,6)] 0 [11009] [] [] [] [] [11016,11017,11018,11019] CONDITIONAL_S
MERGE 11020 [(4,4),(5,4)] D [11001] [] [] [] [((4,4),(5,4))] [11020,11021,11022,11023] CONDITIONAL_S
Y_MEAS 11021 [(5,4)] HALF_D_PLUS_2 [11001] [] [] [] [] [11020,11021,11022,11023] CONDITIONAL_S
IDLE 11022 [(4,4)] HALF_D_PLUS_2 [11001] [] [] [] [] [11020,11021,11022,11023] CONDITIONAL_S
DISCARD 11023 [(5,4)] 0 [11001] [] [] [] [] [11020,11021,11022,11023] CONDITIONAL_S
INJECT_T 11024 [(4,0)] D [] [] [] [] [] [] none
MERGE 11025 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11034,11035,11036,11037] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11026 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11027 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11028 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11029 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 11030 [(0,6)] D [] [] [] [] [] [] none
MERGE 11031 [(1,6),(2,6),(0,6)] D [] [11040,11041,11038,11039] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11032 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11033 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11034 [(4,2),(5,2)] D [11025] [] [] [] [((4,2),(5,2))] [11034,11035,11036,11037] CONDITIONAL_S
Y_MEAS 11035 [(5,2)] HALF_D_PLUS_2 [11025] [] [] [] [] [11034,11035,11036,11037] CONDITIONAL_S
IDLE 11036 [(4,2)] HALF_D_PLUS_2 [11025] [] [] [] [] [11034,11035,11036,11037] CONDITIONAL_S
DISCARD 11037 [(5,2)] 0 [11025] [] [] [] [] [11034,11035,11036,11037] CONDITIONAL_S
MERGE 11038 [(2,6),(3,6)] D [11031] [] [] [] [((2,6),(3,6))] [11040,11041,11038,11039] CONDITIONAL_S
Y_MEAS 11039 [(3,6)] HALF_D_PLUS_2 [11031] [] [] [] [] [11040,11041,11038,11039] CONDITIONAL_S
IDLE 11040 [(2,6)] HALF_D_PLUS_2 [11031] [] [] [] [] [11040,11041,11038,11039] CONDITIONAL_S
DISCARD 11041 [(3,6)] 0 [11031] [] [] [] [] [11040,11041,11038,11039] CONDITIONAL_S
MERGE 11042 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11042,11043,11044,11045] CONDITIONAL_S
Y_MEAS 11043 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11042,11043,11044,11045] CONDITIONAL_S
IDLE 11044 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11042,11043,11044,11045] CONDITIONAL_S
DISCARD 11045 [(5,4)] 0 [] [] [] [] [] [11042,11043,11044,11045] CONDITIONAL_S
INJECT_T 11046 [(0,4)] D [] [] [] [] [] [] none
MERGE 11047 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11056,11057,11054,11055] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11048 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11049 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11050 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11051 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11052 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11053 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11054 [(4,4),(5,4)] D [11047] [] [] [] [((4,4),(5,4))] [11056,11057,11054,11055] CONDITIONAL_S
Y_MEAS 11055 [(5,4)] HALF_D_PLUS_2 [11047] [] [] [] [] [11056,11057,11054,11055] CONDITIONAL_S
IDLE 11056 [(4,4)] HALF_D_PLUS_2 [11047] [] [] [] [] [11056,11057,11054,11055] CONDITIONAL_S
DISCARD 11057 [(5,4)] 0 [11047] [] [] [] [] [11056,11057,11054,11055] CONDITIONAL_S
INJECT_T 11058 [(4,0)] D [] [] [] [] [] [] none
MERGE 11059 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11064,11065,11066,11067] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11060 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11061 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11062 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11063 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11064 [(4,2),(5,2)] D [11059] [] [] [] [((4,2),(5,2))] [11064,11065,11066,11067] CONDITIONAL_S
Y_MEAS 11065 [(5,2)] HALF_D_PLUS_2 [11059] [] [] [] [] [11064,11065,11066,11067] CONDITIONAL_S
IDLE 11066 [(4,2)] HALF_D_PLUS_2 [11059] [] [] [] [] [11064,11065,11066,11067] CONDITIONAL_S
DISCARD 11067 [(5,2)] 0 [11059] [] [] [] [] [11064,11065,11066,11067] CONDITIONAL_S
MERGE 11068 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11068,11069,11070,11071] CONDITIONAL_S
Y_MEAS 11069 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11068,11069,11070,11071] CONDITIONAL_S
IDLE 11070 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11068,11069,11070,11071] CONDITIONAL_S
DISCARD 11071 [(3,6)] 0 [] [] [] [] [] [11068,11069,11070,11071] CONDITIONAL_S
INJECT_T 11072 [(0,6)] D [] [] [] [] [] [] none
MERGE 11073 [(1,6),(2,6),(0,6)] D [] [11076,11077,11078,11079] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11074 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11075 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11076 [(2,6),(3,6)] D [11073] [] [] [] [((2,6),(3,6))] [11076,11077,11078,11079] CONDITIONAL_S
Y_MEAS 11077 [(3,6)] HALF_D_PLUS_2 [11073] [] [] [] [] [11076,11077,11078,11079] CONDITIONAL_S
IDLE 11078 [(2,6)] HALF_D_PLUS_2 [11073] [] [] [] [] [11076,11077,11078,11079] CONDITIONAL_S
DISCARD 11079 [(3,6)] 0 [11073] [] [] [] [] [11076,11077,11078,11079] CONDITIONAL_S
MERGE 11080 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11080,11081,11082,11083] CONDITIONAL_S
Y_MEAS 11081 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11080,11081,11082,11083] CONDITIONAL_S
IDLE 11082 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11080,11081,11082,11083] CONDITIONAL_S
DISCARD 11083 [(5,4)] 0 [] [] [] [] [] [11080,11081,11082,11083] CONDITIONAL_S
INJECT_T 11084 [(0,4)] D [] [] [] [] [] [] none
MERGE 11085 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11092,11093,11094,11095] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11086 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11087 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11088 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11089 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11090 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11091 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11092 [(4,4),(5,4)] D [11085] [] [] [] [((4,4),(5,4))] [11092,11093,11094,11095] CONDITIONAL_S
Y_MEAS 11093 [(5,4)] HALF_D_PLUS_2 [11085] [] [] [] [] [11092,11093,11094,11095] CONDITIONAL_S
IDLE 11094 [(4,4)] HALF_D_PLUS_2 [11085] [] [] [] [] [11092,11093,11094,11095] CONDITIONAL_S
DISCARD 11095 [(5,4)] 0 [11085] [] [] [] [] [11092,11093,11094,11095] CONDITIONAL_S
MERGE 11096 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11096,11097,11098,11099] CONDITIONAL_S
Y_MEAS 11097 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11096,11097,11098,11099] CONDITIONAL_S
IDLE 11098 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11096,11097,11098,11099] CONDITIONAL_S
DISCARD 11099 [(5,2)] 0 [] [] [] [] [] [11096,11097,11098,11099] CONDITIONAL_S
INJECT_T 11100 [(4,0)] D [] [] [] [] [] [] none
MERGE 11101 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11106,11107,11108,11109] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11102 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11103 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11104 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11105 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11106 [(4,2),(5,2)] D [11101] [] [] [] [((4,2),(5,2))] [11106,11107,11108,11109] CONDITIONAL_S
Y_MEAS 11107 [(5,2)] HALF_D_PLUS_2 [11101] [] [] [] [] [11106,11107,11108,11109] CONDITIONAL_S
IDLE 11108 [(4,2)] HALF_D_PLUS_2 [11101] [] [] [] [] [11106,11107,11108,11109] CONDITIONAL_S
DISCARD 11109 [(5,2)] 0 [11101] [] [] [] [] [11106,11107,11108,11109] CONDITIONAL_S
MERGE 11110 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11112,11113,11110,11111] CONDITIONAL_S
Y_MEAS 11111 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11112,11113,11110,11111] CONDITIONAL_S
IDLE 11112 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11112,11113,11110,11111] CONDITIONAL_S
DISCARD 11113 [(3,6)] 0 [] [] [] [] [] [11112,11113,11110,11111] CONDITIONAL_S
INJECT_T 11114 [(0,4)] D [] [] [] [] [] [] none
MERGE 11115 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11130,11131,11132,11133] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11116 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11117 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11118 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11119 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11120 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11121 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 11122 [(0,6)] D [] [] [] [] [] [] none
MERGE 11123 [(1,6),(2,6),(0,6)] D [] [11128,11129,11126,11127] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11124 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11125 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11126 [(2,6),(3,6)] D [11123] [] [] [] [((2,6),(3,6))] [11128,11129,11126,11127] CONDITIONAL_S
Y_MEAS 11127 [(3,6)] HALF_D_PLUS_2 [11123] [] [] [] [] [11128,11129,11126,11127] CONDITIONAL_S
IDLE 11128 [(2,6)] HALF_D_PLUS_2 [11123] [] [] [] [] [11128,11129,11126,11127] CONDITIONAL_S
DISCARD 11129 [(3,6)] 0 [11123] [] [] [] [] [11128,11129,11126,11127] CONDITIONAL_S
MERGE 11130 [(4,4),(5,4)] D [11115] [] [] [] [((4,4),(5,4))] [11130,11131,11132,11133] CONDITIONAL_S
Y_MEAS 11131 [(5,4)] HALF_D_PLUS_2 [11115] [] [] [] [] [11130,11131,11132,11133] CONDITIONAL_S
IDLE 11132 [(4,4)] HALF_D_PLUS_2 [11115] [] [] [] [] [11130,11131,11132,11133] CONDITIONAL_S
DISCARD 11133 [(5,4)] 0 [11115] [] [] [] [] [11130,11131,11132,11133] CONDITIONAL_S
MERGE 11134 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11136,11137,11134,11135] CONDITIONAL_S
Y_MEAS 11135 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11136,11137,11134,11135] CONDITIONAL_S
IDLE 11136 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11136,11137,11134,11135] CONDITIONAL_S
DISCARD 11137 [(5,2)] 0 [] [] [] [] [] [11136,11137,11134,11135] CONDITIONAL_S
INJECT_T 11138 [(4,0)] D [] [] [] [] [] [] none
MERGE 11139 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11152,11153,11154,11155] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11140 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11141 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11142 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11143 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 11144 [(0,4)] D [] [] [] [] [] [] none
MERGE 11145 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11160,11161,11162,11163] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11146 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11147 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11148 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11149 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11150 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11151 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11152 [(4,2),(5,2)] D [11139] [] [] [] [((4,2),(5,2))] [11152,11153,11154,11155] CONDITIONAL_S
Y_MEAS 11153 [(5,2)] HALF_D_PLUS_2 [11139] [] [] [] [] [11152,11153,11154,11155] CONDITIONAL_S
IDLE 11154 [(4,2)] HALF_D_PLUS_2 [11139] [] [] [] [] [11152,11153,11154,11155] CONDITIONAL_S
DISCARD 11155 [(5,2)] 0 [11139] [] [] [] [] [11152,11153,11154,11155] CONDITIONAL_S
MERGE 11156 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11156,11157,11158,11159] CONDITIONAL_S
Y_MEAS 11157 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11156,11157,11158,11159] CONDITIONAL_S
IDLE 11158 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11156,11157,11158,11159] CONDITIONAL_S
DISCARD 11159 [(3,6)] 0 [] [] [] [] [] [11156,11157,11158,11159] CONDITIONAL_S
MERGE 11160 [(4,4),(5,4)] D [11145] [] [] [] [((4,4),(5,4))] [11160,11161,11162,11163] CONDITIONAL_S
Y_MEAS 11161 [(5,4)] HALF_D_PLUS_2 [11145] [] [] [] [] [11160,11161,11162,11163] CONDITIONAL_S
IDLE 11162 [(4,4)] HALF_D_PLUS_2 [11145] [] [] [] [] [11160,11161,11162,11163] CONDITIONAL_S
DISCARD 11163 [(5,4)] 0 [11145] [] [] [] [] [11160,11161,11162,11163] CONDITIONAL_S
INJECT_T 11164 [(0,6)] D [] [] [] [] [] [] none
MERGE 11165 [(1,6),(2,6),(0,6)] D [] [11168,11169,11170,11171] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11166 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11167 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11168 [(2,6),(3,6)] D [11165] [] [] [] [((2,6),(3,6))] [11168,11169,11170,11171] CONDITIONAL_S
Y_MEAS 11169 [(3,6)] HALF_D_PLUS_2 [11165] [] [] [] [] [11168,11169,11170,11171] CONDITIONAL_S
IDLE 11170 [(2,6)] HALF_D_PLUS_2 [11165] [] [] [] [] [11168,11169,11170,11171] CONDITIONAL_S
DISCARD 11171 [(3,6)] 0 [11165] [] [] [] [] [11168,11169,11170,11171] CONDITIONAL_S
INJECT_T 11172 [(0,4)] D [] [] [] [] [] [] none
MERGE 11173 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11192,11193,11190,11191] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11174 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11175 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11176 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11177 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11178 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11179 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11180 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11180,11181,11182,11183] CONDITIONAL_S
Y_MEAS 11181 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11180,11181,11182,11183] CONDITIONAL_S
IDLE 11182 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11180,11181,11182,11183] CONDITIONAL_S
DISCARD 11183 [(5,2)] 0 [] [] [] [] [] [11180,11181,11182,11183] CONDITIONAL_S
INJECT_T 11184 [(4,0)] D [] [] [] [] [] [] none
MERGE 11185 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11200,11201,11198,11199] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11186 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11187 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11188 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11189 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11190 [(4,4),(5,4)] D [11173] [] [] [] [((4,4),(5,4))] [11192,11193,11190,11191] CONDITIONAL_S
Y_MEAS 11191 [(5,4)] HALF_D_PLUS_2 [11173] [] [] [] [] [11192,11193,11190,11191] CONDITIONAL_S
IDLE 11192 [(4,4)] HALF_D_PLUS_2 [11173] [] [] [] [] [11192,11193,11190,11191] CONDITIONAL_S
DISCARD 11193 [(5,4)] 0 [11173] [] [] [] [] [11192,11193,11190,11191] CONDITIONAL_S
INJECT_T 11194 [(0,6)] D [] [] [] [] [] [] none
MERGE 11195 [(1,6),(2,6),(0,6)] D [] [11202,11203,11204,11205] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11196 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11197 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11198 [(4,2),(5,2)] D [11185] [] [] [] [((4,2),(5,2))] [11200,11201,11198,11199] CONDITIONAL_S
Y_MEAS 11199 [(5,2)] HALF_D_PLUS_2 [11185] [] [] [] [] [11200,11201,11198,11199] CONDITIONAL_S
IDLE 11200 [(4,2)] HALF_D_PLUS_2 [11185] [] [] [] [] [11200,11201,11198,11199] CONDITIONAL_S
DISCARD 11201 [(5,2)] 0 [11185] [] [] [] [] [11200,11201,11198,11199] CONDITIONAL_S
MERGE 11202 [(2,6),(3,6)] D [11195] [] [] [] [((2,6),(3,6))] [11202,11203,11204,11205] CONDITIONAL_S
Y_MEAS 11203 [(3,6)] HALF_D_PLUS_2 [11195] [] [] [] [] [11202,11203,11204,11205] CONDITIONAL_S
IDLE 11204 [(2,6)] HALF_D_PLUS_2 [11195] [] [] [] [] [11202,11203,11204,11205] CONDITIONAL_S
DISCARD 11205 [(3,6)] 0 [11195] [] [] [] [] [11202,11203,11204,11205] CONDITIONAL_S
MERGE 11206 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11208,11209,11206,11207] CONDITIONAL_S
Y_MEAS 11207 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11208,11209,11206,11207] CONDITIONAL_S
IDLE 11208 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11208,11209,11206,11207] CONDITIONAL_S
DISCARD 11209 [(5,4)] 0 [] [] [] [] [] [11208,11209,11206,11207] CONDITIONAL_S
INJECT_T 11210 [(0,4)] D [] [] [] [] [] [] none
MERGE 11211 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11232,11233,11234,11235] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11212 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11213 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11214 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11215 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11216 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11217 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11218 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11218,11219,11220,11221] CONDITIONAL_S
Y_MEAS 11219 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11218,11219,11220,11221] CONDITIONAL_S
IDLE 11220 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11218,11219,11220,11221] CONDITIONAL_S
DISCARD 11221 [(5,2)] 0 [] [] [] [] [] [11218,11219,11220,11221] CONDITIONAL_S
MERGE 11222 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11224,11225,11222,11223] CONDITIONAL_S
Y_MEAS 11223 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11224,11225,11222,11223] CONDITIONAL_S
IDLE 11224 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11224,11225,11222,11223] CONDITIONAL_S
DISCARD 11225 [(3,6)] 0 [] [] [] [] [] [11224,11225,11222,11223] CONDITIONAL_S
INJECT_T 11226 [(4,0)] D [] [] [] [] [] [] none
MERGE 11227 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11240,11241,11242,11243] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11228 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11229 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11230 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11231 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11232 [(4,4),(5,4)] D [11211] [] [] [] [((4,4),(5,4))] [11232,11233,11234,11235] CONDITIONAL_S
Y_MEAS 11233 [(5,4)] HALF_D_PLUS_2 [11211] [] [] [] [] [11232,11233,11234,11235] CONDITIONAL_S
IDLE 11234 [(4,4)] HALF_D_PLUS_2 [11211] [] [] [] [] [11232,11233,11234,11235] CONDITIONAL_S
DISCARD 11235 [(5,4)] 0 [11211] [] [] [] [] [11232,11233,11234,11235] CONDITIONAL_S
INJECT_T 11236 [(0,6)] D [] [] [] [] [] [] none
MERGE 11237 [(1,6),(2,6),(0,6)] D [] [11244,11245,11246,11247] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11238 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11239 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11240 [(4,2),(5,2)] D [11227] [] [] [] [((4,2),(5,2))] [11240,11241,11242,11243] CONDITIONAL_S
Y_MEAS 11241 [(5,2)] HALF_D_PLUS_2 [11227] [] [] [] [] [11240,11241,11242,11243] CONDITIONAL_S
IDLE 11242 [(4,2)] HALF_D_PLUS_2 [11227] [] [] [] [] [11240,11241,11242,11243] CONDITIONAL_S
DISCARD 11243 [(5,2)] 0 [11227] [] [] [] [] [11240,11241,11242,11243] CONDITIONAL_S
MERGE 11244 [(2,6),(3,6)] D [11237] [] [] [] [((2,6),(3,6))] [11244,11245,11246,11247] CONDITIONAL_S
Y_MEAS 11245 [(3,6)] HALF_D_PLUS_2 [11237] [] [] [] [] [11244,11245,11246,11247] CONDITIONAL_S
IDLE 11246 [(2,6)] HALF_D_PLUS_2 [11237] [] [] [] [] [11244,11245,11246,11247] CONDITIONAL_S
DISCARD 11247 [(3,6)] 0 [11237] [] [] [] [] [11244,11245,11246,11247] CONDITIONAL_S
INJECT_T 11248 [(0,4)] D [] [] [] [] [] [] none
MERGE 11249 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11256,11257,11258,11259] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11250 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11251 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11252 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11253 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11254 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11255 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11256 [(4,4),(5,4)] D [11249] [] [] [] [((4,4),(5,4))] [11256,11257,11258,11259] CONDITIONAL_S
Y_MEAS 11257 [(5,4)] HALF_D_PLUS_2 [11249] [] [] [] [] [11256,11257,11258,11259] CONDITIONAL_S
IDLE 11258 [(4,4)] HALF_D_PLUS_2 [11249] [] [] [] [] [11256,11257,11258,11259] CONDITIONAL_S
DISCARD 11259 [(5,4)] 0 [11249] [] [] [] [] [11256,11257,11258,11259] CONDITIONAL_S
INJECT_T 11260 [(0,6)] D [] [] [] [] [] [] none
MERGE 11261 [(1,6),(2,6),(0,6)] D [] [11268,11269,11270,11271] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11262 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11263 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11264 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11264,11265,11266,11267] CONDITIONAL_S
Y_MEAS 11265 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11264,11265,11266,11267] CONDITIONAL_S
IDLE 11266 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11264,11265,11266,11267] CONDITIONAL_S
DISCARD 11267 [(5,2)] 0 [] [] [] [] [] [11264,11265,11266,11267] CONDITIONAL_S
MERGE 11268 [(2,6),(3,6)] D [11261] [] [] [] [((2,6),(3,6))] [11268,11269,11270,11271] CONDITIONAL_S
Y_MEAS 11269 [(3,6)] HALF_D_PLUS_2 [11261] [] [] [] [] [11268,11269,11270,11271] CONDITIONAL_S
IDLE 11270 [(2,6)] HALF_D_PLUS_2 [11261] [] [] [] [] [11268,11269,11270,11271] CONDITIONAL_S
DISCARD 11271 [(3,6)] 0 [11261] [] [] [] [] [11268,11269,11270,11271] CONDITIONAL_S
MERGE 11272 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11272,11273,11274,11275] CONDITIONAL_S
Y_MEAS 11273 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11272,11273,11274,11275] CONDITIONAL_S
IDLE 11274 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11272,11273,11274,11275] CONDITIONAL_S
DISCARD 11275 [(5,4)] 0 [] [] [] [] [] [11272,11273,11274,11275] CONDITIONAL_S
INJECT_T 11276 [(0,4)] D [] [] [] [] [] [] none
MERGE 11277 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11288,11289,11290,11291] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11278 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11279 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11280 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11281 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11282 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11283 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11284 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11284,11285,11286,11287] CONDITIONAL_S
Y_MEAS 11285 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11284,11285,11286,11287] CONDITIONAL_S
IDLE 11286 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11284,11285,11286,11287] CONDITIONAL_S
DISCARD 11287 [(3,6)] 0 [] [] [] [] [] [11284,11285,11286,11287] CONDITIONAL_S
MERGE 11288 [(4,4),(5,4)] D [11277] [] [] [] [((4,4),(5,4))] [11288,11289,11290,11291] CONDITIONAL_S
Y_MEAS 11289 [(5,4)] HALF_D_PLUS_2 [11277] [] [] [] [] [11288,11289,11290,11291] CONDITIONAL_S
IDLE 11290 [(4,4)] HALF_D_PLUS_2 [11277] [] [] [] [] [11288,11289,11290,11291] CONDITIONAL_S
DISCARD 11291 [(5,4)] 0 [11277] [] [] [] [] [11288,11289,11290,11291] CONDITIONAL_S
INJECT_T 11292 [(0,6)] D [] [] [] [] [] [] none
MERGE 11293 [(1,6),(2,6),(0,6)] D [] [11296,11297,11298,11299] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11294 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11295 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11296 [(2,6),(3,6)] D [11293] [] [] [] [((2,6),(3,6))] [11296,11297,11298,11299] CONDITIONAL_S
Y_MEAS 11297 [(3,6)] HALF_D_PLUS_2 [11293] [] [] [] [] [11296,11297,11298,11299] CONDITIONAL_S
IDLE 11298 [(2,6)] HALF_D_PLUS_2 [11293] [] [] [] [] [11296,11297,11298,11299] CONDITIONAL_S
DISCARD 11299 [(3,6)] 0 [11293] [] [] [] [] [11296,11297,11298,11299] CONDITIONAL_S
MERGE 11300 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11300,11301,11302,11303] CONDITIONAL_S
Y_MEAS 11301 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11300,11301,11302,11303] CONDITIONAL_S
IDLE 11302 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11300,11301,11302,11303] CONDITIONAL_S
DISCARD 11303 [(5,2)] 0 [] [] [] [] [] [11300,11301,11302,11303] CONDITIONAL_S
MERGE 11304 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11304,11305,11306,11307] CONDITIONAL_S
Y_MEAS 11305 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11304,11305,11306,11307] CONDITIONAL_S
IDLE 11306 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11304,11305,11306,11307] CONDITIONAL_S
DISCARD 11307 [(5,4)] 0 [] [] [] [] [] [11304,11305,11306,11307] CONDITIONAL_S
INJECT_T 11308 [(0,4)] D [] [] [] [] [] [] none
MERGE 11309 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11320,11321,11322,11323] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11310 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11311 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11312 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11313 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11314 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11315 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11316 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11316,11317,11318,11319] CONDITIONAL_S
Y_MEAS 11317 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11316,11317,11318,11319] CONDITIONAL_S
IDLE 11318 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11316,11317,11318,11319] CONDITIONAL_S
DISCARD 11319 [(3,6)] 0 [] [] [] [] [] [11316,11317,11318,11319] CONDITIONAL_S
MERGE 11320 [(4,4),(5,4)] D [11309] [] [] [] [((4,4),(5,4))] [11320,11321,11322,11323] CONDITIONAL_S
Y_MEAS 11321 [(5,4)] HALF_D_PLUS_2 [11309] [] [] [] [] [11320,11321,11322,11323] CONDITIONAL_S
IDLE 11322 [(4,4)] HALF_D_PLUS_2 [11309] [] [] [] [] [11320,11321,11322,11323] CONDITIONAL_S
DISCARD 11323 [(5,4)] 0 [11309] [] [] [] [] [11320,11321,11322,11323] CONDITIONAL_S
INJECT_T 11324 [(0,6)] D [] [] [] [] [] [] none
MERGE 11325 [(1,6),(2,6),(0,6)] D [] [11328,11329,11330,11331] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11326 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11327 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11328 [(2,6),(3,6)] D [11325] [] [] [] [((2,6),(3,6))] [11328,11329,11330,11331] CONDITIONAL_S
Y_MEAS 11329 [(3,6)] HALF_D_PLUS_2 [11325] [] [] [] [] [11328,11329,11330,11331] CONDITIONAL_S
IDLE 11330 [(2,6)] HALF_D_PLUS_2 [11325] [] [] [] [] [11328,11329,11330,11331] CONDITIONAL_S
DISCARD 11331 [(3,6)] 0 [11325] [] [] [] [] [11328,11329,11330,11331] CONDITIONAL_S
MERGE 11332 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11332,11333,11334,11335] CONDITIONAL_S
Y_MEAS 11333 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11332,11333,11334,11335] CONDITIONAL_S
IDLE 11334 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11332,11333,11334,11335] CONDITIONAL_S
DISCARD 11335 [(5,4)] 0 [] [] [] [] [] [11332,11333,11334,11335] CONDITIONAL_S
INJECT_T 11336 [(0,4)] D [] [] [] [] [] [] none
MERGE 11337 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11352,11353,11354,11355] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11338 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11339 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11340 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11341 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11342 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11343 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 11344 [(0,6)] D [] [] [] [] [] [] none
MERGE 11345 [(1,6),(2,6),(0,6)] D [] [11348,11349,11350,11351] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11346 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11347 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11348 [(2,6),(3,6)] D [11345] [] [] [] [((2,6),(3,6))] [11348,11349,11350,11351] CONDITIONAL_S
Y_MEAS 11349 [(3,6)] HALF_D_PLUS_2 [11345] [] [] [] [] [11348,11349,11350,11351] CONDITIONAL_S
IDLE 11350 [(2,6)] HALF_D_PLUS_2 [11345] [] [] [] [] [11348,11349,11350,11351] CONDITIONAL_S
DISCARD 11351 [(3,6)] 0 [11345] [] [] [] [] [11348,11349,11350,11351] CONDITIONAL_S
MERGE 11352 [(4,4),(5,4)] D [11337] [] [] [] [((4,4),(5,4))] [11352,11353,11354,11355] CONDITIONAL_S
Y_MEAS 11353 [(5,4)] HALF_D_PLUS_2 [11337] [] [] [] [] [11352,11353,11354,11355] CONDITIONAL_S
IDLE 11354 [(4,4)] HALF_D_PLUS_2 [11337] [] [] [] [] [11352,11353,11354,11355] CONDITIONAL_S
DISCARD 11355 [(5,4)] 0 [11337] [] [] [] [] [11352,11353,11354,11355] CONDITIONAL_S
MERGE 11356 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11356,11357,11358,11359] CONDITIONAL_S
Y_MEAS 11357 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11356,11357,11358,11359] CONDITIONAL_S
IDLE 11358 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11356,11357,11358,11359] CONDITIONAL_S
DISCARD 11359 [(3,6)] 0 [] [] [] [] [] [11356,11357,11358,11359] CONDITIONAL_S
MERGE 11360 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11360,11361,11362,11363] CONDITIONAL_S
Y_MEAS 11361 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11360,11361,11362,11363] CONDITIONAL_S
IDLE 11362 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11360,11361,11362,11363] CONDITIONAL_S
DISCARD 11363 [(5,4)] 0 [] [] [] [] [] [11360,11361,11362,11363] CONDITIONAL_S
INJECT_T 11364 [(0,4)] D [] [] [] [] [] [] none
MERGE 11365 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11380,11381,11382,11383] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11366 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11367 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11368 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11369 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11370 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11371 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 11372 [(0,6)] D [] [] [] [] [] [] none
MERGE 11373 [(1,6),(2,6),(0,6)] D [] [11376,11377,11378,11379] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11374 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11375 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11376 [(2,6),(3,6)] D [11373] [] [] [] [((2,6),(3,6))] [11376,11377,11378,11379] CONDITIONAL_S
Y_MEAS 11377 [(3,6)] HALF_D_PLUS_2 [11373] [] [] [] [] [11376,11377,11378,11379] CONDITIONAL_S
IDLE 11378 [(2,6)] HALF_D_PLUS_2 [11373] [] [] [] [] [11376,11377,11378,11379] CONDITIONAL_S
DISCARD 11379 [(3,6)] 0 [11373] [] [] [] [] [11376,11377,11378,11379] CONDITIONAL_S
MERGE 11380 [(4,4),(5,4)] D [11365] [] [] [] [((4,4),(5,4))] [11380,11381,11382,11383] CONDITIONAL_S
Y_MEAS 11381 [(5,4)] HALF_D_PLUS_2 [11365] [] [] [] [] [11380,11381,11382,11383] CONDITIONAL_S
IDLE 11382 [(4,4)] HALF_D_PLUS_2 [11365] [] [] [] [] [11380,11381,11382,11383] CONDITIONAL_S
DISCARD 11383 [(5,4)] 0 [11365] [] [] [] [] [11380,11381,11382,11383] CONDITIONAL_S
INJECT_T 11384 [(0,6)] D [] [] [] [] [] [] none
MERGE 11385 [(1,6),(2,6),(0,6)] D [] [11388,11389,11390,11391] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11386 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11387 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11388 [(2,6),(3,6)] D [11385] [] [] [] [((2,6),(3,6))] [11388,11389,11390,11391] CONDITIONAL_S
Y_MEAS 11389 [(3,6)] HALF_D_PLUS_2 [11385] [] [] [] [] [11388,11389,11390,11391] CONDITIONAL_S
IDLE 11390 [(2,6)] HALF_D_PLUS_2 [11385] [] [] [] [] [11388,11389,11390,11391] CONDITIONAL_S
DISCARD 11391 [(3,6)] 0 [11385] [] [] [] [] [11388,11389,11390,11391] CONDITIONAL_S
MERGE 11392 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11392,11393,11394,11395] CONDITIONAL_S
Y_MEAS 11393 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11392,11393,11394,11395] CONDITIONAL_S
IDLE 11394 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11392,11393,11394,11395] CONDITIONAL_S
DISCARD 11395 [(5,4)] 0 [] [] [] [] [] [11392,11393,11394,11395] CONDITIONAL_S
INJECT_T 11396 [(0,4)] D [] [] [] [] [] [] none
MERGE 11397 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [11404,11405,11406,11407] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 11398 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11399 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11400 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11401 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11402 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11403 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11404 [(4,4),(5,4)] D [11397] [] [] [] [((4,4),(5,4))] [11404,11405,11406,11407] CONDITIONAL_S
Y_MEAS 11405 [(5,4)] HALF_D_PLUS_2 [11397] [] [] [] [] [11404,11405,11406,11407] CONDITIONAL_S
IDLE 11406 [(4,4)] HALF_D_PLUS_2 [11397] [] [] [] [] [11404,11405,11406,11407] CONDITIONAL_S
DISCARD 11407 [(5,4)] 0 [11397] [] [] [] [] [11404,11405,11406,11407] CONDITIONAL_S
MERGE 11408 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11408,11409,11410,11411] CONDITIONAL_S
Y_MEAS 11409 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11408,11409,11410,11411] CONDITIONAL_S
IDLE 11410 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11408,11409,11410,11411] CONDITIONAL_S
DISCARD 11411 [(3,6)] 0 [] [] [] [] [] [11408,11409,11410,11411] CONDITIONAL_S
INJECT_T 11412 [(0,6)] D [] [] [] [] [] [] none
MERGE 11413 [(1,6),(2,6),(0,6)] D [] [11416,11417,11418,11419] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11414 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11415 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11416 [(2,6),(3,6)] D [11413] [] [] [] [((2,6),(3,6))] [11416,11417,11418,11419] CONDITIONAL_S
Y_MEAS 11417 [(3,6)] HALF_D_PLUS_2 [11413] [] [] [] [] [11416,11417,11418,11419] CONDITIONAL_S
IDLE 11418 [(2,6)] HALF_D_PLUS_2 [11413] [] [] [] [] [11416,11417,11418,11419] CONDITIONAL_S
DISCARD 11419 [(3,6)] 0 [11413] [] [] [] [] [11416,11417,11418,11419] CONDITIONAL_S
MERGE 11420 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11420,11421,11422,11423] CONDITIONAL_S
Y_MEAS 11421 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11420,11421,11422,11423] CONDITIONAL_S
IDLE 11422 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11420,11421,11422,11423] CONDITIONAL_S
DISCARD 11423 [(5,4)] 0 [] [] [] [] [] [11420,11421,11422,11423] CONDITIONAL_S
MERGE 11424 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11424,11425,11426,11427] CONDITIONAL_S
Y_MEAS 11425 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11424,11425,11426,11427] CONDITIONAL_S
IDLE 11426 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11424,11425,11426,11427] CONDITIONAL_S
DISCARD 11427 [(5,4)] 0 [] [] [] [] [] [11424,11425,11426,11427] CONDITIONAL_S
MERGE 11428 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11428,11429,11430,11431] CONDITIONAL_S
Y_MEAS 11429 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11428,11429,11430,11431] CONDITIONAL_S
IDLE 11430 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11428,11429,11430,11431] CONDITIONAL_S
DISCARD 11431 [(3,6)] 0 [] [] [] [] [] [11428,11429,11430,11431] CONDITIONAL_S
INJECT_T 11432 [(0,6)] D [] [] [] [] [] [] none
MERGE 11433 [(1,6),(2,6),(0,6)] D [] [11436,11437,11438,11439] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11434 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11435 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11436 [(2,6),(3,6)] D [11433] [] [] [] [((2,6),(3,6))] [11436,11437,11438,11439] CONDITIONAL_S
Y_MEAS 11437 [(3,6)] HALF_D_PLUS_2 [11433] [] [] [] [] [11436,11437,11438,11439] CONDITIONAL_S
IDLE 11438 [(2,6)] HALF_D_PLUS_2 [11433] [] [] [] [] [11436,11437,11438,11439] CONDITIONAL_S
DISCARD 11439 [(3,6)] 0 [11433] [] [] [] [] [11436,11437,11438,11439] CONDITIONAL_S
MERGE 11440 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [11440,11441,11442,11443] CONDITIONAL_S
Y_MEAS 11441 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [11440,11441,11442,11443] CONDITIONAL_S
IDLE 11442 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [11440,11441,11442,11443] CONDITIONAL_S
DISCARD 11443 [(5,4)] 0 [] [] [] [] [] [11440,11441,11442,11443] CONDITIONAL_S
MERGE 11444 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11444,11445,11446,11447] CONDITIONAL_S
Y_MEAS 11445 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11444,11445,11446,11447] CONDITIONAL_S
IDLE 11446 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11444,11445,11446,11447] CONDITIONAL_S
DISCARD 11447 [(3,6)] 0 [] [] [] [] [] [11444,11445,11446,11447] CONDITIONAL_S
INJECT_T 11448 [(0,6)] D [] [] [] [] [] [] none
MERGE 11449 [(1,6),(2,6),(0,6)] D [] [11452,11453,11454,11455] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11450 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11451 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11452 [(2,6),(3,6)] D [11449] [] [] [] [((2,6),(3,6))] [11452,11453,11454,11455] CONDITIONAL_S
Y_MEAS 11453 [(3,6)] HALF_D_PLUS_2 [11449] [] [] [] [] [11452,11453,11454,11455] CONDITIONAL_S
IDLE 11454 [(2,6)] HALF_D_PLUS_2 [11449] [] [] [] [] [11452,11453,11454,11455] CONDITIONAL_S
DISCARD 11455 [(3,6)] 0 [11449] [] [] [] [] [11452,11453,11454,11455] CONDITIONAL_S
MERGE 11456 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11456,11457,11458,11459] CONDITIONAL_S
Y_MEAS 11457 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11456,11457,11458,11459] CONDITIONAL_S
IDLE 11458 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11456,11457,11458,11459] CONDITIONAL_S
DISCARD 11459 [(3,6)] 0 [] [] [] [] [] [11456,11457,11458,11459] CONDITIONAL_S
INJECT_T 11460 [(0,6)] D [] [] [] [] [] [] none
MERGE 11461 [(1,6),(2,6),(0,6)] D [] [11464,11465,11466,11467] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11462 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11463 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11464 [(2,6),(3,6)] D [11461] [] [] [] [((2,6),(3,6))] [11464,11465,11466,11467] CONDITIONAL_S
Y_MEAS 11465 [(3,6)] HALF_D_PLUS_2 [11461] [] [] [] [] [11464,11465,11466,11467] CONDITIONAL_S
IDLE 11466 [(2,6)] HALF_D_PLUS_2 [11461] [] [] [] [] [11464,11465,11466,11467] CONDITIONAL_S
DISCARD 11467 [(3,6)] 0 [11461] [] [] [] [] [11464,11465,11466,11467] CONDITIONAL_S
MERGE 11468 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11468,11469,11470,11471] CONDITIONAL_S
Y_MEAS 11469 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11468,11469,11470,11471] CONDITIONAL_S
IDLE 11470 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11468,11469,11470,11471] CONDITIONAL_S
DISCARD 11471 [(3,6)] 0 [] [] [] [] [] [11468,11469,11470,11471] CONDITIONAL_S
INJECT_T 11472 [(0,6)] D [] [] [] [] [] [] none
MERGE 11473 [(1,6),(2,6),(0,6)] D [] [11476,11477,11478,11479] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11474 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11475 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11476 [(2,6),(3,6)] D [11473] [] [] [] [((2,6),(3,6))] [11476,11477,11478,11479] CONDITIONAL_S
Y_MEAS 11477 [(3,6)] HALF_D_PLUS_2 [11473] [] [] [] [] [11476,11477,11478,11479] CONDITIONAL_S
IDLE 11478 [(2,6)] HALF_D_PLUS_2 [11473] [] [] [] [] [11476,11477,11478,11479] CONDITIONAL_S
DISCARD 11479 [(3,6)] 0 [11473] [] [] [] [] [11476,11477,11478,11479] CONDITIONAL_S
INJECT_T 11480 [(0,6)] D [] [] [] [] [] [] none
MERGE 11481 [(1,6),(2,6),(0,6)] D [] [11484,11485,11486,11487] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11482 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11483 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11484 [(2,6),(3,6)] D [11481] [] [] [] [((2,6),(3,6))] [11484,11485,11486,11487] CONDITIONAL_S
Y_MEAS 11485 [(3,6)] HALF_D_PLUS_2 [11481] [] [] [] [] [11484,11485,11486,11487] CONDITIONAL_S
IDLE 11486 [(2,6)] HALF_D_PLUS_2 [11481] [] [] [] [] [11484,11485,11486,11487] CONDITIONAL_S
DISCARD 11487 [(3,6)] 0 [11481] [] [] [] [] [11484,11485,11486,11487] CONDITIONAL_S
INJECT_T 11488 [(0,6)] D [] [] [] [] [] [] none
MERGE 11489 [(1,6),(2,6),(0,6)] D [] [11492,11493,11494,11495] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11490 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11491 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11492 [(2,6),(3,6)] D [11489] [] [] [] [((2,6),(3,6))] [11492,11493,11494,11495] CONDITIONAL_S
Y_MEAS 11493 [(3,6)] HALF_D_PLUS_2 [11489] [] [] [] [] [11492,11493,11494,11495] CONDITIONAL_S
IDLE 11494 [(2,6)] HALF_D_PLUS_2 [11489] [] [] [] [] [11492,11493,11494,11495] CONDITIONAL_S
DISCARD 11495 [(3,6)] 0 [11489] [] [] [] [] [11492,11493,11494,11495] CONDITIONAL_S
MERGE 11496 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11496,11497,11498,11499] CONDITIONAL_S
Y_MEAS 11497 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11496,11497,11498,11499] CONDITIONAL_S
IDLE 11498 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11496,11497,11498,11499] CONDITIONAL_S
DISCARD 11499 [(3,6)] 0 [] [] [] [] [] [11496,11497,11498,11499] CONDITIONAL_S
INJECT_T 11500 [(0,6)] D [] [] [] [] [] [] none
MERGE 11501 [(1,6),(2,6),(0,6)] D [] [11504,11505,11506,11507] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11502 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11503 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11504 [(2,6),(3,6)] D [11501] [] [] [] [((2,6),(3,6))] [11504,11505,11506,11507] CONDITIONAL_S
Y_MEAS 11505 [(3,6)] HALF_D_PLUS_2 [11501] [] [] [] [] [11504,11505,11506,11507] CONDITIONAL_S
IDLE 11506 [(2,6)] HALF_D_PLUS_2 [11501] [] [] [] [] [11504,11505,11506,11507] CONDITIONAL_S
DISCARD 11507 [(3,6)] 0 [11501] [] [] [] [] [11504,11505,11506,11507] CONDITIONAL_S
INJECT_T 11508 [(0,6)] D [] [] [] [] [] [] none
MERGE 11509 [(1,6),(2,6),(0,6)] D [] [11512,11513,11514,11515] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11510 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11511 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11512 [(2,6),(3,6)] D [11509] [] [] [] [((2,6),(3,6))] [11512,11513,11514,11515] CONDITIONAL_S
Y_MEAS 11513 [(3,6)] HALF_D_PLUS_2 [11509] [] [] [] [] [11512,11513,11514,11515] CONDITIONAL_S
IDLE 11514 [(2,6)] HALF_D_PLUS_2 [11509] [] [] [] [] [11512,11513,11514,11515] CONDITIONAL_S
DISCARD 11515 [(3,6)] 0 [11509] [] [] [] [] [11512,11513,11514,11515] CONDITIONAL_S
INJECT_T 11516 [(0,6)] D [] [] [] [] [] [] none
MERGE 11517 [(1,6),(2,6),(0,6)] D [] [11520,11521,11522,11523] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11518 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11519 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11520 [(2,6),(3,6)] D [11517] [] [] [] [((2,6),(3,6))] [11520,11521,11522,11523] CONDITIONAL_S
Y_MEAS 11521 [(3,6)] HALF_D_PLUS_2 [11517] [] [] [] [] [11520,11521,11522,11523] CONDITIONAL_S
IDLE 11522 [(2,6)] HALF_D_PLUS_2 [11517] [] [] [] [] [11520,11521,11522,11523] CONDITIONAL_S
DISCARD 11523 [(3,6)] 0 [11517] [] [] [] [] [11520,11521,11522,11523] CONDITIONAL_S
MERGE 11524 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11524,11525,11526,11527] CONDITIONAL_S
Y_MEAS 11525 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11524,11525,11526,11527] CONDITIONAL_S
IDLE 11526 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11524,11525,11526,11527] CONDITIONAL_S
DISCARD 11527 [(3,6)] 0 [] [] [] [] [] [11524,11525,11526,11527] CONDITIONAL_S
INJECT_T 11528 [(0,6)] D [] [] [] [] [] [] none
MERGE 11529 [(1,6),(2,6),(0,6)] D [] [11532,11533,11534,11535] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11530 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11531 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11532 [(2,6),(3,6)] D [11529] [] [] [] [((2,6),(3,6))] [11532,11533,11534,11535] CONDITIONAL_S
Y_MEAS 11533 [(3,6)] HALF_D_PLUS_2 [11529] [] [] [] [] [11532,11533,11534,11535] CONDITIONAL_S
IDLE 11534 [(2,6)] HALF_D_PLUS_2 [11529] [] [] [] [] [11532,11533,11534,11535] CONDITIONAL_S
DISCARD 11535 [(3,6)] 0 [11529] [] [] [] [] [11532,11533,11534,11535] CONDITIONAL_S
MERGE 11536 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11536,11537,11538,11539] CONDITIONAL_S
Y_MEAS 11537 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11536,11537,11538,11539] CONDITIONAL_S
IDLE 11538 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11536,11537,11538,11539] CONDITIONAL_S
DISCARD 11539 [(3,6)] 0 [] [] [] [] [] [11536,11537,11538,11539] CONDITIONAL_S
INJECT_T 11540 [(0,6)] D [] [] [] [] [] [] none
MERGE 11541 [(1,6),(2,6),(0,6)] D [] [11544,11545,11546,11547] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11542 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11543 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11544 [(2,6),(3,6)] D [11541] [] [] [] [((2,6),(3,6))] [11544,11545,11546,11547] CONDITIONAL_S
Y_MEAS 11545 [(3,6)] HALF_D_PLUS_2 [11541] [] [] [] [] [11544,11545,11546,11547] CONDITIONAL_S
IDLE 11546 [(2,6)] HALF_D_PLUS_2 [11541] [] [] [] [] [11544,11545,11546,11547] CONDITIONAL_S
DISCARD 11547 [(3,6)] 0 [11541] [] [] [] [] [11544,11545,11546,11547] CONDITIONAL_S
MERGE 11548 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11548,11549,11550,11551] CONDITIONAL_S
Y_MEAS 11549 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11548,11549,11550,11551] CONDITIONAL_S
IDLE 11550 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11548,11549,11550,11551] CONDITIONAL_S
DISCARD 11551 [(3,6)] 0 [] [] [] [] [] [11548,11549,11550,11551] CONDITIONAL_S
INJECT_T 11552 [(0,6)] D [] [] [] [] [] [] none
MERGE 11553 [(1,6),(2,6),(0,6)] D [] [11556,11557,11558,11559] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11554 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11555 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11556 [(2,6),(3,6)] D [11553] [] [] [] [((2,6),(3,6))] [11556,11557,11558,11559] CONDITIONAL_S
Y_MEAS 11557 [(3,6)] HALF_D_PLUS_2 [11553] [] [] [] [] [11556,11557,11558,11559] CONDITIONAL_S
IDLE 11558 [(2,6)] HALF_D_PLUS_2 [11553] [] [] [] [] [11556,11557,11558,11559] CONDITIONAL_S
DISCARD 11559 [(3,6)] 0 [11553] [] [] [] [] [11556,11557,11558,11559] CONDITIONAL_S
INJECT_T 11560 [(0,6)] D [] [] [] [] [] [] none
MERGE 11561 [(1,6),(2,6),(0,6)] D [] [11564,11565,11566,11567] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11562 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11563 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11564 [(2,6),(3,6)] D [11561] [] [] [] [((2,6),(3,6))] [11564,11565,11566,11567] CONDITIONAL_S
Y_MEAS 11565 [(3,6)] HALF_D_PLUS_2 [11561] [] [] [] [] [11564,11565,11566,11567] CONDITIONAL_S
IDLE 11566 [(2,6)] HALF_D_PLUS_2 [11561] [] [] [] [] [11564,11565,11566,11567] CONDITIONAL_S
DISCARD 11567 [(3,6)] 0 [11561] [] [] [] [] [11564,11565,11566,11567] CONDITIONAL_S
INJECT_T 11568 [(0,6)] D [] [] [] [] [] [] none
MERGE 11569 [(1,6),(2,6),(0,6)] D [] [11572,11573,11574,11575] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11570 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11571 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11572 [(2,6),(3,6)] D [11569] [] [] [] [((2,6),(3,6))] [11572,11573,11574,11575] CONDITIONAL_S
Y_MEAS 11573 [(3,6)] HALF_D_PLUS_2 [11569] [] [] [] [] [11572,11573,11574,11575] CONDITIONAL_S
IDLE 11574 [(2,6)] HALF_D_PLUS_2 [11569] [] [] [] [] [11572,11573,11574,11575] CONDITIONAL_S
DISCARD 11575 [(3,6)] 0 [11569] [] [] [] [] [11572,11573,11574,11575] CONDITIONAL_S
MERGE 11576 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11576,11577,11578,11579] CONDITIONAL_S
Y_MEAS 11577 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11576,11577,11578,11579] CONDITIONAL_S
IDLE 11578 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11576,11577,11578,11579] CONDITIONAL_S
DISCARD 11579 [(3,6)] 0 [] [] [] [] [] [11576,11577,11578,11579] CONDITIONAL_S
INJECT_T 11580 [(0,6)] D [] [] [] [] [] [] none
MERGE 11581 [(1,6),(2,6),(0,6)] D [] [11584,11585,11586,11587] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11582 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11583 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11584 [(2,6),(3,6)] D [11581] [] [] [] [((2,6),(3,6))] [11584,11585,11586,11587] CONDITIONAL_S
Y_MEAS 11585 [(3,6)] HALF_D_PLUS_2 [11581] [] [] [] [] [11584,11585,11586,11587] CONDITIONAL_S
IDLE 11586 [(2,6)] HALF_D_PLUS_2 [11581] [] [] [] [] [11584,11585,11586,11587] CONDITIONAL_S
DISCARD 11587 [(3,6)] 0 [11581] [] [] [] [] [11584,11585,11586,11587] CONDITIONAL_S
MERGE 11588 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11588,11589,11590,11591] CONDITIONAL_S
Y_MEAS 11589 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11588,11589,11590,11591] CONDITIONAL_S
IDLE 11590 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11588,11589,11590,11591] CONDITIONAL_S
DISCARD 11591 [(3,6)] 0 [] [] [] [] [] [11588,11589,11590,11591] CONDITIONAL_S
INJECT_T 11592 [(0,6)] D [] [] [] [] [] [] none
MERGE 11593 [(1,6),(2,6),(0,6)] D [] [11596,11597,11598,11599] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11594 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11595 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11596 [(2,6),(3,6)] D [11593] [] [] [] [((2,6),(3,6))] [11596,11597,11598,11599] CONDITIONAL_S
Y_MEAS 11597 [(3,6)] HALF_D_PLUS_2 [11593] [] [] [] [] [11596,11597,11598,11599] CONDITIONAL_S
IDLE 11598 [(2,6)] HALF_D_PLUS_2 [11593] [] [] [] [] [11596,11597,11598,11599] CONDITIONAL_S
DISCARD 11599 [(3,6)] 0 [11593] [] [] [] [] [11596,11597,11598,11599] CONDITIONAL_S
INJECT_T 11600 [(0,6)] D [] [] [] [] [] [] none
MERGE 11601 [(1,6),(2,6),(0,6)] D [] [11604,11605,11606,11607] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11603 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11604 [(2,6),(3,6)] D [11601] [] [] [] [((2,6),(3,6))] [11604,11605,11606,11607] CONDITIONAL_S
Y_MEAS 11605 [(3,6)] HALF_D_PLUS_2 [11601] [] [] [] [] [11604,11605,11606,11607] CONDITIONAL_S
IDLE 11606 [(2,6)] HALF_D_PLUS_2 [11601] [] [] [] [] [11604,11605,11606,11607] CONDITIONAL_S
DISCARD 11607 [(3,6)] 0 [11601] [] [] [] [] [11604,11605,11606,11607] CONDITIONAL_S
MERGE 11608 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11608,11609,11610,11611] CONDITIONAL_S
Y_MEAS 11609 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11608,11609,11610,11611] CONDITIONAL_S
IDLE 11610 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11608,11609,11610,11611] CONDITIONAL_S
DISCARD 11611 [(3,6)] 0 [] [] [] [] [] [11608,11609,11610,11611] CONDITIONAL_S
INJECT_T 11612 [(0,6)] D [] [] [] [] [] [] none
MERGE 11613 [(1,6),(2,6),(0,6)] D [] [11616,11617,11618,11619] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11614 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11615 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11616 [(2,6),(3,6)] D [11613] [] [] [] [((2,6),(3,6))] [11616,11617,11618,11619] CONDITIONAL_S
Y_MEAS 11617 [(3,6)] HALF_D_PLUS_2 [11613] [] [] [] [] [11616,11617,11618,11619] CONDITIONAL_S
IDLE 11618 [(2,6)] HALF_D_PLUS_2 [11613] [] [] [] [] [11616,11617,11618,11619] CONDITIONAL_S
DISCARD 11619 [(3,6)] 0 [11613] [] [] [] [] [11616,11617,11618,11619] CONDITIONAL_S
INJECT_T 11620 [(0,6)] D [] [] [] [] [] [] none
MERGE 11621 [(1,6),(2,6),(0,6)] D [] [11624,11625,11626,11627] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11622 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11623 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11624 [(2,6),(3,6)] D [11621] [] [] [] [((2,6),(3,6))] [11624,11625,11626,11627] CONDITIONAL_S
Y_MEAS 11625 [(3,6)] HALF_D_PLUS_2 [11621] [] [] [] [] [11624,11625,11626,11627] CONDITIONAL_S
IDLE 11626 [(2,6)] HALF_D_PLUS_2 [11621] [] [] [] [] [11624,11625,11626,11627] CONDITIONAL_S
DISCARD 11627 [(3,6)] 0 [11621] [] [] [] [] [11624,11625,11626,11627] CONDITIONAL_S
MERGE 11628 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11628,11629,11630,11631] CONDITIONAL_S
Y_MEAS 11629 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11628,11629,11630,11631] CONDITIONAL_S
IDLE 11630 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11628,11629,11630,11631] CONDITIONAL_S
DISCARD 11631 [(3,6)] 0 [] [] [] [] [] [11628,11629,11630,11631] CONDITIONAL_S
INJECT_T 11632 [(0,6)] D [] [] [] [] [] [] none
MERGE 11633 [(1,6),(2,6),(0,6)] D [] [11636,11637,11638,11639] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11634 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11635 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11636 [(2,6),(3,6)] D [11633] [] [] [] [((2,6),(3,6))] [11636,11637,11638,11639] CONDITIONAL_S
Y_MEAS 11637 [(3,6)] HALF_D_PLUS_2 [11633] [] [] [] [] [11636,11637,11638,11639] CONDITIONAL_S
IDLE 11638 [(2,6)] HALF_D_PLUS_2 [11633] [] [] [] [] [11636,11637,11638,11639] CONDITIONAL_S
DISCARD 11639 [(3,6)] 0 [11633] [] [] [] [] [11636,11637,11638,11639] CONDITIONAL_S
MERGE 11640 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11640,11641,11642,11643] CONDITIONAL_S
Y_MEAS 11641 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11640,11641,11642,11643] CONDITIONAL_S
IDLE 11642 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11640,11641,11642,11643] CONDITIONAL_S
DISCARD 11643 [(3,6)] 0 [] [] [] [] [] [11640,11641,11642,11643] CONDITIONAL_S
INJECT_T 11644 [(0,6)] D [] [] [] [] [] [] none
MERGE 11645 [(1,6),(2,6),(0,6)] D [] [11648,11649,11650,11651] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11646 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11647 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11648 [(2,6),(3,6)] D [11645] [] [] [] [((2,6),(3,6))] [11648,11649,11650,11651] CONDITIONAL_S
Y_MEAS 11649 [(3,6)] HALF_D_PLUS_2 [11645] [] [] [] [] [11648,11649,11650,11651] CONDITIONAL_S
IDLE 11650 [(2,6)] HALF_D_PLUS_2 [11645] [] [] [] [] [11648,11649,11650,11651] CONDITIONAL_S
DISCARD 11651 [(3,6)] 0 [11645] [] [] [] [] [11648,11649,11650,11651] CONDITIONAL_S
MERGE 11652 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11652,11653,11654,11655] CONDITIONAL_S
Y_MEAS 11653 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11652,11653,11654,11655] CONDITIONAL_S
IDLE 11654 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11652,11653,11654,11655] CONDITIONAL_S
DISCARD 11655 [(3,6)] 0 [] [] [] [] [] [11652,11653,11654,11655] CONDITIONAL_S
MERGE 11656 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11656,11657,11658,11659] CONDITIONAL_S
Y_MEAS 11657 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11656,11657,11658,11659] CONDITIONAL_S
IDLE 11658 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11656,11657,11658,11659] CONDITIONAL_S
DISCARD 11659 [(3,6)] 0 [] [] [] [] [] [11656,11657,11658,11659] CONDITIONAL_S
MERGE 11660 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 11661 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11662 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11663 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11664 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 11665 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11666 [(2,3)] 0 [] [] [] [] [] [] none
INJECT_T 11667 [(0,4)] D [] [] [] [] [] [] none
MERGE 11668 [(2,4),(0,4),(1,4)] D [] [11672,11673,11674,11671] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11669 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11670 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11671 [(2,4),(3,4)] D [11668] [] [] [] [((2,4),(3,4))] [11672,11673,11674,11671] CONDITIONAL_S
Y_MEAS 11672 [(3,4)] HALF_D_PLUS_2 [11668] [] [] [] [] [11672,11673,11674,11671] CONDITIONAL_S
IDLE 11673 [(2,4)] HALF_D_PLUS_2 [11668] [] [] [] [] [11672,11673,11674,11671] CONDITIONAL_S
DISCARD 11674 [(3,4)] 0 [11668] [] [] [] [] [11672,11673,11674,11671] CONDITIONAL_S
MERGE 11675 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11675,11676,11677,11678] CONDITIONAL_S
Y_MEAS 11676 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11675,11676,11677,11678] CONDITIONAL_S
IDLE 11677 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11675,11676,11677,11678] CONDITIONAL_S
DISCARD 11678 [(3,4)] 0 [] [] [] [] [] [11675,11676,11677,11678] CONDITIONAL_S
MERGE 11679 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11680,11681,11682,11679] CONDITIONAL_S
Y_MEAS 11680 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11680,11681,11682,11679] CONDITIONAL_S
IDLE 11681 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11680,11681,11682,11679] CONDITIONAL_S
DISCARD 11682 [(3,4)] 0 [] [] [] [] [] [11680,11681,11682,11679] CONDITIONAL_S
MERGE 11683 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 11684 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11685 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11686 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11687 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 11688 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11689 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 11690 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11690,11691,11692,11693] CONDITIONAL_S
Y_MEAS 11691 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11690,11691,11692,11693] CONDITIONAL_S
IDLE 11692 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11690,11691,11692,11693] CONDITIONAL_S
DISCARD 11693 [(3,4)] 0 [] [] [] [] [] [11690,11691,11692,11693] CONDITIONAL_S
INJECT_T 11694 [(0,4)] D [] [] [] [] [] [] none
MERGE 11695 [(2,4),(0,4),(1,4)] D [] [11698,11699,11700,11701] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11696 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11697 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11698 [(2,4),(3,4)] D [11695] [] [] [] [((2,4),(3,4))] [11698,11699,11700,11701] CONDITIONAL_S
Y_MEAS 11699 [(3,4)] HALF_D_PLUS_2 [11695] [] [] [] [] [11698,11699,11700,11701] CONDITIONAL_S
IDLE 11700 [(2,4)] HALF_D_PLUS_2 [11695] [] [] [] [] [11698,11699,11700,11701] CONDITIONAL_S
DISCARD 11701 [(3,4)] 0 [11695] [] [] [] [] [11698,11699,11700,11701] CONDITIONAL_S
INJECT_T 11702 [(0,4)] D [] [] [] [] [] [] none
MERGE 11703 [(2,4),(0,4),(1,4)] D [] [11706,11707,11708,11709] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11704 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11705 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11706 [(2,4),(3,4)] D [11703] [] [] [] [((2,4),(3,4))] [11706,11707,11708,11709] CONDITIONAL_S
Y_MEAS 11707 [(3,4)] HALF_D_PLUS_2 [11703] [] [] [] [] [11706,11707,11708,11709] CONDITIONAL_S
IDLE 11708 [(2,4)] HALF_D_PLUS_2 [11703] [] [] [] [] [11706,11707,11708,11709] CONDITIONAL_S
DISCARD 11709 [(3,4)] 0 [11703] [] [] [] [] [11706,11707,11708,11709] CONDITIONAL_S
MERGE 11710 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11712,11713,11710,11711] CONDITIONAL_S
Y_MEAS 11711 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11712,11713,11710,11711] CONDITIONAL_S
IDLE 11712 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11712,11713,11710,11711] CONDITIONAL_S
DISCARD 11713 [(3,4)] 0 [] [] [] [] [] [11712,11713,11710,11711] CONDITIONAL_S
INJECT_T 11714 [(0,4)] D [] [] [] [] [] [] none
MERGE 11715 [(2,4),(0,4),(1,4)] D [] [11720,11721,11718,11719] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11716 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11717 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11718 [(2,4),(3,4)] D [11715] [] [] [] [((2,4),(3,4))] [11720,11721,11718,11719] CONDITIONAL_S
Y_MEAS 11719 [(3,4)] HALF_D_PLUS_2 [11715] [] [] [] [] [11720,11721,11718,11719] CONDITIONAL_S
IDLE 11720 [(2,4)] HALF_D_PLUS_2 [11715] [] [] [] [] [11720,11721,11718,11719] CONDITIONAL_S
DISCARD 11721 [(3,4)] 0 [11715] [] [] [] [] [11720,11721,11718,11719] CONDITIONAL_S
INJECT_T 11722 [(0,4)] D [] [] [] [] [] [] none
MERGE 11723 [(2,4),(0,4),(1,4)] D [] [11728,11729,11726,11727] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11724 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11725 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11726 [(2,4),(3,4)] D [11723] [] [] [] [((2,4),(3,4))] [11728,11729,11726,11727] CONDITIONAL_S
Y_MEAS 11727 [(3,4)] HALF_D_PLUS_2 [11723] [] [] [] [] [11728,11729,11726,11727] CONDITIONAL_S
IDLE 11728 [(2,4)] HALF_D_PLUS_2 [11723] [] [] [] [] [11728,11729,11726,11727] CONDITIONAL_S
DISCARD 11729 [(3,4)] 0 [11723] [] [] [] [] [11728,11729,11726,11727] CONDITIONAL_S
INJECT_T 11730 [(0,4)] D [] [] [] [] [] [] none
MERGE 11731 [(2,4),(0,4),(1,4)] D [] [11736,11737,11734,11735] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11732 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11733 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11734 [(2,4),(3,4)] D [11731] [] [] [] [((2,4),(3,4))] [11736,11737,11734,11735] CONDITIONAL_S
Y_MEAS 11735 [(3,4)] HALF_D_PLUS_2 [11731] [] [] [] [] [11736,11737,11734,11735] CONDITIONAL_S
IDLE 11736 [(2,4)] HALF_D_PLUS_2 [11731] [] [] [] [] [11736,11737,11734,11735] CONDITIONAL_S
DISCARD 11737 [(3,4)] 0 [11731] [] [] [] [] [11736,11737,11734,11735] CONDITIONAL_S
MERGE 11738 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11738,11739,11740,11741] CONDITIONAL_S
Y_MEAS 11739 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11738,11739,11740,11741] CONDITIONAL_S
IDLE 11740 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11738,11739,11740,11741] CONDITIONAL_S
DISCARD 11741 [(3,4)] 0 [] [] [] [] [] [11738,11739,11740,11741] CONDITIONAL_S
INJECT_T 11742 [(0,4)] D [] [] [] [] [] [] none
MERGE 11743 [(2,4),(0,4),(1,4)] D [] [11746,11747,11748,11749] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11744 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11745 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11746 [(2,4),(3,4)] D [11743] [] [] [] [((2,4),(3,4))] [11746,11747,11748,11749] CONDITIONAL_S
Y_MEAS 11747 [(3,4)] HALF_D_PLUS_2 [11743] [] [] [] [] [11746,11747,11748,11749] CONDITIONAL_S
IDLE 11748 [(2,4)] HALF_D_PLUS_2 [11743] [] [] [] [] [11746,11747,11748,11749] CONDITIONAL_S
DISCARD 11749 [(3,4)] 0 [11743] [] [] [] [] [11746,11747,11748,11749] CONDITIONAL_S
INJECT_T 11750 [(0,4)] D [] [] [] [] [] [] none
MERGE 11751 [(2,4),(0,4),(1,4)] D [] [11754,11755,11756,11757] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11752 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11753 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11754 [(2,4),(3,4)] D [11751] [] [] [] [((2,4),(3,4))] [11754,11755,11756,11757] CONDITIONAL_S
Y_MEAS 11755 [(3,4)] HALF_D_PLUS_2 [11751] [] [] [] [] [11754,11755,11756,11757] CONDITIONAL_S
IDLE 11756 [(2,4)] HALF_D_PLUS_2 [11751] [] [] [] [] [11754,11755,11756,11757] CONDITIONAL_S
DISCARD 11757 [(3,4)] 0 [11751] [] [] [] [] [11754,11755,11756,11757] CONDITIONAL_S
INJECT_T 11758 [(0,4)] D [] [] [] [] [] [] none
MERGE 11759 [(2,4),(0,4),(1,4)] D [] [11762,11763,11764,11765] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11760 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11761 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11762 [(2,4),(3,4)] D [11759] [] [] [] [((2,4),(3,4))] [11762,11763,11764,11765] CONDITIONAL_S
Y_MEAS 11763 [(3,4)] HALF_D_PLUS_2 [11759] [] [] [] [] [11762,11763,11764,11765] CONDITIONAL_S
IDLE 11764 [(2,4)] HALF_D_PLUS_2 [11759] [] [] [] [] [11762,11763,11764,11765] CONDITIONAL_S
DISCARD 11765 [(3,4)] 0 [11759] [] [] [] [] [11762,11763,11764,11765] CONDITIONAL_S
INJECT_T 11766 [(0,4)] D [] [] [] [] [] [] none
MERGE 11767 [(2,4),(0,4),(1,4)] D [] [11770,11771,11772,11773] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11768 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11769 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11770 [(2,4),(3,4)] D [11767] [] [] [] [((2,4),(3,4))] [11770,11771,11772,11773] CONDITIONAL_S
Y_MEAS 11771 [(3,4)] HALF_D_PLUS_2 [11767] [] [] [] [] [11770,11771,11772,11773] CONDITIONAL_S
IDLE 11772 [(2,4)] HALF_D_PLUS_2 [11767] [] [] [] [] [11770,11771,11772,11773] CONDITIONAL_S
DISCARD 11773 [(3,4)] 0 [11767] [] [] [] [] [11770,11771,11772,11773] CONDITIONAL_S
INJECT_T 11774 [(0,4)] D [] [] [] [] [] [] none
MERGE 11775 [(2,4),(0,4),(1,4)] D [] [11778,11779,11780,11781] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11776 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11777 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11778 [(2,4),(3,4)] D [11775] [] [] [] [((2,4),(3,4))] [11778,11779,11780,11781] CONDITIONAL_S
Y_MEAS 11779 [(3,4)] HALF_D_PLUS_2 [11775] [] [] [] [] [11778,11779,11780,11781] CONDITIONAL_S
IDLE 11780 [(2,4)] HALF_D_PLUS_2 [11775] [] [] [] [] [11778,11779,11780,11781] CONDITIONAL_S
DISCARD 11781 [(3,4)] 0 [11775] [] [] [] [] [11778,11779,11780,11781] CONDITIONAL_S
INJECT_T 11782 [(0,4)] D [] [] [] [] [] [] none
MERGE 11783 [(2,4),(0,4),(1,4)] D [] [11786,11787,11788,11789] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11784 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11785 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11786 [(2,4),(3,4)] D [11783] [] [] [] [((2,4),(3,4))] [11786,11787,11788,11789] CONDITIONAL_S
Y_MEAS 11787 [(3,4)] HALF_D_PLUS_2 [11783] [] [] [] [] [11786,11787,11788,11789] CONDITIONAL_S
IDLE 11788 [(2,4)] HALF_D_PLUS_2 [11783] [] [] [] [] [11786,11787,11788,11789] CONDITIONAL_S
DISCARD 11789 [(3,4)] 0 [11783] [] [] [] [] [11786,11787,11788,11789] CONDITIONAL_S
MERGE 11790 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11792,11793,11790,11791] CONDITIONAL_S
Y_MEAS 11791 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11792,11793,11790,11791] CONDITIONAL_S
IDLE 11792 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11792,11793,11790,11791] CONDITIONAL_S
DISCARD 11793 [(3,4)] 0 [] [] [] [] [] [11792,11793,11790,11791] CONDITIONAL_S
INJECT_T 11794 [(0,4)] D [] [] [] [] [] [] none
MERGE 11795 [(2,4),(0,4),(1,4)] D [] [11800,11801,11798,11799] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11796 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11797 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11798 [(2,4),(3,4)] D [11795] [] [] [] [((2,4),(3,4))] [11800,11801,11798,11799] CONDITIONAL_S
Y_MEAS 11799 [(3,4)] HALF_D_PLUS_2 [11795] [] [] [] [] [11800,11801,11798,11799] CONDITIONAL_S
IDLE 11800 [(2,4)] HALF_D_PLUS_2 [11795] [] [] [] [] [11800,11801,11798,11799] CONDITIONAL_S
DISCARD 11801 [(3,4)] 0 [11795] [] [] [] [] [11800,11801,11798,11799] CONDITIONAL_S
INJECT_T 11802 [(0,4)] D [] [] [] [] [] [] none
MERGE 11803 [(2,4),(0,4),(1,4)] D [] [11808,11809,11806,11807] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11804 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11805 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11806 [(2,4),(3,4)] D [11803] [] [] [] [((2,4),(3,4))] [11808,11809,11806,11807] CONDITIONAL_S
Y_MEAS 11807 [(3,4)] HALF_D_PLUS_2 [11803] [] [] [] [] [11808,11809,11806,11807] CONDITIONAL_S
IDLE 11808 [(2,4)] HALF_D_PLUS_2 [11803] [] [] [] [] [11808,11809,11806,11807] CONDITIONAL_S
DISCARD 11809 [(3,4)] 0 [11803] [] [] [] [] [11808,11809,11806,11807] CONDITIONAL_S
MERGE 11810 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11810,11811,11812,11813] CONDITIONAL_S
Y_MEAS 11811 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11810,11811,11812,11813] CONDITIONAL_S
IDLE 11812 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11810,11811,11812,11813] CONDITIONAL_S
DISCARD 11813 [(3,4)] 0 [] [] [] [] [] [11810,11811,11812,11813] CONDITIONAL_S
INJECT_T 11814 [(0,4)] D [] [] [] [] [] [] none
MERGE 11815 [(2,4),(0,4),(1,4)] D [] [11818,11819,11820,11821] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11816 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11817 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11818 [(2,4),(3,4)] D [11815] [] [] [] [((2,4),(3,4))] [11818,11819,11820,11821] CONDITIONAL_S
Y_MEAS 11819 [(3,4)] HALF_D_PLUS_2 [11815] [] [] [] [] [11818,11819,11820,11821] CONDITIONAL_S
IDLE 11820 [(2,4)] HALF_D_PLUS_2 [11815] [] [] [] [] [11818,11819,11820,11821] CONDITIONAL_S
DISCARD 11821 [(3,4)] 0 [11815] [] [] [] [] [11818,11819,11820,11821] CONDITIONAL_S
MERGE 11822 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11824,11825,11822,11823] CONDITIONAL_S
Y_MEAS 11823 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11824,11825,11822,11823] CONDITIONAL_S
IDLE 11824 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11824,11825,11822,11823] CONDITIONAL_S
DISCARD 11825 [(3,4)] 0 [] [] [] [] [] [11824,11825,11822,11823] CONDITIONAL_S
INJECT_T 11826 [(0,4)] D [] [] [] [] [] [] none
MERGE 11827 [(2,4),(0,4),(1,4)] D [] [11832,11833,11830,11831] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11828 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11829 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11830 [(2,4),(3,4)] D [11827] [] [] [] [((2,4),(3,4))] [11832,11833,11830,11831] CONDITIONAL_S
Y_MEAS 11831 [(3,4)] HALF_D_PLUS_2 [11827] [] [] [] [] [11832,11833,11830,11831] CONDITIONAL_S
IDLE 11832 [(2,4)] HALF_D_PLUS_2 [11827] [] [] [] [] [11832,11833,11830,11831] CONDITIONAL_S
DISCARD 11833 [(3,4)] 0 [11827] [] [] [] [] [11832,11833,11830,11831] CONDITIONAL_S
MERGE 11834 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11834,11835,11836,11837] CONDITIONAL_S
Y_MEAS 11835 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11834,11835,11836,11837] CONDITIONAL_S
IDLE 11836 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11834,11835,11836,11837] CONDITIONAL_S
DISCARD 11837 [(3,4)] 0 [] [] [] [] [] [11834,11835,11836,11837] CONDITIONAL_S
INJECT_T 11838 [(0,4)] D [] [] [] [] [] [] none
MERGE 11839 [(2,4),(0,4),(1,4)] D [] [11842,11843,11844,11845] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11840 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11841 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11842 [(2,4),(3,4)] D [11839] [] [] [] [((2,4),(3,4))] [11842,11843,11844,11845] CONDITIONAL_S
Y_MEAS 11843 [(3,4)] HALF_D_PLUS_2 [11839] [] [] [] [] [11842,11843,11844,11845] CONDITIONAL_S
IDLE 11844 [(2,4)] HALF_D_PLUS_2 [11839] [] [] [] [] [11842,11843,11844,11845] CONDITIONAL_S
DISCARD 11845 [(3,4)] 0 [11839] [] [] [] [] [11842,11843,11844,11845] CONDITIONAL_S
INJECT_T 11846 [(0,4)] D [] [] [] [] [] [] none
MERGE 11847 [(2,4),(0,4),(1,4)] D [] [11850,11851,11852,11853] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11848 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11849 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11850 [(2,4),(3,4)] D [11847] [] [] [] [((2,4),(3,4))] [11850,11851,11852,11853] CONDITIONAL_S
Y_MEAS 11851 [(3,4)] HALF_D_PLUS_2 [11847] [] [] [] [] [11850,11851,11852,11853] CONDITIONAL_S
IDLE 11852 [(2,4)] HALF_D_PLUS_2 [11847] [] [] [] [] [11850,11851,11852,11853] CONDITIONAL_S
DISCARD 11853 [(3,4)] 0 [11847] [] [] [] [] [11850,11851,11852,11853] CONDITIONAL_S
MERGE 11854 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11856,11857,11854,11855] CONDITIONAL_S
Y_MEAS 11855 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11856,11857,11854,11855] CONDITIONAL_S
IDLE 11856 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11856,11857,11854,11855] CONDITIONAL_S
DISCARD 11857 [(3,4)] 0 [] [] [] [] [] [11856,11857,11854,11855] CONDITIONAL_S
INJECT_T 11858 [(0,4)] D [] [] [] [] [] [] none
MERGE 11859 [(2,4),(0,4),(1,4)] D [] [11864,11865,11862,11863] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11860 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11861 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11862 [(2,4),(3,4)] D [11859] [] [] [] [((2,4),(3,4))] [11864,11865,11862,11863] CONDITIONAL_S
Y_MEAS 11863 [(3,4)] HALF_D_PLUS_2 [11859] [] [] [] [] [11864,11865,11862,11863] CONDITIONAL_S
IDLE 11864 [(2,4)] HALF_D_PLUS_2 [11859] [] [] [] [] [11864,11865,11862,11863] CONDITIONAL_S
DISCARD 11865 [(3,4)] 0 [11859] [] [] [] [] [11864,11865,11862,11863] CONDITIONAL_S
MERGE 11866 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11866,11867,11868,11869] CONDITIONAL_S
Y_MEAS 11867 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11866,11867,11868,11869] CONDITIONAL_S
IDLE 11868 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11866,11867,11868,11869] CONDITIONAL_S
DISCARD 11869 [(3,4)] 0 [] [] [] [] [] [11866,11867,11868,11869] CONDITIONAL_S
INJECT_T 11870 [(0,4)] D [] [] [] [] [] [] none
MERGE 11871 [(2,4),(0,4),(1,4)] D [] [11874,11875,11876,11877] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11872 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11873 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11874 [(2,4),(3,4)] D [11871] [] [] [] [((2,4),(3,4))] [11874,11875,11876,11877] CONDITIONAL_S
Y_MEAS 11875 [(3,4)] HALF_D_PLUS_2 [11871] [] [] [] [] [11874,11875,11876,11877] CONDITIONAL_S
IDLE 11876 [(2,4)] HALF_D_PLUS_2 [11871] [] [] [] [] [11874,11875,11876,11877] CONDITIONAL_S
DISCARD 11877 [(3,4)] 0 [11871] [] [] [] [] [11874,11875,11876,11877] CONDITIONAL_S
INJECT_T 11878 [(0,4)] D [] [] [] [] [] [] none
MERGE 11879 [(2,4),(0,4),(1,4)] D [] [11882,11883,11884,11885] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11880 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11881 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11882 [(2,4),(3,4)] D [11879] [] [] [] [((2,4),(3,4))] [11882,11883,11884,11885] CONDITIONAL_S
Y_MEAS 11883 [(3,4)] HALF_D_PLUS_2 [11879] [] [] [] [] [11882,11883,11884,11885] CONDITIONAL_S
IDLE 11884 [(2,4)] HALF_D_PLUS_2 [11879] [] [] [] [] [11882,11883,11884,11885] CONDITIONAL_S
DISCARD 11885 [(3,4)] 0 [11879] [] [] [] [] [11882,11883,11884,11885] CONDITIONAL_S
INJECT_T 11886 [(0,4)] D [] [] [] [] [] [] none
MERGE 11887 [(2,4),(0,4),(1,4)] D [] [11890,11891,11892,11893] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11888 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11889 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11890 [(2,4),(3,4)] D [11887] [] [] [] [((2,4),(3,4))] [11890,11891,11892,11893] CONDITIONAL_S
Y_MEAS 11891 [(3,4)] HALF_D_PLUS_2 [11887] [] [] [] [] [11890,11891,11892,11893] CONDITIONAL_S
IDLE 11892 [(2,4)] HALF_D_PLUS_2 [11887] [] [] [] [] [11890,11891,11892,11893] CONDITIONAL_S
DISCARD 11893 [(3,4)] 0 [11887] [] [] [] [] [11890,11891,11892,11893] CONDITIONAL_S
MERGE 11894 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11896,11897,11894,11895] CONDITIONAL_S
Y_MEAS 11895 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11896,11897,11894,11895] CONDITIONAL_S
IDLE 11896 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11896,11897,11894,11895] CONDITIONAL_S
DISCARD 11897 [(3,4)] 0 [] [] [] [] [] [11896,11897,11894,11895] CONDITIONAL_S
INJECT_T 11898 [(0,4)] D [] [] [] [] [] [] none
MERGE 11899 [(2,4),(0,4),(1,4)] D [] [11904,11905,11902,11903] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11900 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11901 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11902 [(2,4),(3,4)] D [11899] [] [] [] [((2,4),(3,4))] [11904,11905,11902,11903] CONDITIONAL_S
Y_MEAS 11903 [(3,4)] HALF_D_PLUS_2 [11899] [] [] [] [] [11904,11905,11902,11903] CONDITIONAL_S
IDLE 11904 [(2,4)] HALF_D_PLUS_2 [11899] [] [] [] [] [11904,11905,11902,11903] CONDITIONAL_S
DISCARD 11905 [(3,4)] 0 [11899] [] [] [] [] [11904,11905,11902,11903] CONDITIONAL_S
INJECT_T 11906 [(0,4)] D [] [] [] [] [] [] none
MERGE 11907 [(2,4),(0,4),(1,4)] D [] [11912,11913,11910,11911] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11908 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11909 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11910 [(2,4),(3,4)] D [11907] [] [] [] [((2,4),(3,4))] [11912,11913,11910,11911] CONDITIONAL_S
Y_MEAS 11911 [(3,4)] HALF_D_PLUS_2 [11907] [] [] [] [] [11912,11913,11910,11911] CONDITIONAL_S
IDLE 11912 [(2,4)] HALF_D_PLUS_2 [11907] [] [] [] [] [11912,11913,11910,11911] CONDITIONAL_S
DISCARD 11913 [(3,4)] 0 [11907] [] [] [] [] [11912,11913,11910,11911] CONDITIONAL_S
INJECT_T 11914 [(0,4)] D [] [] [] [] [] [] none
MERGE 11915 [(2,4),(0,4),(1,4)] D [] [11920,11921,11918,11919] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11916 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11917 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11918 [(2,4),(3,4)] D [11915] [] [] [] [((2,4),(3,4))] [11920,11921,11918,11919] CONDITIONAL_S
Y_MEAS 11919 [(3,4)] HALF_D_PLUS_2 [11915] [] [] [] [] [11920,11921,11918,11919] CONDITIONAL_S
IDLE 11920 [(2,4)] HALF_D_PLUS_2 [11915] [] [] [] [] [11920,11921,11918,11919] CONDITIONAL_S
DISCARD 11921 [(3,4)] 0 [11915] [] [] [] [] [11920,11921,11918,11919] CONDITIONAL_S
INJECT_T 11922 [(0,4)] D [] [] [] [] [] [] none
MERGE 11923 [(2,4),(0,4),(1,4)] D [] [11928,11929,11926,11927] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11924 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11925 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11926 [(2,4),(3,4)] D [11923] [] [] [] [((2,4),(3,4))] [11928,11929,11926,11927] CONDITIONAL_S
Y_MEAS 11927 [(3,4)] HALF_D_PLUS_2 [11923] [] [] [] [] [11928,11929,11926,11927] CONDITIONAL_S
IDLE 11928 [(2,4)] HALF_D_PLUS_2 [11923] [] [] [] [] [11928,11929,11926,11927] CONDITIONAL_S
DISCARD 11929 [(3,4)] 0 [11923] [] [] [] [] [11928,11929,11926,11927] CONDITIONAL_S
MERGE 11930 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11930,11931,11932,11933] CONDITIONAL_S
Y_MEAS 11931 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11930,11931,11932,11933] CONDITIONAL_S
IDLE 11932 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11930,11931,11932,11933] CONDITIONAL_S
DISCARD 11933 [(3,4)] 0 [] [] [] [] [] [11930,11931,11932,11933] CONDITIONAL_S
INJECT_T 11934 [(0,4)] D [] [] [] [] [] [] none
MERGE 11935 [(2,4),(0,4),(1,4)] D [] [11938,11939,11940,11941] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11936 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11937 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11938 [(2,4),(3,4)] D [11935] [] [] [] [((2,4),(3,4))] [11938,11939,11940,11941] CONDITIONAL_S
Y_MEAS 11939 [(3,4)] HALF_D_PLUS_2 [11935] [] [] [] [] [11938,11939,11940,11941] CONDITIONAL_S
IDLE 11940 [(2,4)] HALF_D_PLUS_2 [11935] [] [] [] [] [11938,11939,11940,11941] CONDITIONAL_S
DISCARD 11941 [(3,4)] 0 [11935] [] [] [] [] [11938,11939,11940,11941] CONDITIONAL_S
MERGE 11942 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11944,11945,11942,11943] CONDITIONAL_S
Y_MEAS 11943 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11944,11945,11942,11943] CONDITIONAL_S
IDLE 11944 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11944,11945,11942,11943] CONDITIONAL_S
DISCARD 11945 [(3,4)] 0 [] [] [] [] [] [11944,11945,11942,11943] CONDITIONAL_S
INJECT_T 11946 [(0,4)] D [] [] [] [] [] [] none
MERGE 11947 [(2,4),(0,4),(1,4)] D [] [11952,11953,11950,11951] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11948 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11949 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11950 [(2,4),(3,4)] D [11947] [] [] [] [((2,4),(3,4))] [11952,11953,11950,11951] CONDITIONAL_S
Y_MEAS 11951 [(3,4)] HALF_D_PLUS_2 [11947] [] [] [] [] [11952,11953,11950,11951] CONDITIONAL_S
IDLE 11952 [(2,4)] HALF_D_PLUS_2 [11947] [] [] [] [] [11952,11953,11950,11951] CONDITIONAL_S
DISCARD 11953 [(3,4)] 0 [11947] [] [] [] [] [11952,11953,11950,11951] CONDITIONAL_S
MERGE 11954 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11954,11955,11956,11957] CONDITIONAL_S
Y_MEAS 11955 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11954,11955,11956,11957] CONDITIONAL_S
IDLE 11956 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11954,11955,11956,11957] CONDITIONAL_S
DISCARD 11957 [(3,4)] 0 [] [] [] [] [] [11954,11955,11956,11957] CONDITIONAL_S
INJECT_T 11958 [(0,4)] D [] [] [] [] [] [] none
MERGE 11959 [(2,4),(0,4),(1,4)] D [] [11962,11963,11964,11965] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11960 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11961 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11962 [(2,4),(3,4)] D [11959] [] [] [] [((2,4),(3,4))] [11962,11963,11964,11965] CONDITIONAL_S
Y_MEAS 11963 [(3,4)] HALF_D_PLUS_2 [11959] [] [] [] [] [11962,11963,11964,11965] CONDITIONAL_S
IDLE 11964 [(2,4)] HALF_D_PLUS_2 [11959] [] [] [] [] [11962,11963,11964,11965] CONDITIONAL_S
DISCARD 11965 [(3,4)] 0 [11959] [] [] [] [] [11962,11963,11964,11965] CONDITIONAL_S
INJECT_T 11966 [(0,4)] D [] [] [] [] [] [] none
MERGE 11967 [(2,4),(0,4),(1,4)] D [] [11970,11971,11972,11973] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11968 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11969 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11970 [(2,4),(3,4)] D [11967] [] [] [] [((2,4),(3,4))] [11970,11971,11972,11973] CONDITIONAL_S
Y_MEAS 11971 [(3,4)] HALF_D_PLUS_2 [11967] [] [] [] [] [11970,11971,11972,11973] CONDITIONAL_S
IDLE 11972 [(2,4)] HALF_D_PLUS_2 [11967] [] [] [] [] [11970,11971,11972,11973] CONDITIONAL_S
DISCARD 11973 [(3,4)] 0 [11967] [] [] [] [] [11970,11971,11972,11973] CONDITIONAL_S
MERGE 11974 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11976,11977,11974,11975] CONDITIONAL_S
Y_MEAS 11975 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11976,11977,11974,11975] CONDITIONAL_S
IDLE 11976 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11976,11977,11974,11975] CONDITIONAL_S
DISCARD 11977 [(3,4)] 0 [] [] [] [] [] [11976,11977,11974,11975] CONDITIONAL_S
INJECT_T 11978 [(0,4)] D [] [] [] [] [] [] none
MERGE 11979 [(2,4),(0,4),(1,4)] D [] [11984,11985,11982,11983] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11980 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11981 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11982 [(2,4),(3,4)] D [11979] [] [] [] [((2,4),(3,4))] [11984,11985,11982,11983] CONDITIONAL_S
Y_MEAS 11983 [(3,4)] HALF_D_PLUS_2 [11979] [] [] [] [] [11984,11985,11982,11983] CONDITIONAL_S
IDLE 11984 [(2,4)] HALF_D_PLUS_2 [11979] [] [] [] [] [11984,11985,11982,11983] CONDITIONAL_S
DISCARD 11985 [(3,4)] 0 [11979] [] [] [] [] [11984,11985,11982,11983] CONDITIONAL_S
MERGE 11986 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [11986,11987,11988,11989] CONDITIONAL_S
Y_MEAS 11987 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [11986,11987,11988,11989] CONDITIONAL_S
IDLE 11988 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [11986,11987,11988,11989] CONDITIONAL_S
DISCARD 11989 [(3,4)] 0 [] [] [] [] [] [11986,11987,11988,11989] CONDITIONAL_S
INJECT_T 11990 [(0,4)] D [] [] [] [] [] [] none
MERGE 11991 [(2,4),(0,4),(1,4)] D [] [11994,11995,11996,11997] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11992 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11993 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 11994 [(2,4),(3,4)] D [11991] [] [] [] [((2,4),(3,4))] [11994,11995,11996,11997] CONDITIONAL_S
Y_MEAS 11995 [(3,4)] HALF_D_PLUS_2 [11991] [] [] [] [] [11994,11995,11996,11997] CONDITIONAL_S
IDLE 11996 [(2,4)] HALF_D_PLUS_2 [11991] [] [] [] [] [11994,11995,11996,11997] CONDITIONAL_S
DISCARD 11997 [(3,4)] 0 [11991] [] [] [] [] [11994,11995,11996,11997] CONDITIONAL_S
MERGE 11998 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12000,12001,11998,11999] CONDITIONAL_S
Y_MEAS 11999 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12000,12001,11998,11999] CONDITIONAL_S
IDLE 12000 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12000,12001,11998,11999] CONDITIONAL_S
DISCARD 12001 [(3,4)] 0 [] [] [] [] [] [12000,12001,11998,11999] CONDITIONAL_S
INJECT_T 12002 [(0,4)] D [] [] [] [] [] [] none
MERGE 12003 [(2,4),(0,4),(1,4)] D [] [12008,12009,12006,12007] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12004 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12005 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12006 [(2,4),(3,4)] D [12003] [] [] [] [((2,4),(3,4))] [12008,12009,12006,12007] CONDITIONAL_S
Y_MEAS 12007 [(3,4)] HALF_D_PLUS_2 [12003] [] [] [] [] [12008,12009,12006,12007] CONDITIONAL_S
IDLE 12008 [(2,4)] HALF_D_PLUS_2 [12003] [] [] [] [] [12008,12009,12006,12007] CONDITIONAL_S
DISCARD 12009 [(3,4)] 0 [12003] [] [] [] [] [12008,12009,12006,12007] CONDITIONAL_S
INJECT_T 12010 [(0,4)] D [] [] [] [] [] [] none
MERGE 12011 [(2,4),(0,4),(1,4)] D [] [12016,12017,12014,12015] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12012 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12013 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12014 [(2,4),(3,4)] D [12011] [] [] [] [((2,4),(3,4))] [12016,12017,12014,12015] CONDITIONAL_S
Y_MEAS 12015 [(3,4)] HALF_D_PLUS_2 [12011] [] [] [] [] [12016,12017,12014,12015] CONDITIONAL_S
IDLE 12016 [(2,4)] HALF_D_PLUS_2 [12011] [] [] [] [] [12016,12017,12014,12015] CONDITIONAL_S
DISCARD 12017 [(3,4)] 0 [12011] [] [] [] [] [12016,12017,12014,12015] CONDITIONAL_S
INJECT_T 12018 [(0,4)] D [] [] [] [] [] [] none
MERGE 12019 [(2,4),(0,4),(1,4)] D [] [12024,12025,12022,12023] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12020 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12021 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12022 [(2,4),(3,4)] D [12019] [] [] [] [((2,4),(3,4))] [12024,12025,12022,12023] CONDITIONAL_S
Y_MEAS 12023 [(3,4)] HALF_D_PLUS_2 [12019] [] [] [] [] [12024,12025,12022,12023] CONDITIONAL_S
IDLE 12024 [(2,4)] HALF_D_PLUS_2 [12019] [] [] [] [] [12024,12025,12022,12023] CONDITIONAL_S
DISCARD 12025 [(3,4)] 0 [12019] [] [] [] [] [12024,12025,12022,12023] CONDITIONAL_S
INJECT_T 12026 [(0,4)] D [] [] [] [] [] [] none
MERGE 12027 [(2,4),(0,4),(1,4)] D [] [12032,12033,12030,12031] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12028 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12029 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12030 [(2,4),(3,4)] D [12027] [] [] [] [((2,4),(3,4))] [12032,12033,12030,12031] CONDITIONAL_S
Y_MEAS 12031 [(3,4)] HALF_D_PLUS_2 [12027] [] [] [] [] [12032,12033,12030,12031] CONDITIONAL_S
IDLE 12032 [(2,4)] HALF_D_PLUS_2 [12027] [] [] [] [] [12032,12033,12030,12031] CONDITIONAL_S
DISCARD 12033 [(3,4)] 0 [12027] [] [] [] [] [12032,12033,12030,12031] CONDITIONAL_S
INJECT_T 12034 [(0,4)] D [] [] [] [] [] [] none
MERGE 12035 [(2,4),(0,4),(1,4)] D [] [12040,12041,12038,12039] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12036 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12037 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12038 [(2,4),(3,4)] D [12035] [] [] [] [((2,4),(3,4))] [12040,12041,12038,12039] CONDITIONAL_S
Y_MEAS 12039 [(3,4)] HALF_D_PLUS_2 [12035] [] [] [] [] [12040,12041,12038,12039] CONDITIONAL_S
IDLE 12040 [(2,4)] HALF_D_PLUS_2 [12035] [] [] [] [] [12040,12041,12038,12039] CONDITIONAL_S
DISCARD 12041 [(3,4)] 0 [12035] [] [] [] [] [12040,12041,12038,12039] CONDITIONAL_S
INJECT_T 12042 [(0,4)] D [] [] [] [] [] [] none
MERGE 12043 [(2,4),(0,4),(1,4)] D [] [12048,12049,12046,12047] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12044 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12045 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12046 [(2,4),(3,4)] D [12043] [] [] [] [((2,4),(3,4))] [12048,12049,12046,12047] CONDITIONAL_S
Y_MEAS 12047 [(3,4)] HALF_D_PLUS_2 [12043] [] [] [] [] [12048,12049,12046,12047] CONDITIONAL_S
IDLE 12048 [(2,4)] HALF_D_PLUS_2 [12043] [] [] [] [] [12048,12049,12046,12047] CONDITIONAL_S
DISCARD 12049 [(3,4)] 0 [12043] [] [] [] [] [12048,12049,12046,12047] CONDITIONAL_S
INJECT_T 12050 [(0,4)] D [] [] [] [] [] [] none
MERGE 12051 [(2,4),(0,4),(1,4)] D [] [12056,12057,12054,12055] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12052 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12053 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12054 [(2,4),(3,4)] D [12051] [] [] [] [((2,4),(3,4))] [12056,12057,12054,12055] CONDITIONAL_S
Y_MEAS 12055 [(3,4)] HALF_D_PLUS_2 [12051] [] [] [] [] [12056,12057,12054,12055] CONDITIONAL_S
IDLE 12056 [(2,4)] HALF_D_PLUS_2 [12051] [] [] [] [] [12056,12057,12054,12055] CONDITIONAL_S
DISCARD 12057 [(3,4)] 0 [12051] [] [] [] [] [12056,12057,12054,12055] CONDITIONAL_S
INJECT_T 12058 [(0,4)] D [] [] [] [] [] [] none
MERGE 12059 [(2,4),(0,4),(1,4)] D [] [12064,12065,12062,12063] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12060 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12061 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12062 [(2,4),(3,4)] D [12059] [] [] [] [((2,4),(3,4))] [12064,12065,12062,12063] CONDITIONAL_S
Y_MEAS 12063 [(3,4)] HALF_D_PLUS_2 [12059] [] [] [] [] [12064,12065,12062,12063] CONDITIONAL_S
IDLE 12064 [(2,4)] HALF_D_PLUS_2 [12059] [] [] [] [] [12064,12065,12062,12063] CONDITIONAL_S
DISCARD 12065 [(3,4)] 0 [12059] [] [] [] [] [12064,12065,12062,12063] CONDITIONAL_S
INJECT_T 12066 [(0,4)] D [] [] [] [] [] [] none
MERGE 12067 [(2,4),(0,4),(1,4)] D [] [12072,12073,12070,12071] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12068 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12069 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12070 [(2,4),(3,4)] D [12067] [] [] [] [((2,4),(3,4))] [12072,12073,12070,12071] CONDITIONAL_S
Y_MEAS 12071 [(3,4)] HALF_D_PLUS_2 [12067] [] [] [] [] [12072,12073,12070,12071] CONDITIONAL_S
IDLE 12072 [(2,4)] HALF_D_PLUS_2 [12067] [] [] [] [] [12072,12073,12070,12071] CONDITIONAL_S
DISCARD 12073 [(3,4)] 0 [12067] [] [] [] [] [12072,12073,12070,12071] CONDITIONAL_S
INJECT_T 12074 [(0,4)] D [] [] [] [] [] [] none
MERGE 12075 [(2,4),(0,4),(1,4)] D [] [12080,12081,12078,12079] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12076 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12077 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12078 [(2,4),(3,4)] D [12075] [] [] [] [((2,4),(3,4))] [12080,12081,12078,12079] CONDITIONAL_S
Y_MEAS 12079 [(3,4)] HALF_D_PLUS_2 [12075] [] [] [] [] [12080,12081,12078,12079] CONDITIONAL_S
IDLE 12080 [(2,4)] HALF_D_PLUS_2 [12075] [] [] [] [] [12080,12081,12078,12079] CONDITIONAL_S
DISCARD 12081 [(3,4)] 0 [12075] [] [] [] [] [12080,12081,12078,12079] CONDITIONAL_S
MERGE 12082 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12082,12083,12084,12085] CONDITIONAL_S
Y_MEAS 12083 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12082,12083,12084,12085] CONDITIONAL_S
IDLE 12084 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12082,12083,12084,12085] CONDITIONAL_S
DISCARD 12085 [(3,4)] 0 [] [] [] [] [] [12082,12083,12084,12085] CONDITIONAL_S
INJECT_T 12086 [(0,4)] D [] [] [] [] [] [] none
MERGE 12087 [(2,4),(0,4),(1,4)] D [] [12090,12091,12092,12093] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12088 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12089 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12090 [(2,4),(3,4)] D [12087] [] [] [] [((2,4),(3,4))] [12090,12091,12092,12093] CONDITIONAL_S
Y_MEAS 12091 [(3,4)] HALF_D_PLUS_2 [12087] [] [] [] [] [12090,12091,12092,12093] CONDITIONAL_S
IDLE 12092 [(2,4)] HALF_D_PLUS_2 [12087] [] [] [] [] [12090,12091,12092,12093] CONDITIONAL_S
DISCARD 12093 [(3,4)] 0 [12087] [] [] [] [] [12090,12091,12092,12093] CONDITIONAL_S
INJECT_T 12094 [(0,4)] D [] [] [] [] [] [] none
MERGE 12095 [(2,4),(0,4),(1,4)] D [] [12098,12099,12100,12101] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12096 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12097 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12098 [(2,4),(3,4)] D [12095] [] [] [] [((2,4),(3,4))] [12098,12099,12100,12101] CONDITIONAL_S
Y_MEAS 12099 [(3,4)] HALF_D_PLUS_2 [12095] [] [] [] [] [12098,12099,12100,12101] CONDITIONAL_S
IDLE 12100 [(2,4)] HALF_D_PLUS_2 [12095] [] [] [] [] [12098,12099,12100,12101] CONDITIONAL_S
DISCARD 12101 [(3,4)] 0 [12095] [] [] [] [] [12098,12099,12100,12101] CONDITIONAL_S
MERGE 12102 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12104,12105,12102,12103] CONDITIONAL_S
Y_MEAS 12103 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12104,12105,12102,12103] CONDITIONAL_S
IDLE 12104 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12104,12105,12102,12103] CONDITIONAL_S
DISCARD 12105 [(3,4)] 0 [] [] [] [] [] [12104,12105,12102,12103] CONDITIONAL_S
INJECT_T 12106 [(0,4)] D [] [] [] [] [] [] none
MERGE 12107 [(2,4),(0,4),(1,4)] D [] [12112,12113,12110,12111] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12108 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12109 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12110 [(2,4),(3,4)] D [12107] [] [] [] [((2,4),(3,4))] [12112,12113,12110,12111] CONDITIONAL_S
Y_MEAS 12111 [(3,4)] HALF_D_PLUS_2 [12107] [] [] [] [] [12112,12113,12110,12111] CONDITIONAL_S
IDLE 12112 [(2,4)] HALF_D_PLUS_2 [12107] [] [] [] [] [12112,12113,12110,12111] CONDITIONAL_S
DISCARD 12113 [(3,4)] 0 [12107] [] [] [] [] [12112,12113,12110,12111] CONDITIONAL_S
MERGE 12114 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12114,12115,12116,12117] CONDITIONAL_S
Y_MEAS 12115 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12114,12115,12116,12117] CONDITIONAL_S
IDLE 12116 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12114,12115,12116,12117] CONDITIONAL_S
DISCARD 12117 [(3,4)] 0 [] [] [] [] [] [12114,12115,12116,12117] CONDITIONAL_S
INJECT_T 12118 [(0,4)] D [] [] [] [] [] [] none
MERGE 12119 [(2,4),(0,4),(1,4)] D [] [12122,12123,12124,12125] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12120 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12121 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12122 [(2,4),(3,4)] D [12119] [] [] [] [((2,4),(3,4))] [12122,12123,12124,12125] CONDITIONAL_S
Y_MEAS 12123 [(3,4)] HALF_D_PLUS_2 [12119] [] [] [] [] [12122,12123,12124,12125] CONDITIONAL_S
IDLE 12124 [(2,4)] HALF_D_PLUS_2 [12119] [] [] [] [] [12122,12123,12124,12125] CONDITIONAL_S
DISCARD 12125 [(3,4)] 0 [12119] [] [] [] [] [12122,12123,12124,12125] CONDITIONAL_S
MERGE 12126 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12128,12129,12126,12127] CONDITIONAL_S
Y_MEAS 12127 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12128,12129,12126,12127] CONDITIONAL_S
IDLE 12128 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12128,12129,12126,12127] CONDITIONAL_S
DISCARD 12129 [(3,4)] 0 [] [] [] [] [] [12128,12129,12126,12127] CONDITIONAL_S
INJECT_T 12130 [(0,4)] D [] [] [] [] [] [] none
MERGE 12131 [(2,4),(0,4),(1,4)] D [] [12136,12137,12134,12135] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12132 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12133 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12134 [(2,4),(3,4)] D [12131] [] [] [] [((2,4),(3,4))] [12136,12137,12134,12135] CONDITIONAL_S
Y_MEAS 12135 [(3,4)] HALF_D_PLUS_2 [12131] [] [] [] [] [12136,12137,12134,12135] CONDITIONAL_S
IDLE 12136 [(2,4)] HALF_D_PLUS_2 [12131] [] [] [] [] [12136,12137,12134,12135] CONDITIONAL_S
DISCARD 12137 [(3,4)] 0 [12131] [] [] [] [] [12136,12137,12134,12135] CONDITIONAL_S
INJECT_T 12138 [(0,4)] D [] [] [] [] [] [] none
MERGE 12139 [(2,4),(0,4),(1,4)] D [] [12144,12145,12142,12143] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12140 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12141 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12142 [(2,4),(3,4)] D [12139] [] [] [] [((2,4),(3,4))] [12144,12145,12142,12143] CONDITIONAL_S
Y_MEAS 12143 [(3,4)] HALF_D_PLUS_2 [12139] [] [] [] [] [12144,12145,12142,12143] CONDITIONAL_S
IDLE 12144 [(2,4)] HALF_D_PLUS_2 [12139] [] [] [] [] [12144,12145,12142,12143] CONDITIONAL_S
DISCARD 12145 [(3,4)] 0 [12139] [] [] [] [] [12144,12145,12142,12143] CONDITIONAL_S
MERGE 12146 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12146,12147,12148,12149] CONDITIONAL_S
Y_MEAS 12147 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12146,12147,12148,12149] CONDITIONAL_S
IDLE 12148 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12146,12147,12148,12149] CONDITIONAL_S
DISCARD 12149 [(3,4)] 0 [] [] [] [] [] [12146,12147,12148,12149] CONDITIONAL_S
INJECT_T 12150 [(0,4)] D [] [] [] [] [] [] none
MERGE 12151 [(2,4),(0,4),(1,4)] D [] [12154,12155,12156,12157] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12152 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12153 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12154 [(2,4),(3,4)] D [12151] [] [] [] [((2,4),(3,4))] [12154,12155,12156,12157] CONDITIONAL_S
Y_MEAS 12155 [(3,4)] HALF_D_PLUS_2 [12151] [] [] [] [] [12154,12155,12156,12157] CONDITIONAL_S
IDLE 12156 [(2,4)] HALF_D_PLUS_2 [12151] [] [] [] [] [12154,12155,12156,12157] CONDITIONAL_S
DISCARD 12157 [(3,4)] 0 [12151] [] [] [] [] [12154,12155,12156,12157] CONDITIONAL_S
INJECT_T 12158 [(0,4)] D [] [] [] [] [] [] none
MERGE 12159 [(2,4),(0,4),(1,4)] D [] [12162,12163,12164,12165] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12160 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12161 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12162 [(2,4),(3,4)] D [12159] [] [] [] [((2,4),(3,4))] [12162,12163,12164,12165] CONDITIONAL_S
Y_MEAS 12163 [(3,4)] HALF_D_PLUS_2 [12159] [] [] [] [] [12162,12163,12164,12165] CONDITIONAL_S
IDLE 12164 [(2,4)] HALF_D_PLUS_2 [12159] [] [] [] [] [12162,12163,12164,12165] CONDITIONAL_S
DISCARD 12165 [(3,4)] 0 [12159] [] [] [] [] [12162,12163,12164,12165] CONDITIONAL_S
MERGE 12166 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12168,12169,12166,12167] CONDITIONAL_S
Y_MEAS 12167 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12168,12169,12166,12167] CONDITIONAL_S
IDLE 12168 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12168,12169,12166,12167] CONDITIONAL_S
DISCARD 12169 [(3,4)] 0 [] [] [] [] [] [12168,12169,12166,12167] CONDITIONAL_S
INJECT_T 12170 [(0,4)] D [] [] [] [] [] [] none
MERGE 12171 [(2,4),(0,4),(1,4)] D [] [12176,12177,12174,12175] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12172 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12173 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12174 [(2,4),(3,4)] D [12171] [] [] [] [((2,4),(3,4))] [12176,12177,12174,12175] CONDITIONAL_S
Y_MEAS 12175 [(3,4)] HALF_D_PLUS_2 [12171] [] [] [] [] [12176,12177,12174,12175] CONDITIONAL_S
IDLE 12176 [(2,4)] HALF_D_PLUS_2 [12171] [] [] [] [] [12176,12177,12174,12175] CONDITIONAL_S
DISCARD 12177 [(3,4)] 0 [12171] [] [] [] [] [12176,12177,12174,12175] CONDITIONAL_S
INJECT_T 12178 [(0,4)] D [] [] [] [] [] [] none
MERGE 12179 [(2,4),(0,4),(1,4)] D [] [12184,12185,12182,12183] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12180 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12181 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12182 [(2,4),(3,4)] D [12179] [] [] [] [((2,4),(3,4))] [12184,12185,12182,12183] CONDITIONAL_S
Y_MEAS 12183 [(3,4)] HALF_D_PLUS_2 [12179] [] [] [] [] [12184,12185,12182,12183] CONDITIONAL_S
IDLE 12184 [(2,4)] HALF_D_PLUS_2 [12179] [] [] [] [] [12184,12185,12182,12183] CONDITIONAL_S
DISCARD 12185 [(3,4)] 0 [12179] [] [] [] [] [12184,12185,12182,12183] CONDITIONAL_S
INJECT_T 12186 [(0,4)] D [] [] [] [] [] [] none
MERGE 12187 [(2,4),(0,4),(1,4)] D [] [12192,12193,12190,12191] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12188 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12189 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12190 [(2,4),(3,4)] D [12187] [] [] [] [((2,4),(3,4))] [12192,12193,12190,12191] CONDITIONAL_S
Y_MEAS 12191 [(3,4)] HALF_D_PLUS_2 [12187] [] [] [] [] [12192,12193,12190,12191] CONDITIONAL_S
IDLE 12192 [(2,4)] HALF_D_PLUS_2 [12187] [] [] [] [] [12192,12193,12190,12191] CONDITIONAL_S
DISCARD 12193 [(3,4)] 0 [12187] [] [] [] [] [12192,12193,12190,12191] CONDITIONAL_S
MERGE 12194 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12194,12195,12196,12197] CONDITIONAL_S
Y_MEAS 12195 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12194,12195,12196,12197] CONDITIONAL_S
IDLE 12196 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12194,12195,12196,12197] CONDITIONAL_S
DISCARD 12197 [(3,4)] 0 [] [] [] [] [] [12194,12195,12196,12197] CONDITIONAL_S
INJECT_T 12198 [(0,4)] D [] [] [] [] [] [] none
MERGE 12199 [(2,4),(0,4),(1,4)] D [] [12202,12203,12204,12205] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12200 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12201 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12202 [(2,4),(3,4)] D [12199] [] [] [] [((2,4),(3,4))] [12202,12203,12204,12205] CONDITIONAL_S
Y_MEAS 12203 [(3,4)] HALF_D_PLUS_2 [12199] [] [] [] [] [12202,12203,12204,12205] CONDITIONAL_S
IDLE 12204 [(2,4)] HALF_D_PLUS_2 [12199] [] [] [] [] [12202,12203,12204,12205] CONDITIONAL_S
DISCARD 12205 [(3,4)] 0 [12199] [] [] [] [] [12202,12203,12204,12205] CONDITIONAL_S
MERGE 12206 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12208,12209,12206,12207] CONDITIONAL_S
Y_MEAS 12207 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12208,12209,12206,12207] CONDITIONAL_S
IDLE 12208 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12208,12209,12206,12207] CONDITIONAL_S
DISCARD 12209 [(3,4)] 0 [] [] [] [] [] [12208,12209,12206,12207] CONDITIONAL_S
INJECT_T 12210 [(0,4)] D [] [] [] [] [] [] none
MERGE 12211 [(2,4),(0,4),(1,4)] D [] [12216,12217,12214,12215] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12212 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12213 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12214 [(2,4),(3,4)] D [12211] [] [] [] [((2,4),(3,4))] [12216,12217,12214,12215] CONDITIONAL_S
Y_MEAS 12215 [(3,4)] HALF_D_PLUS_2 [12211] [] [] [] [] [12216,12217,12214,12215] CONDITIONAL_S
IDLE 12216 [(2,4)] HALF_D_PLUS_2 [12211] [] [] [] [] [12216,12217,12214,12215] CONDITIONAL_S
DISCARD 12217 [(3,4)] 0 [12211] [] [] [] [] [12216,12217,12214,12215] CONDITIONAL_S
INJECT_T 12218 [(0,4)] D [] [] [] [] [] [] none
MERGE 12219 [(2,4),(0,4),(1,4)] D [] [12224,12225,12222,12223] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12220 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12221 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12222 [(2,4),(3,4)] D [12219] [] [] [] [((2,4),(3,4))] [12224,12225,12222,12223] CONDITIONAL_S
Y_MEAS 12223 [(3,4)] HALF_D_PLUS_2 [12219] [] [] [] [] [12224,12225,12222,12223] CONDITIONAL_S
IDLE 12224 [(2,4)] HALF_D_PLUS_2 [12219] [] [] [] [] [12224,12225,12222,12223] CONDITIONAL_S
DISCARD 12225 [(3,4)] 0 [12219] [] [] [] [] [12224,12225,12222,12223] CONDITIONAL_S
MERGE 12226 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12226,12227,12228,12229] CONDITIONAL_S
Y_MEAS 12227 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12226,12227,12228,12229] CONDITIONAL_S
IDLE 12228 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12226,12227,12228,12229] CONDITIONAL_S
DISCARD 12229 [(3,4)] 0 [] [] [] [] [] [12226,12227,12228,12229] CONDITIONAL_S
INJECT_T 12230 [(0,4)] D [] [] [] [] [] [] none
MERGE 12231 [(2,4),(0,4),(1,4)] D [] [12234,12235,12236,12237] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12232 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12233 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12234 [(2,4),(3,4)] D [12231] [] [] [] [((2,4),(3,4))] [12234,12235,12236,12237] CONDITIONAL_S
Y_MEAS 12235 [(3,4)] HALF_D_PLUS_2 [12231] [] [] [] [] [12234,12235,12236,12237] CONDITIONAL_S
IDLE 12236 [(2,4)] HALF_D_PLUS_2 [12231] [] [] [] [] [12234,12235,12236,12237] CONDITIONAL_S
DISCARD 12237 [(3,4)] 0 [12231] [] [] [] [] [12234,12235,12236,12237] CONDITIONAL_S
MERGE 12238 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12240,12241,12238,12239] CONDITIONAL_S
Y_MEAS 12239 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12240,12241,12238,12239] CONDITIONAL_S
IDLE 12240 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12240,12241,12238,12239] CONDITIONAL_S
DISCARD 12241 [(3,4)] 0 [] [] [] [] [] [12240,12241,12238,12239] CONDITIONAL_S
INJECT_T 12242 [(0,4)] D [] [] [] [] [] [] none
MERGE 12243 [(2,4),(0,4),(1,4)] D [] [12248,12249,12246,12247] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12244 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12245 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12246 [(2,4),(3,4)] D [12243] [] [] [] [((2,4),(3,4))] [12248,12249,12246,12247] CONDITIONAL_S
Y_MEAS 12247 [(3,4)] HALF_D_PLUS_2 [12243] [] [] [] [] [12248,12249,12246,12247] CONDITIONAL_S
IDLE 12248 [(2,4)] HALF_D_PLUS_2 [12243] [] [] [] [] [12248,12249,12246,12247] CONDITIONAL_S
DISCARD 12249 [(3,4)] 0 [12243] [] [] [] [] [12248,12249,12246,12247] CONDITIONAL_S
INJECT_T 12250 [(0,4)] D [] [] [] [] [] [] none
MERGE 12251 [(2,4),(0,4),(1,4)] D [] [12256,12257,12254,12255] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12252 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12253 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12254 [(2,4),(3,4)] D [12251] [] [] [] [((2,4),(3,4))] [12256,12257,12254,12255] CONDITIONAL_S
Y_MEAS 12255 [(3,4)] HALF_D_PLUS_2 [12251] [] [] [] [] [12256,12257,12254,12255] CONDITIONAL_S
IDLE 12256 [(2,4)] HALF_D_PLUS_2 [12251] [] [] [] [] [12256,12257,12254,12255] CONDITIONAL_S
DISCARD 12257 [(3,4)] 0 [12251] [] [] [] [] [12256,12257,12254,12255] CONDITIONAL_S
INJECT_T 12258 [(0,4)] D [] [] [] [] [] [] none
MERGE 12259 [(2,4),(0,4),(1,4)] D [] [12264,12265,12262,12263] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12260 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12261 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12262 [(2,4),(3,4)] D [12259] [] [] [] [((2,4),(3,4))] [12264,12265,12262,12263] CONDITIONAL_S
Y_MEAS 12263 [(3,4)] HALF_D_PLUS_2 [12259] [] [] [] [] [12264,12265,12262,12263] CONDITIONAL_S
IDLE 12264 [(2,4)] HALF_D_PLUS_2 [12259] [] [] [] [] [12264,12265,12262,12263] CONDITIONAL_S
DISCARD 12265 [(3,4)] 0 [12259] [] [] [] [] [12264,12265,12262,12263] CONDITIONAL_S
MERGE 12266 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12266,12267,12268,12269] CONDITIONAL_S
Y_MEAS 12267 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12266,12267,12268,12269] CONDITIONAL_S
IDLE 12268 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12266,12267,12268,12269] CONDITIONAL_S
DISCARD 12269 [(3,4)] 0 [] [] [] [] [] [12266,12267,12268,12269] CONDITIONAL_S
INJECT_T 12270 [(0,4)] D [] [] [] [] [] [] none
MERGE 12271 [(2,4),(0,4),(1,4)] D [] [12274,12275,12276,12277] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12272 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12273 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12274 [(2,4),(3,4)] D [12271] [] [] [] [((2,4),(3,4))] [12274,12275,12276,12277] CONDITIONAL_S
Y_MEAS 12275 [(3,4)] HALF_D_PLUS_2 [12271] [] [] [] [] [12274,12275,12276,12277] CONDITIONAL_S
IDLE 12276 [(2,4)] HALF_D_PLUS_2 [12271] [] [] [] [] [12274,12275,12276,12277] CONDITIONAL_S
DISCARD 12277 [(3,4)] 0 [12271] [] [] [] [] [12274,12275,12276,12277] CONDITIONAL_S
MERGE 12278 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12280,12281,12278,12279] CONDITIONAL_S
Y_MEAS 12279 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12280,12281,12278,12279] CONDITIONAL_S
IDLE 12280 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12280,12281,12278,12279] CONDITIONAL_S
DISCARD 12281 [(3,4)] 0 [] [] [] [] [] [12280,12281,12278,12279] CONDITIONAL_S
INJECT_T 12282 [(0,4)] D [] [] [] [] [] [] none
MERGE 12283 [(2,4),(0,4),(1,4)] D [] [12288,12289,12286,12287] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12284 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12285 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12286 [(2,4),(3,4)] D [12283] [] [] [] [((2,4),(3,4))] [12288,12289,12286,12287] CONDITIONAL_S
Y_MEAS 12287 [(3,4)] HALF_D_PLUS_2 [12283] [] [] [] [] [12288,12289,12286,12287] CONDITIONAL_S
IDLE 12288 [(2,4)] HALF_D_PLUS_2 [12283] [] [] [] [] [12288,12289,12286,12287] CONDITIONAL_S
DISCARD 12289 [(3,4)] 0 [12283] [] [] [] [] [12288,12289,12286,12287] CONDITIONAL_S
MERGE 12290 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12290,12291,12292,12293] CONDITIONAL_S
Y_MEAS 12291 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12290,12291,12292,12293] CONDITIONAL_S
IDLE 12292 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12290,12291,12292,12293] CONDITIONAL_S
DISCARD 12293 [(3,4)] 0 [] [] [] [] [] [12290,12291,12292,12293] CONDITIONAL_S
INJECT_T 12294 [(0,4)] D [] [] [] [] [] [] none
MERGE 12295 [(2,4),(0,4),(1,4)] D [] [12298,12299,12300,12301] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12296 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12297 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12298 [(2,4),(3,4)] D [12295] [] [] [] [((2,4),(3,4))] [12298,12299,12300,12301] CONDITIONAL_S
Y_MEAS 12299 [(3,4)] HALF_D_PLUS_2 [12295] [] [] [] [] [12298,12299,12300,12301] CONDITIONAL_S
IDLE 12300 [(2,4)] HALF_D_PLUS_2 [12295] [] [] [] [] [12298,12299,12300,12301] CONDITIONAL_S
DISCARD 12301 [(3,4)] 0 [12295] [] [] [] [] [12298,12299,12300,12301] CONDITIONAL_S
INJECT_T 12302 [(0,4)] D [] [] [] [] [] [] none
MERGE 12303 [(2,4),(0,4),(1,4)] D [] [12306,12307,12308,12309] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12304 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12305 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12306 [(2,4),(3,4)] D [12303] [] [] [] [((2,4),(3,4))] [12306,12307,12308,12309] CONDITIONAL_S
Y_MEAS 12307 [(3,4)] HALF_D_PLUS_2 [12303] [] [] [] [] [12306,12307,12308,12309] CONDITIONAL_S
IDLE 12308 [(2,4)] HALF_D_PLUS_2 [12303] [] [] [] [] [12306,12307,12308,12309] CONDITIONAL_S
DISCARD 12309 [(3,4)] 0 [12303] [] [] [] [] [12306,12307,12308,12309] CONDITIONAL_S
MERGE 12310 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12312,12313,12310,12311] CONDITIONAL_S
Y_MEAS 12311 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12312,12313,12310,12311] CONDITIONAL_S
IDLE 12312 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12312,12313,12310,12311] CONDITIONAL_S
DISCARD 12313 [(3,4)] 0 [] [] [] [] [] [12312,12313,12310,12311] CONDITIONAL_S
INJECT_T 12314 [(0,4)] D [] [] [] [] [] [] none
MERGE 12315 [(2,4),(0,4),(1,4)] D [] [12320,12321,12318,12319] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12316 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12317 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12318 [(2,4),(3,4)] D [12315] [] [] [] [((2,4),(3,4))] [12320,12321,12318,12319] CONDITIONAL_S
Y_MEAS 12319 [(3,4)] HALF_D_PLUS_2 [12315] [] [] [] [] [12320,12321,12318,12319] CONDITIONAL_S
IDLE 12320 [(2,4)] HALF_D_PLUS_2 [12315] [] [] [] [] [12320,12321,12318,12319] CONDITIONAL_S
DISCARD 12321 [(3,4)] 0 [12315] [] [] [] [] [12320,12321,12318,12319] CONDITIONAL_S
INJECT_T 12322 [(0,4)] D [] [] [] [] [] [] none
MERGE 12323 [(2,4),(0,4),(1,4)] D [] [12328,12329,12326,12327] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12324 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12325 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12326 [(2,4),(3,4)] D [12323] [] [] [] [((2,4),(3,4))] [12328,12329,12326,12327] CONDITIONAL_S
Y_MEAS 12327 [(3,4)] HALF_D_PLUS_2 [12323] [] [] [] [] [12328,12329,12326,12327] CONDITIONAL_S
IDLE 12328 [(2,4)] HALF_D_PLUS_2 [12323] [] [] [] [] [12328,12329,12326,12327] CONDITIONAL_S
DISCARD 12329 [(3,4)] 0 [12323] [] [] [] [] [12328,12329,12326,12327] CONDITIONAL_S
INJECT_T 12330 [(0,4)] D [] [] [] [] [] [] none
MERGE 12331 [(2,4),(0,4),(1,4)] D [] [12336,12337,12334,12335] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12332 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12333 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12334 [(2,4),(3,4)] D [12331] [] [] [] [((2,4),(3,4))] [12336,12337,12334,12335] CONDITIONAL_S
Y_MEAS 12335 [(3,4)] HALF_D_PLUS_2 [12331] [] [] [] [] [12336,12337,12334,12335] CONDITIONAL_S
IDLE 12336 [(2,4)] HALF_D_PLUS_2 [12331] [] [] [] [] [12336,12337,12334,12335] CONDITIONAL_S
DISCARD 12337 [(3,4)] 0 [12331] [] [] [] [] [12336,12337,12334,12335] CONDITIONAL_S
INJECT_T 12338 [(0,4)] D [] [] [] [] [] [] none
MERGE 12339 [(2,4),(0,4),(1,4)] D [] [12344,12345,12342,12343] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12340 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12341 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12342 [(2,4),(3,4)] D [12339] [] [] [] [((2,4),(3,4))] [12344,12345,12342,12343] CONDITIONAL_S
Y_MEAS 12343 [(3,4)] HALF_D_PLUS_2 [12339] [] [] [] [] [12344,12345,12342,12343] CONDITIONAL_S
IDLE 12344 [(2,4)] HALF_D_PLUS_2 [12339] [] [] [] [] [12344,12345,12342,12343] CONDITIONAL_S
DISCARD 12345 [(3,4)] 0 [12339] [] [] [] [] [12344,12345,12342,12343] CONDITIONAL_S
INJECT_T 12346 [(0,4)] D [] [] [] [] [] [] none
MERGE 12347 [(2,4),(0,4),(1,4)] D [] [12352,12353,12350,12351] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12348 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12349 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12350 [(2,4),(3,4)] D [12347] [] [] [] [((2,4),(3,4))] [12352,12353,12350,12351] CONDITIONAL_S
Y_MEAS 12351 [(3,4)] HALF_D_PLUS_2 [12347] [] [] [] [] [12352,12353,12350,12351] CONDITIONAL_S
IDLE 12352 [(2,4)] HALF_D_PLUS_2 [12347] [] [] [] [] [12352,12353,12350,12351] CONDITIONAL_S
DISCARD 12353 [(3,4)] 0 [12347] [] [] [] [] [12352,12353,12350,12351] CONDITIONAL_S
INJECT_T 12354 [(0,4)] D [] [] [] [] [] [] none
MERGE 12355 [(2,4),(0,4),(1,4)] D [] [12360,12361,12358,12359] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12356 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12357 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12358 [(2,4),(3,4)] D [12355] [] [] [] [((2,4),(3,4))] [12360,12361,12358,12359] CONDITIONAL_S
Y_MEAS 12359 [(3,4)] HALF_D_PLUS_2 [12355] [] [] [] [] [12360,12361,12358,12359] CONDITIONAL_S
IDLE 12360 [(2,4)] HALF_D_PLUS_2 [12355] [] [] [] [] [12360,12361,12358,12359] CONDITIONAL_S
DISCARD 12361 [(3,4)] 0 [12355] [] [] [] [] [12360,12361,12358,12359] CONDITIONAL_S
MERGE 12362 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12362,12363,12364,12365] CONDITIONAL_S
Y_MEAS 12363 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12362,12363,12364,12365] CONDITIONAL_S
IDLE 12364 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12362,12363,12364,12365] CONDITIONAL_S
DISCARD 12365 [(3,4)] 0 [] [] [] [] [] [12362,12363,12364,12365] CONDITIONAL_S
INJECT_T 12366 [(0,4)] D [] [] [] [] [] [] none
MERGE 12367 [(2,4),(0,4),(1,4)] D [] [12370,12371,12372,12373] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12368 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12369 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12370 [(2,4),(3,4)] D [12367] [] [] [] [((2,4),(3,4))] [12370,12371,12372,12373] CONDITIONAL_S
Y_MEAS 12371 [(3,4)] HALF_D_PLUS_2 [12367] [] [] [] [] [12370,12371,12372,12373] CONDITIONAL_S
IDLE 12372 [(2,4)] HALF_D_PLUS_2 [12367] [] [] [] [] [12370,12371,12372,12373] CONDITIONAL_S
DISCARD 12373 [(3,4)] 0 [12367] [] [] [] [] [12370,12371,12372,12373] CONDITIONAL_S
MERGE 12374 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12376,12377,12374,12375] CONDITIONAL_S
Y_MEAS 12375 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12376,12377,12374,12375] CONDITIONAL_S
IDLE 12376 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12376,12377,12374,12375] CONDITIONAL_S
DISCARD 12377 [(3,4)] 0 [] [] [] [] [] [12376,12377,12374,12375] CONDITIONAL_S
INJECT_T 12378 [(0,4)] D [] [] [] [] [] [] none
MERGE 12379 [(2,4),(0,4),(1,4)] D [] [12384,12385,12382,12383] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12380 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12381 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12382 [(2,4),(3,4)] D [12379] [] [] [] [((2,4),(3,4))] [12384,12385,12382,12383] CONDITIONAL_S
Y_MEAS 12383 [(3,4)] HALF_D_PLUS_2 [12379] [] [] [] [] [12384,12385,12382,12383] CONDITIONAL_S
IDLE 12384 [(2,4)] HALF_D_PLUS_2 [12379] [] [] [] [] [12384,12385,12382,12383] CONDITIONAL_S
DISCARD 12385 [(3,4)] 0 [12379] [] [] [] [] [12384,12385,12382,12383] CONDITIONAL_S
MERGE 12386 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12386,12387,12388,12389] CONDITIONAL_S
Y_MEAS 12387 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12386,12387,12388,12389] CONDITIONAL_S
IDLE 12388 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12386,12387,12388,12389] CONDITIONAL_S
DISCARD 12389 [(3,4)] 0 [] [] [] [] [] [12386,12387,12388,12389] CONDITIONAL_S
INJECT_T 12390 [(0,4)] D [] [] [] [] [] [] none
MERGE 12391 [(2,4),(0,4),(1,4)] D [] [12394,12395,12396,12397] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12392 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12393 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12394 [(2,4),(3,4)] D [12391] [] [] [] [((2,4),(3,4))] [12394,12395,12396,12397] CONDITIONAL_S
Y_MEAS 12395 [(3,4)] HALF_D_PLUS_2 [12391] [] [] [] [] [12394,12395,12396,12397] CONDITIONAL_S
IDLE 12396 [(2,4)] HALF_D_PLUS_2 [12391] [] [] [] [] [12394,12395,12396,12397] CONDITIONAL_S
DISCARD 12397 [(3,4)] 0 [12391] [] [] [] [] [12394,12395,12396,12397] CONDITIONAL_S
MERGE 12398 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12400,12401,12398,12399] CONDITIONAL_S
Y_MEAS 12399 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12400,12401,12398,12399] CONDITIONAL_S
IDLE 12400 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12400,12401,12398,12399] CONDITIONAL_S
DISCARD 12401 [(3,4)] 0 [] [] [] [] [] [12400,12401,12398,12399] CONDITIONAL_S
INJECT_T 12402 [(0,4)] D [] [] [] [] [] [] none
MERGE 12403 [(2,4),(0,4),(1,4)] D [] [12408,12409,12406,12407] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12404 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12405 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12406 [(2,4),(3,4)] D [12403] [] [] [] [((2,4),(3,4))] [12408,12409,12406,12407] CONDITIONAL_S
Y_MEAS 12407 [(3,4)] HALF_D_PLUS_2 [12403] [] [] [] [] [12408,12409,12406,12407] CONDITIONAL_S
IDLE 12408 [(2,4)] HALF_D_PLUS_2 [12403] [] [] [] [] [12408,12409,12406,12407] CONDITIONAL_S
DISCARD 12409 [(3,4)] 0 [12403] [] [] [] [] [12408,12409,12406,12407] CONDITIONAL_S
MERGE 12410 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12410,12411,12412,12413] CONDITIONAL_S
Y_MEAS 12411 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12410,12411,12412,12413] CONDITIONAL_S
IDLE 12412 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12410,12411,12412,12413] CONDITIONAL_S
DISCARD 12413 [(3,4)] 0 [] [] [] [] [] [12410,12411,12412,12413] CONDITIONAL_S
INJECT_T 12414 [(0,4)] D [] [] [] [] [] [] none
MERGE 12415 [(2,4),(0,4),(1,4)] D [] [12418,12419,12420,12421] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12416 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12417 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12418 [(2,4),(3,4)] D [12415] [] [] [] [((2,4),(3,4))] [12418,12419,12420,12421] CONDITIONAL_S
Y_MEAS 12419 [(3,4)] HALF_D_PLUS_2 [12415] [] [] [] [] [12418,12419,12420,12421] CONDITIONAL_S
IDLE 12420 [(2,4)] HALF_D_PLUS_2 [12415] [] [] [] [] [12418,12419,12420,12421] CONDITIONAL_S
DISCARD 12421 [(3,4)] 0 [12415] [] [] [] [] [12418,12419,12420,12421] CONDITIONAL_S
MERGE 12422 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12424,12425,12422,12423] CONDITIONAL_S
Y_MEAS 12423 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12424,12425,12422,12423] CONDITIONAL_S
IDLE 12424 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12424,12425,12422,12423] CONDITIONAL_S
DISCARD 12425 [(3,4)] 0 [] [] [] [] [] [12424,12425,12422,12423] CONDITIONAL_S
INJECT_T 12426 [(0,4)] D [] [] [] [] [] [] none
MERGE 12427 [(2,4),(0,4),(1,4)] D [] [12432,12433,12430,12431] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12428 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12429 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12430 [(2,4),(3,4)] D [12427] [] [] [] [((2,4),(3,4))] [12432,12433,12430,12431] CONDITIONAL_S
Y_MEAS 12431 [(3,4)] HALF_D_PLUS_2 [12427] [] [] [] [] [12432,12433,12430,12431] CONDITIONAL_S
IDLE 12432 [(2,4)] HALF_D_PLUS_2 [12427] [] [] [] [] [12432,12433,12430,12431] CONDITIONAL_S
DISCARD 12433 [(3,4)] 0 [12427] [] [] [] [] [12432,12433,12430,12431] CONDITIONAL_S
INJECT_T 12434 [(0,4)] D [] [] [] [] [] [] none
MERGE 12435 [(2,4),(0,4),(1,4)] D [] [12440,12441,12438,12439] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12436 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12437 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12438 [(2,4),(3,4)] D [12435] [] [] [] [((2,4),(3,4))] [12440,12441,12438,12439] CONDITIONAL_S
Y_MEAS 12439 [(3,4)] HALF_D_PLUS_2 [12435] [] [] [] [] [12440,12441,12438,12439] CONDITIONAL_S
IDLE 12440 [(2,4)] HALF_D_PLUS_2 [12435] [] [] [] [] [12440,12441,12438,12439] CONDITIONAL_S
DISCARD 12441 [(3,4)] 0 [12435] [] [] [] [] [12440,12441,12438,12439] CONDITIONAL_S
MERGE 12442 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12442,12443,12444,12445] CONDITIONAL_S
Y_MEAS 12443 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12442,12443,12444,12445] CONDITIONAL_S
IDLE 12444 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12442,12443,12444,12445] CONDITIONAL_S
DISCARD 12445 [(3,4)] 0 [] [] [] [] [] [12442,12443,12444,12445] CONDITIONAL_S
INJECT_T 12446 [(0,4)] D [] [] [] [] [] [] none
MERGE 12447 [(2,4),(0,4),(1,4)] D [] [12450,12451,12452,12453] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12448 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12449 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12450 [(2,4),(3,4)] D [12447] [] [] [] [((2,4),(3,4))] [12450,12451,12452,12453] CONDITIONAL_S
Y_MEAS 12451 [(3,4)] HALF_D_PLUS_2 [12447] [] [] [] [] [12450,12451,12452,12453] CONDITIONAL_S
IDLE 12452 [(2,4)] HALF_D_PLUS_2 [12447] [] [] [] [] [12450,12451,12452,12453] CONDITIONAL_S
DISCARD 12453 [(3,4)] 0 [12447] [] [] [] [] [12450,12451,12452,12453] CONDITIONAL_S
MERGE 12454 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12456,12457,12454,12455] CONDITIONAL_S
Y_MEAS 12455 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12456,12457,12454,12455] CONDITIONAL_S
IDLE 12456 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12456,12457,12454,12455] CONDITIONAL_S
DISCARD 12457 [(3,4)] 0 [] [] [] [] [] [12456,12457,12454,12455] CONDITIONAL_S
INJECT_T 12458 [(0,4)] D [] [] [] [] [] [] none
MERGE 12459 [(2,4),(0,4),(1,4)] D [] [12464,12465,12462,12463] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12460 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12461 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12462 [(2,4),(3,4)] D [12459] [] [] [] [((2,4),(3,4))] [12464,12465,12462,12463] CONDITIONAL_S
Y_MEAS 12463 [(3,4)] HALF_D_PLUS_2 [12459] [] [] [] [] [12464,12465,12462,12463] CONDITIONAL_S
IDLE 12464 [(2,4)] HALF_D_PLUS_2 [12459] [] [] [] [] [12464,12465,12462,12463] CONDITIONAL_S
DISCARD 12465 [(3,4)] 0 [12459] [] [] [] [] [12464,12465,12462,12463] CONDITIONAL_S
INJECT_T 12466 [(0,4)] D [] [] [] [] [] [] none
MERGE 12467 [(2,4),(0,4),(1,4)] D [] [12472,12473,12470,12471] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12468 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12469 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12470 [(2,4),(3,4)] D [12467] [] [] [] [((2,4),(3,4))] [12472,12473,12470,12471] CONDITIONAL_S
Y_MEAS 12471 [(3,4)] HALF_D_PLUS_2 [12467] [] [] [] [] [12472,12473,12470,12471] CONDITIONAL_S
IDLE 12472 [(2,4)] HALF_D_PLUS_2 [12467] [] [] [] [] [12472,12473,12470,12471] CONDITIONAL_S
DISCARD 12473 [(3,4)] 0 [12467] [] [] [] [] [12472,12473,12470,12471] CONDITIONAL_S
MERGE 12474 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12474,12475,12476,12477] CONDITIONAL_S
Y_MEAS 12475 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12474,12475,12476,12477] CONDITIONAL_S
IDLE 12476 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12474,12475,12476,12477] CONDITIONAL_S
DISCARD 12477 [(3,4)] 0 [] [] [] [] [] [12474,12475,12476,12477] CONDITIONAL_S
INJECT_T 12478 [(0,4)] D [] [] [] [] [] [] none
MERGE 12479 [(2,4),(0,4),(1,4)] D [] [12482,12483,12484,12485] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12480 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12481 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12482 [(2,4),(3,4)] D [12479] [] [] [] [((2,4),(3,4))] [12482,12483,12484,12485] CONDITIONAL_S
Y_MEAS 12483 [(3,4)] HALF_D_PLUS_2 [12479] [] [] [] [] [12482,12483,12484,12485] CONDITIONAL_S
IDLE 12484 [(2,4)] HALF_D_PLUS_2 [12479] [] [] [] [] [12482,12483,12484,12485] CONDITIONAL_S
DISCARD 12485 [(3,4)] 0 [12479] [] [] [] [] [12482,12483,12484,12485] CONDITIONAL_S
INJECT_T 12486 [(0,4)] D [] [] [] [] [] [] none
MERGE 12487 [(2,4),(0,4),(1,4)] D [] [12490,12491,12492,12493] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12488 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12489 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12490 [(2,4),(3,4)] D [12487] [] [] [] [((2,4),(3,4))] [12490,12491,12492,12493] CONDITIONAL_S
Y_MEAS 12491 [(3,4)] HALF_D_PLUS_2 [12487] [] [] [] [] [12490,12491,12492,12493] CONDITIONAL_S
IDLE 12492 [(2,4)] HALF_D_PLUS_2 [12487] [] [] [] [] [12490,12491,12492,12493] CONDITIONAL_S
DISCARD 12493 [(3,4)] 0 [12487] [] [] [] [] [12490,12491,12492,12493] CONDITIONAL_S
MERGE 12494 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12496,12497,12494,12495] CONDITIONAL_S
Y_MEAS 12495 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12496,12497,12494,12495] CONDITIONAL_S
IDLE 12496 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12496,12497,12494,12495] CONDITIONAL_S
DISCARD 12497 [(3,4)] 0 [] [] [] [] [] [12496,12497,12494,12495] CONDITIONAL_S
INJECT_T 12498 [(0,4)] D [] [] [] [] [] [] none
MERGE 12499 [(2,4),(0,4),(1,4)] D [] [12504,12505,12502,12503] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12500 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12501 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12502 [(2,4),(3,4)] D [12499] [] [] [] [((2,4),(3,4))] [12504,12505,12502,12503] CONDITIONAL_S
Y_MEAS 12503 [(3,4)] HALF_D_PLUS_2 [12499] [] [] [] [] [12504,12505,12502,12503] CONDITIONAL_S
IDLE 12504 [(2,4)] HALF_D_PLUS_2 [12499] [] [] [] [] [12504,12505,12502,12503] CONDITIONAL_S
DISCARD 12505 [(3,4)] 0 [12499] [] [] [] [] [12504,12505,12502,12503] CONDITIONAL_S
MERGE 12506 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12506,12507,12508,12509] CONDITIONAL_S
Y_MEAS 12507 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12506,12507,12508,12509] CONDITIONAL_S
IDLE 12508 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12506,12507,12508,12509] CONDITIONAL_S
DISCARD 12509 [(3,4)] 0 [] [] [] [] [] [12506,12507,12508,12509] CONDITIONAL_S
INJECT_T 12510 [(0,4)] D [] [] [] [] [] [] none
MERGE 12511 [(2,4),(0,4),(1,4)] D [] [12514,12515,12516,12517] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12512 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12513 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12514 [(2,4),(3,4)] D [12511] [] [] [] [((2,4),(3,4))] [12514,12515,12516,12517] CONDITIONAL_S
Y_MEAS 12515 [(3,4)] HALF_D_PLUS_2 [12511] [] [] [] [] [12514,12515,12516,12517] CONDITIONAL_S
IDLE 12516 [(2,4)] HALF_D_PLUS_2 [12511] [] [] [] [] [12514,12515,12516,12517] CONDITIONAL_S
DISCARD 12517 [(3,4)] 0 [12511] [] [] [] [] [12514,12515,12516,12517] CONDITIONAL_S
INJECT_T 12518 [(0,4)] D [] [] [] [] [] [] none
MERGE 12519 [(2,4),(0,4),(1,4)] D [] [12522,12523,12524,12525] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12520 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12521 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12522 [(2,4),(3,4)] D [12519] [] [] [] [((2,4),(3,4))] [12522,12523,12524,12525] CONDITIONAL_S
Y_MEAS 12523 [(3,4)] HALF_D_PLUS_2 [12519] [] [] [] [] [12522,12523,12524,12525] CONDITIONAL_S
IDLE 12524 [(2,4)] HALF_D_PLUS_2 [12519] [] [] [] [] [12522,12523,12524,12525] CONDITIONAL_S
DISCARD 12525 [(3,4)] 0 [12519] [] [] [] [] [12522,12523,12524,12525] CONDITIONAL_S
INJECT_T 12526 [(0,4)] D [] [] [] [] [] [] none
MERGE 12527 [(2,4),(0,4),(1,4)] D [] [12530,12531,12532,12533] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12528 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12529 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12530 [(2,4),(3,4)] D [12527] [] [] [] [((2,4),(3,4))] [12530,12531,12532,12533] CONDITIONAL_S
Y_MEAS 12531 [(3,4)] HALF_D_PLUS_2 [12527] [] [] [] [] [12530,12531,12532,12533] CONDITIONAL_S
IDLE 12532 [(2,4)] HALF_D_PLUS_2 [12527] [] [] [] [] [12530,12531,12532,12533] CONDITIONAL_S
DISCARD 12533 [(3,4)] 0 [12527] [] [] [] [] [12530,12531,12532,12533] CONDITIONAL_S
INJECT_T 12534 [(0,4)] D [] [] [] [] [] [] none
MERGE 12535 [(2,4),(0,4),(1,4)] D [] [12538,12539,12540,12541] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12536 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12537 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12538 [(2,4),(3,4)] D [12535] [] [] [] [((2,4),(3,4))] [12538,12539,12540,12541] CONDITIONAL_S
Y_MEAS 12539 [(3,4)] HALF_D_PLUS_2 [12535] [] [] [] [] [12538,12539,12540,12541] CONDITIONAL_S
IDLE 12540 [(2,4)] HALF_D_PLUS_2 [12535] [] [] [] [] [12538,12539,12540,12541] CONDITIONAL_S
DISCARD 12541 [(3,4)] 0 [12535] [] [] [] [] [12538,12539,12540,12541] CONDITIONAL_S
INJECT_T 12542 [(0,4)] D [] [] [] [] [] [] none
MERGE 12543 [(2,4),(0,4),(1,4)] D [] [12546,12547,12548,12549] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12544 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12545 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12546 [(2,4),(3,4)] D [12543] [] [] [] [((2,4),(3,4))] [12546,12547,12548,12549] CONDITIONAL_S
Y_MEAS 12547 [(3,4)] HALF_D_PLUS_2 [12543] [] [] [] [] [12546,12547,12548,12549] CONDITIONAL_S
IDLE 12548 [(2,4)] HALF_D_PLUS_2 [12543] [] [] [] [] [12546,12547,12548,12549] CONDITIONAL_S
DISCARD 12549 [(3,4)] 0 [12543] [] [] [] [] [12546,12547,12548,12549] CONDITIONAL_S
MERGE 12550 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12552,12553,12550,12551] CONDITIONAL_S
Y_MEAS 12551 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12552,12553,12550,12551] CONDITIONAL_S
IDLE 12552 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12552,12553,12550,12551] CONDITIONAL_S
DISCARD 12553 [(3,4)] 0 [] [] [] [] [] [12552,12553,12550,12551] CONDITIONAL_S
INJECT_T 12554 [(0,4)] D [] [] [] [] [] [] none
MERGE 12555 [(2,4),(0,4),(1,4)] D [] [12560,12561,12558,12559] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12556 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12557 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12558 [(2,4),(3,4)] D [12555] [] [] [] [((2,4),(3,4))] [12560,12561,12558,12559] CONDITIONAL_S
Y_MEAS 12559 [(3,4)] HALF_D_PLUS_2 [12555] [] [] [] [] [12560,12561,12558,12559] CONDITIONAL_S
IDLE 12560 [(2,4)] HALF_D_PLUS_2 [12555] [] [] [] [] [12560,12561,12558,12559] CONDITIONAL_S
DISCARD 12561 [(3,4)] 0 [12555] [] [] [] [] [12560,12561,12558,12559] CONDITIONAL_S
INJECT_T 12562 [(0,4)] D [] [] [] [] [] [] none
MERGE 12563 [(2,4),(0,4),(1,4)] D [] [12568,12569,12566,12567] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12564 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12565 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12566 [(2,4),(3,4)] D [12563] [] [] [] [((2,4),(3,4))] [12568,12569,12566,12567] CONDITIONAL_S
Y_MEAS 12567 [(3,4)] HALF_D_PLUS_2 [12563] [] [] [] [] [12568,12569,12566,12567] CONDITIONAL_S
IDLE 12568 [(2,4)] HALF_D_PLUS_2 [12563] [] [] [] [] [12568,12569,12566,12567] CONDITIONAL_S
DISCARD 12569 [(3,4)] 0 [12563] [] [] [] [] [12568,12569,12566,12567] CONDITIONAL_S
MERGE 12570 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12570,12571,12572,12573] CONDITIONAL_S
Y_MEAS 12571 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12570,12571,12572,12573] CONDITIONAL_S
IDLE 12572 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12570,12571,12572,12573] CONDITIONAL_S
DISCARD 12573 [(3,4)] 0 [] [] [] [] [] [12570,12571,12572,12573] CONDITIONAL_S
INJECT_T 12574 [(0,4)] D [] [] [] [] [] [] none
MERGE 12575 [(2,4),(0,4),(1,4)] D [] [12578,12579,12580,12581] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12576 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12577 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12578 [(2,4),(3,4)] D [12575] [] [] [] [((2,4),(3,4))] [12578,12579,12580,12581] CONDITIONAL_S
Y_MEAS 12579 [(3,4)] HALF_D_PLUS_2 [12575] [] [] [] [] [12578,12579,12580,12581] CONDITIONAL_S
IDLE 12580 [(2,4)] HALF_D_PLUS_2 [12575] [] [] [] [] [12578,12579,12580,12581] CONDITIONAL_S
DISCARD 12581 [(3,4)] 0 [12575] [] [] [] [] [12578,12579,12580,12581] CONDITIONAL_S
INJECT_T 12582 [(0,4)] D [] [] [] [] [] [] none
MERGE 12583 [(2,4),(0,4),(1,4)] D [] [12586,12587,12588,12589] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12584 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12585 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12586 [(2,4),(3,4)] D [12583] [] [] [] [((2,4),(3,4))] [12586,12587,12588,12589] CONDITIONAL_S
Y_MEAS 12587 [(3,4)] HALF_D_PLUS_2 [12583] [] [] [] [] [12586,12587,12588,12589] CONDITIONAL_S
IDLE 12588 [(2,4)] HALF_D_PLUS_2 [12583] [] [] [] [] [12586,12587,12588,12589] CONDITIONAL_S
DISCARD 12589 [(3,4)] 0 [12583] [] [] [] [] [12586,12587,12588,12589] CONDITIONAL_S
INJECT_T 12590 [(0,4)] D [] [] [] [] [] [] none
MERGE 12591 [(2,4),(0,4),(1,4)] D [] [12594,12595,12596,12597] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12592 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12593 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12594 [(2,4),(3,4)] D [12591] [] [] [] [((2,4),(3,4))] [12594,12595,12596,12597] CONDITIONAL_S
Y_MEAS 12595 [(3,4)] HALF_D_PLUS_2 [12591] [] [] [] [] [12594,12595,12596,12597] CONDITIONAL_S
IDLE 12596 [(2,4)] HALF_D_PLUS_2 [12591] [] [] [] [] [12594,12595,12596,12597] CONDITIONAL_S
DISCARD 12597 [(3,4)] 0 [12591] [] [] [] [] [12594,12595,12596,12597] CONDITIONAL_S
INJECT_T 12598 [(0,4)] D [] [] [] [] [] [] none
MERGE 12599 [(2,4),(0,4),(1,4)] D [] [12602,12603,12604,12605] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12600 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12601 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12602 [(2,4),(3,4)] D [12599] [] [] [] [((2,4),(3,4))] [12602,12603,12604,12605] CONDITIONAL_S
Y_MEAS 12603 [(3,4)] HALF_D_PLUS_2 [12599] [] [] [] [] [12602,12603,12604,12605] CONDITIONAL_S
IDLE 12604 [(2,4)] HALF_D_PLUS_2 [12599] [] [] [] [] [12602,12603,12604,12605] CONDITIONAL_S
DISCARD 12605 [(3,4)] 0 [12599] [] [] [] [] [12602,12603,12604,12605] CONDITIONAL_S
INJECT_T 12606 [(0,4)] D [] [] [] [] [] [] none
MERGE 12607 [(2,4),(0,4),(1,4)] D [] [12610,12611,12612,12613] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12608 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12609 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12610 [(2,4),(3,4)] D [12607] [] [] [] [((2,4),(3,4))] [12610,12611,12612,12613] CONDITIONAL_S
Y_MEAS 12611 [(3,4)] HALF_D_PLUS_2 [12607] [] [] [] [] [12610,12611,12612,12613] CONDITIONAL_S
IDLE 12612 [(2,4)] HALF_D_PLUS_2 [12607] [] [] [] [] [12610,12611,12612,12613] CONDITIONAL_S
DISCARD 12613 [(3,4)] 0 [12607] [] [] [] [] [12610,12611,12612,12613] CONDITIONAL_S
INJECT_T 12614 [(0,4)] D [] [] [] [] [] [] none
MERGE 12615 [(2,4),(0,4),(1,4)] D [] [12618,12619,12620,12621] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12616 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12617 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12618 [(2,4),(3,4)] D [12615] [] [] [] [((2,4),(3,4))] [12618,12619,12620,12621] CONDITIONAL_S
Y_MEAS 12619 [(3,4)] HALF_D_PLUS_2 [12615] [] [] [] [] [12618,12619,12620,12621] CONDITIONAL_S
IDLE 12620 [(2,4)] HALF_D_PLUS_2 [12615] [] [] [] [] [12618,12619,12620,12621] CONDITIONAL_S
DISCARD 12621 [(3,4)] 0 [12615] [] [] [] [] [12618,12619,12620,12621] CONDITIONAL_S
MERGE 12622 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12624,12625,12622,12623] CONDITIONAL_S
Y_MEAS 12623 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12624,12625,12622,12623] CONDITIONAL_S
IDLE 12624 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12624,12625,12622,12623] CONDITIONAL_S
DISCARD 12625 [(3,4)] 0 [] [] [] [] [] [12624,12625,12622,12623] CONDITIONAL_S
INJECT_T 12626 [(0,4)] D [] [] [] [] [] [] none
MERGE 12627 [(2,4),(0,4),(1,4)] D [] [12632,12633,12630,12631] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12628 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12629 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12630 [(2,4),(3,4)] D [12627] [] [] [] [((2,4),(3,4))] [12632,12633,12630,12631] CONDITIONAL_S
Y_MEAS 12631 [(3,4)] HALF_D_PLUS_2 [12627] [] [] [] [] [12632,12633,12630,12631] CONDITIONAL_S
IDLE 12632 [(2,4)] HALF_D_PLUS_2 [12627] [] [] [] [] [12632,12633,12630,12631] CONDITIONAL_S
DISCARD 12633 [(3,4)] 0 [12627] [] [] [] [] [12632,12633,12630,12631] CONDITIONAL_S
INJECT_T 12634 [(0,4)] D [] [] [] [] [] [] none
MERGE 12635 [(2,4),(0,4),(1,4)] D [] [12640,12641,12638,12639] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12636 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12637 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12638 [(2,4),(3,4)] D [12635] [] [] [] [((2,4),(3,4))] [12640,12641,12638,12639] CONDITIONAL_S
Y_MEAS 12639 [(3,4)] HALF_D_PLUS_2 [12635] [] [] [] [] [12640,12641,12638,12639] CONDITIONAL_S
IDLE 12640 [(2,4)] HALF_D_PLUS_2 [12635] [] [] [] [] [12640,12641,12638,12639] CONDITIONAL_S
DISCARD 12641 [(3,4)] 0 [12635] [] [] [] [] [12640,12641,12638,12639] CONDITIONAL_S
INJECT_T 12642 [(0,4)] D [] [] [] [] [] [] none
MERGE 12643 [(2,4),(0,4),(1,4)] D [] [12648,12649,12646,12647] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12644 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12645 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12646 [(2,4),(3,4)] D [12643] [] [] [] [((2,4),(3,4))] [12648,12649,12646,12647] CONDITIONAL_S
Y_MEAS 12647 [(3,4)] HALF_D_PLUS_2 [12643] [] [] [] [] [12648,12649,12646,12647] CONDITIONAL_S
IDLE 12648 [(2,4)] HALF_D_PLUS_2 [12643] [] [] [] [] [12648,12649,12646,12647] CONDITIONAL_S
DISCARD 12649 [(3,4)] 0 [12643] [] [] [] [] [12648,12649,12646,12647] CONDITIONAL_S
MERGE 12650 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12650,12651,12652,12653] CONDITIONAL_S
Y_MEAS 12651 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12650,12651,12652,12653] CONDITIONAL_S
IDLE 12652 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12650,12651,12652,12653] CONDITIONAL_S
DISCARD 12653 [(3,4)] 0 [] [] [] [] [] [12650,12651,12652,12653] CONDITIONAL_S
INJECT_T 12654 [(0,4)] D [] [] [] [] [] [] none
MERGE 12655 [(2,4),(0,4),(1,4)] D [] [12658,12659,12660,12661] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12656 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12657 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12658 [(2,4),(3,4)] D [12655] [] [] [] [((2,4),(3,4))] [12658,12659,12660,12661] CONDITIONAL_S
Y_MEAS 12659 [(3,4)] HALF_D_PLUS_2 [12655] [] [] [] [] [12658,12659,12660,12661] CONDITIONAL_S
IDLE 12660 [(2,4)] HALF_D_PLUS_2 [12655] [] [] [] [] [12658,12659,12660,12661] CONDITIONAL_S
DISCARD 12661 [(3,4)] 0 [12655] [] [] [] [] [12658,12659,12660,12661] CONDITIONAL_S
INJECT_T 12662 [(0,4)] D [] [] [] [] [] [] none
MERGE 12663 [(2,4),(0,4),(1,4)] D [] [12666,12667,12668,12669] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12664 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12665 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12666 [(2,4),(3,4)] D [12663] [] [] [] [((2,4),(3,4))] [12666,12667,12668,12669] CONDITIONAL_S
Y_MEAS 12667 [(3,4)] HALF_D_PLUS_2 [12663] [] [] [] [] [12666,12667,12668,12669] CONDITIONAL_S
IDLE 12668 [(2,4)] HALF_D_PLUS_2 [12663] [] [] [] [] [12666,12667,12668,12669] CONDITIONAL_S
DISCARD 12669 [(3,4)] 0 [12663] [] [] [] [] [12666,12667,12668,12669] CONDITIONAL_S
MERGE 12670 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12672,12673,12670,12671] CONDITIONAL_S
Y_MEAS 12671 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12672,12673,12670,12671] CONDITIONAL_S
IDLE 12672 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12672,12673,12670,12671] CONDITIONAL_S
DISCARD 12673 [(3,4)] 0 [] [] [] [] [] [12672,12673,12670,12671] CONDITIONAL_S
INJECT_T 12674 [(0,4)] D [] [] [] [] [] [] none
MERGE 12675 [(2,4),(0,4),(1,4)] D [] [12680,12681,12678,12679] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12676 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12677 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12678 [(2,4),(3,4)] D [12675] [] [] [] [((2,4),(3,4))] [12680,12681,12678,12679] CONDITIONAL_S
Y_MEAS 12679 [(3,4)] HALF_D_PLUS_2 [12675] [] [] [] [] [12680,12681,12678,12679] CONDITIONAL_S
IDLE 12680 [(2,4)] HALF_D_PLUS_2 [12675] [] [] [] [] [12680,12681,12678,12679] CONDITIONAL_S
DISCARD 12681 [(3,4)] 0 [12675] [] [] [] [] [12680,12681,12678,12679] CONDITIONAL_S
INJECT_T 12682 [(0,4)] D [] [] [] [] [] [] none
MERGE 12683 [(2,4),(0,4),(1,4)] D [] [12688,12689,12686,12687] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12684 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12685 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12686 [(2,4),(3,4)] D [12683] [] [] [] [((2,4),(3,4))] [12688,12689,12686,12687] CONDITIONAL_S
Y_MEAS 12687 [(3,4)] HALF_D_PLUS_2 [12683] [] [] [] [] [12688,12689,12686,12687] CONDITIONAL_S
IDLE 12688 [(2,4)] HALF_D_PLUS_2 [12683] [] [] [] [] [12688,12689,12686,12687] CONDITIONAL_S
DISCARD 12689 [(3,4)] 0 [12683] [] [] [] [] [12688,12689,12686,12687] CONDITIONAL_S
MERGE 12690 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12690,12691,12692,12693] CONDITIONAL_S
Y_MEAS 12691 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12690,12691,12692,12693] CONDITIONAL_S
IDLE 12692 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12690,12691,12692,12693] CONDITIONAL_S
DISCARD 12693 [(3,4)] 0 [] [] [] [] [] [12690,12691,12692,12693] CONDITIONAL_S
INJECT_T 12694 [(0,4)] D [] [] [] [] [] [] none
MERGE 12695 [(2,4),(0,4),(1,4)] D [] [12698,12699,12700,12701] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12696 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12697 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12698 [(2,4),(3,4)] D [12695] [] [] [] [((2,4),(3,4))] [12698,12699,12700,12701] CONDITIONAL_S
Y_MEAS 12699 [(3,4)] HALF_D_PLUS_2 [12695] [] [] [] [] [12698,12699,12700,12701] CONDITIONAL_S
IDLE 12700 [(2,4)] HALF_D_PLUS_2 [12695] [] [] [] [] [12698,12699,12700,12701] CONDITIONAL_S
DISCARD 12701 [(3,4)] 0 [12695] [] [] [] [] [12698,12699,12700,12701] CONDITIONAL_S
INJECT_T 12702 [(0,4)] D [] [] [] [] [] [] none
MERGE 12703 [(2,4),(0,4),(1,4)] D [] [12706,12707,12708,12709] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12704 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12705 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12706 [(2,4),(3,4)] D [12703] [] [] [] [((2,4),(3,4))] [12706,12707,12708,12709] CONDITIONAL_S
Y_MEAS 12707 [(3,4)] HALF_D_PLUS_2 [12703] [] [] [] [] [12706,12707,12708,12709] CONDITIONAL_S
IDLE 12708 [(2,4)] HALF_D_PLUS_2 [12703] [] [] [] [] [12706,12707,12708,12709] CONDITIONAL_S
DISCARD 12709 [(3,4)] 0 [12703] [] [] [] [] [12706,12707,12708,12709] CONDITIONAL_S
MERGE 12710 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12712,12713,12710,12711] CONDITIONAL_S
Y_MEAS 12711 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12712,12713,12710,12711] CONDITIONAL_S
IDLE 12712 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12712,12713,12710,12711] CONDITIONAL_S
DISCARD 12713 [(3,4)] 0 [] [] [] [] [] [12712,12713,12710,12711] CONDITIONAL_S
INJECT_T 12714 [(0,4)] D [] [] [] [] [] [] none
MERGE 12715 [(2,4),(0,4),(1,4)] D [] [12720,12721,12718,12719] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12716 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12717 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12718 [(2,4),(3,4)] D [12715] [] [] [] [((2,4),(3,4))] [12720,12721,12718,12719] CONDITIONAL_S
Y_MEAS 12719 [(3,4)] HALF_D_PLUS_2 [12715] [] [] [] [] [12720,12721,12718,12719] CONDITIONAL_S
IDLE 12720 [(2,4)] HALF_D_PLUS_2 [12715] [] [] [] [] [12720,12721,12718,12719] CONDITIONAL_S
DISCARD 12721 [(3,4)] 0 [12715] [] [] [] [] [12720,12721,12718,12719] CONDITIONAL_S
MERGE 12722 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12722,12723,12724,12725] CONDITIONAL_S
Y_MEAS 12723 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12722,12723,12724,12725] CONDITIONAL_S
IDLE 12724 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12722,12723,12724,12725] CONDITIONAL_S
DISCARD 12725 [(3,4)] 0 [] [] [] [] [] [12722,12723,12724,12725] CONDITIONAL_S
INJECT_T 12726 [(0,4)] D [] [] [] [] [] [] none
MERGE 12727 [(2,4),(0,4),(1,4)] D [] [12730,12731,12732,12733] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12728 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12729 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12730 [(2,4),(3,4)] D [12727] [] [] [] [((2,4),(3,4))] [12730,12731,12732,12733] CONDITIONAL_S
Y_MEAS 12731 [(3,4)] HALF_D_PLUS_2 [12727] [] [] [] [] [12730,12731,12732,12733] CONDITIONAL_S
IDLE 12732 [(2,4)] HALF_D_PLUS_2 [12727] [] [] [] [] [12730,12731,12732,12733] CONDITIONAL_S
DISCARD 12733 [(3,4)] 0 [12727] [] [] [] [] [12730,12731,12732,12733] CONDITIONAL_S
INJECT_T 12734 [(0,4)] D [] [] [] [] [] [] none
MERGE 12735 [(2,4),(0,4),(1,4)] D [] [12738,12739,12740,12741] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12736 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12737 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12738 [(2,4),(3,4)] D [12735] [] [] [] [((2,4),(3,4))] [12738,12739,12740,12741] CONDITIONAL_S
Y_MEAS 12739 [(3,4)] HALF_D_PLUS_2 [12735] [] [] [] [] [12738,12739,12740,12741] CONDITIONAL_S
IDLE 12740 [(2,4)] HALF_D_PLUS_2 [12735] [] [] [] [] [12738,12739,12740,12741] CONDITIONAL_S
DISCARD 12741 [(3,4)] 0 [12735] [] [] [] [] [12738,12739,12740,12741] CONDITIONAL_S
MERGE 12742 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12744,12745,12742,12743] CONDITIONAL_S
Y_MEAS 12743 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12744,12745,12742,12743] CONDITIONAL_S
IDLE 12744 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12744,12745,12742,12743] CONDITIONAL_S
DISCARD 12745 [(3,4)] 0 [] [] [] [] [] [12744,12745,12742,12743] CONDITIONAL_S
INJECT_T 12746 [(0,4)] D [] [] [] [] [] [] none
MERGE 12747 [(2,4),(0,4),(1,4)] D [] [12752,12753,12750,12751] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12748 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12749 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12750 [(2,4),(3,4)] D [12747] [] [] [] [((2,4),(3,4))] [12752,12753,12750,12751] CONDITIONAL_S
Y_MEAS 12751 [(3,4)] HALF_D_PLUS_2 [12747] [] [] [] [] [12752,12753,12750,12751] CONDITIONAL_S
IDLE 12752 [(2,4)] HALF_D_PLUS_2 [12747] [] [] [] [] [12752,12753,12750,12751] CONDITIONAL_S
DISCARD 12753 [(3,4)] 0 [12747] [] [] [] [] [12752,12753,12750,12751] CONDITIONAL_S
INJECT_T 12754 [(0,4)] D [] [] [] [] [] [] none
MERGE 12755 [(2,4),(0,4),(1,4)] D [] [12760,12761,12758,12759] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12756 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12757 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12758 [(2,4),(3,4)] D [12755] [] [] [] [((2,4),(3,4))] [12760,12761,12758,12759] CONDITIONAL_S
Y_MEAS 12759 [(3,4)] HALF_D_PLUS_2 [12755] [] [] [] [] [12760,12761,12758,12759] CONDITIONAL_S
IDLE 12760 [(2,4)] HALF_D_PLUS_2 [12755] [] [] [] [] [12760,12761,12758,12759] CONDITIONAL_S
DISCARD 12761 [(3,4)] 0 [12755] [] [] [] [] [12760,12761,12758,12759] CONDITIONAL_S
INJECT_T 12762 [(0,4)] D [] [] [] [] [] [] none
MERGE 12763 [(2,4),(0,4),(1,4)] D [] [12768,12769,12766,12767] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12764 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12765 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12766 [(2,4),(3,4)] D [12763] [] [] [] [((2,4),(3,4))] [12768,12769,12766,12767] CONDITIONAL_S
Y_MEAS 12767 [(3,4)] HALF_D_PLUS_2 [12763] [] [] [] [] [12768,12769,12766,12767] CONDITIONAL_S
IDLE 12768 [(2,4)] HALF_D_PLUS_2 [12763] [] [] [] [] [12768,12769,12766,12767] CONDITIONAL_S
DISCARD 12769 [(3,4)] 0 [12763] [] [] [] [] [12768,12769,12766,12767] CONDITIONAL_S
MERGE 12770 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12770,12771,12772,12773] CONDITIONAL_S
Y_MEAS 12771 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12770,12771,12772,12773] CONDITIONAL_S
IDLE 12772 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12770,12771,12772,12773] CONDITIONAL_S
DISCARD 12773 [(3,4)] 0 [] [] [] [] [] [12770,12771,12772,12773] CONDITIONAL_S
INJECT_T 12774 [(0,4)] D [] [] [] [] [] [] none
MERGE 12775 [(2,4),(0,4),(1,4)] D [] [12778,12779,12780,12781] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12776 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12777 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12778 [(2,4),(3,4)] D [12775] [] [] [] [((2,4),(3,4))] [12778,12779,12780,12781] CONDITIONAL_S
Y_MEAS 12779 [(3,4)] HALF_D_PLUS_2 [12775] [] [] [] [] [12778,12779,12780,12781] CONDITIONAL_S
IDLE 12780 [(2,4)] HALF_D_PLUS_2 [12775] [] [] [] [] [12778,12779,12780,12781] CONDITIONAL_S
DISCARD 12781 [(3,4)] 0 [12775] [] [] [] [] [12778,12779,12780,12781] CONDITIONAL_S
MERGE 12782 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12784,12785,12782,12783] CONDITIONAL_S
Y_MEAS 12783 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12784,12785,12782,12783] CONDITIONAL_S
IDLE 12784 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12784,12785,12782,12783] CONDITIONAL_S
DISCARD 12785 [(3,4)] 0 [] [] [] [] [] [12784,12785,12782,12783] CONDITIONAL_S
INJECT_T 12786 [(0,4)] D [] [] [] [] [] [] none
MERGE 12787 [(2,4),(0,4),(1,4)] D [] [12792,12793,12790,12791] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12788 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12789 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12790 [(2,4),(3,4)] D [12787] [] [] [] [((2,4),(3,4))] [12792,12793,12790,12791] CONDITIONAL_S
Y_MEAS 12791 [(3,4)] HALF_D_PLUS_2 [12787] [] [] [] [] [12792,12793,12790,12791] CONDITIONAL_S
IDLE 12792 [(2,4)] HALF_D_PLUS_2 [12787] [] [] [] [] [12792,12793,12790,12791] CONDITIONAL_S
DISCARD 12793 [(3,4)] 0 [12787] [] [] [] [] [12792,12793,12790,12791] CONDITIONAL_S
MERGE 12794 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12794,12795,12796,12797] CONDITIONAL_S
Y_MEAS 12795 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12794,12795,12796,12797] CONDITIONAL_S
IDLE 12796 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12794,12795,12796,12797] CONDITIONAL_S
DISCARD 12797 [(3,4)] 0 [] [] [] [] [] [12794,12795,12796,12797] CONDITIONAL_S
INJECT_T 12798 [(0,4)] D [] [] [] [] [] [] none
MERGE 12799 [(2,4),(0,4),(1,4)] D [] [12802,12803,12804,12805] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12800 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12801 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12802 [(2,4),(3,4)] D [12799] [] [] [] [((2,4),(3,4))] [12802,12803,12804,12805] CONDITIONAL_S
Y_MEAS 12803 [(3,4)] HALF_D_PLUS_2 [12799] [] [] [] [] [12802,12803,12804,12805] CONDITIONAL_S
IDLE 12804 [(2,4)] HALF_D_PLUS_2 [12799] [] [] [] [] [12802,12803,12804,12805] CONDITIONAL_S
DISCARD 12805 [(3,4)] 0 [12799] [] [] [] [] [12802,12803,12804,12805] CONDITIONAL_S
MERGE 12806 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12808,12809,12806,12807] CONDITIONAL_S
Y_MEAS 12807 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12808,12809,12806,12807] CONDITIONAL_S
IDLE 12808 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12808,12809,12806,12807] CONDITIONAL_S
DISCARD 12809 [(3,4)] 0 [] [] [] [] [] [12808,12809,12806,12807] CONDITIONAL_S
INJECT_T 12810 [(0,4)] D [] [] [] [] [] [] none
MERGE 12811 [(2,4),(0,4),(1,4)] D [] [12816,12817,12814,12815] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12812 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12813 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12814 [(2,4),(3,4)] D [12811] [] [] [] [((2,4),(3,4))] [12816,12817,12814,12815] CONDITIONAL_S
Y_MEAS 12815 [(3,4)] HALF_D_PLUS_2 [12811] [] [] [] [] [12816,12817,12814,12815] CONDITIONAL_S
IDLE 12816 [(2,4)] HALF_D_PLUS_2 [12811] [] [] [] [] [12816,12817,12814,12815] CONDITIONAL_S
DISCARD 12817 [(3,4)] 0 [12811] [] [] [] [] [12816,12817,12814,12815] CONDITIONAL_S
MERGE 12818 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12818,12819,12820,12821] CONDITIONAL_S
Y_MEAS 12819 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12818,12819,12820,12821] CONDITIONAL_S
IDLE 12820 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12818,12819,12820,12821] CONDITIONAL_S
DISCARD 12821 [(3,4)] 0 [] [] [] [] [] [12818,12819,12820,12821] CONDITIONAL_S
INJECT_T 12822 [(0,4)] D [] [] [] [] [] [] none
MERGE 12823 [(2,4),(0,4),(1,4)] D [] [12826,12827,12828,12829] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12824 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12825 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12826 [(2,4),(3,4)] D [12823] [] [] [] [((2,4),(3,4))] [12826,12827,12828,12829] CONDITIONAL_S
Y_MEAS 12827 [(3,4)] HALF_D_PLUS_2 [12823] [] [] [] [] [12826,12827,12828,12829] CONDITIONAL_S
IDLE 12828 [(2,4)] HALF_D_PLUS_2 [12823] [] [] [] [] [12826,12827,12828,12829] CONDITIONAL_S
DISCARD 12829 [(3,4)] 0 [12823] [] [] [] [] [12826,12827,12828,12829] CONDITIONAL_S
MERGE 12830 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12832,12833,12830,12831] CONDITIONAL_S
Y_MEAS 12831 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12832,12833,12830,12831] CONDITIONAL_S
IDLE 12832 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12832,12833,12830,12831] CONDITIONAL_S
DISCARD 12833 [(3,4)] 0 [] [] [] [] [] [12832,12833,12830,12831] CONDITIONAL_S
INJECT_T 12834 [(0,4)] D [] [] [] [] [] [] none
MERGE 12835 [(2,4),(0,4),(1,4)] D [] [12840,12841,12838,12839] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12836 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12837 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12838 [(2,4),(3,4)] D [12835] [] [] [] [((2,4),(3,4))] [12840,12841,12838,12839] CONDITIONAL_S
Y_MEAS 12839 [(3,4)] HALF_D_PLUS_2 [12835] [] [] [] [] [12840,12841,12838,12839] CONDITIONAL_S
IDLE 12840 [(2,4)] HALF_D_PLUS_2 [12835] [] [] [] [] [12840,12841,12838,12839] CONDITIONAL_S
DISCARD 12841 [(3,4)] 0 [12835] [] [] [] [] [12840,12841,12838,12839] CONDITIONAL_S
INJECT_T 12842 [(0,4)] D [] [] [] [] [] [] none
MERGE 12843 [(2,4),(0,4),(1,4)] D [] [12848,12849,12846,12847] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12844 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12845 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12846 [(2,4),(3,4)] D [12843] [] [] [] [((2,4),(3,4))] [12848,12849,12846,12847] CONDITIONAL_S
Y_MEAS 12847 [(3,4)] HALF_D_PLUS_2 [12843] [] [] [] [] [12848,12849,12846,12847] CONDITIONAL_S
IDLE 12848 [(2,4)] HALF_D_PLUS_2 [12843] [] [] [] [] [12848,12849,12846,12847] CONDITIONAL_S
DISCARD 12849 [(3,4)] 0 [12843] [] [] [] [] [12848,12849,12846,12847] CONDITIONAL_S
MERGE 12850 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12850,12851,12852,12853] CONDITIONAL_S
Y_MEAS 12851 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12850,12851,12852,12853] CONDITIONAL_S
IDLE 12852 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12850,12851,12852,12853] CONDITIONAL_S
DISCARD 12853 [(3,4)] 0 [] [] [] [] [] [12850,12851,12852,12853] CONDITIONAL_S
INJECT_T 12854 [(0,4)] D [] [] [] [] [] [] none
MERGE 12855 [(2,4),(0,4),(1,4)] D [] [12858,12859,12860,12861] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12856 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12857 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12858 [(2,4),(3,4)] D [12855] [] [] [] [((2,4),(3,4))] [12858,12859,12860,12861] CONDITIONAL_S
Y_MEAS 12859 [(3,4)] HALF_D_PLUS_2 [12855] [] [] [] [] [12858,12859,12860,12861] CONDITIONAL_S
IDLE 12860 [(2,4)] HALF_D_PLUS_2 [12855] [] [] [] [] [12858,12859,12860,12861] CONDITIONAL_S
DISCARD 12861 [(3,4)] 0 [12855] [] [] [] [] [12858,12859,12860,12861] CONDITIONAL_S
MERGE 12862 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12864,12865,12862,12863] CONDITIONAL_S
Y_MEAS 12863 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12864,12865,12862,12863] CONDITIONAL_S
IDLE 12864 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12864,12865,12862,12863] CONDITIONAL_S
DISCARD 12865 [(3,4)] 0 [] [] [] [] [] [12864,12865,12862,12863] CONDITIONAL_S
INJECT_T 12866 [(0,4)] D [] [] [] [] [] [] none
MERGE 12867 [(2,4),(0,4),(1,4)] D [] [12872,12873,12870,12871] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12868 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12869 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12870 [(2,4),(3,4)] D [12867] [] [] [] [((2,4),(3,4))] [12872,12873,12870,12871] CONDITIONAL_S
Y_MEAS 12871 [(3,4)] HALF_D_PLUS_2 [12867] [] [] [] [] [12872,12873,12870,12871] CONDITIONAL_S
IDLE 12872 [(2,4)] HALF_D_PLUS_2 [12867] [] [] [] [] [12872,12873,12870,12871] CONDITIONAL_S
DISCARD 12873 [(3,4)] 0 [12867] [] [] [] [] [12872,12873,12870,12871] CONDITIONAL_S
INJECT_T 12874 [(0,4)] D [] [] [] [] [] [] none
MERGE 12875 [(2,4),(0,4),(1,4)] D [] [12880,12881,12878,12879] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12876 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12877 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12878 [(2,4),(3,4)] D [12875] [] [] [] [((2,4),(3,4))] [12880,12881,12878,12879] CONDITIONAL_S
Y_MEAS 12879 [(3,4)] HALF_D_PLUS_2 [12875] [] [] [] [] [12880,12881,12878,12879] CONDITIONAL_S
IDLE 12880 [(2,4)] HALF_D_PLUS_2 [12875] [] [] [] [] [12880,12881,12878,12879] CONDITIONAL_S
DISCARD 12881 [(3,4)] 0 [12875] [] [] [] [] [12880,12881,12878,12879] CONDITIONAL_S
MERGE 12882 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12882,12883,12884,12885] CONDITIONAL_S
Y_MEAS 12883 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12882,12883,12884,12885] CONDITIONAL_S
IDLE 12884 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12882,12883,12884,12885] CONDITIONAL_S
DISCARD 12885 [(3,4)] 0 [] [] [] [] [] [12882,12883,12884,12885] CONDITIONAL_S
INJECT_T 12886 [(0,4)] D [] [] [] [] [] [] none
MERGE 12887 [(2,4),(0,4),(1,4)] D [] [12890,12891,12892,12893] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12888 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12889 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12890 [(2,4),(3,4)] D [12887] [] [] [] [((2,4),(3,4))] [12890,12891,12892,12893] CONDITIONAL_S
Y_MEAS 12891 [(3,4)] HALF_D_PLUS_2 [12887] [] [] [] [] [12890,12891,12892,12893] CONDITIONAL_S
IDLE 12892 [(2,4)] HALF_D_PLUS_2 [12887] [] [] [] [] [12890,12891,12892,12893] CONDITIONAL_S
DISCARD 12893 [(3,4)] 0 [12887] [] [] [] [] [12890,12891,12892,12893] CONDITIONAL_S
MERGE 12894 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12896,12897,12894,12895] CONDITIONAL_S
Y_MEAS 12895 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12896,12897,12894,12895] CONDITIONAL_S
IDLE 12896 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12896,12897,12894,12895] CONDITIONAL_S
DISCARD 12897 [(3,4)] 0 [] [] [] [] [] [12896,12897,12894,12895] CONDITIONAL_S
INJECT_T 12898 [(0,4)] D [] [] [] [] [] [] none
MERGE 12899 [(2,4),(0,4),(1,4)] D [] [12904,12905,12902,12903] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12900 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12901 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12902 [(2,4),(3,4)] D [12899] [] [] [] [((2,4),(3,4))] [12904,12905,12902,12903] CONDITIONAL_S
Y_MEAS 12903 [(3,4)] HALF_D_PLUS_2 [12899] [] [] [] [] [12904,12905,12902,12903] CONDITIONAL_S
IDLE 12904 [(2,4)] HALF_D_PLUS_2 [12899] [] [] [] [] [12904,12905,12902,12903] CONDITIONAL_S
DISCARD 12905 [(3,4)] 0 [12899] [] [] [] [] [12904,12905,12902,12903] CONDITIONAL_S
INJECT_T 12906 [(0,4)] D [] [] [] [] [] [] none
MERGE 12907 [(2,4),(0,4),(1,4)] D [] [12912,12913,12910,12911] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12908 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12909 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12910 [(2,4),(3,4)] D [12907] [] [] [] [((2,4),(3,4))] [12912,12913,12910,12911] CONDITIONAL_S
Y_MEAS 12911 [(3,4)] HALF_D_PLUS_2 [12907] [] [] [] [] [12912,12913,12910,12911] CONDITIONAL_S
IDLE 12912 [(2,4)] HALF_D_PLUS_2 [12907] [] [] [] [] [12912,12913,12910,12911] CONDITIONAL_S
DISCARD 12913 [(3,4)] 0 [12907] [] [] [] [] [12912,12913,12910,12911] CONDITIONAL_S
MERGE 12914 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12914,12915,12916,12917] CONDITIONAL_S
Y_MEAS 12915 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12914,12915,12916,12917] CONDITIONAL_S
IDLE 12916 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12914,12915,12916,12917] CONDITIONAL_S
DISCARD 12917 [(3,4)] 0 [] [] [] [] [] [12914,12915,12916,12917] CONDITIONAL_S
INJECT_T 12918 [(0,4)] D [] [] [] [] [] [] none
MERGE 12919 [(2,4),(0,4),(1,4)] D [] [12922,12923,12924,12925] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12920 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12921 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12922 [(2,4),(3,4)] D [12919] [] [] [] [((2,4),(3,4))] [12922,12923,12924,12925] CONDITIONAL_S
Y_MEAS 12923 [(3,4)] HALF_D_PLUS_2 [12919] [] [] [] [] [12922,12923,12924,12925] CONDITIONAL_S
IDLE 12924 [(2,4)] HALF_D_PLUS_2 [12919] [] [] [] [] [12922,12923,12924,12925] CONDITIONAL_S
DISCARD 12925 [(3,4)] 0 [12919] [] [] [] [] [12922,12923,12924,12925] CONDITIONAL_S
MERGE 12926 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12928,12929,12926,12927] CONDITIONAL_S
Y_MEAS 12927 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12928,12929,12926,12927] CONDITIONAL_S
IDLE 12928 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12928,12929,12926,12927] CONDITIONAL_S
DISCARD 12929 [(3,4)] 0 [] [] [] [] [] [12928,12929,12926,12927] CONDITIONAL_S
INJECT_T 12930 [(0,4)] D [] [] [] [] [] [] none
MERGE 12931 [(2,4),(0,4),(1,4)] D [] [12936,12937,12934,12935] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12932 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12933 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12934 [(2,4),(3,4)] D [12931] [] [] [] [((2,4),(3,4))] [12936,12937,12934,12935] CONDITIONAL_S
Y_MEAS 12935 [(3,4)] HALF_D_PLUS_2 [12931] [] [] [] [] [12936,12937,12934,12935] CONDITIONAL_S
IDLE 12936 [(2,4)] HALF_D_PLUS_2 [12931] [] [] [] [] [12936,12937,12934,12935] CONDITIONAL_S
DISCARD 12937 [(3,4)] 0 [12931] [] [] [] [] [12936,12937,12934,12935] CONDITIONAL_S
INJECT_T 12938 [(0,4)] D [] [] [] [] [] [] none
MERGE 12939 [(2,4),(0,4),(1,4)] D [] [12944,12945,12942,12943] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12940 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12941 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12942 [(2,4),(3,4)] D [12939] [] [] [] [((2,4),(3,4))] [12944,12945,12942,12943] CONDITIONAL_S
Y_MEAS 12943 [(3,4)] HALF_D_PLUS_2 [12939] [] [] [] [] [12944,12945,12942,12943] CONDITIONAL_S
IDLE 12944 [(2,4)] HALF_D_PLUS_2 [12939] [] [] [] [] [12944,12945,12942,12943] CONDITIONAL_S
DISCARD 12945 [(3,4)] 0 [12939] [] [] [] [] [12944,12945,12942,12943] CONDITIONAL_S
MERGE 12946 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12946,12947,12948,12949] CONDITIONAL_S
Y_MEAS 12947 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12946,12947,12948,12949] CONDITIONAL_S
IDLE 12948 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12946,12947,12948,12949] CONDITIONAL_S
DISCARD 12949 [(3,4)] 0 [] [] [] [] [] [12946,12947,12948,12949] CONDITIONAL_S
INJECT_T 12950 [(0,4)] D [] [] [] [] [] [] none
MERGE 12951 [(2,4),(0,4),(1,4)] D [] [12954,12955,12956,12957] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12952 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12953 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12954 [(2,4),(3,4)] D [12951] [] [] [] [((2,4),(3,4))] [12954,12955,12956,12957] CONDITIONAL_S
Y_MEAS 12955 [(3,4)] HALF_D_PLUS_2 [12951] [] [] [] [] [12954,12955,12956,12957] CONDITIONAL_S
IDLE 12956 [(2,4)] HALF_D_PLUS_2 [12951] [] [] [] [] [12954,12955,12956,12957] CONDITIONAL_S
DISCARD 12957 [(3,4)] 0 [12951] [] [] [] [] [12954,12955,12956,12957] CONDITIONAL_S
INJECT_T 12958 [(0,4)] D [] [] [] [] [] [] none
MERGE 12959 [(2,4),(0,4),(1,4)] D [] [12962,12963,12964,12965] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12960 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12961 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12962 [(2,4),(3,4)] D [12959] [] [] [] [((2,4),(3,4))] [12962,12963,12964,12965] CONDITIONAL_S
Y_MEAS 12963 [(3,4)] HALF_D_PLUS_2 [12959] [] [] [] [] [12962,12963,12964,12965] CONDITIONAL_S
IDLE 12964 [(2,4)] HALF_D_PLUS_2 [12959] [] [] [] [] [12962,12963,12964,12965] CONDITIONAL_S
DISCARD 12965 [(3,4)] 0 [12959] [] [] [] [] [12962,12963,12964,12965] CONDITIONAL_S
MERGE 12966 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12968,12969,12966,12967] CONDITIONAL_S
Y_MEAS 12967 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12968,12969,12966,12967] CONDITIONAL_S
IDLE 12968 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12968,12969,12966,12967] CONDITIONAL_S
DISCARD 12969 [(3,4)] 0 [] [] [] [] [] [12968,12969,12966,12967] CONDITIONAL_S
MERGE 12970 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12970,12971,12972,12973] CONDITIONAL_S
Y_MEAS 12971 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12970,12971,12972,12973] CONDITIONAL_S
IDLE 12972 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12970,12971,12972,12973] CONDITIONAL_S
DISCARD 12973 [(3,4)] 0 [] [] [] [] [] [12970,12971,12972,12973] CONDITIONAL_S
MERGE 12974 [(2,3),(3,2),(3,3),(4,2)] D [] [] [] [] [((3,3),(3,2)),((3,2),(4,2)),((2,3),(3,3))] [] none
DISCARD 12975 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 12976 [(3,2)] 0 [] [] [] [] [] [] none
MERGE 12977 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 12978 [(2,3)] 0 [] [] [] [] [] [] none
INJECT_T 12979 [(0,4)] D [] [] [] [] [] [] none
MERGE 12980 [(2,4),(0,4),(1,4)] D [] [12984,12985,12986,12983] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12981 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12982 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12983 [(2,4),(3,4)] D [12980] [] [] [] [((2,4),(3,4))] [12984,12985,12986,12983] CONDITIONAL_S
Y_MEAS 12984 [(3,4)] HALF_D_PLUS_2 [12980] [] [] [] [] [12984,12985,12986,12983] CONDITIONAL_S
IDLE 12985 [(2,4)] HALF_D_PLUS_2 [12980] [] [] [] [] [12984,12985,12986,12983] CONDITIONAL_S
DISCARD 12986 [(3,4)] 0 [12980] [] [] [] [] [12984,12985,12986,12983] CONDITIONAL_S
MERGE 12987 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12987,12988,12989,12990] CONDITIONAL_S
Y_MEAS 12988 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12987,12988,12989,12990] CONDITIONAL_S
IDLE 12989 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12987,12988,12989,12990] CONDITIONAL_S
DISCARD 12990 [(3,4)] 0 [] [] [] [] [] [12987,12988,12989,12990] CONDITIONAL_S
INJECT_T 12991 [(0,4)] D [] [] [] [] [] [] none
MERGE 12992 [(2,4),(0,4),(1,4)] D [] [12995,12996,12997,12998] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12993 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12994 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12995 [(2,4),(3,4)] D [12992] [] [] [] [((2,4),(3,4))] [12995,12996,12997,12998] CONDITIONAL_S
Y_MEAS 12996 [(3,4)] HALF_D_PLUS_2 [12992] [] [] [] [] [12995,12996,12997,12998] CONDITIONAL_S
IDLE 12997 [(2,4)] HALF_D_PLUS_2 [12992] [] [] [] [] [12995,12996,12997,12998] CONDITIONAL_S
DISCARD 12998 [(3,4)] 0 [12992] [] [] [] [] [12995,12996,12997,12998] CONDITIONAL_S
INJECT_T 12999 [(0,4)] D [] [] [] [] [] [] none
MERGE 13000 [(2,4),(0,4),(1,4)] D [] [13003,13004,13005,13006] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13001 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13002 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13003 [(2,4),(3,4)] D [13000] [] [] [] [((2,4),(3,4))] [13003,13004,13005,13006] CONDITIONAL_S
Y_MEAS 13004 [(3,4)] HALF_D_PLUS_2 [13000] [] [] [] [] [13003,13004,13005,13006] CONDITIONAL_S
IDLE 13005 [(2,4)] HALF_D_PLUS_2 [13000] [] [] [] [] [13003,13004,13005,13006] CONDITIONAL_S
DISCARD 13006 [(3,4)] 0 [13000] [] [] [] [] [13003,13004,13005,13006] CONDITIONAL_S
INJECT_T 13007 [(0,4)] D [] [] [] [] [] [] none
MERGE 13008 [(2,4),(0,4),(1,4)] D [] [13011,13012,13013,13014] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13009 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13010 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13011 [(2,4),(3,4)] D [13008] [] [] [] [((2,4),(3,4))] [13011,13012,13013,13014] CONDITIONAL_S
Y_MEAS 13012 [(3,4)] HALF_D_PLUS_2 [13008] [] [] [] [] [13011,13012,13013,13014] CONDITIONAL_S
IDLE 13013 [(2,4)] HALF_D_PLUS_2 [13008] [] [] [] [] [13011,13012,13013,13014] CONDITIONAL_S
DISCARD 13014 [(3,4)] 0 [13008] [] [] [] [] [13011,13012,13013,13014] CONDITIONAL_S
MERGE 13015 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13016,13017,13018,13015] CONDITIONAL_S
Y_MEAS 13016 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13016,13017,13018,13015] CONDITIONAL_S
IDLE 13017 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13016,13017,13018,13015] CONDITIONAL_S
DISCARD 13018 [(3,4)] 0 [] [] [] [] [] [13016,13017,13018,13015] CONDITIONAL_S
INJECT_T 13019 [(0,4)] D [] [] [] [] [] [] none
MERGE 13020 [(2,4),(0,4),(1,4)] D [] [13024,13025,13026,13023] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13021 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13022 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13023 [(2,4),(3,4)] D [13020] [] [] [] [((2,4),(3,4))] [13024,13025,13026,13023] CONDITIONAL_S
Y_MEAS 13024 [(3,4)] HALF_D_PLUS_2 [13020] [] [] [] [] [13024,13025,13026,13023] CONDITIONAL_S
IDLE 13025 [(2,4)] HALF_D_PLUS_2 [13020] [] [] [] [] [13024,13025,13026,13023] CONDITIONAL_S
DISCARD 13026 [(3,4)] 0 [13020] [] [] [] [] [13024,13025,13026,13023] CONDITIONAL_S
INJECT_T 13027 [(0,4)] D [] [] [] [] [] [] none
MERGE 13028 [(2,4),(0,4),(1,4)] D [] [13032,13033,13034,13031] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13029 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13030 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13031 [(2,4),(3,4)] D [13028] [] [] [] [((2,4),(3,4))] [13032,13033,13034,13031] CONDITIONAL_S
Y_MEAS 13032 [(3,4)] HALF_D_PLUS_2 [13028] [] [] [] [] [13032,13033,13034,13031] CONDITIONAL_S
IDLE 13033 [(2,4)] HALF_D_PLUS_2 [13028] [] [] [] [] [13032,13033,13034,13031] CONDITIONAL_S
DISCARD 13034 [(3,4)] 0 [13028] [] [] [] [] [13032,13033,13034,13031] CONDITIONAL_S
MERGE 13035 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13035,13036,13037,13038] CONDITIONAL_S
Y_MEAS 13036 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13035,13036,13037,13038] CONDITIONAL_S
IDLE 13037 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13035,13036,13037,13038] CONDITIONAL_S
DISCARD 13038 [(3,4)] 0 [] [] [] [] [] [13035,13036,13037,13038] CONDITIONAL_S
INJECT_T 13039 [(0,4)] D [] [] [] [] [] [] none
MERGE 13040 [(2,4),(0,4),(1,4)] D [] [13043,13044,13045,13046] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13041 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13042 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13043 [(2,4),(3,4)] D [13040] [] [] [] [((2,4),(3,4))] [13043,13044,13045,13046] CONDITIONAL_S
Y_MEAS 13044 [(3,4)] HALF_D_PLUS_2 [13040] [] [] [] [] [13043,13044,13045,13046] CONDITIONAL_S
IDLE 13045 [(2,4)] HALF_D_PLUS_2 [13040] [] [] [] [] [13043,13044,13045,13046] CONDITIONAL_S
DISCARD 13046 [(3,4)] 0 [13040] [] [] [] [] [13043,13044,13045,13046] CONDITIONAL_S
MERGE 13047 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13048,13049,13050,13047] CONDITIONAL_S
Y_MEAS 13048 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13048,13049,13050,13047] CONDITIONAL_S
IDLE 13049 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13048,13049,13050,13047] CONDITIONAL_S
DISCARD 13050 [(3,4)] 0 [] [] [] [] [] [13048,13049,13050,13047] CONDITIONAL_S
INJECT_T 13051 [(0,4)] D [] [] [] [] [] [] none
MERGE 13052 [(2,4),(0,4),(1,4)] D [] [13056,13057,13058,13055] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13053 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13054 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13055 [(2,4),(3,4)] D [13052] [] [] [] [((2,4),(3,4))] [13056,13057,13058,13055] CONDITIONAL_S
Y_MEAS 13056 [(3,4)] HALF_D_PLUS_2 [13052] [] [] [] [] [13056,13057,13058,13055] CONDITIONAL_S
IDLE 13057 [(2,4)] HALF_D_PLUS_2 [13052] [] [] [] [] [13056,13057,13058,13055] CONDITIONAL_S
DISCARD 13058 [(3,4)] 0 [13052] [] [] [] [] [13056,13057,13058,13055] CONDITIONAL_S
MERGE 13059 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13059,13060,13061,13062] CONDITIONAL_S
Y_MEAS 13060 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13059,13060,13061,13062] CONDITIONAL_S
IDLE 13061 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13059,13060,13061,13062] CONDITIONAL_S
DISCARD 13062 [(3,4)] 0 [] [] [] [] [] [13059,13060,13061,13062] CONDITIONAL_S
INJECT_T 13063 [(0,4)] D [] [] [] [] [] [] none
MERGE 13064 [(2,4),(0,4),(1,4)] D [] [13067,13068,13069,13070] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13065 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13066 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13067 [(2,4),(3,4)] D [13064] [] [] [] [((2,4),(3,4))] [13067,13068,13069,13070] CONDITIONAL_S
Y_MEAS 13068 [(3,4)] HALF_D_PLUS_2 [13064] [] [] [] [] [13067,13068,13069,13070] CONDITIONAL_S
IDLE 13069 [(2,4)] HALF_D_PLUS_2 [13064] [] [] [] [] [13067,13068,13069,13070] CONDITIONAL_S
DISCARD 13070 [(3,4)] 0 [13064] [] [] [] [] [13067,13068,13069,13070] CONDITIONAL_S
MERGE 13071 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13072,13073,13074,13071] CONDITIONAL_S
Y_MEAS 13072 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13072,13073,13074,13071] CONDITIONAL_S
IDLE 13073 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13072,13073,13074,13071] CONDITIONAL_S
DISCARD 13074 [(3,4)] 0 [] [] [] [] [] [13072,13073,13074,13071] CONDITIONAL_S
INJECT_T 13075 [(0,4)] D [] [] [] [] [] [] none
MERGE 13076 [(2,4),(0,4),(1,4)] D [] [13080,13081,13082,13079] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13077 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13078 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13079 [(2,4),(3,4)] D [13076] [] [] [] [((2,4),(3,4))] [13080,13081,13082,13079] CONDITIONAL_S
Y_MEAS 13080 [(3,4)] HALF_D_PLUS_2 [13076] [] [] [] [] [13080,13081,13082,13079] CONDITIONAL_S
IDLE 13081 [(2,4)] HALF_D_PLUS_2 [13076] [] [] [] [] [13080,13081,13082,13079] CONDITIONAL_S
DISCARD 13082 [(3,4)] 0 [13076] [] [] [] [] [13080,13081,13082,13079] CONDITIONAL_S
INJECT_T 13083 [(0,4)] D [] [] [] [] [] [] none
MERGE 13084 [(2,4),(0,4),(1,4)] D [] [13088,13089,13090,13087] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13085 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13086 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13087 [(2,4),(3,4)] D [13084] [] [] [] [((2,4),(3,4))] [13088,13089,13090,13087] CONDITIONAL_S
Y_MEAS 13088 [(3,4)] HALF_D_PLUS_2 [13084] [] [] [] [] [13088,13089,13090,13087] CONDITIONAL_S
IDLE 13089 [(2,4)] HALF_D_PLUS_2 [13084] [] [] [] [] [13088,13089,13090,13087] CONDITIONAL_S
DISCARD 13090 [(3,4)] 0 [13084] [] [] [] [] [13088,13089,13090,13087] CONDITIONAL_S
MERGE 13091 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13091,13092,13093,13094] CONDITIONAL_S
Y_MEAS 13092 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13091,13092,13093,13094] CONDITIONAL_S
IDLE 13093 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13091,13092,13093,13094] CONDITIONAL_S
DISCARD 13094 [(3,4)] 0 [] [] [] [] [] [13091,13092,13093,13094] CONDITIONAL_S
INJECT_T 13095 [(0,4)] D [] [] [] [] [] [] none
MERGE 13096 [(2,4),(0,4),(1,4)] D [] [13099,13100,13101,13102] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13097 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13098 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13099 [(2,4),(3,4)] D [13096] [] [] [] [((2,4),(3,4))] [13099,13100,13101,13102] CONDITIONAL_S
Y_MEAS 13100 [(3,4)] HALF_D_PLUS_2 [13096] [] [] [] [] [13099,13100,13101,13102] CONDITIONAL_S
IDLE 13101 [(2,4)] HALF_D_PLUS_2 [13096] [] [] [] [] [13099,13100,13101,13102] CONDITIONAL_S
DISCARD 13102 [(3,4)] 0 [13096] [] [] [] [] [13099,13100,13101,13102] CONDITIONAL_S
MERGE 13103 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13104,13105,13106,13103] CONDITIONAL_S
Y_MEAS 13104 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13104,13105,13106,13103] CONDITIONAL_S
IDLE 13105 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13104,13105,13106,13103] CONDITIONAL_S
DISCARD 13106 [(3,4)] 0 [] [] [] [] [] [13104,13105,13106,13103] CONDITIONAL_S
INJECT_T 13107 [(0,4)] D [] [] [] [] [] [] none
MERGE 13108 [(2,4),(0,4),(1,4)] D [] [13112,13113,13114,13111] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13109 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13110 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13111 [(2,4),(3,4)] D [13108] [] [] [] [((2,4),(3,4))] [13112,13113,13114,13111] CONDITIONAL_S
Y_MEAS 13112 [(3,4)] HALF_D_PLUS_2 [13108] [] [] [] [] [13112,13113,13114,13111] CONDITIONAL_S
IDLE 13113 [(2,4)] HALF_D_PLUS_2 [13108] [] [] [] [] [13112,13113,13114,13111] CONDITIONAL_S
DISCARD 13114 [(3,4)] 0 [13108] [] [] [] [] [13112,13113,13114,13111] CONDITIONAL_S
INJECT_T 13115 [(0,4)] D [] [] [] [] [] [] none
MERGE 13116 [(2,4),(0,4),(1,4)] D [] [13120,13121,13122,13119] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13117 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13118 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13119 [(2,4),(3,4)] D [13116] [] [] [] [((2,4),(3,4))] [13120,13121,13122,13119] CONDITIONAL_S
Y_MEAS 13120 [(3,4)] HALF_D_PLUS_2 [13116] [] [] [] [] [13120,13121,13122,13119] CONDITIONAL_S
IDLE 13121 [(2,4)] HALF_D_PLUS_2 [13116] [] [] [] [] [13120,13121,13122,13119] CONDITIONAL_S
DISCARD 13122 [(3,4)] 0 [13116] [] [] [] [] [13120,13121,13122,13119] CONDITIONAL_S
MERGE 13123 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13123,13124,13125,13126] CONDITIONAL_S
Y_MEAS 13124 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13123,13124,13125,13126] CONDITIONAL_S
IDLE 13125 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13123,13124,13125,13126] CONDITIONAL_S
DISCARD 13126 [(3,4)] 0 [] [] [] [] [] [13123,13124,13125,13126] CONDITIONAL_S
INJECT_T 13127 [(0,4)] D [] [] [] [] [] [] none
MERGE 13128 [(2,4),(0,4),(1,4)] D [] [13131,13132,13133,13134] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13129 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13130 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13131 [(2,4),(3,4)] D [13128] [] [] [] [((2,4),(3,4))] [13131,13132,13133,13134] CONDITIONAL_S
Y_MEAS 13132 [(3,4)] HALF_D_PLUS_2 [13128] [] [] [] [] [13131,13132,13133,13134] CONDITIONAL_S
IDLE 13133 [(2,4)] HALF_D_PLUS_2 [13128] [] [] [] [] [13131,13132,13133,13134] CONDITIONAL_S
DISCARD 13134 [(3,4)] 0 [13128] [] [] [] [] [13131,13132,13133,13134] CONDITIONAL_S
MERGE 13135 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13136,13137,13138,13135] CONDITIONAL_S
Y_MEAS 13136 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13136,13137,13138,13135] CONDITIONAL_S
IDLE 13137 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13136,13137,13138,13135] CONDITIONAL_S
DISCARD 13138 [(3,4)] 0 [] [] [] [] [] [13136,13137,13138,13135] CONDITIONAL_S
INJECT_T 13139 [(0,4)] D [] [] [] [] [] [] none
MERGE 13140 [(2,4),(0,4),(1,4)] D [] [13144,13145,13146,13143] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13141 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13142 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13143 [(2,4),(3,4)] D [13140] [] [] [] [((2,4),(3,4))] [13144,13145,13146,13143] CONDITIONAL_S
Y_MEAS 13144 [(3,4)] HALF_D_PLUS_2 [13140] [] [] [] [] [13144,13145,13146,13143] CONDITIONAL_S
IDLE 13145 [(2,4)] HALF_D_PLUS_2 [13140] [] [] [] [] [13144,13145,13146,13143] CONDITIONAL_S
DISCARD 13146 [(3,4)] 0 [13140] [] [] [] [] [13144,13145,13146,13143] CONDITIONAL_S
INJECT_T 13147 [(0,4)] D [] [] [] [] [] [] none
MERGE 13148 [(2,4),(0,4),(1,4)] D [] [13152,13153,13154,13151] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13149 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13150 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13151 [(2,4),(3,4)] D [13148] [] [] [] [((2,4),(3,4))] [13152,13153,13154,13151] CONDITIONAL_S
Y_MEAS 13152 [(3,4)] HALF_D_PLUS_2 [13148] [] [] [] [] [13152,13153,13154,13151] CONDITIONAL_S
IDLE 13153 [(2,4)] HALF_D_PLUS_2 [13148] [] [] [] [] [13152,13153,13154,13151] CONDITIONAL_S
DISCARD 13154 [(3,4)] 0 [13148] [] [] [] [] [13152,13153,13154,13151] CONDITIONAL_S
INJECT_T 13155 [(0,4)] D [] [] [] [] [] [] none
MERGE 13156 [(2,4),(0,4),(1,4)] D [] [13160,13161,13162,13159] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13157 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13158 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13159 [(2,4),(3,4)] D [13156] [] [] [] [((2,4),(3,4))] [13160,13161,13162,13159] CONDITIONAL_S
Y_MEAS 13160 [(3,4)] HALF_D_PLUS_2 [13156] [] [] [] [] [13160,13161,13162,13159] CONDITIONAL_S
IDLE 13161 [(2,4)] HALF_D_PLUS_2 [13156] [] [] [] [] [13160,13161,13162,13159] CONDITIONAL_S
DISCARD 13162 [(3,4)] 0 [13156] [] [] [] [] [13160,13161,13162,13159] CONDITIONAL_S
INJECT_T 13163 [(0,4)] D [] [] [] [] [] [] none
MERGE 13164 [(2,4),(0,4),(1,4)] D [] [13168,13169,13170,13167] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13165 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13166 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13167 [(2,4),(3,4)] D [13164] [] [] [] [((2,4),(3,4))] [13168,13169,13170,13167] CONDITIONAL_S
Y_MEAS 13168 [(3,4)] HALF_D_PLUS_2 [13164] [] [] [] [] [13168,13169,13170,13167] CONDITIONAL_S
IDLE 13169 [(2,4)] HALF_D_PLUS_2 [13164] [] [] [] [] [13168,13169,13170,13167] CONDITIONAL_S
DISCARD 13170 [(3,4)] 0 [13164] [] [] [] [] [13168,13169,13170,13167] CONDITIONAL_S
MERGE 13171 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13171,13172,13173,13174] CONDITIONAL_S
Y_MEAS 13172 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13171,13172,13173,13174] CONDITIONAL_S
IDLE 13173 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13171,13172,13173,13174] CONDITIONAL_S
DISCARD 13174 [(3,4)] 0 [] [] [] [] [] [13171,13172,13173,13174] CONDITIONAL_S
INJECT_T 13175 [(0,4)] D [] [] [] [] [] [] none
MERGE 13176 [(2,4),(0,4),(1,4)] D [] [13179,13180,13181,13182] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13177 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13178 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13179 [(2,4),(3,4)] D [13176] [] [] [] [((2,4),(3,4))] [13179,13180,13181,13182] CONDITIONAL_S
Y_MEAS 13180 [(3,4)] HALF_D_PLUS_2 [13176] [] [] [] [] [13179,13180,13181,13182] CONDITIONAL_S
IDLE 13181 [(2,4)] HALF_D_PLUS_2 [13176] [] [] [] [] [13179,13180,13181,13182] CONDITIONAL_S
DISCARD 13182 [(3,4)] 0 [13176] [] [] [] [] [13179,13180,13181,13182] CONDITIONAL_S
MERGE 13183 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13184,13185,13186,13183] CONDITIONAL_S
Y_MEAS 13184 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13184,13185,13186,13183] CONDITIONAL_S
IDLE 13185 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13184,13185,13186,13183] CONDITIONAL_S
DISCARD 13186 [(3,4)] 0 [] [] [] [] [] [13184,13185,13186,13183] CONDITIONAL_S
INJECT_T 13187 [(0,4)] D [] [] [] [] [] [] none
MERGE 13188 [(2,4),(0,4),(1,4)] D [] [13192,13193,13194,13191] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13189 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13190 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13191 [(2,4),(3,4)] D [13188] [] [] [] [((2,4),(3,4))] [13192,13193,13194,13191] CONDITIONAL_S
Y_MEAS 13192 [(3,4)] HALF_D_PLUS_2 [13188] [] [] [] [] [13192,13193,13194,13191] CONDITIONAL_S
IDLE 13193 [(2,4)] HALF_D_PLUS_2 [13188] [] [] [] [] [13192,13193,13194,13191] CONDITIONAL_S
DISCARD 13194 [(3,4)] 0 [13188] [] [] [] [] [13192,13193,13194,13191] CONDITIONAL_S
INJECT_T 13195 [(0,4)] D [] [] [] [] [] [] none
MERGE 13196 [(2,4),(0,4),(1,4)] D [] [13200,13201,13202,13199] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13197 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13198 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13199 [(2,4),(3,4)] D [13196] [] [] [] [((2,4),(3,4))] [13200,13201,13202,13199] CONDITIONAL_S
Y_MEAS 13200 [(3,4)] HALF_D_PLUS_2 [13196] [] [] [] [] [13200,13201,13202,13199] CONDITIONAL_S
IDLE 13201 [(2,4)] HALF_D_PLUS_2 [13196] [] [] [] [] [13200,13201,13202,13199] CONDITIONAL_S
DISCARD 13202 [(3,4)] 0 [13196] [] [] [] [] [13200,13201,13202,13199] CONDITIONAL_S
MERGE 13203 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13203,13204,13205,13206] CONDITIONAL_S
Y_MEAS 13204 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13203,13204,13205,13206] CONDITIONAL_S
IDLE 13205 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13203,13204,13205,13206] CONDITIONAL_S
DISCARD 13206 [(3,4)] 0 [] [] [] [] [] [13203,13204,13205,13206] CONDITIONAL_S
INJECT_T 13207 [(0,4)] D [] [] [] [] [] [] none
MERGE 13208 [(2,4),(0,4),(1,4)] D [] [13211,13212,13213,13214] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13209 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13210 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13211 [(2,4),(3,4)] D [13208] [] [] [] [((2,4),(3,4))] [13211,13212,13213,13214] CONDITIONAL_S
Y_MEAS 13212 [(3,4)] HALF_D_PLUS_2 [13208] [] [] [] [] [13211,13212,13213,13214] CONDITIONAL_S
IDLE 13213 [(2,4)] HALF_D_PLUS_2 [13208] [] [] [] [] [13211,13212,13213,13214] CONDITIONAL_S
DISCARD 13214 [(3,4)] 0 [13208] [] [] [] [] [13211,13212,13213,13214] CONDITIONAL_S
INJECT_T 13215 [(0,4)] D [] [] [] [] [] [] none
MERGE 13216 [(2,4),(0,4),(1,4)] D [] [13219,13220,13221,13222] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13217 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13218 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13219 [(2,4),(3,4)] D [13216] [] [] [] [((2,4),(3,4))] [13219,13220,13221,13222] CONDITIONAL_S
Y_MEAS 13220 [(3,4)] HALF_D_PLUS_2 [13216] [] [] [] [] [13219,13220,13221,13222] CONDITIONAL_S
IDLE 13221 [(2,4)] HALF_D_PLUS_2 [13216] [] [] [] [] [13219,13220,13221,13222] CONDITIONAL_S
DISCARD 13222 [(3,4)] 0 [13216] [] [] [] [] [13219,13220,13221,13222] CONDITIONAL_S
INJECT_T 13223 [(0,4)] D [] [] [] [] [] [] none
MERGE 13224 [(2,4),(0,4),(1,4)] D [] [13227,13228,13229,13230] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13225 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13226 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13227 [(2,4),(3,4)] D [13224] [] [] [] [((2,4),(3,4))] [13227,13228,13229,13230] CONDITIONAL_S
Y_MEAS 13228 [(3,4)] HALF_D_PLUS_2 [13224] [] [] [] [] [13227,13228,13229,13230] CONDITIONAL_S
IDLE 13229 [(2,4)] HALF_D_PLUS_2 [13224] [] [] [] [] [13227,13228,13229,13230] CONDITIONAL_S
DISCARD 13230 [(3,4)] 0 [13224] [] [] [] [] [13227,13228,13229,13230] CONDITIONAL_S
MERGE 13231 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13232,13233,13234,13231] CONDITIONAL_S
Y_MEAS 13232 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13232,13233,13234,13231] CONDITIONAL_S
IDLE 13233 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13232,13233,13234,13231] CONDITIONAL_S
DISCARD 13234 [(3,4)] 0 [] [] [] [] [] [13232,13233,13234,13231] CONDITIONAL_S
INJECT_T 13235 [(0,4)] D [] [] [] [] [] [] none
MERGE 13236 [(2,4),(0,4),(1,4)] D [] [13240,13241,13242,13239] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13237 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13238 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13239 [(2,4),(3,4)] D [13236] [] [] [] [((2,4),(3,4))] [13240,13241,13242,13239] CONDITIONAL_S
Y_MEAS 13240 [(3,4)] HALF_D_PLUS_2 [13236] [] [] [] [] [13240,13241,13242,13239] CONDITIONAL_S
IDLE 13241 [(2,4)] HALF_D_PLUS_2 [13236] [] [] [] [] [13240,13241,13242,13239] CONDITIONAL_S
DISCARD 13242 [(3,4)] 0 [13236] [] [] [] [] [13240,13241,13242,13239] CONDITIONAL_S
MERGE 13243 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13243,13244,13245,13246] CONDITIONAL_S
Y_MEAS 13244 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13243,13244,13245,13246] CONDITIONAL_S
IDLE 13245 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13243,13244,13245,13246] CONDITIONAL_S
DISCARD 13246 [(3,4)] 0 [] [] [] [] [] [13243,13244,13245,13246] CONDITIONAL_S
INJECT_T 13247 [(0,4)] D [] [] [] [] [] [] none
MERGE 13248 [(2,4),(0,4),(1,4)] D [] [13251,13252,13253,13254] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13249 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13250 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13251 [(2,4),(3,4)] D [13248] [] [] [] [((2,4),(3,4))] [13251,13252,13253,13254] CONDITIONAL_S
Y_MEAS 13252 [(3,4)] HALF_D_PLUS_2 [13248] [] [] [] [] [13251,13252,13253,13254] CONDITIONAL_S
IDLE 13253 [(2,4)] HALF_D_PLUS_2 [13248] [] [] [] [] [13251,13252,13253,13254] CONDITIONAL_S
DISCARD 13254 [(3,4)] 0 [13248] [] [] [] [] [13251,13252,13253,13254] CONDITIONAL_S
MERGE 13255 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13256,13257,13258,13255] CONDITIONAL_S
Y_MEAS 13256 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13256,13257,13258,13255] CONDITIONAL_S
IDLE 13257 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13256,13257,13258,13255] CONDITIONAL_S
DISCARD 13258 [(3,4)] 0 [] [] [] [] [] [13256,13257,13258,13255] CONDITIONAL_S
INJECT_T 13259 [(0,4)] D [] [] [] [] [] [] none
MERGE 13260 [(2,4),(0,4),(1,4)] D [] [13264,13265,13266,13263] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13261 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13262 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13263 [(2,4),(3,4)] D [13260] [] [] [] [((2,4),(3,4))] [13264,13265,13266,13263] CONDITIONAL_S
Y_MEAS 13264 [(3,4)] HALF_D_PLUS_2 [13260] [] [] [] [] [13264,13265,13266,13263] CONDITIONAL_S
IDLE 13265 [(2,4)] HALF_D_PLUS_2 [13260] [] [] [] [] [13264,13265,13266,13263] CONDITIONAL_S
DISCARD 13266 [(3,4)] 0 [13260] [] [] [] [] [13264,13265,13266,13263] CONDITIONAL_S
MERGE 13267 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13267,13268,13269,13270] CONDITIONAL_S
Y_MEAS 13268 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13267,13268,13269,13270] CONDITIONAL_S
IDLE 13269 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13267,13268,13269,13270] CONDITIONAL_S
DISCARD 13270 [(3,4)] 0 [] [] [] [] [] [13267,13268,13269,13270] CONDITIONAL_S
INJECT_T 13271 [(0,4)] D [] [] [] [] [] [] none
MERGE 13272 [(2,4),(0,4),(1,4)] D [] [13275,13276,13277,13278] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13273 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13274 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13275 [(2,4),(3,4)] D [13272] [] [] [] [((2,4),(3,4))] [13275,13276,13277,13278] CONDITIONAL_S
Y_MEAS 13276 [(3,4)] HALF_D_PLUS_2 [13272] [] [] [] [] [13275,13276,13277,13278] CONDITIONAL_S
IDLE 13277 [(2,4)] HALF_D_PLUS_2 [13272] [] [] [] [] [13275,13276,13277,13278] CONDITIONAL_S
DISCARD 13278 [(3,4)] 0 [13272] [] [] [] [] [13275,13276,13277,13278] CONDITIONAL_S
INJECT_T 13279 [(0,4)] D [] [] [] [] [] [] none
MERGE 13280 [(2,4),(0,4),(1,4)] D [] [13283,13284,13285,13286] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13281 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13282 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13283 [(2,4),(3,4)] D [13280] [] [] [] [((2,4),(3,4))] [13283,13284,13285,13286] CONDITIONAL_S
Y_MEAS 13284 [(3,4)] HALF_D_PLUS_2 [13280] [] [] [] [] [13283,13284,13285,13286] CONDITIONAL_S
IDLE 13285 [(2,4)] HALF_D_PLUS_2 [13280] [] [] [] [] [13283,13284,13285,13286] CONDITIONAL_S
DISCARD 13286 [(3,4)] 0 [13280] [] [] [] [] [13283,13284,13285,13286] CONDITIONAL_S
INJECT_T 13287 [(0,4)] D [] [] [] [] [] [] none
MERGE 13288 [(2,4),(0,4),(1,4)] D [] [13291,13292,13293,13294] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13289 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13290 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13291 [(2,4),(3,4)] D [13288] [] [] [] [((2,4),(3,4))] [13291,13292,13293,13294] CONDITIONAL_S
Y_MEAS 13292 [(3,4)] HALF_D_PLUS_2 [13288] [] [] [] [] [13291,13292,13293,13294] CONDITIONAL_S
IDLE 13293 [(2,4)] HALF_D_PLUS_2 [13288] [] [] [] [] [13291,13292,13293,13294] CONDITIONAL_S
DISCARD 13294 [(3,4)] 0 [13288] [] [] [] [] [13291,13292,13293,13294] CONDITIONAL_S
MERGE 13295 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13296,13297,13298,13295] CONDITIONAL_S
Y_MEAS 13296 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13296,13297,13298,13295] CONDITIONAL_S
IDLE 13297 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13296,13297,13298,13295] CONDITIONAL_S
DISCARD 13298 [(3,4)] 0 [] [] [] [] [] [13296,13297,13298,13295] CONDITIONAL_S
INJECT_T 13299 [(0,4)] D [] [] [] [] [] [] none
MERGE 13300 [(2,4),(0,4),(1,4)] D [] [13304,13305,13306,13303] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13301 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13302 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13303 [(2,4),(3,4)] D [13300] [] [] [] [((2,4),(3,4))] [13304,13305,13306,13303] CONDITIONAL_S
Y_MEAS 13304 [(3,4)] HALF_D_PLUS_2 [13300] [] [] [] [] [13304,13305,13306,13303] CONDITIONAL_S
IDLE 13305 [(2,4)] HALF_D_PLUS_2 [13300] [] [] [] [] [13304,13305,13306,13303] CONDITIONAL_S
DISCARD 13306 [(3,4)] 0 [13300] [] [] [] [] [13304,13305,13306,13303] CONDITIONAL_S
INJECT_T 13307 [(0,4)] D [] [] [] [] [] [] none
MERGE 13308 [(2,4),(0,4),(1,4)] D [] [13312,13313,13314,13311] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13309 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13310 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13311 [(2,4),(3,4)] D [13308] [] [] [] [((2,4),(3,4))] [13312,13313,13314,13311] CONDITIONAL_S
Y_MEAS 13312 [(3,4)] HALF_D_PLUS_2 [13308] [] [] [] [] [13312,13313,13314,13311] CONDITIONAL_S
IDLE 13313 [(2,4)] HALF_D_PLUS_2 [13308] [] [] [] [] [13312,13313,13314,13311] CONDITIONAL_S
DISCARD 13314 [(3,4)] 0 [13308] [] [] [] [] [13312,13313,13314,13311] CONDITIONAL_S
MERGE 13315 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13315,13316,13317,13318] CONDITIONAL_S
Y_MEAS 13316 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13315,13316,13317,13318] CONDITIONAL_S
IDLE 13317 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13315,13316,13317,13318] CONDITIONAL_S
DISCARD 13318 [(3,4)] 0 [] [] [] [] [] [13315,13316,13317,13318] CONDITIONAL_S
INJECT_T 13319 [(0,4)] D [] [] [] [] [] [] none
MERGE 13320 [(2,4),(0,4),(1,4)] D [] [13323,13324,13325,13326] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13321 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13322 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13323 [(2,4),(3,4)] D [13320] [] [] [] [((2,4),(3,4))] [13323,13324,13325,13326] CONDITIONAL_S
Y_MEAS 13324 [(3,4)] HALF_D_PLUS_2 [13320] [] [] [] [] [13323,13324,13325,13326] CONDITIONAL_S
IDLE 13325 [(2,4)] HALF_D_PLUS_2 [13320] [] [] [] [] [13323,13324,13325,13326] CONDITIONAL_S
DISCARD 13326 [(3,4)] 0 [13320] [] [] [] [] [13323,13324,13325,13326] CONDITIONAL_S
INJECT_T 13327 [(0,4)] D [] [] [] [] [] [] none
MERGE 13328 [(2,4),(0,4),(1,4)] D [] [13331,13332,13333,13334] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13329 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13330 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13331 [(2,4),(3,4)] D [13328] [] [] [] [((2,4),(3,4))] [13331,13332,13333,13334] CONDITIONAL_S
Y_MEAS 13332 [(3,4)] HALF_D_PLUS_2 [13328] [] [] [] [] [13331,13332,13333,13334] CONDITIONAL_S
IDLE 13333 [(2,4)] HALF_D_PLUS_2 [13328] [] [] [] [] [13331,13332,13333,13334] CONDITIONAL_S
DISCARD 13334 [(3,4)] 0 [13328] [] [] [] [] [13331,13332,13333,13334] CONDITIONAL_S
INJECT_T 13335 [(0,4)] D [] [] [] [] [] [] none
MERGE 13336 [(2,4),(0,4),(1,4)] D [] [13339,13340,13341,13342] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13337 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13338 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13339 [(2,4),(3,4)] D [13336] [] [] [] [((2,4),(3,4))] [13339,13340,13341,13342] CONDITIONAL_S
Y_MEAS 13340 [(3,4)] HALF_D_PLUS_2 [13336] [] [] [] [] [13339,13340,13341,13342] CONDITIONAL_S
IDLE 13341 [(2,4)] HALF_D_PLUS_2 [13336] [] [] [] [] [13339,13340,13341,13342] CONDITIONAL_S
DISCARD 13342 [(3,4)] 0 [13336] [] [] [] [] [13339,13340,13341,13342] CONDITIONAL_S
INJECT_T 13343 [(0,4)] D [] [] [] [] [] [] none
MERGE 13344 [(2,4),(0,4),(1,4)] D [] [13347,13348,13349,13350] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13345 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13346 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13347 [(2,4),(3,4)] D [13344] [] [] [] [((2,4),(3,4))] [13347,13348,13349,13350] CONDITIONAL_S
Y_MEAS 13348 [(3,4)] HALF_D_PLUS_2 [13344] [] [] [] [] [13347,13348,13349,13350] CONDITIONAL_S
IDLE 13349 [(2,4)] HALF_D_PLUS_2 [13344] [] [] [] [] [13347,13348,13349,13350] CONDITIONAL_S
DISCARD 13350 [(3,4)] 0 [13344] [] [] [] [] [13347,13348,13349,13350] CONDITIONAL_S
INJECT_T 13351 [(0,4)] D [] [] [] [] [] [] none
MERGE 13352 [(2,4),(0,4),(1,4)] D [] [13355,13356,13357,13358] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13353 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13354 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13355 [(2,4),(3,4)] D [13352] [] [] [] [((2,4),(3,4))] [13355,13356,13357,13358] CONDITIONAL_S
Y_MEAS 13356 [(3,4)] HALF_D_PLUS_2 [13352] [] [] [] [] [13355,13356,13357,13358] CONDITIONAL_S
IDLE 13357 [(2,4)] HALF_D_PLUS_2 [13352] [] [] [] [] [13355,13356,13357,13358] CONDITIONAL_S
DISCARD 13358 [(3,4)] 0 [13352] [] [] [] [] [13355,13356,13357,13358] CONDITIONAL_S
MERGE 13359 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13360,13361,13362,13359] CONDITIONAL_S
Y_MEAS 13360 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13360,13361,13362,13359] CONDITIONAL_S
IDLE 13361 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13360,13361,13362,13359] CONDITIONAL_S
DISCARD 13362 [(3,4)] 0 [] [] [] [] [] [13360,13361,13362,13359] CONDITIONAL_S
INJECT_T 13363 [(0,4)] D [] [] [] [] [] [] none
MERGE 13364 [(2,4),(0,4),(1,4)] D [] [13368,13369,13370,13367] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13365 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13366 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13367 [(2,4),(3,4)] D [13364] [] [] [] [((2,4),(3,4))] [13368,13369,13370,13367] CONDITIONAL_S
Y_MEAS 13368 [(3,4)] HALF_D_PLUS_2 [13364] [] [] [] [] [13368,13369,13370,13367] CONDITIONAL_S
IDLE 13369 [(2,4)] HALF_D_PLUS_2 [13364] [] [] [] [] [13368,13369,13370,13367] CONDITIONAL_S
DISCARD 13370 [(3,4)] 0 [13364] [] [] [] [] [13368,13369,13370,13367] CONDITIONAL_S
MERGE 13371 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13371,13372,13373,13374] CONDITIONAL_S
Y_MEAS 13372 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13371,13372,13373,13374] CONDITIONAL_S
IDLE 13373 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13371,13372,13373,13374] CONDITIONAL_S
DISCARD 13374 [(3,4)] 0 [] [] [] [] [] [13371,13372,13373,13374] CONDITIONAL_S
INJECT_T 13375 [(0,4)] D [] [] [] [] [] [] none
MERGE 13376 [(2,4),(0,4),(1,4)] D [] [13379,13380,13381,13382] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13377 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13378 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13379 [(2,4),(3,4)] D [13376] [] [] [] [((2,4),(3,4))] [13379,13380,13381,13382] CONDITIONAL_S
Y_MEAS 13380 [(3,4)] HALF_D_PLUS_2 [13376] [] [] [] [] [13379,13380,13381,13382] CONDITIONAL_S
IDLE 13381 [(2,4)] HALF_D_PLUS_2 [13376] [] [] [] [] [13379,13380,13381,13382] CONDITIONAL_S
DISCARD 13382 [(3,4)] 0 [13376] [] [] [] [] [13379,13380,13381,13382] CONDITIONAL_S
INJECT_T 13383 [(0,4)] D [] [] [] [] [] [] none
MERGE 13384 [(2,4),(0,4),(1,4)] D [] [13387,13388,13389,13390] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13385 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13386 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13387 [(2,4),(3,4)] D [13384] [] [] [] [((2,4),(3,4))] [13387,13388,13389,13390] CONDITIONAL_S
Y_MEAS 13388 [(3,4)] HALF_D_PLUS_2 [13384] [] [] [] [] [13387,13388,13389,13390] CONDITIONAL_S
IDLE 13389 [(2,4)] HALF_D_PLUS_2 [13384] [] [] [] [] [13387,13388,13389,13390] CONDITIONAL_S
DISCARD 13390 [(3,4)] 0 [13384] [] [] [] [] [13387,13388,13389,13390] CONDITIONAL_S
MERGE 13391 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13392,13393,13394,13391] CONDITIONAL_S
Y_MEAS 13392 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13392,13393,13394,13391] CONDITIONAL_S
IDLE 13393 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13392,13393,13394,13391] CONDITIONAL_S
DISCARD 13394 [(3,4)] 0 [] [] [] [] [] [13392,13393,13394,13391] CONDITIONAL_S
INJECT_T 13395 [(0,4)] D [] [] [] [] [] [] none
MERGE 13396 [(2,4),(0,4),(1,4)] D [] [13400,13401,13402,13399] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13397 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13398 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13399 [(2,4),(3,4)] D [13396] [] [] [] [((2,4),(3,4))] [13400,13401,13402,13399] CONDITIONAL_S
Y_MEAS 13400 [(3,4)] HALF_D_PLUS_2 [13396] [] [] [] [] [13400,13401,13402,13399] CONDITIONAL_S
IDLE 13401 [(2,4)] HALF_D_PLUS_2 [13396] [] [] [] [] [13400,13401,13402,13399] CONDITIONAL_S
DISCARD 13402 [(3,4)] 0 [13396] [] [] [] [] [13400,13401,13402,13399] CONDITIONAL_S
MERGE 13403 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13403,13404,13405,13406] CONDITIONAL_S
Y_MEAS 13404 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13403,13404,13405,13406] CONDITIONAL_S
IDLE 13405 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13403,13404,13405,13406] CONDITIONAL_S
DISCARD 13406 [(3,4)] 0 [] [] [] [] [] [13403,13404,13405,13406] CONDITIONAL_S
INJECT_T 13407 [(0,4)] D [] [] [] [] [] [] none
MERGE 13408 [(2,4),(0,4),(1,4)] D [] [13411,13412,13413,13414] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13409 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13410 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13411 [(2,4),(3,4)] D [13408] [] [] [] [((2,4),(3,4))] [13411,13412,13413,13414] CONDITIONAL_S
Y_MEAS 13412 [(3,4)] HALF_D_PLUS_2 [13408] [] [] [] [] [13411,13412,13413,13414] CONDITIONAL_S
IDLE 13413 [(2,4)] HALF_D_PLUS_2 [13408] [] [] [] [] [13411,13412,13413,13414] CONDITIONAL_S
DISCARD 13414 [(3,4)] 0 [13408] [] [] [] [] [13411,13412,13413,13414] CONDITIONAL_S
MERGE 13415 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13416,13417,13418,13415] CONDITIONAL_S
Y_MEAS 13416 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13416,13417,13418,13415] CONDITIONAL_S
IDLE 13417 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13416,13417,13418,13415] CONDITIONAL_S
DISCARD 13418 [(3,4)] 0 [] [] [] [] [] [13416,13417,13418,13415] CONDITIONAL_S
INJECT_T 13419 [(0,4)] D [] [] [] [] [] [] none
MERGE 13420 [(2,4),(0,4),(1,4)] D [] [13424,13425,13426,13423] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13421 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13422 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13423 [(2,4),(3,4)] D [13420] [] [] [] [((2,4),(3,4))] [13424,13425,13426,13423] CONDITIONAL_S
Y_MEAS 13424 [(3,4)] HALF_D_PLUS_2 [13420] [] [] [] [] [13424,13425,13426,13423] CONDITIONAL_S
IDLE 13425 [(2,4)] HALF_D_PLUS_2 [13420] [] [] [] [] [13424,13425,13426,13423] CONDITIONAL_S
DISCARD 13426 [(3,4)] 0 [13420] [] [] [] [] [13424,13425,13426,13423] CONDITIONAL_S
INJECT_T 13427 [(0,4)] D [] [] [] [] [] [] none
MERGE 13428 [(2,4),(0,4),(1,4)] D [] [13432,13433,13434,13431] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13429 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13430 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13431 [(2,4),(3,4)] D [13428] [] [] [] [((2,4),(3,4))] [13432,13433,13434,13431] CONDITIONAL_S
Y_MEAS 13432 [(3,4)] HALF_D_PLUS_2 [13428] [] [] [] [] [13432,13433,13434,13431] CONDITIONAL_S
IDLE 13433 [(2,4)] HALF_D_PLUS_2 [13428] [] [] [] [] [13432,13433,13434,13431] CONDITIONAL_S
DISCARD 13434 [(3,4)] 0 [13428] [] [] [] [] [13432,13433,13434,13431] CONDITIONAL_S
INJECT_T 13435 [(0,4)] D [] [] [] [] [] [] none
MERGE 13436 [(2,4),(0,4),(1,4)] D [] [13440,13441,13442,13439] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13437 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13438 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13439 [(2,4),(3,4)] D [13436] [] [] [] [((2,4),(3,4))] [13440,13441,13442,13439] CONDITIONAL_S
Y_MEAS 13440 [(3,4)] HALF_D_PLUS_2 [13436] [] [] [] [] [13440,13441,13442,13439] CONDITIONAL_S
IDLE 13441 [(2,4)] HALF_D_PLUS_2 [13436] [] [] [] [] [13440,13441,13442,13439] CONDITIONAL_S
DISCARD 13442 [(3,4)] 0 [13436] [] [] [] [] [13440,13441,13442,13439] CONDITIONAL_S
INJECT_T 13443 [(0,4)] D [] [] [] [] [] [] none
MERGE 13444 [(2,4),(0,4),(1,4)] D [] [13448,13449,13450,13447] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13445 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13446 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13447 [(2,4),(3,4)] D [13444] [] [] [] [((2,4),(3,4))] [13448,13449,13450,13447] CONDITIONAL_S
Y_MEAS 13448 [(3,4)] HALF_D_PLUS_2 [13444] [] [] [] [] [13448,13449,13450,13447] CONDITIONAL_S
IDLE 13449 [(2,4)] HALF_D_PLUS_2 [13444] [] [] [] [] [13448,13449,13450,13447] CONDITIONAL_S
DISCARD 13450 [(3,4)] 0 [13444] [] [] [] [] [13448,13449,13450,13447] CONDITIONAL_S
MERGE 13451 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13451,13452,13453,13454] CONDITIONAL_S
Y_MEAS 13452 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13451,13452,13453,13454] CONDITIONAL_S
IDLE 13453 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13451,13452,13453,13454] CONDITIONAL_S
DISCARD 13454 [(3,4)] 0 [] [] [] [] [] [13451,13452,13453,13454] CONDITIONAL_S
INJECT_T 13455 [(0,4)] D [] [] [] [] [] [] none
MERGE 13456 [(2,4),(0,4),(1,4)] D [] [13459,13460,13461,13462] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13457 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13458 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13459 [(2,4),(3,4)] D [13456] [] [] [] [((2,4),(3,4))] [13459,13460,13461,13462] CONDITIONAL_S
Y_MEAS 13460 [(3,4)] HALF_D_PLUS_2 [13456] [] [] [] [] [13459,13460,13461,13462] CONDITIONAL_S
IDLE 13461 [(2,4)] HALF_D_PLUS_2 [13456] [] [] [] [] [13459,13460,13461,13462] CONDITIONAL_S
DISCARD 13462 [(3,4)] 0 [13456] [] [] [] [] [13459,13460,13461,13462] CONDITIONAL_S
MERGE 13463 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13464,13465,13466,13463] CONDITIONAL_S
Y_MEAS 13464 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13464,13465,13466,13463] CONDITIONAL_S
IDLE 13465 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13464,13465,13466,13463] CONDITIONAL_S
DISCARD 13466 [(3,4)] 0 [] [] [] [] [] [13464,13465,13466,13463] CONDITIONAL_S
INJECT_T 13467 [(0,4)] D [] [] [] [] [] [] none
MERGE 13468 [(2,4),(0,4),(1,4)] D [] [13472,13473,13474,13471] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13469 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13470 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13471 [(2,4),(3,4)] D [13468] [] [] [] [((2,4),(3,4))] [13472,13473,13474,13471] CONDITIONAL_S
Y_MEAS 13472 [(3,4)] HALF_D_PLUS_2 [13468] [] [] [] [] [13472,13473,13474,13471] CONDITIONAL_S
IDLE 13473 [(2,4)] HALF_D_PLUS_2 [13468] [] [] [] [] [13472,13473,13474,13471] CONDITIONAL_S
DISCARD 13474 [(3,4)] 0 [13468] [] [] [] [] [13472,13473,13474,13471] CONDITIONAL_S
INJECT_T 13475 [(0,4)] D [] [] [] [] [] [] none
MERGE 13476 [(2,4),(0,4),(1,4)] D [] [13480,13481,13482,13479] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13477 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13478 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13479 [(2,4),(3,4)] D [13476] [] [] [] [((2,4),(3,4))] [13480,13481,13482,13479] CONDITIONAL_S
Y_MEAS 13480 [(3,4)] HALF_D_PLUS_2 [13476] [] [] [] [] [13480,13481,13482,13479] CONDITIONAL_S
IDLE 13481 [(2,4)] HALF_D_PLUS_2 [13476] [] [] [] [] [13480,13481,13482,13479] CONDITIONAL_S
DISCARD 13482 [(3,4)] 0 [13476] [] [] [] [] [13480,13481,13482,13479] CONDITIONAL_S
MERGE 13483 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13483,13484,13485,13486] CONDITIONAL_S
Y_MEAS 13484 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13483,13484,13485,13486] CONDITIONAL_S
IDLE 13485 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13483,13484,13485,13486] CONDITIONAL_S
DISCARD 13486 [(3,4)] 0 [] [] [] [] [] [13483,13484,13485,13486] CONDITIONAL_S
INJECT_T 13487 [(0,4)] D [] [] [] [] [] [] none
MERGE 13488 [(2,4),(0,4),(1,4)] D [] [13491,13492,13493,13494] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13489 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13490 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13491 [(2,4),(3,4)] D [13488] [] [] [] [((2,4),(3,4))] [13491,13492,13493,13494] CONDITIONAL_S
Y_MEAS 13492 [(3,4)] HALF_D_PLUS_2 [13488] [] [] [] [] [13491,13492,13493,13494] CONDITIONAL_S
IDLE 13493 [(2,4)] HALF_D_PLUS_2 [13488] [] [] [] [] [13491,13492,13493,13494] CONDITIONAL_S
DISCARD 13494 [(3,4)] 0 [13488] [] [] [] [] [13491,13492,13493,13494] CONDITIONAL_S
MERGE 13495 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13496,13497,13498,13495] CONDITIONAL_S
Y_MEAS 13496 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13496,13497,13498,13495] CONDITIONAL_S
IDLE 13497 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13496,13497,13498,13495] CONDITIONAL_S
DISCARD 13498 [(3,4)] 0 [] [] [] [] [] [13496,13497,13498,13495] CONDITIONAL_S
INJECT_T 13499 [(0,4)] D [] [] [] [] [] [] none
MERGE 13500 [(2,4),(0,4),(1,4)] D [] [13504,13505,13506,13503] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13501 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13502 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13503 [(2,4),(3,4)] D [13500] [] [] [] [((2,4),(3,4))] [13504,13505,13506,13503] CONDITIONAL_S
Y_MEAS 13504 [(3,4)] HALF_D_PLUS_2 [13500] [] [] [] [] [13504,13505,13506,13503] CONDITIONAL_S
IDLE 13505 [(2,4)] HALF_D_PLUS_2 [13500] [] [] [] [] [13504,13505,13506,13503] CONDITIONAL_S
DISCARD 13506 [(3,4)] 0 [13500] [] [] [] [] [13504,13505,13506,13503] CONDITIONAL_S
INJECT_T 13507 [(0,4)] D [] [] [] [] [] [] none
MERGE 13508 [(2,4),(0,4),(1,4)] D [] [13512,13513,13514,13511] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13509 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13510 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13511 [(2,4),(3,4)] D [13508] [] [] [] [((2,4),(3,4))] [13512,13513,13514,13511] CONDITIONAL_S
Y_MEAS 13512 [(3,4)] HALF_D_PLUS_2 [13508] [] [] [] [] [13512,13513,13514,13511] CONDITIONAL_S
IDLE 13513 [(2,4)] HALF_D_PLUS_2 [13508] [] [] [] [] [13512,13513,13514,13511] CONDITIONAL_S
DISCARD 13514 [(3,4)] 0 [13508] [] [] [] [] [13512,13513,13514,13511] CONDITIONAL_S
INJECT_T 13515 [(0,4)] D [] [] [] [] [] [] none
MERGE 13516 [(2,4),(0,4),(1,4)] D [] [13520,13521,13522,13519] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13517 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13518 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13519 [(2,4),(3,4)] D [13516] [] [] [] [((2,4),(3,4))] [13520,13521,13522,13519] CONDITIONAL_S
Y_MEAS 13520 [(3,4)] HALF_D_PLUS_2 [13516] [] [] [] [] [13520,13521,13522,13519] CONDITIONAL_S
IDLE 13521 [(2,4)] HALF_D_PLUS_2 [13516] [] [] [] [] [13520,13521,13522,13519] CONDITIONAL_S
DISCARD 13522 [(3,4)] 0 [13516] [] [] [] [] [13520,13521,13522,13519] CONDITIONAL_S
INJECT_T 13523 [(0,4)] D [] [] [] [] [] [] none
MERGE 13524 [(2,4),(0,4),(1,4)] D [] [13528,13529,13530,13527] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13525 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13526 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13527 [(2,4),(3,4)] D [13524] [] [] [] [((2,4),(3,4))] [13528,13529,13530,13527] CONDITIONAL_S
Y_MEAS 13528 [(3,4)] HALF_D_PLUS_2 [13524] [] [] [] [] [13528,13529,13530,13527] CONDITIONAL_S
IDLE 13529 [(2,4)] HALF_D_PLUS_2 [13524] [] [] [] [] [13528,13529,13530,13527] CONDITIONAL_S
DISCARD 13530 [(3,4)] 0 [13524] [] [] [] [] [13528,13529,13530,13527] CONDITIONAL_S
MERGE 13531 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13531,13532,13533,13534] CONDITIONAL_S
Y_MEAS 13532 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13531,13532,13533,13534] CONDITIONAL_S
IDLE 13533 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13531,13532,13533,13534] CONDITIONAL_S
DISCARD 13534 [(3,4)] 0 [] [] [] [] [] [13531,13532,13533,13534] CONDITIONAL_S
INJECT_T 13535 [(0,4)] D [] [] [] [] [] [] none
MERGE 13536 [(2,4),(0,4),(1,4)] D [] [13539,13540,13541,13542] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13537 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13538 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13539 [(2,4),(3,4)] D [13536] [] [] [] [((2,4),(3,4))] [13539,13540,13541,13542] CONDITIONAL_S
Y_MEAS 13540 [(3,4)] HALF_D_PLUS_2 [13536] [] [] [] [] [13539,13540,13541,13542] CONDITIONAL_S
IDLE 13541 [(2,4)] HALF_D_PLUS_2 [13536] [] [] [] [] [13539,13540,13541,13542] CONDITIONAL_S
DISCARD 13542 [(3,4)] 0 [13536] [] [] [] [] [13539,13540,13541,13542] CONDITIONAL_S
MERGE 13543 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13544,13545,13546,13543] CONDITIONAL_S
Y_MEAS 13544 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13544,13545,13546,13543] CONDITIONAL_S
IDLE 13545 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13544,13545,13546,13543] CONDITIONAL_S
DISCARD 13546 [(3,4)] 0 [] [] [] [] [] [13544,13545,13546,13543] CONDITIONAL_S
INJECT_T 13547 [(0,4)] D [] [] [] [] [] [] none
MERGE 13548 [(2,4),(0,4),(1,4)] D [] [13552,13553,13554,13551] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13549 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13550 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13551 [(2,4),(3,4)] D [13548] [] [] [] [((2,4),(3,4))] [13552,13553,13554,13551] CONDITIONAL_S
Y_MEAS 13552 [(3,4)] HALF_D_PLUS_2 [13548] [] [] [] [] [13552,13553,13554,13551] CONDITIONAL_S
IDLE 13553 [(2,4)] HALF_D_PLUS_2 [13548] [] [] [] [] [13552,13553,13554,13551] CONDITIONAL_S
DISCARD 13554 [(3,4)] 0 [13548] [] [] [] [] [13552,13553,13554,13551] CONDITIONAL_S
MERGE 13555 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13555,13556,13557,13558] CONDITIONAL_S
Y_MEAS 13556 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13555,13556,13557,13558] CONDITIONAL_S
IDLE 13557 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13555,13556,13557,13558] CONDITIONAL_S
DISCARD 13558 [(3,4)] 0 [] [] [] [] [] [13555,13556,13557,13558] CONDITIONAL_S
INJECT_T 13559 [(0,4)] D [] [] [] [] [] [] none
MERGE 13560 [(2,4),(0,4),(1,4)] D [] [13563,13564,13565,13566] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13561 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13562 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13563 [(2,4),(3,4)] D [13560] [] [] [] [((2,4),(3,4))] [13563,13564,13565,13566] CONDITIONAL_S
Y_MEAS 13564 [(3,4)] HALF_D_PLUS_2 [13560] [] [] [] [] [13563,13564,13565,13566] CONDITIONAL_S
IDLE 13565 [(2,4)] HALF_D_PLUS_2 [13560] [] [] [] [] [13563,13564,13565,13566] CONDITIONAL_S
DISCARD 13566 [(3,4)] 0 [13560] [] [] [] [] [13563,13564,13565,13566] CONDITIONAL_S
MERGE 13567 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13568,13569,13570,13567] CONDITIONAL_S
Y_MEAS 13568 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13568,13569,13570,13567] CONDITIONAL_S
IDLE 13569 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13568,13569,13570,13567] CONDITIONAL_S
DISCARD 13570 [(3,4)] 0 [] [] [] [] [] [13568,13569,13570,13567] CONDITIONAL_S
INJECT_T 13571 [(0,4)] D [] [] [] [] [] [] none
MERGE 13572 [(2,4),(0,4),(1,4)] D [] [13576,13577,13578,13575] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13573 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13574 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13575 [(2,4),(3,4)] D [13572] [] [] [] [((2,4),(3,4))] [13576,13577,13578,13575] CONDITIONAL_S
Y_MEAS 13576 [(3,4)] HALF_D_PLUS_2 [13572] [] [] [] [] [13576,13577,13578,13575] CONDITIONAL_S
IDLE 13577 [(2,4)] HALF_D_PLUS_2 [13572] [] [] [] [] [13576,13577,13578,13575] CONDITIONAL_S
DISCARD 13578 [(3,4)] 0 [13572] [] [] [] [] [13576,13577,13578,13575] CONDITIONAL_S
MERGE 13579 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13579,13580,13581,13582] CONDITIONAL_S
Y_MEAS 13580 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13579,13580,13581,13582] CONDITIONAL_S
IDLE 13581 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13579,13580,13581,13582] CONDITIONAL_S
DISCARD 13582 [(3,4)] 0 [] [] [] [] [] [13579,13580,13581,13582] CONDITIONAL_S
INJECT_T 13583 [(0,4)] D [] [] [] [] [] [] none
MERGE 13584 [(2,4),(0,4),(1,4)] D [] [13587,13588,13589,13590] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13585 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13586 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13587 [(2,4),(3,4)] D [13584] [] [] [] [((2,4),(3,4))] [13587,13588,13589,13590] CONDITIONAL_S
Y_MEAS 13588 [(3,4)] HALF_D_PLUS_2 [13584] [] [] [] [] [13587,13588,13589,13590] CONDITIONAL_S
IDLE 13589 [(2,4)] HALF_D_PLUS_2 [13584] [] [] [] [] [13587,13588,13589,13590] CONDITIONAL_S
DISCARD 13590 [(3,4)] 0 [13584] [] [] [] [] [13587,13588,13589,13590] CONDITIONAL_S
MERGE 13591 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13592,13593,13594,13591] CONDITIONAL_S
Y_MEAS 13592 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13592,13593,13594,13591] CONDITIONAL_S
IDLE 13593 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13592,13593,13594,13591] CONDITIONAL_S
DISCARD 13594 [(3,4)] 0 [] [] [] [] [] [13592,13593,13594,13591] CONDITIONAL_S
INJECT_T 13595 [(0,4)] D [] [] [] [] [] [] none
MERGE 13596 [(2,4),(0,4),(1,4)] D [] [13600,13601,13602,13599] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13597 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13598 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13599 [(2,4),(3,4)] D [13596] [] [] [] [((2,4),(3,4))] [13600,13601,13602,13599] CONDITIONAL_S
Y_MEAS 13600 [(3,4)] HALF_D_PLUS_2 [13596] [] [] [] [] [13600,13601,13602,13599] CONDITIONAL_S
IDLE 13601 [(2,4)] HALF_D_PLUS_2 [13596] [] [] [] [] [13600,13601,13602,13599] CONDITIONAL_S
DISCARD 13602 [(3,4)] 0 [13596] [] [] [] [] [13600,13601,13602,13599] CONDITIONAL_S
MERGE 13603 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13603,13604,13605,13606] CONDITIONAL_S
Y_MEAS 13604 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13603,13604,13605,13606] CONDITIONAL_S
IDLE 13605 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13603,13604,13605,13606] CONDITIONAL_S
DISCARD 13606 [(3,4)] 0 [] [] [] [] [] [13603,13604,13605,13606] CONDITIONAL_S
INJECT_T 13607 [(0,4)] D [] [] [] [] [] [] none
MERGE 13608 [(2,4),(0,4),(1,4)] D [] [13611,13612,13613,13614] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13609 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13610 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13611 [(2,4),(3,4)] D [13608] [] [] [] [((2,4),(3,4))] [13611,13612,13613,13614] CONDITIONAL_S
Y_MEAS 13612 [(3,4)] HALF_D_PLUS_2 [13608] [] [] [] [] [13611,13612,13613,13614] CONDITIONAL_S
IDLE 13613 [(2,4)] HALF_D_PLUS_2 [13608] [] [] [] [] [13611,13612,13613,13614] CONDITIONAL_S
DISCARD 13614 [(3,4)] 0 [13608] [] [] [] [] [13611,13612,13613,13614] CONDITIONAL_S
MERGE 13615 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13616,13617,13618,13615] CONDITIONAL_S
Y_MEAS 13616 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13616,13617,13618,13615] CONDITIONAL_S
IDLE 13617 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13616,13617,13618,13615] CONDITIONAL_S
DISCARD 13618 [(3,4)] 0 [] [] [] [] [] [13616,13617,13618,13615] CONDITIONAL_S
INJECT_T 13619 [(0,4)] D [] [] [] [] [] [] none
MERGE 13620 [(2,4),(0,4),(1,4)] D [] [13624,13625,13626,13623] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13621 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13622 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13623 [(2,4),(3,4)] D [13620] [] [] [] [((2,4),(3,4))] [13624,13625,13626,13623] CONDITIONAL_S
Y_MEAS 13624 [(3,4)] HALF_D_PLUS_2 [13620] [] [] [] [] [13624,13625,13626,13623] CONDITIONAL_S
IDLE 13625 [(2,4)] HALF_D_PLUS_2 [13620] [] [] [] [] [13624,13625,13626,13623] CONDITIONAL_S
DISCARD 13626 [(3,4)] 0 [13620] [] [] [] [] [13624,13625,13626,13623] CONDITIONAL_S
INJECT_T 13627 [(0,4)] D [] [] [] [] [] [] none
MERGE 13628 [(2,4),(0,4),(1,4)] D [] [13632,13633,13634,13631] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13629 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13630 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13631 [(2,4),(3,4)] D [13628] [] [] [] [((2,4),(3,4))] [13632,13633,13634,13631] CONDITIONAL_S
Y_MEAS 13632 [(3,4)] HALF_D_PLUS_2 [13628] [] [] [] [] [13632,13633,13634,13631] CONDITIONAL_S
IDLE 13633 [(2,4)] HALF_D_PLUS_2 [13628] [] [] [] [] [13632,13633,13634,13631] CONDITIONAL_S
DISCARD 13634 [(3,4)] 0 [13628] [] [] [] [] [13632,13633,13634,13631] CONDITIONAL_S
INJECT_T 13635 [(0,4)] D [] [] [] [] [] [] none
MERGE 13636 [(2,4),(0,4),(1,4)] D [] [13640,13641,13642,13639] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13637 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13638 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13639 [(2,4),(3,4)] D [13636] [] [] [] [((2,4),(3,4))] [13640,13641,13642,13639] CONDITIONAL_S
Y_MEAS 13640 [(3,4)] HALF_D_PLUS_2 [13636] [] [] [] [] [13640,13641,13642,13639] CONDITIONAL_S
IDLE 13641 [(2,4)] HALF_D_PLUS_2 [13636] [] [] [] [] [13640,13641,13642,13639] CONDITIONAL_S
DISCARD 13642 [(3,4)] 0 [13636] [] [] [] [] [13640,13641,13642,13639] CONDITIONAL_S
MERGE 13643 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13643,13644,13645,13646] CONDITIONAL_S
Y_MEAS 13644 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13643,13644,13645,13646] CONDITIONAL_S
IDLE 13645 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13643,13644,13645,13646] CONDITIONAL_S
DISCARD 13646 [(3,4)] 0 [] [] [] [] [] [13643,13644,13645,13646] CONDITIONAL_S
INJECT_T 13647 [(0,4)] D [] [] [] [] [] [] none
MERGE 13648 [(2,4),(0,4),(1,4)] D [] [13651,13652,13653,13654] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13649 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13650 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13651 [(2,4),(3,4)] D [13648] [] [] [] [((2,4),(3,4))] [13651,13652,13653,13654] CONDITIONAL_S
Y_MEAS 13652 [(3,4)] HALF_D_PLUS_2 [13648] [] [] [] [] [13651,13652,13653,13654] CONDITIONAL_S
IDLE 13653 [(2,4)] HALF_D_PLUS_2 [13648] [] [] [] [] [13651,13652,13653,13654] CONDITIONAL_S
DISCARD 13654 [(3,4)] 0 [13648] [] [] [] [] [13651,13652,13653,13654] CONDITIONAL_S
MERGE 13655 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13656,13657,13658,13655] CONDITIONAL_S
Y_MEAS 13656 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13656,13657,13658,13655] CONDITIONAL_S
IDLE 13657 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13656,13657,13658,13655] CONDITIONAL_S
DISCARD 13658 [(3,4)] 0 [] [] [] [] [] [13656,13657,13658,13655] CONDITIONAL_S
INJECT_T 13659 [(0,4)] D [] [] [] [] [] [] none
MERGE 13660 [(2,4),(0,4),(1,4)] D [] [13664,13665,13666,13663] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13661 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13662 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13663 [(2,4),(3,4)] D [13660] [] [] [] [((2,4),(3,4))] [13664,13665,13666,13663] CONDITIONAL_S
Y_MEAS 13664 [(3,4)] HALF_D_PLUS_2 [13660] [] [] [] [] [13664,13665,13666,13663] CONDITIONAL_S
IDLE 13665 [(2,4)] HALF_D_PLUS_2 [13660] [] [] [] [] [13664,13665,13666,13663] CONDITIONAL_S
DISCARD 13666 [(3,4)] 0 [13660] [] [] [] [] [13664,13665,13666,13663] CONDITIONAL_S
INJECT_T 13667 [(0,4)] D [] [] [] [] [] [] none
MERGE 13668 [(2,4),(0,4),(1,4)] D [] [13672,13673,13674,13671] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13669 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13670 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13671 [(2,4),(3,4)] D [13668] [] [] [] [((2,4),(3,4))] [13672,13673,13674,13671] CONDITIONAL_S
Y_MEAS 13672 [(3,4)] HALF_D_PLUS_2 [13668] [] [] [] [] [13672,13673,13674,13671] CONDITIONAL_S
IDLE 13673 [(2,4)] HALF_D_PLUS_2 [13668] [] [] [] [] [13672,13673,13674,13671] CONDITIONAL_S
DISCARD 13674 [(3,4)] 0 [13668] [] [] [] [] [13672,13673,13674,13671] CONDITIONAL_S
INJECT_T 13675 [(0,4)] D [] [] [] [] [] [] none
MERGE 13676 [(2,4),(0,4),(1,4)] D [] [13680,13681,13682,13679] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13677 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13678 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13679 [(2,4),(3,4)] D [13676] [] [] [] [((2,4),(3,4))] [13680,13681,13682,13679] CONDITIONAL_S
Y_MEAS 13680 [(3,4)] HALF_D_PLUS_2 [13676] [] [] [] [] [13680,13681,13682,13679] CONDITIONAL_S
IDLE 13681 [(2,4)] HALF_D_PLUS_2 [13676] [] [] [] [] [13680,13681,13682,13679] CONDITIONAL_S
DISCARD 13682 [(3,4)] 0 [13676] [] [] [] [] [13680,13681,13682,13679] CONDITIONAL_S
INJECT_T 13683 [(0,4)] D [] [] [] [] [] [] none
MERGE 13684 [(2,4),(0,4),(1,4)] D [] [13688,13689,13690,13687] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13685 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13686 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13687 [(2,4),(3,4)] D [13684] [] [] [] [((2,4),(3,4))] [13688,13689,13690,13687] CONDITIONAL_S
Y_MEAS 13688 [(3,4)] HALF_D_PLUS_2 [13684] [] [] [] [] [13688,13689,13690,13687] CONDITIONAL_S
IDLE 13689 [(2,4)] HALF_D_PLUS_2 [13684] [] [] [] [] [13688,13689,13690,13687] CONDITIONAL_S
DISCARD 13690 [(3,4)] 0 [13684] [] [] [] [] [13688,13689,13690,13687] CONDITIONAL_S
INJECT_T 13691 [(0,4)] D [] [] [] [] [] [] none
MERGE 13692 [(2,4),(0,4),(1,4)] D [] [13696,13697,13698,13695] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13693 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13694 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13695 [(2,4),(3,4)] D [13692] [] [] [] [((2,4),(3,4))] [13696,13697,13698,13695] CONDITIONAL_S
Y_MEAS 13696 [(3,4)] HALF_D_PLUS_2 [13692] [] [] [] [] [13696,13697,13698,13695] CONDITIONAL_S
IDLE 13697 [(2,4)] HALF_D_PLUS_2 [13692] [] [] [] [] [13696,13697,13698,13695] CONDITIONAL_S
DISCARD 13698 [(3,4)] 0 [13692] [] [] [] [] [13696,13697,13698,13695] CONDITIONAL_S
INJECT_T 13699 [(0,4)] D [] [] [] [] [] [] none
MERGE 13700 [(2,4),(0,4),(1,4)] D [] [13704,13705,13706,13703] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13701 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13702 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13703 [(2,4),(3,4)] D [13700] [] [] [] [((2,4),(3,4))] [13704,13705,13706,13703] CONDITIONAL_S
Y_MEAS 13704 [(3,4)] HALF_D_PLUS_2 [13700] [] [] [] [] [13704,13705,13706,13703] CONDITIONAL_S
IDLE 13705 [(2,4)] HALF_D_PLUS_2 [13700] [] [] [] [] [13704,13705,13706,13703] CONDITIONAL_S
DISCARD 13706 [(3,4)] 0 [13700] [] [] [] [] [13704,13705,13706,13703] CONDITIONAL_S
MERGE 13707 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13707,13708,13709,13710] CONDITIONAL_S
Y_MEAS 13708 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13707,13708,13709,13710] CONDITIONAL_S
IDLE 13709 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13707,13708,13709,13710] CONDITIONAL_S
DISCARD 13710 [(3,4)] 0 [] [] [] [] [] [13707,13708,13709,13710] CONDITIONAL_S
INJECT_T 13711 [(0,4)] D [] [] [] [] [] [] none
MERGE 13712 [(2,4),(0,4),(1,4)] D [] [13715,13716,13717,13718] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13713 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13714 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13715 [(2,4),(3,4)] D [13712] [] [] [] [((2,4),(3,4))] [13715,13716,13717,13718] CONDITIONAL_S
Y_MEAS 13716 [(3,4)] HALF_D_PLUS_2 [13712] [] [] [] [] [13715,13716,13717,13718] CONDITIONAL_S
IDLE 13717 [(2,4)] HALF_D_PLUS_2 [13712] [] [] [] [] [13715,13716,13717,13718] CONDITIONAL_S
DISCARD 13718 [(3,4)] 0 [13712] [] [] [] [] [13715,13716,13717,13718] CONDITIONAL_S
MERGE 13719 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13720,13721,13722,13719] CONDITIONAL_S
Y_MEAS 13720 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13720,13721,13722,13719] CONDITIONAL_S
IDLE 13721 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13720,13721,13722,13719] CONDITIONAL_S
DISCARD 13722 [(3,4)] 0 [] [] [] [] [] [13720,13721,13722,13719] CONDITIONAL_S
INJECT_T 13723 [(0,4)] D [] [] [] [] [] [] none
MERGE 13724 [(2,4),(0,4),(1,4)] D [] [13728,13729,13730,13727] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13725 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13726 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13727 [(2,4),(3,4)] D [13724] [] [] [] [((2,4),(3,4))] [13728,13729,13730,13727] CONDITIONAL_S
Y_MEAS 13728 [(3,4)] HALF_D_PLUS_2 [13724] [] [] [] [] [13728,13729,13730,13727] CONDITIONAL_S
IDLE 13729 [(2,4)] HALF_D_PLUS_2 [13724] [] [] [] [] [13728,13729,13730,13727] CONDITIONAL_S
DISCARD 13730 [(3,4)] 0 [13724] [] [] [] [] [13728,13729,13730,13727] CONDITIONAL_S
MERGE 13731 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13731,13732,13733,13734] CONDITIONAL_S
Y_MEAS 13732 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13731,13732,13733,13734] CONDITIONAL_S
IDLE 13733 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13731,13732,13733,13734] CONDITIONAL_S
DISCARD 13734 [(3,4)] 0 [] [] [] [] [] [13731,13732,13733,13734] CONDITIONAL_S
INJECT_T 13735 [(0,4)] D [] [] [] [] [] [] none
MERGE 13736 [(2,4),(0,4),(1,4)] D [] [13739,13740,13741,13742] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13737 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13738 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13739 [(2,4),(3,4)] D [13736] [] [] [] [((2,4),(3,4))] [13739,13740,13741,13742] CONDITIONAL_S
Y_MEAS 13740 [(3,4)] HALF_D_PLUS_2 [13736] [] [] [] [] [13739,13740,13741,13742] CONDITIONAL_S
IDLE 13741 [(2,4)] HALF_D_PLUS_2 [13736] [] [] [] [] [13739,13740,13741,13742] CONDITIONAL_S
DISCARD 13742 [(3,4)] 0 [13736] [] [] [] [] [13739,13740,13741,13742] CONDITIONAL_S
INJECT_T 13743 [(0,4)] D [] [] [] [] [] [] none
MERGE 13744 [(2,4),(0,4),(1,4)] D [] [13747,13748,13749,13750] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13745 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13746 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13747 [(2,4),(3,4)] D [13744] [] [] [] [((2,4),(3,4))] [13747,13748,13749,13750] CONDITIONAL_S
Y_MEAS 13748 [(3,4)] HALF_D_PLUS_2 [13744] [] [] [] [] [13747,13748,13749,13750] CONDITIONAL_S
IDLE 13749 [(2,4)] HALF_D_PLUS_2 [13744] [] [] [] [] [13747,13748,13749,13750] CONDITIONAL_S
DISCARD 13750 [(3,4)] 0 [13744] [] [] [] [] [13747,13748,13749,13750] CONDITIONAL_S
INJECT_T 13751 [(0,4)] D [] [] [] [] [] [] none
MERGE 13752 [(2,4),(0,4),(1,4)] D [] [13755,13756,13757,13758] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13753 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13754 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13755 [(2,4),(3,4)] D [13752] [] [] [] [((2,4),(3,4))] [13755,13756,13757,13758] CONDITIONAL_S
Y_MEAS 13756 [(3,4)] HALF_D_PLUS_2 [13752] [] [] [] [] [13755,13756,13757,13758] CONDITIONAL_S
IDLE 13757 [(2,4)] HALF_D_PLUS_2 [13752] [] [] [] [] [13755,13756,13757,13758] CONDITIONAL_S
DISCARD 13758 [(3,4)] 0 [13752] [] [] [] [] [13755,13756,13757,13758] CONDITIONAL_S
MERGE 13759 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13760,13761,13762,13759] CONDITIONAL_S
Y_MEAS 13760 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13760,13761,13762,13759] CONDITIONAL_S
IDLE 13761 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13760,13761,13762,13759] CONDITIONAL_S
DISCARD 13762 [(3,4)] 0 [] [] [] [] [] [13760,13761,13762,13759] CONDITIONAL_S
INJECT_T 13763 [(0,4)] D [] [] [] [] [] [] none
MERGE 13764 [(2,4),(0,4),(1,4)] D [] [13768,13769,13770,13767] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13765 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13766 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13767 [(2,4),(3,4)] D [13764] [] [] [] [((2,4),(3,4))] [13768,13769,13770,13767] CONDITIONAL_S
Y_MEAS 13768 [(3,4)] HALF_D_PLUS_2 [13764] [] [] [] [] [13768,13769,13770,13767] CONDITIONAL_S
IDLE 13769 [(2,4)] HALF_D_PLUS_2 [13764] [] [] [] [] [13768,13769,13770,13767] CONDITIONAL_S
DISCARD 13770 [(3,4)] 0 [13764] [] [] [] [] [13768,13769,13770,13767] CONDITIONAL_S
MERGE 13771 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13771,13772,13773,13774] CONDITIONAL_S
Y_MEAS 13772 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13771,13772,13773,13774] CONDITIONAL_S
IDLE 13773 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13771,13772,13773,13774] CONDITIONAL_S
DISCARD 13774 [(3,4)] 0 [] [] [] [] [] [13771,13772,13773,13774] CONDITIONAL_S
INJECT_T 13775 [(0,4)] D [] [] [] [] [] [] none
MERGE 13776 [(2,4),(0,4),(1,4)] D [] [13779,13780,13781,13782] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13777 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13778 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13779 [(2,4),(3,4)] D [13776] [] [] [] [((2,4),(3,4))] [13779,13780,13781,13782] CONDITIONAL_S
Y_MEAS 13780 [(3,4)] HALF_D_PLUS_2 [13776] [] [] [] [] [13779,13780,13781,13782] CONDITIONAL_S
IDLE 13781 [(2,4)] HALF_D_PLUS_2 [13776] [] [] [] [] [13779,13780,13781,13782] CONDITIONAL_S
DISCARD 13782 [(3,4)] 0 [13776] [] [] [] [] [13779,13780,13781,13782] CONDITIONAL_S
MERGE 13783 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13784,13785,13786,13783] CONDITIONAL_S
Y_MEAS 13784 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13784,13785,13786,13783] CONDITIONAL_S
IDLE 13785 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13784,13785,13786,13783] CONDITIONAL_S
DISCARD 13786 [(3,4)] 0 [] [] [] [] [] [13784,13785,13786,13783] CONDITIONAL_S
INJECT_T 13787 [(0,4)] D [] [] [] [] [] [] none
MERGE 13788 [(2,4),(0,4),(1,4)] D [] [13792,13793,13794,13791] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13789 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13790 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13791 [(2,4),(3,4)] D [13788] [] [] [] [((2,4),(3,4))] [13792,13793,13794,13791] CONDITIONAL_S
Y_MEAS 13792 [(3,4)] HALF_D_PLUS_2 [13788] [] [] [] [] [13792,13793,13794,13791] CONDITIONAL_S
IDLE 13793 [(2,4)] HALF_D_PLUS_2 [13788] [] [] [] [] [13792,13793,13794,13791] CONDITIONAL_S
DISCARD 13794 [(3,4)] 0 [13788] [] [] [] [] [13792,13793,13794,13791] CONDITIONAL_S
INJECT_T 13795 [(0,4)] D [] [] [] [] [] [] none
MERGE 13796 [(2,4),(0,4),(1,4)] D [] [13800,13801,13802,13799] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13797 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13798 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13799 [(2,4),(3,4)] D [13796] [] [] [] [((2,4),(3,4))] [13800,13801,13802,13799] CONDITIONAL_S
Y_MEAS 13800 [(3,4)] HALF_D_PLUS_2 [13796] [] [] [] [] [13800,13801,13802,13799] CONDITIONAL_S
IDLE 13801 [(2,4)] HALF_D_PLUS_2 [13796] [] [] [] [] [13800,13801,13802,13799] CONDITIONAL_S
DISCARD 13802 [(3,4)] 0 [13796] [] [] [] [] [13800,13801,13802,13799] CONDITIONAL_S
MERGE 13803 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13803,13804,13805,13806] CONDITIONAL_S
Y_MEAS 13804 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13803,13804,13805,13806] CONDITIONAL_S
IDLE 13805 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13803,13804,13805,13806] CONDITIONAL_S
DISCARD 13806 [(3,4)] 0 [] [] [] [] [] [13803,13804,13805,13806] CONDITIONAL_S
INJECT_T 13807 [(0,4)] D [] [] [] [] [] [] none
MERGE 13808 [(2,4),(0,4),(1,4)] D [] [13811,13812,13813,13814] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13809 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13810 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13811 [(2,4),(3,4)] D [13808] [] [] [] [((2,4),(3,4))] [13811,13812,13813,13814] CONDITIONAL_S
Y_MEAS 13812 [(3,4)] HALF_D_PLUS_2 [13808] [] [] [] [] [13811,13812,13813,13814] CONDITIONAL_S
IDLE 13813 [(2,4)] HALF_D_PLUS_2 [13808] [] [] [] [] [13811,13812,13813,13814] CONDITIONAL_S
DISCARD 13814 [(3,4)] 0 [13808] [] [] [] [] [13811,13812,13813,13814] CONDITIONAL_S
MERGE 13815 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13816,13817,13818,13815] CONDITIONAL_S
Y_MEAS 13816 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13816,13817,13818,13815] CONDITIONAL_S
IDLE 13817 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13816,13817,13818,13815] CONDITIONAL_S
DISCARD 13818 [(3,4)] 0 [] [] [] [] [] [13816,13817,13818,13815] CONDITIONAL_S
INJECT_T 13819 [(0,4)] D [] [] [] [] [] [] none
MERGE 13820 [(2,4),(0,4),(1,4)] D [] [13824,13825,13826,13823] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13821 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13822 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13823 [(2,4),(3,4)] D [13820] [] [] [] [((2,4),(3,4))] [13824,13825,13826,13823] CONDITIONAL_S
Y_MEAS 13824 [(3,4)] HALF_D_PLUS_2 [13820] [] [] [] [] [13824,13825,13826,13823] CONDITIONAL_S
IDLE 13825 [(2,4)] HALF_D_PLUS_2 [13820] [] [] [] [] [13824,13825,13826,13823] CONDITIONAL_S
DISCARD 13826 [(3,4)] 0 [13820] [] [] [] [] [13824,13825,13826,13823] CONDITIONAL_S
MERGE 13827 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13827,13828,13829,13830] CONDITIONAL_S
Y_MEAS 13828 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13827,13828,13829,13830] CONDITIONAL_S
IDLE 13829 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13827,13828,13829,13830] CONDITIONAL_S
DISCARD 13830 [(3,4)] 0 [] [] [] [] [] [13827,13828,13829,13830] CONDITIONAL_S
INJECT_T 13831 [(0,4)] D [] [] [] [] [] [] none
MERGE 13832 [(2,4),(0,4),(1,4)] D [] [13835,13836,13837,13838] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13833 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13834 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13835 [(2,4),(3,4)] D [13832] [] [] [] [((2,4),(3,4))] [13835,13836,13837,13838] CONDITIONAL_S
Y_MEAS 13836 [(3,4)] HALF_D_PLUS_2 [13832] [] [] [] [] [13835,13836,13837,13838] CONDITIONAL_S
IDLE 13837 [(2,4)] HALF_D_PLUS_2 [13832] [] [] [] [] [13835,13836,13837,13838] CONDITIONAL_S
DISCARD 13838 [(3,4)] 0 [13832] [] [] [] [] [13835,13836,13837,13838] CONDITIONAL_S
MERGE 13839 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13840,13841,13842,13839] CONDITIONAL_S
Y_MEAS 13840 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13840,13841,13842,13839] CONDITIONAL_S
IDLE 13841 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13840,13841,13842,13839] CONDITIONAL_S
DISCARD 13842 [(3,4)] 0 [] [] [] [] [] [13840,13841,13842,13839] CONDITIONAL_S
INJECT_T 13843 [(0,4)] D [] [] [] [] [] [] none
MERGE 13844 [(2,4),(0,4),(1,4)] D [] [13848,13849,13850,13847] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13845 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13846 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13847 [(2,4),(3,4)] D [13844] [] [] [] [((2,4),(3,4))] [13848,13849,13850,13847] CONDITIONAL_S
Y_MEAS 13848 [(3,4)] HALF_D_PLUS_2 [13844] [] [] [] [] [13848,13849,13850,13847] CONDITIONAL_S
IDLE 13849 [(2,4)] HALF_D_PLUS_2 [13844] [] [] [] [] [13848,13849,13850,13847] CONDITIONAL_S
DISCARD 13850 [(3,4)] 0 [13844] [] [] [] [] [13848,13849,13850,13847] CONDITIONAL_S
INJECT_T 13851 [(0,4)] D [] [] [] [] [] [] none
MERGE 13852 [(2,4),(0,4),(1,4)] D [] [13856,13857,13858,13855] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13853 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13854 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13855 [(2,4),(3,4)] D [13852] [] [] [] [((2,4),(3,4))] [13856,13857,13858,13855] CONDITIONAL_S
Y_MEAS 13856 [(3,4)] HALF_D_PLUS_2 [13852] [] [] [] [] [13856,13857,13858,13855] CONDITIONAL_S
IDLE 13857 [(2,4)] HALF_D_PLUS_2 [13852] [] [] [] [] [13856,13857,13858,13855] CONDITIONAL_S
DISCARD 13858 [(3,4)] 0 [13852] [] [] [] [] [13856,13857,13858,13855] CONDITIONAL_S
MERGE 13859 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13859,13860,13861,13862] CONDITIONAL_S
Y_MEAS 13860 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13859,13860,13861,13862] CONDITIONAL_S
IDLE 13861 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13859,13860,13861,13862] CONDITIONAL_S
DISCARD 13862 [(3,4)] 0 [] [] [] [] [] [13859,13860,13861,13862] CONDITIONAL_S
INJECT_T 13863 [(0,4)] D [] [] [] [] [] [] none
MERGE 13864 [(2,4),(0,4),(1,4)] D [] [13867,13868,13869,13870] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13865 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13866 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13867 [(2,4),(3,4)] D [13864] [] [] [] [((2,4),(3,4))] [13867,13868,13869,13870] CONDITIONAL_S
Y_MEAS 13868 [(3,4)] HALF_D_PLUS_2 [13864] [] [] [] [] [13867,13868,13869,13870] CONDITIONAL_S
IDLE 13869 [(2,4)] HALF_D_PLUS_2 [13864] [] [] [] [] [13867,13868,13869,13870] CONDITIONAL_S
DISCARD 13870 [(3,4)] 0 [13864] [] [] [] [] [13867,13868,13869,13870] CONDITIONAL_S
MERGE 13871 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13872,13873,13874,13871] CONDITIONAL_S
Y_MEAS 13872 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13872,13873,13874,13871] CONDITIONAL_S
IDLE 13873 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13872,13873,13874,13871] CONDITIONAL_S
DISCARD 13874 [(3,4)] 0 [] [] [] [] [] [13872,13873,13874,13871] CONDITIONAL_S
INJECT_T 13875 [(0,4)] D [] [] [] [] [] [] none
MERGE 13876 [(2,4),(0,4),(1,4)] D [] [13880,13881,13882,13879] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13877 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13878 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13879 [(2,4),(3,4)] D [13876] [] [] [] [((2,4),(3,4))] [13880,13881,13882,13879] CONDITIONAL_S
Y_MEAS 13880 [(3,4)] HALF_D_PLUS_2 [13876] [] [] [] [] [13880,13881,13882,13879] CONDITIONAL_S
IDLE 13881 [(2,4)] HALF_D_PLUS_2 [13876] [] [] [] [] [13880,13881,13882,13879] CONDITIONAL_S
DISCARD 13882 [(3,4)] 0 [13876] [] [] [] [] [13880,13881,13882,13879] CONDITIONAL_S
MERGE 13883 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13883,13884,13885,13886] CONDITIONAL_S
Y_MEAS 13884 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13883,13884,13885,13886] CONDITIONAL_S
IDLE 13885 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13883,13884,13885,13886] CONDITIONAL_S
DISCARD 13886 [(3,4)] 0 [] [] [] [] [] [13883,13884,13885,13886] CONDITIONAL_S
INJECT_T 13887 [(0,4)] D [] [] [] [] [] [] none
MERGE 13888 [(2,4),(0,4),(1,4)] D [] [13891,13892,13893,13894] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13889 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13890 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13891 [(2,4),(3,4)] D [13888] [] [] [] [((2,4),(3,4))] [13891,13892,13893,13894] CONDITIONAL_S
Y_MEAS 13892 [(3,4)] HALF_D_PLUS_2 [13888] [] [] [] [] [13891,13892,13893,13894] CONDITIONAL_S
IDLE 13893 [(2,4)] HALF_D_PLUS_2 [13888] [] [] [] [] [13891,13892,13893,13894] CONDITIONAL_S
DISCARD 13894 [(3,4)] 0 [13888] [] [] [] [] [13891,13892,13893,13894] CONDITIONAL_S
INJECT_T 13895 [(0,4)] D [] [] [] [] [] [] none
MERGE 13896 [(2,4),(0,4),(1,4)] D [] [13899,13900,13901,13902] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13897 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13898 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13899 [(2,4),(3,4)] D [13896] [] [] [] [((2,4),(3,4))] [13899,13900,13901,13902] CONDITIONAL_S
Y_MEAS 13900 [(3,4)] HALF_D_PLUS_2 [13896] [] [] [] [] [13899,13900,13901,13902] CONDITIONAL_S
IDLE 13901 [(2,4)] HALF_D_PLUS_2 [13896] [] [] [] [] [13899,13900,13901,13902] CONDITIONAL_S
DISCARD 13902 [(3,4)] 0 [13896] [] [] [] [] [13899,13900,13901,13902] CONDITIONAL_S
INJECT_T 13903 [(0,4)] D [] [] [] [] [] [] none
MERGE 13904 [(2,4),(0,4),(1,4)] D [] [13907,13908,13909,13910] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13905 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13906 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13907 [(2,4),(3,4)] D [13904] [] [] [] [((2,4),(3,4))] [13907,13908,13909,13910] CONDITIONAL_S
Y_MEAS 13908 [(3,4)] HALF_D_PLUS_2 [13904] [] [] [] [] [13907,13908,13909,13910] CONDITIONAL_S
IDLE 13909 [(2,4)] HALF_D_PLUS_2 [13904] [] [] [] [] [13907,13908,13909,13910] CONDITIONAL_S
DISCARD 13910 [(3,4)] 0 [13904] [] [] [] [] [13907,13908,13909,13910] CONDITIONAL_S
INJECT_T 13911 [(0,4)] D [] [] [] [] [] [] none
MERGE 13912 [(2,4),(0,4),(1,4)] D [] [13915,13916,13917,13918] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13913 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13914 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13915 [(2,4),(3,4)] D [13912] [] [] [] [((2,4),(3,4))] [13915,13916,13917,13918] CONDITIONAL_S
Y_MEAS 13916 [(3,4)] HALF_D_PLUS_2 [13912] [] [] [] [] [13915,13916,13917,13918] CONDITIONAL_S
IDLE 13917 [(2,4)] HALF_D_PLUS_2 [13912] [] [] [] [] [13915,13916,13917,13918] CONDITIONAL_S
DISCARD 13918 [(3,4)] 0 [13912] [] [] [] [] [13915,13916,13917,13918] CONDITIONAL_S
INJECT_T 13919 [(0,4)] D [] [] [] [] [] [] none
MERGE 13920 [(2,4),(0,4),(1,4)] D [] [13923,13924,13925,13926] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13921 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13922 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13923 [(2,4),(3,4)] D [13920] [] [] [] [((2,4),(3,4))] [13923,13924,13925,13926] CONDITIONAL_S
Y_MEAS 13924 [(3,4)] HALF_D_PLUS_2 [13920] [] [] [] [] [13923,13924,13925,13926] CONDITIONAL_S
IDLE 13925 [(2,4)] HALF_D_PLUS_2 [13920] [] [] [] [] [13923,13924,13925,13926] CONDITIONAL_S
DISCARD 13926 [(3,4)] 0 [13920] [] [] [] [] [13923,13924,13925,13926] CONDITIONAL_S
MERGE 13927 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13928,13929,13930,13927] CONDITIONAL_S
Y_MEAS 13928 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13928,13929,13930,13927] CONDITIONAL_S
IDLE 13929 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13928,13929,13930,13927] CONDITIONAL_S
DISCARD 13930 [(3,4)] 0 [] [] [] [] [] [13928,13929,13930,13927] CONDITIONAL_S
INJECT_T 13931 [(0,4)] D [] [] [] [] [] [] none
MERGE 13932 [(2,4),(0,4),(1,4)] D [] [13936,13937,13938,13935] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13933 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13934 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13935 [(2,4),(3,4)] D [13932] [] [] [] [((2,4),(3,4))] [13936,13937,13938,13935] CONDITIONAL_S
Y_MEAS 13936 [(3,4)] HALF_D_PLUS_2 [13932] [] [] [] [] [13936,13937,13938,13935] CONDITIONAL_S
IDLE 13937 [(2,4)] HALF_D_PLUS_2 [13932] [] [] [] [] [13936,13937,13938,13935] CONDITIONAL_S
DISCARD 13938 [(3,4)] 0 [13932] [] [] [] [] [13936,13937,13938,13935] CONDITIONAL_S
MERGE 13939 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13939,13940,13941,13942] CONDITIONAL_S
Y_MEAS 13940 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13939,13940,13941,13942] CONDITIONAL_S
IDLE 13941 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13939,13940,13941,13942] CONDITIONAL_S
DISCARD 13942 [(3,4)] 0 [] [] [] [] [] [13939,13940,13941,13942] CONDITIONAL_S
INJECT_T 13943 [(0,4)] D [] [] [] [] [] [] none
MERGE 13944 [(2,4),(0,4),(1,4)] D [] [13947,13948,13949,13950] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13945 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13946 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13947 [(2,4),(3,4)] D [13944] [] [] [] [((2,4),(3,4))] [13947,13948,13949,13950] CONDITIONAL_S
Y_MEAS 13948 [(3,4)] HALF_D_PLUS_2 [13944] [] [] [] [] [13947,13948,13949,13950] CONDITIONAL_S
IDLE 13949 [(2,4)] HALF_D_PLUS_2 [13944] [] [] [] [] [13947,13948,13949,13950] CONDITIONAL_S
DISCARD 13950 [(3,4)] 0 [13944] [] [] [] [] [13947,13948,13949,13950] CONDITIONAL_S
INJECT_T 13951 [(0,4)] D [] [] [] [] [] [] none
MERGE 13952 [(2,4),(0,4),(1,4)] D [] [13955,13956,13957,13958] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13953 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13954 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13955 [(2,4),(3,4)] D [13952] [] [] [] [((2,4),(3,4))] [13955,13956,13957,13958] CONDITIONAL_S
Y_MEAS 13956 [(3,4)] HALF_D_PLUS_2 [13952] [] [] [] [] [13955,13956,13957,13958] CONDITIONAL_S
IDLE 13957 [(2,4)] HALF_D_PLUS_2 [13952] [] [] [] [] [13955,13956,13957,13958] CONDITIONAL_S
DISCARD 13958 [(3,4)] 0 [13952] [] [] [] [] [13955,13956,13957,13958] CONDITIONAL_S
MERGE 13959 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13960,13961,13962,13959] CONDITIONAL_S
Y_MEAS 13960 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13960,13961,13962,13959] CONDITIONAL_S
IDLE 13961 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13960,13961,13962,13959] CONDITIONAL_S
DISCARD 13962 [(3,4)] 0 [] [] [] [] [] [13960,13961,13962,13959] CONDITIONAL_S
INJECT_T 13963 [(0,4)] D [] [] [] [] [] [] none
MERGE 13964 [(2,4),(0,4),(1,4)] D [] [13968,13969,13970,13967] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13965 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13966 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13967 [(2,4),(3,4)] D [13964] [] [] [] [((2,4),(3,4))] [13968,13969,13970,13967] CONDITIONAL_S
Y_MEAS 13968 [(3,4)] HALF_D_PLUS_2 [13964] [] [] [] [] [13968,13969,13970,13967] CONDITIONAL_S
IDLE 13969 [(2,4)] HALF_D_PLUS_2 [13964] [] [] [] [] [13968,13969,13970,13967] CONDITIONAL_S
DISCARD 13970 [(3,4)] 0 [13964] [] [] [] [] [13968,13969,13970,13967] CONDITIONAL_S
INJECT_T 13971 [(0,4)] D [] [] [] [] [] [] none
MERGE 13972 [(2,4),(0,4),(1,4)] D [] [13976,13977,13978,13975] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13973 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13974 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13975 [(2,4),(3,4)] D [13972] [] [] [] [((2,4),(3,4))] [13976,13977,13978,13975] CONDITIONAL_S
Y_MEAS 13976 [(3,4)] HALF_D_PLUS_2 [13972] [] [] [] [] [13976,13977,13978,13975] CONDITIONAL_S
IDLE 13977 [(2,4)] HALF_D_PLUS_2 [13972] [] [] [] [] [13976,13977,13978,13975] CONDITIONAL_S
DISCARD 13978 [(3,4)] 0 [13972] [] [] [] [] [13976,13977,13978,13975] CONDITIONAL_S
MERGE 13979 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13979,13980,13981,13982] CONDITIONAL_S
Y_MEAS 13980 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13979,13980,13981,13982] CONDITIONAL_S
IDLE 13981 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13979,13980,13981,13982] CONDITIONAL_S
DISCARD 13982 [(3,4)] 0 [] [] [] [] [] [13979,13980,13981,13982] CONDITIONAL_S
MERGE 13983 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [13984,13985,13986,13983] CONDITIONAL_S
Y_MEAS 13984 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13984,13985,13986,13983] CONDITIONAL_S
IDLE 13985 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [13984,13985,13986,13983] CONDITIONAL_S
DISCARD 13986 [(3,4)] 0 [] [] [] [] [] [13984,13985,13986,13983] CONDITIONAL_S
MERGE 13987 [(2,3),(3,2),(3,3),(4,2)] D [] [] [] [] [((3,3),(3,2)),((3,2),(4,2)),((2,3),(3,3))] [] none
DISCARD 13988 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13989 [(3,2)] 0 [] [] [] [] [] [] none
MERGE 13990 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 13991 [(2,3)] 0 [] [] [] [] [] [] none
INJECT_T 13992 [(4,0)] D [] [] [] [] [] [] none
MERGE 13993 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14002,14003,14004,14005] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13994 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13995 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13996 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13997 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 13998 [(0,4)] D [] [] [] [] [] [] none
MERGE 13999 [(2,4),(0,4),(1,4)] D [] [14008,14009,14006,14007] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14000 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14001 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14002 [(4,2),(5,2)] D [13993] [] [] [] [((4,2),(5,2))] [14002,14003,14004,14005] CONDITIONAL_S
Y_MEAS 14003 [(5,2)] HALF_D_PLUS_2 [13993] [] [] [] [] [14002,14003,14004,14005] CONDITIONAL_S
IDLE 14004 [(4,2)] HALF_D_PLUS_2 [13993] [] [] [] [] [14002,14003,14004,14005] CONDITIONAL_S
DISCARD 14005 [(5,2)] 0 [13993] [] [] [] [] [14002,14003,14004,14005] CONDITIONAL_S
MERGE 14006 [(2,4),(3,4)] D [13999] [] [] [] [((2,4),(3,4))] [14008,14009,14006,14007] CONDITIONAL_S
Y_MEAS 14007 [(3,4)] HALF_D_PLUS_2 [13999] [] [] [] [] [14008,14009,14006,14007] CONDITIONAL_S
IDLE 14008 [(2,4)] HALF_D_PLUS_2 [13999] [] [] [] [] [14008,14009,14006,14007] CONDITIONAL_S
DISCARD 14009 [(3,4)] 0 [13999] [] [] [] [] [14008,14009,14006,14007] CONDITIONAL_S
INJECT_T 14010 [(0,4)] D [] [] [] [] [] [] none
MERGE 14011 [(2,4),(0,4),(1,4)] D [] [14018,14019,14020,14021] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14012 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14013 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14014 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14016,14017,14014,14015] CONDITIONAL_S
Y_MEAS 14015 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14016,14017,14014,14015] CONDITIONAL_S
IDLE 14016 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14016,14017,14014,14015] CONDITIONAL_S
DISCARD 14017 [(5,2)] 0 [] [] [] [] [] [14016,14017,14014,14015] CONDITIONAL_S
MERGE 14018 [(2,4),(3,4)] D [14011] [] [] [] [((2,4),(3,4))] [14018,14019,14020,14021] CONDITIONAL_S
Y_MEAS 14019 [(3,4)] HALF_D_PLUS_2 [14011] [] [] [] [] [14018,14019,14020,14021] CONDITIONAL_S
IDLE 14020 [(2,4)] HALF_D_PLUS_2 [14011] [] [] [] [] [14018,14019,14020,14021] CONDITIONAL_S
DISCARD 14021 [(3,4)] 0 [14011] [] [] [] [] [14018,14019,14020,14021] CONDITIONAL_S
INJECT_T 14022 [(4,0)] D [] [] [] [] [] [] none
MERGE 14023 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14028,14029,14030,14031] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14024 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14025 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14026 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14027 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14028 [(4,2),(5,2)] D [14023] [] [] [] [((4,2),(5,2))] [14028,14029,14030,14031] CONDITIONAL_S
Y_MEAS 14029 [(5,2)] HALF_D_PLUS_2 [14023] [] [] [] [] [14028,14029,14030,14031] CONDITIONAL_S
IDLE 14030 [(4,2)] HALF_D_PLUS_2 [14023] [] [] [] [] [14028,14029,14030,14031] CONDITIONAL_S
DISCARD 14031 [(5,2)] 0 [14023] [] [] [] [] [14028,14029,14030,14031] CONDITIONAL_S
MERGE 14032 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14032,14033,14034,14035] CONDITIONAL_S
Y_MEAS 14033 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14032,14033,14034,14035] CONDITIONAL_S
IDLE 14034 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14032,14033,14034,14035] CONDITIONAL_S
DISCARD 14035 [(3,4)] 0 [] [] [] [] [] [14032,14033,14034,14035] CONDITIONAL_S
INJECT_T 14036 [(4,0)] D [] [] [] [] [] [] none
MERGE 14037 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14048,14049,14046,14047] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14038 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14039 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14040 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14041 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14042 [(0,4)] D [] [] [] [] [] [] none
MERGE 14043 [(2,4),(0,4),(1,4)] D [] [14050,14051,14052,14053] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14044 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14045 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14046 [(4,2),(5,2)] D [14037] [] [] [] [((4,2),(5,2))] [14048,14049,14046,14047] CONDITIONAL_S
Y_MEAS 14047 [(5,2)] HALF_D_PLUS_2 [14037] [] [] [] [] [14048,14049,14046,14047] CONDITIONAL_S
IDLE 14048 [(4,2)] HALF_D_PLUS_2 [14037] [] [] [] [] [14048,14049,14046,14047] CONDITIONAL_S
DISCARD 14049 [(5,2)] 0 [14037] [] [] [] [] [14048,14049,14046,14047] CONDITIONAL_S
MERGE 14050 [(2,4),(3,4)] D [14043] [] [] [] [((2,4),(3,4))] [14050,14051,14052,14053] CONDITIONAL_S
Y_MEAS 14051 [(3,4)] HALF_D_PLUS_2 [14043] [] [] [] [] [14050,14051,14052,14053] CONDITIONAL_S
IDLE 14052 [(2,4)] HALF_D_PLUS_2 [14043] [] [] [] [] [14050,14051,14052,14053] CONDITIONAL_S
DISCARD 14053 [(3,4)] 0 [14043] [] [] [] [] [14050,14051,14052,14053] CONDITIONAL_S
MERGE 14054 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14056,14057,14054,14055] CONDITIONAL_S
Y_MEAS 14055 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14056,14057,14054,14055] CONDITIONAL_S
IDLE 14056 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14056,14057,14054,14055] CONDITIONAL_S
DISCARD 14057 [(5,2)] 0 [] [] [] [] [] [14056,14057,14054,14055] CONDITIONAL_S
MERGE 14058 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14058,14059,14060,14061] CONDITIONAL_S
Y_MEAS 14059 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14058,14059,14060,14061] CONDITIONAL_S
IDLE 14060 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14058,14059,14060,14061] CONDITIONAL_S
DISCARD 14061 [(3,4)] 0 [] [] [] [] [] [14058,14059,14060,14061] CONDITIONAL_S
INJECT_T 14062 [(4,0)] D [] [] [] [] [] [] none
MERGE 14063 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14072,14073,14074,14075] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14064 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14065 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14066 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14067 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14068 [(0,4)] D [] [] [] [] [] [] none
MERGE 14069 [(2,4),(0,4),(1,4)] D [] [14076,14077,14078,14079] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14070 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14071 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14072 [(4,2),(5,2)] D [14063] [] [] [] [((4,2),(5,2))] [14072,14073,14074,14075] CONDITIONAL_S
Y_MEAS 14073 [(5,2)] HALF_D_PLUS_2 [14063] [] [] [] [] [14072,14073,14074,14075] CONDITIONAL_S
IDLE 14074 [(4,2)] HALF_D_PLUS_2 [14063] [] [] [] [] [14072,14073,14074,14075] CONDITIONAL_S
DISCARD 14075 [(5,2)] 0 [14063] [] [] [] [] [14072,14073,14074,14075] CONDITIONAL_S
MERGE 14076 [(2,4),(3,4)] D [14069] [] [] [] [((2,4),(3,4))] [14076,14077,14078,14079] CONDITIONAL_S
Y_MEAS 14077 [(3,4)] HALF_D_PLUS_2 [14069] [] [] [] [] [14076,14077,14078,14079] CONDITIONAL_S
IDLE 14078 [(2,4)] HALF_D_PLUS_2 [14069] [] [] [] [] [14076,14077,14078,14079] CONDITIONAL_S
DISCARD 14079 [(3,4)] 0 [14069] [] [] [] [] [14076,14077,14078,14079] CONDITIONAL_S
INJECT_T 14080 [(0,4)] D [] [] [] [] [] [] none
MERGE 14081 [(2,4),(0,4),(1,4)] D [] [14088,14089,14090,14091] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14082 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14083 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14084 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14084,14085,14086,14087] CONDITIONAL_S
Y_MEAS 14085 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14084,14085,14086,14087] CONDITIONAL_S
IDLE 14086 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14084,14085,14086,14087] CONDITIONAL_S
DISCARD 14087 [(5,2)] 0 [] [] [] [] [] [14084,14085,14086,14087] CONDITIONAL_S
MERGE 14088 [(2,4),(3,4)] D [14081] [] [] [] [((2,4),(3,4))] [14088,14089,14090,14091] CONDITIONAL_S
Y_MEAS 14089 [(3,4)] HALF_D_PLUS_2 [14081] [] [] [] [] [14088,14089,14090,14091] CONDITIONAL_S
IDLE 14090 [(2,4)] HALF_D_PLUS_2 [14081] [] [] [] [] [14088,14089,14090,14091] CONDITIONAL_S
DISCARD 14091 [(3,4)] 0 [14081] [] [] [] [] [14088,14089,14090,14091] CONDITIONAL_S
INJECT_T 14092 [(4,0)] D [] [] [] [] [] [] none
MERGE 14093 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14098,14099,14100,14101] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14094 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14095 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14096 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14097 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14098 [(4,2),(5,2)] D [14093] [] [] [] [((4,2),(5,2))] [14098,14099,14100,14101] CONDITIONAL_S
Y_MEAS 14099 [(5,2)] HALF_D_PLUS_2 [14093] [] [] [] [] [14098,14099,14100,14101] CONDITIONAL_S
IDLE 14100 [(4,2)] HALF_D_PLUS_2 [14093] [] [] [] [] [14098,14099,14100,14101] CONDITIONAL_S
DISCARD 14101 [(5,2)] 0 [14093] [] [] [] [] [14098,14099,14100,14101] CONDITIONAL_S
MERGE 14102 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14104,14105,14102,14103] CONDITIONAL_S
Y_MEAS 14103 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14104,14105,14102,14103] CONDITIONAL_S
IDLE 14104 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14104,14105,14102,14103] CONDITIONAL_S
DISCARD 14105 [(3,4)] 0 [] [] [] [] [] [14104,14105,14102,14103] CONDITIONAL_S
INJECT_T 14106 [(0,4)] D [] [] [] [] [] [] none
MERGE 14107 [(2,4),(0,4),(1,4)] D [] [14114,14115,14116,14117] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14108 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14109 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14110 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14112,14113,14110,14111] CONDITIONAL_S
Y_MEAS 14111 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14112,14113,14110,14111] CONDITIONAL_S
IDLE 14112 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14112,14113,14110,14111] CONDITIONAL_S
DISCARD 14113 [(5,2)] 0 [] [] [] [] [] [14112,14113,14110,14111] CONDITIONAL_S
MERGE 14114 [(2,4),(3,4)] D [14107] [] [] [] [((2,4),(3,4))] [14114,14115,14116,14117] CONDITIONAL_S
Y_MEAS 14115 [(3,4)] HALF_D_PLUS_2 [14107] [] [] [] [] [14114,14115,14116,14117] CONDITIONAL_S
IDLE 14116 [(2,4)] HALF_D_PLUS_2 [14107] [] [] [] [] [14114,14115,14116,14117] CONDITIONAL_S
DISCARD 14117 [(3,4)] 0 [14107] [] [] [] [] [14114,14115,14116,14117] CONDITIONAL_S
INJECT_T 14118 [(4,0)] D [] [] [] [] [] [] none
MERGE 14119 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14124,14125,14126,14127] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14120 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14121 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14122 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14123 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14124 [(4,2),(5,2)] D [14119] [] [] [] [((4,2),(5,2))] [14124,14125,14126,14127] CONDITIONAL_S
Y_MEAS 14125 [(5,2)] HALF_D_PLUS_2 [14119] [] [] [] [] [14124,14125,14126,14127] CONDITIONAL_S
IDLE 14126 [(4,2)] HALF_D_PLUS_2 [14119] [] [] [] [] [14124,14125,14126,14127] CONDITIONAL_S
DISCARD 14127 [(5,2)] 0 [14119] [] [] [] [] [14124,14125,14126,14127] CONDITIONAL_S
INJECT_T 14128 [(0,4)] D [] [] [] [] [] [] none
MERGE 14129 [(2,4),(0,4),(1,4)] D [] [14132,14133,14134,14135] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14130 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14131 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14132 [(2,4),(3,4)] D [14129] [] [] [] [((2,4),(3,4))] [14132,14133,14134,14135] CONDITIONAL_S
Y_MEAS 14133 [(3,4)] HALF_D_PLUS_2 [14129] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
IDLE 14134 [(2,4)] HALF_D_PLUS_2 [14129] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
DISCARD 14135 [(3,4)] 0 [14129] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
INJECT_T 14136 [(4,0)] D [] [] [] [] [] [] none
MERGE 14137 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14144,14145,14142,14143] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14138 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14139 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14140 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14141 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14142 [(4,2),(5,2)] D [14137] [] [] [] [((4,2),(5,2))] [14144,14145,14142,14143] CONDITIONAL_S
Y_MEAS 14143 [(5,2)] HALF_D_PLUS_2 [14137] [] [] [] [] [14144,14145,14142,14143] CONDITIONAL_S
IDLE 14144 [(4,2)] HALF_D_PLUS_2 [14137] [] [] [] [] [14144,14145,14142,14143] CONDITIONAL_S
DISCARD 14145 [(5,2)] 0 [14137] [] [] [] [] [14144,14145,14142,14143] CONDITIONAL_S
MERGE 14146 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14146,14147,14148,14149] CONDITIONAL_S
Y_MEAS 14147 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14146,14147,14148,14149] CONDITIONAL_S
IDLE 14148 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14146,14147,14148,14149] CONDITIONAL_S
DISCARD 14149 [(3,4)] 0 [] [] [] [] [] [14146,14147,14148,14149] CONDITIONAL_S
INJECT_T 14150 [(0,4)] D [] [] [] [] [] [] none
MERGE 14151 [(2,4),(0,4),(1,4)] D [] [14160,14161,14158,14159] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14152 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14153 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14154 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14154,14155,14156,14157] CONDITIONAL_S
Y_MEAS 14155 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14154,14155,14156,14157] CONDITIONAL_S
IDLE 14156 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14154,14155,14156,14157] CONDITIONAL_S
DISCARD 14157 [(5,2)] 0 [] [] [] [] [] [14154,14155,14156,14157] CONDITIONAL_S
MERGE 14158 [(2,4),(3,4)] D [14151] [] [] [] [((2,4),(3,4))] [14160,14161,14158,14159] CONDITIONAL_S
Y_MEAS 14159 [(3,4)] HALF_D_PLUS_2 [14151] [] [] [] [] [14160,14161,14158,14159] CONDITIONAL_S
IDLE 14160 [(2,4)] HALF_D_PLUS_2 [14151] [] [] [] [] [14160,14161,14158,14159] CONDITIONAL_S
DISCARD 14161 [(3,4)] 0 [14151] [] [] [] [] [14160,14161,14158,14159] CONDITIONAL_S
INJECT_T 14162 [(4,0)] D [] [] [] [] [] [] none
MERGE 14163 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14168,14169,14170,14171] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14164 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14165 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14166 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14167 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14168 [(4,2),(5,2)] D [14163] [] [] [] [((4,2),(5,2))] [14168,14169,14170,14171] CONDITIONAL_S
Y_MEAS 14169 [(5,2)] HALF_D_PLUS_2 [14163] [] [] [] [] [14168,14169,14170,14171] CONDITIONAL_S
IDLE 14170 [(4,2)] HALF_D_PLUS_2 [14163] [] [] [] [] [14168,14169,14170,14171] CONDITIONAL_S
DISCARD 14171 [(5,2)] 0 [14163] [] [] [] [] [14168,14169,14170,14171] CONDITIONAL_S
MERGE 14172 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14172,14173,14174,14175] CONDITIONAL_S
Y_MEAS 14173 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14172,14173,14174,14175] CONDITIONAL_S
IDLE 14174 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14172,14173,14174,14175] CONDITIONAL_S
DISCARD 14175 [(3,4)] 0 [] [] [] [] [] [14172,14173,14174,14175] CONDITIONAL_S
INJECT_T 14176 [(0,4)] D [] [] [] [] [] [] none
MERGE 14177 [(2,4),(0,4),(1,4)] D [] [14184,14185,14186,14187] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14178 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14179 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14180 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14180,14181,14182,14183] CONDITIONAL_S
Y_MEAS 14181 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14180,14181,14182,14183] CONDITIONAL_S
IDLE 14182 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14180,14181,14182,14183] CONDITIONAL_S
DISCARD 14183 [(5,2)] 0 [] [] [] [] [] [14180,14181,14182,14183] CONDITIONAL_S
MERGE 14184 [(2,4),(3,4)] D [14177] [] [] [] [((2,4),(3,4))] [14184,14185,14186,14187] CONDITIONAL_S
Y_MEAS 14185 [(3,4)] HALF_D_PLUS_2 [14177] [] [] [] [] [14184,14185,14186,14187] CONDITIONAL_S
IDLE 14186 [(2,4)] HALF_D_PLUS_2 [14177] [] [] [] [] [14184,14185,14186,14187] CONDITIONAL_S
DISCARD 14187 [(3,4)] 0 [14177] [] [] [] [] [14184,14185,14186,14187] CONDITIONAL_S
INJECT_T 14188 [(4,0)] D [] [] [] [] [] [] none
MERGE 14189 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14194,14195,14196,14197] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14190 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14191 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14192 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14193 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14194 [(4,2),(5,2)] D [14189] [] [] [] [((4,2),(5,2))] [14194,14195,14196,14197] CONDITIONAL_S
Y_MEAS 14195 [(5,2)] HALF_D_PLUS_2 [14189] [] [] [] [] [14194,14195,14196,14197] CONDITIONAL_S
IDLE 14196 [(4,2)] HALF_D_PLUS_2 [14189] [] [] [] [] [14194,14195,14196,14197] CONDITIONAL_S
DISCARD 14197 [(5,2)] 0 [14189] [] [] [] [] [14194,14195,14196,14197] CONDITIONAL_S
MERGE 14198 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14200,14201,14198,14199] CONDITIONAL_S
Y_MEAS 14199 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14200,14201,14198,14199] CONDITIONAL_S
IDLE 14200 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14200,14201,14198,14199] CONDITIONAL_S
DISCARD 14201 [(3,4)] 0 [] [] [] [] [] [14200,14201,14198,14199] CONDITIONAL_S
INJECT_T 14202 [(4,0)] D [] [] [] [] [] [] none
MERGE 14203 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14212,14213,14214,14215] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14204 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14205 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14206 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14207 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14208 [(0,4)] D [] [] [] [] [] [] none
MERGE 14209 [(2,4),(0,4),(1,4)] D [] [14216,14217,14218,14219] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14210 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14211 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14212 [(4,2),(5,2)] D [14203] [] [] [] [((4,2),(5,2))] [14212,14213,14214,14215] CONDITIONAL_S
Y_MEAS 14213 [(5,2)] HALF_D_PLUS_2 [14203] [] [] [] [] [14212,14213,14214,14215] CONDITIONAL_S
IDLE 14214 [(4,2)] HALF_D_PLUS_2 [14203] [] [] [] [] [14212,14213,14214,14215] CONDITIONAL_S
DISCARD 14215 [(5,2)] 0 [14203] [] [] [] [] [14212,14213,14214,14215] CONDITIONAL_S
MERGE 14216 [(2,4),(3,4)] D [14209] [] [] [] [((2,4),(3,4))] [14216,14217,14218,14219] CONDITIONAL_S
Y_MEAS 14217 [(3,4)] HALF_D_PLUS_2 [14209] [] [] [] [] [14216,14217,14218,14219] CONDITIONAL_S
IDLE 14218 [(2,4)] HALF_D_PLUS_2 [14209] [] [] [] [] [14216,14217,14218,14219] CONDITIONAL_S
DISCARD 14219 [(3,4)] 0 [14209] [] [] [] [] [14216,14217,14218,14219] CONDITIONAL_S
INJECT_T 14220 [(4,0)] D [] [] [] [] [] [] none
MERGE 14221 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14232,14233,14230,14231] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14222 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14223 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14224 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14225 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14226 [(0,4)] D [] [] [] [] [] [] none
MERGE 14227 [(2,4),(0,4),(1,4)] D [] [14234,14235,14236,14237] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14228 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14229 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14230 [(4,2),(5,2)] D [14221] [] [] [] [((4,2),(5,2))] [14232,14233,14230,14231] CONDITIONAL_S
Y_MEAS 14231 [(5,2)] HALF_D_PLUS_2 [14221] [] [] [] [] [14232,14233,14230,14231] CONDITIONAL_S
IDLE 14232 [(4,2)] HALF_D_PLUS_2 [14221] [] [] [] [] [14232,14233,14230,14231] CONDITIONAL_S
DISCARD 14233 [(5,2)] 0 [14221] [] [] [] [] [14232,14233,14230,14231] CONDITIONAL_S
MERGE 14234 [(2,4),(3,4)] D [14227] [] [] [] [((2,4),(3,4))] [14234,14235,14236,14237] CONDITIONAL_S
Y_MEAS 14235 [(3,4)] HALF_D_PLUS_2 [14227] [] [] [] [] [14234,14235,14236,14237] CONDITIONAL_S
IDLE 14236 [(2,4)] HALF_D_PLUS_2 [14227] [] [] [] [] [14234,14235,14236,14237] CONDITIONAL_S
DISCARD 14237 [(3,4)] 0 [14227] [] [] [] [] [14234,14235,14236,14237] CONDITIONAL_S
INJECT_T 14238 [(4,0)] D [] [] [] [] [] [] none
MERGE 14239 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14248,14249,14250,14251] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14240 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14241 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14242 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14243 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14244 [(0,4)] D [] [] [] [] [] [] none
MERGE 14245 [(2,4),(0,4),(1,4)] D [] [14252,14253,14254,14255] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14246 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14247 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14248 [(4,2),(5,2)] D [14239] [] [] [] [((4,2),(5,2))] [14248,14249,14250,14251] CONDITIONAL_S
Y_MEAS 14249 [(5,2)] HALF_D_PLUS_2 [14239] [] [] [] [] [14248,14249,14250,14251] CONDITIONAL_S
IDLE 14250 [(4,2)] HALF_D_PLUS_2 [14239] [] [] [] [] [14248,14249,14250,14251] CONDITIONAL_S
DISCARD 14251 [(5,2)] 0 [14239] [] [] [] [] [14248,14249,14250,14251] CONDITIONAL_S
MERGE 14252 [(2,4),(3,4)] D [14245] [] [] [] [((2,4),(3,4))] [14252,14253,14254,14255] CONDITIONAL_S
Y_MEAS 14253 [(3,4)] HALF_D_PLUS_2 [14245] [] [] [] [] [14252,14253,14254,14255] CONDITIONAL_S
IDLE 14254 [(2,4)] HALF_D_PLUS_2 [14245] [] [] [] [] [14252,14253,14254,14255] CONDITIONAL_S
DISCARD 14255 [(3,4)] 0 [14245] [] [] [] [] [14252,14253,14254,14255] CONDITIONAL_S
INJECT_T 14256 [(0,4)] D [] [] [] [] [] [] none
MERGE 14257 [(2,4),(0,4),(1,4)] D [] [14264,14265,14266,14267] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14258 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14259 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14260 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14260,14261,14262,14263] CONDITIONAL_S
Y_MEAS 14261 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14260,14261,14262,14263] CONDITIONAL_S
IDLE 14262 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14260,14261,14262,14263] CONDITIONAL_S
DISCARD 14263 [(5,2)] 0 [] [] [] [] [] [14260,14261,14262,14263] CONDITIONAL_S
MERGE 14264 [(2,4),(3,4)] D [14257] [] [] [] [((2,4),(3,4))] [14264,14265,14266,14267] CONDITIONAL_S
Y_MEAS 14265 [(3,4)] HALF_D_PLUS_2 [14257] [] [] [] [] [14264,14265,14266,14267] CONDITIONAL_S
IDLE 14266 [(2,4)] HALF_D_PLUS_2 [14257] [] [] [] [] [14264,14265,14266,14267] CONDITIONAL_S
DISCARD 14267 [(3,4)] 0 [14257] [] [] [] [] [14264,14265,14266,14267] CONDITIONAL_S
INJECT_T 14268 [(4,0)] D [] [] [] [] [] [] none
MERGE 14269 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14274,14275,14276,14277] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14270 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14271 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14272 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14273 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14274 [(4,2),(5,2)] D [14269] [] [] [] [((4,2),(5,2))] [14274,14275,14276,14277] CONDITIONAL_S
Y_MEAS 14275 [(5,2)] HALF_D_PLUS_2 [14269] [] [] [] [] [14274,14275,14276,14277] CONDITIONAL_S
IDLE 14276 [(4,2)] HALF_D_PLUS_2 [14269] [] [] [] [] [14274,14275,14276,14277] CONDITIONAL_S
DISCARD 14277 [(5,2)] 0 [14269] [] [] [] [] [14274,14275,14276,14277] CONDITIONAL_S
INJECT_T 14278 [(0,4)] D [] [] [] [] [] [] none
MERGE 14279 [(2,4),(0,4),(1,4)] D [] [14282,14283,14284,14285] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14280 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14281 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14282 [(2,4),(3,4)] D [14279] [] [] [] [((2,4),(3,4))] [14282,14283,14284,14285] CONDITIONAL_S
Y_MEAS 14283 [(3,4)] HALF_D_PLUS_2 [14279] [] [] [] [] [14282,14283,14284,14285] CONDITIONAL_S
IDLE 14284 [(2,4)] HALF_D_PLUS_2 [14279] [] [] [] [] [14282,14283,14284,14285] CONDITIONAL_S
DISCARD 14285 [(3,4)] 0 [14279] [] [] [] [] [14282,14283,14284,14285] CONDITIONAL_S
INJECT_T 14286 [(4,0)] D [] [] [] [] [] [] none
MERGE 14287 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14292,14293,14294,14295] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14288 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14289 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14290 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14291 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14292 [(4,2),(5,2)] D [14287] [] [] [] [((4,2),(5,2))] [14292,14293,14294,14295] CONDITIONAL_S
Y_MEAS 14293 [(5,2)] HALF_D_PLUS_2 [14287] [] [] [] [] [14292,14293,14294,14295] CONDITIONAL_S
IDLE 14294 [(4,2)] HALF_D_PLUS_2 [14287] [] [] [] [] [14292,14293,14294,14295] CONDITIONAL_S
DISCARD 14295 [(5,2)] 0 [14287] [] [] [] [] [14292,14293,14294,14295] CONDITIONAL_S
INJECT_T 14296 [(0,4)] D [] [] [] [] [] [] none
MERGE 14297 [(2,4),(0,4),(1,4)] D [] [14300,14301,14302,14303] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14298 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14299 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14300 [(2,4),(3,4)] D [14297] [] [] [] [((2,4),(3,4))] [14300,14301,14302,14303] CONDITIONAL_S
Y_MEAS 14301 [(3,4)] HALF_D_PLUS_2 [14297] [] [] [] [] [14300,14301,14302,14303] CONDITIONAL_S
IDLE 14302 [(2,4)] HALF_D_PLUS_2 [14297] [] [] [] [] [14300,14301,14302,14303] CONDITIONAL_S
DISCARD 14303 [(3,4)] 0 [14297] [] [] [] [] [14300,14301,14302,14303] CONDITIONAL_S
MERGE 14304 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14304,14305,14306,14307] CONDITIONAL_S
Y_MEAS 14305 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14304,14305,14306,14307] CONDITIONAL_S
IDLE 14306 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14304,14305,14306,14307] CONDITIONAL_S
DISCARD 14307 [(5,2)] 0 [] [] [] [] [] [14304,14305,14306,14307] CONDITIONAL_S
INJECT_T 14308 [(4,0)] D [] [] [] [] [] [] none
MERGE 14309 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14314,14315,14316,14317] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14310 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14311 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14312 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14313 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14314 [(4,2),(5,2)] D [14309] [] [] [] [((4,2),(5,2))] [14314,14315,14316,14317] CONDITIONAL_S
Y_MEAS 14315 [(5,2)] HALF_D_PLUS_2 [14309] [] [] [] [] [14314,14315,14316,14317] CONDITIONAL_S
IDLE 14316 [(4,2)] HALF_D_PLUS_2 [14309] [] [] [] [] [14314,14315,14316,14317] CONDITIONAL_S
DISCARD 14317 [(5,2)] 0 [14309] [] [] [] [] [14314,14315,14316,14317] CONDITIONAL_S
MERGE 14318 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14320,14321,14318,14319] CONDITIONAL_S
Y_MEAS 14319 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14320,14321,14318,14319] CONDITIONAL_S
IDLE 14320 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14320,14321,14318,14319] CONDITIONAL_S
DISCARD 14321 [(3,4)] 0 [] [] [] [] [] [14320,14321,14318,14319] CONDITIONAL_S
INJECT_T 14322 [(0,4)] D [] [] [] [] [] [] none
MERGE 14323 [(2,4),(0,4),(1,4)] D [] [14328,14329,14326,14327] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14324 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14325 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14326 [(2,4),(3,4)] D [14323] [] [] [] [((2,4),(3,4))] [14328,14329,14326,14327] CONDITIONAL_S
Y_MEAS 14327 [(3,4)] HALF_D_PLUS_2 [14323] [] [] [] [] [14328,14329,14326,14327] CONDITIONAL_S
IDLE 14328 [(2,4)] HALF_D_PLUS_2 [14323] [] [] [] [] [14328,14329,14326,14327] CONDITIONAL_S
DISCARD 14329 [(3,4)] 0 [14323] [] [] [] [] [14328,14329,14326,14327] CONDITIONAL_S
MERGE 14330 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14330,14331,14332,14333] CONDITIONAL_S
Y_MEAS 14331 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14330,14331,14332,14333] CONDITIONAL_S
IDLE 14332 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14330,14331,14332,14333] CONDITIONAL_S
DISCARD 14333 [(5,2)] 0 [] [] [] [] [] [14330,14331,14332,14333] CONDITIONAL_S
INJECT_T 14334 [(4,0)] D [] [] [] [] [] [] none
MERGE 14335 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14340,14341,14342,14343] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14336 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14337 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14338 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14339 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14340 [(4,2),(5,2)] D [14335] [] [] [] [((4,2),(5,2))] [14340,14341,14342,14343] CONDITIONAL_S
Y_MEAS 14341 [(5,2)] HALF_D_PLUS_2 [14335] [] [] [] [] [14340,14341,14342,14343] CONDITIONAL_S
IDLE 14342 [(4,2)] HALF_D_PLUS_2 [14335] [] [] [] [] [14340,14341,14342,14343] CONDITIONAL_S
DISCARD 14343 [(5,2)] 0 [14335] [] [] [] [] [14340,14341,14342,14343] CONDITIONAL_S
INJECT_T 14344 [(0,4)] D [] [] [] [] [] [] none
MERGE 14345 [(2,4),(0,4),(1,4)] D [] [14348,14349,14350,14351] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14346 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14347 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14348 [(2,4),(3,4)] D [14345] [] [] [] [((2,4),(3,4))] [14348,14349,14350,14351] CONDITIONAL_S
Y_MEAS 14349 [(3,4)] HALF_D_PLUS_2 [14345] [] [] [] [] [14348,14349,14350,14351] CONDITIONAL_S
IDLE 14350 [(2,4)] HALF_D_PLUS_2 [14345] [] [] [] [] [14348,14349,14350,14351] CONDITIONAL_S
DISCARD 14351 [(3,4)] 0 [14345] [] [] [] [] [14348,14349,14350,14351] CONDITIONAL_S
INJECT_T 14352 [(4,0)] D [] [] [] [] [] [] none
MERGE 14353 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14360,14361,14358,14359] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14354 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14355 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14356 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14357 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14358 [(4,2),(5,2)] D [14353] [] [] [] [((4,2),(5,2))] [14360,14361,14358,14359] CONDITIONAL_S
Y_MEAS 14359 [(5,2)] HALF_D_PLUS_2 [14353] [] [] [] [] [14360,14361,14358,14359] CONDITIONAL_S
IDLE 14360 [(4,2)] HALF_D_PLUS_2 [14353] [] [] [] [] [14360,14361,14358,14359] CONDITIONAL_S
DISCARD 14361 [(5,2)] 0 [14353] [] [] [] [] [14360,14361,14358,14359] CONDITIONAL_S
MERGE 14362 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14362,14363,14364,14365] CONDITIONAL_S
Y_MEAS 14363 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14362,14363,14364,14365] CONDITIONAL_S
IDLE 14364 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14362,14363,14364,14365] CONDITIONAL_S
DISCARD 14365 [(3,4)] 0 [] [] [] [] [] [14362,14363,14364,14365] CONDITIONAL_S
INJECT_T 14366 [(0,4)] D [] [] [] [] [] [] none
MERGE 14367 [(2,4),(0,4),(1,4)] D [] [14370,14371,14372,14373] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14368 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14369 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14370 [(2,4),(3,4)] D [14367] [] [] [] [((2,4),(3,4))] [14370,14371,14372,14373] CONDITIONAL_S
Y_MEAS 14371 [(3,4)] HALF_D_PLUS_2 [14367] [] [] [] [] [14370,14371,14372,14373] CONDITIONAL_S
IDLE 14372 [(2,4)] HALF_D_PLUS_2 [14367] [] [] [] [] [14370,14371,14372,14373] CONDITIONAL_S
DISCARD 14373 [(3,4)] 0 [14367] [] [] [] [] [14370,14371,14372,14373] CONDITIONAL_S
MERGE 14374 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14376,14377,14374,14375] CONDITIONAL_S
Y_MEAS 14375 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14376,14377,14374,14375] CONDITIONAL_S
IDLE 14376 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14376,14377,14374,14375] CONDITIONAL_S
DISCARD 14377 [(5,2)] 0 [] [] [] [] [] [14376,14377,14374,14375] CONDITIONAL_S
INJECT_T 14378 [(4,0)] D [] [] [] [] [] [] none
MERGE 14379 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14384,14385,14386,14387] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14380 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14381 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14382 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14383 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14384 [(4,2),(5,2)] D [14379] [] [] [] [((4,2),(5,2))] [14384,14385,14386,14387] CONDITIONAL_S
Y_MEAS 14385 [(5,2)] HALF_D_PLUS_2 [14379] [] [] [] [] [14384,14385,14386,14387] CONDITIONAL_S
IDLE 14386 [(4,2)] HALF_D_PLUS_2 [14379] [] [] [] [] [14384,14385,14386,14387] CONDITIONAL_S
DISCARD 14387 [(5,2)] 0 [14379] [] [] [] [] [14384,14385,14386,14387] CONDITIONAL_S
MERGE 14388 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14388,14389,14390,14391] CONDITIONAL_S
Y_MEAS 14389 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14388,14389,14390,14391] CONDITIONAL_S
IDLE 14390 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14388,14389,14390,14391] CONDITIONAL_S
DISCARD 14391 [(3,4)] 0 [] [] [] [] [] [14388,14389,14390,14391] CONDITIONAL_S
INJECT_T 14392 [(0,4)] D [] [] [] [] [] [] none
MERGE 14393 [(2,4),(0,4),(1,4)] D [] [14396,14397,14398,14399] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14394 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14395 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14396 [(2,4),(3,4)] D [14393] [] [] [] [((2,4),(3,4))] [14396,14397,14398,14399] CONDITIONAL_S
Y_MEAS 14397 [(3,4)] HALF_D_PLUS_2 [14393] [] [] [] [] [14396,14397,14398,14399] CONDITIONAL_S
IDLE 14398 [(2,4)] HALF_D_PLUS_2 [14393] [] [] [] [] [14396,14397,14398,14399] CONDITIONAL_S
DISCARD 14399 [(3,4)] 0 [14393] [] [] [] [] [14396,14397,14398,14399] CONDITIONAL_S
INJECT_T 14400 [(4,0)] D [] [] [] [] [] [] none
MERGE 14401 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14408,14409,14406,14407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14402 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14403 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14404 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14405 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14406 [(4,2),(5,2)] D [14401] [] [] [] [((4,2),(5,2))] [14408,14409,14406,14407] CONDITIONAL_S
Y_MEAS 14407 [(5,2)] HALF_D_PLUS_2 [14401] [] [] [] [] [14408,14409,14406,14407] CONDITIONAL_S
IDLE 14408 [(4,2)] HALF_D_PLUS_2 [14401] [] [] [] [] [14408,14409,14406,14407] CONDITIONAL_S
DISCARD 14409 [(5,2)] 0 [14401] [] [] [] [] [14408,14409,14406,14407] CONDITIONAL_S
INJECT_T 14410 [(0,4)] D [] [] [] [] [] [] none
MERGE 14411 [(2,4),(0,4),(1,4)] D [] [14416,14417,14414,14415] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14412 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14413 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14414 [(2,4),(3,4)] D [14411] [] [] [] [((2,4),(3,4))] [14416,14417,14414,14415] CONDITIONAL_S
Y_MEAS 14415 [(3,4)] HALF_D_PLUS_2 [14411] [] [] [] [] [14416,14417,14414,14415] CONDITIONAL_S
IDLE 14416 [(2,4)] HALF_D_PLUS_2 [14411] [] [] [] [] [14416,14417,14414,14415] CONDITIONAL_S
DISCARD 14417 [(3,4)] 0 [14411] [] [] [] [] [14416,14417,14414,14415] CONDITIONAL_S
INJECT_T 14418 [(4,0)] D [] [] [] [] [] [] none
MERGE 14419 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14424,14425,14426,14427] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14420 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14421 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14422 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14423 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14424 [(4,2),(5,2)] D [14419] [] [] [] [((4,2),(5,2))] [14424,14425,14426,14427] CONDITIONAL_S
Y_MEAS 14425 [(5,2)] HALF_D_PLUS_2 [14419] [] [] [] [] [14424,14425,14426,14427] CONDITIONAL_S
IDLE 14426 [(4,2)] HALF_D_PLUS_2 [14419] [] [] [] [] [14424,14425,14426,14427] CONDITIONAL_S
DISCARD 14427 [(5,2)] 0 [14419] [] [] [] [] [14424,14425,14426,14427] CONDITIONAL_S
INJECT_T 14428 [(0,4)] D [] [] [] [] [] [] none
MERGE 14429 [(2,4),(0,4),(1,4)] D [] [14432,14433,14434,14435] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14430 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14431 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14432 [(2,4),(3,4)] D [14429] [] [] [] [((2,4),(3,4))] [14432,14433,14434,14435] CONDITIONAL_S
Y_MEAS 14433 [(3,4)] HALF_D_PLUS_2 [14429] [] [] [] [] [14432,14433,14434,14435] CONDITIONAL_S
IDLE 14434 [(2,4)] HALF_D_PLUS_2 [14429] [] [] [] [] [14432,14433,14434,14435] CONDITIONAL_S
DISCARD 14435 [(3,4)] 0 [14429] [] [] [] [] [14432,14433,14434,14435] CONDITIONAL_S
INJECT_T 14436 [(4,0)] D [] [] [] [] [] [] none
MERGE 14437 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14442,14443,14444,14445] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14438 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14439 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14440 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14441 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14442 [(4,2),(5,2)] D [14437] [] [] [] [((4,2),(5,2))] [14442,14443,14444,14445] CONDITIONAL_S
Y_MEAS 14443 [(5,2)] HALF_D_PLUS_2 [14437] [] [] [] [] [14442,14443,14444,14445] CONDITIONAL_S
IDLE 14444 [(4,2)] HALF_D_PLUS_2 [14437] [] [] [] [] [14442,14443,14444,14445] CONDITIONAL_S
DISCARD 14445 [(5,2)] 0 [14437] [] [] [] [] [14442,14443,14444,14445] CONDITIONAL_S
INJECT_T 14446 [(0,4)] D [] [] [] [] [] [] none
MERGE 14447 [(2,4),(0,4),(1,4)] D [] [14450,14451,14452,14453] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14448 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14449 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14450 [(2,4),(3,4)] D [14447] [] [] [] [((2,4),(3,4))] [14450,14451,14452,14453] CONDITIONAL_S
Y_MEAS 14451 [(3,4)] HALF_D_PLUS_2 [14447] [] [] [] [] [14450,14451,14452,14453] CONDITIONAL_S
IDLE 14452 [(2,4)] HALF_D_PLUS_2 [14447] [] [] [] [] [14450,14451,14452,14453] CONDITIONAL_S
DISCARD 14453 [(3,4)] 0 [14447] [] [] [] [] [14450,14451,14452,14453] CONDITIONAL_S
INJECT_T 14454 [(4,0)] D [] [] [] [] [] [] none
MERGE 14455 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14460,14461,14462,14463] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14456 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14457 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14458 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14459 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14460 [(4,2),(5,2)] D [14455] [] [] [] [((4,2),(5,2))] [14460,14461,14462,14463] CONDITIONAL_S
Y_MEAS 14461 [(5,2)] HALF_D_PLUS_2 [14455] [] [] [] [] [14460,14461,14462,14463] CONDITIONAL_S
IDLE 14462 [(4,2)] HALF_D_PLUS_2 [14455] [] [] [] [] [14460,14461,14462,14463] CONDITIONAL_S
DISCARD 14463 [(5,2)] 0 [14455] [] [] [] [] [14460,14461,14462,14463] CONDITIONAL_S
MERGE 14464 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14464,14465,14466,14467] CONDITIONAL_S
Y_MEAS 14465 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14464,14465,14466,14467] CONDITIONAL_S
IDLE 14466 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14464,14465,14466,14467] CONDITIONAL_S
DISCARD 14467 [(3,4)] 0 [] [] [] [] [] [14464,14465,14466,14467] CONDITIONAL_S
INJECT_T 14468 [(0,4)] D [] [] [] [] [] [] none
MERGE 14469 [(2,4),(0,4),(1,4)] D [] [14476,14477,14478,14479] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14470 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14471 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14472 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14472,14473,14474,14475] CONDITIONAL_S
Y_MEAS 14473 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14472,14473,14474,14475] CONDITIONAL_S
IDLE 14474 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14472,14473,14474,14475] CONDITIONAL_S
DISCARD 14475 [(5,2)] 0 [] [] [] [] [] [14472,14473,14474,14475] CONDITIONAL_S
MERGE 14476 [(2,4),(3,4)] D [14469] [] [] [] [((2,4),(3,4))] [14476,14477,14478,14479] CONDITIONAL_S
Y_MEAS 14477 [(3,4)] HALF_D_PLUS_2 [14469] [] [] [] [] [14476,14477,14478,14479] CONDITIONAL_S
IDLE 14478 [(2,4)] HALF_D_PLUS_2 [14469] [] [] [] [] [14476,14477,14478,14479] CONDITIONAL_S
DISCARD 14479 [(3,4)] 0 [14469] [] [] [] [] [14476,14477,14478,14479] CONDITIONAL_S
INJECT_T 14480 [(4,0)] D [] [] [] [] [] [] none
MERGE 14481 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14488,14489,14486,14487] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14482 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14483 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14484 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14485 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14486 [(4,2),(5,2)] D [14481] [] [] [] [((4,2),(5,2))] [14488,14489,14486,14487] CONDITIONAL_S
Y_MEAS 14487 [(5,2)] HALF_D_PLUS_2 [14481] [] [] [] [] [14488,14489,14486,14487] CONDITIONAL_S
IDLE 14488 [(4,2)] HALF_D_PLUS_2 [14481] [] [] [] [] [14488,14489,14486,14487] CONDITIONAL_S
DISCARD 14489 [(5,2)] 0 [14481] [] [] [] [] [14488,14489,14486,14487] CONDITIONAL_S
INJECT_T 14490 [(0,4)] D [] [] [] [] [] [] none
MERGE 14491 [(2,4),(0,4),(1,4)] D [] [14496,14497,14494,14495] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14492 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14493 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14494 [(2,4),(3,4)] D [14491] [] [] [] [((2,4),(3,4))] [14496,14497,14494,14495] CONDITIONAL_S
Y_MEAS 14495 [(3,4)] HALF_D_PLUS_2 [14491] [] [] [] [] [14496,14497,14494,14495] CONDITIONAL_S
IDLE 14496 [(2,4)] HALF_D_PLUS_2 [14491] [] [] [] [] [14496,14497,14494,14495] CONDITIONAL_S
DISCARD 14497 [(3,4)] 0 [14491] [] [] [] [] [14496,14497,14494,14495] CONDITIONAL_S
INJECT_T 14498 [(4,0)] D [] [] [] [] [] [] none
MERGE 14499 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14504,14505,14506,14507] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14500 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14501 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14502 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14503 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14504 [(4,2),(5,2)] D [14499] [] [] [] [((4,2),(5,2))] [14504,14505,14506,14507] CONDITIONAL_S
Y_MEAS 14505 [(5,2)] HALF_D_PLUS_2 [14499] [] [] [] [] [14504,14505,14506,14507] CONDITIONAL_S
IDLE 14506 [(4,2)] HALF_D_PLUS_2 [14499] [] [] [] [] [14504,14505,14506,14507] CONDITIONAL_S
DISCARD 14507 [(5,2)] 0 [14499] [] [] [] [] [14504,14505,14506,14507] CONDITIONAL_S
MERGE 14508 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14508,14509,14510,14511] CONDITIONAL_S
Y_MEAS 14509 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14508,14509,14510,14511] CONDITIONAL_S
IDLE 14510 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14508,14509,14510,14511] CONDITIONAL_S
DISCARD 14511 [(3,4)] 0 [] [] [] [] [] [14508,14509,14510,14511] CONDITIONAL_S
INJECT_T 14512 [(4,0)] D [] [] [] [] [] [] none
MERGE 14513 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14522,14523,14524,14525] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14514 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14515 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14516 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14517 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14518 [(0,4)] D [] [] [] [] [] [] none
MERGE 14519 [(2,4),(0,4),(1,4)] D [] [14528,14529,14526,14527] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14520 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14521 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14522 [(4,2),(5,2)] D [14513] [] [] [] [((4,2),(5,2))] [14522,14523,14524,14525] CONDITIONAL_S
Y_MEAS 14523 [(5,2)] HALF_D_PLUS_2 [14513] [] [] [] [] [14522,14523,14524,14525] CONDITIONAL_S
IDLE 14524 [(4,2)] HALF_D_PLUS_2 [14513] [] [] [] [] [14522,14523,14524,14525] CONDITIONAL_S
DISCARD 14525 [(5,2)] 0 [14513] [] [] [] [] [14522,14523,14524,14525] CONDITIONAL_S
MERGE 14526 [(2,4),(3,4)] D [14519] [] [] [] [((2,4),(3,4))] [14528,14529,14526,14527] CONDITIONAL_S
Y_MEAS 14527 [(3,4)] HALF_D_PLUS_2 [14519] [] [] [] [] [14528,14529,14526,14527] CONDITIONAL_S
IDLE 14528 [(2,4)] HALF_D_PLUS_2 [14519] [] [] [] [] [14528,14529,14526,14527] CONDITIONAL_S
DISCARD 14529 [(3,4)] 0 [14519] [] [] [] [] [14528,14529,14526,14527] CONDITIONAL_S
INJECT_T 14530 [(4,0)] D [] [] [] [] [] [] none
MERGE 14531 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14540,14541,14542,14543] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14532 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14533 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14534 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14535 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14536 [(0,4)] D [] [] [] [] [] [] none
MERGE 14537 [(2,4),(0,4),(1,4)] D [] [14544,14545,14546,14547] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14538 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14539 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14540 [(4,2),(5,2)] D [14531] [] [] [] [((4,2),(5,2))] [14540,14541,14542,14543] CONDITIONAL_S
Y_MEAS 14541 [(5,2)] HALF_D_PLUS_2 [14531] [] [] [] [] [14540,14541,14542,14543] CONDITIONAL_S
IDLE 14542 [(4,2)] HALF_D_PLUS_2 [14531] [] [] [] [] [14540,14541,14542,14543] CONDITIONAL_S
DISCARD 14543 [(5,2)] 0 [14531] [] [] [] [] [14540,14541,14542,14543] CONDITIONAL_S
MERGE 14544 [(2,4),(3,4)] D [14537] [] [] [] [((2,4),(3,4))] [14544,14545,14546,14547] CONDITIONAL_S
Y_MEAS 14545 [(3,4)] HALF_D_PLUS_2 [14537] [] [] [] [] [14544,14545,14546,14547] CONDITIONAL_S
IDLE 14546 [(2,4)] HALF_D_PLUS_2 [14537] [] [] [] [] [14544,14545,14546,14547] CONDITIONAL_S
DISCARD 14547 [(3,4)] 0 [14537] [] [] [] [] [14544,14545,14546,14547] CONDITIONAL_S
MERGE 14548 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14548,14549,14550,14551] CONDITIONAL_S
Y_MEAS 14549 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14548,14549,14550,14551] CONDITIONAL_S
IDLE 14550 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14548,14549,14550,14551] CONDITIONAL_S
DISCARD 14551 [(5,2)] 0 [] [] [] [] [] [14548,14549,14550,14551] CONDITIONAL_S
MERGE 14552 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14552,14553,14554,14555] CONDITIONAL_S
Y_MEAS 14553 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14552,14553,14554,14555] CONDITIONAL_S
IDLE 14554 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14552,14553,14554,14555] CONDITIONAL_S
DISCARD 14555 [(3,4)] 0 [] [] [] [] [] [14552,14553,14554,14555] CONDITIONAL_S
INJECT_T 14556 [(4,0)] D [] [] [] [] [] [] none
MERGE 14557 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14568,14569,14566,14567] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14558 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14559 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14560 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14561 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14562 [(0,4)] D [] [] [] [] [] [] none
MERGE 14563 [(2,4),(0,4),(1,4)] D [] [14570,14571,14572,14573] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14564 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14565 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14566 [(4,2),(5,2)] D [14557] [] [] [] [((4,2),(5,2))] [14568,14569,14566,14567] CONDITIONAL_S
Y_MEAS 14567 [(5,2)] HALF_D_PLUS_2 [14557] [] [] [] [] [14568,14569,14566,14567] CONDITIONAL_S
IDLE 14568 [(4,2)] HALF_D_PLUS_2 [14557] [] [] [] [] [14568,14569,14566,14567] CONDITIONAL_S
DISCARD 14569 [(5,2)] 0 [14557] [] [] [] [] [14568,14569,14566,14567] CONDITIONAL_S
MERGE 14570 [(2,4),(3,4)] D [14563] [] [] [] [((2,4),(3,4))] [14570,14571,14572,14573] CONDITIONAL_S
Y_MEAS 14571 [(3,4)] HALF_D_PLUS_2 [14563] [] [] [] [] [14570,14571,14572,14573] CONDITIONAL_S
IDLE 14572 [(2,4)] HALF_D_PLUS_2 [14563] [] [] [] [] [14570,14571,14572,14573] CONDITIONAL_S
DISCARD 14573 [(3,4)] 0 [14563] [] [] [] [] [14570,14571,14572,14573] CONDITIONAL_S
INJECT_T 14574 [(4,0)] D [] [] [] [] [] [] none
MERGE 14575 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14584,14585,14586,14587] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14576 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14577 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14578 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14579 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14580 [(0,4)] D [] [] [] [] [] [] none
MERGE 14581 [(2,4),(0,4),(1,4)] D [] [14588,14589,14590,14591] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14582 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14583 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14584 [(4,2),(5,2)] D [14575] [] [] [] [((4,2),(5,2))] [14584,14585,14586,14587] CONDITIONAL_S
Y_MEAS 14585 [(5,2)] HALF_D_PLUS_2 [14575] [] [] [] [] [14584,14585,14586,14587] CONDITIONAL_S
IDLE 14586 [(4,2)] HALF_D_PLUS_2 [14575] [] [] [] [] [14584,14585,14586,14587] CONDITIONAL_S
DISCARD 14587 [(5,2)] 0 [14575] [] [] [] [] [14584,14585,14586,14587] CONDITIONAL_S
MERGE 14588 [(2,4),(3,4)] D [14581] [] [] [] [((2,4),(3,4))] [14588,14589,14590,14591] CONDITIONAL_S
Y_MEAS 14589 [(3,4)] HALF_D_PLUS_2 [14581] [] [] [] [] [14588,14589,14590,14591] CONDITIONAL_S
IDLE 14590 [(2,4)] HALF_D_PLUS_2 [14581] [] [] [] [] [14588,14589,14590,14591] CONDITIONAL_S
DISCARD 14591 [(3,4)] 0 [14581] [] [] [] [] [14588,14589,14590,14591] CONDITIONAL_S
INJECT_T 14592 [(4,0)] D [] [] [] [] [] [] none
MERGE 14593 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14600,14601,14598,14599] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14594 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14595 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14596 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14597 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14598 [(4,2),(5,2)] D [14593] [] [] [] [((4,2),(5,2))] [14600,14601,14598,14599] CONDITIONAL_S
Y_MEAS 14599 [(5,2)] HALF_D_PLUS_2 [14593] [] [] [] [] [14600,14601,14598,14599] CONDITIONAL_S
IDLE 14600 [(4,2)] HALF_D_PLUS_2 [14593] [] [] [] [] [14600,14601,14598,14599] CONDITIONAL_S
DISCARD 14601 [(5,2)] 0 [14593] [] [] [] [] [14600,14601,14598,14599] CONDITIONAL_S
MERGE 14602 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14602,14603,14604,14605] CONDITIONAL_S
Y_MEAS 14603 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14602,14603,14604,14605] CONDITIONAL_S
IDLE 14604 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14602,14603,14604,14605] CONDITIONAL_S
DISCARD 14605 [(3,4)] 0 [] [] [] [] [] [14602,14603,14604,14605] CONDITIONAL_S
INJECT_T 14606 [(0,4)] D [] [] [] [] [] [] none
MERGE 14607 [(2,4),(0,4),(1,4)] D [] [14610,14611,14612,14613] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14608 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14609 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14610 [(2,4),(3,4)] D [14607] [] [] [] [((2,4),(3,4))] [14610,14611,14612,14613] CONDITIONAL_S
Y_MEAS 14611 [(3,4)] HALF_D_PLUS_2 [14607] [] [] [] [] [14610,14611,14612,14613] CONDITIONAL_S
IDLE 14612 [(2,4)] HALF_D_PLUS_2 [14607] [] [] [] [] [14610,14611,14612,14613] CONDITIONAL_S
DISCARD 14613 [(3,4)] 0 [14607] [] [] [] [] [14610,14611,14612,14613] CONDITIONAL_S
INJECT_T 14614 [(4,0)] D [] [] [] [] [] [] none
MERGE 14615 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14620,14621,14622,14623] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14616 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14617 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14618 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14619 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14620 [(4,2),(5,2)] D [14615] [] [] [] [((4,2),(5,2))] [14620,14621,14622,14623] CONDITIONAL_S
Y_MEAS 14621 [(5,2)] HALF_D_PLUS_2 [14615] [] [] [] [] [14620,14621,14622,14623] CONDITIONAL_S
IDLE 14622 [(4,2)] HALF_D_PLUS_2 [14615] [] [] [] [] [14620,14621,14622,14623] CONDITIONAL_S
DISCARD 14623 [(5,2)] 0 [14615] [] [] [] [] [14620,14621,14622,14623] CONDITIONAL_S
MERGE 14624 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14624,14625,14626,14627] CONDITIONAL_S
Y_MEAS 14625 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14624,14625,14626,14627] CONDITIONAL_S
IDLE 14626 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14624,14625,14626,14627] CONDITIONAL_S
DISCARD 14627 [(3,4)] 0 [] [] [] [] [] [14624,14625,14626,14627] CONDITIONAL_S
INJECT_T 14628 [(0,4)] D [] [] [] [] [] [] none
MERGE 14629 [(2,4),(0,4),(1,4)] D [] [14632,14633,14634,14635] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14630 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14631 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14632 [(2,4),(3,4)] D [14629] [] [] [] [((2,4),(3,4))] [14632,14633,14634,14635] CONDITIONAL_S
Y_MEAS 14633 [(3,4)] HALF_D_PLUS_2 [14629] [] [] [] [] [14632,14633,14634,14635] CONDITIONAL_S
IDLE 14634 [(2,4)] HALF_D_PLUS_2 [14629] [] [] [] [] [14632,14633,14634,14635] CONDITIONAL_S
DISCARD 14635 [(3,4)] 0 [14629] [] [] [] [] [14632,14633,14634,14635] CONDITIONAL_S
MERGE 14636 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14636,14637,14638,14639] CONDITIONAL_S
Y_MEAS 14637 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14636,14637,14638,14639] CONDITIONAL_S
IDLE 14638 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14636,14637,14638,14639] CONDITIONAL_S
DISCARD 14639 [(5,2)] 0 [] [] [] [] [] [14636,14637,14638,14639] CONDITIONAL_S
INJECT_T 14640 [(4,0)] D [] [] [] [] [] [] none
MERGE 14641 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14648,14649,14646,14647] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14642 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14643 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14644 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14645 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14646 [(4,2),(5,2)] D [14641] [] [] [] [((4,2),(5,2))] [14648,14649,14646,14647] CONDITIONAL_S
Y_MEAS 14647 [(5,2)] HALF_D_PLUS_2 [14641] [] [] [] [] [14648,14649,14646,14647] CONDITIONAL_S
IDLE 14648 [(4,2)] HALF_D_PLUS_2 [14641] [] [] [] [] [14648,14649,14646,14647] CONDITIONAL_S
DISCARD 14649 [(5,2)] 0 [14641] [] [] [] [] [14648,14649,14646,14647] CONDITIONAL_S
INJECT_T 14650 [(0,4)] D [] [] [] [] [] [] none
MERGE 14651 [(2,4),(0,4),(1,4)] D [] [14656,14657,14654,14655] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14652 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14653 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14654 [(2,4),(3,4)] D [14651] [] [] [] [((2,4),(3,4))] [14656,14657,14654,14655] CONDITIONAL_S
Y_MEAS 14655 [(3,4)] HALF_D_PLUS_2 [14651] [] [] [] [] [14656,14657,14654,14655] CONDITIONAL_S
IDLE 14656 [(2,4)] HALF_D_PLUS_2 [14651] [] [] [] [] [14656,14657,14654,14655] CONDITIONAL_S
DISCARD 14657 [(3,4)] 0 [14651] [] [] [] [] [14656,14657,14654,14655] CONDITIONAL_S
MERGE 14658 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14658,14659,14660,14661] CONDITIONAL_S
Y_MEAS 14659 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14658,14659,14660,14661] CONDITIONAL_S
IDLE 14660 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14658,14659,14660,14661] CONDITIONAL_S
DISCARD 14661 [(5,2)] 0 [] [] [] [] [] [14658,14659,14660,14661] CONDITIONAL_S
INJECT_T 14662 [(4,0)] D [] [] [] [] [] [] none
MERGE 14663 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14672,14673,14674,14675] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14664 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14665 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14666 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14667 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14668 [(0,4)] D [] [] [] [] [] [] none
MERGE 14669 [(2,4),(0,4),(1,4)] D [] [14676,14677,14678,14679] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14670 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14671 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14672 [(4,2),(5,2)] D [14663] [] [] [] [((4,2),(5,2))] [14672,14673,14674,14675] CONDITIONAL_S
Y_MEAS 14673 [(5,2)] HALF_D_PLUS_2 [14663] [] [] [] [] [14672,14673,14674,14675] CONDITIONAL_S
IDLE 14674 [(4,2)] HALF_D_PLUS_2 [14663] [] [] [] [] [14672,14673,14674,14675] CONDITIONAL_S
DISCARD 14675 [(5,2)] 0 [14663] [] [] [] [] [14672,14673,14674,14675] CONDITIONAL_S
MERGE 14676 [(2,4),(3,4)] D [14669] [] [] [] [((2,4),(3,4))] [14676,14677,14678,14679] CONDITIONAL_S
Y_MEAS 14677 [(3,4)] HALF_D_PLUS_2 [14669] [] [] [] [] [14676,14677,14678,14679] CONDITIONAL_S
IDLE 14678 [(2,4)] HALF_D_PLUS_2 [14669] [] [] [] [] [14676,14677,14678,14679] CONDITIONAL_S
DISCARD 14679 [(3,4)] 0 [14669] [] [] [] [] [14676,14677,14678,14679] CONDITIONAL_S
INJECT_T 14680 [(4,0)] D [] [] [] [] [] [] none
MERGE 14681 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14690,14691,14692,14693] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14682 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14683 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14684 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14685 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14686 [(0,4)] D [] [] [] [] [] [] none
MERGE 14687 [(2,4),(0,4),(1,4)] D [] [14696,14697,14694,14695] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14688 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14689 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14690 [(4,2),(5,2)] D [14681] [] [] [] [((4,2),(5,2))] [14690,14691,14692,14693] CONDITIONAL_S
Y_MEAS 14691 [(5,2)] HALF_D_PLUS_2 [14681] [] [] [] [] [14690,14691,14692,14693] CONDITIONAL_S
IDLE 14692 [(4,2)] HALF_D_PLUS_2 [14681] [] [] [] [] [14690,14691,14692,14693] CONDITIONAL_S
DISCARD 14693 [(5,2)] 0 [14681] [] [] [] [] [14690,14691,14692,14693] CONDITIONAL_S
MERGE 14694 [(2,4),(3,4)] D [14687] [] [] [] [((2,4),(3,4))] [14696,14697,14694,14695] CONDITIONAL_S
Y_MEAS 14695 [(3,4)] HALF_D_PLUS_2 [14687] [] [] [] [] [14696,14697,14694,14695] CONDITIONAL_S
IDLE 14696 [(2,4)] HALF_D_PLUS_2 [14687] [] [] [] [] [14696,14697,14694,14695] CONDITIONAL_S
DISCARD 14697 [(3,4)] 0 [14687] [] [] [] [] [14696,14697,14694,14695] CONDITIONAL_S
INJECT_T 14698 [(4,0)] D [] [] [] [] [] [] none
MERGE 14699 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14708,14709,14710,14711] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14700 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14701 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14702 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14703 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14704 [(0,4)] D [] [] [] [] [] [] none
MERGE 14705 [(2,4),(0,4),(1,4)] D [] [14712,14713,14714,14715] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14706 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14707 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14708 [(4,2),(5,2)] D [14699] [] [] [] [((4,2),(5,2))] [14708,14709,14710,14711] CONDITIONAL_S
Y_MEAS 14709 [(5,2)] HALF_D_PLUS_2 [14699] [] [] [] [] [14708,14709,14710,14711] CONDITIONAL_S
IDLE 14710 [(4,2)] HALF_D_PLUS_2 [14699] [] [] [] [] [14708,14709,14710,14711] CONDITIONAL_S
DISCARD 14711 [(5,2)] 0 [14699] [] [] [] [] [14708,14709,14710,14711] CONDITIONAL_S
MERGE 14712 [(2,4),(3,4)] D [14705] [] [] [] [((2,4),(3,4))] [14712,14713,14714,14715] CONDITIONAL_S
Y_MEAS 14713 [(3,4)] HALF_D_PLUS_2 [14705] [] [] [] [] [14712,14713,14714,14715] CONDITIONAL_S
IDLE 14714 [(2,4)] HALF_D_PLUS_2 [14705] [] [] [] [] [14712,14713,14714,14715] CONDITIONAL_S
DISCARD 14715 [(3,4)] 0 [14705] [] [] [] [] [14712,14713,14714,14715] CONDITIONAL_S
MERGE 14716 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14716,14717,14718,14719] CONDITIONAL_S
Y_MEAS 14717 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14716,14717,14718,14719] CONDITIONAL_S
IDLE 14718 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14716,14717,14718,14719] CONDITIONAL_S
DISCARD 14719 [(5,2)] 0 [] [] [] [] [] [14716,14717,14718,14719] CONDITIONAL_S
MERGE 14720 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14720,14721,14722,14723] CONDITIONAL_S
Y_MEAS 14721 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14720,14721,14722,14723] CONDITIONAL_S
IDLE 14722 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14720,14721,14722,14723] CONDITIONAL_S
DISCARD 14723 [(3,4)] 0 [] [] [] [] [] [14720,14721,14722,14723] CONDITIONAL_S
INJECT_T 14724 [(4,0)] D [] [] [] [] [] [] none
MERGE 14725 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14736,14737,14734,14735] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14726 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14727 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14728 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14729 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14730 [(0,4)] D [] [] [] [] [] [] none
MERGE 14731 [(2,4),(0,4),(1,4)] D [] [14738,14739,14740,14741] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14732 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14733 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14734 [(4,2),(5,2)] D [14725] [] [] [] [((4,2),(5,2))] [14736,14737,14734,14735] CONDITIONAL_S
Y_MEAS 14735 [(5,2)] HALF_D_PLUS_2 [14725] [] [] [] [] [14736,14737,14734,14735] CONDITIONAL_S
IDLE 14736 [(4,2)] HALF_D_PLUS_2 [14725] [] [] [] [] [14736,14737,14734,14735] CONDITIONAL_S
DISCARD 14737 [(5,2)] 0 [14725] [] [] [] [] [14736,14737,14734,14735] CONDITIONAL_S
MERGE 14738 [(2,4),(3,4)] D [14731] [] [] [] [((2,4),(3,4))] [14738,14739,14740,14741] CONDITIONAL_S
Y_MEAS 14739 [(3,4)] HALF_D_PLUS_2 [14731] [] [] [] [] [14738,14739,14740,14741] CONDITIONAL_S
IDLE 14740 [(2,4)] HALF_D_PLUS_2 [14731] [] [] [] [] [14738,14739,14740,14741] CONDITIONAL_S
DISCARD 14741 [(3,4)] 0 [14731] [] [] [] [] [14738,14739,14740,14741] CONDITIONAL_S
INJECT_T 14742 [(4,0)] D [] [] [] [] [] [] none
MERGE 14743 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14752,14753,14754,14755] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14744 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14745 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14746 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14747 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14748 [(0,4)] D [] [] [] [] [] [] none
MERGE 14749 [(2,4),(0,4),(1,4)] D [] [14756,14757,14758,14759] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14750 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14751 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14752 [(4,2),(5,2)] D [14743] [] [] [] [((4,2),(5,2))] [14752,14753,14754,14755] CONDITIONAL_S
Y_MEAS 14753 [(5,2)] HALF_D_PLUS_2 [14743] [] [] [] [] [14752,14753,14754,14755] CONDITIONAL_S
IDLE 14754 [(4,2)] HALF_D_PLUS_2 [14743] [] [] [] [] [14752,14753,14754,14755] CONDITIONAL_S
DISCARD 14755 [(5,2)] 0 [14743] [] [] [] [] [14752,14753,14754,14755] CONDITIONAL_S
MERGE 14756 [(2,4),(3,4)] D [14749] [] [] [] [((2,4),(3,4))] [14756,14757,14758,14759] CONDITIONAL_S
Y_MEAS 14757 [(3,4)] HALF_D_PLUS_2 [14749] [] [] [] [] [14756,14757,14758,14759] CONDITIONAL_S
IDLE 14758 [(2,4)] HALF_D_PLUS_2 [14749] [] [] [] [] [14756,14757,14758,14759] CONDITIONAL_S
DISCARD 14759 [(3,4)] 0 [14749] [] [] [] [] [14756,14757,14758,14759] CONDITIONAL_S
MERGE 14760 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14760,14761,14762,14763] CONDITIONAL_S
Y_MEAS 14761 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14760,14761,14762,14763] CONDITIONAL_S
IDLE 14762 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14760,14761,14762,14763] CONDITIONAL_S
DISCARD 14763 [(5,2)] 0 [] [] [] [] [] [14760,14761,14762,14763] CONDITIONAL_S
MERGE 14764 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14764,14765,14766,14767] CONDITIONAL_S
Y_MEAS 14765 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14764,14765,14766,14767] CONDITIONAL_S
IDLE 14766 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14764,14765,14766,14767] CONDITIONAL_S
DISCARD 14767 [(3,4)] 0 [] [] [] [] [] [14764,14765,14766,14767] CONDITIONAL_S
INJECT_T 14768 [(4,0)] D [] [] [] [] [] [] none
MERGE 14769 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14778,14779,14780,14781] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14770 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14771 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14772 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14773 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14774 [(0,4)] D [] [] [] [] [] [] none
MERGE 14775 [(2,4),(0,4),(1,4)] D [] [14784,14785,14782,14783] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14776 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14777 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14778 [(4,2),(5,2)] D [14769] [] [] [] [((4,2),(5,2))] [14778,14779,14780,14781] CONDITIONAL_S
Y_MEAS 14779 [(5,2)] HALF_D_PLUS_2 [14769] [] [] [] [] [14778,14779,14780,14781] CONDITIONAL_S
IDLE 14780 [(4,2)] HALF_D_PLUS_2 [14769] [] [] [] [] [14778,14779,14780,14781] CONDITIONAL_S
DISCARD 14781 [(5,2)] 0 [14769] [] [] [] [] [14778,14779,14780,14781] CONDITIONAL_S
MERGE 14782 [(2,4),(3,4)] D [14775] [] [] [] [((2,4),(3,4))] [14784,14785,14782,14783] CONDITIONAL_S
Y_MEAS 14783 [(3,4)] HALF_D_PLUS_2 [14775] [] [] [] [] [14784,14785,14782,14783] CONDITIONAL_S
IDLE 14784 [(2,4)] HALF_D_PLUS_2 [14775] [] [] [] [] [14784,14785,14782,14783] CONDITIONAL_S
DISCARD 14785 [(3,4)] 0 [14775] [] [] [] [] [14784,14785,14782,14783] CONDITIONAL_S
INJECT_T 14786 [(0,4)] D [] [] [] [] [] [] none
MERGE 14787 [(2,4),(0,4),(1,4)] D [] [14794,14795,14796,14797] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14788 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14789 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14790 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14792,14793,14790,14791] CONDITIONAL_S
Y_MEAS 14791 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14792,14793,14790,14791] CONDITIONAL_S
IDLE 14792 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14792,14793,14790,14791] CONDITIONAL_S
DISCARD 14793 [(5,2)] 0 [] [] [] [] [] [14792,14793,14790,14791] CONDITIONAL_S
MERGE 14794 [(2,4),(3,4)] D [14787] [] [] [] [((2,4),(3,4))] [14794,14795,14796,14797] CONDITIONAL_S
Y_MEAS 14795 [(3,4)] HALF_D_PLUS_2 [14787] [] [] [] [] [14794,14795,14796,14797] CONDITIONAL_S
IDLE 14796 [(2,4)] HALF_D_PLUS_2 [14787] [] [] [] [] [14794,14795,14796,14797] CONDITIONAL_S
DISCARD 14797 [(3,4)] 0 [14787] [] [] [] [] [14794,14795,14796,14797] CONDITIONAL_S
INJECT_T 14798 [(4,0)] D [] [] [] [] [] [] none
MERGE 14799 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14804,14805,14806,14807] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14800 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14801 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14802 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14803 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14804 [(4,2),(5,2)] D [14799] [] [] [] [((4,2),(5,2))] [14804,14805,14806,14807] CONDITIONAL_S
Y_MEAS 14805 [(5,2)] HALF_D_PLUS_2 [14799] [] [] [] [] [14804,14805,14806,14807] CONDITIONAL_S
IDLE 14806 [(4,2)] HALF_D_PLUS_2 [14799] [] [] [] [] [14804,14805,14806,14807] CONDITIONAL_S
DISCARD 14807 [(5,2)] 0 [14799] [] [] [] [] [14804,14805,14806,14807] CONDITIONAL_S
INJECT_T 14808 [(0,4)] D [] [] [] [] [] [] none
MERGE 14809 [(2,4),(0,4),(1,4)] D [] [14812,14813,14814,14815] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14810 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14811 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14812 [(2,4),(3,4)] D [14809] [] [] [] [((2,4),(3,4))] [14812,14813,14814,14815] CONDITIONAL_S
Y_MEAS 14813 [(3,4)] HALF_D_PLUS_2 [14809] [] [] [] [] [14812,14813,14814,14815] CONDITIONAL_S
IDLE 14814 [(2,4)] HALF_D_PLUS_2 [14809] [] [] [] [] [14812,14813,14814,14815] CONDITIONAL_S
DISCARD 14815 [(3,4)] 0 [14809] [] [] [] [] [14812,14813,14814,14815] CONDITIONAL_S
INJECT_T 14816 [(4,0)] D [] [] [] [] [] [] none
MERGE 14817 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14824,14825,14822,14823] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14818 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14819 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14820 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14821 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14822 [(4,2),(5,2)] D [14817] [] [] [] [((4,2),(5,2))] [14824,14825,14822,14823] CONDITIONAL_S
Y_MEAS 14823 [(5,2)] HALF_D_PLUS_2 [14817] [] [] [] [] [14824,14825,14822,14823] CONDITIONAL_S
IDLE 14824 [(4,2)] HALF_D_PLUS_2 [14817] [] [] [] [] [14824,14825,14822,14823] CONDITIONAL_S
DISCARD 14825 [(5,2)] 0 [14817] [] [] [] [] [14824,14825,14822,14823] CONDITIONAL_S
MERGE 14826 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14826,14827,14828,14829] CONDITIONAL_S
Y_MEAS 14827 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14826,14827,14828,14829] CONDITIONAL_S
IDLE 14828 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14826,14827,14828,14829] CONDITIONAL_S
DISCARD 14829 [(3,4)] 0 [] [] [] [] [] [14826,14827,14828,14829] CONDITIONAL_S
INJECT_T 14830 [(0,4)] D [] [] [] [] [] [] none
MERGE 14831 [(2,4),(0,4),(1,4)] D [] [14840,14841,14838,14839] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14832 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14833 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14834 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14834,14835,14836,14837] CONDITIONAL_S
Y_MEAS 14835 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14834,14835,14836,14837] CONDITIONAL_S
IDLE 14836 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14834,14835,14836,14837] CONDITIONAL_S
DISCARD 14837 [(5,2)] 0 [] [] [] [] [] [14834,14835,14836,14837] CONDITIONAL_S
MERGE 14838 [(2,4),(3,4)] D [14831] [] [] [] [((2,4),(3,4))] [14840,14841,14838,14839] CONDITIONAL_S
Y_MEAS 14839 [(3,4)] HALF_D_PLUS_2 [14831] [] [] [] [] [14840,14841,14838,14839] CONDITIONAL_S
IDLE 14840 [(2,4)] HALF_D_PLUS_2 [14831] [] [] [] [] [14840,14841,14838,14839] CONDITIONAL_S
DISCARD 14841 [(3,4)] 0 [14831] [] [] [] [] [14840,14841,14838,14839] CONDITIONAL_S
INJECT_T 14842 [(4,0)] D [] [] [] [] [] [] none
MERGE 14843 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14848,14849,14850,14851] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14844 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14845 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14846 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14847 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14848 [(4,2),(5,2)] D [14843] [] [] [] [((4,2),(5,2))] [14848,14849,14850,14851] CONDITIONAL_S
Y_MEAS 14849 [(5,2)] HALF_D_PLUS_2 [14843] [] [] [] [] [14848,14849,14850,14851] CONDITIONAL_S
IDLE 14850 [(4,2)] HALF_D_PLUS_2 [14843] [] [] [] [] [14848,14849,14850,14851] CONDITIONAL_S
DISCARD 14851 [(5,2)] 0 [14843] [] [] [] [] [14848,14849,14850,14851] CONDITIONAL_S
INJECT_T 14852 [(0,4)] D [] [] [] [] [] [] none
MERGE 14853 [(2,4),(0,4),(1,4)] D [] [14856,14857,14858,14859] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14854 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14855 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14856 [(2,4),(3,4)] D [14853] [] [] [] [((2,4),(3,4))] [14856,14857,14858,14859] CONDITIONAL_S
Y_MEAS 14857 [(3,4)] HALF_D_PLUS_2 [14853] [] [] [] [] [14856,14857,14858,14859] CONDITIONAL_S
IDLE 14858 [(2,4)] HALF_D_PLUS_2 [14853] [] [] [] [] [14856,14857,14858,14859] CONDITIONAL_S
DISCARD 14859 [(3,4)] 0 [14853] [] [] [] [] [14856,14857,14858,14859] CONDITIONAL_S
INJECT_T 14860 [(4,0)] D [] [] [] [] [] [] none
MERGE 14861 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14866,14867,14868,14869] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14862 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14863 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14864 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14865 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14866 [(4,2),(5,2)] D [14861] [] [] [] [((4,2),(5,2))] [14866,14867,14868,14869] CONDITIONAL_S
Y_MEAS 14867 [(5,2)] HALF_D_PLUS_2 [14861] [] [] [] [] [14866,14867,14868,14869] CONDITIONAL_S
IDLE 14868 [(4,2)] HALF_D_PLUS_2 [14861] [] [] [] [] [14866,14867,14868,14869] CONDITIONAL_S
DISCARD 14869 [(5,2)] 0 [14861] [] [] [] [] [14866,14867,14868,14869] CONDITIONAL_S
INJECT_T 14870 [(0,4)] D [] [] [] [] [] [] none
MERGE 14871 [(2,4),(0,4),(1,4)] D [] [14874,14875,14876,14877] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14872 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14873 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14874 [(2,4),(3,4)] D [14871] [] [] [] [((2,4),(3,4))] [14874,14875,14876,14877] CONDITIONAL_S
Y_MEAS 14875 [(3,4)] HALF_D_PLUS_2 [14871] [] [] [] [] [14874,14875,14876,14877] CONDITIONAL_S
IDLE 14876 [(2,4)] HALF_D_PLUS_2 [14871] [] [] [] [] [14874,14875,14876,14877] CONDITIONAL_S
DISCARD 14877 [(3,4)] 0 [14871] [] [] [] [] [14874,14875,14876,14877] CONDITIONAL_S
INJECT_T 14878 [(4,0)] D [] [] [] [] [] [] none
MERGE 14879 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14884,14885,14886,14887] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14880 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14881 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14882 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14883 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14884 [(4,2),(5,2)] D [14879] [] [] [] [((4,2),(5,2))] [14884,14885,14886,14887] CONDITIONAL_S
Y_MEAS 14885 [(5,2)] HALF_D_PLUS_2 [14879] [] [] [] [] [14884,14885,14886,14887] CONDITIONAL_S
IDLE 14886 [(4,2)] HALF_D_PLUS_2 [14879] [] [] [] [] [14884,14885,14886,14887] CONDITIONAL_S
DISCARD 14887 [(5,2)] 0 [14879] [] [] [] [] [14884,14885,14886,14887] CONDITIONAL_S
MERGE 14888 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14888,14889,14890,14891] CONDITIONAL_S
Y_MEAS 14889 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14888,14889,14890,14891] CONDITIONAL_S
IDLE 14890 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14888,14889,14890,14891] CONDITIONAL_S
DISCARD 14891 [(3,4)] 0 [] [] [] [] [] [14888,14889,14890,14891] CONDITIONAL_S
INJECT_T 14892 [(4,0)] D [] [] [] [] [] [] none
MERGE 14893 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14904,14905,14902,14903] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14894 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14895 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14896 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14897 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14898 [(0,4)] D [] [] [] [] [] [] none
MERGE 14899 [(2,4),(0,4),(1,4)] D [] [14906,14907,14908,14909] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14900 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14901 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14902 [(4,2),(5,2)] D [14893] [] [] [] [((4,2),(5,2))] [14904,14905,14902,14903] CONDITIONAL_S
Y_MEAS 14903 [(5,2)] HALF_D_PLUS_2 [14893] [] [] [] [] [14904,14905,14902,14903] CONDITIONAL_S
IDLE 14904 [(4,2)] HALF_D_PLUS_2 [14893] [] [] [] [] [14904,14905,14902,14903] CONDITIONAL_S
DISCARD 14905 [(5,2)] 0 [14893] [] [] [] [] [14904,14905,14902,14903] CONDITIONAL_S
MERGE 14906 [(2,4),(3,4)] D [14899] [] [] [] [((2,4),(3,4))] [14906,14907,14908,14909] CONDITIONAL_S
Y_MEAS 14907 [(3,4)] HALF_D_PLUS_2 [14899] [] [] [] [] [14906,14907,14908,14909] CONDITIONAL_S
IDLE 14908 [(2,4)] HALF_D_PLUS_2 [14899] [] [] [] [] [14906,14907,14908,14909] CONDITIONAL_S
DISCARD 14909 [(3,4)] 0 [14899] [] [] [] [] [14906,14907,14908,14909] CONDITIONAL_S
MERGE 14910 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14912,14913,14910,14911] CONDITIONAL_S
Y_MEAS 14911 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14912,14913,14910,14911] CONDITIONAL_S
IDLE 14912 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14912,14913,14910,14911] CONDITIONAL_S
DISCARD 14913 [(5,2)] 0 [] [] [] [] [] [14912,14913,14910,14911] CONDITIONAL_S
MERGE 14914 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14914,14915,14916,14917] CONDITIONAL_S
Y_MEAS 14915 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14914,14915,14916,14917] CONDITIONAL_S
IDLE 14916 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14914,14915,14916,14917] CONDITIONAL_S
DISCARD 14917 [(3,4)] 0 [] [] [] [] [] [14914,14915,14916,14917] CONDITIONAL_S
INJECT_T 14918 [(4,0)] D [] [] [] [] [] [] none
MERGE 14919 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14928,14929,14930,14931] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14920 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14921 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14922 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14923 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14924 [(0,4)] D [] [] [] [] [] [] none
MERGE 14925 [(2,4),(0,4),(1,4)] D [] [14932,14933,14934,14935] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14926 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14927 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14928 [(4,2),(5,2)] D [14919] [] [] [] [((4,2),(5,2))] [14928,14929,14930,14931] CONDITIONAL_S
Y_MEAS 14929 [(5,2)] HALF_D_PLUS_2 [14919] [] [] [] [] [14928,14929,14930,14931] CONDITIONAL_S
IDLE 14930 [(4,2)] HALF_D_PLUS_2 [14919] [] [] [] [] [14928,14929,14930,14931] CONDITIONAL_S
DISCARD 14931 [(5,2)] 0 [14919] [] [] [] [] [14928,14929,14930,14931] CONDITIONAL_S
MERGE 14932 [(2,4),(3,4)] D [14925] [] [] [] [((2,4),(3,4))] [14932,14933,14934,14935] CONDITIONAL_S
Y_MEAS 14933 [(3,4)] HALF_D_PLUS_2 [14925] [] [] [] [] [14932,14933,14934,14935] CONDITIONAL_S
IDLE 14934 [(2,4)] HALF_D_PLUS_2 [14925] [] [] [] [] [14932,14933,14934,14935] CONDITIONAL_S
DISCARD 14935 [(3,4)] 0 [14925] [] [] [] [] [14932,14933,14934,14935] CONDITIONAL_S
INJECT_T 14936 [(4,0)] D [] [] [] [] [] [] none
MERGE 14937 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14944,14945,14942,14943] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14938 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14939 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14940 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14941 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14942 [(4,2),(5,2)] D [14937] [] [] [] [((4,2),(5,2))] [14944,14945,14942,14943] CONDITIONAL_S
Y_MEAS 14943 [(5,2)] HALF_D_PLUS_2 [14937] [] [] [] [] [14944,14945,14942,14943] CONDITIONAL_S
IDLE 14944 [(4,2)] HALF_D_PLUS_2 [14937] [] [] [] [] [14944,14945,14942,14943] CONDITIONAL_S
DISCARD 14945 [(5,2)] 0 [14937] [] [] [] [] [14944,14945,14942,14943] CONDITIONAL_S
MERGE 14946 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [14946,14947,14948,14949] CONDITIONAL_S
Y_MEAS 14947 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [14946,14947,14948,14949] CONDITIONAL_S
IDLE 14948 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [14946,14947,14948,14949] CONDITIONAL_S
DISCARD 14949 [(3,4)] 0 [] [] [] [] [] [14946,14947,14948,14949] CONDITIONAL_S
INJECT_T 14950 [(0,4)] D [] [] [] [] [] [] none
MERGE 14951 [(2,4),(0,4),(1,4)] D [] [14954,14955,14956,14957] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14952 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14953 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14954 [(2,4),(3,4)] D [14951] [] [] [] [((2,4),(3,4))] [14954,14955,14956,14957] CONDITIONAL_S
Y_MEAS 14955 [(3,4)] HALF_D_PLUS_2 [14951] [] [] [] [] [14954,14955,14956,14957] CONDITIONAL_S
IDLE 14956 [(2,4)] HALF_D_PLUS_2 [14951] [] [] [] [] [14954,14955,14956,14957] CONDITIONAL_S
DISCARD 14957 [(3,4)] 0 [14951] [] [] [] [] [14954,14955,14956,14957] CONDITIONAL_S
INJECT_T 14958 [(4,0)] D [] [] [] [] [] [] none
MERGE 14959 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14964,14965,14966,14967] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14960 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14961 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14962 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14963 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14964 [(4,2),(5,2)] D [14959] [] [] [] [((4,2),(5,2))] [14964,14965,14966,14967] CONDITIONAL_S
Y_MEAS 14965 [(5,2)] HALF_D_PLUS_2 [14959] [] [] [] [] [14964,14965,14966,14967] CONDITIONAL_S
IDLE 14966 [(4,2)] HALF_D_PLUS_2 [14959] [] [] [] [] [14964,14965,14966,14967] CONDITIONAL_S
DISCARD 14967 [(5,2)] 0 [14959] [] [] [] [] [14964,14965,14966,14967] CONDITIONAL_S
INJECT_T 14968 [(0,4)] D [] [] [] [] [] [] none
MERGE 14969 [(2,4),(0,4),(1,4)] D [] [14972,14973,14974,14975] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14970 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14971 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14972 [(2,4),(3,4)] D [14969] [] [] [] [((2,4),(3,4))] [14972,14973,14974,14975] CONDITIONAL_S
Y_MEAS 14973 [(3,4)] HALF_D_PLUS_2 [14969] [] [] [] [] [14972,14973,14974,14975] CONDITIONAL_S
IDLE 14974 [(2,4)] HALF_D_PLUS_2 [14969] [] [] [] [] [14972,14973,14974,14975] CONDITIONAL_S
DISCARD 14975 [(3,4)] 0 [14969] [] [] [] [] [14972,14973,14974,14975] CONDITIONAL_S
MERGE 14976 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14976,14977,14978,14979] CONDITIONAL_S
Y_MEAS 14977 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14976,14977,14978,14979] CONDITIONAL_S
IDLE 14978 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14976,14977,14978,14979] CONDITIONAL_S
DISCARD 14979 [(5,2)] 0 [] [] [] [] [] [14976,14977,14978,14979] CONDITIONAL_S
INJECT_T 14980 [(4,0)] D [] [] [] [] [] [] none
MERGE 14981 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14992,14993,14990,14991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14982 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14983 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14984 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14985 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14986 [(0,4)] D [] [] [] [] [] [] none
MERGE 14987 [(2,4),(0,4),(1,4)] D [] [14994,14995,14996,14997] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 14988 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14989 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14990 [(4,2),(5,2)] D [14981] [] [] [] [((4,2),(5,2))] [14992,14993,14990,14991] CONDITIONAL_S
Y_MEAS 14991 [(5,2)] HALF_D_PLUS_2 [14981] [] [] [] [] [14992,14993,14990,14991] CONDITIONAL_S
IDLE 14992 [(4,2)] HALF_D_PLUS_2 [14981] [] [] [] [] [14992,14993,14990,14991] CONDITIONAL_S
DISCARD 14993 [(5,2)] 0 [14981] [] [] [] [] [14992,14993,14990,14991] CONDITIONAL_S
MERGE 14994 [(2,4),(3,4)] D [14987] [] [] [] [((2,4),(3,4))] [14994,14995,14996,14997] CONDITIONAL_S
Y_MEAS 14995 [(3,4)] HALF_D_PLUS_2 [14987] [] [] [] [] [14994,14995,14996,14997] CONDITIONAL_S
IDLE 14996 [(2,4)] HALF_D_PLUS_2 [14987] [] [] [] [] [14994,14995,14996,14997] CONDITIONAL_S
DISCARD 14997 [(3,4)] 0 [14987] [] [] [] [] [14994,14995,14996,14997] CONDITIONAL_S
INJECT_T 14998 [(4,0)] D [] [] [] [] [] [] none
MERGE 14999 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15008,15009,15010,15011] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15000 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15001 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15002 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15003 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15004 [(0,4)] D [] [] [] [] [] [] none
MERGE 15005 [(2,4),(0,4),(1,4)] D [] [15012,15013,15014,15015] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15006 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15007 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15008 [(4,2),(5,2)] D [14999] [] [] [] [((4,2),(5,2))] [15008,15009,15010,15011] CONDITIONAL_S
Y_MEAS 15009 [(5,2)] HALF_D_PLUS_2 [14999] [] [] [] [] [15008,15009,15010,15011] CONDITIONAL_S
IDLE 15010 [(4,2)] HALF_D_PLUS_2 [14999] [] [] [] [] [15008,15009,15010,15011] CONDITIONAL_S
DISCARD 15011 [(5,2)] 0 [14999] [] [] [] [] [15008,15009,15010,15011] CONDITIONAL_S
MERGE 15012 [(2,4),(3,4)] D [15005] [] [] [] [((2,4),(3,4))] [15012,15013,15014,15015] CONDITIONAL_S
Y_MEAS 15013 [(3,4)] HALF_D_PLUS_2 [15005] [] [] [] [] [15012,15013,15014,15015] CONDITIONAL_S
IDLE 15014 [(2,4)] HALF_D_PLUS_2 [15005] [] [] [] [] [15012,15013,15014,15015] CONDITIONAL_S
DISCARD 15015 [(3,4)] 0 [15005] [] [] [] [] [15012,15013,15014,15015] CONDITIONAL_S
INJECT_T 15016 [(4,0)] D [] [] [] [] [] [] none
MERGE 15017 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15026,15027,15028,15029] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15018 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15019 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15020 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15021 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15022 [(0,4)] D [] [] [] [] [] [] none
MERGE 15023 [(2,4),(0,4),(1,4)] D [] [15032,15033,15030,15031] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15024 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15025 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15026 [(4,2),(5,2)] D [15017] [] [] [] [((4,2),(5,2))] [15026,15027,15028,15029] CONDITIONAL_S
Y_MEAS 15027 [(5,2)] HALF_D_PLUS_2 [15017] [] [] [] [] [15026,15027,15028,15029] CONDITIONAL_S
IDLE 15028 [(4,2)] HALF_D_PLUS_2 [15017] [] [] [] [] [15026,15027,15028,15029] CONDITIONAL_S
DISCARD 15029 [(5,2)] 0 [15017] [] [] [] [] [15026,15027,15028,15029] CONDITIONAL_S
MERGE 15030 [(2,4),(3,4)] D [15023] [] [] [] [((2,4),(3,4))] [15032,15033,15030,15031] CONDITIONAL_S
Y_MEAS 15031 [(3,4)] HALF_D_PLUS_2 [15023] [] [] [] [] [15032,15033,15030,15031] CONDITIONAL_S
IDLE 15032 [(2,4)] HALF_D_PLUS_2 [15023] [] [] [] [] [15032,15033,15030,15031] CONDITIONAL_S
DISCARD 15033 [(3,4)] 0 [15023] [] [] [] [] [15032,15033,15030,15031] CONDITIONAL_S
INJECT_T 15034 [(4,0)] D [] [] [] [] [] [] none
MERGE 15035 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15044,15045,15046,15047] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15036 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15037 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15038 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15039 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15040 [(0,4)] D [] [] [] [] [] [] none
MERGE 15041 [(2,4),(0,4),(1,4)] D [] [15048,15049,15050,15051] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15042 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15043 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15044 [(4,2),(5,2)] D [15035] [] [] [] [((4,2),(5,2))] [15044,15045,15046,15047] CONDITIONAL_S
Y_MEAS 15045 [(5,2)] HALF_D_PLUS_2 [15035] [] [] [] [] [15044,15045,15046,15047] CONDITIONAL_S
IDLE 15046 [(4,2)] HALF_D_PLUS_2 [15035] [] [] [] [] [15044,15045,15046,15047] CONDITIONAL_S
DISCARD 15047 [(5,2)] 0 [15035] [] [] [] [] [15044,15045,15046,15047] CONDITIONAL_S
MERGE 15048 [(2,4),(3,4)] D [15041] [] [] [] [((2,4),(3,4))] [15048,15049,15050,15051] CONDITIONAL_S
Y_MEAS 15049 [(3,4)] HALF_D_PLUS_2 [15041] [] [] [] [] [15048,15049,15050,15051] CONDITIONAL_S
IDLE 15050 [(2,4)] HALF_D_PLUS_2 [15041] [] [] [] [] [15048,15049,15050,15051] CONDITIONAL_S
DISCARD 15051 [(3,4)] 0 [15041] [] [] [] [] [15048,15049,15050,15051] CONDITIONAL_S
INJECT_T 15052 [(4,0)] D [] [] [] [] [] [] none
MERGE 15053 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15064,15065,15062,15063] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15054 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15055 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15056 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15057 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15058 [(0,4)] D [] [] [] [] [] [] none
MERGE 15059 [(2,4),(0,4),(1,4)] D [] [15066,15067,15068,15069] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15060 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15061 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15062 [(4,2),(5,2)] D [15053] [] [] [] [((4,2),(5,2))] [15064,15065,15062,15063] CONDITIONAL_S
Y_MEAS 15063 [(5,2)] HALF_D_PLUS_2 [15053] [] [] [] [] [15064,15065,15062,15063] CONDITIONAL_S
IDLE 15064 [(4,2)] HALF_D_PLUS_2 [15053] [] [] [] [] [15064,15065,15062,15063] CONDITIONAL_S
DISCARD 15065 [(5,2)] 0 [15053] [] [] [] [] [15064,15065,15062,15063] CONDITIONAL_S
MERGE 15066 [(2,4),(3,4)] D [15059] [] [] [] [((2,4),(3,4))] [15066,15067,15068,15069] CONDITIONAL_S
Y_MEAS 15067 [(3,4)] HALF_D_PLUS_2 [15059] [] [] [] [] [15066,15067,15068,15069] CONDITIONAL_S
IDLE 15068 [(2,4)] HALF_D_PLUS_2 [15059] [] [] [] [] [15066,15067,15068,15069] CONDITIONAL_S
DISCARD 15069 [(3,4)] 0 [15059] [] [] [] [] [15066,15067,15068,15069] CONDITIONAL_S
INJECT_T 15070 [(0,4)] D [] [] [] [] [] [] none
MERGE 15071 [(2,4),(0,4),(1,4)] D [] [15080,15081,15078,15079] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15072 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15073 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15074 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15074,15075,15076,15077] CONDITIONAL_S
Y_MEAS 15075 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15074,15075,15076,15077] CONDITIONAL_S
IDLE 15076 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15074,15075,15076,15077] CONDITIONAL_S
DISCARD 15077 [(5,2)] 0 [] [] [] [] [] [15074,15075,15076,15077] CONDITIONAL_S
MERGE 15078 [(2,4),(3,4)] D [15071] [] [] [] [((2,4),(3,4))] [15080,15081,15078,15079] CONDITIONAL_S
Y_MEAS 15079 [(3,4)] HALF_D_PLUS_2 [15071] [] [] [] [] [15080,15081,15078,15079] CONDITIONAL_S
IDLE 15080 [(2,4)] HALF_D_PLUS_2 [15071] [] [] [] [] [15080,15081,15078,15079] CONDITIONAL_S
DISCARD 15081 [(3,4)] 0 [15071] [] [] [] [] [15080,15081,15078,15079] CONDITIONAL_S
INJECT_T 15082 [(4,0)] D [] [] [] [] [] [] none
MERGE 15083 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15088,15089,15090,15091] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15084 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15085 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15086 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15087 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15088 [(4,2),(5,2)] D [15083] [] [] [] [((4,2),(5,2))] [15088,15089,15090,15091] CONDITIONAL_S
Y_MEAS 15089 [(5,2)] HALF_D_PLUS_2 [15083] [] [] [] [] [15088,15089,15090,15091] CONDITIONAL_S
IDLE 15090 [(4,2)] HALF_D_PLUS_2 [15083] [] [] [] [] [15088,15089,15090,15091] CONDITIONAL_S
DISCARD 15091 [(5,2)] 0 [15083] [] [] [] [] [15088,15089,15090,15091] CONDITIONAL_S
MERGE 15092 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15092,15093,15094,15095] CONDITIONAL_S
Y_MEAS 15093 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15092,15093,15094,15095] CONDITIONAL_S
IDLE 15094 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15092,15093,15094,15095] CONDITIONAL_S
DISCARD 15095 [(3,4)] 0 [] [] [] [] [] [15092,15093,15094,15095] CONDITIONAL_S
INJECT_T 15096 [(0,4)] D [] [] [] [] [] [] none
MERGE 15097 [(2,4),(0,4),(1,4)] D [] [15104,15105,15106,15107] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15098 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15099 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15100 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15100,15101,15102,15103] CONDITIONAL_S
Y_MEAS 15101 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15100,15101,15102,15103] CONDITIONAL_S
IDLE 15102 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15100,15101,15102,15103] CONDITIONAL_S
DISCARD 15103 [(5,2)] 0 [] [] [] [] [] [15100,15101,15102,15103] CONDITIONAL_S
MERGE 15104 [(2,4),(3,4)] D [15097] [] [] [] [((2,4),(3,4))] [15104,15105,15106,15107] CONDITIONAL_S
Y_MEAS 15105 [(3,4)] HALF_D_PLUS_2 [15097] [] [] [] [] [15104,15105,15106,15107] CONDITIONAL_S
IDLE 15106 [(2,4)] HALF_D_PLUS_2 [15097] [] [] [] [] [15104,15105,15106,15107] CONDITIONAL_S
DISCARD 15107 [(3,4)] 0 [15097] [] [] [] [] [15104,15105,15106,15107] CONDITIONAL_S
INJECT_T 15108 [(4,0)] D [] [] [] [] [] [] none
MERGE 15109 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15114,15115,15116,15117] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15110 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15111 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15112 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15113 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15114 [(4,2),(5,2)] D [15109] [] [] [] [((4,2),(5,2))] [15114,15115,15116,15117] CONDITIONAL_S
Y_MEAS 15115 [(5,2)] HALF_D_PLUS_2 [15109] [] [] [] [] [15114,15115,15116,15117] CONDITIONAL_S
IDLE 15116 [(4,2)] HALF_D_PLUS_2 [15109] [] [] [] [] [15114,15115,15116,15117] CONDITIONAL_S
DISCARD 15117 [(5,2)] 0 [15109] [] [] [] [] [15114,15115,15116,15117] CONDITIONAL_S
MERGE 15118 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15120,15121,15118,15119] CONDITIONAL_S
Y_MEAS 15119 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15120,15121,15118,15119] CONDITIONAL_S
IDLE 15120 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15120,15121,15118,15119] CONDITIONAL_S
DISCARD 15121 [(3,4)] 0 [] [] [] [] [] [15120,15121,15118,15119] CONDITIONAL_S
INJECT_T 15122 [(4,0)] D [] [] [] [] [] [] none
MERGE 15123 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15132,15133,15134,15135] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15124 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15125 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15126 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15127 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15128 [(0,4)] D [] [] [] [] [] [] none
MERGE 15129 [(2,4),(0,4),(1,4)] D [] [15136,15137,15138,15139] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15130 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15131 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15132 [(4,2),(5,2)] D [15123] [] [] [] [((4,2),(5,2))] [15132,15133,15134,15135] CONDITIONAL_S
Y_MEAS 15133 [(5,2)] HALF_D_PLUS_2 [15123] [] [] [] [] [15132,15133,15134,15135] CONDITIONAL_S
IDLE 15134 [(4,2)] HALF_D_PLUS_2 [15123] [] [] [] [] [15132,15133,15134,15135] CONDITIONAL_S
DISCARD 15135 [(5,2)] 0 [15123] [] [] [] [] [15132,15133,15134,15135] CONDITIONAL_S
MERGE 15136 [(2,4),(3,4)] D [15129] [] [] [] [((2,4),(3,4))] [15136,15137,15138,15139] CONDITIONAL_S
Y_MEAS 15137 [(3,4)] HALF_D_PLUS_2 [15129] [] [] [] [] [15136,15137,15138,15139] CONDITIONAL_S
IDLE 15138 [(2,4)] HALF_D_PLUS_2 [15129] [] [] [] [] [15136,15137,15138,15139] CONDITIONAL_S
DISCARD 15139 [(3,4)] 0 [15129] [] [] [] [] [15136,15137,15138,15139] CONDITIONAL_S
MERGE 15140 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15140,15141,15142,15143] CONDITIONAL_S
Y_MEAS 15141 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15140,15141,15142,15143] CONDITIONAL_S
IDLE 15142 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15140,15141,15142,15143] CONDITIONAL_S
DISCARD 15143 [(5,2)] 0 [] [] [] [] [] [15140,15141,15142,15143] CONDITIONAL_S
MERGE 15144 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15144,15145,15146,15147] CONDITIONAL_S
Y_MEAS 15145 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15144,15145,15146,15147] CONDITIONAL_S
IDLE 15146 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15144,15145,15146,15147] CONDITIONAL_S
DISCARD 15147 [(3,4)] 0 [] [] [] [] [] [15144,15145,15146,15147] CONDITIONAL_S
INJECT_T 15148 [(4,0)] D [] [] [] [] [] [] none
MERGE 15149 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15160,15161,15158,15159] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15150 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15151 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15152 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15153 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15154 [(0,4)] D [] [] [] [] [] [] none
MERGE 15155 [(2,4),(0,4),(1,4)] D [] [15162,15163,15164,15165] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15156 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15157 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15158 [(4,2),(5,2)] D [15149] [] [] [] [((4,2),(5,2))] [15160,15161,15158,15159] CONDITIONAL_S
Y_MEAS 15159 [(5,2)] HALF_D_PLUS_2 [15149] [] [] [] [] [15160,15161,15158,15159] CONDITIONAL_S
IDLE 15160 [(4,2)] HALF_D_PLUS_2 [15149] [] [] [] [] [15160,15161,15158,15159] CONDITIONAL_S
DISCARD 15161 [(5,2)] 0 [15149] [] [] [] [] [15160,15161,15158,15159] CONDITIONAL_S
MERGE 15162 [(2,4),(3,4)] D [15155] [] [] [] [((2,4),(3,4))] [15162,15163,15164,15165] CONDITIONAL_S
Y_MEAS 15163 [(3,4)] HALF_D_PLUS_2 [15155] [] [] [] [] [15162,15163,15164,15165] CONDITIONAL_S
IDLE 15164 [(2,4)] HALF_D_PLUS_2 [15155] [] [] [] [] [15162,15163,15164,15165] CONDITIONAL_S
DISCARD 15165 [(3,4)] 0 [15155] [] [] [] [] [15162,15163,15164,15165] CONDITIONAL_S
INJECT_T 15166 [(0,4)] D [] [] [] [] [] [] none
MERGE 15167 [(2,4),(0,4),(1,4)] D [] [15176,15177,15174,15175] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15168 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15169 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15170 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15170,15171,15172,15173] CONDITIONAL_S
Y_MEAS 15171 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15170,15171,15172,15173] CONDITIONAL_S
IDLE 15172 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15170,15171,15172,15173] CONDITIONAL_S
DISCARD 15173 [(5,2)] 0 [] [] [] [] [] [15170,15171,15172,15173] CONDITIONAL_S
MERGE 15174 [(2,4),(3,4)] D [15167] [] [] [] [((2,4),(3,4))] [15176,15177,15174,15175] CONDITIONAL_S
Y_MEAS 15175 [(3,4)] HALF_D_PLUS_2 [15167] [] [] [] [] [15176,15177,15174,15175] CONDITIONAL_S
IDLE 15176 [(2,4)] HALF_D_PLUS_2 [15167] [] [] [] [] [15176,15177,15174,15175] CONDITIONAL_S
DISCARD 15177 [(3,4)] 0 [15167] [] [] [] [] [15176,15177,15174,15175] CONDITIONAL_S
INJECT_T 15178 [(4,0)] D [] [] [] [] [] [] none
MERGE 15179 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15184,15185,15186,15187] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15180 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15181 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15182 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15183 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15184 [(4,2),(5,2)] D [15179] [] [] [] [((4,2),(5,2))] [15184,15185,15186,15187] CONDITIONAL_S
Y_MEAS 15185 [(5,2)] HALF_D_PLUS_2 [15179] [] [] [] [] [15184,15185,15186,15187] CONDITIONAL_S
IDLE 15186 [(4,2)] HALF_D_PLUS_2 [15179] [] [] [] [] [15184,15185,15186,15187] CONDITIONAL_S
DISCARD 15187 [(5,2)] 0 [15179] [] [] [] [] [15184,15185,15186,15187] CONDITIONAL_S
INJECT_T 15188 [(0,4)] D [] [] [] [] [] [] none
MERGE 15189 [(2,4),(0,4),(1,4)] D [] [15192,15193,15194,15195] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15190 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15191 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15192 [(2,4),(3,4)] D [15189] [] [] [] [((2,4),(3,4))] [15192,15193,15194,15195] CONDITIONAL_S
Y_MEAS 15193 [(3,4)] HALF_D_PLUS_2 [15189] [] [] [] [] [15192,15193,15194,15195] CONDITIONAL_S
IDLE 15194 [(2,4)] HALF_D_PLUS_2 [15189] [] [] [] [] [15192,15193,15194,15195] CONDITIONAL_S
DISCARD 15195 [(3,4)] 0 [15189] [] [] [] [] [15192,15193,15194,15195] CONDITIONAL_S
INJECT_T 15196 [(4,0)] D [] [] [] [] [] [] none
MERGE 15197 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15202,15203,15204,15205] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15198 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15199 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15200 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15201 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15202 [(4,2),(5,2)] D [15197] [] [] [] [((4,2),(5,2))] [15202,15203,15204,15205] CONDITIONAL_S
Y_MEAS 15203 [(5,2)] HALF_D_PLUS_2 [15197] [] [] [] [] [15202,15203,15204,15205] CONDITIONAL_S
IDLE 15204 [(4,2)] HALF_D_PLUS_2 [15197] [] [] [] [] [15202,15203,15204,15205] CONDITIONAL_S
DISCARD 15205 [(5,2)] 0 [15197] [] [] [] [] [15202,15203,15204,15205] CONDITIONAL_S
INJECT_T 15206 [(0,4)] D [] [] [] [] [] [] none
MERGE 15207 [(2,4),(0,4),(1,4)] D [] [15210,15211,15212,15213] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15208 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15209 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15210 [(2,4),(3,4)] D [15207] [] [] [] [((2,4),(3,4))] [15210,15211,15212,15213] CONDITIONAL_S
Y_MEAS 15211 [(3,4)] HALF_D_PLUS_2 [15207] [] [] [] [] [15210,15211,15212,15213] CONDITIONAL_S
IDLE 15212 [(2,4)] HALF_D_PLUS_2 [15207] [] [] [] [] [15210,15211,15212,15213] CONDITIONAL_S
DISCARD 15213 [(3,4)] 0 [15207] [] [] [] [] [15210,15211,15212,15213] CONDITIONAL_S
INJECT_T 15214 [(4,0)] D [] [] [] [] [] [] none
MERGE 15215 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15220,15221,15222,15223] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15216 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15217 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15218 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15219 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15220 [(4,2),(5,2)] D [15215] [] [] [] [((4,2),(5,2))] [15220,15221,15222,15223] CONDITIONAL_S
Y_MEAS 15221 [(5,2)] HALF_D_PLUS_2 [15215] [] [] [] [] [15220,15221,15222,15223] CONDITIONAL_S
IDLE 15222 [(4,2)] HALF_D_PLUS_2 [15215] [] [] [] [] [15220,15221,15222,15223] CONDITIONAL_S
DISCARD 15223 [(5,2)] 0 [15215] [] [] [] [] [15220,15221,15222,15223] CONDITIONAL_S
INJECT_T 15224 [(0,4)] D [] [] [] [] [] [] none
MERGE 15225 [(2,4),(0,4),(1,4)] D [] [15228,15229,15230,15231] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15226 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15227 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15228 [(2,4),(3,4)] D [15225] [] [] [] [((2,4),(3,4))] [15228,15229,15230,15231] CONDITIONAL_S
Y_MEAS 15229 [(3,4)] HALF_D_PLUS_2 [15225] [] [] [] [] [15228,15229,15230,15231] CONDITIONAL_S
IDLE 15230 [(2,4)] HALF_D_PLUS_2 [15225] [] [] [] [] [15228,15229,15230,15231] CONDITIONAL_S
DISCARD 15231 [(3,4)] 0 [15225] [] [] [] [] [15228,15229,15230,15231] CONDITIONAL_S
MERGE 15232 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15232,15233,15234,15235] CONDITIONAL_S
Y_MEAS 15233 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15232,15233,15234,15235] CONDITIONAL_S
IDLE 15234 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15232,15233,15234,15235] CONDITIONAL_S
DISCARD 15235 [(5,2)] 0 [] [] [] [] [] [15232,15233,15234,15235] CONDITIONAL_S
INJECT_T 15236 [(4,0)] D [] [] [] [] [] [] none
MERGE 15237 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15242,15243,15244,15245] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15238 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15239 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15240 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15241 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15242 [(4,2),(5,2)] D [15237] [] [] [] [((4,2),(5,2))] [15242,15243,15244,15245] CONDITIONAL_S
Y_MEAS 15243 [(5,2)] HALF_D_PLUS_2 [15237] [] [] [] [] [15242,15243,15244,15245] CONDITIONAL_S
IDLE 15244 [(4,2)] HALF_D_PLUS_2 [15237] [] [] [] [] [15242,15243,15244,15245] CONDITIONAL_S
DISCARD 15245 [(5,2)] 0 [15237] [] [] [] [] [15242,15243,15244,15245] CONDITIONAL_S
INJECT_T 15246 [(0,4)] D [] [] [] [] [] [] none
MERGE 15247 [(2,4),(0,4),(1,4)] D [] [15250,15251,15252,15253] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15248 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15249 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15250 [(2,4),(3,4)] D [15247] [] [] [] [((2,4),(3,4))] [15250,15251,15252,15253] CONDITIONAL_S
Y_MEAS 15251 [(3,4)] HALF_D_PLUS_2 [15247] [] [] [] [] [15250,15251,15252,15253] CONDITIONAL_S
IDLE 15252 [(2,4)] HALF_D_PLUS_2 [15247] [] [] [] [] [15250,15251,15252,15253] CONDITIONAL_S
DISCARD 15253 [(3,4)] 0 [15247] [] [] [] [] [15250,15251,15252,15253] CONDITIONAL_S
INJECT_T 15254 [(4,0)] D [] [] [] [] [] [] none
MERGE 15255 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15260,15261,15262,15263] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15256 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15257 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15258 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15259 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15260 [(4,2),(5,2)] D [15255] [] [] [] [((4,2),(5,2))] [15260,15261,15262,15263] CONDITIONAL_S
Y_MEAS 15261 [(5,2)] HALF_D_PLUS_2 [15255] [] [] [] [] [15260,15261,15262,15263] CONDITIONAL_S
IDLE 15262 [(4,2)] HALF_D_PLUS_2 [15255] [] [] [] [] [15260,15261,15262,15263] CONDITIONAL_S
DISCARD 15263 [(5,2)] 0 [15255] [] [] [] [] [15260,15261,15262,15263] CONDITIONAL_S
INJECT_T 15264 [(0,4)] D [] [] [] [] [] [] none
MERGE 15265 [(2,4),(0,4),(1,4)] D [] [15268,15269,15270,15271] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15266 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15267 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15268 [(2,4),(3,4)] D [15265] [] [] [] [((2,4),(3,4))] [15268,15269,15270,15271] CONDITIONAL_S
Y_MEAS 15269 [(3,4)] HALF_D_PLUS_2 [15265] [] [] [] [] [15268,15269,15270,15271] CONDITIONAL_S
IDLE 15270 [(2,4)] HALF_D_PLUS_2 [15265] [] [] [] [] [15268,15269,15270,15271] CONDITIONAL_S
DISCARD 15271 [(3,4)] 0 [15265] [] [] [] [] [15268,15269,15270,15271] CONDITIONAL_S
MERGE 15272 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15272,15273,15274,15275] CONDITIONAL_S
Y_MEAS 15273 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15272,15273,15274,15275] CONDITIONAL_S
IDLE 15274 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15272,15273,15274,15275] CONDITIONAL_S
DISCARD 15275 [(5,2)] 0 [] [] [] [] [] [15272,15273,15274,15275] CONDITIONAL_S
INJECT_T 15276 [(4,0)] D [] [] [] [] [] [] none
MERGE 15277 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15282,15283,15284,15285] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15278 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15279 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15280 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15281 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15282 [(4,2),(5,2)] D [15277] [] [] [] [((4,2),(5,2))] [15282,15283,15284,15285] CONDITIONAL_S
Y_MEAS 15283 [(5,2)] HALF_D_PLUS_2 [15277] [] [] [] [] [15282,15283,15284,15285] CONDITIONAL_S
IDLE 15284 [(4,2)] HALF_D_PLUS_2 [15277] [] [] [] [] [15282,15283,15284,15285] CONDITIONAL_S
DISCARD 15285 [(5,2)] 0 [15277] [] [] [] [] [15282,15283,15284,15285] CONDITIONAL_S
MERGE 15286 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15288,15289,15286,15287] CONDITIONAL_S
Y_MEAS 15287 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15288,15289,15286,15287] CONDITIONAL_S
IDLE 15288 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15288,15289,15286,15287] CONDITIONAL_S
DISCARD 15289 [(3,4)] 0 [] [] [] [] [] [15288,15289,15286,15287] CONDITIONAL_S
INJECT_T 15290 [(0,4)] D [] [] [] [] [] [] none
MERGE 15291 [(2,4),(0,4),(1,4)] D [] [15296,15297,15294,15295] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15292 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15293 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15294 [(2,4),(3,4)] D [15291] [] [] [] [((2,4),(3,4))] [15296,15297,15294,15295] CONDITIONAL_S
Y_MEAS 15295 [(3,4)] HALF_D_PLUS_2 [15291] [] [] [] [] [15296,15297,15294,15295] CONDITIONAL_S
IDLE 15296 [(2,4)] HALF_D_PLUS_2 [15291] [] [] [] [] [15296,15297,15294,15295] CONDITIONAL_S
DISCARD 15297 [(3,4)] 0 [15291] [] [] [] [] [15296,15297,15294,15295] CONDITIONAL_S
INJECT_T 15298 [(4,0)] D [] [] [] [] [] [] none
MERGE 15299 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15304,15305,15306,15307] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15300 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15301 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15302 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15303 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15304 [(4,2),(5,2)] D [15299] [] [] [] [((4,2),(5,2))] [15304,15305,15306,15307] CONDITIONAL_S
Y_MEAS 15305 [(5,2)] HALF_D_PLUS_2 [15299] [] [] [] [] [15304,15305,15306,15307] CONDITIONAL_S
IDLE 15306 [(4,2)] HALF_D_PLUS_2 [15299] [] [] [] [] [15304,15305,15306,15307] CONDITIONAL_S
DISCARD 15307 [(5,2)] 0 [15299] [] [] [] [] [15304,15305,15306,15307] CONDITIONAL_S
MERGE 15308 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15308,15309,15310,15311] CONDITIONAL_S
Y_MEAS 15309 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15308,15309,15310,15311] CONDITIONAL_S
IDLE 15310 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15308,15309,15310,15311] CONDITIONAL_S
DISCARD 15311 [(3,4)] 0 [] [] [] [] [] [15308,15309,15310,15311] CONDITIONAL_S
INJECT_T 15312 [(0,4)] D [] [] [] [] [] [] none
MERGE 15313 [(2,4),(0,4),(1,4)] D [] [15316,15317,15318,15319] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15314 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15315 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15316 [(2,4),(3,4)] D [15313] [] [] [] [((2,4),(3,4))] [15316,15317,15318,15319] CONDITIONAL_S
Y_MEAS 15317 [(3,4)] HALF_D_PLUS_2 [15313] [] [] [] [] [15316,15317,15318,15319] CONDITIONAL_S
IDLE 15318 [(2,4)] HALF_D_PLUS_2 [15313] [] [] [] [] [15316,15317,15318,15319] CONDITIONAL_S
DISCARD 15319 [(3,4)] 0 [15313] [] [] [] [] [15316,15317,15318,15319] CONDITIONAL_S
MERGE 15320 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15320,15321,15322,15323] CONDITIONAL_S
Y_MEAS 15321 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15320,15321,15322,15323] CONDITIONAL_S
IDLE 15322 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15320,15321,15322,15323] CONDITIONAL_S
DISCARD 15323 [(5,2)] 0 [] [] [] [] [] [15320,15321,15322,15323] CONDITIONAL_S
INJECT_T 15324 [(4,0)] D [] [] [] [] [] [] none
MERGE 15325 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15330,15331,15332,15333] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15326 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15327 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15328 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15329 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15330 [(4,2),(5,2)] D [15325] [] [] [] [((4,2),(5,2))] [15330,15331,15332,15333] CONDITIONAL_S
Y_MEAS 15331 [(5,2)] HALF_D_PLUS_2 [15325] [] [] [] [] [15330,15331,15332,15333] CONDITIONAL_S
IDLE 15332 [(4,2)] HALF_D_PLUS_2 [15325] [] [] [] [] [15330,15331,15332,15333] CONDITIONAL_S
DISCARD 15333 [(5,2)] 0 [15325] [] [] [] [] [15330,15331,15332,15333] CONDITIONAL_S
INJECT_T 15334 [(0,4)] D [] [] [] [] [] [] none
MERGE 15335 [(2,4),(0,4),(1,4)] D [] [15338,15339,15340,15341] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15336 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15337 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15338 [(2,4),(3,4)] D [15335] [] [] [] [((2,4),(3,4))] [15338,15339,15340,15341] CONDITIONAL_S
Y_MEAS 15339 [(3,4)] HALF_D_PLUS_2 [15335] [] [] [] [] [15338,15339,15340,15341] CONDITIONAL_S
IDLE 15340 [(2,4)] HALF_D_PLUS_2 [15335] [] [] [] [] [15338,15339,15340,15341] CONDITIONAL_S
DISCARD 15341 [(3,4)] 0 [15335] [] [] [] [] [15338,15339,15340,15341] CONDITIONAL_S
INJECT_T 15342 [(4,0)] D [] [] [] [] [] [] none
MERGE 15343 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15348,15349,15350,15351] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15344 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15345 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15346 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15347 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15348 [(4,2),(5,2)] D [15343] [] [] [] [((4,2),(5,2))] [15348,15349,15350,15351] CONDITIONAL_S
Y_MEAS 15349 [(5,2)] HALF_D_PLUS_2 [15343] [] [] [] [] [15348,15349,15350,15351] CONDITIONAL_S
IDLE 15350 [(4,2)] HALF_D_PLUS_2 [15343] [] [] [] [] [15348,15349,15350,15351] CONDITIONAL_S
DISCARD 15351 [(5,2)] 0 [15343] [] [] [] [] [15348,15349,15350,15351] CONDITIONAL_S
INJECT_T 15352 [(0,4)] D [] [] [] [] [] [] none
MERGE 15353 [(2,4),(0,4),(1,4)] D [] [15356,15357,15358,15359] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15354 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15355 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15356 [(2,4),(3,4)] D [15353] [] [] [] [((2,4),(3,4))] [15356,15357,15358,15359] CONDITIONAL_S
Y_MEAS 15357 [(3,4)] HALF_D_PLUS_2 [15353] [] [] [] [] [15356,15357,15358,15359] CONDITIONAL_S
IDLE 15358 [(2,4)] HALF_D_PLUS_2 [15353] [] [] [] [] [15356,15357,15358,15359] CONDITIONAL_S
DISCARD 15359 [(3,4)] 0 [15353] [] [] [] [] [15356,15357,15358,15359] CONDITIONAL_S
INJECT_T 15360 [(4,0)] D [] [] [] [] [] [] none
MERGE 15361 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15368,15369,15366,15367] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15362 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15363 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15364 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15365 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15366 [(4,2),(5,2)] D [15361] [] [] [] [((4,2),(5,2))] [15368,15369,15366,15367] CONDITIONAL_S
Y_MEAS 15367 [(5,2)] HALF_D_PLUS_2 [15361] [] [] [] [] [15368,15369,15366,15367] CONDITIONAL_S
IDLE 15368 [(4,2)] HALF_D_PLUS_2 [15361] [] [] [] [] [15368,15369,15366,15367] CONDITIONAL_S
DISCARD 15369 [(5,2)] 0 [15361] [] [] [] [] [15368,15369,15366,15367] CONDITIONAL_S
MERGE 15370 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15370,15371,15372,15373] CONDITIONAL_S
Y_MEAS 15371 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15370,15371,15372,15373] CONDITIONAL_S
IDLE 15372 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15370,15371,15372,15373] CONDITIONAL_S
DISCARD 15373 [(3,4)] 0 [] [] [] [] [] [15370,15371,15372,15373] CONDITIONAL_S
INJECT_T 15374 [(0,4)] D [] [] [] [] [] [] none
MERGE 15375 [(2,4),(0,4),(1,4)] D [] [15378,15379,15380,15381] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15376 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15377 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15378 [(2,4),(3,4)] D [15375] [] [] [] [((2,4),(3,4))] [15378,15379,15380,15381] CONDITIONAL_S
Y_MEAS 15379 [(3,4)] HALF_D_PLUS_2 [15375] [] [] [] [] [15378,15379,15380,15381] CONDITIONAL_S
IDLE 15380 [(2,4)] HALF_D_PLUS_2 [15375] [] [] [] [] [15378,15379,15380,15381] CONDITIONAL_S
DISCARD 15381 [(3,4)] 0 [15375] [] [] [] [] [15378,15379,15380,15381] CONDITIONAL_S
MERGE 15382 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15384,15385,15382,15383] CONDITIONAL_S
Y_MEAS 15383 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15384,15385,15382,15383] CONDITIONAL_S
IDLE 15384 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15384,15385,15382,15383] CONDITIONAL_S
DISCARD 15385 [(5,2)] 0 [] [] [] [] [] [15384,15385,15382,15383] CONDITIONAL_S
INJECT_T 15386 [(4,0)] D [] [] [] [] [] [] none
MERGE 15387 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15392,15393,15394,15395] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15388 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15389 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15390 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15391 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15392 [(4,2),(5,2)] D [15387] [] [] [] [((4,2),(5,2))] [15392,15393,15394,15395] CONDITIONAL_S
Y_MEAS 15393 [(5,2)] HALF_D_PLUS_2 [15387] [] [] [] [] [15392,15393,15394,15395] CONDITIONAL_S
IDLE 15394 [(4,2)] HALF_D_PLUS_2 [15387] [] [] [] [] [15392,15393,15394,15395] CONDITIONAL_S
DISCARD 15395 [(5,2)] 0 [15387] [] [] [] [] [15392,15393,15394,15395] CONDITIONAL_S
MERGE 15396 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15396,15397,15398,15399] CONDITIONAL_S
Y_MEAS 15397 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15396,15397,15398,15399] CONDITIONAL_S
IDLE 15398 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15396,15397,15398,15399] CONDITIONAL_S
DISCARD 15399 [(3,4)] 0 [] [] [] [] [] [15396,15397,15398,15399] CONDITIONAL_S
INJECT_T 15400 [(0,4)] D [] [] [] [] [] [] none
MERGE 15401 [(2,4),(0,4),(1,4)] D [] [15404,15405,15406,15407] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15402 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15403 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15404 [(2,4),(3,4)] D [15401] [] [] [] [((2,4),(3,4))] [15404,15405,15406,15407] CONDITIONAL_S
Y_MEAS 15405 [(3,4)] HALF_D_PLUS_2 [15401] [] [] [] [] [15404,15405,15406,15407] CONDITIONAL_S
IDLE 15406 [(2,4)] HALF_D_PLUS_2 [15401] [] [] [] [] [15404,15405,15406,15407] CONDITIONAL_S
DISCARD 15407 [(3,4)] 0 [15401] [] [] [] [] [15404,15405,15406,15407] CONDITIONAL_S
MERGE 15408 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15408,15409,15410,15411] CONDITIONAL_S
Y_MEAS 15409 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15408,15409,15410,15411] CONDITIONAL_S
IDLE 15410 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15408,15409,15410,15411] CONDITIONAL_S
DISCARD 15411 [(5,2)] 0 [] [] [] [] [] [15408,15409,15410,15411] CONDITIONAL_S
INJECT_T 15412 [(4,0)] D [] [] [] [] [] [] none
MERGE 15413 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15418,15419,15420,15421] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15414 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15415 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15416 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15417 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15418 [(4,2),(5,2)] D [15413] [] [] [] [((4,2),(5,2))] [15418,15419,15420,15421] CONDITIONAL_S
Y_MEAS 15419 [(5,2)] HALF_D_PLUS_2 [15413] [] [] [] [] [15418,15419,15420,15421] CONDITIONAL_S
IDLE 15420 [(4,2)] HALF_D_PLUS_2 [15413] [] [] [] [] [15418,15419,15420,15421] CONDITIONAL_S
DISCARD 15421 [(5,2)] 0 [15413] [] [] [] [] [15418,15419,15420,15421] CONDITIONAL_S
MERGE 15422 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15424,15425,15422,15423] CONDITIONAL_S
Y_MEAS 15423 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15424,15425,15422,15423] CONDITIONAL_S
IDLE 15424 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15424,15425,15422,15423] CONDITIONAL_S
DISCARD 15425 [(3,4)] 0 [] [] [] [] [] [15424,15425,15422,15423] CONDITIONAL_S
INJECT_T 15426 [(0,4)] D [] [] [] [] [] [] none
MERGE 15427 [(2,4),(0,4),(1,4)] D [] [15432,15433,15430,15431] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15428 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15429 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15430 [(2,4),(3,4)] D [15427] [] [] [] [((2,4),(3,4))] [15432,15433,15430,15431] CONDITIONAL_S
Y_MEAS 15431 [(3,4)] HALF_D_PLUS_2 [15427] [] [] [] [] [15432,15433,15430,15431] CONDITIONAL_S
IDLE 15432 [(2,4)] HALF_D_PLUS_2 [15427] [] [] [] [] [15432,15433,15430,15431] CONDITIONAL_S
DISCARD 15433 [(3,4)] 0 [15427] [] [] [] [] [15432,15433,15430,15431] CONDITIONAL_S
INJECT_T 15434 [(4,0)] D [] [] [] [] [] [] none
MERGE 15435 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15440,15441,15442,15443] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15436 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15437 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15438 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15439 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15440 [(4,2),(5,2)] D [15435] [] [] [] [((4,2),(5,2))] [15440,15441,15442,15443] CONDITIONAL_S
Y_MEAS 15441 [(5,2)] HALF_D_PLUS_2 [15435] [] [] [] [] [15440,15441,15442,15443] CONDITIONAL_S
IDLE 15442 [(4,2)] HALF_D_PLUS_2 [15435] [] [] [] [] [15440,15441,15442,15443] CONDITIONAL_S
DISCARD 15443 [(5,2)] 0 [15435] [] [] [] [] [15440,15441,15442,15443] CONDITIONAL_S
MERGE 15444 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15444,15445,15446,15447] CONDITIONAL_S
Y_MEAS 15445 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15444,15445,15446,15447] CONDITIONAL_S
IDLE 15446 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15444,15445,15446,15447] CONDITIONAL_S
DISCARD 15447 [(3,4)] 0 [] [] [] [] [] [15444,15445,15446,15447] CONDITIONAL_S
INJECT_T 15448 [(4,0)] D [] [] [] [] [] [] none
MERGE 15449 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15458,15459,15460,15461] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15450 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15451 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15452 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15453 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15454 [(0,4)] D [] [] [] [] [] [] none
MERGE 15455 [(2,4),(0,4),(1,4)] D [] [15464,15465,15462,15463] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15456 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15457 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15458 [(4,2),(5,2)] D [15449] [] [] [] [((4,2),(5,2))] [15458,15459,15460,15461] CONDITIONAL_S
Y_MEAS 15459 [(5,2)] HALF_D_PLUS_2 [15449] [] [] [] [] [15458,15459,15460,15461] CONDITIONAL_S
IDLE 15460 [(4,2)] HALF_D_PLUS_2 [15449] [] [] [] [] [15458,15459,15460,15461] CONDITIONAL_S
DISCARD 15461 [(5,2)] 0 [15449] [] [] [] [] [15458,15459,15460,15461] CONDITIONAL_S
MERGE 15462 [(2,4),(3,4)] D [15455] [] [] [] [((2,4),(3,4))] [15464,15465,15462,15463] CONDITIONAL_S
Y_MEAS 15463 [(3,4)] HALF_D_PLUS_2 [15455] [] [] [] [] [15464,15465,15462,15463] CONDITIONAL_S
IDLE 15464 [(2,4)] HALF_D_PLUS_2 [15455] [] [] [] [] [15464,15465,15462,15463] CONDITIONAL_S
DISCARD 15465 [(3,4)] 0 [15455] [] [] [] [] [15464,15465,15462,15463] CONDITIONAL_S
MERGE 15466 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15466,15467,15468,15469] CONDITIONAL_S
Y_MEAS 15467 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15466,15467,15468,15469] CONDITIONAL_S
IDLE 15468 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15466,15467,15468,15469] CONDITIONAL_S
DISCARD 15469 [(5,2)] 0 [] [] [] [] [] [15466,15467,15468,15469] CONDITIONAL_S
MERGE 15470 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15472,15473,15470,15471] CONDITIONAL_S
Y_MEAS 15471 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15472,15473,15470,15471] CONDITIONAL_S
IDLE 15472 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15472,15473,15470,15471] CONDITIONAL_S
DISCARD 15473 [(3,4)] 0 [] [] [] [] [] [15472,15473,15470,15471] CONDITIONAL_S
INJECT_T 15474 [(4,0)] D [] [] [] [] [] [] none
MERGE 15475 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15484,15485,15486,15487] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15476 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15477 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15478 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15479 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15480 [(0,4)] D [] [] [] [] [] [] none
MERGE 15481 [(2,4),(0,4),(1,4)] D [] [15488,15489,15490,15491] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15482 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15483 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15484 [(4,2),(5,2)] D [15475] [] [] [] [((4,2),(5,2))] [15484,15485,15486,15487] CONDITIONAL_S
Y_MEAS 15485 [(5,2)] HALF_D_PLUS_2 [15475] [] [] [] [] [15484,15485,15486,15487] CONDITIONAL_S
IDLE 15486 [(4,2)] HALF_D_PLUS_2 [15475] [] [] [] [] [15484,15485,15486,15487] CONDITIONAL_S
DISCARD 15487 [(5,2)] 0 [15475] [] [] [] [] [15484,15485,15486,15487] CONDITIONAL_S
MERGE 15488 [(2,4),(3,4)] D [15481] [] [] [] [((2,4),(3,4))] [15488,15489,15490,15491] CONDITIONAL_S
Y_MEAS 15489 [(3,4)] HALF_D_PLUS_2 [15481] [] [] [] [] [15488,15489,15490,15491] CONDITIONAL_S
IDLE 15490 [(2,4)] HALF_D_PLUS_2 [15481] [] [] [] [] [15488,15489,15490,15491] CONDITIONAL_S
DISCARD 15491 [(3,4)] 0 [15481] [] [] [] [] [15488,15489,15490,15491] CONDITIONAL_S
INJECT_T 15492 [(4,0)] D [] [] [] [] [] [] none
MERGE 15493 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15504,15505,15502,15503] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15494 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15495 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15496 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15497 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15498 [(0,4)] D [] [] [] [] [] [] none
MERGE 15499 [(2,4),(0,4),(1,4)] D [] [15506,15507,15508,15509] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15500 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15501 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15502 [(4,2),(5,2)] D [15493] [] [] [] [((4,2),(5,2))] [15504,15505,15502,15503] CONDITIONAL_S
Y_MEAS 15503 [(5,2)] HALF_D_PLUS_2 [15493] [] [] [] [] [15504,15505,15502,15503] CONDITIONAL_S
IDLE 15504 [(4,2)] HALF_D_PLUS_2 [15493] [] [] [] [] [15504,15505,15502,15503] CONDITIONAL_S
DISCARD 15505 [(5,2)] 0 [15493] [] [] [] [] [15504,15505,15502,15503] CONDITIONAL_S
MERGE 15506 [(2,4),(3,4)] D [15499] [] [] [] [((2,4),(3,4))] [15506,15507,15508,15509] CONDITIONAL_S
Y_MEAS 15507 [(3,4)] HALF_D_PLUS_2 [15499] [] [] [] [] [15506,15507,15508,15509] CONDITIONAL_S
IDLE 15508 [(2,4)] HALF_D_PLUS_2 [15499] [] [] [] [] [15506,15507,15508,15509] CONDITIONAL_S
DISCARD 15509 [(3,4)] 0 [15499] [] [] [] [] [15506,15507,15508,15509] CONDITIONAL_S
INJECT_T 15510 [(4,0)] D [] [] [] [] [] [] none
MERGE 15511 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15520,15521,15522,15523] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15512 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15513 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15514 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15515 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15516 [(0,4)] D [] [] [] [] [] [] none
MERGE 15517 [(2,4),(0,4),(1,4)] D [] [15524,15525,15526,15527] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15518 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15519 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15520 [(4,2),(5,2)] D [15511] [] [] [] [((4,2),(5,2))] [15520,15521,15522,15523] CONDITIONAL_S
Y_MEAS 15521 [(5,2)] HALF_D_PLUS_2 [15511] [] [] [] [] [15520,15521,15522,15523] CONDITIONAL_S
IDLE 15522 [(4,2)] HALF_D_PLUS_2 [15511] [] [] [] [] [15520,15521,15522,15523] CONDITIONAL_S
DISCARD 15523 [(5,2)] 0 [15511] [] [] [] [] [15520,15521,15522,15523] CONDITIONAL_S
MERGE 15524 [(2,4),(3,4)] D [15517] [] [] [] [((2,4),(3,4))] [15524,15525,15526,15527] CONDITIONAL_S
Y_MEAS 15525 [(3,4)] HALF_D_PLUS_2 [15517] [] [] [] [] [15524,15525,15526,15527] CONDITIONAL_S
IDLE 15526 [(2,4)] HALF_D_PLUS_2 [15517] [] [] [] [] [15524,15525,15526,15527] CONDITIONAL_S
DISCARD 15527 [(3,4)] 0 [15517] [] [] [] [] [15524,15525,15526,15527] CONDITIONAL_S
INJECT_T 15528 [(4,0)] D [] [] [] [] [] [] none
MERGE 15529 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15536,15537,15534,15535] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15530 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15531 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15532 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15533 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15534 [(4,2),(5,2)] D [15529] [] [] [] [((4,2),(5,2))] [15536,15537,15534,15535] CONDITIONAL_S
Y_MEAS 15535 [(5,2)] HALF_D_PLUS_2 [15529] [] [] [] [] [15536,15537,15534,15535] CONDITIONAL_S
IDLE 15536 [(4,2)] HALF_D_PLUS_2 [15529] [] [] [] [] [15536,15537,15534,15535] CONDITIONAL_S
DISCARD 15537 [(5,2)] 0 [15529] [] [] [] [] [15536,15537,15534,15535] CONDITIONAL_S
MERGE 15538 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15538,15539,15540,15541] CONDITIONAL_S
Y_MEAS 15539 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15538,15539,15540,15541] CONDITIONAL_S
IDLE 15540 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15538,15539,15540,15541] CONDITIONAL_S
DISCARD 15541 [(3,4)] 0 [] [] [] [] [] [15538,15539,15540,15541] CONDITIONAL_S
INJECT_T 15542 [(0,4)] D [] [] [] [] [] [] none
MERGE 15543 [(2,4),(0,4),(1,4)] D [] [15546,15547,15548,15549] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15544 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15545 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15546 [(2,4),(3,4)] D [15543] [] [] [] [((2,4),(3,4))] [15546,15547,15548,15549] CONDITIONAL_S
Y_MEAS 15547 [(3,4)] HALF_D_PLUS_2 [15543] [] [] [] [] [15546,15547,15548,15549] CONDITIONAL_S
IDLE 15548 [(2,4)] HALF_D_PLUS_2 [15543] [] [] [] [] [15546,15547,15548,15549] CONDITIONAL_S
DISCARD 15549 [(3,4)] 0 [15543] [] [] [] [] [15546,15547,15548,15549] CONDITIONAL_S
INJECT_T 15550 [(4,0)] D [] [] [] [] [] [] none
MERGE 15551 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15556,15557,15558,15559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15552 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15553 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15554 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15555 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15556 [(4,2),(5,2)] D [15551] [] [] [] [((4,2),(5,2))] [15556,15557,15558,15559] CONDITIONAL_S
Y_MEAS 15557 [(5,2)] HALF_D_PLUS_2 [15551] [] [] [] [] [15556,15557,15558,15559] CONDITIONAL_S
IDLE 15558 [(4,2)] HALF_D_PLUS_2 [15551] [] [] [] [] [15556,15557,15558,15559] CONDITIONAL_S
DISCARD 15559 [(5,2)] 0 [15551] [] [] [] [] [15556,15557,15558,15559] CONDITIONAL_S
MERGE 15560 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15560,15561,15562,15563] CONDITIONAL_S
Y_MEAS 15561 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15560,15561,15562,15563] CONDITIONAL_S
IDLE 15562 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15560,15561,15562,15563] CONDITIONAL_S
DISCARD 15563 [(3,4)] 0 [] [] [] [] [] [15560,15561,15562,15563] CONDITIONAL_S
INJECT_T 15564 [(0,4)] D [] [] [] [] [] [] none
MERGE 15565 [(2,4),(0,4),(1,4)] D [] [15568,15569,15570,15571] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15566 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15567 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15568 [(2,4),(3,4)] D [15565] [] [] [] [((2,4),(3,4))] [15568,15569,15570,15571] CONDITIONAL_S
Y_MEAS 15569 [(3,4)] HALF_D_PLUS_2 [15565] [] [] [] [] [15568,15569,15570,15571] CONDITIONAL_S
IDLE 15570 [(2,4)] HALF_D_PLUS_2 [15565] [] [] [] [] [15568,15569,15570,15571] CONDITIONAL_S
DISCARD 15571 [(3,4)] 0 [15565] [] [] [] [] [15568,15569,15570,15571] CONDITIONAL_S
MERGE 15572 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15572,15573,15574,15575] CONDITIONAL_S
Y_MEAS 15573 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15572,15573,15574,15575] CONDITIONAL_S
IDLE 15574 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15572,15573,15574,15575] CONDITIONAL_S
DISCARD 15575 [(5,2)] 0 [] [] [] [] [] [15572,15573,15574,15575] CONDITIONAL_S
INJECT_T 15576 [(4,0)] D [] [] [] [] [] [] none
MERGE 15577 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15584,15585,15582,15583] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15578 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15579 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15580 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15581 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15582 [(4,2),(5,2)] D [15577] [] [] [] [((4,2),(5,2))] [15584,15585,15582,15583] CONDITIONAL_S
Y_MEAS 15583 [(5,2)] HALF_D_PLUS_2 [15577] [] [] [] [] [15584,15585,15582,15583] CONDITIONAL_S
IDLE 15584 [(4,2)] HALF_D_PLUS_2 [15577] [] [] [] [] [15584,15585,15582,15583] CONDITIONAL_S
DISCARD 15585 [(5,2)] 0 [15577] [] [] [] [] [15584,15585,15582,15583] CONDITIONAL_S
MERGE 15586 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15586,15587,15588,15589] CONDITIONAL_S
Y_MEAS 15587 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15586,15587,15588,15589] CONDITIONAL_S
IDLE 15588 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15586,15587,15588,15589] CONDITIONAL_S
DISCARD 15589 [(3,4)] 0 [] [] [] [] [] [15586,15587,15588,15589] CONDITIONAL_S
INJECT_T 15590 [(0,4)] D [] [] [] [] [] [] none
MERGE 15591 [(2,4),(0,4),(1,4)] D [] [15594,15595,15596,15597] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15592 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15593 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15594 [(2,4),(3,4)] D [15591] [] [] [] [((2,4),(3,4))] [15594,15595,15596,15597] CONDITIONAL_S
Y_MEAS 15595 [(3,4)] HALF_D_PLUS_2 [15591] [] [] [] [] [15594,15595,15596,15597] CONDITIONAL_S
IDLE 15596 [(2,4)] HALF_D_PLUS_2 [15591] [] [] [] [] [15594,15595,15596,15597] CONDITIONAL_S
DISCARD 15597 [(3,4)] 0 [15591] [] [] [] [] [15594,15595,15596,15597] CONDITIONAL_S
INJECT_T 15598 [(4,0)] D [] [] [] [] [] [] none
MERGE 15599 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15604,15605,15606,15607] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15600 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15601 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15602 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15603 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15604 [(4,2),(5,2)] D [15599] [] [] [] [((4,2),(5,2))] [15604,15605,15606,15607] CONDITIONAL_S
Y_MEAS 15605 [(5,2)] HALF_D_PLUS_2 [15599] [] [] [] [] [15604,15605,15606,15607] CONDITIONAL_S
IDLE 15606 [(4,2)] HALF_D_PLUS_2 [15599] [] [] [] [] [15604,15605,15606,15607] CONDITIONAL_S
DISCARD 15607 [(5,2)] 0 [15599] [] [] [] [] [15604,15605,15606,15607] CONDITIONAL_S
MERGE 15608 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15608,15609,15610,15611] CONDITIONAL_S
Y_MEAS 15609 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15608,15609,15610,15611] CONDITIONAL_S
IDLE 15610 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15608,15609,15610,15611] CONDITIONAL_S
DISCARD 15611 [(3,4)] 0 [] [] [] [] [] [15608,15609,15610,15611] CONDITIONAL_S
INJECT_T 15612 [(0,4)] D [] [] [] [] [] [] none
MERGE 15613 [(2,4),(0,4),(1,4)] D [] [15620,15621,15622,15623] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15614 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15615 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15616 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15616,15617,15618,15619] CONDITIONAL_S
Y_MEAS 15617 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15616,15617,15618,15619] CONDITIONAL_S
IDLE 15618 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15616,15617,15618,15619] CONDITIONAL_S
DISCARD 15619 [(5,2)] 0 [] [] [] [] [] [15616,15617,15618,15619] CONDITIONAL_S
MERGE 15620 [(2,4),(3,4)] D [15613] [] [] [] [((2,4),(3,4))] [15620,15621,15622,15623] CONDITIONAL_S
Y_MEAS 15621 [(3,4)] HALF_D_PLUS_2 [15613] [] [] [] [] [15620,15621,15622,15623] CONDITIONAL_S
IDLE 15622 [(2,4)] HALF_D_PLUS_2 [15613] [] [] [] [] [15620,15621,15622,15623] CONDITIONAL_S
DISCARD 15623 [(3,4)] 0 [15613] [] [] [] [] [15620,15621,15622,15623] CONDITIONAL_S
INJECT_T 15624 [(4,0)] D [] [] [] [] [] [] none
MERGE 15625 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15632,15633,15630,15631] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15626 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15627 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15628 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15629 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15630 [(4,2),(5,2)] D [15625] [] [] [] [((4,2),(5,2))] [15632,15633,15630,15631] CONDITIONAL_S
Y_MEAS 15631 [(5,2)] HALF_D_PLUS_2 [15625] [] [] [] [] [15632,15633,15630,15631] CONDITIONAL_S
IDLE 15632 [(4,2)] HALF_D_PLUS_2 [15625] [] [] [] [] [15632,15633,15630,15631] CONDITIONAL_S
DISCARD 15633 [(5,2)] 0 [15625] [] [] [] [] [15632,15633,15630,15631] CONDITIONAL_S
MERGE 15634 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15634,15635,15636,15637] CONDITIONAL_S
Y_MEAS 15635 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15634,15635,15636,15637] CONDITIONAL_S
IDLE 15636 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15634,15635,15636,15637] CONDITIONAL_S
DISCARD 15637 [(3,4)] 0 [] [] [] [] [] [15634,15635,15636,15637] CONDITIONAL_S
INJECT_T 15638 [(0,4)] D [] [] [] [] [] [] none
MERGE 15639 [(2,4),(0,4),(1,4)] D [] [15648,15649,15646,15647] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15640 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15641 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15642 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15642,15643,15644,15645] CONDITIONAL_S
Y_MEAS 15643 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15642,15643,15644,15645] CONDITIONAL_S
IDLE 15644 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15642,15643,15644,15645] CONDITIONAL_S
DISCARD 15645 [(5,2)] 0 [] [] [] [] [] [15642,15643,15644,15645] CONDITIONAL_S
MERGE 15646 [(2,4),(3,4)] D [15639] [] [] [] [((2,4),(3,4))] [15648,15649,15646,15647] CONDITIONAL_S
Y_MEAS 15647 [(3,4)] HALF_D_PLUS_2 [15639] [] [] [] [] [15648,15649,15646,15647] CONDITIONAL_S
IDLE 15648 [(2,4)] HALF_D_PLUS_2 [15639] [] [] [] [] [15648,15649,15646,15647] CONDITIONAL_S
DISCARD 15649 [(3,4)] 0 [15639] [] [] [] [] [15648,15649,15646,15647] CONDITIONAL_S
INJECT_T 15650 [(4,0)] D [] [] [] [] [] [] none
MERGE 15651 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15656,15657,15658,15659] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15652 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15653 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15654 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15655 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15656 [(4,2),(5,2)] D [15651] [] [] [] [((4,2),(5,2))] [15656,15657,15658,15659] CONDITIONAL_S
Y_MEAS 15657 [(5,2)] HALF_D_PLUS_2 [15651] [] [] [] [] [15656,15657,15658,15659] CONDITIONAL_S
IDLE 15658 [(4,2)] HALF_D_PLUS_2 [15651] [] [] [] [] [15656,15657,15658,15659] CONDITIONAL_S
DISCARD 15659 [(5,2)] 0 [15651] [] [] [] [] [15656,15657,15658,15659] CONDITIONAL_S
INJECT_T 15660 [(0,4)] D [] [] [] [] [] [] none
MERGE 15661 [(2,4),(0,4),(1,4)] D [] [15664,15665,15666,15667] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15662 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15663 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15664 [(2,4),(3,4)] D [15661] [] [] [] [((2,4),(3,4))] [15664,15665,15666,15667] CONDITIONAL_S
Y_MEAS 15665 [(3,4)] HALF_D_PLUS_2 [15661] [] [] [] [] [15664,15665,15666,15667] CONDITIONAL_S
IDLE 15666 [(2,4)] HALF_D_PLUS_2 [15661] [] [] [] [] [15664,15665,15666,15667] CONDITIONAL_S
DISCARD 15667 [(3,4)] 0 [15661] [] [] [] [] [15664,15665,15666,15667] CONDITIONAL_S
MERGE 15668 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15668,15669,15670,15671] CONDITIONAL_S
Y_MEAS 15669 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15668,15669,15670,15671] CONDITIONAL_S
IDLE 15670 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15668,15669,15670,15671] CONDITIONAL_S
DISCARD 15671 [(5,2)] 0 [] [] [] [] [] [15668,15669,15670,15671] CONDITIONAL_S
INJECT_T 15672 [(4,0)] D [] [] [] [] [] [] none
MERGE 15673 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15680,15681,15678,15679] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15674 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15675 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15676 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15677 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15678 [(4,2),(5,2)] D [15673] [] [] [] [((4,2),(5,2))] [15680,15681,15678,15679] CONDITIONAL_S
Y_MEAS 15679 [(5,2)] HALF_D_PLUS_2 [15673] [] [] [] [] [15680,15681,15678,15679] CONDITIONAL_S
IDLE 15680 [(4,2)] HALF_D_PLUS_2 [15673] [] [] [] [] [15680,15681,15678,15679] CONDITIONAL_S
DISCARD 15681 [(5,2)] 0 [15673] [] [] [] [] [15680,15681,15678,15679] CONDITIONAL_S
MERGE 15682 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15682,15683,15684,15685] CONDITIONAL_S
Y_MEAS 15683 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15682,15683,15684,15685] CONDITIONAL_S
IDLE 15684 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15682,15683,15684,15685] CONDITIONAL_S
DISCARD 15685 [(3,4)] 0 [] [] [] [] [] [15682,15683,15684,15685] CONDITIONAL_S
INJECT_T 15686 [(0,4)] D [] [] [] [] [] [] none
MERGE 15687 [(2,4),(0,4),(1,4)] D [] [15690,15691,15692,15693] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15688 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15689 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15690 [(2,4),(3,4)] D [15687] [] [] [] [((2,4),(3,4))] [15690,15691,15692,15693] CONDITIONAL_S
Y_MEAS 15691 [(3,4)] HALF_D_PLUS_2 [15687] [] [] [] [] [15690,15691,15692,15693] CONDITIONAL_S
IDLE 15692 [(2,4)] HALF_D_PLUS_2 [15687] [] [] [] [] [15690,15691,15692,15693] CONDITIONAL_S
DISCARD 15693 [(3,4)] 0 [15687] [] [] [] [] [15690,15691,15692,15693] CONDITIONAL_S
INJECT_T 15694 [(4,0)] D [] [] [] [] [] [] none
MERGE 15695 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15700,15701,15702,15703] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15696 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15697 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15698 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15699 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15700 [(4,2),(5,2)] D [15695] [] [] [] [((4,2),(5,2))] [15700,15701,15702,15703] CONDITIONAL_S
Y_MEAS 15701 [(5,2)] HALF_D_PLUS_2 [15695] [] [] [] [] [15700,15701,15702,15703] CONDITIONAL_S
IDLE 15702 [(4,2)] HALF_D_PLUS_2 [15695] [] [] [] [] [15700,15701,15702,15703] CONDITIONAL_S
DISCARD 15703 [(5,2)] 0 [15695] [] [] [] [] [15700,15701,15702,15703] CONDITIONAL_S
MERGE 15704 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15704,15705,15706,15707] CONDITIONAL_S
Y_MEAS 15705 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15704,15705,15706,15707] CONDITIONAL_S
IDLE 15706 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15704,15705,15706,15707] CONDITIONAL_S
DISCARD 15707 [(3,4)] 0 [] [] [] [] [] [15704,15705,15706,15707] CONDITIONAL_S
INJECT_T 15708 [(0,4)] D [] [] [] [] [] [] none
MERGE 15709 [(2,4),(0,4),(1,4)] D [] [15716,15717,15718,15719] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15710 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15711 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15712 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15712,15713,15714,15715] CONDITIONAL_S
Y_MEAS 15713 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15712,15713,15714,15715] CONDITIONAL_S
IDLE 15714 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15712,15713,15714,15715] CONDITIONAL_S
DISCARD 15715 [(5,2)] 0 [] [] [] [] [] [15712,15713,15714,15715] CONDITIONAL_S
MERGE 15716 [(2,4),(3,4)] D [15709] [] [] [] [((2,4),(3,4))] [15716,15717,15718,15719] CONDITIONAL_S
Y_MEAS 15717 [(3,4)] HALF_D_PLUS_2 [15709] [] [] [] [] [15716,15717,15718,15719] CONDITIONAL_S
IDLE 15718 [(2,4)] HALF_D_PLUS_2 [15709] [] [] [] [] [15716,15717,15718,15719] CONDITIONAL_S
DISCARD 15719 [(3,4)] 0 [15709] [] [] [] [] [15716,15717,15718,15719] CONDITIONAL_S
INJECT_T 15720 [(4,0)] D [] [] [] [] [] [] none
MERGE 15721 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15728,15729,15726,15727] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15722 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15723 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15724 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15725 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15726 [(4,2),(5,2)] D [15721] [] [] [] [((4,2),(5,2))] [15728,15729,15726,15727] CONDITIONAL_S
Y_MEAS 15727 [(5,2)] HALF_D_PLUS_2 [15721] [] [] [] [] [15728,15729,15726,15727] CONDITIONAL_S
IDLE 15728 [(4,2)] HALF_D_PLUS_2 [15721] [] [] [] [] [15728,15729,15726,15727] CONDITIONAL_S
DISCARD 15729 [(5,2)] 0 [15721] [] [] [] [] [15728,15729,15726,15727] CONDITIONAL_S
MERGE 15730 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15730,15731,15732,15733] CONDITIONAL_S
Y_MEAS 15731 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15730,15731,15732,15733] CONDITIONAL_S
IDLE 15732 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15730,15731,15732,15733] CONDITIONAL_S
DISCARD 15733 [(3,4)] 0 [] [] [] [] [] [15730,15731,15732,15733] CONDITIONAL_S
INJECT_T 15734 [(4,0)] D [] [] [] [] [] [] none
MERGE 15735 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15744,15745,15746,15747] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15736 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15737 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15738 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15739 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15740 [(0,4)] D [] [] [] [] [] [] none
MERGE 15741 [(2,4),(0,4),(1,4)] D [] [15748,15749,15750,15751] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15742 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15743 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15744 [(4,2),(5,2)] D [15735] [] [] [] [((4,2),(5,2))] [15744,15745,15746,15747] CONDITIONAL_S
Y_MEAS 15745 [(5,2)] HALF_D_PLUS_2 [15735] [] [] [] [] [15744,15745,15746,15747] CONDITIONAL_S
IDLE 15746 [(4,2)] HALF_D_PLUS_2 [15735] [] [] [] [] [15744,15745,15746,15747] CONDITIONAL_S
DISCARD 15747 [(5,2)] 0 [15735] [] [] [] [] [15744,15745,15746,15747] CONDITIONAL_S
MERGE 15748 [(2,4),(3,4)] D [15741] [] [] [] [((2,4),(3,4))] [15748,15749,15750,15751] CONDITIONAL_S
Y_MEAS 15749 [(3,4)] HALF_D_PLUS_2 [15741] [] [] [] [] [15748,15749,15750,15751] CONDITIONAL_S
IDLE 15750 [(2,4)] HALF_D_PLUS_2 [15741] [] [] [] [] [15748,15749,15750,15751] CONDITIONAL_S
DISCARD 15751 [(3,4)] 0 [15741] [] [] [] [] [15748,15749,15750,15751] CONDITIONAL_S
INJECT_T 15752 [(0,4)] D [] [] [] [] [] [] none
MERGE 15753 [(2,4),(0,4),(1,4)] D [] [15760,15761,15762,15763] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15754 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15755 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15756 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15756,15757,15758,15759] CONDITIONAL_S
Y_MEAS 15757 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15756,15757,15758,15759] CONDITIONAL_S
IDLE 15758 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15756,15757,15758,15759] CONDITIONAL_S
DISCARD 15759 [(5,2)] 0 [] [] [] [] [] [15756,15757,15758,15759] CONDITIONAL_S
MERGE 15760 [(2,4),(3,4)] D [15753] [] [] [] [((2,4),(3,4))] [15760,15761,15762,15763] CONDITIONAL_S
Y_MEAS 15761 [(3,4)] HALF_D_PLUS_2 [15753] [] [] [] [] [15760,15761,15762,15763] CONDITIONAL_S
IDLE 15762 [(2,4)] HALF_D_PLUS_2 [15753] [] [] [] [] [15760,15761,15762,15763] CONDITIONAL_S
DISCARD 15763 [(3,4)] 0 [15753] [] [] [] [] [15760,15761,15762,15763] CONDITIONAL_S
INJECT_T 15764 [(4,0)] D [] [] [] [] [] [] none
MERGE 15765 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15770,15771,15772,15773] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15766 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15767 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15768 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15769 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15770 [(4,2),(5,2)] D [15765] [] [] [] [((4,2),(5,2))] [15770,15771,15772,15773] CONDITIONAL_S
Y_MEAS 15771 [(5,2)] HALF_D_PLUS_2 [15765] [] [] [] [] [15770,15771,15772,15773] CONDITIONAL_S
IDLE 15772 [(4,2)] HALF_D_PLUS_2 [15765] [] [] [] [] [15770,15771,15772,15773] CONDITIONAL_S
DISCARD 15773 [(5,2)] 0 [15765] [] [] [] [] [15770,15771,15772,15773] CONDITIONAL_S
INJECT_T 15774 [(0,4)] D [] [] [] [] [] [] none
MERGE 15775 [(2,4),(0,4),(1,4)] D [] [15778,15779,15780,15781] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15776 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15777 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15778 [(2,4),(3,4)] D [15775] [] [] [] [((2,4),(3,4))] [15778,15779,15780,15781] CONDITIONAL_S
Y_MEAS 15779 [(3,4)] HALF_D_PLUS_2 [15775] [] [] [] [] [15778,15779,15780,15781] CONDITIONAL_S
IDLE 15780 [(2,4)] HALF_D_PLUS_2 [15775] [] [] [] [] [15778,15779,15780,15781] CONDITIONAL_S
DISCARD 15781 [(3,4)] 0 [15775] [] [] [] [] [15778,15779,15780,15781] CONDITIONAL_S
MERGE 15782 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15784,15785,15782,15783] CONDITIONAL_S
Y_MEAS 15783 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15784,15785,15782,15783] CONDITIONAL_S
IDLE 15784 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15784,15785,15782,15783] CONDITIONAL_S
DISCARD 15785 [(5,2)] 0 [] [] [] [] [] [15784,15785,15782,15783] CONDITIONAL_S
INJECT_T 15786 [(4,0)] D [] [] [] [] [] [] none
MERGE 15787 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15792,15793,15794,15795] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15788 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15789 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15790 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15791 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15792 [(4,2),(5,2)] D [15787] [] [] [] [((4,2),(5,2))] [15792,15793,15794,15795] CONDITIONAL_S
Y_MEAS 15793 [(5,2)] HALF_D_PLUS_2 [15787] [] [] [] [] [15792,15793,15794,15795] CONDITIONAL_S
IDLE 15794 [(4,2)] HALF_D_PLUS_2 [15787] [] [] [] [] [15792,15793,15794,15795] CONDITIONAL_S
DISCARD 15795 [(5,2)] 0 [15787] [] [] [] [] [15792,15793,15794,15795] CONDITIONAL_S
INJECT_T 15796 [(0,4)] D [] [] [] [] [] [] none
MERGE 15797 [(2,4),(0,4),(1,4)] D [] [15800,15801,15802,15803] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15798 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15799 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15800 [(2,4),(3,4)] D [15797] [] [] [] [((2,4),(3,4))] [15800,15801,15802,15803] CONDITIONAL_S
Y_MEAS 15801 [(3,4)] HALF_D_PLUS_2 [15797] [] [] [] [] [15800,15801,15802,15803] CONDITIONAL_S
IDLE 15802 [(2,4)] HALF_D_PLUS_2 [15797] [] [] [] [] [15800,15801,15802,15803] CONDITIONAL_S
DISCARD 15803 [(3,4)] 0 [15797] [] [] [] [] [15800,15801,15802,15803] CONDITIONAL_S
INJECT_T 15804 [(4,0)] D [] [] [] [] [] [] none
MERGE 15805 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15810,15811,15812,15813] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15806 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15807 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15808 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15809 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15810 [(4,2),(5,2)] D [15805] [] [] [] [((4,2),(5,2))] [15810,15811,15812,15813] CONDITIONAL_S
Y_MEAS 15811 [(5,2)] HALF_D_PLUS_2 [15805] [] [] [] [] [15810,15811,15812,15813] CONDITIONAL_S
IDLE 15812 [(4,2)] HALF_D_PLUS_2 [15805] [] [] [] [] [15810,15811,15812,15813] CONDITIONAL_S
DISCARD 15813 [(5,2)] 0 [15805] [] [] [] [] [15810,15811,15812,15813] CONDITIONAL_S
INJECT_T 15814 [(0,4)] D [] [] [] [] [] [] none
MERGE 15815 [(2,4),(0,4),(1,4)] D [] [15818,15819,15820,15821] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15816 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15817 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15818 [(2,4),(3,4)] D [15815] [] [] [] [((2,4),(3,4))] [15818,15819,15820,15821] CONDITIONAL_S
Y_MEAS 15819 [(3,4)] HALF_D_PLUS_2 [15815] [] [] [] [] [15818,15819,15820,15821] CONDITIONAL_S
IDLE 15820 [(2,4)] HALF_D_PLUS_2 [15815] [] [] [] [] [15818,15819,15820,15821] CONDITIONAL_S
DISCARD 15821 [(3,4)] 0 [15815] [] [] [] [] [15818,15819,15820,15821] CONDITIONAL_S
MERGE 15822 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15824,15825,15822,15823] CONDITIONAL_S
Y_MEAS 15823 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15824,15825,15822,15823] CONDITIONAL_S
IDLE 15824 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15824,15825,15822,15823] CONDITIONAL_S
DISCARD 15825 [(5,2)] 0 [] [] [] [] [] [15824,15825,15822,15823] CONDITIONAL_S
INJECT_T 15826 [(4,0)] D [] [] [] [] [] [] none
MERGE 15827 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15836,15837,15838,15839] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15828 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15829 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15830 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15831 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15832 [(0,4)] D [] [] [] [] [] [] none
MERGE 15833 [(2,4),(0,4),(1,4)] D [] [15840,15841,15842,15843] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15834 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15835 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15836 [(4,2),(5,2)] D [15827] [] [] [] [((4,2),(5,2))] [15836,15837,15838,15839] CONDITIONAL_S
Y_MEAS 15837 [(5,2)] HALF_D_PLUS_2 [15827] [] [] [] [] [15836,15837,15838,15839] CONDITIONAL_S
IDLE 15838 [(4,2)] HALF_D_PLUS_2 [15827] [] [] [] [] [15836,15837,15838,15839] CONDITIONAL_S
DISCARD 15839 [(5,2)] 0 [15827] [] [] [] [] [15836,15837,15838,15839] CONDITIONAL_S
MERGE 15840 [(2,4),(3,4)] D [15833] [] [] [] [((2,4),(3,4))] [15840,15841,15842,15843] CONDITIONAL_S
Y_MEAS 15841 [(3,4)] HALF_D_PLUS_2 [15833] [] [] [] [] [15840,15841,15842,15843] CONDITIONAL_S
IDLE 15842 [(2,4)] HALF_D_PLUS_2 [15833] [] [] [] [] [15840,15841,15842,15843] CONDITIONAL_S
DISCARD 15843 [(3,4)] 0 [15833] [] [] [] [] [15840,15841,15842,15843] CONDITIONAL_S
INJECT_T 15844 [(4,0)] D [] [] [] [] [] [] none
MERGE 15845 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15856,15857,15854,15855] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15846 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15847 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15848 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15849 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15850 [(0,4)] D [] [] [] [] [] [] none
MERGE 15851 [(2,4),(0,4),(1,4)] D [] [15858,15859,15860,15861] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15852 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15853 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15854 [(4,2),(5,2)] D [15845] [] [] [] [((4,2),(5,2))] [15856,15857,15854,15855] CONDITIONAL_S
Y_MEAS 15855 [(5,2)] HALF_D_PLUS_2 [15845] [] [] [] [] [15856,15857,15854,15855] CONDITIONAL_S
IDLE 15856 [(4,2)] HALF_D_PLUS_2 [15845] [] [] [] [] [15856,15857,15854,15855] CONDITIONAL_S
DISCARD 15857 [(5,2)] 0 [15845] [] [] [] [] [15856,15857,15854,15855] CONDITIONAL_S
MERGE 15858 [(2,4),(3,4)] D [15851] [] [] [] [((2,4),(3,4))] [15858,15859,15860,15861] CONDITIONAL_S
Y_MEAS 15859 [(3,4)] HALF_D_PLUS_2 [15851] [] [] [] [] [15858,15859,15860,15861] CONDITIONAL_S
IDLE 15860 [(2,4)] HALF_D_PLUS_2 [15851] [] [] [] [] [15858,15859,15860,15861] CONDITIONAL_S
DISCARD 15861 [(3,4)] 0 [15851] [] [] [] [] [15858,15859,15860,15861] CONDITIONAL_S
INJECT_T 15862 [(0,4)] D [] [] [] [] [] [] none
MERGE 15863 [(2,4),(0,4),(1,4)] D [] [15872,15873,15870,15871] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15864 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15865 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15866 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15866,15867,15868,15869] CONDITIONAL_S
Y_MEAS 15867 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15866,15867,15868,15869] CONDITIONAL_S
IDLE 15868 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15866,15867,15868,15869] CONDITIONAL_S
DISCARD 15869 [(5,2)] 0 [] [] [] [] [] [15866,15867,15868,15869] CONDITIONAL_S
MERGE 15870 [(2,4),(3,4)] D [15863] [] [] [] [((2,4),(3,4))] [15872,15873,15870,15871] CONDITIONAL_S
Y_MEAS 15871 [(3,4)] HALF_D_PLUS_2 [15863] [] [] [] [] [15872,15873,15870,15871] CONDITIONAL_S
IDLE 15872 [(2,4)] HALF_D_PLUS_2 [15863] [] [] [] [] [15872,15873,15870,15871] CONDITIONAL_S
DISCARD 15873 [(3,4)] 0 [15863] [] [] [] [] [15872,15873,15870,15871] CONDITIONAL_S
INJECT_T 15874 [(4,0)] D [] [] [] [] [] [] none
MERGE 15875 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15880,15881,15882,15883] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15876 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15877 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15878 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15879 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15880 [(4,2),(5,2)] D [15875] [] [] [] [((4,2),(5,2))] [15880,15881,15882,15883] CONDITIONAL_S
Y_MEAS 15881 [(5,2)] HALF_D_PLUS_2 [15875] [] [] [] [] [15880,15881,15882,15883] CONDITIONAL_S
IDLE 15882 [(4,2)] HALF_D_PLUS_2 [15875] [] [] [] [] [15880,15881,15882,15883] CONDITIONAL_S
DISCARD 15883 [(5,2)] 0 [15875] [] [] [] [] [15880,15881,15882,15883] CONDITIONAL_S
INJECT_T 15884 [(0,4)] D [] [] [] [] [] [] none
MERGE 15885 [(2,4),(0,4),(1,4)] D [] [15888,15889,15890,15891] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15886 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15887 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15888 [(2,4),(3,4)] D [15885] [] [] [] [((2,4),(3,4))] [15888,15889,15890,15891] CONDITIONAL_S
Y_MEAS 15889 [(3,4)] HALF_D_PLUS_2 [15885] [] [] [] [] [15888,15889,15890,15891] CONDITIONAL_S
IDLE 15890 [(2,4)] HALF_D_PLUS_2 [15885] [] [] [] [] [15888,15889,15890,15891] CONDITIONAL_S
DISCARD 15891 [(3,4)] 0 [15885] [] [] [] [] [15888,15889,15890,15891] CONDITIONAL_S
INJECT_T 15892 [(4,0)] D [] [] [] [] [] [] none
MERGE 15893 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15898,15899,15900,15901] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15894 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15895 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15896 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15897 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15898 [(4,2),(5,2)] D [15893] [] [] [] [((4,2),(5,2))] [15898,15899,15900,15901] CONDITIONAL_S
Y_MEAS 15899 [(5,2)] HALF_D_PLUS_2 [15893] [] [] [] [] [15898,15899,15900,15901] CONDITIONAL_S
IDLE 15900 [(4,2)] HALF_D_PLUS_2 [15893] [] [] [] [] [15898,15899,15900,15901] CONDITIONAL_S
DISCARD 15901 [(5,2)] 0 [15893] [] [] [] [] [15898,15899,15900,15901] CONDITIONAL_S
INJECT_T 15902 [(0,4)] D [] [] [] [] [] [] none
MERGE 15903 [(2,4),(0,4),(1,4)] D [] [15906,15907,15908,15909] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15904 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15905 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15906 [(2,4),(3,4)] D [15903] [] [] [] [((2,4),(3,4))] [15906,15907,15908,15909] CONDITIONAL_S
Y_MEAS 15907 [(3,4)] HALF_D_PLUS_2 [15903] [] [] [] [] [15906,15907,15908,15909] CONDITIONAL_S
IDLE 15908 [(2,4)] HALF_D_PLUS_2 [15903] [] [] [] [] [15906,15907,15908,15909] CONDITIONAL_S
DISCARD 15909 [(3,4)] 0 [15903] [] [] [] [] [15906,15907,15908,15909] CONDITIONAL_S
MERGE 15910 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15912,15913,15910,15911] CONDITIONAL_S
Y_MEAS 15911 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15912,15913,15910,15911] CONDITIONAL_S
IDLE 15912 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15912,15913,15910,15911] CONDITIONAL_S
DISCARD 15913 [(5,2)] 0 [] [] [] [] [] [15912,15913,15910,15911] CONDITIONAL_S
INJECT_T 15914 [(4,0)] D [] [] [] [] [] [] none
MERGE 15915 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15920,15921,15922,15923] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15916 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15917 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15918 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15919 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15920 [(4,2),(5,2)] D [15915] [] [] [] [((4,2),(5,2))] [15920,15921,15922,15923] CONDITIONAL_S
Y_MEAS 15921 [(5,2)] HALF_D_PLUS_2 [15915] [] [] [] [] [15920,15921,15922,15923] CONDITIONAL_S
IDLE 15922 [(4,2)] HALF_D_PLUS_2 [15915] [] [] [] [] [15920,15921,15922,15923] CONDITIONAL_S
DISCARD 15923 [(5,2)] 0 [15915] [] [] [] [] [15920,15921,15922,15923] CONDITIONAL_S
MERGE 15924 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15924,15925,15926,15927] CONDITIONAL_S
Y_MEAS 15925 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15924,15925,15926,15927] CONDITIONAL_S
IDLE 15926 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15924,15925,15926,15927] CONDITIONAL_S
DISCARD 15927 [(3,4)] 0 [] [] [] [] [] [15924,15925,15926,15927] CONDITIONAL_S
INJECT_T 15928 [(0,4)] D [] [] [] [] [] [] none
MERGE 15929 [(2,4),(0,4),(1,4)] D [] [15932,15933,15934,15935] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15930 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15931 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15932 [(2,4),(3,4)] D [15929] [] [] [] [((2,4),(3,4))] [15932,15933,15934,15935] CONDITIONAL_S
Y_MEAS 15933 [(3,4)] HALF_D_PLUS_2 [15929] [] [] [] [] [15932,15933,15934,15935] CONDITIONAL_S
IDLE 15934 [(2,4)] HALF_D_PLUS_2 [15929] [] [] [] [] [15932,15933,15934,15935] CONDITIONAL_S
DISCARD 15935 [(3,4)] 0 [15929] [] [] [] [] [15932,15933,15934,15935] CONDITIONAL_S
INJECT_T 15936 [(4,0)] D [] [] [] [] [] [] none
MERGE 15937 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15944,15945,15942,15943] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15938 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15939 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15940 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15941 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15942 [(4,2),(5,2)] D [15937] [] [] [] [((4,2),(5,2))] [15944,15945,15942,15943] CONDITIONAL_S
Y_MEAS 15943 [(5,2)] HALF_D_PLUS_2 [15937] [] [] [] [] [15944,15945,15942,15943] CONDITIONAL_S
IDLE 15944 [(4,2)] HALF_D_PLUS_2 [15937] [] [] [] [] [15944,15945,15942,15943] CONDITIONAL_S
DISCARD 15945 [(5,2)] 0 [15937] [] [] [] [] [15944,15945,15942,15943] CONDITIONAL_S
INJECT_T 15946 [(0,4)] D [] [] [] [] [] [] none
MERGE 15947 [(2,4),(0,4),(1,4)] D [] [15952,15953,15950,15951] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15948 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15949 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15950 [(2,4),(3,4)] D [15947] [] [] [] [((2,4),(3,4))] [15952,15953,15950,15951] CONDITIONAL_S
Y_MEAS 15951 [(3,4)] HALF_D_PLUS_2 [15947] [] [] [] [] [15952,15953,15950,15951] CONDITIONAL_S
IDLE 15952 [(2,4)] HALF_D_PLUS_2 [15947] [] [] [] [] [15952,15953,15950,15951] CONDITIONAL_S
DISCARD 15953 [(3,4)] 0 [15947] [] [] [] [] [15952,15953,15950,15951] CONDITIONAL_S
INJECT_T 15954 [(4,0)] D [] [] [] [] [] [] none
MERGE 15955 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15960,15961,15962,15963] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15956 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15957 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15958 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15959 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15960 [(4,2),(5,2)] D [15955] [] [] [] [((4,2),(5,2))] [15960,15961,15962,15963] CONDITIONAL_S
Y_MEAS 15961 [(5,2)] HALF_D_PLUS_2 [15955] [] [] [] [] [15960,15961,15962,15963] CONDITIONAL_S
IDLE 15962 [(4,2)] HALF_D_PLUS_2 [15955] [] [] [] [] [15960,15961,15962,15963] CONDITIONAL_S
DISCARD 15963 [(5,2)] 0 [15955] [] [] [] [] [15960,15961,15962,15963] CONDITIONAL_S
MERGE 15964 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15964,15965,15966,15967] CONDITIONAL_S
Y_MEAS 15965 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15964,15965,15966,15967] CONDITIONAL_S
IDLE 15966 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15964,15965,15966,15967] CONDITIONAL_S
DISCARD 15967 [(3,4)] 0 [] [] [] [] [] [15964,15965,15966,15967] CONDITIONAL_S
INJECT_T 15968 [(0,4)] D [] [] [] [] [] [] none
MERGE 15969 [(2,4),(0,4),(1,4)] D [] [15976,15977,15978,15979] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 15970 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15971 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15972 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15972,15973,15974,15975] CONDITIONAL_S
Y_MEAS 15973 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15972,15973,15974,15975] CONDITIONAL_S
IDLE 15974 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15972,15973,15974,15975] CONDITIONAL_S
DISCARD 15975 [(5,2)] 0 [] [] [] [] [] [15972,15973,15974,15975] CONDITIONAL_S
MERGE 15976 [(2,4),(3,4)] D [15969] [] [] [] [((2,4),(3,4))] [15976,15977,15978,15979] CONDITIONAL_S
Y_MEAS 15977 [(3,4)] HALF_D_PLUS_2 [15969] [] [] [] [] [15976,15977,15978,15979] CONDITIONAL_S
IDLE 15978 [(2,4)] HALF_D_PLUS_2 [15969] [] [] [] [] [15976,15977,15978,15979] CONDITIONAL_S
DISCARD 15979 [(3,4)] 0 [15969] [] [] [] [] [15976,15977,15978,15979] CONDITIONAL_S
INJECT_T 15980 [(4,0)] D [] [] [] [] [] [] none
MERGE 15981 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15986,15987,15988,15989] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15982 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15983 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15984 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15985 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15986 [(4,2),(5,2)] D [15981] [] [] [] [((4,2),(5,2))] [15986,15987,15988,15989] CONDITIONAL_S
Y_MEAS 15987 [(5,2)] HALF_D_PLUS_2 [15981] [] [] [] [] [15986,15987,15988,15989] CONDITIONAL_S
IDLE 15988 [(4,2)] HALF_D_PLUS_2 [15981] [] [] [] [] [15986,15987,15988,15989] CONDITIONAL_S
DISCARD 15989 [(5,2)] 0 [15981] [] [] [] [] [15986,15987,15988,15989] CONDITIONAL_S
MERGE 15990 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [15992,15993,15990,15991] CONDITIONAL_S
Y_MEAS 15991 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [15992,15993,15990,15991] CONDITIONAL_S
IDLE 15992 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [15992,15993,15990,15991] CONDITIONAL_S
DISCARD 15993 [(3,4)] 0 [] [] [] [] [] [15992,15993,15990,15991] CONDITIONAL_S
INJECT_T 15994 [(4,0)] D [] [] [] [] [] [] none
MERGE 15995 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16004,16005,16006,16007] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15996 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15997 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15998 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15999 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 16000 [(0,4)] D [] [] [] [] [] [] none
MERGE 16001 [(2,4),(0,4),(1,4)] D [] [16008,16009,16010,16011] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16002 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16003 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16004 [(4,2),(5,2)] D [15995] [] [] [] [((4,2),(5,2))] [16004,16005,16006,16007] CONDITIONAL_S
Y_MEAS 16005 [(5,2)] HALF_D_PLUS_2 [15995] [] [] [] [] [16004,16005,16006,16007] CONDITIONAL_S
IDLE 16006 [(4,2)] HALF_D_PLUS_2 [15995] [] [] [] [] [16004,16005,16006,16007] CONDITIONAL_S
DISCARD 16007 [(5,2)] 0 [15995] [] [] [] [] [16004,16005,16006,16007] CONDITIONAL_S
MERGE 16008 [(2,4),(3,4)] D [16001] [] [] [] [((2,4),(3,4))] [16008,16009,16010,16011] CONDITIONAL_S
Y_MEAS 16009 [(3,4)] HALF_D_PLUS_2 [16001] [] [] [] [] [16008,16009,16010,16011] CONDITIONAL_S
IDLE 16010 [(2,4)] HALF_D_PLUS_2 [16001] [] [] [] [] [16008,16009,16010,16011] CONDITIONAL_S
DISCARD 16011 [(3,4)] 0 [16001] [] [] [] [] [16008,16009,16010,16011] CONDITIONAL_S
MERGE 16012 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16012,16013,16014,16015] CONDITIONAL_S
Y_MEAS 16013 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16012,16013,16014,16015] CONDITIONAL_S
IDLE 16014 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16012,16013,16014,16015] CONDITIONAL_S
DISCARD 16015 [(5,2)] 0 [] [] [] [] [] [16012,16013,16014,16015] CONDITIONAL_S
MERGE 16016 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16016,16017,16018,16019] CONDITIONAL_S
Y_MEAS 16017 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16016,16017,16018,16019] CONDITIONAL_S
IDLE 16018 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16016,16017,16018,16019] CONDITIONAL_S
DISCARD 16019 [(3,4)] 0 [] [] [] [] [] [16016,16017,16018,16019] CONDITIONAL_S
INJECT_T 16020 [(4,0)] D [] [] [] [] [] [] none
MERGE 16021 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16032,16033,16030,16031] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16022 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16023 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16024 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16025 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 16026 [(0,4)] D [] [] [] [] [] [] none
MERGE 16027 [(2,4),(0,4),(1,4)] D [] [16034,16035,16036,16037] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16028 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16029 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16030 [(4,2),(5,2)] D [16021] [] [] [] [((4,2),(5,2))] [16032,16033,16030,16031] CONDITIONAL_S
Y_MEAS 16031 [(5,2)] HALF_D_PLUS_2 [16021] [] [] [] [] [16032,16033,16030,16031] CONDITIONAL_S
IDLE 16032 [(4,2)] HALF_D_PLUS_2 [16021] [] [] [] [] [16032,16033,16030,16031] CONDITIONAL_S
DISCARD 16033 [(5,2)] 0 [16021] [] [] [] [] [16032,16033,16030,16031] CONDITIONAL_S
MERGE 16034 [(2,4),(3,4)] D [16027] [] [] [] [((2,4),(3,4))] [16034,16035,16036,16037] CONDITIONAL_S
Y_MEAS 16035 [(3,4)] HALF_D_PLUS_2 [16027] [] [] [] [] [16034,16035,16036,16037] CONDITIONAL_S
IDLE 16036 [(2,4)] HALF_D_PLUS_2 [16027] [] [] [] [] [16034,16035,16036,16037] CONDITIONAL_S
DISCARD 16037 [(3,4)] 0 [16027] [] [] [] [] [16034,16035,16036,16037] CONDITIONAL_S
MERGE 16038 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16040,16041,16038,16039] CONDITIONAL_S
Y_MEAS 16039 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16040,16041,16038,16039] CONDITIONAL_S
IDLE 16040 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16040,16041,16038,16039] CONDITIONAL_S
DISCARD 16041 [(5,2)] 0 [] [] [] [] [] [16040,16041,16038,16039] CONDITIONAL_S
MERGE 16042 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16042,16043,16044,16045] CONDITIONAL_S
Y_MEAS 16043 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16042,16043,16044,16045] CONDITIONAL_S
IDLE 16044 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16042,16043,16044,16045] CONDITIONAL_S
DISCARD 16045 [(3,4)] 0 [] [] [] [] [] [16042,16043,16044,16045] CONDITIONAL_S
INJECT_T 16046 [(4,0)] D [] [] [] [] [] [] none
MERGE 16047 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16056,16057,16058,16059] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16048 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16049 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16050 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16051 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 16052 [(0,4)] D [] [] [] [] [] [] none
MERGE 16053 [(2,4),(0,4),(1,4)] D [] [16060,16061,16062,16063] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16054 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16055 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16056 [(4,2),(5,2)] D [16047] [] [] [] [((4,2),(5,2))] [16056,16057,16058,16059] CONDITIONAL_S
Y_MEAS 16057 [(5,2)] HALF_D_PLUS_2 [16047] [] [] [] [] [16056,16057,16058,16059] CONDITIONAL_S
IDLE 16058 [(4,2)] HALF_D_PLUS_2 [16047] [] [] [] [] [16056,16057,16058,16059] CONDITIONAL_S
DISCARD 16059 [(5,2)] 0 [16047] [] [] [] [] [16056,16057,16058,16059] CONDITIONAL_S
MERGE 16060 [(2,4),(3,4)] D [16053] [] [] [] [((2,4),(3,4))] [16060,16061,16062,16063] CONDITIONAL_S
Y_MEAS 16061 [(3,4)] HALF_D_PLUS_2 [16053] [] [] [] [] [16060,16061,16062,16063] CONDITIONAL_S
IDLE 16062 [(2,4)] HALF_D_PLUS_2 [16053] [] [] [] [] [16060,16061,16062,16063] CONDITIONAL_S
DISCARD 16063 [(3,4)] 0 [16053] [] [] [] [] [16060,16061,16062,16063] CONDITIONAL_S
INJECT_T 16064 [(4,0)] D [] [] [] [] [] [] none
MERGE 16065 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16072,16073,16070,16071] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16066 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16067 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16068 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16069 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16070 [(4,2),(5,2)] D [16065] [] [] [] [((4,2),(5,2))] [16072,16073,16070,16071] CONDITIONAL_S
Y_MEAS 16071 [(5,2)] HALF_D_PLUS_2 [16065] [] [] [] [] [16072,16073,16070,16071] CONDITIONAL_S
IDLE 16072 [(4,2)] HALF_D_PLUS_2 [16065] [] [] [] [] [16072,16073,16070,16071] CONDITIONAL_S
DISCARD 16073 [(5,2)] 0 [16065] [] [] [] [] [16072,16073,16070,16071] CONDITIONAL_S
MERGE 16074 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16074,16075,16076,16077] CONDITIONAL_S
Y_MEAS 16075 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16074,16075,16076,16077] CONDITIONAL_S
IDLE 16076 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16074,16075,16076,16077] CONDITIONAL_S
DISCARD 16077 [(3,4)] 0 [] [] [] [] [] [16074,16075,16076,16077] CONDITIONAL_S
INJECT_T 16078 [(0,4)] D [] [] [] [] [] [] none
MERGE 16079 [(2,4),(0,4),(1,4)] D [] [16082,16083,16084,16085] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16080 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16081 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16082 [(2,4),(3,4)] D [16079] [] [] [] [((2,4),(3,4))] [16082,16083,16084,16085] CONDITIONAL_S
Y_MEAS 16083 [(3,4)] HALF_D_PLUS_2 [16079] [] [] [] [] [16082,16083,16084,16085] CONDITIONAL_S
IDLE 16084 [(2,4)] HALF_D_PLUS_2 [16079] [] [] [] [] [16082,16083,16084,16085] CONDITIONAL_S
DISCARD 16085 [(3,4)] 0 [16079] [] [] [] [] [16082,16083,16084,16085] CONDITIONAL_S
INJECT_T 16086 [(4,0)] D [] [] [] [] [] [] none
MERGE 16087 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16092,16093,16094,16095] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16088 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16089 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16090 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16091 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16092 [(4,2),(5,2)] D [16087] [] [] [] [((4,2),(5,2))] [16092,16093,16094,16095] CONDITIONAL_S
Y_MEAS 16093 [(5,2)] HALF_D_PLUS_2 [16087] [] [] [] [] [16092,16093,16094,16095] CONDITIONAL_S
IDLE 16094 [(4,2)] HALF_D_PLUS_2 [16087] [] [] [] [] [16092,16093,16094,16095] CONDITIONAL_S
DISCARD 16095 [(5,2)] 0 [16087] [] [] [] [] [16092,16093,16094,16095] CONDITIONAL_S
MERGE 16096 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16096,16097,16098,16099] CONDITIONAL_S
Y_MEAS 16097 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16096,16097,16098,16099] CONDITIONAL_S
IDLE 16098 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16096,16097,16098,16099] CONDITIONAL_S
DISCARD 16099 [(3,4)] 0 [] [] [] [] [] [16096,16097,16098,16099] CONDITIONAL_S
INJECT_T 16100 [(0,4)] D [] [] [] [] [] [] none
MERGE 16101 [(2,4),(0,4),(1,4)] D [] [16104,16105,16106,16107] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16102 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16103 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16104 [(2,4),(3,4)] D [16101] [] [] [] [((2,4),(3,4))] [16104,16105,16106,16107] CONDITIONAL_S
Y_MEAS 16105 [(3,4)] HALF_D_PLUS_2 [16101] [] [] [] [] [16104,16105,16106,16107] CONDITIONAL_S
IDLE 16106 [(2,4)] HALF_D_PLUS_2 [16101] [] [] [] [] [16104,16105,16106,16107] CONDITIONAL_S
DISCARD 16107 [(3,4)] 0 [16101] [] [] [] [] [16104,16105,16106,16107] CONDITIONAL_S
INJECT_T 16108 [(4,0)] D [] [] [] [] [] [] none
MERGE 16109 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16114,16115,16116,16117] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16110 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16111 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16112 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16113 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16114 [(4,2),(5,2)] D [16109] [] [] [] [((4,2),(5,2))] [16114,16115,16116,16117] CONDITIONAL_S
Y_MEAS 16115 [(5,2)] HALF_D_PLUS_2 [16109] [] [] [] [] [16114,16115,16116,16117] CONDITIONAL_S
IDLE 16116 [(4,2)] HALF_D_PLUS_2 [16109] [] [] [] [] [16114,16115,16116,16117] CONDITIONAL_S
DISCARD 16117 [(5,2)] 0 [16109] [] [] [] [] [16114,16115,16116,16117] CONDITIONAL_S
MERGE 16118 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16120,16121,16118,16119] CONDITIONAL_S
Y_MEAS 16119 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16120,16121,16118,16119] CONDITIONAL_S
IDLE 16120 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16120,16121,16118,16119] CONDITIONAL_S
DISCARD 16121 [(3,4)] 0 [] [] [] [] [] [16120,16121,16118,16119] CONDITIONAL_S
MERGE 16122 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16122,16123,16124,16125] CONDITIONAL_S
Y_MEAS 16123 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16122,16123,16124,16125] CONDITIONAL_S
IDLE 16124 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16122,16123,16124,16125] CONDITIONAL_S
DISCARD 16125 [(5,2)] 0 [] [] [] [] [] [16122,16123,16124,16125] CONDITIONAL_S
INJECT_T 16126 [(4,0)] D [] [] [] [] [] [] none
MERGE 16127 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16132,16133,16134,16135] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16128 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16129 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16130 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16131 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16132 [(4,2),(5,2)] D [16127] [] [] [] [((4,2),(5,2))] [16132,16133,16134,16135] CONDITIONAL_S
Y_MEAS 16133 [(5,2)] HALF_D_PLUS_2 [16127] [] [] [] [] [16132,16133,16134,16135] CONDITIONAL_S
IDLE 16134 [(4,2)] HALF_D_PLUS_2 [16127] [] [] [] [] [16132,16133,16134,16135] CONDITIONAL_S
DISCARD 16135 [(5,2)] 0 [16127] [] [] [] [] [16132,16133,16134,16135] CONDITIONAL_S
MERGE 16136 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16136,16137,16138,16139] CONDITIONAL_S
Y_MEAS 16137 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16136,16137,16138,16139] CONDITIONAL_S
IDLE 16138 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16136,16137,16138,16139] CONDITIONAL_S
DISCARD 16139 [(5,2)] 0 [] [] [] [] [] [16136,16137,16138,16139] CONDITIONAL_S
MERGE 16140 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16140,16141,16142,16143] CONDITIONAL_S
Y_MEAS 16141 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16140,16141,16142,16143] CONDITIONAL_S
IDLE 16142 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16140,16141,16142,16143] CONDITIONAL_S
DISCARD 16143 [(3,4)] 0 [] [] [] [] [] [16140,16141,16142,16143] CONDITIONAL_S
INJECT_T 16144 [(4,0)] D [] [] [] [] [] [] none
MERGE 16145 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16153,16154,16155,16156] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16146 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16147 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16148 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16149 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16150 [(2,3),(3,3),(3,4),(4,4)] D [] [] [] [] [((3,3),(3,4)),((2,3),(3,3)),((3,4),(4,4))] [] none
DISCARD 16151 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16152 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 16153 [(4,2),(5,2)] D [16145] [] [] [] [((4,2),(5,2))] [16153,16154,16155,16156] CONDITIONAL_S
Y_MEAS 16154 [(5,2)] HALF_D_PLUS_2 [16145] [] [] [] [] [16153,16154,16155,16156] CONDITIONAL_S
IDLE 16155 [(4,2)] HALF_D_PLUS_2 [16145] [] [] [] [] [16153,16154,16155,16156] CONDITIONAL_S
DISCARD 16156 [(5,2)] 0 [16145] [] [] [] [] [16153,16154,16155,16156] CONDITIONAL_S
MERGE 16157 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 16158 [(2,3)] 0 [] [] [] [] [] [] none
INJECT_T 16159 [(4,0)] D [] [] [] [] [] [] none
MERGE 16160 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16168,16165,16166,16167] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16161 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16162 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16163 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16164 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16165 [(4,2),(5,2)] D [16160] [] [] [] [((4,2),(5,2))] [16168,16165,16166,16167] CONDITIONAL_S
Y_MEAS 16166 [(5,2)] HALF_D_PLUS_2 [16160] [] [] [] [] [16168,16165,16166,16167] CONDITIONAL_S
IDLE 16167 [(4,2)] HALF_D_PLUS_2 [16160] [] [] [] [] [16168,16165,16166,16167] CONDITIONAL_S
DISCARD 16168 [(5,2)] 0 [16160] [] [] [] [] [16168,16165,16166,16167] CONDITIONAL_S
MERGE 16169 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16169,16170,16171,16172] CONDITIONAL_S
Y_MEAS 16170 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16169,16170,16171,16172] CONDITIONAL_S
IDLE 16171 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16169,16170,16171,16172] CONDITIONAL_S
DISCARD 16172 [(3,4)] 0 [] [] [] [] [] [16169,16170,16171,16172] CONDITIONAL_S
INJECT_T 16173 [(0,4)] D [] [] [] [] [] [] none
MERGE 16174 [(2,4),(0,4),(1,4)] D [] [16177,16178,16179,16180] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16175 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16176 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16177 [(2,4),(3,4)] D [16174] [] [] [] [((2,4),(3,4))] [16177,16178,16179,16180] CONDITIONAL_S
Y_MEAS 16178 [(3,4)] HALF_D_PLUS_2 [16174] [] [] [] [] [16177,16178,16179,16180] CONDITIONAL_S
IDLE 16179 [(2,4)] HALF_D_PLUS_2 [16174] [] [] [] [] [16177,16178,16179,16180] CONDITIONAL_S
DISCARD 16180 [(3,4)] 0 [16174] [] [] [] [] [16177,16178,16179,16180] CONDITIONAL_S
INJECT_T 16181 [(4,0)] D [] [] [] [] [] [] none
MERGE 16182 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16187,16188,16189,16190] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16183 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16184 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16185 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16186 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16187 [(4,2),(5,2)] D [16182] [] [] [] [((4,2),(5,2))] [16187,16188,16189,16190] CONDITIONAL_S
Y_MEAS 16188 [(5,2)] HALF_D_PLUS_2 [16182] [] [] [] [] [16187,16188,16189,16190] CONDITIONAL_S
IDLE 16189 [(4,2)] HALF_D_PLUS_2 [16182] [] [] [] [] [16187,16188,16189,16190] CONDITIONAL_S
DISCARD 16190 [(5,2)] 0 [16182] [] [] [] [] [16187,16188,16189,16190] CONDITIONAL_S
MERGE 16191 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16192,16193,16194,16191] CONDITIONAL_S
Y_MEAS 16192 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16192,16193,16194,16191] CONDITIONAL_S
IDLE 16193 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16192,16193,16194,16191] CONDITIONAL_S
DISCARD 16194 [(3,4)] 0 [] [] [] [] [] [16192,16193,16194,16191] CONDITIONAL_S
INJECT_T 16195 [(0,4)] D [] [] [] [] [] [] none
MERGE 16196 [(2,4),(0,4),(1,4)] D [] [16200,16201,16202,16199] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16197 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16198 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16199 [(2,4),(3,4)] D [16196] [] [] [] [((2,4),(3,4))] [16200,16201,16202,16199] CONDITIONAL_S
Y_MEAS 16200 [(3,4)] HALF_D_PLUS_2 [16196] [] [] [] [] [16200,16201,16202,16199] CONDITIONAL_S
IDLE 16201 [(2,4)] HALF_D_PLUS_2 [16196] [] [] [] [] [16200,16201,16202,16199] CONDITIONAL_S
DISCARD 16202 [(3,4)] 0 [16196] [] [] [] [] [16200,16201,16202,16199] CONDITIONAL_S
MERGE 16203 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16203,16204,16205,16206] CONDITIONAL_S
Y_MEAS 16204 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16203,16204,16205,16206] CONDITIONAL_S
IDLE 16205 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16203,16204,16205,16206] CONDITIONAL_S
DISCARD 16206 [(5,2)] 0 [] [] [] [] [] [16203,16204,16205,16206] CONDITIONAL_S
INJECT_T 16207 [(4,0)] D [] [] [] [] [] [] none
MERGE 16208 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16216,16213,16214,16215] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16209 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16210 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16211 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16212 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16213 [(4,2),(5,2)] D [16208] [] [] [] [((4,2),(5,2))] [16216,16213,16214,16215] CONDITIONAL_S
Y_MEAS 16214 [(5,2)] HALF_D_PLUS_2 [16208] [] [] [] [] [16216,16213,16214,16215] CONDITIONAL_S
IDLE 16215 [(4,2)] HALF_D_PLUS_2 [16208] [] [] [] [] [16216,16213,16214,16215] CONDITIONAL_S
DISCARD 16216 [(5,2)] 0 [16208] [] [] [] [] [16216,16213,16214,16215] CONDITIONAL_S
MERGE 16217 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16217,16218,16219,16220] CONDITIONAL_S
Y_MEAS 16218 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16217,16218,16219,16220] CONDITIONAL_S
IDLE 16219 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16217,16218,16219,16220] CONDITIONAL_S
DISCARD 16220 [(3,4)] 0 [] [] [] [] [] [16217,16218,16219,16220] CONDITIONAL_S
INJECT_T 16221 [(0,4)] D [] [] [] [] [] [] none
MERGE 16222 [(2,4),(0,4),(1,4)] D [] [16225,16226,16227,16228] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16223 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16224 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16225 [(2,4),(3,4)] D [16222] [] [] [] [((2,4),(3,4))] [16225,16226,16227,16228] CONDITIONAL_S
Y_MEAS 16226 [(3,4)] HALF_D_PLUS_2 [16222] [] [] [] [] [16225,16226,16227,16228] CONDITIONAL_S
IDLE 16227 [(2,4)] HALF_D_PLUS_2 [16222] [] [] [] [] [16225,16226,16227,16228] CONDITIONAL_S
DISCARD 16228 [(3,4)] 0 [16222] [] [] [] [] [16225,16226,16227,16228] CONDITIONAL_S
MERGE 16229 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16232,16229,16230,16231] CONDITIONAL_S
Y_MEAS 16230 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16232,16229,16230,16231] CONDITIONAL_S
IDLE 16231 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16232,16229,16230,16231] CONDITIONAL_S
DISCARD 16232 [(5,2)] 0 [] [] [] [] [] [16232,16229,16230,16231] CONDITIONAL_S
INJECT_T 16233 [(4,0)] D [] [] [] [] [] [] none
MERGE 16234 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16240,16241,16242,16239] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16235 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16236 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16237 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16238 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16239 [(4,2),(5,2)] D [16234] [] [] [] [((4,2),(5,2))] [16240,16241,16242,16239] CONDITIONAL_S
Y_MEAS 16240 [(5,2)] HALF_D_PLUS_2 [16234] [] [] [] [] [16240,16241,16242,16239] CONDITIONAL_S
IDLE 16241 [(4,2)] HALF_D_PLUS_2 [16234] [] [] [] [] [16240,16241,16242,16239] CONDITIONAL_S
DISCARD 16242 [(5,2)] 0 [16234] [] [] [] [] [16240,16241,16242,16239] CONDITIONAL_S
MERGE 16243 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16243,16244,16245,16246] CONDITIONAL_S
Y_MEAS 16244 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16243,16244,16245,16246] CONDITIONAL_S
IDLE 16245 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16243,16244,16245,16246] CONDITIONAL_S
DISCARD 16246 [(3,4)] 0 [] [] [] [] [] [16243,16244,16245,16246] CONDITIONAL_S
INJECT_T 16247 [(0,4)] D [] [] [] [] [] [] none
MERGE 16248 [(2,4),(0,4),(1,4)] D [] [16251,16252,16253,16254] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16249 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16250 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16251 [(2,4),(3,4)] D [16248] [] [] [] [((2,4),(3,4))] [16251,16252,16253,16254] CONDITIONAL_S
Y_MEAS 16252 [(3,4)] HALF_D_PLUS_2 [16248] [] [] [] [] [16251,16252,16253,16254] CONDITIONAL_S
IDLE 16253 [(2,4)] HALF_D_PLUS_2 [16248] [] [] [] [] [16251,16252,16253,16254] CONDITIONAL_S
DISCARD 16254 [(3,4)] 0 [16248] [] [] [] [] [16251,16252,16253,16254] CONDITIONAL_S
MERGE 16255 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16256,16257,16258,16255] CONDITIONAL_S
Y_MEAS 16256 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16256,16257,16258,16255] CONDITIONAL_S
IDLE 16257 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16256,16257,16258,16255] CONDITIONAL_S
DISCARD 16258 [(5,2)] 0 [] [] [] [] [] [16256,16257,16258,16255] CONDITIONAL_S
INJECT_T 16259 [(4,0)] D [] [] [] [] [] [] none
MERGE 16260 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16265,16266,16267,16268] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16261 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16262 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16263 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16264 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16265 [(4,2),(5,2)] D [16260] [] [] [] [((4,2),(5,2))] [16265,16266,16267,16268] CONDITIONAL_S
Y_MEAS 16266 [(5,2)] HALF_D_PLUS_2 [16260] [] [] [] [] [16265,16266,16267,16268] CONDITIONAL_S
IDLE 16267 [(4,2)] HALF_D_PLUS_2 [16260] [] [] [] [] [16265,16266,16267,16268] CONDITIONAL_S
DISCARD 16268 [(5,2)] 0 [16260] [] [] [] [] [16265,16266,16267,16268] CONDITIONAL_S
MERGE 16269 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16272,16269,16270,16271] CONDITIONAL_S
Y_MEAS 16270 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16272,16269,16270,16271] CONDITIONAL_S
IDLE 16271 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16272,16269,16270,16271] CONDITIONAL_S
DISCARD 16272 [(3,4)] 0 [] [] [] [] [] [16272,16269,16270,16271] CONDITIONAL_S
INJECT_T 16273 [(0,4)] D [] [] [] [] [] [] none
MERGE 16274 [(2,4),(0,4),(1,4)] D [] [16280,16277,16278,16279] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16275 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16276 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16277 [(2,4),(3,4)] D [16274] [] [] [] [((2,4),(3,4))] [16280,16277,16278,16279] CONDITIONAL_S
Y_MEAS 16278 [(3,4)] HALF_D_PLUS_2 [16274] [] [] [] [] [16280,16277,16278,16279] CONDITIONAL_S
IDLE 16279 [(2,4)] HALF_D_PLUS_2 [16274] [] [] [] [] [16280,16277,16278,16279] CONDITIONAL_S
DISCARD 16280 [(3,4)] 0 [16274] [] [] [] [] [16280,16277,16278,16279] CONDITIONAL_S
INJECT_T 16281 [(4,0)] D [] [] [] [] [] [] none
MERGE 16282 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16288,16289,16290,16287] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16283 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16284 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16285 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16286 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16287 [(4,2),(5,2)] D [16282] [] [] [] [((4,2),(5,2))] [16288,16289,16290,16287] CONDITIONAL_S
Y_MEAS 16288 [(5,2)] HALF_D_PLUS_2 [16282] [] [] [] [] [16288,16289,16290,16287] CONDITIONAL_S
IDLE 16289 [(4,2)] HALF_D_PLUS_2 [16282] [] [] [] [] [16288,16289,16290,16287] CONDITIONAL_S
DISCARD 16290 [(5,2)] 0 [16282] [] [] [] [] [16288,16289,16290,16287] CONDITIONAL_S
MERGE 16291 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16291,16292,16293,16294] CONDITIONAL_S
Y_MEAS 16292 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16291,16292,16293,16294] CONDITIONAL_S
IDLE 16293 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16291,16292,16293,16294] CONDITIONAL_S
DISCARD 16294 [(3,4)] 0 [] [] [] [] [] [16291,16292,16293,16294] CONDITIONAL_S
INJECT_T 16295 [(0,4)] D [] [] [] [] [] [] none
MERGE 16296 [(2,4),(0,4),(1,4)] D [] [16304,16305,16306,16303] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16297 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16298 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16299 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16299,16300,16301,16302] CONDITIONAL_S
Y_MEAS 16300 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16299,16300,16301,16302] CONDITIONAL_S
IDLE 16301 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16299,16300,16301,16302] CONDITIONAL_S
DISCARD 16302 [(5,2)] 0 [] [] [] [] [] [16299,16300,16301,16302] CONDITIONAL_S
MERGE 16303 [(2,4),(3,4)] D [16296] [] [] [] [((2,4),(3,4))] [16304,16305,16306,16303] CONDITIONAL_S
Y_MEAS 16304 [(3,4)] HALF_D_PLUS_2 [16296] [] [] [] [] [16304,16305,16306,16303] CONDITIONAL_S
IDLE 16305 [(2,4)] HALF_D_PLUS_2 [16296] [] [] [] [] [16304,16305,16306,16303] CONDITIONAL_S
DISCARD 16306 [(3,4)] 0 [16296] [] [] [] [] [16304,16305,16306,16303] CONDITIONAL_S
INJECT_T 16307 [(4,0)] D [] [] [] [] [] [] none
MERGE 16308 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16313,16314,16315,16316] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16309 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16310 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16311 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16312 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16313 [(4,2),(5,2)] D [16308] [] [] [] [((4,2),(5,2))] [16313,16314,16315,16316] CONDITIONAL_S
Y_MEAS 16314 [(5,2)] HALF_D_PLUS_2 [16308] [] [] [] [] [16313,16314,16315,16316] CONDITIONAL_S
IDLE 16315 [(4,2)] HALF_D_PLUS_2 [16308] [] [] [] [] [16313,16314,16315,16316] CONDITIONAL_S
DISCARD 16316 [(5,2)] 0 [16308] [] [] [] [] [16313,16314,16315,16316] CONDITIONAL_S
MERGE 16317 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16320,16317,16318,16319] CONDITIONAL_S
Y_MEAS 16318 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16320,16317,16318,16319] CONDITIONAL_S
IDLE 16319 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16320,16317,16318,16319] CONDITIONAL_S
DISCARD 16320 [(3,4)] 0 [] [] [] [] [] [16320,16317,16318,16319] CONDITIONAL_S
INJECT_T 16321 [(0,4)] D [] [] [] [] [] [] none
MERGE 16322 [(2,4),(0,4),(1,4)] D [] [16329,16330,16331,16332] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16323 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16324 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16325 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16328,16325,16326,16327] CONDITIONAL_S
Y_MEAS 16326 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16328,16325,16326,16327] CONDITIONAL_S
IDLE 16327 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16328,16325,16326,16327] CONDITIONAL_S
DISCARD 16328 [(5,2)] 0 [] [] [] [] [] [16328,16325,16326,16327] CONDITIONAL_S
MERGE 16329 [(2,4),(3,4)] D [16322] [] [] [] [((2,4),(3,4))] [16329,16330,16331,16332] CONDITIONAL_S
Y_MEAS 16330 [(3,4)] HALF_D_PLUS_2 [16322] [] [] [] [] [16329,16330,16331,16332] CONDITIONAL_S
IDLE 16331 [(2,4)] HALF_D_PLUS_2 [16322] [] [] [] [] [16329,16330,16331,16332] CONDITIONAL_S
DISCARD 16332 [(3,4)] 0 [16322] [] [] [] [] [16329,16330,16331,16332] CONDITIONAL_S
INJECT_T 16333 [(4,0)] D [] [] [] [] [] [] none
MERGE 16334 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16339,16340,16341,16342] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16335 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16336 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16337 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16338 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16339 [(4,2),(5,2)] D [16334] [] [] [] [((4,2),(5,2))] [16339,16340,16341,16342] CONDITIONAL_S
Y_MEAS 16340 [(5,2)] HALF_D_PLUS_2 [16334] [] [] [] [] [16339,16340,16341,16342] CONDITIONAL_S
IDLE 16341 [(4,2)] HALF_D_PLUS_2 [16334] [] [] [] [] [16339,16340,16341,16342] CONDITIONAL_S
DISCARD 16342 [(5,2)] 0 [16334] [] [] [] [] [16339,16340,16341,16342] CONDITIONAL_S
INJECT_T 16343 [(0,4)] D [] [] [] [] [] [] none
MERGE 16344 [(2,4),(0,4),(1,4)] D [] [16347,16348,16349,16350] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16345 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16346 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16347 [(2,4),(3,4)] D [16344] [] [] [] [((2,4),(3,4))] [16347,16348,16349,16350] CONDITIONAL_S
Y_MEAS 16348 [(3,4)] HALF_D_PLUS_2 [16344] [] [] [] [] [16347,16348,16349,16350] CONDITIONAL_S
IDLE 16349 [(2,4)] HALF_D_PLUS_2 [16344] [] [] [] [] [16347,16348,16349,16350] CONDITIONAL_S
DISCARD 16350 [(3,4)] 0 [16344] [] [] [] [] [16347,16348,16349,16350] CONDITIONAL_S
INJECT_T 16351 [(4,0)] D [] [] [] [] [] [] none
MERGE 16352 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16360,16357,16358,16359] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16353 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16354 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16355 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16356 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16357 [(4,2),(5,2)] D [16352] [] [] [] [((4,2),(5,2))] [16360,16357,16358,16359] CONDITIONAL_S
Y_MEAS 16358 [(5,2)] HALF_D_PLUS_2 [16352] [] [] [] [] [16360,16357,16358,16359] CONDITIONAL_S
IDLE 16359 [(4,2)] HALF_D_PLUS_2 [16352] [] [] [] [] [16360,16357,16358,16359] CONDITIONAL_S
DISCARD 16360 [(5,2)] 0 [16352] [] [] [] [] [16360,16357,16358,16359] CONDITIONAL_S
INJECT_T 16361 [(0,4)] D [] [] [] [] [] [] none
MERGE 16362 [(2,4),(0,4),(1,4)] D [] [16368,16365,16366,16367] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16363 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16364 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16365 [(2,4),(3,4)] D [16362] [] [] [] [((2,4),(3,4))] [16368,16365,16366,16367] CONDITIONAL_S
Y_MEAS 16366 [(3,4)] HALF_D_PLUS_2 [16362] [] [] [] [] [16368,16365,16366,16367] CONDITIONAL_S
IDLE 16367 [(2,4)] HALF_D_PLUS_2 [16362] [] [] [] [] [16368,16365,16366,16367] CONDITIONAL_S
DISCARD 16368 [(3,4)] 0 [16362] [] [] [] [] [16368,16365,16366,16367] CONDITIONAL_S
MERGE 16369 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16369,16370,16371,16372] CONDITIONAL_S
Y_MEAS 16370 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16369,16370,16371,16372] CONDITIONAL_S
IDLE 16371 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16369,16370,16371,16372] CONDITIONAL_S
DISCARD 16372 [(5,2)] 0 [] [] [] [] [] [16369,16370,16371,16372] CONDITIONAL_S
INJECT_T 16373 [(4,0)] D [] [] [] [] [] [] none
MERGE 16374 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16379,16380,16381,16382] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16375 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16376 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16377 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16378 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16379 [(4,2),(5,2)] D [16374] [] [] [] [((4,2),(5,2))] [16379,16380,16381,16382] CONDITIONAL_S
Y_MEAS 16380 [(5,2)] HALF_D_PLUS_2 [16374] [] [] [] [] [16379,16380,16381,16382] CONDITIONAL_S
IDLE 16381 [(4,2)] HALF_D_PLUS_2 [16374] [] [] [] [] [16379,16380,16381,16382] CONDITIONAL_S
DISCARD 16382 [(5,2)] 0 [16374] [] [] [] [] [16379,16380,16381,16382] CONDITIONAL_S
INJECT_T 16383 [(0,4)] D [] [] [] [] [] [] none
MERGE 16384 [(2,4),(0,4),(1,4)] D [] [16387,16388,16389,16390] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16385 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16386 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16387 [(2,4),(3,4)] D [16384] [] [] [] [((2,4),(3,4))] [16387,16388,16389,16390] CONDITIONAL_S
Y_MEAS 16388 [(3,4)] HALF_D_PLUS_2 [16384] [] [] [] [] [16387,16388,16389,16390] CONDITIONAL_S
IDLE 16389 [(2,4)] HALF_D_PLUS_2 [16384] [] [] [] [] [16387,16388,16389,16390] CONDITIONAL_S
DISCARD 16390 [(3,4)] 0 [16384] [] [] [] [] [16387,16388,16389,16390] CONDITIONAL_S
INJECT_T 16391 [(4,0)] D [] [] [] [] [] [] none
MERGE 16392 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16400,16397,16398,16399] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16393 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16394 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16395 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16396 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16397 [(4,2),(5,2)] D [16392] [] [] [] [((4,2),(5,2))] [16400,16397,16398,16399] CONDITIONAL_S
Y_MEAS 16398 [(5,2)] HALF_D_PLUS_2 [16392] [] [] [] [] [16400,16397,16398,16399] CONDITIONAL_S
IDLE 16399 [(4,2)] HALF_D_PLUS_2 [16392] [] [] [] [] [16400,16397,16398,16399] CONDITIONAL_S
DISCARD 16400 [(5,2)] 0 [16392] [] [] [] [] [16400,16397,16398,16399] CONDITIONAL_S
INJECT_T 16401 [(0,4)] D [] [] [] [] [] [] none
MERGE 16402 [(2,4),(0,4),(1,4)] D [] [16408,16405,16406,16407] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16403 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16404 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16405 [(2,4),(3,4)] D [16402] [] [] [] [((2,4),(3,4))] [16408,16405,16406,16407] CONDITIONAL_S
Y_MEAS 16406 [(3,4)] HALF_D_PLUS_2 [16402] [] [] [] [] [16408,16405,16406,16407] CONDITIONAL_S
IDLE 16407 [(2,4)] HALF_D_PLUS_2 [16402] [] [] [] [] [16408,16405,16406,16407] CONDITIONAL_S
DISCARD 16408 [(3,4)] 0 [16402] [] [] [] [] [16408,16405,16406,16407] CONDITIONAL_S
MERGE 16409 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16409,16410,16411,16412] CONDITIONAL_S
Y_MEAS 16410 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16409,16410,16411,16412] CONDITIONAL_S
IDLE 16411 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16409,16410,16411,16412] CONDITIONAL_S
DISCARD 16412 [(5,2)] 0 [] [] [] [] [] [16409,16410,16411,16412] CONDITIONAL_S
INJECT_T 16413 [(4,0)] D [] [] [] [] [] [] none
MERGE 16414 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16419,16420,16421,16422] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16415 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16416 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16417 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16418 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16419 [(4,2),(5,2)] D [16414] [] [] [] [((4,2),(5,2))] [16419,16420,16421,16422] CONDITIONAL_S
Y_MEAS 16420 [(5,2)] HALF_D_PLUS_2 [16414] [] [] [] [] [16419,16420,16421,16422] CONDITIONAL_S
IDLE 16421 [(4,2)] HALF_D_PLUS_2 [16414] [] [] [] [] [16419,16420,16421,16422] CONDITIONAL_S
DISCARD 16422 [(5,2)] 0 [16414] [] [] [] [] [16419,16420,16421,16422] CONDITIONAL_S
MERGE 16423 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16424,16425,16426,16423] CONDITIONAL_S
Y_MEAS 16424 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16424,16425,16426,16423] CONDITIONAL_S
IDLE 16425 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16424,16425,16426,16423] CONDITIONAL_S
DISCARD 16426 [(3,4)] 0 [] [] [] [] [] [16424,16425,16426,16423] CONDITIONAL_S
INJECT_T 16427 [(0,4)] D [] [] [] [] [] [] none
MERGE 16428 [(2,4),(0,4),(1,4)] D [] [16432,16433,16434,16431] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16429 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16430 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16431 [(2,4),(3,4)] D [16428] [] [] [] [((2,4),(3,4))] [16432,16433,16434,16431] CONDITIONAL_S
Y_MEAS 16432 [(3,4)] HALF_D_PLUS_2 [16428] [] [] [] [] [16432,16433,16434,16431] CONDITIONAL_S
IDLE 16433 [(2,4)] HALF_D_PLUS_2 [16428] [] [] [] [] [16432,16433,16434,16431] CONDITIONAL_S
DISCARD 16434 [(3,4)] 0 [16428] [] [] [] [] [16432,16433,16434,16431] CONDITIONAL_S
MERGE 16435 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16435,16436,16437,16438] CONDITIONAL_S
Y_MEAS 16436 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16435,16436,16437,16438] CONDITIONAL_S
IDLE 16437 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16435,16436,16437,16438] CONDITIONAL_S
DISCARD 16438 [(5,2)] 0 [] [] [] [] [] [16435,16436,16437,16438] CONDITIONAL_S
INJECT_T 16439 [(4,0)] D [] [] [] [] [] [] none
MERGE 16440 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16448,16445,16446,16447] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16441 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16442 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16443 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16444 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16445 [(4,2),(5,2)] D [16440] [] [] [] [((4,2),(5,2))] [16448,16445,16446,16447] CONDITIONAL_S
Y_MEAS 16446 [(5,2)] HALF_D_PLUS_2 [16440] [] [] [] [] [16448,16445,16446,16447] CONDITIONAL_S
IDLE 16447 [(4,2)] HALF_D_PLUS_2 [16440] [] [] [] [] [16448,16445,16446,16447] CONDITIONAL_S
DISCARD 16448 [(5,2)] 0 [16440] [] [] [] [] [16448,16445,16446,16447] CONDITIONAL_S
MERGE 16449 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16449,16450,16451,16452] CONDITIONAL_S
Y_MEAS 16450 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16449,16450,16451,16452] CONDITIONAL_S
IDLE 16451 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16449,16450,16451,16452] CONDITIONAL_S
DISCARD 16452 [(3,4)] 0 [] [] [] [] [] [16449,16450,16451,16452] CONDITIONAL_S
INJECT_T 16453 [(0,4)] D [] [] [] [] [] [] none
MERGE 16454 [(2,4),(0,4),(1,4)] D [] [16457,16458,16459,16460] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16455 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16456 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16457 [(2,4),(3,4)] D [16454] [] [] [] [((2,4),(3,4))] [16457,16458,16459,16460] CONDITIONAL_S
Y_MEAS 16458 [(3,4)] HALF_D_PLUS_2 [16454] [] [] [] [] [16457,16458,16459,16460] CONDITIONAL_S
IDLE 16459 [(2,4)] HALF_D_PLUS_2 [16454] [] [] [] [] [16457,16458,16459,16460] CONDITIONAL_S
DISCARD 16460 [(3,4)] 0 [16454] [] [] [] [] [16457,16458,16459,16460] CONDITIONAL_S
INJECT_T 16461 [(4,0)] D [] [] [] [] [] [] none
MERGE 16462 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16467,16468,16469,16470] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16463 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16464 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16465 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16466 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16467 [(4,2),(5,2)] D [16462] [] [] [] [((4,2),(5,2))] [16467,16468,16469,16470] CONDITIONAL_S
Y_MEAS 16468 [(5,2)] HALF_D_PLUS_2 [16462] [] [] [] [] [16467,16468,16469,16470] CONDITIONAL_S
IDLE 16469 [(4,2)] HALF_D_PLUS_2 [16462] [] [] [] [] [16467,16468,16469,16470] CONDITIONAL_S
DISCARD 16470 [(5,2)] 0 [16462] [] [] [] [] [16467,16468,16469,16470] CONDITIONAL_S
MERGE 16471 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16472,16473,16474,16471] CONDITIONAL_S
Y_MEAS 16472 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16472,16473,16474,16471] CONDITIONAL_S
IDLE 16473 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16472,16473,16474,16471] CONDITIONAL_S
DISCARD 16474 [(3,4)] 0 [] [] [] [] [] [16472,16473,16474,16471] CONDITIONAL_S
INJECT_T 16475 [(0,4)] D [] [] [] [] [] [] none
MERGE 16476 [(2,4),(0,4),(1,4)] D [] [16480,16481,16482,16479] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16477 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16478 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16479 [(2,4),(3,4)] D [16476] [] [] [] [((2,4),(3,4))] [16480,16481,16482,16479] CONDITIONAL_S
Y_MEAS 16480 [(3,4)] HALF_D_PLUS_2 [16476] [] [] [] [] [16480,16481,16482,16479] CONDITIONAL_S
IDLE 16481 [(2,4)] HALF_D_PLUS_2 [16476] [] [] [] [] [16480,16481,16482,16479] CONDITIONAL_S
DISCARD 16482 [(3,4)] 0 [16476] [] [] [] [] [16480,16481,16482,16479] CONDITIONAL_S
MERGE 16483 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16483,16484,16485,16486] CONDITIONAL_S
Y_MEAS 16484 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16483,16484,16485,16486] CONDITIONAL_S
IDLE 16485 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16483,16484,16485,16486] CONDITIONAL_S
DISCARD 16486 [(5,2)] 0 [] [] [] [] [] [16483,16484,16485,16486] CONDITIONAL_S
INJECT_T 16487 [(4,0)] D [] [] [] [] [] [] none
MERGE 16488 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16496,16493,16494,16495] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16489 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16490 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16491 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16492 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16493 [(4,2),(5,2)] D [16488] [] [] [] [((4,2),(5,2))] [16496,16493,16494,16495] CONDITIONAL_S
Y_MEAS 16494 [(5,2)] HALF_D_PLUS_2 [16488] [] [] [] [] [16496,16493,16494,16495] CONDITIONAL_S
IDLE 16495 [(4,2)] HALF_D_PLUS_2 [16488] [] [] [] [] [16496,16493,16494,16495] CONDITIONAL_S
DISCARD 16496 [(5,2)] 0 [16488] [] [] [] [] [16496,16493,16494,16495] CONDITIONAL_S
INJECT_T 16497 [(0,4)] D [] [] [] [] [] [] none
MERGE 16498 [(2,4),(0,4),(1,4)] D [] [16504,16501,16502,16503] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16499 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16500 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16501 [(2,4),(3,4)] D [16498] [] [] [] [((2,4),(3,4))] [16504,16501,16502,16503] CONDITIONAL_S
Y_MEAS 16502 [(3,4)] HALF_D_PLUS_2 [16498] [] [] [] [] [16504,16501,16502,16503] CONDITIONAL_S
IDLE 16503 [(2,4)] HALF_D_PLUS_2 [16498] [] [] [] [] [16504,16501,16502,16503] CONDITIONAL_S
DISCARD 16504 [(3,4)] 0 [16498] [] [] [] [] [16504,16501,16502,16503] CONDITIONAL_S
INJECT_T 16505 [(4,0)] D [] [] [] [] [] [] none
MERGE 16506 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16512,16513,16514,16511] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16507 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16508 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16509 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16510 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16511 [(4,2),(5,2)] D [16506] [] [] [] [((4,2),(5,2))] [16512,16513,16514,16511] CONDITIONAL_S
Y_MEAS 16512 [(5,2)] HALF_D_PLUS_2 [16506] [] [] [] [] [16512,16513,16514,16511] CONDITIONAL_S
IDLE 16513 [(4,2)] HALF_D_PLUS_2 [16506] [] [] [] [] [16512,16513,16514,16511] CONDITIONAL_S
DISCARD 16514 [(5,2)] 0 [16506] [] [] [] [] [16512,16513,16514,16511] CONDITIONAL_S
MERGE 16515 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16515,16516,16517,16518] CONDITIONAL_S
Y_MEAS 16516 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16515,16516,16517,16518] CONDITIONAL_S
IDLE 16517 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16515,16516,16517,16518] CONDITIONAL_S
DISCARD 16518 [(3,4)] 0 [] [] [] [] [] [16515,16516,16517,16518] CONDITIONAL_S
INJECT_T 16519 [(0,4)] D [] [] [] [] [] [] none
MERGE 16520 [(2,4),(0,4),(1,4)] D [] [16523,16524,16525,16526] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16521 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16522 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16523 [(2,4),(3,4)] D [16520] [] [] [] [((2,4),(3,4))] [16523,16524,16525,16526] CONDITIONAL_S
Y_MEAS 16524 [(3,4)] HALF_D_PLUS_2 [16520] [] [] [] [] [16523,16524,16525,16526] CONDITIONAL_S
IDLE 16525 [(2,4)] HALF_D_PLUS_2 [16520] [] [] [] [] [16523,16524,16525,16526] CONDITIONAL_S
DISCARD 16526 [(3,4)] 0 [16520] [] [] [] [] [16523,16524,16525,16526] CONDITIONAL_S
INJECT_T 16527 [(4,0)] D [] [] [] [] [] [] none
MERGE 16528 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16536,16533,16534,16535] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16529 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16530 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16531 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16532 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16533 [(4,2),(5,2)] D [16528] [] [] [] [((4,2),(5,2))] [16536,16533,16534,16535] CONDITIONAL_S
Y_MEAS 16534 [(5,2)] HALF_D_PLUS_2 [16528] [] [] [] [] [16536,16533,16534,16535] CONDITIONAL_S
IDLE 16535 [(4,2)] HALF_D_PLUS_2 [16528] [] [] [] [] [16536,16533,16534,16535] CONDITIONAL_S
DISCARD 16536 [(5,2)] 0 [16528] [] [] [] [] [16536,16533,16534,16535] CONDITIONAL_S
MERGE 16537 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16537,16538,16539,16540] CONDITIONAL_S
Y_MEAS 16538 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16537,16538,16539,16540] CONDITIONAL_S
IDLE 16539 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16537,16538,16539,16540] CONDITIONAL_S
DISCARD 16540 [(3,4)] 0 [] [] [] [] [] [16537,16538,16539,16540] CONDITIONAL_S
INJECT_T 16541 [(4,0)] D [] [] [] [] [] [] none
MERGE 16542 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16552,16553,16554,16551] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16543 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16544 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16545 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16546 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 16547 [(0,4)] D [] [] [] [] [] [] none
MERGE 16548 [(2,4),(0,4),(1,4)] D [] [16555,16556,16557,16558] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16549 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16550 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16551 [(4,2),(5,2)] D [16542] [] [] [] [((4,2),(5,2))] [16552,16553,16554,16551] CONDITIONAL_S
Y_MEAS 16552 [(5,2)] HALF_D_PLUS_2 [16542] [] [] [] [] [16552,16553,16554,16551] CONDITIONAL_S
IDLE 16553 [(4,2)] HALF_D_PLUS_2 [16542] [] [] [] [] [16552,16553,16554,16551] CONDITIONAL_S
DISCARD 16554 [(5,2)] 0 [16542] [] [] [] [] [16552,16553,16554,16551] CONDITIONAL_S
MERGE 16555 [(2,4),(3,4)] D [16548] [] [] [] [((2,4),(3,4))] [16555,16556,16557,16558] CONDITIONAL_S
Y_MEAS 16556 [(3,4)] HALF_D_PLUS_2 [16548] [] [] [] [] [16555,16556,16557,16558] CONDITIONAL_S
IDLE 16557 [(2,4)] HALF_D_PLUS_2 [16548] [] [] [] [] [16555,16556,16557,16558] CONDITIONAL_S
DISCARD 16558 [(3,4)] 0 [16548] [] [] [] [] [16555,16556,16557,16558] CONDITIONAL_S
INJECT_T 16559 [(0,4)] D [] [] [] [] [] [] none
MERGE 16560 [(2,4),(0,4),(1,4)] D [] [16568,16569,16570,16567] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16561 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16562 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16563 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16563,16564,16565,16566] CONDITIONAL_S
Y_MEAS 16564 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16563,16564,16565,16566] CONDITIONAL_S
IDLE 16565 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16563,16564,16565,16566] CONDITIONAL_S
DISCARD 16566 [(5,2)] 0 [] [] [] [] [] [16563,16564,16565,16566] CONDITIONAL_S
MERGE 16567 [(2,4),(3,4)] D [16560] [] [] [] [((2,4),(3,4))] [16568,16569,16570,16567] CONDITIONAL_S
Y_MEAS 16568 [(3,4)] HALF_D_PLUS_2 [16560] [] [] [] [] [16568,16569,16570,16567] CONDITIONAL_S
IDLE 16569 [(2,4)] HALF_D_PLUS_2 [16560] [] [] [] [] [16568,16569,16570,16567] CONDITIONAL_S
DISCARD 16570 [(3,4)] 0 [16560] [] [] [] [] [16568,16569,16570,16567] CONDITIONAL_S
INJECT_T 16571 [(4,0)] D [] [] [] [] [] [] none
MERGE 16572 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16577,16578,16579,16580] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16573 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16574 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16575 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16576 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16577 [(4,2),(5,2)] D [16572] [] [] [] [((4,2),(5,2))] [16577,16578,16579,16580] CONDITIONAL_S
Y_MEAS 16578 [(5,2)] HALF_D_PLUS_2 [16572] [] [] [] [] [16577,16578,16579,16580] CONDITIONAL_S
IDLE 16579 [(4,2)] HALF_D_PLUS_2 [16572] [] [] [] [] [16577,16578,16579,16580] CONDITIONAL_S
DISCARD 16580 [(5,2)] 0 [16572] [] [] [] [] [16577,16578,16579,16580] CONDITIONAL_S
MERGE 16581 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16584,16581,16582,16583] CONDITIONAL_S
Y_MEAS 16582 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16584,16581,16582,16583] CONDITIONAL_S
IDLE 16583 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16584,16581,16582,16583] CONDITIONAL_S
DISCARD 16584 [(3,4)] 0 [] [] [] [] [] [16584,16581,16582,16583] CONDITIONAL_S
INJECT_T 16585 [(0,4)] D [] [] [] [] [] [] none
MERGE 16586 [(2,4),(0,4),(1,4)] D [] [16593,16594,16595,16596] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16587 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16588 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16589 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16592,16589,16590,16591] CONDITIONAL_S
Y_MEAS 16590 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16592,16589,16590,16591] CONDITIONAL_S
IDLE 16591 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16592,16589,16590,16591] CONDITIONAL_S
DISCARD 16592 [(5,2)] 0 [] [] [] [] [] [16592,16589,16590,16591] CONDITIONAL_S
MERGE 16593 [(2,4),(3,4)] D [16586] [] [] [] [((2,4),(3,4))] [16593,16594,16595,16596] CONDITIONAL_S
Y_MEAS 16594 [(3,4)] HALF_D_PLUS_2 [16586] [] [] [] [] [16593,16594,16595,16596] CONDITIONAL_S
IDLE 16595 [(2,4)] HALF_D_PLUS_2 [16586] [] [] [] [] [16593,16594,16595,16596] CONDITIONAL_S
DISCARD 16596 [(3,4)] 0 [16586] [] [] [] [] [16593,16594,16595,16596] CONDITIONAL_S
INJECT_T 16597 [(4,0)] D [] [] [] [] [] [] none
MERGE 16598 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16603,16604,16605,16606] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16599 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16600 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16601 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16602 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16603 [(4,2),(5,2)] D [16598] [] [] [] [((4,2),(5,2))] [16603,16604,16605,16606] CONDITIONAL_S
Y_MEAS 16604 [(5,2)] HALF_D_PLUS_2 [16598] [] [] [] [] [16603,16604,16605,16606] CONDITIONAL_S
IDLE 16605 [(4,2)] HALF_D_PLUS_2 [16598] [] [] [] [] [16603,16604,16605,16606] CONDITIONAL_S
DISCARD 16606 [(5,2)] 0 [16598] [] [] [] [] [16603,16604,16605,16606] CONDITIONAL_S
INJECT_T 16607 [(0,4)] D [] [] [] [] [] [] none
MERGE 16608 [(2,4),(0,4),(1,4)] D [] [16611,16612,16613,16614] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16609 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16610 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16611 [(2,4),(3,4)] D [16608] [] [] [] [((2,4),(3,4))] [16611,16612,16613,16614] CONDITIONAL_S
Y_MEAS 16612 [(3,4)] HALF_D_PLUS_2 [16608] [] [] [] [] [16611,16612,16613,16614] CONDITIONAL_S
IDLE 16613 [(2,4)] HALF_D_PLUS_2 [16608] [] [] [] [] [16611,16612,16613,16614] CONDITIONAL_S
DISCARD 16614 [(3,4)] 0 [16608] [] [] [] [] [16611,16612,16613,16614] CONDITIONAL_S
INJECT_T 16615 [(4,0)] D [] [] [] [] [] [] none
MERGE 16616 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16624,16621,16622,16623] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16617 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16618 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16619 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16620 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16621 [(4,2),(5,2)] D [16616] [] [] [] [((4,2),(5,2))] [16624,16621,16622,16623] CONDITIONAL_S
Y_MEAS 16622 [(5,2)] HALF_D_PLUS_2 [16616] [] [] [] [] [16624,16621,16622,16623] CONDITIONAL_S
IDLE 16623 [(4,2)] HALF_D_PLUS_2 [16616] [] [] [] [] [16624,16621,16622,16623] CONDITIONAL_S
DISCARD 16624 [(5,2)] 0 [16616] [] [] [] [] [16624,16621,16622,16623] CONDITIONAL_S
INJECT_T 16625 [(0,4)] D [] [] [] [] [] [] none
MERGE 16626 [(2,4),(0,4),(1,4)] D [] [16632,16629,16630,16631] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16627 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16628 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16629 [(2,4),(3,4)] D [16626] [] [] [] [((2,4),(3,4))] [16632,16629,16630,16631] CONDITIONAL_S
Y_MEAS 16630 [(3,4)] HALF_D_PLUS_2 [16626] [] [] [] [] [16632,16629,16630,16631] CONDITIONAL_S
IDLE 16631 [(2,4)] HALF_D_PLUS_2 [16626] [] [] [] [] [16632,16629,16630,16631] CONDITIONAL_S
DISCARD 16632 [(3,4)] 0 [16626] [] [] [] [] [16632,16629,16630,16631] CONDITIONAL_S
INJECT_T 16633 [(4,0)] D [] [] [] [] [] [] none
MERGE 16634 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16640,16641,16642,16639] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16635 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16636 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16637 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16638 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16639 [(4,2),(5,2)] D [16634] [] [] [] [((4,2),(5,2))] [16640,16641,16642,16639] CONDITIONAL_S
Y_MEAS 16640 [(5,2)] HALF_D_PLUS_2 [16634] [] [] [] [] [16640,16641,16642,16639] CONDITIONAL_S
IDLE 16641 [(4,2)] HALF_D_PLUS_2 [16634] [] [] [] [] [16640,16641,16642,16639] CONDITIONAL_S
DISCARD 16642 [(5,2)] 0 [16634] [] [] [] [] [16640,16641,16642,16639] CONDITIONAL_S
INJECT_T 16643 [(0,4)] D [] [] [] [] [] [] none
MERGE 16644 [(2,4),(0,4),(1,4)] D [] [16648,16649,16650,16647] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16645 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16646 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16647 [(2,4),(3,4)] D [16644] [] [] [] [((2,4),(3,4))] [16648,16649,16650,16647] CONDITIONAL_S
Y_MEAS 16648 [(3,4)] HALF_D_PLUS_2 [16644] [] [] [] [] [16648,16649,16650,16647] CONDITIONAL_S
IDLE 16649 [(2,4)] HALF_D_PLUS_2 [16644] [] [] [] [] [16648,16649,16650,16647] CONDITIONAL_S
DISCARD 16650 [(3,4)] 0 [16644] [] [] [] [] [16648,16649,16650,16647] CONDITIONAL_S
MERGE 16651 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16651,16652,16653,16654] CONDITIONAL_S
Y_MEAS 16652 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16651,16652,16653,16654] CONDITIONAL_S
IDLE 16653 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16651,16652,16653,16654] CONDITIONAL_S
DISCARD 16654 [(5,2)] 0 [] [] [] [] [] [16651,16652,16653,16654] CONDITIONAL_S
INJECT_T 16655 [(4,0)] D [] [] [] [] [] [] none
MERGE 16656 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16664,16661,16662,16663] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16657 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16658 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16659 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16660 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16661 [(4,2),(5,2)] D [16656] [] [] [] [((4,2),(5,2))] [16664,16661,16662,16663] CONDITIONAL_S
Y_MEAS 16662 [(5,2)] HALF_D_PLUS_2 [16656] [] [] [] [] [16664,16661,16662,16663] CONDITIONAL_S
IDLE 16663 [(4,2)] HALF_D_PLUS_2 [16656] [] [] [] [] [16664,16661,16662,16663] CONDITIONAL_S
DISCARD 16664 [(5,2)] 0 [16656] [] [] [] [] [16664,16661,16662,16663] CONDITIONAL_S
MERGE 16665 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16665,16666,16667,16668] CONDITIONAL_S
Y_MEAS 16666 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16665,16666,16667,16668] CONDITIONAL_S
IDLE 16667 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16665,16666,16667,16668] CONDITIONAL_S
DISCARD 16668 [(3,4)] 0 [] [] [] [] [] [16665,16666,16667,16668] CONDITIONAL_S
INJECT_T 16669 [(0,4)] D [] [] [] [] [] [] none
MERGE 16670 [(2,4),(0,4),(1,4)] D [] [16673,16674,16675,16676] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16671 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16672 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16673 [(2,4),(3,4)] D [16670] [] [] [] [((2,4),(3,4))] [16673,16674,16675,16676] CONDITIONAL_S
Y_MEAS 16674 [(3,4)] HALF_D_PLUS_2 [16670] [] [] [] [] [16673,16674,16675,16676] CONDITIONAL_S
IDLE 16675 [(2,4)] HALF_D_PLUS_2 [16670] [] [] [] [] [16673,16674,16675,16676] CONDITIONAL_S
DISCARD 16676 [(3,4)] 0 [16670] [] [] [] [] [16673,16674,16675,16676] CONDITIONAL_S
MERGE 16677 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16680,16677,16678,16679] CONDITIONAL_S
Y_MEAS 16678 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16680,16677,16678,16679] CONDITIONAL_S
IDLE 16679 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16680,16677,16678,16679] CONDITIONAL_S
DISCARD 16680 [(5,2)] 0 [] [] [] [] [] [16680,16677,16678,16679] CONDITIONAL_S
INJECT_T 16681 [(4,0)] D [] [] [] [] [] [] none
MERGE 16682 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16688,16689,16690,16687] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16683 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16684 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16685 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16686 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16687 [(4,2),(5,2)] D [16682] [] [] [] [((4,2),(5,2))] [16688,16689,16690,16687] CONDITIONAL_S
Y_MEAS 16688 [(5,2)] HALF_D_PLUS_2 [16682] [] [] [] [] [16688,16689,16690,16687] CONDITIONAL_S
IDLE 16689 [(4,2)] HALF_D_PLUS_2 [16682] [] [] [] [] [16688,16689,16690,16687] CONDITIONAL_S
DISCARD 16690 [(5,2)] 0 [16682] [] [] [] [] [16688,16689,16690,16687] CONDITIONAL_S
INJECT_T 16691 [(0,4)] D [] [] [] [] [] [] none
MERGE 16692 [(2,4),(0,4),(1,4)] D [] [16696,16697,16698,16695] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16693 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16694 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16695 [(2,4),(3,4)] D [16692] [] [] [] [((2,4),(3,4))] [16696,16697,16698,16695] CONDITIONAL_S
Y_MEAS 16696 [(3,4)] HALF_D_PLUS_2 [16692] [] [] [] [] [16696,16697,16698,16695] CONDITIONAL_S
IDLE 16697 [(2,4)] HALF_D_PLUS_2 [16692] [] [] [] [] [16696,16697,16698,16695] CONDITIONAL_S
DISCARD 16698 [(3,4)] 0 [16692] [] [] [] [] [16696,16697,16698,16695] CONDITIONAL_S
INJECT_T 16699 [(4,0)] D [] [] [] [] [] [] none
MERGE 16700 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16705,16706,16707,16708] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16701 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16702 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16703 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16704 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16705 [(4,2),(5,2)] D [16700] [] [] [] [((4,2),(5,2))] [16705,16706,16707,16708] CONDITIONAL_S
Y_MEAS 16706 [(5,2)] HALF_D_PLUS_2 [16700] [] [] [] [] [16705,16706,16707,16708] CONDITIONAL_S
IDLE 16707 [(4,2)] HALF_D_PLUS_2 [16700] [] [] [] [] [16705,16706,16707,16708] CONDITIONAL_S
DISCARD 16708 [(5,2)] 0 [16700] [] [] [] [] [16705,16706,16707,16708] CONDITIONAL_S
INJECT_T 16709 [(0,4)] D [] [] [] [] [] [] none
MERGE 16710 [(2,4),(0,4),(1,4)] D [] [16713,16714,16715,16716] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16711 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16712 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16713 [(2,4),(3,4)] D [16710] [] [] [] [((2,4),(3,4))] [16713,16714,16715,16716] CONDITIONAL_S
Y_MEAS 16714 [(3,4)] HALF_D_PLUS_2 [16710] [] [] [] [] [16713,16714,16715,16716] CONDITIONAL_S
IDLE 16715 [(2,4)] HALF_D_PLUS_2 [16710] [] [] [] [] [16713,16714,16715,16716] CONDITIONAL_S
DISCARD 16716 [(3,4)] 0 [16710] [] [] [] [] [16713,16714,16715,16716] CONDITIONAL_S
MERGE 16717 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16720,16717,16718,16719] CONDITIONAL_S
Y_MEAS 16718 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16720,16717,16718,16719] CONDITIONAL_S
IDLE 16719 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16720,16717,16718,16719] CONDITIONAL_S
DISCARD 16720 [(5,2)] 0 [] [] [] [] [] [16720,16717,16718,16719] CONDITIONAL_S
INJECT_T 16721 [(4,0)] D [] [] [] [] [] [] none
MERGE 16722 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16728,16729,16730,16727] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16723 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16724 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16725 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16726 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16727 [(4,2),(5,2)] D [16722] [] [] [] [((4,2),(5,2))] [16728,16729,16730,16727] CONDITIONAL_S
Y_MEAS 16728 [(5,2)] HALF_D_PLUS_2 [16722] [] [] [] [] [16728,16729,16730,16727] CONDITIONAL_S
IDLE 16729 [(4,2)] HALF_D_PLUS_2 [16722] [] [] [] [] [16728,16729,16730,16727] CONDITIONAL_S
DISCARD 16730 [(5,2)] 0 [16722] [] [] [] [] [16728,16729,16730,16727] CONDITIONAL_S
MERGE 16731 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16731,16732,16733,16734] CONDITIONAL_S
Y_MEAS 16732 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16731,16732,16733,16734] CONDITIONAL_S
IDLE 16733 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16731,16732,16733,16734] CONDITIONAL_S
DISCARD 16734 [(3,4)] 0 [] [] [] [] [] [16731,16732,16733,16734] CONDITIONAL_S
INJECT_T 16735 [(0,4)] D [] [] [] [] [] [] none
MERGE 16736 [(2,4),(0,4),(1,4)] D [] [16739,16740,16741,16742] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16737 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16738 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16739 [(2,4),(3,4)] D [16736] [] [] [] [((2,4),(3,4))] [16739,16740,16741,16742] CONDITIONAL_S
Y_MEAS 16740 [(3,4)] HALF_D_PLUS_2 [16736] [] [] [] [] [16739,16740,16741,16742] CONDITIONAL_S
IDLE 16741 [(2,4)] HALF_D_PLUS_2 [16736] [] [] [] [] [16739,16740,16741,16742] CONDITIONAL_S
DISCARD 16742 [(3,4)] 0 [16736] [] [] [] [] [16739,16740,16741,16742] CONDITIONAL_S
MERGE 16743 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16744,16745,16746,16743] CONDITIONAL_S
Y_MEAS 16744 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16744,16745,16746,16743] CONDITIONAL_S
IDLE 16745 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16744,16745,16746,16743] CONDITIONAL_S
DISCARD 16746 [(5,2)] 0 [] [] [] [] [] [16744,16745,16746,16743] CONDITIONAL_S
INJECT_T 16747 [(4,0)] D [] [] [] [] [] [] none
MERGE 16748 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16753,16754,16755,16756] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16749 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16750 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16751 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16752 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16753 [(4,2),(5,2)] D [16748] [] [] [] [((4,2),(5,2))] [16753,16754,16755,16756] CONDITIONAL_S
Y_MEAS 16754 [(5,2)] HALF_D_PLUS_2 [16748] [] [] [] [] [16753,16754,16755,16756] CONDITIONAL_S
IDLE 16755 [(4,2)] HALF_D_PLUS_2 [16748] [] [] [] [] [16753,16754,16755,16756] CONDITIONAL_S
DISCARD 16756 [(5,2)] 0 [16748] [] [] [] [] [16753,16754,16755,16756] CONDITIONAL_S
MERGE 16757 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16760,16757,16758,16759] CONDITIONAL_S
Y_MEAS 16758 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16760,16757,16758,16759] CONDITIONAL_S
IDLE 16759 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16760,16757,16758,16759] CONDITIONAL_S
DISCARD 16760 [(3,4)] 0 [] [] [] [] [] [16760,16757,16758,16759] CONDITIONAL_S
INJECT_T 16761 [(0,4)] D [] [] [] [] [] [] none
MERGE 16762 [(2,4),(0,4),(1,4)] D [] [16768,16765,16766,16767] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16763 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16764 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16765 [(2,4),(3,4)] D [16762] [] [] [] [((2,4),(3,4))] [16768,16765,16766,16767] CONDITIONAL_S
Y_MEAS 16766 [(3,4)] HALF_D_PLUS_2 [16762] [] [] [] [] [16768,16765,16766,16767] CONDITIONAL_S
IDLE 16767 [(2,4)] HALF_D_PLUS_2 [16762] [] [] [] [] [16768,16765,16766,16767] CONDITIONAL_S
DISCARD 16768 [(3,4)] 0 [16762] [] [] [] [] [16768,16765,16766,16767] CONDITIONAL_S
MERGE 16769 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16769,16770,16771,16772] CONDITIONAL_S
Y_MEAS 16770 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16769,16770,16771,16772] CONDITIONAL_S
IDLE 16771 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16769,16770,16771,16772] CONDITIONAL_S
DISCARD 16772 [(5,2)] 0 [] [] [] [] [] [16769,16770,16771,16772] CONDITIONAL_S
INJECT_T 16773 [(0,4)] D [] [] [] [] [] [] none
MERGE 16774 [(2,4),(0,4),(1,4)] D [] [16784,16781,16782,16783] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16775 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16776 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16777 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16777,16778,16779,16780] CONDITIONAL_S
Y_MEAS 16778 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16777,16778,16779,16780] CONDITIONAL_S
IDLE 16779 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16777,16778,16779,16780] CONDITIONAL_S
DISCARD 16780 [(5,2)] 0 [] [] [] [] [] [16777,16778,16779,16780] CONDITIONAL_S
MERGE 16781 [(2,4),(3,4)] D [16774] [] [] [] [((2,4),(3,4))] [16784,16781,16782,16783] CONDITIONAL_S
Y_MEAS 16782 [(3,4)] HALF_D_PLUS_2 [16774] [] [] [] [] [16784,16781,16782,16783] CONDITIONAL_S
IDLE 16783 [(2,4)] HALF_D_PLUS_2 [16774] [] [] [] [] [16784,16781,16782,16783] CONDITIONAL_S
DISCARD 16784 [(3,4)] 0 [16774] [] [] [] [] [16784,16781,16782,16783] CONDITIONAL_S
INJECT_T 16785 [(0,4)] D [] [] [] [] [] [] none
MERGE 16786 [(2,4),(0,4),(1,4)] D [] [16792,16789,16790,16791] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16787 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16788 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16789 [(2,4),(3,4)] D [16786] [] [] [] [((2,4),(3,4))] [16792,16789,16790,16791] CONDITIONAL_S
Y_MEAS 16790 [(3,4)] HALF_D_PLUS_2 [16786] [] [] [] [] [16792,16789,16790,16791] CONDITIONAL_S
IDLE 16791 [(2,4)] HALF_D_PLUS_2 [16786] [] [] [] [] [16792,16789,16790,16791] CONDITIONAL_S
DISCARD 16792 [(3,4)] 0 [16786] [] [] [] [] [16792,16789,16790,16791] CONDITIONAL_S
MERGE 16793 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16793,16794,16795,16796] CONDITIONAL_S
Y_MEAS 16794 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16793,16794,16795,16796] CONDITIONAL_S
IDLE 16795 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16793,16794,16795,16796] CONDITIONAL_S
DISCARD 16796 [(5,2)] 0 [] [] [] [] [] [16793,16794,16795,16796] CONDITIONAL_S
MERGE 16797 [(3,4),(2,7),(3,7),(4,2),(3,3),(3,6),(3,2),(3,5)] D [] [] [] [] [((2,7),(3,7)),((3,2),(4,2)),((3,5),(3,4)),((3,6),(3,5)),((3,7),(3,6)),((3,4),(3,3)),((3,3),(3,2))] [] none
DISCARD 16798 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 16799 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16800 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16801 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16802 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16803 [(3,2)] 0 [] [] [] [] [] [] none
MERGE 16804 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 16805 [(2,7)] 0 [] [] [] [] [] [] none
INJECT_T 16806 [(0,6)] D [] [] [] [] [] [] none
MERGE 16807 [(1,6),(2,6),(0,6)] D [] [16818,16819,16820,16821] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 16808 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16809 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16810 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16810,16811,16812,16813] CONDITIONAL_S
Y_MEAS 16811 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16810,16811,16812,16813] CONDITIONAL_S
IDLE 16812 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16810,16811,16812,16813] CONDITIONAL_S
DISCARD 16813 [(3,4)] 0 [] [] [] [] [] [16810,16811,16812,16813] CONDITIONAL_S
INJECT_T 16814 [(0,4)] D [] [] [] [] [] [] none
MERGE 16815 [(2,4),(0,4),(1,4)] D [] [16824,16825,16822,16823] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16816 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16817 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16818 [(2,6),(3,6)] D [16807] [] [] [] [((2,6),(3,6))] [16818,16819,16820,16821] CONDITIONAL_S
Y_MEAS 16819 [(3,6)] HALF_D_PLUS_2 [16807] [] [] [] [] [16818,16819,16820,16821] CONDITIONAL_S
IDLE 16820 [(2,6)] HALF_D_PLUS_2 [16807] [] [] [] [] [16818,16819,16820,16821] CONDITIONAL_S
DISCARD 16821 [(3,6)] 0 [16807] [] [] [] [] [16818,16819,16820,16821] CONDITIONAL_S
MERGE 16822 [(2,4),(3,4)] D [16815] [] [] [] [((2,4),(3,4))] [16824,16825,16822,16823] CONDITIONAL_S
Y_MEAS 16823 [(3,4)] HALF_D_PLUS_2 [16815] [] [] [] [] [16824,16825,16822,16823] CONDITIONAL_S
IDLE 16824 [(2,4)] HALF_D_PLUS_2 [16815] [] [] [] [] [16824,16825,16822,16823] CONDITIONAL_S
DISCARD 16825 [(3,4)] 0 [16815] [] [] [] [] [16824,16825,16822,16823] CONDITIONAL_S
MERGE 16826 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [16826,16827,16828,16829] CONDITIONAL_S
Y_MEAS 16827 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [16826,16827,16828,16829] CONDITIONAL_S
IDLE 16828 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [16826,16827,16828,16829] CONDITIONAL_S
DISCARD 16829 [(3,6)] 0 [] [] [] [] [] [16826,16827,16828,16829] CONDITIONAL_S
INJECT_T 16830 [(0,4)] D [] [] [] [] [] [] none
MERGE 16831 [(2,4),(0,4),(1,4)] D [] [16834,16835,16836,16837] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16832 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16833 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16834 [(2,4),(3,4)] D [16831] [] [] [] [((2,4),(3,4))] [16834,16835,16836,16837] CONDITIONAL_S
Y_MEAS 16835 [(3,4)] HALF_D_PLUS_2 [16831] [] [] [] [] [16834,16835,16836,16837] CONDITIONAL_S
IDLE 16836 [(2,4)] HALF_D_PLUS_2 [16831] [] [] [] [] [16834,16835,16836,16837] CONDITIONAL_S
DISCARD 16837 [(3,4)] 0 [16831] [] [] [] [] [16834,16835,16836,16837] CONDITIONAL_S
INJECT_T 16838 [(0,4)] D [] [] [] [] [] [] none
MERGE 16839 [(2,4),(0,4),(1,4)] D [] [16848,16849,16846,16847] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16840 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16841 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16842 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [16842,16843,16844,16845] CONDITIONAL_S
Y_MEAS 16843 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [16842,16843,16844,16845] CONDITIONAL_S
IDLE 16844 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [16842,16843,16844,16845] CONDITIONAL_S
DISCARD 16845 [(3,6)] 0 [] [] [] [] [] [16842,16843,16844,16845] CONDITIONAL_S
MERGE 16846 [(2,4),(3,4)] D [16839] [] [] [] [((2,4),(3,4))] [16848,16849,16846,16847] CONDITIONAL_S
Y_MEAS 16847 [(3,4)] HALF_D_PLUS_2 [16839] [] [] [] [] [16848,16849,16846,16847] CONDITIONAL_S
IDLE 16848 [(2,4)] HALF_D_PLUS_2 [16839] [] [] [] [] [16848,16849,16846,16847] CONDITIONAL_S
DISCARD 16849 [(3,4)] 0 [16839] [] [] [] [] [16848,16849,16846,16847] CONDITIONAL_S
MERGE 16850 [(1,5),(4,2),(1,4),(2,3),(3,3),(3,2),(2,5),(1,3)] D [] [] [] [] [((3,2),(4,2)),((2,3),(3,3)),((2,5),(1,5)),((1,4),(1,3)),((1,3),(2,3)),((3,3),(3,2)),((1,5),(1,4))] [] none
DISCARD 16851 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16852 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16853 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16854 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16855 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16856 [(3,2)] 0 [] [] [] [] [] [] none
MERGE 16857 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 16858 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 16859 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [16859,16860,16861,16862] CONDITIONAL_S
Y_MEAS 16860 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [16859,16860,16861,16862] CONDITIONAL_S
IDLE 16861 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [16859,16860,16861,16862] CONDITIONAL_S
DISCARD 16862 [(3,6)] 0 [] [] [] [] [] [16859,16860,16861,16862] CONDITIONAL_S
INJECT_T 16863 [(0,4)] D [] [] [] [] [] [] none
MERGE 16864 [(2,4),(0,4),(1,4)] D [] [16867,16868,16869,16870] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16865 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16866 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16867 [(2,4),(3,4)] D [16864] [] [] [] [((2,4),(3,4))] [16867,16868,16869,16870] CONDITIONAL_S
Y_MEAS 16868 [(3,4)] HALF_D_PLUS_2 [16864] [] [] [] [] [16867,16868,16869,16870] CONDITIONAL_S
IDLE 16869 [(2,4)] HALF_D_PLUS_2 [16864] [] [] [] [] [16867,16868,16869,16870] CONDITIONAL_S
DISCARD 16870 [(3,4)] 0 [16864] [] [] [] [] [16867,16868,16869,16870] CONDITIONAL_S
INJECT_T 16871 [(0,6)] D [] [] [] [] [] [] none
MERGE 16872 [(1,6),(2,6),(0,6)] D [] [16875,16876,16877,16878] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 16873 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16874 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16875 [(2,6),(3,6)] D [16872] [] [] [] [((2,6),(3,6))] [16875,16876,16877,16878] CONDITIONAL_S
Y_MEAS 16876 [(3,6)] HALF_D_PLUS_2 [16872] [] [] [] [] [16875,16876,16877,16878] CONDITIONAL_S
IDLE 16877 [(2,6)] HALF_D_PLUS_2 [16872] [] [] [] [] [16875,16876,16877,16878] CONDITIONAL_S
DISCARD 16878 [(3,6)] 0 [16872] [] [] [] [] [16875,16876,16877,16878] CONDITIONAL_S
MERGE 16879 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16880,16881,16882,16879] CONDITIONAL_S
Y_MEAS 16880 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16880,16881,16882,16879] CONDITIONAL_S
IDLE 16881 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16880,16881,16882,16879] CONDITIONAL_S
DISCARD 16882 [(3,4)] 0 [] [] [] [] [] [16880,16881,16882,16879] CONDITIONAL_S
INJECT_T 16883 [(0,4)] D [] [] [] [] [] [] none
MERGE 16884 [(2,4),(0,4),(1,4)] D [] [16888,16889,16890,16887] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16885 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16886 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16887 [(2,4),(3,4)] D [16884] [] [] [] [((2,4),(3,4))] [16888,16889,16890,16887] CONDITIONAL_S
Y_MEAS 16888 [(3,4)] HALF_D_PLUS_2 [16884] [] [] [] [] [16888,16889,16890,16887] CONDITIONAL_S
IDLE 16889 [(2,4)] HALF_D_PLUS_2 [16884] [] [] [] [] [16888,16889,16890,16887] CONDITIONAL_S
DISCARD 16890 [(3,4)] 0 [16884] [] [] [] [] [16888,16889,16890,16887] CONDITIONAL_S
MERGE 16891 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [16891,16892,16893,16894] CONDITIONAL_S
Y_MEAS 16892 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [16891,16892,16893,16894] CONDITIONAL_S
IDLE 16893 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [16891,16892,16893,16894] CONDITIONAL_S
DISCARD 16894 [(3,6)] 0 [] [] [] [] [] [16891,16892,16893,16894] CONDITIONAL_S
INJECT_T 16895 [(0,6)] D [] [] [] [] [] [] none
MERGE 16896 [(1,6),(2,6),(0,6)] D [] [16899,16900,16901,16902] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 16897 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16898 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16899 [(2,6),(3,6)] D [16896] [] [] [] [((2,6),(3,6))] [16899,16900,16901,16902] CONDITIONAL_S
Y_MEAS 16900 [(3,6)] HALF_D_PLUS_2 [16896] [] [] [] [] [16899,16900,16901,16902] CONDITIONAL_S
IDLE 16901 [(2,6)] HALF_D_PLUS_2 [16896] [] [] [] [] [16899,16900,16901,16902] CONDITIONAL_S
DISCARD 16902 [(3,6)] 0 [16896] [] [] [] [] [16899,16900,16901,16902] CONDITIONAL_S
MERGE 16903 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16904,16905,16906,16903] CONDITIONAL_S
Y_MEAS 16904 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16904,16905,16906,16903] CONDITIONAL_S
IDLE 16905 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16904,16905,16906,16903] CONDITIONAL_S
DISCARD 16906 [(3,4)] 0 [] [] [] [] [] [16904,16905,16906,16903] CONDITIONAL_S
INJECT_T 16907 [(0,4)] D [] [] [] [] [] [] none
MERGE 16908 [(2,4),(0,4),(1,4)] D [] [16915,16916,16917,16918] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16909 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16910 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16911 [(0,6)] D [] [] [] [] [] [] none
MERGE 16912 [(1,6),(2,6),(0,6)] D [] [16920,16921,16922,16919] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 16913 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16914 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16915 [(2,4),(3,4)] D [16908] [] [] [] [((2,4),(3,4))] [16915,16916,16917,16918] CONDITIONAL_S
Y_MEAS 16916 [(3,4)] HALF_D_PLUS_2 [16908] [] [] [] [] [16915,16916,16917,16918] CONDITIONAL_S
IDLE 16917 [(2,4)] HALF_D_PLUS_2 [16908] [] [] [] [] [16915,16916,16917,16918] CONDITIONAL_S
DISCARD 16918 [(3,4)] 0 [16908] [] [] [] [] [16915,16916,16917,16918] CONDITIONAL_S
MERGE 16919 [(2,6),(3,6)] D [16912] [] [] [] [((2,6),(3,6))] [16920,16921,16922,16919] CONDITIONAL_S
Y_MEAS 16920 [(3,6)] HALF_D_PLUS_2 [16912] [] [] [] [] [16920,16921,16922,16919] CONDITIONAL_S
IDLE 16921 [(2,6)] HALF_D_PLUS_2 [16912] [] [] [] [] [16920,16921,16922,16919] CONDITIONAL_S
DISCARD 16922 [(3,6)] 0 [16912] [] [] [] [] [16920,16921,16922,16919] CONDITIONAL_S
INJECT_T 16923 [(0,4)] D [] [] [] [] [] [] none
MERGE 16924 [(2,4),(0,4),(1,4)] D [] [16928,16929,16930,16927] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16925 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16926 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16927 [(2,4),(3,4)] D [16924] [] [] [] [((2,4),(3,4))] [16928,16929,16930,16927] CONDITIONAL_S
Y_MEAS 16928 [(3,4)] HALF_D_PLUS_2 [16924] [] [] [] [] [16928,16929,16930,16927] CONDITIONAL_S
IDLE 16929 [(2,4)] HALF_D_PLUS_2 [16924] [] [] [] [] [16928,16929,16930,16927] CONDITIONAL_S
DISCARD 16930 [(3,4)] 0 [16924] [] [] [] [] [16928,16929,16930,16927] CONDITIONAL_S
MERGE 16931 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [16931,16932,16933,16934] CONDITIONAL_S
Y_MEAS 16932 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [16931,16932,16933,16934] CONDITIONAL_S
IDLE 16933 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [16931,16932,16933,16934] CONDITIONAL_S
DISCARD 16934 [(3,6)] 0 [] [] [] [] [] [16931,16932,16933,16934] CONDITIONAL_S
INJECT_T 16935 [(0,6)] D [] [] [] [] [] [] none
MERGE 16936 [(1,6),(2,6),(0,6)] D [] [16939,16940,16941,16942] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 16937 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16938 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16939 [(2,6),(3,6)] D [16936] [] [] [] [((2,6),(3,6))] [16939,16940,16941,16942] CONDITIONAL_S
Y_MEAS 16940 [(3,6)] HALF_D_PLUS_2 [16936] [] [] [] [] [16939,16940,16941,16942] CONDITIONAL_S
IDLE 16941 [(2,6)] HALF_D_PLUS_2 [16936] [] [] [] [] [16939,16940,16941,16942] CONDITIONAL_S
DISCARD 16942 [(3,6)] 0 [16936] [] [] [] [] [16939,16940,16941,16942] CONDITIONAL_S
INJECT_T 16943 [(0,4)] D [] [] [] [] [] [] none
MERGE 16944 [(2,4),(0,4),(1,4)] D [] [16947,16948,16949,16950] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16945 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16946 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16947 [(2,4),(3,4)] D [16944] [] [] [] [((2,4),(3,4))] [16947,16948,16949,16950] CONDITIONAL_S
Y_MEAS 16948 [(3,4)] HALF_D_PLUS_2 [16944] [] [] [] [] [16947,16948,16949,16950] CONDITIONAL_S
IDLE 16949 [(2,4)] HALF_D_PLUS_2 [16944] [] [] [] [] [16947,16948,16949,16950] CONDITIONAL_S
DISCARD 16950 [(3,4)] 0 [16944] [] [] [] [] [16947,16948,16949,16950] CONDITIONAL_S
INJECT_T 16951 [(0,6)] D [] [] [] [] [] [] none
MERGE 16952 [(1,6),(2,6),(0,6)] D [] [16955,16956,16957,16958] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 16953 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16954 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16955 [(2,6),(3,6)] D [16952] [] [] [] [((2,6),(3,6))] [16955,16956,16957,16958] CONDITIONAL_S
Y_MEAS 16956 [(3,6)] HALF_D_PLUS_2 [16952] [] [] [] [] [16955,16956,16957,16958] CONDITIONAL_S
IDLE 16957 [(2,6)] HALF_D_PLUS_2 [16952] [] [] [] [] [16955,16956,16957,16958] CONDITIONAL_S
DISCARD 16958 [(3,6)] 0 [16952] [] [] [] [] [16955,16956,16957,16958] CONDITIONAL_S
INJECT_T 16959 [(0,4)] D [] [] [] [] [] [] none
MERGE 16960 [(2,4),(0,4),(1,4)] D [] [16963,16964,16965,16966] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16961 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16962 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16963 [(2,4),(3,4)] D [16960] [] [] [] [((2,4),(3,4))] [16963,16964,16965,16966] CONDITIONAL_S
Y_MEAS 16964 [(3,4)] HALF_D_PLUS_2 [16960] [] [] [] [] [16963,16964,16965,16966] CONDITIONAL_S
IDLE 16965 [(2,4)] HALF_D_PLUS_2 [16960] [] [] [] [] [16963,16964,16965,16966] CONDITIONAL_S
DISCARD 16966 [(3,4)] 0 [16960] [] [] [] [] [16963,16964,16965,16966] CONDITIONAL_S
MERGE 16967 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [16968,16969,16970,16967] CONDITIONAL_S
Y_MEAS 16968 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [16968,16969,16970,16967] CONDITIONAL_S
IDLE 16969 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [16968,16969,16970,16967] CONDITIONAL_S
DISCARD 16970 [(3,6)] 0 [] [] [] [] [] [16968,16969,16970,16967] CONDITIONAL_S
INJECT_T 16971 [(0,6)] D [] [] [] [] [] [] none
MERGE 16972 [(1,6),(2,6),(0,6)] D [] [16979,16980,16981,16982] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 16973 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16974 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 16975 [(0,4)] D [] [] [] [] [] [] none
MERGE 16976 [(2,4),(0,4),(1,4)] D [] [16984,16985,16986,16983] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 16977 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16978 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16979 [(2,6),(3,6)] D [16972] [] [] [] [((2,6),(3,6))] [16979,16980,16981,16982] CONDITIONAL_S
Y_MEAS 16980 [(3,6)] HALF_D_PLUS_2 [16972] [] [] [] [] [16979,16980,16981,16982] CONDITIONAL_S
IDLE 16981 [(2,6)] HALF_D_PLUS_2 [16972] [] [] [] [] [16979,16980,16981,16982] CONDITIONAL_S
DISCARD 16982 [(3,6)] 0 [16972] [] [] [] [] [16979,16980,16981,16982] CONDITIONAL_S
MERGE 16983 [(2,4),(3,4)] D [16976] [] [] [] [((2,4),(3,4))] [16984,16985,16986,16983] CONDITIONAL_S
Y_MEAS 16984 [(3,4)] HALF_D_PLUS_2 [16976] [] [] [] [] [16984,16985,16986,16983] CONDITIONAL_S
IDLE 16985 [(2,4)] HALF_D_PLUS_2 [16976] [] [] [] [] [16984,16985,16986,16983] CONDITIONAL_S
DISCARD 16986 [(3,4)] 0 [16976] [] [] [] [] [16984,16985,16986,16983] CONDITIONAL_S
INJECT_T 16987 [(0,6)] D [] [] [] [] [] [] none
MERGE 16988 [(1,6),(2,6),(0,6)] D [] [16992,16993,16994,16991] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 16989 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16990 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16991 [(2,6),(3,6)] D [16988] [] [] [] [((2,6),(3,6))] [16992,16993,16994,16991] CONDITIONAL_S
Y_MEAS 16992 [(3,6)] HALF_D_PLUS_2 [16988] [] [] [] [] [16992,16993,16994,16991] CONDITIONAL_S
IDLE 16993 [(2,6)] HALF_D_PLUS_2 [16988] [] [] [] [] [16992,16993,16994,16991] CONDITIONAL_S
DISCARD 16994 [(3,6)] 0 [16988] [] [] [] [] [16992,16993,16994,16991] CONDITIONAL_S
MERGE 16995 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [16995,16996,16997,16998] CONDITIONAL_S
Y_MEAS 16996 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [16995,16996,16997,16998] CONDITIONAL_S
IDLE 16997 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [16995,16996,16997,16998] CONDITIONAL_S
DISCARD 16998 [(3,4)] 0 [] [] [] [] [] [16995,16996,16997,16998] CONDITIONAL_S
INJECT_T 16999 [(0,4)] D [] [] [] [] [] [] none
MERGE 17000 [(2,4),(0,4),(1,4)] D [] [17003,17004,17005,17006] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17001 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17002 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17003 [(2,4),(3,4)] D [17000] [] [] [] [((2,4),(3,4))] [17003,17004,17005,17006] CONDITIONAL_S
Y_MEAS 17004 [(3,4)] HALF_D_PLUS_2 [17000] [] [] [] [] [17003,17004,17005,17006] CONDITIONAL_S
IDLE 17005 [(2,4)] HALF_D_PLUS_2 [17000] [] [] [] [] [17003,17004,17005,17006] CONDITIONAL_S
DISCARD 17006 [(3,4)] 0 [17000] [] [] [] [] [17003,17004,17005,17006] CONDITIONAL_S
INJECT_T 17007 [(0,6)] D [] [] [] [] [] [] none
MERGE 17008 [(1,6),(2,6),(0,6)] D [] [17011,17012,17013,17014] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17009 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17010 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17011 [(2,6),(3,6)] D [17008] [] [] [] [((2,6),(3,6))] [17011,17012,17013,17014] CONDITIONAL_S
Y_MEAS 17012 [(3,6)] HALF_D_PLUS_2 [17008] [] [] [] [] [17011,17012,17013,17014] CONDITIONAL_S
IDLE 17013 [(2,6)] HALF_D_PLUS_2 [17008] [] [] [] [] [17011,17012,17013,17014] CONDITIONAL_S
DISCARD 17014 [(3,6)] 0 [17008] [] [] [] [] [17011,17012,17013,17014] CONDITIONAL_S
MERGE 17015 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17016,17017,17018,17015] CONDITIONAL_S
Y_MEAS 17016 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17016,17017,17018,17015] CONDITIONAL_S
IDLE 17017 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17016,17017,17018,17015] CONDITIONAL_S
DISCARD 17018 [(3,4)] 0 [] [] [] [] [] [17016,17017,17018,17015] CONDITIONAL_S
INJECT_T 17019 [(0,4)] D [] [] [] [] [] [] none
MERGE 17020 [(2,4),(0,4),(1,4)] D [] [17027,17028,17029,17030] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17021 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17022 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17023 [(0,6)] D [] [] [] [] [] [] none
MERGE 17024 [(1,6),(2,6),(0,6)] D [] [17032,17033,17034,17031] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17025 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17026 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17027 [(2,4),(3,4)] D [17020] [] [] [] [((2,4),(3,4))] [17027,17028,17029,17030] CONDITIONAL_S
Y_MEAS 17028 [(3,4)] HALF_D_PLUS_2 [17020] [] [] [] [] [17027,17028,17029,17030] CONDITIONAL_S
IDLE 17029 [(2,4)] HALF_D_PLUS_2 [17020] [] [] [] [] [17027,17028,17029,17030] CONDITIONAL_S
DISCARD 17030 [(3,4)] 0 [17020] [] [] [] [] [17027,17028,17029,17030] CONDITIONAL_S
MERGE 17031 [(2,6),(3,6)] D [17024] [] [] [] [((2,6),(3,6))] [17032,17033,17034,17031] CONDITIONAL_S
Y_MEAS 17032 [(3,6)] HALF_D_PLUS_2 [17024] [] [] [] [] [17032,17033,17034,17031] CONDITIONAL_S
IDLE 17033 [(2,6)] HALF_D_PLUS_2 [17024] [] [] [] [] [17032,17033,17034,17031] CONDITIONAL_S
DISCARD 17034 [(3,6)] 0 [17024] [] [] [] [] [17032,17033,17034,17031] CONDITIONAL_S
INJECT_T 17035 [(0,4)] D [] [] [] [] [] [] none
MERGE 17036 [(2,4),(0,4),(1,4)] D [] [17040,17041,17042,17039] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17037 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17038 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17039 [(2,4),(3,4)] D [17036] [] [] [] [((2,4),(3,4))] [17040,17041,17042,17039] CONDITIONAL_S
Y_MEAS 17040 [(3,4)] HALF_D_PLUS_2 [17036] [] [] [] [] [17040,17041,17042,17039] CONDITIONAL_S
IDLE 17041 [(2,4)] HALF_D_PLUS_2 [17036] [] [] [] [] [17040,17041,17042,17039] CONDITIONAL_S
DISCARD 17042 [(3,4)] 0 [17036] [] [] [] [] [17040,17041,17042,17039] CONDITIONAL_S
MERGE 17043 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17043,17044,17045,17046] CONDITIONAL_S
Y_MEAS 17044 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17043,17044,17045,17046] CONDITIONAL_S
IDLE 17045 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17043,17044,17045,17046] CONDITIONAL_S
DISCARD 17046 [(3,6)] 0 [] [] [] [] [] [17043,17044,17045,17046] CONDITIONAL_S
INJECT_T 17047 [(0,6)] D [] [] [] [] [] [] none
MERGE 17048 [(1,6),(2,6),(0,6)] D [] [17051,17052,17053,17054] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17049 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17050 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17051 [(2,6),(3,6)] D [17048] [] [] [] [((2,6),(3,6))] [17051,17052,17053,17054] CONDITIONAL_S
Y_MEAS 17052 [(3,6)] HALF_D_PLUS_2 [17048] [] [] [] [] [17051,17052,17053,17054] CONDITIONAL_S
IDLE 17053 [(2,6)] HALF_D_PLUS_2 [17048] [] [] [] [] [17051,17052,17053,17054] CONDITIONAL_S
DISCARD 17054 [(3,6)] 0 [17048] [] [] [] [] [17051,17052,17053,17054] CONDITIONAL_S
INJECT_T 17055 [(0,4)] D [] [] [] [] [] [] none
MERGE 17056 [(2,4),(0,4),(1,4)] D [] [17059,17060,17061,17062] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17057 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17058 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17059 [(2,4),(3,4)] D [17056] [] [] [] [((2,4),(3,4))] [17059,17060,17061,17062] CONDITIONAL_S
Y_MEAS 17060 [(3,4)] HALF_D_PLUS_2 [17056] [] [] [] [] [17059,17060,17061,17062] CONDITIONAL_S
IDLE 17061 [(2,4)] HALF_D_PLUS_2 [17056] [] [] [] [] [17059,17060,17061,17062] CONDITIONAL_S
DISCARD 17062 [(3,4)] 0 [17056] [] [] [] [] [17059,17060,17061,17062] CONDITIONAL_S
MERGE 17063 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17064,17065,17066,17063] CONDITIONAL_S
Y_MEAS 17064 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17064,17065,17066,17063] CONDITIONAL_S
IDLE 17065 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17064,17065,17066,17063] CONDITIONAL_S
DISCARD 17066 [(3,6)] 0 [] [] [] [] [] [17064,17065,17066,17063] CONDITIONAL_S
INJECT_T 17067 [(0,6)] D [] [] [] [] [] [] none
MERGE 17068 [(1,6),(2,6),(0,6)] D [] [17075,17076,17077,17078] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17069 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17070 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 17071 [(0,4)] D [] [] [] [] [] [] none
MERGE 17072 [(2,4),(0,4),(1,4)] D [] [17080,17081,17082,17079] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17073 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17074 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17075 [(2,6),(3,6)] D [17068] [] [] [] [((2,6),(3,6))] [17075,17076,17077,17078] CONDITIONAL_S
Y_MEAS 17076 [(3,6)] HALF_D_PLUS_2 [17068] [] [] [] [] [17075,17076,17077,17078] CONDITIONAL_S
IDLE 17077 [(2,6)] HALF_D_PLUS_2 [17068] [] [] [] [] [17075,17076,17077,17078] CONDITIONAL_S
DISCARD 17078 [(3,6)] 0 [17068] [] [] [] [] [17075,17076,17077,17078] CONDITIONAL_S
MERGE 17079 [(2,4),(3,4)] D [17072] [] [] [] [((2,4),(3,4))] [17080,17081,17082,17079] CONDITIONAL_S
Y_MEAS 17080 [(3,4)] HALF_D_PLUS_2 [17072] [] [] [] [] [17080,17081,17082,17079] CONDITIONAL_S
IDLE 17081 [(2,4)] HALF_D_PLUS_2 [17072] [] [] [] [] [17080,17081,17082,17079] CONDITIONAL_S
DISCARD 17082 [(3,4)] 0 [17072] [] [] [] [] [17080,17081,17082,17079] CONDITIONAL_S
INJECT_T 17083 [(0,6)] D [] [] [] [] [] [] none
MERGE 17084 [(1,6),(2,6),(0,6)] D [] [17088,17089,17090,17087] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17085 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17086 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17087 [(2,6),(3,6)] D [17084] [] [] [] [((2,6),(3,6))] [17088,17089,17090,17087] CONDITIONAL_S
Y_MEAS 17088 [(3,6)] HALF_D_PLUS_2 [17084] [] [] [] [] [17088,17089,17090,17087] CONDITIONAL_S
IDLE 17089 [(2,6)] HALF_D_PLUS_2 [17084] [] [] [] [] [17088,17089,17090,17087] CONDITIONAL_S
DISCARD 17090 [(3,6)] 0 [17084] [] [] [] [] [17088,17089,17090,17087] CONDITIONAL_S
MERGE 17091 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17091,17092,17093,17094] CONDITIONAL_S
Y_MEAS 17092 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17091,17092,17093,17094] CONDITIONAL_S
IDLE 17093 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17091,17092,17093,17094] CONDITIONAL_S
DISCARD 17094 [(3,4)] 0 [] [] [] [] [] [17091,17092,17093,17094] CONDITIONAL_S
INJECT_T 17095 [(0,4)] D [] [] [] [] [] [] none
MERGE 17096 [(2,4),(0,4),(1,4)] D [] [17099,17100,17101,17102] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17097 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17098 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17099 [(2,4),(3,4)] D [17096] [] [] [] [((2,4),(3,4))] [17099,17100,17101,17102] CONDITIONAL_S
Y_MEAS 17100 [(3,4)] HALF_D_PLUS_2 [17096] [] [] [] [] [17099,17100,17101,17102] CONDITIONAL_S
IDLE 17101 [(2,4)] HALF_D_PLUS_2 [17096] [] [] [] [] [17099,17100,17101,17102] CONDITIONAL_S
DISCARD 17102 [(3,4)] 0 [17096] [] [] [] [] [17099,17100,17101,17102] CONDITIONAL_S
MERGE 17103 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17104,17105,17106,17103] CONDITIONAL_S
Y_MEAS 17104 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17104,17105,17106,17103] CONDITIONAL_S
IDLE 17105 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17104,17105,17106,17103] CONDITIONAL_S
DISCARD 17106 [(3,6)] 0 [] [] [] [] [] [17104,17105,17106,17103] CONDITIONAL_S
INJECT_T 17107 [(0,6)] D [] [] [] [] [] [] none
MERGE 17108 [(1,6),(2,6),(0,6)] D [] [17115,17116,17117,17118] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17109 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17110 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 17111 [(0,4)] D [] [] [] [] [] [] none
MERGE 17112 [(2,4),(0,4),(1,4)] D [] [17120,17121,17122,17119] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17113 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17114 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17115 [(2,6),(3,6)] D [17108] [] [] [] [((2,6),(3,6))] [17115,17116,17117,17118] CONDITIONAL_S
Y_MEAS 17116 [(3,6)] HALF_D_PLUS_2 [17108] [] [] [] [] [17115,17116,17117,17118] CONDITIONAL_S
IDLE 17117 [(2,6)] HALF_D_PLUS_2 [17108] [] [] [] [] [17115,17116,17117,17118] CONDITIONAL_S
DISCARD 17118 [(3,6)] 0 [17108] [] [] [] [] [17115,17116,17117,17118] CONDITIONAL_S
MERGE 17119 [(2,4),(3,4)] D [17112] [] [] [] [((2,4),(3,4))] [17120,17121,17122,17119] CONDITIONAL_S
Y_MEAS 17120 [(3,4)] HALF_D_PLUS_2 [17112] [] [] [] [] [17120,17121,17122,17119] CONDITIONAL_S
IDLE 17121 [(2,4)] HALF_D_PLUS_2 [17112] [] [] [] [] [17120,17121,17122,17119] CONDITIONAL_S
DISCARD 17122 [(3,4)] 0 [17112] [] [] [] [] [17120,17121,17122,17119] CONDITIONAL_S
INJECT_T 17123 [(0,4)] D [] [] [] [] [] [] none
MERGE 17124 [(2,4),(0,4),(1,4)] D [] [17136,17137,17138,17135] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17125 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17126 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17127 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17128,17129,17130,17127] CONDITIONAL_S
Y_MEAS 17128 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17128,17129,17130,17127] CONDITIONAL_S
IDLE 17129 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17128,17129,17130,17127] CONDITIONAL_S
DISCARD 17130 [(3,6)] 0 [] [] [] [] [] [17128,17129,17130,17127] CONDITIONAL_S
INJECT_T 17131 [(0,6)] D [] [] [] [] [] [] none
MERGE 17132 [(1,6),(2,6),(0,6)] D [] [17139,17140,17141,17142] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17133 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17134 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17135 [(2,4),(3,4)] D [17124] [] [] [] [((2,4),(3,4))] [17136,17137,17138,17135] CONDITIONAL_S
Y_MEAS 17136 [(3,4)] HALF_D_PLUS_2 [17124] [] [] [] [] [17136,17137,17138,17135] CONDITIONAL_S
IDLE 17137 [(2,4)] HALF_D_PLUS_2 [17124] [] [] [] [] [17136,17137,17138,17135] CONDITIONAL_S
DISCARD 17138 [(3,4)] 0 [17124] [] [] [] [] [17136,17137,17138,17135] CONDITIONAL_S
MERGE 17139 [(2,6),(3,6)] D [17132] [] [] [] [((2,6),(3,6))] [17139,17140,17141,17142] CONDITIONAL_S
Y_MEAS 17140 [(3,6)] HALF_D_PLUS_2 [17132] [] [] [] [] [17139,17140,17141,17142] CONDITIONAL_S
IDLE 17141 [(2,6)] HALF_D_PLUS_2 [17132] [] [] [] [] [17139,17140,17141,17142] CONDITIONAL_S
DISCARD 17142 [(3,6)] 0 [17132] [] [] [] [] [17139,17140,17141,17142] CONDITIONAL_S
INJECT_T 17143 [(0,4)] D [] [] [] [] [] [] none
MERGE 17144 [(2,4),(0,4),(1,4)] D [] [17152,17153,17154,17151] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17145 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17146 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17147 [(0,6)] D [] [] [] [] [] [] none
MERGE 17148 [(1,6),(2,6),(0,6)] D [] [17155,17156,17157,17158] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17149 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17150 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17151 [(2,4),(3,4)] D [17144] [] [] [] [((2,4),(3,4))] [17152,17153,17154,17151] CONDITIONAL_S
Y_MEAS 17152 [(3,4)] HALF_D_PLUS_2 [17144] [] [] [] [] [17152,17153,17154,17151] CONDITIONAL_S
IDLE 17153 [(2,4)] HALF_D_PLUS_2 [17144] [] [] [] [] [17152,17153,17154,17151] CONDITIONAL_S
DISCARD 17154 [(3,4)] 0 [17144] [] [] [] [] [17152,17153,17154,17151] CONDITIONAL_S
MERGE 17155 [(2,6),(3,6)] D [17148] [] [] [] [((2,6),(3,6))] [17155,17156,17157,17158] CONDITIONAL_S
Y_MEAS 17156 [(3,6)] HALF_D_PLUS_2 [17148] [] [] [] [] [17155,17156,17157,17158] CONDITIONAL_S
IDLE 17157 [(2,6)] HALF_D_PLUS_2 [17148] [] [] [] [] [17155,17156,17157,17158] CONDITIONAL_S
DISCARD 17158 [(3,6)] 0 [17148] [] [] [] [] [17155,17156,17157,17158] CONDITIONAL_S
INJECT_T 17159 [(0,4)] D [] [] [] [] [] [] none
MERGE 17160 [(2,4),(0,4),(1,4)] D [] [17168,17169,17170,17167] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17161 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17162 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17163 [(0,6)] D [] [] [] [] [] [] none
MERGE 17164 [(1,6),(2,6),(0,6)] D [] [17171,17172,17173,17174] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17165 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17166 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17167 [(2,4),(3,4)] D [17160] [] [] [] [((2,4),(3,4))] [17168,17169,17170,17167] CONDITIONAL_S
Y_MEAS 17168 [(3,4)] HALF_D_PLUS_2 [17160] [] [] [] [] [17168,17169,17170,17167] CONDITIONAL_S
IDLE 17169 [(2,4)] HALF_D_PLUS_2 [17160] [] [] [] [] [17168,17169,17170,17167] CONDITIONAL_S
DISCARD 17170 [(3,4)] 0 [17160] [] [] [] [] [17168,17169,17170,17167] CONDITIONAL_S
MERGE 17171 [(2,6),(3,6)] D [17164] [] [] [] [((2,6),(3,6))] [17171,17172,17173,17174] CONDITIONAL_S
Y_MEAS 17172 [(3,6)] HALF_D_PLUS_2 [17164] [] [] [] [] [17171,17172,17173,17174] CONDITIONAL_S
IDLE 17173 [(2,6)] HALF_D_PLUS_2 [17164] [] [] [] [] [17171,17172,17173,17174] CONDITIONAL_S
DISCARD 17174 [(3,6)] 0 [17164] [] [] [] [] [17171,17172,17173,17174] CONDITIONAL_S
MERGE 17175 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17176,17177,17178,17175] CONDITIONAL_S
Y_MEAS 17176 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17176,17177,17178,17175] CONDITIONAL_S
IDLE 17177 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17176,17177,17178,17175] CONDITIONAL_S
DISCARD 17178 [(3,4)] 0 [] [] [] [] [] [17176,17177,17178,17175] CONDITIONAL_S
INJECT_T 17179 [(0,4)] D [] [] [] [] [] [] none
MERGE 17180 [(2,4),(0,4),(1,4)] D [] [17192,17193,17194,17191] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17181 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17182 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17183 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17184,17185,17186,17183] CONDITIONAL_S
Y_MEAS 17184 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17184,17185,17186,17183] CONDITIONAL_S
IDLE 17185 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17184,17185,17186,17183] CONDITIONAL_S
DISCARD 17186 [(3,6)] 0 [] [] [] [] [] [17184,17185,17186,17183] CONDITIONAL_S
INJECT_T 17187 [(0,6)] D [] [] [] [] [] [] none
MERGE 17188 [(1,6),(2,6),(0,6)] D [] [17195,17196,17197,17198] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17189 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17190 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17191 [(2,4),(3,4)] D [17180] [] [] [] [((2,4),(3,4))] [17192,17193,17194,17191] CONDITIONAL_S
Y_MEAS 17192 [(3,4)] HALF_D_PLUS_2 [17180] [] [] [] [] [17192,17193,17194,17191] CONDITIONAL_S
IDLE 17193 [(2,4)] HALF_D_PLUS_2 [17180] [] [] [] [] [17192,17193,17194,17191] CONDITIONAL_S
DISCARD 17194 [(3,4)] 0 [17180] [] [] [] [] [17192,17193,17194,17191] CONDITIONAL_S
MERGE 17195 [(2,6),(3,6)] D [17188] [] [] [] [((2,6),(3,6))] [17195,17196,17197,17198] CONDITIONAL_S
Y_MEAS 17196 [(3,6)] HALF_D_PLUS_2 [17188] [] [] [] [] [17195,17196,17197,17198] CONDITIONAL_S
IDLE 17197 [(2,6)] HALF_D_PLUS_2 [17188] [] [] [] [] [17195,17196,17197,17198] CONDITIONAL_S
DISCARD 17198 [(3,6)] 0 [17188] [] [] [] [] [17195,17196,17197,17198] CONDITIONAL_S
INJECT_T 17199 [(0,6)] D [] [] [] [] [] [] none
MERGE 17200 [(1,6),(2,6),(0,6)] D [] [17211,17212,17213,17214] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17201 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17202 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17203 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17203,17204,17205,17206] CONDITIONAL_S
Y_MEAS 17204 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17203,17204,17205,17206] CONDITIONAL_S
IDLE 17205 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17203,17204,17205,17206] CONDITIONAL_S
DISCARD 17206 [(3,4)] 0 [] [] [] [] [] [17203,17204,17205,17206] CONDITIONAL_S
INJECT_T 17207 [(0,4)] D [] [] [] [] [] [] none
MERGE 17208 [(2,4),(0,4),(1,4)] D [] [17216,17217,17218,17215] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17209 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17210 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17211 [(2,6),(3,6)] D [17200] [] [] [] [((2,6),(3,6))] [17211,17212,17213,17214] CONDITIONAL_S
Y_MEAS 17212 [(3,6)] HALF_D_PLUS_2 [17200] [] [] [] [] [17211,17212,17213,17214] CONDITIONAL_S
IDLE 17213 [(2,6)] HALF_D_PLUS_2 [17200] [] [] [] [] [17211,17212,17213,17214] CONDITIONAL_S
DISCARD 17214 [(3,6)] 0 [17200] [] [] [] [] [17211,17212,17213,17214] CONDITIONAL_S
MERGE 17215 [(2,4),(3,4)] D [17208] [] [] [] [((2,4),(3,4))] [17216,17217,17218,17215] CONDITIONAL_S
Y_MEAS 17216 [(3,4)] HALF_D_PLUS_2 [17208] [] [] [] [] [17216,17217,17218,17215] CONDITIONAL_S
IDLE 17217 [(2,4)] HALF_D_PLUS_2 [17208] [] [] [] [] [17216,17217,17218,17215] CONDITIONAL_S
DISCARD 17218 [(3,4)] 0 [17208] [] [] [] [] [17216,17217,17218,17215] CONDITIONAL_S
INJECT_T 17219 [(0,6)] D [] [] [] [] [] [] none
MERGE 17220 [(1,6),(2,6),(0,6)] D [] [17227,17228,17229,17230] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17221 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17222 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 17223 [(0,4)] D [] [] [] [] [] [] none
MERGE 17224 [(2,4),(0,4),(1,4)] D [] [17232,17233,17234,17231] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17225 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17226 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17227 [(2,6),(3,6)] D [17220] [] [] [] [((2,6),(3,6))] [17227,17228,17229,17230] CONDITIONAL_S
Y_MEAS 17228 [(3,6)] HALF_D_PLUS_2 [17220] [] [] [] [] [17227,17228,17229,17230] CONDITIONAL_S
IDLE 17229 [(2,6)] HALF_D_PLUS_2 [17220] [] [] [] [] [17227,17228,17229,17230] CONDITIONAL_S
DISCARD 17230 [(3,6)] 0 [17220] [] [] [] [] [17227,17228,17229,17230] CONDITIONAL_S
MERGE 17231 [(2,4),(3,4)] D [17224] [] [] [] [((2,4),(3,4))] [17232,17233,17234,17231] CONDITIONAL_S
Y_MEAS 17232 [(3,4)] HALF_D_PLUS_2 [17224] [] [] [] [] [17232,17233,17234,17231] CONDITIONAL_S
IDLE 17233 [(2,4)] HALF_D_PLUS_2 [17224] [] [] [] [] [17232,17233,17234,17231] CONDITIONAL_S
DISCARD 17234 [(3,4)] 0 [17224] [] [] [] [] [17232,17233,17234,17231] CONDITIONAL_S
INJECT_T 17235 [(0,6)] D [] [] [] [] [] [] none
MERGE 17236 [(1,6),(2,6),(0,6)] D [] [17240,17241,17242,17239] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17237 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17238 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17239 [(2,6),(3,6)] D [17236] [] [] [] [((2,6),(3,6))] [17240,17241,17242,17239] CONDITIONAL_S
Y_MEAS 17240 [(3,6)] HALF_D_PLUS_2 [17236] [] [] [] [] [17240,17241,17242,17239] CONDITIONAL_S
IDLE 17241 [(2,6)] HALF_D_PLUS_2 [17236] [] [] [] [] [17240,17241,17242,17239] CONDITIONAL_S
DISCARD 17242 [(3,6)] 0 [17236] [] [] [] [] [17240,17241,17242,17239] CONDITIONAL_S
MERGE 17243 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17243,17244,17245,17246] CONDITIONAL_S
Y_MEAS 17244 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17243,17244,17245,17246] CONDITIONAL_S
IDLE 17245 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17243,17244,17245,17246] CONDITIONAL_S
DISCARD 17246 [(3,4)] 0 [] [] [] [] [] [17243,17244,17245,17246] CONDITIONAL_S
INJECT_T 17247 [(0,4)] D [] [] [] [] [] [] none
MERGE 17248 [(2,4),(0,4),(1,4)] D [] [17251,17252,17253,17254] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17249 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17250 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17251 [(2,4),(3,4)] D [17248] [] [] [] [((2,4),(3,4))] [17251,17252,17253,17254] CONDITIONAL_S
Y_MEAS 17252 [(3,4)] HALF_D_PLUS_2 [17248] [] [] [] [] [17251,17252,17253,17254] CONDITIONAL_S
IDLE 17253 [(2,4)] HALF_D_PLUS_2 [17248] [] [] [] [] [17251,17252,17253,17254] CONDITIONAL_S
DISCARD 17254 [(3,4)] 0 [17248] [] [] [] [] [17251,17252,17253,17254] CONDITIONAL_S
INJECT_T 17255 [(0,6)] D [] [] [] [] [] [] none
MERGE 17256 [(1,6),(2,6),(0,6)] D [] [17259,17260,17261,17262] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17257 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17258 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17259 [(2,6),(3,6)] D [17256] [] [] [] [((2,6),(3,6))] [17259,17260,17261,17262] CONDITIONAL_S
Y_MEAS 17260 [(3,6)] HALF_D_PLUS_2 [17256] [] [] [] [] [17259,17260,17261,17262] CONDITIONAL_S
IDLE 17261 [(2,6)] HALF_D_PLUS_2 [17256] [] [] [] [] [17259,17260,17261,17262] CONDITIONAL_S
DISCARD 17262 [(3,6)] 0 [17256] [] [] [] [] [17259,17260,17261,17262] CONDITIONAL_S
INJECT_T 17263 [(0,4)] D [] [] [] [] [] [] none
MERGE 17264 [(2,4),(0,4),(1,4)] D [] [17267,17268,17269,17270] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17265 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17266 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17267 [(2,4),(3,4)] D [17264] [] [] [] [((2,4),(3,4))] [17267,17268,17269,17270] CONDITIONAL_S
Y_MEAS 17268 [(3,4)] HALF_D_PLUS_2 [17264] [] [] [] [] [17267,17268,17269,17270] CONDITIONAL_S
IDLE 17269 [(2,4)] HALF_D_PLUS_2 [17264] [] [] [] [] [17267,17268,17269,17270] CONDITIONAL_S
DISCARD 17270 [(3,4)] 0 [17264] [] [] [] [] [17267,17268,17269,17270] CONDITIONAL_S
MERGE 17271 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17272,17273,17274,17271] CONDITIONAL_S
Y_MEAS 17272 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17272,17273,17274,17271] CONDITIONAL_S
IDLE 17273 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17272,17273,17274,17271] CONDITIONAL_S
DISCARD 17274 [(3,6)] 0 [] [] [] [] [] [17272,17273,17274,17271] CONDITIONAL_S
INJECT_T 17275 [(0,6)] D [] [] [] [] [] [] none
MERGE 17276 [(1,6),(2,6),(0,6)] D [] [17283,17284,17285,17286] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17277 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17278 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 17279 [(0,4)] D [] [] [] [] [] [] none
MERGE 17280 [(2,4),(0,4),(1,4)] D [] [17288,17289,17290,17287] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17281 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17282 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17283 [(2,6),(3,6)] D [17276] [] [] [] [((2,6),(3,6))] [17283,17284,17285,17286] CONDITIONAL_S
Y_MEAS 17284 [(3,6)] HALF_D_PLUS_2 [17276] [] [] [] [] [17283,17284,17285,17286] CONDITIONAL_S
IDLE 17285 [(2,6)] HALF_D_PLUS_2 [17276] [] [] [] [] [17283,17284,17285,17286] CONDITIONAL_S
DISCARD 17286 [(3,6)] 0 [17276] [] [] [] [] [17283,17284,17285,17286] CONDITIONAL_S
MERGE 17287 [(2,4),(3,4)] D [17280] [] [] [] [((2,4),(3,4))] [17288,17289,17290,17287] CONDITIONAL_S
Y_MEAS 17288 [(3,4)] HALF_D_PLUS_2 [17280] [] [] [] [] [17288,17289,17290,17287] CONDITIONAL_S
IDLE 17289 [(2,4)] HALF_D_PLUS_2 [17280] [] [] [] [] [17288,17289,17290,17287] CONDITIONAL_S
DISCARD 17290 [(3,4)] 0 [17280] [] [] [] [] [17288,17289,17290,17287] CONDITIONAL_S
INJECT_T 17291 [(0,6)] D [] [] [] [] [] [] none
MERGE 17292 [(1,6),(2,6),(0,6)] D [] [17299,17300,17301,17302] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17293 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17294 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 17295 [(0,4)] D [] [] [] [] [] [] none
MERGE 17296 [(2,4),(0,4),(1,4)] D [] [17304,17305,17306,17303] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17297 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17298 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17299 [(2,6),(3,6)] D [17292] [] [] [] [((2,6),(3,6))] [17299,17300,17301,17302] CONDITIONAL_S
Y_MEAS 17300 [(3,6)] HALF_D_PLUS_2 [17292] [] [] [] [] [17299,17300,17301,17302] CONDITIONAL_S
IDLE 17301 [(2,6)] HALF_D_PLUS_2 [17292] [] [] [] [] [17299,17300,17301,17302] CONDITIONAL_S
DISCARD 17302 [(3,6)] 0 [17292] [] [] [] [] [17299,17300,17301,17302] CONDITIONAL_S
MERGE 17303 [(2,4),(3,4)] D [17296] [] [] [] [((2,4),(3,4))] [17304,17305,17306,17303] CONDITIONAL_S
Y_MEAS 17304 [(3,4)] HALF_D_PLUS_2 [17296] [] [] [] [] [17304,17305,17306,17303] CONDITIONAL_S
IDLE 17305 [(2,4)] HALF_D_PLUS_2 [17296] [] [] [] [] [17304,17305,17306,17303] CONDITIONAL_S
DISCARD 17306 [(3,4)] 0 [17296] [] [] [] [] [17304,17305,17306,17303] CONDITIONAL_S
INJECT_T 17307 [(0,4)] D [] [] [] [] [] [] none
MERGE 17308 [(2,4),(0,4),(1,4)] D [] [17320,17321,17322,17319] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17309 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17310 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17311 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17312,17313,17314,17311] CONDITIONAL_S
Y_MEAS 17312 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17312,17313,17314,17311] CONDITIONAL_S
IDLE 17313 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17312,17313,17314,17311] CONDITIONAL_S
DISCARD 17314 [(3,6)] 0 [] [] [] [] [] [17312,17313,17314,17311] CONDITIONAL_S
INJECT_T 17315 [(0,6)] D [] [] [] [] [] [] none
MERGE 17316 [(1,6),(2,6),(0,6)] D [] [17323,17324,17325,17326] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17317 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17318 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17319 [(2,4),(3,4)] D [17308] [] [] [] [((2,4),(3,4))] [17320,17321,17322,17319] CONDITIONAL_S
Y_MEAS 17320 [(3,4)] HALF_D_PLUS_2 [17308] [] [] [] [] [17320,17321,17322,17319] CONDITIONAL_S
IDLE 17321 [(2,4)] HALF_D_PLUS_2 [17308] [] [] [] [] [17320,17321,17322,17319] CONDITIONAL_S
DISCARD 17322 [(3,4)] 0 [17308] [] [] [] [] [17320,17321,17322,17319] CONDITIONAL_S
MERGE 17323 [(2,6),(3,6)] D [17316] [] [] [] [((2,6),(3,6))] [17323,17324,17325,17326] CONDITIONAL_S
Y_MEAS 17324 [(3,6)] HALF_D_PLUS_2 [17316] [] [] [] [] [17323,17324,17325,17326] CONDITIONAL_S
IDLE 17325 [(2,6)] HALF_D_PLUS_2 [17316] [] [] [] [] [17323,17324,17325,17326] CONDITIONAL_S
DISCARD 17326 [(3,6)] 0 [17316] [] [] [] [] [17323,17324,17325,17326] CONDITIONAL_S
INJECT_T 17327 [(0,6)] D [] [] [] [] [] [] none
MERGE 17328 [(1,6),(2,6),(0,6)] D [] [17339,17340,17341,17342] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17329 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17330 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17331 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17331,17332,17333,17334] CONDITIONAL_S
Y_MEAS 17332 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17331,17332,17333,17334] CONDITIONAL_S
IDLE 17333 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17331,17332,17333,17334] CONDITIONAL_S
DISCARD 17334 [(3,4)] 0 [] [] [] [] [] [17331,17332,17333,17334] CONDITIONAL_S
INJECT_T 17335 [(0,4)] D [] [] [] [] [] [] none
MERGE 17336 [(2,4),(0,4),(1,4)] D [] [17344,17345,17346,17343] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17337 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17338 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17339 [(2,6),(3,6)] D [17328] [] [] [] [((2,6),(3,6))] [17339,17340,17341,17342] CONDITIONAL_S
Y_MEAS 17340 [(3,6)] HALF_D_PLUS_2 [17328] [] [] [] [] [17339,17340,17341,17342] CONDITIONAL_S
IDLE 17341 [(2,6)] HALF_D_PLUS_2 [17328] [] [] [] [] [17339,17340,17341,17342] CONDITIONAL_S
DISCARD 17342 [(3,6)] 0 [17328] [] [] [] [] [17339,17340,17341,17342] CONDITIONAL_S
MERGE 17343 [(2,4),(3,4)] D [17336] [] [] [] [((2,4),(3,4))] [17344,17345,17346,17343] CONDITIONAL_S
Y_MEAS 17344 [(3,4)] HALF_D_PLUS_2 [17336] [] [] [] [] [17344,17345,17346,17343] CONDITIONAL_S
IDLE 17345 [(2,4)] HALF_D_PLUS_2 [17336] [] [] [] [] [17344,17345,17346,17343] CONDITIONAL_S
DISCARD 17346 [(3,4)] 0 [17336] [] [] [] [] [17344,17345,17346,17343] CONDITIONAL_S
INJECT_T 17347 [(0,4)] D [] [] [] [] [] [] none
MERGE 17348 [(2,4),(0,4),(1,4)] D [] [17360,17361,17362,17359] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17349 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17350 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17351 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17352,17353,17354,17351] CONDITIONAL_S
Y_MEAS 17352 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17352,17353,17354,17351] CONDITIONAL_S
IDLE 17353 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17352,17353,17354,17351] CONDITIONAL_S
DISCARD 17354 [(3,6)] 0 [] [] [] [] [] [17352,17353,17354,17351] CONDITIONAL_S
INJECT_T 17355 [(0,6)] D [] [] [] [] [] [] none
MERGE 17356 [(1,6),(2,6),(0,6)] D [] [17363,17364,17365,17366] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17357 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17358 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17359 [(2,4),(3,4)] D [17348] [] [] [] [((2,4),(3,4))] [17360,17361,17362,17359] CONDITIONAL_S
Y_MEAS 17360 [(3,4)] HALF_D_PLUS_2 [17348] [] [] [] [] [17360,17361,17362,17359] CONDITIONAL_S
IDLE 17361 [(2,4)] HALF_D_PLUS_2 [17348] [] [] [] [] [17360,17361,17362,17359] CONDITIONAL_S
DISCARD 17362 [(3,4)] 0 [17348] [] [] [] [] [17360,17361,17362,17359] CONDITIONAL_S
MERGE 17363 [(2,6),(3,6)] D [17356] [] [] [] [((2,6),(3,6))] [17363,17364,17365,17366] CONDITIONAL_S
Y_MEAS 17364 [(3,6)] HALF_D_PLUS_2 [17356] [] [] [] [] [17363,17364,17365,17366] CONDITIONAL_S
IDLE 17365 [(2,6)] HALF_D_PLUS_2 [17356] [] [] [] [] [17363,17364,17365,17366] CONDITIONAL_S
DISCARD 17366 [(3,6)] 0 [17356] [] [] [] [] [17363,17364,17365,17366] CONDITIONAL_S
INJECT_T 17367 [(0,4)] D [] [] [] [] [] [] none
MERGE 17368 [(2,4),(0,4),(1,4)] D [] [17371,17372,17373,17374] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17369 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17370 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17371 [(2,4),(3,4)] D [17368] [] [] [] [((2,4),(3,4))] [17371,17372,17373,17374] CONDITIONAL_S
Y_MEAS 17372 [(3,4)] HALF_D_PLUS_2 [17368] [] [] [] [] [17371,17372,17373,17374] CONDITIONAL_S
IDLE 17373 [(2,4)] HALF_D_PLUS_2 [17368] [] [] [] [] [17371,17372,17373,17374] CONDITIONAL_S
DISCARD 17374 [(3,4)] 0 [17368] [] [] [] [] [17371,17372,17373,17374] CONDITIONAL_S
MERGE 17375 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17376,17377,17378,17375] CONDITIONAL_S
Y_MEAS 17376 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17376,17377,17378,17375] CONDITIONAL_S
IDLE 17377 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17376,17377,17378,17375] CONDITIONAL_S
DISCARD 17378 [(3,6)] 0 [] [] [] [] [] [17376,17377,17378,17375] CONDITIONAL_S
INJECT_T 17379 [(0,6)] D [] [] [] [] [] [] none
MERGE 17380 [(1,6),(2,6),(0,6)] D [] [17384,17385,17386,17383] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17381 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17382 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17383 [(2,6),(3,6)] D [17380] [] [] [] [((2,6),(3,6))] [17384,17385,17386,17383] CONDITIONAL_S
Y_MEAS 17384 [(3,6)] HALF_D_PLUS_2 [17380] [] [] [] [] [17384,17385,17386,17383] CONDITIONAL_S
IDLE 17385 [(2,6)] HALF_D_PLUS_2 [17380] [] [] [] [] [17384,17385,17386,17383] CONDITIONAL_S
DISCARD 17386 [(3,6)] 0 [17380] [] [] [] [] [17384,17385,17386,17383] CONDITIONAL_S
MERGE 17387 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17387,17388,17389,17390] CONDITIONAL_S
Y_MEAS 17388 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17387,17388,17389,17390] CONDITIONAL_S
IDLE 17389 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17387,17388,17389,17390] CONDITIONAL_S
DISCARD 17390 [(3,4)] 0 [] [] [] [] [] [17387,17388,17389,17390] CONDITIONAL_S
INJECT_T 17391 [(0,4)] D [] [] [] [] [] [] none
MERGE 17392 [(2,4),(0,4),(1,4)] D [] [17400,17401,17402,17399] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17393 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17394 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17395 [(0,6)] D [] [] [] [] [] [] none
MERGE 17396 [(1,6),(2,6),(0,6)] D [] [17403,17404,17405,17406] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17397 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17398 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17399 [(2,4),(3,4)] D [17392] [] [] [] [((2,4),(3,4))] [17400,17401,17402,17399] CONDITIONAL_S
Y_MEAS 17400 [(3,4)] HALF_D_PLUS_2 [17392] [] [] [] [] [17400,17401,17402,17399] CONDITIONAL_S
IDLE 17401 [(2,4)] HALF_D_PLUS_2 [17392] [] [] [] [] [17400,17401,17402,17399] CONDITIONAL_S
DISCARD 17402 [(3,4)] 0 [17392] [] [] [] [] [17400,17401,17402,17399] CONDITIONAL_S
MERGE 17403 [(2,6),(3,6)] D [17396] [] [] [] [((2,6),(3,6))] [17403,17404,17405,17406] CONDITIONAL_S
Y_MEAS 17404 [(3,6)] HALF_D_PLUS_2 [17396] [] [] [] [] [17403,17404,17405,17406] CONDITIONAL_S
IDLE 17405 [(2,6)] HALF_D_PLUS_2 [17396] [] [] [] [] [17403,17404,17405,17406] CONDITIONAL_S
DISCARD 17406 [(3,6)] 0 [17396] [] [] [] [] [17403,17404,17405,17406] CONDITIONAL_S
INJECT_T 17407 [(0,4)] D [] [] [] [] [] [] none
MERGE 17408 [(2,4),(0,4),(1,4)] D [] [17416,17417,17418,17415] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17409 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17410 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17411 [(0,6)] D [] [] [] [] [] [] none
MERGE 17412 [(1,6),(2,6),(0,6)] D [] [17419,17420,17421,17422] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17413 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17414 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17415 [(2,4),(3,4)] D [17408] [] [] [] [((2,4),(3,4))] [17416,17417,17418,17415] CONDITIONAL_S
Y_MEAS 17416 [(3,4)] HALF_D_PLUS_2 [17408] [] [] [] [] [17416,17417,17418,17415] CONDITIONAL_S
IDLE 17417 [(2,4)] HALF_D_PLUS_2 [17408] [] [] [] [] [17416,17417,17418,17415] CONDITIONAL_S
DISCARD 17418 [(3,4)] 0 [17408] [] [] [] [] [17416,17417,17418,17415] CONDITIONAL_S
MERGE 17419 [(2,6),(3,6)] D [17412] [] [] [] [((2,6),(3,6))] [17419,17420,17421,17422] CONDITIONAL_S
Y_MEAS 17420 [(3,6)] HALF_D_PLUS_2 [17412] [] [] [] [] [17419,17420,17421,17422] CONDITIONAL_S
IDLE 17421 [(2,6)] HALF_D_PLUS_2 [17412] [] [] [] [] [17419,17420,17421,17422] CONDITIONAL_S
DISCARD 17422 [(3,6)] 0 [17412] [] [] [] [] [17419,17420,17421,17422] CONDITIONAL_S
INJECT_T 17423 [(0,6)] D [] [] [] [] [] [] none
MERGE 17424 [(1,6),(2,6),(0,6)] D [] [17435,17436,17437,17438] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17425 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17426 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17427 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17427,17428,17429,17430] CONDITIONAL_S
Y_MEAS 17428 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17427,17428,17429,17430] CONDITIONAL_S
IDLE 17429 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17427,17428,17429,17430] CONDITIONAL_S
DISCARD 17430 [(3,4)] 0 [] [] [] [] [] [17427,17428,17429,17430] CONDITIONAL_S
INJECT_T 17431 [(0,4)] D [] [] [] [] [] [] none
MERGE 17432 [(2,4),(0,4),(1,4)] D [] [17440,17441,17442,17439] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17433 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17434 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17435 [(2,6),(3,6)] D [17424] [] [] [] [((2,6),(3,6))] [17435,17436,17437,17438] CONDITIONAL_S
Y_MEAS 17436 [(3,6)] HALF_D_PLUS_2 [17424] [] [] [] [] [17435,17436,17437,17438] CONDITIONAL_S
IDLE 17437 [(2,6)] HALF_D_PLUS_2 [17424] [] [] [] [] [17435,17436,17437,17438] CONDITIONAL_S
DISCARD 17438 [(3,6)] 0 [17424] [] [] [] [] [17435,17436,17437,17438] CONDITIONAL_S
MERGE 17439 [(2,4),(3,4)] D [17432] [] [] [] [((2,4),(3,4))] [17440,17441,17442,17439] CONDITIONAL_S
Y_MEAS 17440 [(3,4)] HALF_D_PLUS_2 [17432] [] [] [] [] [17440,17441,17442,17439] CONDITIONAL_S
IDLE 17441 [(2,4)] HALF_D_PLUS_2 [17432] [] [] [] [] [17440,17441,17442,17439] CONDITIONAL_S
DISCARD 17442 [(3,4)] 0 [17432] [] [] [] [] [17440,17441,17442,17439] CONDITIONAL_S
MERGE 17443 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17443,17444,17445,17446] CONDITIONAL_S
Y_MEAS 17444 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17443,17444,17445,17446] CONDITIONAL_S
IDLE 17445 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17443,17444,17445,17446] CONDITIONAL_S
DISCARD 17446 [(3,6)] 0 [] [] [] [] [] [17443,17444,17445,17446] CONDITIONAL_S
INJECT_T 17447 [(0,6)] D [] [] [] [] [] [] none
MERGE 17448 [(1,6),(2,6),(0,6)] D [] [17459,17460,17461,17462] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17449 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17450 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17451 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17451,17452,17453,17454] CONDITIONAL_S
Y_MEAS 17452 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17451,17452,17453,17454] CONDITIONAL_S
IDLE 17453 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17451,17452,17453,17454] CONDITIONAL_S
DISCARD 17454 [(3,4)] 0 [] [] [] [] [] [17451,17452,17453,17454] CONDITIONAL_S
INJECT_T 17455 [(0,4)] D [] [] [] [] [] [] none
MERGE 17456 [(2,4),(0,4),(1,4)] D [] [17464,17465,17466,17463] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17457 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17458 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17459 [(2,6),(3,6)] D [17448] [] [] [] [((2,6),(3,6))] [17459,17460,17461,17462] CONDITIONAL_S
Y_MEAS 17460 [(3,6)] HALF_D_PLUS_2 [17448] [] [] [] [] [17459,17460,17461,17462] CONDITIONAL_S
IDLE 17461 [(2,6)] HALF_D_PLUS_2 [17448] [] [] [] [] [17459,17460,17461,17462] CONDITIONAL_S
DISCARD 17462 [(3,6)] 0 [17448] [] [] [] [] [17459,17460,17461,17462] CONDITIONAL_S
MERGE 17463 [(2,4),(3,4)] D [17456] [] [] [] [((2,4),(3,4))] [17464,17465,17466,17463] CONDITIONAL_S
Y_MEAS 17464 [(3,4)] HALF_D_PLUS_2 [17456] [] [] [] [] [17464,17465,17466,17463] CONDITIONAL_S
IDLE 17465 [(2,4)] HALF_D_PLUS_2 [17456] [] [] [] [] [17464,17465,17466,17463] CONDITIONAL_S
DISCARD 17466 [(3,4)] 0 [17456] [] [] [] [] [17464,17465,17466,17463] CONDITIONAL_S
INJECT_T 17467 [(0,4)] D [] [] [] [] [] [] none
MERGE 17468 [(2,4),(0,4),(1,4)] D [] [17480,17481,17482,17479] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17469 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17470 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17471 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17472,17473,17474,17471] CONDITIONAL_S
Y_MEAS 17472 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17472,17473,17474,17471] CONDITIONAL_S
IDLE 17473 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17472,17473,17474,17471] CONDITIONAL_S
DISCARD 17474 [(3,6)] 0 [] [] [] [] [] [17472,17473,17474,17471] CONDITIONAL_S
INJECT_T 17475 [(0,6)] D [] [] [] [] [] [] none
MERGE 17476 [(1,6),(2,6),(0,6)] D [] [17483,17484,17485,17486] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17477 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17478 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17479 [(2,4),(3,4)] D [17468] [] [] [] [((2,4),(3,4))] [17480,17481,17482,17479] CONDITIONAL_S
Y_MEAS 17480 [(3,4)] HALF_D_PLUS_2 [17468] [] [] [] [] [17480,17481,17482,17479] CONDITIONAL_S
IDLE 17481 [(2,4)] HALF_D_PLUS_2 [17468] [] [] [] [] [17480,17481,17482,17479] CONDITIONAL_S
DISCARD 17482 [(3,4)] 0 [17468] [] [] [] [] [17480,17481,17482,17479] CONDITIONAL_S
MERGE 17483 [(2,6),(3,6)] D [17476] [] [] [] [((2,6),(3,6))] [17483,17484,17485,17486] CONDITIONAL_S
Y_MEAS 17484 [(3,6)] HALF_D_PLUS_2 [17476] [] [] [] [] [17483,17484,17485,17486] CONDITIONAL_S
IDLE 17485 [(2,6)] HALF_D_PLUS_2 [17476] [] [] [] [] [17483,17484,17485,17486] CONDITIONAL_S
DISCARD 17486 [(3,6)] 0 [17476] [] [] [] [] [17483,17484,17485,17486] CONDITIONAL_S
INJECT_T 17487 [(0,6)] D [] [] [] [] [] [] none
MERGE 17488 [(1,6),(2,6),(0,6)] D [] [17499,17500,17501,17502] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17489 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17490 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17491 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17491,17492,17493,17494] CONDITIONAL_S
Y_MEAS 17492 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17491,17492,17493,17494] CONDITIONAL_S
IDLE 17493 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17491,17492,17493,17494] CONDITIONAL_S
DISCARD 17494 [(3,4)] 0 [] [] [] [] [] [17491,17492,17493,17494] CONDITIONAL_S
INJECT_T 17495 [(0,4)] D [] [] [] [] [] [] none
MERGE 17496 [(2,4),(0,4),(1,4)] D [] [17504,17505,17506,17503] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17497 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17498 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17499 [(2,6),(3,6)] D [17488] [] [] [] [((2,6),(3,6))] [17499,17500,17501,17502] CONDITIONAL_S
Y_MEAS 17500 [(3,6)] HALF_D_PLUS_2 [17488] [] [] [] [] [17499,17500,17501,17502] CONDITIONAL_S
IDLE 17501 [(2,6)] HALF_D_PLUS_2 [17488] [] [] [] [] [17499,17500,17501,17502] CONDITIONAL_S
DISCARD 17502 [(3,6)] 0 [17488] [] [] [] [] [17499,17500,17501,17502] CONDITIONAL_S
MERGE 17503 [(2,4),(3,4)] D [17496] [] [] [] [((2,4),(3,4))] [17504,17505,17506,17503] CONDITIONAL_S
Y_MEAS 17504 [(3,4)] HALF_D_PLUS_2 [17496] [] [] [] [] [17504,17505,17506,17503] CONDITIONAL_S
IDLE 17505 [(2,4)] HALF_D_PLUS_2 [17496] [] [] [] [] [17504,17505,17506,17503] CONDITIONAL_S
DISCARD 17506 [(3,4)] 0 [17496] [] [] [] [] [17504,17505,17506,17503] CONDITIONAL_S
INJECT_T 17507 [(0,4)] D [] [] [] [] [] [] none
MERGE 17508 [(2,4),(0,4),(1,4)] D [] [17520,17521,17522,17519] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17509 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17510 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17511 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17512,17513,17514,17511] CONDITIONAL_S
Y_MEAS 17512 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17512,17513,17514,17511] CONDITIONAL_S
IDLE 17513 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17512,17513,17514,17511] CONDITIONAL_S
DISCARD 17514 [(3,6)] 0 [] [] [] [] [] [17512,17513,17514,17511] CONDITIONAL_S
INJECT_T 17515 [(0,6)] D [] [] [] [] [] [] none
MERGE 17516 [(1,6),(2,6),(0,6)] D [] [17523,17524,17525,17526] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17517 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17518 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17519 [(2,4),(3,4)] D [17508] [] [] [] [((2,4),(3,4))] [17520,17521,17522,17519] CONDITIONAL_S
Y_MEAS 17520 [(3,4)] HALF_D_PLUS_2 [17508] [] [] [] [] [17520,17521,17522,17519] CONDITIONAL_S
IDLE 17521 [(2,4)] HALF_D_PLUS_2 [17508] [] [] [] [] [17520,17521,17522,17519] CONDITIONAL_S
DISCARD 17522 [(3,4)] 0 [17508] [] [] [] [] [17520,17521,17522,17519] CONDITIONAL_S
MERGE 17523 [(2,6),(3,6)] D [17516] [] [] [] [((2,6),(3,6))] [17523,17524,17525,17526] CONDITIONAL_S
Y_MEAS 17524 [(3,6)] HALF_D_PLUS_2 [17516] [] [] [] [] [17523,17524,17525,17526] CONDITIONAL_S
IDLE 17525 [(2,6)] HALF_D_PLUS_2 [17516] [] [] [] [] [17523,17524,17525,17526] CONDITIONAL_S
DISCARD 17526 [(3,6)] 0 [17516] [] [] [] [] [17523,17524,17525,17526] CONDITIONAL_S
INJECT_T 17527 [(0,4)] D [] [] [] [] [] [] none
MERGE 17528 [(2,4),(0,4),(1,4)] D [] [17536,17537,17538,17535] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17529 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17530 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17531 [(0,6)] D [] [] [] [] [] [] none
MERGE 17532 [(1,6),(2,6),(0,6)] D [] [17539,17540,17541,17542] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17533 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17534 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17535 [(2,4),(3,4)] D [17528] [] [] [] [((2,4),(3,4))] [17536,17537,17538,17535] CONDITIONAL_S
Y_MEAS 17536 [(3,4)] HALF_D_PLUS_2 [17528] [] [] [] [] [17536,17537,17538,17535] CONDITIONAL_S
IDLE 17537 [(2,4)] HALF_D_PLUS_2 [17528] [] [] [] [] [17536,17537,17538,17535] CONDITIONAL_S
DISCARD 17538 [(3,4)] 0 [17528] [] [] [] [] [17536,17537,17538,17535] CONDITIONAL_S
MERGE 17539 [(2,6),(3,6)] D [17532] [] [] [] [((2,6),(3,6))] [17539,17540,17541,17542] CONDITIONAL_S
Y_MEAS 17540 [(3,6)] HALF_D_PLUS_2 [17532] [] [] [] [] [17539,17540,17541,17542] CONDITIONAL_S
IDLE 17541 [(2,6)] HALF_D_PLUS_2 [17532] [] [] [] [] [17539,17540,17541,17542] CONDITIONAL_S
DISCARD 17542 [(3,6)] 0 [17532] [] [] [] [] [17539,17540,17541,17542] CONDITIONAL_S
INJECT_T 17543 [(0,6)] D [] [] [] [] [] [] none
MERGE 17544 [(1,6),(2,6),(0,6)] D [] [17555,17556,17557,17558] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17545 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17546 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17547 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17547,17548,17549,17550] CONDITIONAL_S
Y_MEAS 17548 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17547,17548,17549,17550] CONDITIONAL_S
IDLE 17549 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17547,17548,17549,17550] CONDITIONAL_S
DISCARD 17550 [(3,4)] 0 [] [] [] [] [] [17547,17548,17549,17550] CONDITIONAL_S
INJECT_T 17551 [(0,4)] D [] [] [] [] [] [] none
MERGE 17552 [(2,4),(0,4),(1,4)] D [] [17560,17561,17562,17559] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17553 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17554 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17555 [(2,6),(3,6)] D [17544] [] [] [] [((2,6),(3,6))] [17555,17556,17557,17558] CONDITIONAL_S
Y_MEAS 17556 [(3,6)] HALF_D_PLUS_2 [17544] [] [] [] [] [17555,17556,17557,17558] CONDITIONAL_S
IDLE 17557 [(2,6)] HALF_D_PLUS_2 [17544] [] [] [] [] [17555,17556,17557,17558] CONDITIONAL_S
DISCARD 17558 [(3,6)] 0 [17544] [] [] [] [] [17555,17556,17557,17558] CONDITIONAL_S
MERGE 17559 [(2,4),(3,4)] D [17552] [] [] [] [((2,4),(3,4))] [17560,17561,17562,17559] CONDITIONAL_S
Y_MEAS 17560 [(3,4)] HALF_D_PLUS_2 [17552] [] [] [] [] [17560,17561,17562,17559] CONDITIONAL_S
IDLE 17561 [(2,4)] HALF_D_PLUS_2 [17552] [] [] [] [] [17560,17561,17562,17559] CONDITIONAL_S
DISCARD 17562 [(3,4)] 0 [17552] [] [] [] [] [17560,17561,17562,17559] CONDITIONAL_S
INJECT_T 17563 [(0,6)] D [] [] [] [] [] [] none
MERGE 17564 [(1,6),(2,6),(0,6)] D [] [17571,17572,17573,17574] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17565 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17566 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 17567 [(0,4)] D [] [] [] [] [] [] none
MERGE 17568 [(2,4),(0,4),(1,4)] D [] [17576,17577,17578,17575] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17569 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17570 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17571 [(2,6),(3,6)] D [17564] [] [] [] [((2,6),(3,6))] [17571,17572,17573,17574] CONDITIONAL_S
Y_MEAS 17572 [(3,6)] HALF_D_PLUS_2 [17564] [] [] [] [] [17571,17572,17573,17574] CONDITIONAL_S
IDLE 17573 [(2,6)] HALF_D_PLUS_2 [17564] [] [] [] [] [17571,17572,17573,17574] CONDITIONAL_S
DISCARD 17574 [(3,6)] 0 [17564] [] [] [] [] [17571,17572,17573,17574] CONDITIONAL_S
MERGE 17575 [(2,4),(3,4)] D [17568] [] [] [] [((2,4),(3,4))] [17576,17577,17578,17575] CONDITIONAL_S
Y_MEAS 17576 [(3,4)] HALF_D_PLUS_2 [17568] [] [] [] [] [17576,17577,17578,17575] CONDITIONAL_S
IDLE 17577 [(2,4)] HALF_D_PLUS_2 [17568] [] [] [] [] [17576,17577,17578,17575] CONDITIONAL_S
DISCARD 17578 [(3,4)] 0 [17568] [] [] [] [] [17576,17577,17578,17575] CONDITIONAL_S
INJECT_T 17579 [(0,6)] D [] [] [] [] [] [] none
MERGE 17580 [(1,6),(2,6),(0,6)] D [] [17584,17585,17586,17583] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17581 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17582 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17583 [(2,6),(3,6)] D [17580] [] [] [] [((2,6),(3,6))] [17584,17585,17586,17583] CONDITIONAL_S
Y_MEAS 17584 [(3,6)] HALF_D_PLUS_2 [17580] [] [] [] [] [17584,17585,17586,17583] CONDITIONAL_S
IDLE 17585 [(2,6)] HALF_D_PLUS_2 [17580] [] [] [] [] [17584,17585,17586,17583] CONDITIONAL_S
DISCARD 17586 [(3,6)] 0 [17580] [] [] [] [] [17584,17585,17586,17583] CONDITIONAL_S
MERGE 17587 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17587,17588,17589,17590] CONDITIONAL_S
Y_MEAS 17588 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17587,17588,17589,17590] CONDITIONAL_S
IDLE 17589 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17587,17588,17589,17590] CONDITIONAL_S
DISCARD 17590 [(3,4)] 0 [] [] [] [] [] [17587,17588,17589,17590] CONDITIONAL_S
INJECT_T 17591 [(0,4)] D [] [] [] [] [] [] none
MERGE 17592 [(2,4),(0,4),(1,4)] D [] [17595,17596,17597,17598] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17593 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17594 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17595 [(2,4),(3,4)] D [17592] [] [] [] [((2,4),(3,4))] [17595,17596,17597,17598] CONDITIONAL_S
Y_MEAS 17596 [(3,4)] HALF_D_PLUS_2 [17592] [] [] [] [] [17595,17596,17597,17598] CONDITIONAL_S
IDLE 17597 [(2,4)] HALF_D_PLUS_2 [17592] [] [] [] [] [17595,17596,17597,17598] CONDITIONAL_S
DISCARD 17598 [(3,4)] 0 [17592] [] [] [] [] [17595,17596,17597,17598] CONDITIONAL_S
MERGE 17599 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17600,17601,17602,17599] CONDITIONAL_S
Y_MEAS 17600 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17600,17601,17602,17599] CONDITIONAL_S
IDLE 17601 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17600,17601,17602,17599] CONDITIONAL_S
DISCARD 17602 [(3,6)] 0 [] [] [] [] [] [17600,17601,17602,17599] CONDITIONAL_S
INJECT_T 17603 [(0,6)] D [] [] [] [] [] [] none
MERGE 17604 [(1,6),(2,6),(0,6)] D [] [17608,17609,17610,17607] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17605 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17606 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17607 [(2,6),(3,6)] D [17604] [] [] [] [((2,6),(3,6))] [17608,17609,17610,17607] CONDITIONAL_S
Y_MEAS 17608 [(3,6)] HALF_D_PLUS_2 [17604] [] [] [] [] [17608,17609,17610,17607] CONDITIONAL_S
IDLE 17609 [(2,6)] HALF_D_PLUS_2 [17604] [] [] [] [] [17608,17609,17610,17607] CONDITIONAL_S
DISCARD 17610 [(3,6)] 0 [17604] [] [] [] [] [17608,17609,17610,17607] CONDITIONAL_S
MERGE 17611 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17611,17612,17613,17614] CONDITIONAL_S
Y_MEAS 17612 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17611,17612,17613,17614] CONDITIONAL_S
IDLE 17613 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17611,17612,17613,17614] CONDITIONAL_S
DISCARD 17614 [(3,4)] 0 [] [] [] [] [] [17611,17612,17613,17614] CONDITIONAL_S
INJECT_T 17615 [(0,4)] D [] [] [] [] [] [] none
MERGE 17616 [(2,4),(0,4),(1,4)] D [] [17619,17620,17621,17622] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17617 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17618 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17619 [(2,4),(3,4)] D [17616] [] [] [] [((2,4),(3,4))] [17619,17620,17621,17622] CONDITIONAL_S
Y_MEAS 17620 [(3,4)] HALF_D_PLUS_2 [17616] [] [] [] [] [17619,17620,17621,17622] CONDITIONAL_S
IDLE 17621 [(2,4)] HALF_D_PLUS_2 [17616] [] [] [] [] [17619,17620,17621,17622] CONDITIONAL_S
DISCARD 17622 [(3,4)] 0 [17616] [] [] [] [] [17619,17620,17621,17622] CONDITIONAL_S
MERGE 17623 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17624,17625,17626,17623] CONDITIONAL_S
Y_MEAS 17624 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17624,17625,17626,17623] CONDITIONAL_S
IDLE 17625 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17624,17625,17626,17623] CONDITIONAL_S
DISCARD 17626 [(3,6)] 0 [] [] [] [] [] [17624,17625,17626,17623] CONDITIONAL_S
INJECT_T 17627 [(0,6)] D [] [] [] [] [] [] none
MERGE 17628 [(1,6),(2,6),(0,6)] D [] [17635,17636,17637,17638] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17629 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17630 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 17631 [(0,4)] D [] [] [] [] [] [] none
MERGE 17632 [(2,4),(0,4),(1,4)] D [] [17640,17641,17642,17639] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17633 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17634 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17635 [(2,6),(3,6)] D [17628] [] [] [] [((2,6),(3,6))] [17635,17636,17637,17638] CONDITIONAL_S
Y_MEAS 17636 [(3,6)] HALF_D_PLUS_2 [17628] [] [] [] [] [17635,17636,17637,17638] CONDITIONAL_S
IDLE 17637 [(2,6)] HALF_D_PLUS_2 [17628] [] [] [] [] [17635,17636,17637,17638] CONDITIONAL_S
DISCARD 17638 [(3,6)] 0 [17628] [] [] [] [] [17635,17636,17637,17638] CONDITIONAL_S
MERGE 17639 [(2,4),(3,4)] D [17632] [] [] [] [((2,4),(3,4))] [17640,17641,17642,17639] CONDITIONAL_S
Y_MEAS 17640 [(3,4)] HALF_D_PLUS_2 [17632] [] [] [] [] [17640,17641,17642,17639] CONDITIONAL_S
IDLE 17641 [(2,4)] HALF_D_PLUS_2 [17632] [] [] [] [] [17640,17641,17642,17639] CONDITIONAL_S
DISCARD 17642 [(3,4)] 0 [17632] [] [] [] [] [17640,17641,17642,17639] CONDITIONAL_S
MERGE 17643 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17643,17644,17645,17646] CONDITIONAL_S
Y_MEAS 17644 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17643,17644,17645,17646] CONDITIONAL_S
IDLE 17645 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17643,17644,17645,17646] CONDITIONAL_S
DISCARD 17646 [(3,6)] 0 [] [] [] [] [] [17643,17644,17645,17646] CONDITIONAL_S
INJECT_T 17647 [(0,6)] D [] [] [] [] [] [] none
MERGE 17648 [(1,6),(2,6),(0,6)] D [] [17659,17660,17661,17662] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17649 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17650 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17651 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17651,17652,17653,17654] CONDITIONAL_S
Y_MEAS 17652 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17651,17652,17653,17654] CONDITIONAL_S
IDLE 17653 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17651,17652,17653,17654] CONDITIONAL_S
DISCARD 17654 [(3,4)] 0 [] [] [] [] [] [17651,17652,17653,17654] CONDITIONAL_S
INJECT_T 17655 [(0,4)] D [] [] [] [] [] [] none
MERGE 17656 [(2,4),(0,4),(1,4)] D [] [17664,17665,17666,17663] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17657 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17658 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17659 [(2,6),(3,6)] D [17648] [] [] [] [((2,6),(3,6))] [17659,17660,17661,17662] CONDITIONAL_S
Y_MEAS 17660 [(3,6)] HALF_D_PLUS_2 [17648] [] [] [] [] [17659,17660,17661,17662] CONDITIONAL_S
IDLE 17661 [(2,6)] HALF_D_PLUS_2 [17648] [] [] [] [] [17659,17660,17661,17662] CONDITIONAL_S
DISCARD 17662 [(3,6)] 0 [17648] [] [] [] [] [17659,17660,17661,17662] CONDITIONAL_S
MERGE 17663 [(2,4),(3,4)] D [17656] [] [] [] [((2,4),(3,4))] [17664,17665,17666,17663] CONDITIONAL_S
Y_MEAS 17664 [(3,4)] HALF_D_PLUS_2 [17656] [] [] [] [] [17664,17665,17666,17663] CONDITIONAL_S
IDLE 17665 [(2,4)] HALF_D_PLUS_2 [17656] [] [] [] [] [17664,17665,17666,17663] CONDITIONAL_S
DISCARD 17666 [(3,4)] 0 [17656] [] [] [] [] [17664,17665,17666,17663] CONDITIONAL_S
INJECT_T 17667 [(0,6)] D [] [] [] [] [] [] none
MERGE 17668 [(1,6),(2,6),(0,6)] D [] [17672,17673,17674,17671] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17669 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17670 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17671 [(2,6),(3,6)] D [17668] [] [] [] [((2,6),(3,6))] [17672,17673,17674,17671] CONDITIONAL_S
Y_MEAS 17672 [(3,6)] HALF_D_PLUS_2 [17668] [] [] [] [] [17672,17673,17674,17671] CONDITIONAL_S
IDLE 17673 [(2,6)] HALF_D_PLUS_2 [17668] [] [] [] [] [17672,17673,17674,17671] CONDITIONAL_S
DISCARD 17674 [(3,6)] 0 [17668] [] [] [] [] [17672,17673,17674,17671] CONDITIONAL_S
MERGE 17675 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17675,17676,17677,17678] CONDITIONAL_S
Y_MEAS 17676 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17675,17676,17677,17678] CONDITIONAL_S
IDLE 17677 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17675,17676,17677,17678] CONDITIONAL_S
DISCARD 17678 [(3,4)] 0 [] [] [] [] [] [17675,17676,17677,17678] CONDITIONAL_S
INJECT_T 17679 [(0,4)] D [] [] [] [] [] [] none
MERGE 17680 [(2,4),(0,4),(1,4)] D [] [17683,17684,17685,17686] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17681 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17682 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17683 [(2,4),(3,4)] D [17680] [] [] [] [((2,4),(3,4))] [17683,17684,17685,17686] CONDITIONAL_S
Y_MEAS 17684 [(3,4)] HALF_D_PLUS_2 [17680] [] [] [] [] [17683,17684,17685,17686] CONDITIONAL_S
IDLE 17685 [(2,4)] HALF_D_PLUS_2 [17680] [] [] [] [] [17683,17684,17685,17686] CONDITIONAL_S
DISCARD 17686 [(3,4)] 0 [17680] [] [] [] [] [17683,17684,17685,17686] CONDITIONAL_S
MERGE 17687 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17688,17689,17690,17687] CONDITIONAL_S
Y_MEAS 17688 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17688,17689,17690,17687] CONDITIONAL_S
IDLE 17689 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17688,17689,17690,17687] CONDITIONAL_S
DISCARD 17690 [(3,6)] 0 [] [] [] [] [] [17688,17689,17690,17687] CONDITIONAL_S
INJECT_T 17691 [(0,6)] D [] [] [] [] [] [] none
MERGE 17692 [(1,6),(2,6),(0,6)] D [] [17696,17697,17698,17695] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17693 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17694 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17695 [(2,6),(3,6)] D [17692] [] [] [] [((2,6),(3,6))] [17696,17697,17698,17695] CONDITIONAL_S
Y_MEAS 17696 [(3,6)] HALF_D_PLUS_2 [17692] [] [] [] [] [17696,17697,17698,17695] CONDITIONAL_S
IDLE 17697 [(2,6)] HALF_D_PLUS_2 [17692] [] [] [] [] [17696,17697,17698,17695] CONDITIONAL_S
DISCARD 17698 [(3,6)] 0 [17692] [] [] [] [] [17696,17697,17698,17695] CONDITIONAL_S
MERGE 17699 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17699,17700,17701,17702] CONDITIONAL_S
Y_MEAS 17700 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17699,17700,17701,17702] CONDITIONAL_S
IDLE 17701 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17699,17700,17701,17702] CONDITIONAL_S
DISCARD 17702 [(3,4)] 0 [] [] [] [] [] [17699,17700,17701,17702] CONDITIONAL_S
INJECT_T 17703 [(0,4)] D [] [] [] [] [] [] none
MERGE 17704 [(2,4),(0,4),(1,4)] D [] [17707,17708,17709,17710] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17705 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17706 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17707 [(2,4),(3,4)] D [17704] [] [] [] [((2,4),(3,4))] [17707,17708,17709,17710] CONDITIONAL_S
Y_MEAS 17708 [(3,4)] HALF_D_PLUS_2 [17704] [] [] [] [] [17707,17708,17709,17710] CONDITIONAL_S
IDLE 17709 [(2,4)] HALF_D_PLUS_2 [17704] [] [] [] [] [17707,17708,17709,17710] CONDITIONAL_S
DISCARD 17710 [(3,4)] 0 [17704] [] [] [] [] [17707,17708,17709,17710] CONDITIONAL_S
MERGE 17711 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17712,17713,17714,17711] CONDITIONAL_S
Y_MEAS 17712 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17712,17713,17714,17711] CONDITIONAL_S
IDLE 17713 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17712,17713,17714,17711] CONDITIONAL_S
DISCARD 17714 [(3,6)] 0 [] [] [] [] [] [17712,17713,17714,17711] CONDITIONAL_S
INJECT_T 17715 [(0,6)] D [] [] [] [] [] [] none
MERGE 17716 [(1,6),(2,6),(0,6)] D [] [17720,17721,17722,17719] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17717 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17718 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17719 [(2,6),(3,6)] D [17716] [] [] [] [((2,6),(3,6))] [17720,17721,17722,17719] CONDITIONAL_S
Y_MEAS 17720 [(3,6)] HALF_D_PLUS_2 [17716] [] [] [] [] [17720,17721,17722,17719] CONDITIONAL_S
IDLE 17721 [(2,6)] HALF_D_PLUS_2 [17716] [] [] [] [] [17720,17721,17722,17719] CONDITIONAL_S
DISCARD 17722 [(3,6)] 0 [17716] [] [] [] [] [17720,17721,17722,17719] CONDITIONAL_S
MERGE 17723 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17723,17724,17725,17726] CONDITIONAL_S
Y_MEAS 17724 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17723,17724,17725,17726] CONDITIONAL_S
IDLE 17725 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17723,17724,17725,17726] CONDITIONAL_S
DISCARD 17726 [(3,4)] 0 [] [] [] [] [] [17723,17724,17725,17726] CONDITIONAL_S
INJECT_T 17727 [(0,4)] D [] [] [] [] [] [] none
MERGE 17728 [(2,4),(0,4),(1,4)] D [] [17731,17732,17733,17734] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17729 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17730 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17731 [(2,4),(3,4)] D [17728] [] [] [] [((2,4),(3,4))] [17731,17732,17733,17734] CONDITIONAL_S
Y_MEAS 17732 [(3,4)] HALF_D_PLUS_2 [17728] [] [] [] [] [17731,17732,17733,17734] CONDITIONAL_S
IDLE 17733 [(2,4)] HALF_D_PLUS_2 [17728] [] [] [] [] [17731,17732,17733,17734] CONDITIONAL_S
DISCARD 17734 [(3,4)] 0 [17728] [] [] [] [] [17731,17732,17733,17734] CONDITIONAL_S
INJECT_T 17735 [(0,6)] D [] [] [] [] [] [] none
MERGE 17736 [(1,6),(2,6),(0,6)] D [] [17739,17740,17741,17742] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17737 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17738 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17739 [(2,6),(3,6)] D [17736] [] [] [] [((2,6),(3,6))] [17739,17740,17741,17742] CONDITIONAL_S
Y_MEAS 17740 [(3,6)] HALF_D_PLUS_2 [17736] [] [] [] [] [17739,17740,17741,17742] CONDITIONAL_S
IDLE 17741 [(2,6)] HALF_D_PLUS_2 [17736] [] [] [] [] [17739,17740,17741,17742] CONDITIONAL_S
DISCARD 17742 [(3,6)] 0 [17736] [] [] [] [] [17739,17740,17741,17742] CONDITIONAL_S
MERGE 17743 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17744,17745,17746,17743] CONDITIONAL_S
Y_MEAS 17744 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17744,17745,17746,17743] CONDITIONAL_S
IDLE 17745 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17744,17745,17746,17743] CONDITIONAL_S
DISCARD 17746 [(3,4)] 0 [] [] [] [] [] [17744,17745,17746,17743] CONDITIONAL_S
INJECT_T 17747 [(0,4)] D [] [] [] [] [] [] none
MERGE 17748 [(2,4),(0,4),(1,4)] D [] [17752,17753,17754,17751] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17749 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17750 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17751 [(2,4),(3,4)] D [17748] [] [] [] [((2,4),(3,4))] [17752,17753,17754,17751] CONDITIONAL_S
Y_MEAS 17752 [(3,4)] HALF_D_PLUS_2 [17748] [] [] [] [] [17752,17753,17754,17751] CONDITIONAL_S
IDLE 17753 [(2,4)] HALF_D_PLUS_2 [17748] [] [] [] [] [17752,17753,17754,17751] CONDITIONAL_S
DISCARD 17754 [(3,4)] 0 [17748] [] [] [] [] [17752,17753,17754,17751] CONDITIONAL_S
MERGE 17755 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17755,17756,17757,17758] CONDITIONAL_S
Y_MEAS 17756 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17755,17756,17757,17758] CONDITIONAL_S
IDLE 17757 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17755,17756,17757,17758] CONDITIONAL_S
DISCARD 17758 [(3,6)] 0 [] [] [] [] [] [17755,17756,17757,17758] CONDITIONAL_S
INJECT_T 17759 [(0,6)] D [] [] [] [] [] [] none
MERGE 17760 [(1,6),(2,6),(0,6)] D [] [17763,17764,17765,17766] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17761 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17762 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17763 [(2,6),(3,6)] D [17760] [] [] [] [((2,6),(3,6))] [17763,17764,17765,17766] CONDITIONAL_S
Y_MEAS 17764 [(3,6)] HALF_D_PLUS_2 [17760] [] [] [] [] [17763,17764,17765,17766] CONDITIONAL_S
IDLE 17765 [(2,6)] HALF_D_PLUS_2 [17760] [] [] [] [] [17763,17764,17765,17766] CONDITIONAL_S
DISCARD 17766 [(3,6)] 0 [17760] [] [] [] [] [17763,17764,17765,17766] CONDITIONAL_S
MERGE 17767 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17768,17769,17770,17767] CONDITIONAL_S
Y_MEAS 17768 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17768,17769,17770,17767] CONDITIONAL_S
IDLE 17769 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17768,17769,17770,17767] CONDITIONAL_S
DISCARD 17770 [(3,4)] 0 [] [] [] [] [] [17768,17769,17770,17767] CONDITIONAL_S
INJECT_T 17771 [(0,4)] D [] [] [] [] [] [] none
MERGE 17772 [(2,4),(0,4),(1,4)] D [] [17776,17777,17778,17775] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17773 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17774 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17775 [(2,4),(3,4)] D [17772] [] [] [] [((2,4),(3,4))] [17776,17777,17778,17775] CONDITIONAL_S
Y_MEAS 17776 [(3,4)] HALF_D_PLUS_2 [17772] [] [] [] [] [17776,17777,17778,17775] CONDITIONAL_S
IDLE 17777 [(2,4)] HALF_D_PLUS_2 [17772] [] [] [] [] [17776,17777,17778,17775] CONDITIONAL_S
DISCARD 17778 [(3,4)] 0 [17772] [] [] [] [] [17776,17777,17778,17775] CONDITIONAL_S
MERGE 17779 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17779,17780,17781,17782] CONDITIONAL_S
Y_MEAS 17780 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17779,17780,17781,17782] CONDITIONAL_S
IDLE 17781 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17779,17780,17781,17782] CONDITIONAL_S
DISCARD 17782 [(3,6)] 0 [] [] [] [] [] [17779,17780,17781,17782] CONDITIONAL_S
INJECT_T 17783 [(0,6)] D [] [] [] [] [] [] none
MERGE 17784 [(1,6),(2,6),(0,6)] D [] [17787,17788,17789,17790] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17785 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17786 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17787 [(2,6),(3,6)] D [17784] [] [] [] [((2,6),(3,6))] [17787,17788,17789,17790] CONDITIONAL_S
Y_MEAS 17788 [(3,6)] HALF_D_PLUS_2 [17784] [] [] [] [] [17787,17788,17789,17790] CONDITIONAL_S
IDLE 17789 [(2,6)] HALF_D_PLUS_2 [17784] [] [] [] [] [17787,17788,17789,17790] CONDITIONAL_S
DISCARD 17790 [(3,6)] 0 [17784] [] [] [] [] [17787,17788,17789,17790] CONDITIONAL_S
INJECT_T 17791 [(0,4)] D [] [] [] [] [] [] none
MERGE 17792 [(2,4),(0,4),(1,4)] D [] [17795,17796,17797,17798] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17793 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17794 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17795 [(2,4),(3,4)] D [17792] [] [] [] [((2,4),(3,4))] [17795,17796,17797,17798] CONDITIONAL_S
Y_MEAS 17796 [(3,4)] HALF_D_PLUS_2 [17792] [] [] [] [] [17795,17796,17797,17798] CONDITIONAL_S
IDLE 17797 [(2,4)] HALF_D_PLUS_2 [17792] [] [] [] [] [17795,17796,17797,17798] CONDITIONAL_S
DISCARD 17798 [(3,4)] 0 [17792] [] [] [] [] [17795,17796,17797,17798] CONDITIONAL_S
INJECT_T 17799 [(0,6)] D [] [] [] [] [] [] none
MERGE 17800 [(1,6),(2,6),(0,6)] D [] [17803,17804,17805,17806] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17801 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17802 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17803 [(2,6),(3,6)] D [17800] [] [] [] [((2,6),(3,6))] [17803,17804,17805,17806] CONDITIONAL_S
Y_MEAS 17804 [(3,6)] HALF_D_PLUS_2 [17800] [] [] [] [] [17803,17804,17805,17806] CONDITIONAL_S
IDLE 17805 [(2,6)] HALF_D_PLUS_2 [17800] [] [] [] [] [17803,17804,17805,17806] CONDITIONAL_S
DISCARD 17806 [(3,6)] 0 [17800] [] [] [] [] [17803,17804,17805,17806] CONDITIONAL_S
INJECT_T 17807 [(0,4)] D [] [] [] [] [] [] none
MERGE 17808 [(2,4),(0,4),(1,4)] D [] [17811,17812,17813,17814] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17809 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17810 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17811 [(2,4),(3,4)] D [17808] [] [] [] [((2,4),(3,4))] [17811,17812,17813,17814] CONDITIONAL_S
Y_MEAS 17812 [(3,4)] HALF_D_PLUS_2 [17808] [] [] [] [] [17811,17812,17813,17814] CONDITIONAL_S
IDLE 17813 [(2,4)] HALF_D_PLUS_2 [17808] [] [] [] [] [17811,17812,17813,17814] CONDITIONAL_S
DISCARD 17814 [(3,4)] 0 [17808] [] [] [] [] [17811,17812,17813,17814] CONDITIONAL_S
INJECT_T 17815 [(0,6)] D [] [] [] [] [] [] none
MERGE 17816 [(1,6),(2,6),(0,6)] D [] [17819,17820,17821,17822] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17817 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17818 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17819 [(2,6),(3,6)] D [17816] [] [] [] [((2,6),(3,6))] [17819,17820,17821,17822] CONDITIONAL_S
Y_MEAS 17820 [(3,6)] HALF_D_PLUS_2 [17816] [] [] [] [] [17819,17820,17821,17822] CONDITIONAL_S
IDLE 17821 [(2,6)] HALF_D_PLUS_2 [17816] [] [] [] [] [17819,17820,17821,17822] CONDITIONAL_S
DISCARD 17822 [(3,6)] 0 [17816] [] [] [] [] [17819,17820,17821,17822] CONDITIONAL_S
INJECT_T 17823 [(0,4)] D [] [] [] [] [] [] none
MERGE 17824 [(2,4),(0,4),(1,4)] D [] [17827,17828,17829,17830] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17825 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17826 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17827 [(2,4),(3,4)] D [17824] [] [] [] [((2,4),(3,4))] [17827,17828,17829,17830] CONDITIONAL_S
Y_MEAS 17828 [(3,4)] HALF_D_PLUS_2 [17824] [] [] [] [] [17827,17828,17829,17830] CONDITIONAL_S
IDLE 17829 [(2,4)] HALF_D_PLUS_2 [17824] [] [] [] [] [17827,17828,17829,17830] CONDITIONAL_S
DISCARD 17830 [(3,4)] 0 [17824] [] [] [] [] [17827,17828,17829,17830] CONDITIONAL_S
MERGE 17831 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17832,17833,17834,17831] CONDITIONAL_S
Y_MEAS 17832 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17832,17833,17834,17831] CONDITIONAL_S
IDLE 17833 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17832,17833,17834,17831] CONDITIONAL_S
DISCARD 17834 [(3,6)] 0 [] [] [] [] [] [17832,17833,17834,17831] CONDITIONAL_S
INJECT_T 17835 [(0,6)] D [] [] [] [] [] [] none
MERGE 17836 [(1,6),(2,6),(0,6)] D [] [17840,17841,17842,17839] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17837 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17838 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17839 [(2,6),(3,6)] D [17836] [] [] [] [((2,6),(3,6))] [17840,17841,17842,17839] CONDITIONAL_S
Y_MEAS 17840 [(3,6)] HALF_D_PLUS_2 [17836] [] [] [] [] [17840,17841,17842,17839] CONDITIONAL_S
IDLE 17841 [(2,6)] HALF_D_PLUS_2 [17836] [] [] [] [] [17840,17841,17842,17839] CONDITIONAL_S
DISCARD 17842 [(3,6)] 0 [17836] [] [] [] [] [17840,17841,17842,17839] CONDITIONAL_S
MERGE 17843 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17843,17844,17845,17846] CONDITIONAL_S
Y_MEAS 17844 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17843,17844,17845,17846] CONDITIONAL_S
IDLE 17845 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17843,17844,17845,17846] CONDITIONAL_S
DISCARD 17846 [(3,4)] 0 [] [] [] [] [] [17843,17844,17845,17846] CONDITIONAL_S
INJECT_T 17847 [(0,4)] D [] [] [] [] [] [] none
MERGE 17848 [(2,4),(0,4),(1,4)] D [] [17851,17852,17853,17854] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17849 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17850 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17851 [(2,4),(3,4)] D [17848] [] [] [] [((2,4),(3,4))] [17851,17852,17853,17854] CONDITIONAL_S
Y_MEAS 17852 [(3,4)] HALF_D_PLUS_2 [17848] [] [] [] [] [17851,17852,17853,17854] CONDITIONAL_S
IDLE 17853 [(2,4)] HALF_D_PLUS_2 [17848] [] [] [] [] [17851,17852,17853,17854] CONDITIONAL_S
DISCARD 17854 [(3,4)] 0 [17848] [] [] [] [] [17851,17852,17853,17854] CONDITIONAL_S
INJECT_T 17855 [(0,6)] D [] [] [] [] [] [] none
MERGE 17856 [(1,6),(2,6),(0,6)] D [] [17859,17860,17861,17862] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17857 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17858 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17859 [(2,6),(3,6)] D [17856] [] [] [] [((2,6),(3,6))] [17859,17860,17861,17862] CONDITIONAL_S
Y_MEAS 17860 [(3,6)] HALF_D_PLUS_2 [17856] [] [] [] [] [17859,17860,17861,17862] CONDITIONAL_S
IDLE 17861 [(2,6)] HALF_D_PLUS_2 [17856] [] [] [] [] [17859,17860,17861,17862] CONDITIONAL_S
DISCARD 17862 [(3,6)] 0 [17856] [] [] [] [] [17859,17860,17861,17862] CONDITIONAL_S
MERGE 17863 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17864,17865,17866,17863] CONDITIONAL_S
Y_MEAS 17864 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17864,17865,17866,17863] CONDITIONAL_S
IDLE 17865 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17864,17865,17866,17863] CONDITIONAL_S
DISCARD 17866 [(3,4)] 0 [] [] [] [] [] [17864,17865,17866,17863] CONDITIONAL_S
INJECT_T 17867 [(0,4)] D [] [] [] [] [] [] none
MERGE 17868 [(2,4),(0,4),(1,4)] D [] [17875,17876,17877,17878] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17869 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17870 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17871 [(0,6)] D [] [] [] [] [] [] none
MERGE 17872 [(1,6),(2,6),(0,6)] D [] [17880,17881,17882,17879] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17873 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17874 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17875 [(2,4),(3,4)] D [17868] [] [] [] [((2,4),(3,4))] [17875,17876,17877,17878] CONDITIONAL_S
Y_MEAS 17876 [(3,4)] HALF_D_PLUS_2 [17868] [] [] [] [] [17875,17876,17877,17878] CONDITIONAL_S
IDLE 17877 [(2,4)] HALF_D_PLUS_2 [17868] [] [] [] [] [17875,17876,17877,17878] CONDITIONAL_S
DISCARD 17878 [(3,4)] 0 [17868] [] [] [] [] [17875,17876,17877,17878] CONDITIONAL_S
MERGE 17879 [(2,6),(3,6)] D [17872] [] [] [] [((2,6),(3,6))] [17880,17881,17882,17879] CONDITIONAL_S
Y_MEAS 17880 [(3,6)] HALF_D_PLUS_2 [17872] [] [] [] [] [17880,17881,17882,17879] CONDITIONAL_S
IDLE 17881 [(2,6)] HALF_D_PLUS_2 [17872] [] [] [] [] [17880,17881,17882,17879] CONDITIONAL_S
DISCARD 17882 [(3,6)] 0 [17872] [] [] [] [] [17880,17881,17882,17879] CONDITIONAL_S
INJECT_T 17883 [(0,4)] D [] [] [] [] [] [] none
MERGE 17884 [(2,4),(0,4),(1,4)] D [] [17888,17889,17890,17887] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17885 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17886 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17887 [(2,4),(3,4)] D [17884] [] [] [] [((2,4),(3,4))] [17888,17889,17890,17887] CONDITIONAL_S
Y_MEAS 17888 [(3,4)] HALF_D_PLUS_2 [17884] [] [] [] [] [17888,17889,17890,17887] CONDITIONAL_S
IDLE 17889 [(2,4)] HALF_D_PLUS_2 [17884] [] [] [] [] [17888,17889,17890,17887] CONDITIONAL_S
DISCARD 17890 [(3,4)] 0 [17884] [] [] [] [] [17888,17889,17890,17887] CONDITIONAL_S
MERGE 17891 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17891,17892,17893,17894] CONDITIONAL_S
Y_MEAS 17892 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17891,17892,17893,17894] CONDITIONAL_S
IDLE 17893 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17891,17892,17893,17894] CONDITIONAL_S
DISCARD 17894 [(3,6)] 0 [] [] [] [] [] [17891,17892,17893,17894] CONDITIONAL_S
INJECT_T 17895 [(0,6)] D [] [] [] [] [] [] none
MERGE 17896 [(1,6),(2,6),(0,6)] D [] [17899,17900,17901,17902] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17897 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17898 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17899 [(2,6),(3,6)] D [17896] [] [] [] [((2,6),(3,6))] [17899,17900,17901,17902] CONDITIONAL_S
Y_MEAS 17900 [(3,6)] HALF_D_PLUS_2 [17896] [] [] [] [] [17899,17900,17901,17902] CONDITIONAL_S
IDLE 17901 [(2,6)] HALF_D_PLUS_2 [17896] [] [] [] [] [17899,17900,17901,17902] CONDITIONAL_S
DISCARD 17902 [(3,6)] 0 [17896] [] [] [] [] [17899,17900,17901,17902] CONDITIONAL_S
INJECT_T 17903 [(0,4)] D [] [] [] [] [] [] none
MERGE 17904 [(2,4),(0,4),(1,4)] D [] [17907,17908,17909,17910] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17905 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17906 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17907 [(2,4),(3,4)] D [17904] [] [] [] [((2,4),(3,4))] [17907,17908,17909,17910] CONDITIONAL_S
Y_MEAS 17908 [(3,4)] HALF_D_PLUS_2 [17904] [] [] [] [] [17907,17908,17909,17910] CONDITIONAL_S
IDLE 17909 [(2,4)] HALF_D_PLUS_2 [17904] [] [] [] [] [17907,17908,17909,17910] CONDITIONAL_S
DISCARD 17910 [(3,4)] 0 [17904] [] [] [] [] [17907,17908,17909,17910] CONDITIONAL_S
INJECT_T 17911 [(0,6)] D [] [] [] [] [] [] none
MERGE 17912 [(1,6),(2,6),(0,6)] D [] [17915,17916,17917,17918] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17913 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17914 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17915 [(2,6),(3,6)] D [17912] [] [] [] [((2,6),(3,6))] [17915,17916,17917,17918] CONDITIONAL_S
Y_MEAS 17916 [(3,6)] HALF_D_PLUS_2 [17912] [] [] [] [] [17915,17916,17917,17918] CONDITIONAL_S
IDLE 17917 [(2,6)] HALF_D_PLUS_2 [17912] [] [] [] [] [17915,17916,17917,17918] CONDITIONAL_S
DISCARD 17918 [(3,6)] 0 [17912] [] [] [] [] [17915,17916,17917,17918] CONDITIONAL_S
INJECT_T 17919 [(0,4)] D [] [] [] [] [] [] none
MERGE 17920 [(2,4),(0,4),(1,4)] D [] [17923,17924,17925,17926] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17921 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17922 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17923 [(2,4),(3,4)] D [17920] [] [] [] [((2,4),(3,4))] [17923,17924,17925,17926] CONDITIONAL_S
Y_MEAS 17924 [(3,4)] HALF_D_PLUS_2 [17920] [] [] [] [] [17923,17924,17925,17926] CONDITIONAL_S
IDLE 17925 [(2,4)] HALF_D_PLUS_2 [17920] [] [] [] [] [17923,17924,17925,17926] CONDITIONAL_S
DISCARD 17926 [(3,4)] 0 [17920] [] [] [] [] [17923,17924,17925,17926] CONDITIONAL_S
MERGE 17927 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17928,17929,17930,17927] CONDITIONAL_S
Y_MEAS 17928 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17928,17929,17930,17927] CONDITIONAL_S
IDLE 17929 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17928,17929,17930,17927] CONDITIONAL_S
DISCARD 17930 [(3,6)] 0 [] [] [] [] [] [17928,17929,17930,17927] CONDITIONAL_S
INJECT_T 17931 [(0,6)] D [] [] [] [] [] [] none
MERGE 17932 [(1,6),(2,6),(0,6)] D [] [17936,17937,17938,17935] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17933 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17934 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17935 [(2,6),(3,6)] D [17932] [] [] [] [((2,6),(3,6))] [17936,17937,17938,17935] CONDITIONAL_S
Y_MEAS 17936 [(3,6)] HALF_D_PLUS_2 [17932] [] [] [] [] [17936,17937,17938,17935] CONDITIONAL_S
IDLE 17937 [(2,6)] HALF_D_PLUS_2 [17932] [] [] [] [] [17936,17937,17938,17935] CONDITIONAL_S
DISCARD 17938 [(3,6)] 0 [17932] [] [] [] [] [17936,17937,17938,17935] CONDITIONAL_S
MERGE 17939 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17939,17940,17941,17942] CONDITIONAL_S
Y_MEAS 17940 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17939,17940,17941,17942] CONDITIONAL_S
IDLE 17941 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17939,17940,17941,17942] CONDITIONAL_S
DISCARD 17942 [(3,4)] 0 [] [] [] [] [] [17939,17940,17941,17942] CONDITIONAL_S
INJECT_T 17943 [(0,4)] D [] [] [] [] [] [] none
MERGE 17944 [(2,4),(0,4),(1,4)] D [] [17947,17948,17949,17950] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17945 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17946 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17947 [(2,4),(3,4)] D [17944] [] [] [] [((2,4),(3,4))] [17947,17948,17949,17950] CONDITIONAL_S
Y_MEAS 17948 [(3,4)] HALF_D_PLUS_2 [17944] [] [] [] [] [17947,17948,17949,17950] CONDITIONAL_S
IDLE 17949 [(2,4)] HALF_D_PLUS_2 [17944] [] [] [] [] [17947,17948,17949,17950] CONDITIONAL_S
DISCARD 17950 [(3,4)] 0 [17944] [] [] [] [] [17947,17948,17949,17950] CONDITIONAL_S
MERGE 17951 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17952,17953,17954,17951] CONDITIONAL_S
Y_MEAS 17952 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17952,17953,17954,17951] CONDITIONAL_S
IDLE 17953 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17952,17953,17954,17951] CONDITIONAL_S
DISCARD 17954 [(3,6)] 0 [] [] [] [] [] [17952,17953,17954,17951] CONDITIONAL_S
INJECT_T 17955 [(0,6)] D [] [] [] [] [] [] none
MERGE 17956 [(1,6),(2,6),(0,6)] D [] [17960,17961,17962,17959] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17957 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17958 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17959 [(2,6),(3,6)] D [17956] [] [] [] [((2,6),(3,6))] [17960,17961,17962,17959] CONDITIONAL_S
Y_MEAS 17960 [(3,6)] HALF_D_PLUS_2 [17956] [] [] [] [] [17960,17961,17962,17959] CONDITIONAL_S
IDLE 17961 [(2,6)] HALF_D_PLUS_2 [17956] [] [] [] [] [17960,17961,17962,17959] CONDITIONAL_S
DISCARD 17962 [(3,6)] 0 [17956] [] [] [] [] [17960,17961,17962,17959] CONDITIONAL_S
MERGE 17963 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17963,17964,17965,17966] CONDITIONAL_S
Y_MEAS 17964 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17963,17964,17965,17966] CONDITIONAL_S
IDLE 17965 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17963,17964,17965,17966] CONDITIONAL_S
DISCARD 17966 [(3,4)] 0 [] [] [] [] [] [17963,17964,17965,17966] CONDITIONAL_S
INJECT_T 17967 [(0,4)] D [] [] [] [] [] [] none
MERGE 17968 [(2,4),(0,4),(1,4)] D [] [17971,17972,17973,17974] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17969 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17970 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17971 [(2,4),(3,4)] D [17968] [] [] [] [((2,4),(3,4))] [17971,17972,17973,17974] CONDITIONAL_S
Y_MEAS 17972 [(3,4)] HALF_D_PLUS_2 [17968] [] [] [] [] [17971,17972,17973,17974] CONDITIONAL_S
IDLE 17973 [(2,4)] HALF_D_PLUS_2 [17968] [] [] [] [] [17971,17972,17973,17974] CONDITIONAL_S
DISCARD 17974 [(3,4)] 0 [17968] [] [] [] [] [17971,17972,17973,17974] CONDITIONAL_S
INJECT_T 17975 [(0,6)] D [] [] [] [] [] [] none
MERGE 17976 [(1,6),(2,6),(0,6)] D [] [17979,17980,17981,17982] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 17977 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17978 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17979 [(2,6),(3,6)] D [17976] [] [] [] [((2,6),(3,6))] [17979,17980,17981,17982] CONDITIONAL_S
Y_MEAS 17980 [(3,6)] HALF_D_PLUS_2 [17976] [] [] [] [] [17979,17980,17981,17982] CONDITIONAL_S
IDLE 17981 [(2,6)] HALF_D_PLUS_2 [17976] [] [] [] [] [17979,17980,17981,17982] CONDITIONAL_S
DISCARD 17982 [(3,6)] 0 [17976] [] [] [] [] [17979,17980,17981,17982] CONDITIONAL_S
MERGE 17983 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [17984,17985,17986,17983] CONDITIONAL_S
Y_MEAS 17984 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [17984,17985,17986,17983] CONDITIONAL_S
IDLE 17985 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [17984,17985,17986,17983] CONDITIONAL_S
DISCARD 17986 [(3,4)] 0 [] [] [] [] [] [17984,17985,17986,17983] CONDITIONAL_S
INJECT_T 17987 [(0,4)] D [] [] [] [] [] [] none
MERGE 17988 [(2,4),(0,4),(1,4)] D [] [17992,17993,17994,17991] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 17989 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17990 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17991 [(2,4),(3,4)] D [17988] [] [] [] [((2,4),(3,4))] [17992,17993,17994,17991] CONDITIONAL_S
Y_MEAS 17992 [(3,4)] HALF_D_PLUS_2 [17988] [] [] [] [] [17992,17993,17994,17991] CONDITIONAL_S
IDLE 17993 [(2,4)] HALF_D_PLUS_2 [17988] [] [] [] [] [17992,17993,17994,17991] CONDITIONAL_S
DISCARD 17994 [(3,4)] 0 [17988] [] [] [] [] [17992,17993,17994,17991] CONDITIONAL_S
MERGE 17995 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [17995,17996,17997,17998] CONDITIONAL_S
Y_MEAS 17996 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [17995,17996,17997,17998] CONDITIONAL_S
IDLE 17997 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [17995,17996,17997,17998] CONDITIONAL_S
DISCARD 17998 [(3,6)] 0 [] [] [] [] [] [17995,17996,17997,17998] CONDITIONAL_S
INJECT_T 17999 [(0,6)] D [] [] [] [] [] [] none
MERGE 18000 [(1,6),(2,6),(0,6)] D [] [18003,18004,18005,18006] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18001 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18002 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18003 [(2,6),(3,6)] D [18000] [] [] [] [((2,6),(3,6))] [18003,18004,18005,18006] CONDITIONAL_S
Y_MEAS 18004 [(3,6)] HALF_D_PLUS_2 [18000] [] [] [] [] [18003,18004,18005,18006] CONDITIONAL_S
IDLE 18005 [(2,6)] HALF_D_PLUS_2 [18000] [] [] [] [] [18003,18004,18005,18006] CONDITIONAL_S
DISCARD 18006 [(3,6)] 0 [18000] [] [] [] [] [18003,18004,18005,18006] CONDITIONAL_S
INJECT_T 18007 [(0,4)] D [] [] [] [] [] [] none
MERGE 18008 [(2,4),(0,4),(1,4)] D [] [18011,18012,18013,18014] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18009 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18010 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18011 [(2,4),(3,4)] D [18008] [] [] [] [((2,4),(3,4))] [18011,18012,18013,18014] CONDITIONAL_S
Y_MEAS 18012 [(3,4)] HALF_D_PLUS_2 [18008] [] [] [] [] [18011,18012,18013,18014] CONDITIONAL_S
IDLE 18013 [(2,4)] HALF_D_PLUS_2 [18008] [] [] [] [] [18011,18012,18013,18014] CONDITIONAL_S
DISCARD 18014 [(3,4)] 0 [18008] [] [] [] [] [18011,18012,18013,18014] CONDITIONAL_S
MERGE 18015 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18016,18017,18018,18015] CONDITIONAL_S
Y_MEAS 18016 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18016,18017,18018,18015] CONDITIONAL_S
IDLE 18017 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18016,18017,18018,18015] CONDITIONAL_S
DISCARD 18018 [(3,6)] 0 [] [] [] [] [] [18016,18017,18018,18015] CONDITIONAL_S
INJECT_T 18019 [(0,6)] D [] [] [] [] [] [] none
MERGE 18020 [(1,6),(2,6),(0,6)] D [] [18027,18028,18029,18030] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18021 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18022 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 18023 [(0,4)] D [] [] [] [] [] [] none
MERGE 18024 [(2,4),(0,4),(1,4)] D [] [18032,18033,18034,18031] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18025 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18026 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18027 [(2,6),(3,6)] D [18020] [] [] [] [((2,6),(3,6))] [18027,18028,18029,18030] CONDITIONAL_S
Y_MEAS 18028 [(3,6)] HALF_D_PLUS_2 [18020] [] [] [] [] [18027,18028,18029,18030] CONDITIONAL_S
IDLE 18029 [(2,6)] HALF_D_PLUS_2 [18020] [] [] [] [] [18027,18028,18029,18030] CONDITIONAL_S
DISCARD 18030 [(3,6)] 0 [18020] [] [] [] [] [18027,18028,18029,18030] CONDITIONAL_S
MERGE 18031 [(2,4),(3,4)] D [18024] [] [] [] [((2,4),(3,4))] [18032,18033,18034,18031] CONDITIONAL_S
Y_MEAS 18032 [(3,4)] HALF_D_PLUS_2 [18024] [] [] [] [] [18032,18033,18034,18031] CONDITIONAL_S
IDLE 18033 [(2,4)] HALF_D_PLUS_2 [18024] [] [] [] [] [18032,18033,18034,18031] CONDITIONAL_S
DISCARD 18034 [(3,4)] 0 [18024] [] [] [] [] [18032,18033,18034,18031] CONDITIONAL_S
INJECT_T 18035 [(0,6)] D [] [] [] [] [] [] none
MERGE 18036 [(1,6),(2,6),(0,6)] D [] [18043,18044,18045,18046] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18037 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18038 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 18039 [(0,4)] D [] [] [] [] [] [] none
MERGE 18040 [(2,4),(0,4),(1,4)] D [] [18048,18049,18050,18047] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18041 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18042 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18043 [(2,6),(3,6)] D [18036] [] [] [] [((2,6),(3,6))] [18043,18044,18045,18046] CONDITIONAL_S
Y_MEAS 18044 [(3,6)] HALF_D_PLUS_2 [18036] [] [] [] [] [18043,18044,18045,18046] CONDITIONAL_S
IDLE 18045 [(2,6)] HALF_D_PLUS_2 [18036] [] [] [] [] [18043,18044,18045,18046] CONDITIONAL_S
DISCARD 18046 [(3,6)] 0 [18036] [] [] [] [] [18043,18044,18045,18046] CONDITIONAL_S
MERGE 18047 [(2,4),(3,4)] D [18040] [] [] [] [((2,4),(3,4))] [18048,18049,18050,18047] CONDITIONAL_S
Y_MEAS 18048 [(3,4)] HALF_D_PLUS_2 [18040] [] [] [] [] [18048,18049,18050,18047] CONDITIONAL_S
IDLE 18049 [(2,4)] HALF_D_PLUS_2 [18040] [] [] [] [] [18048,18049,18050,18047] CONDITIONAL_S
DISCARD 18050 [(3,4)] 0 [18040] [] [] [] [] [18048,18049,18050,18047] CONDITIONAL_S
MERGE 18051 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18051,18052,18053,18054] CONDITIONAL_S
Y_MEAS 18052 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18051,18052,18053,18054] CONDITIONAL_S
IDLE 18053 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18051,18052,18053,18054] CONDITIONAL_S
DISCARD 18054 [(3,6)] 0 [] [] [] [] [] [18051,18052,18053,18054] CONDITIONAL_S
INJECT_T 18055 [(0,6)] D [] [] [] [] [] [] none
MERGE 18056 [(1,6),(2,6),(0,6)] D [] [18067,18068,18069,18070] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18057 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18058 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18059 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18059,18060,18061,18062] CONDITIONAL_S
Y_MEAS 18060 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18059,18060,18061,18062] CONDITIONAL_S
IDLE 18061 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18059,18060,18061,18062] CONDITIONAL_S
DISCARD 18062 [(3,4)] 0 [] [] [] [] [] [18059,18060,18061,18062] CONDITIONAL_S
INJECT_T 18063 [(0,4)] D [] [] [] [] [] [] none
MERGE 18064 [(2,4),(0,4),(1,4)] D [] [18072,18073,18074,18071] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18065 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18066 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18067 [(2,6),(3,6)] D [18056] [] [] [] [((2,6),(3,6))] [18067,18068,18069,18070] CONDITIONAL_S
Y_MEAS 18068 [(3,6)] HALF_D_PLUS_2 [18056] [] [] [] [] [18067,18068,18069,18070] CONDITIONAL_S
IDLE 18069 [(2,6)] HALF_D_PLUS_2 [18056] [] [] [] [] [18067,18068,18069,18070] CONDITIONAL_S
DISCARD 18070 [(3,6)] 0 [18056] [] [] [] [] [18067,18068,18069,18070] CONDITIONAL_S
MERGE 18071 [(2,4),(3,4)] D [18064] [] [] [] [((2,4),(3,4))] [18072,18073,18074,18071] CONDITIONAL_S
Y_MEAS 18072 [(3,4)] HALF_D_PLUS_2 [18064] [] [] [] [] [18072,18073,18074,18071] CONDITIONAL_S
IDLE 18073 [(2,4)] HALF_D_PLUS_2 [18064] [] [] [] [] [18072,18073,18074,18071] CONDITIONAL_S
DISCARD 18074 [(3,4)] 0 [18064] [] [] [] [] [18072,18073,18074,18071] CONDITIONAL_S
INJECT_T 18075 [(0,6)] D [] [] [] [] [] [] none
MERGE 18076 [(1,6),(2,6),(0,6)] D [] [18080,18081,18082,18079] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18077 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18078 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18079 [(2,6),(3,6)] D [18076] [] [] [] [((2,6),(3,6))] [18080,18081,18082,18079] CONDITIONAL_S
Y_MEAS 18080 [(3,6)] HALF_D_PLUS_2 [18076] [] [] [] [] [18080,18081,18082,18079] CONDITIONAL_S
IDLE 18081 [(2,6)] HALF_D_PLUS_2 [18076] [] [] [] [] [18080,18081,18082,18079] CONDITIONAL_S
DISCARD 18082 [(3,6)] 0 [18076] [] [] [] [] [18080,18081,18082,18079] CONDITIONAL_S
MERGE 18083 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18083,18084,18085,18086] CONDITIONAL_S
Y_MEAS 18084 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18083,18084,18085,18086] CONDITIONAL_S
IDLE 18085 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18083,18084,18085,18086] CONDITIONAL_S
DISCARD 18086 [(3,4)] 0 [] [] [] [] [] [18083,18084,18085,18086] CONDITIONAL_S
INJECT_T 18087 [(0,4)] D [] [] [] [] [] [] none
MERGE 18088 [(2,4),(0,4),(1,4)] D [] [18091,18092,18093,18094] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18089 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18090 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18091 [(2,4),(3,4)] D [18088] [] [] [] [((2,4),(3,4))] [18091,18092,18093,18094] CONDITIONAL_S
Y_MEAS 18092 [(3,4)] HALF_D_PLUS_2 [18088] [] [] [] [] [18091,18092,18093,18094] CONDITIONAL_S
IDLE 18093 [(2,4)] HALF_D_PLUS_2 [18088] [] [] [] [] [18091,18092,18093,18094] CONDITIONAL_S
DISCARD 18094 [(3,4)] 0 [18088] [] [] [] [] [18091,18092,18093,18094] CONDITIONAL_S
MERGE 18095 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18096,18097,18098,18095] CONDITIONAL_S
Y_MEAS 18096 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18096,18097,18098,18095] CONDITIONAL_S
IDLE 18097 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18096,18097,18098,18095] CONDITIONAL_S
DISCARD 18098 [(3,6)] 0 [] [] [] [] [] [18096,18097,18098,18095] CONDITIONAL_S
INJECT_T 18099 [(0,6)] D [] [] [] [] [] [] none
MERGE 18100 [(1,6),(2,6),(0,6)] D [] [18107,18108,18109,18110] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18101 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18102 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 18103 [(0,4)] D [] [] [] [] [] [] none
MERGE 18104 [(2,4),(0,4),(1,4)] D [] [18112,18113,18114,18111] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18105 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18106 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18107 [(2,6),(3,6)] D [18100] [] [] [] [((2,6),(3,6))] [18107,18108,18109,18110] CONDITIONAL_S
Y_MEAS 18108 [(3,6)] HALF_D_PLUS_2 [18100] [] [] [] [] [18107,18108,18109,18110] CONDITIONAL_S
IDLE 18109 [(2,6)] HALF_D_PLUS_2 [18100] [] [] [] [] [18107,18108,18109,18110] CONDITIONAL_S
DISCARD 18110 [(3,6)] 0 [18100] [] [] [] [] [18107,18108,18109,18110] CONDITIONAL_S
MERGE 18111 [(2,4),(3,4)] D [18104] [] [] [] [((2,4),(3,4))] [18112,18113,18114,18111] CONDITIONAL_S
Y_MEAS 18112 [(3,4)] HALF_D_PLUS_2 [18104] [] [] [] [] [18112,18113,18114,18111] CONDITIONAL_S
IDLE 18113 [(2,4)] HALF_D_PLUS_2 [18104] [] [] [] [] [18112,18113,18114,18111] CONDITIONAL_S
DISCARD 18114 [(3,4)] 0 [18104] [] [] [] [] [18112,18113,18114,18111] CONDITIONAL_S
INJECT_T 18115 [(0,4)] D [] [] [] [] [] [] none
MERGE 18116 [(2,4),(0,4),(1,4)] D [] [18128,18129,18130,18127] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18117 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18118 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18119 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18120,18121,18122,18119] CONDITIONAL_S
Y_MEAS 18120 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18120,18121,18122,18119] CONDITIONAL_S
IDLE 18121 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18120,18121,18122,18119] CONDITIONAL_S
DISCARD 18122 [(3,6)] 0 [] [] [] [] [] [18120,18121,18122,18119] CONDITIONAL_S
INJECT_T 18123 [(0,6)] D [] [] [] [] [] [] none
MERGE 18124 [(1,6),(2,6),(0,6)] D [] [18131,18132,18133,18134] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18125 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18126 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18127 [(2,4),(3,4)] D [18116] [] [] [] [((2,4),(3,4))] [18128,18129,18130,18127] CONDITIONAL_S
Y_MEAS 18128 [(3,4)] HALF_D_PLUS_2 [18116] [] [] [] [] [18128,18129,18130,18127] CONDITIONAL_S
IDLE 18129 [(2,4)] HALF_D_PLUS_2 [18116] [] [] [] [] [18128,18129,18130,18127] CONDITIONAL_S
DISCARD 18130 [(3,4)] 0 [18116] [] [] [] [] [18128,18129,18130,18127] CONDITIONAL_S
MERGE 18131 [(2,6),(3,6)] D [18124] [] [] [] [((2,6),(3,6))] [18131,18132,18133,18134] CONDITIONAL_S
Y_MEAS 18132 [(3,6)] HALF_D_PLUS_2 [18124] [] [] [] [] [18131,18132,18133,18134] CONDITIONAL_S
IDLE 18133 [(2,6)] HALF_D_PLUS_2 [18124] [] [] [] [] [18131,18132,18133,18134] CONDITIONAL_S
DISCARD 18134 [(3,6)] 0 [18124] [] [] [] [] [18131,18132,18133,18134] CONDITIONAL_S
INJECT_T 18135 [(0,6)] D [] [] [] [] [] [] none
MERGE 18136 [(1,6),(2,6),(0,6)] D [] [18147,18148,18149,18150] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18137 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18138 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18139 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18139,18140,18141,18142] CONDITIONAL_S
Y_MEAS 18140 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18139,18140,18141,18142] CONDITIONAL_S
IDLE 18141 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18139,18140,18141,18142] CONDITIONAL_S
DISCARD 18142 [(3,4)] 0 [] [] [] [] [] [18139,18140,18141,18142] CONDITIONAL_S
INJECT_T 18143 [(0,4)] D [] [] [] [] [] [] none
MERGE 18144 [(2,4),(0,4),(1,4)] D [] [18152,18153,18154,18151] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18145 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18146 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18147 [(2,6),(3,6)] D [18136] [] [] [] [((2,6),(3,6))] [18147,18148,18149,18150] CONDITIONAL_S
Y_MEAS 18148 [(3,6)] HALF_D_PLUS_2 [18136] [] [] [] [] [18147,18148,18149,18150] CONDITIONAL_S
IDLE 18149 [(2,6)] HALF_D_PLUS_2 [18136] [] [] [] [] [18147,18148,18149,18150] CONDITIONAL_S
DISCARD 18150 [(3,6)] 0 [18136] [] [] [] [] [18147,18148,18149,18150] CONDITIONAL_S
MERGE 18151 [(2,4),(3,4)] D [18144] [] [] [] [((2,4),(3,4))] [18152,18153,18154,18151] CONDITIONAL_S
Y_MEAS 18152 [(3,4)] HALF_D_PLUS_2 [18144] [] [] [] [] [18152,18153,18154,18151] CONDITIONAL_S
IDLE 18153 [(2,4)] HALF_D_PLUS_2 [18144] [] [] [] [] [18152,18153,18154,18151] CONDITIONAL_S
DISCARD 18154 [(3,4)] 0 [18144] [] [] [] [] [18152,18153,18154,18151] CONDITIONAL_S
INJECT_T 18155 [(0,4)] D [] [] [] [] [] [] none
MERGE 18156 [(2,4),(0,4),(1,4)] D [] [18168,18169,18170,18167] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18157 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18158 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18159 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18160,18161,18162,18159] CONDITIONAL_S
Y_MEAS 18160 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18160,18161,18162,18159] CONDITIONAL_S
IDLE 18161 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18160,18161,18162,18159] CONDITIONAL_S
DISCARD 18162 [(3,6)] 0 [] [] [] [] [] [18160,18161,18162,18159] CONDITIONAL_S
INJECT_T 18163 [(0,6)] D [] [] [] [] [] [] none
MERGE 18164 [(1,6),(2,6),(0,6)] D [] [18171,18172,18173,18174] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18165 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18166 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18167 [(2,4),(3,4)] D [18156] [] [] [] [((2,4),(3,4))] [18168,18169,18170,18167] CONDITIONAL_S
Y_MEAS 18168 [(3,4)] HALF_D_PLUS_2 [18156] [] [] [] [] [18168,18169,18170,18167] CONDITIONAL_S
IDLE 18169 [(2,4)] HALF_D_PLUS_2 [18156] [] [] [] [] [18168,18169,18170,18167] CONDITIONAL_S
DISCARD 18170 [(3,4)] 0 [18156] [] [] [] [] [18168,18169,18170,18167] CONDITIONAL_S
MERGE 18171 [(2,6),(3,6)] D [18164] [] [] [] [((2,6),(3,6))] [18171,18172,18173,18174] CONDITIONAL_S
Y_MEAS 18172 [(3,6)] HALF_D_PLUS_2 [18164] [] [] [] [] [18171,18172,18173,18174] CONDITIONAL_S
IDLE 18173 [(2,6)] HALF_D_PLUS_2 [18164] [] [] [] [] [18171,18172,18173,18174] CONDITIONAL_S
DISCARD 18174 [(3,6)] 0 [18164] [] [] [] [] [18171,18172,18173,18174] CONDITIONAL_S
INJECT_T 18175 [(0,4)] D [] [] [] [] [] [] none
MERGE 18176 [(2,4),(0,4),(1,4)] D [] [18184,18185,18186,18183] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18177 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18178 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18179 [(0,6)] D [] [] [] [] [] [] none
MERGE 18180 [(1,6),(2,6),(0,6)] D [] [18187,18188,18189,18190] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18181 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18182 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18183 [(2,4),(3,4)] D [18176] [] [] [] [((2,4),(3,4))] [18184,18185,18186,18183] CONDITIONAL_S
Y_MEAS 18184 [(3,4)] HALF_D_PLUS_2 [18176] [] [] [] [] [18184,18185,18186,18183] CONDITIONAL_S
IDLE 18185 [(2,4)] HALF_D_PLUS_2 [18176] [] [] [] [] [18184,18185,18186,18183] CONDITIONAL_S
DISCARD 18186 [(3,4)] 0 [18176] [] [] [] [] [18184,18185,18186,18183] CONDITIONAL_S
MERGE 18187 [(2,6),(3,6)] D [18180] [] [] [] [((2,6),(3,6))] [18187,18188,18189,18190] CONDITIONAL_S
Y_MEAS 18188 [(3,6)] HALF_D_PLUS_2 [18180] [] [] [] [] [18187,18188,18189,18190] CONDITIONAL_S
IDLE 18189 [(2,6)] HALF_D_PLUS_2 [18180] [] [] [] [] [18187,18188,18189,18190] CONDITIONAL_S
DISCARD 18190 [(3,6)] 0 [18180] [] [] [] [] [18187,18188,18189,18190] CONDITIONAL_S
MERGE 18191 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18192,18193,18194,18191] CONDITIONAL_S
Y_MEAS 18192 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18192,18193,18194,18191] CONDITIONAL_S
IDLE 18193 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18192,18193,18194,18191] CONDITIONAL_S
DISCARD 18194 [(3,4)] 0 [] [] [] [] [] [18192,18193,18194,18191] CONDITIONAL_S
MERGE 18195 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18195,18196,18197,18198] CONDITIONAL_S
Y_MEAS 18196 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18195,18196,18197,18198] CONDITIONAL_S
IDLE 18197 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18195,18196,18197,18198] CONDITIONAL_S
DISCARD 18198 [(3,6)] 0 [] [] [] [] [] [18195,18196,18197,18198] CONDITIONAL_S
INJECT_T 18199 [(0,6)] D [] [] [] [] [] [] none
MERGE 18200 [(1,6),(2,6),(0,6)] D [] [18203,18204,18205,18206] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18201 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18202 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18203 [(2,6),(3,6)] D [18200] [] [] [] [((2,6),(3,6))] [18203,18204,18205,18206] CONDITIONAL_S
Y_MEAS 18204 [(3,6)] HALF_D_PLUS_2 [18200] [] [] [] [] [18203,18204,18205,18206] CONDITIONAL_S
IDLE 18205 [(2,6)] HALF_D_PLUS_2 [18200] [] [] [] [] [18203,18204,18205,18206] CONDITIONAL_S
DISCARD 18206 [(3,6)] 0 [18200] [] [] [] [] [18203,18204,18205,18206] CONDITIONAL_S
MERGE 18207 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18208,18209,18210,18207] CONDITIONAL_S
Y_MEAS 18208 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18208,18209,18210,18207] CONDITIONAL_S
IDLE 18209 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18208,18209,18210,18207] CONDITIONAL_S
DISCARD 18210 [(3,6)] 0 [] [] [] [] [] [18208,18209,18210,18207] CONDITIONAL_S
INJECT_T 18211 [(0,6)] D [] [] [] [] [] [] none
MERGE 18212 [(1,6),(2,6),(0,6)] D [] [18224,18225,18222,18223] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18213 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18214 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18215 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18216,18217,18218,18215] CONDITIONAL_S
Y_MEAS 18216 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18216,18217,18218,18215] CONDITIONAL_S
IDLE 18217 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18216,18217,18218,18215] CONDITIONAL_S
DISCARD 18218 [(3,4)] 0 [] [] [] [] [] [18216,18217,18218,18215] CONDITIONAL_S
MERGE 18219 [(2,3),(3,3),(3,4),(4,4)] D [] [] [] [] [((3,3),(3,4)),((2,3),(3,3)),((3,4),(4,4))] [] none
DISCARD 18220 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18221 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 18222 [(2,6),(3,6)] D [18212] [] [] [] [((2,6),(3,6))] [18224,18225,18222,18223] CONDITIONAL_S
Y_MEAS 18223 [(3,6)] HALF_D_PLUS_2 [18212] [] [] [] [] [18224,18225,18222,18223] CONDITIONAL_S
IDLE 18224 [(2,6)] HALF_D_PLUS_2 [18212] [] [] [] [] [18224,18225,18222,18223] CONDITIONAL_S
DISCARD 18225 [(3,6)] 0 [18212] [] [] [] [] [18224,18225,18222,18223] CONDITIONAL_S
MERGE 18226 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 18227 [(2,3)] 0 [] [] [] [] [] [] none
INJECT_T 18228 [(0,4)] D [] [] [] [] [] [] none
MERGE 18229 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [18240,18241,18242,18243] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 18230 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18231 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18232 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18233 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18234 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18235 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18236 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18236,18237,18238,18239] CONDITIONAL_S
Y_MEAS 18237 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18236,18237,18238,18239] CONDITIONAL_S
IDLE 18238 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18236,18237,18238,18239] CONDITIONAL_S
DISCARD 18239 [(3,6)] 0 [] [] [] [] [] [18236,18237,18238,18239] CONDITIONAL_S
MERGE 18240 [(4,4),(5,4)] D [18229] [] [] [] [((4,4),(5,4))] [18240,18241,18242,18243] CONDITIONAL_S
Y_MEAS 18241 [(5,4)] HALF_D_PLUS_2 [18229] [] [] [] [] [18240,18241,18242,18243] CONDITIONAL_S
IDLE 18242 [(4,4)] HALF_D_PLUS_2 [18229] [] [] [] [] [18240,18241,18242,18243] CONDITIONAL_S
DISCARD 18243 [(5,4)] 0 [18229] [] [] [] [] [18240,18241,18242,18243] CONDITIONAL_S
INJECT_T 18244 [(0,6)] D [] [] [] [] [] [] none
MERGE 18245 [(1,6),(2,6),(0,6)] D [] [18256,18257,18258,18259] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18246 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18247 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18248 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18248,18249,18250,18251] CONDITIONAL_S
Y_MEAS 18249 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18248,18249,18250,18251] CONDITIONAL_S
IDLE 18250 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18248,18249,18250,18251] CONDITIONAL_S
DISCARD 18251 [(3,4)] 0 [] [] [] [] [] [18248,18249,18250,18251] CONDITIONAL_S
INJECT_T 18252 [(0,4)] D [] [] [] [] [] [] none
MERGE 18253 [(2,4),(0,4),(1,4)] D [] [18260,18261,18262,18263] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18254 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18255 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18256 [(2,6),(3,6)] D [18245] [] [] [] [((2,6),(3,6))] [18256,18257,18258,18259] CONDITIONAL_S
Y_MEAS 18257 [(3,6)] HALF_D_PLUS_2 [18245] [] [] [] [] [18256,18257,18258,18259] CONDITIONAL_S
IDLE 18258 [(2,6)] HALF_D_PLUS_2 [18245] [] [] [] [] [18256,18257,18258,18259] CONDITIONAL_S
DISCARD 18259 [(3,6)] 0 [18245] [] [] [] [] [18256,18257,18258,18259] CONDITIONAL_S
MERGE 18260 [(2,4),(3,4)] D [18253] [] [] [] [((2,4),(3,4))] [18260,18261,18262,18263] CONDITIONAL_S
Y_MEAS 18261 [(3,4)] HALF_D_PLUS_2 [18253] [] [] [] [] [18260,18261,18262,18263] CONDITIONAL_S
IDLE 18262 [(2,4)] HALF_D_PLUS_2 [18253] [] [] [] [] [18260,18261,18262,18263] CONDITIONAL_S
DISCARD 18263 [(3,4)] 0 [18253] [] [] [] [] [18260,18261,18262,18263] CONDITIONAL_S
INJECT_T 18264 [(0,4)] D [] [] [] [] [] [] none
MERGE 18265 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18272,18273,18274,18275] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18266 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18267 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18268 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18269 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18270 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18271 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18272 [(4,4),(5,4)] D [18265] [] [] [] [((4,4),(5,4))] [18272,18273,18274,18275] CONDITIONAL_S
Y_MEAS 18273 [(5,4)] HALF_D_PLUS_2 [18265] [] [] [] [] [18272,18273,18274,18275] CONDITIONAL_S
IDLE 18274 [(4,4)] HALF_D_PLUS_2 [18265] [] [] [] [] [18272,18273,18274,18275] CONDITIONAL_S
DISCARD 18275 [(5,4)] 0 [18265] [] [] [] [] [18272,18273,18274,18275] CONDITIONAL_S
MERGE 18276 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18276,18277,18278,18279] CONDITIONAL_S
Y_MEAS 18277 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18276,18277,18278,18279] CONDITIONAL_S
IDLE 18278 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18276,18277,18278,18279] CONDITIONAL_S
DISCARD 18279 [(3,6)] 0 [] [] [] [] [] [18276,18277,18278,18279] CONDITIONAL_S
INJECT_T 18280 [(0,6)] D [] [] [] [] [] [] none
MERGE 18281 [(1,6),(2,6),(0,6)] D [] [18292,18293,18294,18295] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18282 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18283 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18284 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18284,18285,18286,18287] CONDITIONAL_S
Y_MEAS 18285 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18284,18285,18286,18287] CONDITIONAL_S
IDLE 18286 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18284,18285,18286,18287] CONDITIONAL_S
DISCARD 18287 [(3,4)] 0 [] [] [] [] [] [18284,18285,18286,18287] CONDITIONAL_S
INJECT_T 18288 [(0,4)] D [] [] [] [] [] [] none
MERGE 18289 [(2,4),(0,4),(1,4)] D [] [18296,18297,18298,18299] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18290 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18291 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18292 [(2,6),(3,6)] D [18281] [] [] [] [((2,6),(3,6))] [18292,18293,18294,18295] CONDITIONAL_S
Y_MEAS 18293 [(3,6)] HALF_D_PLUS_2 [18281] [] [] [] [] [18292,18293,18294,18295] CONDITIONAL_S
IDLE 18294 [(2,6)] HALF_D_PLUS_2 [18281] [] [] [] [] [18292,18293,18294,18295] CONDITIONAL_S
DISCARD 18295 [(3,6)] 0 [18281] [] [] [] [] [18292,18293,18294,18295] CONDITIONAL_S
MERGE 18296 [(2,4),(3,4)] D [18289] [] [] [] [((2,4),(3,4))] [18296,18297,18298,18299] CONDITIONAL_S
Y_MEAS 18297 [(3,4)] HALF_D_PLUS_2 [18289] [] [] [] [] [18296,18297,18298,18299] CONDITIONAL_S
IDLE 18298 [(2,4)] HALF_D_PLUS_2 [18289] [] [] [] [] [18296,18297,18298,18299] CONDITIONAL_S
DISCARD 18299 [(3,4)] 0 [18289] [] [] [] [] [18296,18297,18298,18299] CONDITIONAL_S
MERGE 18300 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18300,18301,18302,18303] CONDITIONAL_S
Y_MEAS 18301 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18300,18301,18302,18303] CONDITIONAL_S
IDLE 18302 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18300,18301,18302,18303] CONDITIONAL_S
DISCARD 18303 [(5,4)] 0 [] [] [] [] [] [18300,18301,18302,18303] CONDITIONAL_S
INJECT_T 18304 [(0,4)] D [] [] [] [] [] [] none
MERGE 18305 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18312,18313,18314,18315] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18306 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18307 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18308 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18309 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18310 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18311 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18312 [(4,4),(5,4)] D [18305] [] [] [] [((4,4),(5,4))] [18312,18313,18314,18315] CONDITIONAL_S
Y_MEAS 18313 [(5,4)] HALF_D_PLUS_2 [18305] [] [] [] [] [18312,18313,18314,18315] CONDITIONAL_S
IDLE 18314 [(4,4)] HALF_D_PLUS_2 [18305] [] [] [] [] [18312,18313,18314,18315] CONDITIONAL_S
DISCARD 18315 [(5,4)] 0 [18305] [] [] [] [] [18312,18313,18314,18315] CONDITIONAL_S
INJECT_T 18316 [(0,6)] D [] [] [] [] [] [] none
MERGE 18317 [(1,6),(2,6),(0,6)] D [] [18320,18321,18322,18323] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18318 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18319 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18320 [(2,6),(3,6)] D [18317] [] [] [] [((2,6),(3,6))] [18320,18321,18322,18323] CONDITIONAL_S
Y_MEAS 18321 [(3,6)] HALF_D_PLUS_2 [18317] [] [] [] [] [18320,18321,18322,18323] CONDITIONAL_S
IDLE 18322 [(2,6)] HALF_D_PLUS_2 [18317] [] [] [] [] [18320,18321,18322,18323] CONDITIONAL_S
DISCARD 18323 [(3,6)] 0 [18317] [] [] [] [] [18320,18321,18322,18323] CONDITIONAL_S
MERGE 18324 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18324,18325,18326,18327] CONDITIONAL_S
Y_MEAS 18325 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18324,18325,18326,18327] CONDITIONAL_S
IDLE 18326 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18324,18325,18326,18327] CONDITIONAL_S
DISCARD 18327 [(3,4)] 0 [] [] [] [] [] [18324,18325,18326,18327] CONDITIONAL_S
INJECT_T 18328 [(0,4)] D [] [] [] [] [] [] none
MERGE 18329 [(2,4),(0,4),(1,4)] D [] [18332,18333,18334,18335] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18330 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18331 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18332 [(2,4),(3,4)] D [18329] [] [] [] [((2,4),(3,4))] [18332,18333,18334,18335] CONDITIONAL_S
Y_MEAS 18333 [(3,4)] HALF_D_PLUS_2 [18329] [] [] [] [] [18332,18333,18334,18335] CONDITIONAL_S
IDLE 18334 [(2,4)] HALF_D_PLUS_2 [18329] [] [] [] [] [18332,18333,18334,18335] CONDITIONAL_S
DISCARD 18335 [(3,4)] 0 [18329] [] [] [] [] [18332,18333,18334,18335] CONDITIONAL_S
INJECT_T 18336 [(4,0)] D [] [] [] [] [] [] none
MERGE 18337 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [18344,18345,18346,18347] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 18338 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 18339 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 18340 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 18341 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 18342 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 18343 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18344 [(4,4),(5,4)] D [18337] [] [] [] [((4,4),(5,4))] [18344,18345,18346,18347] CONDITIONAL_S
Y_MEAS 18345 [(5,4)] HALF_D_PLUS_2 [18337] [] [] [] [] [18344,18345,18346,18347] CONDITIONAL_S
IDLE 18346 [(4,4)] HALF_D_PLUS_2 [18337] [] [] [] [] [18344,18345,18346,18347] CONDITIONAL_S
DISCARD 18347 [(5,4)] 0 [18337] [] [] [] [] [18344,18345,18346,18347] CONDITIONAL_S
MERGE 18348 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18348,18349,18350,18351] CONDITIONAL_S
Y_MEAS 18349 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18348,18349,18350,18351] CONDITIONAL_S
IDLE 18350 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18348,18349,18350,18351] CONDITIONAL_S
DISCARD 18351 [(3,6)] 0 [] [] [] [] [] [18348,18349,18350,18351] CONDITIONAL_S
INJECT_T 18352 [(0,6)] D [] [] [] [] [] [] none
MERGE 18353 [(1,6),(2,6),(0,6)] D [] [18356,18357,18358,18359] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18354 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18355 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18356 [(2,6),(3,6)] D [18353] [] [] [] [((2,6),(3,6))] [18356,18357,18358,18359] CONDITIONAL_S
Y_MEAS 18357 [(3,6)] HALF_D_PLUS_2 [18353] [] [] [] [] [18356,18357,18358,18359] CONDITIONAL_S
IDLE 18358 [(2,6)] HALF_D_PLUS_2 [18353] [] [] [] [] [18356,18357,18358,18359] CONDITIONAL_S
DISCARD 18359 [(3,6)] 0 [18353] [] [] [] [] [18356,18357,18358,18359] CONDITIONAL_S
MERGE 18360 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18360,18361,18362,18363] CONDITIONAL_S
Y_MEAS 18361 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18360,18361,18362,18363] CONDITIONAL_S
IDLE 18362 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18360,18361,18362,18363] CONDITIONAL_S
DISCARD 18363 [(3,4)] 0 [] [] [] [] [] [18360,18361,18362,18363] CONDITIONAL_S
INJECT_T 18364 [(0,4)] D [] [] [] [] [] [] none
MERGE 18365 [(2,4),(0,4),(1,4)] D [] [18376,18377,18378,18379] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18366 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18367 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18368 [(4,0)] D [] [] [] [] [] [] none
MERGE 18369 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [18380,18381,18382,18383] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 18370 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 18371 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 18372 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 18373 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 18374 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 18375 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18376 [(2,4),(3,4)] D [18365] [] [] [] [((2,4),(3,4))] [18376,18377,18378,18379] CONDITIONAL_S
Y_MEAS 18377 [(3,4)] HALF_D_PLUS_2 [18365] [] [] [] [] [18376,18377,18378,18379] CONDITIONAL_S
IDLE 18378 [(2,4)] HALF_D_PLUS_2 [18365] [] [] [] [] [18376,18377,18378,18379] CONDITIONAL_S
DISCARD 18379 [(3,4)] 0 [18365] [] [] [] [] [18376,18377,18378,18379] CONDITIONAL_S
MERGE 18380 [(4,4),(5,4)] D [18369] [] [] [] [((4,4),(5,4))] [18380,18381,18382,18383] CONDITIONAL_S
Y_MEAS 18381 [(5,4)] HALF_D_PLUS_2 [18369] [] [] [] [] [18380,18381,18382,18383] CONDITIONAL_S
IDLE 18382 [(4,4)] HALF_D_PLUS_2 [18369] [] [] [] [] [18380,18381,18382,18383] CONDITIONAL_S
DISCARD 18383 [(5,4)] 0 [18369] [] [] [] [] [18380,18381,18382,18383] CONDITIONAL_S
MERGE 18384 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18384,18385,18386,18387] CONDITIONAL_S
Y_MEAS 18385 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18384,18385,18386,18387] CONDITIONAL_S
IDLE 18386 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18384,18385,18386,18387] CONDITIONAL_S
DISCARD 18387 [(3,6)] 0 [] [] [] [] [] [18384,18385,18386,18387] CONDITIONAL_S
INJECT_T 18388 [(0,6)] D [] [] [] [] [] [] none
MERGE 18389 [(1,6),(2,6),(0,6)] D [] [18392,18393,18394,18395] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18390 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18391 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18392 [(2,6),(3,6)] D [18389] [] [] [] [((2,6),(3,6))] [18392,18393,18394,18395] CONDITIONAL_S
Y_MEAS 18393 [(3,6)] HALF_D_PLUS_2 [18389] [] [] [] [] [18392,18393,18394,18395] CONDITIONAL_S
IDLE 18394 [(2,6)] HALF_D_PLUS_2 [18389] [] [] [] [] [18392,18393,18394,18395] CONDITIONAL_S
DISCARD 18395 [(3,6)] 0 [18389] [] [] [] [] [18392,18393,18394,18395] CONDITIONAL_S
MERGE 18396 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18396,18397,18398,18399] CONDITIONAL_S
Y_MEAS 18397 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18396,18397,18398,18399] CONDITIONAL_S
IDLE 18398 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18396,18397,18398,18399] CONDITIONAL_S
DISCARD 18399 [(3,4)] 0 [] [] [] [] [] [18396,18397,18398,18399] CONDITIONAL_S
INJECT_T 18400 [(0,4)] D [] [] [] [] [] [] none
MERGE 18401 [(2,4),(0,4),(1,4)] D [] [18408,18409,18410,18411] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18402 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18403 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18404 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18404,18405,18406,18407] CONDITIONAL_S
Y_MEAS 18405 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18404,18405,18406,18407] CONDITIONAL_S
IDLE 18406 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18404,18405,18406,18407] CONDITIONAL_S
DISCARD 18407 [(5,4)] 0 [] [] [] [] [] [18404,18405,18406,18407] CONDITIONAL_S
MERGE 18408 [(2,4),(3,4)] D [18401] [] [] [] [((2,4),(3,4))] [18408,18409,18410,18411] CONDITIONAL_S
Y_MEAS 18409 [(3,4)] HALF_D_PLUS_2 [18401] [] [] [] [] [18408,18409,18410,18411] CONDITIONAL_S
IDLE 18410 [(2,4)] HALF_D_PLUS_2 [18401] [] [] [] [] [18408,18409,18410,18411] CONDITIONAL_S
DISCARD 18411 [(3,4)] 0 [18401] [] [] [] [] [18408,18409,18410,18411] CONDITIONAL_S
INJECT_T 18412 [(4,0)] D [] [] [] [] [] [] none
MERGE 18413 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [18424,18425,18426,18427] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 18414 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 18415 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 18416 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 18417 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 18418 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 18419 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 18420 [(0,6)] D [] [] [] [] [] [] none
MERGE 18421 [(1,6),(2,6),(0,6)] D [] [18428,18429,18430,18431] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18422 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18423 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18424 [(4,4),(5,4)] D [18413] [] [] [] [((4,4),(5,4))] [18424,18425,18426,18427] CONDITIONAL_S
Y_MEAS 18425 [(5,4)] HALF_D_PLUS_2 [18413] [] [] [] [] [18424,18425,18426,18427] CONDITIONAL_S
IDLE 18426 [(4,4)] HALF_D_PLUS_2 [18413] [] [] [] [] [18424,18425,18426,18427] CONDITIONAL_S
DISCARD 18427 [(5,4)] 0 [18413] [] [] [] [] [18424,18425,18426,18427] CONDITIONAL_S
MERGE 18428 [(2,6),(3,6)] D [18421] [] [] [] [((2,6),(3,6))] [18428,18429,18430,18431] CONDITIONAL_S
Y_MEAS 18429 [(3,6)] HALF_D_PLUS_2 [18421] [] [] [] [] [18428,18429,18430,18431] CONDITIONAL_S
IDLE 18430 [(2,6)] HALF_D_PLUS_2 [18421] [] [] [] [] [18428,18429,18430,18431] CONDITIONAL_S
DISCARD 18431 [(3,6)] 0 [18421] [] [] [] [] [18428,18429,18430,18431] CONDITIONAL_S
INJECT_T 18432 [(0,4)] D [] [] [] [] [] [] none
MERGE 18433 [(2,4),(0,4),(1,4)] D [] [18436,18437,18438,18439] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18434 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18435 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18436 [(2,4),(3,4)] D [18433] [] [] [] [((2,4),(3,4))] [18436,18437,18438,18439] CONDITIONAL_S
Y_MEAS 18437 [(3,4)] HALF_D_PLUS_2 [18433] [] [] [] [] [18436,18437,18438,18439] CONDITIONAL_S
IDLE 18438 [(2,4)] HALF_D_PLUS_2 [18433] [] [] [] [] [18436,18437,18438,18439] CONDITIONAL_S
DISCARD 18439 [(3,4)] 0 [18433] [] [] [] [] [18436,18437,18438,18439] CONDITIONAL_S
INJECT_T 18440 [(0,6)] D [] [] [] [] [] [] none
MERGE 18441 [(1,6),(2,6),(0,6)] D [] [18456,18457,18458,18459] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18442 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18443 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18444 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18444,18445,18446,18447] CONDITIONAL_S
Y_MEAS 18445 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18444,18445,18446,18447] CONDITIONAL_S
IDLE 18446 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18444,18445,18446,18447] CONDITIONAL_S
DISCARD 18447 [(5,4)] 0 [] [] [] [] [] [18444,18445,18446,18447] CONDITIONAL_S
INJECT_T 18448 [(0,4)] D [] [] [] [] [] [] none
MERGE 18449 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18460,18461,18462,18463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18450 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18451 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18452 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18453 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18454 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18455 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18456 [(2,6),(3,6)] D [18441] [] [] [] [((2,6),(3,6))] [18456,18457,18458,18459] CONDITIONAL_S
Y_MEAS 18457 [(3,6)] HALF_D_PLUS_2 [18441] [] [] [] [] [18456,18457,18458,18459] CONDITIONAL_S
IDLE 18458 [(2,6)] HALF_D_PLUS_2 [18441] [] [] [] [] [18456,18457,18458,18459] CONDITIONAL_S
DISCARD 18459 [(3,6)] 0 [18441] [] [] [] [] [18456,18457,18458,18459] CONDITIONAL_S
MERGE 18460 [(4,4),(5,4)] D [18449] [] [] [] [((4,4),(5,4))] [18460,18461,18462,18463] CONDITIONAL_S
Y_MEAS 18461 [(5,4)] HALF_D_PLUS_2 [18449] [] [] [] [] [18460,18461,18462,18463] CONDITIONAL_S
IDLE 18462 [(4,4)] HALF_D_PLUS_2 [18449] [] [] [] [] [18460,18461,18462,18463] CONDITIONAL_S
DISCARD 18463 [(5,4)] 0 [18449] [] [] [] [] [18460,18461,18462,18463] CONDITIONAL_S
MERGE 18464 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18464,18465,18466,18467] CONDITIONAL_S
Y_MEAS 18465 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18464,18465,18466,18467] CONDITIONAL_S
IDLE 18466 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18464,18465,18466,18467] CONDITIONAL_S
DISCARD 18467 [(3,4)] 0 [] [] [] [] [] [18464,18465,18466,18467] CONDITIONAL_S
INJECT_T 18468 [(0,4)] D [] [] [] [] [] [] none
MERGE 18469 [(2,4),(0,4),(1,4)] D [] [18476,18477,18478,18479] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18470 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18471 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18472 [(0,6)] D [] [] [] [] [] [] none
MERGE 18473 [(1,6),(2,6),(0,6)] D [] [18488,18489,18490,18487] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18474 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18475 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18476 [(2,4),(3,4)] D [18469] [] [] [] [((2,4),(3,4))] [18476,18477,18478,18479] CONDITIONAL_S
Y_MEAS 18477 [(3,4)] HALF_D_PLUS_2 [18469] [] [] [] [] [18476,18477,18478,18479] CONDITIONAL_S
IDLE 18478 [(2,4)] HALF_D_PLUS_2 [18469] [] [] [] [] [18476,18477,18478,18479] CONDITIONAL_S
DISCARD 18479 [(3,4)] 0 [18469] [] [] [] [] [18476,18477,18478,18479] CONDITIONAL_S
MERGE 18480 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 18481 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18482 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18483 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18484 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18485 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18486 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18487 [(2,6),(3,6)] D [18473] [] [] [] [((2,6),(3,6))] [18488,18489,18490,18487] CONDITIONAL_S
Y_MEAS 18488 [(3,6)] HALF_D_PLUS_2 [18473] [] [] [] [] [18488,18489,18490,18487] CONDITIONAL_S
IDLE 18489 [(2,6)] HALF_D_PLUS_2 [18473] [] [] [] [] [18488,18489,18490,18487] CONDITIONAL_S
DISCARD 18490 [(3,6)] 0 [18473] [] [] [] [] [18488,18489,18490,18487] CONDITIONAL_S
MERGE 18491 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18491,18492,18493,18494] CONDITIONAL_S
Y_MEAS 18492 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18491,18492,18493,18494] CONDITIONAL_S
IDLE 18493 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18491,18492,18493,18494] CONDITIONAL_S
DISCARD 18494 [(5,4)] 0 [] [] [] [] [] [18491,18492,18493,18494] CONDITIONAL_S
INJECT_T 18495 [(0,4)] D [] [] [] [] [] [] none
MERGE 18496 [(2,4),(0,4),(1,4)] D [] [18504,18505,18506,18503] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18497 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18498 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18499 [(0,6)] D [] [] [] [] [] [] none
MERGE 18500 [(1,6),(2,6),(0,6)] D [] [18514,18515,18516,18517] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18501 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18502 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18503 [(2,4),(3,4)] D [18496] [] [] [] [((2,4),(3,4))] [18504,18505,18506,18503] CONDITIONAL_S
Y_MEAS 18504 [(3,4)] HALF_D_PLUS_2 [18496] [] [] [] [] [18504,18505,18506,18503] CONDITIONAL_S
IDLE 18505 [(2,4)] HALF_D_PLUS_2 [18496] [] [] [] [] [18504,18505,18506,18503] CONDITIONAL_S
DISCARD 18506 [(3,4)] 0 [18496] [] [] [] [] [18504,18505,18506,18503] CONDITIONAL_S
MERGE 18507 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 18508 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18509 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18510 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18511 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18512 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18513 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18514 [(2,6),(3,6)] D [18500] [] [] [] [((2,6),(3,6))] [18514,18515,18516,18517] CONDITIONAL_S
Y_MEAS 18515 [(3,6)] HALF_D_PLUS_2 [18500] [] [] [] [] [18514,18515,18516,18517] CONDITIONAL_S
IDLE 18516 [(2,6)] HALF_D_PLUS_2 [18500] [] [] [] [] [18514,18515,18516,18517] CONDITIONAL_S
DISCARD 18517 [(3,6)] 0 [18500] [] [] [] [] [18514,18515,18516,18517] CONDITIONAL_S
MERGE 18518 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18520,18521,18518,18519] CONDITIONAL_S
Y_MEAS 18519 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18520,18521,18518,18519] CONDITIONAL_S
IDLE 18520 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18520,18521,18518,18519] CONDITIONAL_S
DISCARD 18521 [(5,4)] 0 [] [] [] [] [] [18520,18521,18518,18519] CONDITIONAL_S
INJECT_T 18522 [(0,4)] D [] [] [] [] [] [] none
MERGE 18523 [(2,4),(0,4),(1,4)] D [] [18530,18531,18532,18533] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18524 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18525 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18526 [(0,6)] D [] [] [] [] [] [] none
MERGE 18527 [(1,6),(2,6),(0,6)] D [] [18536,18537,18534,18535] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18528 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18529 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18530 [(2,4),(3,4)] D [18523] [] [] [] [((2,4),(3,4))] [18530,18531,18532,18533] CONDITIONAL_S
Y_MEAS 18531 [(3,4)] HALF_D_PLUS_2 [18523] [] [] [] [] [18530,18531,18532,18533] CONDITIONAL_S
IDLE 18532 [(2,4)] HALF_D_PLUS_2 [18523] [] [] [] [] [18530,18531,18532,18533] CONDITIONAL_S
DISCARD 18533 [(3,4)] 0 [18523] [] [] [] [] [18530,18531,18532,18533] CONDITIONAL_S
MERGE 18534 [(2,6),(3,6)] D [18527] [] [] [] [((2,6),(3,6))] [18536,18537,18534,18535] CONDITIONAL_S
Y_MEAS 18535 [(3,6)] HALF_D_PLUS_2 [18527] [] [] [] [] [18536,18537,18534,18535] CONDITIONAL_S
IDLE 18536 [(2,6)] HALF_D_PLUS_2 [18527] [] [] [] [] [18536,18537,18534,18535] CONDITIONAL_S
DISCARD 18537 [(3,6)] 0 [18527] [] [] [] [] [18536,18537,18534,18535] CONDITIONAL_S
MERGE 18538 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18538,18539,18540,18541] CONDITIONAL_S
Y_MEAS 18539 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18538,18539,18540,18541] CONDITIONAL_S
IDLE 18540 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18538,18539,18540,18541] CONDITIONAL_S
DISCARD 18541 [(5,4)] 0 [] [] [] [] [] [18538,18539,18540,18541] CONDITIONAL_S
INJECT_T 18542 [(0,4)] D [] [] [] [] [] [] none
MERGE 18543 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18552,18553,18550,18551] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18544 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18545 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18546 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18547 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18548 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18549 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18550 [(4,4),(5,4)] D [18543] [] [] [] [((4,4),(5,4))] [18552,18553,18550,18551] CONDITIONAL_S
Y_MEAS 18551 [(5,4)] HALF_D_PLUS_2 [18543] [] [] [] [] [18552,18553,18550,18551] CONDITIONAL_S
IDLE 18552 [(4,4)] HALF_D_PLUS_2 [18543] [] [] [] [] [18552,18553,18550,18551] CONDITIONAL_S
DISCARD 18553 [(5,4)] 0 [18543] [] [] [] [] [18552,18553,18550,18551] CONDITIONAL_S
MERGE 18554 [(2,4),(0,4),(1,4)] D [] [] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18555 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18556 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18557 [(0,6)] D [] [] [] [] [] [] none
MERGE 18558 [(1,6),(2,6),(0,6)] D [] [18568,18565,18566,18567] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18559 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18560 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18561 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18561,18562,18563,18564] CONDITIONAL_S
Y_MEAS 18562 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18561,18562,18563,18564] CONDITIONAL_S
IDLE 18563 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18561,18562,18563,18564] CONDITIONAL_S
DISCARD 18564 [(3,4)] 0 [] [] [] [] [] [18561,18562,18563,18564] CONDITIONAL_S
MERGE 18565 [(2,6),(3,6)] D [18558] [] [] [] [((2,6),(3,6))] [18568,18565,18566,18567] CONDITIONAL_S
Y_MEAS 18566 [(3,6)] HALF_D_PLUS_2 [18558] [] [] [] [] [18568,18565,18566,18567] CONDITIONAL_S
IDLE 18567 [(2,6)] HALF_D_PLUS_2 [18558] [] [] [] [] [18568,18565,18566,18567] CONDITIONAL_S
DISCARD 18568 [(3,6)] 0 [18558] [] [] [] [] [18568,18565,18566,18567] CONDITIONAL_S
MERGE 18569 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18569,18570,18571,18572] CONDITIONAL_S
Y_MEAS 18570 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18569,18570,18571,18572] CONDITIONAL_S
IDLE 18571 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18569,18570,18571,18572] CONDITIONAL_S
DISCARD 18572 [(5,4)] 0 [] [] [] [] [] [18569,18570,18571,18572] CONDITIONAL_S
INJECT_T 18573 [(0,4)] D [] [] [] [] [] [] none
MERGE 18574 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [18585,18586,18587,18588] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 18575 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18576 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18577 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18578 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18579 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18580 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18581 [(0,6)] D [] [] [] [] [] [] none
MERGE 18582 [(1,6),(2,6),(0,6)] D [] [18593,18594,18595,18596] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18583 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18584 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18585 [(4,4),(5,4)] D [18574] [] [] [] [((4,4),(5,4))] [18585,18586,18587,18588] CONDITIONAL_S
Y_MEAS 18586 [(5,4)] HALF_D_PLUS_2 [18574] [] [] [] [] [18585,18586,18587,18588] CONDITIONAL_S
IDLE 18587 [(4,4)] HALF_D_PLUS_2 [18574] [] [] [] [] [18585,18586,18587,18588] CONDITIONAL_S
DISCARD 18588 [(5,4)] 0 [18574] [] [] [] [] [18585,18586,18587,18588] CONDITIONAL_S
MERGE 18589 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18592,18589,18590,18591] CONDITIONAL_S
Y_MEAS 18590 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18592,18589,18590,18591] CONDITIONAL_S
IDLE 18591 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18592,18589,18590,18591] CONDITIONAL_S
DISCARD 18592 [(3,4)] 0 [] [] [] [] [] [18592,18589,18590,18591] CONDITIONAL_S
MERGE 18593 [(2,6),(3,6)] D [18582] [] [] [] [((2,6),(3,6))] [18593,18594,18595,18596] CONDITIONAL_S
Y_MEAS 18594 [(3,6)] HALF_D_PLUS_2 [18582] [] [] [] [] [18593,18594,18595,18596] CONDITIONAL_S
IDLE 18595 [(2,6)] HALF_D_PLUS_2 [18582] [] [] [] [] [18593,18594,18595,18596] CONDITIONAL_S
DISCARD 18596 [(3,6)] 0 [18582] [] [] [] [] [18593,18594,18595,18596] CONDITIONAL_S
INJECT_T 18597 [(0,4)] D [] [] [] [] [] [] none
MERGE 18598 [(2,4),(0,4),(1,4)] D [] [18601,18602,18603,18604] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18599 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18600 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18601 [(2,4),(3,4)] D [18598] [] [] [] [((2,4),(3,4))] [18601,18602,18603,18604] CONDITIONAL_S
Y_MEAS 18602 [(3,4)] HALF_D_PLUS_2 [18598] [] [] [] [] [18601,18602,18603,18604] CONDITIONAL_S
IDLE 18603 [(2,4)] HALF_D_PLUS_2 [18598] [] [] [] [] [18601,18602,18603,18604] CONDITIONAL_S
DISCARD 18604 [(3,4)] 0 [18598] [] [] [] [] [18601,18602,18603,18604] CONDITIONAL_S
INJECT_T 18605 [(0,4)] D [] [] [] [] [] [] none
MERGE 18606 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18617,18618,18619,18620] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18607 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18608 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18609 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18610 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18611 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18612 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18613 [(0,6)] D [] [] [] [] [] [] none
MERGE 18614 [(1,6),(2,6),(0,6)] D [] [18624,18621,18622,18623] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18615 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18616 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18617 [(4,4),(5,4)] D [18606] [] [] [] [((4,4),(5,4))] [18617,18618,18619,18620] CONDITIONAL_S
Y_MEAS 18618 [(5,4)] HALF_D_PLUS_2 [18606] [] [] [] [] [18617,18618,18619,18620] CONDITIONAL_S
IDLE 18619 [(4,4)] HALF_D_PLUS_2 [18606] [] [] [] [] [18617,18618,18619,18620] CONDITIONAL_S
DISCARD 18620 [(5,4)] 0 [18606] [] [] [] [] [18617,18618,18619,18620] CONDITIONAL_S
MERGE 18621 [(2,6),(3,6)] D [18614] [] [] [] [((2,6),(3,6))] [18624,18621,18622,18623] CONDITIONAL_S
Y_MEAS 18622 [(3,6)] HALF_D_PLUS_2 [18614] [] [] [] [] [18624,18621,18622,18623] CONDITIONAL_S
IDLE 18623 [(2,6)] HALF_D_PLUS_2 [18614] [] [] [] [] [18624,18621,18622,18623] CONDITIONAL_S
DISCARD 18624 [(3,6)] 0 [18614] [] [] [] [] [18624,18621,18622,18623] CONDITIONAL_S
MERGE 18625 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18625,18626,18627,18628] CONDITIONAL_S
Y_MEAS 18626 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18625,18626,18627,18628] CONDITIONAL_S
IDLE 18627 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18625,18626,18627,18628] CONDITIONAL_S
DISCARD 18628 [(3,4)] 0 [] [] [] [] [] [18625,18626,18627,18628] CONDITIONAL_S
INJECT_T 18629 [(0,4)] D [] [] [] [] [] [] none
MERGE 18630 [(2,4),(0,4),(1,4)] D [] [18633,18634,18635,18636] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18631 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18632 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18633 [(2,4),(3,4)] D [18630] [] [] [] [((2,4),(3,4))] [18633,18634,18635,18636] CONDITIONAL_S
Y_MEAS 18634 [(3,4)] HALF_D_PLUS_2 [18630] [] [] [] [] [18633,18634,18635,18636] CONDITIONAL_S
IDLE 18635 [(2,4)] HALF_D_PLUS_2 [18630] [] [] [] [] [18633,18634,18635,18636] CONDITIONAL_S
DISCARD 18636 [(3,4)] 0 [18630] [] [] [] [] [18633,18634,18635,18636] CONDITIONAL_S
MERGE 18637 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18640,18637,18638,18639] CONDITIONAL_S
Y_MEAS 18638 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18640,18637,18638,18639] CONDITIONAL_S
IDLE 18639 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18640,18637,18638,18639] CONDITIONAL_S
DISCARD 18640 [(5,4)] 0 [] [] [] [] [] [18640,18637,18638,18639] CONDITIONAL_S
INJECT_T 18641 [(0,4)] D [] [] [] [] [] [] none
MERGE 18642 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18657,18658,18659,18660] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18643 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18644 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18645 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18646 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18647 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18648 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18649 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18649,18650,18651,18652] CONDITIONAL_S
Y_MEAS 18650 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18649,18650,18651,18652] CONDITIONAL_S
IDLE 18651 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18649,18650,18651,18652] CONDITIONAL_S
DISCARD 18652 [(3,6)] 0 [] [] [] [] [] [18649,18650,18651,18652] CONDITIONAL_S
INJECT_T 18653 [(0,6)] D [] [] [] [] [] [] none
MERGE 18654 [(1,6),(2,6),(0,6)] D [] [18664,18661,18662,18663] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18655 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18656 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18657 [(4,4),(5,4)] D [18642] [] [] [] [((4,4),(5,4))] [18657,18658,18659,18660] CONDITIONAL_S
Y_MEAS 18658 [(5,4)] HALF_D_PLUS_2 [18642] [] [] [] [] [18657,18658,18659,18660] CONDITIONAL_S
IDLE 18659 [(4,4)] HALF_D_PLUS_2 [18642] [] [] [] [] [18657,18658,18659,18660] CONDITIONAL_S
DISCARD 18660 [(5,4)] 0 [18642] [] [] [] [] [18657,18658,18659,18660] CONDITIONAL_S
MERGE 18661 [(2,6),(3,6)] D [18654] [] [] [] [((2,6),(3,6))] [18664,18661,18662,18663] CONDITIONAL_S
Y_MEAS 18662 [(3,6)] HALF_D_PLUS_2 [18654] [] [] [] [] [18664,18661,18662,18663] CONDITIONAL_S
IDLE 18663 [(2,6)] HALF_D_PLUS_2 [18654] [] [] [] [] [18664,18661,18662,18663] CONDITIONAL_S
DISCARD 18664 [(3,6)] 0 [18654] [] [] [] [] [18664,18661,18662,18663] CONDITIONAL_S
MERGE 18665 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18665,18666,18667,18668] CONDITIONAL_S
Y_MEAS 18666 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18665,18666,18667,18668] CONDITIONAL_S
IDLE 18667 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18665,18666,18667,18668] CONDITIONAL_S
DISCARD 18668 [(3,4)] 0 [] [] [] [] [] [18665,18666,18667,18668] CONDITIONAL_S
INJECT_T 18669 [(0,4)] D [] [] [] [] [] [] none
MERGE 18670 [(2,4),(0,4),(1,4)] D [] [18673,18674,18675,18676] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18671 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18672 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18673 [(2,4),(3,4)] D [18670] [] [] [] [((2,4),(3,4))] [18673,18674,18675,18676] CONDITIONAL_S
Y_MEAS 18674 [(3,4)] HALF_D_PLUS_2 [18670] [] [] [] [] [18673,18674,18675,18676] CONDITIONAL_S
IDLE 18675 [(2,4)] HALF_D_PLUS_2 [18670] [] [] [] [] [18673,18674,18675,18676] CONDITIONAL_S
DISCARD 18676 [(3,4)] 0 [18670] [] [] [] [] [18673,18674,18675,18676] CONDITIONAL_S
INJECT_T 18677 [(0,6)] D [] [] [] [] [] [] none
MERGE 18678 [(1,6),(2,6),(0,6)] D [] [18696,18693,18694,18695] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18679 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18680 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18681 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18681,18682,18683,18684] CONDITIONAL_S
Y_MEAS 18682 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18681,18682,18683,18684] CONDITIONAL_S
IDLE 18683 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18681,18682,18683,18684] CONDITIONAL_S
DISCARD 18684 [(5,4)] 0 [] [] [] [] [] [18681,18682,18683,18684] CONDITIONAL_S
INJECT_T 18685 [(0,4)] D [] [] [] [] [] [] none
MERGE 18686 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18697,18698,18699,18700] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18687 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18688 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18689 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18690 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18691 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18692 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18693 [(2,6),(3,6)] D [18678] [] [] [] [((2,6),(3,6))] [18696,18693,18694,18695] CONDITIONAL_S
Y_MEAS 18694 [(3,6)] HALF_D_PLUS_2 [18678] [] [] [] [] [18696,18693,18694,18695] CONDITIONAL_S
IDLE 18695 [(2,6)] HALF_D_PLUS_2 [18678] [] [] [] [] [18696,18693,18694,18695] CONDITIONAL_S
DISCARD 18696 [(3,6)] 0 [18678] [] [] [] [] [18696,18693,18694,18695] CONDITIONAL_S
MERGE 18697 [(4,4),(5,4)] D [18686] [] [] [] [((4,4),(5,4))] [18697,18698,18699,18700] CONDITIONAL_S
Y_MEAS 18698 [(5,4)] HALF_D_PLUS_2 [18686] [] [] [] [] [18697,18698,18699,18700] CONDITIONAL_S
IDLE 18699 [(4,4)] HALF_D_PLUS_2 [18686] [] [] [] [] [18697,18698,18699,18700] CONDITIONAL_S
DISCARD 18700 [(5,4)] 0 [18686] [] [] [] [] [18697,18698,18699,18700] CONDITIONAL_S
MERGE 18701 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18704,18701,18702,18703] CONDITIONAL_S
Y_MEAS 18702 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18704,18701,18702,18703] CONDITIONAL_S
IDLE 18703 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18704,18701,18702,18703] CONDITIONAL_S
DISCARD 18704 [(3,4)] 0 [] [] [] [] [] [18704,18701,18702,18703] CONDITIONAL_S
INJECT_T 18705 [(0,4)] D [] [] [] [] [] [] none
MERGE 18706 [(2,4),(0,4),(1,4)] D [] [18713,18714,18715,18716] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18707 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18708 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18709 [(0,6)] D [] [] [] [] [] [] none
MERGE 18710 [(1,6),(2,6),(0,6)] D [] [18720,18717,18718,18719] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18711 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18712 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18713 [(2,4),(3,4)] D [18706] [] [] [] [((2,4),(3,4))] [18713,18714,18715,18716] CONDITIONAL_S
Y_MEAS 18714 [(3,4)] HALF_D_PLUS_2 [18706] [] [] [] [] [18713,18714,18715,18716] CONDITIONAL_S
IDLE 18715 [(2,4)] HALF_D_PLUS_2 [18706] [] [] [] [] [18713,18714,18715,18716] CONDITIONAL_S
DISCARD 18716 [(3,4)] 0 [18706] [] [] [] [] [18713,18714,18715,18716] CONDITIONAL_S
MERGE 18717 [(2,6),(3,6)] D [18710] [] [] [] [((2,6),(3,6))] [18720,18717,18718,18719] CONDITIONAL_S
Y_MEAS 18718 [(3,6)] HALF_D_PLUS_2 [18710] [] [] [] [] [18720,18717,18718,18719] CONDITIONAL_S
IDLE 18719 [(2,6)] HALF_D_PLUS_2 [18710] [] [] [] [] [18720,18717,18718,18719] CONDITIONAL_S
DISCARD 18720 [(3,6)] 0 [18710] [] [] [] [] [18720,18717,18718,18719] CONDITIONAL_S
INJECT_T 18721 [(4,0)] D [] [] [] [] [] [] none
MERGE 18722 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [18729,18730,18731,18732] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 18723 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 18724 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 18725 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 18726 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 18727 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 18728 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18729 [(4,4),(5,4)] D [18722] [] [] [] [((4,4),(5,4))] [18729,18730,18731,18732] CONDITIONAL_S
Y_MEAS 18730 [(5,4)] HALF_D_PLUS_2 [18722] [] [] [] [] [18729,18730,18731,18732] CONDITIONAL_S
IDLE 18731 [(4,4)] HALF_D_PLUS_2 [18722] [] [] [] [] [18729,18730,18731,18732] CONDITIONAL_S
DISCARD 18732 [(5,4)] 0 [18722] [] [] [] [] [18729,18730,18731,18732] CONDITIONAL_S
MERGE 18733 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18736,18733,18734,18735] CONDITIONAL_S
Y_MEAS 18734 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18736,18733,18734,18735] CONDITIONAL_S
IDLE 18735 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18736,18733,18734,18735] CONDITIONAL_S
DISCARD 18736 [(3,4)] 0 [] [] [] [] [] [18736,18733,18734,18735] CONDITIONAL_S
MERGE 18737 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18737,18738,18739,18740] CONDITIONAL_S
Y_MEAS 18738 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18737,18738,18739,18740] CONDITIONAL_S
IDLE 18739 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18737,18738,18739,18740] CONDITIONAL_S
DISCARD 18740 [(3,6)] 0 [] [] [] [] [] [18737,18738,18739,18740] CONDITIONAL_S
INJECT_T 18741 [(0,4)] D [] [] [] [] [] [] none
MERGE 18742 [(2,4),(0,4),(1,4)] D [] [18752,18749,18750,18751] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18743 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18744 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18745 [(0,6)] D [] [] [] [] [] [] none
MERGE 18746 [(1,6),(2,6),(0,6)] D [] [18753,18754,18755,18756] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18747 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18748 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18749 [(2,4),(3,4)] D [18742] [] [] [] [((2,4),(3,4))] [18752,18749,18750,18751] CONDITIONAL_S
Y_MEAS 18750 [(3,4)] HALF_D_PLUS_2 [18742] [] [] [] [] [18752,18749,18750,18751] CONDITIONAL_S
IDLE 18751 [(2,4)] HALF_D_PLUS_2 [18742] [] [] [] [] [18752,18749,18750,18751] CONDITIONAL_S
DISCARD 18752 [(3,4)] 0 [18742] [] [] [] [] [18752,18749,18750,18751] CONDITIONAL_S
MERGE 18753 [(2,6),(3,6)] D [18746] [] [] [] [((2,6),(3,6))] [18753,18754,18755,18756] CONDITIONAL_S
Y_MEAS 18754 [(3,6)] HALF_D_PLUS_2 [18746] [] [] [] [] [18753,18754,18755,18756] CONDITIONAL_S
IDLE 18755 [(2,6)] HALF_D_PLUS_2 [18746] [] [] [] [] [18753,18754,18755,18756] CONDITIONAL_S
DISCARD 18756 [(3,6)] 0 [18746] [] [] [] [] [18753,18754,18755,18756] CONDITIONAL_S
MERGE 18757 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18760,18757,18758,18759] CONDITIONAL_S
Y_MEAS 18758 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18760,18757,18758,18759] CONDITIONAL_S
IDLE 18759 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18760,18757,18758,18759] CONDITIONAL_S
DISCARD 18760 [(5,4)] 0 [] [] [] [] [] [18760,18757,18758,18759] CONDITIONAL_S
MERGE 18761 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 18762 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18763 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18764 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18765 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18766 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18767 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18768 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18768,18769,18770,18771] CONDITIONAL_S
Y_MEAS 18769 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18768,18769,18770,18771] CONDITIONAL_S
IDLE 18770 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18768,18769,18770,18771] CONDITIONAL_S
DISCARD 18771 [(5,4)] 0 [] [] [] [] [] [18768,18769,18770,18771] CONDITIONAL_S
MERGE 18772 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18772,18773,18774,18775] CONDITIONAL_S
Y_MEAS 18773 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18772,18773,18774,18775] CONDITIONAL_S
IDLE 18774 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18772,18773,18774,18775] CONDITIONAL_S
DISCARD 18775 [(3,4)] 0 [] [] [] [] [] [18772,18773,18774,18775] CONDITIONAL_S
MERGE 18776 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [18776,18777,18778,18779] CONDITIONAL_S
Y_MEAS 18777 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [18776,18777,18778,18779] CONDITIONAL_S
IDLE 18778 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [18776,18777,18778,18779] CONDITIONAL_S
DISCARD 18779 [(3,6)] 0 [] [] [] [] [] [18776,18777,18778,18779] CONDITIONAL_S
INJECT_T 18780 [(0,4)] D [] [] [] [] [] [] none
MERGE 18781 [(2,4),(0,4),(1,4)] D [] [18788,18789,18790,18791] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18782 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18783 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18784 [(0,6)] D [] [] [] [] [] [] none
MERGE 18785 [(1,6),(2,6),(0,6)] D [] [18792,18793,18794,18795] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18787 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18788 [(2,4),(3,4)] D [18781] [] [] [] [((2,4),(3,4))] [18788,18789,18790,18791] CONDITIONAL_S
Y_MEAS 18789 [(3,4)] HALF_D_PLUS_2 [18781] [] [] [] [] [18788,18789,18790,18791] CONDITIONAL_S
IDLE 18790 [(2,4)] HALF_D_PLUS_2 [18781] [] [] [] [] [18788,18789,18790,18791] CONDITIONAL_S
DISCARD 18791 [(3,4)] 0 [18781] [] [] [] [] [18788,18789,18790,18791] CONDITIONAL_S
MERGE 18792 [(2,6),(3,6)] D [18785] [] [] [] [((2,6),(3,6))] [18792,18793,18794,18795] CONDITIONAL_S
Y_MEAS 18793 [(3,6)] HALF_D_PLUS_2 [18785] [] [] [] [] [18792,18793,18794,18795] CONDITIONAL_S
IDLE 18794 [(2,6)] HALF_D_PLUS_2 [18785] [] [] [] [] [18792,18793,18794,18795] CONDITIONAL_S
DISCARD 18795 [(3,6)] 0 [18785] [] [] [] [] [18792,18793,18794,18795] CONDITIONAL_S
MERGE 18796 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18796,18797,18798,18799] CONDITIONAL_S
Y_MEAS 18797 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18796,18797,18798,18799] CONDITIONAL_S
IDLE 18798 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18796,18797,18798,18799] CONDITIONAL_S
DISCARD 18799 [(5,4)] 0 [] [] [] [] [] [18796,18797,18798,18799] CONDITIONAL_S
MERGE 18800 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 18801 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18802 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18803 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18804 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18805 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18806 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18807 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18808,18809,18810,18807] CONDITIONAL_S
Y_MEAS 18808 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18808,18809,18810,18807] CONDITIONAL_S
IDLE 18809 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18808,18809,18810,18807] CONDITIONAL_S
DISCARD 18810 [(5,4)] 0 [] [] [] [] [] [18808,18809,18810,18807] CONDITIONAL_S
INJECT_T 18811 [(0,6)] D [] [] [] [] [] [] none
MERGE 18812 [(1,6),(2,6),(0,6)] D [] [18819,18820,18821,18822] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18813 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18814 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18815 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18816,18817,18818,18815] CONDITIONAL_S
Y_MEAS 18816 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18816,18817,18818,18815] CONDITIONAL_S
IDLE 18817 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18816,18817,18818,18815] CONDITIONAL_S
DISCARD 18818 [(3,4)] 0 [] [] [] [] [] [18816,18817,18818,18815] CONDITIONAL_S
MERGE 18819 [(2,6),(3,6)] D [18812] [] [] [] [((2,6),(3,6))] [18819,18820,18821,18822] CONDITIONAL_S
Y_MEAS 18820 [(3,6)] HALF_D_PLUS_2 [18812] [] [] [] [] [18819,18820,18821,18822] CONDITIONAL_S
IDLE 18821 [(2,6)] HALF_D_PLUS_2 [18812] [] [] [] [] [18819,18820,18821,18822] CONDITIONAL_S
DISCARD 18822 [(3,6)] 0 [18812] [] [] [] [] [18819,18820,18821,18822] CONDITIONAL_S
INJECT_T 18823 [(0,4)] D [] [] [] [] [] [] none
MERGE 18824 [(2,4),(0,4),(1,4)] D [] [18827,18828,18829,18830] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18825 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18826 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18827 [(2,4),(3,4)] D [18824] [] [] [] [((2,4),(3,4))] [18827,18828,18829,18830] CONDITIONAL_S
Y_MEAS 18828 [(3,4)] HALF_D_PLUS_2 [18824] [] [] [] [] [18827,18828,18829,18830] CONDITIONAL_S
IDLE 18829 [(2,4)] HALF_D_PLUS_2 [18824] [] [] [] [] [18827,18828,18829,18830] CONDITIONAL_S
DISCARD 18830 [(3,4)] 0 [18824] [] [] [] [] [18827,18828,18829,18830] CONDITIONAL_S
MERGE 18831 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18832,18833,18834,18831] CONDITIONAL_S
Y_MEAS 18832 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18832,18833,18834,18831] CONDITIONAL_S
IDLE 18833 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18832,18833,18834,18831] CONDITIONAL_S
DISCARD 18834 [(5,4)] 0 [] [] [] [] [] [18832,18833,18834,18831] CONDITIONAL_S
MERGE 18835 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 18836 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18837 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18838 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18839 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18840 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18841 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18842 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18842,18843,18844,18845] CONDITIONAL_S
Y_MEAS 18843 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18842,18843,18844,18845] CONDITIONAL_S
IDLE 18844 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18842,18843,18844,18845] CONDITIONAL_S
DISCARD 18845 [(5,4)] 0 [] [] [] [] [] [18842,18843,18844,18845] CONDITIONAL_S
INJECT_T 18846 [(0,6)] D [] [] [] [] [] [] none
MERGE 18847 [(1,6),(2,6),(0,6)] D [] [18850,18851,18852,18853] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18848 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18849 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18850 [(2,6),(3,6)] D [18847] [] [] [] [((2,6),(3,6))] [18850,18851,18852,18853] CONDITIONAL_S
Y_MEAS 18851 [(3,6)] HALF_D_PLUS_2 [18847] [] [] [] [] [18850,18851,18852,18853] CONDITIONAL_S
IDLE 18852 [(2,6)] HALF_D_PLUS_2 [18847] [] [] [] [] [18850,18851,18852,18853] CONDITIONAL_S
DISCARD 18853 [(3,6)] 0 [18847] [] [] [] [] [18850,18851,18852,18853] CONDITIONAL_S
MERGE 18854 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18856,18857,18854,18855] CONDITIONAL_S
Y_MEAS 18855 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18856,18857,18854,18855] CONDITIONAL_S
IDLE 18856 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18856,18857,18854,18855] CONDITIONAL_S
DISCARD 18857 [(3,4)] 0 [] [] [] [] [] [18856,18857,18854,18855] CONDITIONAL_S
INJECT_T 18858 [(0,4)] D [] [] [] [] [] [] none
MERGE 18859 [(2,4),(0,4),(1,4)] D [] [18872,18873,18870,18871] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18860 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18861 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18862 [(4,0)] D [] [] [] [] [] [] none
MERGE 18863 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [18880,18881,18878,18879] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 18864 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 18865 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 18866 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 18867 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 18868 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 18869 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18870 [(2,4),(3,4)] D [18859] [] [] [] [((2,4),(3,4))] [18872,18873,18870,18871] CONDITIONAL_S
Y_MEAS 18871 [(3,4)] HALF_D_PLUS_2 [18859] [] [] [] [] [18872,18873,18870,18871] CONDITIONAL_S
IDLE 18872 [(2,4)] HALF_D_PLUS_2 [18859] [] [] [] [] [18872,18873,18870,18871] CONDITIONAL_S
DISCARD 18873 [(3,4)] 0 [18859] [] [] [] [] [18872,18873,18870,18871] CONDITIONAL_S
INJECT_T 18874 [(0,6)] D [] [] [] [] [] [] none
MERGE 18875 [(1,6),(2,6),(0,6)] D [] [18882,18883,18884,18885] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18876 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18877 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18878 [(4,4),(5,4)] D [18863] [] [] [] [((4,4),(5,4))] [18880,18881,18878,18879] CONDITIONAL_S
Y_MEAS 18879 [(5,4)] HALF_D_PLUS_2 [18863] [] [] [] [] [18880,18881,18878,18879] CONDITIONAL_S
IDLE 18880 [(4,4)] HALF_D_PLUS_2 [18863] [] [] [] [] [18880,18881,18878,18879] CONDITIONAL_S
DISCARD 18881 [(5,4)] 0 [18863] [] [] [] [] [18880,18881,18878,18879] CONDITIONAL_S
MERGE 18882 [(2,6),(3,6)] D [18875] [] [] [] [((2,6),(3,6))] [18882,18883,18884,18885] CONDITIONAL_S
Y_MEAS 18883 [(3,6)] HALF_D_PLUS_2 [18875] [] [] [] [] [18882,18883,18884,18885] CONDITIONAL_S
IDLE 18884 [(2,6)] HALF_D_PLUS_2 [18875] [] [] [] [] [18882,18883,18884,18885] CONDITIONAL_S
DISCARD 18885 [(3,6)] 0 [18875] [] [] [] [] [18882,18883,18884,18885] CONDITIONAL_S
INJECT_T 18886 [(0,4)] D [] [] [] [] [] [] none
MERGE 18887 [(4,4),(5,5),(0,4),(1,5),(5,4),(1,4),(4,5),(2,5),(3,5)] D [] [18920,18921,18918,18919] [] [] [((4,5),(5,5)),((1,4),(1,5)),((2,5),(3,5)),((5,5),(5,4)),((1,5),(2,5)),((5,4),(4,4)),((3,5),(4,5)),((0,4),(1,4))] [] none
DISCARD 18888 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18889 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18890 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18891 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18892 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 18893 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 18894 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 18895 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18896 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18896,18897,18898,18899] CONDITIONAL_S
Y_MEAS 18897 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18896,18897,18898,18899] CONDITIONAL_S
IDLE 18898 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18896,18897,18898,18899] CONDITIONAL_S
DISCARD 18899 [(3,4)] 0 [] [] [] [] [] [18896,18897,18898,18899] CONDITIONAL_S
INJECT_T 18900 [(0,2)] D [] [] [] [] [] [] none
MERGE 18901 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [18912,18913,18910,18911] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 18902 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 18903 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18904 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18905 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 18906 [(0,6)] D [] [] [] [] [] [] none
MERGE 18907 [(1,6),(2,6),(0,6)] D [] [18914,18915,18916,18917] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18908 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18909 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18910 [(2,4),(3,4)] D [18901] [] [] [] [((2,4),(3,4))] [18912,18913,18910,18911] CONDITIONAL_S
Y_MEAS 18911 [(3,4)] HALF_D_PLUS_2 [18901] [] [] [] [] [18912,18913,18910,18911] CONDITIONAL_S
IDLE 18912 [(2,4)] HALF_D_PLUS_2 [18901] [] [] [] [] [18912,18913,18910,18911] CONDITIONAL_S
DISCARD 18913 [(3,4)] 0 [18901] [] [] [] [] [18912,18913,18910,18911] CONDITIONAL_S
MERGE 18914 [(2,6),(3,6)] D [18907] [] [] [] [((2,6),(3,6))] [18914,18915,18916,18917] CONDITIONAL_S
Y_MEAS 18915 [(3,6)] HALF_D_PLUS_2 [18907] [] [] [] [] [18914,18915,18916,18917] CONDITIONAL_S
IDLE 18916 [(2,6)] HALF_D_PLUS_2 [18907] [] [] [] [] [18914,18915,18916,18917] CONDITIONAL_S
DISCARD 18917 [(3,6)] 0 [18907] [] [] [] [] [18914,18915,18916,18917] CONDITIONAL_S
MERGE 18918 [(4,4),(5,4)] D [18887] [] [] [] [((4,4),(5,4))] [18920,18921,18918,18919] CONDITIONAL_S
Y_MEAS 18919 [(5,4)] HALF_D_PLUS_2 [18887] [] [] [] [] [18920,18921,18918,18919] CONDITIONAL_S
IDLE 18920 [(4,4)] HALF_D_PLUS_2 [18887] [] [] [] [] [18920,18921,18918,18919] CONDITIONAL_S
DISCARD 18921 [(5,4)] 0 [18887] [] [] [] [] [18920,18921,18918,18919] CONDITIONAL_S
INJECT_T 18922 [(0,4)] D [] [] [] [] [] [] none
MERGE 18923 [(4,4),(5,5),(0,4),(1,5),(5,4),(1,4),(4,5),(2,5),(3,5)] D [] [18947,18948,18949,18950] [] [] [((4,5),(5,5)),((1,4),(1,5)),((2,5),(3,5)),((5,5),(5,4)),((1,5),(2,5)),((5,4),(4,4)),((3,5),(4,5)),((0,4),(1,4))] [] none
DISCARD 18924 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18925 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18926 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18927 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18928 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 18929 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 18930 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 18931 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18932 [(0,6)] D [] [] [] [] [] [] none
MERGE 18933 [(1,6),(2,6),(0,6)] D [] [18940,18941,18942,18943] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18934 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18935 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18936 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18936,18937,18938,18939] CONDITIONAL_S
Y_MEAS 18937 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18936,18937,18938,18939] CONDITIONAL_S
IDLE 18938 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18936,18937,18938,18939] CONDITIONAL_S
DISCARD 18939 [(3,4)] 0 [] [] [] [] [] [18936,18937,18938,18939] CONDITIONAL_S
MERGE 18940 [(2,6),(3,6)] D [18933] [] [] [] [((2,6),(3,6))] [18940,18941,18942,18943] CONDITIONAL_S
Y_MEAS 18941 [(3,6)] HALF_D_PLUS_2 [18933] [] [] [] [] [18940,18941,18942,18943] CONDITIONAL_S
IDLE 18942 [(2,6)] HALF_D_PLUS_2 [18933] [] [] [] [] [18940,18941,18942,18943] CONDITIONAL_S
DISCARD 18943 [(3,6)] 0 [18933] [] [] [] [] [18940,18941,18942,18943] CONDITIONAL_S
MERGE 18944 [(2,4),(0,4),(1,4)] D [] [] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 18945 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18946 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18947 [(4,4),(5,4)] D [18923] [] [] [] [((4,4),(5,4))] [18947,18948,18949,18950] CONDITIONAL_S
Y_MEAS 18948 [(5,4)] HALF_D_PLUS_2 [18923] [] [] [] [] [18947,18948,18949,18950] CONDITIONAL_S
IDLE 18949 [(4,4)] HALF_D_PLUS_2 [18923] [] [] [] [] [18947,18948,18949,18950] CONDITIONAL_S
DISCARD 18950 [(5,4)] 0 [18923] [] [] [] [] [18947,18948,18949,18950] CONDITIONAL_S
MERGE 18951 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [18952,18953,18954,18951] CONDITIONAL_S
Y_MEAS 18952 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [18952,18953,18954,18951] CONDITIONAL_S
IDLE 18953 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [18952,18953,18954,18951] CONDITIONAL_S
DISCARD 18954 [(3,4)] 0 [] [] [] [] [] [18952,18953,18954,18951] CONDITIONAL_S
INJECT_T 18955 [(0,6)] D [] [] [] [] [] [] none
MERGE 18956 [(1,6),(2,6),(0,6)] D [] [18968,18969,18970,18967] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18957 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18958 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 18959 [(0,4)] D [] [] [] [] [] [] none
MERGE 18960 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18977,18978,18979,18980] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18961 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18962 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18963 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18964 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18965 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18966 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18967 [(2,6),(3,6)] D [18956] [] [] [] [((2,6),(3,6))] [18968,18969,18970,18967] CONDITIONAL_S
Y_MEAS 18968 [(3,6)] HALF_D_PLUS_2 [18956] [] [] [] [] [18968,18969,18970,18967] CONDITIONAL_S
IDLE 18969 [(2,6)] HALF_D_PLUS_2 [18956] [] [] [] [] [18968,18969,18970,18967] CONDITIONAL_S
DISCARD 18970 [(3,6)] 0 [18956] [] [] [] [] [18968,18969,18970,18967] CONDITIONAL_S
INJECT_T 18971 [(0,2)] D [] [] [] [] [] [] none
MERGE 18972 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [18984,18981,18982,18983] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 18973 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 18974 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18975 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18976 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 18977 [(4,4),(5,4)] D [18960] [] [] [] [((4,4),(5,4))] [18977,18978,18979,18980] CONDITIONAL_S
Y_MEAS 18978 [(5,4)] HALF_D_PLUS_2 [18960] [] [] [] [] [18977,18978,18979,18980] CONDITIONAL_S
IDLE 18979 [(4,4)] HALF_D_PLUS_2 [18960] [] [] [] [] [18977,18978,18979,18980] CONDITIONAL_S
DISCARD 18980 [(5,4)] 0 [18960] [] [] [] [] [18977,18978,18979,18980] CONDITIONAL_S
MERGE 18981 [(2,4),(3,4)] D [18972] [] [] [] [((2,4),(3,4))] [18984,18981,18982,18983] CONDITIONAL_S
Y_MEAS 18982 [(3,4)] HALF_D_PLUS_2 [18972] [] [] [] [] [18984,18981,18982,18983] CONDITIONAL_S
IDLE 18983 [(2,4)] HALF_D_PLUS_2 [18972] [] [] [] [] [18984,18981,18982,18983] CONDITIONAL_S
DISCARD 18984 [(3,4)] 0 [18972] [] [] [] [] [18984,18981,18982,18983] CONDITIONAL_S
INJECT_T 18985 [(0,6)] D [] [] [] [] [] [] none
MERGE 18986 [(1,6),(2,6),(0,6)] D [] [19000,18997,18998,18999] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 18987 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18988 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 18989 [(0,4)] D [] [] [] [] [] [] none
MERGE 18990 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19001,19002,19003,19004] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18991 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18992 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18993 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18994 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18995 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18996 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18997 [(2,6),(3,6)] D [18986] [] [] [] [((2,6),(3,6))] [19000,18997,18998,18999] CONDITIONAL_S
Y_MEAS 18998 [(3,6)] HALF_D_PLUS_2 [18986] [] [] [] [] [19000,18997,18998,18999] CONDITIONAL_S
IDLE 18999 [(2,6)] HALF_D_PLUS_2 [18986] [] [] [] [] [19000,18997,18998,18999] CONDITIONAL_S
DISCARD 19000 [(3,6)] 0 [18986] [] [] [] [] [19000,18997,18998,18999] CONDITIONAL_S
MERGE 19001 [(4,4),(5,4)] D [18990] [] [] [] [((4,4),(5,4))] [19001,19002,19003,19004] CONDITIONAL_S
Y_MEAS 19002 [(5,4)] HALF_D_PLUS_2 [18990] [] [] [] [] [19001,19002,19003,19004] CONDITIONAL_S
IDLE 19003 [(4,4)] HALF_D_PLUS_2 [18990] [] [] [] [] [19001,19002,19003,19004] CONDITIONAL_S
DISCARD 19004 [(5,4)] 0 [18990] [] [] [] [] [19001,19002,19003,19004] CONDITIONAL_S
MERGE 19005 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19008,19005,19006,19007] CONDITIONAL_S
Y_MEAS 19006 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19008,19005,19006,19007] CONDITIONAL_S
IDLE 19007 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19008,19005,19006,19007] CONDITIONAL_S
DISCARD 19008 [(3,4)] 0 [] [] [] [] [] [19008,19005,19006,19007] CONDITIONAL_S
INJECT_T 19009 [(0,4)] D [] [] [] [] [] [] none
MERGE 19010 [(2,4),(0,4),(1,4)] D [] [19016,19013,19014,19015] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19011 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19012 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19013 [(2,4),(3,4)] D [19010] [] [] [] [((2,4),(3,4))] [19016,19013,19014,19015] CONDITIONAL_S
Y_MEAS 19014 [(3,4)] HALF_D_PLUS_2 [19010] [] [] [] [] [19016,19013,19014,19015] CONDITIONAL_S
IDLE 19015 [(2,4)] HALF_D_PLUS_2 [19010] [] [] [] [] [19016,19013,19014,19015] CONDITIONAL_S
DISCARD 19016 [(3,4)] 0 [19010] [] [] [] [] [19016,19013,19014,19015] CONDITIONAL_S
MERGE 19017 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19017,19018,19019,19020] CONDITIONAL_S
Y_MEAS 19018 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19017,19018,19019,19020] CONDITIONAL_S
IDLE 19019 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19017,19018,19019,19020] CONDITIONAL_S
DISCARD 19020 [(3,6)] 0 [] [] [] [] [] [19017,19018,19019,19020] CONDITIONAL_S
INJECT_T 19021 [(0,6)] D [] [] [] [] [] [] none
MERGE 19022 [(1,6),(2,6),(0,6)] D [] [19040,19037,19038,19039] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19023 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19024 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19025 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19025,19026,19027,19028] CONDITIONAL_S
Y_MEAS 19026 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19025,19026,19027,19028] CONDITIONAL_S
IDLE 19027 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19025,19026,19027,19028] CONDITIONAL_S
DISCARD 19028 [(5,4)] 0 [] [] [] [] [] [19025,19026,19027,19028] CONDITIONAL_S
INJECT_T 19029 [(0,4)] D [] [] [] [] [] [] none
MERGE 19030 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19041,19042,19043,19044] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19031 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19032 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19033 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19034 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19035 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19036 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19037 [(2,6),(3,6)] D [19022] [] [] [] [((2,6),(3,6))] [19040,19037,19038,19039] CONDITIONAL_S
Y_MEAS 19038 [(3,6)] HALF_D_PLUS_2 [19022] [] [] [] [] [19040,19037,19038,19039] CONDITIONAL_S
IDLE 19039 [(2,6)] HALF_D_PLUS_2 [19022] [] [] [] [] [19040,19037,19038,19039] CONDITIONAL_S
DISCARD 19040 [(3,6)] 0 [19022] [] [] [] [] [19040,19037,19038,19039] CONDITIONAL_S
MERGE 19041 [(4,4),(5,4)] D [19030] [] [] [] [((4,4),(5,4))] [19041,19042,19043,19044] CONDITIONAL_S
Y_MEAS 19042 [(5,4)] HALF_D_PLUS_2 [19030] [] [] [] [] [19041,19042,19043,19044] CONDITIONAL_S
IDLE 19043 [(4,4)] HALF_D_PLUS_2 [19030] [] [] [] [] [19041,19042,19043,19044] CONDITIONAL_S
DISCARD 19044 [(5,4)] 0 [19030] [] [] [] [] [19041,19042,19043,19044] CONDITIONAL_S
MERGE 19045 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19048,19045,19046,19047] CONDITIONAL_S
Y_MEAS 19046 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19048,19045,19046,19047] CONDITIONAL_S
IDLE 19047 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19048,19045,19046,19047] CONDITIONAL_S
DISCARD 19048 [(3,4)] 0 [] [] [] [] [] [19048,19045,19046,19047] CONDITIONAL_S
INJECT_T 19049 [(0,4)] D [] [] [] [] [] [] none
MERGE 19050 [(2,4),(0,4),(1,4)] D [] [19056,19053,19054,19055] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19051 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19052 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19053 [(2,4),(3,4)] D [19050] [] [] [] [((2,4),(3,4))] [19056,19053,19054,19055] CONDITIONAL_S
Y_MEAS 19054 [(3,4)] HALF_D_PLUS_2 [19050] [] [] [] [] [19056,19053,19054,19055] CONDITIONAL_S
IDLE 19055 [(2,4)] HALF_D_PLUS_2 [19050] [] [] [] [] [19056,19053,19054,19055] CONDITIONAL_S
DISCARD 19056 [(3,4)] 0 [19050] [] [] [] [] [19056,19053,19054,19055] CONDITIONAL_S
INJECT_T 19057 [(0,4)] D [] [] [] [] [] [] none
MERGE 19058 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19073,19074,19075,19076] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19059 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19060 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19061 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19062 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19063 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19064 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19065 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19065,19066,19067,19068] CONDITIONAL_S
Y_MEAS 19066 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19065,19066,19067,19068] CONDITIONAL_S
IDLE 19067 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19065,19066,19067,19068] CONDITIONAL_S
DISCARD 19068 [(3,6)] 0 [] [] [] [] [] [19065,19066,19067,19068] CONDITIONAL_S
INJECT_T 19069 [(0,6)] D [] [] [] [] [] [] none
MERGE 19070 [(1,6),(2,6),(0,6)] D [] [19080,19077,19078,19079] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19071 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19072 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19073 [(4,4),(5,4)] D [19058] [] [] [] [((4,4),(5,4))] [19073,19074,19075,19076] CONDITIONAL_S
Y_MEAS 19074 [(5,4)] HALF_D_PLUS_2 [19058] [] [] [] [] [19073,19074,19075,19076] CONDITIONAL_S
IDLE 19075 [(4,4)] HALF_D_PLUS_2 [19058] [] [] [] [] [19073,19074,19075,19076] CONDITIONAL_S
DISCARD 19076 [(5,4)] 0 [19058] [] [] [] [] [19073,19074,19075,19076] CONDITIONAL_S
MERGE 19077 [(2,6),(3,6)] D [19070] [] [] [] [((2,6),(3,6))] [19080,19077,19078,19079] CONDITIONAL_S
Y_MEAS 19078 [(3,6)] HALF_D_PLUS_2 [19070] [] [] [] [] [19080,19077,19078,19079] CONDITIONAL_S
IDLE 19079 [(2,6)] HALF_D_PLUS_2 [19070] [] [] [] [] [19080,19077,19078,19079] CONDITIONAL_S
DISCARD 19080 [(3,6)] 0 [19070] [] [] [] [] [19080,19077,19078,19079] CONDITIONAL_S
INJECT_T 19081 [(0,4)] D [] [] [] [] [] [] none
MERGE 19082 [(2,4),(0,4),(1,4)] D [] [19088,19085,19086,19087] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19083 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19084 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19085 [(2,4),(3,4)] D [19082] [] [] [] [((2,4),(3,4))] [19088,19085,19086,19087] CONDITIONAL_S
Y_MEAS 19086 [(3,4)] HALF_D_PLUS_2 [19082] [] [] [] [] [19088,19085,19086,19087] CONDITIONAL_S
IDLE 19087 [(2,4)] HALF_D_PLUS_2 [19082] [] [] [] [] [19088,19085,19086,19087] CONDITIONAL_S
DISCARD 19088 [(3,4)] 0 [19082] [] [] [] [] [19088,19085,19086,19087] CONDITIONAL_S
INJECT_T 19089 [(0,4)] D [] [] [] [] [] [] none
MERGE 19090 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19097,19098,19099,19100] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19091 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19092 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19093 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19094 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19095 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19096 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19097 [(4,4),(5,4)] D [19090] [] [] [] [((4,4),(5,4))] [19097,19098,19099,19100] CONDITIONAL_S
Y_MEAS 19098 [(5,4)] HALF_D_PLUS_2 [19090] [] [] [] [] [19097,19098,19099,19100] CONDITIONAL_S
IDLE 19099 [(4,4)] HALF_D_PLUS_2 [19090] [] [] [] [] [19097,19098,19099,19100] CONDITIONAL_S
DISCARD 19100 [(5,4)] 0 [19090] [] [] [] [] [19097,19098,19099,19100] CONDITIONAL_S
MERGE 19101 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19104,19101,19102,19103] CONDITIONAL_S
Y_MEAS 19102 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19104,19101,19102,19103] CONDITIONAL_S
IDLE 19103 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19104,19101,19102,19103] CONDITIONAL_S
DISCARD 19104 [(3,6)] 0 [] [] [] [] [] [19104,19101,19102,19103] CONDITIONAL_S
INJECT_T 19105 [(0,4)] D [] [] [] [] [] [] none
MERGE 19106 [(2,4),(0,4),(1,4)] D [] [19113,19114,19115,19116] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19107 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19108 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19109 [(0,6)] D [] [] [] [] [] [] none
MERGE 19110 [(1,6),(2,6),(0,6)] D [] [19120,19117,19118,19119] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19111 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19112 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19113 [(2,4),(3,4)] D [19106] [] [] [] [((2,4),(3,4))] [19113,19114,19115,19116] CONDITIONAL_S
Y_MEAS 19114 [(3,4)] HALF_D_PLUS_2 [19106] [] [] [] [] [19113,19114,19115,19116] CONDITIONAL_S
IDLE 19115 [(2,4)] HALF_D_PLUS_2 [19106] [] [] [] [] [19113,19114,19115,19116] CONDITIONAL_S
DISCARD 19116 [(3,4)] 0 [19106] [] [] [] [] [19113,19114,19115,19116] CONDITIONAL_S
MERGE 19117 [(2,6),(3,6)] D [19110] [] [] [] [((2,6),(3,6))] [19120,19117,19118,19119] CONDITIONAL_S
Y_MEAS 19118 [(3,6)] HALF_D_PLUS_2 [19110] [] [] [] [] [19120,19117,19118,19119] CONDITIONAL_S
IDLE 19119 [(2,6)] HALF_D_PLUS_2 [19110] [] [] [] [] [19120,19117,19118,19119] CONDITIONAL_S
DISCARD 19120 [(3,6)] 0 [19110] [] [] [] [] [19120,19117,19118,19119] CONDITIONAL_S
INJECT_T 19121 [(0,4)] D [] [] [] [] [] [] none
MERGE 19122 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19129,19130,19131,19132] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19123 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19124 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19125 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19126 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19127 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19128 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19129 [(4,4),(5,4)] D [19122] [] [] [] [((4,4),(5,4))] [19129,19130,19131,19132] CONDITIONAL_S
Y_MEAS 19130 [(5,4)] HALF_D_PLUS_2 [19122] [] [] [] [] [19129,19130,19131,19132] CONDITIONAL_S
IDLE 19131 [(4,4)] HALF_D_PLUS_2 [19122] [] [] [] [] [19129,19130,19131,19132] CONDITIONAL_S
DISCARD 19132 [(5,4)] 0 [19122] [] [] [] [] [19129,19130,19131,19132] CONDITIONAL_S
INJECT_T 19133 [(0,4)] D [] [] [] [] [] [] none
MERGE 19134 [(2,4),(0,4),(1,4)] D [] [19137,19138,19139,19140] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19135 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19136 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19137 [(2,4),(3,4)] D [19134] [] [] [] [((2,4),(3,4))] [19137,19138,19139,19140] CONDITIONAL_S
Y_MEAS 19138 [(3,4)] HALF_D_PLUS_2 [19134] [] [] [] [] [19137,19138,19139,19140] CONDITIONAL_S
IDLE 19139 [(2,4)] HALF_D_PLUS_2 [19134] [] [] [] [] [19137,19138,19139,19140] CONDITIONAL_S
DISCARD 19140 [(3,4)] 0 [19134] [] [] [] [] [19137,19138,19139,19140] CONDITIONAL_S
MERGE 19141 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19144,19141,19142,19143] CONDITIONAL_S
Y_MEAS 19142 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19144,19141,19142,19143] CONDITIONAL_S
IDLE 19143 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19144,19141,19142,19143] CONDITIONAL_S
DISCARD 19144 [(3,6)] 0 [] [] [] [] [] [19144,19141,19142,19143] CONDITIONAL_S
INJECT_T 19145 [(0,6)] D [] [] [] [] [] [] none
MERGE 19146 [(1,6),(2,6),(0,6)] D [] [19152,19149,19150,19151] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19147 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19148 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19149 [(2,6),(3,6)] D [19146] [] [] [] [((2,6),(3,6))] [19152,19149,19150,19151] CONDITIONAL_S
Y_MEAS 19150 [(3,6)] HALF_D_PLUS_2 [19146] [] [] [] [] [19152,19149,19150,19151] CONDITIONAL_S
IDLE 19151 [(2,6)] HALF_D_PLUS_2 [19146] [] [] [] [] [19152,19149,19150,19151] CONDITIONAL_S
DISCARD 19152 [(3,6)] 0 [19146] [] [] [] [] [19152,19149,19150,19151] CONDITIONAL_S
MERGE 19153 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19153,19154,19155,19156] CONDITIONAL_S
Y_MEAS 19154 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19153,19154,19155,19156] CONDITIONAL_S
IDLE 19155 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19153,19154,19155,19156] CONDITIONAL_S
DISCARD 19156 [(5,4)] 0 [] [] [] [] [] [19153,19154,19155,19156] CONDITIONAL_S
INJECT_T 19157 [(0,4)] D [] [] [] [] [] [] none
MERGE 19158 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19171,19172,19173,19174] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19159 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19160 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19161 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19162 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19163 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19164 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19165 [(0,2)] D [] [] [] [] [] [] none
MERGE 19166 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [19176,19177,19178,19175] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 19167 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 19168 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19169 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19170 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 19171 [(4,4),(5,4)] D [19158] [] [] [] [((4,4),(5,4))] [19171,19172,19173,19174] CONDITIONAL_S
Y_MEAS 19172 [(5,4)] HALF_D_PLUS_2 [19158] [] [] [] [] [19171,19172,19173,19174] CONDITIONAL_S
IDLE 19173 [(4,4)] HALF_D_PLUS_2 [19158] [] [] [] [] [19171,19172,19173,19174] CONDITIONAL_S
DISCARD 19174 [(5,4)] 0 [19158] [] [] [] [] [19171,19172,19173,19174] CONDITIONAL_S
MERGE 19175 [(2,4),(3,4)] D [19166] [] [] [] [((2,4),(3,4))] [19176,19177,19178,19175] CONDITIONAL_S
Y_MEAS 19176 [(3,4)] HALF_D_PLUS_2 [19166] [] [] [] [] [19176,19177,19178,19175] CONDITIONAL_S
IDLE 19177 [(2,4)] HALF_D_PLUS_2 [19166] [] [] [] [] [19176,19177,19178,19175] CONDITIONAL_S
DISCARD 19178 [(3,4)] 0 [19166] [] [] [] [] [19176,19177,19178,19175] CONDITIONAL_S
MERGE 19179 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19179,19180,19181,19182] CONDITIONAL_S
Y_MEAS 19180 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19179,19180,19181,19182] CONDITIONAL_S
IDLE 19181 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19179,19180,19181,19182] CONDITIONAL_S
DISCARD 19182 [(3,6)] 0 [] [] [] [] [] [19179,19180,19181,19182] CONDITIONAL_S
INJECT_T 19183 [(0,6)] D [] [] [] [] [] [] none
MERGE 19184 [(1,6),(2,6),(0,6)] D [] [19195,19196,19197,19198] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19185 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19186 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 19187 [(0,4)] D [] [] [] [] [] [] none
MERGE 19188 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19208,19205,19206,19207] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19189 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19190 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19191 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19192 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19193 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19194 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19195 [(2,6),(3,6)] D [19184] [] [] [] [((2,6),(3,6))] [19195,19196,19197,19198] CONDITIONAL_S
Y_MEAS 19196 [(3,6)] HALF_D_PLUS_2 [19184] [] [] [] [] [19195,19196,19197,19198] CONDITIONAL_S
IDLE 19197 [(2,6)] HALF_D_PLUS_2 [19184] [] [] [] [] [19195,19196,19197,19198] CONDITIONAL_S
DISCARD 19198 [(3,6)] 0 [19184] [] [] [] [] [19195,19196,19197,19198] CONDITIONAL_S
INJECT_T 19199 [(0,2)] D [] [] [] [] [] [] none
MERGE 19200 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [19209,19210,19211,19212] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 19201 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 19202 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19203 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19204 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 19205 [(4,4),(5,4)] D [19188] [] [] [] [((4,4),(5,4))] [19208,19205,19206,19207] CONDITIONAL_S
Y_MEAS 19206 [(5,4)] HALF_D_PLUS_2 [19188] [] [] [] [] [19208,19205,19206,19207] CONDITIONAL_S
IDLE 19207 [(4,4)] HALF_D_PLUS_2 [19188] [] [] [] [] [19208,19205,19206,19207] CONDITIONAL_S
DISCARD 19208 [(5,4)] 0 [19188] [] [] [] [] [19208,19205,19206,19207] CONDITIONAL_S
MERGE 19209 [(2,4),(3,4)] D [19200] [] [] [] [((2,4),(3,4))] [19209,19210,19211,19212] CONDITIONAL_S
Y_MEAS 19210 [(3,4)] HALF_D_PLUS_2 [19200] [] [] [] [] [19209,19210,19211,19212] CONDITIONAL_S
IDLE 19211 [(2,4)] HALF_D_PLUS_2 [19200] [] [] [] [] [19209,19210,19211,19212] CONDITIONAL_S
DISCARD 19212 [(3,4)] 0 [19200] [] [] [] [] [19209,19210,19211,19212] CONDITIONAL_S
MERGE 19213 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19216,19213,19214,19215] CONDITIONAL_S
Y_MEAS 19214 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19216,19213,19214,19215] CONDITIONAL_S
IDLE 19215 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19216,19213,19214,19215] CONDITIONAL_S
DISCARD 19216 [(3,6)] 0 [] [] [] [] [] [19216,19213,19214,19215] CONDITIONAL_S
INJECT_T 19217 [(0,4)] D [] [] [] [] [] [] none
MERGE 19218 [(2,4),(0,4),(1,4)] D [] [19232,19229,19230,19231] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19219 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19220 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19221 [(0,6)] D [] [] [] [] [] [] none
MERGE 19222 [(1,6),(2,6),(0,6)] D [] [19233,19234,19235,19236] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19223 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19224 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19225 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19225,19226,19227,19228] CONDITIONAL_S
Y_MEAS 19226 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19225,19226,19227,19228] CONDITIONAL_S
IDLE 19227 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19225,19226,19227,19228] CONDITIONAL_S
DISCARD 19228 [(5,4)] 0 [] [] [] [] [] [19225,19226,19227,19228] CONDITIONAL_S
MERGE 19229 [(2,4),(3,4)] D [19218] [] [] [] [((2,4),(3,4))] [19232,19229,19230,19231] CONDITIONAL_S
Y_MEAS 19230 [(3,4)] HALF_D_PLUS_2 [19218] [] [] [] [] [19232,19229,19230,19231] CONDITIONAL_S
IDLE 19231 [(2,4)] HALF_D_PLUS_2 [19218] [] [] [] [] [19232,19229,19230,19231] CONDITIONAL_S
DISCARD 19232 [(3,4)] 0 [19218] [] [] [] [] [19232,19229,19230,19231] CONDITIONAL_S
MERGE 19233 [(2,6),(3,6)] D [19222] [] [] [] [((2,6),(3,6))] [19233,19234,19235,19236] CONDITIONAL_S
Y_MEAS 19234 [(3,6)] HALF_D_PLUS_2 [19222] [] [] [] [] [19233,19234,19235,19236] CONDITIONAL_S
IDLE 19235 [(2,6)] HALF_D_PLUS_2 [19222] [] [] [] [] [19233,19234,19235,19236] CONDITIONAL_S
DISCARD 19236 [(3,6)] 0 [19222] [] [] [] [] [19233,19234,19235,19236] CONDITIONAL_S
INJECT_T 19237 [(4,0)] D [] [] [] [] [] [] none
MERGE 19238 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [19248,19245,19246,19247] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 19239 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 19240 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 19241 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 19242 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 19243 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 19244 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 19245 [(4,4),(5,4)] D [19238] [] [] [] [((4,4),(5,4))] [19248,19245,19246,19247] CONDITIONAL_S
Y_MEAS 19246 [(5,4)] HALF_D_PLUS_2 [19238] [] [] [] [] [19248,19245,19246,19247] CONDITIONAL_S
IDLE 19247 [(4,4)] HALF_D_PLUS_2 [19238] [] [] [] [] [19248,19245,19246,19247] CONDITIONAL_S
DISCARD 19248 [(5,4)] 0 [19238] [] [] [] [] [19248,19245,19246,19247] CONDITIONAL_S
INJECT_T 19249 [(0,4)] D [] [] [] [] [] [] none
MERGE 19250 [(2,4),(0,4),(1,4)] D [] [19257,19258,19259,19260] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19251 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19252 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19253 [(0,6)] D [] [] [] [] [] [] none
MERGE 19254 [(1,6),(2,6),(0,6)] D [] [19264,19261,19262,19263] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19255 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19256 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19257 [(2,4),(3,4)] D [19250] [] [] [] [((2,4),(3,4))] [19257,19258,19259,19260] CONDITIONAL_S
Y_MEAS 19258 [(3,4)] HALF_D_PLUS_2 [19250] [] [] [] [] [19257,19258,19259,19260] CONDITIONAL_S
IDLE 19259 [(2,4)] HALF_D_PLUS_2 [19250] [] [] [] [] [19257,19258,19259,19260] CONDITIONAL_S
DISCARD 19260 [(3,4)] 0 [19250] [] [] [] [] [19257,19258,19259,19260] CONDITIONAL_S
MERGE 19261 [(2,6),(3,6)] D [19254] [] [] [] [((2,6),(3,6))] [19264,19261,19262,19263] CONDITIONAL_S
Y_MEAS 19262 [(3,6)] HALF_D_PLUS_2 [19254] [] [] [] [] [19264,19261,19262,19263] CONDITIONAL_S
IDLE 19263 [(2,6)] HALF_D_PLUS_2 [19254] [] [] [] [] [19264,19261,19262,19263] CONDITIONAL_S
DISCARD 19264 [(3,6)] 0 [19254] [] [] [] [] [19264,19261,19262,19263] CONDITIONAL_S
MERGE 19265 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19266 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19267 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19268 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19269 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19270 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19271 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19272 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19272,19273,19274,19275] CONDITIONAL_S
Y_MEAS 19273 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19272,19273,19274,19275] CONDITIONAL_S
IDLE 19274 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19272,19273,19274,19275] CONDITIONAL_S
DISCARD 19275 [(5,4)] 0 [] [] [] [] [] [19272,19273,19274,19275] CONDITIONAL_S
INJECT_T 19276 [(0,4)] D [] [] [] [] [] [] none
MERGE 19277 [(2,4),(0,4),(1,4)] D [] [19280,19281,19282,19283] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19278 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19279 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19280 [(2,4),(3,4)] D [19277] [] [] [] [((2,4),(3,4))] [19280,19281,19282,19283] CONDITIONAL_S
Y_MEAS 19281 [(3,4)] HALF_D_PLUS_2 [19277] [] [] [] [] [19280,19281,19282,19283] CONDITIONAL_S
IDLE 19282 [(2,4)] HALF_D_PLUS_2 [19277] [] [] [] [] [19280,19281,19282,19283] CONDITIONAL_S
DISCARD 19283 [(3,4)] 0 [19277] [] [] [] [] [19280,19281,19282,19283] CONDITIONAL_S
MERGE 19284 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19284,19285,19286,19287] CONDITIONAL_S
Y_MEAS 19285 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19284,19285,19286,19287] CONDITIONAL_S
IDLE 19286 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19284,19285,19286,19287] CONDITIONAL_S
DISCARD 19287 [(3,6)] 0 [] [] [] [] [] [19284,19285,19286,19287] CONDITIONAL_S
MERGE 19288 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19289 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19290 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19291 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19292 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19293 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19294 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19295 [(0,6)] D [] [] [] [] [] [] none
MERGE 19296 [(1,6),(2,6),(0,6)] D [] [19299,19300,19301,19302] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19297 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19298 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19299 [(2,6),(3,6)] D [19296] [] [] [] [((2,6),(3,6))] [19299,19300,19301,19302] CONDITIONAL_S
Y_MEAS 19300 [(3,6)] HALF_D_PLUS_2 [19296] [] [] [] [] [19299,19300,19301,19302] CONDITIONAL_S
IDLE 19301 [(2,6)] HALF_D_PLUS_2 [19296] [] [] [] [] [19299,19300,19301,19302] CONDITIONAL_S
DISCARD 19302 [(3,6)] 0 [19296] [] [] [] [] [19299,19300,19301,19302] CONDITIONAL_S
MERGE 19303 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19304,19305,19306,19303] CONDITIONAL_S
Y_MEAS 19304 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19304,19305,19306,19303] CONDITIONAL_S
IDLE 19305 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19304,19305,19306,19303] CONDITIONAL_S
DISCARD 19306 [(5,4)] 0 [] [] [] [] [] [19304,19305,19306,19303] CONDITIONAL_S
MERGE 19307 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19307,19308,19309,19310] CONDITIONAL_S
Y_MEAS 19308 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19307,19308,19309,19310] CONDITIONAL_S
IDLE 19309 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19307,19308,19309,19310] CONDITIONAL_S
DISCARD 19310 [(3,4)] 0 [] [] [] [] [] [19307,19308,19309,19310] CONDITIONAL_S
INJECT_T 19311 [(0,4)] D [] [] [] [] [] [] none
MERGE 19312 [(2,4),(0,4),(1,4)] D [] [19320,19321,19322,19319] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19313 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19314 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19315 [(0,6)] D [] [] [] [] [] [] none
MERGE 19316 [(1,6),(2,6),(0,6)] D [] [19323,19324,19325,19326] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19317 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19318 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19319 [(2,4),(3,4)] D [19312] [] [] [] [((2,4),(3,4))] [19320,19321,19322,19319] CONDITIONAL_S
Y_MEAS 19320 [(3,4)] HALF_D_PLUS_2 [19312] [] [] [] [] [19320,19321,19322,19319] CONDITIONAL_S
IDLE 19321 [(2,4)] HALF_D_PLUS_2 [19312] [] [] [] [] [19320,19321,19322,19319] CONDITIONAL_S
DISCARD 19322 [(3,4)] 0 [19312] [] [] [] [] [19320,19321,19322,19319] CONDITIONAL_S
MERGE 19323 [(2,6),(3,6)] D [19316] [] [] [] [((2,6),(3,6))] [19323,19324,19325,19326] CONDITIONAL_S
Y_MEAS 19324 [(3,6)] HALF_D_PLUS_2 [19316] [] [] [] [] [19323,19324,19325,19326] CONDITIONAL_S
IDLE 19325 [(2,6)] HALF_D_PLUS_2 [19316] [] [] [] [] [19323,19324,19325,19326] CONDITIONAL_S
DISCARD 19326 [(3,6)] 0 [19316] [] [] [] [] [19323,19324,19325,19326] CONDITIONAL_S
MERGE 19327 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19328,19329,19330,19327] CONDITIONAL_S
Y_MEAS 19328 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19328,19329,19330,19327] CONDITIONAL_S
IDLE 19329 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19328,19329,19330,19327] CONDITIONAL_S
DISCARD 19330 [(5,4)] 0 [] [] [] [] [] [19328,19329,19330,19327] CONDITIONAL_S
MERGE 19331 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19332 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19333 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19334 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19335 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19336 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19337 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19338 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19338,19339,19340,19341] CONDITIONAL_S
Y_MEAS 19339 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19338,19339,19340,19341] CONDITIONAL_S
IDLE 19340 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19338,19339,19340,19341] CONDITIONAL_S
DISCARD 19341 [(5,4)] 0 [] [] [] [] [] [19338,19339,19340,19341] CONDITIONAL_S
INJECT_T 19342 [(0,6)] D [] [] [] [] [] [] none
MERGE 19343 [(1,6),(2,6),(0,6)] D [] [19352,19353,19350,19351] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19344 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19345 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19346 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19346,19347,19348,19349] CONDITIONAL_S
Y_MEAS 19347 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19346,19347,19348,19349] CONDITIONAL_S
IDLE 19348 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19346,19347,19348,19349] CONDITIONAL_S
DISCARD 19349 [(3,4)] 0 [] [] [] [] [] [19346,19347,19348,19349] CONDITIONAL_S
MERGE 19350 [(2,6),(3,6)] D [19343] [] [] [] [((2,6),(3,6))] [19352,19353,19350,19351] CONDITIONAL_S
Y_MEAS 19351 [(3,6)] HALF_D_PLUS_2 [19343] [] [] [] [] [19352,19353,19350,19351] CONDITIONAL_S
IDLE 19352 [(2,6)] HALF_D_PLUS_2 [19343] [] [] [] [] [19352,19353,19350,19351] CONDITIONAL_S
DISCARD 19353 [(3,6)] 0 [19343] [] [] [] [] [19352,19353,19350,19351] CONDITIONAL_S
INJECT_T 19354 [(0,4)] D [] [] [] [] [] [] none
MERGE 19355 [(2,4),(0,4),(1,4)] D [] [19360,19361,19358,19359] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19356 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19357 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19358 [(2,4),(3,4)] D [19355] [] [] [] [((2,4),(3,4))] [19360,19361,19358,19359] CONDITIONAL_S
Y_MEAS 19359 [(3,4)] HALF_D_PLUS_2 [19355] [] [] [] [] [19360,19361,19358,19359] CONDITIONAL_S
IDLE 19360 [(2,4)] HALF_D_PLUS_2 [19355] [] [] [] [] [19360,19361,19358,19359] CONDITIONAL_S
DISCARD 19361 [(3,4)] 0 [19355] [] [] [] [] [19360,19361,19358,19359] CONDITIONAL_S
MERGE 19362 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19362,19363,19364,19365] CONDITIONAL_S
Y_MEAS 19363 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19362,19363,19364,19365] CONDITIONAL_S
IDLE 19364 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19362,19363,19364,19365] CONDITIONAL_S
DISCARD 19365 [(5,4)] 0 [] [] [] [] [] [19362,19363,19364,19365] CONDITIONAL_S
MERGE 19366 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19367 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19368 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19369 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19370 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19371 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19372 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19373 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19376,19373,19374,19375] CONDITIONAL_S
Y_MEAS 19374 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19376,19373,19374,19375] CONDITIONAL_S
IDLE 19375 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19376,19373,19374,19375] CONDITIONAL_S
DISCARD 19376 [(5,4)] 0 [] [] [] [] [] [19376,19373,19374,19375] CONDITIONAL_S
INJECT_T 19377 [(0,6)] D [] [] [] [] [] [] none
MERGE 19378 [(1,6),(2,6),(0,6)] D [] [19384,19381,19382,19383] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19379 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19380 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19381 [(2,6),(3,6)] D [19378] [] [] [] [((2,6),(3,6))] [19384,19381,19382,19383] CONDITIONAL_S
Y_MEAS 19382 [(3,6)] HALF_D_PLUS_2 [19378] [] [] [] [] [19384,19381,19382,19383] CONDITIONAL_S
IDLE 19383 [(2,6)] HALF_D_PLUS_2 [19378] [] [] [] [] [19384,19381,19382,19383] CONDITIONAL_S
DISCARD 19384 [(3,6)] 0 [19378] [] [] [] [] [19384,19381,19382,19383] CONDITIONAL_S
MERGE 19385 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19385,19386,19387,19388] CONDITIONAL_S
Y_MEAS 19386 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19385,19386,19387,19388] CONDITIONAL_S
IDLE 19387 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19385,19386,19387,19388] CONDITIONAL_S
DISCARD 19388 [(3,4)] 0 [] [] [] [] [] [19385,19386,19387,19388] CONDITIONAL_S
INJECT_T 19389 [(0,4)] D [] [] [] [] [] [] none
MERGE 19390 [(2,4),(0,4),(1,4)] D [] [19393,19394,19395,19396] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19391 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19392 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19393 [(2,4),(3,4)] D [19390] [] [] [] [((2,4),(3,4))] [19393,19394,19395,19396] CONDITIONAL_S
Y_MEAS 19394 [(3,4)] HALF_D_PLUS_2 [19390] [] [] [] [] [19393,19394,19395,19396] CONDITIONAL_S
IDLE 19395 [(2,4)] HALF_D_PLUS_2 [19390] [] [] [] [] [19393,19394,19395,19396] CONDITIONAL_S
DISCARD 19396 [(3,4)] 0 [19390] [] [] [] [] [19393,19394,19395,19396] CONDITIONAL_S
MERGE 19397 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19400,19397,19398,19399] CONDITIONAL_S
Y_MEAS 19398 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19400,19397,19398,19399] CONDITIONAL_S
IDLE 19399 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19400,19397,19398,19399] CONDITIONAL_S
DISCARD 19400 [(5,4)] 0 [] [] [] [] [] [19400,19397,19398,19399] CONDITIONAL_S
MERGE 19401 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19402 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19403 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19404 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19405 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19406 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19407 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19408 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19408,19409,19410,19411] CONDITIONAL_S
Y_MEAS 19409 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19408,19409,19410,19411] CONDITIONAL_S
IDLE 19410 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19408,19409,19410,19411] CONDITIONAL_S
DISCARD 19411 [(3,6)] 0 [] [] [] [] [] [19408,19409,19410,19411] CONDITIONAL_S
MERGE 19412 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19412,19413,19414,19415] CONDITIONAL_S
Y_MEAS 19413 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19412,19413,19414,19415] CONDITIONAL_S
IDLE 19414 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19412,19413,19414,19415] CONDITIONAL_S
DISCARD 19415 [(5,4)] 0 [] [] [] [] [] [19412,19413,19414,19415] CONDITIONAL_S
INJECT_T 19416 [(0,6)] D [] [] [] [] [] [] none
MERGE 19417 [(1,6),(2,6),(0,6)] D [] [19420,19421,19422,19423] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19418 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19419 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19420 [(2,6),(3,6)] D [19417] [] [] [] [((2,6),(3,6))] [19420,19421,19422,19423] CONDITIONAL_S
Y_MEAS 19421 [(3,6)] HALF_D_PLUS_2 [19417] [] [] [] [] [19420,19421,19422,19423] CONDITIONAL_S
IDLE 19422 [(2,6)] HALF_D_PLUS_2 [19417] [] [] [] [] [19420,19421,19422,19423] CONDITIONAL_S
DISCARD 19423 [(3,6)] 0 [19417] [] [] [] [] [19420,19421,19422,19423] CONDITIONAL_S
MERGE 19424 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19424,19425,19426,19427] CONDITIONAL_S
Y_MEAS 19425 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19424,19425,19426,19427] CONDITIONAL_S
IDLE 19426 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19424,19425,19426,19427] CONDITIONAL_S
DISCARD 19427 [(3,4)] 0 [] [] [] [] [] [19424,19425,19426,19427] CONDITIONAL_S
INJECT_T 19428 [(0,4)] D [] [] [] [] [] [] none
MERGE 19429 [(2,4),(0,4),(1,4)] D [] [19432,19433,19434,19435] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19430 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19431 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19432 [(2,4),(3,4)] D [19429] [] [] [] [((2,4),(3,4))] [19432,19433,19434,19435] CONDITIONAL_S
Y_MEAS 19433 [(3,4)] HALF_D_PLUS_2 [19429] [] [] [] [] [19432,19433,19434,19435] CONDITIONAL_S
IDLE 19434 [(2,4)] HALF_D_PLUS_2 [19429] [] [] [] [] [19432,19433,19434,19435] CONDITIONAL_S
DISCARD 19435 [(3,4)] 0 [19429] [] [] [] [] [19432,19433,19434,19435] CONDITIONAL_S
MERGE 19436 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19436,19437,19438,19439] CONDITIONAL_S
Y_MEAS 19437 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19436,19437,19438,19439] CONDITIONAL_S
IDLE 19438 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19436,19437,19438,19439] CONDITIONAL_S
DISCARD 19439 [(5,4)] 0 [] [] [] [] [] [19436,19437,19438,19439] CONDITIONAL_S
MERGE 19440 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19441 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19442 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19443 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19444 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19445 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19446 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19447 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19448,19449,19450,19447] CONDITIONAL_S
Y_MEAS 19448 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19448,19449,19450,19447] CONDITIONAL_S
IDLE 19449 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19448,19449,19450,19447] CONDITIONAL_S
DISCARD 19450 [(3,6)] 0 [] [] [] [] [] [19448,19449,19450,19447] CONDITIONAL_S
MERGE 19451 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19451,19452,19453,19454] CONDITIONAL_S
Y_MEAS 19452 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19451,19452,19453,19454] CONDITIONAL_S
IDLE 19453 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19451,19452,19453,19454] CONDITIONAL_S
DISCARD 19454 [(5,4)] 0 [] [] [] [] [] [19451,19452,19453,19454] CONDITIONAL_S
INJECT_T 19455 [(0,6)] D [] [] [] [] [] [] none
MERGE 19456 [(1,6),(2,6),(0,6)] D [] [19459,19460,19461,19462] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19457 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19458 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19459 [(2,6),(3,6)] D [19456] [] [] [] [((2,6),(3,6))] [19459,19460,19461,19462] CONDITIONAL_S
Y_MEAS 19460 [(3,6)] HALF_D_PLUS_2 [19456] [] [] [] [] [19459,19460,19461,19462] CONDITIONAL_S
IDLE 19461 [(2,6)] HALF_D_PLUS_2 [19456] [] [] [] [] [19459,19460,19461,19462] CONDITIONAL_S
DISCARD 19462 [(3,6)] 0 [19456] [] [] [] [] [19459,19460,19461,19462] CONDITIONAL_S
INJECT_T 19463 [(0,4)] D [] [] [] [] [] [] none
MERGE 19464 [(2,4),(0,4),(1,4)] D [] [19467,19468,19469,19470] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19465 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19466 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19467 [(2,4),(3,4)] D [19464] [] [] [] [((2,4),(3,4))] [19467,19468,19469,19470] CONDITIONAL_S
Y_MEAS 19468 [(3,4)] HALF_D_PLUS_2 [19464] [] [] [] [] [19467,19468,19469,19470] CONDITIONAL_S
IDLE 19469 [(2,4)] HALF_D_PLUS_2 [19464] [] [] [] [] [19467,19468,19469,19470] CONDITIONAL_S
DISCARD 19470 [(3,4)] 0 [19464] [] [] [] [] [19467,19468,19469,19470] CONDITIONAL_S
MERGE 19471 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19472 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19473 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19474 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19475 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19476 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19477 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19478 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19480,19481,19478,19479] CONDITIONAL_S
Y_MEAS 19479 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19480,19481,19478,19479] CONDITIONAL_S
IDLE 19480 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19480,19481,19478,19479] CONDITIONAL_S
DISCARD 19481 [(5,4)] 0 [] [] [] [] [] [19480,19481,19478,19479] CONDITIONAL_S
MERGE 19482 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19482,19483,19484,19485] CONDITIONAL_S
Y_MEAS 19483 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19482,19483,19484,19485] CONDITIONAL_S
IDLE 19484 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19482,19483,19484,19485] CONDITIONAL_S
DISCARD 19485 [(3,6)] 0 [] [] [] [] [] [19482,19483,19484,19485] CONDITIONAL_S
INJECT_T 19486 [(0,4)] D [] [] [] [] [] [] none
MERGE 19487 [(2,4),(0,4),(1,4)] D [] [19496,19497,19494,19495] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19488 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19489 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19490 [(0,6)] D [] [] [] [] [] [] none
MERGE 19491 [(1,6),(2,6),(0,6)] D [] [19498,19499,19500,19501] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19492 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19493 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19494 [(2,4),(3,4)] D [19487] [] [] [] [((2,4),(3,4))] [19496,19497,19494,19495] CONDITIONAL_S
Y_MEAS 19495 [(3,4)] HALF_D_PLUS_2 [19487] [] [] [] [] [19496,19497,19494,19495] CONDITIONAL_S
IDLE 19496 [(2,4)] HALF_D_PLUS_2 [19487] [] [] [] [] [19496,19497,19494,19495] CONDITIONAL_S
DISCARD 19497 [(3,4)] 0 [19487] [] [] [] [] [19496,19497,19494,19495] CONDITIONAL_S
MERGE 19498 [(2,6),(3,6)] D [19491] [] [] [] [((2,6),(3,6))] [19498,19499,19500,19501] CONDITIONAL_S
Y_MEAS 19499 [(3,6)] HALF_D_PLUS_2 [19491] [] [] [] [] [19498,19499,19500,19501] CONDITIONAL_S
IDLE 19500 [(2,6)] HALF_D_PLUS_2 [19491] [] [] [] [] [19498,19499,19500,19501] CONDITIONAL_S
DISCARD 19501 [(3,6)] 0 [19491] [] [] [] [] [19498,19499,19500,19501] CONDITIONAL_S
MERGE 19502 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19504,19505,19502,19503] CONDITIONAL_S
Y_MEAS 19503 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19504,19505,19502,19503] CONDITIONAL_S
IDLE 19504 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19504,19505,19502,19503] CONDITIONAL_S
DISCARD 19505 [(5,4)] 0 [] [] [] [] [] [19504,19505,19502,19503] CONDITIONAL_S
INJECT_T 19506 [(0,4)] D [] [] [] [] [] [] none
MERGE 19507 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19514,19515,19516,19517] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19508 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19509 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19510 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19511 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19512 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19513 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19514 [(4,4),(5,4)] D [19507] [] [] [] [((4,4),(5,4))] [19514,19515,19516,19517] CONDITIONAL_S
Y_MEAS 19515 [(5,4)] HALF_D_PLUS_2 [19507] [] [] [] [] [19514,19515,19516,19517] CONDITIONAL_S
IDLE 19516 [(4,4)] HALF_D_PLUS_2 [19507] [] [] [] [] [19514,19515,19516,19517] CONDITIONAL_S
DISCARD 19517 [(5,4)] 0 [19507] [] [] [] [] [19514,19515,19516,19517] CONDITIONAL_S
MERGE 19518 [(2,4),(0,4),(1,4)] D [] [] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19519 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19520 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19521 [(0,6)] D [] [] [] [] [] [] none
MERGE 19522 [(1,6),(2,6),(0,6)] D [] [19529,19530,19531,19532] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19523 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19524 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19525 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19528,19525,19526,19527] CONDITIONAL_S
Y_MEAS 19526 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19528,19525,19526,19527] CONDITIONAL_S
IDLE 19527 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19528,19525,19526,19527] CONDITIONAL_S
DISCARD 19528 [(3,4)] 0 [] [] [] [] [] [19528,19525,19526,19527] CONDITIONAL_S
MERGE 19529 [(2,6),(3,6)] D [19522] [] [] [] [((2,6),(3,6))] [19529,19530,19531,19532] CONDITIONAL_S
Y_MEAS 19530 [(3,6)] HALF_D_PLUS_2 [19522] [] [] [] [] [19529,19530,19531,19532] CONDITIONAL_S
IDLE 19531 [(2,6)] HALF_D_PLUS_2 [19522] [] [] [] [] [19529,19530,19531,19532] CONDITIONAL_S
DISCARD 19532 [(3,6)] 0 [19522] [] [] [] [] [19529,19530,19531,19532] CONDITIONAL_S
INJECT_T 19533 [(0,4)] D [] [] [] [] [] [] none
MERGE 19534 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19544,19541,19542,19543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19535 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19536 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19537 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19538 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19539 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19540 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19541 [(4,4),(5,4)] D [19534] [] [] [] [((4,4),(5,4))] [19544,19541,19542,19543] CONDITIONAL_S
Y_MEAS 19542 [(5,4)] HALF_D_PLUS_2 [19534] [] [] [] [] [19544,19541,19542,19543] CONDITIONAL_S
IDLE 19543 [(4,4)] HALF_D_PLUS_2 [19534] [] [] [] [] [19544,19541,19542,19543] CONDITIONAL_S
DISCARD 19544 [(5,4)] 0 [19534] [] [] [] [] [19544,19541,19542,19543] CONDITIONAL_S
MERGE 19545 [(2,4),(0,4),(1,4)] D [] [] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19546 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19547 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19548 [(0,6)] D [] [] [] [] [] [] none
MERGE 19549 [(1,6),(2,6),(0,6)] D [] [19556,19557,19558,19559] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19550 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19551 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19552 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19552,19553,19554,19555] CONDITIONAL_S
Y_MEAS 19553 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19552,19553,19554,19555] CONDITIONAL_S
IDLE 19554 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19552,19553,19554,19555] CONDITIONAL_S
DISCARD 19555 [(3,4)] 0 [] [] [] [] [] [19552,19553,19554,19555] CONDITIONAL_S
MERGE 19556 [(2,6),(3,6)] D [19549] [] [] [] [((2,6),(3,6))] [19556,19557,19558,19559] CONDITIONAL_S
Y_MEAS 19557 [(3,6)] HALF_D_PLUS_2 [19549] [] [] [] [] [19556,19557,19558,19559] CONDITIONAL_S
IDLE 19558 [(2,6)] HALF_D_PLUS_2 [19549] [] [] [] [] [19556,19557,19558,19559] CONDITIONAL_S
DISCARD 19559 [(3,6)] 0 [19549] [] [] [] [] [19556,19557,19558,19559] CONDITIONAL_S
MERGE 19560 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19560,19561,19562,19563] CONDITIONAL_S
Y_MEAS 19561 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19560,19561,19562,19563] CONDITIONAL_S
IDLE 19562 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19560,19561,19562,19563] CONDITIONAL_S
DISCARD 19563 [(5,4)] 0 [] [] [] [] [] [19560,19561,19562,19563] CONDITIONAL_S
INJECT_T 19564 [(0,4)] D [] [] [] [] [] [] none
MERGE 19565 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [19586,19587,19588,19589] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19566 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19567 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19568 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19569 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19570 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19571 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19572 [(0,6)] D [] [] [] [] [] [] none
MERGE 19573 [(1,6),(2,6),(0,6)] D [] [19584,19585,19582,19583] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19574 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19575 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 19576 [(0,2)] D [] [] [] [] [] [] none
MERGE 19577 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [19592,19593,19590,19591] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 19578 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 19579 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19580 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19581 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 19582 [(2,6),(3,6)] D [19573] [] [] [] [((2,6),(3,6))] [19584,19585,19582,19583] CONDITIONAL_S
Y_MEAS 19583 [(3,6)] HALF_D_PLUS_2 [19573] [] [] [] [] [19584,19585,19582,19583] CONDITIONAL_S
IDLE 19584 [(2,6)] HALF_D_PLUS_2 [19573] [] [] [] [] [19584,19585,19582,19583] CONDITIONAL_S
DISCARD 19585 [(3,6)] 0 [19573] [] [] [] [] [19584,19585,19582,19583] CONDITIONAL_S
MERGE 19586 [(4,4),(5,4)] D [19565] [] [] [] [((4,4),(5,4))] [19586,19587,19588,19589] CONDITIONAL_S
Y_MEAS 19587 [(5,4)] HALF_D_PLUS_2 [19565] [] [] [] [] [19586,19587,19588,19589] CONDITIONAL_S
IDLE 19588 [(4,4)] HALF_D_PLUS_2 [19565] [] [] [] [] [19586,19587,19588,19589] CONDITIONAL_S
DISCARD 19589 [(5,4)] 0 [19565] [] [] [] [] [19586,19587,19588,19589] CONDITIONAL_S
MERGE 19590 [(2,4),(3,4)] D [19577] [] [] [] [((2,4),(3,4))] [19592,19593,19590,19591] CONDITIONAL_S
Y_MEAS 19591 [(3,4)] HALF_D_PLUS_2 [19577] [] [] [] [] [19592,19593,19590,19591] CONDITIONAL_S
IDLE 19592 [(2,4)] HALF_D_PLUS_2 [19577] [] [] [] [] [19592,19593,19590,19591] CONDITIONAL_S
DISCARD 19593 [(3,4)] 0 [19577] [] [] [] [] [19592,19593,19590,19591] CONDITIONAL_S
MERGE 19594 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19594,19595,19596,19597] CONDITIONAL_S
Y_MEAS 19595 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19594,19595,19596,19597] CONDITIONAL_S
IDLE 19596 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19594,19595,19596,19597] CONDITIONAL_S
DISCARD 19597 [(3,6)] 0 [] [] [] [] [] [19594,19595,19596,19597] CONDITIONAL_S
MERGE 19598 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19600,19601,19598,19599] CONDITIONAL_S
Y_MEAS 19599 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19600,19601,19598,19599] CONDITIONAL_S
IDLE 19600 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19600,19601,19598,19599] CONDITIONAL_S
DISCARD 19601 [(5,4)] 0 [] [] [] [] [] [19600,19601,19598,19599] CONDITIONAL_S
INJECT_T 19602 [(0,4)] D [] [] [] [] [] [] none
MERGE 19603 [(4,4),(5,5),(0,4),(1,5),(5,4),(1,4),(4,5),(2,5),(3,5)] D [] [19634,19635,19636,19637] [] [] [((4,5),(5,5)),((1,4),(1,5)),((2,5),(3,5)),((5,5),(5,4)),((1,5),(2,5)),((5,4),(4,4)),((3,5),(4,5)),((0,4),(1,4))] [] none
DISCARD 19604 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19605 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19606 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19607 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19608 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 19609 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 19610 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 19611 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19612 [(0,6)] D [] [] [] [] [] [] none
MERGE 19613 [(1,6),(2,6),(0,6)] D [] [19626,19627,19628,19629] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19614 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19615 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19616 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19616,19617,19618,19619] CONDITIONAL_S
Y_MEAS 19617 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19616,19617,19618,19619] CONDITIONAL_S
IDLE 19618 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19616,19617,19618,19619] CONDITIONAL_S
DISCARD 19619 [(3,4)] 0 [] [] [] [] [] [19616,19617,19618,19619] CONDITIONAL_S
INJECT_T 19620 [(0,2)] D [] [] [] [] [] [] none
MERGE 19621 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [19632,19633,19630,19631] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 19622 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 19623 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19624 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19625 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 19626 [(2,6),(3,6)] D [19613] [] [] [] [((2,6),(3,6))] [19626,19627,19628,19629] CONDITIONAL_S
Y_MEAS 19627 [(3,6)] HALF_D_PLUS_2 [19613] [] [] [] [] [19626,19627,19628,19629] CONDITIONAL_S
IDLE 19628 [(2,6)] HALF_D_PLUS_2 [19613] [] [] [] [] [19626,19627,19628,19629] CONDITIONAL_S
DISCARD 19629 [(3,6)] 0 [19613] [] [] [] [] [19626,19627,19628,19629] CONDITIONAL_S
MERGE 19630 [(2,4),(3,4)] D [19621] [] [] [] [((2,4),(3,4))] [19632,19633,19630,19631] CONDITIONAL_S
Y_MEAS 19631 [(3,4)] HALF_D_PLUS_2 [19621] [] [] [] [] [19632,19633,19630,19631] CONDITIONAL_S
IDLE 19632 [(2,4)] HALF_D_PLUS_2 [19621] [] [] [] [] [19632,19633,19630,19631] CONDITIONAL_S
DISCARD 19633 [(3,4)] 0 [19621] [] [] [] [] [19632,19633,19630,19631] CONDITIONAL_S
MERGE 19634 [(4,4),(5,4)] D [19603] [] [] [] [((4,4),(5,4))] [19634,19635,19636,19637] CONDITIONAL_S
Y_MEAS 19635 [(5,4)] HALF_D_PLUS_2 [19603] [] [] [] [] [19634,19635,19636,19637] CONDITIONAL_S
IDLE 19636 [(4,4)] HALF_D_PLUS_2 [19603] [] [] [] [] [19634,19635,19636,19637] CONDITIONAL_S
DISCARD 19637 [(5,4)] 0 [19603] [] [] [] [] [19634,19635,19636,19637] CONDITIONAL_S
INJECT_T 19638 [(0,4)] D [] [] [] [] [] [] none
MERGE 19639 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [19656,19657,19654,19655] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19640 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19641 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19642 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19643 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19644 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19645 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19646 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19648,19649,19646,19647] CONDITIONAL_S
Y_MEAS 19647 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19648,19649,19646,19647] CONDITIONAL_S
IDLE 19648 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19648,19649,19646,19647] CONDITIONAL_S
DISCARD 19649 [(3,6)] 0 [] [] [] [] [] [19648,19649,19646,19647] CONDITIONAL_S
INJECT_T 19650 [(0,6)] D [] [] [] [] [] [] none
MERGE 19651 [(1,6),(2,6),(0,6)] D [] [19664,19665,19662,19663] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19652 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19653 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19654 [(4,4),(5,4)] D [19639] [] [] [] [((4,4),(5,4))] [19656,19657,19654,19655] CONDITIONAL_S
Y_MEAS 19655 [(5,4)] HALF_D_PLUS_2 [19639] [] [] [] [] [19656,19657,19654,19655] CONDITIONAL_S
IDLE 19656 [(4,4)] HALF_D_PLUS_2 [19639] [] [] [] [] [19656,19657,19654,19655] CONDITIONAL_S
DISCARD 19657 [(5,4)] 0 [19639] [] [] [] [] [19656,19657,19654,19655] CONDITIONAL_S
MERGE 19658 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19658,19659,19660,19661] CONDITIONAL_S
Y_MEAS 19659 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19658,19659,19660,19661] CONDITIONAL_S
IDLE 19660 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19658,19659,19660,19661] CONDITIONAL_S
DISCARD 19661 [(3,4)] 0 [] [] [] [] [] [19658,19659,19660,19661] CONDITIONAL_S
MERGE 19662 [(2,6),(3,6)] D [19651] [] [] [] [((2,6),(3,6))] [19664,19665,19662,19663] CONDITIONAL_S
Y_MEAS 19663 [(3,6)] HALF_D_PLUS_2 [19651] [] [] [] [] [19664,19665,19662,19663] CONDITIONAL_S
IDLE 19664 [(2,6)] HALF_D_PLUS_2 [19651] [] [] [] [] [19664,19665,19662,19663] CONDITIONAL_S
DISCARD 19665 [(3,6)] 0 [19651] [] [] [] [] [19664,19665,19662,19663] CONDITIONAL_S
INJECT_T 19666 [(0,4)] D [] [] [] [] [] [] none
MERGE 19667 [(2,4),(0,4),(1,4)] D [] [19672,19673,19670,19671] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19668 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19669 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19670 [(2,4),(3,4)] D [19667] [] [] [] [((2,4),(3,4))] [19672,19673,19670,19671] CONDITIONAL_S
Y_MEAS 19671 [(3,4)] HALF_D_PLUS_2 [19667] [] [] [] [] [19672,19673,19670,19671] CONDITIONAL_S
IDLE 19672 [(2,4)] HALF_D_PLUS_2 [19667] [] [] [] [] [19672,19673,19670,19671] CONDITIONAL_S
DISCARD 19673 [(3,4)] 0 [19667] [] [] [] [] [19672,19673,19670,19671] CONDITIONAL_S
MERGE 19674 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19674,19675,19676,19677] CONDITIONAL_S
Y_MEAS 19675 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19674,19675,19676,19677] CONDITIONAL_S
IDLE 19676 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19674,19675,19676,19677] CONDITIONAL_S
DISCARD 19677 [(5,4)] 0 [] [] [] [] [] [19674,19675,19676,19677] CONDITIONAL_S
INJECT_T 19678 [(0,4)] D [] [] [] [] [] [] none
MERGE 19679 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19696,19697,19694,19695] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19680 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19681 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19682 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19683 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19684 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19685 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19686 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19688,19689,19686,19687] CONDITIONAL_S
Y_MEAS 19687 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19688,19689,19686,19687] CONDITIONAL_S
IDLE 19688 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19688,19689,19686,19687] CONDITIONAL_S
DISCARD 19689 [(3,6)] 0 [] [] [] [] [] [19688,19689,19686,19687] CONDITIONAL_S
INJECT_T 19690 [(0,6)] D [] [] [] [] [] [] none
MERGE 19691 [(1,6),(2,6),(0,6)] D [] [19704,19705,19702,19703] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19692 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19693 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19694 [(4,4),(5,4)] D [19679] [] [] [] [((4,4),(5,4))] [19696,19697,19694,19695] CONDITIONAL_S
Y_MEAS 19695 [(5,4)] HALF_D_PLUS_2 [19679] [] [] [] [] [19696,19697,19694,19695] CONDITIONAL_S
IDLE 19696 [(4,4)] HALF_D_PLUS_2 [19679] [] [] [] [] [19696,19697,19694,19695] CONDITIONAL_S
DISCARD 19697 [(5,4)] 0 [19679] [] [] [] [] [19696,19697,19694,19695] CONDITIONAL_S
MERGE 19698 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19698,19699,19700,19701] CONDITIONAL_S
Y_MEAS 19699 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19698,19699,19700,19701] CONDITIONAL_S
IDLE 19700 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19698,19699,19700,19701] CONDITIONAL_S
DISCARD 19701 [(3,4)] 0 [] [] [] [] [] [19698,19699,19700,19701] CONDITIONAL_S
MERGE 19702 [(2,6),(3,6)] D [19691] [] [] [] [((2,6),(3,6))] [19704,19705,19702,19703] CONDITIONAL_S
Y_MEAS 19703 [(3,6)] HALF_D_PLUS_2 [19691] [] [] [] [] [19704,19705,19702,19703] CONDITIONAL_S
IDLE 19704 [(2,6)] HALF_D_PLUS_2 [19691] [] [] [] [] [19704,19705,19702,19703] CONDITIONAL_S
DISCARD 19705 [(3,6)] 0 [19691] [] [] [] [] [19704,19705,19702,19703] CONDITIONAL_S
INJECT_T 19706 [(0,4)] D [] [] [] [] [] [] none
MERGE 19707 [(2,4),(0,4),(1,4)] D [] [19712,19713,19710,19711] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19708 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19709 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19710 [(2,4),(3,4)] D [19707] [] [] [] [((2,4),(3,4))] [19712,19713,19710,19711] CONDITIONAL_S
Y_MEAS 19711 [(3,4)] HALF_D_PLUS_2 [19707] [] [] [] [] [19712,19713,19710,19711] CONDITIONAL_S
IDLE 19712 [(2,4)] HALF_D_PLUS_2 [19707] [] [] [] [] [19712,19713,19710,19711] CONDITIONAL_S
DISCARD 19713 [(3,4)] 0 [19707] [] [] [] [] [19712,19713,19710,19711] CONDITIONAL_S
INJECT_T 19714 [(0,4)] D [] [] [] [] [] [] none
MERGE 19715 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19722,19723,19724,19725] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19716 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19717 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19718 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19719 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19720 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19721 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19722 [(4,4),(5,4)] D [19715] [] [] [] [((4,4),(5,4))] [19722,19723,19724,19725] CONDITIONAL_S
Y_MEAS 19723 [(5,4)] HALF_D_PLUS_2 [19715] [] [] [] [] [19722,19723,19724,19725] CONDITIONAL_S
IDLE 19724 [(4,4)] HALF_D_PLUS_2 [19715] [] [] [] [] [19722,19723,19724,19725] CONDITIONAL_S
DISCARD 19725 [(5,4)] 0 [19715] [] [] [] [] [19722,19723,19724,19725] CONDITIONAL_S
MERGE 19726 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19728,19729,19726,19727] CONDITIONAL_S
Y_MEAS 19727 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19728,19729,19726,19727] CONDITIONAL_S
IDLE 19728 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19728,19729,19726,19727] CONDITIONAL_S
DISCARD 19729 [(3,6)] 0 [] [] [] [] [] [19728,19729,19726,19727] CONDITIONAL_S
INJECT_T 19730 [(0,4)] D [] [] [] [] [] [] none
MERGE 19731 [(2,4),(0,4),(1,4)] D [] [19738,19739,19740,19741] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19732 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19733 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19734 [(0,6)] D [] [] [] [] [] [] none
MERGE 19735 [(1,6),(2,6),(0,6)] D [] [19744,19745,19742,19743] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19736 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19737 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19738 [(2,4),(3,4)] D [19731] [] [] [] [((2,4),(3,4))] [19738,19739,19740,19741] CONDITIONAL_S
Y_MEAS 19739 [(3,4)] HALF_D_PLUS_2 [19731] [] [] [] [] [19738,19739,19740,19741] CONDITIONAL_S
IDLE 19740 [(2,4)] HALF_D_PLUS_2 [19731] [] [] [] [] [19738,19739,19740,19741] CONDITIONAL_S
DISCARD 19741 [(3,4)] 0 [19731] [] [] [] [] [19738,19739,19740,19741] CONDITIONAL_S
MERGE 19742 [(2,6),(3,6)] D [19735] [] [] [] [((2,6),(3,6))] [19744,19745,19742,19743] CONDITIONAL_S
Y_MEAS 19743 [(3,6)] HALF_D_PLUS_2 [19735] [] [] [] [] [19744,19745,19742,19743] CONDITIONAL_S
IDLE 19744 [(2,6)] HALF_D_PLUS_2 [19735] [] [] [] [] [19744,19745,19742,19743] CONDITIONAL_S
DISCARD 19745 [(3,6)] 0 [19735] [] [] [] [] [19744,19745,19742,19743] CONDITIONAL_S
MERGE 19746 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19746,19747,19748,19749] CONDITIONAL_S
Y_MEAS 19747 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19746,19747,19748,19749] CONDITIONAL_S
IDLE 19748 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19746,19747,19748,19749] CONDITIONAL_S
DISCARD 19749 [(5,4)] 0 [] [] [] [] [] [19746,19747,19748,19749] CONDITIONAL_S
INJECT_T 19750 [(0,4)] D [] [] [] [] [] [] none
MERGE 19751 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19764,19765,19766,19767] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19752 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19753 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19754 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19755 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19756 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19757 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19758 [(0,2)] D [] [] [] [] [] [] none
MERGE 19759 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [19768,19769,19770,19771] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 19760 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 19761 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19762 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19763 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 19764 [(4,4),(5,4)] D [19751] [] [] [] [((4,4),(5,4))] [19764,19765,19766,19767] CONDITIONAL_S
Y_MEAS 19765 [(5,4)] HALF_D_PLUS_2 [19751] [] [] [] [] [19764,19765,19766,19767] CONDITIONAL_S
IDLE 19766 [(4,4)] HALF_D_PLUS_2 [19751] [] [] [] [] [19764,19765,19766,19767] CONDITIONAL_S
DISCARD 19767 [(5,4)] 0 [19751] [] [] [] [] [19764,19765,19766,19767] CONDITIONAL_S
MERGE 19768 [(2,4),(3,4)] D [19759] [] [] [] [((2,4),(3,4))] [19768,19769,19770,19771] CONDITIONAL_S
Y_MEAS 19769 [(3,4)] HALF_D_PLUS_2 [19759] [] [] [] [] [19768,19769,19770,19771] CONDITIONAL_S
IDLE 19770 [(2,4)] HALF_D_PLUS_2 [19759] [] [] [] [] [19768,19769,19770,19771] CONDITIONAL_S
DISCARD 19771 [(3,4)] 0 [19759] [] [] [] [] [19768,19769,19770,19771] CONDITIONAL_S
MERGE 19772 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19772,19773,19774,19775] CONDITIONAL_S
Y_MEAS 19773 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19772,19773,19774,19775] CONDITIONAL_S
IDLE 19774 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19772,19773,19774,19775] CONDITIONAL_S
DISCARD 19775 [(3,6)] 0 [] [] [] [] [] [19772,19773,19774,19775] CONDITIONAL_S
INJECT_T 19776 [(0,6)] D [] [] [] [] [] [] none
MERGE 19777 [(1,6),(2,6),(0,6)] D [] [19780,19781,19782,19783] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19778 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19779 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19780 [(2,6),(3,6)] D [19777] [] [] [] [((2,6),(3,6))] [19780,19781,19782,19783] CONDITIONAL_S
Y_MEAS 19781 [(3,6)] HALF_D_PLUS_2 [19777] [] [] [] [] [19780,19781,19782,19783] CONDITIONAL_S
IDLE 19782 [(2,6)] HALF_D_PLUS_2 [19777] [] [] [] [] [19780,19781,19782,19783] CONDITIONAL_S
DISCARD 19783 [(3,6)] 0 [19777] [] [] [] [] [19780,19781,19782,19783] CONDITIONAL_S
INJECT_T 19784 [(0,4)] D [] [] [] [] [] [] none
MERGE 19785 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19792,19793,19794,19795] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19786 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19787 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19788 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19789 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19790 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19791 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19792 [(4,4),(5,4)] D [19785] [] [] [] [((4,4),(5,4))] [19792,19793,19794,19795] CONDITIONAL_S
Y_MEAS 19793 [(5,4)] HALF_D_PLUS_2 [19785] [] [] [] [] [19792,19793,19794,19795] CONDITIONAL_S
IDLE 19794 [(4,4)] HALF_D_PLUS_2 [19785] [] [] [] [] [19792,19793,19794,19795] CONDITIONAL_S
DISCARD 19795 [(5,4)] 0 [19785] [] [] [] [] [19792,19793,19794,19795] CONDITIONAL_S
MERGE 19796 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19796,19797,19798,19799] CONDITIONAL_S
Y_MEAS 19797 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19796,19797,19798,19799] CONDITIONAL_S
IDLE 19798 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19796,19797,19798,19799] CONDITIONAL_S
DISCARD 19799 [(3,4)] 0 [] [] [] [] [] [19796,19797,19798,19799] CONDITIONAL_S
INJECT_T 19800 [(0,4)] D [] [] [] [] [] [] none
MERGE 19801 [(2,4),(0,4),(1,4)] D [] [19804,19805,19806,19807] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19802 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19803 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19804 [(2,4),(3,4)] D [19801] [] [] [] [((2,4),(3,4))] [19804,19805,19806,19807] CONDITIONAL_S
Y_MEAS 19805 [(3,4)] HALF_D_PLUS_2 [19801] [] [] [] [] [19804,19805,19806,19807] CONDITIONAL_S
IDLE 19806 [(2,4)] HALF_D_PLUS_2 [19801] [] [] [] [] [19804,19805,19806,19807] CONDITIONAL_S
DISCARD 19807 [(3,4)] 0 [19801] [] [] [] [] [19804,19805,19806,19807] CONDITIONAL_S
MERGE 19808 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19808,19809,19810,19811] CONDITIONAL_S
Y_MEAS 19809 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19808,19809,19810,19811] CONDITIONAL_S
IDLE 19810 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19808,19809,19810,19811] CONDITIONAL_S
DISCARD 19811 [(3,6)] 0 [] [] [] [] [] [19808,19809,19810,19811] CONDITIONAL_S
INJECT_T 19812 [(0,6)] D [] [] [] [] [] [] none
MERGE 19813 [(1,6),(2,6),(0,6)] D [] [19816,19817,19818,19819] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19814 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19815 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19816 [(2,6),(3,6)] D [19813] [] [] [] [((2,6),(3,6))] [19816,19817,19818,19819] CONDITIONAL_S
Y_MEAS 19817 [(3,6)] HALF_D_PLUS_2 [19813] [] [] [] [] [19816,19817,19818,19819] CONDITIONAL_S
IDLE 19818 [(2,6)] HALF_D_PLUS_2 [19813] [] [] [] [] [19816,19817,19818,19819] CONDITIONAL_S
DISCARD 19819 [(3,6)] 0 [19813] [] [] [] [] [19816,19817,19818,19819] CONDITIONAL_S
MERGE 19820 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19820,19821,19822,19823] CONDITIONAL_S
Y_MEAS 19821 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19820,19821,19822,19823] CONDITIONAL_S
IDLE 19822 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19820,19821,19822,19823] CONDITIONAL_S
DISCARD 19823 [(5,4)] 0 [] [] [] [] [] [19820,19821,19822,19823] CONDITIONAL_S
INJECT_T 19824 [(0,4)] D [] [] [] [] [] [] none
MERGE 19825 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19840,19841,19838,19839] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19826 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19827 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19828 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19829 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19830 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19831 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19832 [(0,2)] D [] [] [] [] [] [] none
MERGE 19833 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [19842,19843,19844,19845] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 19834 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 19835 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19836 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19837 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 19838 [(4,4),(5,4)] D [19825] [] [] [] [((4,4),(5,4))] [19840,19841,19838,19839] CONDITIONAL_S
Y_MEAS 19839 [(5,4)] HALF_D_PLUS_2 [19825] [] [] [] [] [19840,19841,19838,19839] CONDITIONAL_S
IDLE 19840 [(4,4)] HALF_D_PLUS_2 [19825] [] [] [] [] [19840,19841,19838,19839] CONDITIONAL_S
DISCARD 19841 [(5,4)] 0 [19825] [] [] [] [] [19840,19841,19838,19839] CONDITIONAL_S
MERGE 19842 [(2,4),(3,4)] D [19833] [] [] [] [((2,4),(3,4))] [19842,19843,19844,19845] CONDITIONAL_S
Y_MEAS 19843 [(3,4)] HALF_D_PLUS_2 [19833] [] [] [] [] [19842,19843,19844,19845] CONDITIONAL_S
IDLE 19844 [(2,4)] HALF_D_PLUS_2 [19833] [] [] [] [] [19842,19843,19844,19845] CONDITIONAL_S
DISCARD 19845 [(3,4)] 0 [19833] [] [] [] [] [19842,19843,19844,19845] CONDITIONAL_S
INJECT_T 19846 [(0,6)] D [] [] [] [] [] [] none
MERGE 19847 [(1,6),(2,6),(0,6)] D [] [19850,19851,19852,19853] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19848 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19849 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19850 [(2,6),(3,6)] D [19847] [] [] [] [((2,6),(3,6))] [19850,19851,19852,19853] CONDITIONAL_S
Y_MEAS 19851 [(3,6)] HALF_D_PLUS_2 [19847] [] [] [] [] [19850,19851,19852,19853] CONDITIONAL_S
IDLE 19852 [(2,6)] HALF_D_PLUS_2 [19847] [] [] [] [] [19850,19851,19852,19853] CONDITIONAL_S
DISCARD 19853 [(3,6)] 0 [19847] [] [] [] [] [19850,19851,19852,19853] CONDITIONAL_S
INJECT_T 19854 [(0,4)] D [] [] [] [] [] [] none
MERGE 19855 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19868,19869,19870,19871] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19856 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19857 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19858 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19859 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19860 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19861 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19862 [(0,2)] D [] [] [] [] [] [] none
MERGE 19863 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [19872,19873,19874,19875] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 19864 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 19865 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19866 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19867 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 19868 [(4,4),(5,4)] D [19855] [] [] [] [((4,4),(5,4))] [19868,19869,19870,19871] CONDITIONAL_S
Y_MEAS 19869 [(5,4)] HALF_D_PLUS_2 [19855] [] [] [] [] [19868,19869,19870,19871] CONDITIONAL_S
IDLE 19870 [(4,4)] HALF_D_PLUS_2 [19855] [] [] [] [] [19868,19869,19870,19871] CONDITIONAL_S
DISCARD 19871 [(5,4)] 0 [19855] [] [] [] [] [19868,19869,19870,19871] CONDITIONAL_S
MERGE 19872 [(2,4),(3,4)] D [19863] [] [] [] [((2,4),(3,4))] [19872,19873,19874,19875] CONDITIONAL_S
Y_MEAS 19873 [(3,4)] HALF_D_PLUS_2 [19863] [] [] [] [] [19872,19873,19874,19875] CONDITIONAL_S
IDLE 19874 [(2,4)] HALF_D_PLUS_2 [19863] [] [] [] [] [19872,19873,19874,19875] CONDITIONAL_S
DISCARD 19875 [(3,4)] 0 [19863] [] [] [] [] [19872,19873,19874,19875] CONDITIONAL_S
INJECT_T 19876 [(0,6)] D [] [] [] [] [] [] none
MERGE 19877 [(1,6),(2,6),(0,6)] D [] [19880,19881,19882,19883] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19878 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19879 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19880 [(2,6),(3,6)] D [19877] [] [] [] [((2,6),(3,6))] [19880,19881,19882,19883] CONDITIONAL_S
Y_MEAS 19881 [(3,6)] HALF_D_PLUS_2 [19877] [] [] [] [] [19880,19881,19882,19883] CONDITIONAL_S
IDLE 19882 [(2,6)] HALF_D_PLUS_2 [19877] [] [] [] [] [19880,19881,19882,19883] CONDITIONAL_S
DISCARD 19883 [(3,6)] 0 [19877] [] [] [] [] [19880,19881,19882,19883] CONDITIONAL_S
MERGE 19884 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19884,19885,19886,19887] CONDITIONAL_S
Y_MEAS 19885 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19884,19885,19886,19887] CONDITIONAL_S
IDLE 19886 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19884,19885,19886,19887] CONDITIONAL_S
DISCARD 19887 [(5,4)] 0 [] [] [] [] [] [19884,19885,19886,19887] CONDITIONAL_S
INJECT_T 19888 [(0,4)] D [] [] [] [] [] [] none
MERGE 19889 [(4,4),(5,5),(0,4),(1,5),(5,4),(1,4),(4,5),(2,5),(3,5)] D [] [19916,19917,19918,19919] [] [] [((4,5),(5,5)),((1,4),(1,5)),((2,5),(3,5)),((5,5),(5,4)),((1,5),(2,5)),((5,4),(4,4)),((3,5),(4,5)),((0,4),(1,4))] [] none
DISCARD 19890 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19891 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19892 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19893 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19894 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 19895 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 19896 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 19897 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19898 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [19898,19899,19900,19901] CONDITIONAL_S
Y_MEAS 19899 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [19898,19899,19900,19901] CONDITIONAL_S
IDLE 19900 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [19898,19899,19900,19901] CONDITIONAL_S
DISCARD 19901 [(3,4)] 0 [] [] [] [] [] [19898,19899,19900,19901] CONDITIONAL_S
INJECT_T 19902 [(0,2)] D [] [] [] [] [] [] none
MERGE 19903 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [19908,19909,19910,19911] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 19904 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 19905 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19906 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19907 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 19908 [(2,4),(3,4)] D [19903] [] [] [] [((2,4),(3,4))] [19908,19909,19910,19911] CONDITIONAL_S
Y_MEAS 19909 [(3,4)] HALF_D_PLUS_2 [19903] [] [] [] [] [19908,19909,19910,19911] CONDITIONAL_S
IDLE 19910 [(2,4)] HALF_D_PLUS_2 [19903] [] [] [] [] [19908,19909,19910,19911] CONDITIONAL_S
DISCARD 19911 [(3,4)] 0 [19903] [] [] [] [] [19908,19909,19910,19911] CONDITIONAL_S
MERGE 19912 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19912,19913,19914,19915] CONDITIONAL_S
Y_MEAS 19913 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19912,19913,19914,19915] CONDITIONAL_S
IDLE 19914 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19912,19913,19914,19915] CONDITIONAL_S
DISCARD 19915 [(3,6)] 0 [] [] [] [] [] [19912,19913,19914,19915] CONDITIONAL_S
MERGE 19916 [(4,4),(5,4)] D [19889] [] [] [] [((4,4),(5,4))] [19916,19917,19918,19919] CONDITIONAL_S
Y_MEAS 19917 [(5,4)] HALF_D_PLUS_2 [19889] [] [] [] [] [19916,19917,19918,19919] CONDITIONAL_S
IDLE 19918 [(4,4)] HALF_D_PLUS_2 [19889] [] [] [] [] [19916,19917,19918,19919] CONDITIONAL_S
DISCARD 19919 [(5,4)] 0 [19889] [] [] [] [] [19916,19917,19918,19919] CONDITIONAL_S
INJECT_T 19920 [(0,6)] D [] [] [] [] [] [] none
MERGE 19921 [(1,6),(2,6),(0,6)] D [] [19924,19925,19926,19927] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19922 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19923 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19924 [(2,6),(3,6)] D [19921] [] [] [] [((2,6),(3,6))] [19924,19925,19926,19927] CONDITIONAL_S
Y_MEAS 19925 [(3,6)] HALF_D_PLUS_2 [19921] [] [] [] [] [19924,19925,19926,19927] CONDITIONAL_S
IDLE 19926 [(2,6)] HALF_D_PLUS_2 [19921] [] [] [] [] [19924,19925,19926,19927] CONDITIONAL_S
DISCARD 19927 [(3,6)] 0 [19921] [] [] [] [] [19924,19925,19926,19927] CONDITIONAL_S
INJECT_T 19928 [(0,4)] D [] [] [] [] [] [] none
MERGE 19929 [(2,4),(0,4),(1,4)] D [] [19932,19933,19934,19935] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19930 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19931 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19932 [(2,4),(3,4)] D [19929] [] [] [] [((2,4),(3,4))] [19932,19933,19934,19935] CONDITIONAL_S
Y_MEAS 19933 [(3,4)] HALF_D_PLUS_2 [19929] [] [] [] [] [19932,19933,19934,19935] CONDITIONAL_S
IDLE 19934 [(2,4)] HALF_D_PLUS_2 [19929] [] [] [] [] [19932,19933,19934,19935] CONDITIONAL_S
DISCARD 19935 [(3,4)] 0 [19929] [] [] [] [] [19932,19933,19934,19935] CONDITIONAL_S
MERGE 19936 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19936,19937,19938,19939] CONDITIONAL_S
Y_MEAS 19937 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19936,19937,19938,19939] CONDITIONAL_S
IDLE 19938 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19936,19937,19938,19939] CONDITIONAL_S
DISCARD 19939 [(5,4)] 0 [] [] [] [] [] [19936,19937,19938,19939] CONDITIONAL_S
MERGE 19940 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19941 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19942 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19943 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19944 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19945 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19946 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19947 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19947,19948,19949,19950] CONDITIONAL_S
Y_MEAS 19948 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19947,19948,19949,19950] CONDITIONAL_S
IDLE 19949 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19947,19948,19949,19950] CONDITIONAL_S
DISCARD 19950 [(3,6)] 0 [] [] [] [] [] [19947,19948,19949,19950] CONDITIONAL_S
MERGE 19951 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19952,19953,19954,19951] CONDITIONAL_S
Y_MEAS 19952 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19952,19953,19954,19951] CONDITIONAL_S
IDLE 19953 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19952,19953,19954,19951] CONDITIONAL_S
DISCARD 19954 [(5,4)] 0 [] [] [] [] [] [19952,19953,19954,19951] CONDITIONAL_S
INJECT_T 19955 [(0,6)] D [] [] [] [] [] [] none
MERGE 19956 [(1,6),(2,6),(0,6)] D [] [19960,19961,19962,19959] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19957 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19958 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19959 [(2,6),(3,6)] D [19956] [] [] [] [((2,6),(3,6))] [19960,19961,19962,19959] CONDITIONAL_S
Y_MEAS 19960 [(3,6)] HALF_D_PLUS_2 [19956] [] [] [] [] [19960,19961,19962,19959] CONDITIONAL_S
IDLE 19961 [(2,6)] HALF_D_PLUS_2 [19956] [] [] [] [] [19960,19961,19962,19959] CONDITIONAL_S
DISCARD 19962 [(3,6)] 0 [19956] [] [] [] [] [19960,19961,19962,19959] CONDITIONAL_S
INJECT_T 19963 [(0,4)] D [] [] [] [] [] [] none
MERGE 19964 [(2,4),(0,4),(1,4)] D [] [19968,19969,19970,19967] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19965 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19966 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19967 [(2,4),(3,4)] D [19964] [] [] [] [((2,4),(3,4))] [19968,19969,19970,19967] CONDITIONAL_S
Y_MEAS 19968 [(3,4)] HALF_D_PLUS_2 [19964] [] [] [] [] [19968,19969,19970,19967] CONDITIONAL_S
IDLE 19969 [(2,4)] HALF_D_PLUS_2 [19964] [] [] [] [] [19968,19969,19970,19967] CONDITIONAL_S
DISCARD 19970 [(3,4)] 0 [19964] [] [] [] [] [19968,19969,19970,19967] CONDITIONAL_S
MERGE 19971 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 19972 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19973 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19974 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19975 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19976 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19977 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19978 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19978,19979,19980,19981] CONDITIONAL_S
Y_MEAS 19979 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19978,19979,19980,19981] CONDITIONAL_S
IDLE 19980 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19978,19979,19980,19981] CONDITIONAL_S
DISCARD 19981 [(5,4)] 0 [] [] [] [] [] [19978,19979,19980,19981] CONDITIONAL_S
MERGE 19982 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [19984,19985,19982,19983] CONDITIONAL_S
Y_MEAS 19983 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [19984,19985,19982,19983] CONDITIONAL_S
IDLE 19984 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [19984,19985,19982,19983] CONDITIONAL_S
DISCARD 19985 [(3,6)] 0 [] [] [] [] [] [19984,19985,19982,19983] CONDITIONAL_S
INJECT_T 19986 [(0,4)] D [] [] [] [] [] [] none
MERGE 19987 [(2,4),(0,4),(1,4)] D [] [19994,19995,19996,19997] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 19988 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19989 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 19990 [(0,6)] D [] [] [] [] [] [] none
MERGE 19991 [(1,6),(2,6),(0,6)] D [] [20000,20001,19998,19999] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 19992 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19993 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19994 [(2,4),(3,4)] D [19987] [] [] [] [((2,4),(3,4))] [19994,19995,19996,19997] CONDITIONAL_S
Y_MEAS 19995 [(3,4)] HALF_D_PLUS_2 [19987] [] [] [] [] [19994,19995,19996,19997] CONDITIONAL_S
IDLE 19996 [(2,4)] HALF_D_PLUS_2 [19987] [] [] [] [] [19994,19995,19996,19997] CONDITIONAL_S
DISCARD 19997 [(3,4)] 0 [19987] [] [] [] [] [19994,19995,19996,19997] CONDITIONAL_S
MERGE 19998 [(2,6),(3,6)] D [19991] [] [] [] [((2,6),(3,6))] [20000,20001,19998,19999] CONDITIONAL_S
Y_MEAS 19999 [(3,6)] HALF_D_PLUS_2 [19991] [] [] [] [] [20000,20001,19998,19999] CONDITIONAL_S
IDLE 20000 [(2,6)] HALF_D_PLUS_2 [19991] [] [] [] [] [20000,20001,19998,19999] CONDITIONAL_S
DISCARD 20001 [(3,6)] 0 [19991] [] [] [] [] [20000,20001,19998,19999] CONDITIONAL_S
MERGE 20002 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20002,20003,20004,20005] CONDITIONAL_S
Y_MEAS 20003 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20002,20003,20004,20005] CONDITIONAL_S
IDLE 20004 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20002,20003,20004,20005] CONDITIONAL_S
DISCARD 20005 [(5,4)] 0 [] [] [] [] [] [20002,20003,20004,20005] CONDITIONAL_S
INJECT_T 20006 [(0,4)] D [] [] [] [] [] [] none
MERGE 20007 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20016,20017,20014,20015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20008 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20009 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20010 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20011 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20012 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20013 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20014 [(4,4),(5,4)] D [20007] [] [] [] [((4,4),(5,4))] [20016,20017,20014,20015] CONDITIONAL_S
Y_MEAS 20015 [(5,4)] HALF_D_PLUS_2 [20007] [] [] [] [] [20016,20017,20014,20015] CONDITIONAL_S
IDLE 20016 [(4,4)] HALF_D_PLUS_2 [20007] [] [] [] [] [20016,20017,20014,20015] CONDITIONAL_S
DISCARD 20017 [(5,4)] 0 [20007] [] [] [] [] [20016,20017,20014,20015] CONDITIONAL_S
MERGE 20018 [(2,4),(0,4),(1,4)] D [] [] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20019 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20020 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 20021 [(0,6)] D [] [] [] [] [] [] none
MERGE 20022 [(1,6),(2,6),(0,6)] D [] [20032,20029,20030,20031] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 20023 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20024 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 20025 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20025,20026,20027,20028] CONDITIONAL_S
Y_MEAS 20026 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20025,20026,20027,20028] CONDITIONAL_S
IDLE 20027 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20025,20026,20027,20028] CONDITIONAL_S
DISCARD 20028 [(3,4)] 0 [] [] [] [] [] [20025,20026,20027,20028] CONDITIONAL_S
MERGE 20029 [(2,6),(3,6)] D [20022] [] [] [] [((2,6),(3,6))] [20032,20029,20030,20031] CONDITIONAL_S
Y_MEAS 20030 [(3,6)] HALF_D_PLUS_2 [20022] [] [] [] [] [20032,20029,20030,20031] CONDITIONAL_S
IDLE 20031 [(2,6)] HALF_D_PLUS_2 [20022] [] [] [] [] [20032,20029,20030,20031] CONDITIONAL_S
DISCARD 20032 [(3,6)] 0 [20022] [] [] [] [] [20032,20029,20030,20031] CONDITIONAL_S
MERGE 20033 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20033,20034,20035,20036] CONDITIONAL_S
Y_MEAS 20034 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20033,20034,20035,20036] CONDITIONAL_S
IDLE 20035 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20033,20034,20035,20036] CONDITIONAL_S
DISCARD 20036 [(5,4)] 0 [] [] [] [] [] [20033,20034,20035,20036] CONDITIONAL_S
INJECT_T 20037 [(0,4)] D [] [] [] [] [] [] none
MERGE 20038 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [20049,20050,20051,20052] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 20039 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20040 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20041 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 20042 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 20043 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20044 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20045 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [20048,20045,20046,20047] CONDITIONAL_S
Y_MEAS 20046 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [20048,20045,20046,20047] CONDITIONAL_S
IDLE 20047 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [20048,20045,20046,20047] CONDITIONAL_S
DISCARD 20048 [(3,6)] 0 [] [] [] [] [] [20048,20045,20046,20047] CONDITIONAL_S
MERGE 20049 [(4,4),(5,4)] D [20038] [] [] [] [((4,4),(5,4))] [20049,20050,20051,20052] CONDITIONAL_S
Y_MEAS 20050 [(5,4)] HALF_D_PLUS_2 [20038] [] [] [] [] [20049,20050,20051,20052] CONDITIONAL_S
IDLE 20051 [(4,4)] HALF_D_PLUS_2 [20038] [] [] [] [] [20049,20050,20051,20052] CONDITIONAL_S
DISCARD 20052 [(5,4)] 0 [20038] [] [] [] [] [20049,20050,20051,20052] CONDITIONAL_S
INJECT_T 20053 [(0,6)] D [] [] [] [] [] [] none
MERGE 20054 [(1,6),(2,6),(0,6)] D [] [20065,20066,20067,20068] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 20055 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20056 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 20057 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20057,20058,20059,20060] CONDITIONAL_S
Y_MEAS 20058 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20057,20058,20059,20060] CONDITIONAL_S
IDLE 20059 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20057,20058,20059,20060] CONDITIONAL_S
DISCARD 20060 [(3,4)] 0 [] [] [] [] [] [20057,20058,20059,20060] CONDITIONAL_S
INJECT_T 20061 [(0,4)] D [] [] [] [] [] [] none
MERGE 20062 [(2,4),(0,4),(1,4)] D [] [20072,20069,20070,20071] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20063 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20064 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20065 [(2,6),(3,6)] D [20054] [] [] [] [((2,6),(3,6))] [20065,20066,20067,20068] CONDITIONAL_S
Y_MEAS 20066 [(3,6)] HALF_D_PLUS_2 [20054] [] [] [] [] [20065,20066,20067,20068] CONDITIONAL_S
IDLE 20067 [(2,6)] HALF_D_PLUS_2 [20054] [] [] [] [] [20065,20066,20067,20068] CONDITIONAL_S
DISCARD 20068 [(3,6)] 0 [20054] [] [] [] [] [20065,20066,20067,20068] CONDITIONAL_S
MERGE 20069 [(2,4),(3,4)] D [20062] [] [] [] [((2,4),(3,4))] [20072,20069,20070,20071] CONDITIONAL_S
Y_MEAS 20070 [(3,4)] HALF_D_PLUS_2 [20062] [] [] [] [] [20072,20069,20070,20071] CONDITIONAL_S
IDLE 20071 [(2,4)] HALF_D_PLUS_2 [20062] [] [] [] [] [20072,20069,20070,20071] CONDITIONAL_S
DISCARD 20072 [(3,4)] 0 [20062] [] [] [] [] [20072,20069,20070,20071] CONDITIONAL_S
MERGE 20073 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20073,20074,20075,20076] CONDITIONAL_S
Y_MEAS 20074 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20073,20074,20075,20076] CONDITIONAL_S
IDLE 20075 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20073,20074,20075,20076] CONDITIONAL_S
DISCARD 20076 [(5,4)] 0 [] [] [] [] [] [20073,20074,20075,20076] CONDITIONAL_S
INJECT_T 20077 [(0,4)] D [] [] [] [] [] [] none
MERGE 20078 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20096,20093,20094,20095] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20079 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20080 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20081 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20082 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20083 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20084 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 20085 [(0,6)] D [] [] [] [] [] [] none
MERGE 20086 [(1,6),(2,6),(0,6)] D [] [20089,20090,20091,20092] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 20087 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20088 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 20089 [(2,6),(3,6)] D [20086] [] [] [] [((2,6),(3,6))] [20089,20090,20091,20092] CONDITIONAL_S
Y_MEAS 20090 [(3,6)] HALF_D_PLUS_2 [20086] [] [] [] [] [20089,20090,20091,20092] CONDITIONAL_S
IDLE 20091 [(2,6)] HALF_D_PLUS_2 [20086] [] [] [] [] [20089,20090,20091,20092] CONDITIONAL_S
DISCARD 20092 [(3,6)] 0 [20086] [] [] [] [] [20089,20090,20091,20092] CONDITIONAL_S
MERGE 20093 [(4,4),(5,4)] D [20078] [] [] [] [((4,4),(5,4))] [20096,20093,20094,20095] CONDITIONAL_S
Y_MEAS 20094 [(5,4)] HALF_D_PLUS_2 [20078] [] [] [] [] [20096,20093,20094,20095] CONDITIONAL_S
IDLE 20095 [(4,4)] HALF_D_PLUS_2 [20078] [] [] [] [] [20096,20093,20094,20095] CONDITIONAL_S
DISCARD 20096 [(5,4)] 0 [20078] [] [] [] [] [20096,20093,20094,20095] CONDITIONAL_S
MERGE 20097 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20097,20098,20099,20100] CONDITIONAL_S
Y_MEAS 20098 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20097,20098,20099,20100] CONDITIONAL_S
IDLE 20099 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20097,20098,20099,20100] CONDITIONAL_S
DISCARD 20100 [(3,4)] 0 [] [] [] [] [] [20097,20098,20099,20100] CONDITIONAL_S
INJECT_T 20101 [(0,4)] D [] [] [] [] [] [] none
MERGE 20102 [(2,4),(0,4),(1,4)] D [] [20105,20106,20107,20108] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20103 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20104 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20105 [(2,4),(3,4)] D [20102] [] [] [] [((2,4),(3,4))] [20105,20106,20107,20108] CONDITIONAL_S
Y_MEAS 20106 [(3,4)] HALF_D_PLUS_2 [20102] [] [] [] [] [20105,20106,20107,20108] CONDITIONAL_S
IDLE 20107 [(2,4)] HALF_D_PLUS_2 [20102] [] [] [] [] [20105,20106,20107,20108] CONDITIONAL_S
DISCARD 20108 [(3,4)] 0 [20102] [] [] [] [] [20105,20106,20107,20108] CONDITIONAL_S
INJECT_T 20109 [(0,4)] D [] [] [] [] [] [] none
MERGE 20110 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20121,20122,20123,20124] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20111 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20112 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20113 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20114 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20115 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20116 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20117 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [20120,20117,20118,20119] CONDITIONAL_S
Y_MEAS 20118 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [20120,20117,20118,20119] CONDITIONAL_S
IDLE 20119 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [20120,20117,20118,20119] CONDITIONAL_S
DISCARD 20120 [(3,6)] 0 [] [] [] [] [] [20120,20117,20118,20119] CONDITIONAL_S
MERGE 20121 [(4,4),(5,4)] D [20110] [] [] [] [((4,4),(5,4))] [20121,20122,20123,20124] CONDITIONAL_S
Y_MEAS 20122 [(5,4)] HALF_D_PLUS_2 [20110] [] [] [] [] [20121,20122,20123,20124] CONDITIONAL_S
IDLE 20123 [(4,4)] HALF_D_PLUS_2 [20110] [] [] [] [] [20121,20122,20123,20124] CONDITIONAL_S
DISCARD 20124 [(5,4)] 0 [20110] [] [] [] [] [20121,20122,20123,20124] CONDITIONAL_S
INJECT_T 20125 [(0,6)] D [] [] [] [] [] [] none
MERGE 20126 [(1,6),(2,6),(0,6)] D [] [20136,20133,20134,20135] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 20127 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20128 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 20129 [(0,4)] D [] [] [] [] [] [] none
MERGE 20130 [(2,4),(0,4),(1,4)] D [] [20137,20138,20139,20140] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20131 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20132 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20133 [(2,6),(3,6)] D [20126] [] [] [] [((2,6),(3,6))] [20136,20133,20134,20135] CONDITIONAL_S
Y_MEAS 20134 [(3,6)] HALF_D_PLUS_2 [20126] [] [] [] [] [20136,20133,20134,20135] CONDITIONAL_S
IDLE 20135 [(2,6)] HALF_D_PLUS_2 [20126] [] [] [] [] [20136,20133,20134,20135] CONDITIONAL_S
DISCARD 20136 [(3,6)] 0 [20126] [] [] [] [] [20136,20133,20134,20135] CONDITIONAL_S
MERGE 20137 [(2,4),(3,4)] D [20130] [] [] [] [((2,4),(3,4))] [20137,20138,20139,20140] CONDITIONAL_S
Y_MEAS 20138 [(3,4)] HALF_D_PLUS_2 [20130] [] [] [] [] [20137,20138,20139,20140] CONDITIONAL_S
IDLE 20139 [(2,4)] HALF_D_PLUS_2 [20130] [] [] [] [] [20137,20138,20139,20140] CONDITIONAL_S
DISCARD 20140 [(3,4)] 0 [20130] [] [] [] [] [20137,20138,20139,20140] CONDITIONAL_S
INJECT_T 20141 [(0,4)] D [] [] [] [] [] [] none
MERGE 20142 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20152,20149,20150,20151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20143 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20144 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20145 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20146 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20147 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20148 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20149 [(4,4),(5,4)] D [20142] [] [] [] [((4,4),(5,4))] [20152,20149,20150,20151] CONDITIONAL_S
Y_MEAS 20150 [(5,4)] HALF_D_PLUS_2 [20142] [] [] [] [] [20152,20149,20150,20151] CONDITIONAL_S
IDLE 20151 [(4,4)] HALF_D_PLUS_2 [20142] [] [] [] [] [20152,20149,20150,20151] CONDITIONAL_S
DISCARD 20152 [(5,4)] 0 [20142] [] [] [] [] [20152,20149,20150,20151] CONDITIONAL_S
INJECT_T 20153 [(0,6)] D [] [] [] [] [] [] none
MERGE 20154 [(1,6),(2,6),(0,6)] D [] [20160,20157,20158,20159] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 20155 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20156 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 20157 [(2,6),(3,6)] D [20154] [] [] [] [((2,6),(3,6))] [20160,20157,20158,20159] CONDITIONAL_S
Y_MEAS 20158 [(3,6)] HALF_D_PLUS_2 [20154] [] [] [] [] [20160,20157,20158,20159] CONDITIONAL_S
IDLE 20159 [(2,6)] HALF_D_PLUS_2 [20154] [] [] [] [] [20160,20157,20158,20159] CONDITIONAL_S
DISCARD 20160 [(3,6)] 0 [20154] [] [] [] [] [20160,20157,20158,20159] CONDITIONAL_S
MERGE 20161 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20161,20162,20163,20164] CONDITIONAL_S
Y_MEAS 20162 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20161,20162,20163,20164] CONDITIONAL_S
IDLE 20163 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20161,20162,20163,20164] CONDITIONAL_S
DISCARD 20164 [(3,4)] 0 [] [] [] [] [] [20161,20162,20163,20164] CONDITIONAL_S
INJECT_T 20165 [(0,4)] D [] [] [] [] [] [] none
MERGE 20166 [(2,4),(0,4),(1,4)] D [] [20169,20170,20171,20172] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20167 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20168 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20169 [(2,4),(3,4)] D [20166] [] [] [] [((2,4),(3,4))] [20169,20170,20171,20172] CONDITIONAL_S
Y_MEAS 20170 [(3,4)] HALF_D_PLUS_2 [20166] [] [] [] [] [20169,20170,20171,20172] CONDITIONAL_S
IDLE 20171 [(2,4)] HALF_D_PLUS_2 [20166] [] [] [] [] [20169,20170,20171,20172] CONDITIONAL_S
DISCARD 20172 [(3,4)] 0 [20166] [] [] [] [] [20169,20170,20171,20172] CONDITIONAL_S
INJECT_T 20173 [(4,0)] D [] [] [] [] [] [] none
MERGE 20174 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [20185,20186,20187,20188] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 20175 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 20176 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 20177 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 20178 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 20179 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 20180 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 20181 [(0,6)] D [] [] [] [] [] [] none
MERGE 20182 [(1,6),(2,6),(0,6)] D [] [20192,20189,20190,20191] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 20183 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20184 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 20185 [(4,4),(5,4)] D [20174] [] [] [] [((4,4),(5,4))] [20185,20186,20187,20188] CONDITIONAL_S
Y_MEAS 20186 [(5,4)] HALF_D_PLUS_2 [20174] [] [] [] [] [20185,20186,20187,20188] CONDITIONAL_S
IDLE 20187 [(4,4)] HALF_D_PLUS_2 [20174] [] [] [] [] [20185,20186,20187,20188] CONDITIONAL_S
DISCARD 20188 [(5,4)] 0 [20174] [] [] [] [] [20185,20186,20187,20188] CONDITIONAL_S
MERGE 20189 [(2,6),(3,6)] D [20182] [] [] [] [((2,6),(3,6))] [20192,20189,20190,20191] CONDITIONAL_S
Y_MEAS 20190 [(3,6)] HALF_D_PLUS_2 [20182] [] [] [] [] [20192,20189,20190,20191] CONDITIONAL_S
IDLE 20191 [(2,6)] HALF_D_PLUS_2 [20182] [] [] [] [] [20192,20189,20190,20191] CONDITIONAL_S
DISCARD 20192 [(3,6)] 0 [20182] [] [] [] [] [20192,20189,20190,20191] CONDITIONAL_S
INJECT_T 20193 [(0,4)] D [] [] [] [] [] [] none
MERGE 20194 [(2,4),(0,4),(1,4)] D [] [20200,20197,20198,20199] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20195 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20196 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20197 [(2,4),(3,4)] D [20194] [] [] [] [((2,4),(3,4))] [20200,20197,20198,20199] CONDITIONAL_S
Y_MEAS 20198 [(3,4)] HALF_D_PLUS_2 [20194] [] [] [] [] [20200,20197,20198,20199] CONDITIONAL_S
IDLE 20199 [(2,4)] HALF_D_PLUS_2 [20194] [] [] [] [] [20200,20197,20198,20199] CONDITIONAL_S
DISCARD 20200 [(3,4)] 0 [20194] [] [] [] [] [20200,20197,20198,20199] CONDITIONAL_S
MERGE 20201 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20201,20202,20203,20204] CONDITIONAL_S
Y_MEAS 20202 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20201,20202,20203,20204] CONDITIONAL_S
IDLE 20203 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20201,20202,20203,20204] CONDITIONAL_S
DISCARD 20204 [(5,4)] 0 [] [] [] [] [] [20201,20202,20203,20204] CONDITIONAL_S
INJECT_T 20205 [(0,4)] D [] [] [] [] [] [] none
MERGE 20206 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20217,20218,20219,20220] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20207 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20208 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20209 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20210 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20211 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20212 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20213 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [20216,20213,20214,20215] CONDITIONAL_S
Y_MEAS 20214 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [20216,20213,20214,20215] CONDITIONAL_S
IDLE 20215 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [20216,20213,20214,20215] CONDITIONAL_S
DISCARD 20216 [(3,6)] 0 [] [] [] [] [] [20216,20213,20214,20215] CONDITIONAL_S
MERGE 20217 [(4,4),(5,4)] D [20206] [] [] [] [((4,4),(5,4))] [20217,20218,20219,20220] CONDITIONAL_S
Y_MEAS 20218 [(5,4)] HALF_D_PLUS_2 [20206] [] [] [] [] [20217,20218,20219,20220] CONDITIONAL_S
IDLE 20219 [(4,4)] HALF_D_PLUS_2 [20206] [] [] [] [] [20217,20218,20219,20220] CONDITIONAL_S
DISCARD 20220 [(5,4)] 0 [20206] [] [] [] [] [20217,20218,20219,20220] CONDITIONAL_S
MERGE 20221 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20224,20221,20222,20223] CONDITIONAL_S
Y_MEAS 20222 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20224,20221,20222,20223] CONDITIONAL_S
IDLE 20223 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20224,20221,20222,20223] CONDITIONAL_S
DISCARD 20224 [(3,4)] 0 [] [] [] [] [] [20224,20221,20222,20223] CONDITIONAL_S
INJECT_T 20225 [(0,4)] D [] [] [] [] [] [] none
MERGE 20226 [(2,4),(0,4),(1,4)] D [] [20232,20229,20230,20231] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20227 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20228 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20229 [(2,4),(3,4)] D [20226] [] [] [] [((2,4),(3,4))] [20232,20229,20230,20231] CONDITIONAL_S
Y_MEAS 20230 [(3,4)] HALF_D_PLUS_2 [20226] [] [] [] [] [20232,20229,20230,20231] CONDITIONAL_S
IDLE 20231 [(2,4)] HALF_D_PLUS_2 [20226] [] [] [] [] [20232,20229,20230,20231] CONDITIONAL_S
DISCARD 20232 [(3,4)] 0 [20226] [] [] [] [] [20232,20229,20230,20231] CONDITIONAL_S
MERGE 20233 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 20234 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20235 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20236 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 20237 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 20238 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20239 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20240 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20240,20241,20242,20243] CONDITIONAL_S
Y_MEAS 20241 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20240,20241,20242,20243] CONDITIONAL_S
IDLE 20242 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20240,20241,20242,20243] CONDITIONAL_S
DISCARD 20243 [(5,4)] 0 [] [] [] [] [] [20240,20241,20242,20243] CONDITIONAL_S
MERGE 20244 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [20244,20245,20246,20247] CONDITIONAL_S
Y_MEAS 20245 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [20244,20245,20246,20247] CONDITIONAL_S
IDLE 20246 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [20244,20245,20246,20247] CONDITIONAL_S
DISCARD 20247 [(3,6)] 0 [] [] [] [] [] [20244,20245,20246,20247] CONDITIONAL_S
MERGE 20248 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20248,20249,20250,20251] CONDITIONAL_S
Y_MEAS 20249 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20248,20249,20250,20251] CONDITIONAL_S
IDLE 20250 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20248,20249,20250,20251] CONDITIONAL_S
DISCARD 20251 [(3,4)] 0 [] [] [] [] [] [20248,20249,20250,20251] CONDITIONAL_S
INJECT_T 20252 [(0,4)] D [] [] [] [] [] [] none
MERGE 20253 [(2,4),(0,4),(1,4)] D [] [20264,20265,20266,20267] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20254 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20255 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 20256 [(4,0)] D [] [] [] [] [] [] none
MERGE 20257 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [20268,20269,20270,20271] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 20258 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 20259 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 20260 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 20261 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 20262 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 20263 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 20264 [(2,4),(3,4)] D [20253] [] [] [] [((2,4),(3,4))] [20264,20265,20266,20267] CONDITIONAL_S
Y_MEAS 20265 [(3,4)] HALF_D_PLUS_2 [20253] [] [] [] [] [20264,20265,20266,20267] CONDITIONAL_S
IDLE 20266 [(2,4)] HALF_D_PLUS_2 [20253] [] [] [] [] [20264,20265,20266,20267] CONDITIONAL_S
DISCARD 20267 [(3,4)] 0 [20253] [] [] [] [] [20264,20265,20266,20267] CONDITIONAL_S
MERGE 20268 [(4,4),(5,4)] D [20257] [] [] [] [((4,4),(5,4))] [20268,20269,20270,20271] CONDITIONAL_S
Y_MEAS 20269 [(5,4)] HALF_D_PLUS_2 [20257] [] [] [] [] [20268,20269,20270,20271] CONDITIONAL_S
IDLE 20270 [(4,4)] HALF_D_PLUS_2 [20257] [] [] [] [] [20268,20269,20270,20271] CONDITIONAL_S
DISCARD 20271 [(5,4)] 0 [20257] [] [] [] [] [20268,20269,20270,20271] CONDITIONAL_S
INJECT_T 20272 [(0,4)] D [] [] [] [] [] [] none
MERGE 20273 [(2,4),(0,4),(1,4)] D [] [20276,20277,20278,20279] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20274 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20275 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20276 [(2,4),(3,4)] D [20273] [] [] [] [((2,4),(3,4))] [20276,20277,20278,20279] CONDITIONAL_S
Y_MEAS 20277 [(3,4)] HALF_D_PLUS_2 [20273] [] [] [] [] [20276,20277,20278,20279] CONDITIONAL_S
IDLE 20278 [(2,4)] HALF_D_PLUS_2 [20273] [] [] [] [] [20276,20277,20278,20279] CONDITIONAL_S
DISCARD 20279 [(3,4)] 0 [20273] [] [] [] [] [20276,20277,20278,20279] CONDITIONAL_S
MERGE 20280 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20280,20281,20282,20283] CONDITIONAL_S
Y_MEAS 20281 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20280,20281,20282,20283] CONDITIONAL_S
IDLE 20282 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20280,20281,20282,20283] CONDITIONAL_S
DISCARD 20283 [(5,4)] 0 [] [] [] [] [] [20280,20281,20282,20283] CONDITIONAL_S
INJECT_T 20284 [(0,4)] D [] [] [] [] [] [] none
MERGE 20285 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20292,20293,20294,20295] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20286 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20287 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20288 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20289 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20290 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20291 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20292 [(4,4),(5,4)] D [20285] [] [] [] [((4,4),(5,4))] [20292,20293,20294,20295] CONDITIONAL_S
Y_MEAS 20293 [(5,4)] HALF_D_PLUS_2 [20285] [] [] [] [] [20292,20293,20294,20295] CONDITIONAL_S
IDLE 20294 [(4,4)] HALF_D_PLUS_2 [20285] [] [] [] [] [20292,20293,20294,20295] CONDITIONAL_S
DISCARD 20295 [(5,4)] 0 [20285] [] [] [] [] [20292,20293,20294,20295] CONDITIONAL_S
INJECT_T 20296 [(0,4)] D [] [] [] [] [] [] none
MERGE 20297 [(2,4),(0,4),(1,4)] D [] [20300,20301,20302,20303] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20298 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20299 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20300 [(2,4),(3,4)] D [20297] [] [] [] [((2,4),(3,4))] [20300,20301,20302,20303] CONDITIONAL_S
Y_MEAS 20301 [(3,4)] HALF_D_PLUS_2 [20297] [] [] [] [] [20300,20301,20302,20303] CONDITIONAL_S
IDLE 20302 [(2,4)] HALF_D_PLUS_2 [20297] [] [] [] [] [20300,20301,20302,20303] CONDITIONAL_S
DISCARD 20303 [(3,4)] 0 [20297] [] [] [] [] [20300,20301,20302,20303] CONDITIONAL_S
INJECT_T 20304 [(0,4)] D [] [] [] [] [] [] none
MERGE 20305 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20312,20313,20314,20315] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20306 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20307 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20308 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20309 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20310 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20311 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20312 [(4,4),(5,4)] D [20305] [] [] [] [((4,4),(5,4))] [20312,20313,20314,20315] CONDITIONAL_S
Y_MEAS 20313 [(5,4)] HALF_D_PLUS_2 [20305] [] [] [] [] [20312,20313,20314,20315] CONDITIONAL_S
IDLE 20314 [(4,4)] HALF_D_PLUS_2 [20305] [] [] [] [] [20312,20313,20314,20315] CONDITIONAL_S
DISCARD 20315 [(5,4)] 0 [20305] [] [] [] [] [20312,20313,20314,20315] CONDITIONAL_S
MERGE 20316 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20316,20317,20318,20319] CONDITIONAL_S
Y_MEAS 20317 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20316,20317,20318,20319] CONDITIONAL_S
IDLE 20318 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20316,20317,20318,20319] CONDITIONAL_S
DISCARD 20319 [(3,4)] 0 [] [] [] [] [] [20316,20317,20318,20319] CONDITIONAL_S
INJECT_T 20320 [(0,4)] D [] [] [] [] [] [] none
MERGE 20321 [(2,4),(0,4),(1,4)] D [] [20324,20325,20326,20327] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20322 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20323 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20324 [(2,4),(3,4)] D [20321] [] [] [] [((2,4),(3,4))] [20324,20325,20326,20327] CONDITIONAL_S
Y_MEAS 20325 [(3,4)] HALF_D_PLUS_2 [20321] [] [] [] [] [20324,20325,20326,20327] CONDITIONAL_S
IDLE 20326 [(2,4)] HALF_D_PLUS_2 [20321] [] [] [] [] [20324,20325,20326,20327] CONDITIONAL_S
DISCARD 20327 [(3,4)] 0 [20321] [] [] [] [] [20324,20325,20326,20327] CONDITIONAL_S
INJECT_T 20328 [(4,0)] D [] [] [] [] [] [] none
MERGE 20329 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [20336,20337,20338,20339] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 20330 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 20331 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 20332 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 20333 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 20334 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 20335 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 20336 [(4,4),(5,4)] D [20329] [] [] [] [((4,4),(5,4))] [20336,20337,20338,20339] CONDITIONAL_S
Y_MEAS 20337 [(5,4)] HALF_D_PLUS_2 [20329] [] [] [] [] [20336,20337,20338,20339] CONDITIONAL_S
IDLE 20338 [(4,4)] HALF_D_PLUS_2 [20329] [] [] [] [] [20336,20337,20338,20339] CONDITIONAL_S
DISCARD 20339 [(5,4)] 0 [20329] [] [] [] [] [20336,20337,20338,20339] CONDITIONAL_S
MERGE 20340 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20340,20341,20342,20343] CONDITIONAL_S
Y_MEAS 20341 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20340,20341,20342,20343] CONDITIONAL_S
IDLE 20342 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20340,20341,20342,20343] CONDITIONAL_S
DISCARD 20343 [(3,4)] 0 [] [] [] [] [] [20340,20341,20342,20343] CONDITIONAL_S
INJECT_T 20344 [(0,4)] D [] [] [] [] [] [] none
MERGE 20345 [(2,4),(0,4),(1,4)] D [] [20356,20357,20358,20359] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20346 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20347 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 20348 [(4,0)] D [] [] [] [] [] [] none
MERGE 20349 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [20360,20361,20362,20363] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 20350 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 20351 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 20352 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 20353 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 20354 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 20355 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 20356 [(2,4),(3,4)] D [20345] [] [] [] [((2,4),(3,4))] [20356,20357,20358,20359] CONDITIONAL_S
Y_MEAS 20357 [(3,4)] HALF_D_PLUS_2 [20345] [] [] [] [] [20356,20357,20358,20359] CONDITIONAL_S
IDLE 20358 [(2,4)] HALF_D_PLUS_2 [20345] [] [] [] [] [20356,20357,20358,20359] CONDITIONAL_S
DISCARD 20359 [(3,4)] 0 [20345] [] [] [] [] [20356,20357,20358,20359] CONDITIONAL_S
MERGE 20360 [(4,4),(5,4)] D [20349] [] [] [] [((4,4),(5,4))] [20360,20361,20362,20363] CONDITIONAL_S
Y_MEAS 20361 [(5,4)] HALF_D_PLUS_2 [20349] [] [] [] [] [20360,20361,20362,20363] CONDITIONAL_S
IDLE 20362 [(4,4)] HALF_D_PLUS_2 [20349] [] [] [] [] [20360,20361,20362,20363] CONDITIONAL_S
DISCARD 20363 [(5,4)] 0 [20349] [] [] [] [] [20360,20361,20362,20363] CONDITIONAL_S
INJECT_T 20364 [(0,4)] D [] [] [] [] [] [] none
MERGE 20365 [(2,4),(0,4),(1,4)] D [] [20368,20369,20370,20371] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20366 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20367 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20368 [(2,4),(3,4)] D [20365] [] [] [] [((2,4),(3,4))] [20368,20369,20370,20371] CONDITIONAL_S
Y_MEAS 20369 [(3,4)] HALF_D_PLUS_2 [20365] [] [] [] [] [20368,20369,20370,20371] CONDITIONAL_S
IDLE 20370 [(2,4)] HALF_D_PLUS_2 [20365] [] [] [] [] [20368,20369,20370,20371] CONDITIONAL_S
DISCARD 20371 [(3,4)] 0 [20365] [] [] [] [] [20368,20369,20370,20371] CONDITIONAL_S
MERGE 20372 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20372,20373,20374,20375] CONDITIONAL_S
Y_MEAS 20373 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20372,20373,20374,20375] CONDITIONAL_S
IDLE 20374 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20372,20373,20374,20375] CONDITIONAL_S
DISCARD 20375 [(5,4)] 0 [] [] [] [] [] [20372,20373,20374,20375] CONDITIONAL_S
INJECT_T 20376 [(0,4)] D [] [] [] [] [] [] none
MERGE 20377 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20384,20385,20386,20387] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20378 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20379 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20380 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20381 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20382 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20383 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20384 [(4,4),(5,4)] D [20377] [] [] [] [((4,4),(5,4))] [20384,20385,20386,20387] CONDITIONAL_S
Y_MEAS 20385 [(5,4)] HALF_D_PLUS_2 [20377] [] [] [] [] [20384,20385,20386,20387] CONDITIONAL_S
IDLE 20386 [(4,4)] HALF_D_PLUS_2 [20377] [] [] [] [] [20384,20385,20386,20387] CONDITIONAL_S
DISCARD 20387 [(5,4)] 0 [20377] [] [] [] [] [20384,20385,20386,20387] CONDITIONAL_S
INJECT_T 20388 [(0,4)] D [] [] [] [] [] [] none
MERGE 20389 [(2,4),(0,4),(1,4)] D [] [20392,20393,20394,20395] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20390 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20391 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20392 [(2,4),(3,4)] D [20389] [] [] [] [((2,4),(3,4))] [20392,20393,20394,20395] CONDITIONAL_S
Y_MEAS 20393 [(3,4)] HALF_D_PLUS_2 [20389] [] [] [] [] [20392,20393,20394,20395] CONDITIONAL_S
IDLE 20394 [(2,4)] HALF_D_PLUS_2 [20389] [] [] [] [] [20392,20393,20394,20395] CONDITIONAL_S
DISCARD 20395 [(3,4)] 0 [20389] [] [] [] [] [20392,20393,20394,20395] CONDITIONAL_S
INJECT_T 20396 [(0,4)] D [] [] [] [] [] [] none
MERGE 20397 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20404,20405,20406,20407] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20398 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20399 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20400 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20401 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20402 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20403 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20404 [(4,4),(5,4)] D [20397] [] [] [] [((4,4),(5,4))] [20404,20405,20406,20407] CONDITIONAL_S
Y_MEAS 20405 [(5,4)] HALF_D_PLUS_2 [20397] [] [] [] [] [20404,20405,20406,20407] CONDITIONAL_S
IDLE 20406 [(4,4)] HALF_D_PLUS_2 [20397] [] [] [] [] [20404,20405,20406,20407] CONDITIONAL_S
DISCARD 20407 [(5,4)] 0 [20397] [] [] [] [] [20404,20405,20406,20407] CONDITIONAL_S
MERGE 20408 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20408,20409,20410,20411] CONDITIONAL_S
Y_MEAS 20409 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20408,20409,20410,20411] CONDITIONAL_S
IDLE 20410 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20408,20409,20410,20411] CONDITIONAL_S
DISCARD 20411 [(3,4)] 0 [] [] [] [] [] [20408,20409,20410,20411] CONDITIONAL_S
INJECT_T 20412 [(0,4)] D [] [] [] [] [] [] none
MERGE 20413 [(2,4),(0,4),(1,4)] D [] [20416,20417,20418,20419] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20414 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20415 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20416 [(2,4),(3,4)] D [20413] [] [] [] [((2,4),(3,4))] [20416,20417,20418,20419] CONDITIONAL_S
Y_MEAS 20417 [(3,4)] HALF_D_PLUS_2 [20413] [] [] [] [] [20416,20417,20418,20419] CONDITIONAL_S
IDLE 20418 [(2,4)] HALF_D_PLUS_2 [20413] [] [] [] [] [20416,20417,20418,20419] CONDITIONAL_S
DISCARD 20419 [(3,4)] 0 [20413] [] [] [] [] [20416,20417,20418,20419] CONDITIONAL_S
MERGE 20420 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20420,20421,20422,20423] CONDITIONAL_S
Y_MEAS 20421 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20420,20421,20422,20423] CONDITIONAL_S
IDLE 20422 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20420,20421,20422,20423] CONDITIONAL_S
DISCARD 20423 [(5,4)] 0 [] [] [] [] [] [20420,20421,20422,20423] CONDITIONAL_S
INJECT_T 20424 [(0,4)] D [] [] [] [] [] [] none
MERGE 20425 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20432,20433,20434,20435] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20426 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20427 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20428 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20429 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20430 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20431 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20432 [(4,4),(5,4)] D [20425] [] [] [] [((4,4),(5,4))] [20432,20433,20434,20435] CONDITIONAL_S
Y_MEAS 20433 [(5,4)] HALF_D_PLUS_2 [20425] [] [] [] [] [20432,20433,20434,20435] CONDITIONAL_S
IDLE 20434 [(4,4)] HALF_D_PLUS_2 [20425] [] [] [] [] [20432,20433,20434,20435] CONDITIONAL_S
DISCARD 20435 [(5,4)] 0 [20425] [] [] [] [] [20432,20433,20434,20435] CONDITIONAL_S
MERGE 20436 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20436,20437,20438,20439] CONDITIONAL_S
Y_MEAS 20437 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20436,20437,20438,20439] CONDITIONAL_S
IDLE 20438 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20436,20437,20438,20439] CONDITIONAL_S
DISCARD 20439 [(3,4)] 0 [] [] [] [] [] [20436,20437,20438,20439] CONDITIONAL_S
INJECT_T 20440 [(0,4)] D [] [] [] [] [] [] none
MERGE 20441 [(2,4),(0,4),(1,4)] D [] [20444,20445,20446,20447] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20442 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20443 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20444 [(2,4),(3,4)] D [20441] [] [] [] [((2,4),(3,4))] [20444,20445,20446,20447] CONDITIONAL_S
Y_MEAS 20445 [(3,4)] HALF_D_PLUS_2 [20441] [] [] [] [] [20444,20445,20446,20447] CONDITIONAL_S
IDLE 20446 [(2,4)] HALF_D_PLUS_2 [20441] [] [] [] [] [20444,20445,20446,20447] CONDITIONAL_S
DISCARD 20447 [(3,4)] 0 [20441] [] [] [] [] [20444,20445,20446,20447] CONDITIONAL_S
MERGE 20448 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20448,20449,20450,20451] CONDITIONAL_S
Y_MEAS 20449 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20448,20449,20450,20451] CONDITIONAL_S
IDLE 20450 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20448,20449,20450,20451] CONDITIONAL_S
DISCARD 20451 [(5,4)] 0 [] [] [] [] [] [20448,20449,20450,20451] CONDITIONAL_S
INJECT_T 20452 [(0,4)] D [] [] [] [] [] [] none
MERGE 20453 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20460,20461,20462,20463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20454 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20455 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20456 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20457 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20458 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20459 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20460 [(4,4),(5,4)] D [20453] [] [] [] [((4,4),(5,4))] [20460,20461,20462,20463] CONDITIONAL_S
Y_MEAS 20461 [(5,4)] HALF_D_PLUS_2 [20453] [] [] [] [] [20460,20461,20462,20463] CONDITIONAL_S
IDLE 20462 [(4,4)] HALF_D_PLUS_2 [20453] [] [] [] [] [20460,20461,20462,20463] CONDITIONAL_S
DISCARD 20463 [(5,4)] 0 [20453] [] [] [] [] [20460,20461,20462,20463] CONDITIONAL_S
INJECT_T 20464 [(0,4)] D [] [] [] [] [] [] none
MERGE 20465 [(2,4),(0,4),(1,4)] D [] [20468,20469,20470,20471] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20466 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20467 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20468 [(2,4),(3,4)] D [20465] [] [] [] [((2,4),(3,4))] [20468,20469,20470,20471] CONDITIONAL_S
Y_MEAS 20469 [(3,4)] HALF_D_PLUS_2 [20465] [] [] [] [] [20468,20469,20470,20471] CONDITIONAL_S
IDLE 20470 [(2,4)] HALF_D_PLUS_2 [20465] [] [] [] [] [20468,20469,20470,20471] CONDITIONAL_S
DISCARD 20471 [(3,4)] 0 [20465] [] [] [] [] [20468,20469,20470,20471] CONDITIONAL_S
MERGE 20472 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20472,20473,20474,20475] CONDITIONAL_S
Y_MEAS 20473 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20472,20473,20474,20475] CONDITIONAL_S
IDLE 20474 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20472,20473,20474,20475] CONDITIONAL_S
DISCARD 20475 [(5,4)] 0 [] [] [] [] [] [20472,20473,20474,20475] CONDITIONAL_S
INJECT_T 20476 [(0,4)] D [] [] [] [] [] [] none
MERGE 20477 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20484,20485,20486,20487] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20478 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20479 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20480 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20481 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20482 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20483 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20484 [(4,4),(5,4)] D [20477] [] [] [] [((4,4),(5,4))] [20484,20485,20486,20487] CONDITIONAL_S
Y_MEAS 20485 [(5,4)] HALF_D_PLUS_2 [20477] [] [] [] [] [20484,20485,20486,20487] CONDITIONAL_S
IDLE 20486 [(4,4)] HALF_D_PLUS_2 [20477] [] [] [] [] [20484,20485,20486,20487] CONDITIONAL_S
DISCARD 20487 [(5,4)] 0 [20477] [] [] [] [] [20484,20485,20486,20487] CONDITIONAL_S
MERGE 20488 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20488,20489,20490,20491] CONDITIONAL_S
Y_MEAS 20489 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20488,20489,20490,20491] CONDITIONAL_S
IDLE 20490 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20488,20489,20490,20491] CONDITIONAL_S
DISCARD 20491 [(3,4)] 0 [] [] [] [] [] [20488,20489,20490,20491] CONDITIONAL_S
INJECT_T 20492 [(0,4)] D [] [] [] [] [] [] none
MERGE 20493 [(2,4),(0,4),(1,4)] D [] [20496,20497,20498,20499] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20494 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20495 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20496 [(2,4),(3,4)] D [20493] [] [] [] [((2,4),(3,4))] [20496,20497,20498,20499] CONDITIONAL_S
Y_MEAS 20497 [(3,4)] HALF_D_PLUS_2 [20493] [] [] [] [] [20496,20497,20498,20499] CONDITIONAL_S
IDLE 20498 [(2,4)] HALF_D_PLUS_2 [20493] [] [] [] [] [20496,20497,20498,20499] CONDITIONAL_S
DISCARD 20499 [(3,4)] 0 [20493] [] [] [] [] [20496,20497,20498,20499] CONDITIONAL_S
INJECT_T 20500 [(0,4)] D [] [] [] [] [] [] none
MERGE 20501 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20508,20509,20510,20511] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20502 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20503 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20504 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20505 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20506 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20507 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20508 [(4,4),(5,4)] D [20501] [] [] [] [((4,4),(5,4))] [20508,20509,20510,20511] CONDITIONAL_S
Y_MEAS 20509 [(5,4)] HALF_D_PLUS_2 [20501] [] [] [] [] [20508,20509,20510,20511] CONDITIONAL_S
IDLE 20510 [(4,4)] HALF_D_PLUS_2 [20501] [] [] [] [] [20508,20509,20510,20511] CONDITIONAL_S
DISCARD 20511 [(5,4)] 0 [20501] [] [] [] [] [20508,20509,20510,20511] CONDITIONAL_S
INJECT_T 20512 [(0,4)] D [] [] [] [] [] [] none
MERGE 20513 [(2,4),(0,4),(1,4)] D [] [20516,20517,20518,20519] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20514 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20515 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20516 [(2,4),(3,4)] D [20513] [] [] [] [((2,4),(3,4))] [20516,20517,20518,20519] CONDITIONAL_S
Y_MEAS 20517 [(3,4)] HALF_D_PLUS_2 [20513] [] [] [] [] [20516,20517,20518,20519] CONDITIONAL_S
IDLE 20518 [(2,4)] HALF_D_PLUS_2 [20513] [] [] [] [] [20516,20517,20518,20519] CONDITIONAL_S
DISCARD 20519 [(3,4)] 0 [20513] [] [] [] [] [20516,20517,20518,20519] CONDITIONAL_S
MERGE 20520 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20520,20521,20522,20523] CONDITIONAL_S
Y_MEAS 20521 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20520,20521,20522,20523] CONDITIONAL_S
IDLE 20522 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20520,20521,20522,20523] CONDITIONAL_S
DISCARD 20523 [(5,4)] 0 [] [] [] [] [] [20520,20521,20522,20523] CONDITIONAL_S
INJECT_T 20524 [(0,4)] D [] [] [] [] [] [] none
MERGE 20525 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20532,20533,20534,20535] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20527 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20528 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20529 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20531 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20532 [(4,4),(5,4)] D [20525] [] [] [] [((4,4),(5,4))] [20532,20533,20534,20535] CONDITIONAL_S
Y_MEAS 20533 [(5,4)] HALF_D_PLUS_2 [20525] [] [] [] [] [20532,20533,20534,20535] CONDITIONAL_S
IDLE 20534 [(4,4)] HALF_D_PLUS_2 [20525] [] [] [] [] [20532,20533,20534,20535] CONDITIONAL_S
DISCARD 20535 [(5,4)] 0 [20525] [] [] [] [] [20532,20533,20534,20535] CONDITIONAL_S
MERGE 20536 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20536,20537,20538,20539] CONDITIONAL_S
Y_MEAS 20537 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20536,20537,20538,20539] CONDITIONAL_S
IDLE 20538 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20536,20537,20538,20539] CONDITIONAL_S
DISCARD 20539 [(3,4)] 0 [] [] [] [] [] [20536,20537,20538,20539] CONDITIONAL_S
INJECT_T 20540 [(0,4)] D [] [] [] [] [] [] none
MERGE 20541 [(2,4),(0,4),(1,4)] D [] [20544,20545,20546,20547] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20542 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20543 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20544 [(2,4),(3,4)] D [20541] [] [] [] [((2,4),(3,4))] [20544,20545,20546,20547] CONDITIONAL_S
Y_MEAS 20545 [(3,4)] HALF_D_PLUS_2 [20541] [] [] [] [] [20544,20545,20546,20547] CONDITIONAL_S
IDLE 20546 [(2,4)] HALF_D_PLUS_2 [20541] [] [] [] [] [20544,20545,20546,20547] CONDITIONAL_S
DISCARD 20547 [(3,4)] 0 [20541] [] [] [] [] [20544,20545,20546,20547] CONDITIONAL_S
MERGE 20548 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20548,20549,20550,20551] CONDITIONAL_S
Y_MEAS 20549 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20548,20549,20550,20551] CONDITIONAL_S
IDLE 20550 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20548,20549,20550,20551] CONDITIONAL_S
DISCARD 20551 [(5,4)] 0 [] [] [] [] [] [20548,20549,20550,20551] CONDITIONAL_S
INJECT_T 20552 [(0,4)] D [] [] [] [] [] [] none
MERGE 20553 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20560,20561,20562,20563] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20554 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20555 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20556 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20557 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20558 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20559 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20560 [(4,4),(5,4)] D [20553] [] [] [] [((4,4),(5,4))] [20560,20561,20562,20563] CONDITIONAL_S
Y_MEAS 20561 [(5,4)] HALF_D_PLUS_2 [20553] [] [] [] [] [20560,20561,20562,20563] CONDITIONAL_S
IDLE 20562 [(4,4)] HALF_D_PLUS_2 [20553] [] [] [] [] [20560,20561,20562,20563] CONDITIONAL_S
DISCARD 20563 [(5,4)] 0 [20553] [] [] [] [] [20560,20561,20562,20563] CONDITIONAL_S
MERGE 20564 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20564,20565,20566,20567] CONDITIONAL_S
Y_MEAS 20565 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20564,20565,20566,20567] CONDITIONAL_S
IDLE 20566 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20564,20565,20566,20567] CONDITIONAL_S
DISCARD 20567 [(3,4)] 0 [] [] [] [] [] [20564,20565,20566,20567] CONDITIONAL_S
INJECT_T 20568 [(0,4)] D [] [] [] [] [] [] none
MERGE 20569 [(2,4),(0,4),(1,4)] D [] [20572,20573,20574,20575] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20570 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20571 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20572 [(2,4),(3,4)] D [20569] [] [] [] [((2,4),(3,4))] [20572,20573,20574,20575] CONDITIONAL_S
Y_MEAS 20573 [(3,4)] HALF_D_PLUS_2 [20569] [] [] [] [] [20572,20573,20574,20575] CONDITIONAL_S
IDLE 20574 [(2,4)] HALF_D_PLUS_2 [20569] [] [] [] [] [20572,20573,20574,20575] CONDITIONAL_S
DISCARD 20575 [(3,4)] 0 [20569] [] [] [] [] [20572,20573,20574,20575] CONDITIONAL_S
MERGE 20576 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20576,20577,20578,20579] CONDITIONAL_S
Y_MEAS 20577 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20576,20577,20578,20579] CONDITIONAL_S
IDLE 20578 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20576,20577,20578,20579] CONDITIONAL_S
DISCARD 20579 [(5,4)] 0 [] [] [] [] [] [20576,20577,20578,20579] CONDITIONAL_S
INJECT_T 20580 [(0,4)] D [] [] [] [] [] [] none
MERGE 20581 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20588,20589,20590,20591] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20582 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20583 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20584 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20585 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20586 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20587 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20588 [(4,4),(5,4)] D [20581] [] [] [] [((4,4),(5,4))] [20588,20589,20590,20591] CONDITIONAL_S
Y_MEAS 20589 [(5,4)] HALF_D_PLUS_2 [20581] [] [] [] [] [20588,20589,20590,20591] CONDITIONAL_S
IDLE 20590 [(4,4)] HALF_D_PLUS_2 [20581] [] [] [] [] [20588,20589,20590,20591] CONDITIONAL_S
DISCARD 20591 [(5,4)] 0 [20581] [] [] [] [] [20588,20589,20590,20591] CONDITIONAL_S
MERGE 20592 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20592,20593,20594,20595] CONDITIONAL_S
Y_MEAS 20593 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20592,20593,20594,20595] CONDITIONAL_S
IDLE 20594 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20592,20593,20594,20595] CONDITIONAL_S
DISCARD 20595 [(3,4)] 0 [] [] [] [] [] [20592,20593,20594,20595] CONDITIONAL_S
INJECT_T 20596 [(0,4)] D [] [] [] [] [] [] none
MERGE 20597 [(2,4),(0,4),(1,4)] D [] [20600,20601,20602,20603] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20598 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20599 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20600 [(2,4),(3,4)] D [20597] [] [] [] [((2,4),(3,4))] [20600,20601,20602,20603] CONDITIONAL_S
Y_MEAS 20601 [(3,4)] HALF_D_PLUS_2 [20597] [] [] [] [] [20600,20601,20602,20603] CONDITIONAL_S
IDLE 20602 [(2,4)] HALF_D_PLUS_2 [20597] [] [] [] [] [20600,20601,20602,20603] CONDITIONAL_S
DISCARD 20603 [(3,4)] 0 [20597] [] [] [] [] [20600,20601,20602,20603] CONDITIONAL_S
INJECT_T 20604 [(0,4)] D [] [] [] [] [] [] none
MERGE 20605 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20612,20613,20614,20615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20606 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20607 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20608 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20609 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20610 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20611 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20612 [(4,4),(5,4)] D [20605] [] [] [] [((4,4),(5,4))] [20612,20613,20614,20615] CONDITIONAL_S
Y_MEAS 20613 [(5,4)] HALF_D_PLUS_2 [20605] [] [] [] [] [20612,20613,20614,20615] CONDITIONAL_S
IDLE 20614 [(4,4)] HALF_D_PLUS_2 [20605] [] [] [] [] [20612,20613,20614,20615] CONDITIONAL_S
DISCARD 20615 [(5,4)] 0 [20605] [] [] [] [] [20612,20613,20614,20615] CONDITIONAL_S
MERGE 20616 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20616,20617,20618,20619] CONDITIONAL_S
Y_MEAS 20617 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20616,20617,20618,20619] CONDITIONAL_S
IDLE 20618 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20616,20617,20618,20619] CONDITIONAL_S
DISCARD 20619 [(3,4)] 0 [] [] [] [] [] [20616,20617,20618,20619] CONDITIONAL_S
INJECT_T 20620 [(0,4)] D [] [] [] [] [] [] none
MERGE 20621 [(2,4),(0,4),(1,4)] D [] [20624,20625,20626,20627] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20622 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20623 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20624 [(2,4),(3,4)] D [20621] [] [] [] [((2,4),(3,4))] [20624,20625,20626,20627] CONDITIONAL_S
Y_MEAS 20625 [(3,4)] HALF_D_PLUS_2 [20621] [] [] [] [] [20624,20625,20626,20627] CONDITIONAL_S
IDLE 20626 [(2,4)] HALF_D_PLUS_2 [20621] [] [] [] [] [20624,20625,20626,20627] CONDITIONAL_S
DISCARD 20627 [(3,4)] 0 [20621] [] [] [] [] [20624,20625,20626,20627] CONDITIONAL_S
INJECT_T 20628 [(4,0)] D [] [] [] [] [] [] none
MERGE 20629 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [20636,20637,20638,20639] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 20630 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 20631 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 20632 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 20633 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 20634 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 20635 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 20636 [(4,4),(5,4)] D [20629] [] [] [] [((4,4),(5,4))] [20636,20637,20638,20639] CONDITIONAL_S
Y_MEAS 20637 [(5,4)] HALF_D_PLUS_2 [20629] [] [] [] [] [20636,20637,20638,20639] CONDITIONAL_S
IDLE 20638 [(4,4)] HALF_D_PLUS_2 [20629] [] [] [] [] [20636,20637,20638,20639] CONDITIONAL_S
DISCARD 20639 [(5,4)] 0 [20629] [] [] [] [] [20636,20637,20638,20639] CONDITIONAL_S
INJECT_T 20640 [(0,4)] D [] [] [] [] [] [] none
MERGE 20641 [(2,4),(0,4),(1,4)] D [] [20644,20645,20646,20647] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20642 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20643 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20644 [(2,4),(3,4)] D [20641] [] [] [] [((2,4),(3,4))] [20644,20645,20646,20647] CONDITIONAL_S
Y_MEAS 20645 [(3,4)] HALF_D_PLUS_2 [20641] [] [] [] [] [20644,20645,20646,20647] CONDITIONAL_S
IDLE 20646 [(2,4)] HALF_D_PLUS_2 [20641] [] [] [] [] [20644,20645,20646,20647] CONDITIONAL_S
DISCARD 20647 [(3,4)] 0 [20641] [] [] [] [] [20644,20645,20646,20647] CONDITIONAL_S
MERGE 20648 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 20649 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20650 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20651 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 20652 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 20653 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20654 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20655 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20656,20657,20658,20655] CONDITIONAL_S
Y_MEAS 20656 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20656,20657,20658,20655] CONDITIONAL_S
IDLE 20657 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20656,20657,20658,20655] CONDITIONAL_S
DISCARD 20658 [(5,4)] 0 [] [] [] [] [] [20656,20657,20658,20655] CONDITIONAL_S
MERGE 20659 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20659,20660,20661,20662] CONDITIONAL_S
Y_MEAS 20660 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20659,20660,20661,20662] CONDITIONAL_S
IDLE 20661 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20659,20660,20661,20662] CONDITIONAL_S
DISCARD 20662 [(3,4)] 0 [] [] [] [] [] [20659,20660,20661,20662] CONDITIONAL_S
INJECT_T 20663 [(0,4)] D [] [] [] [] [] [] none
MERGE 20664 [(2,4),(0,4),(1,4)] D [] [20667,20668,20669,20670] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20665 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20666 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20667 [(2,4),(3,4)] D [20664] [] [] [] [((2,4),(3,4))] [20667,20668,20669,20670] CONDITIONAL_S
Y_MEAS 20668 [(3,4)] HALF_D_PLUS_2 [20664] [] [] [] [] [20667,20668,20669,20670] CONDITIONAL_S
IDLE 20669 [(2,4)] HALF_D_PLUS_2 [20664] [] [] [] [] [20667,20668,20669,20670] CONDITIONAL_S
DISCARD 20670 [(3,4)] 0 [20664] [] [] [] [] [20667,20668,20669,20670] CONDITIONAL_S
MERGE 20671 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20672,20673,20674,20671] CONDITIONAL_S
Y_MEAS 20672 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20672,20673,20674,20671] CONDITIONAL_S
IDLE 20673 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20672,20673,20674,20671] CONDITIONAL_S
DISCARD 20674 [(5,4)] 0 [] [] [] [] [] [20672,20673,20674,20671] CONDITIONAL_S
MERGE 20675 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 20676 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20677 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20678 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 20679 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 20680 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20681 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20682 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20682,20683,20684,20685] CONDITIONAL_S
Y_MEAS 20683 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20682,20683,20684,20685] CONDITIONAL_S
IDLE 20684 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20682,20683,20684,20685] CONDITIONAL_S
DISCARD 20685 [(5,4)] 0 [] [] [] [] [] [20682,20683,20684,20685] CONDITIONAL_S
INJECT_T 20686 [(0,4)] D [] [] [] [] [] [] none
MERGE 20687 [(2,4),(0,4),(1,4)] D [] [20690,20691,20692,20693] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20688 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20689 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20690 [(2,4),(3,4)] D [20687] [] [] [] [((2,4),(3,4))] [20690,20691,20692,20693] CONDITIONAL_S
Y_MEAS 20691 [(3,4)] HALF_D_PLUS_2 [20687] [] [] [] [] [20690,20691,20692,20693] CONDITIONAL_S
IDLE 20692 [(2,4)] HALF_D_PLUS_2 [20687] [] [] [] [] [20690,20691,20692,20693] CONDITIONAL_S
DISCARD 20693 [(3,4)] 0 [20687] [] [] [] [] [20690,20691,20692,20693] CONDITIONAL_S
MERGE 20694 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 20695 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20696 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20697 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 20698 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 20699 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20700 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20701 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20704,20701,20702,20703] CONDITIONAL_S
Y_MEAS 20702 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20704,20701,20702,20703] CONDITIONAL_S
IDLE 20703 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20704,20701,20702,20703] CONDITIONAL_S
DISCARD 20704 [(5,4)] 0 [] [] [] [] [] [20704,20701,20702,20703] CONDITIONAL_S
MERGE 20705 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20705,20706,20707,20708] CONDITIONAL_S
Y_MEAS 20706 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20705,20706,20707,20708] CONDITIONAL_S
IDLE 20707 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20705,20706,20707,20708] CONDITIONAL_S
DISCARD 20708 [(3,4)] 0 [] [] [] [] [] [20705,20706,20707,20708] CONDITIONAL_S
INJECT_T 20709 [(0,4)] D [] [] [] [] [] [] none
MERGE 20710 [(2,4),(0,4),(1,4)] D [] [20713,20714,20715,20716] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20711 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20712 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20713 [(2,4),(3,4)] D [20710] [] [] [] [((2,4),(3,4))] [20713,20714,20715,20716] CONDITIONAL_S
Y_MEAS 20714 [(3,4)] HALF_D_PLUS_2 [20710] [] [] [] [] [20713,20714,20715,20716] CONDITIONAL_S
IDLE 20715 [(2,4)] HALF_D_PLUS_2 [20710] [] [] [] [] [20713,20714,20715,20716] CONDITIONAL_S
DISCARD 20716 [(3,4)] 0 [20710] [] [] [] [] [20713,20714,20715,20716] CONDITIONAL_S
MERGE 20717 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20720,20717,20718,20719] CONDITIONAL_S
Y_MEAS 20718 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20720,20717,20718,20719] CONDITIONAL_S
IDLE 20719 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20720,20717,20718,20719] CONDITIONAL_S
DISCARD 20720 [(5,4)] 0 [] [] [] [] [] [20720,20717,20718,20719] CONDITIONAL_S
MERGE 20721 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 20722 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20723 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20724 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 20725 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 20726 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20727 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20728 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20728,20729,20730,20731] CONDITIONAL_S
Y_MEAS 20729 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20728,20729,20730,20731] CONDITIONAL_S
IDLE 20730 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20728,20729,20730,20731] CONDITIONAL_S
DISCARD 20731 [(5,4)] 0 [] [] [] [] [] [20728,20729,20730,20731] CONDITIONAL_S
MERGE 20732 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20732,20733,20734,20735] CONDITIONAL_S
Y_MEAS 20733 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20732,20733,20734,20735] CONDITIONAL_S
IDLE 20734 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20732,20733,20734,20735] CONDITIONAL_S
DISCARD 20735 [(3,4)] 0 [] [] [] [] [] [20732,20733,20734,20735] CONDITIONAL_S
INJECT_T 20736 [(0,4)] D [] [] [] [] [] [] none
MERGE 20737 [(2,4),(0,4),(1,4)] D [] [20748,20749,20750,20751] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20738 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20739 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 20740 [(4,0)] D [] [] [] [] [] [] none
MERGE 20741 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [20752,20753,20754,20755] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 20742 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 20743 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 20744 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 20745 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 20746 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 20747 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 20748 [(2,4),(3,4)] D [20737] [] [] [] [((2,4),(3,4))] [20748,20749,20750,20751] CONDITIONAL_S
Y_MEAS 20749 [(3,4)] HALF_D_PLUS_2 [20737] [] [] [] [] [20748,20749,20750,20751] CONDITIONAL_S
IDLE 20750 [(2,4)] HALF_D_PLUS_2 [20737] [] [] [] [] [20748,20749,20750,20751] CONDITIONAL_S
DISCARD 20751 [(3,4)] 0 [20737] [] [] [] [] [20748,20749,20750,20751] CONDITIONAL_S
MERGE 20752 [(4,4),(5,4)] D [20741] [] [] [] [((4,4),(5,4))] [20752,20753,20754,20755] CONDITIONAL_S
Y_MEAS 20753 [(5,4)] HALF_D_PLUS_2 [20741] [] [] [] [] [20752,20753,20754,20755] CONDITIONAL_S
IDLE 20754 [(4,4)] HALF_D_PLUS_2 [20741] [] [] [] [] [20752,20753,20754,20755] CONDITIONAL_S
DISCARD 20755 [(5,4)] 0 [20741] [] [] [] [] [20752,20753,20754,20755] CONDITIONAL_S
INJECT_T 20756 [(0,4)] D [] [] [] [] [] [] none
MERGE 20757 [(2,4),(0,4),(1,4)] D [] [20760,20761,20762,20763] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20758 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20759 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20760 [(2,4),(3,4)] D [20757] [] [] [] [((2,4),(3,4))] [20760,20761,20762,20763] CONDITIONAL_S
Y_MEAS 20761 [(3,4)] HALF_D_PLUS_2 [20757] [] [] [] [] [20760,20761,20762,20763] CONDITIONAL_S
IDLE 20762 [(2,4)] HALF_D_PLUS_2 [20757] [] [] [] [] [20760,20761,20762,20763] CONDITIONAL_S
DISCARD 20763 [(3,4)] 0 [20757] [] [] [] [] [20760,20761,20762,20763] CONDITIONAL_S
MERGE 20764 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20764,20765,20766,20767] CONDITIONAL_S
Y_MEAS 20765 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20764,20765,20766,20767] CONDITIONAL_S
IDLE 20766 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20764,20765,20766,20767] CONDITIONAL_S
DISCARD 20767 [(5,4)] 0 [] [] [] [] [] [20764,20765,20766,20767] CONDITIONAL_S
INJECT_T 20768 [(0,4)] D [] [] [] [] [] [] none
MERGE 20769 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20776,20777,20778,20779] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20770 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20771 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20772 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20773 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20774 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20775 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20776 [(4,4),(5,4)] D [20769] [] [] [] [((4,4),(5,4))] [20776,20777,20778,20779] CONDITIONAL_S
Y_MEAS 20777 [(5,4)] HALF_D_PLUS_2 [20769] [] [] [] [] [20776,20777,20778,20779] CONDITIONAL_S
IDLE 20778 [(4,4)] HALF_D_PLUS_2 [20769] [] [] [] [] [20776,20777,20778,20779] CONDITIONAL_S
DISCARD 20779 [(5,4)] 0 [20769] [] [] [] [] [20776,20777,20778,20779] CONDITIONAL_S
INJECT_T 20780 [(0,4)] D [] [] [] [] [] [] none
MERGE 20781 [(2,4),(0,4),(1,4)] D [] [20784,20785,20786,20787] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20782 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20783 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20784 [(2,4),(3,4)] D [20781] [] [] [] [((2,4),(3,4))] [20784,20785,20786,20787] CONDITIONAL_S
Y_MEAS 20785 [(3,4)] HALF_D_PLUS_2 [20781] [] [] [] [] [20784,20785,20786,20787] CONDITIONAL_S
IDLE 20786 [(2,4)] HALF_D_PLUS_2 [20781] [] [] [] [] [20784,20785,20786,20787] CONDITIONAL_S
DISCARD 20787 [(3,4)] 0 [20781] [] [] [] [] [20784,20785,20786,20787] CONDITIONAL_S
MERGE 20788 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20788,20789,20790,20791] CONDITIONAL_S
Y_MEAS 20789 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20788,20789,20790,20791] CONDITIONAL_S
IDLE 20790 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20788,20789,20790,20791] CONDITIONAL_S
DISCARD 20791 [(5,4)] 0 [] [] [] [] [] [20788,20789,20790,20791] CONDITIONAL_S
INJECT_T 20792 [(0,4)] D [] [] [] [] [] [] none
MERGE 20793 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20800,20801,20802,20803] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20795 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20796 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20797 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20799 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20800 [(4,4),(5,4)] D [20793] [] [] [] [((4,4),(5,4))] [20800,20801,20802,20803] CONDITIONAL_S
Y_MEAS 20801 [(5,4)] HALF_D_PLUS_2 [20793] [] [] [] [] [20800,20801,20802,20803] CONDITIONAL_S
IDLE 20802 [(4,4)] HALF_D_PLUS_2 [20793] [] [] [] [] [20800,20801,20802,20803] CONDITIONAL_S
DISCARD 20803 [(5,4)] 0 [20793] [] [] [] [] [20800,20801,20802,20803] CONDITIONAL_S
MERGE 20804 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20804,20805,20806,20807] CONDITIONAL_S
Y_MEAS 20805 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20804,20805,20806,20807] CONDITIONAL_S
IDLE 20806 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20804,20805,20806,20807] CONDITIONAL_S
DISCARD 20807 [(3,4)] 0 [] [] [] [] [] [20804,20805,20806,20807] CONDITIONAL_S
INJECT_T 20808 [(0,4)] D [] [] [] [] [] [] none
MERGE 20809 [(2,4),(0,4),(1,4)] D [] [20812,20813,20814,20815] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20810 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20811 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20812 [(2,4),(3,4)] D [20809] [] [] [] [((2,4),(3,4))] [20812,20813,20814,20815] CONDITIONAL_S
Y_MEAS 20813 [(3,4)] HALF_D_PLUS_2 [20809] [] [] [] [] [20812,20813,20814,20815] CONDITIONAL_S
IDLE 20814 [(2,4)] HALF_D_PLUS_2 [20809] [] [] [] [] [20812,20813,20814,20815] CONDITIONAL_S
DISCARD 20815 [(3,4)] 0 [20809] [] [] [] [] [20812,20813,20814,20815] CONDITIONAL_S
INJECT_T 20816 [(0,4)] D [] [] [] [] [] [] none
MERGE 20817 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20824,20825,20826,20827] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20818 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20819 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20820 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20821 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20822 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20823 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20824 [(4,4),(5,4)] D [20817] [] [] [] [((4,4),(5,4))] [20824,20825,20826,20827] CONDITIONAL_S
Y_MEAS 20825 [(5,4)] HALF_D_PLUS_2 [20817] [] [] [] [] [20824,20825,20826,20827] CONDITIONAL_S
IDLE 20826 [(4,4)] HALF_D_PLUS_2 [20817] [] [] [] [] [20824,20825,20826,20827] CONDITIONAL_S
DISCARD 20827 [(5,4)] 0 [20817] [] [] [] [] [20824,20825,20826,20827] CONDITIONAL_S
INJECT_T 20828 [(0,4)] D [] [] [] [] [] [] none
MERGE 20829 [(2,4),(0,4),(1,4)] D [] [20832,20833,20834,20835] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20830 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20831 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20832 [(2,4),(3,4)] D [20829] [] [] [] [((2,4),(3,4))] [20832,20833,20834,20835] CONDITIONAL_S
Y_MEAS 20833 [(3,4)] HALF_D_PLUS_2 [20829] [] [] [] [] [20832,20833,20834,20835] CONDITIONAL_S
IDLE 20834 [(2,4)] HALF_D_PLUS_2 [20829] [] [] [] [] [20832,20833,20834,20835] CONDITIONAL_S
DISCARD 20835 [(3,4)] 0 [20829] [] [] [] [] [20832,20833,20834,20835] CONDITIONAL_S
INJECT_T 20836 [(0,4)] D [] [] [] [] [] [] none
MERGE 20837 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20844,20845,20846,20847] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20838 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20839 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20840 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20841 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20842 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20843 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20844 [(4,4),(5,4)] D [20837] [] [] [] [((4,4),(5,4))] [20844,20845,20846,20847] CONDITIONAL_S
Y_MEAS 20845 [(5,4)] HALF_D_PLUS_2 [20837] [] [] [] [] [20844,20845,20846,20847] CONDITIONAL_S
IDLE 20846 [(4,4)] HALF_D_PLUS_2 [20837] [] [] [] [] [20844,20845,20846,20847] CONDITIONAL_S
DISCARD 20847 [(5,4)] 0 [20837] [] [] [] [] [20844,20845,20846,20847] CONDITIONAL_S
MERGE 20848 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20848,20849,20850,20851] CONDITIONAL_S
Y_MEAS 20849 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20848,20849,20850,20851] CONDITIONAL_S
IDLE 20850 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20848,20849,20850,20851] CONDITIONAL_S
DISCARD 20851 [(3,4)] 0 [] [] [] [] [] [20848,20849,20850,20851] CONDITIONAL_S
INJECT_T 20852 [(0,4)] D [] [] [] [] [] [] none
MERGE 20853 [(2,4),(0,4),(1,4)] D [] [20856,20857,20858,20859] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20854 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20855 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20856 [(2,4),(3,4)] D [20853] [] [] [] [((2,4),(3,4))] [20856,20857,20858,20859] CONDITIONAL_S
Y_MEAS 20857 [(3,4)] HALF_D_PLUS_2 [20853] [] [] [] [] [20856,20857,20858,20859] CONDITIONAL_S
IDLE 20858 [(2,4)] HALF_D_PLUS_2 [20853] [] [] [] [] [20856,20857,20858,20859] CONDITIONAL_S
DISCARD 20859 [(3,4)] 0 [20853] [] [] [] [] [20856,20857,20858,20859] CONDITIONAL_S
MERGE 20860 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20860,20861,20862,20863] CONDITIONAL_S
Y_MEAS 20861 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20860,20861,20862,20863] CONDITIONAL_S
IDLE 20862 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20860,20861,20862,20863] CONDITIONAL_S
DISCARD 20863 [(5,4)] 0 [] [] [] [] [] [20860,20861,20862,20863] CONDITIONAL_S
INJECT_T 20864 [(0,4)] D [] [] [] [] [] [] none
MERGE 20865 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20872,20873,20874,20875] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20866 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20867 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20868 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20869 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20870 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20871 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20872 [(4,4),(5,4)] D [20865] [] [] [] [((4,4),(5,4))] [20872,20873,20874,20875] CONDITIONAL_S
Y_MEAS 20873 [(5,4)] HALF_D_PLUS_2 [20865] [] [] [] [] [20872,20873,20874,20875] CONDITIONAL_S
IDLE 20874 [(4,4)] HALF_D_PLUS_2 [20865] [] [] [] [] [20872,20873,20874,20875] CONDITIONAL_S
DISCARD 20875 [(5,4)] 0 [20865] [] [] [] [] [20872,20873,20874,20875] CONDITIONAL_S
INJECT_T 20876 [(0,4)] D [] [] [] [] [] [] none
MERGE 20877 [(2,4),(0,4),(1,4)] D [] [20880,20881,20882,20883] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20878 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20879 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20880 [(2,4),(3,4)] D [20877] [] [] [] [((2,4),(3,4))] [20880,20881,20882,20883] CONDITIONAL_S
Y_MEAS 20881 [(3,4)] HALF_D_PLUS_2 [20877] [] [] [] [] [20880,20881,20882,20883] CONDITIONAL_S
IDLE 20882 [(2,4)] HALF_D_PLUS_2 [20877] [] [] [] [] [20880,20881,20882,20883] CONDITIONAL_S
DISCARD 20883 [(3,4)] 0 [20877] [] [] [] [] [20880,20881,20882,20883] CONDITIONAL_S
MERGE 20884 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20884,20885,20886,20887] CONDITIONAL_S
Y_MEAS 20885 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20884,20885,20886,20887] CONDITIONAL_S
IDLE 20886 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20884,20885,20886,20887] CONDITIONAL_S
DISCARD 20887 [(5,4)] 0 [] [] [] [] [] [20884,20885,20886,20887] CONDITIONAL_S
INJECT_T 20888 [(0,4)] D [] [] [] [] [] [] none
MERGE 20889 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20896,20897,20898,20899] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20890 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20891 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20892 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20893 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20894 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20895 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20896 [(4,4),(5,4)] D [20889] [] [] [] [((4,4),(5,4))] [20896,20897,20898,20899] CONDITIONAL_S
Y_MEAS 20897 [(5,4)] HALF_D_PLUS_2 [20889] [] [] [] [] [20896,20897,20898,20899] CONDITIONAL_S
IDLE 20898 [(4,4)] HALF_D_PLUS_2 [20889] [] [] [] [] [20896,20897,20898,20899] CONDITIONAL_S
DISCARD 20899 [(5,4)] 0 [20889] [] [] [] [] [20896,20897,20898,20899] CONDITIONAL_S
MERGE 20900 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20900,20901,20902,20903] CONDITIONAL_S
Y_MEAS 20901 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20900,20901,20902,20903] CONDITIONAL_S
IDLE 20902 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20900,20901,20902,20903] CONDITIONAL_S
DISCARD 20903 [(3,4)] 0 [] [] [] [] [] [20900,20901,20902,20903] CONDITIONAL_S
INJECT_T 20904 [(0,4)] D [] [] [] [] [] [] none
MERGE 20905 [(2,4),(0,4),(1,4)] D [] [20908,20909,20910,20911] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20906 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20907 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20908 [(2,4),(3,4)] D [20905] [] [] [] [((2,4),(3,4))] [20908,20909,20910,20911] CONDITIONAL_S
Y_MEAS 20909 [(3,4)] HALF_D_PLUS_2 [20905] [] [] [] [] [20908,20909,20910,20911] CONDITIONAL_S
IDLE 20910 [(2,4)] HALF_D_PLUS_2 [20905] [] [] [] [] [20908,20909,20910,20911] CONDITIONAL_S
DISCARD 20911 [(3,4)] 0 [20905] [] [] [] [] [20908,20909,20910,20911] CONDITIONAL_S
INJECT_T 20912 [(0,4)] D [] [] [] [] [] [] none
MERGE 20913 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20920,20921,20922,20923] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20914 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20915 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20916 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20917 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20918 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20919 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20920 [(4,4),(5,4)] D [20913] [] [] [] [((4,4),(5,4))] [20920,20921,20922,20923] CONDITIONAL_S
Y_MEAS 20921 [(5,4)] HALF_D_PLUS_2 [20913] [] [] [] [] [20920,20921,20922,20923] CONDITIONAL_S
IDLE 20922 [(4,4)] HALF_D_PLUS_2 [20913] [] [] [] [] [20920,20921,20922,20923] CONDITIONAL_S
DISCARD 20923 [(5,4)] 0 [20913] [] [] [] [] [20920,20921,20922,20923] CONDITIONAL_S
INJECT_T 20924 [(0,4)] D [] [] [] [] [] [] none
MERGE 20925 [(2,4),(0,4),(1,4)] D [] [20928,20929,20930,20931] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20926 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20927 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20928 [(2,4),(3,4)] D [20925] [] [] [] [((2,4),(3,4))] [20928,20929,20930,20931] CONDITIONAL_S
Y_MEAS 20929 [(3,4)] HALF_D_PLUS_2 [20925] [] [] [] [] [20928,20929,20930,20931] CONDITIONAL_S
IDLE 20930 [(2,4)] HALF_D_PLUS_2 [20925] [] [] [] [] [20928,20929,20930,20931] CONDITIONAL_S
DISCARD 20931 [(3,4)] 0 [20925] [] [] [] [] [20928,20929,20930,20931] CONDITIONAL_S
MERGE 20932 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20932,20933,20934,20935] CONDITIONAL_S
Y_MEAS 20933 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20932,20933,20934,20935] CONDITIONAL_S
IDLE 20934 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20932,20933,20934,20935] CONDITIONAL_S
DISCARD 20935 [(5,4)] 0 [] [] [] [] [] [20932,20933,20934,20935] CONDITIONAL_S
INJECT_T 20936 [(0,4)] D [] [] [] [] [] [] none
MERGE 20937 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20952,20953,20950,20951] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20938 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20939 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20940 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20941 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20942 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20943 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 20944 [(0,2)] D [] [] [] [] [] [] none
MERGE 20945 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [20954,20955,20956,20957] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 20946 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 20947 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20948 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20949 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 20950 [(4,4),(5,4)] D [20937] [] [] [] [((4,4),(5,4))] [20952,20953,20950,20951] CONDITIONAL_S
Y_MEAS 20951 [(5,4)] HALF_D_PLUS_2 [20937] [] [] [] [] [20952,20953,20950,20951] CONDITIONAL_S
IDLE 20952 [(4,4)] HALF_D_PLUS_2 [20937] [] [] [] [] [20952,20953,20950,20951] CONDITIONAL_S
DISCARD 20953 [(5,4)] 0 [20937] [] [] [] [] [20952,20953,20950,20951] CONDITIONAL_S
MERGE 20954 [(2,4),(3,4)] D [20945] [] [] [] [((2,4),(3,4))] [20954,20955,20956,20957] CONDITIONAL_S
Y_MEAS 20955 [(3,4)] HALF_D_PLUS_2 [20945] [] [] [] [] [20954,20955,20956,20957] CONDITIONAL_S
IDLE 20956 [(2,4)] HALF_D_PLUS_2 [20945] [] [] [] [] [20954,20955,20956,20957] CONDITIONAL_S
DISCARD 20957 [(3,4)] 0 [20945] [] [] [] [] [20954,20955,20956,20957] CONDITIONAL_S
INJECT_T 20958 [(0,4)] D [] [] [] [] [] [] none
MERGE 20959 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20968,20969,20966,20967] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20960 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20961 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20962 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20963 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20964 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20965 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20966 [(4,4),(5,4)] D [20959] [] [] [] [((4,4),(5,4))] [20968,20969,20966,20967] CONDITIONAL_S
Y_MEAS 20967 [(5,4)] HALF_D_PLUS_2 [20959] [] [] [] [] [20968,20969,20966,20967] CONDITIONAL_S
IDLE 20968 [(4,4)] HALF_D_PLUS_2 [20959] [] [] [] [] [20968,20969,20966,20967] CONDITIONAL_S
DISCARD 20969 [(5,4)] 0 [20959] [] [] [] [] [20968,20969,20966,20967] CONDITIONAL_S
MERGE 20970 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20970,20971,20972,20973] CONDITIONAL_S
Y_MEAS 20971 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20970,20971,20972,20973] CONDITIONAL_S
IDLE 20972 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20970,20971,20972,20973] CONDITIONAL_S
DISCARD 20973 [(3,4)] 0 [] [] [] [] [] [20970,20971,20972,20973] CONDITIONAL_S
INJECT_T 20974 [(0,4)] D [] [] [] [] [] [] none
MERGE 20975 [(2,4),(0,4),(1,4)] D [] [20978,20979,20980,20981] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20976 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20977 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20978 [(2,4),(3,4)] D [20975] [] [] [] [((2,4),(3,4))] [20978,20979,20980,20981] CONDITIONAL_S
Y_MEAS 20979 [(3,4)] HALF_D_PLUS_2 [20975] [] [] [] [] [20978,20979,20980,20981] CONDITIONAL_S
IDLE 20980 [(2,4)] HALF_D_PLUS_2 [20975] [] [] [] [] [20978,20979,20980,20981] CONDITIONAL_S
DISCARD 20981 [(3,4)] 0 [20975] [] [] [] [] [20978,20979,20980,20981] CONDITIONAL_S
MERGE 20982 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20984,20985,20982,20983] CONDITIONAL_S
Y_MEAS 20983 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20984,20985,20982,20983] CONDITIONAL_S
IDLE 20984 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20984,20985,20982,20983] CONDITIONAL_S
DISCARD 20985 [(5,4)] 0 [] [] [] [] [] [20984,20985,20982,20983] CONDITIONAL_S
INJECT_T 20986 [(0,4)] D [] [] [] [] [] [] none
MERGE 20987 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21000,21001,21002,21003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20988 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20989 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20990 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20991 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20992 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20993 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 20994 [(0,2)] D [] [] [] [] [] [] none
MERGE 20995 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [21004,21005,21006,21007] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 20996 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 20997 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20998 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20999 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 21000 [(4,4),(5,4)] D [20987] [] [] [] [((4,4),(5,4))] [21000,21001,21002,21003] CONDITIONAL_S
Y_MEAS 21001 [(5,4)] HALF_D_PLUS_2 [20987] [] [] [] [] [21000,21001,21002,21003] CONDITIONAL_S
IDLE 21002 [(4,4)] HALF_D_PLUS_2 [20987] [] [] [] [] [21000,21001,21002,21003] CONDITIONAL_S
DISCARD 21003 [(5,4)] 0 [20987] [] [] [] [] [21000,21001,21002,21003] CONDITIONAL_S
MERGE 21004 [(2,4),(3,4)] D [20995] [] [] [] [((2,4),(3,4))] [21004,21005,21006,21007] CONDITIONAL_S
Y_MEAS 21005 [(3,4)] HALF_D_PLUS_2 [20995] [] [] [] [] [21004,21005,21006,21007] CONDITIONAL_S
IDLE 21006 [(2,4)] HALF_D_PLUS_2 [20995] [] [] [] [] [21004,21005,21006,21007] CONDITIONAL_S
DISCARD 21007 [(3,4)] 0 [20995] [] [] [] [] [21004,21005,21006,21007] CONDITIONAL_S
INJECT_T 21008 [(0,4)] D [] [] [] [] [] [] none
MERGE 21009 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21016,21017,21018,21019] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21010 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21011 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21012 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21013 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21014 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21015 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21016 [(4,4),(5,4)] D [21009] [] [] [] [((4,4),(5,4))] [21016,21017,21018,21019] CONDITIONAL_S
Y_MEAS 21017 [(5,4)] HALF_D_PLUS_2 [21009] [] [] [] [] [21016,21017,21018,21019] CONDITIONAL_S
IDLE 21018 [(4,4)] HALF_D_PLUS_2 [21009] [] [] [] [] [21016,21017,21018,21019] CONDITIONAL_S
DISCARD 21019 [(5,4)] 0 [21009] [] [] [] [] [21016,21017,21018,21019] CONDITIONAL_S
MERGE 21020 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [21020,21021,21022,21023] CONDITIONAL_S
Y_MEAS 21021 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [21020,21021,21022,21023] CONDITIONAL_S
IDLE 21022 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [21020,21021,21022,21023] CONDITIONAL_S
DISCARD 21023 [(3,4)] 0 [] [] [] [] [] [21020,21021,21022,21023] CONDITIONAL_S
INJECT_T 21024 [(0,4)] D [] [] [] [] [] [] none
MERGE 21025 [(2,4),(0,4),(1,4)] D [] [21028,21029,21030,21031] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 21026 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21027 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21028 [(2,4),(3,4)] D [21025] [] [] [] [((2,4),(3,4))] [21028,21029,21030,21031] CONDITIONAL_S
Y_MEAS 21029 [(3,4)] HALF_D_PLUS_2 [21025] [] [] [] [] [21028,21029,21030,21031] CONDITIONAL_S
IDLE 21030 [(2,4)] HALF_D_PLUS_2 [21025] [] [] [] [] [21028,21029,21030,21031] CONDITIONAL_S
DISCARD 21031 [(3,4)] 0 [21025] [] [] [] [] [21028,21029,21030,21031] CONDITIONAL_S
MERGE 21032 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21032,21033,21034,21035] CONDITIONAL_S
Y_MEAS 21033 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21032,21033,21034,21035] CONDITIONAL_S
IDLE 21034 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21032,21033,21034,21035] CONDITIONAL_S
DISCARD 21035 [(5,4)] 0 [] [] [] [] [] [21032,21033,21034,21035] CONDITIONAL_S
INJECT_T 21036 [(0,4)] D [] [] [] [] [] [] none
MERGE 21037 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21044,21045,21046,21047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21038 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21039 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21040 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21041 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21042 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21043 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21044 [(4,4),(5,4)] D [21037] [] [] [] [((4,4),(5,4))] [21044,21045,21046,21047] CONDITIONAL_S
Y_MEAS 21045 [(5,4)] HALF_D_PLUS_2 [21037] [] [] [] [] [21044,21045,21046,21047] CONDITIONAL_S
IDLE 21046 [(4,4)] HALF_D_PLUS_2 [21037] [] [] [] [] [21044,21045,21046,21047] CONDITIONAL_S
DISCARD 21047 [(5,4)] 0 [21037] [] [] [] [] [21044,21045,21046,21047] CONDITIONAL_S
MERGE 21048 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [21048,21049,21050,21051] CONDITIONAL_S
Y_MEAS 21049 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [21048,21049,21050,21051] CONDITIONAL_S
IDLE 21050 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [21048,21049,21050,21051] CONDITIONAL_S
DISCARD 21051 [(3,4)] 0 [] [] [] [] [] [21048,21049,21050,21051] CONDITIONAL_S
INJECT_T 21052 [(0,4)] D [] [] [] [] [] [] none
MERGE 21053 [(2,4),(0,4),(1,4)] D [] [21056,21057,21058,21059] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 21054 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21055 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21056 [(2,4),(3,4)] D [21053] [] [] [] [((2,4),(3,4))] [21056,21057,21058,21059] CONDITIONAL_S
Y_MEAS 21057 [(3,4)] HALF_D_PLUS_2 [21053] [] [] [] [] [21056,21057,21058,21059] CONDITIONAL_S
IDLE 21058 [(2,4)] HALF_D_PLUS_2 [21053] [] [] [] [] [21056,21057,21058,21059] CONDITIONAL_S
DISCARD 21059 [(3,4)] 0 [21053] [] [] [] [] [21056,21057,21058,21059] CONDITIONAL_S
MERGE 21060 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21060,21061,21062,21063] CONDITIONAL_S
Y_MEAS 21061 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21060,21061,21062,21063] CONDITIONAL_S
IDLE 21062 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21060,21061,21062,21063] CONDITIONAL_S
DISCARD 21063 [(5,4)] 0 [] [] [] [] [] [21060,21061,21062,21063] CONDITIONAL_S
INJECT_T 21064 [(0,4)] D [] [] [] [] [] [] none
MERGE 21065 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21072,21073,21074,21075] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21066 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21067 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21068 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21069 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21070 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21071 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21072 [(4,4),(5,4)] D [21065] [] [] [] [((4,4),(5,4))] [21072,21073,21074,21075] CONDITIONAL_S
Y_MEAS 21073 [(5,4)] HALF_D_PLUS_2 [21065] [] [] [] [] [21072,21073,21074,21075] CONDITIONAL_S
IDLE 21074 [(4,4)] HALF_D_PLUS_2 [21065] [] [] [] [] [21072,21073,21074,21075] CONDITIONAL_S
DISCARD 21075 [(5,4)] 0 [21065] [] [] [] [] [21072,21073,21074,21075] CONDITIONAL_S
MERGE 21076 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [21076,21077,21078,21079] CONDITIONAL_S
Y_MEAS 21077 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [21076,21077,21078,21079] CONDITIONAL_S
IDLE 21078 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [21076,21077,21078,21079] CONDITIONAL_S
DISCARD 21079 [(3,4)] 0 [] [] [] [] [] [21076,21077,21078,21079] CONDITIONAL_S
INJECT_T 21080 [(0,4)] D [] [] [] [] [] [] none
MERGE 21081 [(2,4),(0,4),(1,4)] D [] [21084,21085,21086,21087] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 21082 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21083 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21084 [(2,4),(3,4)] D [21081] [] [] [] [((2,4),(3,4))] [21084,21085,21086,21087] CONDITIONAL_S
Y_MEAS 21085 [(3,4)] HALF_D_PLUS_2 [21081] [] [] [] [] [21084,21085,21086,21087] CONDITIONAL_S
IDLE 21086 [(2,4)] HALF_D_PLUS_2 [21081] [] [] [] [] [21084,21085,21086,21087] CONDITIONAL_S
DISCARD 21087 [(3,4)] 0 [21081] [] [] [] [] [21084,21085,21086,21087] CONDITIONAL_S
MERGE 21088 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21088,21089,21090,21091] CONDITIONAL_S
Y_MEAS 21089 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21088,21089,21090,21091] CONDITIONAL_S
IDLE 21090 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21088,21089,21090,21091] CONDITIONAL_S
DISCARD 21091 [(5,4)] 0 [] [] [] [] [] [21088,21089,21090,21091] CONDITIONAL_S
INJECT_T 21092 [(0,4)] D [] [] [] [] [] [] none
MERGE 21093 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21100,21101,21102,21103] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21094 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21095 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21096 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21097 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21098 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21099 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21100 [(4,4),(5,4)] D [21093] [] [] [] [((4,4),(5,4))] [21100,21101,21102,21103] CONDITIONAL_S
Y_MEAS 21101 [(5,4)] HALF_D_PLUS_2 [21093] [] [] [] [] [21100,21101,21102,21103] CONDITIONAL_S
IDLE 21102 [(4,4)] HALF_D_PLUS_2 [21093] [] [] [] [] [21100,21101,21102,21103] CONDITIONAL_S
DISCARD 21103 [(5,4)] 0 [21093] [] [] [] [] [21100,21101,21102,21103] CONDITIONAL_S
MERGE 21104 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [21104,21105,21106,21107] CONDITIONAL_S
Y_MEAS 21105 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [21104,21105,21106,21107] CONDITIONAL_S
IDLE 21106 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [21104,21105,21106,21107] CONDITIONAL_S
DISCARD 21107 [(3,4)] 0 [] [] [] [] [] [21104,21105,21106,21107] CONDITIONAL_S
INJECT_T 21108 [(0,4)] D [] [] [] [] [] [] none
MERGE 21109 [(2,4),(0,4),(1,4)] D [] [21112,21113,21114,21115] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 21110 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21111 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21112 [(2,4),(3,4)] D [21109] [] [] [] [((2,4),(3,4))] [21112,21113,21114,21115] CONDITIONAL_S
Y_MEAS 21113 [(3,4)] HALF_D_PLUS_2 [21109] [] [] [] [] [21112,21113,21114,21115] CONDITIONAL_S
IDLE 21114 [(2,4)] HALF_D_PLUS_2 [21109] [] [] [] [] [21112,21113,21114,21115] CONDITIONAL_S
DISCARD 21115 [(3,4)] 0 [21109] [] [] [] [] [21112,21113,21114,21115] CONDITIONAL_S
INJECT_T 21116 [(0,4)] D [] [] [] [] [] [] none
MERGE 21117 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21124,21125,21126,21127] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21118 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21119 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21120 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21121 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21122 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21123 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21124 [(4,4),(5,4)] D [21117] [] [] [] [((4,4),(5,4))] [21124,21125,21126,21127] CONDITIONAL_S
Y_MEAS 21125 [(5,4)] HALF_D_PLUS_2 [21117] [] [] [] [] [21124,21125,21126,21127] CONDITIONAL_S
IDLE 21126 [(4,4)] HALF_D_PLUS_2 [21117] [] [] [] [] [21124,21125,21126,21127] CONDITIONAL_S
DISCARD 21127 [(5,4)] 0 [21117] [] [] [] [] [21124,21125,21126,21127] CONDITIONAL_S
MERGE 21128 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [21128,21129,21130,21131] CONDITIONAL_S
Y_MEAS 21129 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [21128,21129,21130,21131] CONDITIONAL_S
IDLE 21130 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [21128,21129,21130,21131] CONDITIONAL_S
DISCARD 21131 [(3,4)] 0 [] [] [] [] [] [21128,21129,21130,21131] CONDITIONAL_S
INJECT_T 21132 [(0,4)] D [] [] [] [] [] [] none
MERGE 21133 [(2,4),(0,4),(1,4)] D [] [21136,21137,21138,21139] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 21134 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21135 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21136 [(2,4),(3,4)] D [21133] [] [] [] [((2,4),(3,4))] [21136,21137,21138,21139] CONDITIONAL_S
Y_MEAS 21137 [(3,4)] HALF_D_PLUS_2 [21133] [] [] [] [] [21136,21137,21138,21139] CONDITIONAL_S
IDLE 21138 [(2,4)] HALF_D_PLUS_2 [21133] [] [] [] [] [21136,21137,21138,21139] CONDITIONAL_S
DISCARD 21139 [(3,4)] 0 [21133] [] [] [] [] [21136,21137,21138,21139] CONDITIONAL_S
MERGE 21140 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21140,21141,21142,21143] CONDITIONAL_S
Y_MEAS 21141 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21140,21141,21142,21143] CONDITIONAL_S
IDLE 21142 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21140,21141,21142,21143] CONDITIONAL_S
DISCARD 21143 [(5,4)] 0 [] [] [] [] [] [21140,21141,21142,21143] CONDITIONAL_S
INJECT_T 21144 [(0,4)] D [] [] [] [] [] [] none
MERGE 21145 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21152,21153,21154,21155] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21146 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21147 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21148 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21149 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21150 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21151 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21152 [(4,4),(5,4)] D [21145] [] [] [] [((4,4),(5,4))] [21152,21153,21154,21155] CONDITIONAL_S
Y_MEAS 21153 [(5,4)] HALF_D_PLUS_2 [21145] [] [] [] [] [21152,21153,21154,21155] CONDITIONAL_S
IDLE 21154 [(4,4)] HALF_D_PLUS_2 [21145] [] [] [] [] [21152,21153,21154,21155] CONDITIONAL_S
DISCARD 21155 [(5,4)] 0 [21145] [] [] [] [] [21152,21153,21154,21155] CONDITIONAL_S
INJECT_T 21156 [(0,4)] D [] [] [] [] [] [] none
MERGE 21157 [(2,4),(0,4),(1,4)] D [] [21160,21161,21162,21163] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 21158 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21159 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21160 [(2,4),(3,4)] D [21157] [] [] [] [((2,4),(3,4))] [21160,21161,21162,21163] CONDITIONAL_S
Y_MEAS 21161 [(3,4)] HALF_D_PLUS_2 [21157] [] [] [] [] [21160,21161,21162,21163] CONDITIONAL_S
IDLE 21162 [(2,4)] HALF_D_PLUS_2 [21157] [] [] [] [] [21160,21161,21162,21163] CONDITIONAL_S
DISCARD 21163 [(3,4)] 0 [21157] [] [] [] [] [21160,21161,21162,21163] CONDITIONAL_S
MERGE 21164 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21164,21165,21166,21167] CONDITIONAL_S
Y_MEAS 21165 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21164,21165,21166,21167] CONDITIONAL_S
IDLE 21166 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21164,21165,21166,21167] CONDITIONAL_S
DISCARD 21167 [(5,4)] 0 [] [] [] [] [] [21164,21165,21166,21167] CONDITIONAL_S
INJECT_T 21168 [(0,4)] D [] [] [] [] [] [] none
MERGE 21169 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21184,21185,21182,21183] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21170 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21171 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21172 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21173 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21174 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21175 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 21176 [(0,2)] D [] [] [] [] [] [] none
MERGE 21177 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [21186,21187,21188,21189] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 21178 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 21179 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21180 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21181 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 21182 [(4,4),(5,4)] D [21169] [] [] [] [((4,4),(5,4))] [21184,21185,21182,21183] CONDITIONAL_S
Y_MEAS 21183 [(5,4)] HALF_D_PLUS_2 [21169] [] [] [] [] [21184,21185,21182,21183] CONDITIONAL_S
IDLE 21184 [(4,4)] HALF_D_PLUS_2 [21169] [] [] [] [] [21184,21185,21182,21183] CONDITIONAL_S
DISCARD 21185 [(5,4)] 0 [21169] [] [] [] [] [21184,21185,21182,21183] CONDITIONAL_S
MERGE 21186 [(2,4),(3,4)] D [21177] [] [] [] [((2,4),(3,4))] [21186,21187,21188,21189] CONDITIONAL_S
Y_MEAS 21187 [(3,4)] HALF_D_PLUS_2 [21177] [] [] [] [] [21186,21187,21188,21189] CONDITIONAL_S
IDLE 21188 [(2,4)] HALF_D_PLUS_2 [21177] [] [] [] [] [21186,21187,21188,21189] CONDITIONAL_S
DISCARD 21189 [(3,4)] 0 [21177] [] [] [] [] [21186,21187,21188,21189] CONDITIONAL_S
MERGE 21190 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21192,21193,21190,21191] CONDITIONAL_S
Y_MEAS 21191 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21192,21193,21190,21191] CONDITIONAL_S
IDLE 21192 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21192,21193,21190,21191] CONDITIONAL_S
DISCARD 21193 [(5,4)] 0 [] [] [] [] [] [21192,21193,21190,21191] CONDITIONAL_S
INJECT_T 21194 [(0,4)] D [] [] [] [] [] [] none
MERGE 21195 [(4,4),(5,5),(0,4),(1,5),(5,4),(1,4),(4,5),(2,5),(3,5)] D [] [21218,21219,21220,21221] [] [] [((4,5),(5,5)),((1,4),(1,5)),((2,5),(3,5)),((5,5),(5,4)),((1,5),(2,5)),((5,4),(4,4)),((3,5),(4,5)),((0,4),(1,4))] [] none
DISCARD 21196 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21197 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 21198 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 21199 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 21200 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 21201 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 21202 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 21203 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21204 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [21204,21205,21206,21207] CONDITIONAL_S
Y_MEAS 21205 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [21204,21205,21206,21207] CONDITIONAL_S
IDLE 21206 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [21204,21205,21206,21207] CONDITIONAL_S
DISCARD 21207 [(3,4)] 0 [] [] [] [] [] [21204,21205,21206,21207] CONDITIONAL_S
INJECT_T 21208 [(0,2)] D [] [] [] [] [] [] none
MERGE 21209 [(2,4),(1,2),(1,4),(0,2),(1,3)] D [] [21216,21217,21214,21215] [] [] [((0,2),(1,2)),((1,2),(1,3)),((1,3),(1,4)),((1,4),(2,4))] [] none
DISCARD 21210 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 21211 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21212 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21213 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 21214 [(2,4),(3,4)] D [21209] [] [] [] [((2,4),(3,4))] [21216,21217,21214,21215] CONDITIONAL_S
Y_MEAS 21215 [(3,4)] HALF_D_PLUS_2 [21209] [] [] [] [] [21216,21217,21214,21215] CONDITIONAL_S
IDLE 21216 [(2,4)] HALF_D_PLUS_2 [21209] [] [] [] [] [21216,21217,21214,21215] CONDITIONAL_S
DISCARD 21217 [(3,4)] 0 [21209] [] [] [] [] [21216,21217,21214,21215] CONDITIONAL_S
MERGE 21218 [(4,4),(5,4)] D [21195] [] [] [] [((4,4),(5,4))] [21218,21219,21220,21221] CONDITIONAL_S
Y_MEAS 21219 [(5,4)] HALF_D_PLUS_2 [21195] [] [] [] [] [21218,21219,21220,21221] CONDITIONAL_S
IDLE 21220 [(4,4)] HALF_D_PLUS_2 [21195] [] [] [] [] [21218,21219,21220,21221] CONDITIONAL_S
DISCARD 21221 [(5,4)] 0 [21195] [] [] [] [] [21218,21219,21220,21221] CONDITIONAL_S
INJECT_T 21222 [(0,4)] D [] [] [] [] [] [] none
MERGE 21223 [(2,4),(0,4),(1,4)] D [] [21226,21227,21228,21229] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 21224 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21225 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21226 [(2,4),(3,4)] D [21223] [] [] [] [((2,4),(3,4))] [21226,21227,21228,21229] CONDITIONAL_S
Y_MEAS 21227 [(3,4)] HALF_D_PLUS_2 [21223] [] [] [] [] [21226,21227,21228,21229] CONDITIONAL_S
IDLE 21228 [(2,4)] HALF_D_PLUS_2 [21223] [] [] [] [] [21226,21227,21228,21229] CONDITIONAL_S
DISCARD 21229 [(3,4)] 0 [21223] [] [] [] [] [21226,21227,21228,21229] CONDITIONAL_S
MERGE 21230 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21232,21233,21230,21231] CONDITIONAL_S
Y_MEAS 21231 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21232,21233,21230,21231] CONDITIONAL_S
IDLE 21232 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21232,21233,21230,21231] CONDITIONAL_S
DISCARD 21233 [(5,4)] 0 [] [] [] [] [] [21232,21233,21230,21231] CONDITIONAL_S
MERGE 21234 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [21234,21235,21236,21237] CONDITIONAL_S
Y_MEAS 21235 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [21234,21235,21236,21237] CONDITIONAL_S
IDLE 21236 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [21234,21235,21236,21237] CONDITIONAL_S
DISCARD 21237 [(3,4)] 0 [] [] [] [] [] [21234,21235,21236,21237] CONDITIONAL_S
MERGE 21238 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21240,21241,21238,21239] CONDITIONAL_S
Y_MEAS 21239 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21240,21241,21238,21239] CONDITIONAL_S
IDLE 21240 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21240,21241,21238,21239] CONDITIONAL_S
DISCARD 21241 [(5,4)] 0 [] [] [] [] [] [21240,21241,21238,21239] CONDITIONAL_S
MERGE 21242 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 21243 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 21244 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 21245 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 21246 [(2,5)] 0 [] [] [] [] [] [] none
INJECT_T 21247 [(0,6)] D [] [] [] [] [] [] none
MERGE 21248 [(1,6),(2,6),(0,6)] D [] [21256,21257,21258,21255] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21249 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21250 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21251 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [21251,21252,21253,21254] CONDITIONAL_S
Y_MEAS 21252 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [21251,21252,21253,21254] CONDITIONAL_S
IDLE 21253 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [21251,21252,21253,21254] CONDITIONAL_S
DISCARD 21254 [(3,4)] 0 [] [] [] [] [] [21251,21252,21253,21254] CONDITIONAL_S
MERGE 21255 [(2,6),(3,6)] D [21248] [] [] [] [((2,6),(3,6))] [21256,21257,21258,21255] CONDITIONAL_S
Y_MEAS 21256 [(3,6)] HALF_D_PLUS_2 [21248] [] [] [] [] [21256,21257,21258,21255] CONDITIONAL_S
IDLE 21257 [(2,6)] HALF_D_PLUS_2 [21248] [] [] [] [] [21256,21257,21258,21255] CONDITIONAL_S
DISCARD 21258 [(3,6)] 0 [21248] [] [] [] [] [21256,21257,21258,21255] CONDITIONAL_S
MERGE 21259 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21259,21260,21261,21262] CONDITIONAL_S
Y_MEAS 21260 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21259,21260,21261,21262] CONDITIONAL_S
IDLE 21261 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21259,21260,21261,21262] CONDITIONAL_S
DISCARD 21262 [(3,6)] 0 [] [] [] [] [] [21259,21260,21261,21262] CONDITIONAL_S
INJECT_T 21263 [(0,6)] D [] [] [] [] [] [] none
MERGE 21264 [(1,6),(2,6),(0,6)] D [] [21267,21268,21269,21270] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21265 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21266 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21267 [(2,6),(3,6)] D [21264] [] [] [] [((2,6),(3,6))] [21267,21268,21269,21270] CONDITIONAL_S
Y_MEAS 21268 [(3,6)] HALF_D_PLUS_2 [21264] [] [] [] [] [21267,21268,21269,21270] CONDITIONAL_S
IDLE 21269 [(2,6)] HALF_D_PLUS_2 [21264] [] [] [] [] [21267,21268,21269,21270] CONDITIONAL_S
DISCARD 21270 [(3,6)] 0 [21264] [] [] [] [] [21267,21268,21269,21270] CONDITIONAL_S
INJECT_T 21271 [(0,6)] D [] [] [] [] [] [] none
MERGE 21272 [(1,6),(2,6),(0,6)] D [] [21275,21276,21277,21278] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21273 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21274 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21275 [(2,6),(3,6)] D [21272] [] [] [] [((2,6),(3,6))] [21275,21276,21277,21278] CONDITIONAL_S
Y_MEAS 21276 [(3,6)] HALF_D_PLUS_2 [21272] [] [] [] [] [21275,21276,21277,21278] CONDITIONAL_S
IDLE 21277 [(2,6)] HALF_D_PLUS_2 [21272] [] [] [] [] [21275,21276,21277,21278] CONDITIONAL_S
DISCARD 21278 [(3,6)] 0 [21272] [] [] [] [] [21275,21276,21277,21278] CONDITIONAL_S
MERGE 21279 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21280,21281,21282,21279] CONDITIONAL_S
Y_MEAS 21280 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21280,21281,21282,21279] CONDITIONAL_S
IDLE 21281 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21280,21281,21282,21279] CONDITIONAL_S
DISCARD 21282 [(3,6)] 0 [] [] [] [] [] [21280,21281,21282,21279] CONDITIONAL_S
INJECT_T 21283 [(0,6)] D [] [] [] [] [] [] none
MERGE 21284 [(1,6),(2,6),(0,6)] D [] [21288,21289,21290,21287] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21285 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21286 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21287 [(2,6),(3,6)] D [21284] [] [] [] [((2,6),(3,6))] [21288,21289,21290,21287] CONDITIONAL_S
Y_MEAS 21288 [(3,6)] HALF_D_PLUS_2 [21284] [] [] [] [] [21288,21289,21290,21287] CONDITIONAL_S
IDLE 21289 [(2,6)] HALF_D_PLUS_2 [21284] [] [] [] [] [21288,21289,21290,21287] CONDITIONAL_S
DISCARD 21290 [(3,6)] 0 [21284] [] [] [] [] [21288,21289,21290,21287] CONDITIONAL_S
MERGE 21291 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21291,21292,21293,21294] CONDITIONAL_S
Y_MEAS 21292 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21291,21292,21293,21294] CONDITIONAL_S
IDLE 21293 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21291,21292,21293,21294] CONDITIONAL_S
DISCARD 21294 [(3,6)] 0 [] [] [] [] [] [21291,21292,21293,21294] CONDITIONAL_S
INJECT_T 21295 [(0,6)] D [] [] [] [] [] [] none
MERGE 21296 [(1,6),(2,6),(0,6)] D [] [21299,21300,21301,21302] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21297 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21298 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21299 [(2,6),(3,6)] D [21296] [] [] [] [((2,6),(3,6))] [21299,21300,21301,21302] CONDITIONAL_S
Y_MEAS 21300 [(3,6)] HALF_D_PLUS_2 [21296] [] [] [] [] [21299,21300,21301,21302] CONDITIONAL_S
IDLE 21301 [(2,6)] HALF_D_PLUS_2 [21296] [] [] [] [] [21299,21300,21301,21302] CONDITIONAL_S
DISCARD 21302 [(3,6)] 0 [21296] [] [] [] [] [21299,21300,21301,21302] CONDITIONAL_S
INJECT_T 21303 [(0,6)] D [] [] [] [] [] [] none
MERGE 21304 [(1,6),(2,6),(0,6)] D [] [21307,21308,21309,21310] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21305 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21306 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21307 [(2,6),(3,6)] D [21304] [] [] [] [((2,6),(3,6))] [21307,21308,21309,21310] CONDITIONAL_S
Y_MEAS 21308 [(3,6)] HALF_D_PLUS_2 [21304] [] [] [] [] [21307,21308,21309,21310] CONDITIONAL_S
IDLE 21309 [(2,6)] HALF_D_PLUS_2 [21304] [] [] [] [] [21307,21308,21309,21310] CONDITIONAL_S
DISCARD 21310 [(3,6)] 0 [21304] [] [] [] [] [21307,21308,21309,21310] CONDITIONAL_S
INJECT_T 21311 [(0,6)] D [] [] [] [] [] [] none
MERGE 21312 [(1,6),(2,6),(0,6)] D [] [21315,21316,21317,21318] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21313 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21314 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21315 [(2,6),(3,6)] D [21312] [] [] [] [((2,6),(3,6))] [21315,21316,21317,21318] CONDITIONAL_S
Y_MEAS 21316 [(3,6)] HALF_D_PLUS_2 [21312] [] [] [] [] [21315,21316,21317,21318] CONDITIONAL_S
IDLE 21317 [(2,6)] HALF_D_PLUS_2 [21312] [] [] [] [] [21315,21316,21317,21318] CONDITIONAL_S
DISCARD 21318 [(3,6)] 0 [21312] [] [] [] [] [21315,21316,21317,21318] CONDITIONAL_S
INJECT_T 21319 [(0,6)] D [] [] [] [] [] [] none
MERGE 21320 [(1,6),(2,6),(0,6)] D [] [21323,21324,21325,21326] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21321 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21322 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21323 [(2,6),(3,6)] D [21320] [] [] [] [((2,6),(3,6))] [21323,21324,21325,21326] CONDITIONAL_S
Y_MEAS 21324 [(3,6)] HALF_D_PLUS_2 [21320] [] [] [] [] [21323,21324,21325,21326] CONDITIONAL_S
IDLE 21325 [(2,6)] HALF_D_PLUS_2 [21320] [] [] [] [] [21323,21324,21325,21326] CONDITIONAL_S
DISCARD 21326 [(3,6)] 0 [21320] [] [] [] [] [21323,21324,21325,21326] CONDITIONAL_S
INJECT_T 21327 [(0,6)] D [] [] [] [] [] [] none
MERGE 21328 [(1,6),(2,6),(0,6)] D [] [21331,21332,21333,21334] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21329 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21330 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21331 [(2,6),(3,6)] D [21328] [] [] [] [((2,6),(3,6))] [21331,21332,21333,21334] CONDITIONAL_S
Y_MEAS 21332 [(3,6)] HALF_D_PLUS_2 [21328] [] [] [] [] [21331,21332,21333,21334] CONDITIONAL_S
IDLE 21333 [(2,6)] HALF_D_PLUS_2 [21328] [] [] [] [] [21331,21332,21333,21334] CONDITIONAL_S
DISCARD 21334 [(3,6)] 0 [21328] [] [] [] [] [21331,21332,21333,21334] CONDITIONAL_S
MERGE 21335 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21336,21337,21338,21335] CONDITIONAL_S
Y_MEAS 21336 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21336,21337,21338,21335] CONDITIONAL_S
IDLE 21337 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21336,21337,21338,21335] CONDITIONAL_S
DISCARD 21338 [(3,6)] 0 [] [] [] [] [] [21336,21337,21338,21335] CONDITIONAL_S
INJECT_T 21339 [(0,6)] D [] [] [] [] [] [] none
MERGE 21340 [(1,6),(2,6),(0,6)] D [] [21344,21345,21346,21343] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21341 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21342 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21343 [(2,6),(3,6)] D [21340] [] [] [] [((2,6),(3,6))] [21344,21345,21346,21343] CONDITIONAL_S
Y_MEAS 21344 [(3,6)] HALF_D_PLUS_2 [21340] [] [] [] [] [21344,21345,21346,21343] CONDITIONAL_S
IDLE 21345 [(2,6)] HALF_D_PLUS_2 [21340] [] [] [] [] [21344,21345,21346,21343] CONDITIONAL_S
DISCARD 21346 [(3,6)] 0 [21340] [] [] [] [] [21344,21345,21346,21343] CONDITIONAL_S
MERGE 21347 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21347,21348,21349,21350] CONDITIONAL_S
Y_MEAS 21348 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21347,21348,21349,21350] CONDITIONAL_S
IDLE 21349 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21347,21348,21349,21350] CONDITIONAL_S
DISCARD 21350 [(3,6)] 0 [] [] [] [] [] [21347,21348,21349,21350] CONDITIONAL_S
INJECT_T 21351 [(0,6)] D [] [] [] [] [] [] none
MERGE 21352 [(1,6),(2,6),(0,6)] D [] [21355,21356,21357,21358] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21353 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21354 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21355 [(2,6),(3,6)] D [21352] [] [] [] [((2,6),(3,6))] [21355,21356,21357,21358] CONDITIONAL_S
Y_MEAS 21356 [(3,6)] HALF_D_PLUS_2 [21352] [] [] [] [] [21355,21356,21357,21358] CONDITIONAL_S
IDLE 21357 [(2,6)] HALF_D_PLUS_2 [21352] [] [] [] [] [21355,21356,21357,21358] CONDITIONAL_S
DISCARD 21358 [(3,6)] 0 [21352] [] [] [] [] [21355,21356,21357,21358] CONDITIONAL_S
MERGE 21359 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21360,21361,21362,21359] CONDITIONAL_S
Y_MEAS 21360 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21360,21361,21362,21359] CONDITIONAL_S
IDLE 21361 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21360,21361,21362,21359] CONDITIONAL_S
DISCARD 21362 [(3,6)] 0 [] [] [] [] [] [21360,21361,21362,21359] CONDITIONAL_S
INJECT_T 21363 [(0,6)] D [] [] [] [] [] [] none
MERGE 21364 [(1,6),(2,6),(0,6)] D [] [21368,21369,21370,21367] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21365 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21366 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21367 [(2,6),(3,6)] D [21364] [] [] [] [((2,6),(3,6))] [21368,21369,21370,21367] CONDITIONAL_S
Y_MEAS 21368 [(3,6)] HALF_D_PLUS_2 [21364] [] [] [] [] [21368,21369,21370,21367] CONDITIONAL_S
IDLE 21369 [(2,6)] HALF_D_PLUS_2 [21364] [] [] [] [] [21368,21369,21370,21367] CONDITIONAL_S
DISCARD 21370 [(3,6)] 0 [21364] [] [] [] [] [21368,21369,21370,21367] CONDITIONAL_S
INJECT_T 21371 [(0,6)] D [] [] [] [] [] [] none
MERGE 21372 [(1,6),(2,6),(0,6)] D [] [21376,21377,21378,21375] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21373 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21374 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21375 [(2,6),(3,6)] D [21372] [] [] [] [((2,6),(3,6))] [21376,21377,21378,21375] CONDITIONAL_S
Y_MEAS 21376 [(3,6)] HALF_D_PLUS_2 [21372] [] [] [] [] [21376,21377,21378,21375] CONDITIONAL_S
IDLE 21377 [(2,6)] HALF_D_PLUS_2 [21372] [] [] [] [] [21376,21377,21378,21375] CONDITIONAL_S
DISCARD 21378 [(3,6)] 0 [21372] [] [] [] [] [21376,21377,21378,21375] CONDITIONAL_S
MERGE 21379 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21379,21380,21381,21382] CONDITIONAL_S
Y_MEAS 21380 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21379,21380,21381,21382] CONDITIONAL_S
IDLE 21381 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21379,21380,21381,21382] CONDITIONAL_S
DISCARD 21382 [(3,6)] 0 [] [] [] [] [] [21379,21380,21381,21382] CONDITIONAL_S
INJECT_T 21383 [(0,6)] D [] [] [] [] [] [] none
MERGE 21384 [(1,6),(2,6),(0,6)] D [] [21387,21388,21389,21390] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21385 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21386 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21387 [(2,6),(3,6)] D [21384] [] [] [] [((2,6),(3,6))] [21387,21388,21389,21390] CONDITIONAL_S
Y_MEAS 21388 [(3,6)] HALF_D_PLUS_2 [21384] [] [] [] [] [21387,21388,21389,21390] CONDITIONAL_S
IDLE 21389 [(2,6)] HALF_D_PLUS_2 [21384] [] [] [] [] [21387,21388,21389,21390] CONDITIONAL_S
DISCARD 21390 [(3,6)] 0 [21384] [] [] [] [] [21387,21388,21389,21390] CONDITIONAL_S
MERGE 21391 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21392,21393,21394,21391] CONDITIONAL_S
Y_MEAS 21392 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21392,21393,21394,21391] CONDITIONAL_S
IDLE 21393 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21392,21393,21394,21391] CONDITIONAL_S
DISCARD 21394 [(3,6)] 0 [] [] [] [] [] [21392,21393,21394,21391] CONDITIONAL_S
INJECT_T 21395 [(0,6)] D [] [] [] [] [] [] none
MERGE 21396 [(1,6),(2,6),(0,6)] D [] [21400,21401,21402,21399] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21397 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21398 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21399 [(2,6),(3,6)] D [21396] [] [] [] [((2,6),(3,6))] [21400,21401,21402,21399] CONDITIONAL_S
Y_MEAS 21400 [(3,6)] HALF_D_PLUS_2 [21396] [] [] [] [] [21400,21401,21402,21399] CONDITIONAL_S
IDLE 21401 [(2,6)] HALF_D_PLUS_2 [21396] [] [] [] [] [21400,21401,21402,21399] CONDITIONAL_S
DISCARD 21402 [(3,6)] 0 [21396] [] [] [] [] [21400,21401,21402,21399] CONDITIONAL_S
MERGE 21403 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21403,21404,21405,21406] CONDITIONAL_S
Y_MEAS 21404 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21403,21404,21405,21406] CONDITIONAL_S
IDLE 21405 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21403,21404,21405,21406] CONDITIONAL_S
DISCARD 21406 [(3,6)] 0 [] [] [] [] [] [21403,21404,21405,21406] CONDITIONAL_S
INJECT_T 21407 [(0,6)] D [] [] [] [] [] [] none
MERGE 21408 [(1,6),(2,6),(0,6)] D [] [21411,21412,21413,21414] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21409 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21410 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21411 [(2,6),(3,6)] D [21408] [] [] [] [((2,6),(3,6))] [21411,21412,21413,21414] CONDITIONAL_S
Y_MEAS 21412 [(3,6)] HALF_D_PLUS_2 [21408] [] [] [] [] [21411,21412,21413,21414] CONDITIONAL_S
IDLE 21413 [(2,6)] HALF_D_PLUS_2 [21408] [] [] [] [] [21411,21412,21413,21414] CONDITIONAL_S
DISCARD 21414 [(3,6)] 0 [21408] [] [] [] [] [21411,21412,21413,21414] CONDITIONAL_S
MERGE 21415 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21416,21417,21418,21415] CONDITIONAL_S
Y_MEAS 21416 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21416,21417,21418,21415] CONDITIONAL_S
IDLE 21417 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21416,21417,21418,21415] CONDITIONAL_S
DISCARD 21418 [(3,6)] 0 [] [] [] [] [] [21416,21417,21418,21415] CONDITIONAL_S
INJECT_T 21419 [(0,6)] D [] [] [] [] [] [] none
MERGE 21420 [(1,6),(2,6),(0,6)] D [] [21424,21425,21426,21423] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21421 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21422 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21423 [(2,6),(3,6)] D [21420] [] [] [] [((2,6),(3,6))] [21424,21425,21426,21423] CONDITIONAL_S
Y_MEAS 21424 [(3,6)] HALF_D_PLUS_2 [21420] [] [] [] [] [21424,21425,21426,21423] CONDITIONAL_S
IDLE 21425 [(2,6)] HALF_D_PLUS_2 [21420] [] [] [] [] [21424,21425,21426,21423] CONDITIONAL_S
DISCARD 21426 [(3,6)] 0 [21420] [] [] [] [] [21424,21425,21426,21423] CONDITIONAL_S
INJECT_T 21427 [(0,6)] D [] [] [] [] [] [] none
MERGE 21428 [(1,6),(2,6),(0,6)] D [] [21432,21433,21434,21431] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21429 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21430 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21431 [(2,6),(3,6)] D [21428] [] [] [] [((2,6),(3,6))] [21432,21433,21434,21431] CONDITIONAL_S
Y_MEAS 21432 [(3,6)] HALF_D_PLUS_2 [21428] [] [] [] [] [21432,21433,21434,21431] CONDITIONAL_S
IDLE 21433 [(2,6)] HALF_D_PLUS_2 [21428] [] [] [] [] [21432,21433,21434,21431] CONDITIONAL_S
DISCARD 21434 [(3,6)] 0 [21428] [] [] [] [] [21432,21433,21434,21431] CONDITIONAL_S
MERGE 21435 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21435,21436,21437,21438] CONDITIONAL_S
Y_MEAS 21436 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21435,21436,21437,21438] CONDITIONAL_S
IDLE 21437 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21435,21436,21437,21438] CONDITIONAL_S
DISCARD 21438 [(3,6)] 0 [] [] [] [] [] [21435,21436,21437,21438] CONDITIONAL_S
INJECT_T 21439 [(0,6)] D [] [] [] [] [] [] none
MERGE 21440 [(1,6),(2,6),(0,6)] D [] [21443,21444,21445,21446] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21441 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21442 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21443 [(2,6),(3,6)] D [21440] [] [] [] [((2,6),(3,6))] [21443,21444,21445,21446] CONDITIONAL_S
Y_MEAS 21444 [(3,6)] HALF_D_PLUS_2 [21440] [] [] [] [] [21443,21444,21445,21446] CONDITIONAL_S
IDLE 21445 [(2,6)] HALF_D_PLUS_2 [21440] [] [] [] [] [21443,21444,21445,21446] CONDITIONAL_S
DISCARD 21446 [(3,6)] 0 [21440] [] [] [] [] [21443,21444,21445,21446] CONDITIONAL_S
MERGE 21447 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21448,21449,21450,21447] CONDITIONAL_S
Y_MEAS 21448 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21448,21449,21450,21447] CONDITIONAL_S
IDLE 21449 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21448,21449,21450,21447] CONDITIONAL_S
DISCARD 21450 [(3,6)] 0 [] [] [] [] [] [21448,21449,21450,21447] CONDITIONAL_S
INJECT_T 21451 [(0,6)] D [] [] [] [] [] [] none
MERGE 21452 [(1,6),(2,6),(0,6)] D [] [21456,21457,21458,21455] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21453 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21454 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21455 [(2,6),(3,6)] D [21452] [] [] [] [((2,6),(3,6))] [21456,21457,21458,21455] CONDITIONAL_S
Y_MEAS 21456 [(3,6)] HALF_D_PLUS_2 [21452] [] [] [] [] [21456,21457,21458,21455] CONDITIONAL_S
IDLE 21457 [(2,6)] HALF_D_PLUS_2 [21452] [] [] [] [] [21456,21457,21458,21455] CONDITIONAL_S
DISCARD 21458 [(3,6)] 0 [21452] [] [] [] [] [21456,21457,21458,21455] CONDITIONAL_S
MERGE 21459 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21459,21460,21461,21462] CONDITIONAL_S
Y_MEAS 21460 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21459,21460,21461,21462] CONDITIONAL_S
IDLE 21461 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21459,21460,21461,21462] CONDITIONAL_S
DISCARD 21462 [(3,6)] 0 [] [] [] [] [] [21459,21460,21461,21462] CONDITIONAL_S
INJECT_T 21463 [(0,6)] D [] [] [] [] [] [] none
MERGE 21464 [(1,6),(2,6),(0,6)] D [] [21467,21468,21469,21470] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21465 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21466 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21467 [(2,6),(3,6)] D [21464] [] [] [] [((2,6),(3,6))] [21467,21468,21469,21470] CONDITIONAL_S
Y_MEAS 21468 [(3,6)] HALF_D_PLUS_2 [21464] [] [] [] [] [21467,21468,21469,21470] CONDITIONAL_S
IDLE 21469 [(2,6)] HALF_D_PLUS_2 [21464] [] [] [] [] [21467,21468,21469,21470] CONDITIONAL_S
DISCARD 21470 [(3,6)] 0 [21464] [] [] [] [] [21467,21468,21469,21470] CONDITIONAL_S
INJECT_T 21471 [(0,6)] D [] [] [] [] [] [] none
MERGE 21472 [(1,6),(2,6),(0,6)] D [] [21475,21476,21477,21478] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21473 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21474 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21475 [(2,6),(3,6)] D [21472] [] [] [] [((2,6),(3,6))] [21475,21476,21477,21478] CONDITIONAL_S
Y_MEAS 21476 [(3,6)] HALF_D_PLUS_2 [21472] [] [] [] [] [21475,21476,21477,21478] CONDITIONAL_S
IDLE 21477 [(2,6)] HALF_D_PLUS_2 [21472] [] [] [] [] [21475,21476,21477,21478] CONDITIONAL_S
DISCARD 21478 [(3,6)] 0 [21472] [] [] [] [] [21475,21476,21477,21478] CONDITIONAL_S
INJECT_T 21479 [(0,6)] D [] [] [] [] [] [] none
MERGE 21480 [(1,6),(2,6),(0,6)] D [] [21483,21484,21485,21486] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21481 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21482 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21483 [(2,6),(3,6)] D [21480] [] [] [] [((2,6),(3,6))] [21483,21484,21485,21486] CONDITIONAL_S
Y_MEAS 21484 [(3,6)] HALF_D_PLUS_2 [21480] [] [] [] [] [21483,21484,21485,21486] CONDITIONAL_S
IDLE 21485 [(2,6)] HALF_D_PLUS_2 [21480] [] [] [] [] [21483,21484,21485,21486] CONDITIONAL_S
DISCARD 21486 [(3,6)] 0 [21480] [] [] [] [] [21483,21484,21485,21486] CONDITIONAL_S
MERGE 21487 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21488,21489,21490,21487] CONDITIONAL_S
Y_MEAS 21488 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21488,21489,21490,21487] CONDITIONAL_S
IDLE 21489 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21488,21489,21490,21487] CONDITIONAL_S
DISCARD 21490 [(3,6)] 0 [] [] [] [] [] [21488,21489,21490,21487] CONDITIONAL_S
INJECT_T 21491 [(0,6)] D [] [] [] [] [] [] none
MERGE 21492 [(1,6),(2,6),(0,6)] D [] [21496,21497,21498,21495] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21493 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21494 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21495 [(2,6),(3,6)] D [21492] [] [] [] [((2,6),(3,6))] [21496,21497,21498,21495] CONDITIONAL_S
Y_MEAS 21496 [(3,6)] HALF_D_PLUS_2 [21492] [] [] [] [] [21496,21497,21498,21495] CONDITIONAL_S
IDLE 21497 [(2,6)] HALF_D_PLUS_2 [21492] [] [] [] [] [21496,21497,21498,21495] CONDITIONAL_S
DISCARD 21498 [(3,6)] 0 [21492] [] [] [] [] [21496,21497,21498,21495] CONDITIONAL_S
MERGE 21499 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21499,21500,21501,21502] CONDITIONAL_S
Y_MEAS 21500 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21499,21500,21501,21502] CONDITIONAL_S
IDLE 21501 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21499,21500,21501,21502] CONDITIONAL_S
DISCARD 21502 [(3,6)] 0 [] [] [] [] [] [21499,21500,21501,21502] CONDITIONAL_S
INJECT_T 21503 [(0,6)] D [] [] [] [] [] [] none
MERGE 21504 [(1,6),(2,6),(0,6)] D [] [21507,21508,21509,21510] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21505 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21506 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21507 [(2,6),(3,6)] D [21504] [] [] [] [((2,6),(3,6))] [21507,21508,21509,21510] CONDITIONAL_S
Y_MEAS 21508 [(3,6)] HALF_D_PLUS_2 [21504] [] [] [] [] [21507,21508,21509,21510] CONDITIONAL_S
IDLE 21509 [(2,6)] HALF_D_PLUS_2 [21504] [] [] [] [] [21507,21508,21509,21510] CONDITIONAL_S
DISCARD 21510 [(3,6)] 0 [21504] [] [] [] [] [21507,21508,21509,21510] CONDITIONAL_S
MERGE 21511 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21512,21513,21514,21511] CONDITIONAL_S
Y_MEAS 21512 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21512,21513,21514,21511] CONDITIONAL_S
IDLE 21513 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21512,21513,21514,21511] CONDITIONAL_S
DISCARD 21514 [(3,6)] 0 [] [] [] [] [] [21512,21513,21514,21511] CONDITIONAL_S
INJECT_T 21515 [(0,6)] D [] [] [] [] [] [] none
MERGE 21516 [(1,6),(2,6),(0,6)] D [] [21520,21521,21522,21519] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21517 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21518 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21519 [(2,6),(3,6)] D [21516] [] [] [] [((2,6),(3,6))] [21520,21521,21522,21519] CONDITIONAL_S
Y_MEAS 21520 [(3,6)] HALF_D_PLUS_2 [21516] [] [] [] [] [21520,21521,21522,21519] CONDITIONAL_S
IDLE 21521 [(2,6)] HALF_D_PLUS_2 [21516] [] [] [] [] [21520,21521,21522,21519] CONDITIONAL_S
DISCARD 21522 [(3,6)] 0 [21516] [] [] [] [] [21520,21521,21522,21519] CONDITIONAL_S
INJECT_T 21523 [(0,6)] D [] [] [] [] [] [] none
MERGE 21524 [(1,6),(2,6),(0,6)] D [] [21528,21529,21530,21527] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21525 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21526 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21527 [(2,6),(3,6)] D [21524] [] [] [] [((2,6),(3,6))] [21528,21529,21530,21527] CONDITIONAL_S
Y_MEAS 21528 [(3,6)] HALF_D_PLUS_2 [21524] [] [] [] [] [21528,21529,21530,21527] CONDITIONAL_S
IDLE 21529 [(2,6)] HALF_D_PLUS_2 [21524] [] [] [] [] [21528,21529,21530,21527] CONDITIONAL_S
DISCARD 21530 [(3,6)] 0 [21524] [] [] [] [] [21528,21529,21530,21527] CONDITIONAL_S
INJECT_T 21531 [(0,6)] D [] [] [] [] [] [] none
MERGE 21532 [(1,6),(2,6),(0,6)] D [] [21536,21537,21538,21535] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21533 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21534 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21535 [(2,6),(3,6)] D [21532] [] [] [] [((2,6),(3,6))] [21536,21537,21538,21535] CONDITIONAL_S
Y_MEAS 21536 [(3,6)] HALF_D_PLUS_2 [21532] [] [] [] [] [21536,21537,21538,21535] CONDITIONAL_S
IDLE 21537 [(2,6)] HALF_D_PLUS_2 [21532] [] [] [] [] [21536,21537,21538,21535] CONDITIONAL_S
DISCARD 21538 [(3,6)] 0 [21532] [] [] [] [] [21536,21537,21538,21535] CONDITIONAL_S
INJECT_T 21539 [(0,6)] D [] [] [] [] [] [] none
MERGE 21540 [(1,6),(2,6),(0,6)] D [] [21544,21545,21546,21543] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21541 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21542 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21543 [(2,6),(3,6)] D [21540] [] [] [] [((2,6),(3,6))] [21544,21545,21546,21543] CONDITIONAL_S
Y_MEAS 21544 [(3,6)] HALF_D_PLUS_2 [21540] [] [] [] [] [21544,21545,21546,21543] CONDITIONAL_S
IDLE 21545 [(2,6)] HALF_D_PLUS_2 [21540] [] [] [] [] [21544,21545,21546,21543] CONDITIONAL_S
DISCARD 21546 [(3,6)] 0 [21540] [] [] [] [] [21544,21545,21546,21543] CONDITIONAL_S
INJECT_T 21547 [(0,6)] D [] [] [] [] [] [] none
MERGE 21548 [(1,6),(2,6),(0,6)] D [] [21552,21553,21554,21551] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21549 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21550 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21551 [(2,6),(3,6)] D [21548] [] [] [] [((2,6),(3,6))] [21552,21553,21554,21551] CONDITIONAL_S
Y_MEAS 21552 [(3,6)] HALF_D_PLUS_2 [21548] [] [] [] [] [21552,21553,21554,21551] CONDITIONAL_S
IDLE 21553 [(2,6)] HALF_D_PLUS_2 [21548] [] [] [] [] [21552,21553,21554,21551] CONDITIONAL_S
DISCARD 21554 [(3,6)] 0 [21548] [] [] [] [] [21552,21553,21554,21551] CONDITIONAL_S
INJECT_T 21555 [(0,6)] D [] [] [] [] [] [] none
MERGE 21556 [(1,6),(2,6),(0,6)] D [] [21560,21561,21562,21559] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21557 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21558 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21559 [(2,6),(3,6)] D [21556] [] [] [] [((2,6),(3,6))] [21560,21561,21562,21559] CONDITIONAL_S
Y_MEAS 21560 [(3,6)] HALF_D_PLUS_2 [21556] [] [] [] [] [21560,21561,21562,21559] CONDITIONAL_S
IDLE 21561 [(2,6)] HALF_D_PLUS_2 [21556] [] [] [] [] [21560,21561,21562,21559] CONDITIONAL_S
DISCARD 21562 [(3,6)] 0 [21556] [] [] [] [] [21560,21561,21562,21559] CONDITIONAL_S
MERGE 21563 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21563,21564,21565,21566] CONDITIONAL_S
Y_MEAS 21564 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21563,21564,21565,21566] CONDITIONAL_S
IDLE 21565 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21563,21564,21565,21566] CONDITIONAL_S
DISCARD 21566 [(3,6)] 0 [] [] [] [] [] [21563,21564,21565,21566] CONDITIONAL_S
INJECT_T 21567 [(0,6)] D [] [] [] [] [] [] none
MERGE 21568 [(1,6),(2,6),(0,6)] D [] [21571,21572,21573,21574] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21569 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21570 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21571 [(2,6),(3,6)] D [21568] [] [] [] [((2,6),(3,6))] [21571,21572,21573,21574] CONDITIONAL_S
Y_MEAS 21572 [(3,6)] HALF_D_PLUS_2 [21568] [] [] [] [] [21571,21572,21573,21574] CONDITIONAL_S
IDLE 21573 [(2,6)] HALF_D_PLUS_2 [21568] [] [] [] [] [21571,21572,21573,21574] CONDITIONAL_S
DISCARD 21574 [(3,6)] 0 [21568] [] [] [] [] [21571,21572,21573,21574] CONDITIONAL_S
MERGE 21575 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21576,21577,21578,21575] CONDITIONAL_S
Y_MEAS 21576 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21576,21577,21578,21575] CONDITIONAL_S
IDLE 21577 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21576,21577,21578,21575] CONDITIONAL_S
DISCARD 21578 [(3,6)] 0 [] [] [] [] [] [21576,21577,21578,21575] CONDITIONAL_S
INJECT_T 21579 [(0,6)] D [] [] [] [] [] [] none
MERGE 21580 [(1,6),(2,6),(0,6)] D [] [21584,21585,21586,21583] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21581 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21582 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21583 [(2,6),(3,6)] D [21580] [] [] [] [((2,6),(3,6))] [21584,21585,21586,21583] CONDITIONAL_S
Y_MEAS 21584 [(3,6)] HALF_D_PLUS_2 [21580] [] [] [] [] [21584,21585,21586,21583] CONDITIONAL_S
IDLE 21585 [(2,6)] HALF_D_PLUS_2 [21580] [] [] [] [] [21584,21585,21586,21583] CONDITIONAL_S
DISCARD 21586 [(3,6)] 0 [21580] [] [] [] [] [21584,21585,21586,21583] CONDITIONAL_S
INJECT_T 21587 [(0,6)] D [] [] [] [] [] [] none
MERGE 21588 [(1,6),(2,6),(0,6)] D [] [21592,21593,21594,21591] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21589 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21590 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21591 [(2,6),(3,6)] D [21588] [] [] [] [((2,6),(3,6))] [21592,21593,21594,21591] CONDITIONAL_S
Y_MEAS 21592 [(3,6)] HALF_D_PLUS_2 [21588] [] [] [] [] [21592,21593,21594,21591] CONDITIONAL_S
IDLE 21593 [(2,6)] HALF_D_PLUS_2 [21588] [] [] [] [] [21592,21593,21594,21591] CONDITIONAL_S
DISCARD 21594 [(3,6)] 0 [21588] [] [] [] [] [21592,21593,21594,21591] CONDITIONAL_S
INJECT_T 21595 [(0,6)] D [] [] [] [] [] [] none
MERGE 21596 [(1,6),(2,6),(0,6)] D [] [21600,21601,21602,21599] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21597 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21598 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21599 [(2,6),(3,6)] D [21596] [] [] [] [((2,6),(3,6))] [21600,21601,21602,21599] CONDITIONAL_S
Y_MEAS 21600 [(3,6)] HALF_D_PLUS_2 [21596] [] [] [] [] [21600,21601,21602,21599] CONDITIONAL_S
IDLE 21601 [(2,6)] HALF_D_PLUS_2 [21596] [] [] [] [] [21600,21601,21602,21599] CONDITIONAL_S
DISCARD 21602 [(3,6)] 0 [21596] [] [] [] [] [21600,21601,21602,21599] CONDITIONAL_S
MERGE 21603 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21603,21604,21605,21606] CONDITIONAL_S
Y_MEAS 21604 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21603,21604,21605,21606] CONDITIONAL_S
IDLE 21605 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21603,21604,21605,21606] CONDITIONAL_S
DISCARD 21606 [(3,6)] 0 [] [] [] [] [] [21603,21604,21605,21606] CONDITIONAL_S
INJECT_T 21607 [(0,6)] D [] [] [] [] [] [] none
MERGE 21608 [(1,6),(2,6),(0,6)] D [] [21611,21612,21613,21614] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21609 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21610 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21611 [(2,6),(3,6)] D [21608] [] [] [] [((2,6),(3,6))] [21611,21612,21613,21614] CONDITIONAL_S
Y_MEAS 21612 [(3,6)] HALF_D_PLUS_2 [21608] [] [] [] [] [21611,21612,21613,21614] CONDITIONAL_S
IDLE 21613 [(2,6)] HALF_D_PLUS_2 [21608] [] [] [] [] [21611,21612,21613,21614] CONDITIONAL_S
DISCARD 21614 [(3,6)] 0 [21608] [] [] [] [] [21611,21612,21613,21614] CONDITIONAL_S
MERGE 21615 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21616,21617,21618,21615] CONDITIONAL_S
Y_MEAS 21616 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21616,21617,21618,21615] CONDITIONAL_S
IDLE 21617 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21616,21617,21618,21615] CONDITIONAL_S
DISCARD 21618 [(3,6)] 0 [] [] [] [] [] [21616,21617,21618,21615] CONDITIONAL_S
INJECT_T 21619 [(0,6)] D [] [] [] [] [] [] none
MERGE 21620 [(1,6),(2,6),(0,6)] D [] [21624,21625,21626,21623] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21621 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21622 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21623 [(2,6),(3,6)] D [21620] [] [] [] [((2,6),(3,6))] [21624,21625,21626,21623] CONDITIONAL_S
Y_MEAS 21624 [(3,6)] HALF_D_PLUS_2 [21620] [] [] [] [] [21624,21625,21626,21623] CONDITIONAL_S
IDLE 21625 [(2,6)] HALF_D_PLUS_2 [21620] [] [] [] [] [21624,21625,21626,21623] CONDITIONAL_S
DISCARD 21626 [(3,6)] 0 [21620] [] [] [] [] [21624,21625,21626,21623] CONDITIONAL_S
MERGE 21627 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21627,21628,21629,21630] CONDITIONAL_S
Y_MEAS 21628 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21627,21628,21629,21630] CONDITIONAL_S
IDLE 21629 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21627,21628,21629,21630] CONDITIONAL_S
DISCARD 21630 [(3,6)] 0 [] [] [] [] [] [21627,21628,21629,21630] CONDITIONAL_S
INJECT_T 21631 [(0,6)] D [] [] [] [] [] [] none
MERGE 21632 [(1,6),(2,6),(0,6)] D [] [21635,21636,21637,21638] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21633 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21634 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21635 [(2,6),(3,6)] D [21632] [] [] [] [((2,6),(3,6))] [21635,21636,21637,21638] CONDITIONAL_S
Y_MEAS 21636 [(3,6)] HALF_D_PLUS_2 [21632] [] [] [] [] [21635,21636,21637,21638] CONDITIONAL_S
IDLE 21637 [(2,6)] HALF_D_PLUS_2 [21632] [] [] [] [] [21635,21636,21637,21638] CONDITIONAL_S
DISCARD 21638 [(3,6)] 0 [21632] [] [] [] [] [21635,21636,21637,21638] CONDITIONAL_S
MERGE 21639 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21640,21641,21642,21639] CONDITIONAL_S
Y_MEAS 21640 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21640,21641,21642,21639] CONDITIONAL_S
IDLE 21641 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21640,21641,21642,21639] CONDITIONAL_S
DISCARD 21642 [(3,6)] 0 [] [] [] [] [] [21640,21641,21642,21639] CONDITIONAL_S
INJECT_T 21643 [(0,6)] D [] [] [] [] [] [] none
MERGE 21644 [(1,6),(2,6),(0,6)] D [] [21648,21649,21650,21647] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21645 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21646 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21647 [(2,6),(3,6)] D [21644] [] [] [] [((2,6),(3,6))] [21648,21649,21650,21647] CONDITIONAL_S
Y_MEAS 21648 [(3,6)] HALF_D_PLUS_2 [21644] [] [] [] [] [21648,21649,21650,21647] CONDITIONAL_S
IDLE 21649 [(2,6)] HALF_D_PLUS_2 [21644] [] [] [] [] [21648,21649,21650,21647] CONDITIONAL_S
DISCARD 21650 [(3,6)] 0 [21644] [] [] [] [] [21648,21649,21650,21647] CONDITIONAL_S
MERGE 21651 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21651,21652,21653,21654] CONDITIONAL_S
Y_MEAS 21652 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21651,21652,21653,21654] CONDITIONAL_S
IDLE 21653 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21651,21652,21653,21654] CONDITIONAL_S
DISCARD 21654 [(3,6)] 0 [] [] [] [] [] [21651,21652,21653,21654] CONDITIONAL_S
INJECT_T 21655 [(0,6)] D [] [] [] [] [] [] none
MERGE 21656 [(1,6),(2,6),(0,6)] D [] [21659,21660,21661,21662] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21657 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21658 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21659 [(2,6),(3,6)] D [21656] [] [] [] [((2,6),(3,6))] [21659,21660,21661,21662] CONDITIONAL_S
Y_MEAS 21660 [(3,6)] HALF_D_PLUS_2 [21656] [] [] [] [] [21659,21660,21661,21662] CONDITIONAL_S
IDLE 21661 [(2,6)] HALF_D_PLUS_2 [21656] [] [] [] [] [21659,21660,21661,21662] CONDITIONAL_S
DISCARD 21662 [(3,6)] 0 [21656] [] [] [] [] [21659,21660,21661,21662] CONDITIONAL_S
MERGE 21663 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21664,21665,21666,21663] CONDITIONAL_S
Y_MEAS 21664 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21664,21665,21666,21663] CONDITIONAL_S
IDLE 21665 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21664,21665,21666,21663] CONDITIONAL_S
DISCARD 21666 [(3,6)] 0 [] [] [] [] [] [21664,21665,21666,21663] CONDITIONAL_S
INJECT_T 21667 [(0,6)] D [] [] [] [] [] [] none
MERGE 21668 [(1,6),(2,6),(0,6)] D [] [21672,21673,21674,21671] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21669 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21670 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21671 [(2,6),(3,6)] D [21668] [] [] [] [((2,6),(3,6))] [21672,21673,21674,21671] CONDITIONAL_S
Y_MEAS 21672 [(3,6)] HALF_D_PLUS_2 [21668] [] [] [] [] [21672,21673,21674,21671] CONDITIONAL_S
IDLE 21673 [(2,6)] HALF_D_PLUS_2 [21668] [] [] [] [] [21672,21673,21674,21671] CONDITIONAL_S
DISCARD 21674 [(3,6)] 0 [21668] [] [] [] [] [21672,21673,21674,21671] CONDITIONAL_S
MERGE 21675 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21675,21676,21677,21678] CONDITIONAL_S
Y_MEAS 21676 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21675,21676,21677,21678] CONDITIONAL_S
IDLE 21677 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21675,21676,21677,21678] CONDITIONAL_S
DISCARD 21678 [(3,6)] 0 [] [] [] [] [] [21675,21676,21677,21678] CONDITIONAL_S
INJECT_T 21679 [(0,6)] D [] [] [] [] [] [] none
MERGE 21680 [(1,6),(2,6),(0,6)] D [] [21683,21684,21685,21686] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21681 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21682 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21683 [(2,6),(3,6)] D [21680] [] [] [] [((2,6),(3,6))] [21683,21684,21685,21686] CONDITIONAL_S
Y_MEAS 21684 [(3,6)] HALF_D_PLUS_2 [21680] [] [] [] [] [21683,21684,21685,21686] CONDITIONAL_S
IDLE 21685 [(2,6)] HALF_D_PLUS_2 [21680] [] [] [] [] [21683,21684,21685,21686] CONDITIONAL_S
DISCARD 21686 [(3,6)] 0 [21680] [] [] [] [] [21683,21684,21685,21686] CONDITIONAL_S
MERGE 21687 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21688,21689,21690,21687] CONDITIONAL_S
Y_MEAS 21688 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21688,21689,21690,21687] CONDITIONAL_S
IDLE 21689 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21688,21689,21690,21687] CONDITIONAL_S
DISCARD 21690 [(3,6)] 0 [] [] [] [] [] [21688,21689,21690,21687] CONDITIONAL_S
INJECT_T 21691 [(0,6)] D [] [] [] [] [] [] none
MERGE 21692 [(1,6),(2,6),(0,6)] D [] [21696,21697,21698,21695] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21693 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21694 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21695 [(2,6),(3,6)] D [21692] [] [] [] [((2,6),(3,6))] [21696,21697,21698,21695] CONDITIONAL_S
Y_MEAS 21696 [(3,6)] HALF_D_PLUS_2 [21692] [] [] [] [] [21696,21697,21698,21695] CONDITIONAL_S
IDLE 21697 [(2,6)] HALF_D_PLUS_2 [21692] [] [] [] [] [21696,21697,21698,21695] CONDITIONAL_S
DISCARD 21698 [(3,6)] 0 [21692] [] [] [] [] [21696,21697,21698,21695] CONDITIONAL_S
INJECT_T 21699 [(0,6)] D [] [] [] [] [] [] none
MERGE 21700 [(1,6),(2,6),(0,6)] D [] [21704,21705,21706,21703] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21701 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21702 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21703 [(2,6),(3,6)] D [21700] [] [] [] [((2,6),(3,6))] [21704,21705,21706,21703] CONDITIONAL_S
Y_MEAS 21704 [(3,6)] HALF_D_PLUS_2 [21700] [] [] [] [] [21704,21705,21706,21703] CONDITIONAL_S
IDLE 21705 [(2,6)] HALF_D_PLUS_2 [21700] [] [] [] [] [21704,21705,21706,21703] CONDITIONAL_S
DISCARD 21706 [(3,6)] 0 [21700] [] [] [] [] [21704,21705,21706,21703] CONDITIONAL_S
INJECT_T 21707 [(0,6)] D [] [] [] [] [] [] none
MERGE 21708 [(1,6),(2,6),(0,6)] D [] [21712,21713,21714,21711] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21709 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21710 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21711 [(2,6),(3,6)] D [21708] [] [] [] [((2,6),(3,6))] [21712,21713,21714,21711] CONDITIONAL_S
Y_MEAS 21712 [(3,6)] HALF_D_PLUS_2 [21708] [] [] [] [] [21712,21713,21714,21711] CONDITIONAL_S
IDLE 21713 [(2,6)] HALF_D_PLUS_2 [21708] [] [] [] [] [21712,21713,21714,21711] CONDITIONAL_S
DISCARD 21714 [(3,6)] 0 [21708] [] [] [] [] [21712,21713,21714,21711] CONDITIONAL_S
INJECT_T 21715 [(0,6)] D [] [] [] [] [] [] none
MERGE 21716 [(1,6),(2,6),(0,6)] D [] [21720,21721,21722,21719] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21717 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21718 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21719 [(2,6),(3,6)] D [21716] [] [] [] [((2,6),(3,6))] [21720,21721,21722,21719] CONDITIONAL_S
Y_MEAS 21720 [(3,6)] HALF_D_PLUS_2 [21716] [] [] [] [] [21720,21721,21722,21719] CONDITIONAL_S
IDLE 21721 [(2,6)] HALF_D_PLUS_2 [21716] [] [] [] [] [21720,21721,21722,21719] CONDITIONAL_S
DISCARD 21722 [(3,6)] 0 [21716] [] [] [] [] [21720,21721,21722,21719] CONDITIONAL_S
MERGE 21723 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21723,21724,21725,21726] CONDITIONAL_S
Y_MEAS 21724 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21723,21724,21725,21726] CONDITIONAL_S
IDLE 21725 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21723,21724,21725,21726] CONDITIONAL_S
DISCARD 21726 [(3,6)] 0 [] [] [] [] [] [21723,21724,21725,21726] CONDITIONAL_S
INJECT_T 21727 [(0,6)] D [] [] [] [] [] [] none
MERGE 21728 [(1,6),(2,6),(0,6)] D [] [21731,21732,21733,21734] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21729 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21730 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21731 [(2,6),(3,6)] D [21728] [] [] [] [((2,6),(3,6))] [21731,21732,21733,21734] CONDITIONAL_S
Y_MEAS 21732 [(3,6)] HALF_D_PLUS_2 [21728] [] [] [] [] [21731,21732,21733,21734] CONDITIONAL_S
IDLE 21733 [(2,6)] HALF_D_PLUS_2 [21728] [] [] [] [] [21731,21732,21733,21734] CONDITIONAL_S
DISCARD 21734 [(3,6)] 0 [21728] [] [] [] [] [21731,21732,21733,21734] CONDITIONAL_S
MERGE 21735 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21736,21737,21738,21735] CONDITIONAL_S
Y_MEAS 21736 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21736,21737,21738,21735] CONDITIONAL_S
IDLE 21737 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21736,21737,21738,21735] CONDITIONAL_S
DISCARD 21738 [(3,6)] 0 [] [] [] [] [] [21736,21737,21738,21735] CONDITIONAL_S
INJECT_T 21739 [(0,6)] D [] [] [] [] [] [] none
MERGE 21740 [(1,6),(2,6),(0,6)] D [] [21744,21745,21746,21743] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21741 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21742 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21743 [(2,6),(3,6)] D [21740] [] [] [] [((2,6),(3,6))] [21744,21745,21746,21743] CONDITIONAL_S
Y_MEAS 21744 [(3,6)] HALF_D_PLUS_2 [21740] [] [] [] [] [21744,21745,21746,21743] CONDITIONAL_S
IDLE 21745 [(2,6)] HALF_D_PLUS_2 [21740] [] [] [] [] [21744,21745,21746,21743] CONDITIONAL_S
DISCARD 21746 [(3,6)] 0 [21740] [] [] [] [] [21744,21745,21746,21743] CONDITIONAL_S
INJECT_T 21747 [(0,6)] D [] [] [] [] [] [] none
MERGE 21748 [(1,6),(2,6),(0,6)] D [] [21752,21753,21754,21751] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21749 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21750 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21751 [(2,6),(3,6)] D [21748] [] [] [] [((2,6),(3,6))] [21752,21753,21754,21751] CONDITIONAL_S
Y_MEAS 21752 [(3,6)] HALF_D_PLUS_2 [21748] [] [] [] [] [21752,21753,21754,21751] CONDITIONAL_S
IDLE 21753 [(2,6)] HALF_D_PLUS_2 [21748] [] [] [] [] [21752,21753,21754,21751] CONDITIONAL_S
DISCARD 21754 [(3,6)] 0 [21748] [] [] [] [] [21752,21753,21754,21751] CONDITIONAL_S
MERGE 21755 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21755,21756,21757,21758] CONDITIONAL_S
Y_MEAS 21756 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21755,21756,21757,21758] CONDITIONAL_S
IDLE 21757 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21755,21756,21757,21758] CONDITIONAL_S
DISCARD 21758 [(3,6)] 0 [] [] [] [] [] [21755,21756,21757,21758] CONDITIONAL_S
INJECT_T 21759 [(0,6)] D [] [] [] [] [] [] none
MERGE 21760 [(1,6),(2,6),(0,6)] D [] [21763,21764,21765,21766] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21761 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21762 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21763 [(2,6),(3,6)] D [21760] [] [] [] [((2,6),(3,6))] [21763,21764,21765,21766] CONDITIONAL_S
Y_MEAS 21764 [(3,6)] HALF_D_PLUS_2 [21760] [] [] [] [] [21763,21764,21765,21766] CONDITIONAL_S
IDLE 21765 [(2,6)] HALF_D_PLUS_2 [21760] [] [] [] [] [21763,21764,21765,21766] CONDITIONAL_S
DISCARD 21766 [(3,6)] 0 [21760] [] [] [] [] [21763,21764,21765,21766] CONDITIONAL_S
MERGE 21767 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21768,21769,21770,21767] CONDITIONAL_S
Y_MEAS 21768 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21768,21769,21770,21767] CONDITIONAL_S
IDLE 21769 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21768,21769,21770,21767] CONDITIONAL_S
DISCARD 21770 [(3,6)] 0 [] [] [] [] [] [21768,21769,21770,21767] CONDITIONAL_S
INJECT_T 21771 [(0,6)] D [] [] [] [] [] [] none
MERGE 21772 [(1,6),(2,6),(0,6)] D [] [21776,21777,21778,21775] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21773 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21774 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21775 [(2,6),(3,6)] D [21772] [] [] [] [((2,6),(3,6))] [21776,21777,21778,21775] CONDITIONAL_S
Y_MEAS 21776 [(3,6)] HALF_D_PLUS_2 [21772] [] [] [] [] [21776,21777,21778,21775] CONDITIONAL_S
IDLE 21777 [(2,6)] HALF_D_PLUS_2 [21772] [] [] [] [] [21776,21777,21778,21775] CONDITIONAL_S
DISCARD 21778 [(3,6)] 0 [21772] [] [] [] [] [21776,21777,21778,21775] CONDITIONAL_S
INJECT_T 21779 [(0,6)] D [] [] [] [] [] [] none
MERGE 21780 [(1,6),(2,6),(0,6)] D [] [21784,21785,21786,21783] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21781 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21782 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21783 [(2,6),(3,6)] D [21780] [] [] [] [((2,6),(3,6))] [21784,21785,21786,21783] CONDITIONAL_S
Y_MEAS 21784 [(3,6)] HALF_D_PLUS_2 [21780] [] [] [] [] [21784,21785,21786,21783] CONDITIONAL_S
IDLE 21785 [(2,6)] HALF_D_PLUS_2 [21780] [] [] [] [] [21784,21785,21786,21783] CONDITIONAL_S
DISCARD 21786 [(3,6)] 0 [21780] [] [] [] [] [21784,21785,21786,21783] CONDITIONAL_S
INJECT_T 21787 [(0,6)] D [] [] [] [] [] [] none
MERGE 21788 [(1,6),(2,6),(0,6)] D [] [21792,21793,21794,21791] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21789 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21790 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21791 [(2,6),(3,6)] D [21788] [] [] [] [((2,6),(3,6))] [21792,21793,21794,21791] CONDITIONAL_S
Y_MEAS 21792 [(3,6)] HALF_D_PLUS_2 [21788] [] [] [] [] [21792,21793,21794,21791] CONDITIONAL_S
IDLE 21793 [(2,6)] HALF_D_PLUS_2 [21788] [] [] [] [] [21792,21793,21794,21791] CONDITIONAL_S
DISCARD 21794 [(3,6)] 0 [21788] [] [] [] [] [21792,21793,21794,21791] CONDITIONAL_S
INJECT_T 21795 [(0,6)] D [] [] [] [] [] [] none
MERGE 21796 [(1,6),(2,6),(0,6)] D [] [21800,21801,21802,21799] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21797 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21798 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21799 [(2,6),(3,6)] D [21796] [] [] [] [((2,6),(3,6))] [21800,21801,21802,21799] CONDITIONAL_S
Y_MEAS 21800 [(3,6)] HALF_D_PLUS_2 [21796] [] [] [] [] [21800,21801,21802,21799] CONDITIONAL_S
IDLE 21801 [(2,6)] HALF_D_PLUS_2 [21796] [] [] [] [] [21800,21801,21802,21799] CONDITIONAL_S
DISCARD 21802 [(3,6)] 0 [21796] [] [] [] [] [21800,21801,21802,21799] CONDITIONAL_S
MERGE 21803 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21803,21804,21805,21806] CONDITIONAL_S
Y_MEAS 21804 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21803,21804,21805,21806] CONDITIONAL_S
IDLE 21805 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21803,21804,21805,21806] CONDITIONAL_S
DISCARD 21806 [(3,6)] 0 [] [] [] [] [] [21803,21804,21805,21806] CONDITIONAL_S
INJECT_T 21807 [(0,6)] D [] [] [] [] [] [] none
MERGE 21808 [(1,6),(2,6),(0,6)] D [] [21811,21812,21813,21814] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21809 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21810 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21811 [(2,6),(3,6)] D [21808] [] [] [] [((2,6),(3,6))] [21811,21812,21813,21814] CONDITIONAL_S
Y_MEAS 21812 [(3,6)] HALF_D_PLUS_2 [21808] [] [] [] [] [21811,21812,21813,21814] CONDITIONAL_S
IDLE 21813 [(2,6)] HALF_D_PLUS_2 [21808] [] [] [] [] [21811,21812,21813,21814] CONDITIONAL_S
DISCARD 21814 [(3,6)] 0 [21808] [] [] [] [] [21811,21812,21813,21814] CONDITIONAL_S
MERGE 21815 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21816,21817,21818,21815] CONDITIONAL_S
Y_MEAS 21816 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21816,21817,21818,21815] CONDITIONAL_S
IDLE 21817 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21816,21817,21818,21815] CONDITIONAL_S
DISCARD 21818 [(3,6)] 0 [] [] [] [] [] [21816,21817,21818,21815] CONDITIONAL_S
INJECT_T 21819 [(0,6)] D [] [] [] [] [] [] none
MERGE 21820 [(1,6),(2,6),(0,6)] D [] [21824,21825,21826,21823] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21821 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21822 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21823 [(2,6),(3,6)] D [21820] [] [] [] [((2,6),(3,6))] [21824,21825,21826,21823] CONDITIONAL_S
Y_MEAS 21824 [(3,6)] HALF_D_PLUS_2 [21820] [] [] [] [] [21824,21825,21826,21823] CONDITIONAL_S
IDLE 21825 [(2,6)] HALF_D_PLUS_2 [21820] [] [] [] [] [21824,21825,21826,21823] CONDITIONAL_S
DISCARD 21826 [(3,6)] 0 [21820] [] [] [] [] [21824,21825,21826,21823] CONDITIONAL_S
MERGE 21827 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21827,21828,21829,21830] CONDITIONAL_S
Y_MEAS 21828 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21827,21828,21829,21830] CONDITIONAL_S
IDLE 21829 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21827,21828,21829,21830] CONDITIONAL_S
DISCARD 21830 [(3,6)] 0 [] [] [] [] [] [21827,21828,21829,21830] CONDITIONAL_S
INJECT_T 21831 [(0,6)] D [] [] [] [] [] [] none
MERGE 21832 [(1,6),(2,6),(0,6)] D [] [21835,21836,21837,21838] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21833 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21834 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21835 [(2,6),(3,6)] D [21832] [] [] [] [((2,6),(3,6))] [21835,21836,21837,21838] CONDITIONAL_S
Y_MEAS 21836 [(3,6)] HALF_D_PLUS_2 [21832] [] [] [] [] [21835,21836,21837,21838] CONDITIONAL_S
IDLE 21837 [(2,6)] HALF_D_PLUS_2 [21832] [] [] [] [] [21835,21836,21837,21838] CONDITIONAL_S
DISCARD 21838 [(3,6)] 0 [21832] [] [] [] [] [21835,21836,21837,21838] CONDITIONAL_S
INJECT_T 21839 [(0,6)] D [] [] [] [] [] [] none
MERGE 21840 [(1,6),(2,6),(0,6)] D [] [21843,21844,21845,21846] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21841 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21842 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21843 [(2,6),(3,6)] D [21840] [] [] [] [((2,6),(3,6))] [21843,21844,21845,21846] CONDITIONAL_S
Y_MEAS 21844 [(3,6)] HALF_D_PLUS_2 [21840] [] [] [] [] [21843,21844,21845,21846] CONDITIONAL_S
IDLE 21845 [(2,6)] HALF_D_PLUS_2 [21840] [] [] [] [] [21843,21844,21845,21846] CONDITIONAL_S
DISCARD 21846 [(3,6)] 0 [21840] [] [] [] [] [21843,21844,21845,21846] CONDITIONAL_S
MERGE 21847 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21848,21849,21850,21847] CONDITIONAL_S
Y_MEAS 21848 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21848,21849,21850,21847] CONDITIONAL_S
IDLE 21849 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21848,21849,21850,21847] CONDITIONAL_S
DISCARD 21850 [(3,6)] 0 [] [] [] [] [] [21848,21849,21850,21847] CONDITIONAL_S
INJECT_T 21851 [(0,6)] D [] [] [] [] [] [] none
MERGE 21852 [(1,6),(2,6),(0,6)] D [] [21856,21857,21858,21855] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21853 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21854 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21855 [(2,6),(3,6)] D [21852] [] [] [] [((2,6),(3,6))] [21856,21857,21858,21855] CONDITIONAL_S
Y_MEAS 21856 [(3,6)] HALF_D_PLUS_2 [21852] [] [] [] [] [21856,21857,21858,21855] CONDITIONAL_S
IDLE 21857 [(2,6)] HALF_D_PLUS_2 [21852] [] [] [] [] [21856,21857,21858,21855] CONDITIONAL_S
DISCARD 21858 [(3,6)] 0 [21852] [] [] [] [] [21856,21857,21858,21855] CONDITIONAL_S
MERGE 21859 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21859,21860,21861,21862] CONDITIONAL_S
Y_MEAS 21860 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21859,21860,21861,21862] CONDITIONAL_S
IDLE 21861 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21859,21860,21861,21862] CONDITIONAL_S
DISCARD 21862 [(3,6)] 0 [] [] [] [] [] [21859,21860,21861,21862] CONDITIONAL_S
INJECT_T 21863 [(0,6)] D [] [] [] [] [] [] none
MERGE 21864 [(1,6),(2,6),(0,6)] D [] [21867,21868,21869,21870] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21865 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21866 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21867 [(2,6),(3,6)] D [21864] [] [] [] [((2,6),(3,6))] [21867,21868,21869,21870] CONDITIONAL_S
Y_MEAS 21868 [(3,6)] HALF_D_PLUS_2 [21864] [] [] [] [] [21867,21868,21869,21870] CONDITIONAL_S
IDLE 21869 [(2,6)] HALF_D_PLUS_2 [21864] [] [] [] [] [21867,21868,21869,21870] CONDITIONAL_S
DISCARD 21870 [(3,6)] 0 [21864] [] [] [] [] [21867,21868,21869,21870] CONDITIONAL_S
INJECT_T 21871 [(0,6)] D [] [] [] [] [] [] none
MERGE 21872 [(1,6),(2,6),(0,6)] D [] [21875,21876,21877,21878] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21873 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21874 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21875 [(2,6),(3,6)] D [21872] [] [] [] [((2,6),(3,6))] [21875,21876,21877,21878] CONDITIONAL_S
Y_MEAS 21876 [(3,6)] HALF_D_PLUS_2 [21872] [] [] [] [] [21875,21876,21877,21878] CONDITIONAL_S
IDLE 21877 [(2,6)] HALF_D_PLUS_2 [21872] [] [] [] [] [21875,21876,21877,21878] CONDITIONAL_S
DISCARD 21878 [(3,6)] 0 [21872] [] [] [] [] [21875,21876,21877,21878] CONDITIONAL_S
INJECT_T 21879 [(0,6)] D [] [] [] [] [] [] none
MERGE 21880 [(1,6),(2,6),(0,6)] D [] [21883,21884,21885,21886] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21881 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21882 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21883 [(2,6),(3,6)] D [21880] [] [] [] [((2,6),(3,6))] [21883,21884,21885,21886] CONDITIONAL_S
Y_MEAS 21884 [(3,6)] HALF_D_PLUS_2 [21880] [] [] [] [] [21883,21884,21885,21886] CONDITIONAL_S
IDLE 21885 [(2,6)] HALF_D_PLUS_2 [21880] [] [] [] [] [21883,21884,21885,21886] CONDITIONAL_S
DISCARD 21886 [(3,6)] 0 [21880] [] [] [] [] [21883,21884,21885,21886] CONDITIONAL_S
INJECT_T 21887 [(0,6)] D [] [] [] [] [] [] none
MERGE 21888 [(1,6),(2,6),(0,6)] D [] [21891,21892,21893,21894] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21889 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21890 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21891 [(2,6),(3,6)] D [21888] [] [] [] [((2,6),(3,6))] [21891,21892,21893,21894] CONDITIONAL_S
Y_MEAS 21892 [(3,6)] HALF_D_PLUS_2 [21888] [] [] [] [] [21891,21892,21893,21894] CONDITIONAL_S
IDLE 21893 [(2,6)] HALF_D_PLUS_2 [21888] [] [] [] [] [21891,21892,21893,21894] CONDITIONAL_S
DISCARD 21894 [(3,6)] 0 [21888] [] [] [] [] [21891,21892,21893,21894] CONDITIONAL_S
INJECT_T 21895 [(0,6)] D [] [] [] [] [] [] none
MERGE 21896 [(1,6),(2,6),(0,6)] D [] [21899,21900,21901,21902] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21897 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21898 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21899 [(2,6),(3,6)] D [21896] [] [] [] [((2,6),(3,6))] [21899,21900,21901,21902] CONDITIONAL_S
Y_MEAS 21900 [(3,6)] HALF_D_PLUS_2 [21896] [] [] [] [] [21899,21900,21901,21902] CONDITIONAL_S
IDLE 21901 [(2,6)] HALF_D_PLUS_2 [21896] [] [] [] [] [21899,21900,21901,21902] CONDITIONAL_S
DISCARD 21902 [(3,6)] 0 [21896] [] [] [] [] [21899,21900,21901,21902] CONDITIONAL_S
MERGE 21903 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21904,21905,21906,21903] CONDITIONAL_S
Y_MEAS 21904 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21904,21905,21906,21903] CONDITIONAL_S
IDLE 21905 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21904,21905,21906,21903] CONDITIONAL_S
DISCARD 21906 [(3,6)] 0 [] [] [] [] [] [21904,21905,21906,21903] CONDITIONAL_S
INJECT_T 21907 [(0,6)] D [] [] [] [] [] [] none
MERGE 21908 [(1,6),(2,6),(0,6)] D [] [21912,21913,21914,21911] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21909 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21910 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21911 [(2,6),(3,6)] D [21908] [] [] [] [((2,6),(3,6))] [21912,21913,21914,21911] CONDITIONAL_S
Y_MEAS 21912 [(3,6)] HALF_D_PLUS_2 [21908] [] [] [] [] [21912,21913,21914,21911] CONDITIONAL_S
IDLE 21913 [(2,6)] HALF_D_PLUS_2 [21908] [] [] [] [] [21912,21913,21914,21911] CONDITIONAL_S
DISCARD 21914 [(3,6)] 0 [21908] [] [] [] [] [21912,21913,21914,21911] CONDITIONAL_S
INJECT_T 21915 [(0,6)] D [] [] [] [] [] [] none
MERGE 21916 [(1,6),(2,6),(0,6)] D [] [21920,21921,21922,21919] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21917 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21918 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21919 [(2,6),(3,6)] D [21916] [] [] [] [((2,6),(3,6))] [21920,21921,21922,21919] CONDITIONAL_S
Y_MEAS 21920 [(3,6)] HALF_D_PLUS_2 [21916] [] [] [] [] [21920,21921,21922,21919] CONDITIONAL_S
IDLE 21921 [(2,6)] HALF_D_PLUS_2 [21916] [] [] [] [] [21920,21921,21922,21919] CONDITIONAL_S
DISCARD 21922 [(3,6)] 0 [21916] [] [] [] [] [21920,21921,21922,21919] CONDITIONAL_S
MERGE 21923 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21923,21924,21925,21926] CONDITIONAL_S
Y_MEAS 21924 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21923,21924,21925,21926] CONDITIONAL_S
IDLE 21925 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21923,21924,21925,21926] CONDITIONAL_S
DISCARD 21926 [(3,6)] 0 [] [] [] [] [] [21923,21924,21925,21926] CONDITIONAL_S
INJECT_T 21927 [(0,6)] D [] [] [] [] [] [] none
MERGE 21928 [(1,6),(2,6),(0,6)] D [] [21931,21932,21933,21934] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21929 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21930 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21931 [(2,6),(3,6)] D [21928] [] [] [] [((2,6),(3,6))] [21931,21932,21933,21934] CONDITIONAL_S
Y_MEAS 21932 [(3,6)] HALF_D_PLUS_2 [21928] [] [] [] [] [21931,21932,21933,21934] CONDITIONAL_S
IDLE 21933 [(2,6)] HALF_D_PLUS_2 [21928] [] [] [] [] [21931,21932,21933,21934] CONDITIONAL_S
DISCARD 21934 [(3,6)] 0 [21928] [] [] [] [] [21931,21932,21933,21934] CONDITIONAL_S
INJECT_T 21935 [(0,6)] D [] [] [] [] [] [] none
MERGE 21936 [(1,6),(2,6),(0,6)] D [] [21939,21940,21941,21942] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21937 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21938 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21939 [(2,6),(3,6)] D [21936] [] [] [] [((2,6),(3,6))] [21939,21940,21941,21942] CONDITIONAL_S
Y_MEAS 21940 [(3,6)] HALF_D_PLUS_2 [21936] [] [] [] [] [21939,21940,21941,21942] CONDITIONAL_S
IDLE 21941 [(2,6)] HALF_D_PLUS_2 [21936] [] [] [] [] [21939,21940,21941,21942] CONDITIONAL_S
DISCARD 21942 [(3,6)] 0 [21936] [] [] [] [] [21939,21940,21941,21942] CONDITIONAL_S
INJECT_T 21943 [(0,6)] D [] [] [] [] [] [] none
MERGE 21944 [(1,6),(2,6),(0,6)] D [] [21947,21948,21949,21950] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21945 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21946 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21947 [(2,6),(3,6)] D [21944] [] [] [] [((2,6),(3,6))] [21947,21948,21949,21950] CONDITIONAL_S
Y_MEAS 21948 [(3,6)] HALF_D_PLUS_2 [21944] [] [] [] [] [21947,21948,21949,21950] CONDITIONAL_S
IDLE 21949 [(2,6)] HALF_D_PLUS_2 [21944] [] [] [] [] [21947,21948,21949,21950] CONDITIONAL_S
DISCARD 21950 [(3,6)] 0 [21944] [] [] [] [] [21947,21948,21949,21950] CONDITIONAL_S
MERGE 21951 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21952,21953,21954,21951] CONDITIONAL_S
Y_MEAS 21952 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21952,21953,21954,21951] CONDITIONAL_S
IDLE 21953 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21952,21953,21954,21951] CONDITIONAL_S
DISCARD 21954 [(3,6)] 0 [] [] [] [] [] [21952,21953,21954,21951] CONDITIONAL_S
INJECT_T 21955 [(0,6)] D [] [] [] [] [] [] none
MERGE 21956 [(1,6),(2,6),(0,6)] D [] [21960,21961,21962,21959] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21957 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21958 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21959 [(2,6),(3,6)] D [21956] [] [] [] [((2,6),(3,6))] [21960,21961,21962,21959] CONDITIONAL_S
Y_MEAS 21960 [(3,6)] HALF_D_PLUS_2 [21956] [] [] [] [] [21960,21961,21962,21959] CONDITIONAL_S
IDLE 21961 [(2,6)] HALF_D_PLUS_2 [21956] [] [] [] [] [21960,21961,21962,21959] CONDITIONAL_S
DISCARD 21962 [(3,6)] 0 [21956] [] [] [] [] [21960,21961,21962,21959] CONDITIONAL_S
MERGE 21963 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21963,21964,21965,21966] CONDITIONAL_S
Y_MEAS 21964 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21963,21964,21965,21966] CONDITIONAL_S
IDLE 21965 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21963,21964,21965,21966] CONDITIONAL_S
DISCARD 21966 [(3,6)] 0 [] [] [] [] [] [21963,21964,21965,21966] CONDITIONAL_S
INJECT_T 21967 [(0,6)] D [] [] [] [] [] [] none
MERGE 21968 [(1,6),(2,6),(0,6)] D [] [21971,21972,21973,21974] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21969 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21970 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21971 [(2,6),(3,6)] D [21968] [] [] [] [((2,6),(3,6))] [21971,21972,21973,21974] CONDITIONAL_S
Y_MEAS 21972 [(3,6)] HALF_D_PLUS_2 [21968] [] [] [] [] [21971,21972,21973,21974] CONDITIONAL_S
IDLE 21973 [(2,6)] HALF_D_PLUS_2 [21968] [] [] [] [] [21971,21972,21973,21974] CONDITIONAL_S
DISCARD 21974 [(3,6)] 0 [21968] [] [] [] [] [21971,21972,21973,21974] CONDITIONAL_S
MERGE 21975 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21976,21977,21978,21975] CONDITIONAL_S
Y_MEAS 21976 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21976,21977,21978,21975] CONDITIONAL_S
IDLE 21977 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21976,21977,21978,21975] CONDITIONAL_S
DISCARD 21978 [(3,6)] 0 [] [] [] [] [] [21976,21977,21978,21975] CONDITIONAL_S
INJECT_T 21979 [(0,6)] D [] [] [] [] [] [] none
MERGE 21980 [(1,6),(2,6),(0,6)] D [] [21984,21985,21986,21983] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21981 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21982 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21983 [(2,6),(3,6)] D [21980] [] [] [] [((2,6),(3,6))] [21984,21985,21986,21983] CONDITIONAL_S
Y_MEAS 21984 [(3,6)] HALF_D_PLUS_2 [21980] [] [] [] [] [21984,21985,21986,21983] CONDITIONAL_S
IDLE 21985 [(2,6)] HALF_D_PLUS_2 [21980] [] [] [] [] [21984,21985,21986,21983] CONDITIONAL_S
DISCARD 21986 [(3,6)] 0 [21980] [] [] [] [] [21984,21985,21986,21983] CONDITIONAL_S
MERGE 21987 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21987,21988,21989,21990] CONDITIONAL_S
Y_MEAS 21988 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21987,21988,21989,21990] CONDITIONAL_S
IDLE 21989 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21987,21988,21989,21990] CONDITIONAL_S
DISCARD 21990 [(3,6)] 0 [] [] [] [] [] [21987,21988,21989,21990] CONDITIONAL_S
INJECT_T 21991 [(0,6)] D [] [] [] [] [] [] none
MERGE 21992 [(1,6),(2,6),(0,6)] D [] [21995,21996,21997,21998] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21993 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21994 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21995 [(2,6),(3,6)] D [21992] [] [] [] [((2,6),(3,6))] [21995,21996,21997,21998] CONDITIONAL_S
Y_MEAS 21996 [(3,6)] HALF_D_PLUS_2 [21992] [] [] [] [] [21995,21996,21997,21998] CONDITIONAL_S
IDLE 21997 [(2,6)] HALF_D_PLUS_2 [21992] [] [] [] [] [21995,21996,21997,21998] CONDITIONAL_S
DISCARD 21998 [(3,6)] 0 [21992] [] [] [] [] [21995,21996,21997,21998] CONDITIONAL_S
INJECT_T 21999 [(0,6)] D [] [] [] [] [] [] none
MERGE 22000 [(1,6),(2,6),(0,6)] D [] [22003,22004,22005,22006] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22001 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22002 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22003 [(2,6),(3,6)] D [22000] [] [] [] [((2,6),(3,6))] [22003,22004,22005,22006] CONDITIONAL_S
Y_MEAS 22004 [(3,6)] HALF_D_PLUS_2 [22000] [] [] [] [] [22003,22004,22005,22006] CONDITIONAL_S
IDLE 22005 [(2,6)] HALF_D_PLUS_2 [22000] [] [] [] [] [22003,22004,22005,22006] CONDITIONAL_S
DISCARD 22006 [(3,6)] 0 [22000] [] [] [] [] [22003,22004,22005,22006] CONDITIONAL_S
INJECT_T 22007 [(0,6)] D [] [] [] [] [] [] none
MERGE 22008 [(1,6),(2,6),(0,6)] D [] [22011,22012,22013,22014] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22009 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22010 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22011 [(2,6),(3,6)] D [22008] [] [] [] [((2,6),(3,6))] [22011,22012,22013,22014] CONDITIONAL_S
Y_MEAS 22012 [(3,6)] HALF_D_PLUS_2 [22008] [] [] [] [] [22011,22012,22013,22014] CONDITIONAL_S
IDLE 22013 [(2,6)] HALF_D_PLUS_2 [22008] [] [] [] [] [22011,22012,22013,22014] CONDITIONAL_S
DISCARD 22014 [(3,6)] 0 [22008] [] [] [] [] [22011,22012,22013,22014] CONDITIONAL_S
MERGE 22015 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22016,22017,22018,22015] CONDITIONAL_S
Y_MEAS 22016 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22016,22017,22018,22015] CONDITIONAL_S
IDLE 22017 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22016,22017,22018,22015] CONDITIONAL_S
DISCARD 22018 [(3,6)] 0 [] [] [] [] [] [22016,22017,22018,22015] CONDITIONAL_S
INJECT_T 22019 [(0,6)] D [] [] [] [] [] [] none
MERGE 22020 [(1,6),(2,6),(0,6)] D [] [22024,22025,22026,22023] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22021 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22022 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22023 [(2,6),(3,6)] D [22020] [] [] [] [((2,6),(3,6))] [22024,22025,22026,22023] CONDITIONAL_S
Y_MEAS 22024 [(3,6)] HALF_D_PLUS_2 [22020] [] [] [] [] [22024,22025,22026,22023] CONDITIONAL_S
IDLE 22025 [(2,6)] HALF_D_PLUS_2 [22020] [] [] [] [] [22024,22025,22026,22023] CONDITIONAL_S
DISCARD 22026 [(3,6)] 0 [22020] [] [] [] [] [22024,22025,22026,22023] CONDITIONAL_S
INJECT_T 22027 [(0,6)] D [] [] [] [] [] [] none
MERGE 22028 [(1,6),(2,6),(0,6)] D [] [22032,22033,22034,22031] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22029 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22030 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22031 [(2,6),(3,6)] D [22028] [] [] [] [((2,6),(3,6))] [22032,22033,22034,22031] CONDITIONAL_S
Y_MEAS 22032 [(3,6)] HALF_D_PLUS_2 [22028] [] [] [] [] [22032,22033,22034,22031] CONDITIONAL_S
IDLE 22033 [(2,6)] HALF_D_PLUS_2 [22028] [] [] [] [] [22032,22033,22034,22031] CONDITIONAL_S
DISCARD 22034 [(3,6)] 0 [22028] [] [] [] [] [22032,22033,22034,22031] CONDITIONAL_S
MERGE 22035 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22035,22036,22037,22038] CONDITIONAL_S
Y_MEAS 22036 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22035,22036,22037,22038] CONDITIONAL_S
IDLE 22037 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22035,22036,22037,22038] CONDITIONAL_S
DISCARD 22038 [(3,6)] 0 [] [] [] [] [] [22035,22036,22037,22038] CONDITIONAL_S
INJECT_T 22039 [(0,6)] D [] [] [] [] [] [] none
MERGE 22040 [(1,6),(2,6),(0,6)] D [] [22043,22044,22045,22046] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22041 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22042 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22043 [(2,6),(3,6)] D [22040] [] [] [] [((2,6),(3,6))] [22043,22044,22045,22046] CONDITIONAL_S
Y_MEAS 22044 [(3,6)] HALF_D_PLUS_2 [22040] [] [] [] [] [22043,22044,22045,22046] CONDITIONAL_S
IDLE 22045 [(2,6)] HALF_D_PLUS_2 [22040] [] [] [] [] [22043,22044,22045,22046] CONDITIONAL_S
DISCARD 22046 [(3,6)] 0 [22040] [] [] [] [] [22043,22044,22045,22046] CONDITIONAL_S
MERGE 22047 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22048,22049,22050,22047] CONDITIONAL_S
Y_MEAS 22048 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22048,22049,22050,22047] CONDITIONAL_S
IDLE 22049 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22048,22049,22050,22047] CONDITIONAL_S
DISCARD 22050 [(3,6)] 0 [] [] [] [] [] [22048,22049,22050,22047] CONDITIONAL_S
INJECT_T 22051 [(0,6)] D [] [] [] [] [] [] none
MERGE 22052 [(1,6),(2,6),(0,6)] D [] [22056,22057,22058,22055] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22053 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22054 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22055 [(2,6),(3,6)] D [22052] [] [] [] [((2,6),(3,6))] [22056,22057,22058,22055] CONDITIONAL_S
Y_MEAS 22056 [(3,6)] HALF_D_PLUS_2 [22052] [] [] [] [] [22056,22057,22058,22055] CONDITIONAL_S
IDLE 22057 [(2,6)] HALF_D_PLUS_2 [22052] [] [] [] [] [22056,22057,22058,22055] CONDITIONAL_S
DISCARD 22058 [(3,6)] 0 [22052] [] [] [] [] [22056,22057,22058,22055] CONDITIONAL_S
INJECT_T 22059 [(0,6)] D [] [] [] [] [] [] none
MERGE 22060 [(1,6),(2,6),(0,6)] D [] [22064,22065,22066,22063] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22061 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22062 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22063 [(2,6),(3,6)] D [22060] [] [] [] [((2,6),(3,6))] [22064,22065,22066,22063] CONDITIONAL_S
Y_MEAS 22064 [(3,6)] HALF_D_PLUS_2 [22060] [] [] [] [] [22064,22065,22066,22063] CONDITIONAL_S
IDLE 22065 [(2,6)] HALF_D_PLUS_2 [22060] [] [] [] [] [22064,22065,22066,22063] CONDITIONAL_S
DISCARD 22066 [(3,6)] 0 [22060] [] [] [] [] [22064,22065,22066,22063] CONDITIONAL_S
INJECT_T 22067 [(0,6)] D [] [] [] [] [] [] none
MERGE 22068 [(1,6),(2,6),(0,6)] D [] [22072,22073,22074,22071] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22069 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22070 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22071 [(2,6),(3,6)] D [22068] [] [] [] [((2,6),(3,6))] [22072,22073,22074,22071] CONDITIONAL_S
Y_MEAS 22072 [(3,6)] HALF_D_PLUS_2 [22068] [] [] [] [] [22072,22073,22074,22071] CONDITIONAL_S
IDLE 22073 [(2,6)] HALF_D_PLUS_2 [22068] [] [] [] [] [22072,22073,22074,22071] CONDITIONAL_S
DISCARD 22074 [(3,6)] 0 [22068] [] [] [] [] [22072,22073,22074,22071] CONDITIONAL_S
INJECT_T 22075 [(0,6)] D [] [] [] [] [] [] none
MERGE 22076 [(1,6),(2,6),(0,6)] D [] [22080,22081,22082,22079] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22077 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22078 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22079 [(2,6),(3,6)] D [22076] [] [] [] [((2,6),(3,6))] [22080,22081,22082,22079] CONDITIONAL_S
Y_MEAS 22080 [(3,6)] HALF_D_PLUS_2 [22076] [] [] [] [] [22080,22081,22082,22079] CONDITIONAL_S
IDLE 22081 [(2,6)] HALF_D_PLUS_2 [22076] [] [] [] [] [22080,22081,22082,22079] CONDITIONAL_S
DISCARD 22082 [(3,6)] 0 [22076] [] [] [] [] [22080,22081,22082,22079] CONDITIONAL_S
MERGE 22083 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22083,22084,22085,22086] CONDITIONAL_S
Y_MEAS 22084 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22083,22084,22085,22086] CONDITIONAL_S
IDLE 22085 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22083,22084,22085,22086] CONDITIONAL_S
DISCARD 22086 [(3,6)] 0 [] [] [] [] [] [22083,22084,22085,22086] CONDITIONAL_S
INJECT_T 22087 [(0,6)] D [] [] [] [] [] [] none
MERGE 22088 [(1,6),(2,6),(0,6)] D [] [22091,22092,22093,22094] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22089 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22090 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22091 [(2,6),(3,6)] D [22088] [] [] [] [((2,6),(3,6))] [22091,22092,22093,22094] CONDITIONAL_S
Y_MEAS 22092 [(3,6)] HALF_D_PLUS_2 [22088] [] [] [] [] [22091,22092,22093,22094] CONDITIONAL_S
IDLE 22093 [(2,6)] HALF_D_PLUS_2 [22088] [] [] [] [] [22091,22092,22093,22094] CONDITIONAL_S
DISCARD 22094 [(3,6)] 0 [22088] [] [] [] [] [22091,22092,22093,22094] CONDITIONAL_S
MERGE 22095 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22096,22097,22098,22095] CONDITIONAL_S
Y_MEAS 22096 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22096,22097,22098,22095] CONDITIONAL_S
IDLE 22097 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22096,22097,22098,22095] CONDITIONAL_S
DISCARD 22098 [(3,6)] 0 [] [] [] [] [] [22096,22097,22098,22095] CONDITIONAL_S
INJECT_T 22099 [(0,6)] D [] [] [] [] [] [] none
MERGE 22100 [(1,6),(2,6),(0,6)] D [] [22104,22105,22106,22103] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22101 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22102 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22103 [(2,6),(3,6)] D [22100] [] [] [] [((2,6),(3,6))] [22104,22105,22106,22103] CONDITIONAL_S
Y_MEAS 22104 [(3,6)] HALF_D_PLUS_2 [22100] [] [] [] [] [22104,22105,22106,22103] CONDITIONAL_S
IDLE 22105 [(2,6)] HALF_D_PLUS_2 [22100] [] [] [] [] [22104,22105,22106,22103] CONDITIONAL_S
DISCARD 22106 [(3,6)] 0 [22100] [] [] [] [] [22104,22105,22106,22103] CONDITIONAL_S
INJECT_T 22107 [(0,6)] D [] [] [] [] [] [] none
MERGE 22108 [(1,6),(2,6),(0,6)] D [] [22112,22113,22114,22111] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22109 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22110 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22111 [(2,6),(3,6)] D [22108] [] [] [] [((2,6),(3,6))] [22112,22113,22114,22111] CONDITIONAL_S
Y_MEAS 22112 [(3,6)] HALF_D_PLUS_2 [22108] [] [] [] [] [22112,22113,22114,22111] CONDITIONAL_S
IDLE 22113 [(2,6)] HALF_D_PLUS_2 [22108] [] [] [] [] [22112,22113,22114,22111] CONDITIONAL_S
DISCARD 22114 [(3,6)] 0 [22108] [] [] [] [] [22112,22113,22114,22111] CONDITIONAL_S
MERGE 22115 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22115,22116,22117,22118] CONDITIONAL_S
Y_MEAS 22116 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22115,22116,22117,22118] CONDITIONAL_S
IDLE 22117 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22115,22116,22117,22118] CONDITIONAL_S
DISCARD 22118 [(3,6)] 0 [] [] [] [] [] [22115,22116,22117,22118] CONDITIONAL_S
INJECT_T 22119 [(0,6)] D [] [] [] [] [] [] none
MERGE 22120 [(1,6),(2,6),(0,6)] D [] [22123,22124,22125,22126] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22121 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22122 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22123 [(2,6),(3,6)] D [22120] [] [] [] [((2,6),(3,6))] [22123,22124,22125,22126] CONDITIONAL_S
Y_MEAS 22124 [(3,6)] HALF_D_PLUS_2 [22120] [] [] [] [] [22123,22124,22125,22126] CONDITIONAL_S
IDLE 22125 [(2,6)] HALF_D_PLUS_2 [22120] [] [] [] [] [22123,22124,22125,22126] CONDITIONAL_S
DISCARD 22126 [(3,6)] 0 [22120] [] [] [] [] [22123,22124,22125,22126] CONDITIONAL_S
MERGE 22127 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22128,22129,22130,22127] CONDITIONAL_S
Y_MEAS 22128 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22128,22129,22130,22127] CONDITIONAL_S
IDLE 22129 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22128,22129,22130,22127] CONDITIONAL_S
DISCARD 22130 [(3,6)] 0 [] [] [] [] [] [22128,22129,22130,22127] CONDITIONAL_S
INJECT_T 22131 [(0,6)] D [] [] [] [] [] [] none
MERGE 22132 [(1,6),(2,6),(0,6)] D [] [22136,22137,22138,22135] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22133 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22134 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22135 [(2,6),(3,6)] D [22132] [] [] [] [((2,6),(3,6))] [22136,22137,22138,22135] CONDITIONAL_S
Y_MEAS 22136 [(3,6)] HALF_D_PLUS_2 [22132] [] [] [] [] [22136,22137,22138,22135] CONDITIONAL_S
IDLE 22137 [(2,6)] HALF_D_PLUS_2 [22132] [] [] [] [] [22136,22137,22138,22135] CONDITIONAL_S
DISCARD 22138 [(3,6)] 0 [22132] [] [] [] [] [22136,22137,22138,22135] CONDITIONAL_S
INJECT_T 22139 [(0,6)] D [] [] [] [] [] [] none
MERGE 22140 [(1,6),(2,6),(0,6)] D [] [22144,22145,22146,22143] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22141 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22142 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22143 [(2,6),(3,6)] D [22140] [] [] [] [((2,6),(3,6))] [22144,22145,22146,22143] CONDITIONAL_S
Y_MEAS 22144 [(3,6)] HALF_D_PLUS_2 [22140] [] [] [] [] [22144,22145,22146,22143] CONDITIONAL_S
IDLE 22145 [(2,6)] HALF_D_PLUS_2 [22140] [] [] [] [] [22144,22145,22146,22143] CONDITIONAL_S
DISCARD 22146 [(3,6)] 0 [22140] [] [] [] [] [22144,22145,22146,22143] CONDITIONAL_S
MERGE 22147 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22147,22148,22149,22150] CONDITIONAL_S
Y_MEAS 22148 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22147,22148,22149,22150] CONDITIONAL_S
IDLE 22149 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22147,22148,22149,22150] CONDITIONAL_S
DISCARD 22150 [(3,6)] 0 [] [] [] [] [] [22147,22148,22149,22150] CONDITIONAL_S
INJECT_T 22151 [(0,6)] D [] [] [] [] [] [] none
MERGE 22152 [(1,6),(2,6),(0,6)] D [] [22155,22156,22157,22158] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22153 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22154 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22155 [(2,6),(3,6)] D [22152] [] [] [] [((2,6),(3,6))] [22155,22156,22157,22158] CONDITIONAL_S
Y_MEAS 22156 [(3,6)] HALF_D_PLUS_2 [22152] [] [] [] [] [22155,22156,22157,22158] CONDITIONAL_S
IDLE 22157 [(2,6)] HALF_D_PLUS_2 [22152] [] [] [] [] [22155,22156,22157,22158] CONDITIONAL_S
DISCARD 22158 [(3,6)] 0 [22152] [] [] [] [] [22155,22156,22157,22158] CONDITIONAL_S
MERGE 22159 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22160,22161,22162,22159] CONDITIONAL_S
Y_MEAS 22160 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22160,22161,22162,22159] CONDITIONAL_S
IDLE 22161 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22160,22161,22162,22159] CONDITIONAL_S
DISCARD 22162 [(3,6)] 0 [] [] [] [] [] [22160,22161,22162,22159] CONDITIONAL_S
INJECT_T 22163 [(0,6)] D [] [] [] [] [] [] none
MERGE 22164 [(1,6),(2,6),(0,6)] D [] [22168,22169,22170,22167] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22165 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22166 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22167 [(2,6),(3,6)] D [22164] [] [] [] [((2,6),(3,6))] [22168,22169,22170,22167] CONDITIONAL_S
Y_MEAS 22168 [(3,6)] HALF_D_PLUS_2 [22164] [] [] [] [] [22168,22169,22170,22167] CONDITIONAL_S
IDLE 22169 [(2,6)] HALF_D_PLUS_2 [22164] [] [] [] [] [22168,22169,22170,22167] CONDITIONAL_S
DISCARD 22170 [(3,6)] 0 [22164] [] [] [] [] [22168,22169,22170,22167] CONDITIONAL_S
MERGE 22171 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22171,22172,22173,22174] CONDITIONAL_S
Y_MEAS 22172 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22171,22172,22173,22174] CONDITIONAL_S
IDLE 22173 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22171,22172,22173,22174] CONDITIONAL_S
DISCARD 22174 [(3,6)] 0 [] [] [] [] [] [22171,22172,22173,22174] CONDITIONAL_S
INJECT_T 22175 [(0,6)] D [] [] [] [] [] [] none
MERGE 22176 [(1,6),(2,6),(0,6)] D [] [22179,22180,22181,22182] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22177 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22178 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22179 [(2,6),(3,6)] D [22176] [] [] [] [((2,6),(3,6))] [22179,22180,22181,22182] CONDITIONAL_S
Y_MEAS 22180 [(3,6)] HALF_D_PLUS_2 [22176] [] [] [] [] [22179,22180,22181,22182] CONDITIONAL_S
IDLE 22181 [(2,6)] HALF_D_PLUS_2 [22176] [] [] [] [] [22179,22180,22181,22182] CONDITIONAL_S
DISCARD 22182 [(3,6)] 0 [22176] [] [] [] [] [22179,22180,22181,22182] CONDITIONAL_S
MERGE 22183 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22184,22185,22186,22183] CONDITIONAL_S
Y_MEAS 22184 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22184,22185,22186,22183] CONDITIONAL_S
IDLE 22185 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22184,22185,22186,22183] CONDITIONAL_S
DISCARD 22186 [(3,6)] 0 [] [] [] [] [] [22184,22185,22186,22183] CONDITIONAL_S
INJECT_T 22187 [(0,6)] D [] [] [] [] [] [] none
MERGE 22188 [(1,6),(2,6),(0,6)] D [] [22192,22193,22194,22191] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22189 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22190 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22191 [(2,6),(3,6)] D [22188] [] [] [] [((2,6),(3,6))] [22192,22193,22194,22191] CONDITIONAL_S
Y_MEAS 22192 [(3,6)] HALF_D_PLUS_2 [22188] [] [] [] [] [22192,22193,22194,22191] CONDITIONAL_S
IDLE 22193 [(2,6)] HALF_D_PLUS_2 [22188] [] [] [] [] [22192,22193,22194,22191] CONDITIONAL_S
DISCARD 22194 [(3,6)] 0 [22188] [] [] [] [] [22192,22193,22194,22191] CONDITIONAL_S
INJECT_T 22195 [(0,6)] D [] [] [] [] [] [] none
MERGE 22196 [(1,6),(2,6),(0,6)] D [] [22200,22201,22202,22199] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22197 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22198 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22199 [(2,6),(3,6)] D [22196] [] [] [] [((2,6),(3,6))] [22200,22201,22202,22199] CONDITIONAL_S
Y_MEAS 22200 [(3,6)] HALF_D_PLUS_2 [22196] [] [] [] [] [22200,22201,22202,22199] CONDITIONAL_S
IDLE 22201 [(2,6)] HALF_D_PLUS_2 [22196] [] [] [] [] [22200,22201,22202,22199] CONDITIONAL_S
DISCARD 22202 [(3,6)] 0 [22196] [] [] [] [] [22200,22201,22202,22199] CONDITIONAL_S
MERGE 22203 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22203,22204,22205,22206] CONDITIONAL_S
Y_MEAS 22204 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22203,22204,22205,22206] CONDITIONAL_S
IDLE 22205 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22203,22204,22205,22206] CONDITIONAL_S
DISCARD 22206 [(3,6)] 0 [] [] [] [] [] [22203,22204,22205,22206] CONDITIONAL_S
INJECT_T 22207 [(0,6)] D [] [] [] [] [] [] none
MERGE 22208 [(1,6),(2,6),(0,6)] D [] [22211,22212,22213,22214] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22209 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22210 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22211 [(2,6),(3,6)] D [22208] [] [] [] [((2,6),(3,6))] [22211,22212,22213,22214] CONDITIONAL_S
Y_MEAS 22212 [(3,6)] HALF_D_PLUS_2 [22208] [] [] [] [] [22211,22212,22213,22214] CONDITIONAL_S
IDLE 22213 [(2,6)] HALF_D_PLUS_2 [22208] [] [] [] [] [22211,22212,22213,22214] CONDITIONAL_S
DISCARD 22214 [(3,6)] 0 [22208] [] [] [] [] [22211,22212,22213,22214] CONDITIONAL_S
INJECT_T 22215 [(0,6)] D [] [] [] [] [] [] none
MERGE 22216 [(1,6),(2,6),(0,6)] D [] [22219,22220,22221,22222] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22217 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22218 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22219 [(2,6),(3,6)] D [22216] [] [] [] [((2,6),(3,6))] [22219,22220,22221,22222] CONDITIONAL_S
Y_MEAS 22220 [(3,6)] HALF_D_PLUS_2 [22216] [] [] [] [] [22219,22220,22221,22222] CONDITIONAL_S
IDLE 22221 [(2,6)] HALF_D_PLUS_2 [22216] [] [] [] [] [22219,22220,22221,22222] CONDITIONAL_S
DISCARD 22222 [(3,6)] 0 [22216] [] [] [] [] [22219,22220,22221,22222] CONDITIONAL_S
INJECT_T 22223 [(0,6)] D [] [] [] [] [] [] none
MERGE 22224 [(1,6),(2,6),(0,6)] D [] [22227,22228,22229,22230] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22225 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22226 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22227 [(2,6),(3,6)] D [22224] [] [] [] [((2,6),(3,6))] [22227,22228,22229,22230] CONDITIONAL_S
Y_MEAS 22228 [(3,6)] HALF_D_PLUS_2 [22224] [] [] [] [] [22227,22228,22229,22230] CONDITIONAL_S
IDLE 22229 [(2,6)] HALF_D_PLUS_2 [22224] [] [] [] [] [22227,22228,22229,22230] CONDITIONAL_S
DISCARD 22230 [(3,6)] 0 [22224] [] [] [] [] [22227,22228,22229,22230] CONDITIONAL_S
MERGE 22231 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22232,22233,22234,22231] CONDITIONAL_S
Y_MEAS 22232 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22232,22233,22234,22231] CONDITIONAL_S
IDLE 22233 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22232,22233,22234,22231] CONDITIONAL_S
DISCARD 22234 [(3,6)] 0 [] [] [] [] [] [22232,22233,22234,22231] CONDITIONAL_S
INJECT_T 22235 [(0,6)] D [] [] [] [] [] [] none
MERGE 22236 [(1,6),(2,6),(0,6)] D [] [22240,22241,22242,22239] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22237 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22238 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22239 [(2,6),(3,6)] D [22236] [] [] [] [((2,6),(3,6))] [22240,22241,22242,22239] CONDITIONAL_S
Y_MEAS 22240 [(3,6)] HALF_D_PLUS_2 [22236] [] [] [] [] [22240,22241,22242,22239] CONDITIONAL_S
IDLE 22241 [(2,6)] HALF_D_PLUS_2 [22236] [] [] [] [] [22240,22241,22242,22239] CONDITIONAL_S
DISCARD 22242 [(3,6)] 0 [22236] [] [] [] [] [22240,22241,22242,22239] CONDITIONAL_S
INJECT_T 22243 [(0,6)] D [] [] [] [] [] [] none
MERGE 22244 [(1,6),(2,6),(0,6)] D [] [22248,22249,22250,22247] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22245 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22246 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22247 [(2,6),(3,6)] D [22244] [] [] [] [((2,6),(3,6))] [22248,22249,22250,22247] CONDITIONAL_S
Y_MEAS 22248 [(3,6)] HALF_D_PLUS_2 [22244] [] [] [] [] [22248,22249,22250,22247] CONDITIONAL_S
IDLE 22249 [(2,6)] HALF_D_PLUS_2 [22244] [] [] [] [] [22248,22249,22250,22247] CONDITIONAL_S
DISCARD 22250 [(3,6)] 0 [22244] [] [] [] [] [22248,22249,22250,22247] CONDITIONAL_S
MERGE 22251 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22251,22252,22253,22254] CONDITIONAL_S
Y_MEAS 22252 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22251,22252,22253,22254] CONDITIONAL_S
IDLE 22253 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22251,22252,22253,22254] CONDITIONAL_S
DISCARD 22254 [(3,6)] 0 [] [] [] [] [] [22251,22252,22253,22254] CONDITIONAL_S
MERGE 22255 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22256,22257,22258,22255] CONDITIONAL_S
Y_MEAS 22256 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22256,22257,22258,22255] CONDITIONAL_S
IDLE 22257 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22256,22257,22258,22255] CONDITIONAL_S
DISCARD 22258 [(3,6)] 0 [] [] [] [] [] [22256,22257,22258,22255] CONDITIONAL_S
MERGE 22259 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 22260 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22261 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 22262 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 22263 [(2,5)] 0 [] [] [] [] [] [] none
INJECT_T 22264 [(0,4)] D [] [] [] [] [] [] none
MERGE 22265 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22276,22277,22278,22279] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22266 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22267 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22268 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22269 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22270 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22271 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22272 [(0,6)] D [] [] [] [] [] [] none
MERGE 22273 [(1,6),(2,6),(0,6)] D [] [22280,22281,22282,22283] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22274 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22275 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22276 [(4,4),(5,4)] D [22265] [] [] [] [((4,4),(5,4))] [22276,22277,22278,22279] CONDITIONAL_S
Y_MEAS 22277 [(5,4)] HALF_D_PLUS_2 [22265] [] [] [] [] [22276,22277,22278,22279] CONDITIONAL_S
IDLE 22278 [(4,4)] HALF_D_PLUS_2 [22265] [] [] [] [] [22276,22277,22278,22279] CONDITIONAL_S
DISCARD 22279 [(5,4)] 0 [22265] [] [] [] [] [22276,22277,22278,22279] CONDITIONAL_S
MERGE 22280 [(2,6),(3,6)] D [22273] [] [] [] [((2,6),(3,6))] [22280,22281,22282,22283] CONDITIONAL_S
Y_MEAS 22281 [(3,6)] HALF_D_PLUS_2 [22273] [] [] [] [] [22280,22281,22282,22283] CONDITIONAL_S
IDLE 22282 [(2,6)] HALF_D_PLUS_2 [22273] [] [] [] [] [22280,22281,22282,22283] CONDITIONAL_S
DISCARD 22283 [(3,6)] 0 [22273] [] [] [] [] [22280,22281,22282,22283] CONDITIONAL_S
INJECT_T 22284 [(0,4)] D [] [] [] [] [] [] none
MERGE 22285 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22296,22297,22298,22299] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22286 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22287 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22288 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22289 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22290 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22291 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22292 [(0,6)] D [] [] [] [] [] [] none
MERGE 22293 [(1,6),(2,6),(0,6)] D [] [22300,22301,22302,22303] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22294 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22295 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22296 [(4,4),(5,4)] D [22285] [] [] [] [((4,4),(5,4))] [22296,22297,22298,22299] CONDITIONAL_S
Y_MEAS 22297 [(5,4)] HALF_D_PLUS_2 [22285] [] [] [] [] [22296,22297,22298,22299] CONDITIONAL_S
IDLE 22298 [(4,4)] HALF_D_PLUS_2 [22285] [] [] [] [] [22296,22297,22298,22299] CONDITIONAL_S
DISCARD 22299 [(5,4)] 0 [22285] [] [] [] [] [22296,22297,22298,22299] CONDITIONAL_S
MERGE 22300 [(2,6),(3,6)] D [22293] [] [] [] [((2,6),(3,6))] [22300,22301,22302,22303] CONDITIONAL_S
Y_MEAS 22301 [(3,6)] HALF_D_PLUS_2 [22293] [] [] [] [] [22300,22301,22302,22303] CONDITIONAL_S
IDLE 22302 [(2,6)] HALF_D_PLUS_2 [22293] [] [] [] [] [22300,22301,22302,22303] CONDITIONAL_S
DISCARD 22303 [(3,6)] 0 [22293] [] [] [] [] [22300,22301,22302,22303] CONDITIONAL_S
MERGE 22304 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22304,22305,22306,22307] CONDITIONAL_S
Y_MEAS 22305 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22304,22305,22306,22307] CONDITIONAL_S
IDLE 22306 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22304,22305,22306,22307] CONDITIONAL_S
DISCARD 22307 [(5,4)] 0 [] [] [] [] [] [22304,22305,22306,22307] CONDITIONAL_S
INJECT_T 22308 [(0,4)] D [] [] [] [] [] [] none
MERGE 22309 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22324,22325,22326,22327] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22310 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22311 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22312 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22313 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22314 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22315 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22316 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22316,22317,22318,22319] CONDITIONAL_S
Y_MEAS 22317 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22316,22317,22318,22319] CONDITIONAL_S
IDLE 22318 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22316,22317,22318,22319] CONDITIONAL_S
DISCARD 22319 [(3,6)] 0 [] [] [] [] [] [22316,22317,22318,22319] CONDITIONAL_S
INJECT_T 22320 [(0,6)] D [] [] [] [] [] [] none
MERGE 22321 [(1,6),(2,6),(0,6)] D [] [22328,22329,22330,22331] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22322 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22323 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22324 [(4,4),(5,4)] D [22309] [] [] [] [((4,4),(5,4))] [22324,22325,22326,22327] CONDITIONAL_S
Y_MEAS 22325 [(5,4)] HALF_D_PLUS_2 [22309] [] [] [] [] [22324,22325,22326,22327] CONDITIONAL_S
IDLE 22326 [(4,4)] HALF_D_PLUS_2 [22309] [] [] [] [] [22324,22325,22326,22327] CONDITIONAL_S
DISCARD 22327 [(5,4)] 0 [22309] [] [] [] [] [22324,22325,22326,22327] CONDITIONAL_S
MERGE 22328 [(2,6),(3,6)] D [22321] [] [] [] [((2,6),(3,6))] [22328,22329,22330,22331] CONDITIONAL_S
Y_MEAS 22329 [(3,6)] HALF_D_PLUS_2 [22321] [] [] [] [] [22328,22329,22330,22331] CONDITIONAL_S
IDLE 22330 [(2,6)] HALF_D_PLUS_2 [22321] [] [] [] [] [22328,22329,22330,22331] CONDITIONAL_S
DISCARD 22331 [(3,6)] 0 [22321] [] [] [] [] [22328,22329,22330,22331] CONDITIONAL_S
INJECT_T 22332 [(0,4)] D [] [] [] [] [] [] none
MERGE 22333 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22340,22341,22342,22343] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22334 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22335 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22336 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22337 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22338 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22339 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22340 [(4,4),(5,4)] D [22333] [] [] [] [((4,4),(5,4))] [22340,22341,22342,22343] CONDITIONAL_S
Y_MEAS 22341 [(5,4)] HALF_D_PLUS_2 [22333] [] [] [] [] [22340,22341,22342,22343] CONDITIONAL_S
IDLE 22342 [(4,4)] HALF_D_PLUS_2 [22333] [] [] [] [] [22340,22341,22342,22343] CONDITIONAL_S
DISCARD 22343 [(5,4)] 0 [22333] [] [] [] [] [22340,22341,22342,22343] CONDITIONAL_S
MERGE 22344 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22344,22345,22346,22347] CONDITIONAL_S
Y_MEAS 22345 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22344,22345,22346,22347] CONDITIONAL_S
IDLE 22346 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22344,22345,22346,22347] CONDITIONAL_S
DISCARD 22347 [(3,6)] 0 [] [] [] [] [] [22344,22345,22346,22347] CONDITIONAL_S
INJECT_T 22348 [(0,6)] D [] [] [] [] [] [] none
MERGE 22349 [(1,6),(2,6),(0,6)] D [] [22352,22353,22354,22355] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22350 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22351 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22352 [(2,6),(3,6)] D [22349] [] [] [] [((2,6),(3,6))] [22352,22353,22354,22355] CONDITIONAL_S
Y_MEAS 22353 [(3,6)] HALF_D_PLUS_2 [22349] [] [] [] [] [22352,22353,22354,22355] CONDITIONAL_S
IDLE 22354 [(2,6)] HALF_D_PLUS_2 [22349] [] [] [] [] [22352,22353,22354,22355] CONDITIONAL_S
DISCARD 22355 [(3,6)] 0 [22349] [] [] [] [] [22352,22353,22354,22355] CONDITIONAL_S
MERGE 22356 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22356,22357,22358,22359] CONDITIONAL_S
Y_MEAS 22357 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22356,22357,22358,22359] CONDITIONAL_S
IDLE 22358 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22356,22357,22358,22359] CONDITIONAL_S
DISCARD 22359 [(5,4)] 0 [] [] [] [] [] [22356,22357,22358,22359] CONDITIONAL_S
INJECT_T 22360 [(0,4)] D [] [] [] [] [] [] none
MERGE 22361 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22372,22373,22374,22375] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22362 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22363 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22364 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22365 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22366 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22367 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22368 [(0,6)] D [] [] [] [] [] [] none
MERGE 22369 [(1,6),(2,6),(0,6)] D [] [22376,22377,22378,22379] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22370 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22371 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22372 [(4,4),(5,4)] D [22361] [] [] [] [((4,4),(5,4))] [22372,22373,22374,22375] CONDITIONAL_S
Y_MEAS 22373 [(5,4)] HALF_D_PLUS_2 [22361] [] [] [] [] [22372,22373,22374,22375] CONDITIONAL_S
IDLE 22374 [(4,4)] HALF_D_PLUS_2 [22361] [] [] [] [] [22372,22373,22374,22375] CONDITIONAL_S
DISCARD 22375 [(5,4)] 0 [22361] [] [] [] [] [22372,22373,22374,22375] CONDITIONAL_S
MERGE 22376 [(2,6),(3,6)] D [22369] [] [] [] [((2,6),(3,6))] [22376,22377,22378,22379] CONDITIONAL_S
Y_MEAS 22377 [(3,6)] HALF_D_PLUS_2 [22369] [] [] [] [] [22376,22377,22378,22379] CONDITIONAL_S
IDLE 22378 [(2,6)] HALF_D_PLUS_2 [22369] [] [] [] [] [22376,22377,22378,22379] CONDITIONAL_S
DISCARD 22379 [(3,6)] 0 [22369] [] [] [] [] [22376,22377,22378,22379] CONDITIONAL_S
INJECT_T 22380 [(0,4)] D [] [] [] [] [] [] none
MERGE 22381 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22388,22389,22390,22391] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22382 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22383 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22384 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22385 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22386 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22387 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22388 [(4,4),(5,4)] D [22381] [] [] [] [((4,4),(5,4))] [22388,22389,22390,22391] CONDITIONAL_S
Y_MEAS 22389 [(5,4)] HALF_D_PLUS_2 [22381] [] [] [] [] [22388,22389,22390,22391] CONDITIONAL_S
IDLE 22390 [(4,4)] HALF_D_PLUS_2 [22381] [] [] [] [] [22388,22389,22390,22391] CONDITIONAL_S
DISCARD 22391 [(5,4)] 0 [22381] [] [] [] [] [22388,22389,22390,22391] CONDITIONAL_S
MERGE 22392 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22392,22393,22394,22395] CONDITIONAL_S
Y_MEAS 22393 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22392,22393,22394,22395] CONDITIONAL_S
IDLE 22394 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22392,22393,22394,22395] CONDITIONAL_S
DISCARD 22395 [(3,6)] 0 [] [] [] [] [] [22392,22393,22394,22395] CONDITIONAL_S
INJECT_T 22396 [(0,6)] D [] [] [] [] [] [] none
MERGE 22397 [(1,6),(2,6),(0,6)] D [] [22400,22401,22402,22403] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22398 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22399 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22400 [(2,6),(3,6)] D [22397] [] [] [] [((2,6),(3,6))] [22400,22401,22402,22403] CONDITIONAL_S
Y_MEAS 22401 [(3,6)] HALF_D_PLUS_2 [22397] [] [] [] [] [22400,22401,22402,22403] CONDITIONAL_S
IDLE 22402 [(2,6)] HALF_D_PLUS_2 [22397] [] [] [] [] [22400,22401,22402,22403] CONDITIONAL_S
DISCARD 22403 [(3,6)] 0 [22397] [] [] [] [] [22400,22401,22402,22403] CONDITIONAL_S
MERGE 22404 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22404,22405,22406,22407] CONDITIONAL_S
Y_MEAS 22405 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22404,22405,22406,22407] CONDITIONAL_S
IDLE 22406 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22404,22405,22406,22407] CONDITIONAL_S
DISCARD 22407 [(5,4)] 0 [] [] [] [] [] [22404,22405,22406,22407] CONDITIONAL_S
INJECT_T 22408 [(0,4)] D [] [] [] [] [] [] none
MERGE 22409 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22420,22421,22422,22423] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22410 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22411 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22412 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22413 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22414 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22415 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22416 [(0,6)] D [] [] [] [] [] [] none
MERGE 22417 [(1,6),(2,6),(0,6)] D [] [22424,22425,22426,22427] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22418 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22419 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22420 [(4,4),(5,4)] D [22409] [] [] [] [((4,4),(5,4))] [22420,22421,22422,22423] CONDITIONAL_S
Y_MEAS 22421 [(5,4)] HALF_D_PLUS_2 [22409] [] [] [] [] [22420,22421,22422,22423] CONDITIONAL_S
IDLE 22422 [(4,4)] HALF_D_PLUS_2 [22409] [] [] [] [] [22420,22421,22422,22423] CONDITIONAL_S
DISCARD 22423 [(5,4)] 0 [22409] [] [] [] [] [22420,22421,22422,22423] CONDITIONAL_S
MERGE 22424 [(2,6),(3,6)] D [22417] [] [] [] [((2,6),(3,6))] [22424,22425,22426,22427] CONDITIONAL_S
Y_MEAS 22425 [(3,6)] HALF_D_PLUS_2 [22417] [] [] [] [] [22424,22425,22426,22427] CONDITIONAL_S
IDLE 22426 [(2,6)] HALF_D_PLUS_2 [22417] [] [] [] [] [22424,22425,22426,22427] CONDITIONAL_S
DISCARD 22427 [(3,6)] 0 [22417] [] [] [] [] [22424,22425,22426,22427] CONDITIONAL_S
MERGE 22428 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22428,22429,22430,22431] CONDITIONAL_S
Y_MEAS 22429 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22428,22429,22430,22431] CONDITIONAL_S
IDLE 22430 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22428,22429,22430,22431] CONDITIONAL_S
DISCARD 22431 [(5,4)] 0 [] [] [] [] [] [22428,22429,22430,22431] CONDITIONAL_S
INJECT_T 22432 [(0,4)] D [] [] [] [] [] [] none
MERGE 22433 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22448,22449,22450,22451] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22434 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22435 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22436 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22437 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22438 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22439 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22440 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22440,22441,22442,22443] CONDITIONAL_S
Y_MEAS 22441 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22440,22441,22442,22443] CONDITIONAL_S
IDLE 22442 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22440,22441,22442,22443] CONDITIONAL_S
DISCARD 22443 [(3,6)] 0 [] [] [] [] [] [22440,22441,22442,22443] CONDITIONAL_S
INJECT_T 22444 [(0,6)] D [] [] [] [] [] [] none
MERGE 22445 [(1,6),(2,6),(0,6)] D [] [22452,22453,22454,22455] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22446 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22447 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22448 [(4,4),(5,4)] D [22433] [] [] [] [((4,4),(5,4))] [22448,22449,22450,22451] CONDITIONAL_S
Y_MEAS 22449 [(5,4)] HALF_D_PLUS_2 [22433] [] [] [] [] [22448,22449,22450,22451] CONDITIONAL_S
IDLE 22450 [(4,4)] HALF_D_PLUS_2 [22433] [] [] [] [] [22448,22449,22450,22451] CONDITIONAL_S
DISCARD 22451 [(5,4)] 0 [22433] [] [] [] [] [22448,22449,22450,22451] CONDITIONAL_S
MERGE 22452 [(2,6),(3,6)] D [22445] [] [] [] [((2,6),(3,6))] [22452,22453,22454,22455] CONDITIONAL_S
Y_MEAS 22453 [(3,6)] HALF_D_PLUS_2 [22445] [] [] [] [] [22452,22453,22454,22455] CONDITIONAL_S
IDLE 22454 [(2,6)] HALF_D_PLUS_2 [22445] [] [] [] [] [22452,22453,22454,22455] CONDITIONAL_S
DISCARD 22455 [(3,6)] 0 [22445] [] [] [] [] [22452,22453,22454,22455] CONDITIONAL_S
MERGE 22456 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22456,22457,22458,22459] CONDITIONAL_S
Y_MEAS 22457 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22456,22457,22458,22459] CONDITIONAL_S
IDLE 22458 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22456,22457,22458,22459] CONDITIONAL_S
DISCARD 22459 [(5,4)] 0 [] [] [] [] [] [22456,22457,22458,22459] CONDITIONAL_S
INJECT_T 22460 [(0,4)] D [] [] [] [] [] [] none
MERGE 22461 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22476,22477,22478,22479] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22462 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22463 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22464 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22465 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22466 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22467 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22468 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22468,22469,22470,22471] CONDITIONAL_S
Y_MEAS 22469 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22468,22469,22470,22471] CONDITIONAL_S
IDLE 22470 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22468,22469,22470,22471] CONDITIONAL_S
DISCARD 22471 [(3,6)] 0 [] [] [] [] [] [22468,22469,22470,22471] CONDITIONAL_S
INJECT_T 22472 [(0,6)] D [] [] [] [] [] [] none
MERGE 22473 [(1,6),(2,6),(0,6)] D [] [22480,22481,22482,22483] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22474 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22475 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22476 [(4,4),(5,4)] D [22461] [] [] [] [((4,4),(5,4))] [22476,22477,22478,22479] CONDITIONAL_S
Y_MEAS 22477 [(5,4)] HALF_D_PLUS_2 [22461] [] [] [] [] [22476,22477,22478,22479] CONDITIONAL_S
IDLE 22478 [(4,4)] HALF_D_PLUS_2 [22461] [] [] [] [] [22476,22477,22478,22479] CONDITIONAL_S
DISCARD 22479 [(5,4)] 0 [22461] [] [] [] [] [22476,22477,22478,22479] CONDITIONAL_S
MERGE 22480 [(2,6),(3,6)] D [22473] [] [] [] [((2,6),(3,6))] [22480,22481,22482,22483] CONDITIONAL_S
Y_MEAS 22481 [(3,6)] HALF_D_PLUS_2 [22473] [] [] [] [] [22480,22481,22482,22483] CONDITIONAL_S
IDLE 22482 [(2,6)] HALF_D_PLUS_2 [22473] [] [] [] [] [22480,22481,22482,22483] CONDITIONAL_S
DISCARD 22483 [(3,6)] 0 [22473] [] [] [] [] [22480,22481,22482,22483] CONDITIONAL_S
INJECT_T 22484 [(0,4)] D [] [] [] [] [] [] none
MERGE 22485 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22492,22493,22494,22495] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22486 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22487 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22488 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22489 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22490 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22491 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22492 [(4,4),(5,4)] D [22485] [] [] [] [((4,4),(5,4))] [22492,22493,22494,22495] CONDITIONAL_S
Y_MEAS 22493 [(5,4)] HALF_D_PLUS_2 [22485] [] [] [] [] [22492,22493,22494,22495] CONDITIONAL_S
IDLE 22494 [(4,4)] HALF_D_PLUS_2 [22485] [] [] [] [] [22492,22493,22494,22495] CONDITIONAL_S
DISCARD 22495 [(5,4)] 0 [22485] [] [] [] [] [22492,22493,22494,22495] CONDITIONAL_S
MERGE 22496 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22496,22497,22498,22499] CONDITIONAL_S
Y_MEAS 22497 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22496,22497,22498,22499] CONDITIONAL_S
IDLE 22498 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22496,22497,22498,22499] CONDITIONAL_S
DISCARD 22499 [(3,6)] 0 [] [] [] [] [] [22496,22497,22498,22499] CONDITIONAL_S
INJECT_T 22500 [(0,6)] D [] [] [] [] [] [] none
MERGE 22501 [(1,6),(2,6),(0,6)] D [] [22504,22505,22506,22507] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22502 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22503 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22504 [(2,6),(3,6)] D [22501] [] [] [] [((2,6),(3,6))] [22504,22505,22506,22507] CONDITIONAL_S
Y_MEAS 22505 [(3,6)] HALF_D_PLUS_2 [22501] [] [] [] [] [22504,22505,22506,22507] CONDITIONAL_S
IDLE 22506 [(2,6)] HALF_D_PLUS_2 [22501] [] [] [] [] [22504,22505,22506,22507] CONDITIONAL_S
DISCARD 22507 [(3,6)] 0 [22501] [] [] [] [] [22504,22505,22506,22507] CONDITIONAL_S
INJECT_T 22508 [(0,4)] D [] [] [] [] [] [] none
MERGE 22509 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22516,22517,22518,22519] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22510 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22511 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22512 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22513 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22514 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22515 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22516 [(4,4),(5,4)] D [22509] [] [] [] [((4,4),(5,4))] [22516,22517,22518,22519] CONDITIONAL_S
Y_MEAS 22517 [(5,4)] HALF_D_PLUS_2 [22509] [] [] [] [] [22516,22517,22518,22519] CONDITIONAL_S
IDLE 22518 [(4,4)] HALF_D_PLUS_2 [22509] [] [] [] [] [22516,22517,22518,22519] CONDITIONAL_S
DISCARD 22519 [(5,4)] 0 [22509] [] [] [] [] [22516,22517,22518,22519] CONDITIONAL_S
INJECT_T 22520 [(0,6)] D [] [] [] [] [] [] none
MERGE 22521 [(1,6),(2,6),(0,6)] D [] [22524,22525,22526,22527] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22522 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22523 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22524 [(2,6),(3,6)] D [22521] [] [] [] [((2,6),(3,6))] [22524,22525,22526,22527] CONDITIONAL_S
Y_MEAS 22525 [(3,6)] HALF_D_PLUS_2 [22521] [] [] [] [] [22524,22525,22526,22527] CONDITIONAL_S
IDLE 22526 [(2,6)] HALF_D_PLUS_2 [22521] [] [] [] [] [22524,22525,22526,22527] CONDITIONAL_S
DISCARD 22527 [(3,6)] 0 [22521] [] [] [] [] [22524,22525,22526,22527] CONDITIONAL_S
MERGE 22528 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22528,22529,22530,22531] CONDITIONAL_S
Y_MEAS 22529 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22528,22529,22530,22531] CONDITIONAL_S
IDLE 22530 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22528,22529,22530,22531] CONDITIONAL_S
DISCARD 22531 [(5,4)] 0 [] [] [] [] [] [22528,22529,22530,22531] CONDITIONAL_S
INJECT_T 22532 [(0,4)] D [] [] [] [] [] [] none
MERGE 22533 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22544,22545,22546,22547] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22534 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22535 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22536 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22537 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22538 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22539 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22540 [(0,6)] D [] [] [] [] [] [] none
MERGE 22541 [(1,6),(2,6),(0,6)] D [] [22548,22549,22550,22551] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22542 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22543 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22544 [(4,4),(5,4)] D [22533] [] [] [] [((4,4),(5,4))] [22544,22545,22546,22547] CONDITIONAL_S
Y_MEAS 22545 [(5,4)] HALF_D_PLUS_2 [22533] [] [] [] [] [22544,22545,22546,22547] CONDITIONAL_S
IDLE 22546 [(4,4)] HALF_D_PLUS_2 [22533] [] [] [] [] [22544,22545,22546,22547] CONDITIONAL_S
DISCARD 22547 [(5,4)] 0 [22533] [] [] [] [] [22544,22545,22546,22547] CONDITIONAL_S
MERGE 22548 [(2,6),(3,6)] D [22541] [] [] [] [((2,6),(3,6))] [22548,22549,22550,22551] CONDITIONAL_S
Y_MEAS 22549 [(3,6)] HALF_D_PLUS_2 [22541] [] [] [] [] [22548,22549,22550,22551] CONDITIONAL_S
IDLE 22550 [(2,6)] HALF_D_PLUS_2 [22541] [] [] [] [] [22548,22549,22550,22551] CONDITIONAL_S
DISCARD 22551 [(3,6)] 0 [22541] [] [] [] [] [22548,22549,22550,22551] CONDITIONAL_S
INJECT_T 22552 [(0,6)] D [] [] [] [] [] [] none
MERGE 22553 [(1,6),(2,6),(0,6)] D [] [22568,22569,22570,22571] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22554 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22555 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22556 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22556,22557,22558,22559] CONDITIONAL_S
Y_MEAS 22557 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22556,22557,22558,22559] CONDITIONAL_S
IDLE 22558 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22556,22557,22558,22559] CONDITIONAL_S
DISCARD 22559 [(5,4)] 0 [] [] [] [] [] [22556,22557,22558,22559] CONDITIONAL_S
INJECT_T 22560 [(0,4)] D [] [] [] [] [] [] none
MERGE 22561 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22572,22573,22574,22575] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22562 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22563 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22564 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22565 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22566 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22567 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22568 [(2,6),(3,6)] D [22553] [] [] [] [((2,6),(3,6))] [22568,22569,22570,22571] CONDITIONAL_S
Y_MEAS 22569 [(3,6)] HALF_D_PLUS_2 [22553] [] [] [] [] [22568,22569,22570,22571] CONDITIONAL_S
IDLE 22570 [(2,6)] HALF_D_PLUS_2 [22553] [] [] [] [] [22568,22569,22570,22571] CONDITIONAL_S
DISCARD 22571 [(3,6)] 0 [22553] [] [] [] [] [22568,22569,22570,22571] CONDITIONAL_S
MERGE 22572 [(4,4),(5,4)] D [22561] [] [] [] [((4,4),(5,4))] [22572,22573,22574,22575] CONDITIONAL_S
Y_MEAS 22573 [(5,4)] HALF_D_PLUS_2 [22561] [] [] [] [] [22572,22573,22574,22575] CONDITIONAL_S
IDLE 22574 [(4,4)] HALF_D_PLUS_2 [22561] [] [] [] [] [22572,22573,22574,22575] CONDITIONAL_S
DISCARD 22575 [(5,4)] 0 [22561] [] [] [] [] [22572,22573,22574,22575] CONDITIONAL_S
INJECT_T 22576 [(0,6)] D [] [] [] [] [] [] none
MERGE 22577 [(1,6),(2,6),(0,6)] D [] [22580,22581,22582,22583] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22578 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22580 [(2,6),(3,6)] D [22577] [] [] [] [((2,6),(3,6))] [22580,22581,22582,22583] CONDITIONAL_S
Y_MEAS 22581 [(3,6)] HALF_D_PLUS_2 [22577] [] [] [] [] [22580,22581,22582,22583] CONDITIONAL_S
IDLE 22582 [(2,6)] HALF_D_PLUS_2 [22577] [] [] [] [] [22580,22581,22582,22583] CONDITIONAL_S
DISCARD 22583 [(3,6)] 0 [22577] [] [] [] [] [22580,22581,22582,22583] CONDITIONAL_S
MERGE 22584 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22584,22585,22586,22587] CONDITIONAL_S
Y_MEAS 22585 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22584,22585,22586,22587] CONDITIONAL_S
IDLE 22586 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22584,22585,22586,22587] CONDITIONAL_S
DISCARD 22587 [(5,4)] 0 [] [] [] [] [] [22584,22585,22586,22587] CONDITIONAL_S
INJECT_T 22588 [(0,4)] D [] [] [] [] [] [] none
MERGE 22589 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22596,22597,22598,22599] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22590 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22591 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22592 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22593 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22594 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22595 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22596 [(4,4),(5,4)] D [22589] [] [] [] [((4,4),(5,4))] [22596,22597,22598,22599] CONDITIONAL_S
Y_MEAS 22597 [(5,4)] HALF_D_PLUS_2 [22589] [] [] [] [] [22596,22597,22598,22599] CONDITIONAL_S
IDLE 22598 [(4,4)] HALF_D_PLUS_2 [22589] [] [] [] [] [22596,22597,22598,22599] CONDITIONAL_S
DISCARD 22599 [(5,4)] 0 [22589] [] [] [] [] [22596,22597,22598,22599] CONDITIONAL_S
INJECT_T 22600 [(0,6)] D [] [] [] [] [] [] none
MERGE 22601 [(1,6),(2,6),(0,6)] D [] [22604,22605,22606,22607] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22603 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22604 [(2,6),(3,6)] D [22601] [] [] [] [((2,6),(3,6))] [22604,22605,22606,22607] CONDITIONAL_S
Y_MEAS 22605 [(3,6)] HALF_D_PLUS_2 [22601] [] [] [] [] [22604,22605,22606,22607] CONDITIONAL_S
IDLE 22606 [(2,6)] HALF_D_PLUS_2 [22601] [] [] [] [] [22604,22605,22606,22607] CONDITIONAL_S
DISCARD 22607 [(3,6)] 0 [22601] [] [] [] [] [22604,22605,22606,22607] CONDITIONAL_S
MERGE 22608 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22608,22609,22610,22611] CONDITIONAL_S
Y_MEAS 22609 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22608,22609,22610,22611] CONDITIONAL_S
IDLE 22610 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22608,22609,22610,22611] CONDITIONAL_S
DISCARD 22611 [(5,4)] 0 [] [] [] [] [] [22608,22609,22610,22611] CONDITIONAL_S
INJECT_T 22612 [(0,4)] D [] [] [] [] [] [] none
MERGE 22613 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22620,22621,22622,22623] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22614 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22615 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22616 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22617 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22618 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22619 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22620 [(4,4),(5,4)] D [22613] [] [] [] [((4,4),(5,4))] [22620,22621,22622,22623] CONDITIONAL_S
Y_MEAS 22621 [(5,4)] HALF_D_PLUS_2 [22613] [] [] [] [] [22620,22621,22622,22623] CONDITIONAL_S
IDLE 22622 [(4,4)] HALF_D_PLUS_2 [22613] [] [] [] [] [22620,22621,22622,22623] CONDITIONAL_S
DISCARD 22623 [(5,4)] 0 [22613] [] [] [] [] [22620,22621,22622,22623] CONDITIONAL_S
MERGE 22624 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22624,22625,22626,22627] CONDITIONAL_S
Y_MEAS 22625 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22624,22625,22626,22627] CONDITIONAL_S
IDLE 22626 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22624,22625,22626,22627] CONDITIONAL_S
DISCARD 22627 [(3,6)] 0 [] [] [] [] [] [22624,22625,22626,22627] CONDITIONAL_S
INJECT_T 22628 [(0,6)] D [] [] [] [] [] [] none
MERGE 22629 [(1,6),(2,6),(0,6)] D [] [22632,22633,22634,22635] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22630 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22631 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22632 [(2,6),(3,6)] D [22629] [] [] [] [((2,6),(3,6))] [22632,22633,22634,22635] CONDITIONAL_S
Y_MEAS 22633 [(3,6)] HALF_D_PLUS_2 [22629] [] [] [] [] [22632,22633,22634,22635] CONDITIONAL_S
IDLE 22634 [(2,6)] HALF_D_PLUS_2 [22629] [] [] [] [] [22632,22633,22634,22635] CONDITIONAL_S
DISCARD 22635 [(3,6)] 0 [22629] [] [] [] [] [22632,22633,22634,22635] CONDITIONAL_S
MERGE 22636 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22636,22637,22638,22639] CONDITIONAL_S
Y_MEAS 22637 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22636,22637,22638,22639] CONDITIONAL_S
IDLE 22638 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22636,22637,22638,22639] CONDITIONAL_S
DISCARD 22639 [(5,4)] 0 [] [] [] [] [] [22636,22637,22638,22639] CONDITIONAL_S
INJECT_T 22640 [(0,4)] D [] [] [] [] [] [] none
MERGE 22641 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22652,22653,22654,22655] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22642 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22643 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22644 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22645 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22646 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22647 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22648 [(0,6)] D [] [] [] [] [] [] none
MERGE 22649 [(1,6),(2,6),(0,6)] D [] [22656,22657,22658,22659] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22650 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22651 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22652 [(4,4),(5,4)] D [22641] [] [] [] [((4,4),(5,4))] [22652,22653,22654,22655] CONDITIONAL_S
Y_MEAS 22653 [(5,4)] HALF_D_PLUS_2 [22641] [] [] [] [] [22652,22653,22654,22655] CONDITIONAL_S
IDLE 22654 [(4,4)] HALF_D_PLUS_2 [22641] [] [] [] [] [22652,22653,22654,22655] CONDITIONAL_S
DISCARD 22655 [(5,4)] 0 [22641] [] [] [] [] [22652,22653,22654,22655] CONDITIONAL_S
MERGE 22656 [(2,6),(3,6)] D [22649] [] [] [] [((2,6),(3,6))] [22656,22657,22658,22659] CONDITIONAL_S
Y_MEAS 22657 [(3,6)] HALF_D_PLUS_2 [22649] [] [] [] [] [22656,22657,22658,22659] CONDITIONAL_S
IDLE 22658 [(2,6)] HALF_D_PLUS_2 [22649] [] [] [] [] [22656,22657,22658,22659] CONDITIONAL_S
DISCARD 22659 [(3,6)] 0 [22649] [] [] [] [] [22656,22657,22658,22659] CONDITIONAL_S
MERGE 22660 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22660,22661,22662,22663] CONDITIONAL_S
Y_MEAS 22661 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22660,22661,22662,22663] CONDITIONAL_S
IDLE 22662 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22660,22661,22662,22663] CONDITIONAL_S
DISCARD 22663 [(5,4)] 0 [] [] [] [] [] [22660,22661,22662,22663] CONDITIONAL_S
INJECT_T 22664 [(0,4)] D [] [] [] [] [] [] none
MERGE 22665 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22680,22681,22682,22683] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22666 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22667 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22668 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22669 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22670 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22671 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22672 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22672,22673,22674,22675] CONDITIONAL_S
Y_MEAS 22673 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22672,22673,22674,22675] CONDITIONAL_S
IDLE 22674 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22672,22673,22674,22675] CONDITIONAL_S
DISCARD 22675 [(3,6)] 0 [] [] [] [] [] [22672,22673,22674,22675] CONDITIONAL_S
INJECT_T 22676 [(0,6)] D [] [] [] [] [] [] none
MERGE 22677 [(1,6),(2,6),(0,6)] D [] [22684,22685,22686,22687] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22678 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22679 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22680 [(4,4),(5,4)] D [22665] [] [] [] [((4,4),(5,4))] [22680,22681,22682,22683] CONDITIONAL_S
Y_MEAS 22681 [(5,4)] HALF_D_PLUS_2 [22665] [] [] [] [] [22680,22681,22682,22683] CONDITIONAL_S
IDLE 22682 [(4,4)] HALF_D_PLUS_2 [22665] [] [] [] [] [22680,22681,22682,22683] CONDITIONAL_S
DISCARD 22683 [(5,4)] 0 [22665] [] [] [] [] [22680,22681,22682,22683] CONDITIONAL_S
MERGE 22684 [(2,6),(3,6)] D [22677] [] [] [] [((2,6),(3,6))] [22684,22685,22686,22687] CONDITIONAL_S
Y_MEAS 22685 [(3,6)] HALF_D_PLUS_2 [22677] [] [] [] [] [22684,22685,22686,22687] CONDITIONAL_S
IDLE 22686 [(2,6)] HALF_D_PLUS_2 [22677] [] [] [] [] [22684,22685,22686,22687] CONDITIONAL_S
DISCARD 22687 [(3,6)] 0 [22677] [] [] [] [] [22684,22685,22686,22687] CONDITIONAL_S
INJECT_T 22688 [(0,4)] D [] [] [] [] [] [] none
MERGE 22689 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22696,22697,22698,22699] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22690 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22691 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22692 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22693 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22694 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22695 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22696 [(4,4),(5,4)] D [22689] [] [] [] [((4,4),(5,4))] [22696,22697,22698,22699] CONDITIONAL_S
Y_MEAS 22697 [(5,4)] HALF_D_PLUS_2 [22689] [] [] [] [] [22696,22697,22698,22699] CONDITIONAL_S
IDLE 22698 [(4,4)] HALF_D_PLUS_2 [22689] [] [] [] [] [22696,22697,22698,22699] CONDITIONAL_S
DISCARD 22699 [(5,4)] 0 [22689] [] [] [] [] [22696,22697,22698,22699] CONDITIONAL_S
MERGE 22700 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22700,22701,22702,22703] CONDITIONAL_S
Y_MEAS 22701 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22700,22701,22702,22703] CONDITIONAL_S
IDLE 22702 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22700,22701,22702,22703] CONDITIONAL_S
DISCARD 22703 [(3,6)] 0 [] [] [] [] [] [22700,22701,22702,22703] CONDITIONAL_S
INJECT_T 22704 [(0,6)] D [] [] [] [] [] [] none
MERGE 22705 [(1,6),(2,6),(0,6)] D [] [22708,22709,22710,22711] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22706 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22707 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22708 [(2,6),(3,6)] D [22705] [] [] [] [((2,6),(3,6))] [22708,22709,22710,22711] CONDITIONAL_S
Y_MEAS 22709 [(3,6)] HALF_D_PLUS_2 [22705] [] [] [] [] [22708,22709,22710,22711] CONDITIONAL_S
IDLE 22710 [(2,6)] HALF_D_PLUS_2 [22705] [] [] [] [] [22708,22709,22710,22711] CONDITIONAL_S
DISCARD 22711 [(3,6)] 0 [22705] [] [] [] [] [22708,22709,22710,22711] CONDITIONAL_S
INJECT_T 22712 [(0,4)] D [] [] [] [] [] [] none
MERGE 22713 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22720,22721,22722,22723] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22714 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22715 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22716 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22717 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22718 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22719 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22720 [(4,4),(5,4)] D [22713] [] [] [] [((4,4),(5,4))] [22720,22721,22722,22723] CONDITIONAL_S
Y_MEAS 22721 [(5,4)] HALF_D_PLUS_2 [22713] [] [] [] [] [22720,22721,22722,22723] CONDITIONAL_S
IDLE 22722 [(4,4)] HALF_D_PLUS_2 [22713] [] [] [] [] [22720,22721,22722,22723] CONDITIONAL_S
DISCARD 22723 [(5,4)] 0 [22713] [] [] [] [] [22720,22721,22722,22723] CONDITIONAL_S
INJECT_T 22724 [(0,6)] D [] [] [] [] [] [] none
MERGE 22725 [(1,6),(2,6),(0,6)] D [] [22728,22729,22730,22731] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22726 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22727 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22728 [(2,6),(3,6)] D [22725] [] [] [] [((2,6),(3,6))] [22728,22729,22730,22731] CONDITIONAL_S
Y_MEAS 22729 [(3,6)] HALF_D_PLUS_2 [22725] [] [] [] [] [22728,22729,22730,22731] CONDITIONAL_S
IDLE 22730 [(2,6)] HALF_D_PLUS_2 [22725] [] [] [] [] [22728,22729,22730,22731] CONDITIONAL_S
DISCARD 22731 [(3,6)] 0 [22725] [] [] [] [] [22728,22729,22730,22731] CONDITIONAL_S
INJECT_T 22732 [(0,4)] D [] [] [] [] [] [] none
MERGE 22733 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22740,22741,22742,22743] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22734 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22735 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22736 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22737 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22738 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22739 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22740 [(4,4),(5,4)] D [22733] [] [] [] [((4,4),(5,4))] [22740,22741,22742,22743] CONDITIONAL_S
Y_MEAS 22741 [(5,4)] HALF_D_PLUS_2 [22733] [] [] [] [] [22740,22741,22742,22743] CONDITIONAL_S
IDLE 22742 [(4,4)] HALF_D_PLUS_2 [22733] [] [] [] [] [22740,22741,22742,22743] CONDITIONAL_S
DISCARD 22743 [(5,4)] 0 [22733] [] [] [] [] [22740,22741,22742,22743] CONDITIONAL_S
INJECT_T 22744 [(0,6)] D [] [] [] [] [] [] none
MERGE 22745 [(1,6),(2,6),(0,6)] D [] [22748,22749,22750,22751] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22746 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22747 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22748 [(2,6),(3,6)] D [22745] [] [] [] [((2,6),(3,6))] [22748,22749,22750,22751] CONDITIONAL_S
Y_MEAS 22749 [(3,6)] HALF_D_PLUS_2 [22745] [] [] [] [] [22748,22749,22750,22751] CONDITIONAL_S
IDLE 22750 [(2,6)] HALF_D_PLUS_2 [22745] [] [] [] [] [22748,22749,22750,22751] CONDITIONAL_S
DISCARD 22751 [(3,6)] 0 [22745] [] [] [] [] [22748,22749,22750,22751] CONDITIONAL_S
MERGE 22752 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22752,22753,22754,22755] CONDITIONAL_S
Y_MEAS 22753 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22752,22753,22754,22755] CONDITIONAL_S
IDLE 22754 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22752,22753,22754,22755] CONDITIONAL_S
DISCARD 22755 [(5,4)] 0 [] [] [] [] [] [22752,22753,22754,22755] CONDITIONAL_S
INJECT_T 22756 [(0,4)] D [] [] [] [] [] [] none
MERGE 22757 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22768,22769,22770,22771] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22758 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22759 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22760 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22761 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22762 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22763 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22764 [(0,6)] D [] [] [] [] [] [] none
MERGE 22765 [(1,6),(2,6),(0,6)] D [] [22772,22773,22774,22775] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22766 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22767 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22768 [(4,4),(5,4)] D [22757] [] [] [] [((4,4),(5,4))] [22768,22769,22770,22771] CONDITIONAL_S
Y_MEAS 22769 [(5,4)] HALF_D_PLUS_2 [22757] [] [] [] [] [22768,22769,22770,22771] CONDITIONAL_S
IDLE 22770 [(4,4)] HALF_D_PLUS_2 [22757] [] [] [] [] [22768,22769,22770,22771] CONDITIONAL_S
DISCARD 22771 [(5,4)] 0 [22757] [] [] [] [] [22768,22769,22770,22771] CONDITIONAL_S
MERGE 22772 [(2,6),(3,6)] D [22765] [] [] [] [((2,6),(3,6))] [22772,22773,22774,22775] CONDITIONAL_S
Y_MEAS 22773 [(3,6)] HALF_D_PLUS_2 [22765] [] [] [] [] [22772,22773,22774,22775] CONDITIONAL_S
IDLE 22774 [(2,6)] HALF_D_PLUS_2 [22765] [] [] [] [] [22772,22773,22774,22775] CONDITIONAL_S
DISCARD 22775 [(3,6)] 0 [22765] [] [] [] [] [22772,22773,22774,22775] CONDITIONAL_S
MERGE 22776 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22776,22777,22778,22779] CONDITIONAL_S
Y_MEAS 22777 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22776,22777,22778,22779] CONDITIONAL_S
IDLE 22778 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22776,22777,22778,22779] CONDITIONAL_S
DISCARD 22779 [(5,4)] 0 [] [] [] [] [] [22776,22777,22778,22779] CONDITIONAL_S
INJECT_T 22780 [(0,4)] D [] [] [] [] [] [] none
MERGE 22781 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22796,22797,22798,22799] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22782 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22783 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22784 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22785 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22786 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22787 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22788 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22788,22789,22790,22791] CONDITIONAL_S
Y_MEAS 22789 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22788,22789,22790,22791] CONDITIONAL_S
IDLE 22790 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22788,22789,22790,22791] CONDITIONAL_S
DISCARD 22791 [(3,6)] 0 [] [] [] [] [] [22788,22789,22790,22791] CONDITIONAL_S
INJECT_T 22792 [(0,6)] D [] [] [] [] [] [] none
MERGE 22793 [(1,6),(2,6),(0,6)] D [] [22800,22801,22802,22803] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22794 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22795 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22796 [(4,4),(5,4)] D [22781] [] [] [] [((4,4),(5,4))] [22796,22797,22798,22799] CONDITIONAL_S
Y_MEAS 22797 [(5,4)] HALF_D_PLUS_2 [22781] [] [] [] [] [22796,22797,22798,22799] CONDITIONAL_S
IDLE 22798 [(4,4)] HALF_D_PLUS_2 [22781] [] [] [] [] [22796,22797,22798,22799] CONDITIONAL_S
DISCARD 22799 [(5,4)] 0 [22781] [] [] [] [] [22796,22797,22798,22799] CONDITIONAL_S
MERGE 22800 [(2,6),(3,6)] D [22793] [] [] [] [((2,6),(3,6))] [22800,22801,22802,22803] CONDITIONAL_S
Y_MEAS 22801 [(3,6)] HALF_D_PLUS_2 [22793] [] [] [] [] [22800,22801,22802,22803] CONDITIONAL_S
IDLE 22802 [(2,6)] HALF_D_PLUS_2 [22793] [] [] [] [] [22800,22801,22802,22803] CONDITIONAL_S
DISCARD 22803 [(3,6)] 0 [22793] [] [] [] [] [22800,22801,22802,22803] CONDITIONAL_S
INJECT_T 22804 [(0,6)] D [] [] [] [] [] [] none
MERGE 22805 [(1,6),(2,6),(0,6)] D [] [22820,22821,22822,22823] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22806 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22807 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22808 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22808,22809,22810,22811] CONDITIONAL_S
Y_MEAS 22809 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22808,22809,22810,22811] CONDITIONAL_S
IDLE 22810 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22808,22809,22810,22811] CONDITIONAL_S
DISCARD 22811 [(5,4)] 0 [] [] [] [] [] [22808,22809,22810,22811] CONDITIONAL_S
INJECT_T 22812 [(0,4)] D [] [] [] [] [] [] none
MERGE 22813 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22824,22825,22826,22827] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22814 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22815 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22816 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22817 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22818 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22819 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22820 [(2,6),(3,6)] D [22805] [] [] [] [((2,6),(3,6))] [22820,22821,22822,22823] CONDITIONAL_S
Y_MEAS 22821 [(3,6)] HALF_D_PLUS_2 [22805] [] [] [] [] [22820,22821,22822,22823] CONDITIONAL_S
IDLE 22822 [(2,6)] HALF_D_PLUS_2 [22805] [] [] [] [] [22820,22821,22822,22823] CONDITIONAL_S
DISCARD 22823 [(3,6)] 0 [22805] [] [] [] [] [22820,22821,22822,22823] CONDITIONAL_S
MERGE 22824 [(4,4),(5,4)] D [22813] [] [] [] [((4,4),(5,4))] [22824,22825,22826,22827] CONDITIONAL_S
Y_MEAS 22825 [(5,4)] HALF_D_PLUS_2 [22813] [] [] [] [] [22824,22825,22826,22827] CONDITIONAL_S
IDLE 22826 [(4,4)] HALF_D_PLUS_2 [22813] [] [] [] [] [22824,22825,22826,22827] CONDITIONAL_S
DISCARD 22827 [(5,4)] 0 [22813] [] [] [] [] [22824,22825,22826,22827] CONDITIONAL_S
INJECT_T 22828 [(0,4)] D [] [] [] [] [] [] none
MERGE 22829 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22844,22845,22846,22847] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22830 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22831 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22832 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22833 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22834 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22835 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22836 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22836,22837,22838,22839] CONDITIONAL_S
Y_MEAS 22837 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22836,22837,22838,22839] CONDITIONAL_S
IDLE 22838 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22836,22837,22838,22839] CONDITIONAL_S
DISCARD 22839 [(3,6)] 0 [] [] [] [] [] [22836,22837,22838,22839] CONDITIONAL_S
INJECT_T 22840 [(0,6)] D [] [] [] [] [] [] none
MERGE 22841 [(1,6),(2,6),(0,6)] D [] [22848,22849,22850,22851] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22842 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22843 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22844 [(4,4),(5,4)] D [22829] [] [] [] [((4,4),(5,4))] [22844,22845,22846,22847] CONDITIONAL_S
Y_MEAS 22845 [(5,4)] HALF_D_PLUS_2 [22829] [] [] [] [] [22844,22845,22846,22847] CONDITIONAL_S
IDLE 22846 [(4,4)] HALF_D_PLUS_2 [22829] [] [] [] [] [22844,22845,22846,22847] CONDITIONAL_S
DISCARD 22847 [(5,4)] 0 [22829] [] [] [] [] [22844,22845,22846,22847] CONDITIONAL_S
MERGE 22848 [(2,6),(3,6)] D [22841] [] [] [] [((2,6),(3,6))] [22848,22849,22850,22851] CONDITIONAL_S
Y_MEAS 22849 [(3,6)] HALF_D_PLUS_2 [22841] [] [] [] [] [22848,22849,22850,22851] CONDITIONAL_S
IDLE 22850 [(2,6)] HALF_D_PLUS_2 [22841] [] [] [] [] [22848,22849,22850,22851] CONDITIONAL_S
DISCARD 22851 [(3,6)] 0 [22841] [] [] [] [] [22848,22849,22850,22851] CONDITIONAL_S
INJECT_T 22852 [(0,4)] D [] [] [] [] [] [] none
MERGE 22853 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22864,22865,22866,22867] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22854 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22855 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22856 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22857 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22858 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22859 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22860 [(0,6)] D [] [] [] [] [] [] none
MERGE 22861 [(1,6),(2,6),(0,6)] D [] [22868,22869,22870,22871] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22862 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22864 [(4,4),(5,4)] D [22853] [] [] [] [((4,4),(5,4))] [22864,22865,22866,22867] CONDITIONAL_S
Y_MEAS 22865 [(5,4)] HALF_D_PLUS_2 [22853] [] [] [] [] [22864,22865,22866,22867] CONDITIONAL_S
IDLE 22866 [(4,4)] HALF_D_PLUS_2 [22853] [] [] [] [] [22864,22865,22866,22867] CONDITIONAL_S
DISCARD 22867 [(5,4)] 0 [22853] [] [] [] [] [22864,22865,22866,22867] CONDITIONAL_S
MERGE 22868 [(2,6),(3,6)] D [22861] [] [] [] [((2,6),(3,6))] [22868,22869,22870,22871] CONDITIONAL_S
Y_MEAS 22869 [(3,6)] HALF_D_PLUS_2 [22861] [] [] [] [] [22868,22869,22870,22871] CONDITIONAL_S
IDLE 22870 [(2,6)] HALF_D_PLUS_2 [22861] [] [] [] [] [22868,22869,22870,22871] CONDITIONAL_S
DISCARD 22871 [(3,6)] 0 [22861] [] [] [] [] [22868,22869,22870,22871] CONDITIONAL_S
INJECT_T 22872 [(0,4)] D [] [] [] [] [] [] none
MERGE 22873 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22880,22881,22882,22883] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22874 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22878 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22879 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22880 [(4,4),(5,4)] D [22873] [] [] [] [((4,4),(5,4))] [22880,22881,22882,22883] CONDITIONAL_S
Y_MEAS 22881 [(5,4)] HALF_D_PLUS_2 [22873] [] [] [] [] [22880,22881,22882,22883] CONDITIONAL_S
IDLE 22882 [(4,4)] HALF_D_PLUS_2 [22873] [] [] [] [] [22880,22881,22882,22883] CONDITIONAL_S
DISCARD 22883 [(5,4)] 0 [22873] [] [] [] [] [22880,22881,22882,22883] CONDITIONAL_S
MERGE 22884 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22884,22885,22886,22887] CONDITIONAL_S
Y_MEAS 22885 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22884,22885,22886,22887] CONDITIONAL_S
IDLE 22886 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22884,22885,22886,22887] CONDITIONAL_S
DISCARD 22887 [(3,6)] 0 [] [] [] [] [] [22884,22885,22886,22887] CONDITIONAL_S
INJECT_T 22888 [(0,6)] D [] [] [] [] [] [] none
MERGE 22889 [(1,6),(2,6),(0,6)] D [] [22892,22893,22894,22895] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22890 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22891 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22892 [(2,6),(3,6)] D [22889] [] [] [] [((2,6),(3,6))] [22892,22893,22894,22895] CONDITIONAL_S
Y_MEAS 22893 [(3,6)] HALF_D_PLUS_2 [22889] [] [] [] [] [22892,22893,22894,22895] CONDITIONAL_S
IDLE 22894 [(2,6)] HALF_D_PLUS_2 [22889] [] [] [] [] [22892,22893,22894,22895] CONDITIONAL_S
DISCARD 22895 [(3,6)] 0 [22889] [] [] [] [] [22892,22893,22894,22895] CONDITIONAL_S
MERGE 22896 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22896,22897,22898,22899] CONDITIONAL_S
Y_MEAS 22897 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22896,22897,22898,22899] CONDITIONAL_S
IDLE 22898 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22896,22897,22898,22899] CONDITIONAL_S
DISCARD 22899 [(5,4)] 0 [] [] [] [] [] [22896,22897,22898,22899] CONDITIONAL_S
INJECT_T 22900 [(0,4)] D [] [] [] [] [] [] none
MERGE 22901 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22912,22913,22914,22915] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22902 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22903 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22904 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22905 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22906 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22907 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22908 [(0,6)] D [] [] [] [] [] [] none
MERGE 22909 [(1,6),(2,6),(0,6)] D [] [22916,22917,22918,22919] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22910 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22911 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22912 [(4,4),(5,4)] D [22901] [] [] [] [((4,4),(5,4))] [22912,22913,22914,22915] CONDITIONAL_S
Y_MEAS 22913 [(5,4)] HALF_D_PLUS_2 [22901] [] [] [] [] [22912,22913,22914,22915] CONDITIONAL_S
IDLE 22914 [(4,4)] HALF_D_PLUS_2 [22901] [] [] [] [] [22912,22913,22914,22915] CONDITIONAL_S
DISCARD 22915 [(5,4)] 0 [22901] [] [] [] [] [22912,22913,22914,22915] CONDITIONAL_S
MERGE 22916 [(2,6),(3,6)] D [22909] [] [] [] [((2,6),(3,6))] [22916,22917,22918,22919] CONDITIONAL_S
Y_MEAS 22917 [(3,6)] HALF_D_PLUS_2 [22909] [] [] [] [] [22916,22917,22918,22919] CONDITIONAL_S
IDLE 22918 [(2,6)] HALF_D_PLUS_2 [22909] [] [] [] [] [22916,22917,22918,22919] CONDITIONAL_S
DISCARD 22919 [(3,6)] 0 [22909] [] [] [] [] [22916,22917,22918,22919] CONDITIONAL_S
INJECT_T 22920 [(0,4)] D [] [] [] [] [] [] none
MERGE 22921 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22928,22929,22930,22931] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22922 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22923 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22924 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22925 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22926 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22927 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22928 [(4,4),(5,4)] D [22921] [] [] [] [((4,4),(5,4))] [22928,22929,22930,22931] CONDITIONAL_S
Y_MEAS 22929 [(5,4)] HALF_D_PLUS_2 [22921] [] [] [] [] [22928,22929,22930,22931] CONDITIONAL_S
IDLE 22930 [(4,4)] HALF_D_PLUS_2 [22921] [] [] [] [] [22928,22929,22930,22931] CONDITIONAL_S
DISCARD 22931 [(5,4)] 0 [22921] [] [] [] [] [22928,22929,22930,22931] CONDITIONAL_S
MERGE 22932 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22932,22933,22934,22935] CONDITIONAL_S
Y_MEAS 22933 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22932,22933,22934,22935] CONDITIONAL_S
IDLE 22934 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22932,22933,22934,22935] CONDITIONAL_S
DISCARD 22935 [(3,6)] 0 [] [] [] [] [] [22932,22933,22934,22935] CONDITIONAL_S
INJECT_T 22936 [(0,6)] D [] [] [] [] [] [] none
MERGE 22937 [(1,6),(2,6),(0,6)] D [] [22940,22941,22942,22943] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22938 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22939 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22940 [(2,6),(3,6)] D [22937] [] [] [] [((2,6),(3,6))] [22940,22941,22942,22943] CONDITIONAL_S
Y_MEAS 22941 [(3,6)] HALF_D_PLUS_2 [22937] [] [] [] [] [22940,22941,22942,22943] CONDITIONAL_S
IDLE 22942 [(2,6)] HALF_D_PLUS_2 [22937] [] [] [] [] [22940,22941,22942,22943] CONDITIONAL_S
DISCARD 22943 [(3,6)] 0 [22937] [] [] [] [] [22940,22941,22942,22943] CONDITIONAL_S
MERGE 22944 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22944,22945,22946,22947] CONDITIONAL_S
Y_MEAS 22945 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22944,22945,22946,22947] CONDITIONAL_S
IDLE 22946 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22944,22945,22946,22947] CONDITIONAL_S
DISCARD 22947 [(5,4)] 0 [] [] [] [] [] [22944,22945,22946,22947] CONDITIONAL_S
INJECT_T 22948 [(0,4)] D [] [] [] [] [] [] none
MERGE 22949 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22956,22957,22958,22959] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22950 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22951 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22952 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22953 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22954 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22955 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22956 [(4,4),(5,4)] D [22949] [] [] [] [((4,4),(5,4))] [22956,22957,22958,22959] CONDITIONAL_S
Y_MEAS 22957 [(5,4)] HALF_D_PLUS_2 [22949] [] [] [] [] [22956,22957,22958,22959] CONDITIONAL_S
IDLE 22958 [(4,4)] HALF_D_PLUS_2 [22949] [] [] [] [] [22956,22957,22958,22959] CONDITIONAL_S
DISCARD 22959 [(5,4)] 0 [22949] [] [] [] [] [22956,22957,22958,22959] CONDITIONAL_S
MERGE 22960 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22960,22961,22962,22963] CONDITIONAL_S
Y_MEAS 22961 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22960,22961,22962,22963] CONDITIONAL_S
IDLE 22962 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22960,22961,22962,22963] CONDITIONAL_S
DISCARD 22963 [(3,6)] 0 [] [] [] [] [] [22960,22961,22962,22963] CONDITIONAL_S
INJECT_T 22964 [(0,6)] D [] [] [] [] [] [] none
MERGE 22965 [(1,6),(2,6),(0,6)] D [] [22968,22969,22970,22971] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22966 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22967 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22968 [(2,6),(3,6)] D [22965] [] [] [] [((2,6),(3,6))] [22968,22969,22970,22971] CONDITIONAL_S
Y_MEAS 22969 [(3,6)] HALF_D_PLUS_2 [22965] [] [] [] [] [22968,22969,22970,22971] CONDITIONAL_S
IDLE 22970 [(2,6)] HALF_D_PLUS_2 [22965] [] [] [] [] [22968,22969,22970,22971] CONDITIONAL_S
DISCARD 22971 [(3,6)] 0 [22965] [] [] [] [] [22968,22969,22970,22971] CONDITIONAL_S
MERGE 22972 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [22972,22973,22974,22975] CONDITIONAL_S
Y_MEAS 22973 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [22972,22973,22974,22975] CONDITIONAL_S
IDLE 22974 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [22972,22973,22974,22975] CONDITIONAL_S
DISCARD 22975 [(5,4)] 0 [] [] [] [] [] [22972,22973,22974,22975] CONDITIONAL_S
INJECT_T 22976 [(0,4)] D [] [] [] [] [] [] none
MERGE 22977 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [22988,22989,22990,22991] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 22978 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22979 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22980 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 22981 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22982 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22983 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22984 [(0,6)] D [] [] [] [] [] [] none
MERGE 22985 [(1,6),(2,6),(0,6)] D [] [22992,22993,22994,22995] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22986 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22987 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22988 [(4,4),(5,4)] D [22977] [] [] [] [((4,4),(5,4))] [22988,22989,22990,22991] CONDITIONAL_S
Y_MEAS 22989 [(5,4)] HALF_D_PLUS_2 [22977] [] [] [] [] [22988,22989,22990,22991] CONDITIONAL_S
IDLE 22990 [(4,4)] HALF_D_PLUS_2 [22977] [] [] [] [] [22988,22989,22990,22991] CONDITIONAL_S
DISCARD 22991 [(5,4)] 0 [22977] [] [] [] [] [22988,22989,22990,22991] CONDITIONAL_S
MERGE 22992 [(2,6),(3,6)] D [22985] [] [] [] [((2,6),(3,6))] [22992,22993,22994,22995] CONDITIONAL_S
Y_MEAS 22993 [(3,6)] HALF_D_PLUS_2 [22985] [] [] [] [] [22992,22993,22994,22995] CONDITIONAL_S
IDLE 22994 [(2,6)] HALF_D_PLUS_2 [22985] [] [] [] [] [22992,22993,22994,22995] CONDITIONAL_S
DISCARD 22995 [(3,6)] 0 [22985] [] [] [] [] [22992,22993,22994,22995] CONDITIONAL_S
INJECT_T 22996 [(0,6)] D [] [] [] [] [] [] none
MERGE 22997 [(1,6),(2,6),(0,6)] D [] [23012,23013,23014,23015] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22998 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22999 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23000 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23000,23001,23002,23003] CONDITIONAL_S
Y_MEAS 23001 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23000,23001,23002,23003] CONDITIONAL_S
IDLE 23002 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23000,23001,23002,23003] CONDITIONAL_S
DISCARD 23003 [(5,4)] 0 [] [] [] [] [] [23000,23001,23002,23003] CONDITIONAL_S
INJECT_T 23004 [(0,4)] D [] [] [] [] [] [] none
MERGE 23005 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23016,23017,23018,23019] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23006 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23007 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23008 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23009 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23010 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23011 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23012 [(2,6),(3,6)] D [22997] [] [] [] [((2,6),(3,6))] [23012,23013,23014,23015] CONDITIONAL_S
Y_MEAS 23013 [(3,6)] HALF_D_PLUS_2 [22997] [] [] [] [] [23012,23013,23014,23015] CONDITIONAL_S
IDLE 23014 [(2,6)] HALF_D_PLUS_2 [22997] [] [] [] [] [23012,23013,23014,23015] CONDITIONAL_S
DISCARD 23015 [(3,6)] 0 [22997] [] [] [] [] [23012,23013,23014,23015] CONDITIONAL_S
MERGE 23016 [(4,4),(5,4)] D [23005] [] [] [] [((4,4),(5,4))] [23016,23017,23018,23019] CONDITIONAL_S
Y_MEAS 23017 [(5,4)] HALF_D_PLUS_2 [23005] [] [] [] [] [23016,23017,23018,23019] CONDITIONAL_S
IDLE 23018 [(4,4)] HALF_D_PLUS_2 [23005] [] [] [] [] [23016,23017,23018,23019] CONDITIONAL_S
DISCARD 23019 [(5,4)] 0 [23005] [] [] [] [] [23016,23017,23018,23019] CONDITIONAL_S
INJECT_T 23020 [(0,6)] D [] [] [] [] [] [] none
MERGE 23021 [(1,6),(2,6),(0,6)] D [] [23024,23025,23026,23027] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23022 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23023 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23024 [(2,6),(3,6)] D [23021] [] [] [] [((2,6),(3,6))] [23024,23025,23026,23027] CONDITIONAL_S
Y_MEAS 23025 [(3,6)] HALF_D_PLUS_2 [23021] [] [] [] [] [23024,23025,23026,23027] CONDITIONAL_S
IDLE 23026 [(2,6)] HALF_D_PLUS_2 [23021] [] [] [] [] [23024,23025,23026,23027] CONDITIONAL_S
DISCARD 23027 [(3,6)] 0 [23021] [] [] [] [] [23024,23025,23026,23027] CONDITIONAL_S
MERGE 23028 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23028,23029,23030,23031] CONDITIONAL_S
Y_MEAS 23029 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23028,23029,23030,23031] CONDITIONAL_S
IDLE 23030 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23028,23029,23030,23031] CONDITIONAL_S
DISCARD 23031 [(5,4)] 0 [] [] [] [] [] [23028,23029,23030,23031] CONDITIONAL_S
INJECT_T 23032 [(0,4)] D [] [] [] [] [] [] none
MERGE 23033 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23040,23041,23042,23043] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23034 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23035 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23036 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23037 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23038 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23039 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23040 [(4,4),(5,4)] D [23033] [] [] [] [((4,4),(5,4))] [23040,23041,23042,23043] CONDITIONAL_S
Y_MEAS 23041 [(5,4)] HALF_D_PLUS_2 [23033] [] [] [] [] [23040,23041,23042,23043] CONDITIONAL_S
IDLE 23042 [(4,4)] HALF_D_PLUS_2 [23033] [] [] [] [] [23040,23041,23042,23043] CONDITIONAL_S
DISCARD 23043 [(5,4)] 0 [23033] [] [] [] [] [23040,23041,23042,23043] CONDITIONAL_S
INJECT_T 23044 [(0,6)] D [] [] [] [] [] [] none
MERGE 23045 [(1,6),(2,6),(0,6)] D [] [23048,23049,23050,23051] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23046 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23047 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23048 [(2,6),(3,6)] D [23045] [] [] [] [((2,6),(3,6))] [23048,23049,23050,23051] CONDITIONAL_S
Y_MEAS 23049 [(3,6)] HALF_D_PLUS_2 [23045] [] [] [] [] [23048,23049,23050,23051] CONDITIONAL_S
IDLE 23050 [(2,6)] HALF_D_PLUS_2 [23045] [] [] [] [] [23048,23049,23050,23051] CONDITIONAL_S
DISCARD 23051 [(3,6)] 0 [23045] [] [] [] [] [23048,23049,23050,23051] CONDITIONAL_S
MERGE 23052 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23052,23053,23054,23055] CONDITIONAL_S
Y_MEAS 23053 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23052,23053,23054,23055] CONDITIONAL_S
IDLE 23054 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23052,23053,23054,23055] CONDITIONAL_S
DISCARD 23055 [(5,4)] 0 [] [] [] [] [] [23052,23053,23054,23055] CONDITIONAL_S
INJECT_T 23056 [(0,4)] D [] [] [] [] [] [] none
MERGE 23057 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23064,23065,23066,23067] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23058 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23059 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23060 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23061 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23062 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23063 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23064 [(4,4),(5,4)] D [23057] [] [] [] [((4,4),(5,4))] [23064,23065,23066,23067] CONDITIONAL_S
Y_MEAS 23065 [(5,4)] HALF_D_PLUS_2 [23057] [] [] [] [] [23064,23065,23066,23067] CONDITIONAL_S
IDLE 23066 [(4,4)] HALF_D_PLUS_2 [23057] [] [] [] [] [23064,23065,23066,23067] CONDITIONAL_S
DISCARD 23067 [(5,4)] 0 [23057] [] [] [] [] [23064,23065,23066,23067] CONDITIONAL_S
MERGE 23068 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23068,23069,23070,23071] CONDITIONAL_S
Y_MEAS 23069 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23068,23069,23070,23071] CONDITIONAL_S
IDLE 23070 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23068,23069,23070,23071] CONDITIONAL_S
DISCARD 23071 [(3,6)] 0 [] [] [] [] [] [23068,23069,23070,23071] CONDITIONAL_S
INJECT_T 23072 [(0,6)] D [] [] [] [] [] [] none
MERGE 23073 [(1,6),(2,6),(0,6)] D [] [23076,23077,23078,23079] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23074 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23075 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23076 [(2,6),(3,6)] D [23073] [] [] [] [((2,6),(3,6))] [23076,23077,23078,23079] CONDITIONAL_S
Y_MEAS 23077 [(3,6)] HALF_D_PLUS_2 [23073] [] [] [] [] [23076,23077,23078,23079] CONDITIONAL_S
IDLE 23078 [(2,6)] HALF_D_PLUS_2 [23073] [] [] [] [] [23076,23077,23078,23079] CONDITIONAL_S
DISCARD 23079 [(3,6)] 0 [23073] [] [] [] [] [23076,23077,23078,23079] CONDITIONAL_S
MERGE 23080 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23080,23081,23082,23083] CONDITIONAL_S
Y_MEAS 23081 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23080,23081,23082,23083] CONDITIONAL_S
IDLE 23082 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23080,23081,23082,23083] CONDITIONAL_S
DISCARD 23083 [(5,4)] 0 [] [] [] [] [] [23080,23081,23082,23083] CONDITIONAL_S
INJECT_T 23084 [(0,4)] D [] [] [] [] [] [] none
MERGE 23085 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23096,23097,23098,23099] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23086 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23087 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23088 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23089 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23090 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23091 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 23092 [(0,6)] D [] [] [] [] [] [] none
MERGE 23093 [(1,6),(2,6),(0,6)] D [] [23100,23101,23102,23103] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23094 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23095 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23096 [(4,4),(5,4)] D [23085] [] [] [] [((4,4),(5,4))] [23096,23097,23098,23099] CONDITIONAL_S
Y_MEAS 23097 [(5,4)] HALF_D_PLUS_2 [23085] [] [] [] [] [23096,23097,23098,23099] CONDITIONAL_S
IDLE 23098 [(4,4)] HALF_D_PLUS_2 [23085] [] [] [] [] [23096,23097,23098,23099] CONDITIONAL_S
DISCARD 23099 [(5,4)] 0 [23085] [] [] [] [] [23096,23097,23098,23099] CONDITIONAL_S
MERGE 23100 [(2,6),(3,6)] D [23093] [] [] [] [((2,6),(3,6))] [23100,23101,23102,23103] CONDITIONAL_S
Y_MEAS 23101 [(3,6)] HALF_D_PLUS_2 [23093] [] [] [] [] [23100,23101,23102,23103] CONDITIONAL_S
IDLE 23102 [(2,6)] HALF_D_PLUS_2 [23093] [] [] [] [] [23100,23101,23102,23103] CONDITIONAL_S
DISCARD 23103 [(3,6)] 0 [23093] [] [] [] [] [23100,23101,23102,23103] CONDITIONAL_S
INJECT_T 23104 [(0,4)] D [] [] [] [] [] [] none
MERGE 23105 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23112,23113,23114,23115] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23106 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23107 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23108 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23109 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23110 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23111 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23112 [(4,4),(5,4)] D [23105] [] [] [] [((4,4),(5,4))] [23112,23113,23114,23115] CONDITIONAL_S
Y_MEAS 23113 [(5,4)] HALF_D_PLUS_2 [23105] [] [] [] [] [23112,23113,23114,23115] CONDITIONAL_S
IDLE 23114 [(4,4)] HALF_D_PLUS_2 [23105] [] [] [] [] [23112,23113,23114,23115] CONDITIONAL_S
DISCARD 23115 [(5,4)] 0 [23105] [] [] [] [] [23112,23113,23114,23115] CONDITIONAL_S
MERGE 23116 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23116,23117,23118,23119] CONDITIONAL_S
Y_MEAS 23117 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23116,23117,23118,23119] CONDITIONAL_S
IDLE 23118 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23116,23117,23118,23119] CONDITIONAL_S
DISCARD 23119 [(3,6)] 0 [] [] [] [] [] [23116,23117,23118,23119] CONDITIONAL_S
INJECT_T 23120 [(0,6)] D [] [] [] [] [] [] none
MERGE 23121 [(1,6),(2,6),(0,6)] D [] [23124,23125,23126,23127] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23122 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23123 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23124 [(2,6),(3,6)] D [23121] [] [] [] [((2,6),(3,6))] [23124,23125,23126,23127] CONDITIONAL_S
Y_MEAS 23125 [(3,6)] HALF_D_PLUS_2 [23121] [] [] [] [] [23124,23125,23126,23127] CONDITIONAL_S
IDLE 23126 [(2,6)] HALF_D_PLUS_2 [23121] [] [] [] [] [23124,23125,23126,23127] CONDITIONAL_S
DISCARD 23127 [(3,6)] 0 [23121] [] [] [] [] [23124,23125,23126,23127] CONDITIONAL_S
INJECT_T 23128 [(0,4)] D [] [] [] [] [] [] none
MERGE 23129 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23136,23137,23138,23139] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23130 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23131 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23132 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23133 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23134 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23135 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23136 [(4,4),(5,4)] D [23129] [] [] [] [((4,4),(5,4))] [23136,23137,23138,23139] CONDITIONAL_S
Y_MEAS 23137 [(5,4)] HALF_D_PLUS_2 [23129] [] [] [] [] [23136,23137,23138,23139] CONDITIONAL_S
IDLE 23138 [(4,4)] HALF_D_PLUS_2 [23129] [] [] [] [] [23136,23137,23138,23139] CONDITIONAL_S
DISCARD 23139 [(5,4)] 0 [23129] [] [] [] [] [23136,23137,23138,23139] CONDITIONAL_S
INJECT_T 23140 [(0,6)] D [] [] [] [] [] [] none
MERGE 23141 [(1,6),(2,6),(0,6)] D [] [23144,23145,23146,23147] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23142 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23143 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23144 [(2,6),(3,6)] D [23141] [] [] [] [((2,6),(3,6))] [23144,23145,23146,23147] CONDITIONAL_S
Y_MEAS 23145 [(3,6)] HALF_D_PLUS_2 [23141] [] [] [] [] [23144,23145,23146,23147] CONDITIONAL_S
IDLE 23146 [(2,6)] HALF_D_PLUS_2 [23141] [] [] [] [] [23144,23145,23146,23147] CONDITIONAL_S
DISCARD 23147 [(3,6)] 0 [23141] [] [] [] [] [23144,23145,23146,23147] CONDITIONAL_S
INJECT_T 23148 [(0,4)] D [] [] [] [] [] [] none
MERGE 23149 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23156,23157,23158,23159] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23150 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23151 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23152 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23153 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23154 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23155 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23156 [(4,4),(5,4)] D [23149] [] [] [] [((4,4),(5,4))] [23156,23157,23158,23159] CONDITIONAL_S
Y_MEAS 23157 [(5,4)] HALF_D_PLUS_2 [23149] [] [] [] [] [23156,23157,23158,23159] CONDITIONAL_S
IDLE 23158 [(4,4)] HALF_D_PLUS_2 [23149] [] [] [] [] [23156,23157,23158,23159] CONDITIONAL_S
DISCARD 23159 [(5,4)] 0 [23149] [] [] [] [] [23156,23157,23158,23159] CONDITIONAL_S
INJECT_T 23160 [(0,6)] D [] [] [] [] [] [] none
MERGE 23161 [(1,6),(2,6),(0,6)] D [] [23164,23165,23166,23167] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23162 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23163 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23164 [(2,6),(3,6)] D [23161] [] [] [] [((2,6),(3,6))] [23164,23165,23166,23167] CONDITIONAL_S
Y_MEAS 23165 [(3,6)] HALF_D_PLUS_2 [23161] [] [] [] [] [23164,23165,23166,23167] CONDITIONAL_S
IDLE 23166 [(2,6)] HALF_D_PLUS_2 [23161] [] [] [] [] [23164,23165,23166,23167] CONDITIONAL_S
DISCARD 23167 [(3,6)] 0 [23161] [] [] [] [] [23164,23165,23166,23167] CONDITIONAL_S
INJECT_T 23168 [(0,4)] D [] [] [] [] [] [] none
MERGE 23169 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23176,23177,23178,23179] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23170 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23171 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23172 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23173 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23174 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23175 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23176 [(4,4),(5,4)] D [23169] [] [] [] [((4,4),(5,4))] [23176,23177,23178,23179] CONDITIONAL_S
Y_MEAS 23177 [(5,4)] HALF_D_PLUS_2 [23169] [] [] [] [] [23176,23177,23178,23179] CONDITIONAL_S
IDLE 23178 [(4,4)] HALF_D_PLUS_2 [23169] [] [] [] [] [23176,23177,23178,23179] CONDITIONAL_S
DISCARD 23179 [(5,4)] 0 [23169] [] [] [] [] [23176,23177,23178,23179] CONDITIONAL_S
MERGE 23180 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23180,23181,23182,23183] CONDITIONAL_S
Y_MEAS 23181 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23180,23181,23182,23183] CONDITIONAL_S
IDLE 23182 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23180,23181,23182,23183] CONDITIONAL_S
DISCARD 23183 [(3,6)] 0 [] [] [] [] [] [23180,23181,23182,23183] CONDITIONAL_S
INJECT_T 23184 [(0,6)] D [] [] [] [] [] [] none
MERGE 23185 [(1,6),(2,6),(0,6)] D [] [23196,23197,23198,23199] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23186 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23187 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 23188 [(0,4)] D [] [] [] [] [] [] none
MERGE 23189 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23200,23201,23202,23203] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23190 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23191 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23192 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23193 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23194 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23195 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23196 [(2,6),(3,6)] D [23185] [] [] [] [((2,6),(3,6))] [23196,23197,23198,23199] CONDITIONAL_S
Y_MEAS 23197 [(3,6)] HALF_D_PLUS_2 [23185] [] [] [] [] [23196,23197,23198,23199] CONDITIONAL_S
IDLE 23198 [(2,6)] HALF_D_PLUS_2 [23185] [] [] [] [] [23196,23197,23198,23199] CONDITIONAL_S
DISCARD 23199 [(3,6)] 0 [23185] [] [] [] [] [23196,23197,23198,23199] CONDITIONAL_S
MERGE 23200 [(4,4),(5,4)] D [23189] [] [] [] [((4,4),(5,4))] [23200,23201,23202,23203] CONDITIONAL_S
Y_MEAS 23201 [(5,4)] HALF_D_PLUS_2 [23189] [] [] [] [] [23200,23201,23202,23203] CONDITIONAL_S
IDLE 23202 [(4,4)] HALF_D_PLUS_2 [23189] [] [] [] [] [23200,23201,23202,23203] CONDITIONAL_S
DISCARD 23203 [(5,4)] 0 [23189] [] [] [] [] [23200,23201,23202,23203] CONDITIONAL_S
INJECT_T 23204 [(0,6)] D [] [] [] [] [] [] none
MERGE 23205 [(1,6),(2,6),(0,6)] D [] [23216,23217,23218,23219] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23206 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23207 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 23208 [(0,4)] D [] [] [] [] [] [] none
MERGE 23209 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23220,23221,23222,23223] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23210 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23211 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23212 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23213 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23214 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23215 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23216 [(2,6),(3,6)] D [23205] [] [] [] [((2,6),(3,6))] [23216,23217,23218,23219] CONDITIONAL_S
Y_MEAS 23217 [(3,6)] HALF_D_PLUS_2 [23205] [] [] [] [] [23216,23217,23218,23219] CONDITIONAL_S
IDLE 23218 [(2,6)] HALF_D_PLUS_2 [23205] [] [] [] [] [23216,23217,23218,23219] CONDITIONAL_S
DISCARD 23219 [(3,6)] 0 [23205] [] [] [] [] [23216,23217,23218,23219] CONDITIONAL_S
MERGE 23220 [(4,4),(5,4)] D [23209] [] [] [] [((4,4),(5,4))] [23220,23221,23222,23223] CONDITIONAL_S
Y_MEAS 23221 [(5,4)] HALF_D_PLUS_2 [23209] [] [] [] [] [23220,23221,23222,23223] CONDITIONAL_S
IDLE 23222 [(4,4)] HALF_D_PLUS_2 [23209] [] [] [] [] [23220,23221,23222,23223] CONDITIONAL_S
DISCARD 23223 [(5,4)] 0 [23209] [] [] [] [] [23220,23221,23222,23223] CONDITIONAL_S
INJECT_T 23224 [(0,6)] D [] [] [] [] [] [] none
MERGE 23225 [(1,6),(2,6),(0,6)] D [] [23236,23237,23238,23239] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23226 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23227 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 23228 [(0,4)] D [] [] [] [] [] [] none
MERGE 23229 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23240,23241,23242,23243] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23230 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23231 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23232 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23233 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23234 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23235 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23236 [(2,6),(3,6)] D [23225] [] [] [] [((2,6),(3,6))] [23236,23237,23238,23239] CONDITIONAL_S
Y_MEAS 23237 [(3,6)] HALF_D_PLUS_2 [23225] [] [] [] [] [23236,23237,23238,23239] CONDITIONAL_S
IDLE 23238 [(2,6)] HALF_D_PLUS_2 [23225] [] [] [] [] [23236,23237,23238,23239] CONDITIONAL_S
DISCARD 23239 [(3,6)] 0 [23225] [] [] [] [] [23236,23237,23238,23239] CONDITIONAL_S
MERGE 23240 [(4,4),(5,4)] D [23229] [] [] [] [((4,4),(5,4))] [23240,23241,23242,23243] CONDITIONAL_S
Y_MEAS 23241 [(5,4)] HALF_D_PLUS_2 [23229] [] [] [] [] [23240,23241,23242,23243] CONDITIONAL_S
IDLE 23242 [(4,4)] HALF_D_PLUS_2 [23229] [] [] [] [] [23240,23241,23242,23243] CONDITIONAL_S
DISCARD 23243 [(5,4)] 0 [23229] [] [] [] [] [23240,23241,23242,23243] CONDITIONAL_S
MERGE 23244 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23244,23245,23246,23247] CONDITIONAL_S
Y_MEAS 23245 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23244,23245,23246,23247] CONDITIONAL_S
IDLE 23246 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23244,23245,23246,23247] CONDITIONAL_S
DISCARD 23247 [(3,6)] 0 [] [] [] [] [] [23244,23245,23246,23247] CONDITIONAL_S
INJECT_T 23248 [(0,6)] D [] [] [] [] [] [] none
MERGE 23249 [(1,6),(2,6),(0,6)] D [] [23264,23265,23266,23267] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23250 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23251 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23252 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23252,23253,23254,23255] CONDITIONAL_S
Y_MEAS 23253 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23252,23253,23254,23255] CONDITIONAL_S
IDLE 23254 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23252,23253,23254,23255] CONDITIONAL_S
DISCARD 23255 [(5,4)] 0 [] [] [] [] [] [23252,23253,23254,23255] CONDITIONAL_S
INJECT_T 23256 [(0,4)] D [] [] [] [] [] [] none
MERGE 23257 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23268,23269,23270,23271] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23258 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23259 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23260 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23261 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23262 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23263 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23264 [(2,6),(3,6)] D [23249] [] [] [] [((2,6),(3,6))] [23264,23265,23266,23267] CONDITIONAL_S
Y_MEAS 23265 [(3,6)] HALF_D_PLUS_2 [23249] [] [] [] [] [23264,23265,23266,23267] CONDITIONAL_S
IDLE 23266 [(2,6)] HALF_D_PLUS_2 [23249] [] [] [] [] [23264,23265,23266,23267] CONDITIONAL_S
DISCARD 23267 [(3,6)] 0 [23249] [] [] [] [] [23264,23265,23266,23267] CONDITIONAL_S
MERGE 23268 [(4,4),(5,4)] D [23257] [] [] [] [((4,4),(5,4))] [23268,23269,23270,23271] CONDITIONAL_S
Y_MEAS 23269 [(5,4)] HALF_D_PLUS_2 [23257] [] [] [] [] [23268,23269,23270,23271] CONDITIONAL_S
IDLE 23270 [(4,4)] HALF_D_PLUS_2 [23257] [] [] [] [] [23268,23269,23270,23271] CONDITIONAL_S
DISCARD 23271 [(5,4)] 0 [23257] [] [] [] [] [23268,23269,23270,23271] CONDITIONAL_S
MERGE 23272 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23272,23273,23274,23275] CONDITIONAL_S
Y_MEAS 23273 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23272,23273,23274,23275] CONDITIONAL_S
IDLE 23274 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23272,23273,23274,23275] CONDITIONAL_S
DISCARD 23275 [(3,6)] 0 [] [] [] [] [] [23272,23273,23274,23275] CONDITIONAL_S
INJECT_T 23276 [(0,6)] D [] [] [] [] [] [] none
MERGE 23277 [(1,6),(2,6),(0,6)] D [] [23292,23293,23294,23295] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23278 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23279 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23280 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23280,23281,23282,23283] CONDITIONAL_S
Y_MEAS 23281 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23280,23281,23282,23283] CONDITIONAL_S
IDLE 23282 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23280,23281,23282,23283] CONDITIONAL_S
DISCARD 23283 [(5,4)] 0 [] [] [] [] [] [23280,23281,23282,23283] CONDITIONAL_S
INJECT_T 23284 [(0,4)] D [] [] [] [] [] [] none
MERGE 23285 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23296,23297,23298,23299] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23286 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23287 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23288 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23289 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23290 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23291 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23292 [(2,6),(3,6)] D [23277] [] [] [] [((2,6),(3,6))] [23292,23293,23294,23295] CONDITIONAL_S
Y_MEAS 23293 [(3,6)] HALF_D_PLUS_2 [23277] [] [] [] [] [23292,23293,23294,23295] CONDITIONAL_S
IDLE 23294 [(2,6)] HALF_D_PLUS_2 [23277] [] [] [] [] [23292,23293,23294,23295] CONDITIONAL_S
DISCARD 23295 [(3,6)] 0 [23277] [] [] [] [] [23292,23293,23294,23295] CONDITIONAL_S
MERGE 23296 [(4,4),(5,4)] D [23285] [] [] [] [((4,4),(5,4))] [23296,23297,23298,23299] CONDITIONAL_S
Y_MEAS 23297 [(5,4)] HALF_D_PLUS_2 [23285] [] [] [] [] [23296,23297,23298,23299] CONDITIONAL_S
IDLE 23298 [(4,4)] HALF_D_PLUS_2 [23285] [] [] [] [] [23296,23297,23298,23299] CONDITIONAL_S
DISCARD 23299 [(5,4)] 0 [23285] [] [] [] [] [23296,23297,23298,23299] CONDITIONAL_S
INJECT_T 23300 [(0,4)] D [] [] [] [] [] [] none
MERGE 23301 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23316,23317,23318,23319] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23302 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23303 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23304 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23305 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23306 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23307 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23308 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23308,23309,23310,23311] CONDITIONAL_S
Y_MEAS 23309 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23308,23309,23310,23311] CONDITIONAL_S
IDLE 23310 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23308,23309,23310,23311] CONDITIONAL_S
DISCARD 23311 [(3,6)] 0 [] [] [] [] [] [23308,23309,23310,23311] CONDITIONAL_S
INJECT_T 23312 [(0,6)] D [] [] [] [] [] [] none
MERGE 23313 [(1,6),(2,6),(0,6)] D [] [23320,23321,23322,23323] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23314 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23315 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23316 [(4,4),(5,4)] D [23301] [] [] [] [((4,4),(5,4))] [23316,23317,23318,23319] CONDITIONAL_S
Y_MEAS 23317 [(5,4)] HALF_D_PLUS_2 [23301] [] [] [] [] [23316,23317,23318,23319] CONDITIONAL_S
IDLE 23318 [(4,4)] HALF_D_PLUS_2 [23301] [] [] [] [] [23316,23317,23318,23319] CONDITIONAL_S
DISCARD 23319 [(5,4)] 0 [23301] [] [] [] [] [23316,23317,23318,23319] CONDITIONAL_S
MERGE 23320 [(2,6),(3,6)] D [23313] [] [] [] [((2,6),(3,6))] [23320,23321,23322,23323] CONDITIONAL_S
Y_MEAS 23321 [(3,6)] HALF_D_PLUS_2 [23313] [] [] [] [] [23320,23321,23322,23323] CONDITIONAL_S
IDLE 23322 [(2,6)] HALF_D_PLUS_2 [23313] [] [] [] [] [23320,23321,23322,23323] CONDITIONAL_S
DISCARD 23323 [(3,6)] 0 [23313] [] [] [] [] [23320,23321,23322,23323] CONDITIONAL_S
INJECT_T 23324 [(0,4)] D [] [] [] [] [] [] none
MERGE 23325 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23336,23337,23338,23339] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23326 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23327 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23328 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23329 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23330 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23331 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 23332 [(0,6)] D [] [] [] [] [] [] none
MERGE 23333 [(1,6),(2,6),(0,6)] D [] [23340,23341,23342,23343] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23334 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23335 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23336 [(4,4),(5,4)] D [23325] [] [] [] [((4,4),(5,4))] [23336,23337,23338,23339] CONDITIONAL_S
Y_MEAS 23337 [(5,4)] HALF_D_PLUS_2 [23325] [] [] [] [] [23336,23337,23338,23339] CONDITIONAL_S
IDLE 23338 [(4,4)] HALF_D_PLUS_2 [23325] [] [] [] [] [23336,23337,23338,23339] CONDITIONAL_S
DISCARD 23339 [(5,4)] 0 [23325] [] [] [] [] [23336,23337,23338,23339] CONDITIONAL_S
MERGE 23340 [(2,6),(3,6)] D [23333] [] [] [] [((2,6),(3,6))] [23340,23341,23342,23343] CONDITIONAL_S
Y_MEAS 23341 [(3,6)] HALF_D_PLUS_2 [23333] [] [] [] [] [23340,23341,23342,23343] CONDITIONAL_S
IDLE 23342 [(2,6)] HALF_D_PLUS_2 [23333] [] [] [] [] [23340,23341,23342,23343] CONDITIONAL_S
DISCARD 23343 [(3,6)] 0 [23333] [] [] [] [] [23340,23341,23342,23343] CONDITIONAL_S
INJECT_T 23344 [(0,6)] D [] [] [] [] [] [] none
MERGE 23345 [(1,6),(2,6),(0,6)] D [] [23360,23361,23362,23363] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23346 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23347 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23348 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23348,23349,23350,23351] CONDITIONAL_S
Y_MEAS 23349 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23348,23349,23350,23351] CONDITIONAL_S
IDLE 23350 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23348,23349,23350,23351] CONDITIONAL_S
DISCARD 23351 [(5,4)] 0 [] [] [] [] [] [23348,23349,23350,23351] CONDITIONAL_S
INJECT_T 23352 [(0,4)] D [] [] [] [] [] [] none
MERGE 23353 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23364,23365,23366,23367] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23354 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23355 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23356 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23357 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23358 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23359 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23360 [(2,6),(3,6)] D [23345] [] [] [] [((2,6),(3,6))] [23360,23361,23362,23363] CONDITIONAL_S
Y_MEAS 23361 [(3,6)] HALF_D_PLUS_2 [23345] [] [] [] [] [23360,23361,23362,23363] CONDITIONAL_S
IDLE 23362 [(2,6)] HALF_D_PLUS_2 [23345] [] [] [] [] [23360,23361,23362,23363] CONDITIONAL_S
DISCARD 23363 [(3,6)] 0 [23345] [] [] [] [] [23360,23361,23362,23363] CONDITIONAL_S
MERGE 23364 [(4,4),(5,4)] D [23353] [] [] [] [((4,4),(5,4))] [23364,23365,23366,23367] CONDITIONAL_S
Y_MEAS 23365 [(5,4)] HALF_D_PLUS_2 [23353] [] [] [] [] [23364,23365,23366,23367] CONDITIONAL_S
IDLE 23366 [(4,4)] HALF_D_PLUS_2 [23353] [] [] [] [] [23364,23365,23366,23367] CONDITIONAL_S
DISCARD 23367 [(5,4)] 0 [23353] [] [] [] [] [23364,23365,23366,23367] CONDITIONAL_S
INJECT_T 23368 [(0,6)] D [] [] [] [] [] [] none
MERGE 23369 [(1,6),(2,6),(0,6)] D [] [23380,23381,23382,23383] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23370 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23371 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 23372 [(0,4)] D [] [] [] [] [] [] none
MERGE 23373 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23384,23385,23386,23387] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23374 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23375 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23376 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23377 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23378 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23379 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23380 [(2,6),(3,6)] D [23369] [] [] [] [((2,6),(3,6))] [23380,23381,23382,23383] CONDITIONAL_S
Y_MEAS 23381 [(3,6)] HALF_D_PLUS_2 [23369] [] [] [] [] [23380,23381,23382,23383] CONDITIONAL_S
IDLE 23382 [(2,6)] HALF_D_PLUS_2 [23369] [] [] [] [] [23380,23381,23382,23383] CONDITIONAL_S
DISCARD 23383 [(3,6)] 0 [23369] [] [] [] [] [23380,23381,23382,23383] CONDITIONAL_S
MERGE 23384 [(4,4),(5,4)] D [23373] [] [] [] [((4,4),(5,4))] [23384,23385,23386,23387] CONDITIONAL_S
Y_MEAS 23385 [(5,4)] HALF_D_PLUS_2 [23373] [] [] [] [] [23384,23385,23386,23387] CONDITIONAL_S
IDLE 23386 [(4,4)] HALF_D_PLUS_2 [23373] [] [] [] [] [23384,23385,23386,23387] CONDITIONAL_S
DISCARD 23387 [(5,4)] 0 [23373] [] [] [] [] [23384,23385,23386,23387] CONDITIONAL_S
INJECT_T 23388 [(0,6)] D [] [] [] [] [] [] none
MERGE 23389 [(1,6),(2,6),(0,6)] D [] [23400,23401,23402,23403] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23390 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23391 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 23392 [(0,4)] D [] [] [] [] [] [] none
MERGE 23393 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23404,23405,23406,23407] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23394 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23395 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23396 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23397 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23398 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23399 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23400 [(2,6),(3,6)] D [23389] [] [] [] [((2,6),(3,6))] [23400,23401,23402,23403] CONDITIONAL_S
Y_MEAS 23401 [(3,6)] HALF_D_PLUS_2 [23389] [] [] [] [] [23400,23401,23402,23403] CONDITIONAL_S
IDLE 23402 [(2,6)] HALF_D_PLUS_2 [23389] [] [] [] [] [23400,23401,23402,23403] CONDITIONAL_S
DISCARD 23403 [(3,6)] 0 [23389] [] [] [] [] [23400,23401,23402,23403] CONDITIONAL_S
MERGE 23404 [(4,4),(5,4)] D [23393] [] [] [] [((4,4),(5,4))] [23404,23405,23406,23407] CONDITIONAL_S
Y_MEAS 23405 [(5,4)] HALF_D_PLUS_2 [23393] [] [] [] [] [23404,23405,23406,23407] CONDITIONAL_S
IDLE 23406 [(4,4)] HALF_D_PLUS_2 [23393] [] [] [] [] [23404,23405,23406,23407] CONDITIONAL_S
DISCARD 23407 [(5,4)] 0 [23393] [] [] [] [] [23404,23405,23406,23407] CONDITIONAL_S
INJECT_T 23408 [(0,6)] D [] [] [] [] [] [] none
MERGE 23409 [(1,6),(2,6),(0,6)] D [] [23420,23421,23422,23423] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23410 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23411 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 23412 [(0,4)] D [] [] [] [] [] [] none
MERGE 23413 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23424,23425,23426,23427] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23414 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23415 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23416 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23417 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23418 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23419 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23420 [(2,6),(3,6)] D [23409] [] [] [] [((2,6),(3,6))] [23420,23421,23422,23423] CONDITIONAL_S
Y_MEAS 23421 [(3,6)] HALF_D_PLUS_2 [23409] [] [] [] [] [23420,23421,23422,23423] CONDITIONAL_S
IDLE 23422 [(2,6)] HALF_D_PLUS_2 [23409] [] [] [] [] [23420,23421,23422,23423] CONDITIONAL_S
DISCARD 23423 [(3,6)] 0 [23409] [] [] [] [] [23420,23421,23422,23423] CONDITIONAL_S
MERGE 23424 [(4,4),(5,4)] D [23413] [] [] [] [((4,4),(5,4))] [23424,23425,23426,23427] CONDITIONAL_S
Y_MEAS 23425 [(5,4)] HALF_D_PLUS_2 [23413] [] [] [] [] [23424,23425,23426,23427] CONDITIONAL_S
IDLE 23426 [(4,4)] HALF_D_PLUS_2 [23413] [] [] [] [] [23424,23425,23426,23427] CONDITIONAL_S
DISCARD 23427 [(5,4)] 0 [23413] [] [] [] [] [23424,23425,23426,23427] CONDITIONAL_S
INJECT_T 23428 [(0,6)] D [] [] [] [] [] [] none
MERGE 23429 [(1,6),(2,6),(0,6)] D [] [23440,23441,23442,23443] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23430 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23431 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 23432 [(0,4)] D [] [] [] [] [] [] none
MERGE 23433 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23444,23445,23446,23447] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23434 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23435 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23436 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23437 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23438 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23439 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23440 [(2,6),(3,6)] D [23429] [] [] [] [((2,6),(3,6))] [23440,23441,23442,23443] CONDITIONAL_S
Y_MEAS 23441 [(3,6)] HALF_D_PLUS_2 [23429] [] [] [] [] [23440,23441,23442,23443] CONDITIONAL_S
IDLE 23442 [(2,6)] HALF_D_PLUS_2 [23429] [] [] [] [] [23440,23441,23442,23443] CONDITIONAL_S
DISCARD 23443 [(3,6)] 0 [23429] [] [] [] [] [23440,23441,23442,23443] CONDITIONAL_S
MERGE 23444 [(4,4),(5,4)] D [23433] [] [] [] [((4,4),(5,4))] [23444,23445,23446,23447] CONDITIONAL_S
Y_MEAS 23445 [(5,4)] HALF_D_PLUS_2 [23433] [] [] [] [] [23444,23445,23446,23447] CONDITIONAL_S
IDLE 23446 [(4,4)] HALF_D_PLUS_2 [23433] [] [] [] [] [23444,23445,23446,23447] CONDITIONAL_S
DISCARD 23447 [(5,4)] 0 [23433] [] [] [] [] [23444,23445,23446,23447] CONDITIONAL_S
INJECT_T 23448 [(0,6)] D [] [] [] [] [] [] none
MERGE 23449 [(1,6),(2,6),(0,6)] D [] [23460,23461,23462,23463] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23450 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23451 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 23452 [(0,4)] D [] [] [] [] [] [] none
MERGE 23453 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23464,23465,23466,23467] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23454 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23455 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23456 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23457 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23458 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23459 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23460 [(2,6),(3,6)] D [23449] [] [] [] [((2,6),(3,6))] [23460,23461,23462,23463] CONDITIONAL_S
Y_MEAS 23461 [(3,6)] HALF_D_PLUS_2 [23449] [] [] [] [] [23460,23461,23462,23463] CONDITIONAL_S
IDLE 23462 [(2,6)] HALF_D_PLUS_2 [23449] [] [] [] [] [23460,23461,23462,23463] CONDITIONAL_S
DISCARD 23463 [(3,6)] 0 [23449] [] [] [] [] [23460,23461,23462,23463] CONDITIONAL_S
MERGE 23464 [(4,4),(5,4)] D [23453] [] [] [] [((4,4),(5,4))] [23464,23465,23466,23467] CONDITIONAL_S
Y_MEAS 23465 [(5,4)] HALF_D_PLUS_2 [23453] [] [] [] [] [23464,23465,23466,23467] CONDITIONAL_S
IDLE 23466 [(4,4)] HALF_D_PLUS_2 [23453] [] [] [] [] [23464,23465,23466,23467] CONDITIONAL_S
DISCARD 23467 [(5,4)] 0 [23453] [] [] [] [] [23464,23465,23466,23467] CONDITIONAL_S
INJECT_T 23468 [(0,4)] D [] [] [] [] [] [] none
MERGE 23469 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23484,23485,23486,23487] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23470 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23471 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23472 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23473 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23474 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23475 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23476 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23476,23477,23478,23479] CONDITIONAL_S
Y_MEAS 23477 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23476,23477,23478,23479] CONDITIONAL_S
IDLE 23478 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23476,23477,23478,23479] CONDITIONAL_S
DISCARD 23479 [(3,6)] 0 [] [] [] [] [] [23476,23477,23478,23479] CONDITIONAL_S
INJECT_T 23480 [(0,6)] D [] [] [] [] [] [] none
MERGE 23481 [(1,6),(2,6),(0,6)] D [] [23488,23489,23490,23491] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23482 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23483 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23484 [(4,4),(5,4)] D [23469] [] [] [] [((4,4),(5,4))] [23484,23485,23486,23487] CONDITIONAL_S
Y_MEAS 23485 [(5,4)] HALF_D_PLUS_2 [23469] [] [] [] [] [23484,23485,23486,23487] CONDITIONAL_S
IDLE 23486 [(4,4)] HALF_D_PLUS_2 [23469] [] [] [] [] [23484,23485,23486,23487] CONDITIONAL_S
DISCARD 23487 [(5,4)] 0 [23469] [] [] [] [] [23484,23485,23486,23487] CONDITIONAL_S
MERGE 23488 [(2,6),(3,6)] D [23481] [] [] [] [((2,6),(3,6))] [23488,23489,23490,23491] CONDITIONAL_S
Y_MEAS 23489 [(3,6)] HALF_D_PLUS_2 [23481] [] [] [] [] [23488,23489,23490,23491] CONDITIONAL_S
IDLE 23490 [(2,6)] HALF_D_PLUS_2 [23481] [] [] [] [] [23488,23489,23490,23491] CONDITIONAL_S
DISCARD 23491 [(3,6)] 0 [23481] [] [] [] [] [23488,23489,23490,23491] CONDITIONAL_S
INJECT_T 23492 [(0,4)] D [] [] [] [] [] [] none
MERGE 23493 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23500,23501,23502,23503] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23494 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23495 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23496 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23497 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23498 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23499 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23500 [(4,4),(5,4)] D [23493] [] [] [] [((4,4),(5,4))] [23500,23501,23502,23503] CONDITIONAL_S
Y_MEAS 23501 [(5,4)] HALF_D_PLUS_2 [23493] [] [] [] [] [23500,23501,23502,23503] CONDITIONAL_S
IDLE 23502 [(4,4)] HALF_D_PLUS_2 [23493] [] [] [] [] [23500,23501,23502,23503] CONDITIONAL_S
DISCARD 23503 [(5,4)] 0 [23493] [] [] [] [] [23500,23501,23502,23503] CONDITIONAL_S
MERGE 23504 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23504,23505,23506,23507] CONDITIONAL_S
Y_MEAS 23505 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23504,23505,23506,23507] CONDITIONAL_S
IDLE 23506 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23504,23505,23506,23507] CONDITIONAL_S
DISCARD 23507 [(3,6)] 0 [] [] [] [] [] [23504,23505,23506,23507] CONDITIONAL_S
INJECT_T 23508 [(0,6)] D [] [] [] [] [] [] none
MERGE 23509 [(1,6),(2,6),(0,6)] D [] [23512,23513,23514,23515] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23510 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23511 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23512 [(2,6),(3,6)] D [23509] [] [] [] [((2,6),(3,6))] [23512,23513,23514,23515] CONDITIONAL_S
Y_MEAS 23513 [(3,6)] HALF_D_PLUS_2 [23509] [] [] [] [] [23512,23513,23514,23515] CONDITIONAL_S
IDLE 23514 [(2,6)] HALF_D_PLUS_2 [23509] [] [] [] [] [23512,23513,23514,23515] CONDITIONAL_S
DISCARD 23515 [(3,6)] 0 [23509] [] [] [] [] [23512,23513,23514,23515] CONDITIONAL_S
INJECT_T 23516 [(0,4)] D [] [] [] [] [] [] none
MERGE 23517 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23524,23525,23526,23527] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23518 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23519 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23520 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23521 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23522 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23523 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23524 [(4,4),(5,4)] D [23517] [] [] [] [((4,4),(5,4))] [23524,23525,23526,23527] CONDITIONAL_S
Y_MEAS 23525 [(5,4)] HALF_D_PLUS_2 [23517] [] [] [] [] [23524,23525,23526,23527] CONDITIONAL_S
IDLE 23526 [(4,4)] HALF_D_PLUS_2 [23517] [] [] [] [] [23524,23525,23526,23527] CONDITIONAL_S
DISCARD 23527 [(5,4)] 0 [23517] [] [] [] [] [23524,23525,23526,23527] CONDITIONAL_S
MERGE 23528 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23528,23529,23530,23531] CONDITIONAL_S
Y_MEAS 23529 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23528,23529,23530,23531] CONDITIONAL_S
IDLE 23530 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23528,23529,23530,23531] CONDITIONAL_S
DISCARD 23531 [(3,6)] 0 [] [] [] [] [] [23528,23529,23530,23531] CONDITIONAL_S
INJECT_T 23532 [(0,6)] D [] [] [] [] [] [] none
MERGE 23533 [(1,6),(2,6),(0,6)] D [] [23536,23537,23538,23539] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23534 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23535 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23536 [(2,6),(3,6)] D [23533] [] [] [] [((2,6),(3,6))] [23536,23537,23538,23539] CONDITIONAL_S
Y_MEAS 23537 [(3,6)] HALF_D_PLUS_2 [23533] [] [] [] [] [23536,23537,23538,23539] CONDITIONAL_S
IDLE 23538 [(2,6)] HALF_D_PLUS_2 [23533] [] [] [] [] [23536,23537,23538,23539] CONDITIONAL_S
DISCARD 23539 [(3,6)] 0 [23533] [] [] [] [] [23536,23537,23538,23539] CONDITIONAL_S
MERGE 23540 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23540,23541,23542,23543] CONDITIONAL_S
Y_MEAS 23541 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23540,23541,23542,23543] CONDITIONAL_S
IDLE 23542 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23540,23541,23542,23543] CONDITIONAL_S
DISCARD 23543 [(5,4)] 0 [] [] [] [] [] [23540,23541,23542,23543] CONDITIONAL_S
INJECT_T 23544 [(0,4)] D [] [] [] [] [] [] none
MERGE 23545 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23552,23553,23554,23555] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23546 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23547 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23548 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23549 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23550 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23551 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23552 [(4,4),(5,4)] D [23545] [] [] [] [((4,4),(5,4))] [23552,23553,23554,23555] CONDITIONAL_S
Y_MEAS 23553 [(5,4)] HALF_D_PLUS_2 [23545] [] [] [] [] [23552,23553,23554,23555] CONDITIONAL_S
IDLE 23554 [(4,4)] HALF_D_PLUS_2 [23545] [] [] [] [] [23552,23553,23554,23555] CONDITIONAL_S
DISCARD 23555 [(5,4)] 0 [23545] [] [] [] [] [23552,23553,23554,23555] CONDITIONAL_S
INJECT_T 23556 [(0,6)] D [] [] [] [] [] [] none
MERGE 23557 [(1,6),(2,6),(0,6)] D [] [23560,23561,23562,23563] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23558 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23559 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23560 [(2,6),(3,6)] D [23557] [] [] [] [((2,6),(3,6))] [23560,23561,23562,23563] CONDITIONAL_S
Y_MEAS 23561 [(3,6)] HALF_D_PLUS_2 [23557] [] [] [] [] [23560,23561,23562,23563] CONDITIONAL_S
IDLE 23562 [(2,6)] HALF_D_PLUS_2 [23557] [] [] [] [] [23560,23561,23562,23563] CONDITIONAL_S
DISCARD 23563 [(3,6)] 0 [23557] [] [] [] [] [23560,23561,23562,23563] CONDITIONAL_S
MERGE 23564 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23564,23565,23566,23567] CONDITIONAL_S
Y_MEAS 23565 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23564,23565,23566,23567] CONDITIONAL_S
IDLE 23566 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23564,23565,23566,23567] CONDITIONAL_S
DISCARD 23567 [(5,4)] 0 [] [] [] [] [] [23564,23565,23566,23567] CONDITIONAL_S
INJECT_T 23568 [(0,4)] D [] [] [] [] [] [] none
MERGE 23569 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23580,23581,23582,23583] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23570 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23571 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23572 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23573 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23574 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23575 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 23576 [(0,6)] D [] [] [] [] [] [] none
MERGE 23577 [(1,6),(2,6),(0,6)] D [] [23584,23585,23586,23587] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23578 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23580 [(4,4),(5,4)] D [23569] [] [] [] [((4,4),(5,4))] [23580,23581,23582,23583] CONDITIONAL_S
Y_MEAS 23581 [(5,4)] HALF_D_PLUS_2 [23569] [] [] [] [] [23580,23581,23582,23583] CONDITIONAL_S
IDLE 23582 [(4,4)] HALF_D_PLUS_2 [23569] [] [] [] [] [23580,23581,23582,23583] CONDITIONAL_S
DISCARD 23583 [(5,4)] 0 [23569] [] [] [] [] [23580,23581,23582,23583] CONDITIONAL_S
MERGE 23584 [(2,6),(3,6)] D [23577] [] [] [] [((2,6),(3,6))] [23584,23585,23586,23587] CONDITIONAL_S
Y_MEAS 23585 [(3,6)] HALF_D_PLUS_2 [23577] [] [] [] [] [23584,23585,23586,23587] CONDITIONAL_S
IDLE 23586 [(2,6)] HALF_D_PLUS_2 [23577] [] [] [] [] [23584,23585,23586,23587] CONDITIONAL_S
DISCARD 23587 [(3,6)] 0 [23577] [] [] [] [] [23584,23585,23586,23587] CONDITIONAL_S
INJECT_T 23588 [(0,4)] D [] [] [] [] [] [] none
MERGE 23589 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23600,23601,23602,23603] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23590 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23591 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23592 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23593 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23594 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23595 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 23596 [(0,6)] D [] [] [] [] [] [] none
MERGE 23597 [(1,6),(2,6),(0,6)] D [] [23604,23605,23606,23607] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23598 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23599 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23600 [(4,4),(5,4)] D [23589] [] [] [] [((4,4),(5,4))] [23600,23601,23602,23603] CONDITIONAL_S
Y_MEAS 23601 [(5,4)] HALF_D_PLUS_2 [23589] [] [] [] [] [23600,23601,23602,23603] CONDITIONAL_S
IDLE 23602 [(4,4)] HALF_D_PLUS_2 [23589] [] [] [] [] [23600,23601,23602,23603] CONDITIONAL_S
DISCARD 23603 [(5,4)] 0 [23589] [] [] [] [] [23600,23601,23602,23603] CONDITIONAL_S
MERGE 23604 [(2,6),(3,6)] D [23597] [] [] [] [((2,6),(3,6))] [23604,23605,23606,23607] CONDITIONAL_S
Y_MEAS 23605 [(3,6)] HALF_D_PLUS_2 [23597] [] [] [] [] [23604,23605,23606,23607] CONDITIONAL_S
IDLE 23606 [(2,6)] HALF_D_PLUS_2 [23597] [] [] [] [] [23604,23605,23606,23607] CONDITIONAL_S
DISCARD 23607 [(3,6)] 0 [23597] [] [] [] [] [23604,23605,23606,23607] CONDITIONAL_S
INJECT_T 23608 [(0,6)] D [] [] [] [] [] [] none
MERGE 23609 [(1,6),(2,6),(0,6)] D [] [23624,23625,23626,23627] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23610 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23611 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23612 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23612,23613,23614,23615] CONDITIONAL_S
Y_MEAS 23613 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23612,23613,23614,23615] CONDITIONAL_S
IDLE 23614 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23612,23613,23614,23615] CONDITIONAL_S
DISCARD 23615 [(5,4)] 0 [] [] [] [] [] [23612,23613,23614,23615] CONDITIONAL_S
INJECT_T 23616 [(0,4)] D [] [] [] [] [] [] none
MERGE 23617 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23628,23629,23630,23631] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23618 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23619 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23620 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23621 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23622 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23623 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23624 [(2,6),(3,6)] D [23609] [] [] [] [((2,6),(3,6))] [23624,23625,23626,23627] CONDITIONAL_S
Y_MEAS 23625 [(3,6)] HALF_D_PLUS_2 [23609] [] [] [] [] [23624,23625,23626,23627] CONDITIONAL_S
IDLE 23626 [(2,6)] HALF_D_PLUS_2 [23609] [] [] [] [] [23624,23625,23626,23627] CONDITIONAL_S
DISCARD 23627 [(3,6)] 0 [23609] [] [] [] [] [23624,23625,23626,23627] CONDITIONAL_S
MERGE 23628 [(4,4),(5,4)] D [23617] [] [] [] [((4,4),(5,4))] [23628,23629,23630,23631] CONDITIONAL_S
Y_MEAS 23629 [(5,4)] HALF_D_PLUS_2 [23617] [] [] [] [] [23628,23629,23630,23631] CONDITIONAL_S
IDLE 23630 [(4,4)] HALF_D_PLUS_2 [23617] [] [] [] [] [23628,23629,23630,23631] CONDITIONAL_S
DISCARD 23631 [(5,4)] 0 [23617] [] [] [] [] [23628,23629,23630,23631] CONDITIONAL_S
INJECT_T 23632 [(0,6)] D [] [] [] [] [] [] none
MERGE 23633 [(1,6),(2,6),(0,6)] D [] [23636,23637,23638,23639] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23634 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23635 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23636 [(2,6),(3,6)] D [23633] [] [] [] [((2,6),(3,6))] [23636,23637,23638,23639] CONDITIONAL_S
Y_MEAS 23637 [(3,6)] HALF_D_PLUS_2 [23633] [] [] [] [] [23636,23637,23638,23639] CONDITIONAL_S
IDLE 23638 [(2,6)] HALF_D_PLUS_2 [23633] [] [] [] [] [23636,23637,23638,23639] CONDITIONAL_S
DISCARD 23639 [(3,6)] 0 [23633] [] [] [] [] [23636,23637,23638,23639] CONDITIONAL_S
MERGE 23640 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23640,23641,23642,23643] CONDITIONAL_S
Y_MEAS 23641 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23640,23641,23642,23643] CONDITIONAL_S
IDLE 23642 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23640,23641,23642,23643] CONDITIONAL_S
DISCARD 23643 [(5,4)] 0 [] [] [] [] [] [23640,23641,23642,23643] CONDITIONAL_S
INJECT_T 23644 [(0,4)] D [] [] [] [] [] [] none
MERGE 23645 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23652,23653,23654,23655] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23646 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23647 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23648 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23649 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23650 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23651 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23652 [(4,4),(5,4)] D [23645] [] [] [] [((4,4),(5,4))] [23652,23653,23654,23655] CONDITIONAL_S
Y_MEAS 23653 [(5,4)] HALF_D_PLUS_2 [23645] [] [] [] [] [23652,23653,23654,23655] CONDITIONAL_S
IDLE 23654 [(4,4)] HALF_D_PLUS_2 [23645] [] [] [] [] [23652,23653,23654,23655] CONDITIONAL_S
DISCARD 23655 [(5,4)] 0 [23645] [] [] [] [] [23652,23653,23654,23655] CONDITIONAL_S
INJECT_T 23656 [(0,6)] D [] [] [] [] [] [] none
MERGE 23657 [(1,6),(2,6),(0,6)] D [] [23660,23661,23662,23663] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23658 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23659 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23660 [(2,6),(3,6)] D [23657] [] [] [] [((2,6),(3,6))] [23660,23661,23662,23663] CONDITIONAL_S
Y_MEAS 23661 [(3,6)] HALF_D_PLUS_2 [23657] [] [] [] [] [23660,23661,23662,23663] CONDITIONAL_S
IDLE 23662 [(2,6)] HALF_D_PLUS_2 [23657] [] [] [] [] [23660,23661,23662,23663] CONDITIONAL_S
DISCARD 23663 [(3,6)] 0 [23657] [] [] [] [] [23660,23661,23662,23663] CONDITIONAL_S
MERGE 23664 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23664,23665,23666,23667] CONDITIONAL_S
Y_MEAS 23665 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23664,23665,23666,23667] CONDITIONAL_S
IDLE 23666 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23664,23665,23666,23667] CONDITIONAL_S
DISCARD 23667 [(5,4)] 0 [] [] [] [] [] [23664,23665,23666,23667] CONDITIONAL_S
INJECT_T 23668 [(0,4)] D [] [] [] [] [] [] none
MERGE 23669 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23676,23677,23678,23679] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23670 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23671 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23672 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23673 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23674 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23675 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23676 [(4,4),(5,4)] D [23669] [] [] [] [((4,4),(5,4))] [23676,23677,23678,23679] CONDITIONAL_S
Y_MEAS 23677 [(5,4)] HALF_D_PLUS_2 [23669] [] [] [] [] [23676,23677,23678,23679] CONDITIONAL_S
IDLE 23678 [(4,4)] HALF_D_PLUS_2 [23669] [] [] [] [] [23676,23677,23678,23679] CONDITIONAL_S
DISCARD 23679 [(5,4)] 0 [23669] [] [] [] [] [23676,23677,23678,23679] CONDITIONAL_S
MERGE 23680 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23680,23681,23682,23683] CONDITIONAL_S
Y_MEAS 23681 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23680,23681,23682,23683] CONDITIONAL_S
IDLE 23682 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23680,23681,23682,23683] CONDITIONAL_S
DISCARD 23683 [(3,6)] 0 [] [] [] [] [] [23680,23681,23682,23683] CONDITIONAL_S
INJECT_T 23684 [(0,6)] D [] [] [] [] [] [] none
MERGE 23685 [(1,6),(2,6),(0,6)] D [] [23688,23689,23690,23691] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23686 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23687 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23688 [(2,6),(3,6)] D [23685] [] [] [] [((2,6),(3,6))] [23688,23689,23690,23691] CONDITIONAL_S
Y_MEAS 23689 [(3,6)] HALF_D_PLUS_2 [23685] [] [] [] [] [23688,23689,23690,23691] CONDITIONAL_S
IDLE 23690 [(2,6)] HALF_D_PLUS_2 [23685] [] [] [] [] [23688,23689,23690,23691] CONDITIONAL_S
DISCARD 23691 [(3,6)] 0 [23685] [] [] [] [] [23688,23689,23690,23691] CONDITIONAL_S
MERGE 23692 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23692,23693,23694,23695] CONDITIONAL_S
Y_MEAS 23693 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23692,23693,23694,23695] CONDITIONAL_S
IDLE 23694 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23692,23693,23694,23695] CONDITIONAL_S
DISCARD 23695 [(5,4)] 0 [] [] [] [] [] [23692,23693,23694,23695] CONDITIONAL_S
INJECT_T 23696 [(0,4)] D [] [] [] [] [] [] none
MERGE 23697 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23704,23705,23706,23707] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23698 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23699 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23700 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23701 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23702 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23703 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23704 [(4,4),(5,4)] D [23697] [] [] [] [((4,4),(5,4))] [23704,23705,23706,23707] CONDITIONAL_S
Y_MEAS 23705 [(5,4)] HALF_D_PLUS_2 [23697] [] [] [] [] [23704,23705,23706,23707] CONDITIONAL_S
IDLE 23706 [(4,4)] HALF_D_PLUS_2 [23697] [] [] [] [] [23704,23705,23706,23707] CONDITIONAL_S
DISCARD 23707 [(5,4)] 0 [23697] [] [] [] [] [23704,23705,23706,23707] CONDITIONAL_S
MERGE 23708 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23708,23709,23710,23711] CONDITIONAL_S
Y_MEAS 23709 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23708,23709,23710,23711] CONDITIONAL_S
IDLE 23710 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23708,23709,23710,23711] CONDITIONAL_S
DISCARD 23711 [(3,6)] 0 [] [] [] [] [] [23708,23709,23710,23711] CONDITIONAL_S
INJECT_T 23712 [(0,6)] D [] [] [] [] [] [] none
MERGE 23713 [(1,6),(2,6),(0,6)] D [] [23716,23717,23718,23719] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23714 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23715 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23716 [(2,6),(3,6)] D [23713] [] [] [] [((2,6),(3,6))] [23716,23717,23718,23719] CONDITIONAL_S
Y_MEAS 23717 [(3,6)] HALF_D_PLUS_2 [23713] [] [] [] [] [23716,23717,23718,23719] CONDITIONAL_S
IDLE 23718 [(2,6)] HALF_D_PLUS_2 [23713] [] [] [] [] [23716,23717,23718,23719] CONDITIONAL_S
DISCARD 23719 [(3,6)] 0 [23713] [] [] [] [] [23716,23717,23718,23719] CONDITIONAL_S
INJECT_T 23720 [(0,4)] D [] [] [] [] [] [] none
MERGE 23721 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23728,23729,23730,23731] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23722 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23723 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23724 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23725 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23726 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23727 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23728 [(4,4),(5,4)] D [23721] [] [] [] [((4,4),(5,4))] [23728,23729,23730,23731] CONDITIONAL_S
Y_MEAS 23729 [(5,4)] HALF_D_PLUS_2 [23721] [] [] [] [] [23728,23729,23730,23731] CONDITIONAL_S
IDLE 23730 [(4,4)] HALF_D_PLUS_2 [23721] [] [] [] [] [23728,23729,23730,23731] CONDITIONAL_S
DISCARD 23731 [(5,4)] 0 [23721] [] [] [] [] [23728,23729,23730,23731] CONDITIONAL_S
INJECT_T 23732 [(0,6)] D [] [] [] [] [] [] none
MERGE 23733 [(1,6),(2,6),(0,6)] D [] [23736,23737,23738,23739] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23734 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23735 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23736 [(2,6),(3,6)] D [23733] [] [] [] [((2,6),(3,6))] [23736,23737,23738,23739] CONDITIONAL_S
Y_MEAS 23737 [(3,6)] HALF_D_PLUS_2 [23733] [] [] [] [] [23736,23737,23738,23739] CONDITIONAL_S
IDLE 23738 [(2,6)] HALF_D_PLUS_2 [23733] [] [] [] [] [23736,23737,23738,23739] CONDITIONAL_S
DISCARD 23739 [(3,6)] 0 [23733] [] [] [] [] [23736,23737,23738,23739] CONDITIONAL_S
MERGE 23740 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23740,23741,23742,23743] CONDITIONAL_S
Y_MEAS 23741 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23740,23741,23742,23743] CONDITIONAL_S
IDLE 23742 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23740,23741,23742,23743] CONDITIONAL_S
DISCARD 23743 [(5,4)] 0 [] [] [] [] [] [23740,23741,23742,23743] CONDITIONAL_S
INJECT_T 23744 [(0,4)] D [] [] [] [] [] [] none
MERGE 23745 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23756,23757,23758,23759] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23746 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23747 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23748 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23749 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23750 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23751 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 23752 [(0,6)] D [] [] [] [] [] [] none
MERGE 23753 [(1,6),(2,6),(0,6)] D [] [23760,23761,23762,23763] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23754 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23755 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23756 [(4,4),(5,4)] D [23745] [] [] [] [((4,4),(5,4))] [23756,23757,23758,23759] CONDITIONAL_S
Y_MEAS 23757 [(5,4)] HALF_D_PLUS_2 [23745] [] [] [] [] [23756,23757,23758,23759] CONDITIONAL_S
IDLE 23758 [(4,4)] HALF_D_PLUS_2 [23745] [] [] [] [] [23756,23757,23758,23759] CONDITIONAL_S
DISCARD 23759 [(5,4)] 0 [23745] [] [] [] [] [23756,23757,23758,23759] CONDITIONAL_S
MERGE 23760 [(2,6),(3,6)] D [23753] [] [] [] [((2,6),(3,6))] [23760,23761,23762,23763] CONDITIONAL_S
Y_MEAS 23761 [(3,6)] HALF_D_PLUS_2 [23753] [] [] [] [] [23760,23761,23762,23763] CONDITIONAL_S
IDLE 23762 [(2,6)] HALF_D_PLUS_2 [23753] [] [] [] [] [23760,23761,23762,23763] CONDITIONAL_S
DISCARD 23763 [(3,6)] 0 [23753] [] [] [] [] [23760,23761,23762,23763] CONDITIONAL_S
INJECT_T 23764 [(0,4)] D [] [] [] [] [] [] none
MERGE 23765 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23772,23773,23774,23775] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23766 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23767 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23768 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23769 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23770 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23771 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23772 [(4,4),(5,4)] D [23765] [] [] [] [((4,4),(5,4))] [23772,23773,23774,23775] CONDITIONAL_S
Y_MEAS 23773 [(5,4)] HALF_D_PLUS_2 [23765] [] [] [] [] [23772,23773,23774,23775] CONDITIONAL_S
IDLE 23774 [(4,4)] HALF_D_PLUS_2 [23765] [] [] [] [] [23772,23773,23774,23775] CONDITIONAL_S
DISCARD 23775 [(5,4)] 0 [23765] [] [] [] [] [23772,23773,23774,23775] CONDITIONAL_S
MERGE 23776 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23776,23777,23778,23779] CONDITIONAL_S
Y_MEAS 23777 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23776,23777,23778,23779] CONDITIONAL_S
IDLE 23778 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23776,23777,23778,23779] CONDITIONAL_S
DISCARD 23779 [(3,6)] 0 [] [] [] [] [] [23776,23777,23778,23779] CONDITIONAL_S
INJECT_T 23780 [(0,6)] D [] [] [] [] [] [] none
MERGE 23781 [(1,6),(2,6),(0,6)] D [] [23784,23785,23786,23787] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23782 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23783 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23784 [(2,6),(3,6)] D [23781] [] [] [] [((2,6),(3,6))] [23784,23785,23786,23787] CONDITIONAL_S
Y_MEAS 23785 [(3,6)] HALF_D_PLUS_2 [23781] [] [] [] [] [23784,23785,23786,23787] CONDITIONAL_S
IDLE 23786 [(2,6)] HALF_D_PLUS_2 [23781] [] [] [] [] [23784,23785,23786,23787] CONDITIONAL_S
DISCARD 23787 [(3,6)] 0 [23781] [] [] [] [] [23784,23785,23786,23787] CONDITIONAL_S
MERGE 23788 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23788,23789,23790,23791] CONDITIONAL_S
Y_MEAS 23789 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23788,23789,23790,23791] CONDITIONAL_S
IDLE 23790 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23788,23789,23790,23791] CONDITIONAL_S
DISCARD 23791 [(5,4)] 0 [] [] [] [] [] [23788,23789,23790,23791] CONDITIONAL_S
INJECT_T 23792 [(0,4)] D [] [] [] [] [] [] none
MERGE 23793 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23800,23801,23802,23803] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23795 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23796 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23797 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23799 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23800 [(4,4),(5,4)] D [23793] [] [] [] [((4,4),(5,4))] [23800,23801,23802,23803] CONDITIONAL_S
Y_MEAS 23801 [(5,4)] HALF_D_PLUS_2 [23793] [] [] [] [] [23800,23801,23802,23803] CONDITIONAL_S
IDLE 23802 [(4,4)] HALF_D_PLUS_2 [23793] [] [] [] [] [23800,23801,23802,23803] CONDITIONAL_S
DISCARD 23803 [(5,4)] 0 [23793] [] [] [] [] [23800,23801,23802,23803] CONDITIONAL_S
MERGE 23804 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23804,23805,23806,23807] CONDITIONAL_S
Y_MEAS 23805 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23804,23805,23806,23807] CONDITIONAL_S
IDLE 23806 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23804,23805,23806,23807] CONDITIONAL_S
DISCARD 23807 [(3,6)] 0 [] [] [] [] [] [23804,23805,23806,23807] CONDITIONAL_S
INJECT_T 23808 [(0,6)] D [] [] [] [] [] [] none
MERGE 23809 [(1,6),(2,6),(0,6)] D [] [23812,23813,23814,23815] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23810 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23811 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23812 [(2,6),(3,6)] D [23809] [] [] [] [((2,6),(3,6))] [23812,23813,23814,23815] CONDITIONAL_S
Y_MEAS 23813 [(3,6)] HALF_D_PLUS_2 [23809] [] [] [] [] [23812,23813,23814,23815] CONDITIONAL_S
IDLE 23814 [(2,6)] HALF_D_PLUS_2 [23809] [] [] [] [] [23812,23813,23814,23815] CONDITIONAL_S
DISCARD 23815 [(3,6)] 0 [23809] [] [] [] [] [23812,23813,23814,23815] CONDITIONAL_S
MERGE 23816 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23816,23817,23818,23819] CONDITIONAL_S
Y_MEAS 23817 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23816,23817,23818,23819] CONDITIONAL_S
IDLE 23818 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23816,23817,23818,23819] CONDITIONAL_S
DISCARD 23819 [(5,4)] 0 [] [] [] [] [] [23816,23817,23818,23819] CONDITIONAL_S
INJECT_T 23820 [(0,4)] D [] [] [] [] [] [] none
MERGE 23821 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23828,23829,23830,23831] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23822 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23823 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23824 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23825 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23826 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23827 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23828 [(4,4),(5,4)] D [23821] [] [] [] [((4,4),(5,4))] [23828,23829,23830,23831] CONDITIONAL_S
Y_MEAS 23829 [(5,4)] HALF_D_PLUS_2 [23821] [] [] [] [] [23828,23829,23830,23831] CONDITIONAL_S
IDLE 23830 [(4,4)] HALF_D_PLUS_2 [23821] [] [] [] [] [23828,23829,23830,23831] CONDITIONAL_S
DISCARD 23831 [(5,4)] 0 [23821] [] [] [] [] [23828,23829,23830,23831] CONDITIONAL_S
MERGE 23832 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23832,23833,23834,23835] CONDITIONAL_S
Y_MEAS 23833 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23832,23833,23834,23835] CONDITIONAL_S
IDLE 23834 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23832,23833,23834,23835] CONDITIONAL_S
DISCARD 23835 [(3,6)] 0 [] [] [] [] [] [23832,23833,23834,23835] CONDITIONAL_S
INJECT_T 23836 [(0,6)] D [] [] [] [] [] [] none
MERGE 23837 [(1,6),(2,6),(0,6)] D [] [23840,23841,23842,23843] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23838 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23839 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23840 [(2,6),(3,6)] D [23837] [] [] [] [((2,6),(3,6))] [23840,23841,23842,23843] CONDITIONAL_S
Y_MEAS 23841 [(3,6)] HALF_D_PLUS_2 [23837] [] [] [] [] [23840,23841,23842,23843] CONDITIONAL_S
IDLE 23842 [(2,6)] HALF_D_PLUS_2 [23837] [] [] [] [] [23840,23841,23842,23843] CONDITIONAL_S
DISCARD 23843 [(3,6)] 0 [23837] [] [] [] [] [23840,23841,23842,23843] CONDITIONAL_S
INJECT_T 23844 [(0,4)] D [] [] [] [] [] [] none
MERGE 23845 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23852,23853,23854,23855] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23846 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23847 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23848 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23849 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23850 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23851 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23852 [(4,4),(5,4)] D [23845] [] [] [] [((4,4),(5,4))] [23852,23853,23854,23855] CONDITIONAL_S
Y_MEAS 23853 [(5,4)] HALF_D_PLUS_2 [23845] [] [] [] [] [23852,23853,23854,23855] CONDITIONAL_S
IDLE 23854 [(4,4)] HALF_D_PLUS_2 [23845] [] [] [] [] [23852,23853,23854,23855] CONDITIONAL_S
DISCARD 23855 [(5,4)] 0 [23845] [] [] [] [] [23852,23853,23854,23855] CONDITIONAL_S
MERGE 23856 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23856,23857,23858,23859] CONDITIONAL_S
Y_MEAS 23857 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23856,23857,23858,23859] CONDITIONAL_S
IDLE 23858 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23856,23857,23858,23859] CONDITIONAL_S
DISCARD 23859 [(3,6)] 0 [] [] [] [] [] [23856,23857,23858,23859] CONDITIONAL_S
INJECT_T 23860 [(0,6)] D [] [] [] [] [] [] none
MERGE 23861 [(1,6),(2,6),(0,6)] D [] [23864,23865,23866,23867] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23862 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23864 [(2,6),(3,6)] D [23861] [] [] [] [((2,6),(3,6))] [23864,23865,23866,23867] CONDITIONAL_S
Y_MEAS 23865 [(3,6)] HALF_D_PLUS_2 [23861] [] [] [] [] [23864,23865,23866,23867] CONDITIONAL_S
IDLE 23866 [(2,6)] HALF_D_PLUS_2 [23861] [] [] [] [] [23864,23865,23866,23867] CONDITIONAL_S
DISCARD 23867 [(3,6)] 0 [23861] [] [] [] [] [23864,23865,23866,23867] CONDITIONAL_S
MERGE 23868 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23868,23869,23870,23871] CONDITIONAL_S
Y_MEAS 23869 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23868,23869,23870,23871] CONDITIONAL_S
IDLE 23870 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23868,23869,23870,23871] CONDITIONAL_S
DISCARD 23871 [(5,4)] 0 [] [] [] [] [] [23868,23869,23870,23871] CONDITIONAL_S
INJECT_T 23872 [(0,4)] D [] [] [] [] [] [] none
MERGE 23873 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23880,23881,23882,23883] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23874 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23878 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23879 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23880 [(4,4),(5,4)] D [23873] [] [] [] [((4,4),(5,4))] [23880,23881,23882,23883] CONDITIONAL_S
Y_MEAS 23881 [(5,4)] HALF_D_PLUS_2 [23873] [] [] [] [] [23880,23881,23882,23883] CONDITIONAL_S
IDLE 23882 [(4,4)] HALF_D_PLUS_2 [23873] [] [] [] [] [23880,23881,23882,23883] CONDITIONAL_S
DISCARD 23883 [(5,4)] 0 [23873] [] [] [] [] [23880,23881,23882,23883] CONDITIONAL_S
MERGE 23884 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23884,23885,23886,23887] CONDITIONAL_S
Y_MEAS 23885 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23884,23885,23886,23887] CONDITIONAL_S
IDLE 23886 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23884,23885,23886,23887] CONDITIONAL_S
DISCARD 23887 [(3,6)] 0 [] [] [] [] [] [23884,23885,23886,23887] CONDITIONAL_S
INJECT_T 23888 [(0,6)] D [] [] [] [] [] [] none
MERGE 23889 [(1,6),(2,6),(0,6)] D [] [23900,23901,23902,23903] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23890 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23891 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 23892 [(0,4)] D [] [] [] [] [] [] none
MERGE 23893 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23904,23905,23906,23907] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23894 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23895 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23896 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23897 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23898 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23899 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23900 [(2,6),(3,6)] D [23889] [] [] [] [((2,6),(3,6))] [23900,23901,23902,23903] CONDITIONAL_S
Y_MEAS 23901 [(3,6)] HALF_D_PLUS_2 [23889] [] [] [] [] [23900,23901,23902,23903] CONDITIONAL_S
IDLE 23902 [(2,6)] HALF_D_PLUS_2 [23889] [] [] [] [] [23900,23901,23902,23903] CONDITIONAL_S
DISCARD 23903 [(3,6)] 0 [23889] [] [] [] [] [23900,23901,23902,23903] CONDITIONAL_S
MERGE 23904 [(4,4),(5,4)] D [23893] [] [] [] [((4,4),(5,4))] [23904,23905,23906,23907] CONDITIONAL_S
Y_MEAS 23905 [(5,4)] HALF_D_PLUS_2 [23893] [] [] [] [] [23904,23905,23906,23907] CONDITIONAL_S
IDLE 23906 [(4,4)] HALF_D_PLUS_2 [23893] [] [] [] [] [23904,23905,23906,23907] CONDITIONAL_S
DISCARD 23907 [(5,4)] 0 [23893] [] [] [] [] [23904,23905,23906,23907] CONDITIONAL_S
INJECT_T 23908 [(0,6)] D [] [] [] [] [] [] none
MERGE 23909 [(1,6),(2,6),(0,6)] D [] [23912,23913,23914,23915] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23910 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23911 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23912 [(2,6),(3,6)] D [23909] [] [] [] [((2,6),(3,6))] [23912,23913,23914,23915] CONDITIONAL_S
Y_MEAS 23913 [(3,6)] HALF_D_PLUS_2 [23909] [] [] [] [] [23912,23913,23914,23915] CONDITIONAL_S
IDLE 23914 [(2,6)] HALF_D_PLUS_2 [23909] [] [] [] [] [23912,23913,23914,23915] CONDITIONAL_S
DISCARD 23915 [(3,6)] 0 [23909] [] [] [] [] [23912,23913,23914,23915] CONDITIONAL_S
MERGE 23916 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23916,23917,23918,23919] CONDITIONAL_S
Y_MEAS 23917 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23916,23917,23918,23919] CONDITIONAL_S
IDLE 23918 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23916,23917,23918,23919] CONDITIONAL_S
DISCARD 23919 [(5,4)] 0 [] [] [] [] [] [23916,23917,23918,23919] CONDITIONAL_S
INJECT_T 23920 [(0,4)] D [] [] [] [] [] [] none
MERGE 23921 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23928,23929,23930,23931] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23922 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23923 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23924 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23925 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23926 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23927 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23928 [(4,4),(5,4)] D [23921] [] [] [] [((4,4),(5,4))] [23928,23929,23930,23931] CONDITIONAL_S
Y_MEAS 23929 [(5,4)] HALF_D_PLUS_2 [23921] [] [] [] [] [23928,23929,23930,23931] CONDITIONAL_S
IDLE 23930 [(4,4)] HALF_D_PLUS_2 [23921] [] [] [] [] [23928,23929,23930,23931] CONDITIONAL_S
DISCARD 23931 [(5,4)] 0 [23921] [] [] [] [] [23928,23929,23930,23931] CONDITIONAL_S
INJECT_T 23932 [(0,6)] D [] [] [] [] [] [] none
MERGE 23933 [(1,6),(2,6),(0,6)] D [] [23936,23937,23938,23939] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23934 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23935 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23936 [(2,6),(3,6)] D [23933] [] [] [] [((2,6),(3,6))] [23936,23937,23938,23939] CONDITIONAL_S
Y_MEAS 23937 [(3,6)] HALF_D_PLUS_2 [23933] [] [] [] [] [23936,23937,23938,23939] CONDITIONAL_S
IDLE 23938 [(2,6)] HALF_D_PLUS_2 [23933] [] [] [] [] [23936,23937,23938,23939] CONDITIONAL_S
DISCARD 23939 [(3,6)] 0 [23933] [] [] [] [] [23936,23937,23938,23939] CONDITIONAL_S
MERGE 23940 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23940,23941,23942,23943] CONDITIONAL_S
Y_MEAS 23941 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23940,23941,23942,23943] CONDITIONAL_S
IDLE 23942 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23940,23941,23942,23943] CONDITIONAL_S
DISCARD 23943 [(5,4)] 0 [] [] [] [] [] [23940,23941,23942,23943] CONDITIONAL_S
INJECT_T 23944 [(0,4)] D [] [] [] [] [] [] none
MERGE 23945 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23952,23953,23954,23955] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23946 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23947 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23948 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23949 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23950 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23951 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23952 [(4,4),(5,4)] D [23945] [] [] [] [((4,4),(5,4))] [23952,23953,23954,23955] CONDITIONAL_S
Y_MEAS 23953 [(5,4)] HALF_D_PLUS_2 [23945] [] [] [] [] [23952,23953,23954,23955] CONDITIONAL_S
IDLE 23954 [(4,4)] HALF_D_PLUS_2 [23945] [] [] [] [] [23952,23953,23954,23955] CONDITIONAL_S
DISCARD 23955 [(5,4)] 0 [23945] [] [] [] [] [23952,23953,23954,23955] CONDITIONAL_S
MERGE 23956 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23956,23957,23958,23959] CONDITIONAL_S
Y_MEAS 23957 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23956,23957,23958,23959] CONDITIONAL_S
IDLE 23958 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23956,23957,23958,23959] CONDITIONAL_S
DISCARD 23959 [(3,6)] 0 [] [] [] [] [] [23956,23957,23958,23959] CONDITIONAL_S
INJECT_T 23960 [(0,6)] D [] [] [] [] [] [] none
MERGE 23961 [(1,6),(2,6),(0,6)] D [] [23964,23965,23966,23967] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23963 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23964 [(2,6),(3,6)] D [23961] [] [] [] [((2,6),(3,6))] [23964,23965,23966,23967] CONDITIONAL_S
Y_MEAS 23965 [(3,6)] HALF_D_PLUS_2 [23961] [] [] [] [] [23964,23965,23966,23967] CONDITIONAL_S
IDLE 23966 [(2,6)] HALF_D_PLUS_2 [23961] [] [] [] [] [23964,23965,23966,23967] CONDITIONAL_S
DISCARD 23967 [(3,6)] 0 [23961] [] [] [] [] [23964,23965,23966,23967] CONDITIONAL_S
INJECT_T 23968 [(0,4)] D [] [] [] [] [] [] none
MERGE 23969 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [23976,23977,23978,23979] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23970 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23971 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23972 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 23973 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23974 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23975 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 23976 [(4,4),(5,4)] D [23969] [] [] [] [((4,4),(5,4))] [23976,23977,23978,23979] CONDITIONAL_S
Y_MEAS 23977 [(5,4)] HALF_D_PLUS_2 [23969] [] [] [] [] [23976,23977,23978,23979] CONDITIONAL_S
IDLE 23978 [(4,4)] HALF_D_PLUS_2 [23969] [] [] [] [] [23976,23977,23978,23979] CONDITIONAL_S
DISCARD 23979 [(5,4)] 0 [23969] [] [] [] [] [23976,23977,23978,23979] CONDITIONAL_S
MERGE 23980 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [23980,23981,23982,23983] CONDITIONAL_S
Y_MEAS 23981 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [23980,23981,23982,23983] CONDITIONAL_S
IDLE 23982 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [23980,23981,23982,23983] CONDITIONAL_S
DISCARD 23983 [(3,6)] 0 [] [] [] [] [] [23980,23981,23982,23983] CONDITIONAL_S
INJECT_T 23984 [(0,6)] D [] [] [] [] [] [] none
MERGE 23985 [(1,6),(2,6),(0,6)] D [] [23988,23989,23990,23991] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23986 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23987 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 23988 [(2,6),(3,6)] D [23985] [] [] [] [((2,6),(3,6))] [23988,23989,23990,23991] CONDITIONAL_S
Y_MEAS 23989 [(3,6)] HALF_D_PLUS_2 [23985] [] [] [] [] [23988,23989,23990,23991] CONDITIONAL_S
IDLE 23990 [(2,6)] HALF_D_PLUS_2 [23985] [] [] [] [] [23988,23989,23990,23991] CONDITIONAL_S
DISCARD 23991 [(3,6)] 0 [23985] [] [] [] [] [23988,23989,23990,23991] CONDITIONAL_S
MERGE 23992 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [23992,23993,23994,23995] CONDITIONAL_S
Y_MEAS 23993 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [23992,23993,23994,23995] CONDITIONAL_S
IDLE 23994 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [23992,23993,23994,23995] CONDITIONAL_S
DISCARD 23995 [(5,4)] 0 [] [] [] [] [] [23992,23993,23994,23995] CONDITIONAL_S
INJECT_T 23996 [(0,4)] D [] [] [] [] [] [] none
MERGE 23997 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24004,24005,24006,24007] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 23998 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23999 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24000 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24001 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24002 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24003 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24004 [(4,4),(5,4)] D [23997] [] [] [] [((4,4),(5,4))] [24004,24005,24006,24007] CONDITIONAL_S
Y_MEAS 24005 [(5,4)] HALF_D_PLUS_2 [23997] [] [] [] [] [24004,24005,24006,24007] CONDITIONAL_S
IDLE 24006 [(4,4)] HALF_D_PLUS_2 [23997] [] [] [] [] [24004,24005,24006,24007] CONDITIONAL_S
DISCARD 24007 [(5,4)] 0 [23997] [] [] [] [] [24004,24005,24006,24007] CONDITIONAL_S
MERGE 24008 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24008,24009,24010,24011] CONDITIONAL_S
Y_MEAS 24009 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24008,24009,24010,24011] CONDITIONAL_S
IDLE 24010 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24008,24009,24010,24011] CONDITIONAL_S
DISCARD 24011 [(3,6)] 0 [] [] [] [] [] [24008,24009,24010,24011] CONDITIONAL_S
INJECT_T 24012 [(0,6)] D [] [] [] [] [] [] none
MERGE 24013 [(1,6),(2,6),(0,6)] D [] [24016,24017,24018,24019] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24014 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24015 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24016 [(2,6),(3,6)] D [24013] [] [] [] [((2,6),(3,6))] [24016,24017,24018,24019] CONDITIONAL_S
Y_MEAS 24017 [(3,6)] HALF_D_PLUS_2 [24013] [] [] [] [] [24016,24017,24018,24019] CONDITIONAL_S
IDLE 24018 [(2,6)] HALF_D_PLUS_2 [24013] [] [] [] [] [24016,24017,24018,24019] CONDITIONAL_S
DISCARD 24019 [(3,6)] 0 [24013] [] [] [] [] [24016,24017,24018,24019] CONDITIONAL_S
MERGE 24020 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24020,24021,24022,24023] CONDITIONAL_S
Y_MEAS 24021 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24020,24021,24022,24023] CONDITIONAL_S
IDLE 24022 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24020,24021,24022,24023] CONDITIONAL_S
DISCARD 24023 [(5,4)] 0 [] [] [] [] [] [24020,24021,24022,24023] CONDITIONAL_S
INJECT_T 24024 [(0,4)] D [] [] [] [] [] [] none
MERGE 24025 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24032,24033,24034,24035] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24026 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24027 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24028 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24029 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24030 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24031 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24032 [(4,4),(5,4)] D [24025] [] [] [] [((4,4),(5,4))] [24032,24033,24034,24035] CONDITIONAL_S
Y_MEAS 24033 [(5,4)] HALF_D_PLUS_2 [24025] [] [] [] [] [24032,24033,24034,24035] CONDITIONAL_S
IDLE 24034 [(4,4)] HALF_D_PLUS_2 [24025] [] [] [] [] [24032,24033,24034,24035] CONDITIONAL_S
DISCARD 24035 [(5,4)] 0 [24025] [] [] [] [] [24032,24033,24034,24035] CONDITIONAL_S
MERGE 24036 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24036,24037,24038,24039] CONDITIONAL_S
Y_MEAS 24037 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24036,24037,24038,24039] CONDITIONAL_S
IDLE 24038 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24036,24037,24038,24039] CONDITIONAL_S
DISCARD 24039 [(3,6)] 0 [] [] [] [] [] [24036,24037,24038,24039] CONDITIONAL_S
INJECT_T 24040 [(0,6)] D [] [] [] [] [] [] none
MERGE 24041 [(1,6),(2,6),(0,6)] D [] [24052,24053,24054,24055] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24042 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24043 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 24044 [(0,4)] D [] [] [] [] [] [] none
MERGE 24045 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24056,24057,24058,24059] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24046 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24047 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24048 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24049 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24050 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24051 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24052 [(2,6),(3,6)] D [24041] [] [] [] [((2,6),(3,6))] [24052,24053,24054,24055] CONDITIONAL_S
Y_MEAS 24053 [(3,6)] HALF_D_PLUS_2 [24041] [] [] [] [] [24052,24053,24054,24055] CONDITIONAL_S
IDLE 24054 [(2,6)] HALF_D_PLUS_2 [24041] [] [] [] [] [24052,24053,24054,24055] CONDITIONAL_S
DISCARD 24055 [(3,6)] 0 [24041] [] [] [] [] [24052,24053,24054,24055] CONDITIONAL_S
MERGE 24056 [(4,4),(5,4)] D [24045] [] [] [] [((4,4),(5,4))] [24056,24057,24058,24059] CONDITIONAL_S
Y_MEAS 24057 [(5,4)] HALF_D_PLUS_2 [24045] [] [] [] [] [24056,24057,24058,24059] CONDITIONAL_S
IDLE 24058 [(4,4)] HALF_D_PLUS_2 [24045] [] [] [] [] [24056,24057,24058,24059] CONDITIONAL_S
DISCARD 24059 [(5,4)] 0 [24045] [] [] [] [] [24056,24057,24058,24059] CONDITIONAL_S
MERGE 24060 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24060,24061,24062,24063] CONDITIONAL_S
Y_MEAS 24061 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24060,24061,24062,24063] CONDITIONAL_S
IDLE 24062 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24060,24061,24062,24063] CONDITIONAL_S
DISCARD 24063 [(3,6)] 0 [] [] [] [] [] [24060,24061,24062,24063] CONDITIONAL_S
INJECT_T 24064 [(0,6)] D [] [] [] [] [] [] none
MERGE 24065 [(1,6),(2,6),(0,6)] D [] [24080,24081,24082,24083] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24066 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24067 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24068 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24068,24069,24070,24071] CONDITIONAL_S
Y_MEAS 24069 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24068,24069,24070,24071] CONDITIONAL_S
IDLE 24070 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24068,24069,24070,24071] CONDITIONAL_S
DISCARD 24071 [(5,4)] 0 [] [] [] [] [] [24068,24069,24070,24071] CONDITIONAL_S
INJECT_T 24072 [(0,4)] D [] [] [] [] [] [] none
MERGE 24073 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24084,24085,24086,24087] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24074 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24075 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24076 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24077 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24078 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24079 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24080 [(2,6),(3,6)] D [24065] [] [] [] [((2,6),(3,6))] [24080,24081,24082,24083] CONDITIONAL_S
Y_MEAS 24081 [(3,6)] HALF_D_PLUS_2 [24065] [] [] [] [] [24080,24081,24082,24083] CONDITIONAL_S
IDLE 24082 [(2,6)] HALF_D_PLUS_2 [24065] [] [] [] [] [24080,24081,24082,24083] CONDITIONAL_S
DISCARD 24083 [(3,6)] 0 [24065] [] [] [] [] [24080,24081,24082,24083] CONDITIONAL_S
MERGE 24084 [(4,4),(5,4)] D [24073] [] [] [] [((4,4),(5,4))] [24084,24085,24086,24087] CONDITIONAL_S
Y_MEAS 24085 [(5,4)] HALF_D_PLUS_2 [24073] [] [] [] [] [24084,24085,24086,24087] CONDITIONAL_S
IDLE 24086 [(4,4)] HALF_D_PLUS_2 [24073] [] [] [] [] [24084,24085,24086,24087] CONDITIONAL_S
DISCARD 24087 [(5,4)] 0 [24073] [] [] [] [] [24084,24085,24086,24087] CONDITIONAL_S
INJECT_T 24088 [(0,6)] D [] [] [] [] [] [] none
MERGE 24089 [(1,6),(2,6),(0,6)] D [] [24100,24101,24102,24103] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24090 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24091 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 24092 [(0,4)] D [] [] [] [] [] [] none
MERGE 24093 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24104,24105,24106,24107] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24094 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24095 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24096 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24097 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24098 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24099 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24100 [(2,6),(3,6)] D [24089] [] [] [] [((2,6),(3,6))] [24100,24101,24102,24103] CONDITIONAL_S
Y_MEAS 24101 [(3,6)] HALF_D_PLUS_2 [24089] [] [] [] [] [24100,24101,24102,24103] CONDITIONAL_S
IDLE 24102 [(2,6)] HALF_D_PLUS_2 [24089] [] [] [] [] [24100,24101,24102,24103] CONDITIONAL_S
DISCARD 24103 [(3,6)] 0 [24089] [] [] [] [] [24100,24101,24102,24103] CONDITIONAL_S
MERGE 24104 [(4,4),(5,4)] D [24093] [] [] [] [((4,4),(5,4))] [24104,24105,24106,24107] CONDITIONAL_S
Y_MEAS 24105 [(5,4)] HALF_D_PLUS_2 [24093] [] [] [] [] [24104,24105,24106,24107] CONDITIONAL_S
IDLE 24106 [(4,4)] HALF_D_PLUS_2 [24093] [] [] [] [] [24104,24105,24106,24107] CONDITIONAL_S
DISCARD 24107 [(5,4)] 0 [24093] [] [] [] [] [24104,24105,24106,24107] CONDITIONAL_S
INJECT_T 24108 [(0,4)] D [] [] [] [] [] [] none
MERGE 24109 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24124,24125,24126,24127] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24110 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24111 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24112 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24113 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24114 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24115 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24116 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24116,24117,24118,24119] CONDITIONAL_S
Y_MEAS 24117 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24116,24117,24118,24119] CONDITIONAL_S
IDLE 24118 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24116,24117,24118,24119] CONDITIONAL_S
DISCARD 24119 [(3,6)] 0 [] [] [] [] [] [24116,24117,24118,24119] CONDITIONAL_S
INJECT_T 24120 [(0,6)] D [] [] [] [] [] [] none
MERGE 24121 [(1,6),(2,6),(0,6)] D [] [24128,24129,24130,24131] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24122 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24123 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24124 [(4,4),(5,4)] D [24109] [] [] [] [((4,4),(5,4))] [24124,24125,24126,24127] CONDITIONAL_S
Y_MEAS 24125 [(5,4)] HALF_D_PLUS_2 [24109] [] [] [] [] [24124,24125,24126,24127] CONDITIONAL_S
IDLE 24126 [(4,4)] HALF_D_PLUS_2 [24109] [] [] [] [] [24124,24125,24126,24127] CONDITIONAL_S
DISCARD 24127 [(5,4)] 0 [24109] [] [] [] [] [24124,24125,24126,24127] CONDITIONAL_S
MERGE 24128 [(2,6),(3,6)] D [24121] [] [] [] [((2,6),(3,6))] [24128,24129,24130,24131] CONDITIONAL_S
Y_MEAS 24129 [(3,6)] HALF_D_PLUS_2 [24121] [] [] [] [] [24128,24129,24130,24131] CONDITIONAL_S
IDLE 24130 [(2,6)] HALF_D_PLUS_2 [24121] [] [] [] [] [24128,24129,24130,24131] CONDITIONAL_S
DISCARD 24131 [(3,6)] 0 [24121] [] [] [] [] [24128,24129,24130,24131] CONDITIONAL_S
MERGE 24132 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24132,24133,24134,24135] CONDITIONAL_S
Y_MEAS 24133 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24132,24133,24134,24135] CONDITIONAL_S
IDLE 24134 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24132,24133,24134,24135] CONDITIONAL_S
DISCARD 24135 [(5,4)] 0 [] [] [] [] [] [24132,24133,24134,24135] CONDITIONAL_S
INJECT_T 24136 [(0,4)] D [] [] [] [] [] [] none
MERGE 24137 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24152,24153,24154,24155] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24138 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24139 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24140 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24141 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24142 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24143 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24144 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24144,24145,24146,24147] CONDITIONAL_S
Y_MEAS 24145 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24144,24145,24146,24147] CONDITIONAL_S
IDLE 24146 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24144,24145,24146,24147] CONDITIONAL_S
DISCARD 24147 [(3,6)] 0 [] [] [] [] [] [24144,24145,24146,24147] CONDITIONAL_S
INJECT_T 24148 [(0,6)] D [] [] [] [] [] [] none
MERGE 24149 [(1,6),(2,6),(0,6)] D [] [24156,24157,24158,24159] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24150 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24151 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24152 [(4,4),(5,4)] D [24137] [] [] [] [((4,4),(5,4))] [24152,24153,24154,24155] CONDITIONAL_S
Y_MEAS 24153 [(5,4)] HALF_D_PLUS_2 [24137] [] [] [] [] [24152,24153,24154,24155] CONDITIONAL_S
IDLE 24154 [(4,4)] HALF_D_PLUS_2 [24137] [] [] [] [] [24152,24153,24154,24155] CONDITIONAL_S
DISCARD 24155 [(5,4)] 0 [24137] [] [] [] [] [24152,24153,24154,24155] CONDITIONAL_S
MERGE 24156 [(2,6),(3,6)] D [24149] [] [] [] [((2,6),(3,6))] [24156,24157,24158,24159] CONDITIONAL_S
Y_MEAS 24157 [(3,6)] HALF_D_PLUS_2 [24149] [] [] [] [] [24156,24157,24158,24159] CONDITIONAL_S
IDLE 24158 [(2,6)] HALF_D_PLUS_2 [24149] [] [] [] [] [24156,24157,24158,24159] CONDITIONAL_S
DISCARD 24159 [(3,6)] 0 [24149] [] [] [] [] [24156,24157,24158,24159] CONDITIONAL_S
INJECT_T 24160 [(0,4)] D [] [] [] [] [] [] none
MERGE 24161 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24168,24169,24170,24171] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24162 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24163 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24164 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24165 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24166 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24167 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24168 [(4,4),(5,4)] D [24161] [] [] [] [((4,4),(5,4))] [24168,24169,24170,24171] CONDITIONAL_S
Y_MEAS 24169 [(5,4)] HALF_D_PLUS_2 [24161] [] [] [] [] [24168,24169,24170,24171] CONDITIONAL_S
IDLE 24170 [(4,4)] HALF_D_PLUS_2 [24161] [] [] [] [] [24168,24169,24170,24171] CONDITIONAL_S
DISCARD 24171 [(5,4)] 0 [24161] [] [] [] [] [24168,24169,24170,24171] CONDITIONAL_S
MERGE 24172 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24172,24173,24174,24175] CONDITIONAL_S
Y_MEAS 24173 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24172,24173,24174,24175] CONDITIONAL_S
IDLE 24174 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24172,24173,24174,24175] CONDITIONAL_S
DISCARD 24175 [(3,6)] 0 [] [] [] [] [] [24172,24173,24174,24175] CONDITIONAL_S
INJECT_T 24176 [(0,6)] D [] [] [] [] [] [] none
MERGE 24177 [(1,6),(2,6),(0,6)] D [] [24180,24181,24182,24183] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24178 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24179 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24180 [(2,6),(3,6)] D [24177] [] [] [] [((2,6),(3,6))] [24180,24181,24182,24183] CONDITIONAL_S
Y_MEAS 24181 [(3,6)] HALF_D_PLUS_2 [24177] [] [] [] [] [24180,24181,24182,24183] CONDITIONAL_S
IDLE 24182 [(2,6)] HALF_D_PLUS_2 [24177] [] [] [] [] [24180,24181,24182,24183] CONDITIONAL_S
DISCARD 24183 [(3,6)] 0 [24177] [] [] [] [] [24180,24181,24182,24183] CONDITIONAL_S
INJECT_T 24184 [(0,4)] D [] [] [] [] [] [] none
MERGE 24185 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24192,24193,24194,24195] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24186 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24187 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24188 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24189 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24190 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24191 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24192 [(4,4),(5,4)] D [24185] [] [] [] [((4,4),(5,4))] [24192,24193,24194,24195] CONDITIONAL_S
Y_MEAS 24193 [(5,4)] HALF_D_PLUS_2 [24185] [] [] [] [] [24192,24193,24194,24195] CONDITIONAL_S
IDLE 24194 [(4,4)] HALF_D_PLUS_2 [24185] [] [] [] [] [24192,24193,24194,24195] CONDITIONAL_S
DISCARD 24195 [(5,4)] 0 [24185] [] [] [] [] [24192,24193,24194,24195] CONDITIONAL_S
INJECT_T 24196 [(0,6)] D [] [] [] [] [] [] none
MERGE 24197 [(1,6),(2,6),(0,6)] D [] [24200,24201,24202,24203] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24198 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24199 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24200 [(2,6),(3,6)] D [24197] [] [] [] [((2,6),(3,6))] [24200,24201,24202,24203] CONDITIONAL_S
Y_MEAS 24201 [(3,6)] HALF_D_PLUS_2 [24197] [] [] [] [] [24200,24201,24202,24203] CONDITIONAL_S
IDLE 24202 [(2,6)] HALF_D_PLUS_2 [24197] [] [] [] [] [24200,24201,24202,24203] CONDITIONAL_S
DISCARD 24203 [(3,6)] 0 [24197] [] [] [] [] [24200,24201,24202,24203] CONDITIONAL_S
MERGE 24204 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24204,24205,24206,24207] CONDITIONAL_S
Y_MEAS 24205 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24204,24205,24206,24207] CONDITIONAL_S
IDLE 24206 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24204,24205,24206,24207] CONDITIONAL_S
DISCARD 24207 [(5,4)] 0 [] [] [] [] [] [24204,24205,24206,24207] CONDITIONAL_S
INJECT_T 24208 [(0,4)] D [] [] [] [] [] [] none
MERGE 24209 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24220,24221,24222,24223] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24210 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24211 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24212 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24213 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24214 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24215 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 24216 [(0,6)] D [] [] [] [] [] [] none
MERGE 24217 [(1,6),(2,6),(0,6)] D [] [24224,24225,24226,24227] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24218 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24219 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24220 [(4,4),(5,4)] D [24209] [] [] [] [((4,4),(5,4))] [24220,24221,24222,24223] CONDITIONAL_S
Y_MEAS 24221 [(5,4)] HALF_D_PLUS_2 [24209] [] [] [] [] [24220,24221,24222,24223] CONDITIONAL_S
IDLE 24222 [(4,4)] HALF_D_PLUS_2 [24209] [] [] [] [] [24220,24221,24222,24223] CONDITIONAL_S
DISCARD 24223 [(5,4)] 0 [24209] [] [] [] [] [24220,24221,24222,24223] CONDITIONAL_S
MERGE 24224 [(2,6),(3,6)] D [24217] [] [] [] [((2,6),(3,6))] [24224,24225,24226,24227] CONDITIONAL_S
Y_MEAS 24225 [(3,6)] HALF_D_PLUS_2 [24217] [] [] [] [] [24224,24225,24226,24227] CONDITIONAL_S
IDLE 24226 [(2,6)] HALF_D_PLUS_2 [24217] [] [] [] [] [24224,24225,24226,24227] CONDITIONAL_S
DISCARD 24227 [(3,6)] 0 [24217] [] [] [] [] [24224,24225,24226,24227] CONDITIONAL_S
INJECT_T 24228 [(0,6)] D [] [] [] [] [] [] none
MERGE 24229 [(1,6),(2,6),(0,6)] D [] [24244,24245,24246,24247] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24230 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24231 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24232 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24232,24233,24234,24235] CONDITIONAL_S
Y_MEAS 24233 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24232,24233,24234,24235] CONDITIONAL_S
IDLE 24234 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24232,24233,24234,24235] CONDITIONAL_S
DISCARD 24235 [(5,4)] 0 [] [] [] [] [] [24232,24233,24234,24235] CONDITIONAL_S
INJECT_T 24236 [(0,4)] D [] [] [] [] [] [] none
MERGE 24237 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24248,24249,24250,24251] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24238 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24239 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24240 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24241 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24242 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24243 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24244 [(2,6),(3,6)] D [24229] [] [] [] [((2,6),(3,6))] [24244,24245,24246,24247] CONDITIONAL_S
Y_MEAS 24245 [(3,6)] HALF_D_PLUS_2 [24229] [] [] [] [] [24244,24245,24246,24247] CONDITIONAL_S
IDLE 24246 [(2,6)] HALF_D_PLUS_2 [24229] [] [] [] [] [24244,24245,24246,24247] CONDITIONAL_S
DISCARD 24247 [(3,6)] 0 [24229] [] [] [] [] [24244,24245,24246,24247] CONDITIONAL_S
MERGE 24248 [(4,4),(5,4)] D [24237] [] [] [] [((4,4),(5,4))] [24248,24249,24250,24251] CONDITIONAL_S
Y_MEAS 24249 [(5,4)] HALF_D_PLUS_2 [24237] [] [] [] [] [24248,24249,24250,24251] CONDITIONAL_S
IDLE 24250 [(4,4)] HALF_D_PLUS_2 [24237] [] [] [] [] [24248,24249,24250,24251] CONDITIONAL_S
DISCARD 24251 [(5,4)] 0 [24237] [] [] [] [] [24248,24249,24250,24251] CONDITIONAL_S
INJECT_T 24252 [(0,6)] D [] [] [] [] [] [] none
MERGE 24253 [(1,6),(2,6),(0,6)] D [] [24264,24265,24266,24267] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24254 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24255 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 24256 [(0,4)] D [] [] [] [] [] [] none
MERGE 24257 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24268,24269,24270,24271] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24258 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24259 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24260 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24261 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24262 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24263 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24264 [(2,6),(3,6)] D [24253] [] [] [] [((2,6),(3,6))] [24264,24265,24266,24267] CONDITIONAL_S
Y_MEAS 24265 [(3,6)] HALF_D_PLUS_2 [24253] [] [] [] [] [24264,24265,24266,24267] CONDITIONAL_S
IDLE 24266 [(2,6)] HALF_D_PLUS_2 [24253] [] [] [] [] [24264,24265,24266,24267] CONDITIONAL_S
DISCARD 24267 [(3,6)] 0 [24253] [] [] [] [] [24264,24265,24266,24267] CONDITIONAL_S
MERGE 24268 [(4,4),(5,4)] D [24257] [] [] [] [((4,4),(5,4))] [24268,24269,24270,24271] CONDITIONAL_S
Y_MEAS 24269 [(5,4)] HALF_D_PLUS_2 [24257] [] [] [] [] [24268,24269,24270,24271] CONDITIONAL_S
IDLE 24270 [(4,4)] HALF_D_PLUS_2 [24257] [] [] [] [] [24268,24269,24270,24271] CONDITIONAL_S
DISCARD 24271 [(5,4)] 0 [24257] [] [] [] [] [24268,24269,24270,24271] CONDITIONAL_S
INJECT_T 24272 [(0,6)] D [] [] [] [] [] [] none
MERGE 24273 [(1,6),(2,6),(0,6)] D [] [24276,24277,24278,24279] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24274 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24275 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24276 [(2,6),(3,6)] D [24273] [] [] [] [((2,6),(3,6))] [24276,24277,24278,24279] CONDITIONAL_S
Y_MEAS 24277 [(3,6)] HALF_D_PLUS_2 [24273] [] [] [] [] [24276,24277,24278,24279] CONDITIONAL_S
IDLE 24278 [(2,6)] HALF_D_PLUS_2 [24273] [] [] [] [] [24276,24277,24278,24279] CONDITIONAL_S
DISCARD 24279 [(3,6)] 0 [24273] [] [] [] [] [24276,24277,24278,24279] CONDITIONAL_S
MERGE 24280 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24280,24281,24282,24283] CONDITIONAL_S
Y_MEAS 24281 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24280,24281,24282,24283] CONDITIONAL_S
IDLE 24282 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24280,24281,24282,24283] CONDITIONAL_S
DISCARD 24283 [(5,4)] 0 [] [] [] [] [] [24280,24281,24282,24283] CONDITIONAL_S
INJECT_T 24284 [(0,4)] D [] [] [] [] [] [] none
MERGE 24285 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24292,24293,24294,24295] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24286 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24287 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24288 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24289 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24290 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24291 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24292 [(4,4),(5,4)] D [24285] [] [] [] [((4,4),(5,4))] [24292,24293,24294,24295] CONDITIONAL_S
Y_MEAS 24293 [(5,4)] HALF_D_PLUS_2 [24285] [] [] [] [] [24292,24293,24294,24295] CONDITIONAL_S
IDLE 24294 [(4,4)] HALF_D_PLUS_2 [24285] [] [] [] [] [24292,24293,24294,24295] CONDITIONAL_S
DISCARD 24295 [(5,4)] 0 [24285] [] [] [] [] [24292,24293,24294,24295] CONDITIONAL_S
INJECT_T 24296 [(0,6)] D [] [] [] [] [] [] none
MERGE 24297 [(1,6),(2,6),(0,6)] D [] [24300,24301,24302,24303] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24298 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24299 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24300 [(2,6),(3,6)] D [24297] [] [] [] [((2,6),(3,6))] [24300,24301,24302,24303] CONDITIONAL_S
Y_MEAS 24301 [(3,6)] HALF_D_PLUS_2 [24297] [] [] [] [] [24300,24301,24302,24303] CONDITIONAL_S
IDLE 24302 [(2,6)] HALF_D_PLUS_2 [24297] [] [] [] [] [24300,24301,24302,24303] CONDITIONAL_S
DISCARD 24303 [(3,6)] 0 [24297] [] [] [] [] [24300,24301,24302,24303] CONDITIONAL_S
MERGE 24304 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24304,24305,24306,24307] CONDITIONAL_S
Y_MEAS 24305 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24304,24305,24306,24307] CONDITIONAL_S
IDLE 24306 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24304,24305,24306,24307] CONDITIONAL_S
DISCARD 24307 [(5,4)] 0 [] [] [] [] [] [24304,24305,24306,24307] CONDITIONAL_S
INJECT_T 24308 [(0,4)] D [] [] [] [] [] [] none
MERGE 24309 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24320,24321,24322,24323] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24310 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24311 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24312 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24313 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24314 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24315 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 24316 [(0,6)] D [] [] [] [] [] [] none
MERGE 24317 [(1,6),(2,6),(0,6)] D [] [24324,24325,24326,24327] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24318 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24319 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24320 [(4,4),(5,4)] D [24309] [] [] [] [((4,4),(5,4))] [24320,24321,24322,24323] CONDITIONAL_S
Y_MEAS 24321 [(5,4)] HALF_D_PLUS_2 [24309] [] [] [] [] [24320,24321,24322,24323] CONDITIONAL_S
IDLE 24322 [(4,4)] HALF_D_PLUS_2 [24309] [] [] [] [] [24320,24321,24322,24323] CONDITIONAL_S
DISCARD 24323 [(5,4)] 0 [24309] [] [] [] [] [24320,24321,24322,24323] CONDITIONAL_S
MERGE 24324 [(2,6),(3,6)] D [24317] [] [] [] [((2,6),(3,6))] [24324,24325,24326,24327] CONDITIONAL_S
Y_MEAS 24325 [(3,6)] HALF_D_PLUS_2 [24317] [] [] [] [] [24324,24325,24326,24327] CONDITIONAL_S
IDLE 24326 [(2,6)] HALF_D_PLUS_2 [24317] [] [] [] [] [24324,24325,24326,24327] CONDITIONAL_S
DISCARD 24327 [(3,6)] 0 [24317] [] [] [] [] [24324,24325,24326,24327] CONDITIONAL_S
INJECT_T 24328 [(0,4)] D [] [] [] [] [] [] none
MERGE 24329 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24340,24341,24342,24343] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24330 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24331 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24332 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24333 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24334 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24335 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 24336 [(0,6)] D [] [] [] [] [] [] none
MERGE 24337 [(1,6),(2,6),(0,6)] D [] [24344,24345,24346,24347] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24338 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24339 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24340 [(4,4),(5,4)] D [24329] [] [] [] [((4,4),(5,4))] [24340,24341,24342,24343] CONDITIONAL_S
Y_MEAS 24341 [(5,4)] HALF_D_PLUS_2 [24329] [] [] [] [] [24340,24341,24342,24343] CONDITIONAL_S
IDLE 24342 [(4,4)] HALF_D_PLUS_2 [24329] [] [] [] [] [24340,24341,24342,24343] CONDITIONAL_S
DISCARD 24343 [(5,4)] 0 [24329] [] [] [] [] [24340,24341,24342,24343] CONDITIONAL_S
MERGE 24344 [(2,6),(3,6)] D [24337] [] [] [] [((2,6),(3,6))] [24344,24345,24346,24347] CONDITIONAL_S
Y_MEAS 24345 [(3,6)] HALF_D_PLUS_2 [24337] [] [] [] [] [24344,24345,24346,24347] CONDITIONAL_S
IDLE 24346 [(2,6)] HALF_D_PLUS_2 [24337] [] [] [] [] [24344,24345,24346,24347] CONDITIONAL_S
DISCARD 24347 [(3,6)] 0 [24337] [] [] [] [] [24344,24345,24346,24347] CONDITIONAL_S
INJECT_T 24348 [(0,6)] D [] [] [] [] [] [] none
MERGE 24349 [(1,6),(2,6),(0,6)] D [] [24364,24365,24366,24367] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24350 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24351 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24352 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24352,24353,24354,24355] CONDITIONAL_S
Y_MEAS 24353 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24352,24353,24354,24355] CONDITIONAL_S
IDLE 24354 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24352,24353,24354,24355] CONDITIONAL_S
DISCARD 24355 [(5,4)] 0 [] [] [] [] [] [24352,24353,24354,24355] CONDITIONAL_S
INJECT_T 24356 [(0,4)] D [] [] [] [] [] [] none
MERGE 24357 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24368,24369,24370,24371] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24358 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24359 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24360 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24361 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24362 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24363 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24364 [(2,6),(3,6)] D [24349] [] [] [] [((2,6),(3,6))] [24364,24365,24366,24367] CONDITIONAL_S
Y_MEAS 24365 [(3,6)] HALF_D_PLUS_2 [24349] [] [] [] [] [24364,24365,24366,24367] CONDITIONAL_S
IDLE 24366 [(2,6)] HALF_D_PLUS_2 [24349] [] [] [] [] [24364,24365,24366,24367] CONDITIONAL_S
DISCARD 24367 [(3,6)] 0 [24349] [] [] [] [] [24364,24365,24366,24367] CONDITIONAL_S
MERGE 24368 [(4,4),(5,4)] D [24357] [] [] [] [((4,4),(5,4))] [24368,24369,24370,24371] CONDITIONAL_S
Y_MEAS 24369 [(5,4)] HALF_D_PLUS_2 [24357] [] [] [] [] [24368,24369,24370,24371] CONDITIONAL_S
IDLE 24370 [(4,4)] HALF_D_PLUS_2 [24357] [] [] [] [] [24368,24369,24370,24371] CONDITIONAL_S
DISCARD 24371 [(5,4)] 0 [24357] [] [] [] [] [24368,24369,24370,24371] CONDITIONAL_S
MERGE 24372 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24372,24373,24374,24375] CONDITIONAL_S
Y_MEAS 24373 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24372,24373,24374,24375] CONDITIONAL_S
IDLE 24374 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24372,24373,24374,24375] CONDITIONAL_S
DISCARD 24375 [(3,6)] 0 [] [] [] [] [] [24372,24373,24374,24375] CONDITIONAL_S
INJECT_T 24376 [(0,6)] D [] [] [] [] [] [] none
MERGE 24377 [(1,6),(2,6),(0,6)] D [] [24392,24393,24394,24395] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24378 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24379 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24380 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24380,24381,24382,24383] CONDITIONAL_S
Y_MEAS 24381 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24380,24381,24382,24383] CONDITIONAL_S
IDLE 24382 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24380,24381,24382,24383] CONDITIONAL_S
DISCARD 24383 [(5,4)] 0 [] [] [] [] [] [24380,24381,24382,24383] CONDITIONAL_S
INJECT_T 24384 [(0,4)] D [] [] [] [] [] [] none
MERGE 24385 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24396,24397,24398,24399] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24386 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24387 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24388 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24389 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24390 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24391 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24392 [(2,6),(3,6)] D [24377] [] [] [] [((2,6),(3,6))] [24392,24393,24394,24395] CONDITIONAL_S
Y_MEAS 24393 [(3,6)] HALF_D_PLUS_2 [24377] [] [] [] [] [24392,24393,24394,24395] CONDITIONAL_S
IDLE 24394 [(2,6)] HALF_D_PLUS_2 [24377] [] [] [] [] [24392,24393,24394,24395] CONDITIONAL_S
DISCARD 24395 [(3,6)] 0 [24377] [] [] [] [] [24392,24393,24394,24395] CONDITIONAL_S
MERGE 24396 [(4,4),(5,4)] D [24385] [] [] [] [((4,4),(5,4))] [24396,24397,24398,24399] CONDITIONAL_S
Y_MEAS 24397 [(5,4)] HALF_D_PLUS_2 [24385] [] [] [] [] [24396,24397,24398,24399] CONDITIONAL_S
IDLE 24398 [(4,4)] HALF_D_PLUS_2 [24385] [] [] [] [] [24396,24397,24398,24399] CONDITIONAL_S
DISCARD 24399 [(5,4)] 0 [24385] [] [] [] [] [24396,24397,24398,24399] CONDITIONAL_S
INJECT_T 24400 [(0,6)] D [] [] [] [] [] [] none
MERGE 24401 [(1,6),(2,6),(0,6)] D [] [24404,24405,24406,24407] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24402 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24403 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24404 [(2,6),(3,6)] D [24401] [] [] [] [((2,6),(3,6))] [24404,24405,24406,24407] CONDITIONAL_S
Y_MEAS 24405 [(3,6)] HALF_D_PLUS_2 [24401] [] [] [] [] [24404,24405,24406,24407] CONDITIONAL_S
IDLE 24406 [(2,6)] HALF_D_PLUS_2 [24401] [] [] [] [] [24404,24405,24406,24407] CONDITIONAL_S
DISCARD 24407 [(3,6)] 0 [24401] [] [] [] [] [24404,24405,24406,24407] CONDITIONAL_S
MERGE 24408 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24408,24409,24410,24411] CONDITIONAL_S
Y_MEAS 24409 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24408,24409,24410,24411] CONDITIONAL_S
IDLE 24410 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24408,24409,24410,24411] CONDITIONAL_S
DISCARD 24411 [(5,4)] 0 [] [] [] [] [] [24408,24409,24410,24411] CONDITIONAL_S
INJECT_T 24412 [(0,4)] D [] [] [] [] [] [] none
MERGE 24413 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24420,24421,24422,24423] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24414 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24415 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24416 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24417 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24418 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24419 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24420 [(4,4),(5,4)] D [24413] [] [] [] [((4,4),(5,4))] [24420,24421,24422,24423] CONDITIONAL_S
Y_MEAS 24421 [(5,4)] HALF_D_PLUS_2 [24413] [] [] [] [] [24420,24421,24422,24423] CONDITIONAL_S
IDLE 24422 [(4,4)] HALF_D_PLUS_2 [24413] [] [] [] [] [24420,24421,24422,24423] CONDITIONAL_S
DISCARD 24423 [(5,4)] 0 [24413] [] [] [] [] [24420,24421,24422,24423] CONDITIONAL_S
MERGE 24424 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24424,24425,24426,24427] CONDITIONAL_S
Y_MEAS 24425 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24424,24425,24426,24427] CONDITIONAL_S
IDLE 24426 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24424,24425,24426,24427] CONDITIONAL_S
DISCARD 24427 [(3,6)] 0 [] [] [] [] [] [24424,24425,24426,24427] CONDITIONAL_S
INJECT_T 24428 [(0,6)] D [] [] [] [] [] [] none
MERGE 24429 [(1,6),(2,6),(0,6)] D [] [24440,24441,24442,24443] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24430 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24431 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 24432 [(0,4)] D [] [] [] [] [] [] none
MERGE 24433 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24444,24445,24446,24447] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24434 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24435 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24436 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24437 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24438 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24439 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24440 [(2,6),(3,6)] D [24429] [] [] [] [((2,6),(3,6))] [24440,24441,24442,24443] CONDITIONAL_S
Y_MEAS 24441 [(3,6)] HALF_D_PLUS_2 [24429] [] [] [] [] [24440,24441,24442,24443] CONDITIONAL_S
IDLE 24442 [(2,6)] HALF_D_PLUS_2 [24429] [] [] [] [] [24440,24441,24442,24443] CONDITIONAL_S
DISCARD 24443 [(3,6)] 0 [24429] [] [] [] [] [24440,24441,24442,24443] CONDITIONAL_S
MERGE 24444 [(4,4),(5,4)] D [24433] [] [] [] [((4,4),(5,4))] [24444,24445,24446,24447] CONDITIONAL_S
Y_MEAS 24445 [(5,4)] HALF_D_PLUS_2 [24433] [] [] [] [] [24444,24445,24446,24447] CONDITIONAL_S
IDLE 24446 [(4,4)] HALF_D_PLUS_2 [24433] [] [] [] [] [24444,24445,24446,24447] CONDITIONAL_S
DISCARD 24447 [(5,4)] 0 [24433] [] [] [] [] [24444,24445,24446,24447] CONDITIONAL_S
INJECT_T 24448 [(0,4)] D [] [] [] [] [] [] none
MERGE 24449 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24464,24465,24466,24467] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24450 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24451 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24452 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24453 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24454 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24455 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24456 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24456,24457,24458,24459] CONDITIONAL_S
Y_MEAS 24457 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24456,24457,24458,24459] CONDITIONAL_S
IDLE 24458 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24456,24457,24458,24459] CONDITIONAL_S
DISCARD 24459 [(3,6)] 0 [] [] [] [] [] [24456,24457,24458,24459] CONDITIONAL_S
INJECT_T 24460 [(0,6)] D [] [] [] [] [] [] none
MERGE 24461 [(1,6),(2,6),(0,6)] D [] [24468,24469,24470,24471] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24462 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24463 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24464 [(4,4),(5,4)] D [24449] [] [] [] [((4,4),(5,4))] [24464,24465,24466,24467] CONDITIONAL_S
Y_MEAS 24465 [(5,4)] HALF_D_PLUS_2 [24449] [] [] [] [] [24464,24465,24466,24467] CONDITIONAL_S
IDLE 24466 [(4,4)] HALF_D_PLUS_2 [24449] [] [] [] [] [24464,24465,24466,24467] CONDITIONAL_S
DISCARD 24467 [(5,4)] 0 [24449] [] [] [] [] [24464,24465,24466,24467] CONDITIONAL_S
MERGE 24468 [(2,6),(3,6)] D [24461] [] [] [] [((2,6),(3,6))] [24468,24469,24470,24471] CONDITIONAL_S
Y_MEAS 24469 [(3,6)] HALF_D_PLUS_2 [24461] [] [] [] [] [24468,24469,24470,24471] CONDITIONAL_S
IDLE 24470 [(2,6)] HALF_D_PLUS_2 [24461] [] [] [] [] [24468,24469,24470,24471] CONDITIONAL_S
DISCARD 24471 [(3,6)] 0 [24461] [] [] [] [] [24468,24469,24470,24471] CONDITIONAL_S
INJECT_T 24472 [(0,4)] D [] [] [] [] [] [] none
MERGE 24473 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24480,24481,24482,24483] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24475 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24476 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24477 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24478 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24479 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24480 [(4,4),(5,4)] D [24473] [] [] [] [((4,4),(5,4))] [24480,24481,24482,24483] CONDITIONAL_S
Y_MEAS 24481 [(5,4)] HALF_D_PLUS_2 [24473] [] [] [] [] [24480,24481,24482,24483] CONDITIONAL_S
IDLE 24482 [(4,4)] HALF_D_PLUS_2 [24473] [] [] [] [] [24480,24481,24482,24483] CONDITIONAL_S
DISCARD 24483 [(5,4)] 0 [24473] [] [] [] [] [24480,24481,24482,24483] CONDITIONAL_S
MERGE 24484 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24484,24485,24486,24487] CONDITIONAL_S
Y_MEAS 24485 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24484,24485,24486,24487] CONDITIONAL_S
IDLE 24486 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24484,24485,24486,24487] CONDITIONAL_S
DISCARD 24487 [(3,6)] 0 [] [] [] [] [] [24484,24485,24486,24487] CONDITIONAL_S
INJECT_T 24488 [(0,6)] D [] [] [] [] [] [] none
MERGE 24489 [(1,6),(2,6),(0,6)] D [] [24492,24493,24494,24495] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24490 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24491 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24492 [(2,6),(3,6)] D [24489] [] [] [] [((2,6),(3,6))] [24492,24493,24494,24495] CONDITIONAL_S
Y_MEAS 24493 [(3,6)] HALF_D_PLUS_2 [24489] [] [] [] [] [24492,24493,24494,24495] CONDITIONAL_S
IDLE 24494 [(2,6)] HALF_D_PLUS_2 [24489] [] [] [] [] [24492,24493,24494,24495] CONDITIONAL_S
DISCARD 24495 [(3,6)] 0 [24489] [] [] [] [] [24492,24493,24494,24495] CONDITIONAL_S
INJECT_T 24496 [(0,4)] D [] [] [] [] [] [] none
MERGE 24497 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24504,24505,24506,24507] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24498 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24499 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24500 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24501 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24502 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24503 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24504 [(4,4),(5,4)] D [24497] [] [] [] [((4,4),(5,4))] [24504,24505,24506,24507] CONDITIONAL_S
Y_MEAS 24505 [(5,4)] HALF_D_PLUS_2 [24497] [] [] [] [] [24504,24505,24506,24507] CONDITIONAL_S
IDLE 24506 [(4,4)] HALF_D_PLUS_2 [24497] [] [] [] [] [24504,24505,24506,24507] CONDITIONAL_S
DISCARD 24507 [(5,4)] 0 [24497] [] [] [] [] [24504,24505,24506,24507] CONDITIONAL_S
MERGE 24508 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24508,24509,24510,24511] CONDITIONAL_S
Y_MEAS 24509 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24508,24509,24510,24511] CONDITIONAL_S
IDLE 24510 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24508,24509,24510,24511] CONDITIONAL_S
DISCARD 24511 [(3,6)] 0 [] [] [] [] [] [24508,24509,24510,24511] CONDITIONAL_S
INJECT_T 24512 [(0,6)] D [] [] [] [] [] [] none
MERGE 24513 [(1,6),(2,6),(0,6)] D [] [24516,24517,24518,24519] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24514 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24515 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24516 [(2,6),(3,6)] D [24513] [] [] [] [((2,6),(3,6))] [24516,24517,24518,24519] CONDITIONAL_S
Y_MEAS 24517 [(3,6)] HALF_D_PLUS_2 [24513] [] [] [] [] [24516,24517,24518,24519] CONDITIONAL_S
IDLE 24518 [(2,6)] HALF_D_PLUS_2 [24513] [] [] [] [] [24516,24517,24518,24519] CONDITIONAL_S
DISCARD 24519 [(3,6)] 0 [24513] [] [] [] [] [24516,24517,24518,24519] CONDITIONAL_S
MERGE 24520 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24520,24521,24522,24523] CONDITIONAL_S
Y_MEAS 24521 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24520,24521,24522,24523] CONDITIONAL_S
IDLE 24522 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24520,24521,24522,24523] CONDITIONAL_S
DISCARD 24523 [(5,4)] 0 [] [] [] [] [] [24520,24521,24522,24523] CONDITIONAL_S
INJECT_T 24524 [(0,4)] D [] [] [] [] [] [] none
MERGE 24525 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24532,24533,24534,24535] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24527 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24528 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24529 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24531 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24532 [(4,4),(5,4)] D [24525] [] [] [] [((4,4),(5,4))] [24532,24533,24534,24535] CONDITIONAL_S
Y_MEAS 24533 [(5,4)] HALF_D_PLUS_2 [24525] [] [] [] [] [24532,24533,24534,24535] CONDITIONAL_S
IDLE 24534 [(4,4)] HALF_D_PLUS_2 [24525] [] [] [] [] [24532,24533,24534,24535] CONDITIONAL_S
DISCARD 24535 [(5,4)] 0 [24525] [] [] [] [] [24532,24533,24534,24535] CONDITIONAL_S
MERGE 24536 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24536,24537,24538,24539] CONDITIONAL_S
Y_MEAS 24537 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24536,24537,24538,24539] CONDITIONAL_S
IDLE 24538 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24536,24537,24538,24539] CONDITIONAL_S
DISCARD 24539 [(3,6)] 0 [] [] [] [] [] [24536,24537,24538,24539] CONDITIONAL_S
INJECT_T 24540 [(0,6)] D [] [] [] [] [] [] none
MERGE 24541 [(1,6),(2,6),(0,6)] D [] [24552,24553,24554,24555] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24542 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24543 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 24544 [(0,4)] D [] [] [] [] [] [] none
MERGE 24545 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24556,24557,24558,24559] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24546 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24547 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24548 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24549 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24550 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24551 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24552 [(2,6),(3,6)] D [24541] [] [] [] [((2,6),(3,6))] [24552,24553,24554,24555] CONDITIONAL_S
Y_MEAS 24553 [(3,6)] HALF_D_PLUS_2 [24541] [] [] [] [] [24552,24553,24554,24555] CONDITIONAL_S
IDLE 24554 [(2,6)] HALF_D_PLUS_2 [24541] [] [] [] [] [24552,24553,24554,24555] CONDITIONAL_S
DISCARD 24555 [(3,6)] 0 [24541] [] [] [] [] [24552,24553,24554,24555] CONDITIONAL_S
MERGE 24556 [(4,4),(5,4)] D [24545] [] [] [] [((4,4),(5,4))] [24556,24557,24558,24559] CONDITIONAL_S
Y_MEAS 24557 [(5,4)] HALF_D_PLUS_2 [24545] [] [] [] [] [24556,24557,24558,24559] CONDITIONAL_S
IDLE 24558 [(4,4)] HALF_D_PLUS_2 [24545] [] [] [] [] [24556,24557,24558,24559] CONDITIONAL_S
DISCARD 24559 [(5,4)] 0 [24545] [] [] [] [] [24556,24557,24558,24559] CONDITIONAL_S
MERGE 24560 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24560,24561,24562,24563] CONDITIONAL_S
Y_MEAS 24561 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24560,24561,24562,24563] CONDITIONAL_S
IDLE 24562 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24560,24561,24562,24563] CONDITIONAL_S
DISCARD 24563 [(3,6)] 0 [] [] [] [] [] [24560,24561,24562,24563] CONDITIONAL_S
INJECT_T 24564 [(0,6)] D [] [] [] [] [] [] none
MERGE 24565 [(1,6),(2,6),(0,6)] D [] [24580,24581,24582,24583] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24566 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24567 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24568 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24568,24569,24570,24571] CONDITIONAL_S
Y_MEAS 24569 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24568,24569,24570,24571] CONDITIONAL_S
IDLE 24570 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24568,24569,24570,24571] CONDITIONAL_S
DISCARD 24571 [(5,4)] 0 [] [] [] [] [] [24568,24569,24570,24571] CONDITIONAL_S
INJECT_T 24572 [(0,4)] D [] [] [] [] [] [] none
MERGE 24573 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24584,24585,24586,24587] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24574 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24575 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24576 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24577 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24578 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24579 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24580 [(2,6),(3,6)] D [24565] [] [] [] [((2,6),(3,6))] [24580,24581,24582,24583] CONDITIONAL_S
Y_MEAS 24581 [(3,6)] HALF_D_PLUS_2 [24565] [] [] [] [] [24580,24581,24582,24583] CONDITIONAL_S
IDLE 24582 [(2,6)] HALF_D_PLUS_2 [24565] [] [] [] [] [24580,24581,24582,24583] CONDITIONAL_S
DISCARD 24583 [(3,6)] 0 [24565] [] [] [] [] [24580,24581,24582,24583] CONDITIONAL_S
MERGE 24584 [(4,4),(5,4)] D [24573] [] [] [] [((4,4),(5,4))] [24584,24585,24586,24587] CONDITIONAL_S
Y_MEAS 24585 [(5,4)] HALF_D_PLUS_2 [24573] [] [] [] [] [24584,24585,24586,24587] CONDITIONAL_S
IDLE 24586 [(4,4)] HALF_D_PLUS_2 [24573] [] [] [] [] [24584,24585,24586,24587] CONDITIONAL_S
DISCARD 24587 [(5,4)] 0 [24573] [] [] [] [] [24584,24585,24586,24587] CONDITIONAL_S
MERGE 24588 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24588,24589,24590,24591] CONDITIONAL_S
Y_MEAS 24589 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24588,24589,24590,24591] CONDITIONAL_S
IDLE 24590 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24588,24589,24590,24591] CONDITIONAL_S
DISCARD 24591 [(3,6)] 0 [] [] [] [] [] [24588,24589,24590,24591] CONDITIONAL_S
MERGE 24592 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24592,24593,24594,24595] CONDITIONAL_S
Y_MEAS 24593 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24592,24593,24594,24595] CONDITIONAL_S
IDLE 24594 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24592,24593,24594,24595] CONDITIONAL_S
DISCARD 24595 [(5,4)] 0 [] [] [] [] [] [24592,24593,24594,24595] CONDITIONAL_S
INJECT_T 24596 [(0,4)] D [] [] [] [] [] [] none
MERGE 24597 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24604,24605,24606,24607] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24598 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24599 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24600 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24601 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24602 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24603 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24604 [(4,4),(5,4)] D [24597] [] [] [] [((4,4),(5,4))] [24604,24605,24606,24607] CONDITIONAL_S
Y_MEAS 24605 [(5,4)] HALF_D_PLUS_2 [24597] [] [] [] [] [24604,24605,24606,24607] CONDITIONAL_S
IDLE 24606 [(4,4)] HALF_D_PLUS_2 [24597] [] [] [] [] [24604,24605,24606,24607] CONDITIONAL_S
DISCARD 24607 [(5,4)] 0 [24597] [] [] [] [] [24604,24605,24606,24607] CONDITIONAL_S
INJECT_T 24608 [(0,4)] D [] [] [] [] [] [] none
MERGE 24609 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24616,24617,24618,24619] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24610 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24611 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24612 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24613 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24614 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24615 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24616 [(4,4),(5,4)] D [24609] [] [] [] [((4,4),(5,4))] [24616,24617,24618,24619] CONDITIONAL_S
Y_MEAS 24617 [(5,4)] HALF_D_PLUS_2 [24609] [] [] [] [] [24616,24617,24618,24619] CONDITIONAL_S
IDLE 24618 [(4,4)] HALF_D_PLUS_2 [24609] [] [] [] [] [24616,24617,24618,24619] CONDITIONAL_S
DISCARD 24619 [(5,4)] 0 [24609] [] [] [] [] [24616,24617,24618,24619] CONDITIONAL_S
MERGE 24620 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24620,24621,24622,24623] CONDITIONAL_S
Y_MEAS 24621 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24620,24621,24622,24623] CONDITIONAL_S
IDLE 24622 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24620,24621,24622,24623] CONDITIONAL_S
DISCARD 24623 [(3,6)] 0 [] [] [] [] [] [24620,24621,24622,24623] CONDITIONAL_S
INJECT_T 24624 [(0,4)] D [] [] [] [] [] [] none
MERGE 24625 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24632,24633,24634,24635] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24626 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24627 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24628 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24629 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24630 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24631 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24632 [(4,4),(5,4)] D [24625] [] [] [] [((4,4),(5,4))] [24632,24633,24634,24635] CONDITIONAL_S
Y_MEAS 24633 [(5,4)] HALF_D_PLUS_2 [24625] [] [] [] [] [24632,24633,24634,24635] CONDITIONAL_S
IDLE 24634 [(4,4)] HALF_D_PLUS_2 [24625] [] [] [] [] [24632,24633,24634,24635] CONDITIONAL_S
DISCARD 24635 [(5,4)] 0 [24625] [] [] [] [] [24632,24633,24634,24635] CONDITIONAL_S
INJECT_T 24636 [(0,4)] D [] [] [] [] [] [] none
MERGE 24637 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24644,24645,24646,24647] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24638 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24639 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24640 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24641 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24642 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24643 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24644 [(4,4),(5,4)] D [24637] [] [] [] [((4,4),(5,4))] [24644,24645,24646,24647] CONDITIONAL_S
Y_MEAS 24645 [(5,4)] HALF_D_PLUS_2 [24637] [] [] [] [] [24644,24645,24646,24647] CONDITIONAL_S
IDLE 24646 [(4,4)] HALF_D_PLUS_2 [24637] [] [] [] [] [24644,24645,24646,24647] CONDITIONAL_S
DISCARD 24647 [(5,4)] 0 [24637] [] [] [] [] [24644,24645,24646,24647] CONDITIONAL_S
MERGE 24648 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24648,24649,24650,24651] CONDITIONAL_S
Y_MEAS 24649 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24648,24649,24650,24651] CONDITIONAL_S
IDLE 24650 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24648,24649,24650,24651] CONDITIONAL_S
DISCARD 24651 [(5,4)] 0 [] [] [] [] [] [24648,24649,24650,24651] CONDITIONAL_S
INJECT_T 24652 [(0,4)] D [] [] [] [] [] [] none
MERGE 24653 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24660,24661,24662,24663] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24654 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24655 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24656 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24657 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24658 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24659 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24660 [(4,4),(5,4)] D [24653] [] [] [] [((4,4),(5,4))] [24660,24661,24662,24663] CONDITIONAL_S
Y_MEAS 24661 [(5,4)] HALF_D_PLUS_2 [24653] [] [] [] [] [24660,24661,24662,24663] CONDITIONAL_S
IDLE 24662 [(4,4)] HALF_D_PLUS_2 [24653] [] [] [] [] [24660,24661,24662,24663] CONDITIONAL_S
DISCARD 24663 [(5,4)] 0 [24653] [] [] [] [] [24660,24661,24662,24663] CONDITIONAL_S
MERGE 24664 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24664,24665,24666,24667] CONDITIONAL_S
Y_MEAS 24665 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24664,24665,24666,24667] CONDITIONAL_S
IDLE 24666 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24664,24665,24666,24667] CONDITIONAL_S
DISCARD 24667 [(5,4)] 0 [] [] [] [] [] [24664,24665,24666,24667] CONDITIONAL_S
INJECT_T 24668 [(0,4)] D [] [] [] [] [] [] none
MERGE 24669 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24676,24677,24678,24679] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24670 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24671 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24672 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24673 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24674 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24675 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24676 [(4,4),(5,4)] D [24669] [] [] [] [((4,4),(5,4))] [24676,24677,24678,24679] CONDITIONAL_S
Y_MEAS 24677 [(5,4)] HALF_D_PLUS_2 [24669] [] [] [] [] [24676,24677,24678,24679] CONDITIONAL_S
IDLE 24678 [(4,4)] HALF_D_PLUS_2 [24669] [] [] [] [] [24676,24677,24678,24679] CONDITIONAL_S
DISCARD 24679 [(5,4)] 0 [24669] [] [] [] [] [24676,24677,24678,24679] CONDITIONAL_S
INJECT_T 24680 [(0,4)] D [] [] [] [] [] [] none
MERGE 24681 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24688,24689,24690,24691] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24682 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24683 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24684 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24685 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24686 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24687 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24688 [(4,4),(5,4)] D [24681] [] [] [] [((4,4),(5,4))] [24688,24689,24690,24691] CONDITIONAL_S
Y_MEAS 24689 [(5,4)] HALF_D_PLUS_2 [24681] [] [] [] [] [24688,24689,24690,24691] CONDITIONAL_S
IDLE 24690 [(4,4)] HALF_D_PLUS_2 [24681] [] [] [] [] [24688,24689,24690,24691] CONDITIONAL_S
DISCARD 24691 [(5,4)] 0 [24681] [] [] [] [] [24688,24689,24690,24691] CONDITIONAL_S
MERGE 24692 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24692,24693,24694,24695] CONDITIONAL_S
Y_MEAS 24693 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24692,24693,24694,24695] CONDITIONAL_S
IDLE 24694 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24692,24693,24694,24695] CONDITIONAL_S
DISCARD 24695 [(5,4)] 0 [] [] [] [] [] [24692,24693,24694,24695] CONDITIONAL_S
INJECT_T 24696 [(0,4)] D [] [] [] [] [] [] none
MERGE 24697 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24704,24705,24706,24707] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24698 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24699 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24700 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24701 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24702 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24703 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24704 [(4,4),(5,4)] D [24697] [] [] [] [((4,4),(5,4))] [24704,24705,24706,24707] CONDITIONAL_S
Y_MEAS 24705 [(5,4)] HALF_D_PLUS_2 [24697] [] [] [] [] [24704,24705,24706,24707] CONDITIONAL_S
IDLE 24706 [(4,4)] HALF_D_PLUS_2 [24697] [] [] [] [] [24704,24705,24706,24707] CONDITIONAL_S
DISCARD 24707 [(5,4)] 0 [24697] [] [] [] [] [24704,24705,24706,24707] CONDITIONAL_S
INJECT_T 24708 [(0,4)] D [] [] [] [] [] [] none
MERGE 24709 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24716,24717,24718,24719] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24710 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24711 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24712 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24713 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24714 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24715 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24716 [(4,4),(5,4)] D [24709] [] [] [] [((4,4),(5,4))] [24716,24717,24718,24719] CONDITIONAL_S
Y_MEAS 24717 [(5,4)] HALF_D_PLUS_2 [24709] [] [] [] [] [24716,24717,24718,24719] CONDITIONAL_S
IDLE 24718 [(4,4)] HALF_D_PLUS_2 [24709] [] [] [] [] [24716,24717,24718,24719] CONDITIONAL_S
DISCARD 24719 [(5,4)] 0 [24709] [] [] [] [] [24716,24717,24718,24719] CONDITIONAL_S
MERGE 24720 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24720,24721,24722,24723] CONDITIONAL_S
Y_MEAS 24721 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24720,24721,24722,24723] CONDITIONAL_S
IDLE 24722 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24720,24721,24722,24723] CONDITIONAL_S
DISCARD 24723 [(5,4)] 0 [] [] [] [] [] [24720,24721,24722,24723] CONDITIONAL_S
INJECT_T 24724 [(0,4)] D [] [] [] [] [] [] none
MERGE 24725 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24732,24733,24734,24735] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24726 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24727 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24728 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24729 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24730 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24731 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24732 [(4,4),(5,4)] D [24725] [] [] [] [((4,4),(5,4))] [24732,24733,24734,24735] CONDITIONAL_S
Y_MEAS 24733 [(5,4)] HALF_D_PLUS_2 [24725] [] [] [] [] [24732,24733,24734,24735] CONDITIONAL_S
IDLE 24734 [(4,4)] HALF_D_PLUS_2 [24725] [] [] [] [] [24732,24733,24734,24735] CONDITIONAL_S
DISCARD 24735 [(5,4)] 0 [24725] [] [] [] [] [24732,24733,24734,24735] CONDITIONAL_S
INJECT_T 24736 [(0,4)] D [] [] [] [] [] [] none
MERGE 24737 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24744,24745,24746,24747] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24738 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24739 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24740 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24741 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24742 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24743 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24744 [(4,4),(5,4)] D [24737] [] [] [] [((4,4),(5,4))] [24744,24745,24746,24747] CONDITIONAL_S
Y_MEAS 24745 [(5,4)] HALF_D_PLUS_2 [24737] [] [] [] [] [24744,24745,24746,24747] CONDITIONAL_S
IDLE 24746 [(4,4)] HALF_D_PLUS_2 [24737] [] [] [] [] [24744,24745,24746,24747] CONDITIONAL_S
DISCARD 24747 [(5,4)] 0 [24737] [] [] [] [] [24744,24745,24746,24747] CONDITIONAL_S
INJECT_T 24748 [(0,4)] D [] [] [] [] [] [] none
MERGE 24749 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24756,24757,24758,24759] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24750 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24751 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24752 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24753 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24754 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24755 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24756 [(4,4),(5,4)] D [24749] [] [] [] [((4,4),(5,4))] [24756,24757,24758,24759] CONDITIONAL_S
Y_MEAS 24757 [(5,4)] HALF_D_PLUS_2 [24749] [] [] [] [] [24756,24757,24758,24759] CONDITIONAL_S
IDLE 24758 [(4,4)] HALF_D_PLUS_2 [24749] [] [] [] [] [24756,24757,24758,24759] CONDITIONAL_S
DISCARD 24759 [(5,4)] 0 [24749] [] [] [] [] [24756,24757,24758,24759] CONDITIONAL_S
INJECT_T 24760 [(0,4)] D [] [] [] [] [] [] none
MERGE 24761 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24768,24769,24770,24771] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24762 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24763 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24764 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24765 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24766 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24767 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24768 [(4,4),(5,4)] D [24761] [] [] [] [((4,4),(5,4))] [24768,24769,24770,24771] CONDITIONAL_S
Y_MEAS 24769 [(5,4)] HALF_D_PLUS_2 [24761] [] [] [] [] [24768,24769,24770,24771] CONDITIONAL_S
IDLE 24770 [(4,4)] HALF_D_PLUS_2 [24761] [] [] [] [] [24768,24769,24770,24771] CONDITIONAL_S
DISCARD 24771 [(5,4)] 0 [24761] [] [] [] [] [24768,24769,24770,24771] CONDITIONAL_S
INJECT_T 24772 [(0,4)] D [] [] [] [] [] [] none
MERGE 24773 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24780,24781,24782,24783] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24774 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24775 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24776 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24777 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24778 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24779 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24780 [(4,4),(5,4)] D [24773] [] [] [] [((4,4),(5,4))] [24780,24781,24782,24783] CONDITIONAL_S
Y_MEAS 24781 [(5,4)] HALF_D_PLUS_2 [24773] [] [] [] [] [24780,24781,24782,24783] CONDITIONAL_S
IDLE 24782 [(4,4)] HALF_D_PLUS_2 [24773] [] [] [] [] [24780,24781,24782,24783] CONDITIONAL_S
DISCARD 24783 [(5,4)] 0 [24773] [] [] [] [] [24780,24781,24782,24783] CONDITIONAL_S
MERGE 24784 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24784,24785,24786,24787] CONDITIONAL_S
Y_MEAS 24785 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24784,24785,24786,24787] CONDITIONAL_S
IDLE 24786 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24784,24785,24786,24787] CONDITIONAL_S
DISCARD 24787 [(5,4)] 0 [] [] [] [] [] [24784,24785,24786,24787] CONDITIONAL_S
INJECT_T 24788 [(0,4)] D [] [] [] [] [] [] none
MERGE 24789 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24796,24797,24798,24799] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24790 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24791 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24792 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24793 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24794 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24795 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24796 [(4,4),(5,4)] D [24789] [] [] [] [((4,4),(5,4))] [24796,24797,24798,24799] CONDITIONAL_S
Y_MEAS 24797 [(5,4)] HALF_D_PLUS_2 [24789] [] [] [] [] [24796,24797,24798,24799] CONDITIONAL_S
IDLE 24798 [(4,4)] HALF_D_PLUS_2 [24789] [] [] [] [] [24796,24797,24798,24799] CONDITIONAL_S
DISCARD 24799 [(5,4)] 0 [24789] [] [] [] [] [24796,24797,24798,24799] CONDITIONAL_S
INJECT_T 24800 [(0,4)] D [] [] [] [] [] [] none
MERGE 24801 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24808,24809,24810,24811] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24802 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24803 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24804 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24805 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24806 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24807 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24808 [(4,4),(5,4)] D [24801] [] [] [] [((4,4),(5,4))] [24808,24809,24810,24811] CONDITIONAL_S
Y_MEAS 24809 [(5,4)] HALF_D_PLUS_2 [24801] [] [] [] [] [24808,24809,24810,24811] CONDITIONAL_S
IDLE 24810 [(4,4)] HALF_D_PLUS_2 [24801] [] [] [] [] [24808,24809,24810,24811] CONDITIONAL_S
DISCARD 24811 [(5,4)] 0 [24801] [] [] [] [] [24808,24809,24810,24811] CONDITIONAL_S
INJECT_T 24812 [(0,4)] D [] [] [] [] [] [] none
MERGE 24813 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24820,24821,24822,24823] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24814 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24815 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24816 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24817 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24818 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24819 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24820 [(4,4),(5,4)] D [24813] [] [] [] [((4,4),(5,4))] [24820,24821,24822,24823] CONDITIONAL_S
Y_MEAS 24821 [(5,4)] HALF_D_PLUS_2 [24813] [] [] [] [] [24820,24821,24822,24823] CONDITIONAL_S
IDLE 24822 [(4,4)] HALF_D_PLUS_2 [24813] [] [] [] [] [24820,24821,24822,24823] CONDITIONAL_S
DISCARD 24823 [(5,4)] 0 [24813] [] [] [] [] [24820,24821,24822,24823] CONDITIONAL_S
MERGE 24824 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24824,24825,24826,24827] CONDITIONAL_S
Y_MEAS 24825 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24824,24825,24826,24827] CONDITIONAL_S
IDLE 24826 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24824,24825,24826,24827] CONDITIONAL_S
DISCARD 24827 [(5,4)] 0 [] [] [] [] [] [24824,24825,24826,24827] CONDITIONAL_S
INJECT_T 24828 [(0,4)] D [] [] [] [] [] [] none
MERGE 24829 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24836,24837,24838,24839] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24830 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24831 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24832 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24833 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24834 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24835 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24836 [(4,4),(5,4)] D [24829] [] [] [] [((4,4),(5,4))] [24836,24837,24838,24839] CONDITIONAL_S
Y_MEAS 24837 [(5,4)] HALF_D_PLUS_2 [24829] [] [] [] [] [24836,24837,24838,24839] CONDITIONAL_S
IDLE 24838 [(4,4)] HALF_D_PLUS_2 [24829] [] [] [] [] [24836,24837,24838,24839] CONDITIONAL_S
DISCARD 24839 [(5,4)] 0 [24829] [] [] [] [] [24836,24837,24838,24839] CONDITIONAL_S
MERGE 24840 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24840,24841,24842,24843] CONDITIONAL_S
Y_MEAS 24841 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24840,24841,24842,24843] CONDITIONAL_S
IDLE 24842 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24840,24841,24842,24843] CONDITIONAL_S
DISCARD 24843 [(5,4)] 0 [] [] [] [] [] [24840,24841,24842,24843] CONDITIONAL_S
INJECT_T 24844 [(0,4)] D [] [] [] [] [] [] none
MERGE 24845 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24852,24853,24854,24855] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24846 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24847 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24848 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24849 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24850 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24851 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24852 [(4,4),(5,4)] D [24845] [] [] [] [((4,4),(5,4))] [24852,24853,24854,24855] CONDITIONAL_S
Y_MEAS 24853 [(5,4)] HALF_D_PLUS_2 [24845] [] [] [] [] [24852,24853,24854,24855] CONDITIONAL_S
IDLE 24854 [(4,4)] HALF_D_PLUS_2 [24845] [] [] [] [] [24852,24853,24854,24855] CONDITIONAL_S
DISCARD 24855 [(5,4)] 0 [24845] [] [] [] [] [24852,24853,24854,24855] CONDITIONAL_S
INJECT_T 24856 [(0,4)] D [] [] [] [] [] [] none
MERGE 24857 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24864,24865,24866,24867] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24858 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24862 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24863 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24864 [(4,4),(5,4)] D [24857] [] [] [] [((4,4),(5,4))] [24864,24865,24866,24867] CONDITIONAL_S
Y_MEAS 24865 [(5,4)] HALF_D_PLUS_2 [24857] [] [] [] [] [24864,24865,24866,24867] CONDITIONAL_S
IDLE 24866 [(4,4)] HALF_D_PLUS_2 [24857] [] [] [] [] [24864,24865,24866,24867] CONDITIONAL_S
DISCARD 24867 [(5,4)] 0 [24857] [] [] [] [] [24864,24865,24866,24867] CONDITIONAL_S
MERGE 24868 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24868,24869,24870,24871] CONDITIONAL_S
Y_MEAS 24869 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24868,24869,24870,24871] CONDITIONAL_S
IDLE 24870 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24868,24869,24870,24871] CONDITIONAL_S
DISCARD 24871 [(5,4)] 0 [] [] [] [] [] [24868,24869,24870,24871] CONDITIONAL_S
INJECT_T 24872 [(0,4)] D [] [] [] [] [] [] none
MERGE 24873 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24880,24881,24882,24883] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24874 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24878 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24879 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24880 [(4,4),(5,4)] D [24873] [] [] [] [((4,4),(5,4))] [24880,24881,24882,24883] CONDITIONAL_S
Y_MEAS 24881 [(5,4)] HALF_D_PLUS_2 [24873] [] [] [] [] [24880,24881,24882,24883] CONDITIONAL_S
IDLE 24882 [(4,4)] HALF_D_PLUS_2 [24873] [] [] [] [] [24880,24881,24882,24883] CONDITIONAL_S
DISCARD 24883 [(5,4)] 0 [24873] [] [] [] [] [24880,24881,24882,24883] CONDITIONAL_S
MERGE 24884 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24884,24885,24886,24887] CONDITIONAL_S
Y_MEAS 24885 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24884,24885,24886,24887] CONDITIONAL_S
IDLE 24886 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24884,24885,24886,24887] CONDITIONAL_S
DISCARD 24887 [(5,4)] 0 [] [] [] [] [] [24884,24885,24886,24887] CONDITIONAL_S
INJECT_T 24888 [(0,4)] D [] [] [] [] [] [] none
MERGE 24889 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24896,24897,24898,24899] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24890 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24891 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24892 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24893 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24894 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24895 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24896 [(4,4),(5,4)] D [24889] [] [] [] [((4,4),(5,4))] [24896,24897,24898,24899] CONDITIONAL_S
Y_MEAS 24897 [(5,4)] HALF_D_PLUS_2 [24889] [] [] [] [] [24896,24897,24898,24899] CONDITIONAL_S
IDLE 24898 [(4,4)] HALF_D_PLUS_2 [24889] [] [] [] [] [24896,24897,24898,24899] CONDITIONAL_S
DISCARD 24899 [(5,4)] 0 [24889] [] [] [] [] [24896,24897,24898,24899] CONDITIONAL_S
INJECT_T 24900 [(0,4)] D [] [] [] [] [] [] none
MERGE 24901 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24908,24909,24910,24911] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24902 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24903 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24904 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24905 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24906 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24907 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24908 [(4,4),(5,4)] D [24901] [] [] [] [((4,4),(5,4))] [24908,24909,24910,24911] CONDITIONAL_S
Y_MEAS 24909 [(5,4)] HALF_D_PLUS_2 [24901] [] [] [] [] [24908,24909,24910,24911] CONDITIONAL_S
IDLE 24910 [(4,4)] HALF_D_PLUS_2 [24901] [] [] [] [] [24908,24909,24910,24911] CONDITIONAL_S
DISCARD 24911 [(5,4)] 0 [24901] [] [] [] [] [24908,24909,24910,24911] CONDITIONAL_S
INJECT_T 24912 [(0,4)] D [] [] [] [] [] [] none
MERGE 24913 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24920,24921,24922,24923] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24914 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24915 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24916 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24917 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24918 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24919 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24920 [(4,4),(5,4)] D [24913] [] [] [] [((4,4),(5,4))] [24920,24921,24922,24923] CONDITIONAL_S
Y_MEAS 24921 [(5,4)] HALF_D_PLUS_2 [24913] [] [] [] [] [24920,24921,24922,24923] CONDITIONAL_S
IDLE 24922 [(4,4)] HALF_D_PLUS_2 [24913] [] [] [] [] [24920,24921,24922,24923] CONDITIONAL_S
DISCARD 24923 [(5,4)] 0 [24913] [] [] [] [] [24920,24921,24922,24923] CONDITIONAL_S
INJECT_T 24924 [(0,4)] D [] [] [] [] [] [] none
MERGE 24925 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24932,24933,24934,24935] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24926 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24927 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24928 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24929 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24930 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24931 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24932 [(4,4),(5,4)] D [24925] [] [] [] [((4,4),(5,4))] [24932,24933,24934,24935] CONDITIONAL_S
Y_MEAS 24933 [(5,4)] HALF_D_PLUS_2 [24925] [] [] [] [] [24932,24933,24934,24935] CONDITIONAL_S
IDLE 24934 [(4,4)] HALF_D_PLUS_2 [24925] [] [] [] [] [24932,24933,24934,24935] CONDITIONAL_S
DISCARD 24935 [(5,4)] 0 [24925] [] [] [] [] [24932,24933,24934,24935] CONDITIONAL_S
MERGE 24936 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24936,24937,24938,24939] CONDITIONAL_S
Y_MEAS 24937 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24936,24937,24938,24939] CONDITIONAL_S
IDLE 24938 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24936,24937,24938,24939] CONDITIONAL_S
DISCARD 24939 [(5,4)] 0 [] [] [] [] [] [24936,24937,24938,24939] CONDITIONAL_S
INJECT_T 24940 [(0,4)] D [] [] [] [] [] [] none
MERGE 24941 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24948,24949,24950,24951] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24942 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24943 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24944 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24945 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24946 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24947 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24948 [(4,4),(5,4)] D [24941] [] [] [] [((4,4),(5,4))] [24948,24949,24950,24951] CONDITIONAL_S
Y_MEAS 24949 [(5,4)] HALF_D_PLUS_2 [24941] [] [] [] [] [24948,24949,24950,24951] CONDITIONAL_S
IDLE 24950 [(4,4)] HALF_D_PLUS_2 [24941] [] [] [] [] [24948,24949,24950,24951] CONDITIONAL_S
DISCARD 24951 [(5,4)] 0 [24941] [] [] [] [] [24948,24949,24950,24951] CONDITIONAL_S
INJECT_T 24952 [(0,4)] D [] [] [] [] [] [] none
MERGE 24953 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24960,24961,24962,24963] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24954 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24955 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24956 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24957 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24958 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24959 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24960 [(4,4),(5,4)] D [24953] [] [] [] [((4,4),(5,4))] [24960,24961,24962,24963] CONDITIONAL_S
Y_MEAS 24961 [(5,4)] HALF_D_PLUS_2 [24953] [] [] [] [] [24960,24961,24962,24963] CONDITIONAL_S
IDLE 24962 [(4,4)] HALF_D_PLUS_2 [24953] [] [] [] [] [24960,24961,24962,24963] CONDITIONAL_S
DISCARD 24963 [(5,4)] 0 [24953] [] [] [] [] [24960,24961,24962,24963] CONDITIONAL_S
MERGE 24964 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24964,24965,24966,24967] CONDITIONAL_S
Y_MEAS 24965 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24964,24965,24966,24967] CONDITIONAL_S
IDLE 24966 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24964,24965,24966,24967] CONDITIONAL_S
DISCARD 24967 [(5,4)] 0 [] [] [] [] [] [24964,24965,24966,24967] CONDITIONAL_S
INJECT_T 24968 [(0,4)] D [] [] [] [] [] [] none
MERGE 24969 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24976,24977,24978,24979] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24970 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24971 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24972 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24973 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24974 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24975 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24976 [(4,4),(5,4)] D [24969] [] [] [] [((4,4),(5,4))] [24976,24977,24978,24979] CONDITIONAL_S
Y_MEAS 24977 [(5,4)] HALF_D_PLUS_2 [24969] [] [] [] [] [24976,24977,24978,24979] CONDITIONAL_S
IDLE 24978 [(4,4)] HALF_D_PLUS_2 [24969] [] [] [] [] [24976,24977,24978,24979] CONDITIONAL_S
DISCARD 24979 [(5,4)] 0 [24969] [] [] [] [] [24976,24977,24978,24979] CONDITIONAL_S
INJECT_T 24980 [(0,4)] D [] [] [] [] [] [] none
MERGE 24981 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [24988,24989,24990,24991] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24982 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24983 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24984 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 24985 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24986 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24987 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 24988 [(4,4),(5,4)] D [24981] [] [] [] [((4,4),(5,4))] [24988,24989,24990,24991] CONDITIONAL_S
Y_MEAS 24989 [(5,4)] HALF_D_PLUS_2 [24981] [] [] [] [] [24988,24989,24990,24991] CONDITIONAL_S
IDLE 24990 [(4,4)] HALF_D_PLUS_2 [24981] [] [] [] [] [24988,24989,24990,24991] CONDITIONAL_S
DISCARD 24991 [(5,4)] 0 [24981] [] [] [] [] [24988,24989,24990,24991] CONDITIONAL_S
MERGE 24992 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [24992,24993,24994,24995] CONDITIONAL_S
Y_MEAS 24993 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [24992,24993,24994,24995] CONDITIONAL_S
IDLE 24994 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [24992,24993,24994,24995] CONDITIONAL_S
DISCARD 24995 [(5,4)] 0 [] [] [] [] [] [24992,24993,24994,24995] CONDITIONAL_S
INJECT_T 24996 [(0,4)] D [] [] [] [] [] [] none
MERGE 24997 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [25004,25005,25006,25007] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 24998 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24999 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 25000 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 25001 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 25002 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 25003 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 25004 [(4,4),(5,4)] D [24997] [] [] [] [((4,4),(5,4))] [25004,25005,25006,25007] CONDITIONAL_S
Y_MEAS 25005 [(5,4)] HALF_D_PLUS_2 [24997] [] [] [] [] [25004,25005,25006,25007] CONDITIONAL_S
IDLE 25006 [(4,4)] HALF_D_PLUS_2 [24997] [] [] [] [] [25004,25005,25006,25007] CONDITIONAL_S
DISCARD 25007 [(5,4)] 0 [24997] [] [] [] [] [25004,25005,25006,25007] CONDITIONAL_S
INJECT_T 25008 [(0,4)] D [] [] [] [] [] [] none
MERGE 25009 [(4,4),(0,4),(3,4),(1,5),(1,4),(2,5),(3,5)] D [] [25016,25017,25018,25019] [] [] [((3,5),(3,4)),((1,4),(1,5)),((3,4),(4,4)),((2,5),(3,5)),((1,5),(2,5)),((0,4),(1,4))] [] none
DISCARD 25010 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 25011 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 25012 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 25013 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 25014 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 25015 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 25016 [(4,4),(5,4)] D [25009] [] [] [] [((4,4),(5,4))] [25016,25017,25018,25019] CONDITIONAL_S
Y_MEAS 25017 [(5,4)] HALF_D_PLUS_2 [25009] [] [] [] [] [25016,25017,25018,25019] CONDITIONAL_S
IDLE 25018 [(4,4)] HALF_D_PLUS_2 [25009] [] [] [] [] [25016,25017,25018,25019] CONDITIONAL_S
DISCARD 25019 [(5,4)] 0 [25009] [] [] [] [] [25016,25017,25018,25019] CONDITIONAL_S
MERGE 25020 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [25020,25021,25022,25023] CONDITIONAL_S
Y_MEAS 25021 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [25020,25021,25022,25023] CONDITIONAL_S
IDLE 25022 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [25020,25021,25022,25023] CONDITIONAL_S
DISCARD 25023 [(5,4)] 0 [] [] [] [] [] [25020,25021,25022,25023] CONDITIONAL_S
MERGE 25024 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [25024,25025,25026,25027] CONDITIONAL_S
Y_MEAS 25025 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [25024,25025,25026,25027] CONDITIONAL_S
IDLE 25026 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [25024,25025,25026,25027] CONDITIONAL_S
DISCARD 25027 [(5,4)] 0 [] [] [] [] [] [25024,25025,25026,25027] CONDITIONAL_S
MERGE 25028 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [25028,25029,25030,25031] CONDITIONAL_S
Y_MEAS 25029 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [25028,25029,25030,25031] CONDITIONAL_S
IDLE 25030 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [25028,25029,25030,25031] CONDITIONAL_S
DISCARD 25031 [(5,4)] 0 [] [] [] [] [] [25028,25029,25030,25031] CONDITIONAL_S
MERGE 25032 [(4,4),(3,4),(3,1),(3,3),(3,2),(4,1)] D [] [] [] [] [((3,3),(3,4)),((3,2),(3,3)),((3,1),(3,2)),((3,4),(4,4)),((4,1),(3,1))] [] none
DISCARD 25033 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25034 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25035 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 25036 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 25037 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 25038 [(4,1)] 0 [] [] [] [] [] [] none
INJECT_T 25039 [(4,0)] D [] [] [] [] [] [] none
MERGE 25040 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25048,25045,25046,25047] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25041 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25042 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25043 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25044 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25045 [(4,2),(5,2)] D [25040] [] [] [] [((4,2),(5,2))] [25048,25045,25046,25047] CONDITIONAL_S
Y_MEAS 25046 [(5,2)] HALF_D_PLUS_2 [25040] [] [] [] [] [25048,25045,25046,25047] CONDITIONAL_S
IDLE 25047 [(4,2)] HALF_D_PLUS_2 [25040] [] [] [] [] [25048,25045,25046,25047] CONDITIONAL_S
DISCARD 25048 [(5,2)] 0 [25040] [] [] [] [] [25048,25045,25046,25047] CONDITIONAL_S
MERGE 25049 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25049,25050,25051,25052] CONDITIONAL_S
Y_MEAS 25050 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25049,25050,25051,25052] CONDITIONAL_S
IDLE 25051 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25049,25050,25051,25052] CONDITIONAL_S
DISCARD 25052 [(5,2)] 0 [] [] [] [] [] [25049,25050,25051,25052] CONDITIONAL_S
MERGE 25053 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25056,25053,25054,25055] CONDITIONAL_S
Y_MEAS 25054 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25056,25053,25054,25055] CONDITIONAL_S
IDLE 25055 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25056,25053,25054,25055] CONDITIONAL_S
DISCARD 25056 [(5,2)] 0 [] [] [] [] [] [25056,25053,25054,25055] CONDITIONAL_S
MERGE 25057 [(4,4),(3,4),(3,1),(3,3),(3,2),(4,1)] D [] [] [] [] [((3,3),(3,4)),((3,2),(3,3)),((3,1),(3,2)),((3,4),(4,4)),((4,1),(3,1))] [] none
DISCARD 25058 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25059 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25060 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 25061 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 25062 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 25063 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 25064 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25064,25065,25066,25067] CONDITIONAL_S
Y_MEAS 25065 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25064,25065,25066,25067] CONDITIONAL_S
IDLE 25066 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25064,25065,25066,25067] CONDITIONAL_S
DISCARD 25067 [(5,2)] 0 [] [] [] [] [] [25064,25065,25066,25067] CONDITIONAL_S
MERGE 25068 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25068,25069,25070,25071] CONDITIONAL_S
Y_MEAS 25069 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25068,25069,25070,25071] CONDITIONAL_S
IDLE 25070 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25068,25069,25070,25071] CONDITIONAL_S
DISCARD 25071 [(5,2)] 0 [] [] [] [] [] [25068,25069,25070,25071] CONDITIONAL_S
INJECT_T 25072 [(4,0)] D [] [] [] [] [] [] none
MERGE 25073 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25080,25081,25078,25079] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25074 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25075 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25076 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25077 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25078 [(4,2),(5,2)] D [25073] [] [] [] [((4,2),(5,2))] [25080,25081,25078,25079] CONDITIONAL_S
Y_MEAS 25079 [(5,2)] HALF_D_PLUS_2 [25073] [] [] [] [] [25080,25081,25078,25079] CONDITIONAL_S
IDLE 25080 [(4,2)] HALF_D_PLUS_2 [25073] [] [] [] [] [25080,25081,25078,25079] CONDITIONAL_S
DISCARD 25081 [(5,2)] 0 [25073] [] [] [] [] [25080,25081,25078,25079] CONDITIONAL_S
INJECT_T 25082 [(4,0)] D [] [] [] [] [] [] none
MERGE 25083 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25088,25089,25090,25091] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25084 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25085 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25086 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25087 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25088 [(4,2),(5,2)] D [25083] [] [] [] [((4,2),(5,2))] [25088,25089,25090,25091] CONDITIONAL_S
Y_MEAS 25089 [(5,2)] HALF_D_PLUS_2 [25083] [] [] [] [] [25088,25089,25090,25091] CONDITIONAL_S
IDLE 25090 [(4,2)] HALF_D_PLUS_2 [25083] [] [] [] [] [25088,25089,25090,25091] CONDITIONAL_S
DISCARD 25091 [(5,2)] 0 [25083] [] [] [] [] [25088,25089,25090,25091] CONDITIONAL_S
INJECT_T 25092 [(4,0)] D [] [] [] [] [] [] none
MERGE 25093 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25098,25099,25100,25101] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25094 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25095 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25096 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25097 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25098 [(4,2),(5,2)] D [25093] [] [] [] [((4,2),(5,2))] [25098,25099,25100,25101] CONDITIONAL_S
Y_MEAS 25099 [(5,2)] HALF_D_PLUS_2 [25093] [] [] [] [] [25098,25099,25100,25101] CONDITIONAL_S
IDLE 25100 [(4,2)] HALF_D_PLUS_2 [25093] [] [] [] [] [25098,25099,25100,25101] CONDITIONAL_S
DISCARD 25101 [(5,2)] 0 [25093] [] [] [] [] [25098,25099,25100,25101] CONDITIONAL_S
INJECT_T 25102 [(4,0)] D [] [] [] [] [] [] none
MERGE 25103 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25108,25109,25110,25111] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25104 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25105 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25106 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25107 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25108 [(4,2),(5,2)] D [25103] [] [] [] [((4,2),(5,2))] [25108,25109,25110,25111] CONDITIONAL_S
Y_MEAS 25109 [(5,2)] HALF_D_PLUS_2 [25103] [] [] [] [] [25108,25109,25110,25111] CONDITIONAL_S
IDLE 25110 [(4,2)] HALF_D_PLUS_2 [25103] [] [] [] [] [25108,25109,25110,25111] CONDITIONAL_S
DISCARD 25111 [(5,2)] 0 [25103] [] [] [] [] [25108,25109,25110,25111] CONDITIONAL_S
INJECT_T 25112 [(4,0)] D [] [] [] [] [] [] none
MERGE 25113 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25120,25121,25118,25119] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25114 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25115 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25116 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25117 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25118 [(4,2),(5,2)] D [25113] [] [] [] [((4,2),(5,2))] [25120,25121,25118,25119] CONDITIONAL_S
Y_MEAS 25119 [(5,2)] HALF_D_PLUS_2 [25113] [] [] [] [] [25120,25121,25118,25119] CONDITIONAL_S
IDLE 25120 [(4,2)] HALF_D_PLUS_2 [25113] [] [] [] [] [25120,25121,25118,25119] CONDITIONAL_S
DISCARD 25121 [(5,2)] 0 [25113] [] [] [] [] [25120,25121,25118,25119] CONDITIONAL_S
MERGE 25122 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25122,25123,25124,25125] CONDITIONAL_S
Y_MEAS 25123 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25122,25123,25124,25125] CONDITIONAL_S
IDLE 25124 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25122,25123,25124,25125] CONDITIONAL_S
DISCARD 25125 [(5,2)] 0 [] [] [] [] [] [25122,25123,25124,25125] CONDITIONAL_S
INJECT_T 25126 [(4,0)] D [] [] [] [] [] [] none
MERGE 25127 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25132,25133,25134,25135] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25128 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25129 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25130 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25131 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25132 [(4,2),(5,2)] D [25127] [] [] [] [((4,2),(5,2))] [25132,25133,25134,25135] CONDITIONAL_S
Y_MEAS 25133 [(5,2)] HALF_D_PLUS_2 [25127] [] [] [] [] [25132,25133,25134,25135] CONDITIONAL_S
IDLE 25134 [(4,2)] HALF_D_PLUS_2 [25127] [] [] [] [] [25132,25133,25134,25135] CONDITIONAL_S
DISCARD 25135 [(5,2)] 0 [25127] [] [] [] [] [25132,25133,25134,25135] CONDITIONAL_S
MERGE 25136 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25136,25137,25138,25139] CONDITIONAL_S
Y_MEAS 25137 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25136,25137,25138,25139] CONDITIONAL_S
IDLE 25138 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25136,25137,25138,25139] CONDITIONAL_S
DISCARD 25139 [(5,2)] 0 [] [] [] [] [] [25136,25137,25138,25139] CONDITIONAL_S
INJECT_T 25140 [(4,0)] D [] [] [] [] [] [] none
MERGE 25141 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25146,25147,25148,25149] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25142 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25143 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25144 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25145 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25146 [(4,2),(5,2)] D [25141] [] [] [] [((4,2),(5,2))] [25146,25147,25148,25149] CONDITIONAL_S
Y_MEAS 25147 [(5,2)] HALF_D_PLUS_2 [25141] [] [] [] [] [25146,25147,25148,25149] CONDITIONAL_S
IDLE 25148 [(4,2)] HALF_D_PLUS_2 [25141] [] [] [] [] [25146,25147,25148,25149] CONDITIONAL_S
DISCARD 25149 [(5,2)] 0 [25141] [] [] [] [] [25146,25147,25148,25149] CONDITIONAL_S
INJECT_T 25150 [(4,0)] D [] [] [] [] [] [] none
MERGE 25151 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25156,25157,25158,25159] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25152 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25153 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25154 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25155 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25156 [(4,2),(5,2)] D [25151] [] [] [] [((4,2),(5,2))] [25156,25157,25158,25159] CONDITIONAL_S
Y_MEAS 25157 [(5,2)] HALF_D_PLUS_2 [25151] [] [] [] [] [25156,25157,25158,25159] CONDITIONAL_S
IDLE 25158 [(4,2)] HALF_D_PLUS_2 [25151] [] [] [] [] [25156,25157,25158,25159] CONDITIONAL_S
DISCARD 25159 [(5,2)] 0 [25151] [] [] [] [] [25156,25157,25158,25159] CONDITIONAL_S
INJECT_T 25160 [(4,0)] D [] [] [] [] [] [] none
MERGE 25161 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25168,25169,25166,25167] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25162 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25163 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25164 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25165 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25166 [(4,2),(5,2)] D [25161] [] [] [] [((4,2),(5,2))] [25168,25169,25166,25167] CONDITIONAL_S
Y_MEAS 25167 [(5,2)] HALF_D_PLUS_2 [25161] [] [] [] [] [25168,25169,25166,25167] CONDITIONAL_S
IDLE 25168 [(4,2)] HALF_D_PLUS_2 [25161] [] [] [] [] [25168,25169,25166,25167] CONDITIONAL_S
DISCARD 25169 [(5,2)] 0 [25161] [] [] [] [] [25168,25169,25166,25167] CONDITIONAL_S
MERGE 25170 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25170,25171,25172,25173] CONDITIONAL_S
Y_MEAS 25171 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25170,25171,25172,25173] CONDITIONAL_S
IDLE 25172 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25170,25171,25172,25173] CONDITIONAL_S
DISCARD 25173 [(5,2)] 0 [] [] [] [] [] [25170,25171,25172,25173] CONDITIONAL_S
INJECT_T 25174 [(4,0)] D [] [] [] [] [] [] none
MERGE 25175 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25180,25181,25182,25183] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25176 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25177 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25178 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25179 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25180 [(4,2),(5,2)] D [25175] [] [] [] [((4,2),(5,2))] [25180,25181,25182,25183] CONDITIONAL_S
Y_MEAS 25181 [(5,2)] HALF_D_PLUS_2 [25175] [] [] [] [] [25180,25181,25182,25183] CONDITIONAL_S
IDLE 25182 [(4,2)] HALF_D_PLUS_2 [25175] [] [] [] [] [25180,25181,25182,25183] CONDITIONAL_S
DISCARD 25183 [(5,2)] 0 [25175] [] [] [] [] [25180,25181,25182,25183] CONDITIONAL_S
INJECT_T 25184 [(4,0)] D [] [] [] [] [] [] none
MERGE 25185 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25192,25193,25190,25191] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25186 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25187 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25188 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25189 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25190 [(4,2),(5,2)] D [25185] [] [] [] [((4,2),(5,2))] [25192,25193,25190,25191] CONDITIONAL_S
Y_MEAS 25191 [(5,2)] HALF_D_PLUS_2 [25185] [] [] [] [] [25192,25193,25190,25191] CONDITIONAL_S
IDLE 25192 [(4,2)] HALF_D_PLUS_2 [25185] [] [] [] [] [25192,25193,25190,25191] CONDITIONAL_S
DISCARD 25193 [(5,2)] 0 [25185] [] [] [] [] [25192,25193,25190,25191] CONDITIONAL_S
MERGE 25194 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25194,25195,25196,25197] CONDITIONAL_S
Y_MEAS 25195 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25194,25195,25196,25197] CONDITIONAL_S
IDLE 25196 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25194,25195,25196,25197] CONDITIONAL_S
DISCARD 25197 [(5,2)] 0 [] [] [] [] [] [25194,25195,25196,25197] CONDITIONAL_S
INJECT_T 25198 [(4,0)] D [] [] [] [] [] [] none
MERGE 25199 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25204,25205,25206,25207] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25200 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25201 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25202 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25203 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25204 [(4,2),(5,2)] D [25199] [] [] [] [((4,2),(5,2))] [25204,25205,25206,25207] CONDITIONAL_S
Y_MEAS 25205 [(5,2)] HALF_D_PLUS_2 [25199] [] [] [] [] [25204,25205,25206,25207] CONDITIONAL_S
IDLE 25206 [(4,2)] HALF_D_PLUS_2 [25199] [] [] [] [] [25204,25205,25206,25207] CONDITIONAL_S
DISCARD 25207 [(5,2)] 0 [25199] [] [] [] [] [25204,25205,25206,25207] CONDITIONAL_S
MERGE 25208 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25208,25209,25210,25211] CONDITIONAL_S
Y_MEAS 25209 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25208,25209,25210,25211] CONDITIONAL_S
IDLE 25210 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25208,25209,25210,25211] CONDITIONAL_S
DISCARD 25211 [(5,2)] 0 [] [] [] [] [] [25208,25209,25210,25211] CONDITIONAL_S
INJECT_T 25212 [(4,0)] D [] [] [] [] [] [] none
MERGE 25213 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25218,25219,25220,25221] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25214 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25215 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25216 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25217 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25218 [(4,2),(5,2)] D [25213] [] [] [] [((4,2),(5,2))] [25218,25219,25220,25221] CONDITIONAL_S
Y_MEAS 25219 [(5,2)] HALF_D_PLUS_2 [25213] [] [] [] [] [25218,25219,25220,25221] CONDITIONAL_S
IDLE 25220 [(4,2)] HALF_D_PLUS_2 [25213] [] [] [] [] [25218,25219,25220,25221] CONDITIONAL_S
DISCARD 25221 [(5,2)] 0 [25213] [] [] [] [] [25218,25219,25220,25221] CONDITIONAL_S
MERGE 25222 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25224,25225,25222,25223] CONDITIONAL_S
Y_MEAS 25223 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25224,25225,25222,25223] CONDITIONAL_S
IDLE 25224 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25224,25225,25222,25223] CONDITIONAL_S
DISCARD 25225 [(5,2)] 0 [] [] [] [] [] [25224,25225,25222,25223] CONDITIONAL_S
INJECT_T 25226 [(4,0)] D [] [] [] [] [] [] none
MERGE 25227 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25232,25233,25234,25235] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25228 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25229 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25230 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25231 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25232 [(4,2),(5,2)] D [25227] [] [] [] [((4,2),(5,2))] [25232,25233,25234,25235] CONDITIONAL_S
Y_MEAS 25233 [(5,2)] HALF_D_PLUS_2 [25227] [] [] [] [] [25232,25233,25234,25235] CONDITIONAL_S
IDLE 25234 [(4,2)] HALF_D_PLUS_2 [25227] [] [] [] [] [25232,25233,25234,25235] CONDITIONAL_S
DISCARD 25235 [(5,2)] 0 [25227] [] [] [] [] [25232,25233,25234,25235] CONDITIONAL_S
INJECT_T 25236 [(4,0)] D [] [] [] [] [] [] none
MERGE 25237 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25242,25243,25244,25245] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25238 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25239 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25240 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25241 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25242 [(4,2),(5,2)] D [25237] [] [] [] [((4,2),(5,2))] [25242,25243,25244,25245] CONDITIONAL_S
Y_MEAS 25243 [(5,2)] HALF_D_PLUS_2 [25237] [] [] [] [] [25242,25243,25244,25245] CONDITIONAL_S
IDLE 25244 [(4,2)] HALF_D_PLUS_2 [25237] [] [] [] [] [25242,25243,25244,25245] CONDITIONAL_S
DISCARD 25245 [(5,2)] 0 [25237] [] [] [] [] [25242,25243,25244,25245] CONDITIONAL_S
INJECT_T 25246 [(4,0)] D [] [] [] [] [] [] none
MERGE 25247 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25252,25253,25254,25255] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25248 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25249 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25250 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25251 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25252 [(4,2),(5,2)] D [25247] [] [] [] [((4,2),(5,2))] [25252,25253,25254,25255] CONDITIONAL_S
Y_MEAS 25253 [(5,2)] HALF_D_PLUS_2 [25247] [] [] [] [] [25252,25253,25254,25255] CONDITIONAL_S
IDLE 25254 [(4,2)] HALF_D_PLUS_2 [25247] [] [] [] [] [25252,25253,25254,25255] CONDITIONAL_S
DISCARD 25255 [(5,2)] 0 [25247] [] [] [] [] [25252,25253,25254,25255] CONDITIONAL_S
INJECT_T 25256 [(4,0)] D [] [] [] [] [] [] none
MERGE 25257 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25264,25265,25262,25263] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25258 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25259 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25260 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25261 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25262 [(4,2),(5,2)] D [25257] [] [] [] [((4,2),(5,2))] [25264,25265,25262,25263] CONDITIONAL_S
Y_MEAS 25263 [(5,2)] HALF_D_PLUS_2 [25257] [] [] [] [] [25264,25265,25262,25263] CONDITIONAL_S
IDLE 25264 [(4,2)] HALF_D_PLUS_2 [25257] [] [] [] [] [25264,25265,25262,25263] CONDITIONAL_S
DISCARD 25265 [(5,2)] 0 [25257] [] [] [] [] [25264,25265,25262,25263] CONDITIONAL_S
INJECT_T 25266 [(4,0)] D [] [] [] [] [] [] none
MERGE 25267 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25272,25273,25274,25275] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25268 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25269 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25270 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25271 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25272 [(4,2),(5,2)] D [25267] [] [] [] [((4,2),(5,2))] [25272,25273,25274,25275] CONDITIONAL_S
Y_MEAS 25273 [(5,2)] HALF_D_PLUS_2 [25267] [] [] [] [] [25272,25273,25274,25275] CONDITIONAL_S
IDLE 25274 [(4,2)] HALF_D_PLUS_2 [25267] [] [] [] [] [25272,25273,25274,25275] CONDITIONAL_S
DISCARD 25275 [(5,2)] 0 [25267] [] [] [] [] [25272,25273,25274,25275] CONDITIONAL_S
INJECT_T 25276 [(4,0)] D [] [] [] [] [] [] none
MERGE 25277 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25282,25283,25284,25285] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25278 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25279 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25280 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25281 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25282 [(4,2),(5,2)] D [25277] [] [] [] [((4,2),(5,2))] [25282,25283,25284,25285] CONDITIONAL_S
Y_MEAS 25283 [(5,2)] HALF_D_PLUS_2 [25277] [] [] [] [] [25282,25283,25284,25285] CONDITIONAL_S
IDLE 25284 [(4,2)] HALF_D_PLUS_2 [25277] [] [] [] [] [25282,25283,25284,25285] CONDITIONAL_S
DISCARD 25285 [(5,2)] 0 [25277] [] [] [] [] [25282,25283,25284,25285] CONDITIONAL_S
INJECT_T 25286 [(4,0)] D [] [] [] [] [] [] none
MERGE 25287 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25292,25293,25294,25295] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25288 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25289 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25290 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25291 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25292 [(4,2),(5,2)] D [25287] [] [] [] [((4,2),(5,2))] [25292,25293,25294,25295] CONDITIONAL_S
Y_MEAS 25293 [(5,2)] HALF_D_PLUS_2 [25287] [] [] [] [] [25292,25293,25294,25295] CONDITIONAL_S
IDLE 25294 [(4,2)] HALF_D_PLUS_2 [25287] [] [] [] [] [25292,25293,25294,25295] CONDITIONAL_S
DISCARD 25295 [(5,2)] 0 [25287] [] [] [] [] [25292,25293,25294,25295] CONDITIONAL_S
INJECT_T 25296 [(4,0)] D [] [] [] [] [] [] none
MERGE 25297 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25304,25305,25302,25303] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25298 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25299 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25300 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25301 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25302 [(4,2),(5,2)] D [25297] [] [] [] [((4,2),(5,2))] [25304,25305,25302,25303] CONDITIONAL_S
Y_MEAS 25303 [(5,2)] HALF_D_PLUS_2 [25297] [] [] [] [] [25304,25305,25302,25303] CONDITIONAL_S
IDLE 25304 [(4,2)] HALF_D_PLUS_2 [25297] [] [] [] [] [25304,25305,25302,25303] CONDITIONAL_S
DISCARD 25305 [(5,2)] 0 [25297] [] [] [] [] [25304,25305,25302,25303] CONDITIONAL_S
MERGE 25306 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25306,25307,25308,25309] CONDITIONAL_S
Y_MEAS 25307 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25306,25307,25308,25309] CONDITIONAL_S
IDLE 25308 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25306,25307,25308,25309] CONDITIONAL_S
DISCARD 25309 [(5,2)] 0 [] [] [] [] [] [25306,25307,25308,25309] CONDITIONAL_S
INJECT_T 25310 [(4,0)] D [] [] [] [] [] [] none
MERGE 25311 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25316,25317,25318,25319] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25312 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25313 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25314 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25315 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25316 [(4,2),(5,2)] D [25311] [] [] [] [((4,2),(5,2))] [25316,25317,25318,25319] CONDITIONAL_S
Y_MEAS 25317 [(5,2)] HALF_D_PLUS_2 [25311] [] [] [] [] [25316,25317,25318,25319] CONDITIONAL_S
IDLE 25318 [(4,2)] HALF_D_PLUS_2 [25311] [] [] [] [] [25316,25317,25318,25319] CONDITIONAL_S
DISCARD 25319 [(5,2)] 0 [25311] [] [] [] [] [25316,25317,25318,25319] CONDITIONAL_S
MERGE 25320 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25320,25321,25322,25323] CONDITIONAL_S
Y_MEAS 25321 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25320,25321,25322,25323] CONDITIONAL_S
IDLE 25322 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25320,25321,25322,25323] CONDITIONAL_S
DISCARD 25323 [(5,2)] 0 [] [] [] [] [] [25320,25321,25322,25323] CONDITIONAL_S
INJECT_T 25324 [(4,0)] D [] [] [] [] [] [] none
MERGE 25325 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25330,25331,25332,25333] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25326 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25327 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25328 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25329 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25330 [(4,2),(5,2)] D [25325] [] [] [] [((4,2),(5,2))] [25330,25331,25332,25333] CONDITIONAL_S
Y_MEAS 25331 [(5,2)] HALF_D_PLUS_2 [25325] [] [] [] [] [25330,25331,25332,25333] CONDITIONAL_S
IDLE 25332 [(4,2)] HALF_D_PLUS_2 [25325] [] [] [] [] [25330,25331,25332,25333] CONDITIONAL_S
DISCARD 25333 [(5,2)] 0 [25325] [] [] [] [] [25330,25331,25332,25333] CONDITIONAL_S
INJECT_T 25334 [(4,0)] D [] [] [] [] [] [] none
MERGE 25335 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25340,25341,25342,25343] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25336 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25337 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25338 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25339 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25340 [(4,2),(5,2)] D [25335] [] [] [] [((4,2),(5,2))] [25340,25341,25342,25343] CONDITIONAL_S
Y_MEAS 25341 [(5,2)] HALF_D_PLUS_2 [25335] [] [] [] [] [25340,25341,25342,25343] CONDITIONAL_S
IDLE 25342 [(4,2)] HALF_D_PLUS_2 [25335] [] [] [] [] [25340,25341,25342,25343] CONDITIONAL_S
DISCARD 25343 [(5,2)] 0 [25335] [] [] [] [] [25340,25341,25342,25343] CONDITIONAL_S
MERGE 25344 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25344,25345,25346,25347] CONDITIONAL_S
Y_MEAS 25345 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25344,25345,25346,25347] CONDITIONAL_S
IDLE 25346 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25344,25345,25346,25347] CONDITIONAL_S
DISCARD 25347 [(5,2)] 0 [] [] [] [] [] [25344,25345,25346,25347] CONDITIONAL_S
INJECT_T 25348 [(4,0)] D [] [] [] [] [] [] none
MERGE 25349 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25354,25355,25356,25357] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25350 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25351 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25352 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25353 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25354 [(4,2),(5,2)] D [25349] [] [] [] [((4,2),(5,2))] [25354,25355,25356,25357] CONDITIONAL_S
Y_MEAS 25355 [(5,2)] HALF_D_PLUS_2 [25349] [] [] [] [] [25354,25355,25356,25357] CONDITIONAL_S
IDLE 25356 [(4,2)] HALF_D_PLUS_2 [25349] [] [] [] [] [25354,25355,25356,25357] CONDITIONAL_S
DISCARD 25357 [(5,2)] 0 [25349] [] [] [] [] [25354,25355,25356,25357] CONDITIONAL_S
MERGE 25358 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25360,25361,25358,25359] CONDITIONAL_S
Y_MEAS 25359 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25360,25361,25358,25359] CONDITIONAL_S
IDLE 25360 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25360,25361,25358,25359] CONDITIONAL_S
DISCARD 25361 [(5,2)] 0 [] [] [] [] [] [25360,25361,25358,25359] CONDITIONAL_S
INJECT_T 25362 [(4,0)] D [] [] [] [] [] [] none
MERGE 25363 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25368,25369,25370,25371] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25364 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25365 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25366 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25367 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25368 [(4,2),(5,2)] D [25363] [] [] [] [((4,2),(5,2))] [25368,25369,25370,25371] CONDITIONAL_S
Y_MEAS 25369 [(5,2)] HALF_D_PLUS_2 [25363] [] [] [] [] [25368,25369,25370,25371] CONDITIONAL_S
IDLE 25370 [(4,2)] HALF_D_PLUS_2 [25363] [] [] [] [] [25368,25369,25370,25371] CONDITIONAL_S
DISCARD 25371 [(5,2)] 0 [25363] [] [] [] [] [25368,25369,25370,25371] CONDITIONAL_S
MERGE 25372 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25372,25373,25374,25375] CONDITIONAL_S
Y_MEAS 25373 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25372,25373,25374,25375] CONDITIONAL_S
IDLE 25374 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25372,25373,25374,25375] CONDITIONAL_S
DISCARD 25375 [(5,2)] 0 [] [] [] [] [] [25372,25373,25374,25375] CONDITIONAL_S
INJECT_T 25376 [(4,0)] D [] [] [] [] [] [] none
MERGE 25377 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25384,25385,25382,25383] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25378 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25379 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25380 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25381 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25382 [(4,2),(5,2)] D [25377] [] [] [] [((4,2),(5,2))] [25384,25385,25382,25383] CONDITIONAL_S
Y_MEAS 25383 [(5,2)] HALF_D_PLUS_2 [25377] [] [] [] [] [25384,25385,25382,25383] CONDITIONAL_S
IDLE 25384 [(4,2)] HALF_D_PLUS_2 [25377] [] [] [] [] [25384,25385,25382,25383] CONDITIONAL_S
DISCARD 25385 [(5,2)] 0 [25377] [] [] [] [] [25384,25385,25382,25383] CONDITIONAL_S
INJECT_T 25386 [(4,0)] D [] [] [] [] [] [] none
MERGE 25387 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25392,25393,25394,25395] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25388 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25389 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25390 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25391 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25392 [(4,2),(5,2)] D [25387] [] [] [] [((4,2),(5,2))] [25392,25393,25394,25395] CONDITIONAL_S
Y_MEAS 25393 [(5,2)] HALF_D_PLUS_2 [25387] [] [] [] [] [25392,25393,25394,25395] CONDITIONAL_S
IDLE 25394 [(4,2)] HALF_D_PLUS_2 [25387] [] [] [] [] [25392,25393,25394,25395] CONDITIONAL_S
DISCARD 25395 [(5,2)] 0 [25387] [] [] [] [] [25392,25393,25394,25395] CONDITIONAL_S
MERGE 25396 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25396,25397,25398,25399] CONDITIONAL_S
Y_MEAS 25397 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25396,25397,25398,25399] CONDITIONAL_S
IDLE 25398 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25396,25397,25398,25399] CONDITIONAL_S
DISCARD 25399 [(5,2)] 0 [] [] [] [] [] [25396,25397,25398,25399] CONDITIONAL_S
INJECT_T 25400 [(4,0)] D [] [] [] [] [] [] none
MERGE 25401 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25408,25409,25406,25407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25402 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25403 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25404 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25405 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25406 [(4,2),(5,2)] D [25401] [] [] [] [((4,2),(5,2))] [25408,25409,25406,25407] CONDITIONAL_S
Y_MEAS 25407 [(5,2)] HALF_D_PLUS_2 [25401] [] [] [] [] [25408,25409,25406,25407] CONDITIONAL_S
IDLE 25408 [(4,2)] HALF_D_PLUS_2 [25401] [] [] [] [] [25408,25409,25406,25407] CONDITIONAL_S
DISCARD 25409 [(5,2)] 0 [25401] [] [] [] [] [25408,25409,25406,25407] CONDITIONAL_S
INJECT_T 25410 [(4,0)] D [] [] [] [] [] [] none
MERGE 25411 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25416,25417,25418,25419] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25412 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25413 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25414 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25415 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25416 [(4,2),(5,2)] D [25411] [] [] [] [((4,2),(5,2))] [25416,25417,25418,25419] CONDITIONAL_S
Y_MEAS 25417 [(5,2)] HALF_D_PLUS_2 [25411] [] [] [] [] [25416,25417,25418,25419] CONDITIONAL_S
IDLE 25418 [(4,2)] HALF_D_PLUS_2 [25411] [] [] [] [] [25416,25417,25418,25419] CONDITIONAL_S
DISCARD 25419 [(5,2)] 0 [25411] [] [] [] [] [25416,25417,25418,25419] CONDITIONAL_S
INJECT_T 25420 [(4,0)] D [] [] [] [] [] [] none
MERGE 25421 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25426,25427,25428,25429] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25422 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25423 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25424 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25425 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25426 [(4,2),(5,2)] D [25421] [] [] [] [((4,2),(5,2))] [25426,25427,25428,25429] CONDITIONAL_S
Y_MEAS 25427 [(5,2)] HALF_D_PLUS_2 [25421] [] [] [] [] [25426,25427,25428,25429] CONDITIONAL_S
IDLE 25428 [(4,2)] HALF_D_PLUS_2 [25421] [] [] [] [] [25426,25427,25428,25429] CONDITIONAL_S
DISCARD 25429 [(5,2)] 0 [25421] [] [] [] [] [25426,25427,25428,25429] CONDITIONAL_S
INJECT_T 25430 [(4,0)] D [] [] [] [] [] [] none
MERGE 25431 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25436,25437,25438,25439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25432 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25433 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25434 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25435 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25436 [(4,2),(5,2)] D [25431] [] [] [] [((4,2),(5,2))] [25436,25437,25438,25439] CONDITIONAL_S
Y_MEAS 25437 [(5,2)] HALF_D_PLUS_2 [25431] [] [] [] [] [25436,25437,25438,25439] CONDITIONAL_S
IDLE 25438 [(4,2)] HALF_D_PLUS_2 [25431] [] [] [] [] [25436,25437,25438,25439] CONDITIONAL_S
DISCARD 25439 [(5,2)] 0 [25431] [] [] [] [] [25436,25437,25438,25439] CONDITIONAL_S
INJECT_T 25440 [(4,0)] D [] [] [] [] [] [] none
MERGE 25441 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25448,25449,25446,25447] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25442 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25443 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25444 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25445 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25446 [(4,2),(5,2)] D [25441] [] [] [] [((4,2),(5,2))] [25448,25449,25446,25447] CONDITIONAL_S
Y_MEAS 25447 [(5,2)] HALF_D_PLUS_2 [25441] [] [] [] [] [25448,25449,25446,25447] CONDITIONAL_S
IDLE 25448 [(4,2)] HALF_D_PLUS_2 [25441] [] [] [] [] [25448,25449,25446,25447] CONDITIONAL_S
DISCARD 25449 [(5,2)] 0 [25441] [] [] [] [] [25448,25449,25446,25447] CONDITIONAL_S
INJECT_T 25450 [(4,0)] D [] [] [] [] [] [] none
MERGE 25451 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25456,25457,25458,25459] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25452 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25453 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25454 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25455 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25456 [(4,2),(5,2)] D [25451] [] [] [] [((4,2),(5,2))] [25456,25457,25458,25459] CONDITIONAL_S
Y_MEAS 25457 [(5,2)] HALF_D_PLUS_2 [25451] [] [] [] [] [25456,25457,25458,25459] CONDITIONAL_S
IDLE 25458 [(4,2)] HALF_D_PLUS_2 [25451] [] [] [] [] [25456,25457,25458,25459] CONDITIONAL_S
DISCARD 25459 [(5,2)] 0 [25451] [] [] [] [] [25456,25457,25458,25459] CONDITIONAL_S
MERGE 25460 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25460,25461,25462,25463] CONDITIONAL_S
Y_MEAS 25461 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25460,25461,25462,25463] CONDITIONAL_S
IDLE 25462 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25460,25461,25462,25463] CONDITIONAL_S
DISCARD 25463 [(5,2)] 0 [] [] [] [] [] [25460,25461,25462,25463] CONDITIONAL_S
INJECT_T 25464 [(4,0)] D [] [] [] [] [] [] none
MERGE 25465 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25472,25473,25470,25471] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25466 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25467 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25468 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25469 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25470 [(4,2),(5,2)] D [25465] [] [] [] [((4,2),(5,2))] [25472,25473,25470,25471] CONDITIONAL_S
Y_MEAS 25471 [(5,2)] HALF_D_PLUS_2 [25465] [] [] [] [] [25472,25473,25470,25471] CONDITIONAL_S
IDLE 25472 [(4,2)] HALF_D_PLUS_2 [25465] [] [] [] [] [25472,25473,25470,25471] CONDITIONAL_S
DISCARD 25473 [(5,2)] 0 [25465] [] [] [] [] [25472,25473,25470,25471] CONDITIONAL_S
MERGE 25474 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25474,25475,25476,25477] CONDITIONAL_S
Y_MEAS 25475 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25474,25475,25476,25477] CONDITIONAL_S
IDLE 25476 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25474,25475,25476,25477] CONDITIONAL_S
DISCARD 25477 [(5,2)] 0 [] [] [] [] [] [25474,25475,25476,25477] CONDITIONAL_S
INJECT_T 25478 [(4,0)] D [] [] [] [] [] [] none
MERGE 25479 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25484,25485,25486,25487] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25480 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25481 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25482 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25483 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25484 [(4,2),(5,2)] D [25479] [] [] [] [((4,2),(5,2))] [25484,25485,25486,25487] CONDITIONAL_S
Y_MEAS 25485 [(5,2)] HALF_D_PLUS_2 [25479] [] [] [] [] [25484,25485,25486,25487] CONDITIONAL_S
IDLE 25486 [(4,2)] HALF_D_PLUS_2 [25479] [] [] [] [] [25484,25485,25486,25487] CONDITIONAL_S
DISCARD 25487 [(5,2)] 0 [25479] [] [] [] [] [25484,25485,25486,25487] CONDITIONAL_S
MERGE 25488 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25488,25489,25490,25491] CONDITIONAL_S
Y_MEAS 25489 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25488,25489,25490,25491] CONDITIONAL_S
IDLE 25490 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25488,25489,25490,25491] CONDITIONAL_S
DISCARD 25491 [(5,2)] 0 [] [] [] [] [] [25488,25489,25490,25491] CONDITIONAL_S
INJECT_T 25492 [(4,0)] D [] [] [] [] [] [] none
MERGE 25493 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25498,25499,25500,25501] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25494 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25495 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25496 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25497 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25498 [(4,2),(5,2)] D [25493] [] [] [] [((4,2),(5,2))] [25498,25499,25500,25501] CONDITIONAL_S
Y_MEAS 25499 [(5,2)] HALF_D_PLUS_2 [25493] [] [] [] [] [25498,25499,25500,25501] CONDITIONAL_S
IDLE 25500 [(4,2)] HALF_D_PLUS_2 [25493] [] [] [] [] [25498,25499,25500,25501] CONDITIONAL_S
DISCARD 25501 [(5,2)] 0 [25493] [] [] [] [] [25498,25499,25500,25501] CONDITIONAL_S
INJECT_T 25502 [(4,0)] D [] [] [] [] [] [] none
MERGE 25503 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25508,25509,25510,25511] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25504 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25505 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25506 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25507 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25508 [(4,2),(5,2)] D [25503] [] [] [] [((4,2),(5,2))] [25508,25509,25510,25511] CONDITIONAL_S
Y_MEAS 25509 [(5,2)] HALF_D_PLUS_2 [25503] [] [] [] [] [25508,25509,25510,25511] CONDITIONAL_S
IDLE 25510 [(4,2)] HALF_D_PLUS_2 [25503] [] [] [] [] [25508,25509,25510,25511] CONDITIONAL_S
DISCARD 25511 [(5,2)] 0 [25503] [] [] [] [] [25508,25509,25510,25511] CONDITIONAL_S
INJECT_T 25512 [(4,0)] D [] [] [] [] [] [] none
MERGE 25513 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25520,25521,25518,25519] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25514 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25515 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25516 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25517 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25518 [(4,2),(5,2)] D [25513] [] [] [] [((4,2),(5,2))] [25520,25521,25518,25519] CONDITIONAL_S
Y_MEAS 25519 [(5,2)] HALF_D_PLUS_2 [25513] [] [] [] [] [25520,25521,25518,25519] CONDITIONAL_S
IDLE 25520 [(4,2)] HALF_D_PLUS_2 [25513] [] [] [] [] [25520,25521,25518,25519] CONDITIONAL_S
DISCARD 25521 [(5,2)] 0 [25513] [] [] [] [] [25520,25521,25518,25519] CONDITIONAL_S
INJECT_T 25522 [(4,0)] D [] [] [] [] [] [] none
MERGE 25523 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25528,25529,25530,25531] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25524 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25525 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25526 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25527 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25528 [(4,2),(5,2)] D [25523] [] [] [] [((4,2),(5,2))] [25528,25529,25530,25531] CONDITIONAL_S
Y_MEAS 25529 [(5,2)] HALF_D_PLUS_2 [25523] [] [] [] [] [25528,25529,25530,25531] CONDITIONAL_S
IDLE 25530 [(4,2)] HALF_D_PLUS_2 [25523] [] [] [] [] [25528,25529,25530,25531] CONDITIONAL_S
DISCARD 25531 [(5,2)] 0 [25523] [] [] [] [] [25528,25529,25530,25531] CONDITIONAL_S
MERGE 25532 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25532,25533,25534,25535] CONDITIONAL_S
Y_MEAS 25533 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25532,25533,25534,25535] CONDITIONAL_S
IDLE 25534 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25532,25533,25534,25535] CONDITIONAL_S
DISCARD 25535 [(5,2)] 0 [] [] [] [] [] [25532,25533,25534,25535] CONDITIONAL_S
INJECT_T 25536 [(4,0)] D [] [] [] [] [] [] none
MERGE 25537 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25544,25545,25542,25543] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25538 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25539 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25540 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25541 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25542 [(4,2),(5,2)] D [25537] [] [] [] [((4,2),(5,2))] [25544,25545,25542,25543] CONDITIONAL_S
Y_MEAS 25543 [(5,2)] HALF_D_PLUS_2 [25537] [] [] [] [] [25544,25545,25542,25543] CONDITIONAL_S
IDLE 25544 [(4,2)] HALF_D_PLUS_2 [25537] [] [] [] [] [25544,25545,25542,25543] CONDITIONAL_S
DISCARD 25545 [(5,2)] 0 [25537] [] [] [] [] [25544,25545,25542,25543] CONDITIONAL_S
MERGE 25546 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25546,25547,25548,25549] CONDITIONAL_S
Y_MEAS 25547 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25546,25547,25548,25549] CONDITIONAL_S
IDLE 25548 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25546,25547,25548,25549] CONDITIONAL_S
DISCARD 25549 [(5,2)] 0 [] [] [] [] [] [25546,25547,25548,25549] CONDITIONAL_S
INJECT_T 25550 [(4,0)] D [] [] [] [] [] [] none
MERGE 25551 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25556,25557,25558,25559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25552 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25553 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25554 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25555 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25556 [(4,2),(5,2)] D [25551] [] [] [] [((4,2),(5,2))] [25556,25557,25558,25559] CONDITIONAL_S
Y_MEAS 25557 [(5,2)] HALF_D_PLUS_2 [25551] [] [] [] [] [25556,25557,25558,25559] CONDITIONAL_S
IDLE 25558 [(4,2)] HALF_D_PLUS_2 [25551] [] [] [] [] [25556,25557,25558,25559] CONDITIONAL_S
DISCARD 25559 [(5,2)] 0 [25551] [] [] [] [] [25556,25557,25558,25559] CONDITIONAL_S
MERGE 25560 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25560,25561,25562,25563] CONDITIONAL_S
Y_MEAS 25561 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25560,25561,25562,25563] CONDITIONAL_S
IDLE 25562 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25560,25561,25562,25563] CONDITIONAL_S
DISCARD 25563 [(5,2)] 0 [] [] [] [] [] [25560,25561,25562,25563] CONDITIONAL_S
INJECT_T 25564 [(4,0)] D [] [] [] [] [] [] none
MERGE 25565 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25570,25571,25572,25573] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25566 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25567 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25568 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25569 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25570 [(4,2),(5,2)] D [25565] [] [] [] [((4,2),(5,2))] [25570,25571,25572,25573] CONDITIONAL_S
Y_MEAS 25571 [(5,2)] HALF_D_PLUS_2 [25565] [] [] [] [] [25570,25571,25572,25573] CONDITIONAL_S
IDLE 25572 [(4,2)] HALF_D_PLUS_2 [25565] [] [] [] [] [25570,25571,25572,25573] CONDITIONAL_S
DISCARD 25573 [(5,2)] 0 [25565] [] [] [] [] [25570,25571,25572,25573] CONDITIONAL_S
MERGE 25574 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25576,25577,25574,25575] CONDITIONAL_S
Y_MEAS 25575 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25576,25577,25574,25575] CONDITIONAL_S
IDLE 25576 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25576,25577,25574,25575] CONDITIONAL_S
DISCARD 25577 [(5,2)] 0 [] [] [] [] [] [25576,25577,25574,25575] CONDITIONAL_S
INJECT_T 25578 [(4,0)] D [] [] [] [] [] [] none
MERGE 25579 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25584,25585,25586,25587] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25580 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25581 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25582 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25583 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25584 [(4,2),(5,2)] D [25579] [] [] [] [((4,2),(5,2))] [25584,25585,25586,25587] CONDITIONAL_S
Y_MEAS 25585 [(5,2)] HALF_D_PLUS_2 [25579] [] [] [] [] [25584,25585,25586,25587] CONDITIONAL_S
IDLE 25586 [(4,2)] HALF_D_PLUS_2 [25579] [] [] [] [] [25584,25585,25586,25587] CONDITIONAL_S
DISCARD 25587 [(5,2)] 0 [25579] [] [] [] [] [25584,25585,25586,25587] CONDITIONAL_S
MERGE 25588 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25588,25589,25590,25591] CONDITIONAL_S
Y_MEAS 25589 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25588,25589,25590,25591] CONDITIONAL_S
IDLE 25590 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25588,25589,25590,25591] CONDITIONAL_S
DISCARD 25591 [(5,2)] 0 [] [] [] [] [] [25588,25589,25590,25591] CONDITIONAL_S
INJECT_T 25592 [(4,0)] D [] [] [] [] [] [] none
MERGE 25593 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25600,25601,25598,25599] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25594 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25595 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25596 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25597 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25598 [(4,2),(5,2)] D [25593] [] [] [] [((4,2),(5,2))] [25600,25601,25598,25599] CONDITIONAL_S
Y_MEAS 25599 [(5,2)] HALF_D_PLUS_2 [25593] [] [] [] [] [25600,25601,25598,25599] CONDITIONAL_S
IDLE 25600 [(4,2)] HALF_D_PLUS_2 [25593] [] [] [] [] [25600,25601,25598,25599] CONDITIONAL_S
DISCARD 25601 [(5,2)] 0 [25593] [] [] [] [] [25600,25601,25598,25599] CONDITIONAL_S
INJECT_T 25602 [(4,0)] D [] [] [] [] [] [] none
MERGE 25603 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25608,25609,25610,25611] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25604 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25605 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25606 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25607 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25608 [(4,2),(5,2)] D [25603] [] [] [] [((4,2),(5,2))] [25608,25609,25610,25611] CONDITIONAL_S
Y_MEAS 25609 [(5,2)] HALF_D_PLUS_2 [25603] [] [] [] [] [25608,25609,25610,25611] CONDITIONAL_S
IDLE 25610 [(4,2)] HALF_D_PLUS_2 [25603] [] [] [] [] [25608,25609,25610,25611] CONDITIONAL_S
DISCARD 25611 [(5,2)] 0 [25603] [] [] [] [] [25608,25609,25610,25611] CONDITIONAL_S
MERGE 25612 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25612,25613,25614,25615] CONDITIONAL_S
Y_MEAS 25613 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25612,25613,25614,25615] CONDITIONAL_S
IDLE 25614 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25612,25613,25614,25615] CONDITIONAL_S
DISCARD 25615 [(5,2)] 0 [] [] [] [] [] [25612,25613,25614,25615] CONDITIONAL_S
INJECT_T 25616 [(4,0)] D [] [] [] [] [] [] none
MERGE 25617 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25624,25625,25622,25623] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25618 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25619 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25620 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25621 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25622 [(4,2),(5,2)] D [25617] [] [] [] [((4,2),(5,2))] [25624,25625,25622,25623] CONDITIONAL_S
Y_MEAS 25623 [(5,2)] HALF_D_PLUS_2 [25617] [] [] [] [] [25624,25625,25622,25623] CONDITIONAL_S
IDLE 25624 [(4,2)] HALF_D_PLUS_2 [25617] [] [] [] [] [25624,25625,25622,25623] CONDITIONAL_S
DISCARD 25625 [(5,2)] 0 [25617] [] [] [] [] [25624,25625,25622,25623] CONDITIONAL_S
INJECT_T 25626 [(4,0)] D [] [] [] [] [] [] none
MERGE 25627 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25632,25633,25634,25635] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25628 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25629 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25630 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25631 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25632 [(4,2),(5,2)] D [25627] [] [] [] [((4,2),(5,2))] [25632,25633,25634,25635] CONDITIONAL_S
Y_MEAS 25633 [(5,2)] HALF_D_PLUS_2 [25627] [] [] [] [] [25632,25633,25634,25635] CONDITIONAL_S
IDLE 25634 [(4,2)] HALF_D_PLUS_2 [25627] [] [] [] [] [25632,25633,25634,25635] CONDITIONAL_S
DISCARD 25635 [(5,2)] 0 [25627] [] [] [] [] [25632,25633,25634,25635] CONDITIONAL_S
MERGE 25636 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25636,25637,25638,25639] CONDITIONAL_S
Y_MEAS 25637 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25636,25637,25638,25639] CONDITIONAL_S
IDLE 25638 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25636,25637,25638,25639] CONDITIONAL_S
DISCARD 25639 [(5,2)] 0 [] [] [] [] [] [25636,25637,25638,25639] CONDITIONAL_S
INJECT_T 25640 [(4,0)] D [] [] [] [] [] [] none
MERGE 25641 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25648,25649,25646,25647] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25642 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25643 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25644 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25645 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25646 [(4,2),(5,2)] D [25641] [] [] [] [((4,2),(5,2))] [25648,25649,25646,25647] CONDITIONAL_S
Y_MEAS 25647 [(5,2)] HALF_D_PLUS_2 [25641] [] [] [] [] [25648,25649,25646,25647] CONDITIONAL_S
IDLE 25648 [(4,2)] HALF_D_PLUS_2 [25641] [] [] [] [] [25648,25649,25646,25647] CONDITIONAL_S
DISCARD 25649 [(5,2)] 0 [25641] [] [] [] [] [25648,25649,25646,25647] CONDITIONAL_S
INJECT_T 25650 [(4,0)] D [] [] [] [] [] [] none
MERGE 25651 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25656,25657,25658,25659] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25652 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25653 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25654 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25655 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25656 [(4,2),(5,2)] D [25651] [] [] [] [((4,2),(5,2))] [25656,25657,25658,25659] CONDITIONAL_S
Y_MEAS 25657 [(5,2)] HALF_D_PLUS_2 [25651] [] [] [] [] [25656,25657,25658,25659] CONDITIONAL_S
IDLE 25658 [(4,2)] HALF_D_PLUS_2 [25651] [] [] [] [] [25656,25657,25658,25659] CONDITIONAL_S
DISCARD 25659 [(5,2)] 0 [25651] [] [] [] [] [25656,25657,25658,25659] CONDITIONAL_S
MERGE 25660 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25660,25661,25662,25663] CONDITIONAL_S
Y_MEAS 25661 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25660,25661,25662,25663] CONDITIONAL_S
IDLE 25662 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25660,25661,25662,25663] CONDITIONAL_S
DISCARD 25663 [(5,2)] 0 [] [] [] [] [] [25660,25661,25662,25663] CONDITIONAL_S
INJECT_T 25664 [(4,0)] D [] [] [] [] [] [] none
MERGE 25665 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25672,25673,25670,25671] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25666 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25667 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25668 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25669 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25670 [(4,2),(5,2)] D [25665] [] [] [] [((4,2),(5,2))] [25672,25673,25670,25671] CONDITIONAL_S
Y_MEAS 25671 [(5,2)] HALF_D_PLUS_2 [25665] [] [] [] [] [25672,25673,25670,25671] CONDITIONAL_S
IDLE 25672 [(4,2)] HALF_D_PLUS_2 [25665] [] [] [] [] [25672,25673,25670,25671] CONDITIONAL_S
DISCARD 25673 [(5,2)] 0 [25665] [] [] [] [] [25672,25673,25670,25671] CONDITIONAL_S
INJECT_T 25674 [(4,0)] D [] [] [] [] [] [] none
MERGE 25675 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25680,25681,25682,25683] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25676 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25677 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25678 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25679 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25680 [(4,2),(5,2)] D [25675] [] [] [] [((4,2),(5,2))] [25680,25681,25682,25683] CONDITIONAL_S
Y_MEAS 25681 [(5,2)] HALF_D_PLUS_2 [25675] [] [] [] [] [25680,25681,25682,25683] CONDITIONAL_S
IDLE 25682 [(4,2)] HALF_D_PLUS_2 [25675] [] [] [] [] [25680,25681,25682,25683] CONDITIONAL_S
DISCARD 25683 [(5,2)] 0 [25675] [] [] [] [] [25680,25681,25682,25683] CONDITIONAL_S
MERGE 25684 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25684,25685,25686,25687] CONDITIONAL_S
Y_MEAS 25685 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25684,25685,25686,25687] CONDITIONAL_S
IDLE 25686 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25684,25685,25686,25687] CONDITIONAL_S
DISCARD 25687 [(5,2)] 0 [] [] [] [] [] [25684,25685,25686,25687] CONDITIONAL_S
INJECT_T 25688 [(4,0)] D [] [] [] [] [] [] none
MERGE 25689 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25696,25697,25694,25695] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25690 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25691 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25692 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25693 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25694 [(4,2),(5,2)] D [25689] [] [] [] [((4,2),(5,2))] [25696,25697,25694,25695] CONDITIONAL_S
Y_MEAS 25695 [(5,2)] HALF_D_PLUS_2 [25689] [] [] [] [] [25696,25697,25694,25695] CONDITIONAL_S
IDLE 25696 [(4,2)] HALF_D_PLUS_2 [25689] [] [] [] [] [25696,25697,25694,25695] CONDITIONAL_S
DISCARD 25697 [(5,2)] 0 [25689] [] [] [] [] [25696,25697,25694,25695] CONDITIONAL_S
INJECT_T 25698 [(4,0)] D [] [] [] [] [] [] none
MERGE 25699 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25704,25705,25706,25707] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25700 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25701 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25702 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25703 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25704 [(4,2),(5,2)] D [25699] [] [] [] [((4,2),(5,2))] [25704,25705,25706,25707] CONDITIONAL_S
Y_MEAS 25705 [(5,2)] HALF_D_PLUS_2 [25699] [] [] [] [] [25704,25705,25706,25707] CONDITIONAL_S
IDLE 25706 [(4,2)] HALF_D_PLUS_2 [25699] [] [] [] [] [25704,25705,25706,25707] CONDITIONAL_S
DISCARD 25707 [(5,2)] 0 [25699] [] [] [] [] [25704,25705,25706,25707] CONDITIONAL_S
MERGE 25708 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25708,25709,25710,25711] CONDITIONAL_S
Y_MEAS 25709 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25708,25709,25710,25711] CONDITIONAL_S
IDLE 25710 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25708,25709,25710,25711] CONDITIONAL_S
DISCARD 25711 [(5,2)] 0 [] [] [] [] [] [25708,25709,25710,25711] CONDITIONAL_S
INJECT_T 25712 [(4,0)] D [] [] [] [] [] [] none
MERGE 25713 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25720,25721,25718,25719] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25714 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25715 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25716 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25717 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25718 [(4,2),(5,2)] D [25713] [] [] [] [((4,2),(5,2))] [25720,25721,25718,25719] CONDITIONAL_S
Y_MEAS 25719 [(5,2)] HALF_D_PLUS_2 [25713] [] [] [] [] [25720,25721,25718,25719] CONDITIONAL_S
IDLE 25720 [(4,2)] HALF_D_PLUS_2 [25713] [] [] [] [] [25720,25721,25718,25719] CONDITIONAL_S
DISCARD 25721 [(5,2)] 0 [25713] [] [] [] [] [25720,25721,25718,25719] CONDITIONAL_S
MERGE 25722 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25722,25723,25724,25725] CONDITIONAL_S
Y_MEAS 25723 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25722,25723,25724,25725] CONDITIONAL_S
IDLE 25724 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25722,25723,25724,25725] CONDITIONAL_S
DISCARD 25725 [(5,2)] 0 [] [] [] [] [] [25722,25723,25724,25725] CONDITIONAL_S
INJECT_T 25726 [(4,0)] D [] [] [] [] [] [] none
MERGE 25727 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25732,25733,25734,25735] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25728 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25729 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25730 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25731 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25732 [(4,2),(5,2)] D [25727] [] [] [] [((4,2),(5,2))] [25732,25733,25734,25735] CONDITIONAL_S
Y_MEAS 25733 [(5,2)] HALF_D_PLUS_2 [25727] [] [] [] [] [25732,25733,25734,25735] CONDITIONAL_S
IDLE 25734 [(4,2)] HALF_D_PLUS_2 [25727] [] [] [] [] [25732,25733,25734,25735] CONDITIONAL_S
DISCARD 25735 [(5,2)] 0 [25727] [] [] [] [] [25732,25733,25734,25735] CONDITIONAL_S
INJECT_T 25736 [(4,0)] D [] [] [] [] [] [] none
MERGE 25737 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25744,25745,25742,25743] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25738 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25739 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25740 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25741 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25742 [(4,2),(5,2)] D [25737] [] [] [] [((4,2),(5,2))] [25744,25745,25742,25743] CONDITIONAL_S
Y_MEAS 25743 [(5,2)] HALF_D_PLUS_2 [25737] [] [] [] [] [25744,25745,25742,25743] CONDITIONAL_S
IDLE 25744 [(4,2)] HALF_D_PLUS_2 [25737] [] [] [] [] [25744,25745,25742,25743] CONDITIONAL_S
DISCARD 25745 [(5,2)] 0 [25737] [] [] [] [] [25744,25745,25742,25743] CONDITIONAL_S
INJECT_T 25746 [(4,0)] D [] [] [] [] [] [] none
MERGE 25747 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25752,25753,25754,25755] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25748 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25749 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25750 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25751 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25752 [(4,2),(5,2)] D [25747] [] [] [] [((4,2),(5,2))] [25752,25753,25754,25755] CONDITIONAL_S
Y_MEAS 25753 [(5,2)] HALF_D_PLUS_2 [25747] [] [] [] [] [25752,25753,25754,25755] CONDITIONAL_S
IDLE 25754 [(4,2)] HALF_D_PLUS_2 [25747] [] [] [] [] [25752,25753,25754,25755] CONDITIONAL_S
DISCARD 25755 [(5,2)] 0 [25747] [] [] [] [] [25752,25753,25754,25755] CONDITIONAL_S
INJECT_T 25756 [(4,0)] D [] [] [] [] [] [] none
MERGE 25757 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25762,25763,25764,25765] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25758 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25759 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25760 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25761 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25762 [(4,2),(5,2)] D [25757] [] [] [] [((4,2),(5,2))] [25762,25763,25764,25765] CONDITIONAL_S
Y_MEAS 25763 [(5,2)] HALF_D_PLUS_2 [25757] [] [] [] [] [25762,25763,25764,25765] CONDITIONAL_S
IDLE 25764 [(4,2)] HALF_D_PLUS_2 [25757] [] [] [] [] [25762,25763,25764,25765] CONDITIONAL_S
DISCARD 25765 [(5,2)] 0 [25757] [] [] [] [] [25762,25763,25764,25765] CONDITIONAL_S
INJECT_T 25766 [(4,0)] D [] [] [] [] [] [] none
MERGE 25767 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25772,25773,25774,25775] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25768 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25769 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25770 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25771 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25772 [(4,2),(5,2)] D [25767] [] [] [] [((4,2),(5,2))] [25772,25773,25774,25775] CONDITIONAL_S
Y_MEAS 25773 [(5,2)] HALF_D_PLUS_2 [25767] [] [] [] [] [25772,25773,25774,25775] CONDITIONAL_S
IDLE 25774 [(4,2)] HALF_D_PLUS_2 [25767] [] [] [] [] [25772,25773,25774,25775] CONDITIONAL_S
DISCARD 25775 [(5,2)] 0 [25767] [] [] [] [] [25772,25773,25774,25775] CONDITIONAL_S
MERGE 25776 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25776,25777,25778,25779] CONDITIONAL_S
Y_MEAS 25777 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25776,25777,25778,25779] CONDITIONAL_S
IDLE 25778 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25776,25777,25778,25779] CONDITIONAL_S
DISCARD 25779 [(5,2)] 0 [] [] [] [] [] [25776,25777,25778,25779] CONDITIONAL_S
INJECT_T 25780 [(4,0)] D [] [] [] [] [] [] none
MERGE 25781 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25786,25787,25788,25789] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25782 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25783 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25784 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25785 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25786 [(4,2),(5,2)] D [25781] [] [] [] [((4,2),(5,2))] [25786,25787,25788,25789] CONDITIONAL_S
Y_MEAS 25787 [(5,2)] HALF_D_PLUS_2 [25781] [] [] [] [] [25786,25787,25788,25789] CONDITIONAL_S
IDLE 25788 [(4,2)] HALF_D_PLUS_2 [25781] [] [] [] [] [25786,25787,25788,25789] CONDITIONAL_S
DISCARD 25789 [(5,2)] 0 [25781] [] [] [] [] [25786,25787,25788,25789] CONDITIONAL_S
MERGE 25790 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25792,25793,25790,25791] CONDITIONAL_S
Y_MEAS 25791 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25792,25793,25790,25791] CONDITIONAL_S
IDLE 25792 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25792,25793,25790,25791] CONDITIONAL_S
DISCARD 25793 [(5,2)] 0 [] [] [] [] [] [25792,25793,25790,25791] CONDITIONAL_S
INJECT_T 25794 [(4,0)] D [] [] [] [] [] [] none
MERGE 25795 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25800,25801,25802,25803] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25796 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25797 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25798 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25799 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25800 [(4,2),(5,2)] D [25795] [] [] [] [((4,2),(5,2))] [25800,25801,25802,25803] CONDITIONAL_S
Y_MEAS 25801 [(5,2)] HALF_D_PLUS_2 [25795] [] [] [] [] [25800,25801,25802,25803] CONDITIONAL_S
IDLE 25802 [(4,2)] HALF_D_PLUS_2 [25795] [] [] [] [] [25800,25801,25802,25803] CONDITIONAL_S
DISCARD 25803 [(5,2)] 0 [25795] [] [] [] [] [25800,25801,25802,25803] CONDITIONAL_S
INJECT_T 25804 [(4,0)] D [] [] [] [] [] [] none
MERGE 25805 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25810,25811,25812,25813] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25806 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25807 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25808 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25809 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25810 [(4,2),(5,2)] D [25805] [] [] [] [((4,2),(5,2))] [25810,25811,25812,25813] CONDITIONAL_S
Y_MEAS 25811 [(5,2)] HALF_D_PLUS_2 [25805] [] [] [] [] [25810,25811,25812,25813] CONDITIONAL_S
IDLE 25812 [(4,2)] HALF_D_PLUS_2 [25805] [] [] [] [] [25810,25811,25812,25813] CONDITIONAL_S
DISCARD 25813 [(5,2)] 0 [25805] [] [] [] [] [25810,25811,25812,25813] CONDITIONAL_S
MERGE 25814 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25816,25817,25814,25815] CONDITIONAL_S
Y_MEAS 25815 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25816,25817,25814,25815] CONDITIONAL_S
IDLE 25816 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25816,25817,25814,25815] CONDITIONAL_S
DISCARD 25817 [(5,2)] 0 [] [] [] [] [] [25816,25817,25814,25815] CONDITIONAL_S
INJECT_T 25818 [(4,0)] D [] [] [] [] [] [] none
MERGE 25819 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25824,25825,25826,25827] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25820 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25821 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25822 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25823 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25824 [(4,2),(5,2)] D [25819] [] [] [] [((4,2),(5,2))] [25824,25825,25826,25827] CONDITIONAL_S
Y_MEAS 25825 [(5,2)] HALF_D_PLUS_2 [25819] [] [] [] [] [25824,25825,25826,25827] CONDITIONAL_S
IDLE 25826 [(4,2)] HALF_D_PLUS_2 [25819] [] [] [] [] [25824,25825,25826,25827] CONDITIONAL_S
DISCARD 25827 [(5,2)] 0 [25819] [] [] [] [] [25824,25825,25826,25827] CONDITIONAL_S
MERGE 25828 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25828,25829,25830,25831] CONDITIONAL_S
Y_MEAS 25829 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25828,25829,25830,25831] CONDITIONAL_S
IDLE 25830 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25828,25829,25830,25831] CONDITIONAL_S
DISCARD 25831 [(5,2)] 0 [] [] [] [] [] [25828,25829,25830,25831] CONDITIONAL_S
INJECT_T 25832 [(4,0)] D [] [] [] [] [] [] none
MERGE 25833 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25840,25841,25838,25839] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25834 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25835 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25836 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25837 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25838 [(4,2),(5,2)] D [25833] [] [] [] [((4,2),(5,2))] [25840,25841,25838,25839] CONDITIONAL_S
Y_MEAS 25839 [(5,2)] HALF_D_PLUS_2 [25833] [] [] [] [] [25840,25841,25838,25839] CONDITIONAL_S
IDLE 25840 [(4,2)] HALF_D_PLUS_2 [25833] [] [] [] [] [25840,25841,25838,25839] CONDITIONAL_S
DISCARD 25841 [(5,2)] 0 [25833] [] [] [] [] [25840,25841,25838,25839] CONDITIONAL_S
MERGE 25842 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25842,25843,25844,25845] CONDITIONAL_S
Y_MEAS 25843 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25842,25843,25844,25845] CONDITIONAL_S
IDLE 25844 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25842,25843,25844,25845] CONDITIONAL_S
DISCARD 25845 [(5,2)] 0 [] [] [] [] [] [25842,25843,25844,25845] CONDITIONAL_S
INJECT_T 25846 [(4,0)] D [] [] [] [] [] [] none
MERGE 25847 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25852,25853,25854,25855] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25848 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25849 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25850 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25851 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25852 [(4,2),(5,2)] D [25847] [] [] [] [((4,2),(5,2))] [25852,25853,25854,25855] CONDITIONAL_S
Y_MEAS 25853 [(5,2)] HALF_D_PLUS_2 [25847] [] [] [] [] [25852,25853,25854,25855] CONDITIONAL_S
IDLE 25854 [(4,2)] HALF_D_PLUS_2 [25847] [] [] [] [] [25852,25853,25854,25855] CONDITIONAL_S
DISCARD 25855 [(5,2)] 0 [25847] [] [] [] [] [25852,25853,25854,25855] CONDITIONAL_S
MERGE 25856 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25856,25857,25858,25859] CONDITIONAL_S
Y_MEAS 25857 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25856,25857,25858,25859] CONDITIONAL_S
IDLE 25858 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25856,25857,25858,25859] CONDITIONAL_S
DISCARD 25859 [(5,2)] 0 [] [] [] [] [] [25856,25857,25858,25859] CONDITIONAL_S
INJECT_T 25860 [(4,0)] D [] [] [] [] [] [] none
MERGE 25861 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25866,25867,25868,25869] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25862 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25863 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25864 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25865 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25866 [(4,2),(5,2)] D [25861] [] [] [] [((4,2),(5,2))] [25866,25867,25868,25869] CONDITIONAL_S
Y_MEAS 25867 [(5,2)] HALF_D_PLUS_2 [25861] [] [] [] [] [25866,25867,25868,25869] CONDITIONAL_S
IDLE 25868 [(4,2)] HALF_D_PLUS_2 [25861] [] [] [] [] [25866,25867,25868,25869] CONDITIONAL_S
DISCARD 25869 [(5,2)] 0 [25861] [] [] [] [] [25866,25867,25868,25869] CONDITIONAL_S
INJECT_T 25870 [(4,0)] D [] [] [] [] [] [] none
MERGE 25871 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25876,25877,25878,25879] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25872 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25873 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25874 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25875 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25876 [(4,2),(5,2)] D [25871] [] [] [] [((4,2),(5,2))] [25876,25877,25878,25879] CONDITIONAL_S
Y_MEAS 25877 [(5,2)] HALF_D_PLUS_2 [25871] [] [] [] [] [25876,25877,25878,25879] CONDITIONAL_S
IDLE 25878 [(4,2)] HALF_D_PLUS_2 [25871] [] [] [] [] [25876,25877,25878,25879] CONDITIONAL_S
DISCARD 25879 [(5,2)] 0 [25871] [] [] [] [] [25876,25877,25878,25879] CONDITIONAL_S
MERGE 25880 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25880,25881,25882,25883] CONDITIONAL_S
Y_MEAS 25881 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25880,25881,25882,25883] CONDITIONAL_S
IDLE 25882 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25880,25881,25882,25883] CONDITIONAL_S
DISCARD 25883 [(5,2)] 0 [] [] [] [] [] [25880,25881,25882,25883] CONDITIONAL_S
INJECT_T 25884 [(4,0)] D [] [] [] [] [] [] none
MERGE 25885 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25890,25891,25892,25893] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25886 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25887 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25888 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25889 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25890 [(4,2),(5,2)] D [25885] [] [] [] [((4,2),(5,2))] [25890,25891,25892,25893] CONDITIONAL_S
Y_MEAS 25891 [(5,2)] HALF_D_PLUS_2 [25885] [] [] [] [] [25890,25891,25892,25893] CONDITIONAL_S
IDLE 25892 [(4,2)] HALF_D_PLUS_2 [25885] [] [] [] [] [25890,25891,25892,25893] CONDITIONAL_S
DISCARD 25893 [(5,2)] 0 [25885] [] [] [] [] [25890,25891,25892,25893] CONDITIONAL_S
INJECT_T 25894 [(4,0)] D [] [] [] [] [] [] none
MERGE 25895 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25900,25901,25902,25903] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25896 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25897 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25898 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25899 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25900 [(4,2),(5,2)] D [25895] [] [] [] [((4,2),(5,2))] [25900,25901,25902,25903] CONDITIONAL_S
Y_MEAS 25901 [(5,2)] HALF_D_PLUS_2 [25895] [] [] [] [] [25900,25901,25902,25903] CONDITIONAL_S
IDLE 25902 [(4,2)] HALF_D_PLUS_2 [25895] [] [] [] [] [25900,25901,25902,25903] CONDITIONAL_S
DISCARD 25903 [(5,2)] 0 [25895] [] [] [] [] [25900,25901,25902,25903] CONDITIONAL_S
MERGE 25904 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25904,25905,25906,25907] CONDITIONAL_S
Y_MEAS 25905 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25904,25905,25906,25907] CONDITIONAL_S
IDLE 25906 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25904,25905,25906,25907] CONDITIONAL_S
DISCARD 25907 [(5,2)] 0 [] [] [] [] [] [25904,25905,25906,25907] CONDITIONAL_S
INJECT_T 25908 [(4,0)] D [] [] [] [] [] [] none
MERGE 25909 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25914,25915,25916,25917] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25910 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25911 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25912 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25913 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25914 [(4,2),(5,2)] D [25909] [] [] [] [((4,2),(5,2))] [25914,25915,25916,25917] CONDITIONAL_S
Y_MEAS 25915 [(5,2)] HALF_D_PLUS_2 [25909] [] [] [] [] [25914,25915,25916,25917] CONDITIONAL_S
IDLE 25916 [(4,2)] HALF_D_PLUS_2 [25909] [] [] [] [] [25914,25915,25916,25917] CONDITIONAL_S
DISCARD 25917 [(5,2)] 0 [25909] [] [] [] [] [25914,25915,25916,25917] CONDITIONAL_S
INJECT_T 25918 [(4,0)] D [] [] [] [] [] [] none
MERGE 25919 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25924,25925,25926,25927] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25920 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25921 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25922 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25923 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25924 [(4,2),(5,2)] D [25919] [] [] [] [((4,2),(5,2))] [25924,25925,25926,25927] CONDITIONAL_S
Y_MEAS 25925 [(5,2)] HALF_D_PLUS_2 [25919] [] [] [] [] [25924,25925,25926,25927] CONDITIONAL_S
IDLE 25926 [(4,2)] HALF_D_PLUS_2 [25919] [] [] [] [] [25924,25925,25926,25927] CONDITIONAL_S
DISCARD 25927 [(5,2)] 0 [25919] [] [] [] [] [25924,25925,25926,25927] CONDITIONAL_S
MERGE 25928 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25928,25929,25930,25931] CONDITIONAL_S
Y_MEAS 25929 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25928,25929,25930,25931] CONDITIONAL_S
IDLE 25930 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25928,25929,25930,25931] CONDITIONAL_S
DISCARD 25931 [(5,2)] 0 [] [] [] [] [] [25928,25929,25930,25931] CONDITIONAL_S
INJECT_T 25932 [(4,0)] D [] [] [] [] [] [] none
MERGE 25933 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25938,25939,25940,25941] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25934 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25935 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25936 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25937 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25938 [(4,2),(5,2)] D [25933] [] [] [] [((4,2),(5,2))] [25938,25939,25940,25941] CONDITIONAL_S
Y_MEAS 25939 [(5,2)] HALF_D_PLUS_2 [25933] [] [] [] [] [25938,25939,25940,25941] CONDITIONAL_S
IDLE 25940 [(4,2)] HALF_D_PLUS_2 [25933] [] [] [] [] [25938,25939,25940,25941] CONDITIONAL_S
DISCARD 25941 [(5,2)] 0 [25933] [] [] [] [] [25938,25939,25940,25941] CONDITIONAL_S
INJECT_T 25942 [(4,0)] D [] [] [] [] [] [] none
MERGE 25943 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25948,25949,25950,25951] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25944 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25945 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25946 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25947 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25948 [(4,2),(5,2)] D [25943] [] [] [] [((4,2),(5,2))] [25948,25949,25950,25951] CONDITIONAL_S
Y_MEAS 25949 [(5,2)] HALF_D_PLUS_2 [25943] [] [] [] [] [25948,25949,25950,25951] CONDITIONAL_S
IDLE 25950 [(4,2)] HALF_D_PLUS_2 [25943] [] [] [] [] [25948,25949,25950,25951] CONDITIONAL_S
DISCARD 25951 [(5,2)] 0 [25943] [] [] [] [] [25948,25949,25950,25951] CONDITIONAL_S
MERGE 25952 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25952,25953,25954,25955] CONDITIONAL_S
Y_MEAS 25953 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25952,25953,25954,25955] CONDITIONAL_S
IDLE 25954 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25952,25953,25954,25955] CONDITIONAL_S
DISCARD 25955 [(5,2)] 0 [] [] [] [] [] [25952,25953,25954,25955] CONDITIONAL_S
INJECT_T 25956 [(4,0)] D [] [] [] [] [] [] none
MERGE 25957 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25962,25963,25964,25965] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25958 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25959 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25960 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25961 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25962 [(4,2),(5,2)] D [25957] [] [] [] [((4,2),(5,2))] [25962,25963,25964,25965] CONDITIONAL_S
Y_MEAS 25963 [(5,2)] HALF_D_PLUS_2 [25957] [] [] [] [] [25962,25963,25964,25965] CONDITIONAL_S
IDLE 25964 [(4,2)] HALF_D_PLUS_2 [25957] [] [] [] [] [25962,25963,25964,25965] CONDITIONAL_S
DISCARD 25965 [(5,2)] 0 [25957] [] [] [] [] [25962,25963,25964,25965] CONDITIONAL_S
MERGE 25966 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25968,25969,25966,25967] CONDITIONAL_S
Y_MEAS 25967 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25968,25969,25966,25967] CONDITIONAL_S
IDLE 25968 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25968,25969,25966,25967] CONDITIONAL_S
DISCARD 25969 [(5,2)] 0 [] [] [] [] [] [25968,25969,25966,25967] CONDITIONAL_S
INJECT_T 25970 [(4,0)] D [] [] [] [] [] [] none
MERGE 25971 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25976,25977,25978,25979] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25972 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25973 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25974 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25975 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25976 [(4,2),(5,2)] D [25971] [] [] [] [((4,2),(5,2))] [25976,25977,25978,25979] CONDITIONAL_S
Y_MEAS 25977 [(5,2)] HALF_D_PLUS_2 [25971] [] [] [] [] [25976,25977,25978,25979] CONDITIONAL_S
IDLE 25978 [(4,2)] HALF_D_PLUS_2 [25971] [] [] [] [] [25976,25977,25978,25979] CONDITIONAL_S
DISCARD 25979 [(5,2)] 0 [25971] [] [] [] [] [25976,25977,25978,25979] CONDITIONAL_S
MERGE 25980 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25980,25981,25982,25983] CONDITIONAL_S
Y_MEAS 25981 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25980,25981,25982,25983] CONDITIONAL_S
IDLE 25982 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25980,25981,25982,25983] CONDITIONAL_S
DISCARD 25983 [(5,2)] 0 [] [] [] [] [] [25980,25981,25982,25983] CONDITIONAL_S
INJECT_T 25984 [(4,0)] D [] [] [] [] [] [] none
MERGE 25985 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [25992,25993,25990,25991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 25986 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 25987 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25988 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25989 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25990 [(4,2),(5,2)] D [25985] [] [] [] [((4,2),(5,2))] [25992,25993,25990,25991] CONDITIONAL_S
Y_MEAS 25991 [(5,2)] HALF_D_PLUS_2 [25985] [] [] [] [] [25992,25993,25990,25991] CONDITIONAL_S
IDLE 25992 [(4,2)] HALF_D_PLUS_2 [25985] [] [] [] [] [25992,25993,25990,25991] CONDITIONAL_S
DISCARD 25993 [(5,2)] 0 [25985] [] [] [] [] [25992,25993,25990,25991] CONDITIONAL_S
MERGE 25994 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [25994,25995,25996,25997] CONDITIONAL_S
Y_MEAS 25995 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [25994,25995,25996,25997] CONDITIONAL_S
IDLE 25996 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [25994,25995,25996,25997] CONDITIONAL_S
DISCARD 25997 [(5,2)] 0 [] [] [] [] [] [25994,25995,25996,25997] CONDITIONAL_S
INJECT_T 25998 [(4,0)] D [] [] [] [] [] [] none
MERGE 25999 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26004,26005,26006,26007] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26000 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26001 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26002 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26003 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26004 [(4,2),(5,2)] D [25999] [] [] [] [((4,2),(5,2))] [26004,26005,26006,26007] CONDITIONAL_S
Y_MEAS 26005 [(5,2)] HALF_D_PLUS_2 [25999] [] [] [] [] [26004,26005,26006,26007] CONDITIONAL_S
IDLE 26006 [(4,2)] HALF_D_PLUS_2 [25999] [] [] [] [] [26004,26005,26006,26007] CONDITIONAL_S
DISCARD 26007 [(5,2)] 0 [25999] [] [] [] [] [26004,26005,26006,26007] CONDITIONAL_S
INJECT_T 26008 [(4,0)] D [] [] [] [] [] [] none
MERGE 26009 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26016,26017,26014,26015] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26010 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26011 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26012 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26013 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26014 [(4,2),(5,2)] D [26009] [] [] [] [((4,2),(5,2))] [26016,26017,26014,26015] CONDITIONAL_S
Y_MEAS 26015 [(5,2)] HALF_D_PLUS_2 [26009] [] [] [] [] [26016,26017,26014,26015] CONDITIONAL_S
IDLE 26016 [(4,2)] HALF_D_PLUS_2 [26009] [] [] [] [] [26016,26017,26014,26015] CONDITIONAL_S
DISCARD 26017 [(5,2)] 0 [26009] [] [] [] [] [26016,26017,26014,26015] CONDITIONAL_S
INJECT_T 26018 [(4,0)] D [] [] [] [] [] [] none
MERGE 26019 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26024,26025,26026,26027] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26020 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26021 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26022 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26023 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26024 [(4,2),(5,2)] D [26019] [] [] [] [((4,2),(5,2))] [26024,26025,26026,26027] CONDITIONAL_S
Y_MEAS 26025 [(5,2)] HALF_D_PLUS_2 [26019] [] [] [] [] [26024,26025,26026,26027] CONDITIONAL_S
IDLE 26026 [(4,2)] HALF_D_PLUS_2 [26019] [] [] [] [] [26024,26025,26026,26027] CONDITIONAL_S
DISCARD 26027 [(5,2)] 0 [26019] [] [] [] [] [26024,26025,26026,26027] CONDITIONAL_S
INJECT_T 26028 [(4,0)] D [] [] [] [] [] [] none
MERGE 26029 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26034,26035,26036,26037] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26030 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26031 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26032 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26033 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26034 [(4,2),(5,2)] D [26029] [] [] [] [((4,2),(5,2))] [26034,26035,26036,26037] CONDITIONAL_S
Y_MEAS 26035 [(5,2)] HALF_D_PLUS_2 [26029] [] [] [] [] [26034,26035,26036,26037] CONDITIONAL_S
IDLE 26036 [(4,2)] HALF_D_PLUS_2 [26029] [] [] [] [] [26034,26035,26036,26037] CONDITIONAL_S
DISCARD 26037 [(5,2)] 0 [26029] [] [] [] [] [26034,26035,26036,26037] CONDITIONAL_S
MERGE 26038 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26040,26041,26038,26039] CONDITIONAL_S
Y_MEAS 26039 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26040,26041,26038,26039] CONDITIONAL_S
IDLE 26040 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26040,26041,26038,26039] CONDITIONAL_S
DISCARD 26041 [(5,2)] 0 [] [] [] [] [] [26040,26041,26038,26039] CONDITIONAL_S
INJECT_T 26042 [(4,0)] D [] [] [] [] [] [] none
MERGE 26043 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26048,26049,26050,26051] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26044 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26045 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26046 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26047 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26048 [(4,2),(5,2)] D [26043] [] [] [] [((4,2),(5,2))] [26048,26049,26050,26051] CONDITIONAL_S
Y_MEAS 26049 [(5,2)] HALF_D_PLUS_2 [26043] [] [] [] [] [26048,26049,26050,26051] CONDITIONAL_S
IDLE 26050 [(4,2)] HALF_D_PLUS_2 [26043] [] [] [] [] [26048,26049,26050,26051] CONDITIONAL_S
DISCARD 26051 [(5,2)] 0 [26043] [] [] [] [] [26048,26049,26050,26051] CONDITIONAL_S
MERGE 26052 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26052,26053,26054,26055] CONDITIONAL_S
Y_MEAS 26053 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26052,26053,26054,26055] CONDITIONAL_S
IDLE 26054 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26052,26053,26054,26055] CONDITIONAL_S
DISCARD 26055 [(5,2)] 0 [] [] [] [] [] [26052,26053,26054,26055] CONDITIONAL_S
INJECT_T 26056 [(4,0)] D [] [] [] [] [] [] none
MERGE 26057 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26064,26065,26062,26063] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26058 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26059 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26060 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26061 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26062 [(4,2),(5,2)] D [26057] [] [] [] [((4,2),(5,2))] [26064,26065,26062,26063] CONDITIONAL_S
Y_MEAS 26063 [(5,2)] HALF_D_PLUS_2 [26057] [] [] [] [] [26064,26065,26062,26063] CONDITIONAL_S
IDLE 26064 [(4,2)] HALF_D_PLUS_2 [26057] [] [] [] [] [26064,26065,26062,26063] CONDITIONAL_S
DISCARD 26065 [(5,2)] 0 [26057] [] [] [] [] [26064,26065,26062,26063] CONDITIONAL_S
INJECT_T 26066 [(4,0)] D [] [] [] [] [] [] none
MERGE 26067 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26072,26073,26074,26075] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26068 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26069 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26070 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26071 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26072 [(4,2),(5,2)] D [26067] [] [] [] [((4,2),(5,2))] [26072,26073,26074,26075] CONDITIONAL_S
Y_MEAS 26073 [(5,2)] HALF_D_PLUS_2 [26067] [] [] [] [] [26072,26073,26074,26075] CONDITIONAL_S
IDLE 26074 [(4,2)] HALF_D_PLUS_2 [26067] [] [] [] [] [26072,26073,26074,26075] CONDITIONAL_S
DISCARD 26075 [(5,2)] 0 [26067] [] [] [] [] [26072,26073,26074,26075] CONDITIONAL_S
MERGE 26076 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26076,26077,26078,26079] CONDITIONAL_S
Y_MEAS 26077 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26076,26077,26078,26079] CONDITIONAL_S
IDLE 26078 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26076,26077,26078,26079] CONDITIONAL_S
DISCARD 26079 [(5,2)] 0 [] [] [] [] [] [26076,26077,26078,26079] CONDITIONAL_S
INJECT_T 26080 [(4,0)] D [] [] [] [] [] [] none
MERGE 26081 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26088,26089,26086,26087] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26082 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26083 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26084 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26085 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26086 [(4,2),(5,2)] D [26081] [] [] [] [((4,2),(5,2))] [26088,26089,26086,26087] CONDITIONAL_S
Y_MEAS 26087 [(5,2)] HALF_D_PLUS_2 [26081] [] [] [] [] [26088,26089,26086,26087] CONDITIONAL_S
IDLE 26088 [(4,2)] HALF_D_PLUS_2 [26081] [] [] [] [] [26088,26089,26086,26087] CONDITIONAL_S
DISCARD 26089 [(5,2)] 0 [26081] [] [] [] [] [26088,26089,26086,26087] CONDITIONAL_S
INJECT_T 26090 [(4,0)] D [] [] [] [] [] [] none
MERGE 26091 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26096,26097,26098,26099] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26092 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26093 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26094 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26095 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26096 [(4,2),(5,2)] D [26091] [] [] [] [((4,2),(5,2))] [26096,26097,26098,26099] CONDITIONAL_S
Y_MEAS 26097 [(5,2)] HALF_D_PLUS_2 [26091] [] [] [] [] [26096,26097,26098,26099] CONDITIONAL_S
IDLE 26098 [(4,2)] HALF_D_PLUS_2 [26091] [] [] [] [] [26096,26097,26098,26099] CONDITIONAL_S
DISCARD 26099 [(5,2)] 0 [26091] [] [] [] [] [26096,26097,26098,26099] CONDITIONAL_S
MERGE 26100 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26100,26101,26102,26103] CONDITIONAL_S
Y_MEAS 26101 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26100,26101,26102,26103] CONDITIONAL_S
IDLE 26102 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26100,26101,26102,26103] CONDITIONAL_S
DISCARD 26103 [(5,2)] 0 [] [] [] [] [] [26100,26101,26102,26103] CONDITIONAL_S
INJECT_T 26104 [(4,0)] D [] [] [] [] [] [] none
MERGE 26105 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26112,26113,26110,26111] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26106 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26107 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26108 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26109 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26110 [(4,2),(5,2)] D [26105] [] [] [] [((4,2),(5,2))] [26112,26113,26110,26111] CONDITIONAL_S
Y_MEAS 26111 [(5,2)] HALF_D_PLUS_2 [26105] [] [] [] [] [26112,26113,26110,26111] CONDITIONAL_S
IDLE 26112 [(4,2)] HALF_D_PLUS_2 [26105] [] [] [] [] [26112,26113,26110,26111] CONDITIONAL_S
DISCARD 26113 [(5,2)] 0 [26105] [] [] [] [] [26112,26113,26110,26111] CONDITIONAL_S
MERGE 26114 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26114,26115,26116,26117] CONDITIONAL_S
Y_MEAS 26115 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26114,26115,26116,26117] CONDITIONAL_S
IDLE 26116 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26114,26115,26116,26117] CONDITIONAL_S
DISCARD 26117 [(5,2)] 0 [] [] [] [] [] [26114,26115,26116,26117] CONDITIONAL_S
INJECT_T 26118 [(4,0)] D [] [] [] [] [] [] none
MERGE 26119 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26124,26125,26126,26127] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26120 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26121 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26122 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26123 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26124 [(4,2),(5,2)] D [26119] [] [] [] [((4,2),(5,2))] [26124,26125,26126,26127] CONDITIONAL_S
Y_MEAS 26125 [(5,2)] HALF_D_PLUS_2 [26119] [] [] [] [] [26124,26125,26126,26127] CONDITIONAL_S
IDLE 26126 [(4,2)] HALF_D_PLUS_2 [26119] [] [] [] [] [26124,26125,26126,26127] CONDITIONAL_S
DISCARD 26127 [(5,2)] 0 [26119] [] [] [] [] [26124,26125,26126,26127] CONDITIONAL_S
MERGE 26128 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26128,26129,26130,26131] CONDITIONAL_S
Y_MEAS 26129 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26128,26129,26130,26131] CONDITIONAL_S
IDLE 26130 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26128,26129,26130,26131] CONDITIONAL_S
DISCARD 26131 [(5,2)] 0 [] [] [] [] [] [26128,26129,26130,26131] CONDITIONAL_S
INJECT_T 26132 [(4,0)] D [] [] [] [] [] [] none
MERGE 26133 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26138,26139,26140,26141] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26134 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26135 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26136 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26137 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26138 [(4,2),(5,2)] D [26133] [] [] [] [((4,2),(5,2))] [26138,26139,26140,26141] CONDITIONAL_S
Y_MEAS 26139 [(5,2)] HALF_D_PLUS_2 [26133] [] [] [] [] [26138,26139,26140,26141] CONDITIONAL_S
IDLE 26140 [(4,2)] HALF_D_PLUS_2 [26133] [] [] [] [] [26138,26139,26140,26141] CONDITIONAL_S
DISCARD 26141 [(5,2)] 0 [26133] [] [] [] [] [26138,26139,26140,26141] CONDITIONAL_S
INJECT_T 26142 [(4,0)] D [] [] [] [] [] [] none
MERGE 26143 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26148,26149,26150,26151] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26144 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26145 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26146 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26147 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26148 [(4,2),(5,2)] D [26143] [] [] [] [((4,2),(5,2))] [26148,26149,26150,26151] CONDITIONAL_S
Y_MEAS 26149 [(5,2)] HALF_D_PLUS_2 [26143] [] [] [] [] [26148,26149,26150,26151] CONDITIONAL_S
IDLE 26150 [(4,2)] HALF_D_PLUS_2 [26143] [] [] [] [] [26148,26149,26150,26151] CONDITIONAL_S
DISCARD 26151 [(5,2)] 0 [26143] [] [] [] [] [26148,26149,26150,26151] CONDITIONAL_S
INJECT_T 26152 [(4,0)] D [] [] [] [] [] [] none
MERGE 26153 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26160,26161,26158,26159] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26154 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26155 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26156 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26157 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26158 [(4,2),(5,2)] D [26153] [] [] [] [((4,2),(5,2))] [26160,26161,26158,26159] CONDITIONAL_S
Y_MEAS 26159 [(5,2)] HALF_D_PLUS_2 [26153] [] [] [] [] [26160,26161,26158,26159] CONDITIONAL_S
IDLE 26160 [(4,2)] HALF_D_PLUS_2 [26153] [] [] [] [] [26160,26161,26158,26159] CONDITIONAL_S
DISCARD 26161 [(5,2)] 0 [26153] [] [] [] [] [26160,26161,26158,26159] CONDITIONAL_S
MERGE 26162 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26162,26163,26164,26165] CONDITIONAL_S
Y_MEAS 26163 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26162,26163,26164,26165] CONDITIONAL_S
IDLE 26164 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26162,26163,26164,26165] CONDITIONAL_S
DISCARD 26165 [(5,2)] 0 [] [] [] [] [] [26162,26163,26164,26165] CONDITIONAL_S
INJECT_T 26166 [(4,0)] D [] [] [] [] [] [] none
MERGE 26167 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26172,26173,26174,26175] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26168 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26169 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26170 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26171 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26172 [(4,2),(5,2)] D [26167] [] [] [] [((4,2),(5,2))] [26172,26173,26174,26175] CONDITIONAL_S
Y_MEAS 26173 [(5,2)] HALF_D_PLUS_2 [26167] [] [] [] [] [26172,26173,26174,26175] CONDITIONAL_S
IDLE 26174 [(4,2)] HALF_D_PLUS_2 [26167] [] [] [] [] [26172,26173,26174,26175] CONDITIONAL_S
DISCARD 26175 [(5,2)] 0 [26167] [] [] [] [] [26172,26173,26174,26175] CONDITIONAL_S
INJECT_T 26176 [(4,0)] D [] [] [] [] [] [] none
MERGE 26177 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26184,26185,26182,26183] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26178 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26179 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26180 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26181 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26182 [(4,2),(5,2)] D [26177] [] [] [] [((4,2),(5,2))] [26184,26185,26182,26183] CONDITIONAL_S
Y_MEAS 26183 [(5,2)] HALF_D_PLUS_2 [26177] [] [] [] [] [26184,26185,26182,26183] CONDITIONAL_S
IDLE 26184 [(4,2)] HALF_D_PLUS_2 [26177] [] [] [] [] [26184,26185,26182,26183] CONDITIONAL_S
DISCARD 26185 [(5,2)] 0 [26177] [] [] [] [] [26184,26185,26182,26183] CONDITIONAL_S
INJECT_T 26186 [(4,0)] D [] [] [] [] [] [] none
MERGE 26187 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26192,26193,26194,26195] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26188 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26189 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26190 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26191 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26192 [(4,2),(5,2)] D [26187] [] [] [] [((4,2),(5,2))] [26192,26193,26194,26195] CONDITIONAL_S
Y_MEAS 26193 [(5,2)] HALF_D_PLUS_2 [26187] [] [] [] [] [26192,26193,26194,26195] CONDITIONAL_S
IDLE 26194 [(4,2)] HALF_D_PLUS_2 [26187] [] [] [] [] [26192,26193,26194,26195] CONDITIONAL_S
DISCARD 26195 [(5,2)] 0 [26187] [] [] [] [] [26192,26193,26194,26195] CONDITIONAL_S
MERGE 26196 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26196,26197,26198,26199] CONDITIONAL_S
Y_MEAS 26197 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26196,26197,26198,26199] CONDITIONAL_S
IDLE 26198 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26196,26197,26198,26199] CONDITIONAL_S
DISCARD 26199 [(5,2)] 0 [] [] [] [] [] [26196,26197,26198,26199] CONDITIONAL_S
INJECT_T 26200 [(4,0)] D [] [] [] [] [] [] none
MERGE 26201 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26208,26209,26206,26207] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26202 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26203 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26204 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26205 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26206 [(4,2),(5,2)] D [26201] [] [] [] [((4,2),(5,2))] [26208,26209,26206,26207] CONDITIONAL_S
Y_MEAS 26207 [(5,2)] HALF_D_PLUS_2 [26201] [] [] [] [] [26208,26209,26206,26207] CONDITIONAL_S
IDLE 26208 [(4,2)] HALF_D_PLUS_2 [26201] [] [] [] [] [26208,26209,26206,26207] CONDITIONAL_S
DISCARD 26209 [(5,2)] 0 [26201] [] [] [] [] [26208,26209,26206,26207] CONDITIONAL_S
INJECT_T 26210 [(4,0)] D [] [] [] [] [] [] none
MERGE 26211 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26216,26217,26218,26219] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26212 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26213 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26214 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26215 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26216 [(4,2),(5,2)] D [26211] [] [] [] [((4,2),(5,2))] [26216,26217,26218,26219] CONDITIONAL_S
Y_MEAS 26217 [(5,2)] HALF_D_PLUS_2 [26211] [] [] [] [] [26216,26217,26218,26219] CONDITIONAL_S
IDLE 26218 [(4,2)] HALF_D_PLUS_2 [26211] [] [] [] [] [26216,26217,26218,26219] CONDITIONAL_S
DISCARD 26219 [(5,2)] 0 [26211] [] [] [] [] [26216,26217,26218,26219] CONDITIONAL_S
MERGE 26220 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26220,26221,26222,26223] CONDITIONAL_S
Y_MEAS 26221 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26220,26221,26222,26223] CONDITIONAL_S
IDLE 26222 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26220,26221,26222,26223] CONDITIONAL_S
DISCARD 26223 [(5,2)] 0 [] [] [] [] [] [26220,26221,26222,26223] CONDITIONAL_S
INJECT_T 26224 [(4,0)] D [] [] [] [] [] [] none
MERGE 26225 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26232,26233,26230,26231] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26226 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26227 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26228 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26229 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26230 [(4,2),(5,2)] D [26225] [] [] [] [((4,2),(5,2))] [26232,26233,26230,26231] CONDITIONAL_S
Y_MEAS 26231 [(5,2)] HALF_D_PLUS_2 [26225] [] [] [] [] [26232,26233,26230,26231] CONDITIONAL_S
IDLE 26232 [(4,2)] HALF_D_PLUS_2 [26225] [] [] [] [] [26232,26233,26230,26231] CONDITIONAL_S
DISCARD 26233 [(5,2)] 0 [26225] [] [] [] [] [26232,26233,26230,26231] CONDITIONAL_S
INJECT_T 26234 [(4,0)] D [] [] [] [] [] [] none
MERGE 26235 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26240,26241,26242,26243] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26236 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26237 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26238 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26239 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26240 [(4,2),(5,2)] D [26235] [] [] [] [((4,2),(5,2))] [26240,26241,26242,26243] CONDITIONAL_S
Y_MEAS 26241 [(5,2)] HALF_D_PLUS_2 [26235] [] [] [] [] [26240,26241,26242,26243] CONDITIONAL_S
IDLE 26242 [(4,2)] HALF_D_PLUS_2 [26235] [] [] [] [] [26240,26241,26242,26243] CONDITIONAL_S
DISCARD 26243 [(5,2)] 0 [26235] [] [] [] [] [26240,26241,26242,26243] CONDITIONAL_S
INJECT_T 26244 [(4,0)] D [] [] [] [] [] [] none
MERGE 26245 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26250,26251,26252,26253] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26246 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26247 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26248 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26249 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26250 [(4,2),(5,2)] D [26245] [] [] [] [((4,2),(5,2))] [26250,26251,26252,26253] CONDITIONAL_S
Y_MEAS 26251 [(5,2)] HALF_D_PLUS_2 [26245] [] [] [] [] [26250,26251,26252,26253] CONDITIONAL_S
IDLE 26252 [(4,2)] HALF_D_PLUS_2 [26245] [] [] [] [] [26250,26251,26252,26253] CONDITIONAL_S
DISCARD 26253 [(5,2)] 0 [26245] [] [] [] [] [26250,26251,26252,26253] CONDITIONAL_S
MERGE 26254 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26256,26257,26254,26255] CONDITIONAL_S
Y_MEAS 26255 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26256,26257,26254,26255] CONDITIONAL_S
IDLE 26256 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26256,26257,26254,26255] CONDITIONAL_S
DISCARD 26257 [(5,2)] 0 [] [] [] [] [] [26256,26257,26254,26255] CONDITIONAL_S
INJECT_T 26258 [(4,0)] D [] [] [] [] [] [] none
MERGE 26259 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26264,26265,26266,26267] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26260 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26261 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26262 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26263 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26264 [(4,2),(5,2)] D [26259] [] [] [] [((4,2),(5,2))] [26264,26265,26266,26267] CONDITIONAL_S
Y_MEAS 26265 [(5,2)] HALF_D_PLUS_2 [26259] [] [] [] [] [26264,26265,26266,26267] CONDITIONAL_S
IDLE 26266 [(4,2)] HALF_D_PLUS_2 [26259] [] [] [] [] [26264,26265,26266,26267] CONDITIONAL_S
DISCARD 26267 [(5,2)] 0 [26259] [] [] [] [] [26264,26265,26266,26267] CONDITIONAL_S
INJECT_T 26268 [(4,0)] D [] [] [] [] [] [] none
MERGE 26269 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26274,26275,26276,26277] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26270 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26271 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26272 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26273 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26274 [(4,2),(5,2)] D [26269] [] [] [] [((4,2),(5,2))] [26274,26275,26276,26277] CONDITIONAL_S
Y_MEAS 26275 [(5,2)] HALF_D_PLUS_2 [26269] [] [] [] [] [26274,26275,26276,26277] CONDITIONAL_S
IDLE 26276 [(4,2)] HALF_D_PLUS_2 [26269] [] [] [] [] [26274,26275,26276,26277] CONDITIONAL_S
DISCARD 26277 [(5,2)] 0 [26269] [] [] [] [] [26274,26275,26276,26277] CONDITIONAL_S
MERGE 26278 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26280,26281,26278,26279] CONDITIONAL_S
Y_MEAS 26279 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26280,26281,26278,26279] CONDITIONAL_S
IDLE 26280 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26280,26281,26278,26279] CONDITIONAL_S
DISCARD 26281 [(5,2)] 0 [] [] [] [] [] [26280,26281,26278,26279] CONDITIONAL_S
INJECT_T 26282 [(4,0)] D [] [] [] [] [] [] none
MERGE 26283 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26288,26289,26290,26291] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26284 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26285 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26286 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26287 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26288 [(4,2),(5,2)] D [26283] [] [] [] [((4,2),(5,2))] [26288,26289,26290,26291] CONDITIONAL_S
Y_MEAS 26289 [(5,2)] HALF_D_PLUS_2 [26283] [] [] [] [] [26288,26289,26290,26291] CONDITIONAL_S
IDLE 26290 [(4,2)] HALF_D_PLUS_2 [26283] [] [] [] [] [26288,26289,26290,26291] CONDITIONAL_S
DISCARD 26291 [(5,2)] 0 [26283] [] [] [] [] [26288,26289,26290,26291] CONDITIONAL_S
INJECT_T 26292 [(4,0)] D [] [] [] [] [] [] none
MERGE 26293 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26298,26299,26300,26301] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26294 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26295 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26296 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26297 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26298 [(4,2),(5,2)] D [26293] [] [] [] [((4,2),(5,2))] [26298,26299,26300,26301] CONDITIONAL_S
Y_MEAS 26299 [(5,2)] HALF_D_PLUS_2 [26293] [] [] [] [] [26298,26299,26300,26301] CONDITIONAL_S
IDLE 26300 [(4,2)] HALF_D_PLUS_2 [26293] [] [] [] [] [26298,26299,26300,26301] CONDITIONAL_S
DISCARD 26301 [(5,2)] 0 [26293] [] [] [] [] [26298,26299,26300,26301] CONDITIONAL_S
INJECT_T 26302 [(4,0)] D [] [] [] [] [] [] none
MERGE 26303 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26308,26309,26310,26311] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26304 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26305 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26306 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26307 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26308 [(4,2),(5,2)] D [26303] [] [] [] [((4,2),(5,2))] [26308,26309,26310,26311] CONDITIONAL_S
Y_MEAS 26309 [(5,2)] HALF_D_PLUS_2 [26303] [] [] [] [] [26308,26309,26310,26311] CONDITIONAL_S
IDLE 26310 [(4,2)] HALF_D_PLUS_2 [26303] [] [] [] [] [26308,26309,26310,26311] CONDITIONAL_S
DISCARD 26311 [(5,2)] 0 [26303] [] [] [] [] [26308,26309,26310,26311] CONDITIONAL_S
MERGE 26312 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26312,26313,26314,26315] CONDITIONAL_S
Y_MEAS 26313 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26312,26313,26314,26315] CONDITIONAL_S
IDLE 26314 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26312,26313,26314,26315] CONDITIONAL_S
DISCARD 26315 [(5,2)] 0 [] [] [] [] [] [26312,26313,26314,26315] CONDITIONAL_S
INJECT_T 26316 [(4,0)] D [] [] [] [] [] [] none
MERGE 26317 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26322,26323,26324,26325] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26318 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26319 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26320 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26321 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26322 [(4,2),(5,2)] D [26317] [] [] [] [((4,2),(5,2))] [26322,26323,26324,26325] CONDITIONAL_S
Y_MEAS 26323 [(5,2)] HALF_D_PLUS_2 [26317] [] [] [] [] [26322,26323,26324,26325] CONDITIONAL_S
IDLE 26324 [(4,2)] HALF_D_PLUS_2 [26317] [] [] [] [] [26322,26323,26324,26325] CONDITIONAL_S
DISCARD 26325 [(5,2)] 0 [26317] [] [] [] [] [26322,26323,26324,26325] CONDITIONAL_S
INJECT_T 26326 [(4,0)] D [] [] [] [] [] [] none
MERGE 26327 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26332,26333,26334,26335] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26328 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26329 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26330 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26331 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26332 [(4,2),(5,2)] D [26327] [] [] [] [((4,2),(5,2))] [26332,26333,26334,26335] CONDITIONAL_S
Y_MEAS 26333 [(5,2)] HALF_D_PLUS_2 [26327] [] [] [] [] [26332,26333,26334,26335] CONDITIONAL_S
IDLE 26334 [(4,2)] HALF_D_PLUS_2 [26327] [] [] [] [] [26332,26333,26334,26335] CONDITIONAL_S
DISCARD 26335 [(5,2)] 0 [26327] [] [] [] [] [26332,26333,26334,26335] CONDITIONAL_S
MERGE 26336 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26336,26337,26338,26339] CONDITIONAL_S
Y_MEAS 26337 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26336,26337,26338,26339] CONDITIONAL_S
IDLE 26338 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26336,26337,26338,26339] CONDITIONAL_S
DISCARD 26339 [(5,2)] 0 [] [] [] [] [] [26336,26337,26338,26339] CONDITIONAL_S
INJECT_T 26340 [(4,0)] D [] [] [] [] [] [] none
MERGE 26341 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26346,26347,26348,26349] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26342 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26343 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26344 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26345 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26346 [(4,2),(5,2)] D [26341] [] [] [] [((4,2),(5,2))] [26346,26347,26348,26349] CONDITIONAL_S
Y_MEAS 26347 [(5,2)] HALF_D_PLUS_2 [26341] [] [] [] [] [26346,26347,26348,26349] CONDITIONAL_S
IDLE 26348 [(4,2)] HALF_D_PLUS_2 [26341] [] [] [] [] [26346,26347,26348,26349] CONDITIONAL_S
DISCARD 26349 [(5,2)] 0 [26341] [] [] [] [] [26346,26347,26348,26349] CONDITIONAL_S
MERGE 26350 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26352,26353,26350,26351] CONDITIONAL_S
Y_MEAS 26351 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26352,26353,26350,26351] CONDITIONAL_S
IDLE 26352 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26352,26353,26350,26351] CONDITIONAL_S
DISCARD 26353 [(5,2)] 0 [] [] [] [] [] [26352,26353,26350,26351] CONDITIONAL_S
INJECT_T 26354 [(4,0)] D [] [] [] [] [] [] none
MERGE 26355 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26360,26361,26362,26363] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26356 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26357 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26358 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26359 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26360 [(4,2),(5,2)] D [26355] [] [] [] [((4,2),(5,2))] [26360,26361,26362,26363] CONDITIONAL_S
Y_MEAS 26361 [(5,2)] HALF_D_PLUS_2 [26355] [] [] [] [] [26360,26361,26362,26363] CONDITIONAL_S
IDLE 26362 [(4,2)] HALF_D_PLUS_2 [26355] [] [] [] [] [26360,26361,26362,26363] CONDITIONAL_S
DISCARD 26363 [(5,2)] 0 [26355] [] [] [] [] [26360,26361,26362,26363] CONDITIONAL_S
MERGE 26364 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26364,26365,26366,26367] CONDITIONAL_S
Y_MEAS 26365 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26364,26365,26366,26367] CONDITIONAL_S
IDLE 26366 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26364,26365,26366,26367] CONDITIONAL_S
DISCARD 26367 [(5,2)] 0 [] [] [] [] [] [26364,26365,26366,26367] CONDITIONAL_S
INJECT_T 26368 [(4,0)] D [] [] [] [] [] [] none
MERGE 26369 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26376,26377,26374,26375] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26370 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26371 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26372 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26373 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26374 [(4,2),(5,2)] D [26369] [] [] [] [((4,2),(5,2))] [26376,26377,26374,26375] CONDITIONAL_S
Y_MEAS 26375 [(5,2)] HALF_D_PLUS_2 [26369] [] [] [] [] [26376,26377,26374,26375] CONDITIONAL_S
IDLE 26376 [(4,2)] HALF_D_PLUS_2 [26369] [] [] [] [] [26376,26377,26374,26375] CONDITIONAL_S
DISCARD 26377 [(5,2)] 0 [26369] [] [] [] [] [26376,26377,26374,26375] CONDITIONAL_S
INJECT_T 26378 [(4,0)] D [] [] [] [] [] [] none
MERGE 26379 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26384,26385,26386,26387] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26380 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26381 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26382 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26383 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26384 [(4,2),(5,2)] D [26379] [] [] [] [((4,2),(5,2))] [26384,26385,26386,26387] CONDITIONAL_S
Y_MEAS 26385 [(5,2)] HALF_D_PLUS_2 [26379] [] [] [] [] [26384,26385,26386,26387] CONDITIONAL_S
IDLE 26386 [(4,2)] HALF_D_PLUS_2 [26379] [] [] [] [] [26384,26385,26386,26387] CONDITIONAL_S
DISCARD 26387 [(5,2)] 0 [26379] [] [] [] [] [26384,26385,26386,26387] CONDITIONAL_S
INJECT_T 26388 [(4,0)] D [] [] [] [] [] [] none
MERGE 26389 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26394,26395,26396,26397] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26390 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26391 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26392 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26393 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26394 [(4,2),(5,2)] D [26389] [] [] [] [((4,2),(5,2))] [26394,26395,26396,26397] CONDITIONAL_S
Y_MEAS 26395 [(5,2)] HALF_D_PLUS_2 [26389] [] [] [] [] [26394,26395,26396,26397] CONDITIONAL_S
IDLE 26396 [(4,2)] HALF_D_PLUS_2 [26389] [] [] [] [] [26394,26395,26396,26397] CONDITIONAL_S
DISCARD 26397 [(5,2)] 0 [26389] [] [] [] [] [26394,26395,26396,26397] CONDITIONAL_S
INJECT_T 26398 [(4,0)] D [] [] [] [] [] [] none
MERGE 26399 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26404,26405,26406,26407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26400 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26401 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26402 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26403 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26404 [(4,2),(5,2)] D [26399] [] [] [] [((4,2),(5,2))] [26404,26405,26406,26407] CONDITIONAL_S
Y_MEAS 26405 [(5,2)] HALF_D_PLUS_2 [26399] [] [] [] [] [26404,26405,26406,26407] CONDITIONAL_S
IDLE 26406 [(4,2)] HALF_D_PLUS_2 [26399] [] [] [] [] [26404,26405,26406,26407] CONDITIONAL_S
DISCARD 26407 [(5,2)] 0 [26399] [] [] [] [] [26404,26405,26406,26407] CONDITIONAL_S
INJECT_T 26408 [(4,0)] D [] [] [] [] [] [] none
MERGE 26409 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26416,26417,26414,26415] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26410 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26411 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26412 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26413 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26414 [(4,2),(5,2)] D [26409] [] [] [] [((4,2),(5,2))] [26416,26417,26414,26415] CONDITIONAL_S
Y_MEAS 26415 [(5,2)] HALF_D_PLUS_2 [26409] [] [] [] [] [26416,26417,26414,26415] CONDITIONAL_S
IDLE 26416 [(4,2)] HALF_D_PLUS_2 [26409] [] [] [] [] [26416,26417,26414,26415] CONDITIONAL_S
DISCARD 26417 [(5,2)] 0 [26409] [] [] [] [] [26416,26417,26414,26415] CONDITIONAL_S
INJECT_T 26418 [(4,0)] D [] [] [] [] [] [] none
MERGE 26419 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26424,26425,26426,26427] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26420 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26421 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26422 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26423 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26424 [(4,2),(5,2)] D [26419] [] [] [] [((4,2),(5,2))] [26424,26425,26426,26427] CONDITIONAL_S
Y_MEAS 26425 [(5,2)] HALF_D_PLUS_2 [26419] [] [] [] [] [26424,26425,26426,26427] CONDITIONAL_S
IDLE 26426 [(4,2)] HALF_D_PLUS_2 [26419] [] [] [] [] [26424,26425,26426,26427] CONDITIONAL_S
DISCARD 26427 [(5,2)] 0 [26419] [] [] [] [] [26424,26425,26426,26427] CONDITIONAL_S
MERGE 26428 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26428,26429,26430,26431] CONDITIONAL_S
Y_MEAS 26429 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26428,26429,26430,26431] CONDITIONAL_S
IDLE 26430 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26428,26429,26430,26431] CONDITIONAL_S
DISCARD 26431 [(5,2)] 0 [] [] [] [] [] [26428,26429,26430,26431] CONDITIONAL_S
INJECT_T 26432 [(4,0)] D [] [] [] [] [] [] none
MERGE 26433 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26440,26441,26438,26439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26434 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26435 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26436 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26437 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26438 [(4,2),(5,2)] D [26433] [] [] [] [((4,2),(5,2))] [26440,26441,26438,26439] CONDITIONAL_S
Y_MEAS 26439 [(5,2)] HALF_D_PLUS_2 [26433] [] [] [] [] [26440,26441,26438,26439] CONDITIONAL_S
IDLE 26440 [(4,2)] HALF_D_PLUS_2 [26433] [] [] [] [] [26440,26441,26438,26439] CONDITIONAL_S
DISCARD 26441 [(5,2)] 0 [26433] [] [] [] [] [26440,26441,26438,26439] CONDITIONAL_S
MERGE 26442 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26442,26443,26444,26445] CONDITIONAL_S
Y_MEAS 26443 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26442,26443,26444,26445] CONDITIONAL_S
IDLE 26444 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26442,26443,26444,26445] CONDITIONAL_S
DISCARD 26445 [(5,2)] 0 [] [] [] [] [] [26442,26443,26444,26445] CONDITIONAL_S
INJECT_T 26446 [(4,0)] D [] [] [] [] [] [] none
MERGE 26447 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26452,26453,26454,26455] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26448 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26449 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26450 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26451 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26452 [(4,2),(5,2)] D [26447] [] [] [] [((4,2),(5,2))] [26452,26453,26454,26455] CONDITIONAL_S
Y_MEAS 26453 [(5,2)] HALF_D_PLUS_2 [26447] [] [] [] [] [26452,26453,26454,26455] CONDITIONAL_S
IDLE 26454 [(4,2)] HALF_D_PLUS_2 [26447] [] [] [] [] [26452,26453,26454,26455] CONDITIONAL_S
DISCARD 26455 [(5,2)] 0 [26447] [] [] [] [] [26452,26453,26454,26455] CONDITIONAL_S
MERGE 26456 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26456,26457,26458,26459] CONDITIONAL_S
Y_MEAS 26457 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26456,26457,26458,26459] CONDITIONAL_S
IDLE 26458 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26456,26457,26458,26459] CONDITIONAL_S
DISCARD 26459 [(5,2)] 0 [] [] [] [] [] [26456,26457,26458,26459] CONDITIONAL_S
INJECT_T 26460 [(4,0)] D [] [] [] [] [] [] none
MERGE 26461 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26466,26467,26468,26469] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26462 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26463 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26464 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26465 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26466 [(4,2),(5,2)] D [26461] [] [] [] [((4,2),(5,2))] [26466,26467,26468,26469] CONDITIONAL_S
Y_MEAS 26467 [(5,2)] HALF_D_PLUS_2 [26461] [] [] [] [] [26466,26467,26468,26469] CONDITIONAL_S
IDLE 26468 [(4,2)] HALF_D_PLUS_2 [26461] [] [] [] [] [26466,26467,26468,26469] CONDITIONAL_S
DISCARD 26469 [(5,2)] 0 [26461] [] [] [] [] [26466,26467,26468,26469] CONDITIONAL_S
INJECT_T 26470 [(4,0)] D [] [] [] [] [] [] none
MERGE 26471 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26476,26477,26478,26479] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26472 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26473 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26474 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26475 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26476 [(4,2),(5,2)] D [26471] [] [] [] [((4,2),(5,2))] [26476,26477,26478,26479] CONDITIONAL_S
Y_MEAS 26477 [(5,2)] HALF_D_PLUS_2 [26471] [] [] [] [] [26476,26477,26478,26479] CONDITIONAL_S
IDLE 26478 [(4,2)] HALF_D_PLUS_2 [26471] [] [] [] [] [26476,26477,26478,26479] CONDITIONAL_S
DISCARD 26479 [(5,2)] 0 [26471] [] [] [] [] [26476,26477,26478,26479] CONDITIONAL_S
MERGE 26480 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26480,26481,26482,26483] CONDITIONAL_S
Y_MEAS 26481 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26480,26481,26482,26483] CONDITIONAL_S
IDLE 26482 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26480,26481,26482,26483] CONDITIONAL_S
DISCARD 26483 [(5,2)] 0 [] [] [] [] [] [26480,26481,26482,26483] CONDITIONAL_S
INJECT_T 26484 [(4,0)] D [] [] [] [] [] [] none
MERGE 26485 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26490,26491,26492,26493] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26486 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26487 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26488 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26489 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26490 [(4,2),(5,2)] D [26485] [] [] [] [((4,2),(5,2))] [26490,26491,26492,26493] CONDITIONAL_S
Y_MEAS 26491 [(5,2)] HALF_D_PLUS_2 [26485] [] [] [] [] [26490,26491,26492,26493] CONDITIONAL_S
IDLE 26492 [(4,2)] HALF_D_PLUS_2 [26485] [] [] [] [] [26490,26491,26492,26493] CONDITIONAL_S
DISCARD 26493 [(5,2)] 0 [26485] [] [] [] [] [26490,26491,26492,26493] CONDITIONAL_S
INJECT_T 26494 [(4,0)] D [] [] [] [] [] [] none
MERGE 26495 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26500,26501,26502,26503] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26496 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26497 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26498 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26499 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26500 [(4,2),(5,2)] D [26495] [] [] [] [((4,2),(5,2))] [26500,26501,26502,26503] CONDITIONAL_S
Y_MEAS 26501 [(5,2)] HALF_D_PLUS_2 [26495] [] [] [] [] [26500,26501,26502,26503] CONDITIONAL_S
IDLE 26502 [(4,2)] HALF_D_PLUS_2 [26495] [] [] [] [] [26500,26501,26502,26503] CONDITIONAL_S
DISCARD 26503 [(5,2)] 0 [26495] [] [] [] [] [26500,26501,26502,26503] CONDITIONAL_S
INJECT_T 26504 [(4,0)] D [] [] [] [] [] [] none
MERGE 26505 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26512,26513,26510,26511] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26506 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26507 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26508 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26509 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26510 [(4,2),(5,2)] D [26505] [] [] [] [((4,2),(5,2))] [26512,26513,26510,26511] CONDITIONAL_S
Y_MEAS 26511 [(5,2)] HALF_D_PLUS_2 [26505] [] [] [] [] [26512,26513,26510,26511] CONDITIONAL_S
IDLE 26512 [(4,2)] HALF_D_PLUS_2 [26505] [] [] [] [] [26512,26513,26510,26511] CONDITIONAL_S
DISCARD 26513 [(5,2)] 0 [26505] [] [] [] [] [26512,26513,26510,26511] CONDITIONAL_S
MERGE 26514 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26514,26515,26516,26517] CONDITIONAL_S
Y_MEAS 26515 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26514,26515,26516,26517] CONDITIONAL_S
IDLE 26516 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26514,26515,26516,26517] CONDITIONAL_S
DISCARD 26517 [(5,2)] 0 [] [] [] [] [] [26514,26515,26516,26517] CONDITIONAL_S
INJECT_T 26518 [(4,0)] D [] [] [] [] [] [] none
MERGE 26519 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26524,26525,26526,26527] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26520 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26521 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26522 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26523 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26524 [(4,2),(5,2)] D [26519] [] [] [] [((4,2),(5,2))] [26524,26525,26526,26527] CONDITIONAL_S
Y_MEAS 26525 [(5,2)] HALF_D_PLUS_2 [26519] [] [] [] [] [26524,26525,26526,26527] CONDITIONAL_S
IDLE 26526 [(4,2)] HALF_D_PLUS_2 [26519] [] [] [] [] [26524,26525,26526,26527] CONDITIONAL_S
DISCARD 26527 [(5,2)] 0 [26519] [] [] [] [] [26524,26525,26526,26527] CONDITIONAL_S
INJECT_T 26528 [(4,0)] D [] [] [] [] [] [] none
MERGE 26529 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26536,26537,26534,26535] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26530 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26531 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26532 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26533 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26534 [(4,2),(5,2)] D [26529] [] [] [] [((4,2),(5,2))] [26536,26537,26534,26535] CONDITIONAL_S
Y_MEAS 26535 [(5,2)] HALF_D_PLUS_2 [26529] [] [] [] [] [26536,26537,26534,26535] CONDITIONAL_S
IDLE 26536 [(4,2)] HALF_D_PLUS_2 [26529] [] [] [] [] [26536,26537,26534,26535] CONDITIONAL_S
DISCARD 26537 [(5,2)] 0 [26529] [] [] [] [] [26536,26537,26534,26535] CONDITIONAL_S
INJECT_T 26538 [(4,0)] D [] [] [] [] [] [] none
MERGE 26539 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26544,26545,26546,26547] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26540 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26541 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26542 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26543 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26544 [(4,2),(5,2)] D [26539] [] [] [] [((4,2),(5,2))] [26544,26545,26546,26547] CONDITIONAL_S
Y_MEAS 26545 [(5,2)] HALF_D_PLUS_2 [26539] [] [] [] [] [26544,26545,26546,26547] CONDITIONAL_S
IDLE 26546 [(4,2)] HALF_D_PLUS_2 [26539] [] [] [] [] [26544,26545,26546,26547] CONDITIONAL_S
DISCARD 26547 [(5,2)] 0 [26539] [] [] [] [] [26544,26545,26546,26547] CONDITIONAL_S
INJECT_T 26548 [(4,0)] D [] [] [] [] [] [] none
MERGE 26549 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26554,26555,26556,26557] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26550 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26551 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26552 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26553 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26554 [(4,2),(5,2)] D [26549] [] [] [] [((4,2),(5,2))] [26554,26555,26556,26557] CONDITIONAL_S
Y_MEAS 26555 [(5,2)] HALF_D_PLUS_2 [26549] [] [] [] [] [26554,26555,26556,26557] CONDITIONAL_S
IDLE 26556 [(4,2)] HALF_D_PLUS_2 [26549] [] [] [] [] [26554,26555,26556,26557] CONDITIONAL_S
DISCARD 26557 [(5,2)] 0 [26549] [] [] [] [] [26554,26555,26556,26557] CONDITIONAL_S
INJECT_T 26558 [(4,0)] D [] [] [] [] [] [] none
MERGE 26559 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26564,26565,26566,26567] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26560 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26561 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26562 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26563 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26564 [(4,2),(5,2)] D [26559] [] [] [] [((4,2),(5,2))] [26564,26565,26566,26567] CONDITIONAL_S
Y_MEAS 26565 [(5,2)] HALF_D_PLUS_2 [26559] [] [] [] [] [26564,26565,26566,26567] CONDITIONAL_S
IDLE 26566 [(4,2)] HALF_D_PLUS_2 [26559] [] [] [] [] [26564,26565,26566,26567] CONDITIONAL_S
DISCARD 26567 [(5,2)] 0 [26559] [] [] [] [] [26564,26565,26566,26567] CONDITIONAL_S
INJECT_T 26568 [(4,0)] D [] [] [] [] [] [] none
MERGE 26569 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26576,26577,26574,26575] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26570 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26571 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26572 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26573 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26574 [(4,2),(5,2)] D [26569] [] [] [] [((4,2),(5,2))] [26576,26577,26574,26575] CONDITIONAL_S
Y_MEAS 26575 [(5,2)] HALF_D_PLUS_2 [26569] [] [] [] [] [26576,26577,26574,26575] CONDITIONAL_S
IDLE 26576 [(4,2)] HALF_D_PLUS_2 [26569] [] [] [] [] [26576,26577,26574,26575] CONDITIONAL_S
DISCARD 26577 [(5,2)] 0 [26569] [] [] [] [] [26576,26577,26574,26575] CONDITIONAL_S
INJECT_T 26578 [(4,0)] D [] [] [] [] [] [] none
MERGE 26579 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [26584,26585,26586,26587] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 26580 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 26581 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26582 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26583 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 26584 [(4,2),(5,2)] D [26579] [] [] [] [((4,2),(5,2))] [26584,26585,26586,26587] CONDITIONAL_S
Y_MEAS 26585 [(5,2)] HALF_D_PLUS_2 [26579] [] [] [] [] [26584,26585,26586,26587] CONDITIONAL_S
IDLE 26586 [(4,2)] HALF_D_PLUS_2 [26579] [] [] [] [] [26584,26585,26586,26587] CONDITIONAL_S
DISCARD 26587 [(5,2)] 0 [26579] [] [] [] [] [26584,26585,26586,26587] CONDITIONAL_S
MERGE 26588 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26588,26589,26590,26591] CONDITIONAL_S
Y_MEAS 26589 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26588,26589,26590,26591] CONDITIONAL_S
IDLE 26590 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26588,26589,26590,26591] CONDITIONAL_S
DISCARD 26591 [(5,2)] 0 [] [] [] [] [] [26588,26589,26590,26591] CONDITIONAL_S
MERGE 26592 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [26592,26593,26594,26595] CONDITIONAL_S
Y_MEAS 26593 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [26592,26593,26594,26595] CONDITIONAL_S
IDLE 26594 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [26592,26593,26594,26595] CONDITIONAL_S
DISCARD 26595 [(5,2)] 0 [] [] [] [] [] [26592,26593,26594,26595] CONDITIONAL_S
DISCARD 26596 [(2,2)] 0 [] [] [] [] [] [] none
DISCARD 26597 [(2,4)] 0 [] [] [] [] [] [] none
DISCARD 26598 [(2,6)] 0 [] [] [] [] [] [] none
DISCARD 26599 [(4,2)] 0 [] [] [] [] [] [] none
DISCARD 26600 [(4,4)] 0 [] [] [] [] [] [] none