#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov  6 08:07:10 2023
# Process ID: 13300
# Current directory: C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/Main_system_ila_0_0_synth_1
# Command line: vivado.exe -log Main_system_ila_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_system_ila_0_0.tcl
# Log file: C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/Main_system_ila_0_0_synth_1/Main_system_ila_0_0.vds
# Journal file: C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/Main_system_ila_0_0_synth_1\vivado.jou
# Running On: DESKTOP-SDLH1IQ, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 2, Host memory: 8503 MB
#-----------------------------------------------------------
source Main_system_ila_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 396.043 ; gain = 62.555
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Main_system_ila_0_0
Command: synth_design -top Main_system_ila_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6848
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'rddata_rst_i', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:2188]
INFO: [Synth 8-11241] undeclared symbol 'datard_overflow', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:2235]
INFO: [Synth 8-11241] undeclared symbol 'datard_underflow', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:2236]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6379]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6381]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6412]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6414]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6447]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6449]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6554]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6556]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6589]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6591]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10347]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10349]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10413]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10415]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4527]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4528]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4529]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4530]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4531]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4532]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4586]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4587]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4588]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:5486]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1310.641 ; gain = 426.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main_system_ila_0_0' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/synth/Main_system_ila_0_0.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/synth/Main_system_ila_0_0.v:281]
INFO: [Synth 8-6157] synthesizing module 'bd_65d3' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/synth/bd_65d3.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_65d3_g_inst_0' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/synth/bd_65d3_g_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_65d3_g_inst_0_gigantic_mux' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-6155] done synthesizing module 'bd_65d3_g_inst_0_gigantic_mux' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-6155] done synthesizing module 'bd_65d3_g_inst_0' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/synth/bd_65d3_g_inst_0.v:53]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/synth/bd_65d3.v:156]
INFO: [Synth 8-6157] synthesizing module 'bd_65d3_ila_lib_0' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/synth/bd_65d3_ila_lib_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1534]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1534]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1497]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131733]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131733]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/synth/bd_65d3_ila_lib_0.v:3239]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/synth/bd_65d3_ila_lib_0.v:3239]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/synth/bd_65d3_ila_lib_0.v:3239]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/synth/bd_65d3_ila_lib_0.v:3239]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/synth/bd_65d3_ila_lib_0.v:3239]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/synth/bd_65d3_ila_lib_0.v:3239]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_12_ila' has 1033 connections declared, but only 1027 given [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/synth/bd_65d3_ila_lib_0.v:3239]
INFO: [Synth 8-6155] done synthesizing module 'bd_65d3_ila_lib_0' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/synth/bd_65d3_ila_lib_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'bd_65d3_slot_0_ar_0' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_5/synth/bd_65d3_slot_0_ar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_65d3_slot_0_ar_0' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_5/synth/bd_65d3_slot_0_ar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_65d3_slot_0_aw_0' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_2/synth/bd_65d3_slot_0_aw_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_65d3_slot_0_aw_0' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_2/synth/bd_65d3_slot_0_aw_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_65d3_slot_0_b_0' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_4/synth/bd_65d3_slot_0_b_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_65d3_slot_0_b_0' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_4/synth/bd_65d3_slot_0_b_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_65d3_slot_0_r_0' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_6/synth/bd_65d3_slot_0_r_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_65d3_slot_0_r_0' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_6/synth/bd_65d3_slot_0_r_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_65d3_slot_0_w_0' [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_3/synth/bd_65d3_slot_0_w_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_65d3_slot_0_w_0' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_3/synth/bd_65d3_slot_0_w_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_65d3' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/synth/bd_65d3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Main_system_ila_0_0' (0#1) [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/synth/Main_system_ila_0_0.v:53]
WARNING: [Synth 8-3848] Net probe_out0 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1985]
WARNING: [Synth 8-3848] Net probe_out1 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1986]
WARNING: [Synth 8-3848] Net probe_out2 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1987]
WARNING: [Synth 8-3848] Net probe_out3 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1988]
WARNING: [Synth 8-3848] Net probe_out4 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1989]
WARNING: [Synth 8-3848] Net probe_out5 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1990]
WARNING: [Synth 8-3848] Net probe_out6 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1991]
WARNING: [Synth 8-3848] Net probe_out7 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1992]
WARNING: [Synth 8-3848] Net probe_out8 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1993]
WARNING: [Synth 8-3848] Net probe_out9 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1994]
WARNING: [Synth 8-3848] Net probe_out10 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1995]
WARNING: [Synth 8-3848] Net probe_out11 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1996]
WARNING: [Synth 8-3848] Net probe_out12 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1997]
WARNING: [Synth 8-3848] Net probe_out13 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1998]
WARNING: [Synth 8-3848] Net probe_out14 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:1999]
WARNING: [Synth 8-3848] Net probe_out15 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2000]
WARNING: [Synth 8-3848] Net probe_out16 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2001]
WARNING: [Synth 8-3848] Net probe_out17 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2002]
WARNING: [Synth 8-3848] Net probe_out18 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2003]
WARNING: [Synth 8-3848] Net probe_out19 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2004]
WARNING: [Synth 8-3848] Net probe_out20 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2005]
WARNING: [Synth 8-3848] Net probe_out21 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2006]
WARNING: [Synth 8-3848] Net probe_out22 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2007]
WARNING: [Synth 8-3848] Net probe_out23 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2008]
WARNING: [Synth 8-3848] Net probe_out24 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2009]
WARNING: [Synth 8-3848] Net probe_out25 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2010]
WARNING: [Synth 8-3848] Net probe_out26 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2011]
WARNING: [Synth 8-3848] Net probe_out27 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2012]
WARNING: [Synth 8-3848] Net probe_out28 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2013]
WARNING: [Synth 8-3848] Net probe_out29 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2014]
WARNING: [Synth 8-3848] Net probe_out30 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2015]
WARNING: [Synth 8-3848] Net probe_out31 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2016]
WARNING: [Synth 8-3848] Net probe_out32 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2017]
WARNING: [Synth 8-3848] Net probe_out33 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2018]
WARNING: [Synth 8-3848] Net probe_out34 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2019]
WARNING: [Synth 8-3848] Net probe_out35 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2020]
WARNING: [Synth 8-3848] Net probe_out36 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2021]
WARNING: [Synth 8-3848] Net probe_out37 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2022]
WARNING: [Synth 8-3848] Net probe_out38 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2023]
WARNING: [Synth 8-3848] Net probe_out39 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2024]
WARNING: [Synth 8-3848] Net probe_out40 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2025]
WARNING: [Synth 8-3848] Net probe_out41 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2026]
WARNING: [Synth 8-3848] Net probe_out42 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2027]
WARNING: [Synth 8-3848] Net probe_out43 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2028]
WARNING: [Synth 8-3848] Net probe_out44 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2029]
WARNING: [Synth 8-3848] Net probe_out45 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2030]
WARNING: [Synth 8-3848] Net probe_out46 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2031]
WARNING: [Synth 8-3848] Net probe_out47 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2032]
WARNING: [Synth 8-3848] Net probe_out48 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2033]
WARNING: [Synth 8-3848] Net probe_out49 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2034]
WARNING: [Synth 8-3848] Net probe_out50 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2035]
WARNING: [Synth 8-3848] Net probe_out51 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2036]
WARNING: [Synth 8-3848] Net probe_out52 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2037]
WARNING: [Synth 8-3848] Net probe_out53 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2038]
WARNING: [Synth 8-3848] Net probe_out54 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2039]
WARNING: [Synth 8-3848] Net probe_out55 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2040]
WARNING: [Synth 8-3848] Net probe_out56 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2041]
WARNING: [Synth 8-3848] Net probe_out57 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2042]
WARNING: [Synth 8-3848] Net probe_out58 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2043]
WARNING: [Synth 8-3848] Net probe_out59 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2044]
WARNING: [Synth 8-3848] Net probe_out60 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2045]
WARNING: [Synth 8-3848] Net probe_out61 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2046]
WARNING: [Synth 8-3848] Net probe_out62 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2047]
WARNING: [Synth 8-3848] Net probe_out63 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2048]
WARNING: [Synth 8-3848] Net probe_out64 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2049]
WARNING: [Synth 8-3848] Net probe_out65 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2050]
WARNING: [Synth 8-3848] Net probe_out66 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2051]
WARNING: [Synth 8-3848] Net probe_out67 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2052]
WARNING: [Synth 8-3848] Net probe_out68 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2053]
WARNING: [Synth 8-3848] Net probe_out69 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2054]
WARNING: [Synth 8-3848] Net probe_out70 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2055]
WARNING: [Synth 8-3848] Net probe_out71 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2056]
WARNING: [Synth 8-3848] Net probe_out72 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2057]
WARNING: [Synth 8-3848] Net probe_out73 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2058]
WARNING: [Synth 8-3848] Net probe_out74 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2059]
WARNING: [Synth 8-3848] Net probe_out75 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2060]
WARNING: [Synth 8-3848] Net probe_out76 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2061]
WARNING: [Synth 8-3848] Net probe_out77 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2062]
WARNING: [Synth 8-3848] Net probe_out78 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2063]
WARNING: [Synth 8-3848] Net probe_out79 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2064]
WARNING: [Synth 8-3848] Net probe_out80 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2065]
WARNING: [Synth 8-3848] Net probe_out81 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2066]
WARNING: [Synth 8-3848] Net probe_out82 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2067]
WARNING: [Synth 8-3848] Net probe_out83 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2068]
WARNING: [Synth 8-3848] Net probe_out84 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2069]
WARNING: [Synth 8-3848] Net probe_out85 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2070]
WARNING: [Synth 8-3848] Net probe_out86 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2071]
WARNING: [Synth 8-3848] Net probe_out87 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2072]
WARNING: [Synth 8-3848] Net probe_out88 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2073]
WARNING: [Synth 8-3848] Net probe_out89 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2074]
WARNING: [Synth 8-3848] Net probe_out90 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2075]
WARNING: [Synth 8-3848] Net probe_out91 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2076]
WARNING: [Synth 8-3848] Net probe_out92 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2077]
WARNING: [Synth 8-3848] Net probe_out93 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2078]
WARNING: [Synth 8-3848] Net probe_out94 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2079]
WARNING: [Synth 8-3848] Net probe_out95 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2080]
WARNING: [Synth 8-3848] Net probe_out96 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2081]
WARNING: [Synth 8-3848] Net probe_out97 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2082]
WARNING: [Synth 8-3848] Net probe_out98 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2083]
WARNING: [Synth 8-3848] Net probe_out99 in module/entity bd_65d3_g_inst_0_gigantic_mux does not have driver. [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_1/bd_65d3_g_inst_0_gigantic_mux.v:2084]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/synth/bd_65d3.v:115]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/synth/bd_65d3.v:156]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_aw'. This will prevent further optimization [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/synth/bd_65d3.v:178]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_w'. This will prevent further optimization [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/synth/bd_65d3.v:190]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_b'. This will prevent further optimization [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/synth/bd_65d3.v:182]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_ar'. This will prevent further optimization [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/synth/bd_65d3.v:174]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_r'. This will prevent further optimization [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/synth/bd_65d3.v:186]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:02:03 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:02:03 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:49 ; elapsed = 00:02:03 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1816.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/Main_system_ila_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/Main_system_ila_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.gen/sources_1/bd/Main/ip/Main_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/ila_lib/inst'
Parsing XDC File [C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/Main_system_ila_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/Main_system_ila_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/Main_system_ila_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_system_ila_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_system_ila_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1816.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 120 instances
  CFGLUT5 => SRLC32E: 20 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1816.156 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:06 ; elapsed = 00:02:21 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:06 ; elapsed = 00:02:21 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/ila_lib/inst. (constraint file  C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/Main_system_ila_0_0_synth_1/dont_touch.xdc, line 32).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ila_lib. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/g_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/slot_0_aw. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/slot_0_w. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/slot_0_b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/slot_0_ar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/slot_0_r. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:21 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:26 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:50 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:44 ; elapsed = 00:03:01 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:03:02 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:48 ; elapsed = 00:03:05 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:55 ; elapsed = 00:03:13 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:03:13 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:56 ; elapsed = 00:03:13 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:56 ; elapsed = 00:03:13 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:56 ; elapsed = 00:03:13 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:56 ; elapsed = 00:03:13 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    50|
|2     |CFGLUT5  |   140|
|3     |LUT1     |    44|
|4     |LUT2     |   144|
|5     |LUT3     |   133|
|6     |LUT4     |   211|
|7     |LUT5     |   158|
|8     |LUT6     |   705|
|9     |MUXF7    |    59|
|10    |MUXF8    |    18|
|11    |RAMB36E1 |     3|
|12    |SRL16E   |   108|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  2179|
|16    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:56 ; elapsed = 00:03:13 . Memory (MB): peak = 1816.156 ; gain = 932.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3544 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:03:05 . Memory (MB): peak = 1816.156 ; gain = 932.492
Synthesis Optimization Complete : Time (s): cpu = 00:02:56 ; elapsed = 00:03:14 . Memory (MB): peak = 1816.156 ; gain = 932.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1816.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1816.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 120 instances
  CFGLUT5 => SRLC32E: 20 instances

Synth Design complete, checksum: 76d33444
INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:09 ; elapsed = 00:03:30 . Memory (MB): peak = 1816.156 ; gain = 1331.613
INFO: [Common 17-1381] The checkpoint 'C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/Main_system_ila_0_0_synth_1/Main_system_ila_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Main_system_ila_0_0, cache-ID = 45f2b9a638476980
INFO: [Coretcl 2-1174] Renamed 199 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Irene/Desktop/FPGAWars/prueba1/FPGAWars.runs/Main_system_ila_0_0_synth_1/Main_system_ila_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_system_ila_0_0_utilization_synth.rpt -pb Main_system_ila_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 08:11:16 2023...
