#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Sun Nov 20 13:28:45 2016
# Process ID: 7280
# Log file: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/vivado.log
# Journal file: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.xpr
INFO: [Project 1-313] Project file moved from 'F:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 664.563 ; gain = 105.227
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name spram_64_ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {64} CONFIG.Enable_A {Always_Enabled} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {64} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips spram_64_ip]
generate_target {instantiation_template} [get_files g:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/spram_64_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'spram_64_ip'...
update_compile_order -fileset sources_1
generate_target all [get_files  g:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/spram_64_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'spram_64_ip'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'spram_64_ip' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'spram_64_ip'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'spram_64_ip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'spram_64_ip'...
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/spram_64_ip.xci]
launch_run -jobs 2 spram_64_ip_synth_1
[Sun Nov 20 17:03:37 2016] Launched spram_64_ip_synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/spram_64_ip_synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close [ open G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v w ]
add_files G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v
update_compile_order -fileset sources_1
set_property top test_spram_64_ip [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top test_spram_64_ip [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:138]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 18:15:52 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Nov 20 18:20:17 2016] Launched impl_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_spram_64_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_spram_64_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_spram_64_ip_behav xil_defaultlib.test_spram_64_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.test_spram_64_ip
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_spram_64_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 803.531 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_spram_64_ip_behav -key {Behavioral:sim_1:Functional:test_spram_64_ip} -tclbatch {test_spram_64_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_spram_64_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_spram_64_ip.uut.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_spram_64_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 803.531 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:138]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 18:44:53 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:138]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 18:49:36 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:138]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 18:56:18 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Nov 20 19:37:44 2016] Launched impl_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/impl_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_spram_64_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_spram_64_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_spram_64_ip_behav xil_defaultlib.test_spram_64_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.test_spram_64_ip
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_spram_64_ip_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_spram_64_ip_behav -key {Behavioral:sim_1:Functional:test_spram_64_ip} -tclbatch {test_spram_64_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_spram_64_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_spram_64_ip.uut.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_spram_64_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 836.469 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_spram_64_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_spram_64_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_spram_64_ip_behav xil_defaultlib.test_spram_64_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.test_spram_64_ip
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_spram_64_ip_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_spram_64_ip_behav -key {Behavioral:sim_1:Functional:test_spram_64_ip} -tclbatch {test_spram_64_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_spram_64_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_spram_64_ip.uut.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_spram_64_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 836.469 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 836.469 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_spram_64_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_spram_64_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_spram_64_ip_behav xil_defaultlib.test_spram_64_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.test_spram_64_ip
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_spram_64_ip_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_spram_64_ip_behav -key {Behavioral:sim_1:Functional:test_spram_64_ip} -tclbatch {test_spram_64_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_spram_64_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_spram_64_ip.uut.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_spram_64_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 836.469 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_spram_64_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_spram_64_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_spram_64_ip_behav xil_defaultlib.test_spram_64_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.test_spram_64_ip
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_spram_64_ip_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_spram_64_ip_behav -key {Behavioral:sim_1:Functional:test_spram_64_ip} -tclbatch {test_spram_64_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_spram_64_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_spram_64_ip.uut.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_spram_64_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 836.469 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_spram_64_ip' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_spram_64_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_spram_64_ip_behav xil_defaultlib.test_spram_64_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.test_spram_64_ip
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_spram_64_ip_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_spram_64_ip_behav -key {Behavioral:sim_1:Functional:test_spram_64_ip} -tclbatch {test_spram_64_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_spram_64_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_spram_64_ip.uut.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_spram_64_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 890.719 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files -fileset spram_256_ip G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_256_ip/spram_256_ip.xci
delete_fileset spram_256_ip
file delete -force G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_256_ip
set_property top test_psi_operator [current_fileset]
update_compile_order -fileset sources_1
set_property top test_psi_operator [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run complex_multiplier_ip_16_16_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:95]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 21:07:41 2016] Launched complex_multiplier_ip_16_16_synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/complex_multiplier_ip_16_16_synth_1/runme.log
[Sun Nov 20 21:07:41 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 21:08:49 2016] Launched complex_multiplier_ip_16_16_synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/complex_multiplier_ip_16_16_synth_1/runme.log
[Sun Nov 20 21:08:49 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Nov 20 21:15:54 2016] Launched impl_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/impl_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_psi_operator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_psi_operator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj test_psi_operator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/sim/complex_multiplier_ip_16_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex_multiplier_ip_16_16
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 893.375 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L xbip_utils_v3_0 -L axi_utils_v2_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L cmpy_v6_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_psi_operator_behav xil_defaultlib.test_psi_operator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 32 for port i_data [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package cmpy_v6_0.cmpy_v6_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0.cmpy_v6_0_pkg
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,1,0,1,1...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,17,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,1,0,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,43,...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(17,16,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,0,1,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity cmpy_v6_0.input_negation [\input_negation("zynq",16,16,0,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,1,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,33,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48 [\cmpy_3_dsp48(0,"zynq",16,16,32,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_synth [\cmpy_v6_0_synth(0,"zynq","xc7z0...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_viv [\cmpy_v6_0_viv(0,"zynq","xc7z045...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0 [\cmpy_v6_0(0,"zynq","xc7z045",16...]
Compiling architecture complex_multiplier_ip_16_16_arch of entity xil_defaultlib.complex_multiplier_ip_16_16 [complex_multiplier_ip_16_16_defa...]
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.psi_operator
Compiling module xil_defaultlib.test_psi_operator
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot test_psi_operator_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 893.375 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_psi_operator_behav -key {Behavioral:sim_1:Functional:test_psi_operator} -tclbatch {test_psi_operator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_psi_operator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_psi_operator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 893.375 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/test_psi_operator/uut/u2_wea}} {{/test_psi_operator/uut/u2_wr_addr}} {{/test_psi_operator/uut/u2_rd_addr}} {{/test_psi_operator/uut/u2_addra}} {{/test_psi_operator/uut/u2_dina}} {{/test_psi_operator/uut/u2_douta}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 21:20:48 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_psi_operator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_psi_operator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj test_psi_operator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/sim/complex_multiplier_ip_16_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex_multiplier_ip_16_16
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L xbip_utils_v3_0 -L axi_utils_v2_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L cmpy_v6_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_psi_operator_behav xil_defaultlib.test_psi_operator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package cmpy_v6_0.cmpy_v6_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0.cmpy_v6_0_pkg
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,1,0,1,1...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,17,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,1,0,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,43,...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(17,16,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,0,1,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity cmpy_v6_0.input_negation [\input_negation("zynq",16,16,0,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,1,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,33,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48 [\cmpy_3_dsp48(0,"zynq",16,16,32,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_synth [\cmpy_v6_0_synth(0,"zynq","xc7z0...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_viv [\cmpy_v6_0_viv(0,"zynq","xc7z045...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0 [\cmpy_v6_0(0,"zynq","xc7z045",16...]
Compiling architecture complex_multiplier_ip_16_16_arch of entity xil_defaultlib.complex_multiplier_ip_16_16 [complex_multiplier_ip_16_16_defa...]
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.psi_operator
Compiling module xil_defaultlib.test_psi_operator
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot test_psi_operator_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 902.324 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_psi_operator_behav -key {Behavioral:sim_1:Functional:test_psi_operator} -tclbatch {test_psi_operator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_psi_operator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_psi_operator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 902.324 ; gain = 4.301
add_wave {{/test_psi_operator/uut/u2_wea}} {{/test_psi_operator/uut/u2_wr_addr}} {{/test_psi_operator/uut/u2_rd_addr}} {{/test_psi_operator/uut/u2_addra}} {{/test_psi_operator/uut/u2_dina}} {{/test_psi_operator/uut/u2_douta}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 21:27:06 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_psi_operator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_psi_operator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj test_psi_operator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/sim/complex_multiplier_ip_16_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex_multiplier_ip_16_16
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L xbip_utils_v3_0 -L axi_utils_v2_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L cmpy_v6_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_psi_operator_behav xil_defaultlib.test_psi_operator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package cmpy_v6_0.cmpy_v6_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0.cmpy_v6_0_pkg
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,1,0,1,1...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,17,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,1,0,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,43,...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(17,16,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,0,1,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity cmpy_v6_0.input_negation [\input_negation("zynq",16,16,0,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,1,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,33,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48 [\cmpy_3_dsp48(0,"zynq",16,16,32,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_synth [\cmpy_v6_0_synth(0,"zynq","xc7z0...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_viv [\cmpy_v6_0_viv(0,"zynq","xc7z045...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0 [\cmpy_v6_0(0,"zynq","xc7z045",16...]
Compiling architecture complex_multiplier_ip_16_16_arch of entity xil_defaultlib.complex_multiplier_ip_16_16 [complex_multiplier_ip_16_16_defa...]
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.psi_operator
Compiling module xil_defaultlib.test_psi_operator
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot test_psi_operator_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 908.445 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_psi_operator_behav -key {Behavioral:sim_1:Functional:test_psi_operator} -tclbatch {test_psi_operator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_psi_operator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_psi_operator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 908.445 ; gain = 0.000
add_wave {{/test_psi_operator/uut/u2_wea}} {{/test_psi_operator/uut/u2_wr_addr}} {{/test_psi_operator/uut/u2_rd_addr}} {{/test_psi_operator/uut/u2_addra}} {{/test_psi_operator/uut/u2_dina}} {{/test_psi_operator/uut/u2_douta}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_psi_operator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_psi_operator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj test_psi_operator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/sim/complex_multiplier_ip_16_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex_multiplier_ip_16_16
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::compile" line 13)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset sim_1 -mode behavioral -run_dir G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchroniz..."
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 21:44:57 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_psi_operator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_psi_operator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj test_psi_operator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/sim/complex_multiplier_ip_16_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex_multiplier_ip_16_16
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L xbip_utils_v3_0 -L axi_utils_v2_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L cmpy_v6_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_psi_operator_behav xil_defaultlib.test_psi_operator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package cmpy_v6_0.cmpy_v6_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0.cmpy_v6_0_pkg
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,1,0,1,1...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,17,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,1,0,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,43,...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(17,16,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,0,1,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity cmpy_v6_0.input_negation [\input_negation("zynq",16,16,0,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,1,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,33,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48 [\cmpy_3_dsp48(0,"zynq",16,16,32,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_synth [\cmpy_v6_0_synth(0,"zynq","xc7z0...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_viv [\cmpy_v6_0_viv(0,"zynq","xc7z045...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0 [\cmpy_v6_0(0,"zynq","xc7z045",16...]
Compiling architecture complex_multiplier_ip_16_16_arch of entity xil_defaultlib.complex_multiplier_ip_16_16 [complex_multiplier_ip_16_16_defa...]
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.psi_operator
Compiling module xil_defaultlib.test_psi_operator
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot test_psi_operator_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 908.445 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_psi_operator_behav -key {Behavioral:sim_1:Functional:test_psi_operator} -tclbatch {test_psi_operator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_psi_operator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_psi_operator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 908.445 ; gain = 0.000
add_wave {{/test_psi_operator/uut/u2_wea}} {{/test_psi_operator/uut/u2_wr_addr}} {{/test_psi_operator/uut/u2_rd_addr}} {{/test_psi_operator/uut/u2_addra}} {{/test_psi_operator/uut/u2_dina}} {{/test_psi_operator/uut/u2_douta}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
remove_forces { {/test_psi_operator/count[2]} {/test_psi_operator/count[1]} {/test_psi_operator/count[0]} }
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/test_psi_operator/uut/u1_s_axis_a_tvalid}} {{/test_psi_operator/uut/u1_s_axis_a_tdata}} {{/test_psi_operator/uut/u1_s_axis_b_tdata}} {{/test_psi_operator/uut/u1_data_valid}} {{/test_psi_operator/uut/u1_data}} 
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 21:59:49 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Nov 20 22:02:04 2016] Launched impl_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 22:04:52 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_psi_operator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_psi_operator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj test_psi_operator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/sim/complex_multiplier_ip_16_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex_multiplier_ip_16_16
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 917.605 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L xbip_utils_v3_0 -L axi_utils_v2_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L cmpy_v6_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_psi_operator_behav xil_defaultlib.test_psi_operator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package cmpy_v6_0.cmpy_v6_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0.cmpy_v6_0_pkg
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,1,0,1,1...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,17,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,1,0,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,43,...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(17,16,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,0,1,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity cmpy_v6_0.input_negation [\input_negation("zynq",16,16,0,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,1,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,33,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48 [\cmpy_3_dsp48(0,"zynq",16,16,32,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_synth [\cmpy_v6_0_synth(0,"zynq","xc7z0...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_viv [\cmpy_v6_0_viv(0,"zynq","xc7z045...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0 [\cmpy_v6_0(0,"zynq","xc7z045",16...]
Compiling architecture complex_multiplier_ip_16_16_arch of entity xil_defaultlib.complex_multiplier_ip_16_16 [complex_multiplier_ip_16_16_defa...]
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.psi_operator
Compiling module xil_defaultlib.test_psi_operator
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot test_psi_operator_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 917.605 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_psi_operator_behav -key {Behavioral:sim_1:Functional:test_psi_operator} -tclbatch {test_psi_operator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_psi_operator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_psi_operator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 917.605 ; gain = 0.000
add_wave {{/test_psi_operator/uut/u1_s_axis_a_tvalid}} {{/test_psi_operator/uut/u1_s_axis_a_tdata}} {{/test_psi_operator/uut/u1_s_axis_b_tdata}} {{/test_psi_operator/uut/u1_data_valid}} {{/test_psi_operator/uut/u1_data}} 
add_wave {{/test_psi_operator/uut/u2_wea}} {{/test_psi_operator/uut/u2_wr_addr}} {{/test_psi_operator/uut/u2_rd_addr}} {{/test_psi_operator/uut/u2_addra}} {{/test_psi_operator/uut/u2_dina}} {{/test_psi_operator/uut/u2_douta}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 22:14:13 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_psi_operator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_psi_operator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj test_psi_operator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/sim/complex_multiplier_ip_16_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex_multiplier_ip_16_16
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 965.617 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L xbip_utils_v3_0 -L axi_utils_v2_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L cmpy_v6_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_psi_operator_behav xil_defaultlib.test_psi_operator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package cmpy_v6_0.cmpy_v6_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0.cmpy_v6_0_pkg
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,1,0,1,1...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,17,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,1,0,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,43,...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(17,16,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,0,1,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity cmpy_v6_0.input_negation [\input_negation("zynq",16,16,0,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,1,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,33,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48 [\cmpy_3_dsp48(0,"zynq",16,16,32,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_synth [\cmpy_v6_0_synth(0,"zynq","xc7z0...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_viv [\cmpy_v6_0_viv(0,"zynq","xc7z045...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0 [\cmpy_v6_0(0,"zynq","xc7z045",16...]
Compiling architecture complex_multiplier_ip_16_16_arch of entity xil_defaultlib.complex_multiplier_ip_16_16 [complex_multiplier_ip_16_16_defa...]
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.psi_operator
Compiling module xil_defaultlib.test_psi_operator
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot test_psi_operator_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 965.617 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_psi_operator_behav -key {Behavioral:sim_1:Functional:test_psi_operator} -tclbatch {test_psi_operator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_psi_operator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_psi_operator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 965.617 ; gain = 0.000
add_wave {{/test_psi_operator/uut/u1_s_axis_a_tvalid}} {{/test_psi_operator/uut/u1_s_axis_a_tdata}} {{/test_psi_operator/uut/u1_s_axis_b_tdata}} {{/test_psi_operator/uut/u1_data_valid}} {{/test_psi_operator/uut/u1_data}} 
add_wave {{/test_psi_operator/uut/u2_wea}} {{/test_psi_operator/uut/u2_wr_addr}} {{/test_psi_operator/uut/u2_rd_addr}} {{/test_psi_operator/uut/u2_addra}} {{/test_psi_operator/uut/u2_dina}} {{/test_psi_operator/uut/u2_douta}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/ofdm_syn.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_axis_interface_fifo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v" into library work [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_spram_64_ip.v:1]
[Sun Nov 20 22:20:10 2016] Launched synth_1...
Run output will be captured here: G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_psi_operator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_psi_operator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/spram_64_ip/sim/spram_64_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_psi_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj test_psi_operator_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/cmpy_v6_0/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/complex_multiplier_ip_16_16/sim/complex_multiplier_ip_16_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complex_multiplier_ip_16_16
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/jiaweiwei/Xilinx/15.2/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 89b8eba060cf4f92a4fcc10f3e2a1a35 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L xbip_utils_v3_0 -L axi_utils_v2_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L cmpy_v6_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_psi_operator_behav xil_defaultlib.test_psi_operator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package cmpy_v6_0.cmpy_v6_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0.cmpy_v6_0_pkg
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,1,0,1,1...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,17,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(2,1,0,2,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,43,...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(17,16,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,25,...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("zynq",false,0,0,18,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,1,0,1,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("zynq",17,0,16,0,0,0,3,0,0,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult("zynq",17,16,...]
Compiling architecture xilinx of entity cmpy_v6_0.input_negation [\input_negation("zynq",16,16,0,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,1,0...]
Compiling architecture xilinx of entity cmpy_v6_0.delay_line [\delay_line("zynq",false,0,0,33,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_3_dsp48 [\cmpy_3_dsp48(0,"zynq",16,16,32,...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_synth [\cmpy_v6_0_synth(0,"zynq","xc7z0...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0_viv [\cmpy_v6_0_viv(0,"zynq","xc7z045...]
Compiling architecture xilinx of entity cmpy_v6_0.cmpy_v6_0 [\cmpy_v6_0(0,"zynq","xc7z045",16...]
Compiling architecture complex_multiplier_ip_16_16_arch of entity xil_defaultlib.complex_multiplier_ip_16_16 [complex_multiplier_ip_16_16_defa...]
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.spram_64_ip
Compiling module xil_defaultlib.psi_operator
Compiling module xil_defaultlib.test_psi_operator
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot test_psi_operator_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 965.617 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_psi_operator_behav -key {Behavioral:sim_1:Functional:test_psi_operator} -tclbatch {test_psi_operator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source test_psi_operator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_psi_operator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 965.617 ; gain = 0.000
add_wave {{/test_psi_operator/uut/u2_wea}} {{/test_psi_operator/uut/u2_wr_addr}} {{/test_psi_operator/uut/u2_rd_addr}} {{/test_psi_operator/uut/u2_addra}} {{/test_psi_operator/uut/u2_dina}} {{/test_psi_operator/uut/u2_douta}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_psi_operator.uut.u2_spram_64_ip.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 22:39:21 2016...
