{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561434066134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561434066135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 00:41:05 2019 " "Processing started: Tue Jun 25 00:41:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561434066135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434066135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434066136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561434066436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561434066437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "gameFSM.v(46) " "Verilog HDL warning at gameFSM.v(46): extended using \"x\" or \"z\"" {  } { { "Modulos/gameFSM/gameFSM.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/gameFSM/gameFSM.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1561434084842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET gameFSM.v(13) " "Verilog HDL Declaration information at gameFSM.v(13): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Modulos/gameFSM/gameFSM.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/gameFSM/gameFSM.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561434084842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/gameFSM/gameFSM.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/gameFSM/gameFSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameFSM " "Found entity 1: gameFSM" {  } { { "Modulos/gameFSM/gameFSM.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/gameFSM/gameFSM.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/module of phrases/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/module of phrases/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "Modulos/module of phrases/ram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module of phrases/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/module of phrases/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/module of phrases/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "Modulos/module of phrases/rom.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module of phrases/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "printSprite.v(79) " "Verilog HDL information at printSprite.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561434084848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/module_of_print_sprite/printSprite.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/module_of_print_sprite/printSprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 printSprite " "Found entity 1: printSprite" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/barrier.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/barrier.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrier " "Found entity 1: barrier" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/memorySprites.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/memorySprites.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorySprites " "Found entity 1: memorySprites" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/moduloSram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/moduloSram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/SVGAGrafico/SVGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/SVGAGrafico/SVGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 SVGA_sync " "Found entity 1: SVGA_sync" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/top.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ELEMENT element printRGB.v(1) " "Verilog HDL Declaration information at printRGB.v(1): object \"ELEMENT\" differs only in case from object \"element\" in the same scope" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561434084855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/printRGB.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/printRGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 printRGB " "Found entity 1: printRGB" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/fruits.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/fruits.v" { { "Info" "ISGN_ENTITY_NAME" "1 fruits " "Found entity 1: fruits" {  } { { "Modulos/fruits.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/fruits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/LFSR.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "Modulos/LFSR.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ELEMENT element movementModule.v(2) " "Verilog HDL Declaration information at movementModule.v(2): object \"ELEMENT\" differs only in case from object \"element\" in the same scope" {  } { { "Modulos/movementModule/movementModule.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/movementModule/movementModule.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561434084858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/movementModule/movementModule.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/movementModule/movementModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 movementModule " "Found entity 1: movementModule" {  } { { "Modulos/movementModule/movementModule.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/movementModule/movementModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/movementModule/spriteMoveFSM.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/movementModule/spriteMoveFSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 spriteMoveFSM " "Found entity 1: spriteMoveFSM" {  } { { "Modulos/movementModule/spriteMoveFSM.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/movementModule/spriteMoveFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/module of phrases/phrases.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/module of phrases/phrases.v" { { "Info" "ISGN_ENTITY_NAME" "1 phrases " "Found entity 1: phrases" {  } { { "Modulos/module of phrases/phrases.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module of phrases/phrases.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434084860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434084860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561434085046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phraseSTART top.v(40) " "Verilog HDL or VHDL warning at top.v(40): object \"phraseSTART\" assigned a value but never read" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561434085048 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phraseGAMEOVER top.v(41) " "Verilog HDL or VHDL warning at top.v(41): object \"phraseGAMEOVER\" assigned a value but never read" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561434085048 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phrasePAUSE top.v(42) " "Verilog HDL or VHDL warning at top.v(42): object \"phrasePAUSE\" assigned a value but never read" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561434085048 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phraseRESET top.v(43) " "Verilog HDL or VHDL warning at top.v(43): object \"phraseRESET\" assigned a value but never read" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561434085048 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(108) " "Verilog HDL assignment warning at top.v(108): truncated value with size 4 to match size of target (3)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085051 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "elementMemory top.v(103) " "Verilog HDL Always Construct warning at top.v(103): inferring latch(es) for variable \"elementMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085052 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addressMemory top.v(103) " "Verilog HDL Always Construct warning at top.v(103): inferring latch(es) for variable \"addressMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085052 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableMemory top.v(103) " "Verilog HDL Always Construct warning at top.v(103): inferring latch(es) for variable \"enableMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085052 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableMemory top.v(114) " "Inferred latch for \"enableMemory\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[0\] top.v(114) " "Inferred latch for \"addressMemory\[0\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[1\] top.v(114) " "Inferred latch for \"addressMemory\[1\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[2\] top.v(114) " "Inferred latch for \"addressMemory\[2\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[3\] top.v(114) " "Inferred latch for \"addressMemory\[3\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[4\] top.v(114) " "Inferred latch for \"addressMemory\[4\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[5\] top.v(114) " "Inferred latch for \"addressMemory\[5\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[6\] top.v(114) " "Inferred latch for \"addressMemory\[6\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085054 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[7\] top.v(114) " "Inferred latch for \"addressMemory\[7\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085055 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[8\] top.v(114) " "Inferred latch for \"addressMemory\[8\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085055 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[9\] top.v(114) " "Inferred latch for \"addressMemory\[9\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085055 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "elementMemory\[0\] top.v(114) " "Inferred latch for \"elementMemory\[0\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085055 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "elementMemory\[1\] top.v(114) " "Inferred latch for \"elementMemory\[1\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085055 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "elementMemory\[2\] top.v(114) " "Inferred latch for \"elementMemory\[2\]\" at top.v(114)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085055 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVGA_sync SVGA_sync:SVGA " "Elaborating entity \"SVGA_sync\" for hierarchy \"SVGA_sync:SVGA\"" {  } { { "Modulos/top.v" "SVGA" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SVGA_sync.v(59) " "Verilog HDL assignment warning at SVGA_sync.v(59): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085071 "|top|SVGA_sync:SVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SVGA_sync.v(80) " "Verilog HDL assignment warning at SVGA_sync.v(80): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085071 "|top|SVGA_sync:SVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorySprites memorySprites:memorySprites_inst " "Elaborating entity \"memorySprites\" for hierarchy \"memorySprites:memorySprites_inst\"" {  } { { "Modulos/top.v" "memorySprites_inst" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085072 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "element3_palette memorySprites.v(12) " "Verilog HDL warning at memorySprites.v(12): object element3_palette used but never assigned" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk memorySprites.v(88) " "Verilog HDL Always Construct warning at memorySprites.v(88): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable1 memorySprites.v(89) " "Verilog HDL Always Construct warning at memorySprites.v(89): variable \"read_enable1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable2 memorySprites.v(90) " "Verilog HDL Always Construct warning at memorySprites.v(90): variable \"read_enable2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable3 memorySprites.v(91) " "Verilog HDL Always Construct warning at memorySprites.v(91): variable \"read_enable3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable4 memorySprites.v(92) " "Verilog HDL Always Construct warning at memorySprites.v(92): variable \"read_enable4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "element memorySprites.v(96) " "Verilog HDL Always Construct warning at memorySprites.v(96): variable \"element\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(100) " "Verilog HDL Always Construct warning at memorySprites.v(100): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(105) " "Verilog HDL Always Construct warning at memorySprites.v(105): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(110) " "Verilog HDL Always Construct warning at memorySprites.v(110): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(115) " "Verilog HDL Always Construct warning at memorySprites.v(115): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(120) " "Verilog HDL Always Construct warning at memorySprites.v(120): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memorySprites.v(96) " "Verilog HDL Case Statement warning at memorySprites.v(96): incomplete case statement has no default case item" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable1 memorySprites.v(85) " "Verilog HDL Always Construct warning at memorySprites.v(85): inferring latch(es) for variable \"read_enable1\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085076 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable2 memorySprites.v(85) " "Verilog HDL Always Construct warning at memorySprites.v(85): inferring latch(es) for variable \"read_enable2\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable3 memorySprites.v(85) " "Verilog HDL Always Construct warning at memorySprites.v(85): inferring latch(es) for variable \"read_enable3\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable4 memorySprites.v(85) " "Verilog HDL Always Construct warning at memorySprites.v(85): inferring latch(es) for variable \"read_enable4\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable5 memorySprites.v(85) " "Verilog HDL Always Construct warning at memorySprites.v(85): inferring latch(es) for variable \"read_enable5\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address5 memorySprites.v(85) " "Verilog HDL Always Construct warning at memorySprites.v(85): inferring latch(es) for variable \"address5\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address4 memorySprites.v(85) " "Verilog HDL Always Construct warning at memorySprites.v(85): inferring latch(es) for variable \"address4\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address3 memorySprites.v(85) " "Verilog HDL Always Construct warning at memorySprites.v(85): inferring latch(es) for variable \"address3\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address2 memorySprites.v(85) " "Verilog HDL Always Construct warning at memorySprites.v(85): inferring latch(es) for variable \"address2\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address1 memorySprites.v(85) " "Verilog HDL Always Construct warning at memorySprites.v(85): inferring latch(es) for variable \"address1\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour1 memorySprites.v(128) " "Verilog HDL Always Construct warning at memorySprites.v(128): variable \"colour1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour2 memorySprites.v(129) " "Verilog HDL Always Construct warning at memorySprites.v(129): variable \"colour2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour3 memorySprites.v(130) " "Verilog HDL Always Construct warning at memorySprites.v(130): variable \"colour3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour4 memorySprites.v(131) " "Verilog HDL Always Construct warning at memorySprites.v(131): variable \"colour4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour5 memorySprites.v(132) " "Verilog HDL Always Construct warning at memorySprites.v(132): variable \"colour5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element1_palette.data_a 0 memorySprites.v(10) " "Net \"element1_palette.data_a\" at memorySprites.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element1_palette.waddr_a 0 memorySprites.v(10) " "Net \"element1_palette.waddr_a\" at memorySprites.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element2_palette.data_a 0 memorySprites.v(11) " "Net \"element2_palette.data_a\" at memorySprites.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element2_palette.waddr_a 0 memorySprites.v(11) " "Net \"element2_palette.waddr_a\" at memorySprites.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.data_a 0 memorySprites.v(13) " "Net \"element4_palette.data_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.waddr_a 0 memorySprites.v(13) " "Net \"element4_palette.waddr_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.data_a 0 memorySprites.v(14) " "Net \"element5_palette.data_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085077 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.waddr_a 0 memorySprites.v(14) " "Net \"element5_palette.waddr_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element1_palette.we_a 0 memorySprites.v(10) " "Net \"element1_palette.we_a\" at memorySprites.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element2_palette.we_a 0 memorySprites.v(11) " "Net \"element2_palette.we_a\" at memorySprites.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.we_a 0 memorySprites.v(13) " "Net \"element4_palette.we_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.we_a 0 memorySprites.v(14) " "Net \"element5_palette.we_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[0\] memorySprites.v(95) " "Inferred latch for \"address1\[0\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[1\] memorySprites.v(95) " "Inferred latch for \"address1\[1\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[2\] memorySprites.v(95) " "Inferred latch for \"address1\[2\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[3\] memorySprites.v(95) " "Inferred latch for \"address1\[3\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[4\] memorySprites.v(95) " "Inferred latch for \"address1\[4\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[5\] memorySprites.v(95) " "Inferred latch for \"address1\[5\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[6\] memorySprites.v(95) " "Inferred latch for \"address1\[6\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[7\] memorySprites.v(95) " "Inferred latch for \"address1\[7\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[8\] memorySprites.v(95) " "Inferred latch for \"address1\[8\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[9\] memorySprites.v(95) " "Inferred latch for \"address1\[9\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable1 memorySprites.v(95) " "Inferred latch for \"read_enable1\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[0\] memorySprites.v(95) " "Inferred latch for \"address2\[0\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[1\] memorySprites.v(95) " "Inferred latch for \"address2\[1\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[2\] memorySprites.v(95) " "Inferred latch for \"address2\[2\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[3\] memorySprites.v(95) " "Inferred latch for \"address2\[3\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[4\] memorySprites.v(95) " "Inferred latch for \"address2\[4\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[5\] memorySprites.v(95) " "Inferred latch for \"address2\[5\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[6\] memorySprites.v(95) " "Inferred latch for \"address2\[6\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[7\] memorySprites.v(95) " "Inferred latch for \"address2\[7\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[8\] memorySprites.v(95) " "Inferred latch for \"address2\[8\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[9\] memorySprites.v(95) " "Inferred latch for \"address2\[9\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable2 memorySprites.v(95) " "Inferred latch for \"read_enable2\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085078 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[0\] memorySprites.v(95) " "Inferred latch for \"address3\[0\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[1\] memorySprites.v(95) " "Inferred latch for \"address3\[1\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[2\] memorySprites.v(95) " "Inferred latch for \"address3\[2\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[3\] memorySprites.v(95) " "Inferred latch for \"address3\[3\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[4\] memorySprites.v(95) " "Inferred latch for \"address3\[4\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[5\] memorySprites.v(95) " "Inferred latch for \"address3\[5\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[6\] memorySprites.v(95) " "Inferred latch for \"address3\[6\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[7\] memorySprites.v(95) " "Inferred latch for \"address3\[7\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[8\] memorySprites.v(95) " "Inferred latch for \"address3\[8\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[9\] memorySprites.v(95) " "Inferred latch for \"address3\[9\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable3 memorySprites.v(95) " "Inferred latch for \"read_enable3\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[0\] memorySprites.v(95) " "Inferred latch for \"address4\[0\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[1\] memorySprites.v(95) " "Inferred latch for \"address4\[1\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[2\] memorySprites.v(95) " "Inferred latch for \"address4\[2\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[3\] memorySprites.v(95) " "Inferred latch for \"address4\[3\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[4\] memorySprites.v(95) " "Inferred latch for \"address4\[4\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[5\] memorySprites.v(95) " "Inferred latch for \"address4\[5\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[6\] memorySprites.v(95) " "Inferred latch for \"address4\[6\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[7\] memorySprites.v(95) " "Inferred latch for \"address4\[7\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[8\] memorySprites.v(95) " "Inferred latch for \"address4\[8\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[9\] memorySprites.v(95) " "Inferred latch for \"address4\[9\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable4 memorySprites.v(95) " "Inferred latch for \"read_enable4\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[0\] memorySprites.v(95) " "Inferred latch for \"address5\[0\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[1\] memorySprites.v(95) " "Inferred latch for \"address5\[1\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[2\] memorySprites.v(95) " "Inferred latch for \"address5\[2\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085079 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[3\] memorySprites.v(95) " "Inferred latch for \"address5\[3\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085080 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[4\] memorySprites.v(95) " "Inferred latch for \"address5\[4\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085080 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[5\] memorySprites.v(95) " "Inferred latch for \"address5\[5\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085080 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[6\] memorySprites.v(95) " "Inferred latch for \"address5\[6\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085080 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[7\] memorySprites.v(95) " "Inferred latch for \"address5\[7\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085080 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[8\] memorySprites.v(95) " "Inferred latch for \"address5\[8\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085080 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[9\] memorySprites.v(95) " "Inferred latch for \"address5\[9\]\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085080 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable5 memorySprites.v(95) " "Inferred latch for \"read_enable5\" at memorySprites.v(95)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085080 "|top|memorySprites:memorySprites_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element1 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element1\"" {  } { { "Modulos/memorySprites.v" "element1" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085081 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFPGA/spris?S4A3 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGA/spris?S4A3" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085093 "|top|memorySprites:memorySprites_inst|sram:element1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element2 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element2\"" {  } { { "Modulos/memorySprites.v" "element2" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085115 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFPGFH:P3 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGFH:P3" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085133 "|top|memorySprites:memorySprites_inst|sram:element2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element3 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element3\"" {  } { { "Modulos/memorySprites.v" "element3" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element4 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element4\"" {  } { { "Modulos/memorySprites.v" "element4" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085148 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFPGA/sprites\{>DPR6@3 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGA/sprites\{>DPR6@3" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085193 "|top|memorySprites:memorySprites_inst|sram:element4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element5 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element5\"" {  } { { "Modulos/memorySprites.v" "element5" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085832 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFPG?JR33 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPG?JR33" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434085843 "|top|memorySprites:memorySprites_inst|sram:element5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printRGB printRGB:printRGB_inst " "Elaborating entity \"printRGB\" for hierarchy \"printRGB:printRGB_inst\"" {  } { { "Modulos/top.v" "printRGB_inst" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 printRGB.v(164) " "Verilog HDL assignment warning at printRGB.v(164): truncated value with size 5 to match size of target (3)" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085859 "|top|printRGB:printRGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 printRGB.v(169) " "Verilog HDL assignment warning at printRGB.v(169): truncated value with size 5 to match size of target (3)" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085859 "|top|printRGB:printRGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 printRGB.v(174) " "Verilog HDL assignment warning at printRGB.v(174): truncated value with size 5 to match size of target (3)" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085859 "|top|printRGB:printRGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 printRGB.v(179) " "Verilog HDL assignment warning at printRGB.v(179): truncated value with size 5 to match size of target (3)" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085859 "|top|printRGB:printRGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrier printRGB:printRGB_inst\|barrier:barrier_inst " "Elaborating entity \"barrier\" for hierarchy \"printRGB:printRGB_inst\|barrier:barrier_inst\"" {  } { { "Modulos/printRGB.v" "barrier_inst" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 barrier.v(33) " "Verilog HDL assignment warning at barrier.v(33): truncated value with size 32 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085861 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 barrier.v(34) " "Verilog HDL assignment warning at barrier.v(34): truncated value with size 6 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085861 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier.v(36) " "Verilog HDL assignment warning at barrier.v(36): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085861 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 barrier.v(41) " "Verilog HDL assignment warning at barrier.v(41): truncated value with size 32 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085861 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 barrier.v(42) " "Verilog HDL assignment warning at barrier.v(42): truncated value with size 6 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085861 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier.v(44) " "Verilog HDL assignment warning at barrier.v(44): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085861 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 barrier.v(49) " "Verilog HDL assignment warning at barrier.v(49): truncated value with size 6 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085861 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 barrier.v(50) " "Verilog HDL assignment warning at barrier.v(50): truncated value with size 11 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085862 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier.v(52) " "Verilog HDL assignment warning at barrier.v(52): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085862 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 barrier.v(57) " "Verilog HDL assignment warning at barrier.v(57): truncated value with size 6 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085862 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 barrier.v(58) " "Verilog HDL assignment warning at barrier.v(58): truncated value with size 32 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085862 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier.v(60) " "Verilog HDL assignment warning at barrier.v(60): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085862 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 barrier.v(68) " "Verilog HDL assignment warning at barrier.v(68): truncated value with size 32 to match size of target (6)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085862 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 barrier.v(73) " "Verilog HDL assignment warning at barrier.v(73): truncated value with size 32 to match size of target (6)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085862 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 barrier.v(80) " "Verilog HDL assignment warning at barrier.v(80): truncated value with size 32 to match size of target (6)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085862 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 barrier.v(89) " "Verilog HDL assignment warning at barrier.v(89): truncated value with size 32 to match size of target (6)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085862 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printSprite printRGB:printRGB_inst\|printSprite:spriteFruit " "Elaborating entity \"printSprite\" for hierarchy \"printRGB:printRGB_inst\|printSprite:spriteFruit\"" {  } { { "Modulos/printRGB.v" "spriteFruit" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 printSprite.v(53) " "Verilog HDL assignment warning at printSprite.v(53): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085864 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(54) " "Verilog HDL assignment warning at printSprite.v(54): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085864 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 printSprite.v(55) " "Verilog HDL assignment warning at printSprite.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085864 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(67) " "Verilog HDL assignment warning at printSprite.v(67): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085864 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 printSprite.v(85) " "Verilog HDL assignment warning at printSprite.v(85): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085864 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(86) " "Verilog HDL assignment warning at printSprite.v(86): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085864 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 printSprite.v(87) " "Verilog HDL assignment warning at printSprite.v(87): truncated value with size 32 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085864 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 printSprite.v(94) " "Verilog HDL assignment warning at printSprite.v(94): truncated value with size 10 to match size of target (6)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085865 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 6 printSprite.v(95) " "Verilog HDL assignment warning at printSprite.v(95): truncated value with size 11 to match size of target (6)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085865 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printSprite printRGB:printRGB_inst\|printSprite:spriteHeart1 " "Elaborating entity \"printSprite\" for hierarchy \"printRGB:printRGB_inst\|printSprite:spriteHeart1\"" {  } { { "Modulos/printRGB.v" "spriteHeart1" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 printSprite.v(53) " "Verilog HDL assignment warning at printSprite.v(53): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085867 "|top|printRGB:printRGB_inst|printSprite:spriteHeart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(54) " "Verilog HDL assignment warning at printSprite.v(54): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085867 "|top|printRGB:printRGB_inst|printSprite:spriteHeart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 printSprite.v(55) " "Verilog HDL assignment warning at printSprite.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085867 "|top|printRGB:printRGB_inst|printSprite:spriteHeart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(67) " "Verilog HDL assignment warning at printSprite.v(67): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085867 "|top|printRGB:printRGB_inst|printSprite:spriteHeart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 printSprite.v(85) " "Verilog HDL assignment warning at printSprite.v(85): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085867 "|top|printRGB:printRGB_inst|printSprite:spriteHeart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(86) " "Verilog HDL assignment warning at printSprite.v(86): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085867 "|top|printRGB:printRGB_inst|printSprite:spriteHeart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 printSprite.v(87) " "Verilog HDL assignment warning at printSprite.v(87): truncated value with size 32 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085867 "|top|printRGB:printRGB_inst|printSprite:spriteHeart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 printSprite.v(94) " "Verilog HDL assignment warning at printSprite.v(94): truncated value with size 10 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085867 "|top|printRGB:printRGB_inst|printSprite:spriteHeart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 printSprite.v(95) " "Verilog HDL assignment warning at printSprite.v(95): truncated value with size 11 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085867 "|top|printRGB:printRGB_inst|printSprite:spriteHeart1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printSprite printRGB:printRGB_inst\|printSprite:spriteHeart2 " "Elaborating entity \"printSprite\" for hierarchy \"printRGB:printRGB_inst\|printSprite:spriteHeart2\"" {  } { { "Modulos/printRGB.v" "spriteHeart2" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 printSprite.v(53) " "Verilog HDL assignment warning at printSprite.v(53): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085869 "|top|printRGB:printRGB_inst|printSprite:spriteHeart2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(54) " "Verilog HDL assignment warning at printSprite.v(54): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085870 "|top|printRGB:printRGB_inst|printSprite:spriteHeart2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 printSprite.v(55) " "Verilog HDL assignment warning at printSprite.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085870 "|top|printRGB:printRGB_inst|printSprite:spriteHeart2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(67) " "Verilog HDL assignment warning at printSprite.v(67): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085870 "|top|printRGB:printRGB_inst|printSprite:spriteHeart2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 printSprite.v(85) " "Verilog HDL assignment warning at printSprite.v(85): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085870 "|top|printRGB:printRGB_inst|printSprite:spriteHeart2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(86) " "Verilog HDL assignment warning at printSprite.v(86): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085870 "|top|printRGB:printRGB_inst|printSprite:spriteHeart2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 printSprite.v(87) " "Verilog HDL assignment warning at printSprite.v(87): truncated value with size 32 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085870 "|top|printRGB:printRGB_inst|printSprite:spriteHeart2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 printSprite.v(94) " "Verilog HDL assignment warning at printSprite.v(94): truncated value with size 10 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085870 "|top|printRGB:printRGB_inst|printSprite:spriteHeart2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 printSprite.v(95) " "Verilog HDL assignment warning at printSprite.v(95): truncated value with size 11 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085870 "|top|printRGB:printRGB_inst|printSprite:spriteHeart2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printSprite printRGB:printRGB_inst\|printSprite:spriteHeart3 " "Elaborating entity \"printSprite\" for hierarchy \"printRGB:printRGB_inst\|printSprite:spriteHeart3\"" {  } { { "Modulos/printRGB.v" "spriteHeart3" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 printSprite.v(53) " "Verilog HDL assignment warning at printSprite.v(53): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085872 "|top|printRGB:printRGB_inst|printSprite:spriteHeart3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(54) " "Verilog HDL assignment warning at printSprite.v(54): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085872 "|top|printRGB:printRGB_inst|printSprite:spriteHeart3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 printSprite.v(55) " "Verilog HDL assignment warning at printSprite.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085872 "|top|printRGB:printRGB_inst|printSprite:spriteHeart3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(67) " "Verilog HDL assignment warning at printSprite.v(67): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085872 "|top|printRGB:printRGB_inst|printSprite:spriteHeart3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 printSprite.v(85) " "Verilog HDL assignment warning at printSprite.v(85): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085872 "|top|printRGB:printRGB_inst|printSprite:spriteHeart3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(86) " "Verilog HDL assignment warning at printSprite.v(86): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085872 "|top|printRGB:printRGB_inst|printSprite:spriteHeart3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 printSprite.v(87) " "Verilog HDL assignment warning at printSprite.v(87): truncated value with size 32 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085872 "|top|printRGB:printRGB_inst|printSprite:spriteHeart3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 printSprite.v(94) " "Verilog HDL assignment warning at printSprite.v(94): truncated value with size 10 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085872 "|top|printRGB:printRGB_inst|printSprite:spriteHeart3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 printSprite.v(95) " "Verilog HDL assignment warning at printSprite.v(95): truncated value with size 11 to match size of target (4)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561434085872 "|top|printRGB:printRGB_inst|printSprite:spriteHeart3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameFSM gameFSM:gameFSM_inst " "Elaborating entity \"gameFSM\" for hierarchy \"gameFSM:gameFSM_inst\"" {  } { { "Modulos/top.v" "gameFSM_inst" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434085873 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0 " "Inferred dual-clock RAM node \"memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1561434086361 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memorySprites:memorySprites_inst\|sram:element4\|memory_array_rtl_0 " "Inferred dual-clock RAM node \"memorySprites:memorySprites_inst\|sram:element4\|memory_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1561434086362 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memorySprites:memorySprites_inst\|sram:element2\|memory_array_rtl_0 " "Inferred dual-clock RAM node \"memorySprites:memorySprites_inst\|sram:element2\|memory_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1561434086362 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memorySprites:memorySprites_inst\|sram:element1\|memory_array_rtl_0 " "Inferred dual-clock RAM node \"memorySprites:memorySprites_inst\|sram:element1\|memory_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1561434086362 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memorySprites:memorySprites_inst\|element5_palette " "RAM logic \"memorySprites:memorySprites_inst\|element5_palette\" is uninferred due to inappropriate RAM size" {  } { { "Modulos/memorySprites.v" "element5_palette" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1561434086363 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memorySprites:memorySprites_inst\|element4_palette " "RAM logic \"memorySprites:memorySprites_inst\|element4_palette\" is uninferred due to inappropriate RAM size" {  } { { "Modulos/memorySprites.v" "element4_palette" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1561434086363 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memorySprites:memorySprites_inst\|element2_palette " "RAM logic \"memorySprites:memorySprites_inst\|element2_palette\" is uninferred due to inappropriate RAM size" {  } { { "Modulos/memorySprites.v" "element2_palette" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1561434086363 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memorySprites:memorySprites_inst\|element1_palette " "RAM logic \"memorySprites:memorySprites_inst\|element1_palette\" is uninferred due to inappropriate RAM size" {  } { { "Modulos/memorySprites.v" "element1_palette" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1561434086363 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1561434086363 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySprites:memorySprites_inst\|sram:element5\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 625 " "Parameter NUMWORDS_A set to 625" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 625 " "Parameter NUMWORDS_B set to 625" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/consoleFPGA.ram0_sram_76955e8c.hdl.mif " "Parameter INIT_FILE set to db/consoleFPGA.ram0_sram_76955e8c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySprites:memorySprites_inst\|sram:element4\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySprites:memorySprites_inst\|sram:element4\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10000 " "Parameter NUMWORDS_A set to 10000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10000 " "Parameter NUMWORDS_B set to 10000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif " "Parameter INIT_FILE set to db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySprites:memorySprites_inst\|sram:element2\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySprites:memorySprites_inst\|sram:element2\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/consoleFPGA.ram0_sram_8d4922c.hdl.mif " "Parameter INIT_FILE set to db/consoleFPGA.ram0_sram_8d4922c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memorySprites:memorySprites_inst\|sram:element1\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memorySprites:memorySprites_inst\|sram:element1\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 625 " "Parameter NUMWORDS_A set to 625" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 625 " "Parameter NUMWORDS_B set to 625" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/consoleFPGA.ram0_sram_646a7550.hdl.mif " "Parameter INIT_FILE set to db/consoleFPGA.ram0_sram_646a7550.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561434086629 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561434086629 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561434086629 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "printRGB:printRGB_inst\|barrier:barrier_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"printRGB:printRGB_inst\|barrier:barrier_inst\|Mult1\"" {  } { { "Modulos/barrier.v" "Mult1" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434086631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "printRGB:printRGB_inst\|printSprite:spriteFruit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"printRGB:printRGB_inst\|printSprite:spriteFruit\|Mult0\"" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "Mult0" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434086631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "printRGB:printRGB_inst\|barrier:barrier_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"printRGB:printRGB_inst\|barrier:barrier_inst\|Mult0\"" {  } { { "Modulos/barrier.v" "Mult0" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434086631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "printRGB:printRGB_inst\|barrier:barrier_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"printRGB:printRGB_inst\|barrier:barrier_inst\|Mult3\"" {  } { { "Modulos/barrier.v" "Mult3" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434086631 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "printRGB:printRGB_inst\|barrier:barrier_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"printRGB:printRGB_inst\|barrier:barrier_inst\|Mult2\"" {  } { { "Modulos/barrier.v" "Mult2" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434086631 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561434086631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434086752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 625 " "Parameter \"NUMWORDS_A\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 625 " "Parameter \"NUMWORDS_B\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/consoleFPGA.ram0_sram_76955e8c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/consoleFPGA.ram0_sram_76955e8c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086752 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561434086752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rii1 " "Found entity 1: altsyncram_rii1" {  } { { "db/altsyncram_rii1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rii1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434086815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434086815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434086836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10000 " "Parameter \"NUMWORDS_A\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10000 " "Parameter \"NUMWORDS_B\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif " "Parameter \"INIT_FILE\" = \"db/consoleFPGA.ram0_sram_cb34bf39.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434086836 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561434086836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqi1 " "Found entity 1: altsyncram_rqi1" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434086898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434086898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434086956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434086956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434087014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434087014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySprites:memorySprites_inst\|sram:element2\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"memorySprites:memorySprites_inst\|sram:element2\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySprites:memorySprites_inst\|sram:element2\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"memorySprites:memorySprites_inst\|sram:element2\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/consoleFPGA.ram0_sram_8d4922c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/consoleFPGA.ram0_sram_8d4922c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087044 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561434087044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ei1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ei1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ei1 " "Found entity 1: altsyncram_9ei1" {  } { { "db/altsyncram_9ei1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_9ei1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434087104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434087104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memorySprites:memorySprites_inst\|sram:element1\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"memorySprites:memorySprites_inst\|sram:element1\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memorySprites:memorySprites_inst\|sram:element1\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"memorySprites:memorySprites_inst\|sram:element1\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 625 " "Parameter \"NUMWORDS_A\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 625 " "Parameter \"NUMWORDS_B\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/consoleFPGA.ram0_sram_646a7550.hdl.mif " "Parameter \"INIT_FILE\" = \"db/consoleFPGA.ram0_sram_646a7550.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087125 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561434087125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgi1 " "Found entity 1: altsyncram_tgi1" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_tgi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434087185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434087185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\"" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087208 ""}  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561434087208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\|multcore:mult_core printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561434087311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434087311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\"" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0 " "Instantiated megafunction \"printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087324 ""}  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561434087324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\|multcore:mult_core printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087331 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\|altshift:external_latency_ffs printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"printRGB:printRGB_inst\|printSprite:spriteFruit\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult0\"" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434087343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"printRGB:printRGB_inst\|barrier:barrier_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561434087343 ""}  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561434087343 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element1\|altsyncram:memory_array_rtl_0\|altsyncram_tgi1:auto_generated\|ram_block1a6 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element1\|altsyncram:memory_array_rtl_0\|altsyncram_tgi1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_tgi1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 148 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element1|altsyncram:memory_array_rtl_0|altsyncram_tgi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element1\|altsyncram:memory_array_rtl_0\|altsyncram_tgi1:auto_generated\|ram_block1a7 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element1\|altsyncram:memory_array_rtl_0\|altsyncram_tgi1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_tgi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_tgi1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 148 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element1|altsyncram:memory_array_rtl_0|altsyncram_tgi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element2\|altsyncram:memory_array_rtl_0\|altsyncram_9ei1:auto_generated\|ram_block1a6 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element2\|altsyncram:memory_array_rtl_0\|altsyncram_9ei1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9ei1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_9ei1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 163 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element2|altsyncram:memory_array_rtl_0|altsyncram_9ei1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element2\|altsyncram:memory_array_rtl_0\|altsyncram_9ei1:auto_generated\|ram_block1a7 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element2\|altsyncram:memory_array_rtl_0\|altsyncram_9ei1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9ei1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_9ei1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 163 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element2|altsyncram:memory_array_rtl_0|altsyncram_9ei1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a6 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a7 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a8 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a9 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a10 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a11 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a12 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a13 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 463 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a14 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a15 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element4|altsyncram:memory_array_rtl_0|altsyncram_rqi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_rii1:auto_generated\|ram_block1a6 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_rii1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_rii1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rii1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 207 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_rii1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_rii1:auto_generated\|ram_block1a7 " "Synthesized away node \"memorySprites:memorySprites_inst\|sram:element5\|altsyncram:memory_array_rtl_0\|altsyncram_rii1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_rii1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rii1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 207 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434087451 "|top|memorySprites:memorySprites_inst|sram:element5|altsyncram:memory_array_rtl_0|altsyncram_rii1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1561434087451 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1561434087451 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561434087835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|read_enable1 " "Latch memorySprites:memorySprites_inst\|read_enable1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA elementMemory\[0\] " "Ports D and ENA on the latch are fed by the same signal elementMemory\[0\]" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561434087867 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561434087867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|read_enable2 " "Latch memorySprites:memorySprites_inst\|read_enable2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA elementMemory\[0\] " "Ports D and ENA on the latch are fed by the same signal elementMemory\[0\]" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561434087867 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561434087867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|read_enable5 " "Latch memorySprites:memorySprites_inst\|read_enable5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA elementMemory\[0\] " "Ports D and ENA on the latch are fed by the same signal elementMemory\[0\]" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561434087867 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561434087867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|read_enable4 " "Latch memorySprites:memorySprites_inst\|read_enable4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA elementMemory\[0\] " "Ports D and ENA on the latch are fed by the same signal elementMemory\[0\]" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561434087868 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561434087868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memorySprites:memorySprites_inst\|read_enable3 " "Latch memorySprites:memorySprites_inst\|read_enable3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA elementMemory\[0\] " "Ports D and ENA on the latch are fed by the same signal elementMemory\[0\]" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1561434087868 ""}  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1561434087868 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561434088321 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561434090539 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"memorySprites:memorySprites_inst\|sram:element4\|altsyncram:memory_array_rtl_0\|altsyncram_rqi1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rqi1.tdf" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/db/altsyncram_rqi1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 193 0 0 } } { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 72 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434090548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/ConsoleFPGA/output_files/consoleFPGA.map.smsg " "Generated suppressed messages file /home/gabriel/Documentos/ConsoleFPGA/output_files/consoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434090624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561434090806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561434090806 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetFSM " "No output dependent on input pin \"resetFSM\"" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561434090929 "|top|resetFSM"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561434090929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "609 " "Implemented 609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561434090930 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561434090930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "565 " "Implemented 565 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561434090930 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1561434090930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561434090930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561434090960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 00:41:30 2019 " "Processing ended: Tue Jun 25 00:41:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561434090960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561434090960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561434090960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561434090960 ""}
