
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.10000000000000000000;
2.10000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:48  247615.4      1.24     515.2   31137.8                          
    0:00:48  247615.4      1.24     515.2   31137.8                          
    0:00:48  247950.6      1.24     515.2   31137.8                          
    0:00:49  248277.7      1.24     515.2   31137.8                          
    0:00:49  248604.9      1.24     515.2   31137.8                          
    0:00:49  248932.1      1.24     515.2   31137.8                          
    0:00:49  249259.3      1.24     515.2   31137.8                          
    0:00:49  249586.5      1.24     515.2   31137.8                          
    0:00:49  250223.3      1.24     513.4   28064.8                          
    0:01:17  253824.1      0.84     310.9    1941.6                          
    0:01:18  253824.1      0.84     310.9    1941.6                          
    0:01:18  253824.1      0.84     310.9    1941.6                          
    0:01:18  253821.5      0.84     310.8    1941.6                          
    0:01:19  253821.5      0.84     310.8    1941.6                          
    0:01:44  198750.4      0.65     119.8     259.8                          
    0:01:48  198639.0      0.65     119.7     210.6                          
    0:01:53  198653.9      0.65     119.6     200.7                          
    0:01:54  198662.9      0.65     119.6     190.9                          
    0:01:58  198671.9      0.65     119.5     181.0                          
    0:01:59  198681.0      0.65     119.5     171.1                          
    0:02:01  198690.6      0.65     119.3     161.2                          
    0:02:02  198702.8      0.65     118.8     151.3                          
    0:02:03  198715.6      0.65     118.4     141.5                          
    0:02:04  198726.5      0.64     118.0     131.6                          
    0:02:05  198731.3      0.64     117.8     121.7                          
    0:02:06  198736.0      0.64     117.5     111.8                          
    0:02:06  198741.4      0.63     117.2     102.0                          
    0:02:07  198747.7      0.63     114.5      92.1                          
    0:02:08  198752.5      0.63     110.4      82.2                          
    0:02:09  198757.3      0.62     105.7      72.3                          
    0:02:09  198765.8      0.61     102.4      60.7                          
    0:02:10  198773.6      0.60     101.3      52.3                          
    0:02:11  198780.2      0.59      99.7      41.2                          
    0:02:11  198567.1      0.59      99.7      41.2                          
    0:02:12  198567.1      0.59      99.7      41.2                          
    0:02:12  198571.4      0.59      94.4      10.3                          
    0:02:13  198572.5      0.59      94.4       6.9                          
    0:02:13  198573.3      0.49      93.5       0.0                          
    0:02:13  198573.3      0.49      93.5       0.0                          
    0:02:13  198573.3      0.49      93.5       0.0                          
    0:02:13  198573.3      0.49      93.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:13  198573.3      0.49      93.5       0.0                          
    0:02:14  198614.0      0.47      91.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198642.7      0.47      90.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198670.9      0.46      89.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198698.3      0.45      88.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198725.9      0.45      88.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198748.3      0.44      88.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198778.1      0.44      87.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198800.4      0.43      87.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198824.1      0.43      86.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198841.4      0.42      86.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198854.1      0.42      86.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:15  198873.3      0.42      86.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198890.6      0.41      85.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:16  198903.6      0.41      85.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198922.0      0.41      84.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198940.9      0.41      83.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198959.2      0.41      81.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198977.6      0.41      79.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198989.3      0.40      79.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:16  199000.2      0.40      78.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199015.9      0.40      77.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  199032.9      0.40      76.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  199047.0      0.40      75.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  199066.7      0.40      74.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199084.5      0.40      73.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199091.4      0.39      73.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199104.5      0.39      73.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199122.3      0.39      72.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199130.8      0.39      72.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199139.0      0.39      72.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199149.7      0.39      71.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199160.3      0.38      71.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199175.2      0.38      71.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199186.9      0.38      70.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199202.3      0.37      70.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199227.6      0.37      69.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199231.3      0.37      69.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199242.2      0.37      68.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199255.8      0.37      67.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199273.1      0.36      67.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199295.4      0.36      66.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199313.5      0.36      66.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199322.3      0.35      66.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199339.3      0.35      64.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199359.0      0.35      64.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199378.4      0.35      62.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199387.2      0.35      62.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199400.2      0.35      62.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199418.3      0.34      61.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199436.2      0.34      60.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199444.1      0.34      60.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199461.4      0.34      59.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:20  199465.7      0.34      59.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199483.2      0.34      59.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199488.8      0.34      59.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199501.6      0.34      58.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199514.6      0.34      57.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199528.7      0.34      57.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199539.1      0.34      56.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199552.1      0.34      55.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199564.1      0.33      55.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199575.3      0.33      55.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199586.2      0.33      54.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199591.8      0.33      54.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199608.3      0.33      54.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199617.3      0.32      54.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:21  199622.6      0.32      53.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199639.1      0.32      53.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199655.6      0.32      52.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199663.3      0.32      52.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:22  199674.5      0.31      51.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  199688.1      0.31      50.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  199698.2      0.31      50.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199713.1      0.31      49.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199722.9      0.31      49.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  199730.1      0.30      49.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199743.1      0.30      49.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:22  199747.4      0.30      49.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199757.2      0.30      48.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199783.8      0.29      48.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199798.7      0.29      48.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199811.0      0.29      47.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199818.1      0.29      47.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199845.0      0.29      47.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199855.4      0.29      47.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199872.9      0.29      46.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199883.8      0.29      45.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199898.5      0.29      44.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199913.1      0.28      43.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199925.3      0.28      43.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199935.4      0.28      42.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:24  199949.0      0.28      42.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199958.3      0.28      41.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199967.9      0.28      41.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199969.5      0.28      41.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199983.6      0.28      41.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199989.7      0.28      40.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:24  200000.9      0.28      40.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200014.2      0.27      39.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200028.3      0.27      38.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200041.3      0.27      38.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200046.4      0.27      38.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200056.7      0.27      38.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200061.3      0.27      38.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200065.2      0.26      38.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200079.1      0.26      38.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200086.5      0.26      38.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200099.0      0.26      37.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200126.2      0.26      37.3      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200133.9      0.26      36.9      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200136.5      0.26      36.9      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200142.9      0.26      36.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200152.0      0.26      36.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200160.7      0.26      36.3      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200163.9      0.26      36.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200169.5      0.26      36.1      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200181.2      0.25      35.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200186.8      0.25      35.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200198.0      0.25      35.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200210.7      0.25      34.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200220.1      0.25      34.5      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200229.6      0.24      34.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200237.9      0.24      33.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200249.3      0.24      33.6      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200265.8      0.24      33.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200279.9      0.24      32.6      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200282.0      0.24      32.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200294.3      0.24      32.1      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200298.0      0.24      32.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200306.2      0.24      31.8      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200313.2      0.24      31.6      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200315.0      0.23      31.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200319.8      0.23      31.5      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200322.5      0.23      31.4      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200327.0      0.23      31.2      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200330.7      0.23      31.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200335.0      0.23      31.1      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200343.7      0.23      30.7      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200356.8      0.23      30.1      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200362.4      0.23      30.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200374.1      0.22      29.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200381.3      0.22      29.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200391.4      0.22      29.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200396.9      0.22      29.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200397.2      0.22      29.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200411.3      0.22      29.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200418.5      0.22      29.1      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200420.6      0.22      29.0      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200422.5      0.22      28.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200432.6      0.22      28.8      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200443.8      0.21      28.6      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200445.6      0.21      28.5      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  200449.4      0.21      28.4      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  200456.3      0.21      28.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200456.5      0.21      28.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200459.2      0.21      28.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200463.4      0.21      28.1      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200465.6      0.21      28.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200470.6      0.21      28.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200470.9      0.21      28.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200484.5      0.21      28.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200492.4      0.21      27.8      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200500.7      0.21      27.6      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200515.9      0.21      27.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200516.1      0.21      27.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200535.5      0.21      27.0      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  200542.7      0.20      26.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200548.3      0.20      26.8      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  200556.8      0.20      26.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200564.8      0.20      26.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200579.4      0.20      26.3      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  200597.5      0.20      26.2      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200601.8      0.20      26.2      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200614.8      0.20      25.9      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200630.5      0.20      25.9      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200632.6      0.20      25.9      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200641.1      0.20      25.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200658.4      0.20      25.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200663.2      0.20      25.7      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200666.4      0.20      25.6      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200675.2      0.20      25.5      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200678.6      0.20      25.4      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200686.9      0.19      25.2      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200703.1      0.19      25.1      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200705.8      0.19      25.0      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200707.9      0.19      25.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200715.4      0.19      24.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200725.5      0.19      24.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200734.2      0.19      24.6      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200740.1      0.19      24.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200747.3      0.19      24.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200752.1      0.19      24.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200760.3      0.19      24.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200766.2      0.19      24.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200771.2      0.19      23.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200777.3      0.19      23.8      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200780.5      0.19      23.7      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200786.4      0.19      23.6      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200791.4      0.19      23.5      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200795.4      0.19      23.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200801.0      0.19      23.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200806.3      0.19      23.0      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200813.5      0.18      22.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200817.8      0.18      22.7      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200823.3      0.18      22.5      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200831.1      0.18      22.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200838.8      0.18      22.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200844.9      0.18      21.9      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:35  200852.9      0.18      21.8      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200859.0      0.17      21.8      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200865.1      0.17      21.6      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200869.6      0.17      21.5      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200876.5      0.17      21.2      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200880.8      0.17      21.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200885.9      0.17      20.9      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200888.5      0.17      20.8      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200892.0      0.17      20.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200898.1      0.17      20.5      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200905.8      0.17      20.5      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200913.3      0.17      20.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200918.0      0.16      20.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200924.4      0.16      20.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200929.5      0.16      20.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200935.9      0.16      20.1      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200940.7      0.16      20.0      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200947.6      0.16      20.0      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200952.1      0.16      19.9      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200957.7      0.16      19.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200964.9      0.16      19.7      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200972.6      0.16      19.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200976.3      0.16      19.5      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200978.4      0.16      19.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200982.4      0.16      19.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200990.9      0.16      19.3      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200999.4      0.16      19.2      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:37  201006.1      0.16      19.1      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201013.0      0.16      18.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:37  201019.9      0.16      18.8      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201023.9      0.15      18.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201032.4      0.15      18.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201038.0      0.15      18.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201042.5      0.15      18.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201046.8      0.15      18.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201048.9      0.15      18.4      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201053.7      0.15      18.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201061.4      0.15      18.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  201065.9      0.15      18.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201071.5      0.15      18.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201075.8      0.15      17.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201080.3      0.15      17.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201085.1      0.15      17.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201091.5      0.15      17.5      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201096.8      0.15      17.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201103.2      0.15      17.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201105.6      0.15      17.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201109.8      0.15      17.4      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201113.6      0.15      17.3      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201117.5      0.15      17.3      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201118.1      0.15      17.3      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201122.6      0.14      17.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201131.1      0.14      17.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201136.2      0.14      16.9      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201138.3      0.14      16.9      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201139.1      0.14      16.9      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  201144.7      0.14      16.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201148.1      0.14      16.7      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201152.9      0.14      16.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201160.9      0.14      16.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201167.8      0.14      16.6      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201170.5      0.14      16.6      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201178.2      0.14      16.5      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  201183.5      0.14      16.4      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  201186.7      0.14      16.3      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201192.3      0.14      16.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201194.4      0.14      16.1      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:40  201200.0      0.14      16.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201203.2      0.14      16.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201207.5      0.14      16.0      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201210.1      0.14      15.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201213.8      0.14      15.9      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201220.8      0.14      15.8      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201226.9      0.14      15.8      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201231.1      0.14      15.7      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201235.6      0.14      15.7      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201239.6      0.14      15.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201241.8      0.14      15.5      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201246.0      0.14      15.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201250.0      0.14      15.5      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201252.4      0.14      15.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201255.9      0.14      15.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201259.3      0.13      15.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201263.0      0.13      15.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201266.0      0.13      15.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201266.8      0.13      15.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201268.6      0.13      15.3      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201270.0      0.13      15.2      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201277.7      0.13      15.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201280.9      0.13      15.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201285.4      0.13      15.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201288.8      0.13      15.0      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201291.8      0.13      14.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201295.8      0.13      14.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201303.2      0.13      14.7      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201307.5      0.13      14.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201308.5      0.13      14.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201311.2      0.13      14.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201312.8      0.13      14.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201316.0      0.13      14.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201323.7      0.13      14.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201328.5      0.13      14.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201329.0      0.13      14.5      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201335.7      0.13      14.4      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201340.5      0.13      14.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201345.2      0.13      14.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201349.8      0.13      14.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201351.6      0.13      14.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201355.1      0.13      14.2      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201356.9      0.13      14.2      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201358.5      0.13      14.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201366.8      0.13      14.1      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201370.8      0.13      14.0      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201374.5      0.13      14.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201383.0      0.13      13.8      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201384.3      0.13      13.8      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201388.6      0.13      13.8      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201395.0      0.12      13.7      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201397.1      0.12      13.7      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201400.3      0.12      13.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201403.8      0.12      13.6      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201409.3      0.12      13.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201413.9      0.12      13.5      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201416.5      0.12      13.5      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201422.6      0.12      13.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201430.4      0.12      13.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201435.7      0.12      13.4      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201440.7      0.12      13.3      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201443.1      0.12      13.3      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:45  201446.9      0.12      13.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201450.6      0.12      13.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201455.6      0.12      13.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201458.8      0.12      13.0      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201461.7      0.12      13.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201466.0      0.12      12.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201470.8      0.12      12.9      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201472.1      0.12      12.8      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  201476.1      0.12      12.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201481.2      0.12      12.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201481.4      0.12      12.6      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201485.7      0.12      12.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201489.4      0.12      12.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201497.4      0.12      12.6      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201500.6      0.12      12.5      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201503.8      0.12      12.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201509.9      0.12      12.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201513.4      0.11      12.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201514.7      0.11      12.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201520.3      0.11      12.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201525.3      0.11      12.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201530.4      0.11      12.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201534.1      0.11      12.2      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201535.4      0.11      12.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201538.9      0.11      12.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201543.7      0.11      12.1      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201549.0      0.11      12.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201552.7      0.11      12.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201559.1      0.11      12.1      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201565.5      0.11      12.0      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201568.7      0.11      12.0      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:02:48  201576.4      0.11      11.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201580.1      0.11      11.8      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201584.6      0.11      11.8      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:48  201588.1      0.11      11.8      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201590.5      0.11      11.7      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201595.8      0.11      11.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201602.7      0.11      11.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201611.5      0.11      11.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:48  201617.6      0.11      11.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:48  201621.6      0.11      11.3      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201625.1      0.11      11.2      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201629.3      0.11      11.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201630.9      0.11      11.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201636.0      0.11      11.2      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201637.3      0.11      11.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201640.8      0.11      11.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201641.8      0.11      11.1      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201649.5      0.11      11.1      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201654.9      0.11      11.1      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201659.4      0.10      11.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201661.5      0.10      11.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201663.6      0.10      11.0      24.2                          
    0:03:00  196541.0      0.10      11.0      24.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:00  196541.0      0.10      11.0      24.2                          
    0:03:00  196536.0      0.10      11.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196537.3      0.10      11.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196541.3      0.10      11.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196546.1      0.10      10.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196552.5      0.10      10.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196558.0      0.10      10.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196563.9      0.10      10.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  196566.0      0.10      10.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:01  196566.0      0.10      10.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196575.9      0.10      10.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  196580.6      0.10      10.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196586.8      0.10      10.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196588.9      0.10      10.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196592.6      0.10      10.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196594.7      0.10      10.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  196597.9      0.10      10.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:01  196607.0      0.10      10.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  196608.3      0.10      10.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:01  196615.8      0.10      10.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196622.9      0.10      10.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:02  196628.5      0.10      10.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  196633.6      0.10      10.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196639.4      0.10      10.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:02  196644.0      0.10       9.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  196648.2      0.10       9.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:02  196654.3      0.10       9.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196655.7      0.10       9.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  196659.1      0.10       9.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  196669.2      0.10       9.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196680.4      0.10       9.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  196685.7      0.10       9.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196692.1      0.10       9.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196692.1      0.10       9.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:03  196692.1      0.10       9.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196694.0      0.10       9.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:03  196698.5      0.10       9.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196698.5      0.10       9.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196701.4      0.10       9.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196702.5      0.10       9.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196704.6      0.10       9.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196709.4      0.10       9.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  196713.6      0.09       9.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196713.9      0.09       9.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196718.7      0.09       9.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  196724.0      0.09       9.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196733.9      0.09       9.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196745.6      0.09       9.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:04  196749.0      0.09       8.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196752.2      0.09       8.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196766.0      0.09       8.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196768.4      0.09       8.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196771.4      0.09       8.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196778.3      0.09       8.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196779.1      0.09       8.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  196785.5      0.09       8.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  196800.6      0.09       8.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196803.6      0.09       8.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196806.2      0.09       8.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196809.7      0.09       8.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196816.6      0.09       8.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196822.4      0.09       8.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  196828.6      0.09       8.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196836.3      0.09       8.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196842.1      0.09       8.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196843.2      0.09       8.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196853.0      0.09       8.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  196858.4      0.09       8.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:05  196869.8      0.09       8.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196873.0      0.09       8.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196875.4      0.09       8.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:06  196880.4      0.09       8.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196885.5      0.09       8.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  196891.3      0.09       8.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196895.1      0.09       8.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196900.6      0.09       8.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  196906.2      0.09       8.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:06  196910.0      0.09       8.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196911.3      0.09       8.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:06  196910.0      0.09       8.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196911.8      0.09       8.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196915.0      0.09       8.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:07  196918.2      0.08       8.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:07  196922.7      0.08       8.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:07  196923.0      0.08       8.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:07  196926.4      0.08       7.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  196930.7      0.08       7.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:07  196936.0      0.08       8.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:07  196936.0      0.08       8.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:07  196937.6      0.08       7.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  196939.2      0.08       7.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:07  196945.1      0.08       7.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  196946.9      0.08       7.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:07  196952.5      0.08       7.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:07  196954.9      0.08       7.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:08  196959.7      0.08       7.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:08  196966.9      0.08       7.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  196973.3      0.08       7.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  196975.4      0.08       7.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  196978.1      0.08       7.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  196981.5      0.08       7.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:08  196981.5      0.08       7.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:08  196985.8      0.08       7.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:08  196987.1      0.08       7.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:08  196988.7      0.08       7.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  196991.4      0.08       7.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:08  196993.7      0.08       7.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:09  196993.5      0.08       7.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:09  196995.6      0.08       7.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:09  196999.1      0.08       7.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197002.8      0.08       7.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197008.1      0.08       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197015.8      0.08       7.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  197016.9      0.08       7.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197020.6      0.08       7.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197024.9      0.08       7.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  197024.6      0.08       7.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197025.1      0.08       7.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:09  197031.5      0.08       7.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197034.4      0.08       7.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197036.8      0.08       7.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197039.0      0.08       7.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:10  197040.0      0.08       7.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197047.7      0.08       7.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:10  197057.3      0.08       7.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197062.1      0.08       7.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  197061.6      0.08       7.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197064.2      0.08       6.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197065.6      0.08       6.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197067.7      0.08       6.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197078.9      0.08       6.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197078.1      0.08       6.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197083.1      0.08       6.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:11  197086.6      0.08       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197086.3      0.08       6.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197095.4      0.07       6.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:11  197097.2      0.07       6.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197103.9      0.07       6.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  197106.5      0.07       6.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:11  197110.0      0.07       6.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197117.4      0.07       6.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197121.4      0.07       6.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:11  197125.1      0.07       6.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197129.4      0.07       6.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:12  197140.3      0.07       6.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  197144.0      0.07       6.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  197149.4      0.07       6.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197154.4      0.07       6.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197163.7      0.07       6.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  197165.6      0.07       6.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  197171.7      0.07       6.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197172.2      0.07       6.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:12  197174.1      0.07       6.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197174.1      0.07       6.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  197175.4      0.07       6.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:12  197176.2      0.07       6.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197177.0      0.07       6.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197178.1      0.07       6.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:13  197178.1      0.07       6.3       0.0                          
    0:03:13  197178.1      0.07       6.3       0.0                          
    0:03:19  194672.1      0.10       6.3       0.0                          
    0:03:22  192736.4      0.09       6.3       0.0                          
    0:03:23  192460.6      0.09       6.3       0.0                          
    0:03:24  192221.2      0.09       6.3       0.0                          
    0:03:26  191960.5      0.09       6.3       0.0                          
    0:03:27  191768.4      0.09       6.3       0.0                          
    0:03:27  191576.4      0.09       6.3       0.0                          
    0:03:28  191384.3      0.09       6.3       0.0                          
    0:03:28  191192.3      0.09       6.3       0.0                          
    0:03:29  191000.2      0.09       6.3       0.0                          
    0:03:30  190808.2      0.09       6.3       0.0                          
    0:03:31  190568.2      0.09       6.3       0.0                          
    0:03:32  190402.8      0.09       6.3       0.0                          
    0:03:33  190285.2      0.09       6.3       0.0                          
    0:03:33  190183.1      0.09       6.3       0.0                          
    0:03:34  190108.6      0.09       6.3       0.0                          
    0:03:34  190108.6      0.09       6.3       0.0                          
    0:03:34  190111.0      0.09       6.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:35  190113.4      0.08       6.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:35  190121.9      0.07       6.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  190130.4      0.07       6.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  190132.3      0.07       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:35  190136.3      0.07       5.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:35  190137.6      0.07       5.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:35  190141.6      0.07       5.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:35  190145.0      0.07       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:35  190145.6      0.07       5.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  190152.5      0.07       5.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190152.0      0.07       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190152.0      0.07       5.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  190153.6      0.07       5.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190155.9      0.07       5.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190155.7      0.07       5.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:36  190155.9      0.07       5.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190156.5      0.07       5.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:36  190163.7      0.07       5.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  190164.5      0.07       5.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:37  190164.5      0.07       5.7       0.0                          
    0:03:38  189958.8      0.08       6.0       0.0                          
    0:03:39  189942.4      0.08       6.0       0.0                          
    0:03:39  189942.4      0.08       6.0       0.0                          
    0:03:39  189942.4      0.08       6.0       0.0                          
    0:03:39  189942.4      0.08       6.0       0.0                          
    0:03:39  189942.4      0.08       6.0       0.0                          
    0:03:39  189942.4      0.08       6.0       0.0                          
    0:03:39  189943.4      0.07       5.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:40  189946.1      0.07       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:40  189973.2      0.07       5.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:40  189998.5      0.07       5.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190001.9      0.07       5.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:40  190001.9      0.07       5.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190010.7      0.07       5.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  190020.0      0.07       5.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  190021.6      0.07       5.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190024.8      0.07       5.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190035.7      0.07       5.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190037.0      0.07       5.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190043.2      0.07       5.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190045.3      0.07       5.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:41  190061.5      0.07       5.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  190070.0      0.07       5.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  190080.9      0.07       5.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  190086.5      0.07       5.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190088.7      0.07       5.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190103.3      0.06       4.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  190113.9      0.06       4.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  190117.6      0.06       4.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190127.8      0.06       4.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  190132.5      0.06       4.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190138.9      0.06       4.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  190142.9      0.06       4.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190146.6      0.06       4.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190151.7      0.06       4.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  190155.9      0.06       4.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:42  190158.9      0.06       4.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190162.9      0.06       4.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190169.5      0.06       4.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190174.8      0.06       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:43  190176.4      0.06       4.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190182.3      0.06       4.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190186.8      0.06       4.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190198.0      0.06       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:43  190198.8      0.06       3.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:43  190202.2      0.06       3.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190205.7      0.06       3.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190210.7      0.06       3.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190212.3      0.06       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:44  190218.5      0.06       3.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190224.8      0.06       3.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:44  190225.6      0.06       3.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190226.7      0.06       3.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190231.8      0.06       3.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:44  190234.4      0.06       3.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190237.9      0.06       3.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190243.7      0.06       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190244.8      0.06       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190248.0      0.06       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190256.2      0.06       3.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190257.0      0.06       3.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190258.9      0.06       3.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190260.8      0.05       3.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190262.1      0.05       3.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190265.3      0.05       3.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190270.9      0.05       3.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190273.0      0.05       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190273.8      0.05       3.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190278.0      0.05       3.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190282.3      0.05       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:03:46  190290.0      0.05       3.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190291.1      0.05       3.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190294.5      0.05       3.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:46  190295.3      0.05       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190300.9      0.05       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:46  190303.6      0.05       3.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190303.6      0.05       3.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:46  190306.5      0.05       3.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190310.8      0.05       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:46  190310.0      0.05       3.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190311.8      0.05       3.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190311.6      0.05       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190314.0      0.05       3.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190318.7      0.05       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190326.2      0.05       3.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190326.2      0.05       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:47  190328.8      0.05       3.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190329.6      0.05       3.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190331.0      0.05       3.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190337.4      0.05       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190338.4      0.05       3.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190342.4      0.05       3.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:48  190353.3      0.05       3.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:48  190356.2      0.05       3.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:48  190360.5      0.05       3.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:48  190363.2      0.05       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:48  190368.0      0.05       3.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:48  190371.1      0.05       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:48  190374.3      0.05       3.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:48  190380.2      0.05       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:48  190383.6      0.05       2.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:48  190387.4      0.05       2.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:48  190396.9      0.05       2.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:48  190402.3      0.05       2.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:48  190405.2      0.05       2.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190409.2      0.05       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190411.8      0.05       2.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:49  190416.4      0.05       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190416.4      0.05       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190419.3      0.05       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190418.8      0.04       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190421.9      0.04       2.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190423.3      0.04       2.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190437.1      0.04       2.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:50  190438.4      0.04       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:50  190440.8      0.04       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:50  190444.8      0.04       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:50  190449.3      0.04       2.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:50  190450.1      0.04       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:50  190458.4      0.04       2.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:50  190462.4      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:50  190462.1      0.04       2.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:50  190466.1      0.04       2.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:50  190467.4      0.04       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:50  190468.2      0.04       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:50  190469.8      0.04       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:50  190475.9      0.04       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:51  190475.9      0.04       2.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:51  190477.5      0.04       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:51  190478.9      0.04       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:51  190482.1      0.04       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:51  190483.4      0.04       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:51  190483.4      0.04       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:51  190490.6      0.04       2.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:51  190493.0      0.04       2.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:52  190493.0      0.04       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:52  190493.2      0.04       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:52  190495.6      0.04       2.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:52  190497.2      0.04       2.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:52  190497.2      0.04       2.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:52  190498.0      0.04       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:52  190499.4      0.04       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:52  190503.1      0.04       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:52  190504.1      0.04       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:52  190503.9      0.04       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:53  190509.2      0.04       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:53  190510.3      0.04       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:53  190509.2      0.04       2.3       0.0                          
    0:03:53  190505.5      0.04       2.3       0.0                          
    0:03:53  190463.4      0.04       2.3       0.0                          
    0:03:54  190425.9      0.04       2.3       0.0                          
    0:03:54  190359.2      0.04       2.3       0.0                          
    0:03:54  190322.5      0.04       2.3       0.0                          
    0:03:54  190286.8      0.04       2.3       0.0                          
    0:03:54  190240.3      0.04       2.3       0.0                          
    0:03:55  190172.4      0.04       2.3       0.0                          
    0:03:55  190133.9      0.04       2.3       0.0                          
    0:03:55  190090.5      0.04       2.3       0.0                          
    0:03:55  190024.0      0.04       2.3       0.0                          
    0:03:55  189981.5      0.04       2.3       0.0                          
    0:03:56  189936.5      0.04       2.3       0.0                          
    0:03:56  189887.6      0.04       2.3       0.0                          
    0:03:56  189832.2      0.04       2.3       0.0                          
    0:03:56  189788.3      0.04       2.3       0.0                          
    0:03:58  189670.0      0.04       2.3       0.0                          
    0:03:58  189533.5      0.04       2.3       0.0                          
    0:03:58  189381.1      0.04       2.3       0.0                          
    0:03:59  189227.9      0.04       2.3       0.0                          
    0:03:59  189075.5      0.04       2.3       0.0                          
    0:04:00  188923.0      0.04       2.3       0.0                          
    0:04:00  188769.8      0.04       2.3       0.0                          
    0:04:00  188617.4      0.04       2.3       0.0                          
    0:04:01  188465.0      0.04       2.3       0.0                          
    0:04:01  188314.4      0.04       2.3       0.0                          
    0:04:02  188176.4      0.04       2.3       0.0                          
    0:04:02  188038.9      0.04       2.3       0.0                          
    0:04:03  187904.3      0.04       2.3       0.0                          
    0:04:03  187769.4      0.04       2.3       0.0                          
    0:04:03  187639.1      0.04       2.3       0.0                          
    0:04:04  187493.8      0.04       2.4       0.0                          
    0:04:04  187460.3      0.04       2.4       0.0                          
    0:04:04  187446.7      0.04       2.4       0.0                          
    0:04:05  187345.4      0.04       2.4       0.0                          
    0:04:05  187324.6      0.04       2.4       0.0                          
    0:04:05  187276.0      0.04       2.4       0.0                          
    0:04:05  187160.8      0.04       2.4       0.0                          
    0:04:06  187137.1      0.04       2.4       0.0                          
    0:04:06  187136.3      0.04       2.4       0.0                          
    0:04:07  187133.1      0.04       2.4       0.0                          
    0:04:07  187130.5      0.04       2.4       0.0                          
    0:04:07  187127.3      0.04       2.4       0.0                          
    0:04:07  187125.1      0.04       2.4       0.0                          
    0:04:07  187122.0      0.04       2.4       0.0                          
    0:04:07  187115.6      0.04       2.4       0.0                          
    0:04:07  187110.8      0.04       2.4       0.0                          
    0:04:07  187106.3      0.04       2.4       0.0                          
    0:04:08  187098.3      0.04       2.4       0.0                          
    0:04:10  187097.5      0.04       2.4       0.0                          
    0:04:11  187049.9      0.05       2.5       0.0                          
    0:04:11  187048.8      0.05       2.5       0.0                          
    0:04:11  187048.8      0.05       2.5       0.0                          
    0:04:11  187048.8      0.05       2.5       0.0                          
    0:04:11  187048.8      0.05       2.5       0.0                          
    0:04:11  187048.8      0.05       2.5       0.0                          
    0:04:11  187048.8      0.05       2.5       0.0                          
    0:04:12  187054.9      0.04       2.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:12  187070.3      0.04       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:12  187073.3      0.04       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:12  187075.4      0.04       2.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:12  187076.7      0.04       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:12  187077.5      0.04       2.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:12  187078.3      0.04       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:12  187081.5      0.04       2.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187090.0      0.04       2.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  187092.4      0.04       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187095.9      0.04       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187100.1      0.04       2.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  187103.3      0.04       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187113.7      0.04       2.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  187118.0      0.04       2.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  187119.8      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187122.2      0.04       2.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187123.0      0.04       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187125.1      0.04       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187128.1      0.04       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:14  187129.4      0.04       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187133.4      0.04       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187134.5      0.04       2.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187135.5      0.04       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187138.7      0.03       2.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187141.1      0.03       2.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187144.8      0.03       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:14  187147.5      0.03       2.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  187148.6      0.03       2.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187148.8      0.03       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187149.9      0.03       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187151.2      0.03       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187152.3      0.03       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187155.7      0.03       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187160.5      0.03       2.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187163.2      0.03       2.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187166.9      0.03       2.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187168.8      0.03       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187173.8      0.03       2.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187173.3      0.03       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187177.0      0.03       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187181.5      0.03       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:16  187182.9      0.03       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187187.7      0.03       1.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187195.1      0.03       1.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187195.1      0.03       1.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187196.7      0.03       1.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187199.4      0.03       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187205.5      0.03       1.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  187207.3      0.03       1.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187209.5      0.03       1.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  187213.2      0.03       1.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187213.2      0.03       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187218.2      0.03       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187221.7      0.03       1.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  187222.5      0.03       1.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187221.7      0.03       1.8       0.0                          
    0:04:17  187223.3      0.03       1.8       0.0                          
    0:04:17  187223.3      0.03       1.8       0.0                          
    0:04:17  187230.7      0.03       1.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187232.1      0.03       1.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187232.9      0.03       1.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187237.7      0.03       1.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  187245.6      0.03       1.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  187250.2      0.03       1.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187261.1      0.03       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187263.5      0.03       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187266.1      0.03       1.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187269.1      0.03       1.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187276.2      0.03       1.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  187281.8      0.03       1.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187289.0      0.03       1.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187293.0      0.03       1.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187299.6      0.03       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187299.9      0.03       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187303.1      0.03       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:20  187303.9      0.03       1.5       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/path/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 12:39:03 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              83934.704608
Buf/Inv area:                     4677.610008
Noncombinational area:          103369.192429
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                187303.897037
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 12:39:12 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  57.3490 mW   (93%)
  Net Switching Power  =   4.3577 mW    (7%)
                         ---------
Total Dynamic Power    =  61.7067 mW  (100%)

Cell Leakage Power     =   3.9454 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.5602e+04          570.8210        1.7427e+06        5.7920e+04  (  88.22%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.7437e+03        3.7868e+03        2.2027e+06        7.7332e+03  (  11.78%)
--------------------------------------------------------------------------------------------------
Total          5.7346e+04 uW     4.3577e+03 uW     3.9454e+06 nW     6.5653e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 12:39:12 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[18].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[18].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[18].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[18].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[4]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[18].path/Mat_a_Mem/Mem/U23/Z (TBUF_X2)     0.13       0.21 f
  path/genblk1[18].path/Mat_a_Mem/Mem/data_out[4] (memory_b20_SIZE20_LOGSIZE5_4)
                                                          0.00       0.21 f
  path/genblk1[18].path/Mat_a_Mem/data_out[4] (seqMemory_b20_SIZE20_4)
                                                          0.00       0.21 f
  path/genblk1[18].path/path/in0[4] (mac_b20_g1_2)        0.00       0.21 f
  path/genblk1[18].path/path/mult_21/a[4] (mac_b20_g1_2_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[18].path/path/mult_21/U1051/Z (BUF_X1)     0.04       0.25 f
  path/genblk1[18].path/path/mult_21/U1264/ZN (XNOR2_X1)
                                                          0.07       0.33 r
  path/genblk1[18].path/path/mult_21/U1175/ZN (NAND2_X1)
                                                          0.04       0.37 f
  path/genblk1[18].path/path/mult_21/U1807/ZN (OAI22_X1)
                                                          0.05       0.42 r
  path/genblk1[18].path/path/mult_21/U433/S (FA_X1)       0.13       0.55 f
  path/genblk1[18].path/path/mult_21/U431/CO (FA_X1)      0.10       0.65 f
  path/genblk1[18].path/path/mult_21/U422/S (FA_X1)       0.13       0.79 r
  path/genblk1[18].path/path/mult_21/U421/S (FA_X1)       0.11       0.90 f
  path/genblk1[18].path/path/mult_21/U1109/ZN (AND2_X1)
                                                          0.05       0.95 f
  path/genblk1[18].path/path/mult_21/U1307/ZN (AOI21_X1)
                                                          0.06       1.00 r
  path/genblk1[18].path/path/mult_21/U1274/ZN (OAI21_X1)
                                                          0.03       1.04 f
  path/genblk1[18].path/path/mult_21/U1272/ZN (AOI21_X1)
                                                          0.06       1.09 r
  path/genblk1[18].path/path/mult_21/U1277/ZN (OAI21_X1)
                                                          0.03       1.13 f
  path/genblk1[18].path/path/mult_21/U1289/ZN (AOI21_X1)
                                                          0.04       1.17 r
  path/genblk1[18].path/path/mult_21/U1853/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[18].path/path/mult_21/U1830/ZN (AOI21_X1)
                                                          0.04       1.24 r
  path/genblk1[18].path/path/mult_21/U1852/ZN (OAI21_X1)
                                                          0.03       1.27 f
  path/genblk1[18].path/path/mult_21/U1275/ZN (AOI21_X1)
                                                          0.04       1.32 r
  path/genblk1[18].path/path/mult_21/U1778/ZN (OAI21_X1)
                                                          0.03       1.35 f
  path/genblk1[18].path/path/mult_21/U1261/ZN (AOI21_X1)
                                                          0.04       1.39 r
  path/genblk1[18].path/path/mult_21/U1827/ZN (OAI21_X1)
                                                          0.03       1.42 f
  path/genblk1[18].path/path/mult_21/U1826/ZN (AOI21_X1)
                                                          0.04       1.46 r
  path/genblk1[18].path/path/mult_21/U1903/ZN (OAI21_X1)
                                                          0.03       1.50 f
  path/genblk1[18].path/path/mult_21/U1902/ZN (AOI21_X1)
                                                          0.04       1.54 r
  path/genblk1[18].path/path/mult_21/U1901/ZN (INV_X1)
                                                          0.03       1.57 f
  path/genblk1[18].path/path/mult_21/U1126/ZN (NAND2_X1)
                                                          0.04       1.60 r
  path/genblk1[18].path/path/mult_21/U1070/ZN (NAND3_X1)
                                                          0.04       1.64 f
  path/genblk1[18].path/path/mult_21/U1186/ZN (NAND2_X1)
                                                          0.04       1.68 r
  path/genblk1[18].path/path/mult_21/U1068/ZN (NAND3_X1)
                                                          0.04       1.72 f
  path/genblk1[18].path/path/mult_21/U1233/ZN (NAND2_X1)
                                                          0.03       1.75 r
  path/genblk1[18].path/path/mult_21/U1214/ZN (NAND3_X1)
                                                          0.04       1.79 f
  path/genblk1[18].path/path/mult_21/U1239/ZN (NAND2_X1)
                                                          0.04       1.83 r
  path/genblk1[18].path/path/mult_21/U1197/ZN (NAND3_X1)
                                                          0.04       1.86 f
  path/genblk1[18].path/path/mult_21/U1209/ZN (NAND2_X1)
                                                          0.04       1.90 r
  path/genblk1[18].path/path/mult_21/U1027/ZN (NAND3_X1)
                                                          0.04       1.94 f
  path/genblk1[18].path/path/mult_21/U1252/ZN (NAND2_X1)
                                                          0.04       1.98 r
  path/genblk1[18].path/path/mult_21/U1253/ZN (NAND3_X1)
                                                          0.04       2.01 f
  path/genblk1[18].path/path/mult_21/U1255/ZN (NAND2_X1)
                                                          0.03       2.04 r
  path/genblk1[18].path/path/mult_21/U1123/ZN (AND3_X1)
                                                          0.05       2.09 r
  path/genblk1[18].path/path/mult_21/product[39] (mac_b20_g1_2_DW_mult_tc_1)
                                                          0.00       2.09 r
  path/genblk1[18].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.10       2.10
  clock network delay (ideal)                             0.00       2.10
  path/genblk1[18].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.10 r
  library setup time                                     -0.03       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
