Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 21:25:39 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_97_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No7_instance/Y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.494ns (14.607%)  route 2.888ns (85.393%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 6.680 - 4.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.359ns (routing 1.147ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.013ns (routing 1.043ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=60627, routed)       2.359     3.317    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X121Y456       FDCE                                         r  ModCount591_instance/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y456       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.393 r  ModCount591_instance/count_reg[5]/Q
                         net (fo=197, routed)         1.547     4.940    ModCount591_instance/Counter_out[5]
    SLICE_X126Y353       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.992 r  ModCount591_instance/g0_b1__0/O
                         net (fo=128, routed)         0.877     5.869    MUX_Product_4_impl_1_instance/out[1]
    SLICE_X136Y352       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     5.957 r  MUX_Product_4_impl_1_instance/Y[1]_i_12/O
                         net (fo=1, routed)           0.010     5.967    MUX_Product_4_impl_1_instance/Y[1]_i_12_n_0
    SLICE_X136Y352       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     6.031 r  MUX_Product_4_impl_1_instance/Y_reg[1]_i_5/O
                         net (fo=1, routed)           0.413     6.444    MUX_Product_4_impl_1_instance/Y_reg[1]_i_5_n_0
    SLICE_X131Y349       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.594 r  MUX_Product_4_impl_1_instance/Y[1]_i_2/O
                         net (fo=1, routed)           0.010     6.604    MUX_Product_4_impl_1_instance/Y[1]_i_2_n_0
    SLICE_X131Y349       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     6.668 r  MUX_Product_4_impl_1_instance/Y_reg[1]_i_1/O
                         net (fo=1, routed)           0.031     6.699    Delay1No7_instance/count_reg[0][1]
    SLICE_X131Y349       FDCE                                         r  Delay1No7_instance/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=60627, routed)       2.013     6.680    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X131Y349       FDCE                                         r  Delay1No7_instance/Y_reg[1]/C
                         clock pessimism              0.395     7.075    
                         clock uncertainty           -0.035     7.040    
    SLICE_X131Y349       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.065    Delay1No7_instance/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          7.065    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  0.366    




