<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <name preferredWidth="147" />
   <description preferredWidth="171" />
   <export preferredWidth="173" />
   <baseaddress preferredWidth="122" />
   <endaddress preferredWidth="101" />
   <inputclock preferredWidth="95" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="441" />
   <clocksource preferredWidth="441" />
   <frequency preferredWidth="422" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1920" height="1032" x="0" y="0" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" />
</preferences>
