

================================================================
== Synthesis Summary Report of 'loop_perfect'
================================================================
+ General Information: 
    * Date:           Tue Feb 14 08:35:09 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        proj_loop_perfect
    * Solution:       solution5 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ loop_perfect                   |     -|  0.03|       33|  132.000|         -|       34|     -|        no|     -|  4 (~0%)|  126 (~0%)|  847 (~0%)|    -|
    | + loop_perfect_Pipeline_LOOP_I  |     -|  1.19|       22|   88.000|         -|       22|     -|        no|     -|        -|   18 (~0%)|  169 (~0%)|    -|
    |  o LOOP_I                       |     -|  2.92|       20|   80.000|         1|        1|    20|       yes|     -|        -|          -|          -|    -|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| A_0_address0 | 4        |
| A_0_address1 | 4        |
| A_0_q0       | 5        |
| A_0_q1       | 5        |
| A_1_address0 | 4        |
| A_1_address1 | 4        |
| A_1_q0       | 5        |
| A_1_q1       | 5        |
| B_0_address0 | 4        |
| B_0_d0       | 6        |
| B_1_address0 | 4        |
| B_1_d0       | 6        |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<5>* |
| B        | out       | ap_int<6>* |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_0_address0 | port    | offset   |
| A        | A_0_ce0      | port    |          |
| A        | A_0_q0       | port    |          |
| A        | A_0_address1 | port    | offset   |
| A        | A_0_ce1      | port    |          |
| A        | A_0_q1       | port    |          |
| A        | A_1_address0 | port    | offset   |
| A        | A_1_ce0      | port    |          |
| A        | A_1_q0       | port    |          |
| A        | A_1_address1 | port    | offset   |
| A        | A_1_ce1      | port    |          |
| A        | A_1_q1       | port    |          |
| B        | B_0_address0 | port    | offset   |
| B        | B_0_ce0      | port    |          |
| B        | B_0_we0      | port    |          |
| B        | B_0_d0       | port    |          |
| B        | B_1_address0 | port    | offset   |
| B        | B_1_ce0      | port    |          |
| B        | B_1_we0      | port    |          |
| B        | B_1_d0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+------------+-----+--------+---------+
| + loop_perfect                    | 4   |        |            |     |        |         |
|   mul_i_i_3_fu_330_p2             | -   |        | mul_i_i_3  | sub | fabric | 0       |
|   mul_i_i_6_fu_469_p2             | -   |        | mul_i_i_6  | sub | fabric | 0       |
|   mul_i_i_7_fu_495_p2             | -   |        | mul_i_i_7  | sub | fabric | 0       |
|   mac_muladd_5s_4ns_10s_10_4_1_U5 | 1   |        | mul_i_i_11 | mul | dsp48  | 3       |
|   grp_fu_860_p2                   | -   |        | mul_i_i_12 | sub | fabric | 0       |
|   mac_muladd_5s_4ns_11s_11_4_1_U4 | 1   |        | mul_i_i_13 | mul | dsp48  | 3       |
|   mul_i_i_14_fu_376_p2            | -   |        | mul_i_i_14 | sub | fabric | 0       |
|   mul_i_i_15_fu_402_p2            | -   |        | mul_i_i_15 | sub | fabric | 0       |
|   mac_muladd_5s_5ns_5s_10_4_1_U6  | 1   |        | mul_i_i_19 | mul | dsp48  | 3       |
|   tmp1_fu_554_p2                  | -   |        | tmp1       | add | fabric | 0       |
|   tmp8_fu_667_p2                  | -   |        | tmp8       | add | fabric | 0       |
|   tmp7_fu_677_p2                  | -   |        | tmp7       | add | fabric | 0       |
|   mac_muladd_5s_4ns_10s_10_4_1_U5 | 1   |        | tmp10      | add | dsp48  | 3       |
|   grp_fu_852_p2                   | -   |        | tmp14      | add | fabric | 0       |
|   mac_muladd_5s_4ns_11s_11_4_1_U4 | 1   |        | tmp13      | add | dsp48  | 3       |
|   tmp16_fu_702_p2                 | -   |        | tmp16      | add | fabric | 0       |
|   tmp15_fu_712_p2                 | -   |        | tmp15      | add | fabric | 0       |
|   mac_muladd_5s_5ns_5s_10_4_1_U6  | 1   |        | tmp19      | add | dsp48  | 3       |
|   tmp21_fu_727_p2                 | -   |        | tmp21      | add | fabric | 0       |
|   tmp20_fu_737_p2                 | -   |        | tmp20      | add | fabric | 0       |
|   mul_mul_12s_13ns_26_4_1_U7      | 1   |        | mul        | mul | dsp48  | 3       |
|   neg_mul_fu_807_p2               | -   |        | neg_mul    | sub | fabric | 0       |
|   neg_ti_fu_839_p2                | -   |        | neg_ti     | sub | fabric | 0       |
|  + loop_perfect_Pipeline_LOOP_I   | 0   |        |            |     |        |         |
|    add_ln23_fu_135_p2             | -   |        | add_ln23   | add | fabric | 0       |
|    next_mul_fu_148_p2             | -   |        | next_mul   | add | fabric | 0       |
|    empty_13_fu_160_p2             | -   |        | empty_13   | add | fabric | 0       |
+-----------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+-----------------------------------------------------------------+
| Type            | Options                         | Location                                                        |
+-----------------+---------------------------------+-----------------------------------------------------------------+
| array_partition | variable=A block factor=2 dim=1 | proj_loop_perfect/solution5/directives.tcl:7 in loop_perfect, A |
| array_partition | variable=B block factor=2 dim=1 | proj_loop_perfect/solution5/directives.tcl:8 in loop_perfect, B |
| pipeline        |                                 | proj_loop_perfect/solution5/directives.tcl:9 in loop_perfect    |
+-----------------+---------------------------------+-----------------------------------------------------------------+


