# nasscom-vsd-soc-design-program

Introduction to open-source EDA tools and 130nm PDKs. Floorplanning and standard cell design. Designing and characterizing a library cell. Pre-layout timing analysis and clock tree synthesis. The final leap: From RTL2GDS

<details>
  <summary>Sky130-Day1: Inception of open-source EDA, openLANE and Sky130 PDK</summary>
  Introduction to open-source EDA, openLANE, and the Sky130 PDK.
  ![sig](https://github.com/user-attachments/assets/04282bac-b9ac-4e4f-a03a-a18d8cbefc16)

</details>

<details>
  <summary>Sky130-Day2: Chip Floor planning, Library Binding and Placement</summary>
  Chip Floor planning considerations, Library Binding and Placement, Cell design, and characterization flows. General timing characterization parameters.
</details>

<details>
  <summary>Sky130-Day3: CMOS Inverter Simulation and Layout</summary>
  Labs for CMOS inverter ngspice simulations. Inception of layout and CMOS fabrication process. Sky130 tech file labs.
</details>

<details>
  <summary>Sky130-Day4: Timing Analysis and Clock Tree Synthesis</summary>
  Timing modeling using delay tables. Timing analysis with ideal clocks using openSTA. Clock tree synthesis TritonCTS and signal integrity. Timing analysis with real clocks using openSTA.
</details>

<details>
  <summary>Sky130-Day5: Routing and Design Rule Check (DRC)</summary>
  Routing and design rule check (DRC). Power distribution network and routing. TritonRoute features.
</details>


