*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -sv
    -sv_pragma
    -f rtl_list.f
        ../rtl/i2c_slave.v
        ../rtl/tb_i2c.v

Highest level modules:
tb_i2c

Total	0 error(s),   0 warning(s)
