// Seed: 1338700931
module module_0 (
    id_1,
    id_2[-1 :-1],
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  wire id_5, id_6;
  id_7(
      -1'b0,
      id_7,
      id_1#(
          .id_6(1),
          .id_3(-1),
          .id_2(-1 + -1),
          .id_2(-1'd0),
          .id_6(-1'd0),
          .id_6(1),
          .id_2(-1),
          .id_5(1'h0 == 1 - 1),
          .id_6(1))
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout logic [7:0] id_13;
  input wire id_12;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_8,
      id_5
  );
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout supply1 id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14, id_15, id_16;
  assign id_4 = -1;
  wire id_17;
  wire id_18;
  wire id_19;
  parameter id_20 = 1;
endmodule
