

================================================================
== Vitis HLS Report for 'IDCT2B16'
================================================================
* Date:           Mon Dec 22 13:39:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.409 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.332 ns|  13.332 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_15_val" [src/IDCT2.cpp:88]   --->   Operation 6 'read' 'in_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_14_val" [src/IDCT2.cpp:88]   --->   Operation 7 'read' 'in_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_13_val" [src/IDCT2.cpp:88]   --->   Operation 8 'read' 'in_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_12_val" [src/IDCT2.cpp:88]   --->   Operation 9 'read' 'in_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_11_val" [src/IDCT2.cpp:88]   --->   Operation 10 'read' 'in_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_10_val" [src/IDCT2.cpp:88]   --->   Operation 11 'read' 'in_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_9_val" [src/IDCT2.cpp:88]   --->   Operation 12 'read' 'in_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_8_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_8_val" [src/IDCT2.cpp:88]   --->   Operation 13 'read' 'in_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_7_val" [src/IDCT2.cpp:88]   --->   Operation 14 'read' 'in_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_6_val" [src/IDCT2.cpp:88]   --->   Operation 15 'read' 'in_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_5_val" [src/IDCT2.cpp:88]   --->   Operation 16 'read' 'in_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_4_val" [src/IDCT2.cpp:88]   --->   Operation 17 'read' 'in_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_3_val" [src/IDCT2.cpp:88]   --->   Operation 18 'read' 'in_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_2_val" [src/IDCT2.cpp:88]   --->   Operation 19 'read' 'in_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_1_val" [src/IDCT2.cpp:88]   --->   Operation 20 'read' 'in_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val" [src/IDCT2.cpp:88]   --->   Operation 21 'read' 'in_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [4/4] (1.90ns)   --->   "%call_ret = call i256 @IDCT2B8, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i26 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read" [src/IDCT2.cpp:99]   --->   Operation 22 'call' 'call_ret' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 23 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103 = muxlogic i32 %in_7_val_read"   --->   Operation 23 'muxlogic' 'muxLogicI0_to_mul_ln103' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 24 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103 = muxlogic i32 4294967253"   --->   Operation 24 'muxlogic' 'muxLogicI1_to_mul_ln103' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 25 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_3 = muxlogic i32 %in_15_val_read"   --->   Operation 25 'muxlogic' 'muxLogicI0_to_mul_ln103_3' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 26 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_3 = muxlogic i32 4294967271"   --->   Operation 26 'muxlogic' 'muxLogicI1_to_mul_ln103_3' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 27 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_4 = muxlogic i32 %in_5_val_read"   --->   Operation 27 'muxlogic' 'muxLogicI0_to_mul_ln103_4' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 28 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_4 = muxlogic i32 4294967226"   --->   Operation 28 'muxlogic' 'muxLogicI1_to_mul_ln103_4' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 29 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_9 = muxlogic i32 %in_15_val_read"   --->   Operation 29 'muxlogic' 'muxLogicI0_to_mul_ln103_9' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 30 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_9 = muxlogic i32 4294967239"   --->   Operation 30 'muxlogic' 'muxLogicI1_to_mul_ln103_9' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 31 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_10 = muxlogic i32 %in_5_val_read"   --->   Operation 31 'muxlogic' 'muxLogicI0_to_mul_ln103_10' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 32 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_10 = muxlogic i32 4294967271"   --->   Operation 32 'muxlogic' 'muxLogicI1_to_mul_ln103_10' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 33 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_12 = muxlogic i32 %in_3_val_read"   --->   Operation 33 'muxlogic' 'muxLogicI0_to_mul_ln103_12' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 34 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_12 = muxlogic i32 4294967206"   --->   Operation 34 'muxlogic' 'muxLogicI1_to_mul_ln103_12' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 35 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_13 = muxlogic i32 %in_9_val_read"   --->   Operation 35 'muxlogic' 'muxLogicI0_to_mul_ln103_13' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 36 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_13 = muxlogic i32 4294967209"   --->   Operation 36 'muxlogic' 'muxLogicI1_to_mul_ln103_13' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 37 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_15 = muxlogic i32 %in_13_val_read"   --->   Operation 37 'muxlogic' 'muxLogicI0_to_mul_ln103_15' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 38 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_15 = muxlogic i32 4294967239"   --->   Operation 38 'muxlogic' 'muxLogicI1_to_mul_ln103_15' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 39 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_17 = muxlogic i32 %in_7_val_read"   --->   Operation 39 'muxlogic' 'muxLogicI0_to_mul_ln103_17' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 40 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_17 = muxlogic i32 4294967239"   --->   Operation 40 'muxlogic' 'muxLogicI1_to_mul_ln103_17' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 41 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_18 = muxlogic i32 %in_15_val_read"   --->   Operation 41 'muxlogic' 'muxLogicI0_to_mul_ln103_18' <Predicate = true> <Delay = 1.12>
ST_1 : Operation 42 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_18 = muxlogic i32 4294967206"   --->   Operation 42 'muxlogic' 'muxLogicI1_to_mul_ln103_18' <Predicate = true> <Delay = 1.12>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 43 [3/4] (2.40ns)   --->   "%call_ret = call i256 @IDCT2B8, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i26 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read" [src/IDCT2.cpp:99]   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln103 = shl i32 %in_1_val_read, i32 7" [src/IDCT2.cpp:103]   --->   Operation 44 'shl' 'shl_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln103_1 = shl i32 %in_1_val_read, i32 5" [src/IDCT2.cpp:103]   --->   Operation 45 'shl' 'shl_ln103_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103 = sub i32 %shl_ln103, i32 %shl_ln103_1" [src/IDCT2.cpp:103]   --->   Operation 46 'sub' 'sub_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln103_2 = shl i32 %in_1_val_read, i32 3" [src/IDCT2.cpp:103]   --->   Operation 47 'shl' 'shl_ln103_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_1 = sub i32 %sub_ln103, i32 %shl_ln103_2" [src/IDCT2.cpp:103]   --->   Operation 48 'sub' 'sub_ln103_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln103_19 = shl i32 %in_15_val_read, i32 3" [src/IDCT2.cpp:103]   --->   Operation 49 'shl' 'shl_ln103_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103 = muxlogic i32 %in_7_val_read"   --->   Operation 50 'muxlogic' 'muxLogicI0_to_mul_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103 = muxlogic i32 4294967253"   --->   Operation 51 'muxlogic' 'muxLogicI1_to_mul_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.18ns) (share mux size 19)   --->   "%mul_ln103 = mul i32 %in_7_val_read, i32 4294967253" [src/IDCT2.cpp:103]   --->   Operation 52 'mul' 'mul_ln103' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_1 = muxlogic i32 %in_11_val_read"   --->   Operation 53 'muxlogic' 'muxLogicI0_to_mul_ln103_1' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 54 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_1 = muxlogic i32 4294967206"   --->   Operation 54 'muxlogic' 'muxLogicI1_to_mul_ln103_1' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 55 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_2 = muxlogic i32 %in_13_val_read"   --->   Operation 55 'muxlogic' 'muxLogicI0_to_mul_ln103_2' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 56 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_2 = muxlogic i32 4294967226"   --->   Operation 56 'muxlogic' 'muxLogicI1_to_mul_ln103_2' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 57 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_3 = muxlogic i32 %in_15_val_read"   --->   Operation 57 'muxlogic' 'muxLogicI0_to_mul_ln103_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_3 = muxlogic i32 4294967271"   --->   Operation 58 'muxlogic' 'muxLogicI1_to_mul_ln103_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.18ns) (share mux size 19)   --->   "%mul_ln103_3 = mul i32 %in_15_val_read, i32 4294967271" [src/IDCT2.cpp:103]   --->   Operation 59 'mul' 'mul_ln103_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln103_23 = shl i32 %in_1_val_read, i32 6" [src/IDCT2.cpp:103]   --->   Operation 60 'shl' 'shl_ln103_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln103_24 = shl i32 %in_1_val_read, i32 4" [src/IDCT2.cpp:103]   --->   Operation 61 'shl' 'shl_ln103_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_4 = muxlogic i32 %in_5_val_read"   --->   Operation 62 'muxlogic' 'muxLogicI0_to_mul_ln103_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_4 = muxlogic i32 4294967226"   --->   Operation 63 'muxlogic' 'muxLogicI1_to_mul_ln103_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.15ns) (share mux size 19)   --->   "%mul_ln103_4 = mul i32 %in_5_val_read, i32 4294967226" [src/IDCT2.cpp:103]   --->   Operation 64 'mul' 'mul_ln103_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_5 = muxlogic i32 %in_7_val_read"   --->   Operation 65 'muxlogic' 'muxLogicI0_to_mul_ln103_5' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 66 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_5 = muxlogic i32 4294967209"   --->   Operation 66 'muxlogic' 'muxLogicI1_to_mul_ln103_5' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 67 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_6 = muxlogic i32 %in_9_val_read"   --->   Operation 67 'muxlogic' 'muxLogicI0_to_mul_ln103_6' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 68 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_6 = muxlogic i32 4294967271"   --->   Operation 68 'muxlogic' 'muxLogicI1_to_mul_ln103_6' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln103_28 = shl i32 %in_15_val_read, i32 6" [src/IDCT2.cpp:103]   --->   Operation 69 'shl' 'shl_ln103_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln103_29 = shl i32 %in_15_val_read, i32 4" [src/IDCT2.cpp:103]   --->   Operation 70 'shl' 'shl_ln103_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.85ns)   --->   "%sub_ln103_18 = sub i32 %shl_ln103_28, i32 %shl_ln103_29" [src/IDCT2.cpp:103]   --->   Operation 71 'sub' 'sub_ln103_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln103_30 = shl i32 %in_15_val_read, i32 2" [src/IDCT2.cpp:103]   --->   Operation 72 'shl' 'shl_ln103_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_19 = sub i32 %sub_ln103_18, i32 %shl_ln103_30" [src/IDCT2.cpp:103]   --->   Operation 73 'sub' 'sub_ln103_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_20 = sub i32 %sub_ln103_19, i32 %in_15_val_read" [src/IDCT2.cpp:103]   --->   Operation 74 'sub' 'sub_ln103_20' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_7 = muxlogic i32 %in_3_val_read"   --->   Operation 75 'muxlogic' 'muxLogicI0_to_mul_ln103_7' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 76 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_7 = muxlogic i32 4294967253"   --->   Operation 76 'muxlogic' 'muxLogicI1_to_mul_ln103_7' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 77 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_8 = muxlogic i32 %in_5_val_read"   --->   Operation 77 'muxlogic' 'muxLogicI0_to_mul_ln103_8' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 78 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_8 = muxlogic i32 4294967209"   --->   Operation 78 'muxlogic' 'muxLogicI1_to_mul_ln103_8' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 79 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_9 = muxlogic i32 %in_15_val_read"   --->   Operation 79 'muxlogic' 'muxLogicI0_to_mul_ln103_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_9 = muxlogic i32 4294967239"   --->   Operation 80 'muxlogic' 'muxLogicI1_to_mul_ln103_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (2.18ns) (share mux size 19)   --->   "%mul_ln103_9 = mul i32 %in_15_val_read, i32 4294967239" [src/IDCT2.cpp:103]   --->   Operation 81 'mul' 'mul_ln103_9' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.85ns)   --->   "%sub_ln103_27 = sub i32 %shl_ln103_23, i32 %shl_ln103_2" [src/IDCT2.cpp:103]   --->   Operation 82 'sub' 'sub_ln103_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_72 = add i32 %sub_ln103_27, i32 %in_1_val_read" [src/IDCT2.cpp:103]   --->   Operation 83 'add' 'add_ln103_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_10 = muxlogic i32 %in_5_val_read"   --->   Operation 84 'muxlogic' 'muxLogicI0_to_mul_ln103_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_10 = muxlogic i32 4294967271"   --->   Operation 85 'muxlogic' 'muxLogicI1_to_mul_ln103_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.18ns) (share mux size 19)   --->   "%mul_ln103_10 = mul i32 %in_5_val_read, i32 4294967271" [src/IDCT2.cpp:103]   --->   Operation 86 'mul' 'mul_ln103_10' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_11 = muxlogic i32 %in_11_val_read"   --->   Operation 87 'muxlogic' 'muxLogicI0_to_mul_ln103_11' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 88 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_11 = muxlogic i32 4294967209"   --->   Operation 88 'muxlogic' 'muxLogicI1_to_mul_ln103_11' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_74 = add i32 %shl_ln103_28, i32 %shl_ln103_19" [src/IDCT2.cpp:103]   --->   Operation 89 'add' 'add_ln103_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln103_41 = shl i32 %in_15_val_read, i32 1" [src/IDCT2.cpp:103]   --->   Operation 90 'shl' 'shl_ln103_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_37 = sub i32 %add_ln103_74, i32 %shl_ln103_41" [src/IDCT2.cpp:103]   --->   Operation 91 'sub' 'sub_ln103_37' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_32 = add i32 %add_ln103_72, i32 %sub_ln103_37" [src/IDCT2.cpp:103]   --->   Operation 92 'add' 'add_ln103_32' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.85ns)   --->   "%sub_ln103_38 = sub i32 %shl_ln103_23, i32 %shl_ln103_24" [src/IDCT2.cpp:103]   --->   Operation 93 'sub' 'sub_ln103_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln103_42 = shl i32 %in_1_val_read, i32 2" [src/IDCT2.cpp:103]   --->   Operation 94 'shl' 'shl_ln103_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_39 = sub i32 %sub_ln103_38, i32 %shl_ln103_42" [src/IDCT2.cpp:103]   --->   Operation 95 'sub' 'sub_ln103_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_40 = sub i32 %sub_ln103_39, i32 %in_1_val_read" [src/IDCT2.cpp:103]   --->   Operation 96 'sub' 'sub_ln103_40' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_12 = muxlogic i32 %in_3_val_read"   --->   Operation 97 'muxlogic' 'muxLogicI0_to_mul_ln103_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_12 = muxlogic i32 4294967206"   --->   Operation 98 'muxlogic' 'muxLogicI1_to_mul_ln103_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (2.15ns) (share mux size 19)   --->   "%mul_ln103_12 = mul i32 %in_3_val_read, i32 4294967206" [src/IDCT2.cpp:103]   --->   Operation 99 'mul' 'mul_ln103_12' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_13 = muxlogic i32 %in_9_val_read"   --->   Operation 100 'muxlogic' 'muxLogicI0_to_mul_ln103_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_13 = muxlogic i32 4294967209"   --->   Operation 101 'muxlogic' 'muxLogicI1_to_mul_ln103_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (2.15ns) (share mux size 19)   --->   "%mul_ln103_13 = mul i32 %in_9_val_read, i32 4294967209" [src/IDCT2.cpp:103]   --->   Operation 102 'mul' 'mul_ln103_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.85ns)   --->   "%sub_ln103_44 = sub i32 0, i32 %shl_ln103_28" [src/IDCT2.cpp:103]   --->   Operation 103 'sub' 'sub_ln103_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_14 = muxlogic i32 %in_3_val_read"   --->   Operation 104 'muxlogic' 'muxLogicI0_to_mul_ln103_14' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 105 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_14 = muxlogic i32 4294967226"   --->   Operation 105 'muxlogic' 'muxLogicI1_to_mul_ln103_14' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 106 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_15 = muxlogic i32 %in_13_val_read"   --->   Operation 106 'muxlogic' 'muxLogicI0_to_mul_ln103_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_15 = muxlogic i32 4294967239"   --->   Operation 107 'muxlogic' 'muxLogicI1_to_mul_ln103_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (2.18ns) (share mux size 19)   --->   "%mul_ln103_15 = mul i32 %in_13_val_read, i32 4294967239" [src/IDCT2.cpp:103]   --->   Operation 108 'mul' 'mul_ln103_15' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103_54)   --->   "%shl_ln103_49 = shl i32 %in_15_val_read, i32 7" [src/IDCT2.cpp:103]   --->   Operation 109 'shl' 'shl_ln103_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103_54)   --->   "%shl_ln103_50 = shl i32 %in_15_val_read, i32 5" [src/IDCT2.cpp:103]   --->   Operation 110 'shl' 'shl_ln103_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln103_54 = sub i32 %shl_ln103_49, i32 %shl_ln103_50" [src/IDCT2.cpp:103]   --->   Operation 111 'sub' 'sub_ln103_54' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_16 = muxlogic i32 %in_3_val_read"   --->   Operation 112 'muxlogic' 'muxLogicI0_to_mul_ln103_16' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 113 [2/2] (1.12ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_16 = muxlogic i32 4294967271"   --->   Operation 113 'muxlogic' 'muxLogicI1_to_mul_ln103_16' <Predicate = true> <Delay = 1.12>
ST_2 : Operation 114 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_17 = muxlogic i32 %in_7_val_read"   --->   Operation 114 'muxlogic' 'muxLogicI0_to_mul_ln103_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_17 = muxlogic i32 4294967239"   --->   Operation 115 'muxlogic' 'muxLogicI1_to_mul_ln103_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (2.18ns) (share mux size 19)   --->   "%mul_ln103_17 = mul i32 %in_7_val_read, i32 4294967239" [src/IDCT2.cpp:103]   --->   Operation 116 'mul' 'mul_ln103_17' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_18 = muxlogic i32 %in_15_val_read"   --->   Operation 117 'muxlogic' 'muxLogicI0_to_mul_ln103_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_18 = muxlogic i32 4294967206"   --->   Operation 118 'muxlogic' 'muxLogicI1_to_mul_ln103_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (2.15ns) (share mux size 19)   --->   "%mul_ln103_18 = mul i32 %in_15_val_read, i32 4294967206" [src/IDCT2.cpp:103]   --->   Operation 119 'mul' 'mul_ln103_18' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 120 [2/4] (2.40ns)   --->   "%call_ret = call i256 @IDCT2B8, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i26 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read" [src/IDCT2.cpp:99]   --->   Operation 120 'call' 'call_ret' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln103_3 = shl i32 %in_1_val_read, i32 1" [src/IDCT2.cpp:103]   --->   Operation 121 'shl' 'shl_ln103_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.85ns)   --->   "%add_ln103_56 = add i32 %sub_ln103_1, i32 %shl_ln103_3" [src/IDCT2.cpp:103]   --->   Operation 122 'add' 'add_ln103_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103_2)   --->   "%shl_ln103_4 = shl i32 %in_3_val_read, i32 7" [src/IDCT2.cpp:103]   --->   Operation 123 'shl' 'shl_ln103_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103_2)   --->   "%shl_ln103_5 = shl i32 %in_3_val_read, i32 5" [src/IDCT2.cpp:103]   --->   Operation 124 'shl' 'shl_ln103_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln103_2 = sub i32 %shl_ln103_4, i32 %shl_ln103_5" [src/IDCT2.cpp:103]   --->   Operation 125 'sub' 'sub_ln103_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln103_6 = shl i32 %in_3_val_read, i32 3" [src/IDCT2.cpp:103]   --->   Operation 126 'shl' 'shl_ln103_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_3 = sub i32 %sub_ln103_2, i32 %shl_ln103_6" [src/IDCT2.cpp:103]   --->   Operation 127 'sub' 'sub_ln103_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_4 = sub i32 %sub_ln103_3, i32 %in_3_val_read" [src/IDCT2.cpp:103]   --->   Operation 128 'sub' 'sub_ln103_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln103_7 = shl i32 %in_5_val_read, i32 6" [src/IDCT2.cpp:103]   --->   Operation 129 'shl' 'shl_ln103_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln103_8 = shl i32 %in_5_val_read, i32 4" [src/IDCT2.cpp:103]   --->   Operation 130 'shl' 'shl_ln103_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.85ns)   --->   "%add_ln103_57 = add i32 %shl_ln103_7, i32 %shl_ln103_8" [src/IDCT2.cpp:103]   --->   Operation 131 'add' 'add_ln103_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln103_9 = shl i32 %in_7_val_read, i32 6" [src/IDCT2.cpp:103]   --->   Operation 132 'shl' 'shl_ln103_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln103_10 = shl i32 %in_7_val_read, i32 3" [src/IDCT2.cpp:103]   --->   Operation 133 'shl' 'shl_ln103_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_58 = add i32 %shl_ln103_9, i32 %shl_ln103_10" [src/IDCT2.cpp:103]   --->   Operation 134 'add' 'add_ln103_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln103_11 = shl i32 %in_7_val_read, i32 1" [src/IDCT2.cpp:103]   --->   Operation 135 'shl' 'shl_ln103_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_5 = sub i32 %add_ln103_58, i32 %shl_ln103_11" [src/IDCT2.cpp:103]   --->   Operation 136 'sub' 'sub_ln103_5' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln103_12 = shl i32 %in_9_val_read, i32 6" [src/IDCT2.cpp:103]   --->   Operation 137 'shl' 'shl_ln103_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln103_13 = shl i32 %in_9_val_read, i32 3" [src/IDCT2.cpp:103]   --->   Operation 138 'shl' 'shl_ln103_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.85ns)   --->   "%sub_ln103_6 = sub i32 %shl_ln103_12, i32 %shl_ln103_13" [src/IDCT2.cpp:103]   --->   Operation 139 'sub' 'sub_ln103_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_59 = add i32 %sub_ln103_6, i32 %in_9_val_read" [src/IDCT2.cpp:103]   --->   Operation 140 'add' 'add_ln103_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln103_14 = shl i32 %in_11_val_read, i32 6" [src/IDCT2.cpp:103]   --->   Operation 141 'shl' 'shl_ln103_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln103_15 = shl i32 %in_11_val_read, i32 4" [src/IDCT2.cpp:103]   --->   Operation 142 'shl' 'shl_ln103_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.85ns)   --->   "%sub_ln103_7 = sub i32 %shl_ln103_14, i32 %shl_ln103_15" [src/IDCT2.cpp:103]   --->   Operation 143 'sub' 'sub_ln103_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln103_16 = shl i32 %in_11_val_read, i32 2" [src/IDCT2.cpp:103]   --->   Operation 144 'shl' 'shl_ln103_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_8 = sub i32 %sub_ln103_7, i32 %shl_ln103_16" [src/IDCT2.cpp:103]   --->   Operation 145 'sub' 'sub_ln103_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_9 = sub i32 %sub_ln103_8, i32 %in_11_val_read" [src/IDCT2.cpp:103]   --->   Operation 146 'sub' 'sub_ln103_9' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln103_17 = shl i32 %in_13_val_read, i32 5" [src/IDCT2.cpp:103]   --->   Operation 147 'shl' 'shl_ln103_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln103_18 = shl i32 %in_13_val_read, i32 3" [src/IDCT2.cpp:103]   --->   Operation 148 'shl' 'shl_ln103_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.85ns)   --->   "%sub_ln103_10 = sub i32 %shl_ln103_17, i32 %shl_ln103_18" [src/IDCT2.cpp:103]   --->   Operation 149 'sub' 'sub_ln103_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_61 = add i32 %shl_ln103_19, i32 %in_15_val_read" [src/IDCT2.cpp:103]   --->   Operation 150 'add' 'add_ln103_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i32 %add_ln103_59, i32 %sub_ln103_5" [src/IDCT2.cpp:103]   --->   Operation 151 'add' 'add_ln103_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_4 = add i32 %add_ln103_56, i32 %add_ln103_61" [src/IDCT2.cpp:103]   --->   Operation 152 'add' 'add_ln103_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_11 = sub i32 %sub_ln103_1, i32 %in_1_val_read" [src/IDCT2.cpp:103]   --->   Operation 153 'sub' 'sub_ln103_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln103_20 = shl i32 %in_3_val_read, i32 6" [src/IDCT2.cpp:103]   --->   Operation 154 'shl' 'shl_ln103_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_12 = sub i32 %shl_ln103_20, i32 %shl_ln103_6" [src/IDCT2.cpp:103]   --->   Operation 155 'sub' 'sub_ln103_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_62 = add i32 %sub_ln103_12, i32 %in_3_val_read" [src/IDCT2.cpp:103]   --->   Operation 156 'add' 'add_ln103_62' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln103_21 = shl i32 %in_5_val_read, i32 3" [src/IDCT2.cpp:103]   --->   Operation 157 'shl' 'shl_ln103_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.85ns)   --->   "%add_ln103_63 = add i32 %shl_ln103_21, i32 %in_5_val_read" [src/IDCT2.cpp:103]   --->   Operation 158 'add' 'add_ln103_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/2] (0.28ns) (share mux size 19)   --->   "%mul_ln103 = mul i32 %in_7_val_read, i32 4294967253" [src/IDCT2.cpp:103]   --->   Operation 159 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.85ns)   --->   "%sub_ln103_13 = sub i32 0, i32 %shl_ln103_12" [src/IDCT2.cpp:103]   --->   Operation 160 'sub' 'sub_ln103_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln103_22 = shl i32 %in_9_val_read, i32 4" [src/IDCT2.cpp:103]   --->   Operation 161 'shl' 'shl_ln103_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_14 = sub i32 %sub_ln103_13, i32 %shl_ln103_22" [src/IDCT2.cpp:103]   --->   Operation 162 'sub' 'sub_ln103_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_1 = muxlogic i32 %in_11_val_read"   --->   Operation 163 'muxlogic' 'muxLogicI0_to_mul_ln103_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_1 = muxlogic i32 4294967206"   --->   Operation 164 'muxlogic' 'muxLogicI1_to_mul_ln103_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [2/2] (2.15ns) (share mux size 19)   --->   "%mul_ln103_1 = mul i32 %in_11_val_read, i32 4294967206" [src/IDCT2.cpp:103]   --->   Operation 165 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_2 = muxlogic i32 %in_13_val_read"   --->   Operation 166 'muxlogic' 'muxLogicI0_to_mul_ln103_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_2 = muxlogic i32 4294967226"   --->   Operation 167 'muxlogic' 'muxLogicI1_to_mul_ln103_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [2/2] (2.15ns) (share mux size 19)   --->   "%mul_ln103_2 = mul i32 %in_13_val_read, i32 4294967226" [src/IDCT2.cpp:103]   --->   Operation 168 'mul' 'mul_ln103_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/2] (0.28ns) (share mux size 19)   --->   "%mul_ln103_3 = mul i32 %in_15_val_read, i32 4294967271" [src/IDCT2.cpp:103]   --->   Operation 169 'mul' 'mul_ln103_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_8 = add i32 %sub_ln103_14, i32 %mul_ln103" [src/IDCT2.cpp:103]   --->   Operation 170 'add' 'add_ln103_8' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_10 = add i32 %add_ln103_62, i32 %add_ln103_63" [src/IDCT2.cpp:103]   --->   Operation 171 'add' 'add_ln103_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 172 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_11 = add i32 %sub_ln103_11, i32 %mul_ln103_3" [src/IDCT2.cpp:103]   --->   Operation 172 'add' 'add_ln103_11' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 173 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_12 = add i32 %add_ln103_11, i32 %add_ln103_10" [src/IDCT2.cpp:103]   --->   Operation 173 'add' 'add_ln103_12' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_64 = add i32 %shl_ln103_23, i32 %shl_ln103_24" [src/IDCT2.cpp:103]   --->   Operation 174 'add' 'add_ln103_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (0.85ns)   --->   "%add_ln103_65 = add i32 %shl_ln103_6, i32 %in_3_val_read" [src/IDCT2.cpp:103]   --->   Operation 175 'add' 'add_ln103_65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/2] (0.29ns) (share mux size 19)   --->   "%mul_ln103_4 = mul i32 %in_5_val_read, i32 4294967226" [src/IDCT2.cpp:103]   --->   Operation 176 'mul' 'mul_ln103_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_5 = muxlogic i32 %in_7_val_read"   --->   Operation 177 'muxlogic' 'muxLogicI0_to_mul_ln103_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_5 = muxlogic i32 4294967209"   --->   Operation 178 'muxlogic' 'muxLogicI1_to_mul_ln103_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [2/2] (2.15ns) (share mux size 19)   --->   "%mul_ln103_5 = mul i32 %in_7_val_read, i32 4294967209" [src/IDCT2.cpp:103]   --->   Operation 179 'mul' 'mul_ln103_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_6 = muxlogic i32 %in_9_val_read"   --->   Operation 180 'muxlogic' 'muxLogicI0_to_mul_ln103_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_6 = muxlogic i32 4294967271"   --->   Operation 181 'muxlogic' 'muxLogicI1_to_mul_ln103_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (2.18ns) (share mux size 19)   --->   "%mul_ln103_6 = mul i32 %in_9_val_read, i32 4294967271" [src/IDCT2.cpp:103]   --->   Operation 182 'mul' 'mul_ln103_6' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln103_25 = shl i32 %in_11_val_read, i32 3" [src/IDCT2.cpp:103]   --->   Operation 183 'shl' 'shl_ln103_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_15 = sub i32 %shl_ln103_14, i32 %shl_ln103_25" [src/IDCT2.cpp:103]   --->   Operation 184 'sub' 'sub_ln103_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_66 = add i32 %sub_ln103_15, i32 %in_11_val_read" [src/IDCT2.cpp:103]   --->   Operation 185 'add' 'add_ln103_66' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln103_26 = shl i32 %in_13_val_read, i32 7" [src/IDCT2.cpp:103]   --->   Operation 186 'shl' 'shl_ln103_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_16 = sub i32 %shl_ln103_26, i32 %shl_ln103_17" [src/IDCT2.cpp:103]   --->   Operation 187 'sub' 'sub_ln103_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_17 = sub i32 %sub_ln103_16, i32 %shl_ln103_18" [src/IDCT2.cpp:103]   --->   Operation 188 'sub' 'sub_ln103_17' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln103_27 = shl i32 %in_13_val_read, i32 1" [src/IDCT2.cpp:103]   --->   Operation 189 'shl' 'shl_ln103_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_67 = add i32 %sub_ln103_17, i32 %shl_ln103_27" [src/IDCT2.cpp:103]   --->   Operation 190 'add' 'add_ln103_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_14 = add i32 %add_ln103_66, i32 %add_ln103_67" [src/IDCT2.cpp:103]   --->   Operation 191 'add' 'add_ln103_14' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_17 = add i32 %add_ln103_65, i32 %mul_ln103_4" [src/IDCT2.cpp:103]   --->   Operation 192 'add' 'add_ln103_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_18 = add i32 %add_ln103_64, i32 %sub_ln103_20" [src/IDCT2.cpp:103]   --->   Operation 193 'add' 'add_ln103_18' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 194 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_19 = add i32 %add_ln103_18, i32 %add_ln103_17" [src/IDCT2.cpp:103]   --->   Operation 194 'add' 'add_ln103_19' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (0.85ns)   --->   "%add_ln103_68 = add i32 %shl_ln103_23, i32 %shl_ln103_2" [src/IDCT2.cpp:103]   --->   Operation 195 'add' 'add_ln103_68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_21 = sub i32 %add_ln103_68, i32 %shl_ln103_3" [src/IDCT2.cpp:103]   --->   Operation 196 'sub' 'sub_ln103_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 197 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_7 = muxlogic i32 %in_3_val_read"   --->   Operation 197 'muxlogic' 'muxLogicI0_to_mul_ln103_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_7 = muxlogic i32 4294967253"   --->   Operation 198 'muxlogic' 'muxLogicI1_to_mul_ln103_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [2/2] (2.18ns) (share mux size 19)   --->   "%mul_ln103_7 = mul i32 %in_3_val_read, i32 4294967253" [src/IDCT2.cpp:103]   --->   Operation 199 'mul' 'mul_ln103_7' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_8 = muxlogic i32 %in_5_val_read"   --->   Operation 200 'muxlogic' 'muxLogicI0_to_mul_ln103_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_8 = muxlogic i32 4294967209"   --->   Operation 201 'muxlogic' 'muxLogicI1_to_mul_ln103_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [2/2] (2.15ns) (share mux size 19)   --->   "%mul_ln103_8 = mul i32 %in_5_val_read, i32 4294967209" [src/IDCT2.cpp:103]   --->   Operation 202 'mul' 'mul_ln103_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103_22)   --->   "%shl_ln103_31 = shl i32 %in_9_val_read, i32 7" [src/IDCT2.cpp:103]   --->   Operation 203 'shl' 'shl_ln103_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103_22)   --->   "%shl_ln103_32 = shl i32 %in_9_val_read, i32 5" [src/IDCT2.cpp:103]   --->   Operation 204 'shl' 'shl_ln103_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln103_22 = sub i32 %shl_ln103_31, i32 %shl_ln103_32" [src/IDCT2.cpp:103]   --->   Operation 205 'sub' 'sub_ln103_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_23 = sub i32 %sub_ln103_22, i32 %shl_ln103_13" [src/IDCT2.cpp:103]   --->   Operation 206 'sub' 'sub_ln103_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln103_33 = shl i32 %in_9_val_read, i32 1" [src/IDCT2.cpp:103]   --->   Operation 207 'shl' 'shl_ln103_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_70 = add i32 %sub_ln103_23, i32 %shl_ln103_33" [src/IDCT2.cpp:103]   --->   Operation 208 'add' 'add_ln103_70' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103_24)   --->   "%shl_ln103_34 = shl i32 %in_11_val_read, i32 5" [src/IDCT2.cpp:103]   --->   Operation 209 'shl' 'shl_ln103_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln103_24 = sub i32 %shl_ln103_34, i32 %shl_ln103_25" [src/IDCT2.cpp:103]   --->   Operation 210 'sub' 'sub_ln103_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_71 = add i32 %sub_ln103_24, i32 %in_11_val_read" [src/IDCT2.cpp:103]   --->   Operation 211 'add' 'add_ln103_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln103_35 = shl i32 %in_13_val_read, i32 6" [src/IDCT2.cpp:103]   --->   Operation 212 'shl' 'shl_ln103_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_25 = sub i32 0, i32 %shl_ln103_35" [src/IDCT2.cpp:103]   --->   Operation 213 'sub' 'sub_ln103_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln103_36 = shl i32 %in_13_val_read, i32 4" [src/IDCT2.cpp:103]   --->   Operation 214 'shl' 'shl_ln103_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_26 = sub i32 %sub_ln103_25, i32 %shl_ln103_36" [src/IDCT2.cpp:103]   --->   Operation 215 'sub' 'sub_ln103_26' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 216 [1/2] (0.28ns) (share mux size 19)   --->   "%mul_ln103_9 = mul i32 %in_15_val_read, i32 4294967239" [src/IDCT2.cpp:103]   --->   Operation 216 'mul' 'mul_ln103_9' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_21 = add i32 %add_ln103_71, i32 %sub_ln103_26" [src/IDCT2.cpp:103]   --->   Operation 217 'add' 'add_ln103_21' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_25 = add i32 %sub_ln103_21, i32 %mul_ln103_9" [src/IDCT2.cpp:103]   --->   Operation 218 'add' 'add_ln103_25' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_28 = sub i32 0, i32 %shl_ln103_20" [src/IDCT2.cpp:103]   --->   Operation 219 'sub' 'sub_ln103_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln103_37 = shl i32 %in_3_val_read, i32 4" [src/IDCT2.cpp:103]   --->   Operation 220 'shl' 'shl_ln103_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_29 = sub i32 %sub_ln103_28, i32 %shl_ln103_37" [src/IDCT2.cpp:103]   --->   Operation 221 'sub' 'sub_ln103_29' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 222 [1/2] (0.28ns) (share mux size 19)   --->   "%mul_ln103_10 = mul i32 %in_5_val_read, i32 4294967271" [src/IDCT2.cpp:103]   --->   Operation 222 'mul' 'mul_ln103_10' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln103_38 = shl i32 %in_7_val_read, i32 7" [src/IDCT2.cpp:103]   --->   Operation 223 'shl' 'shl_ln103_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln103_39 = shl i32 %in_7_val_read, i32 5" [src/IDCT2.cpp:103]   --->   Operation 224 'shl' 'shl_ln103_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_30 = sub i32 %shl_ln103_38, i32 %shl_ln103_39" [src/IDCT2.cpp:103]   --->   Operation 225 'sub' 'sub_ln103_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 226 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_31 = sub i32 %sub_ln103_30, i32 %shl_ln103_10" [src/IDCT2.cpp:103]   --->   Operation 226 'sub' 'sub_ln103_31' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_73 = add i32 %sub_ln103_31, i32 %shl_ln103_11" [src/IDCT2.cpp:103]   --->   Operation 227 'add' 'add_ln103_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_32 = sub i32 0, i32 %shl_ln103_13" [src/IDCT2.cpp:103]   --->   Operation 228 'sub' 'sub_ln103_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 229 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_33 = sub i32 %sub_ln103_32, i32 %in_9_val_read" [src/IDCT2.cpp:103]   --->   Operation 229 'sub' 'sub_ln103_33' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 230 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_11 = muxlogic i32 %in_11_val_read"   --->   Operation 230 'muxlogic' 'muxLogicI0_to_mul_ln103_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_11 = muxlogic i32 4294967209"   --->   Operation 231 'muxlogic' 'muxLogicI1_to_mul_ln103_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [2/2] (2.15ns) (share mux size 19)   --->   "%mul_ln103_11 = mul i32 %in_11_val_read, i32 4294967209" [src/IDCT2.cpp:103]   --->   Operation 232 'mul' 'mul_ln103_11' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_34 = sub i32 %shl_ln103_35, i32 %shl_ln103_36" [src/IDCT2.cpp:103]   --->   Operation 233 'sub' 'sub_ln103_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln103_40 = shl i32 %in_13_val_read, i32 2" [src/IDCT2.cpp:103]   --->   Operation 234 'shl' 'shl_ln103_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_35 = sub i32 %sub_ln103_34, i32 %shl_ln103_40" [src/IDCT2.cpp:103]   --->   Operation 235 'sub' 'sub_ln103_35' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 236 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_29 = add i32 %sub_ln103_33, i32 %add_ln103_73" [src/IDCT2.cpp:103]   --->   Operation 236 'add' 'add_ln103_29' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_31 = add i32 %sub_ln103_29, i32 %mul_ln103_10" [src/IDCT2.cpp:103]   --->   Operation 237 'add' 'add_ln103_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 238 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_33 = add i32 %add_ln103_32, i32 %add_ln103_31" [src/IDCT2.cpp:103]   --->   Operation 238 'add' 'add_ln103_33' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 239 [1/2] (0.29ns) (share mux size 19)   --->   "%mul_ln103_12 = mul i32 %in_3_val_read, i32 4294967206" [src/IDCT2.cpp:103]   --->   Operation 239 'mul' 'mul_ln103_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_41 = sub i32 %shl_ln103_7, i32 %shl_ln103_21" [src/IDCT2.cpp:103]   --->   Operation 240 'sub' 'sub_ln103_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 241 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_75 = add i32 %sub_ln103_41, i32 %in_5_val_read" [src/IDCT2.cpp:103]   --->   Operation 241 'add' 'add_ln103_75' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 242 [1/1] (0.85ns)   --->   "%sub_ln103_42 = sub i32 %shl_ln103_39, i32 %shl_ln103_10" [src/IDCT2.cpp:103]   --->   Operation 242 'sub' 'sub_ln103_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_76 = add i32 %sub_ln103_42, i32 %in_7_val_read" [src/IDCT2.cpp:103]   --->   Operation 243 'add' 'add_ln103_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 244 [1/2] (0.29ns) (share mux size 19)   --->   "%mul_ln103_13 = mul i32 %in_9_val_read, i32 4294967209" [src/IDCT2.cpp:103]   --->   Operation 244 'mul' 'mul_ln103_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_77 = add i32 %shl_ln103_14, i32 %shl_ln103_25" [src/IDCT2.cpp:103]   --->   Operation 245 'add' 'add_ln103_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln103_43 = shl i32 %in_11_val_read, i32 1" [src/IDCT2.cpp:103]   --->   Operation 246 'shl' 'shl_ln103_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_43 = sub i32 %add_ln103_77, i32 %shl_ln103_43" [src/IDCT2.cpp:103]   --->   Operation 247 'sub' 'sub_ln103_43' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_78 = add i32 %shl_ln103_18, i32 %in_13_val_read" [src/IDCT2.cpp:103]   --->   Operation 248 'add' 'add_ln103_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_45 = sub i32 %sub_ln103_44, i32 %shl_ln103_29" [src/IDCT2.cpp:103]   --->   Operation 249 'sub' 'sub_ln103_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 250 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_35 = add i32 %sub_ln103_43, i32 %add_ln103_78" [src/IDCT2.cpp:103]   --->   Operation 250 'add' 'add_ln103_35' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 251 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_36 = add i32 %mul_ln103_13, i32 %add_ln103_76" [src/IDCT2.cpp:103]   --->   Operation 251 'add' 'add_ln103_36' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_38 = add i32 %mul_ln103_12, i32 %add_ln103_75" [src/IDCT2.cpp:103]   --->   Operation 252 'add' 'add_ln103_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 253 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_39 = add i32 %sub_ln103_40, i32 %sub_ln103_45" [src/IDCT2.cpp:103]   --->   Operation 253 'add' 'add_ln103_39' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 254 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_40 = add i32 %add_ln103_39, i32 %add_ln103_38" [src/IDCT2.cpp:103]   --->   Operation 254 'add' 'add_ln103_40' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 255 [1/1] (0.85ns)   --->   "%sub_ln103_46 = sub i32 %shl_ln103_1, i32 %shl_ln103_2" [src/IDCT2.cpp:103]   --->   Operation 255 'sub' 'sub_ln103_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_79 = add i32 %sub_ln103_46, i32 %in_1_val_read" [src/IDCT2.cpp:103]   --->   Operation 256 'add' 'add_ln103_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 257 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_14 = muxlogic i32 %in_3_val_read"   --->   Operation 257 'muxlogic' 'muxLogicI0_to_mul_ln103_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_14 = muxlogic i32 4294967226"   --->   Operation 258 'muxlogic' 'muxLogicI1_to_mul_ln103_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [2/2] (2.15ns) (share mux size 19)   --->   "%mul_ln103_14 = mul i32 %in_3_val_read, i32 4294967226" [src/IDCT2.cpp:103]   --->   Operation 259 'mul' 'mul_ln103_14' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103_47)   --->   "%shl_ln103_44 = shl i32 %in_5_val_read, i32 7" [src/IDCT2.cpp:103]   --->   Operation 260 'shl' 'shl_ln103_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node sub_ln103_47)   --->   "%shl_ln103_45 = shl i32 %in_5_val_read, i32 5" [src/IDCT2.cpp:103]   --->   Operation 261 'shl' 'shl_ln103_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln103_47 = sub i32 %shl_ln103_44, i32 %shl_ln103_45" [src/IDCT2.cpp:103]   --->   Operation 262 'sub' 'sub_ln103_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_48 = sub i32 %sub_ln103_47, i32 %shl_ln103_21" [src/IDCT2.cpp:103]   --->   Operation 263 'sub' 'sub_ln103_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln103_46 = shl i32 %in_5_val_read, i32 1" [src/IDCT2.cpp:103]   --->   Operation 264 'shl' 'shl_ln103_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_80 = add i32 %sub_ln103_48, i32 %shl_ln103_46" [src/IDCT2.cpp:103]   --->   Operation 265 'add' 'add_ln103_80' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 266 [1/1] (0.85ns)   --->   "%sub_ln103_49 = sub i32 0, i32 %shl_ln103_9" [src/IDCT2.cpp:103]   --->   Operation 266 'sub' 'sub_ln103_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.85ns)   --->   "%sub_ln103_51 = sub i32 %shl_ln103_12, i32 %shl_ln103_22" [src/IDCT2.cpp:103]   --->   Operation 267 'sub' 'sub_ln103_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln103_48 = shl i32 %in_9_val_read, i32 2" [src/IDCT2.cpp:103]   --->   Operation 268 'shl' 'shl_ln103_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_52 = sub i32 %sub_ln103_51, i32 %shl_ln103_48" [src/IDCT2.cpp:103]   --->   Operation 269 'sub' 'sub_ln103_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 270 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_53 = sub i32 %sub_ln103_52, i32 %in_9_val_read" [src/IDCT2.cpp:103]   --->   Operation 270 'sub' 'sub_ln103_53' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_81 = add i32 %shl_ln103_25, i32 %in_11_val_read" [src/IDCT2.cpp:103]   --->   Operation 271 'add' 'add_ln103_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 272 [1/2] (0.28ns) (share mux size 19)   --->   "%mul_ln103_15 = mul i32 %in_13_val_read, i32 4294967239" [src/IDCT2.cpp:103]   --->   Operation 272 'mul' 'mul_ln103_15' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_55 = sub i32 %sub_ln103_54, i32 %shl_ln103_19" [src/IDCT2.cpp:103]   --->   Operation 273 'sub' 'sub_ln103_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 274 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_56 = sub i32 %sub_ln103_55, i32 %in_15_val_read" [src/IDCT2.cpp:103]   --->   Operation 274 'sub' 'sub_ln103_56' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 275 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_42 = add i32 %add_ln103_81, i32 %mul_ln103_15" [src/IDCT2.cpp:103]   --->   Operation 275 'add' 'add_ln103_42' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 276 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_46 = add i32 %add_ln103_79, i32 %sub_ln103_56" [src/IDCT2.cpp:103]   --->   Operation 276 'add' 'add_ln103_46' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_82 = add i32 %shl_ln103_2, i32 %in_1_val_read" [src/IDCT2.cpp:103]   --->   Operation 277 'add' 'add_ln103_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 278 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI0_to_mul_ln103_16 = muxlogic i32 %in_3_val_read"   --->   Operation 278 'muxlogic' 'muxLogicI0_to_mul_ln103_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/2] (0.00ns) (share mux size 19)   --->   "%muxLogicI1_to_mul_ln103_16 = muxlogic i32 4294967271"   --->   Operation 279 'muxlogic' 'muxLogicI1_to_mul_ln103_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [2/2] (2.18ns) (share mux size 19)   --->   "%mul_ln103_16 = mul i32 %in_3_val_read, i32 4294967271" [src/IDCT2.cpp:103]   --->   Operation 280 'mul' 'mul_ln103_16' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.85ns)   --->   "%sub_ln103_57 = sub i32 %shl_ln103_7, i32 %shl_ln103_8" [src/IDCT2.cpp:103]   --->   Operation 281 'sub' 'sub_ln103_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln103_51 = shl i32 %in_5_val_read, i32 2" [src/IDCT2.cpp:103]   --->   Operation 282 'shl' 'shl_ln103_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_58 = sub i32 %sub_ln103_57, i32 %shl_ln103_51" [src/IDCT2.cpp:103]   --->   Operation 283 'sub' 'sub_ln103_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 284 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_59 = sub i32 %sub_ln103_58, i32 %in_5_val_read" [src/IDCT2.cpp:103]   --->   Operation 284 'sub' 'sub_ln103_59' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 285 [1/2] (0.28ns) (share mux size 19)   --->   "%mul_ln103_17 = mul i32 %in_7_val_read, i32 4294967239" [src/IDCT2.cpp:103]   --->   Operation 285 'mul' 'mul_ln103_17' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.85ns)   --->   "%add_ln103_83 = add i32 %shl_ln103_12, i32 %shl_ln103_13" [src/IDCT2.cpp:103]   --->   Operation 286 'add' 'add_ln103_83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_60 = sub i32 %add_ln103_83, i32 %shl_ln103_33" [src/IDCT2.cpp:103]   --->   Operation 287 'sub' 'sub_ln103_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_61 = sub i32 0, i32 %shl_ln103_14" [src/IDCT2.cpp:103]   --->   Operation 288 'sub' 'sub_ln103_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 289 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln103_62 = sub i32 %sub_ln103_61, i32 %shl_ln103_15" [src/IDCT2.cpp:103]   --->   Operation 289 'sub' 'sub_ln103_62' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_63 = sub i32 %sub_ln103_17, i32 %in_13_val_read" [src/IDCT2.cpp:103]   --->   Operation 290 'sub' 'sub_ln103_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 291 [1/2] (0.29ns) (share mux size 19)   --->   "%mul_ln103_18 = mul i32 %in_15_val_read, i32 4294967206" [src/IDCT2.cpp:103]   --->   Operation 291 'mul' 'mul_ln103_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_49 = add i32 %sub_ln103_62, i32 %sub_ln103_63" [src/IDCT2.cpp:103]   --->   Operation 292 'add' 'add_ln103_49' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 293 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_50 = add i32 %sub_ln103_60, i32 %mul_ln103_17" [src/IDCT2.cpp:103]   --->   Operation 293 'add' 'add_ln103_50' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 294 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_53 = add i32 %add_ln103_82, i32 %mul_ln103_18" [src/IDCT2.cpp:103]   --->   Operation 294 'add' 'add_ln103_53' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 295 [1/4] (2.20ns)   --->   "%call_ret = call i256 @IDCT2B8, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i26 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read" [src/IDCT2.cpp:99]   --->   Operation 295 'call' 'call_ret' <Predicate = true> <Delay = 2.20> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%evens = extractvalue i256 %call_ret" [src/IDCT2.cpp:99]   --->   Operation 296 'extractvalue' 'evens' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%evens_1 = extractvalue i256 %call_ret" [src/IDCT2.cpp:99]   --->   Operation 297 'extractvalue' 'evens_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%evens_2 = extractvalue i256 %call_ret" [src/IDCT2.cpp:99]   --->   Operation 298 'extractvalue' 'evens_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%evens_3 = extractvalue i256 %call_ret" [src/IDCT2.cpp:99]   --->   Operation 299 'extractvalue' 'evens_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%evens_4 = extractvalue i256 %call_ret" [src/IDCT2.cpp:99]   --->   Operation 300 'extractvalue' 'evens_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%evens_5 = extractvalue i256 %call_ret" [src/IDCT2.cpp:99]   --->   Operation 301 'extractvalue' 'evens_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%evens_6 = extractvalue i256 %call_ret" [src/IDCT2.cpp:99]   --->   Operation 302 'extractvalue' 'evens_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%evens_7 = extractvalue i256 %call_ret" [src/IDCT2.cpp:99]   --->   Operation 303 'extractvalue' 'evens_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_60 = add i32 %sub_ln103_10, i32 %in_13_val_read" [src/IDCT2.cpp:103]   --->   Operation 304 'add' 'add_ln103_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 305 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103 = add i32 %sub_ln103_9, i32 %add_ln103_60" [src/IDCT2.cpp:103]   --->   Operation 305 'add' 'add_ln103' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_2 = add i32 %add_ln103_1, i32 %add_ln103" [src/IDCT2.cpp:103]   --->   Operation 306 'add' 'add_ln103_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_3 = add i32 %sub_ln103_4, i32 %add_ln103_57" [src/IDCT2.cpp:103]   --->   Operation 307 'add' 'add_ln103_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 308 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_5 = add i32 %add_ln103_4, i32 %add_ln103_3" [src/IDCT2.cpp:103]   --->   Operation 308 'add' 'add_ln103_5' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 309 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_6 = add i32 %add_ln103_5, i32 %add_ln103_2" [src/IDCT2.cpp:103]   --->   Operation 309 'add' 'add_ln103_6' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 310 [1/2] (0.29ns) (share mux size 19)   --->   "%mul_ln103_1 = mul i32 %in_11_val_read, i32 4294967206" [src/IDCT2.cpp:103]   --->   Operation 310 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/2] (0.29ns) (share mux size 19)   --->   "%mul_ln103_2 = mul i32 %in_13_val_read, i32 4294967226" [src/IDCT2.cpp:103]   --->   Operation 311 'mul' 'mul_ln103_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.85ns)   --->   "%add_ln103_7 = add i32 %mul_ln103_1, i32 %mul_ln103_2" [src/IDCT2.cpp:103]   --->   Operation 312 'add' 'add_ln103_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_9 = add i32 %add_ln103_8, i32 %add_ln103_7" [src/IDCT2.cpp:103]   --->   Operation 313 'add' 'add_ln103_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 314 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_13 = add i32 %add_ln103_12, i32 %add_ln103_9" [src/IDCT2.cpp:103]   --->   Operation 314 'add' 'add_ln103_13' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 315 [1/2] (0.29ns) (share mux size 19)   --->   "%mul_ln103_5 = mul i32 %in_7_val_read, i32 4294967209" [src/IDCT2.cpp:103]   --->   Operation 315 'mul' 'mul_ln103_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/2] (0.28ns) (share mux size 19)   --->   "%mul_ln103_6 = mul i32 %in_9_val_read, i32 4294967271" [src/IDCT2.cpp:103]   --->   Operation 316 'mul' 'mul_ln103_6' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.85ns)   --->   "%add_ln103_15 = add i32 %mul_ln103_6, i32 %mul_ln103_5" [src/IDCT2.cpp:103]   --->   Operation 317 'add' 'add_ln103_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_16 = add i32 %add_ln103_15, i32 %add_ln103_14" [src/IDCT2.cpp:103]   --->   Operation 318 'add' 'add_ln103_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 319 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_20 = add i32 %add_ln103_19, i32 %add_ln103_16" [src/IDCT2.cpp:103]   --->   Operation 319 'add' 'add_ln103_20' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 320 [1/2] (0.28ns) (share mux size 19)   --->   "%mul_ln103_7 = mul i32 %in_3_val_read, i32 4294967253" [src/IDCT2.cpp:103]   --->   Operation 320 'mul' 'mul_ln103_7' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/2] (0.29ns) (share mux size 19)   --->   "%mul_ln103_8 = mul i32 %in_5_val_read, i32 4294967209" [src/IDCT2.cpp:103]   --->   Operation 321 'mul' 'mul_ln103_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_69 = add i32 %shl_ln103_10, i32 %in_7_val_read" [src/IDCT2.cpp:103]   --->   Operation 322 'add' 'add_ln103_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 323 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_22 = add i32 %add_ln103_70, i32 %add_ln103_69" [src/IDCT2.cpp:103]   --->   Operation 323 'add' 'add_ln103_22' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_23 = add i32 %add_ln103_22, i32 %add_ln103_21" [src/IDCT2.cpp:103]   --->   Operation 324 'add' 'add_ln103_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_24 = add i32 %mul_ln103_7, i32 %mul_ln103_8" [src/IDCT2.cpp:103]   --->   Operation 325 'add' 'add_ln103_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 326 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_26 = add i32 %add_ln103_25, i32 %add_ln103_24" [src/IDCT2.cpp:103]   --->   Operation 326 'add' 'add_ln103_26' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 327 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_27 = add i32 %add_ln103_26, i32 %add_ln103_23" [src/IDCT2.cpp:103]   --->   Operation 327 'add' 'add_ln103_27' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 328 [1/2] (0.29ns) (share mux size 19)   --->   "%mul_ln103_11 = mul i32 %in_11_val_read, i32 4294967209" [src/IDCT2.cpp:103]   --->   Operation 328 'mul' 'mul_ln103_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_36 = sub i32 %sub_ln103_35, i32 %in_13_val_read" [src/IDCT2.cpp:103]   --->   Operation 329 'sub' 'sub_ln103_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 330 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_28 = add i32 %mul_ln103_11, i32 %sub_ln103_36" [src/IDCT2.cpp:103]   --->   Operation 330 'add' 'add_ln103_28' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_30 = add i32 %add_ln103_29, i32 %add_ln103_28" [src/IDCT2.cpp:103]   --->   Operation 331 'add' 'add_ln103_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 332 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_34 = add i32 %add_ln103_33, i32 %add_ln103_30" [src/IDCT2.cpp:103]   --->   Operation 332 'add' 'add_ln103_34' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_37 = add i32 %add_ln103_36, i32 %add_ln103_35" [src/IDCT2.cpp:103]   --->   Operation 333 'add' 'add_ln103_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 334 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_41 = add i32 %add_ln103_40, i32 %add_ln103_37" [src/IDCT2.cpp:103]   --->   Operation 334 'add' 'add_ln103_41' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 335 [1/2] (0.29ns) (share mux size 19)   --->   "%mul_ln103_14 = mul i32 %in_3_val_read, i32 4294967226" [src/IDCT2.cpp:103]   --->   Operation 335 'mul' 'mul_ln103_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%shl_ln103_47 = shl i32 %in_7_val_read, i32 4" [src/IDCT2.cpp:103]   --->   Operation 336 'shl' 'shl_ln103_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103_50 = sub i32 %sub_ln103_49, i32 %shl_ln103_47" [src/IDCT2.cpp:103]   --->   Operation 337 'sub' 'sub_ln103_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 338 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_43 = add i32 %sub_ln103_53, i32 %sub_ln103_50" [src/IDCT2.cpp:103]   --->   Operation 338 'add' 'add_ln103_43' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_44 = add i32 %add_ln103_43, i32 %add_ln103_42" [src/IDCT2.cpp:103]   --->   Operation 339 'add' 'add_ln103_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_45 = add i32 %mul_ln103_14, i32 %add_ln103_80" [src/IDCT2.cpp:103]   --->   Operation 340 'add' 'add_ln103_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 341 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_47 = add i32 %add_ln103_46, i32 %add_ln103_45" [src/IDCT2.cpp:103]   --->   Operation 341 'add' 'add_ln103_47' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 342 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_48 = add i32 %add_ln103_47, i32 %add_ln103_44" [src/IDCT2.cpp:103]   --->   Operation 342 'add' 'add_ln103_48' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 343 [1/2] (0.28ns) (share mux size 19)   --->   "%mul_ln103_16 = mul i32 %in_3_val_read, i32 4294967271" [src/IDCT2.cpp:103]   --->   Operation 343 'mul' 'mul_ln103_16' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_51 = add i32 %add_ln103_50, i32 %add_ln103_49" [src/IDCT2.cpp:103]   --->   Operation 344 'add' 'add_ln103_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_52 = add i32 %mul_ln103_16, i32 %sub_ln103_59" [src/IDCT2.cpp:103]   --->   Operation 345 'add' 'add_ln103_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 346 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_54 = add i32 %add_ln103_53, i32 %add_ln103_52" [src/IDCT2.cpp:103]   --->   Operation 346 'add' 'add_ln103_54' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 347 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln103_55 = add i32 %add_ln103_54, i32 %add_ln103_51" [src/IDCT2.cpp:103]   --->   Operation 347 'add' 'add_ln103_55' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.85>
ST_5 : Operation 348 [1/1] (0.85ns)   --->   "%add_ln106 = add i32 %evens, i32 %add_ln103_6" [src/IDCT2.cpp:106]   --->   Operation 348 'add' 'add_ln106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.85ns)   --->   "%add_ln107 = add i32 %evens_1, i32 %add_ln103_13" [src/IDCT2.cpp:107]   --->   Operation 349 'add' 'add_ln107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.85ns)   --->   "%add_ln108 = add i32 %evens_2, i32 %add_ln103_20" [src/IDCT2.cpp:108]   --->   Operation 350 'add' 'add_ln108' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.85ns)   --->   "%add_ln109 = add i32 %evens_3, i32 %add_ln103_27" [src/IDCT2.cpp:109]   --->   Operation 351 'add' 'add_ln109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.85ns)   --->   "%add_ln110 = add i32 %evens_4, i32 %add_ln103_34" [src/IDCT2.cpp:110]   --->   Operation 352 'add' 'add_ln110' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.85ns)   --->   "%add_ln111 = add i32 %evens_5, i32 %add_ln103_41" [src/IDCT2.cpp:111]   --->   Operation 353 'add' 'add_ln111' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.85ns)   --->   "%add_ln112 = add i32 %evens_6, i32 %add_ln103_48" [src/IDCT2.cpp:112]   --->   Operation 354 'add' 'add_ln112' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (0.85ns)   --->   "%add_ln113 = add i32 %evens_7, i32 %add_ln103_55" [src/IDCT2.cpp:113]   --->   Operation 355 'add' 'add_ln113' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.85ns)   --->   "%sub_ln114 = sub i32 %evens_7, i32 %add_ln103_55" [src/IDCT2.cpp:114]   --->   Operation 356 'sub' 'sub_ln114' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.85ns)   --->   "%sub_ln115 = sub i32 %evens_6, i32 %add_ln103_48" [src/IDCT2.cpp:115]   --->   Operation 357 'sub' 'sub_ln115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.85ns)   --->   "%sub_ln116 = sub i32 %evens_5, i32 %add_ln103_41" [src/IDCT2.cpp:116]   --->   Operation 358 'sub' 'sub_ln116' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.85ns)   --->   "%sub_ln117 = sub i32 %evens_4, i32 %add_ln103_34" [src/IDCT2.cpp:117]   --->   Operation 359 'sub' 'sub_ln117' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.85ns)   --->   "%sub_ln118 = sub i32 %evens_3, i32 %add_ln103_27" [src/IDCT2.cpp:118]   --->   Operation 360 'sub' 'sub_ln118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.85ns)   --->   "%sub_ln119 = sub i32 %evens_2, i32 %add_ln103_20" [src/IDCT2.cpp:119]   --->   Operation 361 'sub' 'sub_ln119' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.85ns)   --->   "%sub_ln120 = sub i32 %evens_1, i32 %add_ln103_13" [src/IDCT2.cpp:120]   --->   Operation 362 'sub' 'sub_ln120' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (0.85ns)   --->   "%sub_ln121 = sub i32 %evens, i32 %add_ln103_6" [src/IDCT2.cpp:121]   --->   Operation 363 'sub' 'sub_ln121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i32 %add_ln106" [src/IDCT2.cpp:122]   --->   Operation 364 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i32 %add_ln107" [src/IDCT2.cpp:122]   --->   Operation 365 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i32 %add_ln108" [src/IDCT2.cpp:122]   --->   Operation 366 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i32 %add_ln109" [src/IDCT2.cpp:122]   --->   Operation 367 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i32 %add_ln110" [src/IDCT2.cpp:122]   --->   Operation 368 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i32 %add_ln111" [src/IDCT2.cpp:122]   --->   Operation 369 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i32 %add_ln112" [src/IDCT2.cpp:122]   --->   Operation 370 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i32 %add_ln113" [src/IDCT2.cpp:122]   --->   Operation 371 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i512 %mrv_7, i32 %sub_ln114" [src/IDCT2.cpp:122]   --->   Operation 372 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i512 %mrv_8, i32 %sub_ln115" [src/IDCT2.cpp:122]   --->   Operation 373 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i512 %mrv_9, i32 %sub_ln116" [src/IDCT2.cpp:122]   --->   Operation 374 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i512 %mrv_10, i32 %sub_ln117" [src/IDCT2.cpp:122]   --->   Operation 375 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i512 %mrv_11, i32 %sub_ln118" [src/IDCT2.cpp:122]   --->   Operation 376 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i512 %mrv_12, i32 %sub_ln119" [src/IDCT2.cpp:122]   --->   Operation 377 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i512 %mrv_13, i32 %sub_ln120" [src/IDCT2.cpp:122]   --->   Operation 378 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i512 %mrv_14, i32 %sub_ln121" [src/IDCT2.cpp:122]   --->   Operation 379 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i512 %mrv_15" [src/IDCT2.cpp:122]   --->   Operation 380 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.907ns
The critical path consists of the following:
	wire read operation ('in_14_val_read', src/IDCT2.cpp:88) on port 'in_14_val' (src/IDCT2.cpp:88) [18]  (0.000 ns)
	'call' operation 256 bit ('call_ret', src/IDCT2.cpp:99) to 'IDCT2B8' [33]  (1.907 ns)

 <State 2>: 2.409ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', src/IDCT2.cpp:99) to 'IDCT2B8' [33]  (2.409 ns)

 <State 3>: 2.409ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', src/IDCT2.cpp:99) to 'IDCT2B8' [33]  (2.409 ns)

 <State 4>: 2.409ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln103_8', src/IDCT2.cpp:103) [155]  (0.295 ns)
	'add' operation 32 bit ('add_ln103_24', src/IDCT2.cpp:103) [176]  (0.000 ns)
	'add' operation 32 bit ('add_ln103_26', src/IDCT2.cpp:103) [178]  (1.057 ns)
	'add' operation 32 bit ('add_ln103_27', src/IDCT2.cpp:103) [179]  (1.057 ns)

 <State 5>: 0.850ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln106', src/IDCT2.cpp:106) [299]  (0.850 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
