// Seed: 1246697977
module module_2 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    input tri0 id_7,
    output wor id_8,
    input tri0 id_9,
    output wire id_10,
    output wor id_11,
    input wire id_12,
    output tri1 id_13
);
  wire id_15;
  wire id_16, id_17;
  wire id_18, id_19;
  module_0(
      id_19, id_19, id_17, id_18, id_18, id_15
  );
endmodule
