// Seed: 3374497933
module module_0 (
    output id_0,
    input logic id_1,
    input id_2
);
  type_4(
      1, 1
  );
  assign id_0 = id_2;
  assign id_0 = id_2 != id_2;
endmodule
