
DTU300_SPI2_LL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025dc  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  080027c0  080027c0  000127c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002890  08002890  00012890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002894  08002894  00012894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  20000000  08002898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000004d0  20000078  08002910  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000548  08002910  00020548  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   00010e6c  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002ae6  00000000  00000000  00030f0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000038fa  00000000  00000000  000339f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000006f0  00000000  00000000  000372f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a70  00000000  00000000  000379e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000049f7  00000000  00000000  00038450  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002ace  00000000  00000000  0003ce47  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003f915  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000018d8  00000000  00000000  0003f994  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000078 	.word	0x20000078
 8000200:	00000000 	.word	0x00000000
 8000204:	080027a8 	.word	0x080027a8

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000007c 	.word	0x2000007c
 8000220:	080027a8 	.word	0x080027a8

08000224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000224:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000226:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <HAL_InitTick+0x3c>)
{
 8000228:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800022a:	7818      	ldrb	r0, [r3, #0]
 800022c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000230:	fbb3 f3f0 	udiv	r3, r3, r0
 8000234:	4a0b      	ldr	r2, [pc, #44]	; (8000264 <HAL_InitTick+0x40>)
 8000236:	6810      	ldr	r0, [r2, #0]
 8000238:	fbb0 f0f3 	udiv	r0, r0, r3
 800023c:	f000 f89e 	bl	800037c <HAL_SYSTICK_Config>
 8000240:	4604      	mov	r4, r0
 8000242:	b958      	cbnz	r0, 800025c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000244:	2d0f      	cmp	r5, #15
 8000246:	d809      	bhi.n	800025c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000248:	4602      	mov	r2, r0
 800024a:	4629      	mov	r1, r5
 800024c:	f04f 30ff 	mov.w	r0, #4294967295
 8000250:	f000 f854 	bl	80002fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000254:	4b04      	ldr	r3, [pc, #16]	; (8000268 <HAL_InitTick+0x44>)
 8000256:	4620      	mov	r0, r4
 8000258:	601d      	str	r5, [r3, #0]
 800025a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800025c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800025e:	bd38      	pop	{r3, r4, r5, pc}
 8000260:	20000000 	.word	0x20000000
 8000264:	20000010 	.word	0x20000010
 8000268:	20000004 	.word	0x20000004

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	4a07      	ldr	r2, [pc, #28]	; (800028c <HAL_Init+0x20>)
{
 800026e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000270:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000272:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000274:	f043 0310 	orr.w	r3, r3, #16
 8000278:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800027a:	f000 f82d 	bl	80002d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800027e:	2000      	movs	r0, #0
 8000280:	f7ff ffd0 	bl	8000224 <HAL_InitTick>
  HAL_MspInit();
 8000284:	f001 f9e0 	bl	8001648 <HAL_MspInit>
}
 8000288:	2000      	movs	r0, #0
 800028a:	bd08      	pop	{r3, pc}
 800028c:	40022000 	.word	0x40022000

08000290 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000290:	4a03      	ldr	r2, [pc, #12]	; (80002a0 <HAL_IncTick+0x10>)
 8000292:	4b04      	ldr	r3, [pc, #16]	; (80002a4 <HAL_IncTick+0x14>)
 8000294:	6811      	ldr	r1, [r2, #0]
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	440b      	add	r3, r1
 800029a:	6013      	str	r3, [r2, #0]
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	200004a4 	.word	0x200004a4
 80002a4:	20000000 	.word	0x20000000

080002a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002a8:	4b01      	ldr	r3, [pc, #4]	; (80002b0 <HAL_GetTick+0x8>)
 80002aa:	6818      	ldr	r0, [r3, #0]
}
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	200004a4 	.word	0x200004a4

080002b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002b4:	b538      	push	{r3, r4, r5, lr}
 80002b6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80002b8:	f7ff fff6 	bl	80002a8 <HAL_GetTick>
 80002bc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002be:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80002c0:	bf1e      	ittt	ne
 80002c2:	4b04      	ldrne	r3, [pc, #16]	; (80002d4 <HAL_Delay+0x20>)
 80002c4:	781b      	ldrbne	r3, [r3, #0]
 80002c6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80002c8:	f7ff ffee 	bl	80002a8 <HAL_GetTick>
 80002cc:	1b40      	subs	r0, r0, r5
 80002ce:	4284      	cmp	r4, r0
 80002d0:	d8fa      	bhi.n	80002c8 <HAL_Delay+0x14>
  {
  }
}
 80002d2:	bd38      	pop	{r3, r4, r5, pc}
 80002d4:	20000000 	.word	0x20000000

080002d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002d8:	4a07      	ldr	r2, [pc, #28]	; (80002f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002da:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002dc:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002de:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002e2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80002e6:	041b      	lsls	r3, r3, #16
 80002e8:	0c1b      	lsrs	r3, r3, #16
 80002ea:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80002f2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80002f4:	60d3      	str	r3, [r2, #12]
 80002f6:	4770      	bx	lr
 80002f8:	e000ed00 	.word	0xe000ed00

080002fc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002fc:	4b17      	ldr	r3, [pc, #92]	; (800035c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002fe:	b530      	push	{r4, r5, lr}
 8000300:	68dc      	ldr	r4, [r3, #12]
 8000302:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000306:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800030a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800030c:	2b04      	cmp	r3, #4
 800030e:	bf28      	it	cs
 8000310:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000312:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000314:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000318:	bf98      	it	ls
 800031a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800031c:	fa05 f303 	lsl.w	r3, r5, r3
 8000320:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000324:	bf88      	it	hi
 8000326:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000328:	4019      	ands	r1, r3
 800032a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800032c:	fa05 f404 	lsl.w	r4, r5, r4
 8000330:	3c01      	subs	r4, #1
 8000332:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000334:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000336:	ea42 0201 	orr.w	r2, r2, r1
 800033a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800033e:	bfaf      	iteee	ge
 8000340:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000344:	4b06      	ldrlt	r3, [pc, #24]	; (8000360 <HAL_NVIC_SetPriority+0x64>)
 8000346:	f000 000f 	andlt.w	r0, r0, #15
 800034a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800034c:	bfa5      	ittet	ge
 800034e:	b2d2      	uxtbge	r2, r2
 8000350:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000354:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000356:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800035a:	bd30      	pop	{r4, r5, pc}
 800035c:	e000ed00 	.word	0xe000ed00
 8000360:	e000ed14 	.word	0xe000ed14

08000364 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000364:	2301      	movs	r3, #1
 8000366:	0942      	lsrs	r2, r0, #5
 8000368:	f000 001f 	and.w	r0, r0, #31
 800036c:	fa03 f000 	lsl.w	r0, r3, r0
 8000370:	4b01      	ldr	r3, [pc, #4]	; (8000378 <HAL_NVIC_EnableIRQ+0x14>)
 8000372:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000376:	4770      	bx	lr
 8000378:	e000e100 	.word	0xe000e100

0800037c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800037c:	3801      	subs	r0, #1
 800037e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000382:	d20a      	bcs.n	800039a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000384:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000386:	4b06      	ldr	r3, [pc, #24]	; (80003a0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000388:	4a06      	ldr	r2, [pc, #24]	; (80003a4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800038a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800038c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000390:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000392:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000394:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000396:	601a      	str	r2, [r3, #0]
 8000398:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800039a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop
 80003a0:	e000e010 	.word	0xe000e010
 80003a4:	e000ed00 	.word	0xe000ed00

080003a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80003a8:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80003aa:	2800      	cmp	r0, #0
 80003ac:	d032      	beq.n	8000414 <HAL_DMA_Init+0x6c>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80003ae:	6801      	ldr	r1, [r0, #0]
 80003b0:	4b19      	ldr	r3, [pc, #100]	; (8000418 <HAL_DMA_Init+0x70>)
 80003b2:	2414      	movs	r4, #20
 80003b4:	4299      	cmp	r1, r3
 80003b6:	d825      	bhi.n	8000404 <HAL_DMA_Init+0x5c>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80003b8:	4a18      	ldr	r2, [pc, #96]	; (800041c <HAL_DMA_Init+0x74>)
    hdma->DmaBaseAddress = DMA1;
 80003ba:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80003be:	440a      	add	r2, r1
 80003c0:	fbb2 f2f4 	udiv	r2, r2, r4
 80003c4:	0092      	lsls	r2, r2, #2
 80003c6:	6402      	str	r2, [r0, #64]	; 0x40
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80003c8:	6884      	ldr	r4, [r0, #8]
    hdma->DmaBaseAddress = DMA2;
 80003ca:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 80003cc:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 80003ce:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 80003d0:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80003d2:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80003d4:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80003d8:	4323      	orrs	r3, r4
 80003da:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80003dc:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80003e0:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80003e2:	6944      	ldr	r4, [r0, #20]
 80003e4:	4323      	orrs	r3, r4
 80003e6:	6984      	ldr	r4, [r0, #24]
 80003e8:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80003ea:	69c4      	ldr	r4, [r0, #28]
 80003ec:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80003ee:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80003f0:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80003f2:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80003f4:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80003f6:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80003fa:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80003fc:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8000400:	4618      	mov	r0, r3
 8000402:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8000404:	4b06      	ldr	r3, [pc, #24]	; (8000420 <HAL_DMA_Init+0x78>)
 8000406:	440b      	add	r3, r1
 8000408:	fbb3 f3f4 	udiv	r3, r3, r4
 800040c:	009b      	lsls	r3, r3, #2
 800040e:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8000410:	4b04      	ldr	r3, [pc, #16]	; (8000424 <HAL_DMA_Init+0x7c>)
 8000412:	e7d9      	b.n	80003c8 <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 8000414:	2001      	movs	r0, #1
}
 8000416:	bd10      	pop	{r4, pc}
 8000418:	40020407 	.word	0x40020407
 800041c:	bffdfff8 	.word	0xbffdfff8
 8000420:	bffdfbf8 	.word	0xbffdfbf8
 8000424:	40020400 	.word	0x40020400

08000428 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000428:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800042a:	f890 4020 	ldrb.w	r4, [r0, #32]
 800042e:	2c01      	cmp	r4, #1
 8000430:	d035      	beq.n	800049e <HAL_DMA_Start_IT+0x76>
 8000432:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000434:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8000438:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800043c:	42a5      	cmp	r5, r4
 800043e:	f04f 0600 	mov.w	r6, #0
 8000442:	f04f 0402 	mov.w	r4, #2
 8000446:	d128      	bne.n	800049a <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000448:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800044c:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800044e:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000450:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000452:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8000454:	f026 0601 	bic.w	r6, r6, #1
 8000458:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800045a:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 800045c:	40bd      	lsls	r5, r7
 800045e:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000460:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000462:	6843      	ldr	r3, [r0, #4]
 8000464:	6805      	ldr	r5, [r0, #0]
 8000466:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8000468:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800046a:	bf0b      	itete	eq
 800046c:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800046e:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000470:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000472:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000474:	b14b      	cbz	r3, 800048a <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000476:	6823      	ldr	r3, [r4, #0]
 8000478:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800047c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800047e:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000480:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000482:	f043 0301 	orr.w	r3, r3, #1
 8000486:	602b      	str	r3, [r5, #0]
 8000488:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800048a:	6823      	ldr	r3, [r4, #0]
 800048c:	f023 0304 	bic.w	r3, r3, #4
 8000490:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000492:	6823      	ldr	r3, [r4, #0]
 8000494:	f043 030a 	orr.w	r3, r3, #10
 8000498:	e7f0      	b.n	800047c <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 800049a:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 800049e:	2002      	movs	r0, #2
}
 80004a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080004a4 <HAL_DMA_IRQHandler>:
{
 80004a4:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80004a6:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80004a8:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80004aa:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80004ac:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80004ae:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80004b0:	4095      	lsls	r5, r2
 80004b2:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80004b4:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80004b6:	d055      	beq.n	8000564 <HAL_DMA_IRQHandler+0xc0>
 80004b8:	074d      	lsls	r5, r1, #29
 80004ba:	d553      	bpl.n	8000564 <HAL_DMA_IRQHandler+0xc0>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80004bc:	681a      	ldr	r2, [r3, #0]
 80004be:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80004c0:	bf5e      	ittt	pl
 80004c2:	681a      	ldrpl	r2, [r3, #0]
 80004c4:	f022 0204 	bicpl.w	r2, r2, #4
 80004c8:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80004ca:	4a60      	ldr	r2, [pc, #384]	; (800064c <HAL_DMA_IRQHandler+0x1a8>)
 80004cc:	4293      	cmp	r3, r2
 80004ce:	d91f      	bls.n	8000510 <HAL_DMA_IRQHandler+0x6c>
 80004d0:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80004d4:	4293      	cmp	r3, r2
 80004d6:	d014      	beq.n	8000502 <HAL_DMA_IRQHandler+0x5e>
 80004d8:	3214      	adds	r2, #20
 80004da:	4293      	cmp	r3, r2
 80004dc:	d013      	beq.n	8000506 <HAL_DMA_IRQHandler+0x62>
 80004de:	3214      	adds	r2, #20
 80004e0:	4293      	cmp	r3, r2
 80004e2:	d012      	beq.n	800050a <HAL_DMA_IRQHandler+0x66>
 80004e4:	3214      	adds	r2, #20
 80004e6:	4293      	cmp	r3, r2
 80004e8:	bf0c      	ite	eq
 80004ea:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 80004ee:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 80004f2:	4a57      	ldr	r2, [pc, #348]	; (8000650 <HAL_DMA_IRQHandler+0x1ac>)
 80004f4:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80004f6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	f000 80a5 	beq.w	8000648 <HAL_DMA_IRQHandler+0x1a4>
}
 80004fe:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000500:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000502:	2304      	movs	r3, #4
 8000504:	e7f5      	b.n	80004f2 <HAL_DMA_IRQHandler+0x4e>
 8000506:	2340      	movs	r3, #64	; 0x40
 8000508:	e7f3      	b.n	80004f2 <HAL_DMA_IRQHandler+0x4e>
 800050a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800050e:	e7f0      	b.n	80004f2 <HAL_DMA_IRQHandler+0x4e>
 8000510:	4950      	ldr	r1, [pc, #320]	; (8000654 <HAL_DMA_IRQHandler+0x1b0>)
 8000512:	428b      	cmp	r3, r1
 8000514:	d016      	beq.n	8000544 <HAL_DMA_IRQHandler+0xa0>
 8000516:	3114      	adds	r1, #20
 8000518:	428b      	cmp	r3, r1
 800051a:	d015      	beq.n	8000548 <HAL_DMA_IRQHandler+0xa4>
 800051c:	3114      	adds	r1, #20
 800051e:	428b      	cmp	r3, r1
 8000520:	d014      	beq.n	800054c <HAL_DMA_IRQHandler+0xa8>
 8000522:	3114      	adds	r1, #20
 8000524:	428b      	cmp	r3, r1
 8000526:	d014      	beq.n	8000552 <HAL_DMA_IRQHandler+0xae>
 8000528:	3114      	adds	r1, #20
 800052a:	428b      	cmp	r3, r1
 800052c:	d014      	beq.n	8000558 <HAL_DMA_IRQHandler+0xb4>
 800052e:	3114      	adds	r1, #20
 8000530:	428b      	cmp	r3, r1
 8000532:	d014      	beq.n	800055e <HAL_DMA_IRQHandler+0xba>
 8000534:	4293      	cmp	r3, r2
 8000536:	bf14      	ite	ne
 8000538:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 800053c:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
 8000540:	4a45      	ldr	r2, [pc, #276]	; (8000658 <HAL_DMA_IRQHandler+0x1b4>)
 8000542:	e7d7      	b.n	80004f4 <HAL_DMA_IRQHandler+0x50>
 8000544:	2304      	movs	r3, #4
 8000546:	e7fb      	b.n	8000540 <HAL_DMA_IRQHandler+0x9c>
 8000548:	2340      	movs	r3, #64	; 0x40
 800054a:	e7f9      	b.n	8000540 <HAL_DMA_IRQHandler+0x9c>
 800054c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000550:	e7f6      	b.n	8000540 <HAL_DMA_IRQHandler+0x9c>
 8000552:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000556:	e7f3      	b.n	8000540 <HAL_DMA_IRQHandler+0x9c>
 8000558:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800055c:	e7f0      	b.n	8000540 <HAL_DMA_IRQHandler+0x9c>
 800055e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000562:	e7ed      	b.n	8000540 <HAL_DMA_IRQHandler+0x9c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000564:	2502      	movs	r5, #2
 8000566:	4095      	lsls	r5, r2
 8000568:	4225      	tst	r5, r4
 800056a:	d057      	beq.n	800061c <HAL_DMA_IRQHandler+0x178>
 800056c:	078d      	lsls	r5, r1, #30
 800056e:	d555      	bpl.n	800061c <HAL_DMA_IRQHandler+0x178>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000570:	681a      	ldr	r2, [r3, #0]
 8000572:	0694      	lsls	r4, r2, #26
 8000574:	d406      	bmi.n	8000584 <HAL_DMA_IRQHandler+0xe0>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	f022 020a 	bic.w	r2, r2, #10
 800057c:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800057e:	2201      	movs	r2, #1
 8000580:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000584:	4a31      	ldr	r2, [pc, #196]	; (800064c <HAL_DMA_IRQHandler+0x1a8>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d91e      	bls.n	80005c8 <HAL_DMA_IRQHandler+0x124>
 800058a:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800058e:	4293      	cmp	r3, r2
 8000590:	d013      	beq.n	80005ba <HAL_DMA_IRQHandler+0x116>
 8000592:	3214      	adds	r2, #20
 8000594:	4293      	cmp	r3, r2
 8000596:	d012      	beq.n	80005be <HAL_DMA_IRQHandler+0x11a>
 8000598:	3214      	adds	r2, #20
 800059a:	4293      	cmp	r3, r2
 800059c:	d011      	beq.n	80005c2 <HAL_DMA_IRQHandler+0x11e>
 800059e:	3214      	adds	r2, #20
 80005a0:	4293      	cmp	r3, r2
 80005a2:	bf0c      	ite	eq
 80005a4:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 80005a8:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 80005ac:	4a28      	ldr	r2, [pc, #160]	; (8000650 <HAL_DMA_IRQHandler+0x1ac>)
 80005ae:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80005b0:	2300      	movs	r3, #0
 80005b2:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80005b6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80005b8:	e79e      	b.n	80004f8 <HAL_DMA_IRQHandler+0x54>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80005ba:	2302      	movs	r3, #2
 80005bc:	e7f6      	b.n	80005ac <HAL_DMA_IRQHandler+0x108>
 80005be:	2320      	movs	r3, #32
 80005c0:	e7f4      	b.n	80005ac <HAL_DMA_IRQHandler+0x108>
 80005c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005c6:	e7f1      	b.n	80005ac <HAL_DMA_IRQHandler+0x108>
 80005c8:	4922      	ldr	r1, [pc, #136]	; (8000654 <HAL_DMA_IRQHandler+0x1b0>)
 80005ca:	428b      	cmp	r3, r1
 80005cc:	d016      	beq.n	80005fc <HAL_DMA_IRQHandler+0x158>
 80005ce:	3114      	adds	r1, #20
 80005d0:	428b      	cmp	r3, r1
 80005d2:	d015      	beq.n	8000600 <HAL_DMA_IRQHandler+0x15c>
 80005d4:	3114      	adds	r1, #20
 80005d6:	428b      	cmp	r3, r1
 80005d8:	d014      	beq.n	8000604 <HAL_DMA_IRQHandler+0x160>
 80005da:	3114      	adds	r1, #20
 80005dc:	428b      	cmp	r3, r1
 80005de:	d014      	beq.n	800060a <HAL_DMA_IRQHandler+0x166>
 80005e0:	3114      	adds	r1, #20
 80005e2:	428b      	cmp	r3, r1
 80005e4:	d014      	beq.n	8000610 <HAL_DMA_IRQHandler+0x16c>
 80005e6:	3114      	adds	r1, #20
 80005e8:	428b      	cmp	r3, r1
 80005ea:	d014      	beq.n	8000616 <HAL_DMA_IRQHandler+0x172>
 80005ec:	4293      	cmp	r3, r2
 80005ee:	bf14      	ite	ne
 80005f0:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 80005f4:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80005f8:	4a17      	ldr	r2, [pc, #92]	; (8000658 <HAL_DMA_IRQHandler+0x1b4>)
 80005fa:	e7d8      	b.n	80005ae <HAL_DMA_IRQHandler+0x10a>
 80005fc:	2302      	movs	r3, #2
 80005fe:	e7fb      	b.n	80005f8 <HAL_DMA_IRQHandler+0x154>
 8000600:	2320      	movs	r3, #32
 8000602:	e7f9      	b.n	80005f8 <HAL_DMA_IRQHandler+0x154>
 8000604:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000608:	e7f6      	b.n	80005f8 <HAL_DMA_IRQHandler+0x154>
 800060a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800060e:	e7f3      	b.n	80005f8 <HAL_DMA_IRQHandler+0x154>
 8000610:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000614:	e7f0      	b.n	80005f8 <HAL_DMA_IRQHandler+0x154>
 8000616:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800061a:	e7ed      	b.n	80005f8 <HAL_DMA_IRQHandler+0x154>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800061c:	2508      	movs	r5, #8
 800061e:	4095      	lsls	r5, r2
 8000620:	4225      	tst	r5, r4
 8000622:	d011      	beq.n	8000648 <HAL_DMA_IRQHandler+0x1a4>
 8000624:	0709      	lsls	r1, r1, #28
 8000626:	d50f      	bpl.n	8000648 <HAL_DMA_IRQHandler+0x1a4>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000628:	6819      	ldr	r1, [r3, #0]
 800062a:	f021 010e 	bic.w	r1, r1, #14
 800062e:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000630:	2301      	movs	r3, #1
 8000632:	fa03 f202 	lsl.w	r2, r3, r2
 8000636:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000638:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800063a:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800063e:	2300      	movs	r3, #0
 8000640:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000644:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000646:	e757      	b.n	80004f8 <HAL_DMA_IRQHandler+0x54>
}
 8000648:	bc70      	pop	{r4, r5, r6}
 800064a:	4770      	bx	lr
 800064c:	40020080 	.word	0x40020080
 8000650:	40020400 	.word	0x40020400
 8000654:	40020008 	.word	0x40020008
 8000658:	40020000 	.word	0x40020000

0800065c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800065c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000660:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000662:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000664:	4f6c      	ldr	r7, [pc, #432]	; (8000818 <HAL_GPIO_Init+0x1bc>)
 8000666:	4b6d      	ldr	r3, [pc, #436]	; (800081c <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000668:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8000824 <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 800066c:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8000828 <HAL_GPIO_Init+0x1cc>
    ioposition = (0x01U << position);
 8000670:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000674:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000676:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800067a:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 800067e:	45a0      	cmp	r8, r4
 8000680:	f040 8085 	bne.w	800078e <HAL_GPIO_Init+0x132>
      switch (GPIO_Init->Mode)
 8000684:	684d      	ldr	r5, [r1, #4]
 8000686:	2d12      	cmp	r5, #18
 8000688:	f000 80b7 	beq.w	80007fa <HAL_GPIO_Init+0x19e>
 800068c:	f200 808d 	bhi.w	80007aa <HAL_GPIO_Init+0x14e>
 8000690:	2d02      	cmp	r5, #2
 8000692:	f000 80af 	beq.w	80007f4 <HAL_GPIO_Init+0x198>
 8000696:	f200 8081 	bhi.w	800079c <HAL_GPIO_Init+0x140>
 800069a:	2d00      	cmp	r5, #0
 800069c:	f000 8091 	beq.w	80007c2 <HAL_GPIO_Init+0x166>
 80006a0:	2d01      	cmp	r5, #1
 80006a2:	f000 80a5 	beq.w	80007f0 <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80006a6:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80006aa:	2cff      	cmp	r4, #255	; 0xff
 80006ac:	bf93      	iteet	ls
 80006ae:	4682      	movls	sl, r0
 80006b0:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80006b4:	3d08      	subhi	r5, #8
 80006b6:	f8d0 b000 	ldrls.w	fp, [r0]
 80006ba:	bf92      	itee	ls
 80006bc:	00b5      	lslls	r5, r6, #2
 80006be:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80006c2:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80006c4:	fa09 f805 	lsl.w	r8, r9, r5
 80006c8:	ea2b 0808 	bic.w	r8, fp, r8
 80006cc:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80006d0:	bf88      	it	hi
 80006d2:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80006d6:	ea48 0505 	orr.w	r5, r8, r5
 80006da:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006de:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80006e2:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80006e6:	d052      	beq.n	800078e <HAL_GPIO_Init+0x132>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80006e8:	69bd      	ldr	r5, [r7, #24]
 80006ea:	f026 0803 	bic.w	r8, r6, #3
 80006ee:	f045 0501 	orr.w	r5, r5, #1
 80006f2:	61bd      	str	r5, [r7, #24]
 80006f4:	69bd      	ldr	r5, [r7, #24]
 80006f6:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80006fa:	f005 0501 	and.w	r5, r5, #1
 80006fe:	9501      	str	r5, [sp, #4]
 8000700:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000704:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000708:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800070a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 800070e:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000712:	fa09 f90b 	lsl.w	r9, r9, fp
 8000716:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800071a:	4d41      	ldr	r5, [pc, #260]	; (8000820 <HAL_GPIO_Init+0x1c4>)
 800071c:	42a8      	cmp	r0, r5
 800071e:	d071      	beq.n	8000804 <HAL_GPIO_Init+0x1a8>
 8000720:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000724:	42a8      	cmp	r0, r5
 8000726:	d06f      	beq.n	8000808 <HAL_GPIO_Init+0x1ac>
 8000728:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800072c:	42a8      	cmp	r0, r5
 800072e:	d06d      	beq.n	800080c <HAL_GPIO_Init+0x1b0>
 8000730:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000734:	42a8      	cmp	r0, r5
 8000736:	d06b      	beq.n	8000810 <HAL_GPIO_Init+0x1b4>
 8000738:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800073c:	42a8      	cmp	r0, r5
 800073e:	d069      	beq.n	8000814 <HAL_GPIO_Init+0x1b8>
 8000740:	4570      	cmp	r0, lr
 8000742:	bf0c      	ite	eq
 8000744:	2505      	moveq	r5, #5
 8000746:	2506      	movne	r5, #6
 8000748:	fa05 f50b 	lsl.w	r5, r5, fp
 800074c:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000750:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000754:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000756:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800075a:	bf14      	ite	ne
 800075c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800075e:	43a5      	biceq	r5, r4
 8000760:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000762:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000764:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000768:	bf14      	ite	ne
 800076a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800076c:	43a5      	biceq	r5, r4
 800076e:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000770:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000772:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000776:	bf14      	ite	ne
 8000778:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800077a:	43a5      	biceq	r5, r4
 800077c:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800077e:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000780:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000784:	bf14      	ite	ne
 8000786:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000788:	ea25 0404 	biceq.w	r4, r5, r4
 800078c:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800078e:	3601      	adds	r6, #1
 8000790:	2e10      	cmp	r6, #16
 8000792:	f47f af6d 	bne.w	8000670 <HAL_GPIO_Init+0x14>
        }
      }
    }
  }
}
 8000796:	b003      	add	sp, #12
 8000798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800079c:	2d03      	cmp	r5, #3
 800079e:	d025      	beq.n	80007ec <HAL_GPIO_Init+0x190>
 80007a0:	2d11      	cmp	r5, #17
 80007a2:	d180      	bne.n	80006a6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007a4:	68ca      	ldr	r2, [r1, #12]
 80007a6:	3204      	adds	r2, #4
          break;
 80007a8:	e77d      	b.n	80006a6 <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 80007aa:	4565      	cmp	r5, ip
 80007ac:	d009      	beq.n	80007c2 <HAL_GPIO_Init+0x166>
 80007ae:	d812      	bhi.n	80007d6 <HAL_GPIO_Init+0x17a>
 80007b0:	f8df 9078 	ldr.w	r9, [pc, #120]	; 800082c <HAL_GPIO_Init+0x1d0>
 80007b4:	454d      	cmp	r5, r9
 80007b6:	d004      	beq.n	80007c2 <HAL_GPIO_Init+0x166>
 80007b8:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80007bc:	454d      	cmp	r5, r9
 80007be:	f47f af72 	bne.w	80006a6 <HAL_GPIO_Init+0x4a>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80007c2:	688a      	ldr	r2, [r1, #8]
 80007c4:	b1e2      	cbz	r2, 8000800 <HAL_GPIO_Init+0x1a4>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80007c6:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80007c8:	bf0c      	ite	eq
 80007ca:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80007ce:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80007d2:	2208      	movs	r2, #8
 80007d4:	e767      	b.n	80006a6 <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 80007d6:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8000830 <HAL_GPIO_Init+0x1d4>
 80007da:	454d      	cmp	r5, r9
 80007dc:	d0f1      	beq.n	80007c2 <HAL_GPIO_Init+0x166>
 80007de:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80007e2:	454d      	cmp	r5, r9
 80007e4:	d0ed      	beq.n	80007c2 <HAL_GPIO_Init+0x166>
 80007e6:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80007ea:	e7e7      	b.n	80007bc <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80007ec:	2200      	movs	r2, #0
 80007ee:	e75a      	b.n	80006a6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007f0:	68ca      	ldr	r2, [r1, #12]
          break;
 80007f2:	e758      	b.n	80006a6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007f4:	68ca      	ldr	r2, [r1, #12]
 80007f6:	3208      	adds	r2, #8
          break;
 80007f8:	e755      	b.n	80006a6 <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80007fa:	68ca      	ldr	r2, [r1, #12]
 80007fc:	320c      	adds	r2, #12
          break;
 80007fe:	e752      	b.n	80006a6 <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000800:	2204      	movs	r2, #4
 8000802:	e750      	b.n	80006a6 <HAL_GPIO_Init+0x4a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000804:	2500      	movs	r5, #0
 8000806:	e79f      	b.n	8000748 <HAL_GPIO_Init+0xec>
 8000808:	2501      	movs	r5, #1
 800080a:	e79d      	b.n	8000748 <HAL_GPIO_Init+0xec>
 800080c:	2502      	movs	r5, #2
 800080e:	e79b      	b.n	8000748 <HAL_GPIO_Init+0xec>
 8000810:	2503      	movs	r5, #3
 8000812:	e799      	b.n	8000748 <HAL_GPIO_Init+0xec>
 8000814:	2504      	movs	r5, #4
 8000816:	e797      	b.n	8000748 <HAL_GPIO_Init+0xec>
 8000818:	40021000 	.word	0x40021000
 800081c:	40010400 	.word	0x40010400
 8000820:	40010800 	.word	0x40010800
 8000824:	40011c00 	.word	0x40011c00
 8000828:	10210000 	.word	0x10210000
 800082c:	10110000 	.word	0x10110000
 8000830:	10310000 	.word	0x10310000

08000834 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000834:	b10a      	cbz	r2, 800083a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000836:	6101      	str	r1, [r0, #16]
 8000838:	4770      	bx	lr
 800083a:	0409      	lsls	r1, r1, #16
 800083c:	e7fb      	b.n	8000836 <HAL_GPIO_WritePin+0x2>

0800083e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800083e:	68c3      	ldr	r3, [r0, #12]
 8000840:	4059      	eors	r1, r3
 8000842:	60c1      	str	r1, [r0, #12]
 8000844:	4770      	bx	lr
	...

08000848 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000848:	6803      	ldr	r3, [r0, #0]
{
 800084a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800084e:	07db      	lsls	r3, r3, #31
{
 8000850:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000852:	d410      	bmi.n	8000876 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000854:	682b      	ldr	r3, [r5, #0]
 8000856:	079f      	lsls	r7, r3, #30
 8000858:	d45e      	bmi.n	8000918 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800085a:	682b      	ldr	r3, [r5, #0]
 800085c:	0719      	lsls	r1, r3, #28
 800085e:	f100 8095 	bmi.w	800098c <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000862:	682b      	ldr	r3, [r5, #0]
 8000864:	075a      	lsls	r2, r3, #29
 8000866:	f100 80bf 	bmi.w	80009e8 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800086a:	69ea      	ldr	r2, [r5, #28]
 800086c:	2a00      	cmp	r2, #0
 800086e:	f040 812d 	bne.w	8000acc <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000872:	2000      	movs	r0, #0
 8000874:	e014      	b.n	80008a0 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000876:	4c90      	ldr	r4, [pc, #576]	; (8000ab8 <HAL_RCC_OscConfig+0x270>)
 8000878:	6863      	ldr	r3, [r4, #4]
 800087a:	f003 030c 	and.w	r3, r3, #12
 800087e:	2b04      	cmp	r3, #4
 8000880:	d007      	beq.n	8000892 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000882:	6863      	ldr	r3, [r4, #4]
 8000884:	f003 030c 	and.w	r3, r3, #12
 8000888:	2b08      	cmp	r3, #8
 800088a:	d10c      	bne.n	80008a6 <HAL_RCC_OscConfig+0x5e>
 800088c:	6863      	ldr	r3, [r4, #4]
 800088e:	03de      	lsls	r6, r3, #15
 8000890:	d509      	bpl.n	80008a6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000892:	6823      	ldr	r3, [r4, #0]
 8000894:	039c      	lsls	r4, r3, #14
 8000896:	d5dd      	bpl.n	8000854 <HAL_RCC_OscConfig+0xc>
 8000898:	686b      	ldr	r3, [r5, #4]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d1da      	bne.n	8000854 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800089e:	2001      	movs	r0, #1
}
 80008a0:	b002      	add	sp, #8
 80008a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008a6:	686b      	ldr	r3, [r5, #4]
 80008a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008ac:	d110      	bne.n	80008d0 <HAL_RCC_OscConfig+0x88>
 80008ae:	6823      	ldr	r3, [r4, #0]
 80008b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008b4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80008b6:	f7ff fcf7 	bl	80002a8 <HAL_GetTick>
 80008ba:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008bc:	6823      	ldr	r3, [r4, #0]
 80008be:	0398      	lsls	r0, r3, #14
 80008c0:	d4c8      	bmi.n	8000854 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008c2:	f7ff fcf1 	bl	80002a8 <HAL_GetTick>
 80008c6:	1b80      	subs	r0, r0, r6
 80008c8:	2864      	cmp	r0, #100	; 0x64
 80008ca:	d9f7      	bls.n	80008bc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80008cc:	2003      	movs	r0, #3
 80008ce:	e7e7      	b.n	80008a0 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008d0:	b99b      	cbnz	r3, 80008fa <HAL_RCC_OscConfig+0xb2>
 80008d2:	6823      	ldr	r3, [r4, #0]
 80008d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008d8:	6023      	str	r3, [r4, #0]
 80008da:	6823      	ldr	r3, [r4, #0]
 80008dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008e0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80008e2:	f7ff fce1 	bl	80002a8 <HAL_GetTick>
 80008e6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008e8:	6823      	ldr	r3, [r4, #0]
 80008ea:	0399      	lsls	r1, r3, #14
 80008ec:	d5b2      	bpl.n	8000854 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008ee:	f7ff fcdb 	bl	80002a8 <HAL_GetTick>
 80008f2:	1b80      	subs	r0, r0, r6
 80008f4:	2864      	cmp	r0, #100	; 0x64
 80008f6:	d9f7      	bls.n	80008e8 <HAL_RCC_OscConfig+0xa0>
 80008f8:	e7e8      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008fe:	6823      	ldr	r3, [r4, #0]
 8000900:	d103      	bne.n	800090a <HAL_RCC_OscConfig+0xc2>
 8000902:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000906:	6023      	str	r3, [r4, #0]
 8000908:	e7d1      	b.n	80008ae <HAL_RCC_OscConfig+0x66>
 800090a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800090e:	6023      	str	r3, [r4, #0]
 8000910:	6823      	ldr	r3, [r4, #0]
 8000912:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000916:	e7cd      	b.n	80008b4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000918:	4c67      	ldr	r4, [pc, #412]	; (8000ab8 <HAL_RCC_OscConfig+0x270>)
 800091a:	6863      	ldr	r3, [r4, #4]
 800091c:	f013 0f0c 	tst.w	r3, #12
 8000920:	d007      	beq.n	8000932 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000922:	6863      	ldr	r3, [r4, #4]
 8000924:	f003 030c 	and.w	r3, r3, #12
 8000928:	2b08      	cmp	r3, #8
 800092a:	d110      	bne.n	800094e <HAL_RCC_OscConfig+0x106>
 800092c:	6863      	ldr	r3, [r4, #4]
 800092e:	03da      	lsls	r2, r3, #15
 8000930:	d40d      	bmi.n	800094e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000932:	6823      	ldr	r3, [r4, #0]
 8000934:	079b      	lsls	r3, r3, #30
 8000936:	d502      	bpl.n	800093e <HAL_RCC_OscConfig+0xf6>
 8000938:	692b      	ldr	r3, [r5, #16]
 800093a:	2b01      	cmp	r3, #1
 800093c:	d1af      	bne.n	800089e <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800093e:	6823      	ldr	r3, [r4, #0]
 8000940:	696a      	ldr	r2, [r5, #20]
 8000942:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000946:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800094a:	6023      	str	r3, [r4, #0]
 800094c:	e785      	b.n	800085a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800094e:	692a      	ldr	r2, [r5, #16]
 8000950:	4b5a      	ldr	r3, [pc, #360]	; (8000abc <HAL_RCC_OscConfig+0x274>)
 8000952:	b16a      	cbz	r2, 8000970 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000954:	2201      	movs	r2, #1
 8000956:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000958:	f7ff fca6 	bl	80002a8 <HAL_GetTick>
 800095c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800095e:	6823      	ldr	r3, [r4, #0]
 8000960:	079f      	lsls	r7, r3, #30
 8000962:	d4ec      	bmi.n	800093e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000964:	f7ff fca0 	bl	80002a8 <HAL_GetTick>
 8000968:	1b80      	subs	r0, r0, r6
 800096a:	2802      	cmp	r0, #2
 800096c:	d9f7      	bls.n	800095e <HAL_RCC_OscConfig+0x116>
 800096e:	e7ad      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000970:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000972:	f7ff fc99 	bl	80002a8 <HAL_GetTick>
 8000976:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000978:	6823      	ldr	r3, [r4, #0]
 800097a:	0798      	lsls	r0, r3, #30
 800097c:	f57f af6d 	bpl.w	800085a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000980:	f7ff fc92 	bl	80002a8 <HAL_GetTick>
 8000984:	1b80      	subs	r0, r0, r6
 8000986:	2802      	cmp	r0, #2
 8000988:	d9f6      	bls.n	8000978 <HAL_RCC_OscConfig+0x130>
 800098a:	e79f      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800098c:	69aa      	ldr	r2, [r5, #24]
 800098e:	4c4a      	ldr	r4, [pc, #296]	; (8000ab8 <HAL_RCC_OscConfig+0x270>)
 8000990:	4b4b      	ldr	r3, [pc, #300]	; (8000ac0 <HAL_RCC_OscConfig+0x278>)
 8000992:	b1da      	cbz	r2, 80009cc <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000994:	2201      	movs	r2, #1
 8000996:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000998:	f7ff fc86 	bl	80002a8 <HAL_GetTick>
 800099c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800099e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80009a0:	079b      	lsls	r3, r3, #30
 80009a2:	d50d      	bpl.n	80009c0 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80009a4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80009a8:	4b46      	ldr	r3, [pc, #280]	; (8000ac4 <HAL_RCC_OscConfig+0x27c>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80009b0:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80009b2:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80009b4:	9b01      	ldr	r3, [sp, #4]
 80009b6:	1e5a      	subs	r2, r3, #1
 80009b8:	9201      	str	r2, [sp, #4]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d1f9      	bne.n	80009b2 <HAL_RCC_OscConfig+0x16a>
 80009be:	e750      	b.n	8000862 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009c0:	f7ff fc72 	bl	80002a8 <HAL_GetTick>
 80009c4:	1b80      	subs	r0, r0, r6
 80009c6:	2802      	cmp	r0, #2
 80009c8:	d9e9      	bls.n	800099e <HAL_RCC_OscConfig+0x156>
 80009ca:	e77f      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80009cc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80009ce:	f7ff fc6b 	bl	80002a8 <HAL_GetTick>
 80009d2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80009d6:	079f      	lsls	r7, r3, #30
 80009d8:	f57f af43 	bpl.w	8000862 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009dc:	f7ff fc64 	bl	80002a8 <HAL_GetTick>
 80009e0:	1b80      	subs	r0, r0, r6
 80009e2:	2802      	cmp	r0, #2
 80009e4:	d9f6      	bls.n	80009d4 <HAL_RCC_OscConfig+0x18c>
 80009e6:	e771      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009e8:	4c33      	ldr	r4, [pc, #204]	; (8000ab8 <HAL_RCC_OscConfig+0x270>)
 80009ea:	69e3      	ldr	r3, [r4, #28]
 80009ec:	00d8      	lsls	r0, r3, #3
 80009ee:	d424      	bmi.n	8000a3a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80009f0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80009f2:	69e3      	ldr	r3, [r4, #28]
 80009f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009f8:	61e3      	str	r3, [r4, #28]
 80009fa:	69e3      	ldr	r3, [r4, #28]
 80009fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a00:	9300      	str	r3, [sp, #0]
 8000a02:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a04:	4e30      	ldr	r6, [pc, #192]	; (8000ac8 <HAL_RCC_OscConfig+0x280>)
 8000a06:	6833      	ldr	r3, [r6, #0]
 8000a08:	05d9      	lsls	r1, r3, #23
 8000a0a:	d518      	bpl.n	8000a3e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a0c:	68eb      	ldr	r3, [r5, #12]
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d126      	bne.n	8000a60 <HAL_RCC_OscConfig+0x218>
 8000a12:	6a23      	ldr	r3, [r4, #32]
 8000a14:	f043 0301 	orr.w	r3, r3, #1
 8000a18:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000a1a:	f7ff fc45 	bl	80002a8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a1e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000a22:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a24:	6a23      	ldr	r3, [r4, #32]
 8000a26:	079b      	lsls	r3, r3, #30
 8000a28:	d53f      	bpl.n	8000aaa <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000a2a:	2f00      	cmp	r7, #0
 8000a2c:	f43f af1d 	beq.w	800086a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a30:	69e3      	ldr	r3, [r4, #28]
 8000a32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a36:	61e3      	str	r3, [r4, #28]
 8000a38:	e717      	b.n	800086a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000a3a:	2700      	movs	r7, #0
 8000a3c:	e7e2      	b.n	8000a04 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a3e:	6833      	ldr	r3, [r6, #0]
 8000a40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a44:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000a46:	f7ff fc2f 	bl	80002a8 <HAL_GetTick>
 8000a4a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a4c:	6833      	ldr	r3, [r6, #0]
 8000a4e:	05da      	lsls	r2, r3, #23
 8000a50:	d4dc      	bmi.n	8000a0c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a52:	f7ff fc29 	bl	80002a8 <HAL_GetTick>
 8000a56:	eba0 0008 	sub.w	r0, r0, r8
 8000a5a:	2864      	cmp	r0, #100	; 0x64
 8000a5c:	d9f6      	bls.n	8000a4c <HAL_RCC_OscConfig+0x204>
 8000a5e:	e735      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a60:	b9ab      	cbnz	r3, 8000a8e <HAL_RCC_OscConfig+0x246>
 8000a62:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a64:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a68:	f023 0301 	bic.w	r3, r3, #1
 8000a6c:	6223      	str	r3, [r4, #32]
 8000a6e:	6a23      	ldr	r3, [r4, #32]
 8000a70:	f023 0304 	bic.w	r3, r3, #4
 8000a74:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000a76:	f7ff fc17 	bl	80002a8 <HAL_GetTick>
 8000a7a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a7c:	6a23      	ldr	r3, [r4, #32]
 8000a7e:	0798      	lsls	r0, r3, #30
 8000a80:	d5d3      	bpl.n	8000a2a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a82:	f7ff fc11 	bl	80002a8 <HAL_GetTick>
 8000a86:	1b80      	subs	r0, r0, r6
 8000a88:	4540      	cmp	r0, r8
 8000a8a:	d9f7      	bls.n	8000a7c <HAL_RCC_OscConfig+0x234>
 8000a8c:	e71e      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a8e:	2b05      	cmp	r3, #5
 8000a90:	6a23      	ldr	r3, [r4, #32]
 8000a92:	d103      	bne.n	8000a9c <HAL_RCC_OscConfig+0x254>
 8000a94:	f043 0304 	orr.w	r3, r3, #4
 8000a98:	6223      	str	r3, [r4, #32]
 8000a9a:	e7ba      	b.n	8000a12 <HAL_RCC_OscConfig+0x1ca>
 8000a9c:	f023 0301 	bic.w	r3, r3, #1
 8000aa0:	6223      	str	r3, [r4, #32]
 8000aa2:	6a23      	ldr	r3, [r4, #32]
 8000aa4:	f023 0304 	bic.w	r3, r3, #4
 8000aa8:	e7b6      	b.n	8000a18 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000aaa:	f7ff fbfd 	bl	80002a8 <HAL_GetTick>
 8000aae:	eba0 0008 	sub.w	r0, r0, r8
 8000ab2:	42b0      	cmp	r0, r6
 8000ab4:	d9b6      	bls.n	8000a24 <HAL_RCC_OscConfig+0x1dc>
 8000ab6:	e709      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	42420000 	.word	0x42420000
 8000ac0:	42420480 	.word	0x42420480
 8000ac4:	20000010 	.word	0x20000010
 8000ac8:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000acc:	4c22      	ldr	r4, [pc, #136]	; (8000b58 <HAL_RCC_OscConfig+0x310>)
 8000ace:	6863      	ldr	r3, [r4, #4]
 8000ad0:	f003 030c 	and.w	r3, r3, #12
 8000ad4:	2b08      	cmp	r3, #8
 8000ad6:	f43f aee2 	beq.w	800089e <HAL_RCC_OscConfig+0x56>
 8000ada:	2300      	movs	r3, #0
 8000adc:	4e1f      	ldr	r6, [pc, #124]	; (8000b5c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ade:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000ae0:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ae2:	d12b      	bne.n	8000b3c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000ae4:	f7ff fbe0 	bl	80002a8 <HAL_GetTick>
 8000ae8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000aea:	6823      	ldr	r3, [r4, #0]
 8000aec:	0199      	lsls	r1, r3, #6
 8000aee:	d41f      	bmi.n	8000b30 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000af0:	6a2b      	ldr	r3, [r5, #32]
 8000af2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000af6:	d105      	bne.n	8000b04 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000af8:	6862      	ldr	r2, [r4, #4]
 8000afa:	68a9      	ldr	r1, [r5, #8]
 8000afc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000b00:	430a      	orrs	r2, r1
 8000b02:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b04:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000b06:	6862      	ldr	r2, [r4, #4]
 8000b08:	430b      	orrs	r3, r1
 8000b0a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b12:	2301      	movs	r3, #1
 8000b14:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b16:	f7ff fbc7 	bl	80002a8 <HAL_GetTick>
 8000b1a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b1c:	6823      	ldr	r3, [r4, #0]
 8000b1e:	019a      	lsls	r2, r3, #6
 8000b20:	f53f aea7 	bmi.w	8000872 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b24:	f7ff fbc0 	bl	80002a8 <HAL_GetTick>
 8000b28:	1b40      	subs	r0, r0, r5
 8000b2a:	2802      	cmp	r0, #2
 8000b2c:	d9f6      	bls.n	8000b1c <HAL_RCC_OscConfig+0x2d4>
 8000b2e:	e6cd      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b30:	f7ff fbba 	bl	80002a8 <HAL_GetTick>
 8000b34:	1bc0      	subs	r0, r0, r7
 8000b36:	2802      	cmp	r0, #2
 8000b38:	d9d7      	bls.n	8000aea <HAL_RCC_OscConfig+0x2a2>
 8000b3a:	e6c7      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000b3c:	f7ff fbb4 	bl	80002a8 <HAL_GetTick>
 8000b40:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b42:	6823      	ldr	r3, [r4, #0]
 8000b44:	019b      	lsls	r3, r3, #6
 8000b46:	f57f ae94 	bpl.w	8000872 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b4a:	f7ff fbad 	bl	80002a8 <HAL_GetTick>
 8000b4e:	1b40      	subs	r0, r0, r5
 8000b50:	2802      	cmp	r0, #2
 8000b52:	d9f6      	bls.n	8000b42 <HAL_RCC_OscConfig+0x2fa>
 8000b54:	e6ba      	b.n	80008cc <HAL_RCC_OscConfig+0x84>
 8000b56:	bf00      	nop
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	42420060 	.word	0x42420060

08000b60 <HAL_RCC_GetSysClockFreq>:
{
 8000b60:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000b62:	4b19      	ldr	r3, [pc, #100]	; (8000bc8 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000b64:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000b66:	ac02      	add	r4, sp, #8
 8000b68:	f103 0510 	add.w	r5, r3, #16
 8000b6c:	4622      	mov	r2, r4
 8000b6e:	6818      	ldr	r0, [r3, #0]
 8000b70:	6859      	ldr	r1, [r3, #4]
 8000b72:	3308      	adds	r3, #8
 8000b74:	c203      	stmia	r2!, {r0, r1}
 8000b76:	42ab      	cmp	r3, r5
 8000b78:	4614      	mov	r4, r2
 8000b7a:	d1f7      	bne.n	8000b6c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	f88d 3004 	strb.w	r3, [sp, #4]
 8000b82:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000b84:	4911      	ldr	r1, [pc, #68]	; (8000bcc <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000b86:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000b8a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000b8c:	f003 020c 	and.w	r2, r3, #12
 8000b90:	2a08      	cmp	r2, #8
 8000b92:	d117      	bne.n	8000bc4 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000b94:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000b98:	a806      	add	r0, sp, #24
 8000b9a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000b9c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000b9e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000ba2:	d50c      	bpl.n	8000bbe <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ba4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ba6:	480a      	ldr	r0, [pc, #40]	; (8000bd0 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ba8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000bac:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000bae:	aa06      	add	r2, sp, #24
 8000bb0:	4413      	add	r3, r2
 8000bb2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000bb6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000bba:	b007      	add	sp, #28
 8000bbc:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000bbe:	4805      	ldr	r0, [pc, #20]	; (8000bd4 <HAL_RCC_GetSysClockFreq+0x74>)
 8000bc0:	4350      	muls	r0, r2
 8000bc2:	e7fa      	b.n	8000bba <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000bc4:	4802      	ldr	r0, [pc, #8]	; (8000bd0 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000bc6:	e7f8      	b.n	8000bba <HAL_RCC_GetSysClockFreq+0x5a>
 8000bc8:	080027c0 	.word	0x080027c0
 8000bcc:	40021000 	.word	0x40021000
 8000bd0:	007a1200 	.word	0x007a1200
 8000bd4:	003d0900 	.word	0x003d0900

08000bd8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000bd8:	4a54      	ldr	r2, [pc, #336]	; (8000d2c <HAL_RCC_ClockConfig+0x154>)
{
 8000bda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000bde:	6813      	ldr	r3, [r2, #0]
{
 8000be0:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000be2:	f003 0307 	and.w	r3, r3, #7
 8000be6:	428b      	cmp	r3, r1
{
 8000be8:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000bea:	d32a      	bcc.n	8000c42 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000bec:	6829      	ldr	r1, [r5, #0]
 8000bee:	078c      	lsls	r4, r1, #30
 8000bf0:	d434      	bmi.n	8000c5c <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000bf2:	07ca      	lsls	r2, r1, #31
 8000bf4:	d447      	bmi.n	8000c86 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000bf6:	4a4d      	ldr	r2, [pc, #308]	; (8000d2c <HAL_RCC_ClockConfig+0x154>)
 8000bf8:	6813      	ldr	r3, [r2, #0]
 8000bfa:	f003 0307 	and.w	r3, r3, #7
 8000bfe:	429e      	cmp	r6, r3
 8000c00:	f0c0 8082 	bcc.w	8000d08 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c04:	682a      	ldr	r2, [r5, #0]
 8000c06:	4c4a      	ldr	r4, [pc, #296]	; (8000d30 <HAL_RCC_ClockConfig+0x158>)
 8000c08:	f012 0f04 	tst.w	r2, #4
 8000c0c:	f040 8087 	bne.w	8000d1e <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c10:	0713      	lsls	r3, r2, #28
 8000c12:	d506      	bpl.n	8000c22 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000c14:	6863      	ldr	r3, [r4, #4]
 8000c16:	692a      	ldr	r2, [r5, #16]
 8000c18:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000c1c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000c20:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000c22:	f7ff ff9d 	bl	8000b60 <HAL_RCC_GetSysClockFreq>
 8000c26:	6863      	ldr	r3, [r4, #4]
 8000c28:	4a42      	ldr	r2, [pc, #264]	; (8000d34 <HAL_RCC_ClockConfig+0x15c>)
 8000c2a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000c2e:	5cd3      	ldrb	r3, [r2, r3]
 8000c30:	40d8      	lsrs	r0, r3
 8000c32:	4b41      	ldr	r3, [pc, #260]	; (8000d38 <HAL_RCC_ClockConfig+0x160>)
 8000c34:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c36:	2000      	movs	r0, #0
 8000c38:	f7ff faf4 	bl	8000224 <HAL_InitTick>
  return HAL_OK;
 8000c3c:	2000      	movs	r0, #0
}
 8000c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c42:	6813      	ldr	r3, [r2, #0]
 8000c44:	f023 0307 	bic.w	r3, r3, #7
 8000c48:	430b      	orrs	r3, r1
 8000c4a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c4c:	6813      	ldr	r3, [r2, #0]
 8000c4e:	f003 0307 	and.w	r3, r3, #7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d0ca      	beq.n	8000bec <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000c56:	2001      	movs	r0, #1
 8000c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c5c:	4b34      	ldr	r3, [pc, #208]	; (8000d30 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c5e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c62:	bf1e      	ittt	ne
 8000c64:	685a      	ldrne	r2, [r3, #4]
 8000c66:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000c6a:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c6c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c6e:	bf42      	ittt	mi
 8000c70:	685a      	ldrmi	r2, [r3, #4]
 8000c72:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000c76:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c78:	685a      	ldr	r2, [r3, #4]
 8000c7a:	68a8      	ldr	r0, [r5, #8]
 8000c7c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000c80:	4302      	orrs	r2, r0
 8000c82:	605a      	str	r2, [r3, #4]
 8000c84:	e7b5      	b.n	8000bf2 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c86:	686a      	ldr	r2, [r5, #4]
 8000c88:	4c29      	ldr	r4, [pc, #164]	; (8000d30 <HAL_RCC_ClockConfig+0x158>)
 8000c8a:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c8c:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c8e:	d11c      	bne.n	8000cca <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c90:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c94:	d0df      	beq.n	8000c56 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c96:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c98:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c9c:	f023 0303 	bic.w	r3, r3, #3
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000ca4:	f7ff fb00 	bl	80002a8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ca8:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000caa:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d114      	bne.n	8000cda <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cb0:	6863      	ldr	r3, [r4, #4]
 8000cb2:	f003 030c 	and.w	r3, r3, #12
 8000cb6:	2b04      	cmp	r3, #4
 8000cb8:	d09d      	beq.n	8000bf6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cba:	f7ff faf5 	bl	80002a8 <HAL_GetTick>
 8000cbe:	1bc0      	subs	r0, r0, r7
 8000cc0:	4540      	cmp	r0, r8
 8000cc2:	d9f5      	bls.n	8000cb0 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8000cc4:	2003      	movs	r0, #3
 8000cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cca:	2a02      	cmp	r2, #2
 8000ccc:	d102      	bne.n	8000cd4 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cce:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000cd2:	e7df      	b.n	8000c94 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cd4:	f013 0f02 	tst.w	r3, #2
 8000cd8:	e7dc      	b.n	8000c94 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cda:	2b02      	cmp	r3, #2
 8000cdc:	d10f      	bne.n	8000cfe <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000cde:	6863      	ldr	r3, [r4, #4]
 8000ce0:	f003 030c 	and.w	r3, r3, #12
 8000ce4:	2b08      	cmp	r3, #8
 8000ce6:	d086      	beq.n	8000bf6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ce8:	f7ff fade 	bl	80002a8 <HAL_GetTick>
 8000cec:	1bc0      	subs	r0, r0, r7
 8000cee:	4540      	cmp	r0, r8
 8000cf0:	d9f5      	bls.n	8000cde <HAL_RCC_ClockConfig+0x106>
 8000cf2:	e7e7      	b.n	8000cc4 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cf4:	f7ff fad8 	bl	80002a8 <HAL_GetTick>
 8000cf8:	1bc0      	subs	r0, r0, r7
 8000cfa:	4540      	cmp	r0, r8
 8000cfc:	d8e2      	bhi.n	8000cc4 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cfe:	6863      	ldr	r3, [r4, #4]
 8000d00:	f013 0f0c 	tst.w	r3, #12
 8000d04:	d1f6      	bne.n	8000cf4 <HAL_RCC_ClockConfig+0x11c>
 8000d06:	e776      	b.n	8000bf6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d08:	6813      	ldr	r3, [r2, #0]
 8000d0a:	f023 0307 	bic.w	r3, r3, #7
 8000d0e:	4333      	orrs	r3, r6
 8000d10:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d12:	6813      	ldr	r3, [r2, #0]
 8000d14:	f003 0307 	and.w	r3, r3, #7
 8000d18:	429e      	cmp	r6, r3
 8000d1a:	d19c      	bne.n	8000c56 <HAL_RCC_ClockConfig+0x7e>
 8000d1c:	e772      	b.n	8000c04 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d1e:	6863      	ldr	r3, [r4, #4]
 8000d20:	68e9      	ldr	r1, [r5, #12]
 8000d22:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d26:	430b      	orrs	r3, r1
 8000d28:	6063      	str	r3, [r4, #4]
 8000d2a:	e771      	b.n	8000c10 <HAL_RCC_ClockConfig+0x38>
 8000d2c:	40022000 	.word	0x40022000
 8000d30:	40021000 	.word	0x40021000
 8000d34:	080027e0 	.word	0x080027e0
 8000d38:	20000010 	.word	0x20000010

08000d3c <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8000d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d40:	4604      	mov	r4, r0
 8000d42:	4688      	mov	r8, r1
 8000d44:	4617      	mov	r7, r2
 8000d46:	461d      	mov	r5, r3
 8000d48:	9e06      	ldr	r6, [sp, #24]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8000d4a:	6822      	ldr	r2, [r4, #0]
 8000d4c:	6893      	ldr	r3, [r2, #8]
 8000d4e:	ea38 0303 	bics.w	r3, r8, r3
 8000d52:	bf0c      	ite	eq
 8000d54:	2301      	moveq	r3, #1
 8000d56:	2300      	movne	r3, #0
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	d102      	bne.n	8000d62 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8000d5c:	2000      	movs	r0, #0
}
 8000d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000d62:	1c6b      	adds	r3, r5, #1
 8000d64:	d0f2      	beq.n	8000d4c <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000d66:	bb55      	cbnz	r5, 8000dbe <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000d68:	6823      	ldr	r3, [r4, #0]
 8000d6a:	685a      	ldr	r2, [r3, #4]
 8000d6c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000d70:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000d72:	6862      	ldr	r2, [r4, #4]
 8000d74:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000d78:	d10a      	bne.n	8000d90 <SPI_WaitFlagStateUntilTimeout+0x54>
 8000d7a:	68a2      	ldr	r2, [r4, #8]
 8000d7c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000d80:	d002      	beq.n	8000d88 <SPI_WaitFlagStateUntilTimeout+0x4c>
 8000d82:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000d86:	d103      	bne.n	8000d90 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000d8e:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000d90:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000d92:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000d96:	d109      	bne.n	8000dac <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000d9e:	0412      	lsls	r2, r2, #16
 8000da0:	0c12      	lsrs	r2, r2, #16
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000daa:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8000dac:	2301      	movs	r3, #1
 8000dae:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000db2:	2300      	movs	r3, #0
 8000db4:	2003      	movs	r0, #3
 8000db6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000dbe:	f7ff fa73 	bl	80002a8 <HAL_GetTick>
 8000dc2:	1b80      	subs	r0, r0, r6
 8000dc4:	4285      	cmp	r5, r0
 8000dc6:	d8c0      	bhi.n	8000d4a <SPI_WaitFlagStateUntilTimeout+0xe>
 8000dc8:	e7ce      	b.n	8000d68 <SPI_WaitFlagStateUntilTimeout+0x2c>

08000dca <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000dca:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000dcc:	460b      	mov	r3, r1
 8000dce:	9200      	str	r2, [sp, #0]
 8000dd0:	2180      	movs	r1, #128	; 0x80
 8000dd2:	2200      	movs	r2, #0
{
 8000dd4:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000dd6:	f7ff ffb1 	bl	8000d3c <SPI_WaitFlagStateUntilTimeout>
 8000dda:	b120      	cbz	r0, 8000de6 <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8000ddc:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000dde:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000de0:	f043 0320 	orr.w	r3, r3, #32
 8000de4:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8000de6:	b002      	add	sp, #8
 8000de8:	bd10      	pop	{r4, pc}
	...

08000dec <HAL_SPI_TransmitReceive_DMA>:
{
 8000dec:	b538      	push	{r3, r4, r5, lr}
 8000dee:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8000df0:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8000df4:	2801      	cmp	r0, #1
 8000df6:	d067      	beq.n	8000ec8 <HAL_SPI_TransmitReceive_DMA+0xdc>
 8000df8:	2001      	movs	r0, #1
 8000dfa:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  tmp  = hspi->State;
 8000dfe:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000e02:	b2c0      	uxtb	r0, r0
  if(!((tmp == HAL_SPI_STATE_READY) ||
 8000e04:	2801      	cmp	r0, #1
 8000e06:	d008      	beq.n	8000e1a <HAL_SPI_TransmitReceive_DMA+0x2e>
 8000e08:	6865      	ldr	r5, [r4, #4]
 8000e0a:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 8000e0e:	d157      	bne.n	8000ec0 <HAL_SPI_TransmitReceive_DMA+0xd4>
      ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8000e10:	68a5      	ldr	r5, [r4, #8]
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d154      	bne.n	8000ec0 <HAL_SPI_TransmitReceive_DMA+0xd4>
 8000e16:	2804      	cmp	r0, #4
 8000e18:	d152      	bne.n	8000ec0 <HAL_SPI_TransmitReceive_DMA+0xd4>
  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
 8000e1a:	2900      	cmp	r1, #0
 8000e1c:	d052      	beq.n	8000ec4 <HAL_SPI_TransmitReceive_DMA+0xd8>
 8000e1e:	2a00      	cmp	r2, #0
 8000e20:	d050      	beq.n	8000ec4 <HAL_SPI_TransmitReceive_DMA+0xd8>
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d04e      	beq.n	8000ec4 <HAL_SPI_TransmitReceive_DMA+0xd8>
  if(hspi->State == HAL_SPI_STATE_READY)
 8000e26:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  hspi->hdmarx->XferAbortCallback = NULL;
 8000e2a:	2500      	movs	r5, #0
  if(hspi->State == HAL_SPI_STATE_READY)
 8000e2c:	2801      	cmp	r0, #1
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8000e2e:	bf04      	itt	eq
 8000e30:	2005      	moveq	r0, #5
 8000e32:	f884 0051 	strbeq.w	r0, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000e36:	2000      	movs	r0, #0
 8000e38:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->TxXferCount = Size;
 8000e3a:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxXferCount = Size;
 8000e3c:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8000e3e:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->RxXferSize  = Size;
 8000e40:	87a3      	strh	r3, [r4, #60]	; 0x3c
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 8000e42:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->RxISR       = NULL;
 8000e46:	6420      	str	r0, [r4, #64]	; 0x40
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 8000e48:	2b04      	cmp	r3, #4
  hspi->TxISR       = NULL;
 8000e4a:	6460      	str	r0, [r4, #68]	; 0x44
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8000e4c:	bf0c      	ite	eq
 8000e4e:	4b1f      	ldreq	r3, [pc, #124]	; (8000ecc <HAL_SPI_TransmitReceive_DMA+0xe0>)
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8000e50:	4b1f      	ldrne	r3, [pc, #124]	; (8000ed0 <HAL_SPI_TransmitReceive_DMA+0xe4>)
 8000e52:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
  hspi->pTxBuffPtr  = (uint8_t*)pTxData;
 8000e54:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->pRxBuffPtr  = (uint8_t*)pRxData;
 8000e56:	63a2      	str	r2, [r4, #56]	; 0x38
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8000e58:	bf0b      	itete	eq
 8000e5a:	62c3      	streq	r3, [r0, #44]	; 0x2c
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8000e5c:	62c3      	strne	r3, [r0, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8000e5e:	4b1d      	ldreq	r3, [pc, #116]	; (8000ed4 <HAL_SPI_TransmitReceive_DMA+0xe8>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8000e60:	4b1d      	ldrne	r3, [pc, #116]	; (8000ed8 <HAL_SPI_TransmitReceive_DMA+0xec>)
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8000e62:	6821      	ldr	r1, [r4, #0]
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8000e64:	6283      	str	r3, [r0, #40]	; 0x28
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8000e66:	4b1d      	ldr	r3, [pc, #116]	; (8000edc <HAL_SPI_TransmitReceive_DMA+0xf0>)
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8000e68:	310c      	adds	r1, #12
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8000e6a:	6303      	str	r3, [r0, #48]	; 0x30
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8000e6c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
  hspi->hdmarx->XferAbortCallback = NULL;
 8000e6e:	6345      	str	r5, [r0, #52]	; 0x34
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	f7ff fad9 	bl	8000428 <HAL_DMA_Start_IT>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8000e76:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8000e78:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8000e7a:	6853      	ldr	r3, [r2, #4]
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8000e7c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8000e7e:	f043 0301 	orr.w	r3, r3, #1
 8000e82:	6053      	str	r3, [r2, #4]
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8000e84:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000e86:	320c      	adds	r2, #12
 8000e88:	b29b      	uxth	r3, r3
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8000e8a:	62c5      	str	r5, [r0, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8000e8c:	6285      	str	r5, [r0, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8000e8e:	6305      	str	r5, [r0, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8000e90:	6345      	str	r5, [r0, #52]	; 0x34
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8000e92:	f7ff fac9 	bl	8000428 <HAL_DMA_Start_IT>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8000e96:	2000      	movs	r0, #0
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8000e98:	6823      	ldr	r3, [r4, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000e9e:	bf5e      	ittt	pl
 8000ea0:	681a      	ldrpl	r2, [r3, #0]
 8000ea2:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8000ea6:	601a      	strpl	r2, [r3, #0]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8000ea8:	685a      	ldr	r2, [r3, #4]
 8000eaa:	f042 0220 	orr.w	r2, r2, #32
 8000eae:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8000eb0:	685a      	ldr	r2, [r3, #4]
 8000eb2:	f042 0202 	orr.w	r2, r2, #2
 8000eb6:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hspi);
 8000eb8:	2300      	movs	r3, #0
 8000eba:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000ebe:	bd38      	pop	{r3, r4, r5, pc}
    errorcode = HAL_BUSY;
 8000ec0:	2002      	movs	r0, #2
 8000ec2:	e7f9      	b.n	8000eb8 <HAL_SPI_TransmitReceive_DMA+0xcc>
    errorcode = HAL_ERROR;
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	e7f7      	b.n	8000eb8 <HAL_SPI_TransmitReceive_DMA+0xcc>
  __HAL_LOCK(hspi);
 8000ec8:	2002      	movs	r0, #2
}
 8000eca:	bd38      	pop	{r3, r4, r5, pc}
 8000ecc:	08000fb3 	.word	0x08000fb3
 8000ed0:	08000fbf 	.word	0x08000fbf
 8000ed4:	08000fed 	.word	0x08000fed
 8000ed8:	0800103d 	.word	0x0800103d
 8000edc:	08000fcb 	.word	0x08000fcb

08000ee0 <HAL_SPI_Receive_DMA>:
{
 8000ee0:	4613      	mov	r3, r2
  if((hspi->Init.Direction == SPI_DIRECTION_2LINES)&&(hspi->Init.Mode == SPI_MODE_MASTER))
 8000ee2:	6882      	ldr	r2, [r0, #8]
{
 8000ee4:	b570      	push	{r4, r5, r6, lr}
 8000ee6:	4604      	mov	r4, r0
 8000ee8:	460d      	mov	r5, r1
  if((hspi->Init.Direction == SPI_DIRECTION_2LINES)&&(hspi->Init.Mode == SPI_MODE_MASTER))
 8000eea:	b95a      	cbnz	r2, 8000f04 <HAL_SPI_Receive_DMA+0x24>
 8000eec:	6846      	ldr	r6, [r0, #4]
 8000eee:	f5b6 7f82 	cmp.w	r6, #260	; 0x104
 8000ef2:	d107      	bne.n	8000f04 <HAL_SPI_Receive_DMA+0x24>
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8000ef4:	2204      	movs	r2, #4
}
 8000ef6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8000efa:	f880 2051 	strb.w	r2, [r0, #81]	; 0x51
     return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8000efe:	460a      	mov	r2, r1
 8000f00:	f7ff bf74 	b.w	8000dec <HAL_SPI_TransmitReceive_DMA>
  __HAL_LOCK(hspi);
 8000f04:	f894 1050 	ldrb.w	r1, [r4, #80]	; 0x50
 8000f08:	2901      	cmp	r1, #1
 8000f0a:	d046      	beq.n	8000f9a <HAL_SPI_Receive_DMA+0xba>
 8000f0c:	2101      	movs	r1, #1
  if(hspi->State != HAL_SPI_STATE_READY)
 8000f0e:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  __HAL_LOCK(hspi);
 8000f12:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
  if(hspi->State != HAL_SPI_STATE_READY)
 8000f16:	b2c0      	uxtb	r0, r0
 8000f18:	4288      	cmp	r0, r1
 8000f1a:	d13c      	bne.n	8000f96 <HAL_SPI_Receive_DMA+0xb6>
  if((pData == NULL) || (Size == 0U))
 8000f1c:	2d00      	cmp	r5, #0
 8000f1e:	d036      	beq.n	8000f8e <HAL_SPI_Receive_DMA+0xae>
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d034      	beq.n	8000f8e <HAL_SPI_Receive_DMA+0xae>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8000f24:	2104      	movs	r1, #4
 8000f26:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	6561      	str	r1, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8000f2e:	6421      	str	r1, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8000f30:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8000f32:	6461      	str	r1, [r4, #68]	; 0x44
  hspi->TxXferCount = 0U;
 8000f34:	86e1      	strh	r1, [r4, #54]	; 0x36
  hspi->TxXferSize  = 0U;
 8000f36:	86a1      	strh	r1, [r4, #52]	; 0x34
 8000f38:	6821      	ldr	r1, [r4, #0]
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000f3a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->RxXferSize  = Size;
 8000f3e:	87a3      	strh	r3, [r4, #60]	; 0x3c
    SPI_1LINE_RX(hspi);
 8000f40:	bf08      	it	eq
 8000f42:	680b      	ldreq	r3, [r1, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8000f44:	63a5      	str	r5, [r4, #56]	; 0x38
    SPI_1LINE_RX(hspi);
 8000f46:	bf04      	itt	eq
 8000f48:	f423 4380 	biceq.w	r3, r3, #16384	; 0x4000
 8000f4c:	600b      	streq	r3, [r1, #0]
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8000f4e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8000f50:	4b13      	ldr	r3, [pc, #76]	; (8000fa0 <HAL_SPI_Receive_DMA+0xc0>)
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8000f52:	462a      	mov	r2, r5
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8000f54:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8000f56:	4b13      	ldr	r3, [pc, #76]	; (8000fa4 <HAL_SPI_Receive_DMA+0xc4>)
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8000f58:	310c      	adds	r1, #12
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8000f5a:	6283      	str	r3, [r0, #40]	; 0x28
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8000f5c:	4b12      	ldr	r3, [pc, #72]	; (8000fa8 <HAL_SPI_Receive_DMA+0xc8>)
 8000f5e:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmarx->XferAbortCallback = NULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	6343      	str	r3, [r0, #52]	; 0x34
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8000f64:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	f7ff fa5e 	bl	8000428 <HAL_DMA_Start_IT>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8000f6c:	2000      	movs	r0, #0
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8000f6e:	6823      	ldr	r3, [r4, #0]
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000f74:	bf5e      	ittt	pl
 8000f76:	681a      	ldrpl	r2, [r3, #0]
 8000f78:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8000f7c:	601a      	strpl	r2, [r3, #0]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8000f7e:	685a      	ldr	r2, [r3, #4]
 8000f80:	f042 0220 	orr.w	r2, r2, #32
 8000f84:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8000f86:	685a      	ldr	r2, [r3, #4]
 8000f88:	f042 0201 	orr.w	r2, r2, #1
 8000f8c:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hspi);
 8000f8e:	2300      	movs	r3, #0
 8000f90:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 8000f94:	bd70      	pop	{r4, r5, r6, pc}
    errorcode = HAL_BUSY;
 8000f96:	2002      	movs	r0, #2
 8000f98:	e7f9      	b.n	8000f8e <HAL_SPI_Receive_DMA+0xae>
  __HAL_LOCK(hspi);
 8000f9a:	2002      	movs	r0, #2
}
 8000f9c:	bd70      	pop	{r4, r5, r6, pc}
 8000f9e:	bf00      	nop
 8000fa0:	08000fb3 	.word	0x08000fb3
 8000fa4:	08000fed 	.word	0x08000fed
 8000fa8:	08000fcb 	.word	0x08000fcb

08000fac <HAL_SPI_RxCpltCallback>:
 8000fac:	4770      	bx	lr

08000fae <HAL_SPI_TxRxCpltCallback>:
 8000fae:	4770      	bx	lr

08000fb0 <HAL_SPI_RxHalfCpltCallback>:
 8000fb0:	4770      	bx	lr

08000fb2 <SPI_DMAHalfReceiveCplt>:
{
 8000fb2:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8000fb4:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000fb6:	f7ff fffb 	bl	8000fb0 <HAL_SPI_RxHalfCpltCallback>
 8000fba:	bd08      	pop	{r3, pc}

08000fbc <HAL_SPI_TxRxHalfCpltCallback>:
 8000fbc:	4770      	bx	lr

08000fbe <SPI_DMAHalfTransmitReceiveCplt>:
{
 8000fbe:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8000fc0:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000fc2:	f7ff fffb 	bl	8000fbc <HAL_SPI_TxRxHalfCpltCallback>
 8000fc6:	bd08      	pop	{r3, pc}

08000fc8 <HAL_SPI_ErrorCallback>:
 8000fc8:	4770      	bx	lr

08000fca <SPI_DMAError>:
  SPI_HandleTypeDef* hspi = (SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000fca:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000fcc:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8000fce:	6802      	ldr	r2, [r0, #0]
 8000fd0:	6853      	ldr	r3, [r2, #4]
 8000fd2:	f023 0303 	bic.w	r3, r3, #3
 8000fd6:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8000fd8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000fda:	f043 0310 	orr.w	r3, r3, #16
 8000fde:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 8000fe6:	f7ff ffef 	bl	8000fc8 <HAL_SPI_ErrorCallback>
 8000fea:	bd08      	pop	{r3, pc}

08000fec <SPI_DMAReceiveCplt>:
{
 8000fec:	b508      	push	{r3, lr}
 8000fee:	4603      	mov	r3, r0
  if((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8000ff0:	681b      	ldr	r3, [r3, #0]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000ff2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	069b      	lsls	r3, r3, #26
 8000ff8:	d41d      	bmi.n	8001036 <SPI_DMAReceiveCplt+0x4a>
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8000ffa:	6803      	ldr	r3, [r0, #0]
 8000ffc:	685a      	ldr	r2, [r3, #4]
 8000ffe:	f022 0203 	bic.w	r2, r2, #3
 8001002:	605a      	str	r2, [r3, #4]
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001004:	6842      	ldr	r2, [r0, #4]
 8001006:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800100a:	d10a      	bne.n	8001022 <SPI_DMAReceiveCplt+0x36>
 800100c:	6882      	ldr	r2, [r0, #8]
 800100e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001012:	d002      	beq.n	800101a <SPI_DMAReceiveCplt+0x2e>
 8001014:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001018:	d103      	bne.n	8001022 <SPI_DMAReceiveCplt+0x36>
      __HAL_SPI_DISABLE(hspi);
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001020:	601a      	str	r2, [r3, #0]
    hspi->RxXferCount = 0U;
 8001022:	2300      	movs	r3, #0
 8001024:	87c3      	strh	r3, [r0, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8001026:	2301      	movs	r3, #1
 8001028:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800102c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800102e:	b113      	cbz	r3, 8001036 <SPI_DMAReceiveCplt+0x4a>
      HAL_SPI_ErrorCallback(hspi);
 8001030:	f7ff ffca 	bl	8000fc8 <HAL_SPI_ErrorCallback>
      return;
 8001034:	bd08      	pop	{r3, pc}
  HAL_SPI_RxCpltCallback(hspi);
 8001036:	f7ff ffb9 	bl	8000fac <HAL_SPI_RxCpltCallback>
 800103a:	bd08      	pop	{r3, pc}

0800103c <SPI_DMATransmitReceiveCplt>:
{
 800103c:	b538      	push	{r3, r4, r5, lr}
 800103e:	4605      	mov	r5, r0
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001040:	6a44      	ldr	r4, [r0, #36]	; 0x24
  tickstart = HAL_GetTick();
 8001042:	f7ff f931 	bl	80002a8 <HAL_GetTick>
  if((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001046:	682b      	ldr	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8001048:	4602      	mov	r2, r0
  if((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	069b      	lsls	r3, r3, #26
 800104e:	d419      	bmi.n	8001084 <SPI_DMATransmitReceiveCplt+0x48>
    if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8001050:	2164      	movs	r1, #100	; 0x64
 8001052:	4620      	mov	r0, r4
 8001054:	f7ff feb9 	bl	8000dca <SPI_CheckFlag_BSY>
 8001058:	b118      	cbz	r0, 8001062 <SPI_DMATransmitReceiveCplt+0x26>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800105a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800105c:	f043 0320 	orr.w	r3, r3, #32
 8001060:	6563      	str	r3, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001062:	6822      	ldr	r2, [r4, #0]
 8001064:	6853      	ldr	r3, [r2, #4]
 8001066:	f023 0303 	bic.w	r3, r3, #3
 800106a:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 800106c:	2300      	movs	r3, #0
 800106e:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8001070:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8001072:	2301      	movs	r3, #1
 8001074:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001078:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800107a:	b11b      	cbz	r3, 8001084 <SPI_DMATransmitReceiveCplt+0x48>
      HAL_SPI_ErrorCallback(hspi);
 800107c:	4620      	mov	r0, r4
 800107e:	f7ff ffa3 	bl	8000fc8 <HAL_SPI_ErrorCallback>
      return;
 8001082:	bd38      	pop	{r3, r4, r5, pc}
  HAL_SPI_TxRxCpltCallback(hspi);
 8001084:	4620      	mov	r0, r4
 8001086:	f7ff ff92 	bl	8000fae <HAL_SPI_TxRxCpltCallback>
 800108a:	bd38      	pop	{r3, r4, r5, pc}

0800108c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800108c:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800108e:	4604      	mov	r4, r0
 8001090:	2800      	cmp	r0, #0
 8001092:	d034      	beq.n	80010fe <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001094:	2300      	movs	r3, #0
 8001096:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001098:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800109c:	b90b      	cbnz	r3, 80010a2 <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800109e:	f000 faf5 	bl	800168c <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80010a2:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80010a4:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80010a6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80010aa:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80010ac:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80010ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010b2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80010b4:	6863      	ldr	r3, [r4, #4]
 80010b6:	69a2      	ldr	r2, [r4, #24]
 80010b8:	4303      	orrs	r3, r0
 80010ba:	68e0      	ldr	r0, [r4, #12]
 80010bc:	4303      	orrs	r3, r0
 80010be:	6920      	ldr	r0, [r4, #16]
 80010c0:	4303      	orrs	r3, r0
 80010c2:	6960      	ldr	r0, [r4, #20]
 80010c4:	4303      	orrs	r3, r0
 80010c6:	69e0      	ldr	r0, [r4, #28]
 80010c8:	4303      	orrs	r3, r0
 80010ca:	6a20      	ldr	r0, [r4, #32]
 80010cc:	4303      	orrs	r3, r0
 80010ce:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80010d0:	4303      	orrs	r3, r0
 80010d2:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80010d6:	4303      	orrs	r3, r0
 80010d8:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80010da:	0c12      	lsrs	r2, r2, #16
 80010dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80010de:	f002 0204 	and.w	r2, r2, #4
 80010e2:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80010e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80010e6:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80010e8:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80010ea:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80010ec:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80010ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010f2:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 80010f4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80010f6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80010f8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 80010fc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80010fe:	2001      	movs	r0, #1
}
 8001100:	bd10      	pop	{r4, pc}

08001102 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001102:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8001106:	680d      	ldr	r5, [r1, #0]
 8001108:	f3c5 250f 	ubfx	r5, r5, #8, #16
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800110c:	fa95 f2a5 	rbit	r2, r5
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8001110:	f04f 090f 	mov.w	r9, #15
  pinpos = POSITION_VAL(pinmask);
 8001114:	fab2 f282 	clz	r2, r2
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8001118:	f04f 0803 	mov.w	r8, #3
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 800111c:	f04f 0c04 	mov.w	ip, #4
    if ((pinmask & (1U << pinpos)) != 0U)
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
      {
        currentpin = (0x00000101U << pinpos);
 8001120:	f240 1e01 	movw	lr, #257	; 0x101
  while ((pinmask  >> pinpos) != 0U)
 8001124:	fa35 f302 	lsrs.w	r3, r5, r2
 8001128:	d102      	bne.n	8001130 <LL_GPIO_Init+0x2e>
      }
    }
    pinpos++;
  }
  return (SUCCESS);
}
 800112a:	2001      	movs	r0, #1
 800112c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pinmask & (1U << pinpos)) != 0U)
 8001130:	2301      	movs	r3, #1
 8001132:	4093      	lsls	r3, r2
 8001134:	422b      	tst	r3, r5
 8001136:	d063      	beq.n	8001200 <LL_GPIO_Init+0xfe>
      if (pinpos < GPIO_PIN_MASK_POS)
 8001138:	2a07      	cmp	r2, #7
        currentpin = ((0x00010001U << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000U);
 800113a:	bf83      	ittte	hi
 800113c:	f04f 1401 	movhi.w	r4, #65537	; 0x10001
 8001140:	f1a2 0308 	subhi.w	r3, r2, #8
 8001144:	fa04 f303 	lslhi.w	r3, r4, r3
        currentpin = (0x00000101U << pinpos);
 8001148:	fa0e f302 	lslls.w	r3, lr, r2
        currentpin = ((0x00010001U << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000U);
 800114c:	bf88      	it	hi
 800114e:	f043 6380 	orrhi.w	r3, r3, #67108864	; 0x4000000
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8001152:	0e1e      	lsrs	r6, r3, #24
 8001154:	fa93 faa3 	rbit	sl, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8001158:	faba fa8a 	clz	sl, sl
 800115c:	fa93 fba3 	rbit	fp, r3
 8001160:	fabb fb8b 	clz	fp, fp
 8001164:	5984      	ldr	r4, [r0, r6]
 8001166:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800116a:	fa09 fa0a 	lsl.w	sl, r9, sl
 800116e:	ea24 0a0a 	bic.w	sl, r4, sl
 8001172:	684c      	ldr	r4, [r1, #4]
 8001174:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001178:	fa04 fb0b 	lsl.w	fp, r4, fp
 800117c:	ea4a 040b 	orr.w	r4, sl, fp
 8001180:	5184      	str	r4, [r0, r6]
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8001182:	68c4      	ldr	r4, [r0, #12]
 8001184:	ea4f 2a13 	mov.w	sl, r3, lsr #8
 8001188:	fa9a fbaa 	rbit	fp, sl
 800118c:	fabb fb8b 	clz	fp, fp
 8001190:	ea24 0a0a 	bic.w	sl, r4, sl
 8001194:	690c      	ldr	r4, [r1, #16]
 8001196:	fa04 f40b 	lsl.w	r4, r4, fp
 800119a:	ea4a 0404 	orr.w	r4, sl, r4
 800119e:	60c4      	str	r4, [r0, #12]
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80011a0:	684c      	ldr	r4, [r1, #4]
 80011a2:	f024 0408 	bic.w	r4, r4, #8
 80011a6:	2c01      	cmp	r4, #1
 80011a8:	d12a      	bne.n	8001200 <LL_GPIO_Init+0xfe>
 80011aa:	fa93 faa3 	rbit	sl, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 80011ae:	faba fa8a 	clz	sl, sl
 80011b2:	fa93 f4a3 	rbit	r4, r3
 80011b6:	fab4 f484 	clz	r4, r4
 80011ba:	5987      	ldr	r7, [r0, r6]
 80011bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80011c0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80011c4:	688c      	ldr	r4, [r1, #8]
 80011c6:	fa08 fa0a 	lsl.w	sl, r8, sl
 80011ca:	ea27 0a0a 	bic.w	sl, r7, sl
 80011ce:	fa04 f40b 	lsl.w	r4, r4, fp
 80011d2:	ea4a 0404 	orr.w	r4, sl, r4
 80011d6:	5184      	str	r4, [r0, r6]
 80011d8:	fa93 fba3 	rbit	fp, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 80011dc:	fabb fb8b 	clz	fp, fp
 80011e0:	fa93 f3a3 	rbit	r3, r3
 80011e4:	fab3 f383 	clz	r3, r3
 80011e8:	68cf      	ldr	r7, [r1, #12]
 80011ea:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80011ee:	fa0c fb0b 	lsl.w	fp, ip, fp
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	ea24 040b 	bic.w	r4, r4, fp
 80011f8:	fa07 f303 	lsl.w	r3, r7, r3
 80011fc:	431c      	orrs	r4, r3
 80011fe:	5184      	str	r4, [r0, r6]
    pinpos++;
 8001200:	3201      	adds	r2, #1
 8001202:	e78f      	b.n	8001124 <LL_GPIO_Init+0x22>

08001204 <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001204:	4b03      	ldr	r3, [pc, #12]	; (8001214 <RCC_GetHCLKClockFreq+0x10>)
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001206:	4a04      	ldr	r2, [pc, #16]	; (8001218 <RCC_GetHCLKClockFreq+0x14>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800120e:	5cd3      	ldrb	r3, [r2, r3]
}
 8001210:	40d8      	lsrs	r0, r3
 8001212:	4770      	bx	lr
 8001214:	40021000 	.word	0x40021000
 8001218:	080027e0 	.word	0x080027e0

0800121c <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800121c:	4b03      	ldr	r3, [pc, #12]	; (800122c <RCC_GetPCLK1ClockFreq+0x10>)
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800121e:	4a04      	ldr	r2, [pc, #16]	; (8001230 <RCC_GetPCLK1ClockFreq+0x14>)
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001226:	5cd3      	ldrb	r3, [r2, r3]
}
 8001228:	40d8      	lsrs	r0, r3
 800122a:	4770      	bx	lr
 800122c:	40021000 	.word	0x40021000
 8001230:	080027f0 	.word	0x080027f0

08001234 <RCC_GetPCLK2ClockFreq>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001234:	4b03      	ldr	r3, [pc, #12]	; (8001244 <RCC_GetPCLK2ClockFreq+0x10>)
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001236:	4a04      	ldr	r2, [pc, #16]	; (8001248 <RCC_GetPCLK2ClockFreq+0x14>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800123e:	5cd3      	ldrb	r3, [r2, r3]
}
 8001240:	40d8      	lsrs	r0, r3
 8001242:	4770      	bx	lr
 8001244:	40021000 	.word	0x40021000
 8001248:	080027f0 	.word	0x080027f0

0800124c <RCC_PLL_GetFreqDomain_SYS>:
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 800124c:	4b09      	ldr	r3, [pc, #36]	; (8001274 <RCC_PLL_GetFreqDomain_SYS+0x28>)
 800124e:	685a      	ldr	r2, [r3, #4]
 8001250:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8001254:	b162      	cbz	r2, 8001270 <RCC_PLL_GetFreqDomain_SYS+0x24>
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8001256:	6858      	ldr	r0, [r3, #4]
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
      break;

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8001258:	4a07      	ldr	r2, [pc, #28]	; (8001278 <RCC_PLL_GetFreqDomain_SYS+0x2c>)
 800125a:	f3c0 4040 	ubfx	r0, r0, #17, #1
 800125e:	3001      	adds	r0, #1
 8001260:	fbb2 f0f0 	udiv	r0, r2, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8001264:	685b      	ldr	r3, [r3, #4]

    default:
      pllinputfreq = HSI_VALUE / 2U;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8001266:	f3c3 4383 	ubfx	r3, r3, #18, #4
 800126a:	3302      	adds	r3, #2
}
 800126c:	4358      	muls	r0, r3
 800126e:	4770      	bx	lr
      pllinputfreq = HSI_VALUE / 2U;
 8001270:	4802      	ldr	r0, [pc, #8]	; (800127c <RCC_PLL_GetFreqDomain_SYS+0x30>)
 8001272:	e7f7      	b.n	8001264 <RCC_PLL_GetFreqDomain_SYS+0x18>
 8001274:	40021000 	.word	0x40021000
 8001278:	007a1200 	.word	0x007a1200
 800127c:	003d0900 	.word	0x003d0900

08001280 <RCC_GetSystemClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001280:	4b04      	ldr	r3, [pc, #16]	; (8001294 <RCC_GetSystemClockFreq+0x14>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f003 030c 	and.w	r3, r3, #12
  switch (LL_RCC_GetSysClkSource())
 8001288:	2b08      	cmp	r3, #8
 800128a:	d101      	bne.n	8001290 <RCC_GetSystemClockFreq+0x10>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800128c:	f7ff bfde 	b.w	800124c <RCC_PLL_GetFreqDomain_SYS>
}
 8001290:	4801      	ldr	r0, [pc, #4]	; (8001298 <RCC_GetSystemClockFreq+0x18>)
 8001292:	4770      	bx	lr
 8001294:	40021000 	.word	0x40021000
 8001298:	007a1200 	.word	0x007a1200

0800129c <LL_RCC_GetSystemClocksFreq>:
{
 800129c:	b508      	push	{r3, lr}
 800129e:	4601      	mov	r1, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80012a0:	f7ff ffee 	bl	8001280 <RCC_GetSystemClockFreq>
 80012a4:	6008      	str	r0, [r1, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80012a6:	f7ff ffad 	bl	8001204 <RCC_GetHCLKClockFreq>
 80012aa:	6048      	str	r0, [r1, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80012ac:	f7ff ffb6 	bl	800121c <RCC_GetPCLK1ClockFreq>
 80012b0:	6088      	str	r0, [r1, #8]
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80012b2:	6848      	ldr	r0, [r1, #4]
 80012b4:	f7ff ffbe 	bl	8001234 <RCC_GetPCLK2ClockFreq>
 80012b8:	60c8      	str	r0, [r1, #12]
 80012ba:	bd08      	pop	{r3, pc}

080012bc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80012bc:	b530      	push	{r4, r5, lr}
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80012be:	68c3      	ldr	r3, [r0, #12]
 80012c0:	b085      	sub	sp, #20
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80012c2:	049b      	lsls	r3, r3, #18
{
 80012c4:	4604      	mov	r4, r0
 80012c6:	460d      	mov	r5, r1
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80012c8:	d502      	bpl.n	80012d0 <LL_USART_Init+0x14>
  ErrorStatus status = ERROR;
 80012ca:	2000      	movs	r0, #0
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 80012cc:	b005      	add	sp, #20
 80012ce:	bd30      	pop	{r4, r5, pc}
    MODIFY_REG(USARTx->CR1,
 80012d0:	684b      	ldr	r3, [r1, #4]
 80012d2:	68c9      	ldr	r1, [r1, #12]
 80012d4:	68c2      	ldr	r2, [r0, #12]
 80012d6:	430b      	orrs	r3, r1
 80012d8:	6929      	ldr	r1, [r5, #16]
 80012da:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80012de:	430b      	orrs	r3, r1
 80012e0:	f022 020c 	bic.w	r2, r2, #12
 80012e4:	4313      	orrs	r3, r2
 80012e6:	60c3      	str	r3, [r0, #12]
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80012e8:	6903      	ldr	r3, [r0, #16]
 80012ea:	68aa      	ldr	r2, [r5, #8]
 80012ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80012f0:	4313      	orrs	r3, r2
 80012f2:	6103      	str	r3, [r0, #16]
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80012f4:	6943      	ldr	r3, [r0, #20]
 80012f6:	696a      	ldr	r2, [r5, #20]
 80012f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012fc:	4313      	orrs	r3, r2
 80012fe:	6143      	str	r3, [r0, #20]
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001300:	4668      	mov	r0, sp
 8001302:	f7ff ffcb 	bl	800129c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001306:	4b17      	ldr	r3, [pc, #92]	; (8001364 <LL_USART_Init+0xa8>)
 8001308:	429c      	cmp	r4, r3
 800130a:	d119      	bne.n	8001340 <LL_USART_Init+0x84>
      periphclk = rcc_clocks.PCLK2_Frequency;
 800130c:	9903      	ldr	r1, [sp, #12]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800130e:	2900      	cmp	r1, #0
 8001310:	d0db      	beq.n	80012ca <LL_USART_Init+0xe>
        && (USART_InitStruct->BaudRate != 0U))
 8001312:	682a      	ldr	r2, [r5, #0]
 8001314:	2a00      	cmp	r2, #0
 8001316:	d0d8      	beq.n	80012ca <LL_USART_Init+0xe>
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001318:	2319      	movs	r3, #25
 800131a:	434b      	muls	r3, r1
 800131c:	0092      	lsls	r2, r2, #2
 800131e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001322:	2264      	movs	r2, #100	; 0x64
 8001324:	fbb3 f1f2 	udiv	r1, r3, r2
 8001328:	fb02 3311 	mls	r3, r2, r1, r3
 800132c:	011b      	lsls	r3, r3, #4
 800132e:	3332      	adds	r3, #50	; 0x32
 8001330:	fbb3 f3f2 	udiv	r3, r3, r2
 8001334:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8001338:	b29b      	uxth	r3, r3
 800133a:	60a3      	str	r3, [r4, #8]
      status = SUCCESS;
 800133c:	2001      	movs	r0, #1
 800133e:	e7c5      	b.n	80012cc <LL_USART_Init+0x10>
    else if (USARTx == USART2)
 8001340:	4b09      	ldr	r3, [pc, #36]	; (8001368 <LL_USART_Init+0xac>)
 8001342:	429c      	cmp	r4, r3
 8001344:	d101      	bne.n	800134a <LL_USART_Init+0x8e>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001346:	9902      	ldr	r1, [sp, #8]
 8001348:	e7e1      	b.n	800130e <LL_USART_Init+0x52>
    else if (USARTx == USART3)
 800134a:	4b08      	ldr	r3, [pc, #32]	; (800136c <LL_USART_Init+0xb0>)
 800134c:	429c      	cmp	r4, r3
 800134e:	d0fa      	beq.n	8001346 <LL_USART_Init+0x8a>
    else if (USARTx == UART4)
 8001350:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001354:	429c      	cmp	r4, r3
 8001356:	d0f6      	beq.n	8001346 <LL_USART_Init+0x8a>
    else if (USARTx == UART5)
 8001358:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800135c:	429c      	cmp	r4, r3
 800135e:	d1b4      	bne.n	80012ca <LL_USART_Init+0xe>
 8001360:	e7f1      	b.n	8001346 <LL_USART_Init+0x8a>
 8001362:	bf00      	nop
 8001364:	40013800 	.word	0x40013800
 8001368:	40004400 	.word	0x40004400
 800136c:	40004800 	.word	0x40004800

08001370 <_write>:
int _write(int file, char* ptr, int len)
{
  //HAL_UART_Transmit(&huart2, p, len, 10);
  int DataIdx;

  for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001370:	460b      	mov	r3, r1
{
 8001372:	b510      	push	{r4, lr}
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001374:	4806      	ldr	r0, [pc, #24]	; (8001390 <_write+0x20>)
  for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001376:	1a5c      	subs	r4, r3, r1
 8001378:	4294      	cmp	r4, r2
 800137a:	db01      	blt.n	8001380 <_write+0x10>
      //We can put some timeout here
    }
    LL_USART_TransmitData8(USART2, *ptr++);
  }
  return len;
}
 800137c:	4610      	mov	r0, r2
 800137e:	bd10      	pop	{r4, pc}
 8001380:	6804      	ldr	r4, [r0, #0]
    while(!LL_USART_IsActiveFlag_TXE(USART2))
 8001382:	0624      	lsls	r4, r4, #24
 8001384:	d5fc      	bpl.n	8001380 <_write+0x10>
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 8001386:	f813 4b01 	ldrb.w	r4, [r3], #1
 800138a:	6044      	str	r4, [r0, #4]
 800138c:	e7f3      	b.n	8001376 <_write+0x6>
 800138e:	bf00      	nop
 8001390:	40004400 	.word	0x40004400

08001394 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001394:	b510      	push	{r4, lr}
 8001396:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001398:	2228      	movs	r2, #40	; 0x28
 800139a:	2100      	movs	r1, #0
 800139c:	a806      	add	r0, sp, #24
 800139e:	f000 fc0e 	bl	8001bbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013a2:	2100      	movs	r1, #0
 80013a4:	2214      	movs	r2, #20
 80013a6:	a801      	add	r0, sp, #4
 80013a8:	f000 fc09 	bl	8001bbe <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013b0:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b2:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b4:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013b6:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013b8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013bc:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013be:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013c0:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013c2:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c4:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c6:	f7ff fa3f 	bl	8000848 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ca:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d2:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013d4:	4621      	mov	r1, r4
 80013d6:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d8:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013da:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013dc:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013de:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013e0:	f7ff fbfa 	bl	8000bd8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80013e4:	b010      	add	sp, #64	; 0x40
 80013e6:	bd10      	pop	{r4, pc}

080013e8 <spi_proc>:

    //?? 
    uint8_t spi_buf[MAX_DMA_BUFFER_SIZE];

    //DMA  ?
    spiCurIndex = (uint16_t)(MAX_DMA_BUFFER_SIZE-hdma_spi2_rx.Instance->CNDTR);
 80013e8:	4b22      	ldr	r3, [pc, #136]	; (8001474 <spi_proc+0x8c>)
{
 80013ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    spiCurIndex = (uint16_t)(MAX_DMA_BUFFER_SIZE-hdma_spi2_rx.Instance->CNDTR);
 80013ee:	681b      	ldr	r3, [r3, #0]
    //printf("%02X", (uint8_t)(spiCurIndex & 0x00FF));  // Lower value of 16
    //printf("\r\n");

    //??? ???  ?? DMA  ?? ?
    //???? ?? ???? ?? DMA  ?? ????.
    if(spiCurIndex != spiPrevIndex)
 80013f0:	4e21      	ldr	r6, [pc, #132]	; (8001478 <spi_proc+0x90>)
    spiCurIndex = (uint16_t)(MAX_DMA_BUFFER_SIZE-hdma_spi2_rx.Instance->CNDTR);
 80013f2:	685c      	ldr	r4, [r3, #4]
    if(spiCurIndex != spiPrevIndex)
 80013f4:	8831      	ldrh	r1, [r6, #0]
    spiCurIndex = (uint16_t)(MAX_DMA_BUFFER_SIZE-hdma_spi2_rx.Instance->CNDTR);
 80013f6:	f5c4 6480 	rsb	r4, r4, #1024	; 0x400
 80013fa:	b2a4      	uxth	r4, r4
 80013fc:	4b1f      	ldr	r3, [pc, #124]	; (800147c <spi_proc+0x94>)
    if(spiCurIndex != spiPrevIndex)
 80013fe:	428c      	cmp	r4, r1
{
 8001400:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
    spiCurIndex = (uint16_t)(MAX_DMA_BUFFER_SIZE-hdma_spi2_rx.Instance->CNDTR);
 8001404:	801c      	strh	r4, [r3, #0]
    if(spiCurIndex != spiPrevIndex)
 8001406:	d031      	beq.n	800146c <spi_proc+0x84>
 8001408:	4d1d      	ldr	r5, [pc, #116]	; (8001480 <spi_proc+0x98>)
    {
        //??? ??? ?? DMA  ?? ???
        //??? ??? ? ? ????  ???.
        if(spiPrevIndex > spiCurIndex)
 800140a:	d22a      	bcs.n	8001462 <spi_proc+0x7a>
        {
            tail = (MAX_DMA_BUFFER_SIZE - spiPrevIndex);
 800140c:	f5c1 6780 	rsb	r7, r1, #1024	; 0x400
            rxlen = spiCurIndex - tail;
            //memcpy(spi_buf, &spiDMABuf[spiPrevIndex], tail);
            memcpy(spi_buf, &Rx[spiPrevIndex], tail);
 8001410:	b2bf      	uxth	r7, r7
 8001412:	463a      	mov	r2, r7
 8001414:	4429      	add	r1, r5
 8001416:	4668      	mov	r0, sp
 8001418:	f000 fbc6 	bl	8001ba8 <memcpy>
            memcpy(&spi_buf[tail], &Rx[0], spiCurIndex);
 800141c:	4622      	mov	r2, r4
 800141e:	4629      	mov	r1, r5
 8001420:	eb0d 0007 	add.w	r0, sp, r7
            rxlen = spiCurIndex + tail;
        }
        else
        {
            rxlen = spiCurIndex - spiPrevIndex;
            memcpy(spi_buf, &Rx[spiPrevIndex], rxlen);
 8001424:	f000 fbc0 	bl	8001ba8 <memcpy>
        }
        //?? ???  ?? 
        spiPrevIndex = spiCurIndex;
 8001428:	2300      	movs	r3, #0
 800142a:	8034      	strh	r4, [r6, #0]
        {
          if(((i+1) % 4) == 0 )
            printf("%02X \r\n", Rx[i]);

          else
            printf("%02X ", Rx[i]);
 800142c:	4f15      	ldr	r7, [pc, #84]	; (8001484 <spi_proc+0x9c>)
            printf("%02X \r\n", Rx[i]);
 800142e:	f8df 8060 	ldr.w	r8, [pc, #96]	; 8001490 <spi_proc+0xa8>
            fflush (stdout);    // for HAL Delay
 8001432:	4e15      	ldr	r6, [pc, #84]	; (8001488 <spi_proc+0xa0>)
 8001434:	1c5c      	adds	r4, r3, #1
            printf("%02X \r\n", Rx[i]);
 8001436:	5ce9      	ldrb	r1, [r5, r3]
          if(((i+1) % 4) == 0 )
 8001438:	07a3      	lsls	r3, r4, #30
            printf("%02X \r\n", Rx[i]);
 800143a:	bf0c      	ite	eq
 800143c:	4640      	moveq	r0, r8
            printf("%02X ", Rx[i]);
 800143e:	4638      	movne	r0, r7
 8001440:	f000 fc70 	bl	8001d24 <iprintf>
            fflush (stdout);    // for HAL Delay
 8001444:	6833      	ldr	r3, [r6, #0]
 8001446:	6898      	ldr	r0, [r3, #8]
 8001448:	f000 faae 	bl	80019a8 <fflush>
        for(i=0; i<MAX_DMA_BUFFER_SIZE; i++)
 800144c:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8001450:	4623      	mov	r3, r4
 8001452:	d1ef      	bne.n	8001434 <spi_proc+0x4c>
        }
        printf("\r\n");
 8001454:	480d      	ldr	r0, [pc, #52]	; (800148c <spi_proc+0xa4>)
        //
    }
}
 8001456:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 800145a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        printf("\r\n");
 800145e:	f000 bcd5 	b.w	8001e0c <puts>
            rxlen = spiCurIndex - spiPrevIndex;
 8001462:	1a62      	subs	r2, r4, r1
            memcpy(spi_buf, &Rx[spiPrevIndex], rxlen);
 8001464:	b292      	uxth	r2, r2
 8001466:	4429      	add	r1, r5
 8001468:	4668      	mov	r0, sp
 800146a:	e7db      	b.n	8001424 <spi_proc+0x3c>
}
 800146c:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 8001470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001474:	20000500 	.word	0x20000500
 8001478:	20000496 	.word	0x20000496
 800147c:	20000494 	.word	0x20000494
 8001480:	20000094 	.word	0x20000094
 8001484:	080027d8 	.word	0x080027d8
 8001488:	20000014 	.word	0x20000014
 800148c:	080027de 	.word	0x080027de
 8001490:	080027d0 	.word	0x080027d0

08001494 <main>:
{
 8001494:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001496:	4c64      	ldr	r4, [pc, #400]	; (8001628 <main+0x194>)
{
 8001498:	b092      	sub	sp, #72	; 0x48
  HAL_Init();
 800149a:	f7fe fee7 	bl	800026c <HAL_Init>
  SystemClock_Config();
 800149e:	f7ff ff79 	bl	8001394 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a2:	2210      	movs	r2, #16
 80014a4:	2100      	movs	r1, #0
 80014a6:	a80c      	add	r0, sp, #48	; 0x30
 80014a8:	f000 fb89 	bl	8001bbe <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ac:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOD, COL_LED_Pin|SOCKET_LED_Pin, GPIO_PIN_RESET);
 80014ae:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b0:	f043 0304 	orr.w	r3, r3, #4
 80014b4:	61a3      	str	r3, [r4, #24]
 80014b6:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOD, COL_LED_Pin|SOCKET_LED_Pin, GPIO_PIN_RESET);
 80014b8:	210c      	movs	r1, #12
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	9302      	str	r3, [sp, #8]
 80014c0:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c2:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOD, COL_LED_Pin|SOCKET_LED_Pin, GPIO_PIN_RESET);
 80014c4:	4859      	ldr	r0, [pc, #356]	; (800162c <main+0x198>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c6:	f043 0308 	orr.w	r3, r3, #8
 80014ca:	61a3      	str	r3, [r4, #24]
 80014cc:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2500      	movs	r5, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d0:	f003 0308 	and.w	r3, r3, #8
 80014d4:	9303      	str	r3, [sp, #12]
 80014d6:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014d8:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pin = COL_LED_Pin|SOCKET_LED_Pin;
 80014da:	f04f 090c 	mov.w	r9, #12
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014de:	f043 0320 	orr.w	r3, r3, #32
 80014e2:	61a3      	str	r3, [r4, #24]
 80014e4:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e6:	f04f 0a02 	mov.w	sl, #2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ea:	f003 0320 	and.w	r3, r3, #32
 80014ee:	9304      	str	r3, [sp, #16]
 80014f0:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOD, COL_LED_Pin|SOCKET_LED_Pin, GPIO_PIN_RESET);
 80014f2:	f7ff f99f 	bl	8000834 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f6:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014f8:	a90c      	add	r1, sp, #48	; 0x30
 80014fa:	484c      	ldr	r0, [pc, #304]	; (800162c <main+0x198>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fc:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pin = COL_LED_Pin|SOCKET_LED_Pin;
 80014fe:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001504:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001508:	f7ff f8a8 	bl	800065c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800150c:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800150e:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6163      	str	r3, [r4, #20]
 8001516:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001518:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001520:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001522:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001524:	f7fe feea 	bl	80002fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001528:	200e      	movs	r0, #14
 800152a:	f7fe ff1b 	bl	8000364 <HAL_NVIC_EnableIRQ>
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800152e:	f44f 6880 	mov.w	r8, #1024	; 0x400
  hspi2.Init.CRCPolynomial = 10;
 8001532:	230a      	movs	r3, #10
  hspi2.Instance = SPI2;
 8001534:	4e3e      	ldr	r6, [pc, #248]	; (8001630 <main+0x19c>)
 8001536:	4f3f      	ldr	r7, [pc, #252]	; (8001634 <main+0x1a0>)
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001538:	4630      	mov	r0, r6
  hspi2.Init.CRCPolynomial = 10;
 800153a:	62f3      	str	r3, [r6, #44]	; 0x2c
  hspi2.Instance = SPI2;
 800153c:	6037      	str	r7, [r6, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800153e:	6075      	str	r5, [r6, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001540:	f8c6 8008 	str.w	r8, [r6, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001544:	60f5      	str	r5, [r6, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001546:	f8c6 a010 	str.w	sl, [r6, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800154a:	6175      	str	r5, [r6, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800154c:	61b5      	str	r5, [r6, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800154e:	61f5      	str	r5, [r6, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001550:	6235      	str	r5, [r6, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001552:	6275      	str	r5, [r6, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001554:	62b5      	str	r5, [r6, #40]	; 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001556:	f7ff fd99 	bl	800108c <HAL_SPI_Init>
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800155a:	2218      	movs	r2, #24
 800155c:	4629      	mov	r1, r5
 800155e:	a80c      	add	r0, sp, #48	; 0x30
 8001560:	f000 fb2d 	bl	8001bbe <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	2214      	movs	r2, #20
 8001566:	4629      	mov	r1, r5
 8001568:	a807      	add	r0, sp, #28
 800156a:	f000 fb28 	bl	8001bbe <memset>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800156e:	69e3      	ldr	r3, [r4, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001570:	a907      	add	r1, sp, #28
 8001572:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001576:	61e3      	str	r3, [r4, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001578:	69e3      	ldr	r3, [r4, #28]
 800157a:	482f      	ldr	r0, [pc, #188]	; (8001638 <main+0x1a4>)
 800157c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001580:	9306      	str	r3, [sp, #24]
  (void)tmpreg;
 8001582:	9b06      	ldr	r3, [sp, #24]
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001584:	69a3      	ldr	r3, [r4, #24]
 8001586:	f043 0304 	orr.w	r3, r3, #4
 800158a:	61a3      	str	r3, [r4, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800158c:	69a3      	ldr	r3, [r4, #24]
  LL_USART_Init(USART2, &USART_InitStruct);
 800158e:	f5a4 34e6 	sub.w	r4, r4, #117760	; 0x1cc00
 8001592:	f003 0304 	and.w	r3, r3, #4
 8001596:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 8001598:	9b05      	ldr	r3, [sp, #20]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800159a:	f240 4304 	movw	r3, #1028	; 0x404
 800159e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80015a0:	2309      	movs	r3, #9
 80015a2:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80015a4:	2303      	movs	r3, #3
 80015a6:	9309      	str	r3, [sp, #36]	; 0x24
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a8:	f7ff fdab 	bl	8001102 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80015ac:	f640 0308 	movw	r3, #2056	; 0x808
 80015b0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 80015b2:	2304      	movs	r3, #4
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b4:	a907      	add	r1, sp, #28
 80015b6:	4820      	ldr	r0, [pc, #128]	; (8001638 <main+0x1a4>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 80015b8:	9308      	str	r3, [sp, #32]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ba:	f7ff fda2 	bl	8001102 <LL_GPIO_Init>
  USART_InitStruct.BaudRate = 115200;
 80015be:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  LL_USART_Init(USART2, &USART_InitStruct);
 80015c2:	a90c      	add	r1, sp, #48	; 0x30
 80015c4:	4620      	mov	r0, r4
  USART_InitStruct.BaudRate = 115200;
 80015c6:	930c      	str	r3, [sp, #48]	; 0x30
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80015c8:	950d      	str	r5, [sp, #52]	; 0x34
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80015ca:	950e      	str	r5, [sp, #56]	; 0x38
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80015cc:	950f      	str	r5, [sp, #60]	; 0x3c
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80015ce:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80015d2:	9511      	str	r5, [sp, #68]	; 0x44
  LL_USART_Init(USART2, &USART_InitStruct);
 80015d4:	f7ff fe72 	bl	80012bc <LL_USART_Init>
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80015d8:	6923      	ldr	r3, [r4, #16]
  HAL_SPI_Receive_DMA(&hspi2, Rx, RX_BUF_SIZE);
 80015da:	4642      	mov	r2, r8
 80015dc:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80015e0:	6123      	str	r3, [r4, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80015e2:	6963      	ldr	r3, [r4, #20]
 80015e4:	4915      	ldr	r1, [pc, #84]	; (800163c <main+0x1a8>)
 80015e6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80015ea:	6163      	str	r3, [r4, #20]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80015ec:	68e3      	ldr	r3, [r4, #12]
 80015ee:	4630      	mov	r0, r6
 80015f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015f4:	60e3      	str	r3, [r4, #12]
  SPI2->CR2 |= 0x0040;    // RXNE interrupt enable
 80015f6:	687b      	ldr	r3, [r7, #4]
    HAL_GPIO_TogglePin(SOCKET_LED_GPIO_Port, SOCKET_LED_Pin);
 80015f8:	f504 4450 	add.w	r4, r4, #53248	; 0xd000
  SPI2->CR2 |= 0x0040;    // RXNE interrupt enable
 80015fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001600:	607b      	str	r3, [r7, #4]
  SPI2->CR1 |= 0x0040;    // SPI enable
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001608:	603b      	str	r3, [r7, #0]
  SPI2->DR = Tx[0];       // Write initial byte
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <main+0x1ac>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	60fb      	str	r3, [r7, #12]
  HAL_SPI_Receive_DMA(&hspi2, Rx, RX_BUF_SIZE);
 8001610:	f7ff fc66 	bl	8000ee0 <HAL_SPI_Receive_DMA>
    HAL_GPIO_TogglePin(SOCKET_LED_GPIO_Port, SOCKET_LED_Pin);
 8001614:	4620      	mov	r0, r4
 8001616:	2108      	movs	r1, #8
 8001618:	f7ff f911 	bl	800083e <HAL_GPIO_TogglePin>
    spi_proc();
 800161c:	f7ff fee4 	bl	80013e8 <spi_proc>
    HAL_Delay(200);
 8001620:	20c8      	movs	r0, #200	; 0xc8
 8001622:	f7fe fe47 	bl	80002b4 <HAL_Delay>
 8001626:	e7f5      	b.n	8001614 <main+0x180>
 8001628:	40021000 	.word	0x40021000
 800162c:	40011400 	.word	0x40011400
 8001630:	200004a8 	.word	0x200004a8
 8001634:	40003800 	.word	0x40003800
 8001638:	40010800 	.word	0x40010800
 800163c:	20000094 	.word	0x20000094
 8001640:	20000008 	.word	0x20000008

08001644 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001644:	4770      	bx	lr
	...

08001648 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001648:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <HAL_MspInit+0x3c>)
{
 800164a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800164c:	699a      	ldr	r2, [r3, #24]
 800164e:	f042 0201 	orr.w	r2, r2, #1
 8001652:	619a      	str	r2, [r3, #24]
 8001654:	699a      	ldr	r2, [r3, #24]
 8001656:	f002 0201 	and.w	r2, r2, #1
 800165a:	9200      	str	r2, [sp, #0]
 800165c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800165e:	69da      	ldr	r2, [r3, #28]
 8001660:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001664:	61da      	str	r2, [r3, #28]
 8001666:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001668:	4a07      	ldr	r2, [pc, #28]	; (8001688 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800166a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166e:	9301      	str	r3, [sp, #4]
 8001670:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001672:	6853      	ldr	r3, [r2, #4]
 8001674:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001678:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800167c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800167e:	b002      	add	sp, #8
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	40021000 	.word	0x40021000
 8001688:	40010000 	.word	0x40010000

0800168c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800168c:	b530      	push	{r4, r5, lr}
 800168e:	4605      	mov	r5, r0
 8001690:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001692:	2210      	movs	r2, #16
 8001694:	2100      	movs	r1, #0
 8001696:	a802      	add	r0, sp, #8
 8001698:	f000 fa91 	bl	8001bbe <memset>
  if(hspi->Instance==SPI2)
 800169c:	682a      	ldr	r2, [r5, #0]
 800169e:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <HAL_SPI_MspInit+0x7c>)
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d12f      	bne.n	8001704 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016a4:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 80016a8:	69da      	ldr	r2, [r3, #28]
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016aa:	4818      	ldr	r0, [pc, #96]	; (800170c <HAL_SPI_MspInit+0x80>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80016b0:	61da      	str	r2, [r3, #28]
 80016b2:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b4:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016b6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80016ba:	9200      	str	r2, [sp, #0]
 80016bc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016be:	699a      	ldr	r2, [r3, #24]

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80016c0:	4c13      	ldr	r4, [pc, #76]	; (8001710 <HAL_SPI_MspInit+0x84>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c2:	f042 0208 	orr.w	r2, r2, #8
 80016c6:	619a      	str	r2, [r3, #24]
 80016c8:	699b      	ldr	r3, [r3, #24]
 80016ca:	f003 0308 	and.w	r3, r3, #8
 80016ce:	9301      	str	r3, [sp, #4]
 80016d0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80016d2:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80016d6:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d8:	f7fe ffc0 	bl	800065c <HAL_GPIO_Init>
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016dc:	2280      	movs	r2, #128	; 0x80
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80016de:	4b0d      	ldr	r3, [pc, #52]	; (8001714 <HAL_SPI_MspInit+0x88>)
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016e0:	60e2      	str	r2, [r4, #12]
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80016e2:	6023      	str	r3, [r4, #0]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80016e4:	2220      	movs	r2, #32
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016e6:	2300      	movs	r3, #0
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80016e8:	4620      	mov	r0, r4
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016ea:	6063      	str	r3, [r4, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016ec:	60a3      	str	r3, [r4, #8]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016ee:	6123      	str	r3, [r4, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016f0:	6163      	str	r3, [r4, #20]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80016f2:	61a2      	str	r2, [r4, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016f4:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80016f6:	f7fe fe57 	bl	80003a8 <HAL_DMA_Init>
 80016fa:	b108      	cbz	r0, 8001700 <HAL_SPI_MspInit+0x74>
    {
      Error_Handler();
 80016fc:	f7ff ffa2 	bl	8001644 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001700:	64ec      	str	r4, [r5, #76]	; 0x4c
 8001702:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001704:	b007      	add	sp, #28
 8001706:	bd30      	pop	{r4, r5, pc}
 8001708:	40003800 	.word	0x40003800
 800170c:	40010c00 	.word	0x40010c00
 8001710:	20000500 	.word	0x20000500
 8001714:	40020044 	.word	0x40020044

08001718 <NMI_Handler>:
 8001718:	4770      	bx	lr

0800171a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800171a:	e7fe      	b.n	800171a <HardFault_Handler>

0800171c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800171c:	e7fe      	b.n	800171c <MemManage_Handler>

0800171e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800171e:	e7fe      	b.n	800171e <BusFault_Handler>

08001720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001720:	e7fe      	b.n	8001720 <UsageFault_Handler>

08001722 <SVC_Handler>:
 8001722:	4770      	bx	lr

08001724 <DebugMon_Handler>:
 8001724:	4770      	bx	lr

08001726 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001726:	4770      	bx	lr

08001728 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001728:	f7fe bdb2 	b.w	8000290 <HAL_IncTick>

0800172c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800172c:	4801      	ldr	r0, [pc, #4]	; (8001734 <DMA1_Channel4_IRQHandler+0x8>)
 800172e:	f7fe beb9 	b.w	80004a4 <HAL_DMA_IRQHandler>
 8001732:	bf00      	nop
 8001734:	20000500 	.word	0x20000500

08001738 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001738:	b570      	push	{r4, r5, r6, lr}
 800173a:	460e      	mov	r6, r1
 800173c:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800173e:	460c      	mov	r4, r1
 8001740:	1ba3      	subs	r3, r4, r6
 8001742:	429d      	cmp	r5, r3
 8001744:	dc01      	bgt.n	800174a <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001746:	4628      	mov	r0, r5
 8001748:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 800174a:	f3af 8000 	nop.w
 800174e:	f804 0b01 	strb.w	r0, [r4], #1
 8001752:	e7f5      	b.n	8001740 <_read+0x8>

08001754 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001754:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001756:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <_sbrk+0x2c>)
{
 8001758:	4602      	mov	r2, r0
	if (heap_end == 0)
 800175a:	6819      	ldr	r1, [r3, #0]
 800175c:	b909      	cbnz	r1, 8001762 <_sbrk+0xe>
		heap_end = &end;
 800175e:	4909      	ldr	r1, [pc, #36]	; (8001784 <_sbrk+0x30>)
 8001760:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001762:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001764:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001766:	4402      	add	r2, r0
 8001768:	428a      	cmp	r2, r1
 800176a:	d906      	bls.n	800177a <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800176c:	f000 f864 	bl	8001838 <__errno>
 8001770:	230c      	movs	r3, #12
 8001772:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001774:	f04f 30ff 	mov.w	r0, #4294967295
 8001778:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800177a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 800177c:	bd08      	pop	{r3, pc}
 800177e:	bf00      	nop
 8001780:	20000498 	.word	0x20000498
 8001784:	20000548 	.word	0x20000548

08001788 <_close>:

int _close(int file)
{
	return -1;
}
 8001788:	f04f 30ff 	mov.w	r0, #4294967295
 800178c:	4770      	bx	lr

0800178e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800178e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8001792:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8001794:	604b      	str	r3, [r1, #4]
}
 8001796:	4770      	bx	lr

08001798 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001798:	2001      	movs	r0, #1
 800179a:	4770      	bx	lr

0800179c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800179c:	2000      	movs	r0, #0
 800179e:	4770      	bx	lr

080017a0 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80017a0:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <SystemInit+0x40>)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	f042 0201 	orr.w	r2, r2, #1
 80017a8:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80017aa:	6859      	ldr	r1, [r3, #4]
 80017ac:	4a0d      	ldr	r2, [pc, #52]	; (80017e4 <SystemInit+0x44>)
 80017ae:	400a      	ands	r2, r1
 80017b0:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80017b8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80017bc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80017c4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80017cc:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80017ce:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80017d2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80017d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017d8:	4b03      	ldr	r3, [pc, #12]	; (80017e8 <SystemInit+0x48>)
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	40021000 	.word	0x40021000
 80017e4:	f8ff0000 	.word	0xf8ff0000
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80017ec:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80017ee:	e003      	b.n	80017f8 <LoopCopyDataInit>

080017f0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80017f0:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80017f2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80017f4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80017f6:	3104      	adds	r1, #4

080017f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80017f8:	480a      	ldr	r0, [pc, #40]	; (8001824 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80017fa:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80017fc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80017fe:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001800:	d3f6      	bcc.n	80017f0 <CopyDataInit>
  ldr r2, =_sbss
 8001802:	4a0a      	ldr	r2, [pc, #40]	; (800182c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001804:	e002      	b.n	800180c <LoopFillZerobss>

08001806 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001806:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001808:	f842 3b04 	str.w	r3, [r2], #4

0800180c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800180c:	4b08      	ldr	r3, [pc, #32]	; (8001830 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800180e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001810:	d3f9      	bcc.n	8001806 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001812:	f7ff ffc5 	bl	80017a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001816:	f000 f9a3 	bl	8001b60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800181a:	f7ff fe3b 	bl	8001494 <main>
  bx lr
 800181e:	4770      	bx	lr
  ldr r3, =_sidata
 8001820:	08002898 	.word	0x08002898
  ldr r0, =_sdata
 8001824:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001828:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 800182c:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8001830:	20000548 	.word	0x20000548

08001834 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001834:	e7fe      	b.n	8001834 <ADC1_2_IRQHandler>
	...

08001838 <__errno>:
 8001838:	4b01      	ldr	r3, [pc, #4]	; (8001840 <__errno+0x8>)
 800183a:	6818      	ldr	r0, [r3, #0]
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	20000014 	.word	0x20000014

08001844 <__sflush_r>:
 8001844:	898a      	ldrh	r2, [r1, #12]
 8001846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800184a:	4605      	mov	r5, r0
 800184c:	0710      	lsls	r0, r2, #28
 800184e:	460c      	mov	r4, r1
 8001850:	d45a      	bmi.n	8001908 <__sflush_r+0xc4>
 8001852:	684b      	ldr	r3, [r1, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	dc05      	bgt.n	8001864 <__sflush_r+0x20>
 8001858:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800185a:	2b00      	cmp	r3, #0
 800185c:	dc02      	bgt.n	8001864 <__sflush_r+0x20>
 800185e:	2000      	movs	r0, #0
 8001860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001864:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001866:	2e00      	cmp	r6, #0
 8001868:	d0f9      	beq.n	800185e <__sflush_r+0x1a>
 800186a:	2300      	movs	r3, #0
 800186c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001870:	682f      	ldr	r7, [r5, #0]
 8001872:	602b      	str	r3, [r5, #0]
 8001874:	d033      	beq.n	80018de <__sflush_r+0x9a>
 8001876:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001878:	89a3      	ldrh	r3, [r4, #12]
 800187a:	075a      	lsls	r2, r3, #29
 800187c:	d505      	bpl.n	800188a <__sflush_r+0x46>
 800187e:	6863      	ldr	r3, [r4, #4]
 8001880:	1ac0      	subs	r0, r0, r3
 8001882:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001884:	b10b      	cbz	r3, 800188a <__sflush_r+0x46>
 8001886:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001888:	1ac0      	subs	r0, r0, r3
 800188a:	2300      	movs	r3, #0
 800188c:	4602      	mov	r2, r0
 800188e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001890:	6a21      	ldr	r1, [r4, #32]
 8001892:	4628      	mov	r0, r5
 8001894:	47b0      	blx	r6
 8001896:	1c43      	adds	r3, r0, #1
 8001898:	89a3      	ldrh	r3, [r4, #12]
 800189a:	d106      	bne.n	80018aa <__sflush_r+0x66>
 800189c:	6829      	ldr	r1, [r5, #0]
 800189e:	291d      	cmp	r1, #29
 80018a0:	d84b      	bhi.n	800193a <__sflush_r+0xf6>
 80018a2:	4a2b      	ldr	r2, [pc, #172]	; (8001950 <__sflush_r+0x10c>)
 80018a4:	40ca      	lsrs	r2, r1
 80018a6:	07d6      	lsls	r6, r2, #31
 80018a8:	d547      	bpl.n	800193a <__sflush_r+0xf6>
 80018aa:	2200      	movs	r2, #0
 80018ac:	6062      	str	r2, [r4, #4]
 80018ae:	6922      	ldr	r2, [r4, #16]
 80018b0:	04d9      	lsls	r1, r3, #19
 80018b2:	6022      	str	r2, [r4, #0]
 80018b4:	d504      	bpl.n	80018c0 <__sflush_r+0x7c>
 80018b6:	1c42      	adds	r2, r0, #1
 80018b8:	d101      	bne.n	80018be <__sflush_r+0x7a>
 80018ba:	682b      	ldr	r3, [r5, #0]
 80018bc:	b903      	cbnz	r3, 80018c0 <__sflush_r+0x7c>
 80018be:	6560      	str	r0, [r4, #84]	; 0x54
 80018c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80018c2:	602f      	str	r7, [r5, #0]
 80018c4:	2900      	cmp	r1, #0
 80018c6:	d0ca      	beq.n	800185e <__sflush_r+0x1a>
 80018c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80018cc:	4299      	cmp	r1, r3
 80018ce:	d002      	beq.n	80018d6 <__sflush_r+0x92>
 80018d0:	4628      	mov	r0, r5
 80018d2:	f000 f97d 	bl	8001bd0 <_free_r>
 80018d6:	2000      	movs	r0, #0
 80018d8:	6360      	str	r0, [r4, #52]	; 0x34
 80018da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80018de:	6a21      	ldr	r1, [r4, #32]
 80018e0:	2301      	movs	r3, #1
 80018e2:	4628      	mov	r0, r5
 80018e4:	47b0      	blx	r6
 80018e6:	1c41      	adds	r1, r0, #1
 80018e8:	d1c6      	bne.n	8001878 <__sflush_r+0x34>
 80018ea:	682b      	ldr	r3, [r5, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d0c3      	beq.n	8001878 <__sflush_r+0x34>
 80018f0:	2b1d      	cmp	r3, #29
 80018f2:	d001      	beq.n	80018f8 <__sflush_r+0xb4>
 80018f4:	2b16      	cmp	r3, #22
 80018f6:	d101      	bne.n	80018fc <__sflush_r+0xb8>
 80018f8:	602f      	str	r7, [r5, #0]
 80018fa:	e7b0      	b.n	800185e <__sflush_r+0x1a>
 80018fc:	89a3      	ldrh	r3, [r4, #12]
 80018fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001902:	81a3      	strh	r3, [r4, #12]
 8001904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001908:	690f      	ldr	r7, [r1, #16]
 800190a:	2f00      	cmp	r7, #0
 800190c:	d0a7      	beq.n	800185e <__sflush_r+0x1a>
 800190e:	0793      	lsls	r3, r2, #30
 8001910:	bf18      	it	ne
 8001912:	2300      	movne	r3, #0
 8001914:	680e      	ldr	r6, [r1, #0]
 8001916:	bf08      	it	eq
 8001918:	694b      	ldreq	r3, [r1, #20]
 800191a:	eba6 0807 	sub.w	r8, r6, r7
 800191e:	600f      	str	r7, [r1, #0]
 8001920:	608b      	str	r3, [r1, #8]
 8001922:	f1b8 0f00 	cmp.w	r8, #0
 8001926:	dd9a      	ble.n	800185e <__sflush_r+0x1a>
 8001928:	4643      	mov	r3, r8
 800192a:	463a      	mov	r2, r7
 800192c:	6a21      	ldr	r1, [r4, #32]
 800192e:	4628      	mov	r0, r5
 8001930:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001932:	47b0      	blx	r6
 8001934:	2800      	cmp	r0, #0
 8001936:	dc07      	bgt.n	8001948 <__sflush_r+0x104>
 8001938:	89a3      	ldrh	r3, [r4, #12]
 800193a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800193e:	81a3      	strh	r3, [r4, #12]
 8001940:	f04f 30ff 	mov.w	r0, #4294967295
 8001944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001948:	4407      	add	r7, r0
 800194a:	eba8 0800 	sub.w	r8, r8, r0
 800194e:	e7e8      	b.n	8001922 <__sflush_r+0xde>
 8001950:	20400001 	.word	0x20400001

08001954 <_fflush_r>:
 8001954:	b538      	push	{r3, r4, r5, lr}
 8001956:	690b      	ldr	r3, [r1, #16]
 8001958:	4605      	mov	r5, r0
 800195a:	460c      	mov	r4, r1
 800195c:	b1db      	cbz	r3, 8001996 <_fflush_r+0x42>
 800195e:	b118      	cbz	r0, 8001968 <_fflush_r+0x14>
 8001960:	6983      	ldr	r3, [r0, #24]
 8001962:	b90b      	cbnz	r3, 8001968 <_fflush_r+0x14>
 8001964:	f000 f872 	bl	8001a4c <__sinit>
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <_fflush_r+0x48>)
 800196a:	429c      	cmp	r4, r3
 800196c:	d109      	bne.n	8001982 <_fflush_r+0x2e>
 800196e:	686c      	ldr	r4, [r5, #4]
 8001970:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001974:	b17b      	cbz	r3, 8001996 <_fflush_r+0x42>
 8001976:	4621      	mov	r1, r4
 8001978:	4628      	mov	r0, r5
 800197a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800197e:	f7ff bf61 	b.w	8001844 <__sflush_r>
 8001982:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <_fflush_r+0x4c>)
 8001984:	429c      	cmp	r4, r3
 8001986:	d101      	bne.n	800198c <_fflush_r+0x38>
 8001988:	68ac      	ldr	r4, [r5, #8]
 800198a:	e7f1      	b.n	8001970 <_fflush_r+0x1c>
 800198c:	4b05      	ldr	r3, [pc, #20]	; (80019a4 <_fflush_r+0x50>)
 800198e:	429c      	cmp	r4, r3
 8001990:	bf08      	it	eq
 8001992:	68ec      	ldreq	r4, [r5, #12]
 8001994:	e7ec      	b.n	8001970 <_fflush_r+0x1c>
 8001996:	2000      	movs	r0, #0
 8001998:	bd38      	pop	{r3, r4, r5, pc}
 800199a:	bf00      	nop
 800199c:	08002818 	.word	0x08002818
 80019a0:	08002838 	.word	0x08002838
 80019a4:	080027f8 	.word	0x080027f8

080019a8 <fflush>:
 80019a8:	4601      	mov	r1, r0
 80019aa:	b920      	cbnz	r0, 80019b6 <fflush+0xe>
 80019ac:	4b04      	ldr	r3, [pc, #16]	; (80019c0 <fflush+0x18>)
 80019ae:	4905      	ldr	r1, [pc, #20]	; (80019c4 <fflush+0x1c>)
 80019b0:	6818      	ldr	r0, [r3, #0]
 80019b2:	f000 b8b7 	b.w	8001b24 <_fwalk_reent>
 80019b6:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <fflush+0x20>)
 80019b8:	6818      	ldr	r0, [r3, #0]
 80019ba:	f7ff bfcb 	b.w	8001954 <_fflush_r>
 80019be:	bf00      	nop
 80019c0:	08002858 	.word	0x08002858
 80019c4:	08001955 	.word	0x08001955
 80019c8:	20000014 	.word	0x20000014

080019cc <_cleanup_r>:
 80019cc:	4901      	ldr	r1, [pc, #4]	; (80019d4 <_cleanup_r+0x8>)
 80019ce:	f000 b8a9 	b.w	8001b24 <_fwalk_reent>
 80019d2:	bf00      	nop
 80019d4:	08001955 	.word	0x08001955

080019d8 <std.isra.0>:
 80019d8:	2300      	movs	r3, #0
 80019da:	b510      	push	{r4, lr}
 80019dc:	4604      	mov	r4, r0
 80019de:	6003      	str	r3, [r0, #0]
 80019e0:	6043      	str	r3, [r0, #4]
 80019e2:	6083      	str	r3, [r0, #8]
 80019e4:	8181      	strh	r1, [r0, #12]
 80019e6:	6643      	str	r3, [r0, #100]	; 0x64
 80019e8:	81c2      	strh	r2, [r0, #14]
 80019ea:	6103      	str	r3, [r0, #16]
 80019ec:	6143      	str	r3, [r0, #20]
 80019ee:	6183      	str	r3, [r0, #24]
 80019f0:	4619      	mov	r1, r3
 80019f2:	2208      	movs	r2, #8
 80019f4:	305c      	adds	r0, #92	; 0x5c
 80019f6:	f000 f8e2 	bl	8001bbe <memset>
 80019fa:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <std.isra.0+0x38>)
 80019fc:	6224      	str	r4, [r4, #32]
 80019fe:	6263      	str	r3, [r4, #36]	; 0x24
 8001a00:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <std.isra.0+0x3c>)
 8001a02:	62a3      	str	r3, [r4, #40]	; 0x28
 8001a04:	4b04      	ldr	r3, [pc, #16]	; (8001a18 <std.isra.0+0x40>)
 8001a06:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001a08:	4b04      	ldr	r3, [pc, #16]	; (8001a1c <std.isra.0+0x44>)
 8001a0a:	6323      	str	r3, [r4, #48]	; 0x30
 8001a0c:	bd10      	pop	{r4, pc}
 8001a0e:	bf00      	nop
 8001a10:	08001e3d 	.word	0x08001e3d
 8001a14:	08001e5f 	.word	0x08001e5f
 8001a18:	08001e97 	.word	0x08001e97
 8001a1c:	08001ebb 	.word	0x08001ebb

08001a20 <__sfmoreglue>:
 8001a20:	b570      	push	{r4, r5, r6, lr}
 8001a22:	2568      	movs	r5, #104	; 0x68
 8001a24:	1e4a      	subs	r2, r1, #1
 8001a26:	4355      	muls	r5, r2
 8001a28:	460e      	mov	r6, r1
 8001a2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001a2e:	f000 f91b 	bl	8001c68 <_malloc_r>
 8001a32:	4604      	mov	r4, r0
 8001a34:	b140      	cbz	r0, 8001a48 <__sfmoreglue+0x28>
 8001a36:	2100      	movs	r1, #0
 8001a38:	e880 0042 	stmia.w	r0, {r1, r6}
 8001a3c:	300c      	adds	r0, #12
 8001a3e:	60a0      	str	r0, [r4, #8]
 8001a40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001a44:	f000 f8bb 	bl	8001bbe <memset>
 8001a48:	4620      	mov	r0, r4
 8001a4a:	bd70      	pop	{r4, r5, r6, pc}

08001a4c <__sinit>:
 8001a4c:	6983      	ldr	r3, [r0, #24]
 8001a4e:	b510      	push	{r4, lr}
 8001a50:	4604      	mov	r4, r0
 8001a52:	bb33      	cbnz	r3, 8001aa2 <__sinit+0x56>
 8001a54:	6483      	str	r3, [r0, #72]	; 0x48
 8001a56:	64c3      	str	r3, [r0, #76]	; 0x4c
 8001a58:	6503      	str	r3, [r0, #80]	; 0x50
 8001a5a:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <__sinit+0x58>)
 8001a5c:	4a12      	ldr	r2, [pc, #72]	; (8001aa8 <__sinit+0x5c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6282      	str	r2, [r0, #40]	; 0x28
 8001a62:	4298      	cmp	r0, r3
 8001a64:	bf04      	itt	eq
 8001a66:	2301      	moveq	r3, #1
 8001a68:	6183      	streq	r3, [r0, #24]
 8001a6a:	f000 f81f 	bl	8001aac <__sfp>
 8001a6e:	6060      	str	r0, [r4, #4]
 8001a70:	4620      	mov	r0, r4
 8001a72:	f000 f81b 	bl	8001aac <__sfp>
 8001a76:	60a0      	str	r0, [r4, #8]
 8001a78:	4620      	mov	r0, r4
 8001a7a:	f000 f817 	bl	8001aac <__sfp>
 8001a7e:	2200      	movs	r2, #0
 8001a80:	60e0      	str	r0, [r4, #12]
 8001a82:	2104      	movs	r1, #4
 8001a84:	6860      	ldr	r0, [r4, #4]
 8001a86:	f7ff ffa7 	bl	80019d8 <std.isra.0>
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	2109      	movs	r1, #9
 8001a8e:	68a0      	ldr	r0, [r4, #8]
 8001a90:	f7ff ffa2 	bl	80019d8 <std.isra.0>
 8001a94:	2202      	movs	r2, #2
 8001a96:	2112      	movs	r1, #18
 8001a98:	68e0      	ldr	r0, [r4, #12]
 8001a9a:	f7ff ff9d 	bl	80019d8 <std.isra.0>
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	61a3      	str	r3, [r4, #24]
 8001aa2:	bd10      	pop	{r4, pc}
 8001aa4:	08002858 	.word	0x08002858
 8001aa8:	080019cd 	.word	0x080019cd

08001aac <__sfp>:
 8001aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aae:	4b1c      	ldr	r3, [pc, #112]	; (8001b20 <__sfp+0x74>)
 8001ab0:	4607      	mov	r7, r0
 8001ab2:	681e      	ldr	r6, [r3, #0]
 8001ab4:	69b3      	ldr	r3, [r6, #24]
 8001ab6:	b913      	cbnz	r3, 8001abe <__sfp+0x12>
 8001ab8:	4630      	mov	r0, r6
 8001aba:	f7ff ffc7 	bl	8001a4c <__sinit>
 8001abe:	3648      	adds	r6, #72	; 0x48
 8001ac0:	68b4      	ldr	r4, [r6, #8]
 8001ac2:	6873      	ldr	r3, [r6, #4]
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	d503      	bpl.n	8001ad0 <__sfp+0x24>
 8001ac8:	6833      	ldr	r3, [r6, #0]
 8001aca:	b133      	cbz	r3, 8001ada <__sfp+0x2e>
 8001acc:	6836      	ldr	r6, [r6, #0]
 8001ace:	e7f7      	b.n	8001ac0 <__sfp+0x14>
 8001ad0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001ad4:	b16d      	cbz	r5, 8001af2 <__sfp+0x46>
 8001ad6:	3468      	adds	r4, #104	; 0x68
 8001ad8:	e7f4      	b.n	8001ac4 <__sfp+0x18>
 8001ada:	2104      	movs	r1, #4
 8001adc:	4638      	mov	r0, r7
 8001ade:	f7ff ff9f 	bl	8001a20 <__sfmoreglue>
 8001ae2:	6030      	str	r0, [r6, #0]
 8001ae4:	2800      	cmp	r0, #0
 8001ae6:	d1f1      	bne.n	8001acc <__sfp+0x20>
 8001ae8:	230c      	movs	r3, #12
 8001aea:	4604      	mov	r4, r0
 8001aec:	603b      	str	r3, [r7, #0]
 8001aee:	4620      	mov	r0, r4
 8001af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001af2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af6:	81e3      	strh	r3, [r4, #14]
 8001af8:	2301      	movs	r3, #1
 8001afa:	6665      	str	r5, [r4, #100]	; 0x64
 8001afc:	81a3      	strh	r3, [r4, #12]
 8001afe:	6025      	str	r5, [r4, #0]
 8001b00:	60a5      	str	r5, [r4, #8]
 8001b02:	6065      	str	r5, [r4, #4]
 8001b04:	6125      	str	r5, [r4, #16]
 8001b06:	6165      	str	r5, [r4, #20]
 8001b08:	61a5      	str	r5, [r4, #24]
 8001b0a:	2208      	movs	r2, #8
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001b12:	f000 f854 	bl	8001bbe <memset>
 8001b16:	6365      	str	r5, [r4, #52]	; 0x34
 8001b18:	63a5      	str	r5, [r4, #56]	; 0x38
 8001b1a:	64a5      	str	r5, [r4, #72]	; 0x48
 8001b1c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8001b1e:	e7e6      	b.n	8001aee <__sfp+0x42>
 8001b20:	08002858 	.word	0x08002858

08001b24 <_fwalk_reent>:
 8001b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b28:	4680      	mov	r8, r0
 8001b2a:	4689      	mov	r9, r1
 8001b2c:	2600      	movs	r6, #0
 8001b2e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001b32:	b914      	cbnz	r4, 8001b3a <_fwalk_reent+0x16>
 8001b34:	4630      	mov	r0, r6
 8001b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b3a:	68a5      	ldr	r5, [r4, #8]
 8001b3c:	6867      	ldr	r7, [r4, #4]
 8001b3e:	3f01      	subs	r7, #1
 8001b40:	d501      	bpl.n	8001b46 <_fwalk_reent+0x22>
 8001b42:	6824      	ldr	r4, [r4, #0]
 8001b44:	e7f5      	b.n	8001b32 <_fwalk_reent+0xe>
 8001b46:	89ab      	ldrh	r3, [r5, #12]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d907      	bls.n	8001b5c <_fwalk_reent+0x38>
 8001b4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001b50:	3301      	adds	r3, #1
 8001b52:	d003      	beq.n	8001b5c <_fwalk_reent+0x38>
 8001b54:	4629      	mov	r1, r5
 8001b56:	4640      	mov	r0, r8
 8001b58:	47c8      	blx	r9
 8001b5a:	4306      	orrs	r6, r0
 8001b5c:	3568      	adds	r5, #104	; 0x68
 8001b5e:	e7ee      	b.n	8001b3e <_fwalk_reent+0x1a>

08001b60 <__libc_init_array>:
 8001b60:	b570      	push	{r4, r5, r6, lr}
 8001b62:	2500      	movs	r5, #0
 8001b64:	4e0c      	ldr	r6, [pc, #48]	; (8001b98 <__libc_init_array+0x38>)
 8001b66:	4c0d      	ldr	r4, [pc, #52]	; (8001b9c <__libc_init_array+0x3c>)
 8001b68:	1ba4      	subs	r4, r4, r6
 8001b6a:	10a4      	asrs	r4, r4, #2
 8001b6c:	42a5      	cmp	r5, r4
 8001b6e:	d109      	bne.n	8001b84 <__libc_init_array+0x24>
 8001b70:	f000 fe1a 	bl	80027a8 <_init>
 8001b74:	2500      	movs	r5, #0
 8001b76:	4e0a      	ldr	r6, [pc, #40]	; (8001ba0 <__libc_init_array+0x40>)
 8001b78:	4c0a      	ldr	r4, [pc, #40]	; (8001ba4 <__libc_init_array+0x44>)
 8001b7a:	1ba4      	subs	r4, r4, r6
 8001b7c:	10a4      	asrs	r4, r4, #2
 8001b7e:	42a5      	cmp	r5, r4
 8001b80:	d105      	bne.n	8001b8e <__libc_init_array+0x2e>
 8001b82:	bd70      	pop	{r4, r5, r6, pc}
 8001b84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001b88:	4798      	blx	r3
 8001b8a:	3501      	adds	r5, #1
 8001b8c:	e7ee      	b.n	8001b6c <__libc_init_array+0xc>
 8001b8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001b92:	4798      	blx	r3
 8001b94:	3501      	adds	r5, #1
 8001b96:	e7f2      	b.n	8001b7e <__libc_init_array+0x1e>
 8001b98:	08002890 	.word	0x08002890
 8001b9c:	08002890 	.word	0x08002890
 8001ba0:	08002890 	.word	0x08002890
 8001ba4:	08002894 	.word	0x08002894

08001ba8 <memcpy>:
 8001ba8:	b510      	push	{r4, lr}
 8001baa:	1e43      	subs	r3, r0, #1
 8001bac:	440a      	add	r2, r1
 8001bae:	4291      	cmp	r1, r2
 8001bb0:	d100      	bne.n	8001bb4 <memcpy+0xc>
 8001bb2:	bd10      	pop	{r4, pc}
 8001bb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001bb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001bbc:	e7f7      	b.n	8001bae <memcpy+0x6>

08001bbe <memset>:
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	4402      	add	r2, r0
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d100      	bne.n	8001bc8 <memset+0xa>
 8001bc6:	4770      	bx	lr
 8001bc8:	f803 1b01 	strb.w	r1, [r3], #1
 8001bcc:	e7f9      	b.n	8001bc2 <memset+0x4>
	...

08001bd0 <_free_r>:
 8001bd0:	b538      	push	{r3, r4, r5, lr}
 8001bd2:	4605      	mov	r5, r0
 8001bd4:	2900      	cmp	r1, #0
 8001bd6:	d043      	beq.n	8001c60 <_free_r+0x90>
 8001bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001bdc:	1f0c      	subs	r4, r1, #4
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	bfb8      	it	lt
 8001be2:	18e4      	addlt	r4, r4, r3
 8001be4:	f000 fac6 	bl	8002174 <__malloc_lock>
 8001be8:	4a1e      	ldr	r2, [pc, #120]	; (8001c64 <_free_r+0x94>)
 8001bea:	6813      	ldr	r3, [r2, #0]
 8001bec:	4610      	mov	r0, r2
 8001bee:	b933      	cbnz	r3, 8001bfe <_free_r+0x2e>
 8001bf0:	6063      	str	r3, [r4, #4]
 8001bf2:	6014      	str	r4, [r2, #0]
 8001bf4:	4628      	mov	r0, r5
 8001bf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001bfa:	f000 babc 	b.w	8002176 <__malloc_unlock>
 8001bfe:	42a3      	cmp	r3, r4
 8001c00:	d90b      	bls.n	8001c1a <_free_r+0x4a>
 8001c02:	6821      	ldr	r1, [r4, #0]
 8001c04:	1862      	adds	r2, r4, r1
 8001c06:	4293      	cmp	r3, r2
 8001c08:	bf01      	itttt	eq
 8001c0a:	681a      	ldreq	r2, [r3, #0]
 8001c0c:	685b      	ldreq	r3, [r3, #4]
 8001c0e:	1852      	addeq	r2, r2, r1
 8001c10:	6022      	streq	r2, [r4, #0]
 8001c12:	6063      	str	r3, [r4, #4]
 8001c14:	6004      	str	r4, [r0, #0]
 8001c16:	e7ed      	b.n	8001bf4 <_free_r+0x24>
 8001c18:	4613      	mov	r3, r2
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	b10a      	cbz	r2, 8001c22 <_free_r+0x52>
 8001c1e:	42a2      	cmp	r2, r4
 8001c20:	d9fa      	bls.n	8001c18 <_free_r+0x48>
 8001c22:	6819      	ldr	r1, [r3, #0]
 8001c24:	1858      	adds	r0, r3, r1
 8001c26:	42a0      	cmp	r0, r4
 8001c28:	d10b      	bne.n	8001c42 <_free_r+0x72>
 8001c2a:	6820      	ldr	r0, [r4, #0]
 8001c2c:	4401      	add	r1, r0
 8001c2e:	1858      	adds	r0, r3, r1
 8001c30:	4282      	cmp	r2, r0
 8001c32:	6019      	str	r1, [r3, #0]
 8001c34:	d1de      	bne.n	8001bf4 <_free_r+0x24>
 8001c36:	6810      	ldr	r0, [r2, #0]
 8001c38:	6852      	ldr	r2, [r2, #4]
 8001c3a:	4401      	add	r1, r0
 8001c3c:	6019      	str	r1, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]
 8001c40:	e7d8      	b.n	8001bf4 <_free_r+0x24>
 8001c42:	d902      	bls.n	8001c4a <_free_r+0x7a>
 8001c44:	230c      	movs	r3, #12
 8001c46:	602b      	str	r3, [r5, #0]
 8001c48:	e7d4      	b.n	8001bf4 <_free_r+0x24>
 8001c4a:	6820      	ldr	r0, [r4, #0]
 8001c4c:	1821      	adds	r1, r4, r0
 8001c4e:	428a      	cmp	r2, r1
 8001c50:	bf01      	itttt	eq
 8001c52:	6811      	ldreq	r1, [r2, #0]
 8001c54:	6852      	ldreq	r2, [r2, #4]
 8001c56:	1809      	addeq	r1, r1, r0
 8001c58:	6021      	streq	r1, [r4, #0]
 8001c5a:	6062      	str	r2, [r4, #4]
 8001c5c:	605c      	str	r4, [r3, #4]
 8001c5e:	e7c9      	b.n	8001bf4 <_free_r+0x24>
 8001c60:	bd38      	pop	{r3, r4, r5, pc}
 8001c62:	bf00      	nop
 8001c64:	2000049c 	.word	0x2000049c

08001c68 <_malloc_r>:
 8001c68:	b570      	push	{r4, r5, r6, lr}
 8001c6a:	1ccd      	adds	r5, r1, #3
 8001c6c:	f025 0503 	bic.w	r5, r5, #3
 8001c70:	3508      	adds	r5, #8
 8001c72:	2d0c      	cmp	r5, #12
 8001c74:	bf38      	it	cc
 8001c76:	250c      	movcc	r5, #12
 8001c78:	2d00      	cmp	r5, #0
 8001c7a:	4606      	mov	r6, r0
 8001c7c:	db01      	blt.n	8001c82 <_malloc_r+0x1a>
 8001c7e:	42a9      	cmp	r1, r5
 8001c80:	d903      	bls.n	8001c8a <_malloc_r+0x22>
 8001c82:	230c      	movs	r3, #12
 8001c84:	6033      	str	r3, [r6, #0]
 8001c86:	2000      	movs	r0, #0
 8001c88:	bd70      	pop	{r4, r5, r6, pc}
 8001c8a:	f000 fa73 	bl	8002174 <__malloc_lock>
 8001c8e:	4a23      	ldr	r2, [pc, #140]	; (8001d1c <_malloc_r+0xb4>)
 8001c90:	6814      	ldr	r4, [r2, #0]
 8001c92:	4621      	mov	r1, r4
 8001c94:	b991      	cbnz	r1, 8001cbc <_malloc_r+0x54>
 8001c96:	4c22      	ldr	r4, [pc, #136]	; (8001d20 <_malloc_r+0xb8>)
 8001c98:	6823      	ldr	r3, [r4, #0]
 8001c9a:	b91b      	cbnz	r3, 8001ca4 <_malloc_r+0x3c>
 8001c9c:	4630      	mov	r0, r6
 8001c9e:	f000 f8bd 	bl	8001e1c <_sbrk_r>
 8001ca2:	6020      	str	r0, [r4, #0]
 8001ca4:	4629      	mov	r1, r5
 8001ca6:	4630      	mov	r0, r6
 8001ca8:	f000 f8b8 	bl	8001e1c <_sbrk_r>
 8001cac:	1c43      	adds	r3, r0, #1
 8001cae:	d126      	bne.n	8001cfe <_malloc_r+0x96>
 8001cb0:	230c      	movs	r3, #12
 8001cb2:	4630      	mov	r0, r6
 8001cb4:	6033      	str	r3, [r6, #0]
 8001cb6:	f000 fa5e 	bl	8002176 <__malloc_unlock>
 8001cba:	e7e4      	b.n	8001c86 <_malloc_r+0x1e>
 8001cbc:	680b      	ldr	r3, [r1, #0]
 8001cbe:	1b5b      	subs	r3, r3, r5
 8001cc0:	d41a      	bmi.n	8001cf8 <_malloc_r+0x90>
 8001cc2:	2b0b      	cmp	r3, #11
 8001cc4:	d90f      	bls.n	8001ce6 <_malloc_r+0x7e>
 8001cc6:	600b      	str	r3, [r1, #0]
 8001cc8:	18cc      	adds	r4, r1, r3
 8001cca:	50cd      	str	r5, [r1, r3]
 8001ccc:	4630      	mov	r0, r6
 8001cce:	f000 fa52 	bl	8002176 <__malloc_unlock>
 8001cd2:	f104 000b 	add.w	r0, r4, #11
 8001cd6:	1d23      	adds	r3, r4, #4
 8001cd8:	f020 0007 	bic.w	r0, r0, #7
 8001cdc:	1ac3      	subs	r3, r0, r3
 8001cde:	d01b      	beq.n	8001d18 <_malloc_r+0xb0>
 8001ce0:	425a      	negs	r2, r3
 8001ce2:	50e2      	str	r2, [r4, r3]
 8001ce4:	bd70      	pop	{r4, r5, r6, pc}
 8001ce6:	428c      	cmp	r4, r1
 8001ce8:	bf0b      	itete	eq
 8001cea:	6863      	ldreq	r3, [r4, #4]
 8001cec:	684b      	ldrne	r3, [r1, #4]
 8001cee:	6013      	streq	r3, [r2, #0]
 8001cf0:	6063      	strne	r3, [r4, #4]
 8001cf2:	bf18      	it	ne
 8001cf4:	460c      	movne	r4, r1
 8001cf6:	e7e9      	b.n	8001ccc <_malloc_r+0x64>
 8001cf8:	460c      	mov	r4, r1
 8001cfa:	6849      	ldr	r1, [r1, #4]
 8001cfc:	e7ca      	b.n	8001c94 <_malloc_r+0x2c>
 8001cfe:	1cc4      	adds	r4, r0, #3
 8001d00:	f024 0403 	bic.w	r4, r4, #3
 8001d04:	42a0      	cmp	r0, r4
 8001d06:	d005      	beq.n	8001d14 <_malloc_r+0xac>
 8001d08:	1a21      	subs	r1, r4, r0
 8001d0a:	4630      	mov	r0, r6
 8001d0c:	f000 f886 	bl	8001e1c <_sbrk_r>
 8001d10:	3001      	adds	r0, #1
 8001d12:	d0cd      	beq.n	8001cb0 <_malloc_r+0x48>
 8001d14:	6025      	str	r5, [r4, #0]
 8001d16:	e7d9      	b.n	8001ccc <_malloc_r+0x64>
 8001d18:	bd70      	pop	{r4, r5, r6, pc}
 8001d1a:	bf00      	nop
 8001d1c:	2000049c 	.word	0x2000049c
 8001d20:	200004a0 	.word	0x200004a0

08001d24 <iprintf>:
 8001d24:	b40f      	push	{r0, r1, r2, r3}
 8001d26:	4b0a      	ldr	r3, [pc, #40]	; (8001d50 <iprintf+0x2c>)
 8001d28:	b513      	push	{r0, r1, r4, lr}
 8001d2a:	681c      	ldr	r4, [r3, #0]
 8001d2c:	b124      	cbz	r4, 8001d38 <iprintf+0x14>
 8001d2e:	69a3      	ldr	r3, [r4, #24]
 8001d30:	b913      	cbnz	r3, 8001d38 <iprintf+0x14>
 8001d32:	4620      	mov	r0, r4
 8001d34:	f7ff fe8a 	bl	8001a4c <__sinit>
 8001d38:	ab05      	add	r3, sp, #20
 8001d3a:	9a04      	ldr	r2, [sp, #16]
 8001d3c:	68a1      	ldr	r1, [r4, #8]
 8001d3e:	4620      	mov	r0, r4
 8001d40:	9301      	str	r3, [sp, #4]
 8001d42:	f000 fa41 	bl	80021c8 <_vfiprintf_r>
 8001d46:	b002      	add	sp, #8
 8001d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d4c:	b004      	add	sp, #16
 8001d4e:	4770      	bx	lr
 8001d50:	20000014 	.word	0x20000014

08001d54 <_puts_r>:
 8001d54:	b570      	push	{r4, r5, r6, lr}
 8001d56:	460e      	mov	r6, r1
 8001d58:	4605      	mov	r5, r0
 8001d5a:	b118      	cbz	r0, 8001d64 <_puts_r+0x10>
 8001d5c:	6983      	ldr	r3, [r0, #24]
 8001d5e:	b90b      	cbnz	r3, 8001d64 <_puts_r+0x10>
 8001d60:	f7ff fe74 	bl	8001a4c <__sinit>
 8001d64:	69ab      	ldr	r3, [r5, #24]
 8001d66:	68ac      	ldr	r4, [r5, #8]
 8001d68:	b913      	cbnz	r3, 8001d70 <_puts_r+0x1c>
 8001d6a:	4628      	mov	r0, r5
 8001d6c:	f7ff fe6e 	bl	8001a4c <__sinit>
 8001d70:	4b23      	ldr	r3, [pc, #140]	; (8001e00 <_puts_r+0xac>)
 8001d72:	429c      	cmp	r4, r3
 8001d74:	d117      	bne.n	8001da6 <_puts_r+0x52>
 8001d76:	686c      	ldr	r4, [r5, #4]
 8001d78:	89a3      	ldrh	r3, [r4, #12]
 8001d7a:	071b      	lsls	r3, r3, #28
 8001d7c:	d51d      	bpl.n	8001dba <_puts_r+0x66>
 8001d7e:	6923      	ldr	r3, [r4, #16]
 8001d80:	b1db      	cbz	r3, 8001dba <_puts_r+0x66>
 8001d82:	3e01      	subs	r6, #1
 8001d84:	68a3      	ldr	r3, [r4, #8]
 8001d86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	60a3      	str	r3, [r4, #8]
 8001d8e:	b9e9      	cbnz	r1, 8001dcc <_puts_r+0x78>
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	da2e      	bge.n	8001df2 <_puts_r+0x9e>
 8001d94:	4622      	mov	r2, r4
 8001d96:	210a      	movs	r1, #10
 8001d98:	4628      	mov	r0, r5
 8001d9a:	f000 f893 	bl	8001ec4 <__swbuf_r>
 8001d9e:	3001      	adds	r0, #1
 8001da0:	d011      	beq.n	8001dc6 <_puts_r+0x72>
 8001da2:	200a      	movs	r0, #10
 8001da4:	bd70      	pop	{r4, r5, r6, pc}
 8001da6:	4b17      	ldr	r3, [pc, #92]	; (8001e04 <_puts_r+0xb0>)
 8001da8:	429c      	cmp	r4, r3
 8001daa:	d101      	bne.n	8001db0 <_puts_r+0x5c>
 8001dac:	68ac      	ldr	r4, [r5, #8]
 8001dae:	e7e3      	b.n	8001d78 <_puts_r+0x24>
 8001db0:	4b15      	ldr	r3, [pc, #84]	; (8001e08 <_puts_r+0xb4>)
 8001db2:	429c      	cmp	r4, r3
 8001db4:	bf08      	it	eq
 8001db6:	68ec      	ldreq	r4, [r5, #12]
 8001db8:	e7de      	b.n	8001d78 <_puts_r+0x24>
 8001dba:	4621      	mov	r1, r4
 8001dbc:	4628      	mov	r0, r5
 8001dbe:	f000 f8e5 	bl	8001f8c <__swsetup_r>
 8001dc2:	2800      	cmp	r0, #0
 8001dc4:	d0dd      	beq.n	8001d82 <_puts_r+0x2e>
 8001dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8001dca:	bd70      	pop	{r4, r5, r6, pc}
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	da04      	bge.n	8001dda <_puts_r+0x86>
 8001dd0:	69a2      	ldr	r2, [r4, #24]
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	db06      	blt.n	8001de4 <_puts_r+0x90>
 8001dd6:	290a      	cmp	r1, #10
 8001dd8:	d004      	beq.n	8001de4 <_puts_r+0x90>
 8001dda:	6823      	ldr	r3, [r4, #0]
 8001ddc:	1c5a      	adds	r2, r3, #1
 8001dde:	6022      	str	r2, [r4, #0]
 8001de0:	7019      	strb	r1, [r3, #0]
 8001de2:	e7cf      	b.n	8001d84 <_puts_r+0x30>
 8001de4:	4622      	mov	r2, r4
 8001de6:	4628      	mov	r0, r5
 8001de8:	f000 f86c 	bl	8001ec4 <__swbuf_r>
 8001dec:	3001      	adds	r0, #1
 8001dee:	d1c9      	bne.n	8001d84 <_puts_r+0x30>
 8001df0:	e7e9      	b.n	8001dc6 <_puts_r+0x72>
 8001df2:	200a      	movs	r0, #10
 8001df4:	6823      	ldr	r3, [r4, #0]
 8001df6:	1c5a      	adds	r2, r3, #1
 8001df8:	6022      	str	r2, [r4, #0]
 8001dfa:	7018      	strb	r0, [r3, #0]
 8001dfc:	bd70      	pop	{r4, r5, r6, pc}
 8001dfe:	bf00      	nop
 8001e00:	08002818 	.word	0x08002818
 8001e04:	08002838 	.word	0x08002838
 8001e08:	080027f8 	.word	0x080027f8

08001e0c <puts>:
 8001e0c:	4b02      	ldr	r3, [pc, #8]	; (8001e18 <puts+0xc>)
 8001e0e:	4601      	mov	r1, r0
 8001e10:	6818      	ldr	r0, [r3, #0]
 8001e12:	f7ff bf9f 	b.w	8001d54 <_puts_r>
 8001e16:	bf00      	nop
 8001e18:	20000014 	.word	0x20000014

08001e1c <_sbrk_r>:
 8001e1c:	b538      	push	{r3, r4, r5, lr}
 8001e1e:	2300      	movs	r3, #0
 8001e20:	4c05      	ldr	r4, [pc, #20]	; (8001e38 <_sbrk_r+0x1c>)
 8001e22:	4605      	mov	r5, r0
 8001e24:	4608      	mov	r0, r1
 8001e26:	6023      	str	r3, [r4, #0]
 8001e28:	f7ff fc94 	bl	8001754 <_sbrk>
 8001e2c:	1c43      	adds	r3, r0, #1
 8001e2e:	d102      	bne.n	8001e36 <_sbrk_r+0x1a>
 8001e30:	6823      	ldr	r3, [r4, #0]
 8001e32:	b103      	cbz	r3, 8001e36 <_sbrk_r+0x1a>
 8001e34:	602b      	str	r3, [r5, #0]
 8001e36:	bd38      	pop	{r3, r4, r5, pc}
 8001e38:	20000544 	.word	0x20000544

08001e3c <__sread>:
 8001e3c:	b510      	push	{r4, lr}
 8001e3e:	460c      	mov	r4, r1
 8001e40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e44:	f000 fc6e 	bl	8002724 <_read_r>
 8001e48:	2800      	cmp	r0, #0
 8001e4a:	bfab      	itete	ge
 8001e4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001e4e:	89a3      	ldrhlt	r3, [r4, #12]
 8001e50:	181b      	addge	r3, r3, r0
 8001e52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001e56:	bfac      	ite	ge
 8001e58:	6563      	strge	r3, [r4, #84]	; 0x54
 8001e5a:	81a3      	strhlt	r3, [r4, #12]
 8001e5c:	bd10      	pop	{r4, pc}

08001e5e <__swrite>:
 8001e5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e62:	461f      	mov	r7, r3
 8001e64:	898b      	ldrh	r3, [r1, #12]
 8001e66:	4605      	mov	r5, r0
 8001e68:	05db      	lsls	r3, r3, #23
 8001e6a:	460c      	mov	r4, r1
 8001e6c:	4616      	mov	r6, r2
 8001e6e:	d505      	bpl.n	8001e7c <__swrite+0x1e>
 8001e70:	2302      	movs	r3, #2
 8001e72:	2200      	movs	r2, #0
 8001e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e78:	f000 f906 	bl	8002088 <_lseek_r>
 8001e7c:	89a3      	ldrh	r3, [r4, #12]
 8001e7e:	4632      	mov	r2, r6
 8001e80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e84:	81a3      	strh	r3, [r4, #12]
 8001e86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001e8a:	463b      	mov	r3, r7
 8001e8c:	4628      	mov	r0, r5
 8001e8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e92:	f000 b869 	b.w	8001f68 <_write_r>

08001e96 <__sseek>:
 8001e96:	b510      	push	{r4, lr}
 8001e98:	460c      	mov	r4, r1
 8001e9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e9e:	f000 f8f3 	bl	8002088 <_lseek_r>
 8001ea2:	1c43      	adds	r3, r0, #1
 8001ea4:	89a3      	ldrh	r3, [r4, #12]
 8001ea6:	bf15      	itete	ne
 8001ea8:	6560      	strne	r0, [r4, #84]	; 0x54
 8001eaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001eae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001eb2:	81a3      	strheq	r3, [r4, #12]
 8001eb4:	bf18      	it	ne
 8001eb6:	81a3      	strhne	r3, [r4, #12]
 8001eb8:	bd10      	pop	{r4, pc}

08001eba <__sclose>:
 8001eba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ebe:	f000 b8d3 	b.w	8002068 <_close_r>
	...

08001ec4 <__swbuf_r>:
 8001ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ec6:	460e      	mov	r6, r1
 8001ec8:	4614      	mov	r4, r2
 8001eca:	4605      	mov	r5, r0
 8001ecc:	b118      	cbz	r0, 8001ed6 <__swbuf_r+0x12>
 8001ece:	6983      	ldr	r3, [r0, #24]
 8001ed0:	b90b      	cbnz	r3, 8001ed6 <__swbuf_r+0x12>
 8001ed2:	f7ff fdbb 	bl	8001a4c <__sinit>
 8001ed6:	4b21      	ldr	r3, [pc, #132]	; (8001f5c <__swbuf_r+0x98>)
 8001ed8:	429c      	cmp	r4, r3
 8001eda:	d12a      	bne.n	8001f32 <__swbuf_r+0x6e>
 8001edc:	686c      	ldr	r4, [r5, #4]
 8001ede:	69a3      	ldr	r3, [r4, #24]
 8001ee0:	60a3      	str	r3, [r4, #8]
 8001ee2:	89a3      	ldrh	r3, [r4, #12]
 8001ee4:	071a      	lsls	r2, r3, #28
 8001ee6:	d52e      	bpl.n	8001f46 <__swbuf_r+0x82>
 8001ee8:	6923      	ldr	r3, [r4, #16]
 8001eea:	b363      	cbz	r3, 8001f46 <__swbuf_r+0x82>
 8001eec:	6923      	ldr	r3, [r4, #16]
 8001eee:	6820      	ldr	r0, [r4, #0]
 8001ef0:	b2f6      	uxtb	r6, r6
 8001ef2:	1ac0      	subs	r0, r0, r3
 8001ef4:	6963      	ldr	r3, [r4, #20]
 8001ef6:	4637      	mov	r7, r6
 8001ef8:	4298      	cmp	r0, r3
 8001efa:	db04      	blt.n	8001f06 <__swbuf_r+0x42>
 8001efc:	4621      	mov	r1, r4
 8001efe:	4628      	mov	r0, r5
 8001f00:	f7ff fd28 	bl	8001954 <_fflush_r>
 8001f04:	bb28      	cbnz	r0, 8001f52 <__swbuf_r+0x8e>
 8001f06:	68a3      	ldr	r3, [r4, #8]
 8001f08:	3001      	adds	r0, #1
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	60a3      	str	r3, [r4, #8]
 8001f0e:	6823      	ldr	r3, [r4, #0]
 8001f10:	1c5a      	adds	r2, r3, #1
 8001f12:	6022      	str	r2, [r4, #0]
 8001f14:	701e      	strb	r6, [r3, #0]
 8001f16:	6963      	ldr	r3, [r4, #20]
 8001f18:	4298      	cmp	r0, r3
 8001f1a:	d004      	beq.n	8001f26 <__swbuf_r+0x62>
 8001f1c:	89a3      	ldrh	r3, [r4, #12]
 8001f1e:	07db      	lsls	r3, r3, #31
 8001f20:	d519      	bpl.n	8001f56 <__swbuf_r+0x92>
 8001f22:	2e0a      	cmp	r6, #10
 8001f24:	d117      	bne.n	8001f56 <__swbuf_r+0x92>
 8001f26:	4621      	mov	r1, r4
 8001f28:	4628      	mov	r0, r5
 8001f2a:	f7ff fd13 	bl	8001954 <_fflush_r>
 8001f2e:	b190      	cbz	r0, 8001f56 <__swbuf_r+0x92>
 8001f30:	e00f      	b.n	8001f52 <__swbuf_r+0x8e>
 8001f32:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <__swbuf_r+0x9c>)
 8001f34:	429c      	cmp	r4, r3
 8001f36:	d101      	bne.n	8001f3c <__swbuf_r+0x78>
 8001f38:	68ac      	ldr	r4, [r5, #8]
 8001f3a:	e7d0      	b.n	8001ede <__swbuf_r+0x1a>
 8001f3c:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <__swbuf_r+0xa0>)
 8001f3e:	429c      	cmp	r4, r3
 8001f40:	bf08      	it	eq
 8001f42:	68ec      	ldreq	r4, [r5, #12]
 8001f44:	e7cb      	b.n	8001ede <__swbuf_r+0x1a>
 8001f46:	4621      	mov	r1, r4
 8001f48:	4628      	mov	r0, r5
 8001f4a:	f000 f81f 	bl	8001f8c <__swsetup_r>
 8001f4e:	2800      	cmp	r0, #0
 8001f50:	d0cc      	beq.n	8001eec <__swbuf_r+0x28>
 8001f52:	f04f 37ff 	mov.w	r7, #4294967295
 8001f56:	4638      	mov	r0, r7
 8001f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	08002818 	.word	0x08002818
 8001f60:	08002838 	.word	0x08002838
 8001f64:	080027f8 	.word	0x080027f8

08001f68 <_write_r>:
 8001f68:	b538      	push	{r3, r4, r5, lr}
 8001f6a:	4605      	mov	r5, r0
 8001f6c:	4608      	mov	r0, r1
 8001f6e:	4611      	mov	r1, r2
 8001f70:	2200      	movs	r2, #0
 8001f72:	4c05      	ldr	r4, [pc, #20]	; (8001f88 <_write_r+0x20>)
 8001f74:	6022      	str	r2, [r4, #0]
 8001f76:	461a      	mov	r2, r3
 8001f78:	f7ff f9fa 	bl	8001370 <_write>
 8001f7c:	1c43      	adds	r3, r0, #1
 8001f7e:	d102      	bne.n	8001f86 <_write_r+0x1e>
 8001f80:	6823      	ldr	r3, [r4, #0]
 8001f82:	b103      	cbz	r3, 8001f86 <_write_r+0x1e>
 8001f84:	602b      	str	r3, [r5, #0]
 8001f86:	bd38      	pop	{r3, r4, r5, pc}
 8001f88:	20000544 	.word	0x20000544

08001f8c <__swsetup_r>:
 8001f8c:	4b32      	ldr	r3, [pc, #200]	; (8002058 <__swsetup_r+0xcc>)
 8001f8e:	b570      	push	{r4, r5, r6, lr}
 8001f90:	681d      	ldr	r5, [r3, #0]
 8001f92:	4606      	mov	r6, r0
 8001f94:	460c      	mov	r4, r1
 8001f96:	b125      	cbz	r5, 8001fa2 <__swsetup_r+0x16>
 8001f98:	69ab      	ldr	r3, [r5, #24]
 8001f9a:	b913      	cbnz	r3, 8001fa2 <__swsetup_r+0x16>
 8001f9c:	4628      	mov	r0, r5
 8001f9e:	f7ff fd55 	bl	8001a4c <__sinit>
 8001fa2:	4b2e      	ldr	r3, [pc, #184]	; (800205c <__swsetup_r+0xd0>)
 8001fa4:	429c      	cmp	r4, r3
 8001fa6:	d10f      	bne.n	8001fc8 <__swsetup_r+0x3c>
 8001fa8:	686c      	ldr	r4, [r5, #4]
 8001faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	0715      	lsls	r5, r2, #28
 8001fb2:	d42c      	bmi.n	800200e <__swsetup_r+0x82>
 8001fb4:	06d0      	lsls	r0, r2, #27
 8001fb6:	d411      	bmi.n	8001fdc <__swsetup_r+0x50>
 8001fb8:	2209      	movs	r2, #9
 8001fba:	6032      	str	r2, [r6, #0]
 8001fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fc0:	81a3      	strh	r3, [r4, #12]
 8001fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc6:	bd70      	pop	{r4, r5, r6, pc}
 8001fc8:	4b25      	ldr	r3, [pc, #148]	; (8002060 <__swsetup_r+0xd4>)
 8001fca:	429c      	cmp	r4, r3
 8001fcc:	d101      	bne.n	8001fd2 <__swsetup_r+0x46>
 8001fce:	68ac      	ldr	r4, [r5, #8]
 8001fd0:	e7eb      	b.n	8001faa <__swsetup_r+0x1e>
 8001fd2:	4b24      	ldr	r3, [pc, #144]	; (8002064 <__swsetup_r+0xd8>)
 8001fd4:	429c      	cmp	r4, r3
 8001fd6:	bf08      	it	eq
 8001fd8:	68ec      	ldreq	r4, [r5, #12]
 8001fda:	e7e6      	b.n	8001faa <__swsetup_r+0x1e>
 8001fdc:	0751      	lsls	r1, r2, #29
 8001fde:	d512      	bpl.n	8002006 <__swsetup_r+0x7a>
 8001fe0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001fe2:	b141      	cbz	r1, 8001ff6 <__swsetup_r+0x6a>
 8001fe4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001fe8:	4299      	cmp	r1, r3
 8001fea:	d002      	beq.n	8001ff2 <__swsetup_r+0x66>
 8001fec:	4630      	mov	r0, r6
 8001fee:	f7ff fdef 	bl	8001bd0 <_free_r>
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	6363      	str	r3, [r4, #52]	; 0x34
 8001ff6:	89a3      	ldrh	r3, [r4, #12]
 8001ff8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001ffc:	81a3      	strh	r3, [r4, #12]
 8001ffe:	2300      	movs	r3, #0
 8002000:	6063      	str	r3, [r4, #4]
 8002002:	6923      	ldr	r3, [r4, #16]
 8002004:	6023      	str	r3, [r4, #0]
 8002006:	89a3      	ldrh	r3, [r4, #12]
 8002008:	f043 0308 	orr.w	r3, r3, #8
 800200c:	81a3      	strh	r3, [r4, #12]
 800200e:	6923      	ldr	r3, [r4, #16]
 8002010:	b94b      	cbnz	r3, 8002026 <__swsetup_r+0x9a>
 8002012:	89a3      	ldrh	r3, [r4, #12]
 8002014:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002018:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800201c:	d003      	beq.n	8002026 <__swsetup_r+0x9a>
 800201e:	4621      	mov	r1, r4
 8002020:	4630      	mov	r0, r6
 8002022:	f000 f867 	bl	80020f4 <__smakebuf_r>
 8002026:	89a2      	ldrh	r2, [r4, #12]
 8002028:	f012 0301 	ands.w	r3, r2, #1
 800202c:	d00c      	beq.n	8002048 <__swsetup_r+0xbc>
 800202e:	2300      	movs	r3, #0
 8002030:	60a3      	str	r3, [r4, #8]
 8002032:	6963      	ldr	r3, [r4, #20]
 8002034:	425b      	negs	r3, r3
 8002036:	61a3      	str	r3, [r4, #24]
 8002038:	6923      	ldr	r3, [r4, #16]
 800203a:	b953      	cbnz	r3, 8002052 <__swsetup_r+0xc6>
 800203c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002040:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002044:	d1ba      	bne.n	8001fbc <__swsetup_r+0x30>
 8002046:	bd70      	pop	{r4, r5, r6, pc}
 8002048:	0792      	lsls	r2, r2, #30
 800204a:	bf58      	it	pl
 800204c:	6963      	ldrpl	r3, [r4, #20]
 800204e:	60a3      	str	r3, [r4, #8]
 8002050:	e7f2      	b.n	8002038 <__swsetup_r+0xac>
 8002052:	2000      	movs	r0, #0
 8002054:	e7f7      	b.n	8002046 <__swsetup_r+0xba>
 8002056:	bf00      	nop
 8002058:	20000014 	.word	0x20000014
 800205c:	08002818 	.word	0x08002818
 8002060:	08002838 	.word	0x08002838
 8002064:	080027f8 	.word	0x080027f8

08002068 <_close_r>:
 8002068:	b538      	push	{r3, r4, r5, lr}
 800206a:	2300      	movs	r3, #0
 800206c:	4c05      	ldr	r4, [pc, #20]	; (8002084 <_close_r+0x1c>)
 800206e:	4605      	mov	r5, r0
 8002070:	4608      	mov	r0, r1
 8002072:	6023      	str	r3, [r4, #0]
 8002074:	f7ff fb88 	bl	8001788 <_close>
 8002078:	1c43      	adds	r3, r0, #1
 800207a:	d102      	bne.n	8002082 <_close_r+0x1a>
 800207c:	6823      	ldr	r3, [r4, #0]
 800207e:	b103      	cbz	r3, 8002082 <_close_r+0x1a>
 8002080:	602b      	str	r3, [r5, #0]
 8002082:	bd38      	pop	{r3, r4, r5, pc}
 8002084:	20000544 	.word	0x20000544

08002088 <_lseek_r>:
 8002088:	b538      	push	{r3, r4, r5, lr}
 800208a:	4605      	mov	r5, r0
 800208c:	4608      	mov	r0, r1
 800208e:	4611      	mov	r1, r2
 8002090:	2200      	movs	r2, #0
 8002092:	4c05      	ldr	r4, [pc, #20]	; (80020a8 <_lseek_r+0x20>)
 8002094:	6022      	str	r2, [r4, #0]
 8002096:	461a      	mov	r2, r3
 8002098:	f7ff fb80 	bl	800179c <_lseek>
 800209c:	1c43      	adds	r3, r0, #1
 800209e:	d102      	bne.n	80020a6 <_lseek_r+0x1e>
 80020a0:	6823      	ldr	r3, [r4, #0]
 80020a2:	b103      	cbz	r3, 80020a6 <_lseek_r+0x1e>
 80020a4:	602b      	str	r3, [r5, #0]
 80020a6:	bd38      	pop	{r3, r4, r5, pc}
 80020a8:	20000544 	.word	0x20000544

080020ac <__swhatbuf_r>:
 80020ac:	b570      	push	{r4, r5, r6, lr}
 80020ae:	460e      	mov	r6, r1
 80020b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020b4:	b090      	sub	sp, #64	; 0x40
 80020b6:	2900      	cmp	r1, #0
 80020b8:	4614      	mov	r4, r2
 80020ba:	461d      	mov	r5, r3
 80020bc:	da07      	bge.n	80020ce <__swhatbuf_r+0x22>
 80020be:	2300      	movs	r3, #0
 80020c0:	602b      	str	r3, [r5, #0]
 80020c2:	89b3      	ldrh	r3, [r6, #12]
 80020c4:	061a      	lsls	r2, r3, #24
 80020c6:	d410      	bmi.n	80020ea <__swhatbuf_r+0x3e>
 80020c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020cc:	e00e      	b.n	80020ec <__swhatbuf_r+0x40>
 80020ce:	aa01      	add	r2, sp, #4
 80020d0:	f000 fb3a 	bl	8002748 <_fstat_r>
 80020d4:	2800      	cmp	r0, #0
 80020d6:	dbf2      	blt.n	80020be <__swhatbuf_r+0x12>
 80020d8:	9a02      	ldr	r2, [sp, #8]
 80020da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80020de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80020e2:	425a      	negs	r2, r3
 80020e4:	415a      	adcs	r2, r3
 80020e6:	602a      	str	r2, [r5, #0]
 80020e8:	e7ee      	b.n	80020c8 <__swhatbuf_r+0x1c>
 80020ea:	2340      	movs	r3, #64	; 0x40
 80020ec:	2000      	movs	r0, #0
 80020ee:	6023      	str	r3, [r4, #0]
 80020f0:	b010      	add	sp, #64	; 0x40
 80020f2:	bd70      	pop	{r4, r5, r6, pc}

080020f4 <__smakebuf_r>:
 80020f4:	898b      	ldrh	r3, [r1, #12]
 80020f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80020f8:	079d      	lsls	r5, r3, #30
 80020fa:	4606      	mov	r6, r0
 80020fc:	460c      	mov	r4, r1
 80020fe:	d507      	bpl.n	8002110 <__smakebuf_r+0x1c>
 8002100:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002104:	6023      	str	r3, [r4, #0]
 8002106:	6123      	str	r3, [r4, #16]
 8002108:	2301      	movs	r3, #1
 800210a:	6163      	str	r3, [r4, #20]
 800210c:	b002      	add	sp, #8
 800210e:	bd70      	pop	{r4, r5, r6, pc}
 8002110:	ab01      	add	r3, sp, #4
 8002112:	466a      	mov	r2, sp
 8002114:	f7ff ffca 	bl	80020ac <__swhatbuf_r>
 8002118:	9900      	ldr	r1, [sp, #0]
 800211a:	4605      	mov	r5, r0
 800211c:	4630      	mov	r0, r6
 800211e:	f7ff fda3 	bl	8001c68 <_malloc_r>
 8002122:	b948      	cbnz	r0, 8002138 <__smakebuf_r+0x44>
 8002124:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002128:	059a      	lsls	r2, r3, #22
 800212a:	d4ef      	bmi.n	800210c <__smakebuf_r+0x18>
 800212c:	f023 0303 	bic.w	r3, r3, #3
 8002130:	f043 0302 	orr.w	r3, r3, #2
 8002134:	81a3      	strh	r3, [r4, #12]
 8002136:	e7e3      	b.n	8002100 <__smakebuf_r+0xc>
 8002138:	4b0d      	ldr	r3, [pc, #52]	; (8002170 <__smakebuf_r+0x7c>)
 800213a:	62b3      	str	r3, [r6, #40]	; 0x28
 800213c:	89a3      	ldrh	r3, [r4, #12]
 800213e:	6020      	str	r0, [r4, #0]
 8002140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002144:	81a3      	strh	r3, [r4, #12]
 8002146:	9b00      	ldr	r3, [sp, #0]
 8002148:	6120      	str	r0, [r4, #16]
 800214a:	6163      	str	r3, [r4, #20]
 800214c:	9b01      	ldr	r3, [sp, #4]
 800214e:	b15b      	cbz	r3, 8002168 <__smakebuf_r+0x74>
 8002150:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002154:	4630      	mov	r0, r6
 8002156:	f000 fb09 	bl	800276c <_isatty_r>
 800215a:	b128      	cbz	r0, 8002168 <__smakebuf_r+0x74>
 800215c:	89a3      	ldrh	r3, [r4, #12]
 800215e:	f023 0303 	bic.w	r3, r3, #3
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	81a3      	strh	r3, [r4, #12]
 8002168:	89a3      	ldrh	r3, [r4, #12]
 800216a:	431d      	orrs	r5, r3
 800216c:	81a5      	strh	r5, [r4, #12]
 800216e:	e7cd      	b.n	800210c <__smakebuf_r+0x18>
 8002170:	080019cd 	.word	0x080019cd

08002174 <__malloc_lock>:
 8002174:	4770      	bx	lr

08002176 <__malloc_unlock>:
 8002176:	4770      	bx	lr

08002178 <__sfputc_r>:
 8002178:	6893      	ldr	r3, [r2, #8]
 800217a:	b410      	push	{r4}
 800217c:	3b01      	subs	r3, #1
 800217e:	2b00      	cmp	r3, #0
 8002180:	6093      	str	r3, [r2, #8]
 8002182:	da08      	bge.n	8002196 <__sfputc_r+0x1e>
 8002184:	6994      	ldr	r4, [r2, #24]
 8002186:	42a3      	cmp	r3, r4
 8002188:	db02      	blt.n	8002190 <__sfputc_r+0x18>
 800218a:	b2cb      	uxtb	r3, r1
 800218c:	2b0a      	cmp	r3, #10
 800218e:	d102      	bne.n	8002196 <__sfputc_r+0x1e>
 8002190:	bc10      	pop	{r4}
 8002192:	f7ff be97 	b.w	8001ec4 <__swbuf_r>
 8002196:	6813      	ldr	r3, [r2, #0]
 8002198:	1c58      	adds	r0, r3, #1
 800219a:	6010      	str	r0, [r2, #0]
 800219c:	7019      	strb	r1, [r3, #0]
 800219e:	b2c8      	uxtb	r0, r1
 80021a0:	bc10      	pop	{r4}
 80021a2:	4770      	bx	lr

080021a4 <__sfputs_r>:
 80021a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021a6:	4606      	mov	r6, r0
 80021a8:	460f      	mov	r7, r1
 80021aa:	4614      	mov	r4, r2
 80021ac:	18d5      	adds	r5, r2, r3
 80021ae:	42ac      	cmp	r4, r5
 80021b0:	d101      	bne.n	80021b6 <__sfputs_r+0x12>
 80021b2:	2000      	movs	r0, #0
 80021b4:	e007      	b.n	80021c6 <__sfputs_r+0x22>
 80021b6:	463a      	mov	r2, r7
 80021b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80021bc:	4630      	mov	r0, r6
 80021be:	f7ff ffdb 	bl	8002178 <__sfputc_r>
 80021c2:	1c43      	adds	r3, r0, #1
 80021c4:	d1f3      	bne.n	80021ae <__sfputs_r+0xa>
 80021c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080021c8 <_vfiprintf_r>:
 80021c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021cc:	b09d      	sub	sp, #116	; 0x74
 80021ce:	460c      	mov	r4, r1
 80021d0:	4617      	mov	r7, r2
 80021d2:	9303      	str	r3, [sp, #12]
 80021d4:	4606      	mov	r6, r0
 80021d6:	b118      	cbz	r0, 80021e0 <_vfiprintf_r+0x18>
 80021d8:	6983      	ldr	r3, [r0, #24]
 80021da:	b90b      	cbnz	r3, 80021e0 <_vfiprintf_r+0x18>
 80021dc:	f7ff fc36 	bl	8001a4c <__sinit>
 80021e0:	4b7c      	ldr	r3, [pc, #496]	; (80023d4 <_vfiprintf_r+0x20c>)
 80021e2:	429c      	cmp	r4, r3
 80021e4:	d157      	bne.n	8002296 <_vfiprintf_r+0xce>
 80021e6:	6874      	ldr	r4, [r6, #4]
 80021e8:	89a3      	ldrh	r3, [r4, #12]
 80021ea:	0718      	lsls	r0, r3, #28
 80021ec:	d55d      	bpl.n	80022aa <_vfiprintf_r+0xe2>
 80021ee:	6923      	ldr	r3, [r4, #16]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d05a      	beq.n	80022aa <_vfiprintf_r+0xe2>
 80021f4:	2300      	movs	r3, #0
 80021f6:	9309      	str	r3, [sp, #36]	; 0x24
 80021f8:	2320      	movs	r3, #32
 80021fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80021fe:	2330      	movs	r3, #48	; 0x30
 8002200:	f04f 0b01 	mov.w	fp, #1
 8002204:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002208:	46b8      	mov	r8, r7
 800220a:	4645      	mov	r5, r8
 800220c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002210:	2b00      	cmp	r3, #0
 8002212:	d155      	bne.n	80022c0 <_vfiprintf_r+0xf8>
 8002214:	ebb8 0a07 	subs.w	sl, r8, r7
 8002218:	d00b      	beq.n	8002232 <_vfiprintf_r+0x6a>
 800221a:	4653      	mov	r3, sl
 800221c:	463a      	mov	r2, r7
 800221e:	4621      	mov	r1, r4
 8002220:	4630      	mov	r0, r6
 8002222:	f7ff ffbf 	bl	80021a4 <__sfputs_r>
 8002226:	3001      	adds	r0, #1
 8002228:	f000 80c4 	beq.w	80023b4 <_vfiprintf_r+0x1ec>
 800222c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800222e:	4453      	add	r3, sl
 8002230:	9309      	str	r3, [sp, #36]	; 0x24
 8002232:	f898 3000 	ldrb.w	r3, [r8]
 8002236:	2b00      	cmp	r3, #0
 8002238:	f000 80bc 	beq.w	80023b4 <_vfiprintf_r+0x1ec>
 800223c:	2300      	movs	r3, #0
 800223e:	f04f 32ff 	mov.w	r2, #4294967295
 8002242:	9304      	str	r3, [sp, #16]
 8002244:	9307      	str	r3, [sp, #28]
 8002246:	9205      	str	r2, [sp, #20]
 8002248:	9306      	str	r3, [sp, #24]
 800224a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800224e:	931a      	str	r3, [sp, #104]	; 0x68
 8002250:	2205      	movs	r2, #5
 8002252:	7829      	ldrb	r1, [r5, #0]
 8002254:	4860      	ldr	r0, [pc, #384]	; (80023d8 <_vfiprintf_r+0x210>)
 8002256:	f000 fa99 	bl	800278c <memchr>
 800225a:	f105 0801 	add.w	r8, r5, #1
 800225e:	9b04      	ldr	r3, [sp, #16]
 8002260:	2800      	cmp	r0, #0
 8002262:	d131      	bne.n	80022c8 <_vfiprintf_r+0x100>
 8002264:	06d9      	lsls	r1, r3, #27
 8002266:	bf44      	itt	mi
 8002268:	2220      	movmi	r2, #32
 800226a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800226e:	071a      	lsls	r2, r3, #28
 8002270:	bf44      	itt	mi
 8002272:	222b      	movmi	r2, #43	; 0x2b
 8002274:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002278:	782a      	ldrb	r2, [r5, #0]
 800227a:	2a2a      	cmp	r2, #42	; 0x2a
 800227c:	d02c      	beq.n	80022d8 <_vfiprintf_r+0x110>
 800227e:	2100      	movs	r1, #0
 8002280:	200a      	movs	r0, #10
 8002282:	9a07      	ldr	r2, [sp, #28]
 8002284:	46a8      	mov	r8, r5
 8002286:	f898 3000 	ldrb.w	r3, [r8]
 800228a:	3501      	adds	r5, #1
 800228c:	3b30      	subs	r3, #48	; 0x30
 800228e:	2b09      	cmp	r3, #9
 8002290:	d96d      	bls.n	800236e <_vfiprintf_r+0x1a6>
 8002292:	b371      	cbz	r1, 80022f2 <_vfiprintf_r+0x12a>
 8002294:	e026      	b.n	80022e4 <_vfiprintf_r+0x11c>
 8002296:	4b51      	ldr	r3, [pc, #324]	; (80023dc <_vfiprintf_r+0x214>)
 8002298:	429c      	cmp	r4, r3
 800229a:	d101      	bne.n	80022a0 <_vfiprintf_r+0xd8>
 800229c:	68b4      	ldr	r4, [r6, #8]
 800229e:	e7a3      	b.n	80021e8 <_vfiprintf_r+0x20>
 80022a0:	4b4f      	ldr	r3, [pc, #316]	; (80023e0 <_vfiprintf_r+0x218>)
 80022a2:	429c      	cmp	r4, r3
 80022a4:	bf08      	it	eq
 80022a6:	68f4      	ldreq	r4, [r6, #12]
 80022a8:	e79e      	b.n	80021e8 <_vfiprintf_r+0x20>
 80022aa:	4621      	mov	r1, r4
 80022ac:	4630      	mov	r0, r6
 80022ae:	f7ff fe6d 	bl	8001f8c <__swsetup_r>
 80022b2:	2800      	cmp	r0, #0
 80022b4:	d09e      	beq.n	80021f4 <_vfiprintf_r+0x2c>
 80022b6:	f04f 30ff 	mov.w	r0, #4294967295
 80022ba:	b01d      	add	sp, #116	; 0x74
 80022bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022c0:	2b25      	cmp	r3, #37	; 0x25
 80022c2:	d0a7      	beq.n	8002214 <_vfiprintf_r+0x4c>
 80022c4:	46a8      	mov	r8, r5
 80022c6:	e7a0      	b.n	800220a <_vfiprintf_r+0x42>
 80022c8:	4a43      	ldr	r2, [pc, #268]	; (80023d8 <_vfiprintf_r+0x210>)
 80022ca:	4645      	mov	r5, r8
 80022cc:	1a80      	subs	r0, r0, r2
 80022ce:	fa0b f000 	lsl.w	r0, fp, r0
 80022d2:	4318      	orrs	r0, r3
 80022d4:	9004      	str	r0, [sp, #16]
 80022d6:	e7bb      	b.n	8002250 <_vfiprintf_r+0x88>
 80022d8:	9a03      	ldr	r2, [sp, #12]
 80022da:	1d11      	adds	r1, r2, #4
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	9103      	str	r1, [sp, #12]
 80022e0:	2a00      	cmp	r2, #0
 80022e2:	db01      	blt.n	80022e8 <_vfiprintf_r+0x120>
 80022e4:	9207      	str	r2, [sp, #28]
 80022e6:	e004      	b.n	80022f2 <_vfiprintf_r+0x12a>
 80022e8:	4252      	negs	r2, r2
 80022ea:	f043 0302 	orr.w	r3, r3, #2
 80022ee:	9207      	str	r2, [sp, #28]
 80022f0:	9304      	str	r3, [sp, #16]
 80022f2:	f898 3000 	ldrb.w	r3, [r8]
 80022f6:	2b2e      	cmp	r3, #46	; 0x2e
 80022f8:	d110      	bne.n	800231c <_vfiprintf_r+0x154>
 80022fa:	f898 3001 	ldrb.w	r3, [r8, #1]
 80022fe:	f108 0101 	add.w	r1, r8, #1
 8002302:	2b2a      	cmp	r3, #42	; 0x2a
 8002304:	d137      	bne.n	8002376 <_vfiprintf_r+0x1ae>
 8002306:	9b03      	ldr	r3, [sp, #12]
 8002308:	f108 0802 	add.w	r8, r8, #2
 800230c:	1d1a      	adds	r2, r3, #4
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	9203      	str	r2, [sp, #12]
 8002312:	2b00      	cmp	r3, #0
 8002314:	bfb8      	it	lt
 8002316:	f04f 33ff 	movlt.w	r3, #4294967295
 800231a:	9305      	str	r3, [sp, #20]
 800231c:	4d31      	ldr	r5, [pc, #196]	; (80023e4 <_vfiprintf_r+0x21c>)
 800231e:	2203      	movs	r2, #3
 8002320:	f898 1000 	ldrb.w	r1, [r8]
 8002324:	4628      	mov	r0, r5
 8002326:	f000 fa31 	bl	800278c <memchr>
 800232a:	b140      	cbz	r0, 800233e <_vfiprintf_r+0x176>
 800232c:	2340      	movs	r3, #64	; 0x40
 800232e:	1b40      	subs	r0, r0, r5
 8002330:	fa03 f000 	lsl.w	r0, r3, r0
 8002334:	9b04      	ldr	r3, [sp, #16]
 8002336:	f108 0801 	add.w	r8, r8, #1
 800233a:	4303      	orrs	r3, r0
 800233c:	9304      	str	r3, [sp, #16]
 800233e:	f898 1000 	ldrb.w	r1, [r8]
 8002342:	2206      	movs	r2, #6
 8002344:	4828      	ldr	r0, [pc, #160]	; (80023e8 <_vfiprintf_r+0x220>)
 8002346:	f108 0701 	add.w	r7, r8, #1
 800234a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800234e:	f000 fa1d 	bl	800278c <memchr>
 8002352:	2800      	cmp	r0, #0
 8002354:	d034      	beq.n	80023c0 <_vfiprintf_r+0x1f8>
 8002356:	4b25      	ldr	r3, [pc, #148]	; (80023ec <_vfiprintf_r+0x224>)
 8002358:	bb03      	cbnz	r3, 800239c <_vfiprintf_r+0x1d4>
 800235a:	9b03      	ldr	r3, [sp, #12]
 800235c:	3307      	adds	r3, #7
 800235e:	f023 0307 	bic.w	r3, r3, #7
 8002362:	3308      	adds	r3, #8
 8002364:	9303      	str	r3, [sp, #12]
 8002366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002368:	444b      	add	r3, r9
 800236a:	9309      	str	r3, [sp, #36]	; 0x24
 800236c:	e74c      	b.n	8002208 <_vfiprintf_r+0x40>
 800236e:	fb00 3202 	mla	r2, r0, r2, r3
 8002372:	2101      	movs	r1, #1
 8002374:	e786      	b.n	8002284 <_vfiprintf_r+0xbc>
 8002376:	2300      	movs	r3, #0
 8002378:	250a      	movs	r5, #10
 800237a:	4618      	mov	r0, r3
 800237c:	9305      	str	r3, [sp, #20]
 800237e:	4688      	mov	r8, r1
 8002380:	f898 2000 	ldrb.w	r2, [r8]
 8002384:	3101      	adds	r1, #1
 8002386:	3a30      	subs	r2, #48	; 0x30
 8002388:	2a09      	cmp	r2, #9
 800238a:	d903      	bls.n	8002394 <_vfiprintf_r+0x1cc>
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0c5      	beq.n	800231c <_vfiprintf_r+0x154>
 8002390:	9005      	str	r0, [sp, #20]
 8002392:	e7c3      	b.n	800231c <_vfiprintf_r+0x154>
 8002394:	fb05 2000 	mla	r0, r5, r0, r2
 8002398:	2301      	movs	r3, #1
 800239a:	e7f0      	b.n	800237e <_vfiprintf_r+0x1b6>
 800239c:	ab03      	add	r3, sp, #12
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	4622      	mov	r2, r4
 80023a2:	4b13      	ldr	r3, [pc, #76]	; (80023f0 <_vfiprintf_r+0x228>)
 80023a4:	a904      	add	r1, sp, #16
 80023a6:	4630      	mov	r0, r6
 80023a8:	f3af 8000 	nop.w
 80023ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80023b0:	4681      	mov	r9, r0
 80023b2:	d1d8      	bne.n	8002366 <_vfiprintf_r+0x19e>
 80023b4:	89a3      	ldrh	r3, [r4, #12]
 80023b6:	065b      	lsls	r3, r3, #25
 80023b8:	f53f af7d 	bmi.w	80022b6 <_vfiprintf_r+0xee>
 80023bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80023be:	e77c      	b.n	80022ba <_vfiprintf_r+0xf2>
 80023c0:	ab03      	add	r3, sp, #12
 80023c2:	9300      	str	r3, [sp, #0]
 80023c4:	4622      	mov	r2, r4
 80023c6:	4b0a      	ldr	r3, [pc, #40]	; (80023f0 <_vfiprintf_r+0x228>)
 80023c8:	a904      	add	r1, sp, #16
 80023ca:	4630      	mov	r0, r6
 80023cc:	f000 f88a 	bl	80024e4 <_printf_i>
 80023d0:	e7ec      	b.n	80023ac <_vfiprintf_r+0x1e4>
 80023d2:	bf00      	nop
 80023d4:	08002818 	.word	0x08002818
 80023d8:	0800285c 	.word	0x0800285c
 80023dc:	08002838 	.word	0x08002838
 80023e0:	080027f8 	.word	0x080027f8
 80023e4:	08002862 	.word	0x08002862
 80023e8:	08002866 	.word	0x08002866
 80023ec:	00000000 	.word	0x00000000
 80023f0:	080021a5 	.word	0x080021a5

080023f4 <_printf_common>:
 80023f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023f8:	4691      	mov	r9, r2
 80023fa:	461f      	mov	r7, r3
 80023fc:	688a      	ldr	r2, [r1, #8]
 80023fe:	690b      	ldr	r3, [r1, #16]
 8002400:	4606      	mov	r6, r0
 8002402:	4293      	cmp	r3, r2
 8002404:	bfb8      	it	lt
 8002406:	4613      	movlt	r3, r2
 8002408:	f8c9 3000 	str.w	r3, [r9]
 800240c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002410:	460c      	mov	r4, r1
 8002412:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002416:	b112      	cbz	r2, 800241e <_printf_common+0x2a>
 8002418:	3301      	adds	r3, #1
 800241a:	f8c9 3000 	str.w	r3, [r9]
 800241e:	6823      	ldr	r3, [r4, #0]
 8002420:	0699      	lsls	r1, r3, #26
 8002422:	bf42      	ittt	mi
 8002424:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002428:	3302      	addmi	r3, #2
 800242a:	f8c9 3000 	strmi.w	r3, [r9]
 800242e:	6825      	ldr	r5, [r4, #0]
 8002430:	f015 0506 	ands.w	r5, r5, #6
 8002434:	d107      	bne.n	8002446 <_printf_common+0x52>
 8002436:	f104 0a19 	add.w	sl, r4, #25
 800243a:	68e3      	ldr	r3, [r4, #12]
 800243c:	f8d9 2000 	ldr.w	r2, [r9]
 8002440:	1a9b      	subs	r3, r3, r2
 8002442:	429d      	cmp	r5, r3
 8002444:	db2a      	blt.n	800249c <_printf_common+0xa8>
 8002446:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800244a:	6822      	ldr	r2, [r4, #0]
 800244c:	3300      	adds	r3, #0
 800244e:	bf18      	it	ne
 8002450:	2301      	movne	r3, #1
 8002452:	0692      	lsls	r2, r2, #26
 8002454:	d42f      	bmi.n	80024b6 <_printf_common+0xc2>
 8002456:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800245a:	4639      	mov	r1, r7
 800245c:	4630      	mov	r0, r6
 800245e:	47c0      	blx	r8
 8002460:	3001      	adds	r0, #1
 8002462:	d022      	beq.n	80024aa <_printf_common+0xb6>
 8002464:	6823      	ldr	r3, [r4, #0]
 8002466:	68e5      	ldr	r5, [r4, #12]
 8002468:	f003 0306 	and.w	r3, r3, #6
 800246c:	2b04      	cmp	r3, #4
 800246e:	bf18      	it	ne
 8002470:	2500      	movne	r5, #0
 8002472:	f8d9 2000 	ldr.w	r2, [r9]
 8002476:	f04f 0900 	mov.w	r9, #0
 800247a:	bf08      	it	eq
 800247c:	1aad      	subeq	r5, r5, r2
 800247e:	68a3      	ldr	r3, [r4, #8]
 8002480:	6922      	ldr	r2, [r4, #16]
 8002482:	bf08      	it	eq
 8002484:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002488:	4293      	cmp	r3, r2
 800248a:	bfc4      	itt	gt
 800248c:	1a9b      	subgt	r3, r3, r2
 800248e:	18ed      	addgt	r5, r5, r3
 8002490:	341a      	adds	r4, #26
 8002492:	454d      	cmp	r5, r9
 8002494:	d11b      	bne.n	80024ce <_printf_common+0xda>
 8002496:	2000      	movs	r0, #0
 8002498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800249c:	2301      	movs	r3, #1
 800249e:	4652      	mov	r2, sl
 80024a0:	4639      	mov	r1, r7
 80024a2:	4630      	mov	r0, r6
 80024a4:	47c0      	blx	r8
 80024a6:	3001      	adds	r0, #1
 80024a8:	d103      	bne.n	80024b2 <_printf_common+0xbe>
 80024aa:	f04f 30ff 	mov.w	r0, #4294967295
 80024ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024b2:	3501      	adds	r5, #1
 80024b4:	e7c1      	b.n	800243a <_printf_common+0x46>
 80024b6:	2030      	movs	r0, #48	; 0x30
 80024b8:	18e1      	adds	r1, r4, r3
 80024ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80024be:	1c5a      	adds	r2, r3, #1
 80024c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80024c4:	4422      	add	r2, r4
 80024c6:	3302      	adds	r3, #2
 80024c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80024cc:	e7c3      	b.n	8002456 <_printf_common+0x62>
 80024ce:	2301      	movs	r3, #1
 80024d0:	4622      	mov	r2, r4
 80024d2:	4639      	mov	r1, r7
 80024d4:	4630      	mov	r0, r6
 80024d6:	47c0      	blx	r8
 80024d8:	3001      	adds	r0, #1
 80024da:	d0e6      	beq.n	80024aa <_printf_common+0xb6>
 80024dc:	f109 0901 	add.w	r9, r9, #1
 80024e0:	e7d7      	b.n	8002492 <_printf_common+0x9e>
	...

080024e4 <_printf_i>:
 80024e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024e8:	4617      	mov	r7, r2
 80024ea:	7e0a      	ldrb	r2, [r1, #24]
 80024ec:	b085      	sub	sp, #20
 80024ee:	2a6e      	cmp	r2, #110	; 0x6e
 80024f0:	4698      	mov	r8, r3
 80024f2:	4606      	mov	r6, r0
 80024f4:	460c      	mov	r4, r1
 80024f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80024f8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80024fc:	f000 80bc 	beq.w	8002678 <_printf_i+0x194>
 8002500:	d81a      	bhi.n	8002538 <_printf_i+0x54>
 8002502:	2a63      	cmp	r2, #99	; 0x63
 8002504:	d02e      	beq.n	8002564 <_printf_i+0x80>
 8002506:	d80a      	bhi.n	800251e <_printf_i+0x3a>
 8002508:	2a00      	cmp	r2, #0
 800250a:	f000 80c8 	beq.w	800269e <_printf_i+0x1ba>
 800250e:	2a58      	cmp	r2, #88	; 0x58
 8002510:	f000 808a 	beq.w	8002628 <_printf_i+0x144>
 8002514:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002518:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800251c:	e02a      	b.n	8002574 <_printf_i+0x90>
 800251e:	2a64      	cmp	r2, #100	; 0x64
 8002520:	d001      	beq.n	8002526 <_printf_i+0x42>
 8002522:	2a69      	cmp	r2, #105	; 0x69
 8002524:	d1f6      	bne.n	8002514 <_printf_i+0x30>
 8002526:	6821      	ldr	r1, [r4, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800252e:	d023      	beq.n	8002578 <_printf_i+0x94>
 8002530:	1d11      	adds	r1, r2, #4
 8002532:	6019      	str	r1, [r3, #0]
 8002534:	6813      	ldr	r3, [r2, #0]
 8002536:	e027      	b.n	8002588 <_printf_i+0xa4>
 8002538:	2a73      	cmp	r2, #115	; 0x73
 800253a:	f000 80b4 	beq.w	80026a6 <_printf_i+0x1c2>
 800253e:	d808      	bhi.n	8002552 <_printf_i+0x6e>
 8002540:	2a6f      	cmp	r2, #111	; 0x6f
 8002542:	d02a      	beq.n	800259a <_printf_i+0xb6>
 8002544:	2a70      	cmp	r2, #112	; 0x70
 8002546:	d1e5      	bne.n	8002514 <_printf_i+0x30>
 8002548:	680a      	ldr	r2, [r1, #0]
 800254a:	f042 0220 	orr.w	r2, r2, #32
 800254e:	600a      	str	r2, [r1, #0]
 8002550:	e003      	b.n	800255a <_printf_i+0x76>
 8002552:	2a75      	cmp	r2, #117	; 0x75
 8002554:	d021      	beq.n	800259a <_printf_i+0xb6>
 8002556:	2a78      	cmp	r2, #120	; 0x78
 8002558:	d1dc      	bne.n	8002514 <_printf_i+0x30>
 800255a:	2278      	movs	r2, #120	; 0x78
 800255c:	496f      	ldr	r1, [pc, #444]	; (800271c <_printf_i+0x238>)
 800255e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002562:	e064      	b.n	800262e <_printf_i+0x14a>
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800256a:	1d11      	adds	r1, r2, #4
 800256c:	6019      	str	r1, [r3, #0]
 800256e:	6813      	ldr	r3, [r2, #0]
 8002570:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002574:	2301      	movs	r3, #1
 8002576:	e0a3      	b.n	80026c0 <_printf_i+0x1dc>
 8002578:	f011 0f40 	tst.w	r1, #64	; 0x40
 800257c:	f102 0104 	add.w	r1, r2, #4
 8002580:	6019      	str	r1, [r3, #0]
 8002582:	d0d7      	beq.n	8002534 <_printf_i+0x50>
 8002584:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002588:	2b00      	cmp	r3, #0
 800258a:	da03      	bge.n	8002594 <_printf_i+0xb0>
 800258c:	222d      	movs	r2, #45	; 0x2d
 800258e:	425b      	negs	r3, r3
 8002590:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002594:	4962      	ldr	r1, [pc, #392]	; (8002720 <_printf_i+0x23c>)
 8002596:	220a      	movs	r2, #10
 8002598:	e017      	b.n	80025ca <_printf_i+0xe6>
 800259a:	6820      	ldr	r0, [r4, #0]
 800259c:	6819      	ldr	r1, [r3, #0]
 800259e:	f010 0f80 	tst.w	r0, #128	; 0x80
 80025a2:	d003      	beq.n	80025ac <_printf_i+0xc8>
 80025a4:	1d08      	adds	r0, r1, #4
 80025a6:	6018      	str	r0, [r3, #0]
 80025a8:	680b      	ldr	r3, [r1, #0]
 80025aa:	e006      	b.n	80025ba <_printf_i+0xd6>
 80025ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80025b0:	f101 0004 	add.w	r0, r1, #4
 80025b4:	6018      	str	r0, [r3, #0]
 80025b6:	d0f7      	beq.n	80025a8 <_printf_i+0xc4>
 80025b8:	880b      	ldrh	r3, [r1, #0]
 80025ba:	2a6f      	cmp	r2, #111	; 0x6f
 80025bc:	bf14      	ite	ne
 80025be:	220a      	movne	r2, #10
 80025c0:	2208      	moveq	r2, #8
 80025c2:	4957      	ldr	r1, [pc, #348]	; (8002720 <_printf_i+0x23c>)
 80025c4:	2000      	movs	r0, #0
 80025c6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80025ca:	6865      	ldr	r5, [r4, #4]
 80025cc:	2d00      	cmp	r5, #0
 80025ce:	60a5      	str	r5, [r4, #8]
 80025d0:	f2c0 809c 	blt.w	800270c <_printf_i+0x228>
 80025d4:	6820      	ldr	r0, [r4, #0]
 80025d6:	f020 0004 	bic.w	r0, r0, #4
 80025da:	6020      	str	r0, [r4, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d13f      	bne.n	8002660 <_printf_i+0x17c>
 80025e0:	2d00      	cmp	r5, #0
 80025e2:	f040 8095 	bne.w	8002710 <_printf_i+0x22c>
 80025e6:	4675      	mov	r5, lr
 80025e8:	2a08      	cmp	r2, #8
 80025ea:	d10b      	bne.n	8002604 <_printf_i+0x120>
 80025ec:	6823      	ldr	r3, [r4, #0]
 80025ee:	07da      	lsls	r2, r3, #31
 80025f0:	d508      	bpl.n	8002604 <_printf_i+0x120>
 80025f2:	6923      	ldr	r3, [r4, #16]
 80025f4:	6862      	ldr	r2, [r4, #4]
 80025f6:	429a      	cmp	r2, r3
 80025f8:	bfde      	ittt	le
 80025fa:	2330      	movle	r3, #48	; 0x30
 80025fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002600:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002604:	ebae 0305 	sub.w	r3, lr, r5
 8002608:	6123      	str	r3, [r4, #16]
 800260a:	f8cd 8000 	str.w	r8, [sp]
 800260e:	463b      	mov	r3, r7
 8002610:	aa03      	add	r2, sp, #12
 8002612:	4621      	mov	r1, r4
 8002614:	4630      	mov	r0, r6
 8002616:	f7ff feed 	bl	80023f4 <_printf_common>
 800261a:	3001      	adds	r0, #1
 800261c:	d155      	bne.n	80026ca <_printf_i+0x1e6>
 800261e:	f04f 30ff 	mov.w	r0, #4294967295
 8002622:	b005      	add	sp, #20
 8002624:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002628:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800262c:	493c      	ldr	r1, [pc, #240]	; (8002720 <_printf_i+0x23c>)
 800262e:	6822      	ldr	r2, [r4, #0]
 8002630:	6818      	ldr	r0, [r3, #0]
 8002632:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002636:	f100 0504 	add.w	r5, r0, #4
 800263a:	601d      	str	r5, [r3, #0]
 800263c:	d001      	beq.n	8002642 <_printf_i+0x15e>
 800263e:	6803      	ldr	r3, [r0, #0]
 8002640:	e002      	b.n	8002648 <_printf_i+0x164>
 8002642:	0655      	lsls	r5, r2, #25
 8002644:	d5fb      	bpl.n	800263e <_printf_i+0x15a>
 8002646:	8803      	ldrh	r3, [r0, #0]
 8002648:	07d0      	lsls	r0, r2, #31
 800264a:	bf44      	itt	mi
 800264c:	f042 0220 	orrmi.w	r2, r2, #32
 8002650:	6022      	strmi	r2, [r4, #0]
 8002652:	b91b      	cbnz	r3, 800265c <_printf_i+0x178>
 8002654:	6822      	ldr	r2, [r4, #0]
 8002656:	f022 0220 	bic.w	r2, r2, #32
 800265a:	6022      	str	r2, [r4, #0]
 800265c:	2210      	movs	r2, #16
 800265e:	e7b1      	b.n	80025c4 <_printf_i+0xe0>
 8002660:	4675      	mov	r5, lr
 8002662:	fbb3 f0f2 	udiv	r0, r3, r2
 8002666:	fb02 3310 	mls	r3, r2, r0, r3
 800266a:	5ccb      	ldrb	r3, [r1, r3]
 800266c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002670:	4603      	mov	r3, r0
 8002672:	2800      	cmp	r0, #0
 8002674:	d1f5      	bne.n	8002662 <_printf_i+0x17e>
 8002676:	e7b7      	b.n	80025e8 <_printf_i+0x104>
 8002678:	6808      	ldr	r0, [r1, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002680:	6949      	ldr	r1, [r1, #20]
 8002682:	d004      	beq.n	800268e <_printf_i+0x1aa>
 8002684:	1d10      	adds	r0, r2, #4
 8002686:	6018      	str	r0, [r3, #0]
 8002688:	6813      	ldr	r3, [r2, #0]
 800268a:	6019      	str	r1, [r3, #0]
 800268c:	e007      	b.n	800269e <_printf_i+0x1ba>
 800268e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002692:	f102 0004 	add.w	r0, r2, #4
 8002696:	6018      	str	r0, [r3, #0]
 8002698:	6813      	ldr	r3, [r2, #0]
 800269a:	d0f6      	beq.n	800268a <_printf_i+0x1a6>
 800269c:	8019      	strh	r1, [r3, #0]
 800269e:	2300      	movs	r3, #0
 80026a0:	4675      	mov	r5, lr
 80026a2:	6123      	str	r3, [r4, #16]
 80026a4:	e7b1      	b.n	800260a <_printf_i+0x126>
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	1d11      	adds	r1, r2, #4
 80026aa:	6019      	str	r1, [r3, #0]
 80026ac:	6815      	ldr	r5, [r2, #0]
 80026ae:	2100      	movs	r1, #0
 80026b0:	6862      	ldr	r2, [r4, #4]
 80026b2:	4628      	mov	r0, r5
 80026b4:	f000 f86a 	bl	800278c <memchr>
 80026b8:	b108      	cbz	r0, 80026be <_printf_i+0x1da>
 80026ba:	1b40      	subs	r0, r0, r5
 80026bc:	6060      	str	r0, [r4, #4]
 80026be:	6863      	ldr	r3, [r4, #4]
 80026c0:	6123      	str	r3, [r4, #16]
 80026c2:	2300      	movs	r3, #0
 80026c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80026c8:	e79f      	b.n	800260a <_printf_i+0x126>
 80026ca:	6923      	ldr	r3, [r4, #16]
 80026cc:	462a      	mov	r2, r5
 80026ce:	4639      	mov	r1, r7
 80026d0:	4630      	mov	r0, r6
 80026d2:	47c0      	blx	r8
 80026d4:	3001      	adds	r0, #1
 80026d6:	d0a2      	beq.n	800261e <_printf_i+0x13a>
 80026d8:	6823      	ldr	r3, [r4, #0]
 80026da:	079b      	lsls	r3, r3, #30
 80026dc:	d507      	bpl.n	80026ee <_printf_i+0x20a>
 80026de:	2500      	movs	r5, #0
 80026e0:	f104 0919 	add.w	r9, r4, #25
 80026e4:	68e3      	ldr	r3, [r4, #12]
 80026e6:	9a03      	ldr	r2, [sp, #12]
 80026e8:	1a9b      	subs	r3, r3, r2
 80026ea:	429d      	cmp	r5, r3
 80026ec:	db05      	blt.n	80026fa <_printf_i+0x216>
 80026ee:	68e0      	ldr	r0, [r4, #12]
 80026f0:	9b03      	ldr	r3, [sp, #12]
 80026f2:	4298      	cmp	r0, r3
 80026f4:	bfb8      	it	lt
 80026f6:	4618      	movlt	r0, r3
 80026f8:	e793      	b.n	8002622 <_printf_i+0x13e>
 80026fa:	2301      	movs	r3, #1
 80026fc:	464a      	mov	r2, r9
 80026fe:	4639      	mov	r1, r7
 8002700:	4630      	mov	r0, r6
 8002702:	47c0      	blx	r8
 8002704:	3001      	adds	r0, #1
 8002706:	d08a      	beq.n	800261e <_printf_i+0x13a>
 8002708:	3501      	adds	r5, #1
 800270a:	e7eb      	b.n	80026e4 <_printf_i+0x200>
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1a7      	bne.n	8002660 <_printf_i+0x17c>
 8002710:	780b      	ldrb	r3, [r1, #0]
 8002712:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002716:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800271a:	e765      	b.n	80025e8 <_printf_i+0x104>
 800271c:	0800287e 	.word	0x0800287e
 8002720:	0800286d 	.word	0x0800286d

08002724 <_read_r>:
 8002724:	b538      	push	{r3, r4, r5, lr}
 8002726:	4605      	mov	r5, r0
 8002728:	4608      	mov	r0, r1
 800272a:	4611      	mov	r1, r2
 800272c:	2200      	movs	r2, #0
 800272e:	4c05      	ldr	r4, [pc, #20]	; (8002744 <_read_r+0x20>)
 8002730:	6022      	str	r2, [r4, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	f7ff f800 	bl	8001738 <_read>
 8002738:	1c43      	adds	r3, r0, #1
 800273a:	d102      	bne.n	8002742 <_read_r+0x1e>
 800273c:	6823      	ldr	r3, [r4, #0]
 800273e:	b103      	cbz	r3, 8002742 <_read_r+0x1e>
 8002740:	602b      	str	r3, [r5, #0]
 8002742:	bd38      	pop	{r3, r4, r5, pc}
 8002744:	20000544 	.word	0x20000544

08002748 <_fstat_r>:
 8002748:	b538      	push	{r3, r4, r5, lr}
 800274a:	2300      	movs	r3, #0
 800274c:	4c06      	ldr	r4, [pc, #24]	; (8002768 <_fstat_r+0x20>)
 800274e:	4605      	mov	r5, r0
 8002750:	4608      	mov	r0, r1
 8002752:	4611      	mov	r1, r2
 8002754:	6023      	str	r3, [r4, #0]
 8002756:	f7ff f81a 	bl	800178e <_fstat>
 800275a:	1c43      	adds	r3, r0, #1
 800275c:	d102      	bne.n	8002764 <_fstat_r+0x1c>
 800275e:	6823      	ldr	r3, [r4, #0]
 8002760:	b103      	cbz	r3, 8002764 <_fstat_r+0x1c>
 8002762:	602b      	str	r3, [r5, #0]
 8002764:	bd38      	pop	{r3, r4, r5, pc}
 8002766:	bf00      	nop
 8002768:	20000544 	.word	0x20000544

0800276c <_isatty_r>:
 800276c:	b538      	push	{r3, r4, r5, lr}
 800276e:	2300      	movs	r3, #0
 8002770:	4c05      	ldr	r4, [pc, #20]	; (8002788 <_isatty_r+0x1c>)
 8002772:	4605      	mov	r5, r0
 8002774:	4608      	mov	r0, r1
 8002776:	6023      	str	r3, [r4, #0]
 8002778:	f7ff f80e 	bl	8001798 <_isatty>
 800277c:	1c43      	adds	r3, r0, #1
 800277e:	d102      	bne.n	8002786 <_isatty_r+0x1a>
 8002780:	6823      	ldr	r3, [r4, #0]
 8002782:	b103      	cbz	r3, 8002786 <_isatty_r+0x1a>
 8002784:	602b      	str	r3, [r5, #0]
 8002786:	bd38      	pop	{r3, r4, r5, pc}
 8002788:	20000544 	.word	0x20000544

0800278c <memchr>:
 800278c:	b510      	push	{r4, lr}
 800278e:	b2c9      	uxtb	r1, r1
 8002790:	4402      	add	r2, r0
 8002792:	4290      	cmp	r0, r2
 8002794:	4603      	mov	r3, r0
 8002796:	d101      	bne.n	800279c <memchr+0x10>
 8002798:	2000      	movs	r0, #0
 800279a:	bd10      	pop	{r4, pc}
 800279c:	781c      	ldrb	r4, [r3, #0]
 800279e:	3001      	adds	r0, #1
 80027a0:	428c      	cmp	r4, r1
 80027a2:	d1f6      	bne.n	8002792 <memchr+0x6>
 80027a4:	4618      	mov	r0, r3
 80027a6:	bd10      	pop	{r4, pc}

080027a8 <_init>:
 80027a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027aa:	bf00      	nop
 80027ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ae:	bc08      	pop	{r3}
 80027b0:	469e      	mov	lr, r3
 80027b2:	4770      	bx	lr

080027b4 <_fini>:
 80027b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027b6:	bf00      	nop
 80027b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ba:	bc08      	pop	{r3}
 80027bc:	469e      	mov	lr, r3
 80027be:	4770      	bx	lr
