5 18 1fd81 2 4 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (param8.2.vcd) 2 -o (param8.2.cdd) 2 -v (param8.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param8.2.v 1 21 1 
1 a 1 3 7000a 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 4 7000a 1 0 1 0 2 17 0 3 0 0 0 0
1 c 3 5 7000a 1 0 2 0 3 17 0 7 0 0 0 0
3 0 foo "main.bar" 0 param8.2.v 24 30 1 
1 a 4 25 1b 1 0 0 0 1 17 1 1 0 0 0 0
1 b 5 26 1b 1 0 1 0 2 17 3 3 0 0 0 0
1 c 6 27 1b 1 0 2 0 3 17 7 7 0 0 0 0
1 SIZE1 7 0 c0000 1 0 1 0 2 17 1 0 0 0 0 0
1 SIZE2 8 0 c0000 1 0 1 0 2 17 2 0 0 0 0 0
1 FOO 9 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
3 1 main.u$0 "main.u$0" 0 param8.2.v 9 19 1 
