Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-03-08/35-openroad-cts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013266    0.048889    0.186540    0.306818 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048889    0.000043    0.306860 v _214_/A (sg13g2_xnor2_1)
     1    0.002088    0.029679    0.064372    0.371232 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029679    0.000004    0.371236 v _300_/D (sg13g2_dfrbpq_1)
                                              0.371236   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270278   clock uncertainty
                                  0.000000    0.270278   clock reconvergence pessimism
                                 -0.036768    0.233510   library hold time
                                              0.233510   data required time
---------------------------------------------------------------------------------------------
                                              0.233510   data required time
                                             -0.371236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.137727   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.182120    0.302394 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.048181    0.000012    0.302406 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.034751    0.086804    0.389210 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.034752    0.000180    0.389390 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.035934    0.043777    0.433167 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035934    0.000011    0.433178 v _293_/D (sg13g2_dfrbpq_1)
                                              0.433178   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270274   clock uncertainty
                                  0.000000    0.270274   clock reconvergence pessimism
                                 -0.038751    0.231524   library hold time
                                              0.231524   data required time
---------------------------------------------------------------------------------------------
                                              0.231524   data required time
                                             -0.433178   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201654   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175628    0.295902 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036859    0.000011    0.295914 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.030714    0.086284    0.382198 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030714    0.000029    0.382226 v _192_/A (sg13g2_xnor2_1)
     1    0.003262    0.034693    0.062646    0.444872 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.034693    0.000016    0.444888 v _294_/D (sg13g2_dfrbpq_1)
                                              0.444888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270250   clock uncertainty
                                  0.000000    0.270250   clock reconvergence pessimism
                                 -0.038357    0.231893   library hold time
                                              0.231893   data required time
---------------------------------------------------------------------------------------------
                                              0.231893   data required time
                                             -0.444888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212995   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000066    0.120286 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.036048    0.175855    0.296142 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.036048    0.000015    0.296156 v fanout55/A (sg13g2_buf_8)
     6    0.029614    0.026501    0.081450    0.377606 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.026501    0.000016    0.377622 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003896    0.045462    0.090050    0.467672 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.045462    0.000012    0.467685 ^ _219_/A (sg13g2_inv_1)
     1    0.001596    0.017157    0.028332    0.496017 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017157    0.000000    0.496018 v _301_/D (sg13g2_dfrbpq_1)
                                              0.496018   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000066    0.120286 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270286   clock uncertainty
                                  0.000000    0.270286   clock reconvergence pessimism
                                 -0.032799    0.237487   library hold time
                                              0.237487   data required time
---------------------------------------------------------------------------------------------
                                              0.237487   data required time
                                             -0.496018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.258531   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000111    0.397616 v _210_/B (sg13g2_xnor2_1)
     1    0.005466    0.046362    0.064282    0.461898 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046362    0.000007    0.461905 v _211_/B (sg13g2_xnor2_1)
     1    0.002170    0.029181    0.056086    0.517992 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029181    0.000005    0.517996 v _299_/D (sg13g2_dfrbpq_2)
                                              0.517996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269504   clock uncertainty
                                  0.000000    0.269504   clock reconvergence pessimism
                                 -0.036839    0.232665   library hold time
                                              0.232665   data required time
---------------------------------------------------------------------------------------------
                                              0.232665   data required time
                                             -0.517996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285332   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028232    0.026055    0.080989    0.375181 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026055    0.000140    0.375322 v _199_/A (sg13g2_xnor2_1)
     2    0.009159    0.066553    0.086169    0.461491 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066553    0.000004    0.461495 v _200_/B (sg13g2_xor2_1)
     1    0.001873    0.024662    0.061109    0.522605 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024662    0.000003    0.522607 v _296_/D (sg13g2_dfrbpq_1)
                                              0.522607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269532   clock uncertainty
                                  0.000000    0.269532   clock reconvergence pessimism
                                 -0.035354    0.234177   library hold time
                                              0.234177   data required time
---------------------------------------------------------------------------------------------
                                              0.234177   data required time
                                             -0.522607   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288430   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009241    0.037059    0.176700    0.296953 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037059    0.000026    0.296978 v fanout73/A (sg13g2_buf_8)
     8    0.043204    0.031026    0.086675    0.383654 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031026    0.000096    0.383750 v _195_/A (sg13g2_xor2_1)
     2    0.009812    0.045816    0.086649    0.470399 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045816    0.000007    0.470406 v _196_/B (sg13g2_xor2_1)
     1    0.002121    0.025547    0.054272    0.524678 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025547    0.000004    0.524683 v _295_/D (sg13g2_dfrbpq_1)
                                              0.524683   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270252   clock uncertainty
                                  0.000000    0.270252   clock reconvergence pessimism
                                 -0.035459    0.234794   library hold time
                                              0.234794   data required time
---------------------------------------------------------------------------------------------
                                              0.234794   data required time
                                             -0.524683   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289889   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013266    0.048889    0.186540    0.306818 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048889    0.000049    0.306866 v output2/A (sg13g2_buf_2)
     1    0.050792    0.086625    0.141557    0.448423 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086625    0.000150    0.448573 v sign (out)
                                              0.448573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.448573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298573   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028232    0.026055    0.080989    0.375181 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026055    0.000106    0.375287 v _198_/A (sg13g2_nand2_1)
     1    0.005368    0.031974    0.037624    0.412911 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.031974    0.000032    0.412944 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.010139    0.069918    0.074081    0.487025 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.069918    0.000065    0.487090 v _204_/B (sg13g2_xor2_1)
     1    0.001895    0.024786    0.062498    0.549587 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024786    0.000003    0.549590 v _297_/D (sg13g2_dfrbpq_1)
                                              0.549590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269502   clock uncertainty
                                  0.000000    0.269502   clock reconvergence pessimism
                                 -0.035394    0.234109   library hold time
                                              0.234109   data required time
---------------------------------------------------------------------------------------------
                                              0.234109   data required time
                                             -0.549590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315481   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013266    0.048889    0.186540    0.306818 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048889    0.000040    0.306858 v _127_/A (sg13g2_inv_1)
     1    0.006753    0.039654    0.046858    0.353716 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.039654    0.000068    0.353784 ^ output3/A (sg13g2_buf_2)
     1    0.050626    0.109659    0.141884    0.495669 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.109659    0.000120    0.495789 ^ signB (out)
                                              0.495789   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.495789   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345789   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006143    0.028201    0.168713    0.288213 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028201    0.000027    0.288241 v fanout64/A (sg13g2_buf_1)
     4    0.024677    0.082496    0.114914    0.403155 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.082496    0.000049    0.403203 v _206_/A (sg13g2_xnor2_1)
     2    0.011085    0.075276    0.117829    0.521033 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.075276    0.000045    0.521078 v _208_/A (sg13g2_xor2_1)
     1    0.002468    0.026347    0.071965    0.593043 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026347    0.000007    0.593051 v _298_/D (sg13g2_dfrbpq_1)
                                              0.593051   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269501   clock uncertainty
                                  0.000000    0.269501   clock reconvergence pessimism
                                 -0.035888    0.233612   library hold time
                                              0.233612   data required time
---------------------------------------------------------------------------------------------
                                              0.233612   data required time
                                             -0.593051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359438   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000208    0.402313 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.002944    0.019690    0.030188    0.432501 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.019690    0.000004    0.432505 v output11/A (sg13g2_buf_2)
     1    0.052017    0.088300    0.128717    0.561221 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088301    0.000364    0.561586 v sine_out[16] (out)
                                              0.561586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.561586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411586   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000182    0.402287 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003530    0.023882    0.035082    0.437369 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023882    0.000011    0.437380 v output12/A (sg13g2_buf_2)
     1    0.052005    0.088310    0.130725    0.568105 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088310    0.000362    0.568467 v sine_out[17] (out)
                                              0.568467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.568467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418467   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000228    0.402333 ^ _160_/A (sg13g2_nor2_1)
     1    0.004950    0.027208    0.039186    0.441519 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.027208    0.000033    0.441552 v output14/A (sg13g2_buf_2)
     1    0.051961    0.088266    0.132285    0.573837 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088266    0.000353    0.574190 v sine_out[19] (out)
                                              0.574190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.574190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424190   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000070    0.402175 ^ _281_/A (sg13g2_nor2_1)
     1    0.007605    0.034039    0.045669    0.447844 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.034039    0.000095    0.447939 v output35/A (sg13g2_buf_2)
     1    0.052285    0.088810    0.135902    0.583841 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088811    0.000413    0.584254 v sine_out[8] (out)
                                              0.584254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.584254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.434254   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000559    0.401251 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004791    0.043445    0.054149    0.455400 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043445    0.000030    0.455429 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089605    0.140913    0.596343 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089607    0.000502    0.596844 v sine_out[1] (out)
                                              0.596844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.596844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446844   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028053    0.000098    0.475749 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.003074    0.018907    0.029451    0.505200 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.018907    0.000005    0.505205 v output18/A (sg13g2_buf_2)
     1    0.052308    0.088743    0.128627    0.633832 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088743    0.000422    0.634254 v sine_out[22] (out)
                                              0.634254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.634254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484254   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028053    0.000107    0.475758 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003813    0.020884    0.031265    0.507024 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.020884    0.000014    0.507038 v output16/A (sg13g2_buf_2)
     1    0.052190    0.088575    0.129464    0.636502 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088576    0.000399    0.636900 v sine_out[20] (out)
                                              0.636900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486900   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028052    0.000064    0.475715 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003848    0.020978    0.031351    0.507066 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020978    0.000015    0.507081 v output17/A (sg13g2_buf_2)
     1    0.052234    0.088642    0.129552    0.636633 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088643    0.000407    0.637041 v sine_out[21] (out)
                                              0.637041   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.637041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487041   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028052    0.000052    0.475703 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004418    0.022509    0.032749    0.508452 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022509    0.000024    0.508476 v output13/A (sg13g2_buf_2)
     1    0.051961    0.088234    0.130020    0.638497 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088234    0.000353    0.638850 v sine_out[18] (out)
                                              0.638850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488850   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028053    0.000159    0.475811 ^ _167_/A (sg13g2_nor2_1)
     1    0.005406    0.028359    0.038937    0.514748 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.028359    0.000042    0.514790 v output19/A (sg13g2_buf_2)
     1    0.052351    0.088874    0.133226    0.648017 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088875    0.000431    0.648447 v sine_out[23] (out)
                                              0.648447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.648447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498447   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000114    0.397620 v fanout56/A (sg13g2_buf_8)
     8    0.029077    0.026079    0.077644    0.475264 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026079    0.000022    0.475285 v _175_/A (sg13g2_nand2_1)
     1    0.004596    0.029128    0.035353    0.510638 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.029128    0.000026    0.510664 ^ output22/A (sg13g2_buf_2)
     1    0.052793    0.114025    0.139470    0.650134 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114026    0.000508    0.650643 ^ sine_out[26] (out)
                                              0.650643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.650643   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500643   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000114    0.397620 v fanout56/A (sg13g2_buf_8)
     8    0.029077    0.026079    0.077644    0.475264 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026083    0.000144    0.475407 v _170_/A (sg13g2_nand2_1)
     1    0.004764    0.029741    0.035849    0.511256 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.029741    0.000030    0.511286 ^ output20/A (sg13g2_buf_2)
     1    0.052395    0.113219    0.139259    0.650545 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113219    0.000440    0.650984 ^ sine_out[24] (out)
                                              0.650984   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.650984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500984   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000114    0.397620 v fanout56/A (sg13g2_buf_8)
     8    0.029077    0.026079    0.077644    0.475264 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026083    0.000139    0.475402 v _172_/A (sg13g2_nand2_1)
     1    0.004807    0.029900    0.035977    0.511379 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.029900    0.000030    0.511410 ^ output21/A (sg13g2_buf_2)
     1    0.052438    0.113307    0.139392    0.650802 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113308    0.000448    0.651250 ^ sine_out[25] (out)
                                              0.651250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.651250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501250   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000569    0.401261 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.036996    0.045853    0.447114 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036996    0.000006    0.447120 v _284_/A (sg13g2_and2_1)
     1    0.005114    0.026291    0.074615    0.521734 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.026291    0.000036    0.521770 v output7/A (sg13g2_buf_2)
     1    0.052191    0.088612    0.132070    0.653840 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088613    0.000399    0.654239 v sine_out[12] (out)
                                              0.654239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.654239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504239   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000569    0.401261 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.036996    0.045853    0.447114 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036996    0.000017    0.447131 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038787    0.044220    0.491351 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038787    0.000015    0.491366 ^ _278_/A (sg13g2_nor2_1)
     1    0.003073    0.024176    0.037202    0.528569 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024176    0.000005    0.528574 v output33/A (sg13g2_buf_2)
     1    0.052415    0.088942    0.131276    0.659850 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088943    0.000439    0.660289 v sine_out[6] (out)
                                              0.660289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660289   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510289   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000569    0.401261 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.036996    0.045853    0.447114 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036996    0.000017    0.447131 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038787    0.044220    0.491351 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038787    0.000006    0.491357 ^ _276_/A (sg13g2_nor2_1)
     1    0.003165    0.024423    0.037436    0.528793 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.024423    0.000006    0.528799 v output31/A (sg13g2_buf_2)
     1    0.052135    0.088514    0.131114    0.659914 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088514    0.000388    0.660301 v sine_out[4] (out)
                                              0.660301   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660301   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510301   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000585    0.401276 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036591    0.046600    0.447876 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036591    0.000053    0.447929 v _147_/A (sg13g2_nand2_1)
     2    0.006400    0.039248    0.044226    0.492155 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039248    0.000006    0.492161 ^ _275_/B (sg13g2_nor2_1)
     1    0.005156    0.026443    0.038381    0.530543 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.026443    0.000036    0.530578 v output30/A (sg13g2_buf_2)
     1    0.052359    0.088872    0.132314    0.662892 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088873    0.000428    0.663320 v sine_out[3] (out)
                                              0.663320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.663320   data arrival time
---------------------------------------------------------------------------------------------
                                              0.513320   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000569    0.401261 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.036996    0.045853    0.447114 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036996    0.000017    0.447131 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038787    0.044220    0.491351 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038787    0.000020    0.491371 ^ _277_/A (sg13g2_nor2_1)
     1    0.004097    0.026901    0.039795    0.531166 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.026901    0.000019    0.531185 v output32/A (sg13g2_buf_2)
     1    0.052091    0.088464    0.132266    0.663451 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088465    0.000379    0.663830 v sine_out[5] (out)
                                              0.663830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.663830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.513830   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000569    0.401261 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.036996    0.045853    0.447114 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036996    0.000017    0.447131 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038787    0.044220    0.491351 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038787    0.000024    0.491375 ^ _279_/A (sg13g2_nor2_1)
     1    0.004292    0.027417    0.040287    0.531662 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.027417    0.000021    0.531683 v output34/A (sg13g2_buf_2)
     1    0.052221    0.088668    0.132644    0.664327 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088668    0.000405    0.664732 v sine_out[7] (out)
                                              0.664732   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514732   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000020    0.485986 v _180_/A (sg13g2_nand2_1)
     1    0.004178    0.032740    0.041821    0.527807 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.032740    0.000019    0.527826 ^ output24/A (sg13g2_buf_2)
     1    0.053451    0.115373    0.142094    0.669920 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.115414    0.000637    0.670556 ^ sine_out[28] (out)
                                              0.670556   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520556   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000058    0.486024 v _176_/B1 (sg13g2_o21ai_1)
     1    0.002787    0.031797    0.042946    0.528970 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.031797    0.000001    0.528971 ^ output23/A (sg13g2_buf_2)
     1    0.053408    0.115282    0.141573    0.670544 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.115323    0.000628    0.671172 ^ sine_out[27] (out)
                                              0.671172   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521172   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009527    0.048244    0.183400    0.303652 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048244    0.000027    0.303679 ^ fanout73/A (sg13g2_buf_8)
     8    0.044536    0.035302    0.087291    0.390970 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.035302    0.000165    0.391135 ^ fanout72/A (sg13g2_buf_8)
     8    0.034081    0.030098    0.076904    0.468038 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030099    0.000153    0.468191 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003618    0.041666    0.061550    0.529741 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.041666    0.000012    0.529753 v output28/A (sg13g2_buf_2)
     1    0.054201    0.091799    0.141488    0.671241 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091804    0.000784    0.672025 v sine_out[31] (out)
                                              0.672025   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.672025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522025   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000199    0.484346 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003161    0.033654    0.052998    0.537344 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033654    0.000006    0.537350 v output8/A (sg13g2_buf_2)
     1    0.052147    0.088596    0.135576    0.672926 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088597    0.000390    0.673317 v sine_out[13] (out)
                                              0.673317   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.673317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523317   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000225    0.484372 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003161    0.033654    0.052998    0.537371 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033654    0.000006    0.537377 v output5/A (sg13g2_buf_2)
     1    0.052277    0.088796    0.135705    0.673082 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088797    0.000416    0.673498 v sine_out[10] (out)
                                              0.673498   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.673498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523498   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030140    0.000418    0.401109 ^ _255_/A (sg13g2_nor4_1)
     1    0.003265    0.031796    0.040310    0.441419 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.031796    0.000004    0.441423 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005694    0.071386    0.072220    0.513642 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071386    0.000048    0.513690 ^ output4/A (sg13g2_buf_2)
     1    0.053152    0.114891    0.160792    0.674482 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114892    0.000581    0.675063 ^ sine_out[0] (out)
                                              0.675063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.675063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525063   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000073    0.484220 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004433    0.036237    0.058481    0.542701 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.036237    0.000025    0.542726 v output6/A (sg13g2_buf_2)
     1    0.052265    0.088795    0.136938    0.679664 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088795    0.000414    0.680078 v sine_out[11] (out)
                                              0.680078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.680078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530078   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000585    0.401276 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036591    0.046600    0.447876 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036591    0.000051    0.447927 v _144_/B (sg13g2_nand2_1)
     2    0.007364    0.042498    0.051667    0.499594 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042498    0.000029    0.499623 ^ _212_/B (sg13g2_nor2_1)
     2    0.008481    0.036570    0.048277    0.547900 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.036570    0.000012    0.547912 v output26/A (sg13g2_buf_2)
     1    0.051974    0.088350    0.136810    0.684722 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.088350    0.000356    0.685078 v sine_out[2] (out)
                                              0.685078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535078   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000063    0.484210 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.005712    0.039525    0.063989    0.548199 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.039525    0.000049    0.548247 v output36/A (sg13g2_buf_2)
     1    0.052352    0.088951    0.138609    0.686856 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088952    0.000431    0.687287 v sine_out[9] (out)
                                              0.687287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537287   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000585    0.401276 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036591    0.046600    0.447876 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036591    0.000051    0.447927 v _144_/B (sg13g2_nand2_1)
     2    0.007364    0.042498    0.051667    0.499594 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042498    0.000029    0.499623 ^ _145_/B (sg13g2_nand2_1)
     1    0.005375    0.043133    0.061514    0.561138 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043133    0.000041    0.561179 v output9/A (sg13g2_buf_2)
     1    0.052104    0.088595    0.140102    0.701281 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088595    0.000382    0.701663 v sine_out[14] (out)
                                              0.701663   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.701663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551663   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000585    0.401276 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036591    0.046600    0.447876 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036591    0.000053    0.447929 v _147_/A (sg13g2_nand2_1)
     2    0.006400    0.039248    0.044226    0.492155 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039248    0.000005    0.492160 ^ _149_/B (sg13g2_nand2_1)
     1    0.007082    0.051818    0.067714    0.559875 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051818    0.000080    0.559954 v output10/A (sg13g2_buf_2)
     1    0.052060    0.088588    0.144246    0.704200 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088588    0.000373    0.704573 v sine_out[15] (out)
                                              0.704573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.704573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.554573   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000066    0.486031 v _181_/B (sg13g2_and2_1)
     4    0.013600    0.052142    0.108442    0.594474 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052142    0.000011    0.594484 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003768    0.035538    0.047071    0.641556 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.035538    0.000013    0.641569 ^ output29/A (sg13g2_buf_2)
     1    0.054362    0.117231    0.144632    0.786201 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.117276    0.000824    0.787025 ^ sine_out[32] (out)
                                              0.787025   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.787025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.637025   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009241    0.037059    0.176700    0.296953 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037059    0.000026    0.296978 v fanout73/A (sg13g2_buf_8)
     8    0.043204    0.031026    0.086675    0.383654 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031029    0.000285    0.383939 v _132_/B (sg13g2_nand2_2)
     4    0.014957    0.040028    0.049385    0.433324 ^ _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.040041    0.000075    0.433399 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.016810    0.106537    0.114553    0.547952 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.106537    0.000098    0.548050 v _184_/A1 (sg13g2_a21oi_1)
     1    0.003792    0.042981    0.091933    0.639983 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.042981    0.000013    0.639996 ^ output25/A (sg13g2_buf_2)
     1    0.053668    0.115846    0.147431    0.787427 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.115848    0.000674    0.788101 ^ sine_out[29] (out)
                                              0.788101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.788101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638101   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000066    0.486031 v _181_/B (sg13g2_and2_1)
     4    0.013600    0.052142    0.108442    0.594474 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052142    0.000023    0.594497 v _186_/B1 (sg13g2_a21oi_1)
     1    0.004513    0.046827    0.054981    0.649477 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.046827    0.000024    0.649502 ^ output27/A (sg13g2_buf_2)
     1    0.053798    0.116123    0.149490    0.798992 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.116125    0.000708    0.799700 ^ sine_out[30] (out)
                                              0.799700   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.799700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.649700   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000185    0.379062 v fanout75/A (sg13g2_buf_1)
     4    0.014330    0.052745    0.089340    0.468402 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.052745    0.000089    0.468491 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021163    0.240879    0.221982    0.690472 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240879    0.000029    0.690502 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008139    0.092651    0.143608    0.834110 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.092651    0.000015    0.834125 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003809    0.079569    0.114029    0.948154 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079569    0.000011    0.948164 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003526    0.051550    0.074094    1.022258 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.051550    0.000005    1.022264 v _273_/A (sg13g2_nor2_1)
     1    0.005636    0.067313    0.079687    1.101951 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.067313    0.000041    1.101992 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004791    0.059671    0.072377    1.174369 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059671    0.000030    1.174399 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089716    0.148735    1.323133 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089718    0.000502    1.323635 v sine_out[1] (out)
                                              1.323635   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.323635   data arrival time
---------------------------------------------------------------------------------------------
                                              1.526365   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000185    0.379062 v fanout75/A (sg13g2_buf_1)
     4    0.014330    0.052745    0.089340    0.468402 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.052745    0.000089    0.468491 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021163    0.240879    0.221982    0.690472 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240879    0.000029    0.690502 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008139    0.092651    0.143608    0.834110 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.092651    0.000023    0.834133 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003199    0.078657    0.102484    0.936617 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.078657    0.000007    0.936624 ^ _239_/B (sg13g2_and3_1)
     1    0.003241    0.033818    0.130331    1.066955 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033818    0.000001    1.066956 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005606    0.075076    0.074077    1.141033 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.075076    0.000047    1.141080 v output4/A (sg13g2_buf_2)
     1    0.053152    0.090419    0.156548    1.297627 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090422    0.000581    1.298208 v sine_out[0] (out)
                                              1.298208   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.298208   data arrival time
---------------------------------------------------------------------------------------------
                                              1.551792   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000187    0.646745 v _143_/B (sg13g2_nor2_1)
     2    0.008545    0.096887    0.107760    0.754505 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.096887    0.000053    0.754558 ^ _144_/B (sg13g2_nand2_1)
     2    0.006981    0.064097    0.087882    0.842440 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064097    0.000027    0.842467 v _212_/B (sg13g2_nor2_1)
     2    0.008810    0.096859    0.097492    0.939959 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.096859    0.000013    0.939972 ^ output26/A (sg13g2_buf_2)
     1    0.051974    0.112588    0.171823    1.111794 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.112588    0.000356    1.112150 ^ sine_out[2] (out)
                                              1.112150   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.112150   data arrival time
---------------------------------------------------------------------------------------------
                                              1.737850   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000185    0.379062 v fanout75/A (sg13g2_buf_1)
     4    0.014330    0.052745    0.089340    0.468402 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.052745    0.000089    0.468491 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021163    0.240879    0.221982    0.690472 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240879    0.000093    0.690565 ^ _185_/B (sg13g2_nor2_2)
     5    0.022111    0.092580    0.124480    0.815045 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092580    0.000268    0.815313 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003768    0.083826    0.106619    0.921932 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.083826    0.000013    0.921946 ^ output29/A (sg13g2_buf_2)
     1    0.054362    0.117382    0.168475    1.090420 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.117386    0.000824    1.091244 ^ sine_out[32] (out)
                                              1.091244   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.091244   data arrival time
---------------------------------------------------------------------------------------------
                                              1.758756   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000185    0.379062 v fanout75/A (sg13g2_buf_1)
     4    0.014330    0.052745    0.089340    0.468402 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.052745    0.000089    0.468491 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021163    0.240879    0.221982    0.690472 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240879    0.000093    0.690565 ^ _185_/B (sg13g2_nor2_2)
     5    0.022111    0.092580    0.124480    0.815045 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092581    0.000281    0.815326 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004513    0.068186    0.103036    0.918362 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.068186    0.000024    0.918386 ^ output27/A (sg13g2_buf_2)
     1    0.053798    0.116190    0.160036    1.078422 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.116193    0.000708    1.079130 ^ sine_out[30] (out)
                                              1.079130   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.079130   data arrival time
---------------------------------------------------------------------------------------------
                                              1.770870   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000187    0.646745 v _143_/B (sg13g2_nor2_1)
     2    0.008545    0.096887    0.107760    0.754505 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.096887    0.000055    0.754560 ^ _147_/A (sg13g2_nand2_1)
     2    0.006017    0.072828    0.078230    0.832790 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072828    0.000006    0.832796 v _275_/B (sg13g2_nor2_1)
     1    0.005243    0.068718    0.078061    0.910857 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.068718    0.000036    0.910893 ^ output30/A (sg13g2_buf_2)
     1    0.052359    0.113275    0.158463    1.069356 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113275    0.000428    1.069784 ^ sine_out[3] (out)
                                              1.069784   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.069784   data arrival time
---------------------------------------------------------------------------------------------
                                              1.780216   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028232    0.026055    0.080989    0.375181 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026055    0.000225    0.375406 v fanout70/A (sg13g2_buf_8)
     8    0.034627    0.027829    0.078382    0.453788 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027829    0.000017    0.453806 v _125_/A (sg13g2_inv_2)
     3    0.015789    0.039477    0.042201    0.496006 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039477    0.000019    0.496025 ^ fanout53/A (sg13g2_buf_8)
     8    0.036236    0.031220    0.079742    0.575768 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.031221    0.000149    0.575917 ^ _161_/A (sg13g2_nand2_1)
     3    0.009789    0.070392    0.071899    0.647816 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.070392    0.000002    0.647818 v _177_/B (sg13g2_nand2_1)
     3    0.010474    0.061987    0.075443    0.723261 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.061987    0.000036    0.723297 ^ _179_/A (sg13g2_nand2_1)
     2    0.006792    0.057526    0.069810    0.793107 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.057526    0.000018    0.793125 v _281_/B (sg13g2_nor2_1)
     1    0.007693    0.084340    0.088250    0.881375 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.084341    0.000097    0.881471 ^ output35/A (sg13g2_buf_2)
     1    0.052285    0.113175    0.166082    1.047554 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113175    0.000413    1.047966 ^ sine_out[8] (out)
                                              1.047966   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.047966   data arrival time
---------------------------------------------------------------------------------------------
                                              1.802034   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000187    0.646745 v _143_/B (sg13g2_nor2_1)
     2    0.008545    0.096887    0.107760    0.754505 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.096887    0.000055    0.754560 ^ _147_/A (sg13g2_nand2_1)
     2    0.006017    0.072828    0.078230    0.832790 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072828    0.000005    0.832795 v _149_/B (sg13g2_nand2_1)
     1    0.007170    0.050436    0.065271    0.898066 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.050436    0.000081    0.898148 ^ output10/A (sg13g2_buf_2)
     1    0.052060    0.112608    0.149052    1.047200 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112608    0.000373    1.047573 ^ sine_out[15] (out)
                                              1.047573   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.047573   data arrival time
---------------------------------------------------------------------------------------------
                                              1.802427   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000187    0.646745 v _143_/B (sg13g2_nor2_1)
     2    0.008545    0.096887    0.107760    0.754505 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.096887    0.000053    0.754558 ^ _144_/B (sg13g2_nand2_1)
     2    0.006981    0.064097    0.087882    0.842440 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064097    0.000027    0.842468 v _145_/B (sg13g2_nand2_1)
     1    0.005463    0.043884    0.056226    0.898694 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043884    0.000042    0.898736 ^ output9/A (sg13g2_buf_2)
     1    0.052104    0.112674    0.145872    1.044609 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112674    0.000382    1.044990 ^ sine_out[14] (out)
                                              1.044990   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.044990   data arrival time
---------------------------------------------------------------------------------------------
                                              1.805010   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000185    0.379062 v fanout75/A (sg13g2_buf_1)
     4    0.014330    0.052745    0.089340    0.468402 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.052745    0.000089    0.468491 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021163    0.240879    0.221982    0.690472 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240879    0.000093    0.690565 ^ _185_/B (sg13g2_nor2_2)
     5    0.022111    0.092580    0.124480    0.815045 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092580    0.000040    0.815085 v _278_/B (sg13g2_nor2_1)
     1    0.003160    0.059211    0.071048    0.886133 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.059211    0.000005    0.886138 ^ output33/A (sg13g2_buf_2)
     1    0.052415    0.113357    0.153839    1.039978 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113357    0.000439    1.040417 ^ sine_out[6] (out)
                                              1.040417   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.040417   data arrival time
---------------------------------------------------------------------------------------------
                                              1.809583   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000065    0.646623 v _168_/B (sg13g2_nor2_1)
     2    0.006865    0.087791    0.096865    0.743488 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087791    0.000012    0.743500 ^ _171_/B (sg13g2_nand2_1)
     1    0.003451    0.068578    0.068291    0.811791 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.068578    0.000007    0.811798 v _172_/B (sg13g2_nand2_1)
     1    0.004807    0.041550    0.055716    0.867514 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.041550    0.000030    0.867544 ^ output21/A (sg13g2_buf_2)
     1    0.052438    0.113346    0.145145    1.012689 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113346    0.000448    1.013138 ^ sine_out[25] (out)
                                              1.013138   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.013138   data arrival time
---------------------------------------------------------------------------------------------
                                              1.836862   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000065    0.646623 v _168_/B (sg13g2_nor2_1)
     2    0.006865    0.087791    0.096865    0.743488 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087791    0.000014    0.743502 ^ _169_/B (sg13g2_nand2_1)
     1    0.003798    0.050320    0.069897    0.813399 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.050320    0.000011    0.813411 v _170_/B (sg13g2_nand2_1)
     1    0.004764    0.037837    0.048854    0.862265 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.037837    0.000030    0.862294 ^ output20/A (sg13g2_buf_2)
     1    0.052395    0.113245    0.143257    1.005551 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113246    0.000440    1.005990 ^ sine_out[24] (out)
                                              1.005990   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.005990   data arrival time
---------------------------------------------------------------------------------------------
                                              1.844010   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000185    0.379062 v fanout75/A (sg13g2_buf_1)
     4    0.014330    0.052745    0.089340    0.468402 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.052745    0.000057    0.468459 v _141_/A (sg13g2_or2_1)
     3    0.009394    0.046611    0.129942    0.598401 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.046611    0.000013    0.598414 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008651    0.123472    0.123737    0.722151 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.123472    0.000027    0.722178 ^ _174_/B (sg13g2_nand2_1)
     1    0.004205    0.046636    0.080565    0.802743 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.046636    0.000017    0.802760 v _175_/B (sg13g2_nand2_1)
     1    0.004596    0.036521    0.046975    0.849735 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.036521    0.000026    0.849761 ^ output22/A (sg13g2_buf_2)
     1    0.052793    0.114049    0.143121    0.992882 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114050    0.000508    0.993390 ^ sine_out[26] (out)
                                              0.993390   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.993390   data arrival time
---------------------------------------------------------------------------------------------
                                              1.856610   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028232    0.026055    0.080989    0.375181 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026055    0.000225    0.375406 v fanout70/A (sg13g2_buf_8)
     8    0.034627    0.027829    0.078382    0.453788 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027829    0.000017    0.453806 v _125_/A (sg13g2_inv_2)
     3    0.015789    0.039477    0.042201    0.496006 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039477    0.000019    0.496025 ^ fanout53/A (sg13g2_buf_8)
     8    0.036236    0.031220    0.079742    0.575768 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.031221    0.000149    0.575917 ^ _161_/A (sg13g2_nand2_1)
     3    0.009789    0.070392    0.071899    0.647816 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.070392    0.000002    0.647818 v _177_/B (sg13g2_nand2_1)
     3    0.010474    0.061987    0.075443    0.723261 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.061987    0.000036    0.723297 ^ _179_/A (sg13g2_nand2_1)
     2    0.006792    0.057526    0.069810    0.793107 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.057526    0.000010    0.793117 v _180_/B (sg13g2_nand2_1)
     1    0.004178    0.037197    0.049613    0.842730 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037197    0.000019    0.842749 ^ output24/A (sg13g2_buf_2)
     1    0.053451    0.115388    0.144294    0.987044 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.115389    0.000637    0.987680 ^ sine_out[28] (out)
                                              0.987680   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.987680   data arrival time
---------------------------------------------------------------------------------------------
                                              1.862320   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182588    0.302839 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302856 ^ fanout76/A (sg13g2_buf_8)
     6    0.033608    0.030471    0.083277    0.386132 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030472    0.000215    0.386347 ^ fanout74/A (sg13g2_buf_8)
     8    0.033754    0.029746    0.074430    0.460777 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029746    0.000088    0.460865 ^ _132_/A (sg13g2_nand2_2)
     4    0.014409    0.054358    0.061065    0.521931 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.054358    0.000071    0.522001 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017086    0.197721    0.187357    0.709359 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.197721    0.000098    0.709457 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003705    0.071494    0.106590    0.816047 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.071494    0.000013    0.816059 v output25/A (sg13g2_buf_2)
     1    0.053668    0.091183    0.155340    0.971400 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.091187    0.000674    0.972074 v sine_out[29] (out)
                                              0.972074   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.972074   data arrival time
---------------------------------------------------------------------------------------------
                                              1.877926   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182588    0.302839 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302856 ^ fanout76/A (sg13g2_buf_8)
     6    0.033608    0.030471    0.083277    0.386132 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030472    0.000215    0.386347 ^ fanout74/A (sg13g2_buf_8)
     8    0.033754    0.029746    0.074430    0.460777 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029746    0.000088    0.460865 ^ _132_/A (sg13g2_nand2_2)
     4    0.014409    0.054358    0.061065    0.521931 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.054358    0.000071    0.522001 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017086    0.197721    0.187357    0.709359 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.197721    0.000090    0.709449 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003848    0.063027    0.110803    0.820253 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.063027    0.000015    0.820268 v output17/A (sg13g2_buf_2)
     1    0.052234    0.088931    0.149820    0.970088 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088931    0.000407    0.970495 v sine_out[21] (out)
                                              0.970495   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.970495   data arrival time
---------------------------------------------------------------------------------------------
                                              1.879505   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182588    0.302839 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302856 ^ fanout76/A (sg13g2_buf_8)
     6    0.033608    0.030471    0.083277    0.386132 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030472    0.000215    0.386347 ^ fanout74/A (sg13g2_buf_8)
     8    0.033754    0.029746    0.074430    0.460777 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029746    0.000088    0.460865 ^ _132_/A (sg13g2_nand2_2)
     4    0.014409    0.054358    0.061065    0.521931 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.054358    0.000071    0.522001 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017086    0.197721    0.187357    0.709359 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.197721    0.000032    0.709391 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003161    0.060521    0.107107    0.816498 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.060521    0.000006    0.816504 v output5/A (sg13g2_buf_2)
     1    0.052277    0.088980    0.148655    0.965159 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088981    0.000416    0.965575 v sine_out[10] (out)
                                              0.965575   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.965575   data arrival time
---------------------------------------------------------------------------------------------
                                              1.884425   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009527    0.048244    0.183400    0.303652 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048244    0.000027    0.303679 ^ fanout73/A (sg13g2_buf_8)
     8    0.044536    0.035302    0.087291    0.390970 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.035302    0.000165    0.391135 ^ fanout72/A (sg13g2_buf_8)
     8    0.034081    0.030098    0.076904    0.468038 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030099    0.000153    0.468191 ^ _137_/C (sg13g2_nand3_1)
     5    0.016246    0.155307    0.153629    0.621821 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.155307    0.000008    0.621828 v _138_/B (sg13g2_nor2_1)
     2    0.007286    0.099695    0.112793    0.734621 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.099695    0.000016    0.734638 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003161    0.047723    0.083275    0.817912 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.047723    0.000006    0.817918 v output8/A (sg13g2_buf_2)
     1    0.052147    0.088693    0.142358    0.960276 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088693    0.000390    0.960666 v sine_out[13] (out)
                                              0.960666   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.960666   data arrival time
---------------------------------------------------------------------------------------------
                                              1.889334   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009527    0.048244    0.183400    0.303652 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048244    0.000027    0.303679 ^ fanout73/A (sg13g2_buf_8)
     8    0.044536    0.035302    0.087291    0.390970 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.035302    0.000165    0.391135 ^ fanout72/A (sg13g2_buf_8)
     8    0.034081    0.030098    0.076904    0.468038 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030099    0.000153    0.468191 ^ _137_/C (sg13g2_nand3_1)
     5    0.016246    0.155307    0.153629    0.621821 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.155307    0.000027    0.621847 v _156_/B (sg13g2_nand2b_1)
     2    0.009609    0.075182    0.100184    0.722032 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075182    0.000075    0.722107 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004418    0.050438    0.079977    0.802083 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.050438    0.000024    0.802107 v output13/A (sg13g2_buf_2)
     1    0.051961    0.088426    0.143482    0.945589 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088427    0.000353    0.945943 v sine_out[18] (out)
                                              0.945943   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.945943   data arrival time
---------------------------------------------------------------------------------------------
                                              1.904057   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000209    0.379086 v fanout74/A (sg13g2_buf_8)
     8    0.033037    0.027355    0.078562    0.457648 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027355    0.000091    0.457739 v _140_/A (sg13g2_nor2_2)
     5    0.022703    0.108435    0.107498    0.565237 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.108435    0.000112    0.565349 ^ _152_/B (sg13g2_nor2_2)
     4    0.014799    0.047563    0.071441    0.636790 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047563    0.000053    0.636843 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003617    0.115420    0.128933    0.765776 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.115420    0.000011    0.765787 ^ output12/A (sg13g2_buf_2)
     1    0.052005    0.112860    0.178030    0.943817 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112860    0.000362    0.944179 ^ sine_out[17] (out)
                                              0.944179   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.944179   data arrival time
---------------------------------------------------------------------------------------------
                                              1.905821   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057796    0.000294    0.382492 v fanout68/A (sg13g2_buf_2)
     5    0.026288    0.052555    0.113559    0.496052 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.052555    0.000007    0.496059 v fanout67/A (sg13g2_buf_8)
     8    0.029107    0.026875    0.089167    0.585226 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.026875    0.000126    0.585352 v _156_/A_N (sg13g2_nand2b_1)
     2    0.009143    0.069954    0.100962    0.686314 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.069954    0.000072    0.686386 v _176_/A2 (sg13g2_o21ai_1)
     1    0.002787    0.071713    0.090769    0.777155 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.071713    0.000001    0.777156 ^ output23/A (sg13g2_buf_2)
     1    0.053408    0.115410    0.161282    0.938438 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.115412    0.000628    0.939066 ^ sine_out[27] (out)
                                              0.939066   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.939066   data arrival time
---------------------------------------------------------------------------------------------
                                              1.910934   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006143    0.028201    0.168713    0.288213 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028201    0.000022    0.288235 v fanout61/A (sg13g2_buf_1)
     4    0.025529    0.085143    0.116563    0.404798 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.085145    0.000511    0.405310 v fanout60/A (sg13g2_buf_8)
     8    0.029315    0.028007    0.104846    0.510156 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028007    0.000085    0.510240 v _131_/A (sg13g2_or2_1)
     6    0.023070    0.084779    0.160007    0.670248 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.084779    0.000119    0.670366 v _280_/B1 (sg13g2_a21oi_1)
     1    0.005799    0.081667    0.097421    0.767787 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.081667    0.000050    0.767837 ^ output36/A (sg13g2_buf_2)
     1    0.052352    0.113302    0.164844    0.932681 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.113302    0.000431    0.933112 ^ sine_out[9] (out)
                                              0.933112   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.933112   data arrival time
---------------------------------------------------------------------------------------------
                                              1.916888   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009527    0.048244    0.183400    0.303652 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048244    0.000027    0.303679 ^ fanout73/A (sg13g2_buf_8)
     8    0.044536    0.035302    0.087291    0.390970 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.035302    0.000165    0.391135 ^ fanout72/A (sg13g2_buf_8)
     8    0.034081    0.030098    0.076904    0.468038 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030099    0.000153    0.468191 ^ _137_/C (sg13g2_nand3_1)
     5    0.016246    0.155307    0.153629    0.621821 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.155307    0.000008    0.621828 v _138_/B (sg13g2_nor2_1)
     2    0.007286    0.099695    0.112793    0.734621 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.099695    0.000015    0.734636 ^ _279_/B (sg13g2_nor2_1)
     1    0.004292    0.035327    0.055033    0.789669 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.035327    0.000021    0.789691 v output34/A (sg13g2_buf_2)
     1    0.052221    0.088722    0.136456    0.926147 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088723    0.000405    0.926552 v sine_out[7] (out)
                                              0.926552   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.926552   data arrival time
---------------------------------------------------------------------------------------------
                                              1.923448   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000032    0.646591 v _187_/A2 (sg13g2_o21ai_1)
     1    0.003705    0.084250    0.108485    0.755076 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.084250    0.000012    0.755088 ^ output28/A (sg13g2_buf_2)
     1    0.054201    0.117057    0.168484    0.923572 ^ output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.117060    0.000784    0.924356 ^ sine_out[31] (out)
                                              0.924356   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.924356   data arrival time
---------------------------------------------------------------------------------------------
                                              1.925644   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006143    0.028201    0.168713    0.288213 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028201    0.000022    0.288235 v fanout61/A (sg13g2_buf_1)
     4    0.025529    0.085143    0.116563    0.404798 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.085145    0.000511    0.405310 v fanout60/A (sg13g2_buf_8)
     8    0.029315    0.028007    0.104846    0.510156 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028007    0.000085    0.510240 v _131_/A (sg13g2_or2_1)
     6    0.023070    0.084779    0.160007    0.670248 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.084779    0.000116    0.670364 v _283_/B1 (sg13g2_a21oi_1)
     1    0.004521    0.072623    0.089413    0.759777 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.072623    0.000026    0.759802 ^ output6/A (sg13g2_buf_2)
     1    0.052265    0.113096    0.160267    0.920070 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.113096    0.000414    0.920483 ^ sine_out[11] (out)
                                              0.920483   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.920483   data arrival time
---------------------------------------------------------------------------------------------
                                              1.929517   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182588    0.302839 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302856 ^ fanout76/A (sg13g2_buf_8)
     6    0.033608    0.030471    0.083277    0.386132 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030472    0.000215    0.386347 ^ fanout74/A (sg13g2_buf_8)
     8    0.033754    0.029746    0.074430    0.460777 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.029746    0.000088    0.460865 ^ _132_/A (sg13g2_nand2_2)
     4    0.014409    0.054358    0.061065    0.521931 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.054358    0.000071    0.522001 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017086    0.197721    0.187357    0.709359 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.197721    0.000034    0.709393 ^ _276_/B (sg13g2_nor2_1)
     1    0.003165    0.048227    0.066906    0.776299 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.048227    0.000006    0.776305 v output31/A (sg13g2_buf_2)
     1    0.052135    0.088677    0.142588    0.918893 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088678    0.000388    0.919281 v sine_out[4] (out)
                                              0.919281   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.919281   data arrival time
---------------------------------------------------------------------------------------------
                                              1.930719   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072727    0.000306    0.390670 ^ fanout68/A (sg13g2_buf_2)
     5    0.026730    0.064810    0.121828    0.512497 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.064810    0.000007    0.512505 ^ fanout67/A (sg13g2_buf_8)
     8    0.029733    0.029485    0.089593    0.602097 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029485    0.000033    0.602130 ^ _150_/B (sg13g2_and2_1)
     3    0.010785    0.056031    0.105289    0.707420 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056031    0.000018    0.707438 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003813    0.048089    0.066149    0.773587 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.048089    0.000014    0.773601 v output16/A (sg13g2_buf_2)
     1    0.052190    0.088762    0.142577    0.916178 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088762    0.000399    0.916576 v sine_out[20] (out)
                                              0.916576   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.916576   data arrival time
---------------------------------------------------------------------------------------------
                                              1.933424   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006143    0.028201    0.168713    0.288213 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028201    0.000022    0.288235 v fanout61/A (sg13g2_buf_1)
     4    0.025529    0.085143    0.116563    0.404798 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.085145    0.000511    0.405310 v fanout60/A (sg13g2_buf_8)
     8    0.029315    0.028007    0.104846    0.510156 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028007    0.000079    0.510235 v _130_/A (sg13g2_nor2_1)
     2    0.009580    0.097482    0.095310    0.605545 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.097482    0.000017    0.605562 ^ _136_/B (sg13g2_nand2b_2)
     4    0.013722    0.065441    0.082597    0.688160 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065441    0.000020    0.688180 v _277_/A (sg13g2_nor2_1)
     1    0.004185    0.056549    0.075410    0.763589 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.056549    0.000019    0.763608 ^ output32/A (sg13g2_buf_2)
     1    0.052091    0.112691    0.152110    0.915719 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.112691    0.000379    0.916098 ^ sine_out[5] (out)
                                              0.916098   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.916098   data arrival time
---------------------------------------------------------------------------------------------
                                              1.933902   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072727    0.000306    0.390670 ^ fanout68/A (sg13g2_buf_2)
     5    0.026730    0.064810    0.121828    0.512497 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.064810    0.000007    0.512505 ^ fanout67/A (sg13g2_buf_8)
     8    0.029733    0.029485    0.089593    0.602097 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029485    0.000033    0.602130 ^ _150_/B (sg13g2_and2_1)
     3    0.010785    0.056031    0.105289    0.707420 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056031    0.000027    0.707446 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003074    0.045197    0.062822    0.770268 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.045197    0.000005    0.770273 v output18/A (sg13g2_buf_2)
     1    0.052308    0.088923    0.141300    0.911573 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088923    0.000422    0.911995 v sine_out[22] (out)
                                              0.911995   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.911995   data arrival time
---------------------------------------------------------------------------------------------
                                              1.938005   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009527    0.048244    0.183400    0.303652 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048244    0.000027    0.303679 ^ fanout73/A (sg13g2_buf_8)
     8    0.044536    0.035302    0.087291    0.390970 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.035302    0.000165    0.391135 ^ fanout72/A (sg13g2_buf_8)
     8    0.034081    0.030098    0.076904    0.468038 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030099    0.000153    0.468191 ^ _137_/C (sg13g2_nand3_1)
     5    0.016246    0.155307    0.153629    0.621821 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.155307    0.000028    0.621849 v _166_/A (sg13g2_nor2_1)
     1    0.003637    0.063981    0.092936    0.714785 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.063981    0.000008    0.714793 ^ _167_/B (sg13g2_nor2_1)
     1    0.005406    0.031646    0.047319    0.762112 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.031646    0.000042    0.762155 v output19/A (sg13g2_buf_2)
     1    0.052351    0.088897    0.134811    0.896965 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088897    0.000431    0.897396 v sine_out[23] (out)
                                              0.897396   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.897396   data arrival time
---------------------------------------------------------------------------------------------
                                              1.952604   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000072    0.646631 v _148_/A2 (sg13g2_a21oi_1)
     1    0.003031    0.058999    0.096125    0.742756 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.058999    0.000004    0.742760 ^ output11/A (sg13g2_buf_2)
     1    0.052017    0.112548    0.153225    0.895985 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112548    0.000364    0.896350 ^ sine_out[16] (out)
                                              0.896350   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.896350   data arrival time
---------------------------------------------------------------------------------------------
                                              1.953651   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028232    0.026055    0.080989    0.375181 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026055    0.000225    0.375406 v fanout70/A (sg13g2_buf_8)
     8    0.034627    0.027829    0.078382    0.453788 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027830    0.000228    0.454016 v _158_/A (sg13g2_nor2_1)
     3    0.012252    0.118693    0.110979    0.564995 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.118693    0.000014    0.565009 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003566    0.057082    0.090172    0.655181 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057082    0.000008    0.655189 v _160_/B (sg13g2_nor2_1)
     1    0.005038    0.064449    0.071697    0.726887 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.064449    0.000034    0.726920 ^ output14/A (sg13g2_buf_2)
     1    0.051961    0.112453    0.155846    0.882766 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112453    0.000353    0.883119 ^ sine_out[19] (out)
                                              0.883119   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.883119   data arrival time
---------------------------------------------------------------------------------------------
                                              1.966881   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006143    0.028201    0.168713    0.288213 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028201    0.000022    0.288235 v fanout61/A (sg13g2_buf_1)
     4    0.025529    0.085143    0.116563    0.404798 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.085145    0.000511    0.405310 v fanout60/A (sg13g2_buf_8)
     8    0.029315    0.028007    0.104846    0.510156 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028007    0.000079    0.510235 v _130_/A (sg13g2_nor2_1)
     2    0.009580    0.097482    0.095310    0.605545 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.097482    0.000006    0.605550 ^ _284_/A (sg13g2_and2_1)
     1    0.005202    0.036107    0.111805    0.717355 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.036107    0.000036    0.717391 ^ output7/A (sg13g2_buf_2)
     1    0.052191    0.112824    0.142142    0.859534 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112824    0.000399    0.859933 ^ sine_out[12] (out)
                                              0.859933   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.859933   data arrival time
---------------------------------------------------------------------------------------------
                                              1.990067   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013523    0.063504    0.195033    0.315310 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.063504    0.000041    0.315351 ^ _127_/A (sg13g2_inv_1)
     1    0.006665    0.033993    0.048245    0.363596 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.033993    0.000067    0.363664 v output3/A (sg13g2_buf_2)
     1    0.050626    0.086266    0.134212    0.497875 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.086266    0.000120    0.497996 v signB (out)
                                              0.497996   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.497996   data arrival time
---------------------------------------------------------------------------------------------
                                              2.352005   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013523    0.063504    0.195033    0.315310 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.063504    0.000050    0.315360 ^ output2/A (sg13g2_buf_2)
     1    0.050792    0.110078    0.153874    0.469234 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110078    0.000150    0.469384 ^ sign (out)
                                              0.469384   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.469384   data arrival time
---------------------------------------------------------------------------------------------
                                              2.380616   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000157    0.379034 v _191_/A (sg13g2_xnor2_1)
     2    0.010031    0.075949    0.114270    0.493304 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.075949    0.000002    0.493306 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010827    0.141474    0.151354    0.644660 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.141474    0.000020    0.644680 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010394    0.094433    0.128886    0.773566 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094433    0.000014    0.773581 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010394    0.137395    0.161869    0.935450 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137395    0.000069    0.935518 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010620    0.090158    0.129779    1.065297 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090158    0.000042    1.065339 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006503    0.108419    0.125653    1.190992 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.108419    0.000019    1.191011 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002151    0.058022    0.110697    1.301708 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.058022    0.000005    1.301712 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.301712   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    5.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    5.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    5.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.969504   clock uncertainty
                                  0.000000    4.969504   clock reconvergence pessimism
                                 -0.124532    4.844972   library setup time
                                              4.844972   data required time
---------------------------------------------------------------------------------------------
                                              4.844972   data required time
                                             -1.301712   data arrival time
---------------------------------------------------------------------------------------------
                                              3.543259   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000157    0.379034 v _191_/A (sg13g2_xnor2_1)
     2    0.010031    0.075949    0.114270    0.493304 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.075949    0.000002    0.493306 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010827    0.141474    0.151354    0.644660 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.141474    0.000020    0.644680 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010394    0.094433    0.128886    0.773566 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094433    0.000014    0.773581 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010394    0.137395    0.161869    0.935450 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137395    0.000069    0.935518 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010620    0.090158    0.129779    1.065297 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.090158    0.000038    1.065335 v _208_/B (sg13g2_xor2_1)
     1    0.002468    0.053768    0.113678    1.179013 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.053768    0.000008    1.179020 v _298_/D (sg13g2_dfrbpq_1)
                                              1.179020   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    5.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    5.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    5.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969501   clock uncertainty
                                  0.000000    4.969501   clock reconvergence pessimism
                                 -0.124169    4.845332   library setup time
                                              4.845332   data required time
---------------------------------------------------------------------------------------------
                                              4.845332   data required time
                                             -1.179020   data arrival time
---------------------------------------------------------------------------------------------
                                              3.666312   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000187    0.646745 v _143_/B (sg13g2_nor2_1)
     2    0.008545    0.096887    0.107760    0.754505 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.096887    0.000053    0.754558 ^ _144_/B (sg13g2_nand2_1)
     2    0.006981    0.064097    0.087882    0.842440 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064097    0.000027    0.842467 v _212_/B (sg13g2_nor2_1)
     2    0.008810    0.096859    0.097492    0.939959 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.096859    0.000028    0.939987 ^ _213_/C (sg13g2_nand3_1)
     2    0.009187    0.102493    0.134448    1.074435 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.102493    0.000027    1.074462 v _214_/B (sg13g2_xnor2_1)
     1    0.002088    0.037413    0.110093    1.184554 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037413    0.000004    1.184559 v _300_/D (sg13g2_dfrbpq_1)
                                              1.184559   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    5.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    5.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    5.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970278   clock uncertainty
                                  0.000000    4.970278   clock reconvergence pessimism
                                 -0.118061    4.852217   library setup time
                                              4.852217   data required time
---------------------------------------------------------------------------------------------
                                              4.852217   data required time
                                             -1.184559   data arrival time
---------------------------------------------------------------------------------------------
                                              3.667658   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003327    0.020637    0.161827    0.281329 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020637    0.000008    0.281338 v fanout69/A (sg13g2_buf_2)
     4    0.030095    0.057795    0.100861    0.382199 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057797    0.000367    0.382566 v fanout65/A (sg13g2_buf_8)
     8    0.029733    0.027251    0.091869    0.474435 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027251    0.000032    0.474467 v _142_/A (sg13g2_or2_1)
     7    0.028352    0.099268    0.172092    0.646559 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.099268    0.000187    0.646745 v _143_/B (sg13g2_nor2_1)
     2    0.008545    0.096887    0.107760    0.754505 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.096887    0.000053    0.754558 ^ _144_/B (sg13g2_nand2_1)
     2    0.006981    0.064097    0.087882    0.842440 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064097    0.000027    0.842467 v _212_/B (sg13g2_nor2_1)
     2    0.008810    0.096859    0.097492    0.939959 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.096859    0.000028    0.939987 ^ _213_/C (sg13g2_nand3_1)
     2    0.009187    0.102493    0.134448    1.074435 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.102493    0.000024    1.074459 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003896    0.076955    0.063750    1.138209 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.076955    0.000012    1.138221 ^ _219_/A (sg13g2_inv_1)
     1    0.001596    0.023096    0.036605    1.174826 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023096    0.000000    1.174827 v _301_/D (sg13g2_dfrbpq_1)
                                              1.174827   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    5.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    5.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000066    5.120286 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970286   clock uncertainty
                                  0.000000    4.970286   clock reconvergence pessimism
                                 -0.112904    4.857382   library setup time
                                              4.857382   data required time
---------------------------------------------------------------------------------------------
                                              4.857382   data required time
                                             -1.174827   data arrival time
---------------------------------------------------------------------------------------------
                                              3.682555   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000157    0.379034 v _191_/A (sg13g2_xnor2_1)
     2    0.010031    0.075949    0.114270    0.493304 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.075949    0.000002    0.493306 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010827    0.141474    0.151354    0.644660 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.141474    0.000020    0.644680 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010394    0.094433    0.128886    0.773566 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094433    0.000014    0.773581 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010394    0.137395    0.161869    0.935450 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137395    0.000066    0.935516 ^ _204_/B (sg13g2_xor2_1)
     1    0.001875    0.050980    0.122503    1.058019 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.050980    0.000003    1.058021 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.058021   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    5.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    5.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    5.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969502   clock uncertainty
                                  0.000000    4.969502   clock reconvergence pessimism
                                 -0.122441    4.847062   library setup time
                                              4.847062   data required time
---------------------------------------------------------------------------------------------
                                              4.847062   data required time
                                             -1.058021   data arrival time
---------------------------------------------------------------------------------------------
                                              3.789040   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000157    0.379034 v _191_/A (sg13g2_xnor2_1)
     2    0.010031    0.075949    0.114270    0.493304 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.075949    0.000002    0.493306 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010827    0.141474    0.151354    0.644660 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.141474    0.000020    0.644680 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010394    0.094433    0.128886    0.773566 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094433    0.000037    0.773603 v _200_/A (sg13g2_xor2_1)
     1    0.001873    0.049278    0.118216    0.891819 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.049278    0.000003    0.891822 v _296_/D (sg13g2_dfrbpq_1)
                                              0.891822   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    5.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    5.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    5.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969532   clock uncertainty
                                  0.000000    4.969532   clock reconvergence pessimism
                                 -0.122551    4.846980   library setup time
                                              4.846980   data required time
---------------------------------------------------------------------------------------------
                                              4.846980   data required time
                                             -0.891822   data arrival time
---------------------------------------------------------------------------------------------
                                              3.955158   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000157    0.379034 v _191_/A (sg13g2_xnor2_1)
     2    0.010031    0.075949    0.114270    0.493304 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.075949    0.000002    0.493306 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010827    0.141474    0.151354    0.644660 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.141474    0.000055    0.644715 ^ _196_/A (sg13g2_xor2_1)
     1    0.002101    0.055995    0.129670    0.774385 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.055995    0.000004    0.774389 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.774389   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    5.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    5.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    5.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970253   clock uncertainty
                                  0.000000    4.970253   clock reconvergence pessimism
                                 -0.123945    4.846307   library setup time
                                              4.846307   data required time
---------------------------------------------------------------------------------------------
                                              4.846307   data required time
                                             -0.774389   data arrival time
---------------------------------------------------------------------------------------------
                                              4.071918   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009244    0.048798    0.182588    0.302839 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.048798    0.000017    0.302856 ^ fanout76/A (sg13g2_buf_8)
     6    0.033608    0.030471    0.083277    0.386132 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030472    0.000161    0.386294 ^ _191_/A (sg13g2_xnor2_1)
     2    0.010447    0.112361    0.114554    0.500848 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.112361    0.000035    0.500883 ^ _192_/B (sg13g2_xnor2_1)
     1    0.003242    0.071262    0.111531    0.612415 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.071262    0.000016    0.612430 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.612430   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    5.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    5.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000031    5.120251 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970251   clock uncertainty
                                  0.000000    4.970251   clock reconvergence pessimism
                                 -0.128903    4.841347   library setup time
                                              4.841347   data required time
---------------------------------------------------------------------------------------------
                                              4.841347   data required time
                                             -0.612430   data arrival time
---------------------------------------------------------------------------------------------
                                              4.228917   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.182120    0.302394 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.048181    0.000012    0.302406 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.034751    0.086804    0.389210 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.034752    0.000180    0.389390 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.035934    0.043777    0.433167 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035934    0.000011    0.433178 v _293_/D (sg13g2_dfrbpq_1)
                                              0.433178   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015115    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    5.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    5.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    5.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    5.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    5.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970274   clock uncertainty
                                  0.000000    4.970274   clock reconvergence pessimism
                                 -0.117528    4.852746   library setup time
                                              4.852746   data required time
---------------------------------------------------------------------------------------------
                                              4.852746   data required time
                                             -0.433178   data arrival time
---------------------------------------------------------------------------------------------
                                              4.419569   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000185    0.379062 v fanout75/A (sg13g2_buf_1)
     4    0.014330    0.052745    0.089340    0.468402 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.052745    0.000089    0.468491 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021163    0.240879    0.221982    0.690472 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240879    0.000029    0.690502 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008139    0.092651    0.143608    0.834110 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.092651    0.000015    0.834125 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003809    0.079569    0.114029    0.948154 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079569    0.000011    0.948164 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003526    0.051550    0.074094    1.022258 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.051550    0.000005    1.022264 v _273_/A (sg13g2_nor2_1)
     1    0.005636    0.067313    0.079687    1.101951 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.067313    0.000041    1.101992 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004791    0.059671    0.072377    1.174369 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059671    0.000030    1.174399 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089716    0.148735    1.323133 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089718    0.000502    1.323635 v sine_out[1] (out)
                                              1.323635   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.323635   data arrival time
---------------------------------------------------------------------------------------------
                                              1.526365   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.430398e-05 0.000000e+00 4.462118e-09 9.430844e-05  59.7%
Combinational        6.027737e-07 1.342722e-06 4.088182e-08 1.986377e-06   1.3%
Clock                4.462368e-05 1.697566e-05 2.141074e-09 6.160148e-05  39.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.395304e-04 1.831838e-05 4.748500e-08 1.578963e-04 100.0%
                            88.4%        11.6%         0.0%
Writing metric power__internal__total: 0.0001395304425386712
Writing metric power__switching__total: 1.8318383808946237e-5
Writing metric power__leakage__total: 4.748500259665889e-8
Writing metric power__total: 0.0001578963128849864

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.1507855133432713
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119501 source latency _298_/CLK ^
-0.120286 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150786 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.1507855133432713
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.120286 source latency _301_/CLK ^
-0.119501 target latency _298_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150786 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.1377265562801488
nom_typ_1p20V_25C: 0.1377265562801488
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 1.5263650775340925
nom_typ_1p20V_25C: 1.5263650775340925
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.137727
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.543259
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.119501         network latency _298_/CLK
        0.120286 network latency _301_/CLK
---------------
0.119501 0.120286 latency
        0.000786 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.131480         network latency _298_/CLK
        0.132071 network latency _301_/CLK
---------------
0.131480 0.132071 latency
        0.000592 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.46 fmax = 686.46
%OL_END_REPORT
