\hypertarget{riscv_2cpuregs_8S}{\section{/users/enseig/franck/ko6/src/soft/hal/cpu/riscv/cpuregs.S File Reference}
\label{riscv_2cpuregs_8S}\index{/users/enseig/franck/ko6/src/soft/hal/cpu/riscv/cpuregs.\-S@{/users/enseig/franck/ko6/src/soft/hal/cpu/riscv/cpuregs.\-S}}
}
{\ttfamily \#include $<$hal/cpu/riscv/context.\-h$>$}\\*
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
section text globl clock \hyperlink{riscv_2cpuregs_8S_a2b84e726cb09f8f4cf08897dfd879db2}{clock}
\item 
section text globl \hyperlink{libc_8h_a6f8d66e44afa86c6e39901b0dbbf709e}{clock} \\*
mcycle csrr \hyperlink{riscv_2cpuregs_8S_a973ceaaf8781dbd3bcef96fa989921db}{a1}
\item 
section text globl \hyperlink{libc_8h_a6f8d66e44afa86c6e39901b0dbbf709e}{clock} \\*
mcycle csrr mcycleh ret globl \\*
cpuid \hyperlink{riscv_2cpuregs_8S_af369724bd50c8856d67277ac77ad4419}{cpuid}
\end{DoxyCompactItemize}


\subsection{Variable Documentation}
\hypertarget{riscv_2cpuregs_8S_a973ceaaf8781dbd3bcef96fa989921db}{\index{riscv/cpuregs.\-S@{riscv/cpuregs.\-S}!a1@{a1}}
\index{a1@{a1}!riscv/cpuregs.S@{riscv/cpuregs.\-S}}
\subsubsection[{a1}]{\setlength{\rightskip}{0pt plus 5cm}section text globl {\bf clock} mcycle csrr a1}}\label{riscv_2cpuregs_8S_a973ceaaf8781dbd3bcef96fa989921db}
\hypertarget{riscv_2cpuregs_8S_a2b84e726cb09f8f4cf08897dfd879db2}{\index{riscv/cpuregs.\-S@{riscv/cpuregs.\-S}!clock@{clock}}
\index{clock@{clock}!riscv/cpuregs.S@{riscv/cpuregs.\-S}}
\subsubsection[{clock}]{\setlength{\rightskip}{0pt plus 5cm}section text globl clock clock}}\label{riscv_2cpuregs_8S_a2b84e726cb09f8f4cf08897dfd879db2}
\hypertarget{riscv_2cpuregs_8S_af369724bd50c8856d67277ac77ad4419}{\index{riscv/cpuregs.\-S@{riscv/cpuregs.\-S}!cpuid@{cpuid}}
\index{cpuid@{cpuid}!riscv/cpuregs.S@{riscv/cpuregs.\-S}}
\subsubsection[{cpuid}]{\setlength{\rightskip}{0pt plus 5cm}section text globl {\bf clock} mcycle csrr mcycleh ret globl cpuid cpuid}}\label{riscv_2cpuregs_8S_af369724bd50c8856d67277ac77ad4419}
