Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jul 16 10:00:25 2019
| Host         : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.094        0.000                      0                98682        0.016        0.000                      0                98682        3.750        0.000                       0                 40624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.094        0.000                      0                98682        0.016        0.000                      0                98682        3.750        0.000                       0                 40624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 1.214ns (13.192%)  route 7.989ns (86.808%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 12.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.704     2.998    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.419     3.417 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=9, routed)           1.023     4.440    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg
    SLICE_X85Y76         LUT6 (Prop_lut6_I2_O)        0.299     4.739 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4/O
                         net (fo=3, routed)           0.857     5.596    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.720 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2/O
                         net (fo=3, routed)           1.031     6.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.875 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_376_reg_19900[15]_i_3/O
                         net (fo=31, routed)          1.582     8.457    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter3_reg
    SLICE_X68Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5/O
                         net (fo=1, routed)           0.677     9.258    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.382 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_1__6/O
                         net (fo=1682, routed)        2.819    12.201    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/grp_window_macc_fu_11766_ap_ce
    DSP48_X1Y1           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.669    12.848    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2/CLK
                         clock pessimism              0.115    12.963    
                         clock uncertainty           -0.154    12.809    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514    12.295    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_3_reg_1338_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 1.214ns (13.367%)  route 7.868ns (86.633%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 12.849 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.704     2.998    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.419     3.417 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=9, routed)           1.023     4.440    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg
    SLICE_X85Y76         LUT6 (Prop_lut6_I2_O)        0.299     4.739 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4/O
                         net (fo=3, routed)           0.857     5.596    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.720 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2/O
                         net (fo=3, routed)           1.031     6.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.875 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_376_reg_19900[15]_i_3/O
                         net (fo=31, routed)          1.582     8.457    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter3_reg
    SLICE_X68Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5/O
                         net (fo=1, routed)           0.677     9.258    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.382 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_1__6/O
                         net (fo=1682, routed)        2.698    12.080    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/grp_window_macc_fu_11766_ap_ce
    DSP48_X1Y0           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_3_reg_1338_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.670    12.849    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/ap_clk
    DSP48_X1Y0           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_3_reg_1338_reg/CLK
                         clock pessimism              0.115    12.964    
                         clock uncertainty           -0.154    12.810    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514    12.296    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_3_reg_1338_reg
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 1.214ns (13.385%)  route 7.856ns (86.615%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.704     2.998    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.419     3.417 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=9, routed)           1.023     4.440    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg
    SLICE_X85Y76         LUT6 (Prop_lut6_I2_O)        0.299     4.739 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4/O
                         net (fo=3, routed)           0.857     5.596    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.720 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2/O
                         net (fo=3, routed)           1.031     6.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.875 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_376_reg_19900[15]_i_3/O
                         net (fo=31, routed)          1.582     8.457    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter3_reg
    SLICE_X68Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5/O
                         net (fo=1, routed)           0.677     9.258    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.382 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_1__6/O
                         net (fo=1682, routed)        2.686    12.068    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/grp_window_macc_fu_11766_ap_ce
    DSP48_X1Y4           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.666    12.845    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/ap_clk
    DSP48_X1Y4           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2/CLK
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514    12.292    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_3_reg_1338_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 1.214ns (13.367%)  route 7.868ns (86.633%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 12.849 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.704     2.998    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.419     3.417 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=9, routed)           1.023     4.440    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg
    SLICE_X85Y76         LUT6 (Prop_lut6_I2_O)        0.299     4.739 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4/O
                         net (fo=3, routed)           0.857     5.596    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.720 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2/O
                         net (fo=3, routed)           1.031     6.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.875 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_376_reg_19900[15]_i_3/O
                         net (fo=31, routed)          1.582     8.457    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter3_reg
    SLICE_X68Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5/O
                         net (fo=1, routed)           0.677     9.258    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.382 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_1__6/O
                         net (fo=1682, routed)        2.698    12.080    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/grp_window_macc_fu_11766_ap_ce
    DSP48_X1Y0           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_3_reg_1338_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.670    12.849    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/ap_clk
    DSP48_X1Y0           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_3_reg_1338_reg/CLK
                         clock pessimism              0.115    12.964    
                         clock uncertainty           -0.154    12.810    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    12.313    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_3_reg_1338_reg
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_3_reg_1338_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 1.214ns (13.401%)  route 7.845ns (86.599%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 12.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.704     2.998    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.419     3.417 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=9, routed)           1.023     4.440    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg
    SLICE_X85Y76         LUT6 (Prop_lut6_I2_O)        0.299     4.739 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4/O
                         net (fo=3, routed)           0.857     5.596    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.720 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2/O
                         net (fo=3, routed)           1.031     6.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.875 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_376_reg_19900[15]_i_3/O
                         net (fo=31, routed)          1.582     8.457    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter3_reg
    SLICE_X68Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5/O
                         net (fo=1, routed)           0.677     9.258    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.382 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_1__6/O
                         net (fo=1682, routed)        2.675    12.057    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/grp_window_macc_fu_11766_ap_ce
    DSP48_X1Y2           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_3_reg_1338_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.669    12.848    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/ap_clk
    DSP48_X1Y2           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_3_reg_1338_reg/CLK
                         clock pessimism              0.115    12.963    
                         clock uncertainty           -0.154    12.809    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514    12.295    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_3_reg_1338_reg
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 1.214ns (13.385%)  route 7.856ns (86.615%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.704     2.998    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.419     3.417 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=9, routed)           1.023     4.440    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg
    SLICE_X85Y76         LUT6 (Prop_lut6_I2_O)        0.299     4.739 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4/O
                         net (fo=3, routed)           0.857     5.596    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.720 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2/O
                         net (fo=3, routed)           1.031     6.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.875 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_376_reg_19900[15]_i_3/O
                         net (fo=31, routed)          1.582     8.457    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter3_reg
    SLICE_X68Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5/O
                         net (fo=1, routed)           0.677     9.258    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.382 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_1__6/O
                         net (fo=1682, routed)        2.686    12.068    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/grp_window_macc_fu_11766_ap_ce
    DSP48_X1Y4           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.666    12.845    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/ap_clk
    DSP48_X1Y4           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2/CLK
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    DSP48_X1Y4           DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    12.309    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_2_fu_395_p2/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 1.214ns (13.430%)  route 7.825ns (86.570%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.704     2.998    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.419     3.417 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=9, routed)           1.023     4.440    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg
    SLICE_X85Y76         LUT6 (Prop_lut6_I2_O)        0.299     4.739 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4/O
                         net (fo=3, routed)           0.857     5.596    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.720 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2/O
                         net (fo=3, routed)           1.031     6.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.875 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_376_reg_19900[15]_i_3/O
                         net (fo=31, routed)          1.582     8.457    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter3_reg
    SLICE_X68Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5/O
                         net (fo=1, routed)           0.677     9.258    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.382 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_1__6/O
                         net (fo=1682, routed)        2.655    12.037    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/grp_window_macc_fu_11766_ap_ce
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_2_fu_395_p2/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.661    12.840    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/ap_clk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_2_fu_395_p2/CLK
                         clock pessimism              0.115    12.955    
                         clock uncertainty           -0.154    12.801    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    12.304    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_2_fu_395_p2
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_2_fu_395_p2/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 1.214ns (13.458%)  route 7.807ns (86.542%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.704     2.998    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.419     3.417 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=9, routed)           1.023     4.440    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg
    SLICE_X85Y76         LUT6 (Prop_lut6_I2_O)        0.299     4.739 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4/O
                         net (fo=3, routed)           0.857     5.596    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.720 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2/O
                         net (fo=3, routed)           1.031     6.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.875 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_376_reg_19900[15]_i_3/O
                         net (fo=31, routed)          1.582     8.457    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter3_reg
    SLICE_X68Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5/O
                         net (fo=1, routed)           0.677     9.258    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.382 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_1__6/O
                         net (fo=1682, routed)        2.637    12.019    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/grp_window_macc_fu_11766_ap_ce
    DSP48_X1Y5           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_2_fu_395_p2/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.664    12.843    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/ap_clk
    DSP48_X1Y5           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_2_fu_395_p2/CLK
                         clock pessimism              0.115    12.958    
                         clock uncertainty           -0.154    12.804    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514    12.290    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_2_fu_395_p2
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_3_reg_1338_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 1.214ns (13.497%)  route 7.781ns (86.503%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.838 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.704     2.998    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.419     3.417 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=9, routed)           1.023     4.440    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg
    SLICE_X85Y76         LUT6 (Prop_lut6_I2_O)        0.299     4.739 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4/O
                         net (fo=3, routed)           0.857     5.596    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.720 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2/O
                         net (fo=3, routed)           1.031     6.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.875 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_376_reg_19900[15]_i_3/O
                         net (fo=31, routed)          1.582     8.457    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter3_reg
    SLICE_X68Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5/O
                         net (fo=1, routed)           0.677     9.258    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.382 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_1__6/O
                         net (fo=1682, routed)        2.611    11.993    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/grp_window_macc_fu_11766_ap_ce
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_3_reg_1338_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.659    12.838    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/ap_clk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_3_reg_1338_reg/CLK
                         clock pessimism              0.115    12.953    
                         clock uncertainty           -0.154    12.799    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_CEB1)
                                                     -0.514    12.285    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_3_reg_1338_reg
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 1.214ns (13.471%)  route 7.798ns (86.529%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 12.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.704     2.998    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_clk
    SLICE_X89Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.419     3.417 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=9, routed)           1.023     4.440    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp0_iter0_reg
    SLICE_X85Y76         LUT6 (Prop_lut6_I2_O)        0.299     4.739 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4/O
                         net (fo=3, routed)           0.857     5.596    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_324_reg_18380_pp2_iter1_reg[15]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.720 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2/O
                         net (fo=3, routed)           1.031     6.751    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_pp2_iter1_reg[0]_i_2_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.875 f  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/local_mem_group_3_d_376_reg_19900[15]_i_3/O
                         net (fo=31, routed)          1.582     8.457    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter3_reg
    SLICE_X68Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5/O
                         net (fo=1, routed)           0.677     9.258    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_35__5_n_0
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.382 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/mul_ln1118_reg_1300_reg_i_1__6/O
                         net (fo=1682, routed)        2.628    12.010    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/grp_window_macc_fu_11766_ap_ce
    DSP48_X1Y1           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       1.669    12.848    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2/CLK
                         clock pessimism              0.115    12.963    
                         clock uncertainty           -0.154    12.809    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    12.312    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.485%)  route 0.160ns (55.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.636     0.972    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y108        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]/Q
                         net (fo=1, routed)           0.160     1.260    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[7]
    SLICE_X50Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.905     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.011     1.243    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.410%)  route 0.182ns (52.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.637     0.973    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X42Y108        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[22]/Q
                         net (fo=1, routed)           0.182     1.319    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[22]
    SLICE_X50Y108        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.905     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y108        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.059     1.291    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_1_reg_1240_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_1_reg_1240_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.671%)  route 0.162ns (52.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.540     0.876    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/ap_clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_1_reg_1240_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.148     1.024 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_1_reg_1240_reg[0]/Q
                         net (fo=1, routed)           0.162     1.186    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_1_reg_1240[0]
    SLICE_X48Y74         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_1_reg_1240_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.808     1.174    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/ap_clk
    SLICE_X48Y74         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_1_reg_1240_pp0_iter1_reg_reg[0]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.019     1.158    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_1_reg_1240_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.127%)  route 0.229ns (61.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.637     0.973    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X40Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]/Q
                         net (fo=1, routed)           0.229     1.343    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[18]
    SLICE_X50Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.905     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.076     1.308    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.557     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[7]/Q
                         net (fo=2, routed)           0.149     1.206    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[7]
    SLICE_X38Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.251 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[4]_i_2/O
                         net (fo=1, routed)           0.000     1.251    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[4]_i_2_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.360 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.361    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.414    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]_i_1_n_7
    SLICE_X38Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.911     1.277    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1058]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.397%)  route 0.236ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.552     0.888    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y95         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[33]/Q
                         net (fo=2, routed)           0.236     1.265    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[34]
    SLICE_X49Y93         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1058]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.824     1.190    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X49Y93         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1058]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1058]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.227ns (46.788%)  route 0.258ns (53.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/Q
                         net (fo=1, routed)           0.258     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[52]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.099     1.395 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[52]_i_1/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[52]
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.336%)  route 0.299ns (61.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/Q
                         net (fo=8, routed)           0.299     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[39]
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.045     1.397 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.397    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[3]
    SLICE_X31Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y104        FDRE (Hold_fdre_C_D)         0.091     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.287%)  route 0.227ns (61.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.637     0.973    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[3]/Q
                         net (fo=1, routed)           0.227     1.341    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[3]
    SLICE_X50Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.905     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y107        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.060     1.292    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_10_reg_1270_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_10_reg_1270_pp0_iter1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.569%)  route 0.212ns (56.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.546     0.882    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/ap_clk
    SLICE_X50Y67         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_10_reg_1270_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_10_reg_1270_reg[9]/Q
                         net (fo=1, routed)           0.212     1.258    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_10_reg_1270[9]
    SLICE_X48Y71         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_10_reg_1270_pp0_iter1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=40628, routed)       0.812     1.178    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/ap_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_10_reg_1270_pp0_iter1_reg_reg[9]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X48Y71         FDRE (Hold_fdre_C_D)         0.066     1.209    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/p_read_10_reg_1270_pp0_iter1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y5    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_reg_1300_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y26   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_5_reg_1356_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y30   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_8_reg_1400_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y20   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_7_reg_1394_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y30   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_6_reg_1382_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y8    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_reg_1300_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y18   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_8_reg_1400_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y30   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_7_reg_1394_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y8    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_reg_1300_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y14   design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_2_reg_1312_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y78  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y78  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y78  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y78  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y78  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y78  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y78  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y78  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y79  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y79  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y93  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y93  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y93  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y93  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y93  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y93  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y93  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y93  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y74  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y74  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



