{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1520957474063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1520957474063 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Test1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1520957474112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520957474198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520957474198 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1520957476287 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1520957476609 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1520957476959 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1520957501398 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 8 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1520957501635 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1520957501635 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520957501636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1520957501653 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520957501655 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520957501656 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1520957501656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1520957501657 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1520957501657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1520957501659 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1520957501659 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1520957501659 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1520957501803 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1520957501803 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520957501806 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1520957518163 ""}
{ "Info" "ISTA_SDC_FOUND" "Test1.SDC " "Reading SDC File: 'Test1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1520957518167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 9 CLOCK2_50 port " "Ignored filter at Test1.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1520957518173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Test1.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Test1.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1520957518176 ""}  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 10 CLOCK3_50 port " "Ignored filter at Test1.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1520957518176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Test1.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Test1.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1520957518176 ""}  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 11 CLOCK4_50 port " "Ignored filter at Test1.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1520957518177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Test1.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Test1.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1520957518177 ""}  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 12 CLOCK_50 port " "Ignored filter at Test1.sdc(12): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1520957518178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Test1.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at Test1.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1520957518178 ""}  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Test1.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1520957518180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Test1.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at Test1.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1520957518181 ""}  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 16 altera_reserved_tdi port " "Ignored filter at Test1.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1520957518181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 16 altera_reserved_tck clock " "Ignored filter at Test1.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1520957518183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Test1.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Test1.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1520957518184 ""}  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Test1.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at Test1.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 17 altera_reserved_tms port " "Ignored filter at Test1.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1520957518185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Test1.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Test1.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1520957518185 ""}  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Test1.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at Test1.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 18 altera_reserved_tdo port " "Ignored filter at Test1.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1520957518186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Test1.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Test1.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1520957518186 ""}  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Test1.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at Test1.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1520957518186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1520957518188 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1520957518190 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1520957518196 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1520957518197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1520957518209 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1520957518419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520957523505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1520957525980 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1520957527291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520957527291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1520957530104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1520957544680 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1520957544680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1520957545331 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1520957545331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1520957545331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520957545336 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1520957547173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520957547232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520957547821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520957547821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520957548391 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520957551906 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1520957552232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.fit.smsg " "Generated suppressed messages file C:/Users/Ivan Palijan/Desktop/PROGRAMIRANJE/FPGA/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1520957552387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2188 " "Peak virtual memory: 2188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520957553152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 13 17:12:33 2018 " "Processing ended: Tue Mar 13 17:12:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520957553152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520957553152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520957553152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1520957553152 ""}
