WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500045 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500046 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500046 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 10931107 heartbeat IPC: 1.1861 cumulative IPC: 1.1861 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 19377611 heartbeat IPC: 1.18393 cumulative IPC: 1.18501 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 27841288 heartbeat IPC: 1.18152 cumulative IPC: 1.18385 (Simulation time: 0 hr 2 min 27 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 36294553 heartbeat IPC: 1.18298 cumulative IPC: 1.18363 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 44746674 heartbeat IPC: 1.18314 cumulative IPC: 1.18353 (Simulation time: 0 hr 3 min 55 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 42246629 cumulative IPC: 1.18353 (Simulation time: 0 hr 3 min 55 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 42246629 (Simulation time: 0 hr 3 min 55 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/649.fotonik3d_s-1176B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.18353 instructions: 50000001 cycles: 42246629
CPU 0 Branch Prediction Accuracy: 99.9751% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00438
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1028041  HIT:     588130  MISS:     439911
LLC LOAD         ACCESS:     588444  HIT:     149522  MISS:     438922
LLC RFO          ACCESS:        516  HIT:        516  MISS:          0
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     438844  HIT:     437905  MISS:        939
LLC TRANSLATION  ACCESS:        237  HIT:        187  MISS:         50
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 293.482 cycles
cpu0_DTLB TOTAL       ACCESS:   13421840  HIT:   13331987  MISS:      89853
cpu0_DTLB LOAD         ACCESS:   13421840  HIT:   13331987  MISS:      89853
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.1854 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16705028  HIT:   13023270  MISS:    3681758
cpu0_L1D LOAD         ACCESS:   13187771  HIT:    9509562  MISS:    3678209
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3510369  HIT:    3507092  MISS:       3277
cpu0_L1D TRANSLATION  ACCESS:       6888  HIT:       6616  MISS:        272
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 40.3527 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1101190  HIT:     434269  MISS:     666921
cpu0_L2C LOAD         ACCESS:     660913  HIT:      72469  MISS:     588444
cpu0_L2C RFO          ACCESS:        763  HIT:        247  MISS:        516
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     439245  HIT:     361521  MISS:      77724
cpu0_L2C TRANSLATION  ACCESS:        269  HIT:         32  MISS:        237
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 211.915 cycles
cpu0_STLB TOTAL       ACCESS:      11644  HIT:       4781  MISS:       6863
cpu0_STLB LOAD         ACCESS:      11644  HIT:       4781  MISS:       6863
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.408 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      17502
  ROW_BUFFER_MISS:     421469
 AVG DBUS CONGESTED CYCLE:     3.9827
 WQ ROW_BUFFER_HIT:      92502
  ROW_BUFFER_MISS:     344808  FULL:          0
