<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p354" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_354{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_354{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_354{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_354{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_354{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_354{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_354{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t8_354{left:69px;bottom:1025px;letter-spacing:-0.13px;}
#t9_354{left:69px;bottom:1001px;letter-spacing:-0.13px;}
#ta_354{left:95px;bottom:1001px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tb_354{left:95px;bottom:984px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tc_354{left:69px;bottom:959px;letter-spacing:-0.14px;}
#td_354{left:95px;bottom:959px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_354{left:95px;bottom:935px;}
#tf_354{left:121px;bottom:935px;letter-spacing:-0.16px;word-spacing:-0.75px;}
#tg_354{left:121px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#th_354{left:95px;bottom:894px;}
#ti_354{left:121px;bottom:894px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_354{left:95px;bottom:869px;}
#tk_354{left:121px;bottom:869px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tl_354{left:95px;bottom:845px;}
#tm_354{left:121px;bottom:845px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_354{left:69px;bottom:820px;letter-spacing:-0.13px;}
#to_354{left:95px;bottom:820px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#tp_354{left:95px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_354{left:69px;bottom:779px;letter-spacing:-0.13px;}
#tr_354{left:95px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#ts_354{left:95px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tt_354{left:95px;bottom:738px;}
#tu_354{left:121px;bottom:738px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tv_354{left:95px;bottom:713px;}
#tw_354{left:121px;bottom:713px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tx_354{left:95px;bottom:689px;}
#ty_354{left:121px;bottom:689px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tz_354{left:95px;bottom:664px;}
#t10_354{left:121px;bottom:664px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t11_354{left:95px;bottom:640px;}
#t12_354{left:121px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_354{left:95px;bottom:616px;}
#t14_354{left:121px;bottom:616px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t15_354{left:95px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t16_354{left:95px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t17_354{left:95px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t18_354{left:69px;bottom:535px;letter-spacing:-0.13px;}
#t19_354{left:95px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_354{left:95px;bottom:518px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1b_354{left:69px;bottom:493px;letter-spacing:-0.14px;}
#t1c_354{left:95px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_354{left:69px;bottom:469px;letter-spacing:-0.14px;}
#t1e_354{left:95px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_354{left:95px;bottom:452px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1g_354{left:69px;bottom:428px;letter-spacing:-0.15px;}
#t1h_354{left:95px;bottom:428px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t1i_354{left:95px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_354{left:69px;bottom:386px;letter-spacing:-0.14px;}
#t1k_354{left:95px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_354{left:95px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1m_354{left:440px;bottom:330px;letter-spacing:-0.13px;}
#t1n_354{left:122px;bottom:309px;letter-spacing:-0.13px;word-spacing:-0.9px;}
#t1o_354{left:122px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_354{left:69px;bottom:224px;letter-spacing:0.17px;}
#t1q_354{left:150px;bottom:224px;letter-spacing:0.2px;word-spacing:0.03px;}
#t1r_354{left:69px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1s_354{left:69px;bottom:182px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1t_354{left:69px;bottom:165px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#t1u_354{left:69px;bottom:148px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1v_354{left:69px;bottom:122px;}
#t1w_354{left:95px;bottom:125px;letter-spacing:-0.15px;word-spacing:-0.48px;}

.s1_354{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_354{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_354{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_354{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_354{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_354{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_354{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts354" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg354Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg354" style="-webkit-user-select: none;"><object width="935" height="1210" data="354/354.svg" type="image/svg+xml" id="pdf354" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_354" class="t s1_354">10-14 </span><span id="t2_354" class="t s1_354">Vol. 3A </span>
<span id="t3_354" class="t s2_354">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_354" class="t s3_354">10.9.2 </span><span id="t5_354" class="t s3_354">Switching Back to Real-Address Mode </span>
<span id="t6_354" class="t s4_354">The processor switches from protected mode back to real-address mode if software clears the PE bit in the CR0 </span>
<span id="t7_354" class="t s4_354">register with a MOV CR0 instruction. A procedure that re-enters real-address mode should perform the following </span>
<span id="t8_354" class="t s4_354">steps: </span>
<span id="t9_354" class="t s4_354">1. </span><span id="ta_354" class="t s4_354">Disable interrupts. A CLI instruction disables maskable hardware interrupts. NMI interrupts can be disabled </span>
<span id="tb_354" class="t s4_354">with external circuitry. </span>
<span id="tc_354" class="t s4_354">2. </span><span id="td_354" class="t s4_354">If paging is enabled, perform the following operations: </span>
<span id="te_354" class="t s4_354">— </span><span id="tf_354" class="t s4_354">Transfer program control to linear addresses that are identity mapped to physical addresses (that is, linear </span>
<span id="tg_354" class="t s4_354">addresses equal physical addresses). </span>
<span id="th_354" class="t s4_354">— </span><span id="ti_354" class="t s4_354">Ensure that the GDT and IDT are in identity mapped pages. </span>
<span id="tj_354" class="t s4_354">— </span><span id="tk_354" class="t s4_354">Clear the PG bit in the CR0 register. </span>
<span id="tl_354" class="t s4_354">— </span><span id="tm_354" class="t s4_354">Move 0H into the CR3 register to flush the TLB. </span>
<span id="tn_354" class="t s4_354">3. </span><span id="to_354" class="t s4_354">Transfer program control to a readable segment that has a limit of 64 KBytes (FFFFH). This operation loads the </span>
<span id="tp_354" class="t s4_354">CS register with the segment limit required in real-address mode. </span>
<span id="tq_354" class="t s4_354">4. </span><span id="tr_354" class="t s4_354">Load segment registers SS, DS, ES, FS, and GS with a selector for a descriptor containing the following values, </span>
<span id="ts_354" class="t s4_354">which are appropriate for real-address mode: </span>
<span id="tt_354" class="t s4_354">— </span><span id="tu_354" class="t s4_354">Limit = 64 KBytes (0FFFFH) </span>
<span id="tv_354" class="t s4_354">— </span><span id="tw_354" class="t s4_354">Byte granular (G = 0) </span>
<span id="tx_354" class="t s4_354">— </span><span id="ty_354" class="t s4_354">Expand up (E = 0) </span>
<span id="tz_354" class="t s4_354">— </span><span id="t10_354" class="t s4_354">Writable (W = 1) </span>
<span id="t11_354" class="t s4_354">— </span><span id="t12_354" class="t s4_354">Present (P = 1) </span>
<span id="t13_354" class="t s4_354">— </span><span id="t14_354" class="t s4_354">Base = any value </span>
<span id="t15_354" class="t s4_354">The segment registers must be loaded with non-null segment selectors or the segment registers will be </span>
<span id="t16_354" class="t s4_354">unusable in real-address mode. Note that if the segment registers are not reloaded, execution continues using </span>
<span id="t17_354" class="t s4_354">the descriptor attributes loaded during protected mode. </span>
<span id="t18_354" class="t s4_354">5. </span><span id="t19_354" class="t s4_354">Execute an LIDT instruction to point to a real-address mode interrupt table that is within the 1-MByte real- </span>
<span id="t1a_354" class="t s4_354">address mode address range. </span>
<span id="t1b_354" class="t s4_354">6. </span><span id="t1c_354" class="t s4_354">Clear the PE flag in the CR0 register to switch to real-address mode. </span>
<span id="t1d_354" class="t s4_354">7. </span><span id="t1e_354" class="t s4_354">Execute a far JMP instruction to jump to a real-address mode program. This operation flushes the instruction </span>
<span id="t1f_354" class="t s4_354">queue and loads the appropriate base-address value in the CS register. </span>
<span id="t1g_354" class="t s4_354">8. </span><span id="t1h_354" class="t s4_354">Load the SS, DS, ES, FS, and GS registers as needed by the real-address mode code. If any of the registers are </span>
<span id="t1i_354" class="t s4_354">not going to be used in real-address mode, write 0s to them. </span>
<span id="t1j_354" class="t s4_354">9. </span><span id="t1k_354" class="t s4_354">Execute the STI instruction to enable maskable hardware interrupts and perform the necessary hardware </span>
<span id="t1l_354" class="t s4_354">operation to enable NMI interrupts. </span>
<span id="t1m_354" class="t s5_354">NOTE </span>
<span id="t1n_354" class="t s4_354">All the code that is executed in steps 1 through 9 must be in a single page and the linear addresses </span>
<span id="t1o_354" class="t s4_354">in that page must be identity mapped to physical addresses. </span>
<span id="t1p_354" class="t s6_354">10.10 </span><span id="t1q_354" class="t s6_354">INITIALIZATION AND MODE SWITCHING EXAMPLE </span>
<span id="t1r_354" class="t s4_354">This section provides an initialization and mode switching example that can be incorporated into an application. </span>
<span id="t1s_354" class="t s4_354">This code was originally written to initialize the Intel386 processor, but it will execute successfully on the Pentium </span>
<span id="t1t_354" class="t s4_354">4, Intel Xeon, P6 family, Pentium, and Intel486 processors. The code in this example is intended to reside in EPROM </span>
<span id="t1u_354" class="t s4_354">and to run following a hardware reset of the processor. The function of the code is to do the following: </span>
<span id="t1v_354" class="t s7_354">• </span><span id="t1w_354" class="t s4_354">Establish a basic real-address mode operating environment. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
