// Seed: 3732492644
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  if (1) wire id_5;
  else wire id_6, id_7;
endmodule
module module_1 (
    output tri0  id_0,
    input  wand  id_1,
    output uwire id_2
);
  assign id_0 = 1;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
  wire id_7, id_8;
endmodule
module module_2;
  wire id_2 = {id_1};
  assign id_2 = id_1;
  logic [7:0] id_4;
  if (1'h0) id_5((1));
  else always assign id_2 = 1;
  id_6(
      .id_0(id_4[1 : 1'b0]), .id_1(1), .id_2(id_4)
  );
  wire id_7, id_8;
  wire id_9;
  wire id_10, id_11, id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_5
  );
endmodule
