LIBRARY ieee;
Use ieee.std_logic_arith.all;
Use ieee.std_logic_unsigned.all;
Use ieee.std_logic_1164.all;

ENTITY problema_4 is
	PORT(
		a:in std_logic_vector(7 downto 0);
		b:in std_logic;
		saida:out std_logic_vector(7 downto 0)
);
	END problema_4;

ARCHITECTURE primeira of problema_4 is
	signal meuff:std_logic;
BEGIN 
	process(clk)
		begin
			if rising_edge(clk) then
				meuff<=not meuff;
			end if;
	end process;

END primeira;