Analysis & Elaboration report for procesadorArm
Fri Oct 20 04:39:59 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component|altsyncram_ole1:auto_generated
  6. Source assignments for procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated
  7. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|mux_2_to_1_4:M0
  8. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|mux_2_to_1_4:M1
  9. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|plus_n:P4
 10. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|mux_2_to_1_32:M2
 11. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0
 12. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU
 13. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|and_gate:u1
 14. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|or_gate:u2
 15. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|xor_gate:u3
 16. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|shiftR_gate:u4
 17. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|shiftL_gate:u5
 18. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|not_gate:u6
 19. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS
 20. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_adder:U0
 21. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0
 22. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1
 23. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1|n_bit_compare:U0
 24. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1|n_bit_adder_sub:U1
 25. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2
 26. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2|n_bit_compare:U2
 27. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2|n_bit_compare:U3
 28. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|shiftR_arith:U3
 29. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR
 30. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|n_bit_adder:U0
 31. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|n_bit_adder:U0|n_bit_adder_sub:U0
 32. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|n_bit_substractor:U1
 33. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|n_bit_substractor:U1|n_bit_compare:U0
 34. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|n_bit_substractor:U1|n_bit_adder_sub:U1
 35. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|resultado:U2
 36. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|resultado:U2|n_bit_compare:U2
 37. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|resultado:U2|n_bit_compare:U3
 38. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|shiftR_arith:U3
 39. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|multiplyUnit:MUL
 40. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|divUnit:DIV
 41. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|mux_2_to_1_32:M3
 42. Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|mux_2_to_1_32:M4
 43. Parameter Settings for User Entity Instance: procesador:PR|mux_3_to_1_32:MUX
 44. Parameter Settings for User Entity Instance: procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component
 46. altsyncram Parameter Settings by Entity Instance
 47. Analysis & Elaboration Settings
 48. Port Connectivity Checks: "procesador:PR|DRAMMemoryArd:DRAM"
 49. Port Connectivity Checks: "procesador:PR|mux_3_to_1_32:MUX"
 50. Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"
 51. Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2|n_bit_compare:U3"
 52. Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2|n_bit_compare:U2"
 53. Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1|n_bit_adder_sub:U1"
 54. Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1|n_bit_compare:U0"
 55. Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0"
 56. Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"
 57. Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"
 58. Port Connectivity Checks: "procesador:PR|cpu:CPU|plus_n:P4"
 59. Port Connectivity Checks: "procesador:PR|cpu:CPU|mux_2_to_1_4:M0"
 60. Port Connectivity Checks: "procesador:PR|cpu:CPU|PipeRegDE:regDE"
 61. Port Connectivity Checks: "procesador:PR|cpu:CPU"
 62. Port Connectivity Checks: "procesador:PR|pcRegister:P0"
 63. Analysis & Elaboration Messages
 64. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Oct 20 04:39:59 2023          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; procesadorArm                                  ;
; Top-level Entity Name         ; procesadorArm                                  ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |procesadorArm|procesador:PR|DRAMMemoryArd:DRAM ; DRAMMemoryArd.v ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |procesadorArm|procesador:PR|DROMMemory:DROM    ; DROMMemory.v    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component|altsyncram_ole1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|mux_2_to_1_4:M0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|mux_2_to_1_4:M1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|plus_n:P4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|mux_2_to_1_32:M2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|and_gate:u1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|or_gate:u2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|xor_gate:u3 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|shiftR_gate:u4 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|shiftL_gate:u5 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|not_gate:u6 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_adder:U0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1|n_bit_compare:U0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1|n_bit_adder_sub:U1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2|n_bit_compare:U2 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2|n_bit_compare:U3 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|shiftR_arith:U3 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|n_bit_adder:U0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|n_bit_adder:U0|n_bit_adder_sub:U0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|n_bit_substractor:U1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|n_bit_substractor:U1|n_bit_compare:U0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|n_bit_substractor:U1|n_bit_adder_sub:U1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|resultado:U2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|resultado:U2|n_bit_compare:U2 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|resultado:U2|n_bit_compare:U3 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR|shiftR_arith:U3 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|multiplyUnit:MUL ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|alu:A0|divUnit:DIV ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|mux_2_to_1_32:M3 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|cpu:CPU|mux_2_to_1_32:M4 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|mux_3_to_1_32:MUX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; DROM.mif             ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_ole1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 20                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 819200               ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 20                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 819200               ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; DRAMArduino.mif      ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_acr2      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                ;
; Entity Instance                           ; procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 819200                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 819200                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; procesadorArm      ; procesadorArm      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|DRAMMemoryArd:DRAM"                                                                                                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b[19..4] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; data_a           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q_a              ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.            ;
; q_b[15..4]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|mux_3_to_1_32:MUX"                                                                                                                                                     ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i2     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i3     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUR"                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; option     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; option[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; overflow   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; shiftR     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2|n_bit_compare:U3"              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; smaller ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2|n_bit_compare:U2"              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; smaller ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1|n_bit_adder_sub:U1" ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1|n_bit_compare:U0"      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; equal   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; option     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; option[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; overflow   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; shiftR     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|alu:A0|logic_alu:LU"                                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; r_and    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "r_and[31..1]" have no fanouts    ;
; r_or     ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "r_or[31..1]" have no fanouts     ;
; r_xor    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "r_xor[31..1]" have no fanouts    ;
; r_shiftR ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "r_shiftR[31..1]" have no fanouts ;
; r_shiftL ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "r_shiftL[31..1]" have no fanouts ;
; r_not    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "r_not[31..1]" have no fanouts    ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|plus_n:P4" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; n[31..3] ; Input ; Info     ; Stuck at GND                  ;
; n[1..0]  ; Input ; Info     ; Stuck at GND                  ;
; n[2]     ; Input ; Info     ; Stuck at VCC                  ;
+----------+-------+----------+-------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|mux_2_to_1_4:M0" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; i1   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU|PipeRegDE:regDE"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; FlagsE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BranchE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|cpu:CPU"                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; dataWrite[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "procesador:PR|pcRegister:P0"                                                                                                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; pcin  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (33 bits) it drives.  Extra input bit(s) "pcin[32..32]" will be connected to GND. ;
; pcout ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "pcout[32..32]" have no fanouts                     ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Fri Oct 20 04:39:48 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off procesadorArm -c procesadorArm --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file piperegmw.sv
    Info (12023): Found entity 1: PipeRegMW File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegMW.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file piperegfd.sv
    Info (12023): Found entity 1: PipeRegFD File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegFD.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file piperegem.sv
    Info (12023): Found entity 1: PipeRegEM File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file piperegde.sv
    Info (12023): Found entity 1: PipeRegDE File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegDE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.sv
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/InstructionMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.sv
    Info (12023): Found entity 1: RegisterFile File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RegisterFile.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file maindecoder.sv
    Info (12023): Found entity 1: MainDecoder File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/MainDecoder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file aludecoder.sv
    Info (12023): Found entity 1: AluDecoder File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/AluDecoder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pclogic.sv
    Info (12023): Found entity 1: PCLogic File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PCLogic.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Decoder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file conditioncheck.sv
    Info (12023): Found entity 1: ConditionCheck File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ConditionCheck.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file conditionlogic.sv
    Info (12023): Found entity 1: ConditionLogic File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ConditionLogic.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ControlUnit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: Extend File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Extend.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file plus_n.sv
    Info (12023): Found entity 1: plus_n File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/plus_n.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1_32.sv
    Info (12023): Found entity 1: mux_2_to_1_32 File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/mux_2_to_1_32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1_4.sv
    Info (12023): Found entity 1: mux_2_to_1_4 File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/mux_2_to_1_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 1
Info (12021): Found 10 design units, including 10 entities, in source file arith_alu.sv
    Info (12023): Found entity 1: arith_alu File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 6
    Info (12023): Found entity 2: resultado File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 59
    Info (12023): Found entity 3: n_bit_substractor File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 91
    Info (12023): Found entity 4: n_bit_adder File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 127
    Info (12023): Found entity 5: n_bit_adder_sub File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 138
    Info (12023): Found entity 6: full_adder File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 164
    Info (12023): Found entity 7: n_bit_compare File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 173
    Info (12023): Found entity 8: bit_compare File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 190
    Info (12023): Found entity 9: shiftR_arith File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 201
    Info (12023): Found entity 10: shift_a File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 214
Info (12021): Found 7 design units, including 7 entities, in source file logic_alu.sv
    Info (12023): Found entity 1: logic_alu File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 1
    Info (12023): Found entity 2: and_gate File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 12
    Info (12023): Found entity 3: or_gate File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 24
    Info (12023): Found entity 4: xor_gate File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 33
    Info (12023): Found entity 5: not_gate File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 42
    Info (12023): Found entity 6: shiftR_gate File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 51
    Info (12023): Found entity 7: shiftL_gate File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file pcregister.sv
    Info (12023): Found entity 1: pcRegister File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/pcRegister.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux_3_to_1_32.sv
    Info (12023): Found entity 1: mux_3_to_1_32 File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/mux_3_to_1_32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chipset.sv
    Info (12023): Found entity 1: ChipSet File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file procesador.sv
    Info (12023): Found entity 1: procesador File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file procesadorarm.sv
    Info (12023): Found entity 1: procesadorArm File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesadorArm.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file divisorclock.sv
    Info (12023): Found entity 1: divisorClock File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/divisorClock.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file controladorvga.sv
    Info (12023): Found entity 1: controladorVGA File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/controladorVGA.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file videocontroller.sv
    Info (12023): Found entity 1: videocontroller File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/videocontroller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file contadorxy.sv
    Info (12023): Found entity 1: contadorXY File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/contadorXY.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file instruction_tb.sv
    Info (12023): Found entity 1: instruction_TB File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/instruction_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file program_tb.sv
    Info (12023): Found entity 1: program_tb File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/program_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rom_tb.sv
    Info (12023): Found entity 1: rom_TB File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/rom_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.sv
    Info (12023): Found entity 1: ram_TB File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ram_TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file program_final_tb.sv
    Info (12023): Found entity 1: program_final_tb File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/program_final_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file register_tb.sv
    Info (12023): Found entity 1: register_tb File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_alu.sv
    Info (12023): Found entity 1: adder File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/adder_alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file multiplyunit.sv
    Info (12023): Found entity 1: multiplyUnit File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/multiplyUnit.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file divunit.sv
    Info (12023): Found entity 1: divUnit File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/divUnit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file drommemory.v
    Info (12023): Found entity 1: DROMMemory File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROMMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file instregister.sv
    Info (12023): Found entity 1: instRegister File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/instRegister.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file commonregister.sv
    Info (12023): Found entity 1: Commonregister File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Commonregister.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file commonregister_4.sv
    Info (12023): Found entity 1: Commonregister_4 File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Commonregister_4.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_TB File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu_TB.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file drammemory.v
    Info (12023): Found entity 1: DRAMMemory File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file drammemoryard.v
    Info (12023): Found entity 1: DRAMMemoryArd File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemoryArd.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file registerarduino.sv
    Info (12023): Found entity 1: RegisterArduino File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RegisterArduino.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arduinoadd_p1.sv
    Info (12023): Found entity 1: ArduinoAdd_p1 File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ArduinoAdd_p1.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arduinologic.sv
    Info (12023): Found entity 1: ArduinoLogic File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ArduinoLogic.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram_ard_tb.sv
    Info (12023): Found entity 1: RAM_ARD_tb File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RAM_ARD_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file writetomif.sv
    Info (12023): Found entity 1: WriteToMIF File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/WriteToMIF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_inc_tb.sv
    Info (12023): Found entity 1: RAM_INC_tb File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RAM_INC_tb.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at ControlUnit.sv(18): created implicit net for "aluFlags" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ControlUnit.sv Line: 18
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for "r_and" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 17
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for "r_or" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 17
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for "r_xor" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 17
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for "r_shiftR" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 17
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for "r_shiftL" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 17
Warning (10236): Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for "r_not" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 17
Info (12127): Elaborating entity "procesadorArm" for the top level hierarchy
Info (12128): Elaborating entity "procesador" for hierarchy "procesador:PR" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesadorArm.sv Line: 7
Info (12128): Elaborating entity "pcRegister" for hierarchy "procesador:PR|pcRegister:P0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 38
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "procesador:PR|InstructionMemory:IM" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 40
Warning (10850): Verilog HDL warning at InstructionMemory.sv(8): number of words (40) in memory file does not match the number of elements in the address range [0:4000] File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/InstructionMemory.sv Line: 8
Warning (10855): Verilog HDL warning at InstructionMemory.sv(8): initial value for variable rom should be constant File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/InstructionMemory.sv Line: 8
Warning (10030): Net "rom" at InstructionMemory.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/InstructionMemory.sv Line: 5
Info (12128): Elaborating entity "PipeRegFD" for hierarchy "procesador:PR|PipeRegFD:regFD" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 42
Info (12128): Elaborating entity "cpu" for hierarchy "procesador:PR|cpu:CPU" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 44
Info (12128): Elaborating entity "Decoder" for hierarchy "procesador:PR|cpu:CPU|Decoder:D0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 28
Info (12128): Elaborating entity "MainDecoder" for hierarchy "procesador:PR|cpu:CPU|Decoder:D0|MainDecoder:M0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Decoder.sv Line: 9
Info (12128): Elaborating entity "PCLogic" for hierarchy "procesador:PR|cpu:CPU|Decoder:D0|PCLogic:L0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Decoder.sv Line: 11
Info (12128): Elaborating entity "AluDecoder" for hierarchy "procesador:PR|cpu:CPU|Decoder:D0|AluDecoder:A0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Decoder.sv Line: 12
Info (12128): Elaborating entity "PipeRegDE" for hierarchy "procesador:PR|cpu:CPU|PipeRegDE:regDE" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 32
Info (12128): Elaborating entity "ConditionLogic" for hierarchy "procesador:PR|cpu:CPU|ConditionLogic:C1" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 35
Info (12128): Elaborating entity "ConditionCheck" for hierarchy "procesador:PR|cpu:CPU|ConditionLogic:C1|ConditionCheck:H0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ConditionLogic.sv Line: 9
Info (12128): Elaborating entity "PipeRegEM" for hierarchy "procesador:PR|cpu:CPU|PipeRegEM:regEM" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 39
Info (12128): Elaborating entity "PipeRegMW" for hierarchy "procesador:PR|cpu:CPU|PipeRegMW:regMW" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 43
Info (12128): Elaborating entity "mux_2_to_1_4" for hierarchy "procesador:PR|cpu:CPU|mux_2_to_1_4:M0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 45
Info (12128): Elaborating entity "plus_n" for hierarchy "procesador:PR|cpu:CPU|plus_n:P4" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 49
Info (12128): Elaborating entity "RegisterFile" for hierarchy "procesador:PR|cpu:CPU|RegisterFile:R0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 55
Info (12128): Elaborating entity "Extend" for hierarchy "procesador:PR|cpu:CPU|Extend:E0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 57
Info (12128): Elaborating entity "mux_2_to_1_32" for hierarchy "procesador:PR|cpu:CPU|mux_2_to_1_32:M2" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 58
Info (12128): Elaborating entity "alu" for hierarchy "procesador:PR|cpu:CPU|alu:A0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 60
Info (12128): Elaborating entity "logic_alu" for hierarchy "procesador:PR|cpu:CPU|alu:A0|logic_alu:LU" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 17
Info (12128): Elaborating entity "and_gate" for hierarchy "procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|and_gate:u1" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 4
Info (12128): Elaborating entity "or_gate" for hierarchy "procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|or_gate:u2" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 5
Info (12128): Elaborating entity "xor_gate" for hierarchy "procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|xor_gate:u3" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 6
Info (12128): Elaborating entity "shiftR_gate" for hierarchy "procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|shiftR_gate:u4" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 7
Info (12128): Elaborating entity "shiftL_gate" for hierarchy "procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|shiftL_gate:u5" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 8
Info (12128): Elaborating entity "not_gate" for hierarchy "procesador:PR|cpu:CPU|alu:A0|logic_alu:LU|not_gate:u6" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv Line: 9
Info (12128): Elaborating entity "arith_alu" for hierarchy "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 18
Warning (10240): Verilog HDL Always Construct warning at arith_alu.sv(35): inferring latch(es) for variable "answerp", which holds its previous value in one or more paths through the always construct File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 35
Warning (10240): Verilog HDL Always Construct warning at arith_alu.sv(35): inferring latch(es) for variable "cout_a", which holds its previous value in one or more paths through the always construct File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 35
Warning (10240): Verilog HDL Always Construct warning at arith_alu.sv(35): inferring latch(es) for variable "neg_a", which holds its previous value in one or more paths through the always construct File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 35
Info (10041): Inferred latch for "neg_a" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "cout_a" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[0]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[1]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[2]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[3]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[4]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[5]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[6]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[7]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[8]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[9]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[10]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[11]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[12]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[13]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[14]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[15]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[16]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[17]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[18]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[19]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[20]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[21]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[22]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[23]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[24]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[25]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[26]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[27]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[28]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[29]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[30]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (10041): Inferred latch for "answerp[31]" at arith_alu.sv(38) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 38
Info (12128): Elaborating entity "n_bit_adder" for hierarchy "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_adder:U0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 31
Info (12128): Elaborating entity "n_bit_adder_sub" for hierarchy "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 133
Info (12128): Elaborating entity "full_adder" for hierarchy "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0|full_adder:generate_N_bit_Adder[0].f" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 151
Info (12128): Elaborating entity "n_bit_substractor" for hierarchy "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 32
Warning (10036): Verilog HDL or VHDL warning at arith_alu.sv(99): object "eq" assigned a value but never read File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 99
Warning (10036): Verilog HDL or VHDL warning at arith_alu.sv(99): object "gr" assigned a value but never read File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 99
Info (12128): Elaborating entity "n_bit_compare" for hierarchy "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1|n_bit_compare:U0" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 105
Info (12128): Elaborating entity "resultado" for hierarchy "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|resultado:U2" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 44
Info (12128): Elaborating entity "shiftR_arith" for hierarchy "procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|shiftR_arith:U3" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv Line: 47
Info (12128): Elaborating entity "multiplyUnit" for hierarchy "procesador:PR|cpu:CPU|alu:A0|multiplyUnit:MUL" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 20
Info (12128): Elaborating entity "divUnit" for hierarchy "procesador:PR|cpu:CPU|alu:A0|divUnit:DIV" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv Line: 21
Info (12128): Elaborating entity "ChipSet" for hierarchy "procesador:PR|ChipSet:CS" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 46
Warning (10230): Verilog HDL assignment warning at ChipSet.sv(11): truncated value with size 21 to match size of target (16) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 11
Warning (10230): Verilog HDL assignment warning at ChipSet.sv(16): truncated value with size 21 to match size of target (16) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 16
Warning (10240): Verilog HDL Always Construct warning at ChipSet.sv(8): inferring latch(es) for variable "select", which holds its previous value in one or more paths through the always construct File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at ChipSet.sv(8): inferring latch(es) for variable "addr_assign", which holds its previous value in one or more paths through the always construct File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[0]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[1]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[2]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[3]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[4]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[5]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[6]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[7]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[8]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[9]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[10]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[11]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[12]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[13]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[14]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "addr_assign[15]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "select[0]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (10041): Inferred latch for "select[1]" at ChipSet.sv(8) File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv Line: 8
Info (12128): Elaborating entity "mux_3_to_1_32" for hierarchy "procesador:PR|mux_3_to_1_32:MUX" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 48
Info (12128): Elaborating entity "DROMMemory" for hierarchy "procesador:PR|DROMMemory:DROM" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROMMemory.v Line: 85
Info (12130): Elaborated megafunction instantiation "procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROMMemory.v Line: 85
Info (12133): Instantiated megafunction "procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROMMemory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ole1.tdf
    Info (12023): Found entity 1: altsyncram_ole1 File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_ole1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ole1" for hierarchy "procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component|altsyncram_ole1:auto_generated" File: d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component|altsyncram_ole1:auto_generated|decode_61a:rden_decode" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_ole1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "procesador:PR|DROMMemory:DROM|altsyncram:altsyncram_component|altsyncram_ole1:auto_generated|mux_ahb:mux2" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_ole1.tdf Line: 42
Info (12128): Elaborating entity "DRAMMemoryArd" for hierarchy "procesador:PR|DRAMMemoryArd:DRAM" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemoryArd.v Line: 101
Info (12130): Elaborated megafunction instantiation "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemoryArd.v Line: 101
Info (12133): Instantiated megafunction "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemoryArd.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DRAMArduino.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "819200"
    Info (12134): Parameter "numwords_b" = "819200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "20"
    Info (12134): Parameter "widthad_b" = "20"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acr2.tdf
    Info (12023): Found entity 1: altsyncram_acr2 File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_acr2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_acr2" for hierarchy "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated" File: d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aoa.tdf
    Info (12023): Found entity 1: decode_aoa File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/decode_aoa.tdf Line: 23
Info (12128): Elaborating entity "decode_aoa" for hierarchy "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|decode_aoa:decode2" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_acr2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_34a.tdf
    Info (12023): Found entity 1: decode_34a File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/decode_34a.tdf Line: 23
Info (12128): Elaborating entity "decode_34a" for hierarchy "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|decode_34a:rden_decode_a" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_acr2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9kb.tdf
    Info (12023): Found entity 1: mux_9kb File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/mux_9kb.tdf Line: 23
Info (12128): Elaborating entity "mux_9kb" for hierarchy "procesador:PR|DRAMMemoryArd:DRAM|altsyncram:altsyncram_component|altsyncram_acr2:auto_generated|mux_9kb:mux4" File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_acr2.tdf Line: 54
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "procesador:PR|dataRead[31]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[30]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[29]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[28]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[27]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[26]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[25]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[24]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[23]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[22]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[21]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[20]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[19]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[18]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[17]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[16]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[15]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[14]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[13]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[12]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[11]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[10]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[9]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|dataRead[8]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 9
    Warning (12110): Net "procesador:PR|i1[31]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[30]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[29]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[28]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[27]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[26]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[25]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[24]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[23]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[22]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[21]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[20]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[19]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[18]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[17]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
    Warning (12110): Net "procesador:PR|i1[16]" is missing source, defaulting to GND File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv Line: 14
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/output_files/procesadorArm.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 4956 megabytes
    Info: Processing ended: Fri Oct 20 04:39:59 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/output_files/procesadorArm.map.smsg.


