[{"DBLP title": "Write-optimized reliable design of STT MRAM.", "DBLP authors": ["Yusung Kim", "Sumeet Kumar Gupta", "Sang Phill Park", "Georgios Panagopoulos", "Kaushik Roy"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333664", "OA papers": [{"PaperId": "https://openalex.org/W2087461437", "PaperTitle": "Write-optimized reliable design of STT MRAM", "Year": 2012, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Purdue University West Lafayette": 5.0}, "Authors": ["Yusung Kim", "Sumeet Gupta", "Sang Min Park", "Georgios N. Panagopoulos", "Kaushik Roy"]}]}, {"DBLP title": "High-performance low-energy STT MRAM based on balanced write scheme.", "DBLP authors": ["Dongsoo Lee", "Sumeet Kumar Gupta", "Kaushik Roy"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333665", "OA papers": [{"PaperId": "https://openalex.org/W1983562124", "PaperTitle": "High-performance low-energy STT MRAM based on balanced write scheme", "Year": 2012, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Dong-Soo Lee", "Sumeet Gupta", "Kaushik Roy"]}]}, {"DBLP title": "Design benchmarking to 7nm with FinFET predictive technology models.", "DBLP authors": ["Saurabh Sinha", "Brian Cline", "Greg Yeric", "Vikas Chandra", "Yu Cao"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333666", "OA papers": [{"PaperId": "https://openalex.org/W2017050778", "PaperTitle": "Design benchmarking to 7nm with FinFET predictive technology models", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"American Rock Mechanics Association": 4.0, "Arizona State University": 1.0}, "Authors": ["Saurabh Sinha", "Brian Cline", "Greg Yeric", "Vikas Chandra", "Yu Cao"]}]}, {"DBLP title": "TSV array utilization in low-power 3D clock network design.", "DBLP authors": ["Xin Zhao", "Sung Kyu Lim"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333668", "OA papers": [{"PaperId": "https://openalex.org/W1968812826", "PaperTitle": "TSV array utilization in low-power 3D clock network design", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Xin Zhao", "Sung Kyu Lim"]}]}, {"DBLP title": "Practically scalable floorplanning with voltage island generation.", "DBLP authors": ["Song Chen", "Xiaolin Zhang", "Takeshi Yoshimura"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333669", "OA papers": [{"PaperId": "https://openalex.org/W2006341808", "PaperTitle": "Practically scalable floorplanning with voltage island generation", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Waseda University": 3.0}, "Authors": ["Song Chen", "Xiaolin Zhang", "Takeshi Yoshimura"]}]}, {"DBLP title": "Thermal-aware sampling in architectural simulation.", "DBLP authors": ["Ehsan K. Ardestani", "Elnaz Ebrahimi", "Gabriel Southern", "Jose Renau"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333670", "OA papers": [{"PaperId": "https://openalex.org/W2105249097", "PaperTitle": "Thermal-aware sampling in architectural simulation", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Cruz": 4.0}, "Authors": ["Ehsan K. Ardestani", "Elnaz Ebrahimi", "Gabriel Southern", "Jose Renau"]}]}, {"DBLP title": "ER: elastic RESET for low power and long endurance MLC based phase change memory.", "DBLP authors": ["Lei Jiang", "Youtao Zhang", "Jun Yang"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333672", "OA papers": [{"PaperId": "https://openalex.org/W2028300596", "PaperTitle": "ER", "Year": 2012, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Lei Jiang", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "A dual-mode architecture for fast-switching STT-RAM.", "DBLP authors": ["Zhenyu Sun", "Hai Li", "Wenqing Wu"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333673", "OA papers": [{"PaperId": "https://openalex.org/W2054431636", "PaperTitle": "A dual-mode architecture for fast-switching STT-RAM", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Polytechnic Institute of New York University Brooklyn, NY, USA": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Zhenyu Sun", "Hai Li", "Wenqing Wu"]}]}, {"DBLP title": "ASCIB: adaptive selection of cache indexing bits for removing conflict misses.", "DBLP authors": ["Alberto Ros", "Polychronis Xekalakis", "Marcelo Cintra", "Manuel E. Acacio", "Jos\u00e9 M. Garc\u00eda"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333674", "OA papers": [{"PaperId": "https://openalex.org/W2058639684", "PaperTitle": "ASCIB", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Murcia": 3.0, "[Intel Laboratories Barcelona, Barcelona, Spain]": 1.0, "University of Edinburgh": 1.0}, "Authors": ["Alberto Ros", "Polychronis Xekalakis", "Marcelo Cintra", "Manuel E. Acacio", "Jos\u00e9 Luis Garc\u00eda"]}]}, {"DBLP title": "Energy-efficient non-minimal path on-chip interconnection network for heterogeneous systems.", "DBLP authors": ["Jieming Yin", "Pingqiang Zhou", "Anup Holey", "Sachin S. Sapatnekar", "Antonia Zhai"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333675", "OA papers": [{"PaperId": "https://openalex.org/W2129163257", "PaperTitle": "Energy-efficient non-minimal path on-chip interconnection network for heterogeneous systems", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Twin Cities Orthopedics": 2.5, "University of Minnesota": 2.5}, "Authors": ["Jieming Yin", "Pingqiang Zhou", "Anup Holey", "Sachin S. Sapatnekar", "Antonia Zhai"]}]}, {"DBLP title": "Commercial low-power EDA tools: a review.", "DBLP authors": ["Renu Mehra"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333679", "OA papers": [{"PaperId": "https://openalex.org/W2043471479", "PaperTitle": "Commercial low-power EDA tools", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys (United States)": 1.0}, "Authors": ["Renu Mehra"]}]}, {"DBLP title": "An ARM perspective on addressing low-power energy-efficient SoC designs.", "DBLP authors": ["David Flynn"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333680", "OA papers": [{"PaperId": "https://openalex.org/W1994019222", "PaperTitle": "An ARM perspective on addressing low-power energy-efficient SoC designs", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ARM (United Kingdom)": 1.0}, "Authors": ["David Flynn"]}]}, {"DBLP title": "A 55nm 0.55v 6T SRAM with variation-tolerant dual-tracking word-line under-drive and data-aware write-assist.", "DBLP authors": ["Yi-Wei Lin", "Hao-I Yang", "Geng-Cing Lin", "Chi-Shin Chang", "Ching-Te Chuang", "Wei Hwang", "Chia-Cheng Chen", "Willis Shih", "Huan-Shun Huang"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333682", "OA papers": [{"PaperId": "https://openalex.org/W2137143041", "PaperTitle": "A 55nm 0.55v 6T SRAM with variation-tolerant dual-tracking word-line under-drive and data-aware write-assist", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Yang Ming Chiao Tung University": 6.0, "Faraday Technology (Taiwan)": 3.0}, "Authors": ["Yiwei Lin", "Hao-I Yang", "Geng-Cing Lin", "Chi-Shin Chang", "Ching-Te Chuang", "Wei Hwang", "Chia-Cheng Chen", "Willis Shih", "Huan-Shun Huang"]}]}, {"DBLP title": "A 40-nm 256-Kb Sub-10 pJ/Access 8t SRAM with read bitline amplitude limiting (RBAL) scheme.", "DBLP authors": ["Shusuke Yoshimoto", "Masaharu Terada", "Youhei Umeki", "Shunsuke Okumura", "Atsushi Kawasumi", "Toshikazu Suzuki", "Shinichi Moriwaki", "Shinji Miyano", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333683", "OA papers": [{"PaperId": "https://openalex.org/W2138827900", "PaperTitle": "A 40-nm 256-Kb Sub-10 pJ/Access 8t SRAM with read bitline amplitude limiting (RBAL) scheme", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kobe University": 6.0, "Semiconductor Technology Academic Research Center, Yokohama, Japan": 4.0}, "Authors": ["Shusuke Yoshimoto", "Masaharu Terada", "Youhei Umeki", "Shunsuke Okumura", "Atsushi Kawasumi", "Toshikazu Suzuki", "Shinichi Moriwaki", "Shinji Miyano", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"]}]}, {"DBLP title": "An adaptive write word-line pulse width and voltage modulation architecture for bit-interleaved 8T SRAMs.", "DBLP authors": ["Daeyeon Kim", "Vikas Chandra", "Robert C. Aitken", "David T. Blaauw", "Dennis Sylvester"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333684", "OA papers": [{"PaperId": "https://openalex.org/W2154881884", "PaperTitle": "An adaptive write word-line pulse width and voltage modulation architecture for bit-interleaved 8T SRAMs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United States)": 0.5, "University of Michigan\u2013Ann Arbor": 2.5, "American Rock Mechanics Association": 2.0}, "Authors": ["Dae Yeon Kim", "Vikas Chandra", "Robert Grant Aitken", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "Power-aware performance increase via core/uncore reinforcement control for chip-multiprocessors.", "DBLP authors": ["Da-Cheng Juan", "Diana Marculescu"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333686", "OA papers": [{"PaperId": "https://openalex.org/W1985018624", "PaperTitle": "Power-aware performance increase via core/uncore reinforcement control for chip-multiprocessors", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Da-Cheng Juan", "Diana Marculescu"]}]}, {"DBLP title": "Power conversion efficiency characterization and optimization for smartphones.", "DBLP authors": ["Woojoo Lee", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333687", "OA papers": [{"PaperId": "https://openalex.org/W2000083068", "PaperTitle": "Power conversion efficiency characterization and optimization for smartphones", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Southern California": 3.0, "Seoul National University": 2.0}, "Authors": ["Woojoo Lee", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "Dynamic reconfiguration of photovoltaic energy harvesting system in hybrid electric vehicles.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333688", "OA papers": [{"PaperId": "https://openalex.org/W2064506735", "PaperTitle": "Dynamic reconfiguration of photovoltaic energy harvesting system in hybrid electric vehicles", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Southern California": 3.0, "SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 1.0}, "Authors": ["Yanzhi Wang", "Xue Lin", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "Battery management for grid-connected PV systems with a battery.", "DBLP authors": ["Sangyoung Park", "Yanzhi Wang", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333689", "OA papers": [{"PaperId": "https://openalex.org/W1971445518", "PaperTitle": "Battery management for grid-connected PV systems with a battery", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 3.0, "University of Southern California": 2.0}, "Authors": ["Sang Young Park", "Yanzhi Wang", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "Modeling, design and cross-layer optimization of polysilicon solar cell based micro-scale energy harvesting systems.", "DBLP authors": ["Elif S. Mungan", "Chao Lu", "Vijay Raghunathan", "Kaushik Roy"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333693", "OA papers": [{"PaperId": "https://openalex.org/W1976015120", "PaperTitle": "Modeling, design and cross-layer optimization of polysilicon solar cell based micro-scale energy harvesting systems", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Elif Selin Mungan", "Chao Lu", "Vijay Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Static low power verification at transistor level for SoC design.", "DBLP authors": ["J\u00e9r\u00f4me Lescot", "Vincent Bligny", "Dina Medhat", "Didier Chollat-Namy", "Ziyang Lu", "Sophie Billy", "Mark Hofmann"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333694", "OA papers": [{"PaperId": "https://openalex.org/W1986844197", "PaperTitle": "Static low power verification at transistor level for SoC design", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"STERICSSON, Grenoble, France": 3.0, "Mentor Graphics, Cairo, Egypt#TAB#": 1.0, "Mentor Technologies": 2.0, "MENTOR GRAPHICS, Paris, France": 1.0}, "Authors": ["J. Lescot", "Vincent Bligny", "Dina Medhat", "Didier Chollat-Namy", "Ziyang Lu", "Sophie Billy", "Mark Hofmann"]}]}, {"DBLP title": "CCP: common case promotion for improved timing error resilience with energy efficiency.", "DBLP authors": ["Lu Wan", "Deming Chen"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333695", "OA papers": [{"PaperId": "https://openalex.org/W2078866603", "PaperTitle": "CCP", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Lu Wan", "Deming Chen"]}]}, {"DBLP title": "Energy-optimal caches with guaranteed lifetime.", "DBLP authors": ["Mirko Loghi", "Haroon Mahmood", "Andrea Calimera", "Massimo Poncino", "Enrico Macii"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333696", "OA papers": [{"PaperId": "https://openalex.org/W1965854431", "PaperTitle": "Energy-optimal caches with guaranteed lifetime", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Udine": 1.0, "Polytechnic University of Turin": 4.0}, "Authors": ["Mirko Loghi", "Haroon Mahmood", "Andrea Calimera", "Massimo Poncino", "Enrico Macii"]}]}, {"DBLP title": "Register file write data gating techniques and break-even analysis model.", "DBLP authors": ["Eric Donkoh", "Teck Siong Ong", "Yan Nee Too", "Patrick Chiang"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333700", "OA papers": [{"PaperId": "https://openalex.org/W2169137980", "PaperTitle": "Register file write data gating techniques and break-even analysis model", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Intel (United States)": 1.0, "Intel (Malaysia)": 2.0, "Oregon State University": 1.0}, "Authors": ["Eric Kwesi Donkoh", "Teck-Hong Ong", "Yan Nee Too", "Patrick Chiang"]}]}, {"DBLP title": "A low-leakage dynamic register file with unclocked wordline and sub-segmentation for improved bitline scalability.", "DBLP authors": ["Eric Donkoh", "Patrick Chiang"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333701", "OA papers": [{"PaperId": "https://openalex.org/W2093986775", "PaperTitle": "A low-leakage dynamic register file with unclocked wordline and sub-segmentation for improved bitline scalability", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 1.0, "Oregon State University": 1.0}, "Authors": ["Eric Kwesi Donkoh", "Patrick Chiang"]}]}, {"DBLP title": "A fine-grained many VT design methodology for ultra low voltage operations.", "DBLP authors": ["Mingoo Seok"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333702", "OA papers": [{"PaperId": "https://openalex.org/W2064167794", "PaperTitle": "A fine-grained many V <sub>T</sub> design methodology for ultra low voltage operations", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Columbia University": 1.0}, "Authors": ["Mingoo Seok"]}]}, {"DBLP title": "A programmable resistive power grid for post-fabrication flexibility and energy tradeoffs.", "DBLP authors": ["Kyle Craig", "Yousef Shakhsheer", "Sudhanshu Khanna", "Saad Arrabi", "John C. Lach", "Benton H. Calhoun", "Stephen Kosonocky"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333703", "OA papers": [{"PaperId": "https://openalex.org/W2052053011", "PaperTitle": "A programmable resistive power grid for post-fabrication flexibility and energy tradeoffs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Advanced Micro Devices (United States)": 1.5, "University of Virginia": 5.5}, "Authors": ["Kyle Craig", "Yousef Shakhsheer", "Sudhanshu Khanna", "Saad Arrabi", "John Lach", "Benton H. Calhoun", "Stephen V. Kosonocky"]}]}, {"DBLP title": "Improving energy efficiency of write-asymmetric memories by log style write.", "DBLP authors": ["Guangyu Sun", "Yaojun Zhang", "Yu Wang", "Yiran Chen"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333705", "OA papers": [{"PaperId": "https://openalex.org/W2056858041", "PaperTitle": "Improving energy efficiency of write-asymmetric memories by log style write", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Peking University": 1.0, "University of Pittsburgh": 2.0, "Tsinghua University": 1.0}, "Authors": ["Guangyu Sun", "Shao-Liang Chen", "Yu Wang", "Yi Chen"]}]}, {"DBLP title": "Process variation aware data management for STT-RAM cache design.", "DBLP authors": ["Zhenyu Sun", "Xiuyuan Bi", "Hai Li"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333706", "OA papers": [{"PaperId": "https://openalex.org/W1992063709", "PaperTitle": "Process variation aware data management for STT-RAM cache design", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Polytechnic Institute of New York University Brooklyn, NY, USA": 3.0}, "Authors": ["Zhenyu Sun", "Xiuyuan Bi", "Hai Li"]}]}, {"DBLP title": "TapeCache: a high density, energy efficient cache based on domain wall memory.", "DBLP authors": ["Rangharajan Venkatesan", "Vivek Joy Kozhikkottu", "Charles Augustine", "Arijit Raychowdhury", "Kaushik Roy", "Anand Raghunathan"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333707", "OA papers": [{"PaperId": "https://openalex.org/W2005242923", "PaperTitle": "TapeCache", "Year": 2012, "CitationCount": 127, "EstimatedCitation": 127, "Affiliations": {"Purdue University West Lafayette": 4.0, "Intel (United States)": 2.0}, "Authors": ["Rangharajan Venkatesan", "Vivek Kozhikkottu", "Charles Augustine", "Arijit Raychowdhury", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "A software approach for combating asymmetries of non-volatile memories.", "DBLP authors": ["Yong Li", "Yiran Chen", "Alex K. Jones"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333708", "OA papers": [{"PaperId": "https://openalex.org/W2072816445", "PaperTitle": "A software approach for combating asymmetries of non-volatile memories", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Yong Li", "Yi Chen", "Alex K. Jones"]}]}, {"DBLP title": "Design of low power 3D hybrid memory by non-volatile CBRAM-crossbar with block-level data-retention.", "DBLP authors": ["Yuhao Wang", "Chun Zhang", "Hao Yu", "Wei Zhang"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333709", "OA papers": [{"PaperId": "https://openalex.org/W2144691765", "PaperTitle": "Design of low power 3D hybrid memory by non-volatile CBRAM-crossbar with block-level data-retention", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Norman C. Beaulieu", "Chun Zhang", "Hao Yu", "Wei Zhang"]}]}, {"DBLP title": "TAP: token-based adaptive power gating.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Tajana Rosing", "Richard D. Strong"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333711", "OA papers": [{"PaperId": "https://openalex.org/W1997976031", "PaperTitle": "TAP", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Tajana Rosing", "Richard M. Strong"]}]}, {"DBLP title": "Design trade-offs for high density cross-point resistive memory.", "DBLP authors": ["Dimin Niu", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333712", "OA papers": [{"PaperId": "https://openalex.org/W2125514677", "PaperTitle": "Design trade-offs for high density cross-point resistive memory", "Year": 2012, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Pennsylvania State University": 3.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Niu Dimin", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"]}]}, {"DBLP title": "Performance and energy-efficiency improvement through modified CPL in organic transistor integrated circuits.", "DBLP authors": ["Mingoo Seok"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333713", "OA papers": [{"PaperId": "https://openalex.org/W2006607759", "PaperTitle": "Performance and energy-efficiency improvement through modified CPL in organic transistor integrated circuits", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Columbia University": 1.0}, "Authors": ["Mingoo Seok"]}]}, {"DBLP title": "Optimal power switch design for dynamic voltage scaling from high performance to subthreshold operation.", "DBLP authors": ["Kyle Craig", "Yousef Shakhsheer", "Benton H. Calhoun"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333714", "OA papers": [{"PaperId": "https://openalex.org/W2056455502", "PaperTitle": "Optimal power switch design for dynamic voltage scaling from high performance to subthreshold operation", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Kyle Craig", "Yousef Shakhsheer", "Benton H. Calhoun"]}]}, {"DBLP title": "BiN: a buffer-in-NUCA scheme for accelerator-rich CMPs.", "DBLP authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Chunyue Liu", "Glenn Reinman"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333715", "OA papers": [{"PaperId": "https://openalex.org/W2074357199", "PaperTitle": "BiN", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of California, Los Angeles": 5.0}, "Authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Chunyue Liu", "Glenn Reinman"]}]}, {"DBLP title": "Adopting TLB index-based tagging to data caches for tag energy reduction.", "DBLP authors": ["Jongmin Lee", "Soontae Kim"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333716", "OA papers": [{"PaperId": "https://openalex.org/W2095739332", "PaperTitle": "Adopting TLB index-based tagging to data caches for tag energy reduction", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Jongmin Lee", "Soontae Kim"]}]}, {"DBLP title": "Static and dynamic co-optimizations for blocks mapping in hybrid caches.", "DBLP authors": ["Yu-Ting Chen", "Jason Cong", "Hui Huang", "Chunyue Liu", "Raghu Prabhakar", "Glenn Reinman"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333717", "OA papers": [{"PaperId": "https://openalex.org/W1973459854", "PaperTitle": "Static and dynamic co-optimizations for blocks mapping in hybrid caches", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of California, Los Angeles": 6.0}, "Authors": ["Yuting Chen", "Jason Cong", "Zhenhui Kang", "Chunyue Liu", "Raghu Prabhakar", "Glenn Reinman"]}]}, {"DBLP title": "Design space exploration of workload-specific last-level caches.", "DBLP authors": ["Karthik Swaminathan", "Emre Kultursay", "Vinay Saripalli", "Vijaykrishnan Narayanan", "Mahmut T. Kandemir"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333718", "OA papers": [{"PaperId": "https://openalex.org/W2028502366", "PaperTitle": "Design space exploration of workload-specific last-level caches", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Pennsylvania State University": 5.0}, "Authors": ["Karthik Swaminathan", "Emre Kultursay", "Vinay Saripalli", "Vijaykrishnan Narayanan", "Mahmut Kandemir"]}]}, {"DBLP title": "Low-power adaptive RF system design using real-time fuzzy noise-distortion control.", "DBLP authors": ["Debashis Banerjee", "Shreyas Sen", "Aritra Banerjee", "Abhijit Chatterjee"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333719", "OA papers": [{"PaperId": "https://openalex.org/W2054813835", "PaperTitle": "Low-power adaptive RF system design using real-time fuzzy noise-distortion control", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 3.0, "Intel (United States)": 1.0}, "Authors": ["D. Banerjee", "Shreyas Sen", "Aritra Banerjee", "Abhijit Chatterjee"]}]}, {"DBLP title": "Designing for dark silicon: a methodological perspective on energy efficient systems.", "DBLP authors": ["Jason M. Allred", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333720", "OA papers": [{"PaperId": "https://openalex.org/W2081166399", "PaperTitle": "Designing for dark silicon", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Utah State University": 3.0}, "Authors": ["Jason M. Allred", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "HANDS: heterogeneous architectures and networks-on-chip design and simulation.", "DBLP authors": ["Davide Zoni", "Simone Corbetta", "William Fornaciari"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333721", "OA papers": [{"PaperId": "https://openalex.org/W2151003232", "PaperTitle": "HANDS", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Politecnico di Milano": 3.0}, "Authors": ["Davide Zoni", "Simone Corbetta", "William Fornaciari"]}]}, {"DBLP title": "XIOSim: power-performance modeling of mobile x86 cores.", "DBLP authors": ["Svilen Kanev", "Gu-Yeon Wei", "David M. Brooks"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333722", "OA papers": [{"PaperId": "https://openalex.org/W2148709764", "PaperTitle": "XIOSim", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Harvard University Press": 3.0}, "Authors": ["Svilen Kanev", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "LogStore: toward energy-proportional storage servers.", "DBLP authors": ["Wei Zheng", "Ana Paula Centeno", "Frederic T. Chong", "Ricardo Bianchini"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333723", "OA papers": [{"PaperId": "https://openalex.org/W2157842420", "PaperTitle": "LogStore", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Rutgers, The State University of New Jersey": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Wei Zheng", "Ana Paula Centeno", "Frederic T. Chong", "Ricardo Bianchini"]}]}, {"DBLP title": "A game theoretic resource allocation for overall energy minimization in mobile cloud computing system.", "DBLP authors": ["Yang Ge", "Yukan Zhang", "Qinru Qiu", "Yung-Hsiang Lu"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333724", "OA papers": [{"PaperId": "https://openalex.org/W2081565715", "PaperTitle": "A game theoretic resource allocation for overall energy minimization in mobile cloud computing system", "Year": 2012, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"Syracuse University": 3.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Yang Ge", "Yukan Zhang", "Qinru Qiu", "Yung-Hsiang Lu"]}]}, {"DBLP title": "A low-power \"near-threshold\" epileptic seizure detection processor with multiple algorithm programmability.", "DBLP authors": ["Himanshu Markandeya", "Shriram Raghunathan", "Pedro P. Irazoqui", "Kaushik Roy"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333725", "OA papers": [{"PaperId": "https://openalex.org/W1985844258", "PaperTitle": "A low-power \"near-threshold\" epileptic seizure detection processor with multiple algorithm programmability", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 3.0, "Cyberonics Inc., Houston, TX, USA": 1.0}, "Authors": ["Himanshu S. Markandeya", "Shriram Raghunathan", "Pedro P. Irazoqui", "Kaushik Roy"]}]}, {"DBLP title": "Understanding the impact of laptop power saving options on user satisfaction using physiological sensors.", "DBLP authors": ["Matthew Schuchhardt", "Benjamin Scholbrock", "Utku Pamuksuz", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333726", "OA papers": [{"PaperId": "https://openalex.org/W1983639497", "PaperTitle": "Understanding the impact of laptop power saving options on user satisfaction using physiological sensors", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northwestern University": 5.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Matthew Schuchhardt", "Benjamin Scholbrock", "Utku Pamuksuz", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick"]}]}, {"DBLP title": "MultiScale: memory system DVFS with multiple memory controllers.", "DBLP authors": ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333727", "OA papers": [{"PaperId": "https://openalex.org/W2009411324", "PaperTitle": "MultiScale", "Year": 2012, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Rutgers, The State University of New Jersey": 3.0, "Meta (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"]}]}, {"DBLP title": "Semantics-driven sensor configuration for energy reduction in medical sensor networks.", "DBLP authors": ["James B. Wendt", "Saro Meguerdichian", "Hyduke Noshadi", "Miodrag Potkonjak"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333728", "OA papers": [{"PaperId": "https://openalex.org/W2043781300", "PaperTitle": "Semantics-driven sensor configuration for energy reduction in medical sensor networks", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["James B. Wendt", "Saro Meguerdichian", "Hyduke Noshadi", "Miodrag Potkonjak"]}]}, {"DBLP title": "Voltage droop reduction for multiple-power domain SoCs with on-die LDO using output voltage boost and adaptive response scaling.", "DBLP authors": ["Tetsutaro Hashimoto", "Satoshi Tanabe", "Kouichi Nakayama", "Hisanori Fujisawa"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333730", "OA papers": [{"PaperId": "https://openalex.org/W2014459649", "PaperTitle": "Voltage droop reduction for multiple-power domain SoCs with on-die LDO using output voltage boost and adaptive response scaling", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fujitsu (Japan)": 4.0}, "Authors": ["Tetsutaro Hashimoto", "Satoshi Tanabe", "Kouichi Nakayama", "Hisanori Fujisawa"]}]}, {"DBLP title": "A 33\u03bcW 42 GOPS/W 64x64 pixel vision sensor with dynamic background subtraction for scene interpretation.", "DBLP authors": ["Nicola Cottini", "Massimo Gottardi", "Nicola Massari", "Roberto Passerone", "Zeev Smilansky"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333731", "OA papers": [{"PaperId": "https://openalex.org/W2085158568", "PaperTitle": "A 33\u03bcW 42 GOPS/W 64x64 pixel vision sensor with dynamic background subtraction for scene interpretation", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fondazione Bruno Kessler": 3.0, "University of Trento": 1.0, "BSD Crown (Israel)": 1.0}, "Authors": ["Nicola Cottini", "Massimo Gottardi", "Nicola Massari", "Roberto Passerone", "Zeev Smilansky"]}]}, {"DBLP title": "Process and temperature invariant bandwidth and gain, low-area, low-power and high swing Gm-C filter for multichannel neuro-potential signal conditioning.", "DBLP authors": ["Anvesha Amaravati", "Maryam Shojaei Baghini"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333732", "OA papers": [{"PaperId": "https://openalex.org/W2036707529", "PaperTitle": "Process and temperature invariant bandwidth and gain, low-area, low-power and high swing G <sub> <i>m</i> </sub> -C filter for multichannel neuro-potential signal conditioning", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Bombay": 2.0}, "Authors": ["Anvesha Amaravati", "Maryam Shojaei Baghini"]}]}, {"DBLP title": "A charge pump based receiver circuit for voltage scaled interconnect.", "DBLP authors": ["Aatmesh Shrivastava", "John C. Lach", "Benton H. Calhoun"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333733", "OA papers": [{"PaperId": "https://openalex.org/W2092608978", "PaperTitle": "A charge pump based receiver circuit for voltage scaled interconnect", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Virginia": 2.0, "University of Virgnia, Charlottesville, VA, USA": 1.0}, "Authors": ["Aatmesh Shrivastava", "John Lach", "Bemton Calhoun"]}]}, {"DBLP title": "0.35V, 4.1\u03bcW, 39MHz crystal oscillator in 40nm CMOS.", "DBLP authors": ["Akira Saito", "Yun Fei Zheng", "Kazunori Watanabe", "Takayasu Sakurai", "Makoto Takamiya"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333734", "OA papers": [{"PaperId": "https://openalex.org/W1999409128", "PaperTitle": "0.35V, 4.1\u03bcW, 39MHz crystal oscillator in 40nm CMOS", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Semiconductor Technology Academic Research Center, Yokohama, Japan": 2.0, "The University of Tokyo": 3.0}, "Authors": ["Akira Saito", "Yunfei Zheng", "Kazunori Watanabe", "Takayasu Sakurai", "Makoto Takamiya"]}]}, {"DBLP title": "A study of the effectiveness of CPU consolidation in a virtualized multi-core server system.", "DBLP authors": ["Inkwon Hwang", "Timothy Kam", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333736", "OA papers": [{"PaperId": "https://openalex.org/W2042075624", "PaperTitle": "A study of the effectiveness of CPU consolidation in a virtualized multi-core server system", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Southern California": 2.5, "Intel (United States)": 0.5}, "Authors": ["Inkwon Hwang", "Timothy Kam", "Massoud Pedram"]}]}, {"DBLP title": "Energy-efficient scheduling on heterogeneous multi-core architectures.", "DBLP authors": ["Jason Cong", "Bo Yuan"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333737", "OA papers": [{"PaperId": "https://openalex.org/W2121297016", "PaperTitle": "Energy-efficient scheduling on heterogeneous multi-core architectures", "Year": 2012, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Jason Cong", "Bo Yuan"]}]}, {"DBLP title": "MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems.", "DBLP authors": ["Qing'an Li", "Jianhua Li", "Liang Shi", "Chun Jason Xue", "Yanxiang He"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333738", "OA papers": [{"PaperId": "https://openalex.org/W1964044001", "PaperTitle": "MAC", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"City University of Hong Kong": 2.0, "University of Science and Technology of China": 2.0, "Wuhan University": 1.0}, "Authors": ["Qingan Li", "Jianhua Li", "Liang Shi", "Chun Jason Xue", "Yanxiang He"]}]}, {"DBLP title": "Energy-efficient signal processing in wearable embedded systems: an optimal feature selection approach.", "DBLP authors": ["Hassan Ghasemzadeh", "Navid Amini", "Majid Sarrafzadeh"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333739", "OA papers": [{"PaperId": "https://openalex.org/W1972084551", "PaperTitle": "Energy-efficient signal processing in wearable embedded systems", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Hassan Ghasemzadeh", "Navid Amini", "Majid Sarrafzadeh"]}]}, {"DBLP title": "The core-C6 (CC6) sleep state of the AMD bobcat x86 microprocessor.", "DBLP authors": ["Aaron Rogers", "David Kaplan", "Eric Quinnell", "Bill Kwan"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333745", "OA papers": [{"PaperId": "https://openalex.org/W2000193047", "PaperTitle": "The core-C6 (CC6) sleep state of the AMD bobcat x86 microprocessor", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Advanced Micro Devices (United States)": 4.0}, "Authors": ["Aaron J. Rogers", "David L. Kaplan", "Quinnell Eric C", "Bill K. C. Kwan"]}]}, {"DBLP title": "Evaluation of voltage stacking for near-threshold multicore computing.", "DBLP authors": ["Sae Kyu Lee", "David M. Brooks", "Gu-Yeon Wei"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333746", "OA papers": [{"PaperId": "https://openalex.org/W1989797406", "PaperTitle": "Evaluation of voltage stacking for near-threshold multicore computing", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Harvard University Press": 3.0}, "Authors": ["Sae Hwan Lee", "David J. Brooks", "Gu-Yeon Wei"]}]}, {"DBLP title": "CHARM: a composable heterogeneous accelerator-rich microprocessor.", "DBLP authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333747", "OA papers": [{"PaperId": "https://openalex.org/W2128317332", "PaperTitle": "CHARM", "Year": 2012, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"UCLA Health": 5.0}, "Authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"]}]}, {"DBLP title": "Something old and something new: P-states can borrow microarchitecture techniques too.", "DBLP authors": ["Yasuko Eckert", "Srilatha Manne", "Michael J. Schulte", "David A. Wood"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333748", "OA papers": [{"PaperId": "https://openalex.org/W2086855821", "PaperTitle": "Something old and something new", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Advanced Micro Devices, Inc., Bellevue, WA USA": 1.0, "Advanced Micro Devices, Inc., Portland, OR, USA": 1.0, "Advanced Micro Devices (United States)": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Yasuko Eckert", "Srilatha Manne", "Michael J. Schulte", "David A. Wood"]}]}, {"DBLP title": "Reducing L1 caches power by exploiting software semantics.", "DBLP authors": ["Zhen Fang", "Li Zhao", "Xiaowei Jiang", "Shih-Lien Lu", "Ravi R. Iyer", "Tong Li", "Seung Eun Lee"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333750", "OA papers": [{"PaperId": "https://openalex.org/W2121883392", "PaperTitle": "Reducing L1 caches power by exploiting software semantics", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nvidia (United States)": 1.0, "Intel (United States)": 5.0, "Seoul National University of Science and Technology": 1.0}, "Authors": ["Zhen Fang", "Hailong Li", "Xiaowei Jiang", "Shih-Lien Lu", "Ravi Iyer", "Tong Li", "Seung Hwan Lee"]}]}, {"DBLP title": "DRAM power-aware rank scheduling.", "DBLP authors": ["Sukki Kim", "Soontae Kim", "Yebin Lee"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333751", "OA papers": [{"PaperId": "https://openalex.org/W2006979068", "PaperTitle": "DRAM power-aware rank scheduling", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"LG Corporation (South Korea)": 1.0, "Korea Institute of Science & Technology Information": 2.0}, "Authors": ["Sukki Kim", "Soontae Kim", "Yebin Lee"]}]}, {"DBLP title": "Energy-efficient GPU design with reconfigurable in-package graphics memory.", "DBLP authors": ["Jishen Zhao", "Guangyu Sun", "Gabriel H. Loh", "Yuan Xie"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333752", "OA papers": [{"PaperId": "https://openalex.org/W2167357818", "PaperTitle": "Energy-efficient GPU design with reconfigurable in-package graphics memory", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Pennsylvania State University": 1.0, "Peking University": 1.0, "Advanced Micro Devices, Inc., Bellevue, WA USA": 1.0, "Pennsylvania State University, University Park, PA & Advanced Micro Devices, Inc., Bellevue, WA, USA": 1.0}, "Authors": ["Jishen Zhao", "Guangyu Sun", "Gabriel H. Loh", "Yuan Xie"]}]}, {"DBLP title": "Fan-speed-aware scheduling of data intensive jobs.", "DBLP authors": ["Christine S. Chan", "Yanqin Jin", "Yen-Kuan Wu", "Kenny C. Gross", "Kalyan Vaidyanathan", "Tajana Simunic Rosing"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333753", "OA papers": [{"PaperId": "https://openalex.org/W2066840709", "PaperTitle": "Fan-speed-aware scheduling of data intensive jobs", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, San Diego": 4.0, "Oracle (United States)": 1.0, "Physical Sciences (United States)": 1.0}, "Authors": ["Christine W. Chan", "Yanqin Jin", "Yen-Kuan Wu", "Kenny C. Gross", "Kalyan Vaidyanathan", "Tajana Rosing"]}]}, {"DBLP title": "Procedure hopping: a low overhead solution to mitigate variability in shared-L1 processor clusters.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh Gupta"], "year": 2012, "doi": "https://doi.org/10.1145/2333660.2333754", "OA papers": [{"PaperId": "https://openalex.org/W2031968927", "PaperTitle": "Procedure hopping", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, San Diego": 2.0, "University of Bologna": 1.0}, "Authors": ["Abbas Rahimi", "Luca Benini", "Rajesh Gupta"]}]}]