<xml>
<module name="BSCANE2">
	<port name="CAPTURE" type="output" width="1">CAPTURE output from TAP controller.</port>
	<port name="DRCK" type="output" width="1">Gated TCK output. When SEL is asserted, DRCK toggles when CAPTURE or SHIFT are asserted.</port>
	<port name="RESET" type="output" width="1">Reset output for TAP controller.</port>
	<port name="RUNTEST" type="output" width="1">Output asserted when TAP controller is in Run Test/Idle state.</port>
	<port name="SEL" type="output" width="1">USER instruction active output.</port>
	<port name="SHIFT" type="output" width="1">SHIFT output from TAP controller.</port>
	<port name="TCK" type="output" width="1">Test Clock output. Fabric connection to TAP Clock pin.</port>
	<port name="TDI" type="output" width="1">Test Data Input (TDI) output from TAP controller.</port>
	<port name="TDO" type="input" width="1">Test Data Output (TDO) input for USER function.</port>
	<port name="TMS" type="output" width="1">Test Mode Select output. Fabric connection to TAP.</port>
	<port name="UPDATE" type="output" width="1">UPDATE output from TAP controller</port>
	<attribute name="JTAG_CHAIN" type="DECIMAL" default="1" values="1, 2, 3, 4">Value for USER command.</attribute>
</module>

<module name="BUFG">
	<port name="I" type="input" width="1">Clock input</port>
	<port name="O" type="output" width="1">Clock output</port>
</module>

<module name="BUFGCE_1">
	<port name="CE" type="input" width="1">Clock buffer active high enable</port>
	<port name="I" type="input" width="1">Clock input</port>
	<port name="O" type="output" width="1">Clock output</port>
</module>

<module name="BUFGCTRL">
	<port name="CE0" type="input" width="1">Clock enable input for the I0 clock input. A setup/hold time must be guarenteed when you are using the CE0 pin to enable this input. Failure to meet this requirement could result in a clock glitch.</port>
	<port name="CE1" type="input" width="1">Clock enable input for the I1 clock input. A setup/hold time must be guarenteed when you are using the CE1 pin to enable this input. Failure to meet this requirement could result in a clock glitch.</port>
	<port name="IGNORE0" type="input" width="1">Clock ignore input for I0 input. Asserting the IGNORE pin will bypass the BUFGCTRL from detecting the conditions for switching between two clock inputs. In other words, asserting IGNORE causes the MUX to switch the inputs at the instant the select pin changes. IGNORE0 causes the output to switch away from the I0 input immediately when the select pin changes, while IGNORE1 causes the output to switch away from the I1 input immediately when the select pin changes.</port>
	<port name="IGNORE1" type="input" width="1">Clock ignore input for I1 input. Asserting the IGNORE pin will bypass the BUFGCTRL from detecting the conditions for switching between two clock inputs. In other words, asserting IGNORE causes the MUX to switch the inputs at the instant the select pin changes. IGNORE0 causes the output to switch away from the I0 input immediately when the select pin changes, while IGNORE1 causes the output to switch away from the I1 input immediately when the select pin changes.</port>
	<port name="I0" type="input" width="1">Primary clock input into the BUFGCTRL enabled by the CE0 input and selected by the S0 input.</port>
	<port name="I1" type="input" width="1">Secondary clock input into the BUFGCTRL enabled by the CE1 input and selected by the S1 input.</port>
	<port name="O" type="output" width="1">Clock output</port>
	<port name="S0" type="input" width="1">Clock select input for I0. The S pins represent the clock select pin for each clock input. When using the S pin as input select, there is a setup/hold time requirement. Unlike CE pins, failure to meet this requirement will not result in a clock glitch. However, it can cause the output clock to appear one clock cycle later.</port>
	<port name="S1" type="input" width="1">Clock select input for I1. The S pins represent the clock select pin for each clock input. When using the S pin as input select, there is a setup/hold time requirement. Unlike CE pins, failure to meet this requirement will not result in a clock glitch. However, it can cause the output clock to appear one clock cycle later.</port>
	<attribute name="INIT_OUT" type="DECIMAL" default="0" values="0, 1">Initializes the BUFGCTRL output to the specified value after configuration.</attribute>
	<attribute name="PRESELECT_I0" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">If TRUE, BUFGCTRL output uses I0 input after configuration.</attribute>
	<attribute name="PRESELECT_I1" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">If TRUE, BUFGCTRL output uses I1 input after configuration.</attribute>
</module>

<module name="BUFGMUX">
	<port name="I0" type="input" width="1">Clock buffer input. This input is reflected on the output O when the S input is zero.</port>
	<port name="I1" type="input" width="1">Clock buffer input. This input is reflected on the output O when the S input is one.</port>
	<port name="O" type="output" width="1">Clock buffer output.</port>
	<port name="S" type="input" width="1">Clock buffer select input. Selects the I0 input when Low and the I1 input when High.</port>
</module>

<module name="BUFGMUX_CTRL">
	<port name="I0" type="input" width="1">Clock buffer input. This input is reflected on the output O when the S input is zero.</port>
	<port name="I1" type="input" width="1">Clock buffer input. This input is reflected on the output O when the S input is one.</port>
	<port name="O" type="output" width="1">Clock buffer output.</port>
	<port name="S" type="input" width="1">Clock buffer select input. When low, selects I0 input and when high, the I1 input is selected.</port>
</module>

<module name="BUFH">
	<port name="I" type="input" width="1">Clock input</port>
	<port name="O" type="output" width="1">Clock output</port>
</module>

<module name="BUFHCE">
	<port name="CE" type="input" width="1">Enables propagation of signal from I to O. When low, performs a glitchless transition of the output to INIT_OUT value.</port>
	<port name="I" type="input" width="1">Clock input</port>
	<port name="O" type="output" width="1">Clock output</port>
	<attribute name="CE_TYPE" type="STRING" default="SYNC" values="SYNC, ASYNC">Sets clock enable behavior where "SYNC" allows for a glitchless transition to and from the INIT_OUT value. "ASYNC" is generally used to create a more immediate transition such as when you can expect the clock to be stopped or when using the BUFHCE for a high fanout control or data path routing instead of a clock buffer.</attribute>
	<attribute name="INIT_OUT" type="DECIMAL" default="0" values="0, 1">Initial output value, also indicates stop low vs. stop high behavior.</attribute>
</module>

<module name="BUFIO">
	<port name="I" type="input" width="1">Input port to clock buffer. Connect this to an IBUF connected to a top-level port or an associated BUFMR buffer.</port>
	<port name="O" type="output" width="1">Output port from clock buffer. Connect this to the clock inputs to synchronous I/O components like the ISERDESE2, OSERDESE2, IDDR, ODDR or register connected directly to an I/O port (inferred or instantiated).</port>
</module>

<module name="BUFMR">
	<port name="I" type="input" width="1">BUFMR clock input pin. Connect to an IBUF input that in turn is directly connected to a MRCC I/O port.</port>
	<port name="O" type="output" width="1">BUFMR clock output pin. Connect to BUFIOs and/or BUFRs to be driven in adjacent regions.</port>
</module>

<module name="BUFMRCE">
	<port name="CE" type="input" width="1">Active high buffer enable input. When low, output will settle to INIT_OUT value.</port>
	<port name="I" type="input" width="1">BUFMR clock input pin. Connect to an IBUF input that in turn is directly connected to a MRCC I/O port.</port>
	<port name="O" type="output" width="1">BUFMR clock output pin. Connect to BUFIOs and/or BUFRs to be driven in the same and adjacent regions.</port>
	<attribute name="CE_TYPE" type="STRING" default="SYNC" values="SYNC, ASYNC">Set to "SYNC" for CE to be synchronous to input I and create a glitchless output. Set to "ASYNC" for stopped clock or non-clock operation of the CE signal.</attribute>
	<attribute name="INIT_OUT" type="DECIMAL" default="0" values="0, 1">Initial output value, also indicates stop low vs. stop high behavior</attribute>
</module>

<module name="BUFR">
	<port name="CE" type="input" width="1">Clock enable port. When asserted low, this port disables the output clock. When asserted high, the clock is propagated to the output port (O). This pin cannot be used in "BYPASS" mode. Connect to vcc when BUFR_DIVIDE is set to "BYPASS" or if not used.</port>
	<port name="CLR" type="input" width="1">Counter asynchronous clear for divided clock output. When asserted high, this port resets the counter used to produce the divided clock output and the output is asserted low. This pin cannot be used in "BYPASS" mode. Connect to gnd when BUFR_DIVIDE is set to "BYPASS" or if not used.</port>
	<port name="I" type="input" width="1">Clock input port. This port is the clock source port for BUFR. It can be driven by an IBUF, BUFMRCE, MMCM, or local interconnect.</port>
	<port name="O" type="output" width="1">Clock output port. This port drives the clock tracks in the clock region of the BUFR. It connects to FPGA clocked components.</port>
	<attribute name="BUFR_DIVIDE" type="STRING" default="BYPASS" values="BYPASS, 1, 2, 3, 4, 5, 6, 7, 8">Specifies whether the output clock is a divided version of the input clock.</attribute>
	<attribute name="SIM_DEVICE" type="STRING" default="7SERIES" values="7SERIES">For correct simulation behavior, this attribute must be set to "7SERIES" when targeting a 7 series device.</attribute>
</module>

<module name="CAPTUREE2">
	<port name="CAP" type="input" width="1">Capture Input</port>
	<port name="CLK" type="input" width="1">Clock Input</port>
	<attribute name="ONESHOT" type="STRING" default="TRUE" values="TRUE, FALSE">Specifies the procedure for performing single readback per CAP trigger.</attribute>
</module>

<module name="CARRY4">
	<port name="O" type="output" width="4">Carry chain XOR general data out</port>
	<port name="CO" type="output" width="4">Carry-out of each stage of the carry chain</port>
	<port name="DI" type="input" width="4">Carry-MUX data input</port>
	<port name="S" type="input" width="4">Carry-MUX select line</port>
	<port name="CYINIT" type="input" width="1">Carry-in initialization input</port>
	<port name="CI" type="input" width="1">Carry cascade input</port>
</module>

<module name="CFGLUT5">
	<port name="O6" type="output" width="1">5-LUT output</port>
	<port name="O5" type="output" width="1">4-LUT output</port>
	<port name="I0" type="input" width="1">LUT inputs</port>
	<port name="I1" type="input" width="1">LUT inputs</port>
	<port name="I2" type="input" width="1">LUT inputs</port>
	<port name="I3" type="input" width="1">LUT inputs</port>
	<port name="I4" type="input" width="1">LUT inputs</port>
	<port name="CDO" type="output" width="1">Reconfiguration data cascaded output (optionally connect to the CDI input of a subsequent LUT)</port>
	<port name="CDI" type="input" width="1">Reconfiguration data serial input</port>
	<port name="CLK" type="input" width="1">Reconfiguration clock</port>
	<port name="CE" type="input" width="1">Active high reconfiguration clock enable</port>
	<attribute name="INIT" type="HEX" default="32'h00000000" values="Any 32-bit Value">Specifies the initial logical expression of this element.</attribute>
</module>

<module name="DCIRESET">
	<port name="LOCKED" type="output" width="1">DCI state-machine LOCK status output. When low, DCI I/O impedance is being calibrated and DCI I/Os are unavailable. Upon a low-to-high assertion, DCI I/Os are available for use.</port>
	<port name="RST" type="input" width="1">Active-high asynchronous reset input to DCI state-machine. After RST is asserted, I/Os utilizing DCI will be unavailable until LOCKED is asserted.</port>
</module>

<module name="DNA_PORT">
	<port name="CLK" type="input" width="1">Clock input.</port>
	<port name="DIN" type="input" width="1">User data input pin.</port>
	<port name="DOUT" type="output" width="1">DNA output data.</port>
	<port name="READ" type="input" width="1">Active high load DNA, active low read input.</port>
	<port name="SHIFT" type="input" width="1">Active high shift enable input.</port>
	<attribute name="SIM_DNA_VALUE" type="HEX" default="57'h000000000000000" values="57-bit HEX value">Specifies a sample 57-bit DNA value for simulation.</attribute>
</module>

<module name="DSP48E1">
	<port name="A" type="input" width="30">Data input for pre-adder, multiplier, adder/subtractor/accumulator, ALU, or concatenation operations. When used with the multiplier or pre-adder, 25 bits of data (A[24:0]) is used and upper bits (A[29:25]) are unused and may be tied to ground. When using the internal adder/subctractor/accumulator or ALU circuit, all 30 bits are used (A[29:0]). When used in concatenation mode, all 30 bits are used and this constitutes the MSB (upper) bits of the concatenated vector.</port>
	<port name="ACIN" type="input" width="30">Cascaded data input from ACOUT of previous DSP48E1 slice (multiplexed with A). If not used, tie port to all zeros.</port>
	<port name="ACOUT" type="output" width="30">Cascaded data output to ACIN of next DSP48E1 slice. If not used, leave unconnected.</port>
	<port name="ALUMODE" type="input" width="4">Controls the selection of the logic function in the DSP48E1 slice.</port>
	<port name="B" type="input" width="18">The B input of the multiplier. B[17:0] are the least significant bits (LSBs) of the A:B concatenated input to the second-stage adder/subtracter or logic function.</port>
	<port name="BCIN" type="input" width="18">Cascaded data input from BCOUT of previous DSP48E1 slice (muxed with B). If not used, tie port to all zeros.</port>
	<port name="BCOUT" type="output" width="18">Cascaded data output to BCIN of next DSP48E1 slice. If not used, leave unconnected.</port>
	<port name="C" type="input" width="48">Data input to the second-stage adder/subtracter, pattern detector, or logic function.</port>
	<port name="CARRYCASCIN" type="input" width="1">Cascaded carry input from CARRYCASCOUT of previous DSP48E1 slice.</port>
	<port name="CARRYCASCOUT" type="output" width="1">Cascaded carry output to CARRYCASCIN of next DSP48E1 slice. This signal is internally fed back into the CARRYINSEL multiplexer input of the same DSP48E1 slice.</port>
	<port name="CARRYIN" type="input" width="1">Carry input from the FPGA logic.</port>
	<port name="CARRYINSEL" type="input" width="3">Selects the carry source: <br/>* 0 1 1 - PCIN[47] - Rounding PCIN (round towards zero) <br/>* 1 0 0 - CARRYCASCOUT - For larger add/sub/acc (sequential operation via internal feedback). Must select with PREG=1 <br/>* 1 0 1 - ~P[47] - Rounding P (round towards infinity). Must select with PREG=1 <br/>* 1 1 0 - A[24] - XNOR B[17] Rounding A x B <br/>* 1 1 1 - P[47] - For rounding P (round towards zero). Must select with PREG=1</port>
	<port name="CARRYOUT" type="output" width="4">4-bit carry output from each 12-bit field of the accumulate/adder/logic unit. Normal 48-bit operation uses only CARRYOUT3. SIMD operation can use four carry out bits (CARRYOUT[3:0]).</port>
	<port name="CEAD" type="input" width="1">Active High clock enable for the pre-adder output AD pipeline register. Tie to logic one if not used and ADREG=1. Tie to logic zero if ADREG=0.</port>
	<port name="CEALUMODE" type="input" width="1">Active High clock enable for ALUMODE (control inputs) registers (ALUMODEREG=1). Tie to logic one if not used.</port>
	<port name="CEA1" type="input" width="1">Active High clock enable for the first A (input) register. This port is only used if AREG=2 or INMODE0 = 1. Tie to logic one if not used and AREG=2. Tie to logic zero if AREG=0 or 1. When two registers are used, this is the first sequentially. When Dynamic AB Access is used, this clock enable is applied for INMODE[0]=1.</port>
	<port name="CEA2" type="input" width="1">Active High clock enable for the second A (input) register. This port is only used if AREG=1 or 2. Tie to logic one if not used and AREG=1 or 2. Tie to logic zero if AREG=0. When two registers are used, this is the second sequentially. When one register is used (AREG=1), CEA2 is the clock enable.</port>
	<port name="CEB1" type="input" width="1">Active high, Clock enable for the first B (input) register. This port is only used if BREG=2 or INMODE4=1. Tie to logic one if not used and BREG=2. Tie to logic zero if BREG=0 or 1. When two registers are used, this is the first sequentially. When Dynamic AB Access is used, this clock enable is applied for INMODE[4]=1.</port>
	<port name="CEB2" type="input" width="1">Active High clock enable for the second B (input) register. This port is only used if BREG=1 or 2. Tie to logic one if not used and BREG=1 or 2. Tie to logic zero if BREG=0. When two registers are used, this is the second sequentially. When one register isused (BREG=1), CEB2 is the clock enable.</port>
	<port name="CEC" type="input" width="1">Active High clock enable for the C (input) register (CREG=1). Tie to logic one if not used.</port>
	<port name="CECARRYIN" type="input" width="1">Active High clock enable for the CARRYIN (input from fabric) register (CARRYINREG=1). Tie to logic one if not used.</port>
	<port name="CECTRL" type="input" width="1">Active High clock enable for the OPMODE and CARRYINSEL (control inputs) registers (OPMODEREG=1 or CARRYINSELREG=1). Tie to logic one if not used.</port>
	<port name="CED" type="input" width="1">Active High Clock enable for the D (input) registers (DREG=1). Tie to logic one if not used.</port>
	<port name="CEINMODE" type="input" width="1">Active High clock enable for the INMODE control input registers (INMODEREG=1). Tie to logic one if not used.</port>
	<port name="CEM" type="input" width="1">Active High Clock enable for the post-multiply M (pipeline) register and the internal multiply round CARRYIN register (MREG=1). Tie to logic one if not used.</port>
	<port name="CEP" type="input" width="1">Active High clock enable for the P (output) register (PREG=1). Tie to logic one if not used.</port>
	<port name="CLK" type="input" width="1">The DSP48E1 input clock common to all internal registers and flip-flops.</port>
	<port name="D" type="input" width="25">25-bit data input to the pre-adder or alternative input to the multiplier. The pre-adder implements D + A as determined by the INMODE3 signal.</port>
	<port name="INMODE" type="input" width="5">These five control bits select the functionality of the pre-adder, the A, B, and D inputs, and the input registers. These bits should be tied to all zeroes if not used.</port>
	<port name="MULTSIGNIN" type="input" width="1">Sign of the multiplied result from the previous DSP48E1 slice for MACC extension. Either connect to the MULTSIGNOUT of another DSP block or tie to ground if not used.</port>
	<port name="MULTSIGNOUT" type="output" width="1">Sign of the multiplied result cascaded to the next DSP48E1 slice for MACC extension. Either connect to the MULTSIGNIN of another DSP block or tie to ground if not used.</port>
	<port name="OPMODE" type="input" width="7">Controls the input to the X, Y, and Z multiplexers in the DSP48E1 slice dictating the operation or function of the DSP slice.</port>
	<port name="OVERFLOW" type="output" width="1">Active high Overflow indicator when used with the appropriate setting of the pattern detector and PREG=1.</port>
	<port name="P" type="output" width="48">Data output from second stage adder/subtracter or logic function.</port>
	<port name="PATTERNBDETECT" type="output" width="1">Active High match indicator between P[47:0] and the pattern bar.</port>
	<port name="PATTERNDETECT" type="output" width="1">Active High Match indicator between P[47:0] and the pattern gated by the MASK. Result arrives on the same cycle as P.</port>
	<port name="PCIN" type="input" width="48">Cascaded data input from PCOUT of previous DSP48E1 slice to adder. If used, connect to PCOUT of upstream cascaded DSP slice. If not used, tie port to all zeros.</port>
	<port name="PCOUT" type="output" width="48">Cascaded data output to PCIN of next DSP48E1 slice. If used, connect to PCIN of downstream cascaded DSP slice. If not used, leave unconnected.</port>
	<port name="RSTA" type="input" width="1">Active High synchronous Reset for both A (input) registers (AREG=1 or 2). Tie to logic zero if not used.</port>
	<port name="RSTALLCARRYIN" type="input" width="1">Active High, synchronous reset for the Carry (internal path) and the CARRYIN registers (CARRYINREG=1). Tie to logic zero if not used.</port>
	<port name="RSTALUMODE" type="input" width="1">Active High synchronous Reset for ALUMODE (control inputs) registers (ALUMODEREG=1). Tie to logic zero if not used.</port>
	<port name="RSTB" type="input" width="1">Active High, synchronous Reset for both B (input) registers (BREG=1 or 2). Tie to logic zero if not used.</port>
	<port name="RSTC" type="input" width="1">Active High synchronous reset for the C (input) registers (CREG=1). Tie to logic zero if not used.</port>
	<port name="RSTCTRL" type="input" width="1">Active High synchronous reset for OPMODE and CARRYINSEL (control inputs) registers (OPMODEREG=1 and/or CARRYINSELREG=1). Tie to logic zero if not used.</port>
	<port name="RSTD" type="input" width="1">Active High synchronous reset for the D (input) register and for the pre-adder (output) AD pipeline register (DREG=1 and/or ADREG=1). Tie to logic zero if not used.</port>
	<port name="RSTINMODE" type="input" width="1">Active High synchronous reset for the INMODE (control input) registers (INMODEREG=1). Tie to logic zero if not used.</port>
	<port name="RSTM" type="input" width="1">Active High synchronous reset for the M (pipeline) registers (MREG=1). Tie to logic zero if not used.</port>
	<port name="RSTP" type="input" width="1">Active High, synchronous reset for the P (output) registers (PREG=1). Tie to logic zero if not used.</port>
	<port name="UNDERFLOW" type="output" width="1">Active High underflow indicator when used with the appropriate setting of the pattern detector and PREG=1.</port>
	<attribute name="ACASCREG" type="DECIMAL" default="1" values="1, 0, 2">In conjunction with AREG, selects the number of A input registers on the A cascade path, ACOUT. This attribute must be equal to or one less than the AREG value: AREG=0: ACASCREG must be 0 AREG=1: ACASCREG must be 1 AREG=2: ACASCREG can be 1 or 2</attribute>
	<attribute name="ADREG" type="DECIMAL" default="1" values="1, 0">Selects the number of AD pipeline registers. Set to 1 to use the AD pipeline registers.</attribute>
	<attribute name="A_INPUT" type="STRING" default="DIRECT" values="DIRECT, CASCADE">Selects the input to the A port between parallel input ("DIRECT") or the cascaded input from the previous slice ("CASCADE").</attribute>
	<attribute name="ALUMODEREG" type="DECIMAL" default="1" values="1, 0">Selects the number of ALUMODE input registers. Set to 1 to register the ALUMODE inputs.</attribute>
	<attribute name="AREG" type="DECIMAL" default="1" values="1, 0, 2">Selects the number of A input pipeline registers.</attribute>
	<attribute name="AUTORESET_PATDET" type="STRING" default="NO_RESET" values="NO_RESET, RESET_MATCH, RESET_NOT_MATCH">Automatically resets the P Register (accumulated value or counter value) on the next clock cycle, if a pattern detect event has occurred on this clock cycle. The "RESET_MATCH" and "RESET_NOT_MATCH" settings distinguish between whether the DSP48E1 slice should cause an auto reset of the P Register on the next cycle: - if the pattern is matched or - whenever the pattern is not matched on the current cycle but was matched on the previous clock cycle.</attribute>
	<attribute name="BCASCREG" type="DECIMAL" default="1" values="1, 0, 2">In conjunction with BREG, selects the number of B input registers on the B cascade path, BCOUT. This attribute must be equal to or one less than the BREG value: BREG=0: BCASCREG must be 0 BREG=1: BCASCREG must be 1 BREG=2: BCASCREG can be 1 or 2</attribute>
	<attribute name="B_INPUT" type="STRING" default="DIRECT" values="DIRECT, CASCADE">Selects the input to the B port between parallel input ("DIRECT") or the cascaded input from the previous slice ("CASCADE").</attribute>
	<attribute name="BREG" type="DECIMAL" default="1" values="1, 0, 2">Selects the number of B input registers.</attribute>
	<attribute name="CARRYINREG" type="DECIMAL" default="1" values="1, 0">Selects the number of CARRYIN input registers. Set to 1 to register the CARRYIN inputs.</attribute>
	<attribute name="CARRYINSELREG" type="DECIMAL" default="1" values="1, 0">Selects the number of CARRYINSEL input registers. Set to 1 to register the CARRYINSEL inputs.</attribute>
	<attribute name="CREG" type="DECIMAL" default="1" values="1, 0">Selects the number of C input registers. Set to 1 to register the C inputs.</attribute>
	<attribute name="DREG" type="DECIMAL" default="1" values="1, 0">Selects the number of D input registers. Set to 1 to register the D inputs.</attribute>
	<attribute name="INMODEREG" type="DECIMAL" default="1" values="1, 0">Selects the number of INMODE input registers. Set to 1 to register the INMODE inputs.</attribute>
	<attribute name="MASK" type="HEX" default="48'hFFFFFFFFFFFF" values="48-bit HEX">This 48-bit value is used to mask out certain bits during a pattern detection. When a MASK bit is set to 1, the corresponding pattern bit is ignored. When a MASK bit is set to 0, the pattern bit is compared.</attribute>
	<attribute name="MREG" type="DECIMAL" default="1" values="1, 0">Selects the number of multiplier output (M) pipeline register stages. Set to 1 to use the M pipeline registers.</attribute>
	<attribute name="OPMODEREG" type="DECIMAL" default="1" values="1, 0">Selects the number of OPMODE input registers. Set to 1 to register the OPMODE inputs.</attribute>
	<attribute name="PATTERN" type="HEX" default="48'h000000000000" values="48-bit HEX">This 48-bit value is used in the pattern detector.</attribute>
	<attribute name="PREG" type="DECIMAL" default="1" values="1, 0">Selects the number of P output registers. Set to 1 to register the P outputs. The registered outputs will include CARRYOUT, CARRYCASCOUT, MULTSIGNOUT, PATTERNB_DETECT, PATTERN_DETECT, and PCOUT.</attribute>
	<attribute name="SEL_MASK" type="STRING" default="MASK" values="MASK, C, ROUNDING_MODE1, ROUNDING_MODE2">Selects the mask to be used for the pattern detector. The C and MASK settings are for standard uses of the pattern detector (counter, overflow detection, etc.). ROUNDING_MODE1 (Cbar left shifted by 1) and ROUNDING_MODE2 (C-bar left shifted by 2) select special masks based off of the optionally registered C port. These rounding modes can be used to implement convergent rounding in the DSP48E1 slice using the pattern detector.</attribute>
	<attribute name="SEL_PATTERN" type="STRING" default="PATTERN" values="PATTERN, C">Selects the input source for the pattern field. The input source can either be a 48-bit dynamic C input or a 48-bit static PATTERN attribute field.</attribute>
	<attribute name="USE_DPORT" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Determines whether the pre-adder and the D Port are used or not.</attribute>
	<attribute name="USE_MULT" type="STRING" default="MULTIPLY" values="MULTIPLY, DYNAMIC, NONE">Selects usage of the multiplier. Set to "NONE" to save power when using only the Adder/Logic Unit. The "DYNAMIC" setting indicates that the user is switching between A*B and A:B operations on the fly and therefore needs to get the worst-case timing of the two paths.</attribute>
	<attribute name="USE_PATTERN_DETECT" type="STRING" default="NO_PATDET" values="NO_PATDET, PATDET">Selects whether the pattern detector and related features are used ("PATDET") or not used ("NO_PATDET"). This attribute is used for speed specification and Simulation Model purposes only.</attribute>
	<attribute name="USE_SIMD" type="STRING" default="ONE48" values="ONE48, FOUR12, TWO24">Selects the mode of operation for the adder/subtracter. The attribute setting can be one 48-bit adder mode ("ONE48"), two 24- bit adder mode ("TWO24"), or four 12-bit adder mode ("FOUR12"). Selecting "ONE48" mode is compatible with Virtex-5 DSP48 operation and is not actually a true SIMD mode. Typical Multiply-Add operations are supported when the mode is set to "ONE48". When either "TWO24" or "FOUR12" mode is selected, the multiplier must not be used, and USE_MULT must be set to "NONE".</attribute>
</module>

<module name="EFUSE_USR">
	<port name="EFUSEUSR" type="output" width="32">User eFUSE register value output.</port>
	<attribute name="SIM_EFUSE_VALUE" type="HEX" default="32'h00000000" values="32'h00000000 to 32'hffffffff">Value of the 32-bit non-volatile value used in simulation.</attribute>
</module>

<module name="FIFO18E1">
	<port name="ALMOSTEMPTY" type="output" width="1">Programmable flag to indicate the FIFO is almost empty. The ALMOST_EMPTY_OFFSET attribute specifies the threshold where this flag is triggered relative to full/empty.</port>
	<port name="ALMOSTFULL" type="output" width="1">Programmable flag to indicate that the FIFO is almost full. The ALMOST_FULL_OFFSET attribute specifies the threshold where this flag is triggered relative to full/empty.</port>
	<port name="DI" type="input" width="32">FIFO data input bus.</port>
	<port name="DIP" type="input" width="4">FIFO parity data input bus.</port>
	<port name="DO" type="output" width="32">FIFO data output bus.</port>
	<port name="DOP" type="output" width="4">FIFO parity data output bus.</port>
	<port name="EMPTY" type="output" width="1">Active high logic to indicate that the FIFO is currently empty.</port>
	<port name="FULL" type="output" width="1">Active high logic indicates that the FIFO is full.</port>
	<port name="RDCLK" type="input" width="1">Rising edge read clock.</port>
	<port name="RDCOUNT" type="output" width="12">Read count.</port>
	<port name="RDEN" type="input" width="1">Active high FIFO read enable.</port>
	<port name="RDERR" type="output" width="1">Read error occurred.</port>
	<port name="REGCE" type="input" width="1">Output register clock enable for pipelined synchronous FIFO. DO_REG must be set to 1 if using this enable.</port>
	<port name="RST" type="input" width="1">Active high (FIFO logic) asynchronous reset (for dual-clock FIFO), synchronous reset (for synchronous FIFO). Must be held for a minimum of 5 WRCLK/RDCLK cycles.</port>
	<port name="RSTREG" type="input" width="1">Output register synchronous set/reset. DO_REG must be set to 1 if using this reset.</port>
	<port name="WRCLK" type="input" width="1">Rising edge write clock.</port>
	<port name="WRCOUNT" type="output" width="12">Write count.</port>
	<port name="WREN" type="input" width="1">Active high FIFO write enable.</port>
	<port name="WRERR" type="output" width="1">Write error occurred. When the FIFO is full, any additional write operation generates an error flag. Synchronous with WRCLK.</port>
	<attribute name="ALMOST_EMPTY_OFFSET" type="HEX" default="13'h0080" values="13'h0000 to 13'h1fff">Specifies the amount of data contents in the RAM to trigger the ALMOST_EMPTY flag.</attribute>
	<attribute name="ALMOST_FULL_OFFSET" type="HEX" default="13'h0080" values="13'h0000 to 13'h1fff">Specifies the amount of data contents in the RAM to trigger the ALMOST_FULL flag.</attribute>
	<attribute name="DATA_WIDTH" type="DECIMAL" default="4" values="4, 9, 18, 36">Specifies the desired data width for the FIFO. NOTE: If set to 36, FIFO_MODE must be set to FIFO18_36.</attribute>
	<attribute name="DO_REG" type="DECIMAL" default="1" values="1, 0">Data pipeline register for EN_SYN.</attribute>
	<attribute name="EN_SYN" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">EN_SYN denotes whether the FIFO is operating in either dual-clock (two independent clocks) or synchronous (a single clock) mode. Dual-clock must use DO_REG=1.</attribute>
	<attribute name="FIFO_MODE" type="STRING" default="FIFO18" values="FIFO18, FIFO18_36">Selects "FIFO18" or "FIFO18_36" mode. If set to "FIFO18_36", DATA_WIDTH must be set to 36.</attribute>
	<attribute name="FIRST_WORD_FALL_THROUGH" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">If TRUE, the first write to the FIFO will appear on DO without a first RDEN assertion.</attribute>
	<attribute name="INIT" type="HEX" default="36'h000000000" values="36 bit HEX">Specifies the initial value on the DO output after configuration.</attribute>
	<attribute name="SIM_DEVICE" type="STRING" default="7SERIES" values="7SERIES">Must be set to "7SERIES" in order to exhibit proper simulation behavior under all conditions.</attribute>
	<attribute name="SRVAL" type="HEX" default="36'h000000000" values="36 bit HEX">Specifies the output value of the FIFO upon assertion of the synchronous reset (RSTREG) signal. Only valid for DO_REG=1.</attribute>
</module>

<module name="FIFO36E1">
	<port name="ALMOSTEMPTY" type="output" width="1">Programmable flag to indicate the FIFO is almost empty. The ALMOST_EMPTY_OFFSET attribute specifies where to trigger this flag.</port>
	<port name="ALMOSTFULL" type="output" width="1">Programmable flag to indicate the FIFO is almost full. The ALMOST_FULL_OFFSET attribute specifies where to trigger this flag.</port>
	<port name="DBITERR" type="output" width="1">Status output from ECC function to indicate a double bit error was detected. EN_ECC_READ needs to be TRUE in order to use this functionality.</port>
	<port name="DI" type="input" width="64">FIFO data input bus.</port>
	<port name="DIP" type="input" width="8">FIFO parity data input bus.</port>
	<port name="DO" type="output" width="64">FIFO data output bus.</port>
	<port name="DOP" type="output" width="8">FIFO parity data output bus.</port>
	<port name="ECCPARITY" type="output" width="8">8-bit data generated by the ECC encoder used by the ECC decoder for memory error detection and correction.</port>
	<port name="EMPTY" type="output" width="1">Active high logic to indicate that the FIFO is currently empty.</port>
	<port name="FULL" type="output" width="1">Active high logic indicates that the FIFO is full.</port>
	<port name="INJECTDBITERR" type="input" width="1">Inject a double bit error if ECC feature is used.</port>
	<port name="INJECTSBITERR" type="input" width="1">Inject a single bit error if ECC feature is used.</port>
	<port name="RDCLK" type="input" width="1">Rising edge read clock.</port>
	<port name="RDCOUNT" type="output" width="13">Read count.</port>
	<port name="RDEN" type="input" width="1">Active high FIFO read enable.</port>
	<port name="RDERR" type="output" width="1">Read error occurred.</port>
	<port name="REGCE" type="input" width="1">Output register clock enable for pipelined synchronous FIFO. DO_REG must be 1 to use this enable.</port>
	<port name="RST" type="input" width="1">Active high (FIFO logic) asynchronous reset (for dual-clock FIFO), synchronous reset (synchronous FIFO) for 5 CLK cycles.</port>
	<port name="RSTREG" type="input" width="1">Output register synchronous set/reset. DO_REG must be 1 to use this reset.</port>
	<port name="SBITERR" type="output" width="1">Status output from ECC function to indicate a single bit error was detected. EN_ECC_READ needs to be TRUE in order to use this functionality.</port>
	<port name="WRCLK" type="input" width="1">Write clock and enable input signals</port>
	<port name="WRCOUNT" type="output" width="13">Write count.</port>
	<port name="WREN" type="input" width="1">Active high FIFO write enable.</port>
	<port name="WRERR" type="output" width="1">Write error occurred. When the FIFO is full, any additional write operation generates an error flag. Synchronous with WRCLK.</port>
	<attribute name="ALMOST_EMPTY_OFFSET" type="HEX" default="13'h0080" values="13'h0000 to 13'h1fff">Specifies the amount of data contents in the RAM to trigger the ALMOST_EMPTY flag.</attribute>
	<attribute name="ALMOST_FULL_OFFSET" type="HEX" default="13'h0080" values="13'h0000 to 13'h1fff">Specifies the amount of data contents in the RAM to trigger the ALMOST_FULL flag.</attribute>
	<attribute name="DATA_WIDTH" type="DECIMAL" default="4" values="4, 9, 18, 36, 72">Specifies the desired data width for the FIFO. For data widths of 72, FIFO_MODE must be set to "FIFO36_72"</attribute>
	<attribute name="DO_REG" type="DECIMAL" default="1" values="1, 0">Enable output register to the FIFO for improved clock-to-out timing at the expense of added read latency (one pipeline delay). DO_REG must be 1 when EN_SYN is set to FALSE.</attribute>
	<attribute name="EN_ECC_READ" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Enable the ECC decoder circuitry.</attribute>
	<attribute name="EN_ECC_WRITE" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Enable the ECC encoder circuitry.</attribute>
	<attribute name="EN_SYN" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">When FALSE, specifies the FIFO to be used in asynchronous mode (two independent clock) or when TRUE in synchronous (a single clock) operation.</attribute>
	<attribute name="FIFO_MODE" type="STRING" default="FIFO36" values="FIFO36, FIFO36_72">Selects regular "FIFO36" or the wide "FIFO36_72" mode. If set to "FIFO36_72", the DATA_WIDTH attribute has to be 72.</attribute>
	<attribute name="FIRST_WORD_FALL_THROUGH" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">If TRUE, the first write to the FIFO will appear on DO without an RDEN assertion.</attribute>
	<attribute name="INIT" type="HEX" default="72'h000000000000000000" values="72 bit HEX">Specifies the initial value on the DO output after configuration.</attribute>
	<attribute name="SIM_DEVICE" type="STRING" default="7SERIES" values="7SERIES">Must be set to "7SERIES" in order to exhibit proper simulation behavior under all conditions.</attribute>
	<attribute name="SRVAL" type="HEX" default="72'h000000000000000000" values="72 bit HEX">Specifies the output value of the FIFO upon assertion of the synchronous reset (RSTREG) signal. Only valid for DO_REG=1.</attribute>
</module>

<module name="FRAME_ECCE2">
	<port name="CRCERROR" type="output" width="1">Output indicating a CRC error.</port>
	<port name="ECCERROR" type="output" width="1">Output indicating an ECC error.</port>
	<port name="ECCERRORSINGLE" type="output" width="1">Output Indicating single-bit Frame ECC error detected.</port>
	<port name="FAR" type="output" width="26">Frame Address Register Value output.</port>
	<port name="SYNBIT" type="output" width="5">Output bit address of error.</port>
	<port name="SYNDROME" type="output" width="13">Output location of erroneous bit.</port>
	<port name="SYNDROMEVALID" type="output" width="1">Frame ECC output indicating the SYNDROME output is valid.</port>
	<port name="SYNWORD" type="output" width="7">Word output in the frame where an ECC error has been detected.</port>
	<attribute name="FARSRC" type="STRING" default="EFAR" values="EFAR, FAR">Sedts whether the output of the FAR[25:0] configuration register points to the FAR or EFAR. Sets configuration option register bit CTL0[7].</attribute>
	<attribute name="FRAME_RBT_IN_FILENAME" type="STRING" default="NONE" values="String representing file name and location">This file is output by the ICAP_E2 model and it contains Frame Data information for the Raw Bitstream (RBT) file. The FRAME_ECCE2 model will parse this file, calculate ECC and output any error conditions.</attribute>
</module>

<module name="IBUF">
	<port name="O" type="output" width="1">Buffer output</port>
	<port name="I" type="input" width="1">Buffer input</port>
	<attribute name="IBUF_LOW_PWR" type="BOOLEAN" default="TRUE" values="TRUE, FALSE">When set to TRUE, allows for reduced power when using differential or referenced (requiring VREF) input standards like LVDS or HSTL. A setting of FALSE demands more power but delivers higher performance characteristics. Consult the 7 Series FPGA SelectIO Resources User Guide for details.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
</module>

<module name="IBUF_IBUFDISABLE">
	<port name="I" type="input" width="1">Input port connection. Connect directly to top-level port in the design.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path through the buffer and forces to a logic high when USE_IBUFDISABLE is set to "TRUE" and this signal is asserted high. If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is idle for a period of time.</port>
	<port name="O" type="output" width="1">Buffer output representing the input path to the device.</port>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption versus highest performance when referenced I/O standards are used.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE.</attribute>
</module>

<module name="IBUF_INTERMDISABLE">
	<port name="I" type="input" width="1">Input port connection. Connect directly to top-level port in the design.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path through the buffer and forces to a logic high when USE_IBUFDISABLE is set to "TRUE" and this signal is asserted high. If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is idle for a period of time.</port>
	<port name="INTERMDISABLE" type="input" width="1">Disables input termination. This feature is generally used to reduce power at times when the I/O is idle.</port>
	<port name="O" type="output" width="1">Buffer output representing the input path to the device.</port>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption vs. highest performance when referenced I/O standards are used.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE.</attribute>
</module>

<module name="IBUFDS">
	<port name="I" type="input" width="1">Diff_p Buffer Input</port>
	<port name="IB" type="input" width="1">Diff_n Buffer Input</port>
	<port name="O" type="output" width="1">Buffer Output</port>
	<attribute name="DIFF_TERM" type="BOOLEAN" default="FALSE" values="TRUE, FALSE">The differential termination attribute is designed for the 7 Series FPGA supported differential input I/O standards. It is used to turn the built-in differential termination on (TRUE) or off (FALSE).</attribute>
	<attribute name="IBUF_LOW_PWR" type="BOOLEAN" default="TRUE" values="TRUE, FALSE">When set to TRUE, allows for reduced power when using differential or referenced (requiring VREF) input standards like LVDS or HSTL. A setting of FALSE demands more power but delivers higher performance characteristics. Consult the 7 Series FPGA SelectIO Resources User Guide for details.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet.">Assigns an I/O standard to the element.</attribute>
</module>

<module name="IBUFDS_DIFF_OUT">
	<port name="I" type="input" width="1">Diff_p Buffer Input (connect to top-level port in the design).</port>
	<port name="IB" type="input" width="1">Diff_n Buffer Input (connect to top-level port in the design).</port>
	<port name="O" type="output" width="1">Diff_p Buffer Output.</port>
	<port name="OB" type="output" width="1">Diff_n Buffer Output.</port>
	<attribute name="DIFF_TERM" type="BOOLEAN" default="FALSE" values="TRUE, FALSE">The differential termination attribute is designed for the 7 Series FPGA supported differential input I/O standards. It is used to turn the built-in differential termination on (TRUE) or off (FALSE).</attribute>
	<attribute name="IBUF_LOW_PWR" type="BOOLEAN" default="TRUE" values="TRUE, FALSE">When set to TRUE, allows for reduced power when using differential or referenced (requiring VREF) input standards like LVDS or HSTL. A setting of FALSE demands more power but delivers higher performance characteristics. Consult the 7 Series FPGA SelectIO Resources User Guide for details.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet.">Assigns an I/O standard to the element.</attribute>
</module>

<module name="IBUFDS_DIFF_OUT_IBUFDISABLE">
	<port name="I" type="input" width="1">Input p-side port connection. Connect directly to top-level port in the design.</port>
	<port name="IB" type="input" width="1">Input n-side port connection. Connect directly to top-level port in the design.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path through the buffer and forces to a logic high when USE_IBUFDISABLE is set to "TRUE" and this signal is asserted high. If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is idle for a period of time.</port>
	<port name="O" type="output" width="1">Buffer p-side output representing the input path to the device.</port>
	<port name="OB" type="output" width="1">Buffer n-side output representing the input path to the device.</port>
	<attribute name="DIFF_TERM" type="STRING" default="FALSE" values="TRUE, FALSE">Enable the built-in differential termination.</attribute>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption vs. highest performance when referenced I/O standards are used.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE.</attribute>
</module>

<module name="IBUFDS_DIFF_OUT_INTERMDISABLE">
	<port name="I" type="input" width="1">Input p-side port connection. Connect directly to a top-level port in the design.</port>
	<port name="IB" type="input" width="1">Input n-side port connection. Connect directly to a top-level port in the design.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path through the buffer and forces to a logic High when USE_IBUFDISABLE is set to "TRUE" and this signal is asserted high. If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is idle.</port>
	<port name="INTERMDISABLE" type="input" width="1">Disables input termination. This feature is generally used to reduce power at times when the I/O is idle.</port>
	<port name="O" type="output" width="1">Buffer p-side output representing the input path to the device.</port>
	<port name="OB" type="output" width="1">Buffer n-side output representing the input path to the device.</port>
	<attribute name="DIFF_TERM" type="STRING" default="FALSE" values="TRUE, FALSE">Enable the built-in differential termination.</attribute>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption vs. highest performance when referenced I/O standards are used.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE.</attribute>
</module>

<module name="IBUFDS_IBUFDISABLE">
	<port name="I" type="input" width="1">Input p-side port connection. Connect directly to a top-level port in the design.</port>
	<port name="IB" type="input" width="1">Input n-side port connection. Connect directly to a top-level port in the design.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path through the buffer and forces to a logic High when USE_IBUFDISABLE is set to "TRUE" and this signal is asserted High. If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is idle.</port>
	<port name="O" type="output" width="1">Buffer output representing the input path to the device.</port>
	<attribute name="DIFF_TERM" type="STRING" default="FALSE" values="TRUE, FALSE">Enable the built-in differential termination.</attribute>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption vs. highest performance when referenced I/O standards are used.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE.</attribute>
</module>

<module name="IBUFDS_INTERMDISABLE">
	<port name="I" type="input" width="1">Input p-side port connection. Connect directly to a top-level port in the design.</port>
	<port name="IB" type="input" width="1">Input n-side port connection. Connect directly to a top-level port in the design.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path through the buffer and forces to a logic High when USE_IBUFDISABLE is set to "TRUE" and this signal is asserted High. If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is idle.</port>
	<port name="INTERMDISABLE" type="input" width="1">Disables input termination. This feature is generally used to reduce power at times when the I/O is idle.</port>
	<port name="O" type="output" width="1">Buffer output representing the input path to the device.</port>
	<attribute name="DIFF_TERM" type="STRING" default="FALSE" values="TRUE, FALSE">Enable the built-in differential termination.</attribute>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption versus. highest performance when referenced I/O standards are used.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the IBUFDISABLE feature. Generally used when it is not desirable to disable the input path in order to allow a read during write operation.</attribute>
</module>

<module name="ICAPE2">
	<port name="CLK" type="input" width="1">Clock Input</port>
	<port name="CSIB" type="input" width="1">Active Low ICAP Enable</port>
	<port name="I" type="input" width="32">Configuration data input bus</port>
	<port name="O" type="output" width="32">Configuration data output bus</port>
	<port name="RDWRB" type="input" width="1">Read/Write Select input</port>
	<attribute name="DEVICE_ID" type="HEX" default="0'h3651093" values="32'h03651093, 32'h036A2093, 32'h036A4093, 32'h036A6093, 32'h036BF093, 32'h036B1093, 32'h036B3093, 32'h036C2093, 32'h036C4093, 32'h036C6093, 32'h036DF093, 32'h036D1093, 32'h036D3093, 32'h036D5093, 32'h036D9093, 32'h0362C093, 32'h0362D093, 32'h0363B093, 32'h0364C093, 32'h0371F093, 32'h0372C093, 32'h0377F093, 32'h03627093, 32'h03628093, 32'h03631093, 32'h03636093, 32'h03642093, 32'h03647093, 32'h03656093, 32'h03667093, 32'h03671093, 32'h03676093, 32'h03680093, 32'h03681093, 32'h03682093, 32'h03687093, 32'h03691093, 32'h03692093, 32'h03696093, 32'h03702093, 32'h03704093, 32'h03711093, 32'h03722093, 32'h03727093, 32'h03731093, 32'h03747093, 32'h03751093, 32'h03752093, 32'h03762093, 32'h03771093, 32'h03782093">Specifies the pre-programmed Device ID value to be used for simulation purposes.</attribute>
	<attribute name="ICAP_WIDTH" type="STRING" default="X32" values="X32, X8, X16">Specifies the input and output data width.</attribute>
	<attribute name="SIM_CFG_FILE_NAME" type="STRING" default="" values="String representing file name and location">Specifies the Raw Bitstream (RBT) file to be parsed by the simulation model.</attribute>
</module>

<module name="IDDR">
	<port name="Q1" type="output" width="1">The IDDR output pins that connect to the FPGA fabric.</port>
	<port name="Q2" type="output" width="1">The IDDR output pins that connect to the FPGA fabric.</port>
	<port name="C" type="input" width="1">Clock input pin.</port>
	<port name="CE" type="input" width="1">When asserted Low, this port disables the output clock at port O.</port>
	<port name="D" type="input" width="1">Input to the IDDR module. This pin connects to a top-level input or bidirectional port, and IDELAYE2 configured for an input delay or to an appropriate input or bidirectional buffer.</port>
	<port name="R" type="input" width="1">Active High reset forcing Q1 and Q2 to a logic zero. Can be synchronous or asynchronous based on the SRTYPE attribute.</port>
	<port name="S" type="input" width="1">Active High reset forcing Q1 and Q2 to a logic one. Can be synchronous or asynchronous based on the SRTYPE attribute.</port>
	<attribute name="DDR_CLK_EDGE" type="STRING" default="OPPOSITE_EDGE" values="OPPOSITE_EDGE, SAME_EDGE, SAME_EDGE_PIPELINED">Sets the IDDR mode of operation with respect to clock edge.</attribute>
	<attribute name="INIT_Q1" type="BINARY" default="0" values="0, 1">Initial value on the Q1 pin after configuration startup or when GSR is asserted.</attribute>
	<attribute name="INIT_Q2" type="BINARY" default="0" values="0, 1">Initial value on the Q2 pin after configuration startup or when GSR is asserted.</attribute>
	<attribute name="SRTYPE" type="STRING" default="SYNC" values="SYNC or ASYNC">Set/reset type selection. "SYNC" specifies the behavior of the reset (R) and set (S) pins to be synchronous to the positive edge of the C clock pin. "ASYNC" specifies an asynchronous set/reset function.</attribute>
</module>

<module name="IDDR_2CLK">
	<port name="Q1" type="output" width="1">These pins are the IDDR output that connects to the FPGA fabric. Q1 is the first data output and Q2 is the second data output.</port>
	<port name="Q2" type="output" width="1">These pins are the IDDR output that connects to the FPGA fabric. Q1 is the first data output and Q2 is the second data output.</port>
	<port name="C" type="input" width="1">Primary clock input pin used to capture the positive edge data.</port>
	<port name="CB" type="input" width="1">Secondary clock input pin (typically 180 degrees out of phase with the primary clock) used to capture the negative edge data.</port>
	<port name="CE" type="input" width="1">When asserted Low, this port disables the output clock at port O.</port>
	<port name="D" type="input" width="1">This pin is where the DDR data is presented into the IDDR module. This pin connects to a top-level input or bi-directional port, and IODELAY configured for an input delay or to an appropriate input or bidirectional buffer.</port>
	<port name="R" type="input" width="1">Active High reset forcing Q1 and Q2 to a logic zero. Can be synchronous or asynchronous based on the SRTYPE attribute.</port>
	<port name="S" type="input" width="1">Active High reset forcing Q1 and Q2 to a logic one. Can be synchronous or asynchronous based on the SRTYPE attribute.</port>
	<attribute name="DDR_CLK_EDGE" type="STRING" default="OPPOSITE_EDGE" values="OPPOSITE_EDGE, SAME_EDGE SAME_EDGE_PIPELINED">DDR clock mode recovery mode selection. See Introduction for more explanation.</attribute>
	<attribute name="INIT_Q1" type="BINARY" default="0" values="0, 1">Initial value on the Q1 pin after configuration startup or when GSR is asserted.</attribute>
	<attribute name="INIT_Q2" type="BINARY" default="0" values="0, 1">Initial value on the Q2 pin after configuration startup or when GSR is asserted.</attribute>
	<attribute name="SRTYPE" type="STRING" default="SYNC" values="SYNC or ASYNC">Set/reset type selection. SYNC" specifies the behavior of the reset (R) and set (S) pins to be synchronous to the positive edge of the C clock pin. "ASYNC" specifies an asynchronous set/reset function.</attribute>
</module>

<module name="IDELAYCTRL">
	<port name="RDY" type="output" width="1">The ready (RDY) signal indicates when the IDELAYE2 and ODELAYE2 modules in the specific region are calibrated. The RDY signal is de-asserted if REFCLK is held High or Low for one clock period or more. If RDY is de-asserted Low, the IDELAYCTRL module must be reset. If not needed, RDY to be unconnected/ignored.</port>
	<port name="REFCLK" type="input" width="1">Time reference to IDELAYCTRL to calibrate all IDELAYE2 and ODELAYE2 modules in the same region. REFCLK can be supplied directly from a user-supplied source or the MMCME2/PLLE2 and must be routed on a global clock buffer.</port>
	<port name="RST" type="input" width="1">Active-High asynchronous reset. To ensure proper IDELAYE2 and ODELAYE2 operation, IDELAYCTRL must be reset after configuration and the REFCLK signal is stable. A reset pulse width Tidelayctrl_rpw is required.</port>
</module>

<module name="IDELAYE2">
	<port name="C" type="input" width="1">All control inputs to IDELAYE2 primitive (RST, CE, and INC) are synchronous to the clock input (C). A clock must be connected to this port when IDELAYE2 is configured in "VARIABLE", "VAR_LOAD" or "VAR_LOAD_PIPE" mode. C can be locally inverted, and must be supplied by a global or regional clock buffer. This clock should be connected to the same clock in the SelectIO logic resources (when using ISERDESE2 and OSERDESE2, C is connected to CLKDIV).</port>
	<port name="CE" type="input" width="1">Active high enable for increment/decrement function.</port>
	<port name="CINVCTRL" type="input" width="1">The CINVCTRL pin is used for dynamically switching the polarity of C pin. This is for use in applications when glitches are not an issue. When switching the polarity, do not use the IDELAYE2 control pins for two clock cycles.</port>
	<port name="CNTVALUEIN" type="input" width="5">Counter value from FPGA logic for dynamically loadable tap value input.</port>
	<port name="CNTVALUEOUT" type="output" width="5">The CNTVALUEOUT pins are used for reporting the dynamically switching value of the delay element. CNTVALUEOUT is only available when IDELAYE2 is in "VAR_LOAD" or "VAR_LOAD_PIPE" mode.</port>
	<port name="DATAIN" type="input" width="1">The DATAIN input is directly driven by the FPGA logic providing a logic accessible delay line. The data is driven back into the FPGA logic through the DATAOUT port with a delay set by the IDELAY_VALUE. DATAIN can be locally inverted. The data cannot be driven to an I/O.</port>
	<port name="DATAOUT" type="output" width="1">Delayed data from either the IDATAIN or DATAIN input paths. DATAOUT connects to an ISERDESE2, input register or FPGA logic.</port>
	<port name="IDATAIN" type="input" width="1">The IDATAIN input is driven by its associated I/O. The data can be driven to either an ISERDESE2 or input register block, directly into the FPGA logic, or to both through the DATAOUT port with a delay set by the IDELAY_VALUE.</port>
	<port name="INC" type="input" width="1">Selects whether tap delay numbers will be incremented or decremented. INC = 1 increments when CE is high. INC=0 decrements.</port>
	<port name="LD" type="input" width="1"><br/>* In "VARIABLE" mode, loads the value set by the IDELAY_VALUE attribute. The default value is zero. <br/>* In "VAR_LOAD" mode, loads the value of CNTVALUEIN. The value present at CNTVALUEIN[4:0] will be the new tap value. <br/>* In "VAR_LOAD_PIPE" mode, loads the value currently in the pipeline register. The value present in the pipeline register will be the new tap value.</port>
	<port name="LDPIPEEN" type="input" width="1">When High, loads the pipeline register with the value currently on the CNTVALUEIN pins.</port>
	<port name="REGRST" type="input" width="1">When high, resets the pipeline register to all zeros. Only used in "VAR_LOAD_PIPE" mode.</port>
	<attribute name="CINVCTRL_SEL" type="STRING" default="FALSE" values="FALSE, TRUE">Enables the CINVCTRL_SEL pin to dynamically switch the polarity of the C pin.</attribute>
	<attribute name="DELAY_SRC" type="STRING" default="IDATAIN" values="IDATAIN, DATAIN">Select the delay source input to the IDELAYE2 <br/>* "IDATAIN": IDELAYE2 chain input is IDATAIN <br/>* "DATAIN" : IDELAYE2 chain input is DATAIN</attribute>
	<attribute name="HIGH_PERFORMANCE_MODE" type="STRING" default="FALSE" values="FALSE, TRUE">When TRUE, this attribute reduces the output jitter. When FALSE, power consumption is reduced. The difference in power consumption is quantified in the Xilinx Power Estimator tool.</attribute>
	<attribute name="IDELAY_TYPE" type="STRING" default="FIXED" values="FIXED, VARIABLE, VAR_LOAD, VAR_LOAD_PIPE">Sets the type of tap delay line. <br/>* "FIXED" - Sets a static delay value. <br/>* "VARIABLE" - Dynamically adjust (inrcement/decrement) delay value. <br/>* "VAR_LOAD" - Dynamically loads tap values. <br/>* "VAR_LOAD_PIPE" - Pipelined dynamically loadable tap values.</attribute>
	<attribute name="IDELAY_VALUE" type="DECIMAL" default="0" values="0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31">Specifies the fixed number of delay taps in fixed mode or the initial starting number of taps in "VARIABLE" mode (input path). When IDELAY_TYPE is set to "VAR_LOAD" or "VAR_LOAD_PIPE" mode, this value is ignored.</attribute>
	<attribute name="PIPE_SEL" type="STRING" default="FALSE" values="FALSE, TRUE">Select pipelined mode.</attribute>
	<attribute name="REFCLK_FREQUENCY" type="1 significant digit FLOAT" default="200.0" values="190-210, 290-310 Mhz">Sets the tap value (in MHz) used by the timing analyzer for static timing analysis and functional/timing simulation. The frequency of REFCLK must be within the given datasheet range to guarantee the tap-delay value and performance.</attribute>
	<attribute name="SIGNAL_PATTERN" type="STRING" default="DATA" values="DATA, CLOCK">Causes the timing analyzer to account for the appropriate amount of delay-chain jitter in the data or clock path.</attribute>
</module>

<module name="IN_FIFO">
	<port name="ALMOSTEMPTY" type="output" width="1">Active high output flag indicating the FIFO is almost empty. The threshold of the almost empty flag is set by the ALMOST_EMPTY_VALUE attribute.</port>
	<port name="ALMOSTFULL" type="output" width="1">Active high output flag indicating the FIFO is almost full. The threshold of the almost empty flag is set by the ALMOST_FULL_VALUE attribute.</port>
	<port name="D0" type="input" width="4">Channel 0 input bus.</port>
	<port name="D1" type="input" width="4">Channel 1 input bus.</port>
	<port name="D2" type="input" width="4">Channel 2 input bus.</port>
	<port name="D3" type="input" width="4">Channel 3 input bus.</port>
	<port name="D4" type="input" width="4">Channel 4 input bus.</port>
	<port name="D5" type="input" width="8">Channel 5 input bus.</port>
	<port name="D6" type="input" width="8">Channel 6 input bus.</port>
	<port name="D7" type="input" width="4">Channel 7 input bus.</port>
	<port name="D8" type="input" width="4">Channel 8 input bus.</port>
	<port name="D9" type="input" width="4">Channel 9 input bus.</port>
	<port name="EMPTY" type="output" width="1">Active high output flag indicating the FIFO is empty.</port>
	<port name="FULL" type="output" width="1">Active high output flag indicating the FIFO is full.</port>
	<port name="Q0" type="output" width="8">Channel 0 input bus.</port>
	<port name="Q1" type="output" width="8">Channel 1 output bus.</port>
	<port name="Q2" type="output" width="8">Channel 2 output bus.</port>
	<port name="Q3" type="output" width="8">Channel 3 output bus.</port>
	<port name="Q4" type="output" width="8">Channel 4 output bus.</port>
	<port name="Q5" type="output" width="8">Channel 5 output bus.</port>
	<port name="Q6" type="output" width="8">Channel 6 output bus.</port>
	<port name="Q7" type="output" width="8">Channel 7 output bus.</port>
	<port name="Q8" type="output" width="8">Channel 8 output bus.</port>
	<port name="Q9" type="output" width="8">Channel 9 output bus.</port>
	<port name="RDCLK" type="input" width="1">Read clock.</port>
	<port name="RDEN" type="input" width="1">Active high read enable.</port>
	<port name="RESET" type="input" width="1">Active high asynchronous reset.</port>
	<port name="WRCLK" type="input" width="1">Write clock.</port>
	<port name="WREN" type="input" width="1">Active high write enable.</port>
	<attribute name="ALMOST_EMPTY_VALUE" type="DECIMAL" default="1" values="1, 2">Specifies the number of entries left before asserting the ALMOSTEMPTY output signal.</attribute>
	<attribute name="ALMOST_FULL_VALUE" type="DECIMAL" default="1" values="1, 2">Specifies the number of entries left before asserting the ALMOSTFULL output signal.</attribute>
	<attribute name="ARRAY_MODE" type="STRING" default="ARRAY_MODE_4_X_8" values="ARRAY_MODE_4_X_8, ARRAY_MODE_4_X_4">Specifies deserializer mode: <br/>* "ARRAY_MODE_8_X_8" - Eight bits in, eight bits out <br/>* "ARRAY_MODE_4_X_8" - Four bits in, eight bits out</attribute>
	<attribute name="SYNCHRONOUS_MODE" type="STRING" default="FALSE" values="FALSE">Specify whether the RDCLK and WRCLK are synchrnous to each other.</attribute>
</module>

<module name="IOBUF">
	<port name="O" type="output" width="1">Buffer output</port>
	<port name="IO" type="inout" width="1">Buffer In/out</port>
	<port name="I" type="input" width="1">Buffer input</port>
	<port name="T" type="input" width="1">3-State enable input</port>
	<attribute name="DRIVE" type="INTEGER" default="12" values="2, 4, 6, 8, 12, 16, 24">Selects output drive strength (mA) for the SelectIO(tm) buffers that use the LVTTL, LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, or LVCMOS33 interface I/O standard.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="SLEW" type="STRING" default="SLOW" values="SLOW, FAST">Sets the output rise and fall time.</attribute>
</module>

<module name="IOBUF_DCIEN">
	<port name="IO" type="inout" width="1">Bi-directional port connection. Connect directly to top-level port in the design.</port>
	<port name="I" type="input" width="1">Buffer input representing the output path to the device.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path. When this signal is asserted HIGH and the attribute USE_IBUFDISABLE is set to "TRUE", the input path through the input buffer is disabled and forced to a logic HIGH. If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="DCITERMDISABLE" type="input" width="1">Disables DCI termination. When this signal is asserted HIGH, DCI termination is disabled. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="T" type="input" width="1">Sets the I/O in a high impedance 3-state mode when the I/O is being used for a read (input) operation. The T pin also affects the IBUFDISABLE function when USE_IBUFDISABLE = "TRUE".</port>
	<port name="O" type="output" width="1">Buffer output representing the input path to the device.</port>
	<attribute name="DRIVE" type="INTEGER" default="12" values="2, 4, 6, 8, 12, 16, 24">Selects output drive strength (mA) for the SelectIO(tm) buffers.</attribute>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption vs. highest performance.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="SLEW" type="STRING" default="SLOW" values="SLOW, FAST,">Sets the output rise and fall time. See the Data Sheet for recommendations of the best setting for this attribute.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE. Set to FALSE when it is not desirable to have the T pin disable input path to allow a read during write operation. When set to TRUE deasserting T (IO used as output) or asserting IBUFDISABLE will disable the input path through the buffer and forces to a logic high.</attribute>
</module>

<module name="IOBUF_INTERMDISABLE">
	<port name="O" type="output" width="1">Buffer output representing the input path to the device.</port>
	<port name="IO" type="inout" width="1">Bi-directional port connection. Connect directly to top-level port in the design.</port>
	<port name="I" type="input" width="1">Buffer input representing the output path to the device.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path through the buffer and forces to a logic high when USE_IBUFDISABLE is set to "TRUE". If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="INTERMDISABLE" type="input" width="1">Disables input termination. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="T" type="input" width="1">Sets the I/O in a high impedance 3-state mode when the I/O is being used for a read (input) operation. The T pin also affects the IBUFDISABLE function when USE_IBUFDISABLE = "TRUE". The T pin also disables INTERM when in a write (output) mode.</port>
	<attribute name="DRIVE" type="INTEGER" default="12" values="2, 4, 6, 8, 12, 16, 24">Selects output drive strength (mA) for the SelectIO(tm) buffers.</attribute>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption vs. highest performance.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="SLEW" type="STRING" default="SLOW" values="SLOW, FAST">Sets the output rise and fall time. See the Data Sheet for recommendations of the best setting for this attribute.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE. Generally used when it is not desirable to have the T pin disable input path to allow a read during write operation.</attribute>
</module>

<module name="IOBUFDS">
	<port name="O" type="output" width="1">Buffer output</port>
	<port name="IO" type="inout" width="1">Diff_p In/out</port>
	<port name="IOB" type="inout" width="1">Diff_n In/out</port>
	<port name="I" type="input" width="1">Buffer input</port>
	<port name="T" type="input" width="1">3-state enable input</port>
	<attribute name="DIFF_TERM" type="BOOLEAN" default="FALSE" values="TRUE, FALSE">The differential termination attribute is designed for the 7 Series FPGA supported differential input I/O standards. It is used to turn the built-in differential termination on (TRUE) or off (FALSE).</attribute>
	<attribute name="IBUF_LOW_PWR" type="BOOLEAN" default="TRUE" values="TRUE, FALSE">When set to TRUE, allows for reduced power when using differential or referenced (requiring VREF) input standards like LVDS or HSTL. A setting of FALSE demands more power but delivers higher performance characteristics. Consult the 7 Series FPGA SelectIO Resources User Guide for details.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="SLEW" type="STRING" default="SLOW" values="SLOW or FAST">Specifies the slew rate of the output driver. Consult the product Data Sheet for recommendations of the best setting for this attribute.</attribute>
</module>

<module name="IOBUFDS_DCIEN">
	<port name="IO" type="inout" width="1">Bi-directional p-side port connection. Connect directly to top-level port in the design.</port>
	<port name="IOB" type="inout" width="1">Bi-directional p-side port connection. Connect directly to top-level port in the design.</port>
	<port name="I" type="input" width="1">Buffer input representing the output path to the device.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path. When this signal is asserted HIGH and the attribute USE_IBUFDISABLE is set to "TRUE", the input path through the input buffer is disabled and forced to a logic HIGH.. If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="DCITERMDISABLE" type="input" width="1">Disables DCI termination. When this signal is asserted HIGH, DCI termination is disabled. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="T" type="input" width="1">Sets the I/O in a high impedance 3-state mode when the I/O is being used for a read (input) operation. The T pin also affects the IBUFDISABLE function when USE_IBUFDISABLE = "TRUE".</port>
	<port name="O" type="output" width="1">Buffer output representing the input path to the device.</port>
	<attribute name="DIFF_TERM" type="STRING" default="FALSE" values="TRUE, FALSE">Enable the built-in differential termination.</attribute>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption vs. highest performance.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="SLEW" type="STRING" default="SLOW" values="SLOW, FAST,">Sets the output rise and fall time. See the Data Sheet for recommendations of the best setting for this attribute.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE. Set to FALSE when it is not desirable to have the T pin disable input path to allow a read during write operation. When set to TRUE deasserting T (IO used as output) or asserting IBUFDISABLE will disable the input path through the buffer and forces to a logic high.</attribute>
</module>

<module name="IOBUFDS_DIFF_OUT">
	<port name="O" type="output" width="1">Buffer p-side output</port>
	<port name="OB" type="output" width="1">Buffer n-side output</port>
	<port name="IO" type="inout" width="1">Diff_p In/out (connect directly to top-level port)</port>
	<port name="IOB" type="inout" width="1">Diff_n In/out (connect directly to top-level port)</port>
	<port name="I" type="input" width="1">Buffer input</port>
	<port name="TM" type="input" width="1">3-state enable input from master OLOGIC, high=input, low=output</port>
	<port name="TS" type="input" width="1">3-state enable input from slave OLOGIC, high=input, low=output</port>
	<attribute name="DIFF_TERM" type="BOOLEAN" default="FALSE" values="TRUE, FALSE">The differential termination attribute is designed for the 7 Series FPGA supported differential input I/O standards. It is used to turn the built-in, 100?, differential termination on (TRUE) or off (FALSE).</attribute>
	<attribute name="IBUF_LOW_PWR" type="BOOLEAN" default="TRUE" values="TRUE, FALSE">When set to TRUE, allows for reduced power when using differential or referenced (requiring VREF) input standards like LVDS or HSTL. A setting of FALSE demands more power but delivers higher performance characteristics. Consult the 7 Series FPGA SelectIO Resources User Guide for details.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
</module>

<module name="IOBUFDS_DIFF_OUT_DCIEN">
	<port name="IO" type="inout" width="1">Bi-directional p-side port connection. Connect directly to top-level port in the design.</port>
	<port name="IOB" type="inout" width="1">Bi-directional n-side port connection. Connect directly to top-level port in the design.</port>
	<port name="I" type="input" width="1">Buffer input representing the output path to the device.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path. When this signal is asserted HIGH and the attribute USE_IBUFDISABLE is set to "TRUE", the input path through the input buffer is disabled and forced to a logic HIGH.. If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="DCITERMDISABLE" type="input" width="1">Disables DCI termination. When this signal is asserted HIGH, DCI termination is disabled. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="TM" type="input" width="1">P-side or master side of the high impedance 3-state mode when the I/O is being used for a read (input) operation. The TM pin also affects the IBUFDISABLE function when USE_IBUFDISABLE = "TRUE".</port>
	<port name="TS" type="input" width="1">N-side or slave side of the high impedance 3-state mode when the I/O is being used for a read (input) operation. The TM pin also affects the IBUFDISABLE function when USE_IBUFDISABLE = "TRUE".</port>
	<port name="O" type="output" width="1">Buffer p-side output representing the input path to the device.</port>
	<port name="OB" type="output" width="1">Buffer n-side output representing the input path to the device.</port>
	<attribute name="DIFF_TERM" type="STRING" default="FALSE" values="TRUE, FALSE">Enable the built-in differential termination.</attribute>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption vs highest performance.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE. Set to FALSE when it is not desirable to have the T pin disable input path to allow a read during write operation. When set to TRUE deasserting T (IO used as output) or asserting IBUFDISABLE will disable the input path through the buffer and forces to a logic high.</attribute>
</module>

<module name="IOBUFDS_DIFF_OUT_INTERMDISABLE">
	<port name="IO" type="inout" width="1">Bi-directional p-side port connection. Connect directly to top-level port in the design.</port>
	<port name="IOB" type="inout" width="1">Bi-directional n-side port connection. Connect directly to top-level port in the design.</port>
	<port name="I" type="input" width="1">Buffer input representing the output path to the device.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path through the buffer and forces to a logic high when USE_IBUFDISABLE is set to "TRUE". If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="INTERMDISABLE" type="input" width="1">Disables input termination. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="TM" type="input" width="1">P-side or master side of the high impedance 3-state mode when the I/O is being used for a read (input) operation. The TM pin also affects the IBUFDISABLE function when USE_IBUFDISABLE = "TRUE", and disables INTERM when in a write (output) mode.</port>
	<port name="TS" type="input" width="1">N-side or slave side of the high impedance 3-state mode when the I/O is being used for a read (input) operation. The TS pin also affects the IBUFDISABLE function when USE_IBUFDISABLE = "TRUE", and disables INTERM when in a write (output) mode.</port>
	<port name="O" type="output" width="1">Buffer p-side output representing the input path to the device.</port>
	<port name="OB" type="output" width="1">Buffer n-side output representing the input path to the device.</port>
	<attribute name="DIFF_TERM" type="STRING" default="FALSE" values="TRUE, FALSE">Enable the built-in differential termination.</attribute>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption vs. highest performance when referenced I/O standards are used.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE. Generally used when it is not desirable to have the T pin disable input path to allow a read during write operation.</attribute>
</module>

<module name="IOBUFDS_INTERMDISABLE">
	<port name="IO" type="inout" width="1">Bi-directional p-side port connection. Connect directly to top-level port in the design.</port>
	<port name="IOB" type="inout" width="1">Bi-directional n-side port connection. Connect directly to top-level port in the design.</port>
	<port name="I" type="input" width="1">Buffer input representing the output path to the device.</port>
	<port name="IBUFDISABLE" type="input" width="1">Disables input path through the buffer and forces to a logic high when USE_IBUFDISABLE is set to "TRUE". If USE_IBUFDISABLE is set to "FALSE" this input is ignored and should be tied to ground. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="INTERMDISABLE" type="input" width="1">Disables input termination. This feature is generally used to reduce power at times when the I/O is either idle or during sustained write (output) conditions.</port>
	<port name="T" type="input" width="1">Sets the I/O in a high impedance 3-state mode when the I/O is being used for a read (input) operation. The T pin also affects the IBUFDISABLE function when USE_IBUFDISABLE = "TRUE". The T pin also disables INTERM when in a write (output) mode.</port>
	<port name="O" type="output" width="1">Buffer output representing the input path to the device.</port>
	<attribute name="DIFF_TERM" type="STRING" default="FALSE" values="TRUE, FALSE">Enable the built-in differential termination.</attribute>
	<attribute name="IBUF_LOW_PWR" type="STRING" default="TRUE" values="TRUE, FALSE">Allows a trade off of lower power consumption vs. highest performance when referenced I/O standards are used.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="SLEW" type="STRING" default="SLOW" values="SLOW or FAST">Sets the output rise and fall time. See the Data Sheet for recommendations of the best setting for this attribute.</attribute>
	<attribute name="USE_IBUFDISABLE" type="STRING" default="TRUE" values="TRUE, FALSE">Enables or disables the feature of IBUFDISABLE. Generally used when it is not desirable to have the T pin disable input path to allow a read during write operation.</attribute>
</module>

<module name="ISERDESE2">
	<port name="BITSLIP" type="input" width="1">The BITSLIP pin performs a Bitslip operation synchronous to CLKDIV when asserted (active High). Subsequently, the data seen on the Q1 to Q8 output ports will shift, as in a barrel-shifter operation, one position every time Bitslip is invoked (DDR operation is different from SDR).</port>
	<port name="CE1" type="input" width="1">Each ISERDESE2 block contains an input clock enable module. When NUM_CE = 1, the CE2 input is not used, and the CE1 input is an active high clock enable connected directly to the input registers in the ISERDESE2. When NUM_CE = 2, the CE1 and CE2 inputs are both used, with CE1 enabling the ISERDESE2 for half of a CLKDIV cycle, and CE2 enabling the ISERDESE2 for the other half. The clock enable module functions as a 2:1 serial-to-parallel converter, clocked by CLKDIV. The clock enable module is needed specifically for bidirectional memory interfaces when ISERDESE2 is configured for 1:4 deserialization in DDR mode. When the attribute NUM_CE = 2, the clock enable module is enabled and both CE1 and CE2 ports are available. When NUM_CE = 1, only CE1 is available and functions as a regular clock enable.</port>
	<port name="CE2" type="input" width="1">Each ISERDESE2 block contains an input clock enable module. When NUM_CE = 1, the CE2 input is not used, and the CE1 input is an active high clock enable connected directly to the input registers in the ISERDESE2. When NUM_CE = 2, the CE1 and CE2 inputs are both used, with CE1 enabling the ISERDESE2 for half of a CLKDIV cycle, and CE2 enabling the ISERDESE2 for the other half. The clock enable module functions as a 2:1 serial-to-parallel converter, clocked by CLKDIV. The clock enable module is needed specifically for bidirectional memory interfaces when ISERDESE2 is configured for 1:4 deserialization in DDR mode. When the attribute NUM_CE = 2, the clock enable module is enabled and both CE1 and CE2 ports are available. When NUM_CE = 1, only CE1 is available and functions as a regular clock enable.</port>
	<port name="CLK" type="input" width="1">The high-speed clock input (CLK) is used to clock in the input serial data stream.</port>
	<port name="CLKB" type="input" width="1">The high-speed secondary clock input (CLKB) is used to clock in the input serial data stream. In any mode other than "MEMORY_QDR", connect CLKB to an inverted version of CLK. In "MEMORY_QDR" mode CLKB should be connected to a unique, phase shifted clock.</port>
	<port name="CLKDIV" type="input" width="1">The divided clock input (CLKDIV) is typically a divided version of CLK (depending on the width of the implemented deserialization). It drives the output of the serial-to-parallel converter, the Bitslip submodule, and the CE module.</port>
	<port name="CLKDIVP" type="input" width="1">Only supported in MIG. Sourced by PHASER_IN divided CLK in MEMORY_DDR3 mode. All other modes connect to ground.</port>
	<port name="D" type="input" width="1">The serial input data port (D) is the serial (high-speed) data input port of the ISERDESE2. This port works in conjunction only with the 7 series FPGA I/O resource.</port>
	<port name="DDLY" type="input" width="1">The serial input data port (DDLY) is the serial (high-speed) data input port of the ISERDESE2. This port works in conjunction only with the 7 series FPGA IDELAYE2 resource.</port>
	<port name="DYNCLKDIVSEL" type="input" width="1">Dynamically select CLKDIV inversion.</port>
	<port name="DYNCLKSEL" type="input" width="1">Dynamically select CLK and CLKB inversion.</port>
	<port name="O" type="output" width="1">The combinatorial output port (O) is an unregistered output of the ISERDESE2 module. This output can come directly from the data input (D), or from the data input (DDLY) via the IDELAYE2.</port>
	<port name="OCLK" type="input" width="1">The OCLK clock input synchronizes data transfer in strobe-based memory interfaces. The OCLK clock is only used when INTERFACE_TYPE is set to "MEMORY". The OCLK clock input is used to transfer strobe-based memory data onto a free-running clock domain. OCLK is a free-running FPGA clock at the same frequency as the strobe on the CLK input. The timing of the domain transfer is set by the user by adjusting the delay of the strobe signal to the CLK input (e.g., using IDELAY). Examples of setting the timing of this domain transfer are given in the Memory Interface Generator (MIG). When INTERFACE_TYPE is "NETWORKING", this port is unused and should be connected to GND.</port>
	<port name="OCLKB" type="input" width="1">The OCLK clock input synchronizes data transfer in strobe-based memory interfaces. The OCLKB clock is only used when INTERFACE_TYPE is set to "MEMORY".</port>
	<port name="OFB" type="input" width="1">The serial input data port (OFB) is the serial (high-speed) data input port of the ISERDESE2. This port works in conjunction only with the 7 series FPGA OSERDESE2 port OFB.</port>
	<port name="Q1" type="output" width="1">The output ports Q1 to Q8 are the registered outputs of the ISERDESE2 module. One ISERDESE2 block can support up to eight bits (i.e., a 1:8 deserialization). Bit widths greater than eight (up to 14) can be supported using Width Expansion. The first data bit received appears on the highest order Q output. The bit ordering at the input of an OSERDESE2 is the opposite of the bit ordering at the output of an ISERDESE2 block. For example, the least significant bit A of the word FEDCBA is placed at the D1 input of an OSERDESE2, but the same bit A emerges from the ISERDESE2 block at the Q8 output. In other words, D1 is the least significant input to the OSERDESE2, while Q8 is the least significant output of the ISERDESE2 block. When width expansion is used, D1 of the master OSERDESE2 is the least significant input, while Q7 of the slave ISERDESE2 block is the least significant output.</port>
	<port name="Q2" type="output" width="1">The output ports Q1 to Q8 are the registered outputs of the ISERDESE2 module. One ISERDESE2 block can support up to eight bits (i.e., a 1:8 deserialization). Bit widths greater than eight (up to 14) can be supported using Width Expansion. The first data bit received appears on the highest order Q output. The bit ordering at the input of an OSERDESE2 is the opposite of the bit ordering at the output of an ISERDESE2 block. For example, the least significant bit A of the word FEDCBA is placed at the D1 input of an OSERDESE2, but the same bit A emerges from the ISERDESE2 block at the Q8 output. In other words, D1 is the least significant input to the OSERDESE2, while Q8 is the least significant output of the ISERDESE2 block. When width expansion is used, D1 of the master OSERDESE2 is the least significant input, while Q7 of the slave ISERDESE2 block is the least significant output.</port>
	<port name="Q3" type="output" width="1">The output ports Q1 to Q8 are the registered outputs of the ISERDESE2 module. One ISERDESE2 block can support up to eight bits (i.e., a 1:8 deserialization). Bit widths greater than eight (up to 14) can be supported using Width Expansion. The first data bit received appears on the highest order Q output. The bit ordering at the input of an OSERDESE2 is the opposite of the bit ordering at the output of an ISERDESE2 block. For example, the least significant bit A of the word FEDCBA is placed at the D1 input of an OSERDESE2, but the same bit A emerges from the ISERDESE2 block at the Q8 output. In other words, D1 is the least significant input to the OSERDESE2, while Q8 is the least significant output of the ISERDESE2 block. When width expansion is used, D1 of the master OSERDESE2 is the least significant input, while Q7 of the slave ISERDESE2 block is the least significant output.</port>
	<port name="Q4" type="output" width="1">The output ports Q1 to Q8 are the registered outputs of the ISERDESE2 module. One ISERDESE2 block can support up to eight bits (i.e., a 1:8 deserialization). Bit widths greater than eight (up to 14) can be supported using Width Expansion. The first data bit received appears on the highest order Q output. The bit ordering at the input of an OSERDESE2 is the opposite of the bit ordering at the output of an ISERDESE2 block. For example, the least significant bit A of the word FEDCBA is placed at the D1 input of an OSERDESE2, but the same bit A emerges from the ISERDESE2 block at the Q8 output. In other words, D1 is the least significant input to the OSERDESE2, while Q8 is the least significant output of the ISERDESE2 block. When width expansion is used, D1 of the master OSERDESE2 is the least significant input, while Q7 of the slave ISERDESE2 block is the least significant output.</port>
	<port name="Q5" type="output" width="1">The output ports Q1 to Q8 are the registered outputs of the ISERDESE2 module. One ISERDESE2 block can support up to eight bits (i.e., a 1:8 deserialization). Bit widths greater than eight (up to 14) can be supported using Width Expansion. The first data bit received appears on the highest order Q output. The bit ordering at the input of an OSERDESE2 is the opposite of the bit ordering at the output of an ISERDESE2 block. For example, the least significant bit A of the word FEDCBA is placed at the D1 input of an OSERDESE2, but the same bit A emerges from the ISERDESE2 block at the Q8 output. In other words, D1 is the least significant input to the OSERDESE2, while Q8 is the least significant output of the ISERDESE2 block. When width expansion is used, D1 of the master OSERDESE2 is the least significant input, while Q7 of the slave ISERDESE2 block is the least significant output.</port>
	<port name="Q6" type="output" width="1">The output ports Q1 to Q8 are the registered outputs of the ISERDESE2 module. One ISERDESE2 block can support up to eight bits (i.e., a 1:8 deserialization). Bit widths greater than eight (up to 14) can be supported using Width Expansion. The first data bit received appears on the highest order Q output. The bit ordering at the input of an OSERDESE2 is the opposite of the bit ordering at the output of an ISERDESE2 block. For example, the least significant bit A of the word FEDCBA is placed at the D1 input of an OSERDESE2, but the same bit A emerges from the ISERDESE2 block at the Q8 output. In other words, D1 is the least significant input to the OSERDESE2, while Q8 is the least significant output of the ISERDESE2 block. When width expansion is used, D1 of the master OSERDESE2 is the least significant input, while Q7 of the slave ISERDESE2 block is the least significant output.</port>
	<port name="Q7" type="output" width="1">The output ports Q1 to Q8 are the registered outputs of the ISERDESE2 module. One ISERDESE2 block can support up to eight bits (i.e., a 1:8 deserialization). Bit widths greater than eight (up to 14) can be supported using Width Expansion. The first data bit received appears on the highest order Q output. The bit ordering at the input of an OSERDESE2 is the opposite of the bit ordering at the output of an ISERDESE2 block. For example, the least significant bit A of the word FEDCBA is placed at the D1 input of an OSERDESE2, but the same bit A emerges from the ISERDESE2 block at the Q8 output. In other words, D1 is the least significant input to the OSERDESE2, while Q8 is the least significant output of the ISERDESE2 block. When width expansion is used, D1 of the master OSERDESE2 is the least significant input, while Q7 of the slave ISERDESE2 block is the least significant output.</port>
	<port name="Q8" type="output" width="1">The output ports Q1 to Q8 are the registered outputs of the ISERDESE2 module. One ISERDESE2 block can support up to eight bits (i.e., a 1:8 deserialization). Bit widths greater than eight (up to 14) can be supported using Width Expansion. The first data bit received appears on the highest order Q output. The bit ordering at the input of an OSERDESE2 is the opposite of the bit ordering at the output of an ISERDESE2 block. For example, the least significant bit A of the word FEDCBA is placed at the D1 input of an OSERDESE2, but the same bit A emerges from the ISERDESE2 block at the Q8 output. In other words, D1 is the least significant input to the OSERDESE2, while Q8 is the least significant output of the ISERDESE2 block. When width expansion is used, D1 of the master OSERDESE2 is the least significant input, while Q7 of the slave ISERDESE2 block is the least significant output.</port>
	<port name="RST" type="input" width="1">The reset input causes the outputs of all data flip-flops in the CLK and CLKDIV domains to be driven low asynchronously. ISERDESE2 circuits running in the CLK domain where timing is critical use an internal, dedicated circuit to retime the RST input to produce a reset signal synchronous to the CLK domain. Similarly, there is a dedicated circuit to retime the RST input to produce a reset signal synchronous to the CLKDIV domain. Because the ISERDESE2 is driven into reset asynchronously but comes out of reset synchronously it must be treated as a synchronous reset to the CLKDIV time domain and have a minimum pulse of one CLKDIV cycle. When building an interface consisting of multiple ISERDESE2 ports, all ISERDESE2 ports in the interface must be synchronized. The internal retiming of the RST input is designed so that all ISERDESE2 blocks that receive the same reset pulse come out of reset synchronized with one another.</port>
	<port name="SHIFTIN1" type="input" width="1">If SERDES_MODE="SLAVE", connect SHIFTIN1/2 to the master ISERDESE2 SHIFTOUT1/2 outputs. Otherwise, leave SHIFTOUT1/2 unconnected and/or SHIFTIN1/2 grounded.</port>
	<port name="SHIFTIN2" type="input" width="1">If SERDES_MODE="SLAVE", connect SHIFTIN1/2 to the master ISERDESE2 SHIFTOUT1/2 outputs. Otherwise, leave SHIFTOUT1/2 unconnected and/or SHIFTIN1/2 grounded.</port>
	<port name="SHIFTOUT1" type="output" width="1">If SERDES_MODE="MASTER" and two ISERDESE2s are to be cascaded, connect SHIFTOUT1/2 to the slave ISERDESE2 SHIFTIN1/2 inputs.</port>
	<port name="SHIFTOUT2" type="output" width="1">If SERDES_MODE="MASTER" and two ISERDESE2s are to be cascaded, connect SHIFTOUT1/2 to the slave ISERDESE2 SHIFTIN1/2 inputs.</port>
	<attribute name="DATA_RATE" type="STRING" default="DDR" values="DDR, SDR">The DATA_RATE attribute defines whether the incoming data stream is processed as single data rate (SDR) or double data rate (DDR).</attribute>
	<attribute name="DATA_WIDTH" type="DECIMAL" default="4" values="4, 2, 3, 5, 6, 7, 8, 10, 14">Defines the width of the serial-to-parallel converter. The legal value depends on the DATA_RATE attribute (SDR or DDR). <br/>* If DATA_RATE = DDR, value is limited to 4, 6, 8, 10 or 14. <br/>* If DATA_RATE = SDR, value is limited to 2, 3, 4, 5, 6, 7, or 8.</attribute>
	<attribute name="DYN_CLKDIV_INV_EN" type="STRING" default="FALSE" values="FALSE, TRUE">Enables DYNCLKDIVINVSEL inversion when "TRUE" and disables HDL inversions on CLKDIV pin.</attribute>
	<attribute name="DYN_CLK_INV_EN" type="STRING" default="FALSE" values="FALSE, TRUE">Enables DYNCLKINVSEL inversion when "TRUE" and disables HDL inversions on CLK and CLKB pins.</attribute>
	<attribute name="INIT_Q1" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Specifies the initial value on the Q1 through Q4 outputs after configuration.</attribute>
	<attribute name="INIT_Q2" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Specifies the initial value on the Q1 through Q4 outputs after configuration.</attribute>
	<attribute name="INIT_Q3" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Specifies the initial value on the Q1 through Q4 outputs after configuration.</attribute>
	<attribute name="INIT_Q4" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Specifies the initial value on the Q1 through Q4 outputs after configuration.</attribute>
	<attribute name="INTERFACE_TYPE" type="STRING" default="MEMORY" values="MEMORY, MEMORY_DDR3, MEMORY_QDR, NETWORKING, OVERSAMPLE">Specifies the mode of operation for the ISERDESE2. For details on each mode, please refer to the 7 series FPGA SelectIO Resources User Guide.</attribute>
	<attribute name="IOBDELAY" type="STRING" default="NONE" values="NONE, BOTH, IBUF, IFD">Specifies the input sources for the ISERDESE2 module. The D and DDLY pins are dedicated inputs to the ISERDESE2. The D input is a direct connection to the I/O. The DDLY pin is a direct connection to the IODELAYE2. This allows the user to either have a delayed or non-delayed version of the input to the registered (Q1- Q6) or combinatorial path (O) output. The attribute IOBDELAY determines the input applied the output. <br/>* "NONE" - O => D | Q1-Q6 => D <br/>* "IBUF" - O => DDLY | Q1-Q6 => D <br/>* "IFD" - O => D | Q1-Q6 => DDLY <br/>* "BOTH" - O => DDLY | Q1-Q6 => DDLY</attribute>
	<attribute name="NUM_CE" type="DECIMAL" default="2" values="2, 1">The NUM_CE attribute defines the number of clock enables (CE1 and CE2) used.</attribute>
	<attribute name="OFB_USED" type="STRING" default="FALSE" values="FALSE, TRUE">Enables the path from the OLOGIC, OSERDESE2 OFB pin to the ISERDESE2 OFB pin. Disables the use of the D input pin.</attribute>
	<attribute name="SERDES_MODE" type="STRING" default="MASTER" values="MASTER, SLAVE">Specifies whether the ISERDESE2 module is a master or slave when using width expansion. Set to "MASTER" when not using width explansion.</attribute>
	<attribute name="SRVAL_Q1" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Specifies the value (set or reset) of Q1 through Q4 outputs when the SR pin is invoked.</attribute>
	<attribute name="SRVAL_Q2" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Specifies the value (set or reset) of Q1 through Q4 outputs when the SR pin is invoked.</attribute>
	<attribute name="SRVAL_Q3" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Specifies the value (set or reset) of Q1 through Q4 outputs when the SR pin is invoked.</attribute>
	<attribute name="SRVAL_Q4" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Specifies the value (set or reset) of Q1 through Q4 outputs when the SR pin is invoked.</attribute>
</module>

<module name="KEEPER">
	<port name="O" type="output" width="1">Keeper output</port>
</module>

<module name="LUT5">
	<port name="O" type="output" width="1">5-LUT output</port>
	<port name="I0" type="input" width="1">LUT inputs</port>
	<port name="I1" type="input" width="1">LUT inputs</port>
	<port name="I2" type="input" width="1">LUT inputs</port>
	<port name="I3" type="input" width="1">LUT inputs</port>
	<port name="I4" type="input" width="1">LUT inputs</port>
	<attribute name="INIT" type="HEX" default="32'h00000000" values="Any 32-Bit Value">Initializes look-up tables.</attribute>
</module>

<module name="LUT6">
	<port name="O" type="output" width="1">6/5-LUT output</port>
	<port name="I0" type="input" width="1">LUT inputs</port>
	<port name="I1" type="input" width="1">LUT inputs</port>
	<port name="I2" type="input" width="1">LUT inputs</port>
	<port name="I3" type="input" width="1">LUT inputs</port>
	<port name="I4" type="input" width="1">LUT inputs</port>
	<port name="I5" type="input" width="1">LUT inputs</port>
	<attribute name="INIT" type="HEX" default="64'h0000000000000000" values="Any 64-Bit Value">Initializes look-up tables.</attribute>
</module>

<module name="LUT6_2">
	<port name="O6" type="output" width="1">6/5-LUT output</port>
	<port name="O5" type="output" width="1">5-LUT output</port>
	<port name="I0" type="input" width="1">LUT inputs</port>
	<port name="I1" type="input" width="1">LUT inputs</port>
	<port name="I2" type="input" width="1">LUT inputs</port>
	<port name="I3" type="input" width="1">LUT inputs</port>
	<port name="I4" type="input" width="1">LUT inputs</port>
	<port name="I5" type="input" width="1">LUT inputs</port>
	<attribute name="INIT" type="HEX" default="64'h0000000000000000" values="Any 64-Bit Value">Specifies the LUT5/6 output function.</attribute>
</module>

<module name="MMCME2_ADV">
	<port name="CLKFBIN" type="input" width="1">Feedback clock pin to the MMCM</port>
	<port name="CLKFBOUT" type="output" width="1">Dedicated MMCM Feedback clock output</port>
	<port name="CLKFBOUTB" type="output" width="1">Inverted CLKFBOUT</port>
	<port name="CLKFBSTOPPED" type="output" width="1">Status pin indicating that the feedback clock has stopped.</port>
	<port name="CLKINSEL" type="input" width="1">Controls the state of the input MUX, High = CLKIN1, Low = CLKIN2.</port>
	<port name="CLKINSTOPPED" type="output" width="1">Status pin indicating that the input clock has stopped.</port>
	<port name="CLKIN1" type="input" width="1">Primary clock input.</port>
	<port name="CLKIN2" type="input" width="1">Secondary clock input to dynamically switch the MMCM reference clock.</port>
	<port name="CLKOUT0" type="output" width="1">CLKOUT0 output</port>
	<port name="CLKOUT0B" type="output" width="1">Inverted CLKOUT0 output</port>
	<port name="CLKOUT1" type="output" width="1">CLKOUT1 output</port>
	<port name="CLKOUT1B" type="output" width="1">Inverted CLKOUT1 output</port>
	<port name="CLKOUT2" type="output" width="1">CLKOUT2 output</port>
	<port name="CLKOUT2B" type="output" width="1">Inverted CLKOUT2 output</port>
	<port name="CLKOUT3" type="output" width="1">CLKOUT3 output</port>
	<port name="CLKOUT3B" type="output" width="1">Inverted CLKOUT3 output</port>
	<port name="CLKOUT4" type="output" width="1">CLKOUT4 output</port>
	<port name="CLKOUT5" type="output" width="1">CLKOUT5 output</port>
	<port name="CLKOUT6" type="output" width="1">CLKOUT6 output</port>
	<port name="DADDR" type="input" width="7">Dynamic reconfiguration address. Provides a reconfiguration address for the dynamic reconfiguration. When not used, all bits must be assigned zeros.</port>
	<port name="DCLK" type="input" width="1">The reference clock for the dynamic reconfiguration port.</port>
	<port name="DEN" type="input" width="1">Dynamic reconfiguration enable. Provides the enable control signal to access the dynamic reconfiguration feature. When the dynamic reconfiguration feature is not used, DEN must be tied Low.</port>
	<port name="DI" type="input" width="16">Dynamic reconfiguration data input. Provides reconfiguration data. When not used, all bits must be set to zero.</port>
	<port name="DO" type="output" width="16">Dynamic reconfiguration output. Provides MMCM data output when using dynamic reconfiguration.</port>
	<port name="DRDY" type="output" width="1">Dynamic reconfiguration ready output. Provides the response to the DEN signal for the MMCMs dynamic reconfiguration feature.</port>
	<port name="DWE" type="input" width="1">Dynamic reconfiguration write enable. Provides the write enable control signal to write the DI data into the DADDR address. When not used, it must be tied Low.</port>
	<port name="LOCKED" type="output" width="1">An output from the MMCM that indicates when the MMCM has achieved phase alignment within a predefined window and frequency matching within a predefined PPM range. The MMCM automatically locks after power on, no extra reset is required. LOCKED will be deasserted if the input clock stops or the phase alignment is violated (e.g., input clock phase shift). The MMCM automatically reacquires lock after LOCKED is deasserted.</port>
	<port name="PSCLK" type="input" width="1">Phase shift clock.</port>
	<port name="PSDONE" type="output" width="1">Phase shift done.</port>
	<port name="PSEN" type="input" width="1">Phase shift enable</port>
	<port name="PSINCDEC" type="input" width="1">Phase shift increment/decrement control.</port>
	<port name="PWRDWN" type="input" width="1">Powers down instantiated but unused MMCMs.</port>
	<port name="RST" type="input" width="1">Asynchronous reset signal. The MMCM will synchronously re-enable itself when this signal is released (i.e., MMCM re-enabled). A reset is required when the input clock conditions change (e.g., frequency).</port>
	<attribute name="BANDWIDTH" type="STRING" default="OPTIMIZED" values="OPTIMIZED, HIGH, LOW">Specifies the MMCM programming algorithm affecting the jitter, phase margin and other characteristics of the MMCM.</attribute>
	<attribute name="CLKFBOUT_MULT_F" type="3 significant digit FLOAT" default="5.000" values="2.000 to 64.000">Specifies the amount to multiply all CLKOUT clock outputs if a different frequency is desired. This number, in combination with the associated CLKOUT#_DIVIDE value and DIVCLK_DIVIDE value, will determine the output frequency.</attribute>
	<attribute name="CLKFBOUT_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the MMCM.</attribute>
	<attribute name="CLKIN1_PERIOD" type="FLOAT (nS)" default="0.000" values="0.000 to 100.000">Specifies the input period in ns to the MMCM CLKIN inputs. Resolution is down to the ps. For example a value of 33.333 would indicate a 30 MHz input clock. This information is mandatory and must be supplied. CLKIN1_PERIOD relates to the input period on the CLKIN1 input while CLKIN2_PERIOD relates to the input clock period on the CLKIN2 input.</attribute>
	<attribute name="CLKIN2_PERIOD" type="FLOAT (nS)" default="0.000" values="0.000 to 100.000">Specifies the input period in ns to the MMCM CLKIN inputs. Resolution is down to the ps. For example a value of 33.333 would indicate a 30 MHz input clock. This information is mandatory and must be supplied. CLKIN1_PERIOD relates to the input period on the CLKIN1 input while CLKIN2_PERIOD relates to the input clock period on the CLKIN2 input.</attribute>
	<attribute name="CLKOUT1_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT2_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT3_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT4_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT5_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT6_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT0_DIVIDE_F" type="3 significant digit FLOAT" default="1.000" values="1.000 to 128.000">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT0_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT1_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT2_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT3_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT4_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT5_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT6_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT0_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the MMCM.</attribute>
	<attribute name="CLKOUT1_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the MMCM.</attribute>
	<attribute name="CLKOUT2_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the MMCM.</attribute>
	<attribute name="CLKOUT3_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the MMCM.</attribute>
	<attribute name="CLKOUT4_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the MMCM.</attribute>
	<attribute name="CLKOUT5_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the MMCM.</attribute>
	<attribute name="CLKOUT6_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the MMCM.</attribute>
	<attribute name="CLKOUT4_CASCADE" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Cascades the output divider (counter) into the input of the CLKOUT4 divider for an output clock divider that is greater than 128.</attribute>
	<attribute name="COMPENSATION" type="STRING" default="ZHOLD" values="ZHOLD, BUF_IN, EXTERNAL, INTERNAL">Clock input compensation. Should be set to ZHOLD. Defines how the MMCM feedback is configured. <br/>* "ZHOLD" - MMCM is configured to provide a negative hold time at the I/O registers. <br/>* "INTERNAL" - MMCM is using its own internal feedback path so no delay is being compensated. <br/>* "EXTERNAL" - a network external to the FPGA is being compensated. <br/>* "BUF_IN" - configuration does not match with the other compensation modes and no delay will be compensated. This is the case if a clock input is driven by a BUFG/BUFH/BUFR/GT.</attribute>
	<attribute name="DIVCLK_DIVIDE" type="DECIMAL" default="1" values="1 to 106">Specifies the division ratio for all output clocks with respect to the input clock. Effectively divides the CLKIN going into the PFD.</attribute>
	<attribute name="REF_JITTER1" type="3 significant digit FLOAT" default="0.010" values="0.000 to 0.999">Allows specification of the expected jitter on the CLKIN inputs in order to better optimize MMCM performance. A bandwidth setting of OPTIMIZED will attempt to choose the best parameter for input clocking when unknown. If known, then the value provided should be specified in terms of the UI percentage (the maximum peak to peak value) of the expected jitter on the input clock. REF_JITTER1 relates to the input jitter on CLKIN1 while REF_JITTER2 relates to the input jitter on CLKIN2.</attribute>
	<attribute name="REF_JITTER2" type="3 significant digit FLOAT" default="0.010" values="0.000 to 0.999">Allows specification of the expected jitter on the CLKIN inputs in order to better optimize MMCM performance. A bandwidth setting of OPTIMIZED will attempt to choose the best parameter for input clocking when unknown. If known, then the value provided should be specified in terms of the UI percentage (the maximum peak to peak value) of the expected jitter on the input clock. REF_JITTER1 relates to the input jitter on CLKIN1 while REF_JITTER2 relates to the input jitter on CLKIN2.</attribute>
	<attribute name="SS_EN" type="STRING" default="FALSE" values="FALSE, TRUE">Enables the spread spectrum feature for the MMCM. Used in conjunction with SS_MODE and SS_MOD_PERIOD attributes.</attribute>
	<attribute name="SS_MOD_PERIOD" type="DECIMAL (nS)" default="10000" values="4000 to 40000">Specifies the spread spectrum modulation period (ns).</attribute>
	<attribute name="SS_MODE" type="STRING" default="CENTER_HIGH" values="CENTER_HIGH, CENTER_LOW, DOWN_HIGH, DOWN_LOW">Controls the spread spectrum frequency deviation and the spread type.</attribute>
	<attribute name="STARTUP_WAIT" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Delays configuration DONE signal from asserting until MMCM is locked.</attribute>
	<attribute name="CLKFBOUT_USE_FINE_PS" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Counter variable fine phase shift enable.</attribute>
	<attribute name="CLKOUT0_USE_FINE_PS" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Counter variable fine phase shift enable.</attribute>
	<attribute name="CLKOUT1_USE_FINE_PS" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Counter variable fine phase shift enable.</attribute>
	<attribute name="CLKOUT2_USE_FINE_PS" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Counter variable fine phase shift enable.</attribute>
	<attribute name="CLKOUT3_USE_FINE_PS" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Counter variable fine phase shift enable.</attribute>
	<attribute name="CLKOUT4_USE_FINE_PS" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Counter variable fine phase shift enable.</attribute>
	<attribute name="CLKOUT5_USE_FINE_PS" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Counter variable fine phase shift enable.</attribute>
	<attribute name="CLKOUT6_USE_FINE_PS" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Counter variable fine phase shift enable.</attribute>
</module>

<module name="MMCME2_BASE">
	<port name="CLKFBIN" type="input" width="1">Feedback clock pin to the MMCM</port>
	<port name="CLKFBOUT" type="output" width="1">Dedicated MMCM Feedback clock output</port>
	<port name="CLKFBOUTB" type="output" width="1">Inverted CLKFBOUT output</port>
	<port name="CLKOUT0" type="output" width="1">CLKOUT0 output</port>
	<port name="CLKOUT0B" type="output" width="1">Inverted CLKOUT0 output</port>
	<port name="CLKOUT1" type="output" width="1">CLKOUT1 output</port>
	<port name="CLKOUT1B" type="output" width="1">Inverted CLKOUT1 output</port>
	<port name="CLKOUT2" type="output" width="1">CLKOUT2 output</port>
	<port name="CLKOUT2B" type="output" width="1">Inverted CLKOUT2 output</port>
	<port name="CLKOUT3" type="output" width="1">CLKOUT3 output</port>
	<port name="CLKOUT3B" type="output" width="1">Inverted CLKOUT3 output</port>
	<port name="CLKOUT4" type="output" width="1">CLKOUT4 output</port>
	<port name="CLKOUT5" type="output" width="1">CLKOUT5 output</port>
	<port name="CLKOUT6" type="output" width="1">CLKOUT6 output</port>
	<port name="CLKIN1" type="input" width="1">General clock input.</port>
	<port name="PWRDWN" type="input" width="1">Powers down instantiated but unused MMCMs.</port>
	<port name="RST" type="input" width="1">Asynchronous reset signal. The MMCM will synchronously re-enable itself when this signal is released (i.e., MMCM re-enabled). A reset is required when the input clock conditions change (e.g., frequency).</port>
	<attribute name="BANDWIDTH" type="STRING" default="OPTIMIZED" values="OPTIMIZED, HIGH, LOW">Specifies the MMCM programming algorithm affecting the jitter, phase margin and other characteristics of the MMCM.</attribute>
	<attribute name="CLKFBOUT_MULT_F" type="3 significant digit FLOAT" default="5.000" values="2.000 to 64.000">Specifies the amount to multiply all CLKOUT clock outputs if a different frequency is desired. This number, in combination with the associated CLKOUT#_DIVIDE value and DIVCLK_DIVIDE value, will determine the output frequency.</attribute>
	<attribute name="CLKFBOUT_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the MMCM.</attribute>
	<attribute name="CLKIN1_PERIOD" type="FLOAT(nS)" default="0.000" values="0.000 to 100.000">Specifies the input period in ns to the MMCM CLKIN1 input. Resolution is down to the ps (3 decimal places). For example, a value of 33.333 would indicate a 30 MHz input clock. This information is mandatory and must be supplied.</attribute>
	<attribute name="CLKOUT1_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT2_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT3_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT4_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT5_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT6_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT0_DIVIDE_F" type="3 significant digit FLOAT" default="1.000" values="1.000 to 128.000">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT_F and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT0_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT1_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT2_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT3_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT4_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT5_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT6_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.50 will generate a 50% duty cycle).</attribute>
</module>

<module name="MUXF7">
	<port name="O" type="output" width="1">Output of MUX to general routing.</port>
	<port name="I0" type="input" width="1">Input (tie to LUT6 LO out).</port>
	<port name="I1" type="input" width="1">Input (tie to LUT6 LO out).</port>
	<port name="S" type="input" width="1">Input select to MUX.</port>
</module>

<module name="MUXF8">
	<port name="O" type="output" width="1">Output of MUX to general routing</port>
	<port name="I0" type="input" width="1">Input (tie to MUXF7 LO out)</port>
	<port name="I1" type="input" width="1">Input (tie to MUXF7 LO out)</port>
	<port name="S" type="input" width="1">Input select to MUX</port>
</module>

<module name="OBUF">
	<port name="O" type="output" width="1">Output of OBUF to be connected directly to top-level output port.</port>
	<port name="I" type="input" width="1">Input of OBUF. Connect to the logic driving the output port.</port>
	<attribute name="DRIVE" type="INTEGER" default="12" values="2, 4, 6, 8, 12, 16, 24">Specifies the output current drive strength of the I/O. It is suggested that you set this to the lowest setting tolerable for the design drive and timing requirements.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="SLEW" type="STRING" default="SLOW" values="SLOW or FAST">Specifies the slew rate of the output driver. Consult the product Data Sheet for recommendations of the best setting for this attribute.</attribute>
</module>

<module name="OBUFDS">
	<port name="O" type="output" width="1">Diff_p output (connect directly to top level port)</port>
	<port name="OB" type="output" width="1">Diff_n output (connect directly to top level port)</port>
	<port name="I" type="input" width="1">Buffer input</port>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="SLEW" type="STRING" default="SLOW" values="SLOW or FAST">Specifies the slew rate of the output driver. Consult the product Data Sheet for recommendations of the best setting for this attribute.</attribute>
</module>

<module name="OBUFT">
	<port name="O" type="output" width="1">Buffer output (connect directly to top-level port)</port>
	<port name="I" type="input" width="1">Buffer input</port>
	<port name="T" type="input" width="1">3-state enable input</port>
	<attribute name="DRIVE" type="INTEGER" default="12" values="2, 4, 6, 8, 12, 16, 24">Specifies the output current drive strength of the I/O. It is suggested that you set this to the lowest setting tolerable for the design drive and timing requirements.</attribute>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="SLEW" type="STRING" default="SLOW" values="SLOW or FAST">Specifies the slew rate of the output driver. See the Data Sheet for recommendations of the best setting for this attribute.</attribute>
</module>

<module name="OBUFTDS">
	<port name="O" type="output" width="1">Diff_p output (connect directly to top level port)</port>
	<port name="OB" type="output" width="1">Diff_n output (connect directly to top level port)</port>
	<port name="I" type="input" width="1">Buffer input</port>
	<port name="T" type="input" width="1">3-state enable input</port>
	<attribute name="IOSTANDARD" type="STRING" default="DEFAULT" values="See Data Sheet">Assigns an I/O standard to the element.</attribute>
	<attribute name="SLEW" type="STRING" default="SLOW" values="SLOW or FAST">Specifies the slew rate of the output driver. Consult the product Data Sheet for recommendations of the best setting for this attribute.</attribute>
</module>

<module name="ODDR">
	<port name="Q" type="output" width="1">Data Output (DDR) - The ODDR output that connects to the IOB pad.</port>
	<port name="C" type="input" width="1">Clock Input - The C pin represents the clock input pin.</port>
	<port name="CE" type="input" width="1">Clock Enable Input - When asserted High, this port enables the clock input on port C.</port>
	<port name="D1" type="input" width="1">Data Input - This pin is where the DDR data is presented into the ODDR module.</port>
	<port name="D2" type="input" width="1">Data Input - This pin is where the DDR data is presented into the ODDR module.</port>
	<port name="R" type="input" width="1">Reset - Depends on how SRTYPE is set.</port>
	<port name="S" type="input" width="1">Set - Active High asynchronous set pin. This pin can also be Synchronous depending on the SRTYPE attribute.</port>
	<attribute name="DDR_CLK_EDGE" type="STRING" default="OPPOSITE_EDGE" values="OPPOSITE_EDGE, SAME_EDGE">DDR clock mode recovery mode selection.</attribute>
	<attribute name="INIT" type="INTEGER" default="1" values="0, 1">Q initialization value.</attribute>
	<attribute name="SRTYPE" type="STRING" default="SYNC" values="SYNC, ASYNC">Set/Reset type selection.</attribute>
</module>

<module name="ODELAYE2">
	<port name="C" type="input" width="1">All control inputs to ODELAYE2 primitive (CNTVALUEIN, RST, CE, LD, LDPIPEEN and INC) are synchronous to the clock input (C). A clock must be connected to this port when the ODELAYE2 is configured in "VARIABLE", "VAR_LOAD" or "VAR_LOAD_PIPE" mode. C can be locally inverted, and must be supplied by a global or regional clock buffer. This clock should be connected to the same clock in the SelectIO logic resources (when using OSERDESE2, C is connected to CLKDIV). If the ODELAYE2 is configured as "FIXED", connect this port to gnd.</port>
	<port name="CE" type="input" width="1">Active high enable increment/decrement function. If the ODELAYE2 is configured as "FIXED", connect this port to gnd.</port>
	<port name="CINVCTRL" type="input" width="1">The CINVCTRL pin is used for dynamically switching the polarity of C pin. This is for use in applications when glitches are not an issue. When switching the polarity, do not use the ODELAYE2 control pins for two clock cycles. If the ODELAYE2 is configured as "FIXED", connect this port to gnd.</port>
	<port name="CLKIN" type="input" width="1">Delayed Clock input into the ODELAYE2.</port>
	<port name="CNTVALUEIN" type="input" width="5">Counter value from FPGA logic for dynamically loadable tap value input when configigured in "VAR_LOAD" or "VAR_LOAD_PIPE" modes. If the ODELAYE2 is configured as "FIXED" or "VARIABLE", connect this port to gnd.</port>
	<port name="CNTVALUEOUT" type="output" width="5">The CNTVALUEOUT pins are used for reporting the dynamically switching value of the delay element. CNTVALUEOUT is only available when ODELAYE2 is in "VAR_LOAD" or "VAR_LOAD_PIPE" mode.</port>
	<port name="DATAOUT" type="output" width="1">Delayed data/clock from either the CLKIN or ODATAIN ports. DATAOUT connects to an I/O port in the case of data or back to the clocking structure in the case of a clock..</port>
	<port name="INC" type="input" width="1">The increment/decrement is controlled by the enable signal (CE). This interface is only available when ODELAYE2 is in VARIABLE, VAR_LOAD, or VAR_LOAD_PIPE mode.</port>
	<port name="LD" type="input" width="1">Load initial value or loaded value to the counter.</port>
	<port name="LDPIPEEN" type="input" width="1">Enable PIPELINE register to load data from LD pins.</port>
	<port name="ODATAIN" type="input" width="1">The ODATAIN input is the output data to be delayed driven by the OSERDESE2 or output register.</port>
	<port name="REGRST" type="input" width="1">The REGRST signal is an active-high reset and is synchronous to the input clock signal (C). When asserted, the tap value reverts to a zero state unless LDPIPEEN is also assreted in which case the tap value results in the value on the CNTVALUEIN port.</port>
	<attribute name="CINVCTRL_SEL" type="STRING" default="FALSE" values="FALSE, TRUE">Enables the CINVCTRL_SEL pin to dynamically switch the polarity of the C pin.</attribute>
	<attribute name="DELAY_SRC" type="STRING" default="ODATAIN" values="ODATAIN, CLKIN">Select the data input source: <br/>* "ODATAIN": ODELAYE2 chain input is ODATAIN <br/>* "CLKIN": ODELAYE2 chain input is CLKIN</attribute>
	<attribute name="HIGH_PERFORMANCE_MODE" type="STRING" default="FALSE" values="FALSE, TRUE">When TRUE, this attribute reduces the output jitter. When FALSE, power consumption is reduced. The difference in power consumption is quantified in the Xilinx Power Estimator tool.</attribute>
	<attribute name="ODELAY_TYPE" type="STRING" default="FIXED" values="FIXED, VARIABLE, VAR_LOAD, VAR_LOAD_PIPE">Sets the type of tap delay line. <br/>* "FIXED": Sets a static delay value <br/>* "VARIABLE": Dynamically adjust (incement/decrement) delay value <br/>* "VAR_LOAD": Dynamically loads tap values <br/>* "VAR_LOAD_PIPE": Pipelined dynamically loadable tap values</attribute>
	<attribute name="ODELAY_VALUE" type="DECIMAL" default="0" values="0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31">Specifies the fixed number of delay taps in fixed mode or the initial starting number of taps in "VARIABLE" mode (output path). When IDELAY_TYPE is set to "VAR_LOAD" or "VAR_LOAD_PIPE" mode, this value is ignored.</attribute>
	<attribute name="PIPE_SEL" type="STRING" default="FALSE" values="FALSE, TRUE">Select pipelined mode.</attribute>
	<attribute name="REFCLK_FREQUENCY" type="1 significant digit FLOAT" default="200.0" values="190-210, 290-310Mhz">Sets the tap value (in MHz) used by the Timing Analyzer for static timing analysis and functional/timing simulation. The frequency of REFCLK must be within the given datasheet range to guarantee the tap-delay value and performance.</attribute>
	<attribute name="SIGNAL_PATTERN" type="STRING" default="DATA" values="DATA, CLOCK">Causes timing analysis to account for the appropriate amount of delay-chain jitter when presented with either a "DATA" pattern with irregular transitions or a "CLOCK" pattern with a regular rise/fall pattern.</attribute>
</module>

<module name="OSERDESE2">
	<port name="CLK" type="input" width="1">This high speed clock input drives the serial side of the parallel-to-serial converters.</port>
	<port name="CLKDIV" type="input" width="1">This divided high-speed clock input drives the parallel side of the parallel-to-serial converters. This clock is the divided version of the clock connected to the CLK port.</port>
	<port name="D1" type="input" width="1">All incoming parallel data enters the module through ports D1 to D8. These ports are connected to the FPGA fabric, and can be configured from two to eight bits (i.e., a 8:1 serialization). Bit widths greater than six (up to 14) can be supported by using a second OSERDESE2 in SLAVE mode.</port>
	<port name="D2" type="input" width="1">All incoming parallel data enters the module through ports D1 to D8. These ports are connected to the FPGA fabric, and can be configured from two to eight bits (i.e., a 8:1 serialization). Bit widths greater than six (up to 14) can be supported by using a second OSERDESE2 in SLAVE mode.</port>
	<port name="D3" type="input" width="1">All incoming parallel data enters the module through ports D1 to D8. These ports are connected to the FPGA fabric, and can be configured from two to eight bits (i.e., a 8:1 serialization). Bit widths greater than six (up to 14) can be supported by using a second OSERDESE2 in SLAVE mode.</port>
	<port name="D4" type="input" width="1">All incoming parallel data enters the module through ports D1 to D8. These ports are connected to the FPGA fabric, and can be configured from two to eight bits (i.e., a 8:1 serialization). Bit widths greater than six (up to 14) can be supported by using a second OSERDESE2 in SLAVE mode.</port>
	<port name="D5" type="input" width="1">All incoming parallel data enters the module through ports D1 to D8. These ports are connected to the FPGA fabric, and can be configured from two to eight bits (i.e., a 8:1 serialization). Bit widths greater than six (up to 14) can be supported by using a second OSERDESE2 in SLAVE mode.</port>
	<port name="D6" type="input" width="1">All incoming parallel data enters the module through ports D1 to D8. These ports are connected to the FPGA fabric, and can be configured from two to eight bits (i.e., a 8:1 serialization). Bit widths greater than six (up to 14) can be supported by using a second OSERDESE2 in SLAVE mode.</port>
	<port name="D7" type="input" width="1">All incoming parallel data enters the module through ports D1 to D8. These ports are connected to the FPGA fabric, and can be configured from two to eight bits (i.e., a 8:1 serialization). Bit widths greater than six (up to 14) can be supported by using a second OSERDESE2 in SLAVE mode.</port>
	<port name="D8" type="input" width="1">All incoming parallel data enters the module through ports D1 to D8. These ports are connected to the FPGA fabric, and can be configured from two to eight bits (i.e., a 8:1 serialization). Bit widths greater than six (up to 14) can be supported by using a second OSERDESE2 in SLAVE mode.</port>
	<port name="OCE" type="input" width="1">OCE is an active High clock enable for the data path.</port>
	<port name="OFB" type="output" width="1">The output feedback port (OFB) is the serial (high-speed) data output port of the OSERDESE2.</port>
	<port name="OQ" type="output" width="1">The OQ port is the data output port of the module. Data at the input port D1 will appear first at OQ. This port connects the output of the data parallel-to-serial converter to the data input of the IOB. This port can not drive the ODELAYE2; the OFB pin must be used.</port>
	<port name="RST" type="input" width="1">The reset input causes the outputs of all data flip-flops in the CLK and CLKDIV domains to be driven Low asynchronously. OSERDESE2 circuits running in the CLK domain where timing is critical use an internal, dedicated circuit to retime the RST input to produce a reset signal synchronous to the CLK domain. Similarly, there is a dedicated circuit to retime the RST input to produce a reset signal synchronous to the CLKDIV domain. Because there are OSERDESE2 circuits that retime the RST input, the user is only required to provide a reset pulse to the RST input that meets timing on the CLKDIV frequency domain (synchronous to CLKDIV). Therefore, RST should be driven High for a minimum of one CLKDIV cycle. When building an interface consisting of multiple OSERDESE2 ports, all ports must be synchronized. The internal retiming of the RST input is designed so that all OSERDESE2 blocks that receive the same reset pulse come out of reset synchronized with one another.</port>
	<port name="SHIFTIN1" type="input" width="1">Cascade Input for data input expansion. Connect to SHIFTOUT1/2 of slave.</port>
	<port name="SHIFTIN2" type="input" width="1">Cascade Input for data input expansion. Connect to SHIFTOUT1/2 of slave.</port>
	<port name="SHIFTOUT1" type="output" width="1">Cascade out for data input expansion. Connect to SHIFTIN1/2 of master.</port>
	<port name="SHIFTOUT2" type="output" width="1">Cascade out for data input expansion. Connect to SHIFTIN1/2 of master.</port>
	<port name="TBYTEIN" type="input" width="1">Byte group tristate input from source</port>
	<port name="TBYTEOUT" type="output" width="1">Byte group tristate output to IOB</port>
	<port name="TCE" type="input" width="1">TCE is an active High clock enable for the 3-state control path.</port>
	<port name="TFB" type="output" width="1">This port is the 3-state control output of the module sent to the ODELAYE2. When used, this port connects the output of the 3-state parallel-to-serial converter to the control/3-state input of the ODELAYE2.</port>
	<port name="TQ" type="output" width="1">This port is the 3-state control output of the module. When used, this port connects the output of the 3-state parallel-to-serial converter to the control/3-state input of the IOB.</port>
	<port name="T1" type="input" width="1">All parallel 3-state signals enter the module through ports T1 to T4. The ports are connected to the FPGA fabric, and can be configured as one, two, or four bits.</port>
	<port name="T2" type="input" width="1">All parallel 3-state signals enter the module through ports T1 to T4. The ports are connected to the FPGA fabric, and can be configured as one, two, or four bits.</port>
	<port name="T3" type="input" width="1">All parallel 3-state signals enter the module through ports T1 to T4. The ports are connected to the FPGA fabric, and can be configured as one, two, or four bits.</port>
	<port name="T4" type="input" width="1">All parallel 3-state signals enter the module through ports T1 to T4. The ports are connected to the FPGA fabric, and can be configured as one, two, or four bits.</port>
	<attribute name="DATA_RATE_OQ" type="STRING" default="DDR" values="DDR, SDR">The DATA_RATE_OQ attribute defines whether data is processed as single data rate (SDR) or double data rate (DDR).</attribute>
	<attribute name="DATA_RATE_TQ" type="STRING" default="DDR" values="DDR, BUF, SDR">The DATA_RATE_TQ attribute defines whether 3-state control is to be processed as single data rate (SDR) or double data rate (DDR).</attribute>
	<attribute name="DATA_WIDTH" type="DECIMAL" default="4" values="4, 2, 3, 5, 6, 7, 8, 10, 14">The DATA_WIDTH attribute defines the parallel data input width of the parallel-to-serial converter. The possible values for this attribute depend on the DATA_RATE_OQ attribute. When DATA_RATE_OQ is set to SDR, the possible values for the DATA_WIDTH attribute are 2, 3, 4, 5, 6, 7, and 8. When DATA_RATE_OQ is set to DDR, the possible values for the DATA_WIDTH attribute are 4, 6, 8, 10 and 14. When the DATA_WIDTH is set to widths larger than eight, a pair of OSERDESE2 must be configured into a master-slave configuration.</attribute>
	<attribute name="INIT_OQ" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Defines the initial value of OQ output.</attribute>
	<attribute name="INIT_TQ" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Defines the initial value of TQ output.</attribute>
	<attribute name="SERDES_MODE" type="STRING" default="MASTER" values="MASTER, SLAVE">The SERDES_MODE attribute defines whether the module is a master or slave when using width expansion.</attribute>
	<attribute name="SRVAL_OQ" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Defines the value of OQ outputs when the SR is invoked.</attribute>
	<attribute name="SRVAL_TQ" type="BINARY" default="1'b0" values="1'b0 to 1'b1">Defines the value of YQ outputs when the SR is invoked.</attribute>
	<attribute name="TBYTE_CTL" type="STRING" default="FALSE" values="FALSE, TRUE">Enable Tristate BYTE operation for DDR3 mode. This allows the tristate signal to take value from one of the tristate outputs which is acting as a source.</attribute>
	<attribute name="TBYTE_SRC" type="STRING" default="FALSE" values="FALSE, TRUE">Enable OSERDESE2 to act as a source for Tristate Byte operation in DDR3 mode.</attribute>
	<attribute name="TRISTATE_WIDTH" type="DECIMAL" default="4" values="4, 1">The TRISTATE_WIDTH attribute defines the parallel 3-state input width of the 3-state control parallel-to-serial converter. The possible values for this attribute depend on the DATA_RATE_TQ attribute. When DATA_RATE_TQ is set to SDR or BUF, the TRISTATE_WIDTH attribute can only be set to 1. When DATA_RATE_TQ is set to DDR, the possible values for the TRISTATE_WIDTH attribute is 4. TRISTATE_WIDTH cannot be set to widths larger than 4. When a DATA_WIDTH is larger than four, set the TRISTATE_WIDTH to 1.</attribute>
</module>

<module name="OUT_FIFO">
	<port name="ALMOSTEMPTY" type="output" width="1">Active high output flag indicating the FIFO is almost empty. The threshold of the almost empty flag is set by the ALMOST_EMPTY_VALUE attribute.</port>
	<port name="ALMOSTFULL" type="output" width="1">Active high output flag indicating the FIFO is almost full. The threshold of the almost empty flag is set by the ALMOST_FULL_VALUE attribute.</port>
	<port name="D0" type="input" width="8">Channel 0 input bus.</port>
	<port name="D1" type="input" width="8">Channel 1 input bus.</port>
	<port name="D2" type="input" width="8">Channel 2 input bus.</port>
	<port name="D3" type="input" width="8">Channel 3 input bus.</port>
	<port name="D4" type="input" width="8">Channel 4 input bus.</port>
	<port name="D5" type="input" width="8">Channel 5 input bus.</port>
	<port name="D6" type="input" width="8">Channel 6 input bus.</port>
	<port name="D7" type="input" width="8">Channel 7 input bus.</port>
	<port name="D8" type="input" width="8">Channel 8 input bus.</port>
	<port name="D9" type="input" width="8">Channel 9 input bus.</port>
	<port name="EMPTY" type="output" width="1">Active high output flag indicating the FIFO is empty.</port>
	<port name="FULL" type="output" width="1">Active high output flag indicating the FIFO is full.</port>
	<port name="Q0" type="output" width="4">Channel 0 output bus.</port>
	<port name="Q1" type="output" width="4">Channel 1 output bus.</port>
	<port name="Q2" type="output" width="4">Channel 2 output bus.</port>
	<port name="Q3" type="output" width="4">Channel 3 output bus.</port>
	<port name="Q4" type="output" width="4">Channel 4 output bus.</port>
	<port name="Q5" type="output" width="8">Channel 5 output bus.</port>
	<port name="Q6" type="output" width="8">Channel 6 output bus.</port>
	<port name="Q7" type="output" width="4">Channel 7 output bus.</port>
	<port name="Q8" type="output" width="4">Channel 8 output bus.</port>
	<port name="Q9" type="output" width="4">Channel 9 output bus.</port>
	<port name="RDCLK" type="input" width="1">Read clock</port>
	<port name="RDEN" type="input" width="1">Active high read enable</port>
	<port name="RESET" type="input" width="1">Active high asynchronous reset</port>
	<port name="WRCLK" type="input" width="1">Write clock</port>
	<port name="WREN" type="input" width="1">Active high write enable</port>
	<attribute name="ALMOST_EMPTY_VALUE" type="DECIMAL" default="1" values="1, 2">Specifies the number of entries left before asserting the ALMOSTEMPTY output signal.</attribute>
	<attribute name="ALMOST_FULL_VALUE" type="DECIMAL" default="1" values="1, 2">Specifies the number of entries left before asserting the ALMOSTFULL output signal.</attribute>
	<attribute name="ARRAY_MODE" type="STRING" default="ARRAY_MODE_8_X_4" values="ARRAY_MODE_8_X_4, ARRAY_MODE_4_X_4">Specifies serializer mode: <br/>* "ARRAY_MODE_4_X_4" - four bits in, four bits out <br/>* "ARRAY_MODE_4_X_8" - Four bits in, eight bits out</attribute>
	<attribute name="OUTPUT_DISABLE" type="STRING" default="FALSE" values="FALSE, TRUE">Disable output.</attribute>
	<attribute name="SYNCHRONOUS_MODE" type="STRING" default="FALSE" values="FALSE">Must always be set to false.</attribute>
</module>

<module name="PLLE2_ADV">
	<port name="CLKFBIN" type="input" width="1">Feedback clock pin to the PLL</port>
	<port name="CLKFBOUT" type="output" width="1">Dedicated PLL Feedback clock output</port>
	<port name="CLKINSEL" type="input" width="1">Signal controls the state of the input MUX, High = CLKIN1, Low = CLKIN2.</port>
	<port name="CLKIN1" type="input" width="1">Primary clock input.</port>
	<port name="CLKIN2" type="input" width="1">Secondary clock input.</port>
	<port name="CLKOUT0" type="output" width="1">CLKOUT0 output</port>
	<port name="CLKOUT1" type="output" width="1">Configurable clock output CLKOUT1.</port>
	<port name="CLKOUT2" type="output" width="1">Configurable clock output CLKOUT2.</port>
	<port name="CLKOUT3" type="output" width="1">Configurable clock output CLKOUT3.</port>
	<port name="CLKOUT4" type="output" width="1">Configurable clock output CLKOUT4.</port>
	<port name="CLKOUT5" type="output" width="1">Configurable clock output CLKOUT5.</port>
	<port name="DADDR" type="input" width="7">The dynamic reconfiguration address (DADDR) input bus provides a reconfiguration address for the dynamic reconfiguration. When not used, all bits must be assigned zeros.</port>
	<port name="DCLK" type="input" width="1">The DCLK signal is the reference clock for the dynamic reconfiguration port.</port>
	<port name="DEN" type="input" width="1">The dynamic reconfiguration enable (DEN) provides the enable control signal to access the dynamic reconfiguration feature. When the dynamic reconfiguration feature is not used, DEN must be tied Low.</port>
	<port name="DI" type="input" width="16">The dynamic reconfiguration data input (DI) bus provides reconfiguration data. When not used, all bits must be set to zero.</port>
	<port name="DO" type="output" width="16">The dynamic reconfiguration output bus provides PLL data output when using dynamic reconfiguration.</port>
	<port name="DRDY" type="output" width="1">The dynamic reconfiguration ready output (DRDY) provides the response to the DEN signal for the PLLs dynamic reconfiguration feature.</port>
	<port name="DWE" type="input" width="1">The dynamic reconfiguration write enable (DWE) input pin provides the write enable control signal to write the DI data into the DADDR address. When not used, it must be tied Low.</port>
	<port name="LOCKED" type="output" width="1">An output from the PLL that indicates when the PLL has achieved phase alignment within a predefined window and frequency matching within a predefined PPM range. The PLL automatically locks after power on, no extra reset is required. LOCKED will be deasserted if the input clock stops or the phase alignment is violated (e.g., input clock phase shift). The PLL automatically reacquires lock after LOCKED is deasserted.</port>
	<port name="PWRDWN" type="input" width="1">Powers down instantiated but unused PLLs.</port>
	<port name="RST" type="input" width="1">The RST signal is an asynchronous reset for the PLL. The PLL will synchronously re-enable itself when this signal is released and go through a new phase alignment and lock cycle. A reset is required when the input clock conditions change (e.g., frequency).</port>
	<attribute name="BANDWIDTH" type="STRING" default="OPTIMIZED" values="OPTIMIZED, HIGH, LOW">Specifies the PLLE2 programming algorithm affecting the jitter, phase margin and other characteristics of the PLLE2.</attribute>
	<attribute name="CLKFBOUT_MULT" type="DECIMAL" default="5" values="2 to 64">Specifies the amount to multiply all CLKOUT clock outputs if a different frequency is desired. This number, in combination with the associated CLKOUT#_DIVIDE value and DIVCLK_DIVIDE value, will determine the output frequency.</attribute>
	<attribute name="CLKFBOUT_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKIN1_PERIOD" type="FLOAT (nS)" default="0.000" values="0.000 to 52.631">Specifies the input period in ns to the PLLE2 CLKIN inputs. Resolution is down to the ps. For example a value of 33.333 would indicate a 30 MHz input clock. This information is mandatory and must be supplied. CLKIN1_PERIOD relates to the input period on the CLKIN1 input while CLKIN2_PERIOD relates to the input clock period on the CLKIN2 input.</attribute>
	<attribute name="CLKIN2_PERIOD" type="FLOAT (nS)" default="0.000" values="0.000 to 52.631">Specifies the input period in ns to the PLLE2 CLKIN inputs. Resolution is down to the ps. For example a value of 33.333 would indicate a 30 MHz input clock. This information is mandatory and must be supplied. CLKIN1_PERIOD relates to the input period on the CLKIN1 input while CLKIN2_PERIOD relates to the input clock period on the CLKIN2 input.</attribute>
	<attribute name="CLKOUT0_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT1_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT2_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT3_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT4_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT5_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT0_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT1_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT2_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT3_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT4_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT5_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT0_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKOUT1_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKOUT2_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKOUT3_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKOUT4_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKOUT5_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="COMPENSATION" type="STRING" default="ZHOLD" values="ZHOLD, BUF_IN, EXTERNAL, INTERNAL">Clock input compensation. Suggested to be set to "ZHOLD". Defines how the PLL feedback is configured. <br/>* "ZHOLD" - PLL is configured to provide a negative hold time at the I/O registers. <br/>* "INTERNAL" - PLL is using its own internal feedback path so no delay is being compensated. <br/>* "EXTERNAL" - a network external to the FPGA is being compensated. <br/>* "BUF_IN" - the configuration does not match with the other compensation modes and no delay will be compensated.</attribute>
	<attribute name="DIVCLK_DIVIDE" type="DECIMAL" default="1" values="1 to 56">Specifies the division ratio for all output clocks with respect to the input clock. Effectively divides the CLKIN going into the PFD.</attribute>
	<attribute name="REF_JITTER1" type="3 significant digit FLOAT" default="0.010" values="0.000 to 0.999">Allows specification of the expected jitter on the CLKIN inputs in order to better optimize PLL performance. A bandwidth setting of OPTIMIZED will attempt to choose the best parameter for input clocking when unknown. If known, then the value provided should be specified in terms of the UI percentage (the maximum peak to peak value) of the expected jitter on the input clock. REF_JITTER1 relates to the input jitter on CLKIN1 while REF_JITTER2 relates to the input jitter on CLKIN2.</attribute>
	<attribute name="REF_JITTER2" type="3 significant digit FLOAT" default="0.010" values="0.000 to 0.999">Allows specification of the expected jitter on the CLKIN inputs in order to better optimize PLL performance. A bandwidth setting of OPTIMIZED will attempt to choose the best parameter for input clocking when unknown. If known, then the value provided should be specified in terms of the UI percentage (the maximum peak to peak value) of the expected jitter on the input clock. REF_JITTER1 relates to the input jitter on CLKIN1 while REF_JITTER2 relates to the input jitter on CLKIN2.</attribute>
	<attribute name="STARTUP_WAIT" type="STRING" default="FALSE" values="FALSE, TRUE">When "TRUE", wait for the PLLE2(s) that have this attribute attached to them will delay DONE from going high until a LOCK is achieved.</attribute>
</module>

<module name="PLLE2_BASE">
	<port name="CLKFBIN" type="input" width="1">Feedback clock pin to the PLL</port>
	<port name="CLKFBOUT" type="output" width="1">Dedicated PLL Feedback clock output</port>
	<port name="CLKIN1" type="input" width="1">General clock input.</port>
	<port name="CLKOUT0" type="output" width="1">Configurable clock output CLKOUT0.</port>
	<port name="CLKOUT1" type="output" width="1">Configurable clock output CLKOUT1.</port>
	<port name="CLKOUT2" type="output" width="1">Configurable clock output CLKOUT2.</port>
	<port name="CLKOUT3" type="output" width="1">Configurable clock output CLKOUT3.</port>
	<port name="CLKOUT4" type="output" width="1">Configurable clock output CLKOUT4.</port>
	<port name="CLKOUT5" type="output" width="1">Configurable clock output CLKOUT5.</port>
	<port name="LOCKED" type="output" width="1">An output from the PLL that indicates when the PLL has achieved phase alignment within a predefined window and frequency matching within a predefined PPM range. The PLL automatically locks after power on, no extra reset is required. LOCKED will be deasserted if the input clock stops or the phase alignment is violated (e.g., input clock phase shift). The PLL automatically reacquires lock after LOCKED is deasserted.</port>
	<port name="PWRDWN" type="input" width="1">Powers down instantiated but unused PLLs.</port>
	<port name="RST" type="input" width="1">The RST signal is an asynchronous reset for the PLL. The PLL will synchronously re-enable itself when this signal is released and go through a new phase alignment and lock cycle. A reset is required when the input clock conditions change (e.g., frequency).</port>
	<attribute name="BANDWIDTH" type="STRING" default="OPTIMIZED" values="OPTIMIZED, HIGH, LOW"> Specifies the PLLE2 programming algorithm affecting the jitter, phase margin and other characteristics of the PLLE2.</attribute>
	<attribute name="CLKFBOUT_MULT" type="DECIMAL" default="5" values="2 to 64">Specifies the amount to multiply all CLKOUT clock outputs if a different frequency is desired. This number, in combination with the associated CLKOUT#_DIVIDE value and DIVCLK_DIVIDE value, will determine the output frequency.</attribute>
	<attribute name="CLKFBOUT_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKIN1_PERIOD" type="FLOAT (nS)" default="0.000" values="0.000 to 52.631">Specifies the input period in ns to the PLL CLKIN1 input. Resolution is down to the ps (3 decimal places). For example a value of 33.333 would indicate a 30 MHz input clock. This information is mandatory and must be supplied.</attribute>
	<attribute name="CLKOUT0_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT1_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT2_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT3_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT4_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT5_DIVIDE" type="DECIMAL" default="1" values="1 to 128">Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the CLKFBOUT_MULT and DIVCLK_DIVIDE values will determine the output frequency.</attribute>
	<attribute name="CLKOUT0_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT1_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT2_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT3_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT4_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT5_DUTY_CYCLE" type="3 significant digit FLOAT" default="0.500" values="0.001 to 0.999">Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e., 0.500 will generate a 50% duty cycle).</attribute>
	<attribute name="CLKOUT0_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKOUT1_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKOUT2_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKOUT3_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKOUT4_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="CLKOUT5_PHASE" type="3 significant digit FLOAT" default="0.000" values="-360.000 to 360.000">Specifies the phase offset in degrees of the clock feedback output. Shifting the feedback clock results in a negative phase shift of all output clocks to the PLL.</attribute>
	<attribute name="DIVCLK_DIVIDE" type="DECIMAL" default="1" values="1 to 56">Specifies the division ratio for all output clocks with respect to the input clock. Effectively divides the CLKIN going into the PFD.</attribute>
	<attribute name="REF_JITTER1" type="3 significant digit FLOAT" default="0.010" values="0.000 to 0.999">Allows specification of the expected jitter on CLKIN1 in order to better optimize PLL performance. A bandwidth setting of OPTIMIZED will attempt to choose the best parameter for input clocking when unknown. If known, then the value provided should be specified in terms of the UI percentage (the maximum peak to peak value) of the expected jitter on the input clock.</attribute>
	<attribute name="STARTUP_WAIT" type="STRING" default="FALSE" values="FALSE, TRUE">When "TRUE", wait for the PLLE2(s) that have this attribute attached to them will delay DONE from going high until a LOCK is achieved.</attribute>
</module>

<module name="PULLDOWN">
	<port name="O" type="output" width="1">Pulldown output (connect directly to top level port)</port>
</module>

<module name="PULLUP">
	<port name="O" type="output" width="1">Pullup output (connect directly to top level port)</port>
</module>

<module name="RAM128X1D">
	<port name="SPO" type="output" width="1">Read/Write port data output addressed by A</port>
	<port name="DPO" type="output" width="1">Read port data output addressed by DPRA</port>
	<port name="D" type="input" width="1">Write data input addressed by A</port>
	<port name="A" type="input" width="7">Read/Write port address bus</port>
	<port name="DPRA" type="input" width="7">Read port address bus</port>
	<port name="WE" type="input" width="1">Write Enable</port>
	<port name="WCLK" type="input" width="1">Write clock (reads are asynchronous)</port>
	<attribute name="INIT" type="HEX" default="128'h00000000000000000000000000000000" values="Any 128-bit value">Specifies the initial contents of the RAM.</attribute>
</module>

<module name="RAM128X1S">
	<port name="O" type="output" width="1">Read/Write port data output addressed by A</port>
	<port name="D" type="input" width="1">Write data input addressed by A</port>
	<port name="A" type="input" width="7">Read/Write port address bus</port>
	<port name="WE" type="input" width="1">Write Enable</port>
	<port name="WCLK" type="input" width="1">Write clock (reads are asynchronous)</port>
	<attribute name="INIT" type="HEX" default="128'h00000000000000000000000000000000" values="Any 128-bit value">Specifies the initial contents of the RAM.</attribute>
</module>

<module name="RAM256X1S">
	<port name="O" type="output" width="1">Read/Write port data output addressed by A</port>
	<port name="D" type="input" width="1">Write data input addressed by A</port>
	<port name="A" type="input" width="8">Read/Write port address bus</port>
	<port name="WE" type="input" width="1">Write Enable</port>
	<port name="WCLK" type="input" width="1">Write clock (reads are asynchronous)</port>
	<attribute name="INIT" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="Any 256-bit value">Specifies the initial contents of the RAM.</attribute>
</module>

<module name="RAM32M">
	<port name="DOA" type="output" width="2">Read port data outputs addressed by ADDRA</port>
	<port name="DOB" type="output" width="2">Read port data outputs addressed by ADDRB</port>
	<port name="DOC" type="output" width="2">Read port data outputs addressed by ADDRC</port>
	<port name="DOD" type="output" width="2">Read/Write port data outputs addressed by ADDRD</port>
	<port name="DIA" type="input" width="2">Write data inputs addressed by ADDRD (read output is addressed by ADDRA)</port>
	<port name="DIB" type="input" width="2">Write data inputs addressed by ADDRD (read output is addressed by ADDRB)</port>
	<port name="DIC" type="input" width="2">Write data inputs addressed by ADDRD (read output is addressed by ADDRC)</port>
	<port name="DID" type="input" width="2">Write data inputs addressed by ADDRD</port>
	<port name="ADDRA" type="input" width="5">Read address bus A</port>
	<port name="ADDRB" type="input" width="5">Read address bus B</port>
	<port name="ADDRC" type="input" width="5">Read address bus C</port>
	<port name="ADDRD" type="input" width="5">8-bit data write port, 2-bit data read port address bus D</port>
	<port name="WE" type="input" width="1">Write Enable</port>
	<port name="WCLK" type="input" width="1">Write clock (reads are asynchronous)</port>
	<attribute name="INIT_A" type="HEX" default="64'h0000000000000000" values="Any 64-bit value">Specifies the initial contents of the RAM on port A.</attribute>
	<attribute name="INIT_B" type="HEX" default="64'h0000000000000000" values="Any 64-bit value">Specifies the initial contents of the RAM on port B.</attribute>
	<attribute name="INIT_C" type="HEX" default="64'h0000000000000000" values="Any 64-bit value">Specifies the initial contents of the RAM on port C.</attribute>
	<attribute name="INIT_D" type="HEX" default="64'h0000000000000000" values="Any 64-bit value">Specifies the initial contents of the RAM on port D.</attribute>
</module>

<module name="RAM64M">
	<port name="DOA" type="output" width="1">Read port data outputs addressed by ADDRA</port>
	<port name="DOB" type="output" width="1">Read port data outputs addressed by ADDRB</port>
	<port name="DOC" type="output" width="1">Read port data outputs addressed by ADDRC</port>
	<port name="DOD" type="output" width="1">Read/Write port data outputs addressed by ADDRD</port>
	<port name="DIA" type="input" width="1">Write data inputs addressed by ADDRD (read output is addressed by ADDRA)</port>
	<port name="DIB" type="input" width="1">Write data inputs addressed by ADDRD (read output is addressed by ADDRB)</port>
	<port name="DIC" type="input" width="1">Write data inputs addressed by ADDRD (read output is addressed by ADDRC)</port>
	<port name="DID" type="input" width="1">Write data inputs addressed by ADDRD</port>
	<port name="ADDRA" type="input" width="6">Read address bus A</port>
	<port name="ADDRB" type="input" width="6">Read address bus B</port>
	<port name="ADDRC" type="input" width="6">Read address bus C</port>
	<port name="ADDRD" type="input" width="6">4-bit data write port, 1-bit data read port address bus D</port>
	<port name="WE" type="input" width="1">Write Enable</port>
	<port name="WCLK" type="input" width="1">Write clock (reads are asynchronous)</port>
	<attribute name="INIT_A" type="HEX" default="64'h0000000000000000" values="Any 64-bit value">Specifies the initial contents of the RAM on port A.</attribute>
	<attribute name="INIT_B" type="HEX" default="64'h0000000000000000" values="Any 64-bit value">Specifies the initial contents of the RAM on port B.</attribute>
	<attribute name="INIT_C" type="HEX" default="64'h0000000000000000" values="Any 64-bit value">Specifies the initial contents of the RAM on port C.</attribute>
	<attribute name="INIT_D" type="HEX" default="64'h0000000000000000" values="Any 64-bit value">Specifies the initial contents of the RAM on port D.</attribute>
</module>

<module name="RAMB18E1">
	<port name="ADDRARDADDR" type="input" width="14">Port A address input bus/Read address input bus.</port>
	<port name="ADDRBWRADDR" type="input" width="14">Port B address input bus/Write address input bus.</port>
	<port name="CLKARDCLK" type="input" width="1">Rising edge port A clock input/Read clock input.</port>
	<port name="CLKBWRCLK" type="input" width="1">Rising edge port B clock input/Write clock input.</port>
	<port name="DIADI" type="input" width="16">Port A data input bus/Data input bus addressed by WRADDR. When RAM_MODE="SDP", DIADI is the logical DI&lt;15:0&gt;.</port>
	<port name="DIBDI" type="input" width="16">Port B data input bus/Data input bus addressed by WRADDR. When RAM_MODE="SDP", DIBDI is the logical DI&lt;31:16&gt;.</port>
	<port name="DIPADIP" type="input" width="2">Port A parity data input bus/Data parity input bus addressed by WRADDR. When RAM_MODE="SDP", DIPADIP is the logical DIP&lt;1:0&gt;.</port>
	<port name="DIPBDIP" type="input" width="2">Port B parity data input bus/Data parity input bus addressed by WRADDR. When RAM_MODE="SDP", DIPBDIP is the logical DIP&lt;3:2&gt;.</port>
	<port name="DOADO" type="output" width="16">Port A data output bus/Data output bus addressed by RDADDR. When RAM_MODE="SDP", DOADO is the logical DO&lt;15:0&gt;.</port>
	<port name="DOBDO" type="output" width="16">Port B data output bus/Data output bus addressed by RDADDR. When RAM_MODE="SDP", DOBDO is the logical DO&lt;31:16&gt;.</port>
	<port name="DOPADOP" type="output" width="2">Port A parity data output bus/Data parity output bus addressed by RDADDR. When RAM_MODE="SDP", DOPADOP is the logical DOP&lt;1:0&gt;.</port>
	<port name="DOPBDOP" type="output" width="2">Port B parity data output bus/Data parity output bus addressed by RDADDR. When RAM_MODE="SDP", DOPBDOP is the logical DOP&lt;3:2&gt;.</port>
	<port name="ENARDEN" type="input" width="1">Port A RAM enable/Read enable.</port>
	<port name="ENBWREN" type="input" width="1">Port B RAM enable/Write enable.</port>
	<port name="REGCEAREGCE" type="input" width="1">Port A output register clock enable input/Output register clock enable input (valid only when DOA_REG=1).</port>
	<port name="REGCEB" type="input" width="1">Port B output register clock enable (valid only when DOB_REG=1 and RAM_MODE="TDP").</port>
	<port name="RSTRAMARSTRAM" type="input" width="1">Synchronous data latch set/reset to value indicated by SRVAL_A. RSTRAMARSTRAM sets/resets the BRAM data output latch when DO_REG=0 or 1. If DO_REG=1 there is a cycle of latency between the internal data latch node that is reset by RSTRAMARSTRAM and the DO output of the BRAM. This signal resets port A RAM output when RAM_MODE="TDP" and the entire RAM output when RAM_MODE="SDP".</port>
	<port name="RSTRAMB" type="input" width="1">Synchronous data latch set/reset to value indicated by SRVAL_B. RSTRAMB sets/resets the BRAM data output latch when DO_REG=0 or 1. If DO_REG=1 there is a cycle of latency between the internal data latch node that is reset by RSTRAMB and the DO output of the BRAM. Not used when RAM_MODE="SDP".</port>
	<port name="RSTREGARSTREG" type="input" width="1">Synchronous output register set/reset to value indicated by SRVAL_A. RSTREGARSTREG sets/resets the output register when DO_REG=1. RSTREG_PRIORITY_A determines if this signal gets priority over REGCEAREGCE. This signal resets port A output when RAM_MODE="TDP" and the entire output port when RAM_MODE="SDP".</port>
	<port name="RSTREGB" type="input" width="1">Synchronous output register set/reset to value indicated by SRVAL_B. RSTREGB sets/resets the output register when DO_REG=1. RSTREG_PRIORITY_B determines if this signal gets priority over REGCEB. Not used when RAM_MODE="SDP".</port>
	<port name="WEA" type="input" width="2">Port A byte-wide write enable. Not used when RAM_MODE="SDP". See User Guide for WEA mapping for different port widths.</port>
	<port name="WEBWE" type="input" width="4">Port B byte-wide write enable/Write enable. See User Guide for WEBWE mapping for different port widths.</port>
	<attribute name="RDADDR_COLLISION_HWCONFIG" type="STRING" default="DELAYED_WRITE" values="DELAYED_WRITE, PERFORMANCE">When set to "PERFORMANCE" allows for higher clock performance (frequency) in READ_FIRST mode. If using the same clock on both ports of the RAM with "PERFORMANCE" mode, the address overlap collision rules apply where in "DELAYED_WRITE" mode, you can safely use the BRAM without incurring collisions.</attribute>
	<attribute name="SIM_COLLISION_CHECK" type="STRING" default="ALL" values="ALL, GENERATE_X_ONLY, NONE, WARNING_ONLY">Allows modification of the simulation behavior so that if a memory collision occurs <br/>* "ALL" = warning produced and affected outputs/memory go unknown (X) <br/>* "WARNING_ONLY" = warning produced and affected outputs/memory retain last value <br/>* "GENERATE_X_ONLY" = no warning and affected outputs/memory go unknown (X) <br/>* "NONE" = no warning and affected outputs/memory retain last value NOTE: Use this setting carefully. Setting it to a value other than "ALL" can mask design problems during simulation.</attribute>
	<attribute name="DOA_REG" type="DECIMAL" default="0" values="0, 1">A value of 1 enables the output registers to the RAM enabling quicker clock-to-out from the RAM at the expense of an added clock cycle of read latency. A value of 0 allows a read in one clock cycle but will result in slower clock-to-out timing. Applies to port A/B in TDP mode and up to 18 lower bits (including parity bits) in SDP mode.</attribute>
	<attribute name="DOB_REG" type="DECIMAL" default="0" values="0, 1">A value of 1 enables the output registers to the RAM enabling quicker clock-to-out from the RAM at the expense of an added clock cycle of read latency. A value of 0 allows a read in one clock cycle but will result in slower clock-to-out timing. Applies to port A/B in TDP mode and up to 18 lower bits (including parity bits) in SDP mode.</attribute>
	<attribute name="INIT_A" type="HEX" default="18'h00000" values="18 bit HEX">Specifies the initial value on the port output after configuration. Applies to Port A/B in TDP mode and up to 18 lower bits (including parity bits) in SDP mode.</attribute>
	<attribute name="INIT_B" type="HEX" default="18'h00000" values="18 bit HEX">Specifies the initial value on the port output after configuration. Applies to Port A/B in TDP mode and up to 18 lower bits (including parity bits) in SDP mode.</attribute>
	<attribute name="INIT_00" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_01" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_02" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_03" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_04" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_05" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_06" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_07" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_08" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_09" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_0A" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_0B" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_0C" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_0D" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_0E" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_0F" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_10" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_11" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_12" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_13" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_14" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_15" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_16" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_17" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_18" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_19" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_1A" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_1B" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_1C" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_1D" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_1E" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_1F" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_20" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_21" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_22" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_23" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_24" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_25" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_26" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_27" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_28" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_29" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_2A" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_2B" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_2C" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_2D" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_2E" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_2F" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_30" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_31" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_32" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_33" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_34" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_35" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_36" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_37" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_38" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_39" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_3A" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_3B" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_3C" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_3D" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_3E" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_3F" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 16KB data memory array.</attribute>
	<attribute name="INIT_FILE" type="STRING" default="" values="String representing file name and location">File name of file used to specify initial RAM contents.</attribute>
	<attribute name="INITP_00" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 2KB parity data memory array.</attribute>
	<attribute name="INITP_01" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 2KB parity data memory array.</attribute>
	<attribute name="INITP_02" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 2KB parity data memory array.</attribute>
	<attribute name="INITP_03" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 2KB parity data memory array.</attribute>
	<attribute name="INITP_04" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 2KB parity data memory array.</attribute>
	<attribute name="INITP_05" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 2KB parity data memory array.</attribute>
	<attribute name="INITP_06" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 2KB parity data memory array.</attribute>
	<attribute name="INITP_07" type="HEX" default="256'h0000000000000000000000000000000000000000000000000000000000000000" values="256 bit HEX">Allows specification of the initial contents of the 2KB parity data memory array.</attribute>
	<attribute name="RAM_MODE" type="STRING" default="TDP" values="TDP, SDP">Selects simple dual port (SDP) or true dual port (TDP) mode.</attribute>
	<attribute name="READ_WIDTH_A" type="DECIMAL" default="0" values="0, 1, 2, 4, 9, 18, 36, 72">Specifies the desired data width for a read on Port A, including parity bits. This value must be 0 if the Port A is not used. Otherwise, it should be set to the desired port width. In "SDP" mode, this is the read width including parity bits.</attribute>
	<attribute name="READ_WIDTH_B" type="DECIMAL" default="0" values="0, 1, 2, 4, 9, 18">Specifies the desired data width for a read on Port B including parity bits. This value must be 0 if the Port B is not used. Otherwise, it should be set to the desired port width. Not used for "SDP" mode.</attribute>
	<attribute name="RSTREG_PRIORITY_A" type="STRING" default="RSTREG" values="RSTREG, REGCE">Selects register priority for RSTREG or REGCE. Applies to port A/B in TDP mode and up to 18 lower bits (including parity bits) in SDP mode.</attribute>
	<attribute name="RSTREG_PRIORITY_B" type="STRING" default="RSTREG" values="RSTREG, REGCE">Selects register priority for RSTREG or REGCE. Applies to port A/B in TDP mode and up to 18 lower bits (including parity bits) in SDP mode.</attribute>
	<attribute name="SIM_DEVICE" type="STRING" default="7SERIES" values="7SERIES">Must be set to "7SERIES" in order to exhibit proper simulation behavior under all conditions.</attribute>
	<attribute name="SRVAL_A" type="HEX" default="18'h00000" values="18 bit HEX">Specifies the output value of the RAM upon assertion of the synchronous reset (RSTREG) signal.</attribute>
	<attribute name="SRVAL_B" type="HEX" default="18'h00000" values="18 bit HEX">Specifies the output value of the RAM upon assertion of the synchronous reset (RSTREG) signal.</attribute>
	<attribute name="WRITE_MODE_A" type="STRING" default="WRITE_FIRST" values="WRITE_FIRST, NO_CHANGE, READ_FIRST">Specifies output behavior of the port being written to. <br/>* "WRITE_FIRST" = written value appears on output port of the RAM <br/>* "READ_FIRST" = previous RAM contents for that memory location appear on the output port <br/>* "NO_CHANGE" = previous value on the output port remains the same. When RAM_MODE="SDP", WRITE_MODE can not be set to "NO_CHANGE". For simple dual port implementations you should set this attribute to "READ_FIRST" if using the same clock on both ports, or set it to "WRITE_FIRST" if using different clocks. This generally yields an improved collision or address overlap behavior.</attribute>
	<attribute name="WRITE_MODE_B" type="STRING" default="WRITE_FIRST" values="WRITE_FIRST, NO_CHANGE, READ_FIRST">Specifies output behavior of the port being written to. <br/>* "WRITE_FIRST" = written value appears on output port of the RAM <br/>* "READ_FIRST" = previous RAM contents for that memory location appear on the output port <br/>* "NO_CHANGE" = previous value on the output port remains the same. When RAM_MODE="SDP", WRITE_MODE can not be set to "NO_CHANGE". For simple dual port implementations you should set this attribute to "READ_FIRST" if using the same clock on both ports, or set it to "WRITE_FIRST" if using different clocks. This generally yields an improved collision or address overlap behavior.</attribute>
	<attribute name="WRITE_WIDTH_A" type="DECIMAL" default="0" values="0, 1, 2, 4, 9, 18">Specifies the desired data width for a write to Port A including parity bits. This value must be 0 if the port is not used. Otherwise should be set to the desired write width. Not used in SDP mode.</attribute>
	<attribute name="WRITE_WIDTH_B" type="DECIMAL" default="0" values="0, 1, 2, 4, 9, 18, 36, 72">Specifies the desired data width for a write to Port B including parity bits. This value must be 0 if the port is not used. Otherwise should be set to the desired write width. In SDP mode, this is the write width including parity bits.</attribute>
</module>

<module name="RAMB36E1">
	<port name="ADDRARDADDR" type="input" width="16">Port A address input bus/Read address input bus.</port>
	<port name="ADDRBWRADDR" type="input" width="16">Port B address input bus/Write address input bus.</port>
	<port name="CASCADEINA" type="input" width="1">Port A cascade input. Never use when RAM_MODE="SDP".</port>
	<port name="CASCADEINB" type="input" width="1">Port B cascade input. Never use when RAM_MODE="SDP".</port>
	<port name="CASCADEOUTA" type="output" width="1">Port A cascade output. Never use when RAM_MODE="SDP".</port>
	<port name="CASCADEOUTB" type="output" width="1">Port B cascade output. Never use when RAM_MODE="SDP".</port>
	<port name="CLKARDCLK" type="input" width="1">Rising edge port A clock input/Read clock input.</port>
	<port name="CLKBWRCLK" type="input" width="1">Rising edge port B clock input/Write clock input.</port>
	<port name="DBITERR" type="output" width="1">Status output from ECC function to indicate a double bit error was detected. EN_ECC_READ needs to be TRUE in order to use this functionality. Not used when RAM_MODE="TDP".</port>
	<port name="DIADI" type="input" width="32">Port A data input bus/Data input bus addressed by WRADDR. When RAM_MODE="SDP", DIADI is the logical DI&lt;31:0&gt;.</port>
	<port name="DIBDI" type="input" width="32">Port B data input bus/Data input bus addressed by WRADDR. When RAM_MODE="SDP", DIBDI is the logical DI&lt;63:32&gt;.</port>
	<port name="DIPADIP" type="input" width="4">Port A parity data input bus/Data parity input bus addressed by WRADDR. When RAM_MODE="SDP", DIPADIP is the logical DIP&lt;3:0&gt;.</port>
	<port name="DIPBDIP" type="input" width="4">Port B parity data input bus/Data parity input bus addressed by WRADDR. When RAM_MODE="SDP", DIPBDIP is the logical DIP&lt;7:4&gt;.</port>
	<port name="DOADO" type="output" width="32">Port A data output bus/Data output bus addressed by RDADDR. When RAM_MODE="SDP", DOADO is the logical DO&lt;31:0&gt;.</port>
	<port name="DOBDO" type="output" width="32">Port B data output bus/Data output bus addressed by RDADDR. When RAM_MODE="SDP", DOBDO is the logical DO&lt;63:32&gt;.</port>
	<port name="DOPADOP" type="output" width="4">Port A parity data output bus/Data parity output bus addressed by RDADDR. When RAM_MODE="SDP", DOPADOP is the logical DOP&lt;3:0&gt;.</port>
	<port name="DOPBDOP" type="output" width="4">Port B parity data output bus/Data parity output bus addressed by RDADDR. When RAM_MODE="SDP", DOPBDOP is the logical DOP&lt;7:4&gt;.</port>
	<port name="ECCPARITY" type="output" width="8">8-bit data generated by the ECC encoder used by the ECC decoder for memory error detection and correction. Not used if RAM_MODE="TDP".</port>
	<port name="ENARDEN" type="input" width="1">Port A RAM enable/Read enable.</port>
	<port name="ENBWREN" type="input" width="1">Port B RAM enable/Write enable.</port>
	<port name="INJECTDBITERR" type="input" width="1">Inject a double bit error if ECC feature is used.</port>
	<port name="INJECTSBITERR" type="input" width="1">Inject a single bit error if ECC feature is used.</port>
	<port name="RDADDRECC" type="output" width="9">ECC read address. Not used when RAM_MODE="TDP".</port>
	<port name="REGCEAREGCE" type="input" width="1">Port A output register clock enable input/Output register clock enable input (valid only when DO_REG=1).</port>
	<port name="REGCEB" type="input" width="1">Port B output register clock enable (valid only when DO_REG=1 and RAM_MODE="TDP").</port>
	<port name="RSTRAMARSTRAM" type="input" width="1">Synchronous data latch set/reset to value indicated by SRVAL_A. RSTRAMARSTRAM sets/resets the BRAM data output latch when DO_REG=0 or 1. If DO_REG=1 there is a cycle of latency between the internal data latch node that is reset by RSTRAMARSTRAM and the DO output of the BRAM. This signal resets port A RAM output when RAM_MODE="TDP" and the entire RAM output when RAM_MODE="SDP".</port>
	<port name="RSTRAMB" type="input" width="1">Synchronous data latch set/reset to value indicated by SRVAL_B. RSTRAMB sets/resets the BRAM data output latch when DO_REG=0 or 1. If DO_REG=1 there is a cycle of latency between the internal data latch node that is reset by RSTRAMB and the DO output of the BRAM. Not used when RAM_MODE="SDP".</port>
	<port name="RSTREGARSTREG" type="input" width="1">Synchronous output register set/reset to value indicated by SRVAL_A. RSTREGARSTREG sets/resets the output register when DO_REG=1. RSTREG_PRIORITY_A determines if this signal gets priority over REGCEAREGCE. This signal resets port A output when RAM_MODE="TDP" and the entire output port when RAM_MODE="SDP".</port>
	<port name="RSTREGB" type="input" width="1">Synchronous output register set/reset to value indicated by SRVAL_B. RSTREGB sets/resets the output register when DO_REG=1. RSTREG_PRIORITY_B determines if this signal gets priority over REGCEB. Not used when RAM_MODE="SDP".</port>
	<port name="SBITERR" type="output" width="1">Status output from ECC function to indicate a single bit error was detected. EN_ECC_READ needs to be TRUE in order to use this functionality. Not used when RAM_MODE="TDP".</port>
	<port name="WEA" type="input" width="4">Port A byte-wide write enable. Not used when RAM_MODE="SDP". See User Guide for WEA mapping for different port widths.</port>
	<port name="WEBWE" type="input" width="8">Port B byte-wide write enable/Write enable. See User Guide for WEBWE mapping for different port widths.</port>
	<attribute name="RDADDR_COLLISION_HWCONFIG" type="STRING" default="DELAYED_WRITE" values="DELAYED_WRITE, PERFORMANCE">When set to "PERFORMANCE" allows for higher clock performance (frequency) in READ_FIRST mode. If using the same clock on both ports of the RAM with "PERFORMANCE" mode, the address overlap collision rules apply where in "DELAYED_WRITE" mode, you can safely use the BRAM without incurring collisions.</attribute>
	<attribute name="SIM_COLLISION_CHECK" type="STRING" default="ALL" values="ALL, GENERATE_X_ONLY, NONE, WARNING_ONLY">Allows modification of the simulation behavior so that if a memory collision occurs <br/>* "ALL" = warning produced and affected outputs/memory go unknown (X) <br/>* "WARNING_ONLY" = warning produced and affected outputs/memory retain last value <br/>* "GENERATE_X_ONLY" = no warning and affected outputs/memory go unknown (X) <br/>* "NONE" = no warning and affected outputs/memory retain last value NOTE: Use this setting carefully. Setting it to a value other than "ALL" can mask design problems during simulation.</attribute>
	<attribute name="DOA_REG" type="DECIMAL" default="0" values="0, 1">A value of 1 enables the output registers to the RAM, which gives you quicker clock-to-out from the RAM at the expense of an added clock cycle of read latency. A value of 0 allows a read-in-one clock cycle but will result in slower clock-to-out timing. The number of registers activated is the same as the port width and includes parity bits. In SDP mode, DOA_REG and DOB_REG should always be set to the same value.</attribute>
	<attribute name="DOB_REG" type="DECIMAL" default="0" values="0, 1">A value of 1 enables the output registers to the RAM, which gives you quicker clock-to-out from the RAM at the expense of an added clock cycle of read latency. A value of 0 allows a read-in-one clock cycle but will result in slower clock-to-out timing. The number of registers activated is the same as the port width and includes parity bits. In SDP mode, DOA_REG and DOB_REG should always be set to the same value.</attribute>
	<attribute name="EN_ECC_READ" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Enable the ECC decoder circuitry.</attribute>
	<attribute name="EN_ECC_WRITE" type="BOOLEAN" default="FALSE" values="FALSE, TRUE">Enable the ECC encoder circuitry.</attribute>
	<attribute name="INIT_A" type="HEX" default="36'h000000000" values="36 bit HEX">Specifies the initial value on the port output after configuration. In SDP mode, INIT_A and INIT_B should always be set to the same value.</attribute>
	<attribute name="INIT_B" type="HEX" default="36'h000000000" values="36 bit HEX">Specifies the initial value on the port output after configuration. In SDP mode, INIT_A and INIT_B should always be set to the same value.</attribute>
</module>

<module name="SRL16E">
	<port name="Q" type="output" width="1">Shift register data output</port>
	<port name="D" type="input" width="1">Shift register data input</port>
	<port name="CLK" type="input" width="1">Clock</port>
	<port name="CE" type="input" width="1">Active high clock enable</port>
	<port name="A0" type="input" width="1">Select[0] input</port>
	<port name="A1" type="input" width="1">Select[1] input</port>
	<port name="A2" type="input" width="1">Select[2] input</port>
	<port name="A3" type="input" width="1">Select[3] input</port>
	<attribute name="INIT" type="HEX" default="16'h0000" values="Any 16-Bit Value">Sets the initial value of content and output of shift register after configuration.</attribute>
</module>

<module name="SRLC32E">
	<port name="Q" type="output" width="1">Shift register data output</port>
	<port name="Q31" type="output" width="1">Shift register cascaded output (connect to the D input of a subsequent SRLC32E)</port>
	<port name="D" type="input" width="1">Shift register data input</port>
	<port name="CLK" type="input" width="1">Clock</port>
	<port name="CE" type="input" width="1">Active high clock enable</port>
	<port name="A" type="input" width="5">Dynamic depth selection of the SRL A=00000 ==&gt; 1-bit shift length A=11111 ==&gt; 32-bit shift length</port>
	<attribute name="INIT" type="HEX" default="32'h00000000" values="Any 32-Bit Value">Specifies the initial shift pattern of the SRLC32E.</attribute>
</module>

<module name="STARTUPE2">
	<port name="CFGCLK" type="output" width="1">Configuration main clock output</port>
	<port name="CFGMCLK" type="output" width="1">Configuration internal oscillator clock output</port>
	<port name="CLK" type="input" width="1">User start-up clock input</port>
	<port name="EOS" type="output" width="1">Active high output signal indicating the End Of Startup.</port>
	<port name="GSR" type="input" width="1">Global Set/Reset input (GSR cannot be used for the port name)</port>
	<port name="GTS" type="input" width="1">Global 3-state input (GTS cannot be used for the port name)</port>
	<port name="KEYCLEARB" type="input" width="1">Clear AES Decrypter Key input from Battery-Backed RAM (BBRAM)</port>
	<port name="PACK" type="input" width="1">PROGRAM acknowledge input</port>
	<port name="PREQ" type="output" width="1">PROGRAM request to fabric output</port>
	<port name="USRCCLKO" type="input" width="1">User CCLK input</port>
	<port name="USRCCLKTS" type="input" width="1">User CCLK 3-state enable input</port>
	<port name="USRDONEO" type="input" width="1">User DONE pin output control</port>
	<port name="USRDONETS" type="input" width="1">User DONE 3-state enable output</port>
	<attribute name="PROG_USR" type="STRING" default="FALSE" values="FALSE, TRUE">Activate program event security feature. Requires encrypted bitstreams.</attribute>
	<attribute name="SIM_CCLK_FREQ" type="FLOAT (nS)" default="0.0" values="0.0 to 10.0">Set the Configuration Clock Frequency(ns) for simulation.</attribute>
</module>

<module name="USR_ACCESSE2">
	<port name="CFGCLK" type="output" width="1">Configuration Clock output</port>
	<port name="DATA" type="output" width="32">Configuration Data output</port>
	<port name="DATAVALID" type="output" width="1">Active high data valid output</port>
</module>

<module name="XADC">
	<port name="ALM" type="output" width="8">Output alarm for temperature, Vccint, Vccaux and Vccbram. <br/>* ALM[0] - XADC temperature sensor alarm output. <br/>* ALM[1] - XADC Vccint sensor alarm output. <br/>* ALM[2] - XADC Vccaux sensor alarm output. <br/>* ALM[3] - XADC Vccbram sensor alarm output. <br/>* ALM[6:4] - Not defined.</port>
	<port name="BUSY" type="output" width="1">ADC busy signal. This signal transitions High during an ADC conversion. This signal also transitions High for an extended period during an ADC or sensor calibration.</port>
	<port name="CHANNEL" type="output" width="5">Channel selection outputs. The ADC input MUX channel selection for the current ADC conversion is placed on these outputs at the end of an ADC conversion.</port>
	<port name="CONVST" type="input" width="1">Convert start input. This input controls the sampling instant on the ADC(s) input and is only used in event mode timing. This input comes from the general-purpose interconnect in the FPGA logic.</port>
	<port name="CONVSTCLK" type="input" width="1">Convert start clock input. This input is connected to a clock net. Like CONVST, this input controls the sampling instant on the ADC(s) inputs and is only used in event mode timing. This input comes from the local clock distribution network in the FPGA logic. Thus, for the best control over the sampling instant (delay and jitter), a global clock input can be used as the CONVST source.</port>
	<port name="DADDR" type="input" width="7">Address bus for the dynamic reconfiguration port.</port>
	<port name="DCLK" type="input" width="1">Clock input for the dynamic reconfiguration port.</port>
	<port name="DEN" type="input" width="1">Enable signal for the dynamic reconfiguration port.</port>
	<port name="DI" type="input" width="16">Input data bus for the dynamic reconfiguration port.</port>
	<port name="DO" type="output" width="16">Output data bus for dynamic reconfiguration port.</port>
	<port name="DRDY" type="output" width="1">Data ready signal for the dynamic reconfiguration port.</port>
	<port name="DWE" type="input" width="1">Write enable for the dynamic reconfiguration port.</port>
	<port name="EOC" type="output" width="1">End of Conversion signal. This signal transitions to an active High at the end of an ADC conversion when the measurement is written to the status registers.</port>
	<port name="EOS" type="output" width="1">End of Sequence. This signal transitions to active High when the measurement data from the last channel in an automatic channel sequence is written to the status registers.</port>
	<port name="JTAGBUSY" type="output" width="1">Used to indicate that a JTAG DRP transaction is in progress.</port>
	<port name="JTAGLOCKED" type="output" width="1">Indicates that a DRP port lock request has been made by the JTAG interface. This signal is also used to indicate that the DRP is ready for access (when Low).</port>
	<port name="JTAGMODIFIED" type="output" width="1">Used to indicate that a JTAG Write to the DRP has occurred.</port>
	<port name="MUXADDR" type="output" width="5">These outputs are used in external multiplexer mode. They indicate the address of the next channel in a sequence to be converted. They provide the channel address for an external multiplexer.</port>
	<port name="OT" type="output" width="1">Over-Temperature alarm</port>
	<port name="RESET" type="input" width="1">Reset signal for the XADC control logic.</port>
	<port name="VAUXN" type="input" width="16">N-side auxiliary analog input</port>
	<port name="VAUXP" type="input" width="16">P-side auxiliary analog input</port>
	<port name="VN" type="input" width="1">N-side analog input</port>
	<port name="VP" type="input" width="1">P-side analog input</port>
	<attribute name="INIT_4A" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Sequence register 2</attribute>
	<attribute name="INIT_4B" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Sequence register 3</attribute>
	<attribute name="INIT_4C" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Sequence register 4</attribute>
	<attribute name="INIT_4D" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Sequence register 5</attribute>
	<attribute name="INIT_4E" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Sequence register 6</attribute>
	<attribute name="INIT_4F" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Sequence register 7</attribute>
	<attribute name="INIT_5C" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Vbram lower alarm threshold</attribute>
	<attribute name="INIT_40" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Configuration register 0</attribute>
	<attribute name="INIT_41" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Configuration register 1</attribute>
	<attribute name="INIT_42" type="HEX" default="16'h0800" values="16'h0000 to 16'hffff">Configuration register 2</attribute>
	<attribute name="INIT_43" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Test register 0</attribute>
	<attribute name="INIT_44" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Test register 1</attribute>
	<attribute name="INIT_45" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Test register 2</attribute>
	<attribute name="INIT_46" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Test register 3</attribute>
	<attribute name="INIT_47" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Test register 4</attribute>
	<attribute name="INIT_48" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Sequence register 0</attribute>
	<attribute name="INIT_49" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Sequence register 1</attribute>
	<attribute name="INIT_50" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Alarm limit register 0</attribute>
	<attribute name="INIT_51" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Alarm limit register 1</attribute>
	<attribute name="INIT_52" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Alarm limit register 2</attribute>
	<attribute name="INIT_53" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Alarm limit register 3</attribute>
	<attribute name="INIT_54" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Alarm limit register 4</attribute>
	<attribute name="INIT_55" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Alarm limit register 5</attribute>
	<attribute name="INIT_56" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Alarm limit register 6</attribute>
	<attribute name="INIT_57" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Alarm limit register 7</attribute>
	<attribute name="INIT_58" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Vbram upper alarm threshold</attribute>
	<attribute name="INIT_59" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Reserved for future use</attribute>
	<attribute name="INIT_5A" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Reserved for future use</attribute>
	<attribute name="INIT_5B" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Reserved for future use</attribute>
	<attribute name="INIT_5D" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Reserved for future use</attribute>
	<attribute name="INIT_5E" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Reserved for future use</attribute>
	<attribute name="INIT_5F" type="HEX" default="16'h0000" values="16'h0000 to 16'hffff">Reserved for future use</attribute>
	<attribute name="SIM_DEVICE" type="STRING" default="7SERIES" values="7SERIES, ZYNQ">Selects target device to allow for proper simulation.</attribute>
	<attribute name="SIM_MONITOR_FILE" type="STRING" default="design.txt" values="String representing file name and location">Specify the file name (and directory if different from simulation directory) of file containing analog voltage and temperature data for XADC simulation behavior.</attribute>
</module>
</xml>