
ADC Test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000322  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00000322  00000396  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  0000039e  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000003d0  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000b8  00000000  00000000  0000040c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000d16  00000000  00000000  000004c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000085f  00000000  00000000  000011da  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000007ae  00000000  00000000  00001a39  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000190  00000000  00000000  000021e8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000456  00000000  00000000  00002378  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000005e8  00000000  00000000  000027ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000b0  00000000  00000000  00002db6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e2 e2       	ldi	r30, 0x22	; 34
  68:	f3 e0       	ldi	r31, 0x03	; 3
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a8 36       	cpi	r26, 0x68	; 104
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>
  76:	0e 94 20 01 	call	0x240	; 0x240 <main>
  7a:	0c 94 8f 01 	jmp	0x31e	; 0x31e <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
  82:	93 9a       	sbi	0x12, 3	; 18
  84:	00 c0       	rjmp	.+0      	; 0x86 <toggle_e+0x4>
  86:	93 98       	cbi	0x12, 3	; 18
  88:	08 95       	ret

0000008a <lcd_write>:
  8a:	cf 93       	push	r28
  8c:	c8 2f       	mov	r28, r24
  8e:	66 23       	and	r22, r22
  90:	11 f0       	breq	.+4      	; 0x96 <lcd_write+0xc>
  92:	a8 9a       	sbi	0x15, 0	; 21
  94:	01 c0       	rjmp	.+2      	; 0x98 <lcd_write+0xe>
  96:	a8 98       	cbi	0x15, 0	; 21
  98:	92 98       	cbi	0x12, 2	; 18
  9a:	8c 9a       	sbi	0x11, 4	; 17
  9c:	8d 9a       	sbi	0x11, 5	; 17
  9e:	8e 9a       	sbi	0x11, 6	; 17
  a0:	8f 9a       	sbi	0x11, 7	; 17
  a2:	97 98       	cbi	0x12, 7	; 18
  a4:	96 98       	cbi	0x12, 6	; 18
  a6:	95 98       	cbi	0x12, 5	; 18
  a8:	94 98       	cbi	0x12, 4	; 18
  aa:	cc 23       	and	r28, r28
  ac:	0c f4       	brge	.+2      	; 0xb0 <lcd_write+0x26>
  ae:	97 9a       	sbi	0x12, 7	; 18
  b0:	c6 fd       	sbrc	r28, 6
  b2:	96 9a       	sbi	0x12, 6	; 18
  b4:	c5 fd       	sbrc	r28, 5
  b6:	95 9a       	sbi	0x12, 5	; 18
  b8:	c4 fd       	sbrc	r28, 4
  ba:	94 9a       	sbi	0x12, 4	; 18
  bc:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
  c0:	97 98       	cbi	0x12, 7	; 18
  c2:	96 98       	cbi	0x12, 6	; 18
  c4:	95 98       	cbi	0x12, 5	; 18
  c6:	94 98       	cbi	0x12, 4	; 18
  c8:	c3 fd       	sbrc	r28, 3
  ca:	97 9a       	sbi	0x12, 7	; 18
  cc:	c2 fd       	sbrc	r28, 2
  ce:	96 9a       	sbi	0x12, 6	; 18
  d0:	c1 fd       	sbrc	r28, 1
  d2:	95 9a       	sbi	0x12, 5	; 18
  d4:	c0 fd       	sbrc	r28, 0
  d6:	94 9a       	sbi	0x12, 4	; 18
  d8:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
  dc:	94 9a       	sbi	0x12, 4	; 18
  de:	95 9a       	sbi	0x12, 5	; 18
  e0:	96 9a       	sbi	0x12, 6	; 18
  e2:	97 9a       	sbi	0x12, 7	; 18
  e4:	cf 91       	pop	r28
  e6:	08 95       	ret

000000e8 <lcd_read>:
  e8:	88 23       	and	r24, r24
  ea:	11 f0       	breq	.+4      	; 0xf0 <lcd_read+0x8>
  ec:	a8 9a       	sbi	0x15, 0	; 21
  ee:	01 c0       	rjmp	.+2      	; 0xf2 <lcd_read+0xa>
  f0:	a8 98       	cbi	0x15, 0	; 21
  f2:	92 9a       	sbi	0x12, 2	; 18
  f4:	8c 98       	cbi	0x11, 4	; 17
  f6:	8d 98       	cbi	0x11, 5	; 17
  f8:	8e 98       	cbi	0x11, 6	; 17
  fa:	8f 98       	cbi	0x11, 7	; 17
  fc:	93 9a       	sbi	0x12, 3	; 18
  fe:	00 c0       	rjmp	.+0      	; 0x100 <lcd_read+0x18>
 100:	84 9b       	sbis	0x10, 4	; 16
 102:	02 c0       	rjmp	.+4      	; 0x108 <lcd_read+0x20>
 104:	80 e1       	ldi	r24, 0x10	; 16
 106:	01 c0       	rjmp	.+2      	; 0x10a <lcd_read+0x22>
 108:	80 e0       	ldi	r24, 0x00	; 0
 10a:	85 99       	sbic	0x10, 5	; 16
 10c:	80 62       	ori	r24, 0x20	; 32
 10e:	86 99       	sbic	0x10, 6	; 16
 110:	80 64       	ori	r24, 0x40	; 64
 112:	87 99       	sbic	0x10, 7	; 16
 114:	80 68       	ori	r24, 0x80	; 128
 116:	93 98       	cbi	0x12, 3	; 18
 118:	00 c0       	rjmp	.+0      	; 0x11a <lcd_read+0x32>
 11a:	93 9a       	sbi	0x12, 3	; 18
 11c:	00 c0       	rjmp	.+0      	; 0x11e <lcd_read+0x36>
 11e:	84 99       	sbic	0x10, 4	; 16
 120:	81 60       	ori	r24, 0x01	; 1
 122:	85 99       	sbic	0x10, 5	; 16
 124:	82 60       	ori	r24, 0x02	; 2
 126:	86 99       	sbic	0x10, 6	; 16
 128:	84 60       	ori	r24, 0x04	; 4
 12a:	87 99       	sbic	0x10, 7	; 16
 12c:	88 60       	ori	r24, 0x08	; 8
 12e:	93 98       	cbi	0x12, 3	; 18
 130:	08 95       	ret

00000132 <lcd_waitbusy>:
 132:	80 e0       	ldi	r24, 0x00	; 0
 134:	0e 94 74 00 	call	0xe8	; 0xe8 <lcd_read>
 138:	88 23       	and	r24, r24
 13a:	dc f3       	brlt	.-10     	; 0x132 <lcd_waitbusy>
 13c:	00 c0       	rjmp	.+0      	; 0x13e <lcd_waitbusy+0xc>
 13e:	80 e0       	ldi	r24, 0x00	; 0
 140:	0e 94 74 00 	call	0xe8	; 0xe8 <lcd_read>
 144:	08 95       	ret

00000146 <lcd_command>:
 146:	cf 93       	push	r28
 148:	c8 2f       	mov	r28, r24
 14a:	0e 94 99 00 	call	0x132	; 0x132 <lcd_waitbusy>
 14e:	60 e0       	ldi	r22, 0x00	; 0
 150:	8c 2f       	mov	r24, r28
 152:	0e 94 45 00 	call	0x8a	; 0x8a <lcd_write>
 156:	cf 91       	pop	r28
 158:	08 95       	ret

0000015a <lcd_clrscr>:
 15a:	81 e0       	ldi	r24, 0x01	; 1
 15c:	0e 94 a3 00 	call	0x146	; 0x146 <lcd_command>
 160:	08 95       	ret

00000162 <lcd_putc>:
 162:	cf 93       	push	r28
 164:	c8 2f       	mov	r28, r24
 166:	0e 94 99 00 	call	0x132	; 0x132 <lcd_waitbusy>
 16a:	ca 30       	cpi	r28, 0x0A	; 10
 16c:	49 f4       	brne	.+18     	; 0x180 <lcd_putc+0x1e>
 16e:	80 34       	cpi	r24, 0x40	; 64
 170:	10 f0       	brcs	.+4      	; 0x176 <lcd_putc+0x14>
 172:	80 e0       	ldi	r24, 0x00	; 0
 174:	01 c0       	rjmp	.+2      	; 0x178 <lcd_putc+0x16>
 176:	80 e4       	ldi	r24, 0x40	; 64
 178:	80 58       	subi	r24, 0x80	; 128
 17a:	0e 94 a3 00 	call	0x146	; 0x146 <lcd_command>
 17e:	04 c0       	rjmp	.+8      	; 0x188 <lcd_putc+0x26>
 180:	61 e0       	ldi	r22, 0x01	; 1
 182:	8c 2f       	mov	r24, r28
 184:	0e 94 45 00 	call	0x8a	; 0x8a <lcd_write>
 188:	cf 91       	pop	r28
 18a:	08 95       	ret

0000018c <lcd_puts>:
 18c:	cf 93       	push	r28
 18e:	df 93       	push	r29
 190:	ec 01       	movw	r28, r24
 192:	21 96       	adiw	r28, 0x01	; 1
 194:	fc 01       	movw	r30, r24
 196:	80 81       	ld	r24, Z
 198:	88 23       	and	r24, r24
 19a:	29 f0       	breq	.+10     	; 0x1a6 <lcd_puts+0x1a>
 19c:	0e 94 b1 00 	call	0x162	; 0x162 <lcd_putc>
 1a0:	89 91       	ld	r24, Y+
 1a2:	81 11       	cpse	r24, r1
 1a4:	fb cf       	rjmp	.-10     	; 0x19c <lcd_puts+0x10>
 1a6:	df 91       	pop	r29
 1a8:	cf 91       	pop	r28
 1aa:	08 95       	ret

000001ac <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 1ac:	1f 93       	push	r17
 1ae:	cf 93       	push	r28
 1b0:	df 93       	push	r29
 1b2:	18 2f       	mov	r17, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 1b4:	a0 9a       	sbi	0x14, 0	; 20
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
 1b6:	8a 9a       	sbi	0x11, 2	; 17
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 1b8:	8b 9a       	sbi	0x11, 3	; 17
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 1ba:	8c 9a       	sbi	0x11, 4	; 17
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 1bc:	8d 9a       	sbi	0x11, 5	; 17
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 1be:	8e 9a       	sbi	0x11, 6	; 17
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 1c0:	8f 9a       	sbi	0x11, 7	; 17
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 1c2:	80 ea       	ldi	r24, 0xA0	; 160
 1c4:	9f e0       	ldi	r25, 0x0F	; 15
 1c6:	01 97       	sbiw	r24, 0x01	; 1
 1c8:	f1 f7       	brne	.-4      	; 0x1c6 <lcd_init+0x1a>
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
    }
    delay(16000);        /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);  // _BV(LCD_FUNCTION)>>4;
 1ca:	95 9a       	sbi	0x12, 5	; 18
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
 1cc:	94 9a       	sbi	0x12, 4	; 18
    lcd_e_toggle();
 1ce:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 1d2:	80 ee       	ldi	r24, 0xE0	; 224
 1d4:	94 e0       	ldi	r25, 0x04	; 4
 1d6:	01 97       	sbiw	r24, 0x01	; 1
 1d8:	f1 f7       	brne	.-4      	; 0x1d6 <lcd_init+0x2a>
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
    lcd_e_toggle();
    delay(4992);         /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
 1da:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 1de:	c0 e1       	ldi	r28, 0x10	; 16
 1e0:	d0 e0       	ldi	r29, 0x00	; 0
 1e2:	ce 01       	movw	r24, r28
 1e4:	01 97       	sbiw	r24, 0x01	; 1
 1e6:	f1 f7       	brne	.-4      	; 0x1e4 <lcd_init+0x38>
    /* repeat last command */ 
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
 1e8:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 1ec:	ce 01       	movw	r24, r28
 1ee:	01 97       	sbiw	r24, 0x01	; 1
 1f0:	f1 f7       	brne	.-4      	; 0x1ee <lcd_init+0x42>
    /* repeat last command a third time */
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
 1f2:	94 98       	cbi	0x12, 4	; 18
    lcd_e_toggle();
 1f4:	0e 94 41 00 	call	0x82	; 0x82 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 1f8:	21 97       	sbiw	r28, 0x01	; 1
 1fa:	f1 f7       	brne	.-4      	; 0x1f8 <lcd_init+0x4c>
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
 1fc:	88 e2       	ldi	r24, 0x28	; 40
 1fe:	0e 94 a3 00 	call	0x146	; 0x146 <lcd_command>
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
 202:	88 e0       	ldi	r24, 0x08	; 8
 204:	0e 94 a3 00 	call	0x146	; 0x146 <lcd_command>
    lcd_clrscr();                           /* display clear                */ 
 208:	0e 94 ad 00 	call	0x15a	; 0x15a <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
 20c:	86 e0       	ldi	r24, 0x06	; 6
 20e:	0e 94 a3 00 	call	0x146	; 0x146 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
 212:	81 2f       	mov	r24, r17
 214:	0e 94 a3 00 	call	0x146	; 0x146 <lcd_command>

}/* lcd_init */
 218:	df 91       	pop	r29
 21a:	cf 91       	pop	r28
 21c:	1f 91       	pop	r17
 21e:	08 95       	ret

00000220 <adc_init>:
#include <avr/delay.h>

void adc_init()
{
	// AREF = AVcc
	ADMUX = (1<<REFS0);
 220:	80 e4       	ldi	r24, 0x40	; 64
 222:	87 b9       	out	0x07, r24	; 7
	
	// ADC Enable and prescaler of 128
	// 16000000/128 = 125000
	ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
 224:	87 e8       	ldi	r24, 0x87	; 135
 226:	86 b9       	out	0x06, r24	; 6
 228:	08 95       	ret

0000022a <adc_read>:
{
	// select the corresponding channel 0~7
	// ANDing with ’7? will always keep the value
	// of ‘ch’ between 0 and 7
	ch &= 0b00000111;  // AND operation with 7
	ADMUX = (ADMUX & 0xF8)|ch; // clears the bottom 3 bits before ORing
 22a:	97 b1       	in	r25, 0x07	; 7
 22c:	98 7f       	andi	r25, 0xF8	; 248
 22e:	87 70       	andi	r24, 0x07	; 7
 230:	89 2b       	or	r24, r25
 232:	87 b9       	out	0x07, r24	; 7
	
	// start single convertion
	// write ’1? to ADSC
	ADCSRA |= (1<<ADSC);
 234:	36 9a       	sbi	0x06, 6	; 6
	
	// wait for conversion to complete
	// ADSC becomes ’0? again
	// till then, run loop continuously
	while(ADCSRA & (1<<ADSC));
 236:	36 99       	sbic	0x06, 6	; 6
 238:	fe cf       	rjmp	.-4      	; 0x236 <adc_read+0xc>
	
	return (ADC);
 23a:	84 b1       	in	r24, 0x04	; 4
 23c:	95 b1       	in	r25, 0x05	; 5
}
 23e:	08 95       	ret

00000240 <main>:

int main(void)
{
 240:	cf 93       	push	r28
 242:	df 93       	push	r29
 244:	00 d0       	rcall	.+0      	; 0x246 <main+0x6>
 246:	00 d0       	rcall	.+0      	; 0x248 <main+0x8>
 248:	cd b7       	in	r28, 0x3d	; 61
 24a:	de b7       	in	r29, 0x3e	; 62
    lcd_init(LCD_DISP_ON);
 24c:	8c e0       	ldi	r24, 0x0C	; 12
 24e:	0e 94 d6 00 	call	0x1ac	; 0x1ac <lcd_init>
	lcd_puts("Welcome");
 252:	80 e6       	ldi	r24, 0x60	; 96
 254:	90 e0       	ldi	r25, 0x00	; 0
 256:	0e 94 c6 00 	call	0x18c	; 0x18c <lcd_puts>
	
	adc_init();
 25a:	0e 94 10 01 	call	0x220	; 0x220 <adc_init>
	
	while(1){
		char c[4];
		itoa(160 - adc_read(0), c, 10);
 25e:	00 ea       	ldi	r16, 0xA0	; 160
 260:	10 e0       	ldi	r17, 0x00	; 0
 262:	80 e0       	ldi	r24, 0x00	; 0
 264:	0e 94 15 01 	call	0x22a	; 0x22a <adc_read>
 268:	4a e0       	ldi	r20, 0x0A	; 10
 26a:	50 e0       	ldi	r21, 0x00	; 0
 26c:	be 01       	movw	r22, r28
 26e:	6f 5f       	subi	r22, 0xFF	; 255
 270:	7f 4f       	sbci	r23, 0xFF	; 255
 272:	98 01       	movw	r18, r16
 274:	28 1b       	sub	r18, r24
 276:	39 0b       	sbc	r19, r25
 278:	c9 01       	movw	r24, r18
 27a:	0e 94 4f 01 	call	0x29e	; 0x29e <itoa>
		lcd_clrscr();
 27e:	0e 94 ad 00 	call	0x15a	; 0x15a <lcd_clrscr>
		lcd_puts(c);
 282:	ce 01       	movw	r24, r28
 284:	01 96       	adiw	r24, 0x01	; 1
 286:	0e 94 c6 00 	call	0x18c	; 0x18c <lcd_puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 28a:	3f e9       	ldi	r19, 0x9F	; 159
 28c:	86 e8       	ldi	r24, 0x86	; 134
 28e:	91 e0       	ldi	r25, 0x01	; 1
 290:	31 50       	subi	r19, 0x01	; 1
 292:	80 40       	sbci	r24, 0x00	; 0
 294:	90 40       	sbci	r25, 0x00	; 0
 296:	e1 f7       	brne	.-8      	; 0x290 <main+0x50>
 298:	00 c0       	rjmp	.+0      	; 0x29a <main+0x5a>
 29a:	00 00       	nop
 29c:	e2 cf       	rjmp	.-60     	; 0x262 <main+0x22>

0000029e <itoa>:
 29e:	45 32       	cpi	r20, 0x25	; 37
 2a0:	51 05       	cpc	r21, r1
 2a2:	20 f4       	brcc	.+8      	; 0x2ac <itoa+0xe>
 2a4:	42 30       	cpi	r20, 0x02	; 2
 2a6:	10 f0       	brcs	.+4      	; 0x2ac <itoa+0xe>
 2a8:	0c 94 5a 01 	jmp	0x2b4	; 0x2b4 <__itoa_ncheck>
 2ac:	fb 01       	movw	r30, r22
 2ae:	10 82       	st	Z, r1
 2b0:	cb 01       	movw	r24, r22
 2b2:	08 95       	ret

000002b4 <__itoa_ncheck>:
 2b4:	bb 27       	eor	r27, r27
 2b6:	4a 30       	cpi	r20, 0x0A	; 10
 2b8:	31 f4       	brne	.+12     	; 0x2c6 <__itoa_ncheck+0x12>
 2ba:	99 23       	and	r25, r25
 2bc:	22 f4       	brpl	.+8      	; 0x2c6 <__itoa_ncheck+0x12>
 2be:	bd e2       	ldi	r27, 0x2D	; 45
 2c0:	90 95       	com	r25
 2c2:	81 95       	neg	r24
 2c4:	9f 4f       	sbci	r25, 0xFF	; 255
 2c6:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__utoa_common>

000002ca <__utoa_ncheck>:
 2ca:	bb 27       	eor	r27, r27

000002cc <__utoa_common>:
 2cc:	fb 01       	movw	r30, r22
 2ce:	55 27       	eor	r21, r21
 2d0:	aa 27       	eor	r26, r26
 2d2:	88 0f       	add	r24, r24
 2d4:	99 1f       	adc	r25, r25
 2d6:	aa 1f       	adc	r26, r26
 2d8:	a4 17       	cp	r26, r20
 2da:	10 f0       	brcs	.+4      	; 0x2e0 <__utoa_common+0x14>
 2dc:	a4 1b       	sub	r26, r20
 2de:	83 95       	inc	r24
 2e0:	50 51       	subi	r21, 0x10	; 16
 2e2:	b9 f7       	brne	.-18     	; 0x2d2 <__utoa_common+0x6>
 2e4:	a0 5d       	subi	r26, 0xD0	; 208
 2e6:	aa 33       	cpi	r26, 0x3A	; 58
 2e8:	08 f0       	brcs	.+2      	; 0x2ec <__utoa_common+0x20>
 2ea:	a9 5d       	subi	r26, 0xD9	; 217
 2ec:	a1 93       	st	Z+, r26
 2ee:	00 97       	sbiw	r24, 0x00	; 0
 2f0:	79 f7       	brne	.-34     	; 0x2d0 <__utoa_common+0x4>
 2f2:	b1 11       	cpse	r27, r1
 2f4:	b1 93       	st	Z+, r27
 2f6:	11 92       	st	Z+, r1
 2f8:	cb 01       	movw	r24, r22
 2fa:	0c 94 7f 01 	jmp	0x2fe	; 0x2fe <strrev>

000002fe <strrev>:
 2fe:	dc 01       	movw	r26, r24
 300:	fc 01       	movw	r30, r24
 302:	67 2f       	mov	r22, r23
 304:	71 91       	ld	r23, Z+
 306:	77 23       	and	r23, r23
 308:	e1 f7       	brne	.-8      	; 0x302 <strrev+0x4>
 30a:	32 97       	sbiw	r30, 0x02	; 2
 30c:	04 c0       	rjmp	.+8      	; 0x316 <strrev+0x18>
 30e:	7c 91       	ld	r23, X
 310:	6d 93       	st	X+, r22
 312:	70 83       	st	Z, r23
 314:	62 91       	ld	r22, -Z
 316:	ae 17       	cp	r26, r30
 318:	bf 07       	cpc	r27, r31
 31a:	c8 f3       	brcs	.-14     	; 0x30e <strrev+0x10>
 31c:	08 95       	ret

0000031e <_exit>:
 31e:	f8 94       	cli

00000320 <__stop_program>:
 320:	ff cf       	rjmp	.-2      	; 0x320 <__stop_program>
