Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70f6ac49c5fd438fa245c63bb6b011ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_display_behav xil_defaultlib.tb_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:130]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:134]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'nextFlag' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/Project - Joy/Basys3-Joystick-Interfacing/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:151]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.XADC(INIT_41=16'b010000100001111...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.sevensegdecoder
Compiling module xil_defaultlib.mux4_4bus
Compiling module xil_defaultlib.segClkDevider
Compiling module xil_defaultlib.counter3bit
Compiling module xil_defaultlib.decoder_3_8
Compiling module xil_defaultlib.DigitToSeg
Compiling module xil_defaultlib.XADCdemo
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.moverModule
Compiling module xil_defaultlib.allMover
Compiling module xil_defaultlib.collisionResolver
Compiling module xil_defaultlib.allCollider
Compiling module xil_defaultlib.cue_sprite
Compiling module xil_defaultlib.pix_gen_pool_2
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.tb_display
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_display_behav
