Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May  8 10:29:40 2023
| Host         : DESKTOP-ADU5I7J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./vivado_outputs/post_synth_timing_summary.rpt
| Design       : ising_or_potts
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8267)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26298)
5. checking no_input_delay (148)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8267)
---------------------------
 There are 2080 register/latch pins with no clock driven by root clock pin: cs2 (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: cs3 (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: cs4 (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[100] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[101] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[102] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[103] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[104] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[105] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[106] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[107] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[108] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[109] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[110] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[111] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[112] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[113] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[114] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[115] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[116] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[117] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[118] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[119] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[120] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[121] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[122] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[123] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[124] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[125] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[126] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[127] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[128] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[129] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[130] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[131] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[132] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[133] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[134] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[135] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[136] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[137] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[138] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[139] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[140] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[141] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[142] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[143] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[144] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[19] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[32] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[33] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[34] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[35] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[36] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[37] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[38] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[39] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[40] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[41] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[42] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[43] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[44] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[45] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[46] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[47] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[48] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[49] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[50] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[51] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[52] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[53] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[54] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[55] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[56] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[57] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[58] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[59] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[60] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[61] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[62] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[63] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[64] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[65] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[66] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[67] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[68] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[69] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[70] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[71] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[72] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[73] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[74] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[75] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[76] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[77] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[78] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[79] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[80] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[81] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[82] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[83] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[84] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[85] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[86] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[87] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[88] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[89] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[90] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[91] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[92] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[93] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[94] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[95] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[96] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[97] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[98] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[99] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[9] (HIGH)

 There are 1367 register/latch pins with no clock driven by root clock pin: sck (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26298)
----------------------------------------------------
 There are 26298 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (148)
--------------------------------
 There are 148 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.914        0.000                      0                20802       -1.252      -42.955                     42                20802        2.150        0.000                       0                 15174  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
Clk100  {0.000 5.000}        10.000          100.000         
Clk200  {0.000 2.500}        5.000           200.000         
Clk50   {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100                                                                                                                                                          4.650        0.000                       0                     1  
Clk200                                                                                                                                                          2.150        0.000                       0                    36  
Clk50               0.914        0.000                      0                20766       -0.012       -0.064                      7                20766        9.358        0.000                       0                 15137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Clk50         Clk100              9.818        0.000                      0                    1       -0.341       -0.341                      1                    1  
Clk100        Clk200              2.921        0.000                      0                    1        0.800        0.000                      0                    1  
Clk50         Clk200              5.115        0.000                      0                   34       -1.252      -42.550                     34                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100
  To Clock:  Clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300                clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650                clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650                clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk200
  To Clock:  Clk200

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_n }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592                clk200_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150                clk100_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150                A_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk50
  To Clock:  Clk50

Setup :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
Hold  :            7  Failing Endpoints,  Worst Slack       -0.012ns,  Total Violation       -0.064ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 genblk1[0].spad_pulse_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            latches/genblk1[139].state_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk50 rise@20.000ns - Clk50 rise@0.000ns)
  Data Path Delay:        19.027ns  (logic 2.903ns (15.257%)  route 16.124ns (84.743%))
  Logic Levels:           58  (LUT5=3 LUT6=55)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 20.439 - 20.000 ) 
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 rise edge)      0.000     0.000 r  
                         FDRE                         0.000     0.000 r  clk_reg/Q
                         net (fo=15138, unplaced)     0.584     0.584    clk
                         FDRE                                         r  genblk1[0].spad_pulse_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.329     0.913 f  genblk1[0].spad_pulse_sync_reg[0]/Q
                         net (fo=5, unplaced)         0.384     1.297    latches/genblk1[0].state_reg[0]_11
                         LUT6 (Prop_lut6_I2_O)        0.123     1.420 f  latches/genblk1[3].state[3]_i_3/O
                         net (fo=4, unplaced)         0.294     1.714    latches/genblk1[3].state[3]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.757 r  latches/genblk1[8].state[8]_i_5/O
                         net (fo=1, unplaced)         0.270     2.027    latches/genblk1[8].state[8]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.070 f  latches/genblk1[8].state[8]_i_3/O
                         net (fo=3, unplaced)         0.288     2.358    latches/genblk1[8].state[8]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.401 r  latches/genblk1[15].state[15]_i_6/O
                         net (fo=1, unplaced)         0.270     2.671    latches/genblk1[15].state[15]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.714 f  latches/genblk1[15].state[15]_i_5/O
                         net (fo=2, unplaced)         0.281     2.995    latches/genblk1[15].state[15]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.038 r  latches/genblk1[20].state[20]_i_6/O
                         net (fo=1, unplaced)         0.270     3.308    latches/genblk1[20].state[20]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.351 f  latches/genblk1[20].state[20]_i_5/O
                         net (fo=2, unplaced)         0.281     3.632    latches/genblk1[20].state[20]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.675 r  latches/genblk1[25].state[25]_i_6/O
                         net (fo=1, unplaced)         0.270     3.945    latches/genblk1[25].state[25]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.988 f  latches/genblk1[25].state[25]_i_5/O
                         net (fo=2, unplaced)         0.281     4.269    latches/genblk1[25].state[25]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.312 r  latches/genblk1[30].state[30]_i_6/O
                         net (fo=1, unplaced)         0.270     4.582    latches/genblk1[30].state[30]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.625 f  latches/genblk1[30].state[30]_i_5/O
                         net (fo=2, unplaced)         0.281     4.906    latches/genblk1[30].state[30]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.949 r  latches/genblk1[35].state[35]_i_6/O
                         net (fo=1, unplaced)         0.270     5.219    latches/genblk1[35].state[35]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.262 f  latches/genblk1[35].state[35]_i_5/O
                         net (fo=2, unplaced)         0.281     5.543    latches/genblk1[35].state[35]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.586 r  latches/genblk1[40].state[40]_i_6/O
                         net (fo=1, unplaced)         0.270     5.856    latches/genblk1[40].state[40]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.899 f  latches/genblk1[40].state[40]_i_5/O
                         net (fo=2, unplaced)         0.281     6.180    latches/genblk1[40].state[40]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.223 r  latches/genblk1[45].state[45]_i_6/O
                         net (fo=1, unplaced)         0.270     6.493    latches/genblk1[45].state[45]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.536 f  latches/genblk1[45].state[45]_i_5/O
                         net (fo=2, unplaced)         0.281     6.817    latches/genblk1[45].state[45]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.860 r  latches/genblk1[50].state[50]_i_6/O
                         net (fo=1, unplaced)         0.270     7.130    latches/genblk1[50].state[50]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     7.173 f  latches/genblk1[50].state[50]_i_5/O
                         net (fo=2, unplaced)         0.281     7.454    latches/genblk1[50].state[50]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     7.497 r  latches/genblk1[55].state[55]_i_6/O
                         net (fo=1, unplaced)         0.270     7.767    latches/genblk1[55].state[55]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     7.810 f  latches/genblk1[55].state[55]_i_5/O
                         net (fo=2, unplaced)         0.281     8.091    latches/genblk1[55].state[55]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     8.134 r  latches/genblk1[60].state[60]_i_6/O
                         net (fo=1, unplaced)         0.270     8.404    latches/genblk1[60].state[60]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     8.447 f  latches/genblk1[60].state[60]_i_5/O
                         net (fo=2, unplaced)         0.281     8.728    latches/genblk1[60].state[60]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     8.771 r  latches/genblk1[65].state[65]_i_6/O
                         net (fo=1, unplaced)         0.270     9.041    latches/genblk1[65].state[65]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     9.084 f  latches/genblk1[65].state[65]_i_5/O
                         net (fo=2, unplaced)         0.281     9.365    latches/genblk1[65].state[65]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     9.408 r  latches/genblk1[70].state[70]_i_6/O
                         net (fo=1, unplaced)         0.270     9.678    latches/genblk1[70].state[70]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     9.721 f  latches/genblk1[70].state[70]_i_5/O
                         net (fo=2, unplaced)         0.281    10.002    latches/genblk1[70].state[70]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    10.045 r  latches/genblk1[75].state[75]_i_6/O
                         net (fo=1, unplaced)         0.270    10.315    latches/genblk1[75].state[75]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    10.358 f  latches/genblk1[75].state[75]_i_5/O
                         net (fo=2, unplaced)         0.281    10.639    latches/genblk1[75].state[75]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    10.682 r  latches/genblk1[80].state[80]_i_6/O
                         net (fo=1, unplaced)         0.270    10.952    latches/genblk1[80].state[80]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    10.995 f  latches/genblk1[80].state[80]_i_5/O
                         net (fo=2, unplaced)         0.281    11.276    latches/genblk1[80].state[80]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    11.319 r  latches/genblk1[85].state[85]_i_6/O
                         net (fo=1, unplaced)         0.270    11.589    latches/genblk1[85].state[85]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    11.632 f  latches/genblk1[85].state[85]_i_5/O
                         net (fo=2, unplaced)         0.281    11.913    latches/genblk1[85].state[85]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    11.956 r  latches/genblk1[90].state[90]_i_6/O
                         net (fo=1, unplaced)         0.270    12.226    latches/genblk1[90].state[90]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    12.269 f  latches/genblk1[90].state[90]_i_5/O
                         net (fo=2, unplaced)         0.281    12.550    latches/genblk1[90].state[90]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    12.593 r  latches/genblk1[95].state[95]_i_6/O
                         net (fo=1, unplaced)         0.270    12.863    latches/genblk1[95].state[95]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    12.906 f  latches/genblk1[95].state[95]_i_5/O
                         net (fo=2, unplaced)         0.281    13.187    latches/genblk1[95].state[95]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    13.230 r  latches/genblk1[100].state[100]_i_6/O
                         net (fo=1, unplaced)         0.270    13.500    latches/genblk1[100].state[100]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    13.543 f  latches/genblk1[100].state[100]_i_5/O
                         net (fo=2, unplaced)         0.281    13.824    latches/genblk1[100].state[100]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    13.867 r  latches/genblk1[105].state[105]_i_6/O
                         net (fo=1, unplaced)         0.270    14.137    latches/genblk1[105].state[105]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    14.180 f  latches/genblk1[105].state[105]_i_5/O
                         net (fo=2, unplaced)         0.281    14.461    latches/genblk1[105].state[105]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    14.504 r  latches/genblk1[110].state[110]_i_6/O
                         net (fo=1, unplaced)         0.270    14.774    latches/genblk1[110].state[110]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    14.817 f  latches/genblk1[110].state[110]_i_5/O
                         net (fo=2, unplaced)         0.281    15.098    latches/genblk1[110].state[110]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    15.141 r  latches/genblk1[115].state[115]_i_6/O
                         net (fo=1, unplaced)         0.270    15.411    latches/genblk1[115].state[115]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    15.454 f  latches/genblk1[115].state[115]_i_5/O
                         net (fo=2, unplaced)         0.281    15.735    latches/genblk1[115].state[115]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    15.778 r  latches/genblk1[120].state[120]_i_6/O
                         net (fo=1, unplaced)         0.270    16.048    latches/genblk1[120].state[120]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    16.091 f  latches/genblk1[120].state[120]_i_5/O
                         net (fo=2, unplaced)         0.281    16.372    latches/genblk1[120].state[120]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    16.415 r  latches/genblk1[125].state[125]_i_6/O
                         net (fo=1, unplaced)         0.270    16.685    latches/genblk1[125].state[125]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    16.728 f  latches/genblk1[125].state[125]_i_5/O
                         net (fo=2, unplaced)         0.281    17.009    latches/genblk1[125].state[125]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    17.052 r  latches/genblk1[130].state[130]_i_6/O
                         net (fo=1, unplaced)         0.270    17.322    latches/genblk1[130].state[130]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    17.365 f  latches/genblk1[130].state[130]_i_5/O
                         net (fo=2, unplaced)         0.281    17.646    latches/genblk1[130].state[130]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    17.689 r  latches/genblk1[135].state[135]_i_6/O
                         net (fo=1, unplaced)         0.270    17.959    latches/genblk1[135].state[135]_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043    18.002 f  latches/genblk1[135].state[135]_i_5/O
                         net (fo=2, unplaced)         0.281    18.283    latches/genblk1[135].state[135]_i_5_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043    18.326 f  latches/genblk1[135].state[135]_i_3/O
                         net (fo=2, unplaced)         0.281    18.607    latches/genblk1[135].state[135]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043    18.650 f  latches/genblk1[138].state[138]_i_3/O
                         net (fo=2, unplaced)         0.281    18.931    latches/genblk1[138].state[138]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043    18.974 f  latches/genblk1[139].state[139]_i_3/O
                         net (fo=2, unplaced)         0.281    19.255    latches/genblk1[139].state[139]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    19.298 f  latches/genblk1[139].state[139]_i_2/O
                         net (fo=1, unplaced)         0.270    19.568    latches/state38_out
                         LUT6 (Prop_lut6_I1_O)        0.043    19.611 r  latches/genblk1[139].state[139]_i_1/O
                         net (fo=1, unplaced)         0.000    19.611    latches/genblk1[139].state[139]_i_1_n_0
                         FDRE                                         r  latches/genblk1[139].state_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk50 rise edge)     20.000    20.000 r  
                         FDRE                         0.000    20.000 r  clk_reg/Q
                         net (fo=15138, unplaced)     0.439    20.439    latches/clk
                         FDRE                                         r  latches/genblk1[139].state_reg[139]/C
                         clock pessimism              0.000    20.439    
                         clock uncertainty           -0.035    20.404    
                         FDRE (Setup_fdre_C_D)        0.121    20.525    latches/genblk1[139].state_reg[139]
  -------------------------------------------------------------------
                         required time                         20.525    
                         arrival time                         -19.611    
  -------------------------------------------------------------------
                         slack                                  0.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 A0_prog_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A0_prog_reg[34]_srl8___A1_prog_reg_r_13/D
                            (rising edge-triggered cell SRL16E clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk50 rise@0.000ns - Clk50 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.150ns (61.544%)  route 0.094ns (38.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 rise edge)      0.000     0.000 r  
                         FDRE                         0.000     0.000 r  clk_reg/Q
                         net (fo=15138, unplaced)     0.114     0.114    clk
                         FDSE                                         r  A0_prog_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.150     0.264 r  A0_prog_reg[26]/Q
                         net (fo=1, unplaced)         0.094     0.358    A0_prog_reg_n_0_[26]
                         SRL16E                                       r  A0_prog_reg[34]_srl8___A1_prog_reg_r_13/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk50 rise edge)      0.000     0.000 r  
                         FDRE                         0.000     0.000 r  clk_reg/Q
                         net (fo=15138, unplaced)     0.259     0.259    clk
                         SRL16E                                       r  A0_prog_reg[34]_srl8___A1_prog_reg_r_13/CLK
                         clock pessimism              0.000     0.259    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.111     0.370    A0_prog_reg[34]_srl8___A1_prog_reg_r_13
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                 -0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905               group1/bm_weights_reg_4/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358                A0_prog_reg[24]_srl7____A0_prog_reg_s_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358                A0_prog_reg[24]_srl7____A0_prog_reg_s_5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Clk50
  To Clock:  Clk100

Setup :            0  Failing Endpoints,  Worst Slack        9.818ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.341ns,  Total Violation       -0.341ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.818ns  (required time - arrival time)
  Source:                 clk_reg/Q
                            (clock source 'Clk50'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk100 rise@20.000ns - Clk50 fall@10.000ns)
  Data Path Delay:        0.707ns  (logic 0.123ns (17.397%)  route 0.584ns (82.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 20.439 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 fall edge)     10.000    10.000 f  
                         FDRE                         0.000    10.000 f  clk_reg/Q
                         net (fo=15138, unplaced)     0.584    10.584    clk
                         LUT1 (Prop_lut1_I0_O)        0.123    10.707 r  clk_i_1/O
                         net (fo=1, unplaced)         0.000    10.707    clk_i_1_n_0
                         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)    20.000    20.000 r  
                         FDRE                         0.000    20.000 r  clk100_reg/Q
                         net (fo=2, unplaced)         0.439    20.439    clk100
                         FDRE                                         r  clk_reg/C
                         clock pessimism              0.000    20.439    
                         clock uncertainty           -0.035    20.404    
                         FDRE (Setup_fdre_C_D)        0.121    20.525    clk_reg
  -------------------------------------------------------------------
                         required time                         20.525    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  9.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.341ns  (arrival time - required time)
  Source:                 clk_reg/Q
                            (clock source 'Clk50'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk100 rise@10.000ns - Clk50 fall@10.000ns)
  Data Path Delay:        0.539ns  (logic 0.100ns (18.553%)  route 0.439ns (81.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.584ns = ( 10.584 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 fall edge)     10.000    10.000 f  
                         FDRE                         0.000    10.000 f  clk_reg/Q
                         net (fo=15138, unplaced)     0.439    10.439    clk
                         LUT1 (Prop_lut1_I0_O)        0.100    10.539 r  clk_i_1/O
                         net (fo=1, unplaced)         0.000    10.539    clk_i_1_n_0
                         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)    10.000    10.000 r  
                         FDRE                         0.000    10.000 r  clk100_reg/Q
                         net (fo=2, unplaced)         0.584    10.584    clk100
                         FDRE                                         r  clk_reg/C
                         clock pessimism              0.000    10.584    
                         clock uncertainty            0.035    10.619    
                         FDRE (Hold_fdre_C_D)         0.261    10.880    clk_reg
  -------------------------------------------------------------------
                         required time                        -10.880    
                         arrival time                          10.539    
  -------------------------------------------------------------------
                         slack                                 -0.341    





---------------------------------------------------------------------------------------------------
From Clock:  Clk100
  To Clock:  Clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 clk100_reg/Q
                            (clock source 'Clk100'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk200'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (Clk200 fall@7.500ns - Clk100 fall@5.000ns)
  Data Path Delay:        0.339ns  (logic 0.080ns (23.599%)  route 0.259ns (76.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 8.259 - 7.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 fall edge)     5.000     5.000 f  
                         FDRE                         0.000     5.000 f  clk100_reg/Q
                         net (fo=2, unplaced)         0.259     5.259    clk100
                         LUT1 (Prop_lut1_I0_O)        0.080     5.339 r  clk100_i_1/O
                         net (fo=1, unplaced)         0.000     5.339    clk100_i_1_n_0
                         FDRE                                         r  clk100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 fall edge)     7.500     7.500 f  
    AD11                                              0.000     7.500 f  sysclk_n (IN)
                         net (fo=0)                   0.000     7.500    sysclk_n
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.388     7.888 r  buf1/O
                         net (fo=1, unplaced)         0.231     8.119    clk200
                         BUFG (Prop_bufg_I_O)         0.026     8.145 r  clk200_BUFG_inst/O
                         net (fo=35, unplaced)        0.114     8.259    clk200_BUFG
                         FDRE                                         r  clk100_reg/C
                         clock pessimism              0.000     8.259    
                         clock uncertainty           -0.035     8.224    
                         FDRE (Setup_fdre_C_D)        0.036     8.260    clk100_reg
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  2.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 clk100_reg/Q
                            (clock source 'Clk100'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk200'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (Clk200 fall@2.500ns - Clk100 fall@5.000ns)
  Data Path Delay:        0.539ns  (logic 0.100ns (18.553%)  route 0.439ns (81.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns = ( 4.548 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 fall edge)     5.000     5.000 f  
                         FDRE                         0.000     5.000 f  clk100_reg/Q
                         net (fo=2, unplaced)         0.439     5.439    clk100
                         LUT1 (Prop_lut1_I0_O)        0.100     5.539 r  clk100_i_1/O
                         net (fo=1, unplaced)         0.000     5.539    clk100_i_1_n_0
                         FDRE                                         r  clk100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 fall edge)     2.500     2.500 f  
    AD11                                              0.000     2.500 f  sysclk_n (IN)
                         net (fo=0)                   0.000     2.500    sysclk_n
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.906     3.406 r  buf1/O
                         net (fo=1, unplaced)         0.466     3.871    clk200
                         BUFG (Prop_bufg_I_O)         0.093     3.964 r  clk200_BUFG_inst/O
                         net (fo=35, unplaced)        0.584     4.548    clk200_BUFG
                         FDRE                                         r  clk100_reg/C
                         clock pessimism              0.000     4.548    
                         clock uncertainty            0.035     4.584    
                         FDRE (Hold_fdre_C_D)         0.155     4.739    clk100_reg
  -------------------------------------------------------------------
                         required time                         -4.739    
                         arrival time                           5.539    
  -------------------------------------------------------------------
                         slack                                  0.800    





---------------------------------------------------------------------------------------------------
From Clock:  Clk50
  To Clock:  Clk200

Setup :            0  Failing Endpoints,  Worst Slack        5.115ns,  Total Violation        0.000ns
Hold  :           34  Failing Endpoints,  Worst Slack       -1.252ns,  Total Violation      -42.550ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 A_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by Clk200'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk50 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.187ns (64.173%)  route 0.104ns (35.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.759ns = ( 5.759 - 5.000 ) 
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 rise edge)      0.000     0.000 r  
                         FDRE                         0.000     0.000 r  clk_reg/Q
                         net (fo=15138, unplaced)     0.259     0.259    clk
                         FDRE                                         r  A_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.187     0.446 r  A_buf_reg[0]/Q
                         net (fo=2, unplaced)         0.104     0.550    A_buf_reg_n_0_[0]
                         FDRE                                         r  A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    AD11                                              0.000     5.000 r  sysclk_n (IN)
                         net (fo=0)                   0.000     5.000    sysclk_n
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.388     5.388 f  buf1/O
                         net (fo=1, unplaced)         0.231     5.619    clk200
                         BUFG (Prop_bufg_I_O)         0.026     5.645 f  clk200_BUFG_inst/O
                         net (fo=35, unplaced)        0.114     5.759    clk200_BUFG
                         FDRE                                         r  A_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.759    
                         clock uncertainty           -0.035     5.724    
                         FDRE (Setup_fdre_C_D)       -0.059     5.665    A_reg[0]
  -------------------------------------------------------------------
                         required time                          5.665    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  5.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.252ns  (arrival time - required time)
  Source:                 BUS1_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BUS1_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by Clk200'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk50 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.263ns (59.428%)  route 0.180ns (40.572%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 rise edge)      0.000     0.000 r  
                         FDRE                         0.000     0.000 r  clk_reg/Q
                         net (fo=15138, unplaced)     0.439     0.439    clk
                         FDRE                                         r  BUS1_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.263     0.702 r  BUS1_buf_reg[0]/Q
                         net (fo=1, unplaced)         0.180     0.882    BUS1_buf[0]
                         FDRE                                         r  BUS1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    AD11                                              0.000     0.000 r  sysclk_n (IN)
                         net (fo=0)                   0.000     0.000    sysclk_n
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.906     0.906 f  buf1/O
                         net (fo=1, unplaced)         0.466     1.371    clk200
                         BUFG (Prop_bufg_I_O)         0.093     1.464 f  clk200_BUFG_inst/O
                         net (fo=35, unplaced)        0.584     2.048    clk200_BUFG
                         FDRE                                         r  BUS1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     2.048    
                         clock uncertainty            0.035     2.084    
                         FDRE (Hold_fdre_C_D)         0.050     2.134    BUS1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                 -1.252    





