Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 14 19:58:19 2025
| Host         : DESKTOP-9K3T8HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     67.612        0.000                      0                 2499        0.176        0.000                      0                 2499       48.750        0.000                       0                   861  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              67.612        0.000                      0                 2499        0.176        0.000                      0                 2499       48.750        0.000                       0                   861  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       67.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.612ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_color_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.292ns  (logic 8.646ns (26.774%)  route 23.646ns (73.226%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=813, routed)         3.766     9.354    reset_cond/Q[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.478 r  reset_cond/out_sig0_i_89/O
                         net (fo=101, routed)         3.957    13.435    reset_cond/D_stage_q_reg[3]_17
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.559 r  reset_cond/out_sig0_i_208/O
                         net (fo=28, routed)          1.399    14.959    game_data_path/game_regfile/out_sig0_2
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.083 f  game_data_path/game_regfile/i__carry_i_12/O
                         net (fo=10, routed)          0.562    15.645    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.124    15.769 f  game_data_path/game_regfile/i__carry_i_7/O
                         net (fo=25, routed)          1.075    16.844    game_data_path/game_cu/D_game_fsm_q_reg[4]_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.968 f  game_data_path/game_cu/out_sig0_i_75/O
                         net (fo=141, routed)         4.791    21.758    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124    21.882 f  game_data_path/game_cu/out_sig0__0_i_21/O
                         net (fo=3, routed)           1.889    23.771    game_data_path/game_regfile/out_sig0__0_2
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.895 r  game_data_path/game_regfile/out_sig0__0_i_1/O
                         net (fo=12, routed)          1.004    24.899    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    28.935 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    28.937    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.455 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.503    31.958    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.124    32.082 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    32.082    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.615 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.615    game_data_path/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.732 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.732    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.849 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.849    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.172 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.434    33.606    game_data_path/game_cu/D_temp_reg2_q_reg[31][1]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.306    33.912 f  game_data_path/game_cu/D_score_q[29]_i_4/O
                         net (fo=1, routed)           0.667    34.579    game_data_path/game_cu/D_score_q[29]_i_4_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.124    34.703 f  game_data_path/game_cu/D_score_q[29]_i_2/O
                         net (fo=1, routed)           0.433    35.136    game_data_path/game_cu/D_score_q[29]_i_2_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.124    35.260 r  game_data_path/game_cu/D_score_q[29]_i_1/O
                         net (fo=16, routed)          2.165    37.424    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[29]
    SLICE_X61Y75         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.491   104.895    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[29]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X61Y75         FDRE (Setup_fdre_C_D)       -0.081   105.037    game_data_path/game_regfile/D_bullet_color_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.037    
                         arrival time                         -37.424    
  -------------------------------------------------------------------
                         slack                                 67.612    

Slack (MET) :             67.646ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.312ns  (logic 8.646ns (26.758%)  route 23.666ns (73.242%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 104.896 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=813, routed)         3.766     9.354    reset_cond/Q[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.478 r  reset_cond/out_sig0_i_89/O
                         net (fo=101, routed)         3.957    13.435    reset_cond/D_stage_q_reg[3]_17
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.559 r  reset_cond/out_sig0_i_208/O
                         net (fo=28, routed)          1.399    14.959    game_data_path/game_regfile/out_sig0_2
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.083 f  game_data_path/game_regfile/i__carry_i_12/O
                         net (fo=10, routed)          0.562    15.645    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.124    15.769 f  game_data_path/game_regfile/i__carry_i_7/O
                         net (fo=25, routed)          1.075    16.844    game_data_path/game_cu/D_game_fsm_q_reg[4]_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.968 f  game_data_path/game_cu/out_sig0_i_75/O
                         net (fo=141, routed)         4.791    21.758    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124    21.882 f  game_data_path/game_cu/out_sig0__0_i_21/O
                         net (fo=3, routed)           1.889    23.771    game_data_path/game_regfile/out_sig0__0_2
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.895 r  game_data_path/game_regfile/out_sig0__0_i_1/O
                         net (fo=12, routed)          1.004    24.899    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    28.935 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    28.937    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.455 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.503    31.958    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.124    32.082 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    32.082    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.615 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.615    game_data_path/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.732 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.732    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.849 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.849    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.172 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.434    33.606    game_data_path/game_cu/D_temp_reg2_q_reg[31][1]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.306    33.912 f  game_data_path/game_cu/D_score_q[29]_i_4/O
                         net (fo=1, routed)           0.667    34.579    game_data_path/game_cu/D_score_q[29]_i_4_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.124    34.703 f  game_data_path/game_cu/D_score_q[29]_i_2/O
                         net (fo=1, routed)           0.433    35.136    game_data_path/game_cu/D_score_q[29]_i_2_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.124    35.260 r  game_data_path/game_cu/D_score_q[29]_i_1/O
                         net (fo=16, routed)          2.185    37.444    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[29]
    SLICE_X64Y75         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.492   104.896    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[29]/C
                         clock pessimism              0.258   105.154    
                         clock uncertainty           -0.035   105.119    
    SLICE_X64Y75         FDRE (Setup_fdre_C_D)       -0.028   105.091    game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.091    
                         arrival time                         -37.444    
  -------------------------------------------------------------------
                         slack                                 67.646    

Slack (MET) :             67.747ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_B_active_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.173ns  (logic 8.646ns (26.874%)  route 23.527ns (73.126%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 104.896 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=813, routed)         3.766     9.354    reset_cond/Q[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.478 r  reset_cond/out_sig0_i_89/O
                         net (fo=101, routed)         3.957    13.435    reset_cond/D_stage_q_reg[3]_17
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.559 r  reset_cond/out_sig0_i_208/O
                         net (fo=28, routed)          1.399    14.959    game_data_path/game_regfile/out_sig0_2
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.083 f  game_data_path/game_regfile/i__carry_i_12/O
                         net (fo=10, routed)          0.562    15.645    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.124    15.769 f  game_data_path/game_regfile/i__carry_i_7/O
                         net (fo=25, routed)          1.075    16.844    game_data_path/game_cu/D_game_fsm_q_reg[4]_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.968 f  game_data_path/game_cu/out_sig0_i_75/O
                         net (fo=141, routed)         4.791    21.758    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124    21.882 f  game_data_path/game_cu/out_sig0__0_i_21/O
                         net (fo=3, routed)           1.889    23.771    game_data_path/game_regfile/out_sig0__0_2
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.895 r  game_data_path/game_regfile/out_sig0__0_i_1/O
                         net (fo=12, routed)          1.004    24.899    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    28.935 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    28.937    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.455 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.503    31.958    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.124    32.082 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    32.082    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.615 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.615    game_data_path/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.732 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.732    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.849 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.849    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.172 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.434    33.606    game_data_path/game_cu/D_temp_reg2_q_reg[31][1]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.306    33.912 f  game_data_path/game_cu/D_score_q[29]_i_4/O
                         net (fo=1, routed)           0.667    34.579    game_data_path/game_cu/D_score_q[29]_i_4_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.124    34.703 f  game_data_path/game_cu/D_score_q[29]_i_2/O
                         net (fo=1, routed)           0.433    35.136    game_data_path/game_cu/D_score_q[29]_i_2_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.124    35.260 r  game_data_path/game_cu/D_score_q[29]_i_1/O
                         net (fo=16, routed)          2.045    37.305    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[29]
    SLICE_X65Y75         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_active_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.492   104.896    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_active_q_reg[29]/C
                         clock pessimism              0.258   105.154    
                         clock uncertainty           -0.035   105.119    
    SLICE_X65Y75         FDRE (Setup_fdre_C_D)       -0.067   105.052    game_data_path/game_regfile/D_enemy_B_active_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.052    
                         arrival time                         -37.305    
  -------------------------------------------------------------------
                         slack                                 67.747    

Slack (MET) :             67.885ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_temp_reg1_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.060ns  (logic 8.557ns (26.690%)  route 23.503ns (73.310%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=813, routed)         3.766     9.354    reset_cond/Q[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.478 r  reset_cond/out_sig0_i_89/O
                         net (fo=101, routed)         3.957    13.435    reset_cond/D_stage_q_reg[3]_17
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.559 r  reset_cond/out_sig0_i_208/O
                         net (fo=28, routed)          1.399    14.959    game_data_path/game_regfile/out_sig0_2
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.083 f  game_data_path/game_regfile/i__carry_i_12/O
                         net (fo=10, routed)          0.562    15.645    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.124    15.769 f  game_data_path/game_regfile/i__carry_i_7/O
                         net (fo=25, routed)          1.075    16.844    game_data_path/game_cu/D_game_fsm_q_reg[4]_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.968 f  game_data_path/game_cu/out_sig0_i_75/O
                         net (fo=141, routed)         4.791    21.758    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124    21.882 f  game_data_path/game_cu/out_sig0__0_i_21/O
                         net (fo=3, routed)           1.889    23.771    game_data_path/game_regfile/out_sig0__0_2
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.895 r  game_data_path/game_regfile/out_sig0__0_i_1/O
                         net (fo=12, routed)          1.004    24.899    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    28.935 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    28.937    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.455 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.503    31.958    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.124    32.082 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    32.082    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.615 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.615    game_data_path/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.732 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.732    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.849 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.849    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.088 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.047    34.135    game_data_path/game_cu/D_temp_reg2_q_reg[31][2]
    SLICE_X54Y70         LUT2 (Prop_lut2_I1_O)        0.301    34.436 f  game_data_path/game_cu/D_score_q[30]_i_3/O
                         net (fo=1, routed)           0.680    35.116    game_data_path/game_cu/D_score_q[30]_i_3_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I3_O)        0.124    35.240 f  game_data_path/game_cu/D_score_q[30]_i_2/O
                         net (fo=1, routed)           0.658    35.898    game_data_path/game_cu/D_score_q[30]_i_2_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I4_O)        0.124    36.022 r  game_data_path/game_cu/D_score_q[30]_i_1/O
                         net (fo=16, routed)          1.171    37.192    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[30]
    SLICE_X59Y75         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.491   104.895    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[30]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X59Y75         FDRE (Setup_fdre_C_D)       -0.040   105.078    game_data_path/game_regfile/D_temp_reg1_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.078    
                         arrival time                         -37.193    
  -------------------------------------------------------------------
                         slack                                 67.885    

Slack (MET) :             67.901ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_temp_reg1_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.041ns  (logic 8.646ns (26.984%)  route 23.395ns (73.016%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=813, routed)         3.766     9.354    reset_cond/Q[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.478 r  reset_cond/out_sig0_i_89/O
                         net (fo=101, routed)         3.957    13.435    reset_cond/D_stage_q_reg[3]_17
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.559 r  reset_cond/out_sig0_i_208/O
                         net (fo=28, routed)          1.399    14.959    game_data_path/game_regfile/out_sig0_2
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.083 f  game_data_path/game_regfile/i__carry_i_12/O
                         net (fo=10, routed)          0.562    15.645    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.124    15.769 f  game_data_path/game_regfile/i__carry_i_7/O
                         net (fo=25, routed)          1.075    16.844    game_data_path/game_cu/D_game_fsm_q_reg[4]_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.968 f  game_data_path/game_cu/out_sig0_i_75/O
                         net (fo=141, routed)         4.791    21.758    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124    21.882 f  game_data_path/game_cu/out_sig0__0_i_21/O
                         net (fo=3, routed)           1.889    23.771    game_data_path/game_regfile/out_sig0__0_2
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.895 r  game_data_path/game_regfile/out_sig0__0_i_1/O
                         net (fo=12, routed)          1.004    24.899    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    28.935 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    28.937    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.455 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.503    31.958    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.124    32.082 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    32.082    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.615 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.615    game_data_path/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.732 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.732    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.849 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.849    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.172 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.434    33.606    game_data_path/game_cu/D_temp_reg2_q_reg[31][1]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.306    33.912 f  game_data_path/game_cu/D_score_q[29]_i_4/O
                         net (fo=1, routed)           0.667    34.579    game_data_path/game_cu/D_score_q[29]_i_4_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.124    34.703 f  game_data_path/game_cu/D_score_q[29]_i_2/O
                         net (fo=1, routed)           0.433    35.136    game_data_path/game_cu/D_score_q[29]_i_2_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.124    35.260 r  game_data_path/game_cu/D_score_q[29]_i_1/O
                         net (fo=16, routed)          1.914    37.173    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[29]
    SLICE_X59Y75         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.491   104.895    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[29]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X59Y75         FDRE (Setup_fdre_C_D)       -0.043   105.075    game_data_path/game_regfile/D_temp_reg1_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.075    
                         arrival time                         -37.173    
  -------------------------------------------------------------------
                         slack                                 67.901    

Slack (MET) :             67.927ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.002ns  (logic 8.646ns (27.017%)  route 23.356ns (72.983%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 104.896 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=813, routed)         3.766     9.354    reset_cond/Q[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.478 r  reset_cond/out_sig0_i_89/O
                         net (fo=101, routed)         3.957    13.435    reset_cond/D_stage_q_reg[3]_17
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.559 r  reset_cond/out_sig0_i_208/O
                         net (fo=28, routed)          1.399    14.959    game_data_path/game_regfile/out_sig0_2
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.083 f  game_data_path/game_regfile/i__carry_i_12/O
                         net (fo=10, routed)          0.562    15.645    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.124    15.769 f  game_data_path/game_regfile/i__carry_i_7/O
                         net (fo=25, routed)          1.075    16.844    game_data_path/game_cu/D_game_fsm_q_reg[4]_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.968 f  game_data_path/game_cu/out_sig0_i_75/O
                         net (fo=141, routed)         4.791    21.758    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124    21.882 f  game_data_path/game_cu/out_sig0__0_i_21/O
                         net (fo=3, routed)           1.889    23.771    game_data_path/game_regfile/out_sig0__0_2
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.895 r  game_data_path/game_regfile/out_sig0__0_i_1/O
                         net (fo=12, routed)          1.004    24.899    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    28.935 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    28.937    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.455 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.503    31.958    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.124    32.082 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    32.082    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.615 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.615    game_data_path/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.732 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.732    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.849 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.849    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.172 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.434    33.606    game_data_path/game_cu/D_temp_reg2_q_reg[31][1]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.306    33.912 f  game_data_path/game_cu/D_score_q[29]_i_4/O
                         net (fo=1, routed)           0.667    34.579    game_data_path/game_cu/D_score_q[29]_i_4_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.124    34.703 f  game_data_path/game_cu/D_score_q[29]_i_2/O
                         net (fo=1, routed)           0.433    35.136    game_data_path/game_cu/D_score_q[29]_i_2_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.124    35.260 r  game_data_path/game_cu/D_score_q[29]_i_1/O
                         net (fo=16, routed)          1.874    37.134    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[29]
    SLICE_X63Y74         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.492   104.896    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[29]/C
                         clock pessimism              0.258   105.154    
                         clock uncertainty           -0.035   105.119    
    SLICE_X63Y74         FDRE (Setup_fdre_C_D)       -0.058   105.061    game_data_path/game_regfile/D_bullet_active_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.061    
                         arrival time                         -37.134    
  -------------------------------------------------------------------
                         slack                                 67.927    

Slack (MET) :             67.973ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_score_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        31.968ns  (logic 8.646ns (27.046%)  route 23.322ns (72.954%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 104.896 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=813, routed)         3.766     9.354    reset_cond/Q[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.478 r  reset_cond/out_sig0_i_89/O
                         net (fo=101, routed)         3.957    13.435    reset_cond/D_stage_q_reg[3]_17
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.559 r  reset_cond/out_sig0_i_208/O
                         net (fo=28, routed)          1.399    14.959    game_data_path/game_regfile/out_sig0_2
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.083 f  game_data_path/game_regfile/i__carry_i_12/O
                         net (fo=10, routed)          0.562    15.645    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.124    15.769 f  game_data_path/game_regfile/i__carry_i_7/O
                         net (fo=25, routed)          1.075    16.844    game_data_path/game_cu/D_game_fsm_q_reg[4]_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.968 f  game_data_path/game_cu/out_sig0_i_75/O
                         net (fo=141, routed)         4.791    21.758    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124    21.882 f  game_data_path/game_cu/out_sig0__0_i_21/O
                         net (fo=3, routed)           1.889    23.771    game_data_path/game_regfile/out_sig0__0_2
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.895 r  game_data_path/game_regfile/out_sig0__0_i_1/O
                         net (fo=12, routed)          1.004    24.899    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    28.935 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    28.937    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.455 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.503    31.958    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.124    32.082 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    32.082    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.615 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.615    game_data_path/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.732 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.732    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.849 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.849    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.172 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.434    33.606    game_data_path/game_cu/D_temp_reg2_q_reg[31][1]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.306    33.912 f  game_data_path/game_cu/D_score_q[29]_i_4/O
                         net (fo=1, routed)           0.667    34.579    game_data_path/game_cu/D_score_q[29]_i_4_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.124    34.703 f  game_data_path/game_cu/D_score_q[29]_i_2/O
                         net (fo=1, routed)           0.433    35.136    game_data_path/game_cu/D_score_q[29]_i_2_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.124    35.260 r  game_data_path/game_cu/D_score_q[29]_i_1/O
                         net (fo=16, routed)          1.841    37.100    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[29]
    SLICE_X64Y74         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.492   104.896    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[29]/C
                         clock pessimism              0.258   105.154    
                         clock uncertainty           -0.035   105.119    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)       -0.045   105.074    game_data_path/game_regfile/D_score_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.074    
                         arrival time                         -37.100    
  -------------------------------------------------------------------
                         slack                                 67.973    

Slack (MET) :             68.020ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_A_active_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        31.900ns  (logic 8.646ns (27.103%)  route 23.254ns (72.897%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=813, routed)         3.766     9.354    reset_cond/Q[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.478 r  reset_cond/out_sig0_i_89/O
                         net (fo=101, routed)         3.957    13.435    reset_cond/D_stage_q_reg[3]_17
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.559 r  reset_cond/out_sig0_i_208/O
                         net (fo=28, routed)          1.399    14.959    game_data_path/game_regfile/out_sig0_2
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.083 f  game_data_path/game_regfile/i__carry_i_12/O
                         net (fo=10, routed)          0.562    15.645    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.124    15.769 f  game_data_path/game_regfile/i__carry_i_7/O
                         net (fo=25, routed)          1.075    16.844    game_data_path/game_cu/D_game_fsm_q_reg[4]_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.968 f  game_data_path/game_cu/out_sig0_i_75/O
                         net (fo=141, routed)         4.791    21.758    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124    21.882 f  game_data_path/game_cu/out_sig0__0_i_21/O
                         net (fo=3, routed)           1.889    23.771    game_data_path/game_regfile/out_sig0__0_2
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.895 r  game_data_path/game_regfile/out_sig0__0_i_1/O
                         net (fo=12, routed)          1.004    24.899    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    28.935 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    28.937    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.455 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.503    31.958    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.124    32.082 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    32.082    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.615 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.615    game_data_path/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.732 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.732    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.849 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.849    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.172 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.434    33.606    game_data_path/game_cu/D_temp_reg2_q_reg[31][1]
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.306    33.912 f  game_data_path/game_cu/D_score_q[29]_i_4/O
                         net (fo=1, routed)           0.667    34.579    game_data_path/game_cu/D_score_q[29]_i_4_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.124    34.703 f  game_data_path/game_cu/D_score_q[29]_i_2/O
                         net (fo=1, routed)           0.433    35.136    game_data_path/game_cu/D_score_q[29]_i_2_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.124    35.260 r  game_data_path/game_cu/D_score_q[29]_i_1/O
                         net (fo=16, routed)          1.773    37.032    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[29]
    SLICE_X59Y76         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.493   104.897    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[29]/C
                         clock pessimism              0.258   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X59Y76         FDRE (Setup_fdre_C_D)       -0.067   105.053    game_data_path/game_regfile/D_enemy_A_active_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.053    
                         arrival time                         -37.032    
  -------------------------------------------------------------------
                         slack                                 68.020    

Slack (MET) :             68.066ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_A_active_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        31.810ns  (logic 8.557ns (26.900%)  route 23.253ns (73.100%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=813, routed)         3.766     9.354    reset_cond/Q[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.478 r  reset_cond/out_sig0_i_89/O
                         net (fo=101, routed)         3.957    13.435    reset_cond/D_stage_q_reg[3]_17
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.559 r  reset_cond/out_sig0_i_208/O
                         net (fo=28, routed)          1.399    14.959    game_data_path/game_regfile/out_sig0_2
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.083 f  game_data_path/game_regfile/i__carry_i_12/O
                         net (fo=10, routed)          0.562    15.645    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.124    15.769 f  game_data_path/game_regfile/i__carry_i_7/O
                         net (fo=25, routed)          1.075    16.844    game_data_path/game_cu/D_game_fsm_q_reg[4]_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.968 f  game_data_path/game_cu/out_sig0_i_75/O
                         net (fo=141, routed)         4.791    21.758    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124    21.882 f  game_data_path/game_cu/out_sig0__0_i_21/O
                         net (fo=3, routed)           1.889    23.771    game_data_path/game_regfile/out_sig0__0_2
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.895 r  game_data_path/game_regfile/out_sig0__0_i_1/O
                         net (fo=12, routed)          1.004    24.899    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    28.935 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    28.937    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.455 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.503    31.958    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.124    32.082 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    32.082    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.615 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.615    game_data_path/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.732 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.732    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.849 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.849    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.088 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.047    34.135    game_data_path/game_cu/D_temp_reg2_q_reg[31][2]
    SLICE_X54Y70         LUT2 (Prop_lut2_I1_O)        0.301    34.436 f  game_data_path/game_cu/D_score_q[30]_i_3/O
                         net (fo=1, routed)           0.680    35.116    game_data_path/game_cu/D_score_q[30]_i_3_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I3_O)        0.124    35.240 f  game_data_path/game_cu/D_score_q[30]_i_2/O
                         net (fo=1, routed)           0.658    35.898    game_data_path/game_cu/D_score_q[30]_i_2_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I4_O)        0.124    36.022 r  game_data_path/game_cu/D_score_q[30]_i_1/O
                         net (fo=16, routed)          0.920    36.942    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[30]
    SLICE_X54Y76         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.427   104.831    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[30]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)       -0.045   105.009    game_data_path/game_regfile/D_enemy_A_active_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.009    
                         arrival time                         -36.942    
  -------------------------------------------------------------------
                         slack                                 68.066    

Slack (MET) :             68.077ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_color_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        31.783ns  (logic 8.557ns (26.923%)  route 23.226ns (73.077%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 104.830 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDPE (Prop_fdpe_C_Q)         0.456     5.588 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=813, routed)         3.766     9.354    reset_cond/Q[0]
    SLICE_X52Y59         LUT2 (Prop_lut2_I0_O)        0.124     9.478 r  reset_cond/out_sig0_i_89/O
                         net (fo=101, routed)         3.957    13.435    reset_cond/D_stage_q_reg[3]_17
    SLICE_X61Y73         LUT3 (Prop_lut3_I0_O)        0.124    13.559 r  reset_cond/out_sig0_i_208/O
                         net (fo=28, routed)          1.399    14.959    game_data_path/game_regfile/out_sig0_2
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.083 f  game_data_path/game_regfile/i__carry_i_12/O
                         net (fo=10, routed)          0.562    15.645    game_data_path/game_regfile/D_temp_reg2_q_reg[0]_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I4_O)        0.124    15.769 f  game_data_path/game_regfile/i__carry_i_7/O
                         net (fo=25, routed)          1.075    16.844    game_data_path/game_cu/D_game_fsm_q_reg[4]_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.968 f  game_data_path/game_cu/out_sig0_i_75/O
                         net (fo=141, routed)         4.791    21.758    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.124    21.882 f  game_data_path/game_cu/out_sig0__0_i_21/O
                         net (fo=3, routed)           1.889    23.771    game_data_path/game_regfile/out_sig0__0_2
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.895 r  game_data_path/game_regfile/out_sig0__0_i_1/O
                         net (fo=12, routed)          1.004    24.899    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    28.935 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    28.937    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    30.455 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.503    31.958    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.124    32.082 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    32.082    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.615 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.615    game_data_path/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.732 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.732    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.849 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.849    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.088 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.047    34.135    game_data_path/game_cu/D_temp_reg2_q_reg[31][2]
    SLICE_X54Y70         LUT2 (Prop_lut2_I1_O)        0.301    34.436 f  game_data_path/game_cu/D_score_q[30]_i_3/O
                         net (fo=1, routed)           0.680    35.116    game_data_path/game_cu/D_score_q[30]_i_3_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I3_O)        0.124    35.240 f  game_data_path/game_cu/D_score_q[30]_i_2/O
                         net (fo=1, routed)           0.658    35.898    game_data_path/game_cu/D_score_q[30]_i_2_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I4_O)        0.124    36.022 r  game_data_path/game_cu/D_score_q[30]_i_1/O
                         net (fo=16, routed)          0.893    36.915    game_data_path/game_regfile/D_temp_reg2_q_reg[31]_1[30]
    SLICE_X57Y75         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.426   104.830    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[30]/C
                         clock pessimism              0.258   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)       -0.061   104.992    game_data_path/game_regfile/D_bullet_color_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.992    
                         arrival time                         -36.915    
  -------------------------------------------------------------------
                         slack                                 68.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 btn_cond_red_shoot/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_red_shoot/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.558     1.502    btn_cond_red_shoot/sync/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  btn_cond_red_shoot/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.118     1.761    btn_cond_red_shoot/sync/D_pipe_d__1[1]
    SLICE_X41Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.827     2.016    btn_cond_red_shoot/sync/clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.070     1.585    btn_cond_red_shoot/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_clear_request_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.553     1.497    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X37Y69         FDSE                                         r  game_data_path/ram_mode/driver/D_clear_request_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDSE (Prop_fdse_C_Q)         0.141     1.638 f  game_data_path/ram_mode/driver/D_clear_request_q_reg/Q
                         net (fo=6, routed)           0.109     1.747    game_data_path/ram_mode/driver/D_clear_request_q
    SLICE_X36Y69         LUT4 (Prop_lut4_I0_O)        0.048     1.795 r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    game_data_path/ram_mode/driver/FSM_sequential_D_state_q[1]_i_1_n_0
    SLICE_X36Y69         FDRE                                         r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.819     2.009    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.107     1.617    game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.557     1.501    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[5]/Q
                         net (fo=1, routed)           0.097     1.739    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][5]
    SLICE_X48Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[5]
    SLICE_X48Y68         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.824     2.014    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.091     1.605    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 game_data_path/fast_clk/D_ctr_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/fast_clk_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.561     1.505    game_data_path/fast_clk/clk_IBUF_BUFG
    SLICE_X45Y59         FDRE                                         r  game_data_path/fast_clk/D_ctr_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  game_data_path/fast_clk/D_ctr_q_reg[21]/Q
                         net (fo=3, routed)           0.124     1.770    game_data_path/ram_mode/fast_clk_edge/S[0]
    SLICE_X45Y60         FDRE                                         r  game_data_path/ram_mode/fast_clk_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.830     2.019    game_data_path/ram_mode/fast_clk_edge/clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  game_data_path/ram_mode/fast_clk_edge/D_last_q_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.066     1.586    game_data_path/ram_mode/fast_clk_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_C_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.554     1.498    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y72         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_data_path/game_regfile/D_enemy_C_data_q_reg[9]/Q
                         net (fo=3, routed)           0.124     1.763    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[7]_0[5]
    SLICE_X51Y73         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.819     2.009    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[5]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.070     1.579    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.554     1.498    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[2]/Q
                         net (fo=1, routed)           0.105     1.744    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][2]
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.789 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[2]
    SLICE_X47Y68         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.822     2.012    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.091     1.604    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.258%)  route 0.134ns (48.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.554     1.498    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y71         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_data_path/game_regfile/D_enemy_B_data_q_reg[17]/Q
                         net (fo=3, routed)           0.134     1.773    game_data_path/ram_mode/ram/D[1]
    SLICE_X53Y72         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.821     2.011    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X53Y72         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X53Y72         FDRE (Hold_fdre_C_D)         0.075     1.586    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_clear_request_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.553     1.497    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X37Y69         FDSE                                         r  game_data_path/ram_mode/driver/D_clear_request_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  game_data_path/ram_mode/driver/D_clear_request_q_reg/Q
                         net (fo=6, routed)           0.109     1.747    game_data_path/ram_mode/driver/D_clear_request_q
    SLICE_X36Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.792 r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    game_data_path/ram_mode/driver/FSM_sequential_D_state_q[0]_i_1_n_0
    SLICE_X36Y69         FDRE                                         r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.819     2.009    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.091     1.601    game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.554     1.498    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/Q
                         net (fo=1, routed)           0.143     1.782    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][0]
    SLICE_X46Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.827 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[0]
    SLICE_X46Y70         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.821     2.010    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.120     1.631    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_clear_request_q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.638%)  route 0.133ns (41.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.553     1.497    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=17, routed)          0.133     1.771    game_data_path/ram_mode/driver/D_state_q[0]
    SLICE_X37Y69         LUT5 (Prop_lut5_I2_O)        0.048     1.819 r  game_data_path/ram_mode/driver/D_clear_request_q_i_1/O
                         net (fo=1, routed)           0.000     1.819    game_data_path/ram_mode/driver/D_clear_request_q_i_1_n_0
    SLICE_X37Y69         FDSE                                         r  game_data_path/ram_mode/driver/D_clear_request_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.819     2.009    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X37Y69         FDSE                                         r  game_data_path/ram_mode/driver/D_clear_request_q_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X37Y69         FDSE (Hold_fdse_C_D)         0.105     1.615    game_data_path/ram_mode/driver/D_clear_request_q_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X54Y55   btn_cond_blue_shoot/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X54Y57   btn_cond_blue_shoot/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X54Y57   btn_cond_blue_shoot/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X54Y58   btn_cond_blue_shoot/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X54Y58   btn_cond_blue_shoot/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X54Y55   btn_cond_blue_shoot/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X54Y55   btn_cond_blue_shoot/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X54Y55   btn_cond_blue_shoot/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X54Y56   btn_cond_blue_shoot/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y69   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y69   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y70   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y69   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y69   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_temp_reg3_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.913ns  (logic 5.552ns (30.996%)  route 12.360ns (69.004%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.550     5.134    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  game_data_path/game_regfile/D_temp_reg3_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  game_data_path/game_regfile/D_temp_reg3_q_reg[0]/Q
                         net (fo=117, routed)         3.362     8.952    game_data_path/ram_mode/driver/data_OBUF_inst_i_55_0[0]
    SLICE_X42Y76         LUT3 (Prop_lut3_I0_O)        0.152     9.104 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_66/O
                         net (fo=19, routed)          0.765     9.869    game_data_path/ram_mode/driver/data_OBUF_inst_i_66_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I1_O)        0.348    10.217 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_144/O
                         net (fo=1, routed)           0.961    11.178    game_data_path/ram_mode/driver/data_OBUF_inst_i_144_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.302 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_82/O
                         net (fo=1, routed)           0.713    12.015    game_data_path/ram_mode/driver/data_OBUF_inst_i_82_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.139 f  game_data_path/ram_mode/driver/data_OBUF_inst_i_40/O
                         net (fo=2, routed)           0.566    12.705    game_data_path/ram_mode/driver/data_OBUF_inst_i_40_n_0
    SLICE_X40Y72         LUT3 (Prop_lut3_I2_O)        0.118    12.823 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_43/O
                         net (fo=2, routed)           0.452    13.275    game_data_path/ram_mode/driver/data_OBUF_inst_i_43_n_0
    SLICE_X40Y72         LUT2 (Prop_lut2_I1_O)        0.326    13.601 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_28/O
                         net (fo=2, routed)           0.511    14.112    game_data_path/ram_mode/driver/data_OBUF_inst_i_28_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.124    14.236 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.879    15.115    game_data_path/ram_mode/driver/data_OBUF_inst_i_14_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124    15.239 f  game_data_path/ram_mode/driver/data_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.949    16.188    game_data_path/ram_mode/driver/data_OBUF_inst_i_5_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I4_O)        0.124    16.312 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.202    19.514    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    23.047 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    23.047    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 4.031ns (53.692%)  route 3.477ns (46.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.554     5.138    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y58         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDSE (Prop_fdse_C_Q)         0.518     5.656 r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.477     9.133    lopt_16
    K13                  OBUF (Prop_obuf_I_O)         3.513    12.646 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.646    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.245ns  (logic 4.056ns (55.982%)  route 3.189ns (44.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.554     5.138    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y58         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDSE (Prop_fdse_C_Q)         0.518     5.656 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.189     8.845    lopt_18
    L14                  OBUF (Prop_obuf_I_O)         3.538    12.383 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.383    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 4.021ns (56.306%)  route 3.120ns (43.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.624     5.208    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  game_data_path/game_regfile/D_score_q_reg[6]/Q
                         net (fo=3, routed)           3.120     8.846    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    12.349 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    12.349    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 4.033ns (56.801%)  route 3.067ns (43.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.554     5.138    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y58         FDRE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.067     8.723    lopt_19
    L13                  OBUF (Prop_obuf_I_O)         3.515    12.239 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.239    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.023ns (58.295%)  route 2.878ns (41.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.554     5.138    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y58         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDSE (Prop_fdse_C_Q)         0.518     5.656 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.878     8.534    lopt_17
    K12                  OBUF (Prop_obuf_I_O)         3.505    12.040 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.040    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 4.002ns (61.295%)  route 2.527ns (38.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.614     5.198    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  game_data_path/game_regfile/D_bullet_x_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.527     8.181    lopt
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.727 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    11.727    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 4.007ns (61.642%)  route 2.493ns (38.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.614     5.198    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  game_data_path/game_regfile/D_bullet_x_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.493     8.147    lopt_2
    A5                   OBUF (Prop_obuf_I_O)         3.551    11.698 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    11.698    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.497ns  (logic 4.005ns (61.653%)  route 2.491ns (38.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.614     5.198    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  game_data_path/game_regfile/D_bullet_x_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.491     8.145    lopt_3
    A4                   OBUF (Prop_obuf_I_O)         3.549    11.695 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    11.695    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.485ns  (logic 4.062ns (62.635%)  route 2.423ns (37.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.624     5.208    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  game_data_path/game_regfile/D_score_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.423     8.149    lopt_8
    E2                   OBUF (Prop_obuf_I_O)         3.544    11.693 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    11.693    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.391ns (83.213%)  route 0.281ns (16.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  game_data_path/game_regfile/D_timer_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_data_path/game_regfile/D_timer_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.281     1.977    lopt_11
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.204 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.204    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.363ns (80.403%)  route 0.332ns (19.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y60         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  game_data_path/game_regfile/D_timer_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.332     2.008    lopt_12
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.230 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.230    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.364ns (80.297%)  route 0.335ns (19.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y60         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  game_data_path/game_regfile/D_timer_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.335     2.011    lopt_13
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.234 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.234    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.376ns (80.744%)  route 0.328ns (19.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.592     1.536    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y57         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  game_data_path/game_regfile/D_timer_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.005    lopt_14
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.239 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.239    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.370ns (80.075%)  route 0.341ns (19.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.592     1.536    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y57         FDSE                                         r  game_data_path/game_regfile/D_timer_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  game_data_path/game_regfile/D_timer_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.341     2.018    lopt_15
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.247 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.247    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_timer_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.390ns (80.903%)  route 0.328ns (19.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  game_data_path/game_regfile/D_timer_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_data_path/game_regfile/D_timer_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.025    lopt_10
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.251 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.251    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.414ns (81.168%)  route 0.328ns (18.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.584     1.528    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  game_data_path/game_regfile/D_score_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.020    lopt_5
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.270 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.270    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.389ns (78.455%)  route 0.382ns (21.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.584     1.528    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y69         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  game_data_path/game_regfile/D_score_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.382     2.050    lopt_4
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.298 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.298    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.366ns (74.830%)  route 0.459ns (25.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/game_regfile/D_score_q_reg[7]/Q
                         net (fo=3, routed)           0.459     2.158    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.360 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.360    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.414ns (71.990%)  route 0.550ns (28.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.584     1.528    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  game_data_path/game_regfile/D_score_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.550     2.242    lopt_6
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.493 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.493    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.220ns  (logic 1.634ns (22.631%)  route 5.586ns (77.369%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.445     5.955    reset_cond/rst_n_IBUF
    SLICE_X55Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.079 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.141     7.220    reset_cond/M_reset_cond_in
    SLICE_X55Y69         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y69         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.220ns  (logic 1.634ns (22.631%)  route 5.586ns (77.369%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.445     5.955    reset_cond/rst_n_IBUF
    SLICE_X55Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.079 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.141     7.220    reset_cond/M_reset_cond_in
    SLICE_X55Y69         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y69         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.220ns  (logic 1.634ns (22.631%)  route 5.586ns (77.369%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.445     5.955    reset_cond/rst_n_IBUF
    SLICE_X55Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.079 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.141     7.220    reset_cond/M_reset_cond_in
    SLICE_X55Y69         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y69         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.728ns  (logic 1.634ns (24.286%)  route 5.094ns (75.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.445     5.955    reset_cond/rst_n_IBUF
    SLICE_X55Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.079 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.649     6.728    reset_cond/M_reset_cond_in
    SLICE_X53Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.432     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 1.501ns (34.644%)  route 2.831ns (65.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.831     4.332    btn_cond_start_btn/sync/D[0]
    SLICE_X41Y62         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.433     4.837    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 green_btn
                            (input port)
  Destination:            btn_cond_green_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.637ns  (logic 1.462ns (40.197%)  route 2.175ns (59.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  green_btn (IN)
                         net (fo=0)                   0.000     0.000    green_btn
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  green_btn_IBUF_inst/O
                         net (fo=1, routed)           2.175     3.637    btn_cond_green_shoot/sync/D[0]
    SLICE_X49Y54         FDRE                                         r  btn_cond_green_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.441     4.845    btn_cond_green_shoot/sync/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  btn_cond_green_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 red_btn
                            (input port)
  Destination:            btn_cond_red_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 1.440ns (41.422%)  route 2.036ns (58.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  red_btn (IN)
                         net (fo=0)                   0.000     0.000    red_btn
    L5                   IBUF (Prop_ibuf_I_O)         1.440     1.440 r  red_btn_IBUF_inst/O
                         net (fo=1, routed)           2.036     3.475    btn_cond_red_shoot/sync/D[0]
    SLICE_X40Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.433     4.837    btn_cond_red_shoot/sync/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 right_btn
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.416ns  (logic 1.490ns (43.622%)  route 1.926ns (56.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  right_btn (IN)
                         net (fo=0)                   0.000     0.000    right_btn
    R3                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  right_btn_IBUF_inst/O
                         net (fo=1, routed)           1.926     3.416    btn_cond_right/sync/D[0]
    SLICE_X50Y51         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.443     4.847    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 left_btn
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.272ns  (logic 1.489ns (45.505%)  route 1.783ns (54.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  left_btn (IN)
                         net (fo=0)                   0.000     0.000    left_btn
    T4                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  left_btn_IBUF_inst/O
                         net (fo=1, routed)           1.783     3.272    btn_cond_left/sync/D[0]
    SLICE_X56Y53         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.443     4.847    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 blue_btn
                            (input port)
  Destination:            btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.037ns  (logic 1.452ns (47.809%)  route 1.585ns (52.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  blue_btn (IN)
                         net (fo=0)                   0.000     0.000    blue_btn
    M5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  blue_btn_IBUF_inst/O
                         net (fo=1, routed)           1.585     3.037    btn_cond_blue_shoot/sync/D[0]
    SLICE_X56Y53         FDRE                                         r  btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         1.443     4.847    btn_cond_blue_shoot/sync/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blue_btn
                            (input port)
  Destination:            btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.220ns (24.446%)  route 0.680ns (75.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  blue_btn (IN)
                         net (fo=0)                   0.000     0.000    blue_btn
    M5                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  blue_btn_IBUF_inst/O
                         net (fo=1, routed)           0.680     0.900    btn_cond_blue_shoot/sync/D[0]
    SLICE_X56Y53         FDRE                                         r  btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.834     2.024    btn_cond_blue_shoot/sync/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 left_btn
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.257ns (25.215%)  route 0.761ns (74.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  left_btn (IN)
                         net (fo=0)                   0.000     0.000    left_btn
    T4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  left_btn_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.017    btn_cond_left/sync/D[0]
    SLICE_X56Y53         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.834     2.024    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 right_btn
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.258ns (23.866%)  route 0.823ns (76.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  right_btn (IN)
                         net (fo=0)                   0.000     0.000    right_btn
    R3                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  right_btn_IBUF_inst/O
                         net (fo=1, routed)           0.823     1.081    btn_cond_right/sync/D[0]
    SLICE_X50Y51         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.835     2.025    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 red_btn
                            (input port)
  Destination:            btn_cond_red_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.208ns (18.542%)  route 0.913ns (81.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  red_btn (IN)
                         net (fo=0)                   0.000     0.000    red_btn
    L5                   IBUF (Prop_ibuf_I_O)         0.208     0.208 r  red_btn_IBUF_inst/O
                         net (fo=1, routed)           0.913     1.121    btn_cond_red_shoot/sync/D[0]
    SLICE_X40Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.827     2.016    btn_cond_red_shoot/sync/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 green_btn
                            (input port)
  Destination:            btn_cond_green_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.230ns (19.542%)  route 0.947ns (80.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  green_btn (IN)
                         net (fo=0)                   0.000     0.000    green_btn
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  green_btn_IBUF_inst/O
                         net (fo=1, routed)           0.947     1.177    btn_cond_green_shoot/sync/D[0]
    SLICE_X49Y54         FDRE                                         r  btn_cond_green_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.833     2.023    btn_cond_green_shoot/sync/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  btn_cond_green_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.268ns (17.321%)  route 1.281ns (82.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.281     1.550    btn_cond_start_btn/sync/D[0]
    SLICE_X41Y62         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.827     2.016    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.489ns  (logic 0.322ns (12.953%)  route 2.167ns (87.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.204    reset_cond/rst_n_IBUF
    SLICE_X55Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.240     2.489    reset_cond/M_reset_cond_in
    SLICE_X53Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.322ns (12.115%)  route 2.339ns (87.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.204    reset_cond/rst_n_IBUF
    SLICE_X55Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.412     2.661    reset_cond/M_reset_cond_in
    SLICE_X55Y69         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y69         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.322ns (12.115%)  route 2.339ns (87.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.204    reset_cond/rst_n_IBUF
    SLICE_X55Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.412     2.661    reset_cond/M_reset_cond_in
    SLICE_X55Y69         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y69         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.322ns (12.115%)  route 2.339ns (87.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.927     2.204    reset_cond/rst_n_IBUF
    SLICE_X55Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.249 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.412     2.661    reset_cond/M_reset_cond_in
    SLICE_X55Y69         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=860, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y69         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





