// Seed: 1826525938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_20 = 1;
  wire id_21;
  wire id_22;
  tri0 id_23 = 1;
  if (id_20) begin : LABEL_0
    assign id_17 = id_11 == id_12;
  end
  assign id_16 = 1 - 1'b0;
endmodule
macromodule module_1 (
    input wand id_0,
    output wire id_1,
    input wand id_2,
    output supply1 id_3
    , id_7,
    input wand id_4,
    output tri id_5
);
  wire id_8;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_8,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
endmodule
