Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_038.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3321612 heartbeat IPC: 3.01059 cumulative IPC: 3.01059 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 6646019 heartbeat IPC: 3.00806 cumulative IPC: 3.00932 (Simulation time: 0 hr 0 min 55 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9966598 heartbeat IPC: 3.01152 cumulative IPC: 3.01005 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 13291364 heartbeat IPC: 3.00773 cumulative IPC: 3.00947 (Simulation time: 0 hr 1 min 50 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16614312 heartbeat IPC: 3.00938 cumulative IPC: 3.00945 (Simulation time: 0 hr 2 min 18 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16614312 (Simulation time: 0 hr 2 min 18 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 24597067 heartbeat IPC: 1.2527 cumulative IPC: 1.2527 (Simulation time: 0 hr 2 min 45 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 32528674 heartbeat IPC: 1.26078 cumulative IPC: 1.25673 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 40482799 heartbeat IPC: 1.25721 cumulative IPC: 1.25689 (Simulation time: 0 hr 3 min 40 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 48435542 heartbeat IPC: 1.25743 cumulative IPC: 1.25702 (Simulation time: 0 hr 4 min 7 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/tongjie/ChampSim-master/ipc1_public/server_038.champsimtrace.xz
Heartbeat CPU 0 instructions: 100000001 cycles: 56417293 heartbeat IPC: 1.25286 cumulative IPC: 1.25619 (Simulation time: 0 hr 4 min 33 sec) 
Finished CPU 0 instructions: 50000000 cycles: 39802981 cumulative IPC: 1.25619 (Simulation time: 0 hr 4 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.25619 instructions: 50000000 cycles: 39802981
L1D TOTAL     ACCESS:   20625278  HIT:   19642043  MISS:     983235
L1D LOAD      ACCESS:    7278467  HIT:    6787984  MISS:     490483
L1D RFO       ACCESS:    6247683  HIT:    6181844  MISS:      65839
L1D PREFETCH  ACCESS:    7099128  HIT:    6672215  MISS:     426913
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16389148  ISSUED:   16024108  USEFUL:     241748  USELESS:     620385
L1D AVERAGE MISS LATENCY: 28.9951 cycles
L1I TOTAL     ACCESS:   10861444  HIT:    6807372  MISS:    4054072
L1I LOAD      ACCESS:    9044620  HIT:    6235595  MISS:    2809025
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1816824  HIT:     571777  MISS:    1245047
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   18515976  ISSUED:   18515976  USEFUL:    2884583  USELESS:       7673
L1I AVERAGE MISS LATENCY: 8.31835 cycles
L2C TOTAL     ACCESS:    7916545  HIT:    7603870  MISS:     312675
L2C LOAD      ACCESS:    1607042  HIT:    1462519  MISS:     144523
L2C RFO       ACCESS:      65595  HIT:      37341  MISS:      28254
L2C PREFETCH  ACCESS:    5951372  HIT:    5812246  MISS:     139126
L2C WRITEBACK ACCESS:     292536  HIT:     291764  MISS:        772
L2C PREFETCH  REQUESTED:    9993243  ISSUED:    9989773  USEFUL:      12347  USELESS:     259423
L2C AVERAGE MISS LATENCY: 45.3646 cycles
LLC TOTAL     ACCESS:    1641791  HIT:    1589006  MISS:      52785
LLC LOAD      ACCESS:     144515  HIT:     131310  MISS:      13205
LLC RFO       ACCESS:      28253  HIT:      22860  MISS:       5393
LLC PREFETCH  ACCESS:    1325248  HIT:    1291529  MISS:      33719
LLC WRITEBACK ACCESS:     143775  HIT:     143307  MISS:        468
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       6840  USELESS:      44537
LLC AVERAGE MISS LATENCY: 164.174 cycles
Major fault: 0 Minor fault: 5526
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8157  ROW_BUFFER_MISS:      44158
 DBUS_CONGESTED:      22804
 WQ ROW_BUFFER_HIT:       1274  ROW_BUFFER_MISS:      11469  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.9279% MPKI: 0.12968 Average ROB Occupancy at Mispredict: 39.4014

Branch types
NOT_BRANCH: 41006086 82.0122%
BRANCH_DIRECT_JUMP: 541911 1.08382%
BRANCH_INDIRECT: 59690 0.11938%
BRANCH_CONDITIONAL: 5915821 11.8316%
BRANCH_DIRECT_CALL: 1003582 2.00716%
BRANCH_INDIRECT_CALL: 234499 0.468998%
BRANCH_RETURN: 1238061 2.47612%
BRANCH_OTHER: 0 0%

