# Memory-Controller
Design of memory controller : Verilog HDL and testbench

input is a .txt file which was given as input to the design
design is main verilog file
testbench is the testbench file for the design
dump.vcd is the output file which shows waaveforms
memory_c_output is the screenshot of the output waveforms generated
