
milo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b4c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08009ce0  08009ce0  00019ce0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a090  0800a090  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  0800a090  0800a090  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a090  0800a090  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a090  0800a090  0001a090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a094  0800a094  0001a094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800a098  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000430  20000078  0800a10c  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  0800a10c  000204a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d88  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b73  00000000  00000000  00032e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea0  00000000  00000000  000359a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d78  00000000  00000000  00036840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000222d7  00000000  00000000  000375b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000128f6  00000000  00000000  0005988f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3fa0  00000000  00000000  0006c185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00130125  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000493c  00000000  00000000  00130178  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009cc4 	.word	0x08009cc4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08009cc4 	.word	0x08009cc4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <MX_DMA_Init+0x38>)
 8000ba0:	695b      	ldr	r3, [r3, #20]
 8000ba2:	4a0b      	ldr	r2, [pc, #44]	; (8000bd0 <MX_DMA_Init+0x38>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	6153      	str	r3, [r2, #20]
 8000baa:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <MX_DMA_Init+0x38>)
 8000bac:	695b      	ldr	r3, [r3, #20]
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	607b      	str	r3, [r7, #4]
 8000bb4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	2100      	movs	r1, #0
 8000bba:	2010      	movs	r0, #16
 8000bbc:	f002 fc05 	bl	80033ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000bc0:	2010      	movs	r0, #16
 8000bc2:	f002 fc1e 	bl	8003402 <HAL_NVIC_EnableIRQ>

}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	; 0x28
 8000bd8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bda:	f107 0314 	add.w	r3, r7, #20
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
 8000be8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bea:	4b35      	ldr	r3, [pc, #212]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000bec:	695b      	ldr	r3, [r3, #20]
 8000bee:	4a34      	ldr	r2, [pc, #208]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000bf0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000bf4:	6153      	str	r3, [r2, #20]
 8000bf6:	4b32      	ldr	r3, [pc, #200]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000bf8:	695b      	ldr	r3, [r3, #20]
 8000bfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000bfe:	613b      	str	r3, [r7, #16]
 8000c00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c02:	4b2f      	ldr	r3, [pc, #188]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000c04:	695b      	ldr	r3, [r3, #20]
 8000c06:	4a2e      	ldr	r2, [pc, #184]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000c08:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c0c:	6153      	str	r3, [r2, #20]
 8000c0e:	4b2c      	ldr	r3, [pc, #176]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000c10:	695b      	ldr	r3, [r3, #20]
 8000c12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1a:	4b29      	ldr	r3, [pc, #164]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000c1c:	695b      	ldr	r3, [r3, #20]
 8000c1e:	4a28      	ldr	r2, [pc, #160]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c24:	6153      	str	r3, [r2, #20]
 8000c26:	4b26      	ldr	r3, [pc, #152]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000c28:	695b      	ldr	r3, [r3, #20]
 8000c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2e:	60bb      	str	r3, [r7, #8]
 8000c30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c32:	4b23      	ldr	r3, [pc, #140]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000c34:	695b      	ldr	r3, [r3, #20]
 8000c36:	4a22      	ldr	r2, [pc, #136]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000c38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c3c:	6153      	str	r3, [r2, #20]
 8000c3e:	4b20      	ldr	r3, [pc, #128]	; (8000cc0 <MX_GPIO_Init+0xec>)
 8000c40:	695b      	ldr	r3, [r3, #20]
 8000c42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2120      	movs	r1, #32
 8000c4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c52:	f002 fee3 	bl	8003a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c5c:	4b19      	ldr	r3, [pc, #100]	; (8000cc4 <MX_GPIO_Init+0xf0>)
 8000c5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4817      	ldr	r0, [pc, #92]	; (8000cc8 <MX_GPIO_Init+0xf4>)
 8000c6c:	f002 fd64 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER_BUTTON_Pin;
 8000c70:	2310      	movs	r3, #16
 8000c72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c74:	4b13      	ldr	r3, [pc, #76]	; (8000cc4 <MX_GPIO_Init+0xf0>)
 8000c76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000c7c:	f107 0314 	add.w	r3, r7, #20
 8000c80:	4619      	mov	r1, r3
 8000c82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c86:	f002 fd57 	bl	8003738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c8a:	2320      	movs	r3, #32
 8000c8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c96:	2300      	movs	r3, #0
 8000c98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c9a:	f107 0314 	add.w	r3, r7, #20
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ca4:	f002 fd48 	bl	8003738 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2100      	movs	r1, #0
 8000cac:	200a      	movs	r0, #10
 8000cae:	f002 fb8c 	bl	80033ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000cb2:	200a      	movs	r0, #10
 8000cb4:	f002 fba5 	bl	8003402 <HAL_NVIC_EnableIRQ>

}
 8000cb8:	bf00      	nop
 8000cba:	3728      	adds	r7, #40	; 0x28
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	10210000 	.word	0x10210000
 8000cc8:	48000800 	.word	0x48000800

08000ccc <string_to_int>:

#define IS_NUMERIC_STRING(d) (*(char*)d >= 48) && (*(char*)d<= 57)
#define CONVERSION(d,k)  ((d<<3) +(d<<1))+(*(char*)k-48);

uint32_t
string_to_int(uint8_t *pszBuffer) {
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
    uint32_t u32Number=0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
    while( IS_NUMERIC_STRING(pszBuffer)) {
 8000cd8:	e00c      	b.n	8000cf4 <string_to_int+0x28>
        u32Number=CONVERSION(u32Number,pszBuffer);
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	00da      	lsls	r2, r3, #3
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	4413      	add	r3, r2
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	7812      	ldrb	r2, [r2, #0]
 8000ce8:	4413      	add	r3, r2
 8000cea:	3b30      	subs	r3, #48	; 0x30
 8000cec:	60fb      	str	r3, [r7, #12]
        pszBuffer++;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	607b      	str	r3, [r7, #4]
    while( IS_NUMERIC_STRING(pszBuffer)) {
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	2b2f      	cmp	r3, #47	; 0x2f
 8000cfa:	d903      	bls.n	8000d04 <string_to_int+0x38>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b39      	cmp	r3, #57	; 0x39
 8000d02:	d9ea      	bls.n	8000cda <string_to_int+0xe>
    }
    return u32Number;
 8000d04:	68fb      	ldr	r3, [r7, #12]
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3714      	adds	r7, #20
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
	...

08000d14 <_write>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

int
_write(int file, uint8_t *ptr, int len) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit_IT(&huart2, ptr, len);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	461a      	mov	r2, r3
 8000d26:	68b9      	ldr	r1, [r7, #8]
 8000d28:	4803      	ldr	r0, [pc, #12]	; (8000d38 <_write+0x24>)
 8000d2a:	f005 fa73 	bl	8006214 <HAL_UART_Transmit_IT>
	return len;
 8000d2e:	687b      	ldr	r3, [r7, #4]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3710      	adds	r7, #16
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	200001f8 	.word	0x200001f8

08000d3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d40:	b085      	sub	sp, #20
 8000d42:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d44:	f002 f9dc 	bl	8003100 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d48:	f000 f880 	bl	8000e4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d4c:	f7ff ff42 	bl	8000bd4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d50:	f7ff ff22 	bl	8000b98 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d54:	f002 f906 	bl	8002f64 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000d58:	f001 fd3a 	bl	80027d0 <MX_TIM2_Init>
  MX_TIM15_Init();
 8000d5c:	f001 fe1e 	bl	800299c <MX_TIM15_Init>
  MX_TIM16_Init();
 8000d60:	f001 fea2 	bl	8002aa8 <MX_TIM16_Init>
  MX_TIM17_Init();
 8000d64:	f001 ff1a 	bl	8002b9c <MX_TIM17_Init>
  MX_TIM3_Init();
 8000d68:	f001 fd86 	bl	8002878 <MX_TIM3_Init>
  MX_TIM6_Init();
 8000d6c:	f001 fdde 	bl	800292c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  //HAL_TIM_Base_Start_IT(&htim6); // debug
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8000d70:	2100      	movs	r1, #0
 8000d72:	482d      	ldr	r0, [pc, #180]	; (8000e28 <main+0xec>)
 8000d74:	f004 f86e 	bl	8004e54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8000d78:	2100      	movs	r1, #0
 8000d7a:	482c      	ldr	r0, [pc, #176]	; (8000e2c <main+0xf0>)
 8000d7c:	f004 f86a 	bl	8004e54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8000d80:	2100      	movs	r1, #0
 8000d82:	482b      	ldr	r0, [pc, #172]	; (8000e30 <main+0xf4>)
 8000d84:	f004 f866 	bl	8004e54 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1);
 8000d88:	2100      	movs	r1, #0
 8000d8a:	482a      	ldr	r0, [pc, #168]	; (8000e34 <main+0xf8>)
 8000d8c:	f004 f9f4 	bl	8005178 <HAL_TIM_Encoder_Start>
  HAL_UART_Receive_IT(&huart2, &message, 1);
 8000d90:	2201      	movs	r2, #1
 8000d92:	4929      	ldr	r1, [pc, #164]	; (8000e38 <main+0xfc>)
 8000d94:	4829      	ldr	r0, [pc, #164]	; (8000e3c <main+0x100>)
 8000d96:	f005 fa99 	bl	80062cc <HAL_UART_Receive_IT>

  manipulator_init(&milo, 40.0, 30.0);
 8000d9a:	eef3 0a0e 	vmov.f32	s1, #62	; 0x41f00000  30.0
 8000d9e:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8000e40 <main+0x104>
 8000da2:	4828      	ldr	r0, [pc, #160]	; (8000e44 <main+0x108>)
 8000da4:	f000 fa6c 	bl	8001280 <manipulator_init>
	 servo_set(&ft[0], servo_angle[0] * 10, 0);
	 servo_set(&ft[1], servo_angle[1] * 10, 0);
	 servo_set(&ft[2], servo_angle[2] * 10, 0);
	 */
	 //printf("servo[0]: %d; servo[1]: %d; servo[2]: %d; Przycisk: %d\r\n", servo_angle[0], servo_angle[1], servo_angle[2], button);
	 manipulator_update(&milo);
 8000da8:	4826      	ldr	r0, [pc, #152]	; (8000e44 <main+0x108>)
 8000daa:	f000 fb13 	bl	80013d4 <manipulator_update>
	 printf("q1 = %d, q2 = %d, q3 = %d, x = %d, y = %d, z = %d\r\n", (int)milo.q1, (int)milo.q2, (int)milo.q3, (int)milo.x, (int)milo.y, (int)milo.z);
 8000dae:	4b25      	ldr	r3, [pc, #148]	; (8000e44 <main+0x108>)
 8000db0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000db4:	4610      	mov	r0, r2
 8000db6:	4619      	mov	r1, r3
 8000db8:	f7ff fec6 	bl	8000b48 <__aeabi_d2iz>
 8000dbc:	4606      	mov	r6, r0
 8000dbe:	4b21      	ldr	r3, [pc, #132]	; (8000e44 <main+0x108>)
 8000dc0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	f7ff febe 	bl	8000b48 <__aeabi_d2iz>
 8000dcc:	4680      	mov	r8, r0
 8000dce:	4b1d      	ldr	r3, [pc, #116]	; (8000e44 <main+0x108>)
 8000dd0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	f7ff feb6 	bl	8000b48 <__aeabi_d2iz>
 8000ddc:	4681      	mov	r9, r0
 8000dde:	4b19      	ldr	r3, [pc, #100]	; (8000e44 <main+0x108>)
 8000de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000de4:	4610      	mov	r0, r2
 8000de6:	4619      	mov	r1, r3
 8000de8:	f7ff feae 	bl	8000b48 <__aeabi_d2iz>
 8000dec:	4604      	mov	r4, r0
 8000dee:	4b15      	ldr	r3, [pc, #84]	; (8000e44 <main+0x108>)
 8000df0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000df4:	4610      	mov	r0, r2
 8000df6:	4619      	mov	r1, r3
 8000df8:	f7ff fea6 	bl	8000b48 <__aeabi_d2iz>
 8000dfc:	4605      	mov	r5, r0
 8000dfe:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <main+0x108>)
 8000e00:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000e04:	4610      	mov	r0, r2
 8000e06:	4619      	mov	r1, r3
 8000e08:	f7ff fe9e 	bl	8000b48 <__aeabi_d2iz>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	9302      	str	r3, [sp, #8]
 8000e10:	9501      	str	r5, [sp, #4]
 8000e12:	9400      	str	r4, [sp, #0]
 8000e14:	464b      	mov	r3, r9
 8000e16:	4642      	mov	r2, r8
 8000e18:	4631      	mov	r1, r6
 8000e1a:	480b      	ldr	r0, [pc, #44]	; (8000e48 <main+0x10c>)
 8000e1c:	f006 f9ce 	bl	80071bc <iprintf>
	  HAL_Delay(10);
 8000e20:	200a      	movs	r0, #10
 8000e22:	f002 f9d3 	bl	80031cc <HAL_Delay>
	 manipulator_update(&milo);
 8000e26:	e7bf      	b.n	8000da8 <main+0x6c>
 8000e28:	20000288 	.word	0x20000288
 8000e2c:	20000404 	.word	0x20000404
 8000e30:	200002d4 	.word	0x200002d4
 8000e34:	200003b8 	.word	0x200003b8
 8000e38:	200001f4 	.word	0x200001f4
 8000e3c:	200001f8 	.word	0x200001f8
 8000e40:	42200000 	.word	0x42200000
 8000e44:	20000098 	.word	0x20000098
 8000e48:	08009ce0 	.word	0x08009ce0

08000e4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b090      	sub	sp, #64	; 0x40
 8000e50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e52:	f107 0318 	add.w	r3, r7, #24
 8000e56:	2228      	movs	r2, #40	; 0x28
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f006 f9a6 	bl	80071ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	609a      	str	r2, [r3, #8]
 8000e6a:	60da      	str	r2, [r3, #12]
 8000e6c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000e72:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000e76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e80:	2302      	movs	r3, #2
 8000e82:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e84:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e88:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e8a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e90:	f107 0318 	add.w	r3, r7, #24
 8000e94:	4618      	mov	r0, r3
 8000e96:	f002 fdf1 	bl	8003a7c <HAL_RCC_OscConfig>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ea0:	f000 f9e6 	bl	8001270 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea4:	230f      	movs	r3, #15
 8000ea6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000eb4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000eba:	1d3b      	adds	r3, r7, #4
 8000ebc:	2102      	movs	r1, #2
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f003 fce4 	bl	800488c <HAL_RCC_ClockConfig>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000eca:	f000 f9d1 	bl	8001270 <Error_Handler>
  }
}
 8000ece:	bf00      	nop
 8000ed0:	3740      	adds	r7, #64	; 0x40
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void
HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ENCODER_BUTTON_Pin) {
 8000ee2:	88fb      	ldrh	r3, [r7, #6]
 8000ee4:	2b10      	cmp	r3, #16
 8000ee6:	d118      	bne.n	8000f1a <HAL_GPIO_EXTI_Callback+0x42>
		button++;
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <HAL_GPIO_EXTI_Callback+0x50>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	3301      	adds	r3, #1
 8000eee:	4a0e      	ldr	r2, [pc, #56]	; (8000f28 <HAL_GPIO_EXTI_Callback+0x50>)
 8000ef0:	6013      	str	r3, [r2, #0]
		button = button % 3;
 8000ef2:	4b0d      	ldr	r3, [pc, #52]	; (8000f28 <HAL_GPIO_EXTI_Callback+0x50>)
 8000ef4:	6819      	ldr	r1, [r3, #0]
 8000ef6:	4b0d      	ldr	r3, [pc, #52]	; (8000f2c <HAL_GPIO_EXTI_Callback+0x54>)
 8000ef8:	fba3 2301 	umull	r2, r3, r3, r1
 8000efc:	085a      	lsrs	r2, r3, #1
 8000efe:	4613      	mov	r3, r2
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	4413      	add	r3, r2
 8000f04:	1aca      	subs	r2, r1, r3
 8000f06:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <HAL_GPIO_EXTI_Callback+0x50>)
 8000f08:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim2, servo_angle[button]);
 8000f0a:	4b07      	ldr	r3, [pc, #28]	; (8000f28 <HAL_GPIO_EXTI_Callback+0x50>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a08      	ldr	r2, [pc, #32]	; (8000f30 <HAL_GPIO_EXTI_Callback+0x58>)
 8000f10:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000f14:	4b07      	ldr	r3, [pc, #28]	; (8000f34 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	625a      	str	r2, [r3, #36]	; 0x24
	}

}
 8000f1a:	bf00      	nop
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	20000094 	.word	0x20000094
 8000f2c:	aaaaaaab 	.word	0xaaaaaaab
 8000f30:	200001e0 	.word	0x200001e0
 8000f34:	200003b8 	.word	0x200003b8

08000f38 <HAL_UART_RxCpltCallback>:

void
HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4aa8      	ldr	r2, [pc, #672]	; (80011e8 <HAL_UART_RxCpltCallback+0x2b0>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	f040 814a 	bne.w	80011e0 <HAL_UART_RxCpltCallback+0x2a8>
		if (message == 'b') {
 8000f4c:	4ba7      	ldr	r3, [pc, #668]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b62      	cmp	r3, #98	; 0x62
 8000f52:	d106      	bne.n	8000f62 <HAL_UART_RxCpltCallback+0x2a>
			printf("b %ld;\r\n", button);
 8000f54:	4ba6      	ldr	r3, [pc, #664]	; (80011f0 <HAL_UART_RxCpltCallback+0x2b8>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	48a6      	ldr	r0, [pc, #664]	; (80011f4 <HAL_UART_RxCpltCallback+0x2bc>)
 8000f5c:	f006 f92e 	bl	80071bc <iprintf>
 8000f60:	e139      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'c') {
 8000f62:	4ba2      	ldr	r3, [pc, #648]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b63      	cmp	r3, #99	; 0x63
 8000f68:	d112      	bne.n	8000f90 <HAL_UART_RxCpltCallback+0x58>
			uint8_t button_number;
			HAL_UART_Receive(huart, &button_number, 1, 10);
 8000f6a:	f107 0115 	add.w	r1, r7, #21
 8000f6e:	230a      	movs	r3, #10
 8000f70:	2201      	movs	r2, #1
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f005 f87c 	bl	8006070 <HAL_UART_Receive>
			button = button_number - '0';
 8000f78:	7d7b      	ldrb	r3, [r7, #21]
 8000f7a:	3b30      	subs	r3, #48	; 0x30
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4b9c      	ldr	r3, [pc, #624]	; (80011f0 <HAL_UART_RxCpltCallback+0x2b8>)
 8000f80:	601a      	str	r2, [r3, #0]
			printf("c %ld;\r\n", button);
 8000f82:	4b9b      	ldr	r3, [pc, #620]	; (80011f0 <HAL_UART_RxCpltCallback+0x2b8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4619      	mov	r1, r3
 8000f88:	489b      	ldr	r0, [pc, #620]	; (80011f8 <HAL_UART_RxCpltCallback+0x2c0>)
 8000f8a:	f006 f917 	bl	80071bc <iprintf>
 8000f8e:	e122      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'e') {
 8000f90:	4b96      	ldr	r3, [pc, #600]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b65      	cmp	r3, #101	; 0x65
 8000f96:	d107      	bne.n	8000fa8 <HAL_UART_RxCpltCallback+0x70>
			printf("e %ld;\r\n", __HAL_TIM_GET_COUNTER(&htim2));
 8000f98:	4b98      	ldr	r3, [pc, #608]	; (80011fc <HAL_UART_RxCpltCallback+0x2c4>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4897      	ldr	r0, [pc, #604]	; (8001200 <HAL_UART_RxCpltCallback+0x2c8>)
 8000fa2:	f006 f90b 	bl	80071bc <iprintf>
 8000fa6:	e116      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'a') {
 8000fa8:	4b90      	ldr	r3, [pc, #576]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	2b61      	cmp	r3, #97	; 0x61
 8000fae:	d119      	bne.n	8000fe4 <HAL_UART_RxCpltCallback+0xac>
			uint8_t servo_number, semicolon;
			HAL_UART_Receive(huart, &servo_number, 1, 10);
 8000fb0:	f107 0114 	add.w	r1, r7, #20
 8000fb4:	230a      	movs	r3, #10
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f005 f859 	bl	8006070 <HAL_UART_Receive>
			HAL_UART_Receive(huart, &semicolon, 1, 10);	// semicolon
 8000fbe:	f107 0113 	add.w	r1, r7, #19
 8000fc2:	230a      	movs	r3, #10
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f005 f852 	bl	8006070 <HAL_UART_Receive>
			printf("a%c %d;\r\n", servo_number, servo_angle[servo_number - '0']);
 8000fcc:	7d3b      	ldrb	r3, [r7, #20]
 8000fce:	4619      	mov	r1, r3
 8000fd0:	7d3b      	ldrb	r3, [r7, #20]
 8000fd2:	3b30      	subs	r3, #48	; 0x30
 8000fd4:	4a8b      	ldr	r2, [pc, #556]	; (8001204 <HAL_UART_RxCpltCallback+0x2cc>)
 8000fd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fda:	461a      	mov	r2, r3
 8000fdc:	488a      	ldr	r0, [pc, #552]	; (8001208 <HAL_UART_RxCpltCallback+0x2d0>)
 8000fde:	f006 f8ed 	bl	80071bc <iprintf>
 8000fe2:	e0f8      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'd') {
 8000fe4:	4b81      	ldr	r3, [pc, #516]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2b64      	cmp	r3, #100	; 0x64
 8000fea:	d112      	bne.n	8001012 <HAL_UART_RxCpltCallback+0xda>
			uint8_t semicolon;
			HAL_UART_Receive(huart, &semicolon, 1, 10);	// semicolon
 8000fec:	f107 0112 	add.w	r1, r7, #18
 8000ff0:	230a      	movs	r3, #10
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f005 f83b 	bl	8006070 <HAL_UART_Receive>
			printf("d;%d;%d;%d;\r\n", servo_angle[0], servo_angle[1], servo_angle[2]);
 8000ffa:	4b82      	ldr	r3, [pc, #520]	; (8001204 <HAL_UART_RxCpltCallback+0x2cc>)
 8000ffc:	881b      	ldrh	r3, [r3, #0]
 8000ffe:	4619      	mov	r1, r3
 8001000:	4b80      	ldr	r3, [pc, #512]	; (8001204 <HAL_UART_RxCpltCallback+0x2cc>)
 8001002:	885b      	ldrh	r3, [r3, #2]
 8001004:	461a      	mov	r2, r3
 8001006:	4b7f      	ldr	r3, [pc, #508]	; (8001204 <HAL_UART_RxCpltCallback+0x2cc>)
 8001008:	889b      	ldrh	r3, [r3, #4]
 800100a:	4880      	ldr	r0, [pc, #512]	; (800120c <HAL_UART_RxCpltCallback+0x2d4>)
 800100c:	f006 f8d6 	bl	80071bc <iprintf>
 8001010:	e0e1      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 's') {
 8001012:	4b76      	ldr	r3, [pc, #472]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b73      	cmp	r3, #115	; 0x73
 8001018:	d157      	bne.n	80010ca <HAL_UART_RxCpltCallback+0x192>
			uint8_t set_servo_number, tmp, set_servo_angle_str[4];
			uint8_t set_servo_angle_int;
			HAL_UART_Receive(huart, &set_servo_number, 1, 10);
 800101a:	f107 0111 	add.w	r1, r7, #17
 800101e:	230a      	movs	r3, #10
 8001020:	2201      	movs	r2, #1
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f005 f824 	bl	8006070 <HAL_UART_Receive>
			HAL_UART_Receive(huart, &tmp, 1, 10); // space
 8001028:	f107 0110 	add.w	r1, r7, #16
 800102c:	230a      	movs	r3, #10
 800102e:	2201      	movs	r2, #1
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f005 f81d 	bl	8006070 <HAL_UART_Receive>
			for (uint8_t i = 0; i < 4; i++) {
 8001036:	2300      	movs	r3, #0
 8001038:	75bb      	strb	r3, [r7, #22]
 800103a:	e01b      	b.n	8001074 <HAL_UART_RxCpltCallback+0x13c>
			HAL_UART_Receive(huart, &tmp, 1, 10);
 800103c:	f107 0110 	add.w	r1, r7, #16
 8001040:	230a      	movs	r3, #10
 8001042:	2201      	movs	r2, #1
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f005 f813 	bl	8006070 <HAL_UART_Receive>
				if (tmp == ';') {
 800104a:	7c3b      	ldrb	r3, [r7, #16]
 800104c:	2b3b      	cmp	r3, #59	; 0x3b
 800104e:	d107      	bne.n	8001060 <HAL_UART_RxCpltCallback+0x128>
					set_servo_angle_str[i] = 0;
 8001050:	7dbb      	ldrb	r3, [r7, #22]
 8001052:	f107 0218 	add.w	r2, r7, #24
 8001056:	4413      	add	r3, r2
 8001058:	2200      	movs	r2, #0
 800105a:	f803 2c0c 	strb.w	r2, [r3, #-12]
					break;
 800105e:	e00c      	b.n	800107a <HAL_UART_RxCpltCallback+0x142>
				}
				set_servo_angle_str[i] = tmp;
 8001060:	7dbb      	ldrb	r3, [r7, #22]
 8001062:	7c3a      	ldrb	r2, [r7, #16]
 8001064:	f107 0118 	add.w	r1, r7, #24
 8001068:	440b      	add	r3, r1
 800106a:	f803 2c0c 	strb.w	r2, [r3, #-12]
			for (uint8_t i = 0; i < 4; i++) {
 800106e:	7dbb      	ldrb	r3, [r7, #22]
 8001070:	3301      	adds	r3, #1
 8001072:	75bb      	strb	r3, [r7, #22]
 8001074:	7dbb      	ldrb	r3, [r7, #22]
 8001076:	2b03      	cmp	r3, #3
 8001078:	d9e0      	bls.n	800103c <HAL_UART_RxCpltCallback+0x104>
			}
			set_servo_angle_int = string_to_int(set_servo_angle_str);
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fe24 	bl	8000ccc <string_to_int>
 8001084:	4603      	mov	r3, r0
 8001086:	75fb      	strb	r3, [r7, #23]
			if (set_servo_angle_int > 180) {
 8001088:	7dfb      	ldrb	r3, [r7, #23]
 800108a:	2bb4      	cmp	r3, #180	; 0xb4
 800108c:	d904      	bls.n	8001098 <HAL_UART_RxCpltCallback+0x160>
				set_servo_angle_int = 180;
 800108e:	23b4      	movs	r3, #180	; 0xb4
 8001090:	75fb      	strb	r3, [r7, #23]
				printf("zbyt duzy kat\r\n");
 8001092:	485f      	ldr	r0, [pc, #380]	; (8001210 <HAL_UART_RxCpltCallback+0x2d8>)
 8001094:	f006 f918 	bl	80072c8 <puts>
			} else if (set_servo_angle_int < 0) {
				set_servo_angle_int = 0;
				printf("zbyt maly kat\r\n");
			}
			servo_angle[set_servo_number - '0'] = set_servo_angle_int;
 8001098:	7c7b      	ldrb	r3, [r7, #17]
 800109a:	3b30      	subs	r3, #48	; 0x30
 800109c:	7dfa      	ldrb	r2, [r7, #23]
 800109e:	b291      	uxth	r1, r2
 80010a0:	4a58      	ldr	r2, [pc, #352]	; (8001204 <HAL_UART_RxCpltCallback+0x2cc>)
 80010a2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if (set_servo_number - '0' == button) {
 80010a6:	7c7b      	ldrb	r3, [r7, #17]
 80010a8:	3b30      	subs	r3, #48	; 0x30
 80010aa:	4a51      	ldr	r2, [pc, #324]	; (80011f0 <HAL_UART_RxCpltCallback+0x2b8>)
 80010ac:	6812      	ldr	r2, [r2, #0]
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d103      	bne.n	80010ba <HAL_UART_RxCpltCallback+0x182>
				__HAL_TIM_SET_COUNTER(&htim2, set_servo_angle_int);
 80010b2:	4b52      	ldr	r3, [pc, #328]	; (80011fc <HAL_UART_RxCpltCallback+0x2c4>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	7dfa      	ldrb	r2, [r7, #23]
 80010b8:	625a      	str	r2, [r3, #36]	; 0x24
			}
			printf("s%c %d;\r\n", set_servo_number, set_servo_angle_int);
 80010ba:	7c7b      	ldrb	r3, [r7, #17]
 80010bc:	4619      	mov	r1, r3
 80010be:	7dfb      	ldrb	r3, [r7, #23]
 80010c0:	461a      	mov	r2, r3
 80010c2:	4854      	ldr	r0, [pc, #336]	; (8001214 <HAL_UART_RxCpltCallback+0x2dc>)
 80010c4:	f006 f87a 	bl	80071bc <iprintf>
 80010c8:	e085      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'h') {
 80010ca:	4b48      	ldr	r3, [pc, #288]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b68      	cmp	r3, #104	; 0x68
 80010d0:	d10d      	bne.n	80010ee <HAL_UART_RxCpltCallback+0x1b6>
			milo.x--;
 80010d2:	4b51      	ldr	r3, [pc, #324]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 80010d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	4b4f      	ldr	r3, [pc, #316]	; (800121c <HAL_UART_RxCpltCallback+0x2e4>)
 80010de:	f7ff f8cb 	bl	8000278 <__aeabi_dsub>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	494c      	ldr	r1, [pc, #304]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 80010e8:	e9c1 2300 	strd	r2, r3, [r1]
 80010ec:	e073      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'y') {
 80010ee:	4b3f      	ldr	r3, [pc, #252]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	2b79      	cmp	r3, #121	; 0x79
 80010f4:	d10d      	bne.n	8001112 <HAL_UART_RxCpltCallback+0x1da>
			milo.x++;
 80010f6:	4b48      	ldr	r3, [pc, #288]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 80010f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010fc:	f04f 0200 	mov.w	r2, #0
 8001100:	4b46      	ldr	r3, [pc, #280]	; (800121c <HAL_UART_RxCpltCallback+0x2e4>)
 8001102:	f7ff f8bb 	bl	800027c <__adddf3>
 8001106:	4602      	mov	r2, r0
 8001108:	460b      	mov	r3, r1
 800110a:	4943      	ldr	r1, [pc, #268]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 800110c:	e9c1 2300 	strd	r2, r3, [r1]
 8001110:	e061      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'j') {
 8001112:	4b36      	ldr	r3, [pc, #216]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b6a      	cmp	r3, #106	; 0x6a
 8001118:	d10d      	bne.n	8001136 <HAL_UART_RxCpltCallback+0x1fe>
			milo.y--;
 800111a:	4b3f      	ldr	r3, [pc, #252]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 800111c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001120:	f04f 0200 	mov.w	r2, #0
 8001124:	4b3d      	ldr	r3, [pc, #244]	; (800121c <HAL_UART_RxCpltCallback+0x2e4>)
 8001126:	f7ff f8a7 	bl	8000278 <__aeabi_dsub>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	493a      	ldr	r1, [pc, #232]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 8001130:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001134:	e04f      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'u') {
 8001136:	4b2d      	ldr	r3, [pc, #180]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b75      	cmp	r3, #117	; 0x75
 800113c:	d10d      	bne.n	800115a <HAL_UART_RxCpltCallback+0x222>
			milo.y++;
 800113e:	4b36      	ldr	r3, [pc, #216]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 8001140:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	4b34      	ldr	r3, [pc, #208]	; (800121c <HAL_UART_RxCpltCallback+0x2e4>)
 800114a:	f7ff f897 	bl	800027c <__adddf3>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	4931      	ldr	r1, [pc, #196]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 8001154:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001158:	e03d      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'k') {
 800115a:	4b24      	ldr	r3, [pc, #144]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b6b      	cmp	r3, #107	; 0x6b
 8001160:	d10d      	bne.n	800117e <HAL_UART_RxCpltCallback+0x246>
			milo.z--;
 8001162:	4b2d      	ldr	r3, [pc, #180]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 8001164:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	4b2b      	ldr	r3, [pc, #172]	; (800121c <HAL_UART_RxCpltCallback+0x2e4>)
 800116e:	f7ff f883 	bl	8000278 <__aeabi_dsub>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4928      	ldr	r1, [pc, #160]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 8001178:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800117c:	e02b      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'i') {
 800117e:	4b1b      	ldr	r3, [pc, #108]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b69      	cmp	r3, #105	; 0x69
 8001184:	d10d      	bne.n	80011a2 <HAL_UART_RxCpltCallback+0x26a>
			milo.z++;
 8001186:	4b24      	ldr	r3, [pc, #144]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 8001188:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800118c:	f04f 0200 	mov.w	r2, #0
 8001190:	4b22      	ldr	r3, [pc, #136]	; (800121c <HAL_UART_RxCpltCallback+0x2e4>)
 8001192:	f7ff f873 	bl	800027c <__adddf3>
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	491f      	ldr	r1, [pc, #124]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 800119c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80011a0:	e019      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else if (message == 'o') {
 80011a2:	4b12      	ldr	r3, [pc, #72]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	2b6f      	cmp	r3, #111	; 0x6f
 80011a8:	d112      	bne.n	80011d0 <HAL_UART_RxCpltCallback+0x298>
			milo.x = 35;
 80011aa:	491b      	ldr	r1, [pc, #108]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 80011ac:	f04f 0200 	mov.w	r2, #0
 80011b0:	4b1b      	ldr	r3, [pc, #108]	; (8001220 <HAL_UART_RxCpltCallback+0x2e8>)
 80011b2:	e9c1 2300 	strd	r2, r3, [r1]
			milo.y = 35;
 80011b6:	4918      	ldr	r1, [pc, #96]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	4b18      	ldr	r3, [pc, #96]	; (8001220 <HAL_UART_RxCpltCallback+0x2e8>)
 80011be:	e9c1 2302 	strd	r2, r3, [r1, #8]
			milo.z = 35;
 80011c2:	4915      	ldr	r1, [pc, #84]	; (8001218 <HAL_UART_RxCpltCallback+0x2e0>)
 80011c4:	f04f 0200 	mov.w	r2, #0
 80011c8:	4b15      	ldr	r3, [pc, #84]	; (8001220 <HAL_UART_RxCpltCallback+0x2e8>)
 80011ca:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80011ce:	e002      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x29e>
		} else {
			printf("Niepoprawne dane\r\n");
 80011d0:	4814      	ldr	r0, [pc, #80]	; (8001224 <HAL_UART_RxCpltCallback+0x2ec>)
 80011d2:	f006 f879 	bl	80072c8 <puts>
		}
		HAL_UART_Receive_IT(huart, &message, 1);
 80011d6:	2201      	movs	r2, #1
 80011d8:	4904      	ldr	r1, [pc, #16]	; (80011ec <HAL_UART_RxCpltCallback+0x2b4>)
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f005 f876 	bl	80062cc <HAL_UART_Receive_IT>
	}
}
 80011e0:	bf00      	nop
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40004400 	.word	0x40004400
 80011ec:	200001f4 	.word	0x200001f4
 80011f0:	20000094 	.word	0x20000094
 80011f4:	08009d14 	.word	0x08009d14
 80011f8:	08009d20 	.word	0x08009d20
 80011fc:	200003b8 	.word	0x200003b8
 8001200:	08009d2c 	.word	0x08009d2c
 8001204:	200001e0 	.word	0x200001e0
 8001208:	08009d38 	.word	0x08009d38
 800120c:	08009d44 	.word	0x08009d44
 8001210:	08009d54 	.word	0x08009d54
 8001214:	08009d64 	.word	0x08009d64
 8001218:	20000098 	.word	0x20000098
 800121c:	3ff00000 	.word	0x3ff00000
 8001220:	40418000 	.word	0x40418000
 8001224:	08009d70 	.word	0x08009d70

08001228 <HAL_TIM_PeriodElapsedCallback>:

void
HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af02      	add	r7, sp, #8
 800122e:	6078      	str	r0, [r7, #4]
	if (htim == &htim6) {	// wyswietlanie aktualnych danych do debugu
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a0b      	ldr	r2, [pc, #44]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d10f      	bne.n	8001258 <HAL_TIM_PeriodElapsedCallback+0x30>
		printf("a0: %d; a1: %d; a2: %d; b: %ld\r\n", servo_angle[0], servo_angle[1], servo_angle[2], button);
 8001238:	4b0a      	ldr	r3, [pc, #40]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	4619      	mov	r1, r3
 800123e:	4b09      	ldr	r3, [pc, #36]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001240:	885b      	ldrh	r3, [r3, #2]
 8001242:	461a      	mov	r2, r3
 8001244:	4b07      	ldr	r3, [pc, #28]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001246:	889b      	ldrh	r3, [r3, #4]
 8001248:	4618      	mov	r0, r3
 800124a:	4b07      	ldr	r3, [pc, #28]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	4603      	mov	r3, r0
 8001252:	4806      	ldr	r0, [pc, #24]	; (800126c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001254:	f005 ffb2 	bl	80071bc <iprintf>
	}
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	2000036c 	.word	0x2000036c
 8001264:	200001e0 	.word	0x200001e0
 8001268:	20000094 	.word	0x20000094
 800126c:	08009d84 	.word	0x08009d84

08001270 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
	...

08001280 <manipulator_init>:


#include "manipulator.h"

void
manipulator_init(manipulator_t *m, float arm_len1, float arm_len2) {
 8001280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001282:	b09b      	sub	sp, #108	; 0x6c
 8001284:	af16      	add	r7, sp, #88	; 0x58
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	ed87 0a02 	vstr	s0, [r7, #8]
 800128c:	edc7 0a01 	vstr	s1, [r7, #4]
	m->len[0] = arm_len1;
 8001290:	68b8      	ldr	r0, [r7, #8]
 8001292:	f7ff f951 	bl	8000538 <__aeabi_f2d>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	68f9      	ldr	r1, [r7, #12]
 800129c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	m->len[1] = arm_len2;
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff f949 	bl	8000538 <__aeabi_f2d>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	68f9      	ldr	r1, [r7, #12]
 80012ac:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	m->q1 = 0;
 80012b0:	68f9      	ldr	r1, [r7, #12]
 80012b2:	f04f 0200 	mov.w	r2, #0
 80012b6:	f04f 0300 	mov.w	r3, #0
 80012ba:	e9c1 2306 	strd	r2, r3, [r1, #24]
	m->q2 = 0;
 80012be:	68f9      	ldr	r1, [r7, #12]
 80012c0:	f04f 0200 	mov.w	r2, #0
 80012c4:	f04f 0300 	mov.w	r3, #0
 80012c8:	e9c1 2308 	strd	r2, r3, [r1, #32]
	m->q3 = 0;
 80012cc:	68f9      	ldr	r1, [r7, #12]
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	f04f 0300 	mov.w	r3, #0
 80012d6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	manipulator_solve_fk(m);
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	f000 f8c7 	bl	800146e <manipulator_solve_fk>
	servo_init(&m->ft[0], htim15, TIM_CHANNEL_1, 0, 0, 1800, 500, 2500);
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	f103 0c40 	add.w	ip, r3, #64	; 0x40
 80012e6:	4e38      	ldr	r6, [pc, #224]	; (80013c8 <manipulator_init+0x148>)
 80012e8:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80012ec:	9315      	str	r3, [sp, #84]	; 0x54
 80012ee:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012f2:	9314      	str	r3, [sp, #80]	; 0x50
 80012f4:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 80012f8:	9313      	str	r3, [sp, #76]	; 0x4c
 80012fa:	2300      	movs	r3, #0
 80012fc:	9312      	str	r3, [sp, #72]	; 0x48
 80012fe:	2300      	movs	r3, #0
 8001300:	9311      	str	r3, [sp, #68]	; 0x44
 8001302:	2300      	movs	r3, #0
 8001304:	9310      	str	r3, [sp, #64]	; 0x40
 8001306:	466d      	mov	r5, sp
 8001308:	f106 040c 	add.w	r4, r6, #12
 800130c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800130e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001310:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001312:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001314:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001316:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001318:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800131c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001320:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001324:	4660      	mov	r0, ip
 8001326:	f001 f849 	bl	80023bc <servo_init>
	servo_init(&m->ft[1], htim16, TIM_CHANNEL_1, 0, 0, 1800, 500, 2500);
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	f103 0c98 	add.w	ip, r3, #152	; 0x98
 8001330:	4e26      	ldr	r6, [pc, #152]	; (80013cc <manipulator_init+0x14c>)
 8001332:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001336:	9315      	str	r3, [sp, #84]	; 0x54
 8001338:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800133c:	9314      	str	r3, [sp, #80]	; 0x50
 800133e:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8001342:	9313      	str	r3, [sp, #76]	; 0x4c
 8001344:	2300      	movs	r3, #0
 8001346:	9312      	str	r3, [sp, #72]	; 0x48
 8001348:	2300      	movs	r3, #0
 800134a:	9311      	str	r3, [sp, #68]	; 0x44
 800134c:	2300      	movs	r3, #0
 800134e:	9310      	str	r3, [sp, #64]	; 0x40
 8001350:	466d      	mov	r5, sp
 8001352:	f106 040c 	add.w	r4, r6, #12
 8001356:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001358:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800135a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800135c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800135e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001360:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001362:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001366:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800136a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800136e:	4660      	mov	r0, ip
 8001370:	f001 f824 	bl	80023bc <servo_init>
	servo_init(&m->ft[2], htim17, TIM_CHANNEL_1, 0, 0, 1800, 500, 2500);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	f103 0cf0 	add.w	ip, r3, #240	; 0xf0
 800137a:	4e15      	ldr	r6, [pc, #84]	; (80013d0 <manipulator_init+0x150>)
 800137c:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001380:	9315      	str	r3, [sp, #84]	; 0x54
 8001382:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001386:	9314      	str	r3, [sp, #80]	; 0x50
 8001388:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 800138c:	9313      	str	r3, [sp, #76]	; 0x4c
 800138e:	2300      	movs	r3, #0
 8001390:	9312      	str	r3, [sp, #72]	; 0x48
 8001392:	2300      	movs	r3, #0
 8001394:	9311      	str	r3, [sp, #68]	; 0x44
 8001396:	2300      	movs	r3, #0
 8001398:	9310      	str	r3, [sp, #64]	; 0x40
 800139a:	466d      	mov	r5, sp
 800139c:	f106 040c 	add.w	r4, r6, #12
 80013a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013ac:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013b0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80013b4:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80013b8:	4660      	mov	r0, ip
 80013ba:	f000 ffff 	bl	80023bc <servo_init>
}
 80013be:	bf00      	nop
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20000288 	.word	0x20000288
 80013cc:	20000404 	.word	0x20000404
 80013d0:	200002d4 	.word	0x200002d4

080013d4 <manipulator_update>:

void
manipulator_update(manipulator_t *m) {
 80013d4:	b590      	push	{r4, r7, lr}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	manipulator_solve_ik(m);
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f000 f937 	bl	8001650 <manipulator_solve_ik>
	servo_set(&m->ft[0], (int)m->q1 * 10, 0);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f103 0440 	add.w	r4, r3, #64	; 0x40
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80013ee:	4610      	mov	r0, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	f7ff fba9 	bl	8000b48 <__aeabi_d2iz>
 80013f6:	4603      	mov	r3, r0
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	461a      	mov	r2, r3
 80013fc:	0092      	lsls	r2, r2, #2
 80013fe:	4413      	add	r3, r2
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	b29b      	uxth	r3, r3
 8001404:	2200      	movs	r2, #0
 8001406:	4619      	mov	r1, r3
 8001408:	4620      	mov	r0, r4
 800140a:	f001 f82d 	bl	8002468 <servo_set>
	servo_set(&m->ft[1], (int)m->q2 * 10, 0);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f103 0498 	add.w	r4, r3, #152	; 0x98
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	f7ff fb93 	bl	8000b48 <__aeabi_d2iz>
 8001422:	4603      	mov	r3, r0
 8001424:	b29b      	uxth	r3, r3
 8001426:	461a      	mov	r2, r3
 8001428:	0092      	lsls	r2, r2, #2
 800142a:	4413      	add	r3, r2
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	b29b      	uxth	r3, r3
 8001430:	2200      	movs	r2, #0
 8001432:	4619      	mov	r1, r3
 8001434:	4620      	mov	r0, r4
 8001436:	f001 f817 	bl	8002468 <servo_set>
	servo_set(&m->ft[2], (int)m->q3 * 10, 0);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f103 04f0 	add.w	r4, r3, #240	; 0xf0
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001446:	4610      	mov	r0, r2
 8001448:	4619      	mov	r1, r3
 800144a:	f7ff fb7d 	bl	8000b48 <__aeabi_d2iz>
 800144e:	4603      	mov	r3, r0
 8001450:	b29b      	uxth	r3, r3
 8001452:	461a      	mov	r2, r3
 8001454:	0092      	lsls	r2, r2, #2
 8001456:	4413      	add	r3, r2
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	b29b      	uxth	r3, r3
 800145c:	2200      	movs	r2, #0
 800145e:	4619      	mov	r1, r3
 8001460:	4620      	mov	r0, r4
 8001462:	f001 f801 	bl	8002468 <servo_set>
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	bd90      	pop	{r4, r7, pc}

0800146e <manipulator_solve_fk>:

// forward kinematics
void
manipulator_solve_fk(manipulator_t *m) {
 800146e:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6178      	str	r0, [r7, #20]
	m->x = fabs((m->len[0] * cos(m->q2) +
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	ed93 7b08 	vldr	d7, [r3, #32]
 8001484:	eeb0 0a47 	vmov.f32	s0, s14
 8001488:	eef0 0a67 	vmov.f32	s1, s15
 800148c:	f007 f804 	bl	8008498 <cos>
 8001490:	ec53 2b10 	vmov	r2, r3, d0
 8001494:	4620      	mov	r0, r4
 8001496:	4629      	mov	r1, r5
 8001498:	f7ff f8a6 	bl	80005e8 <__aeabi_dmul>
 800149c:	4602      	mov	r2, r0
 800149e:	460b      	mov	r3, r1
 80014a0:	e9c7 2300 	strd	r2, r3, [r7]
			m->len[1] * cos(m->q2 + m->q3)) * cos(m->q1));
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80014b6:	f7fe fee1 	bl	800027c <__adddf3>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	ec43 2b17 	vmov	d7, r2, r3
 80014c2:	eeb0 0a47 	vmov.f32	s0, s14
 80014c6:	eef0 0a67 	vmov.f32	s1, s15
 80014ca:	f006 ffe5 	bl	8008498 <cos>
 80014ce:	ec53 2b10 	vmov	r2, r3, d0
 80014d2:	4620      	mov	r0, r4
 80014d4:	4629      	mov	r1, r5
 80014d6:	f7ff f887 	bl	80005e8 <__aeabi_dmul>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
	m->x = fabs((m->len[0] * cos(m->q2) +
 80014de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014e2:	f7fe fecb 	bl	800027c <__adddf3>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4614      	mov	r4, r2
 80014ec:	461d      	mov	r5, r3
			m->len[1] * cos(m->q2 + m->q3)) * cos(m->q1));
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	ed93 7b06 	vldr	d7, [r3, #24]
 80014f4:	eeb0 0a47 	vmov.f32	s0, s14
 80014f8:	eef0 0a67 	vmov.f32	s1, s15
 80014fc:	f006 ffcc 	bl	8008498 <cos>
 8001500:	ec53 2b10 	vmov	r2, r3, d0
 8001504:	4620      	mov	r0, r4
 8001506:	4629      	mov	r1, r5
 8001508:	f7ff f86e 	bl	80005e8 <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
	m->x = fabs((m->len[0] * cos(m->q2) +
 8001510:	4690      	mov	r8, r2
 8001512:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	e9c3 8900 	strd	r8, r9, [r3]

	m->y = fabs(m->len[0] * sin(m->q2) + m->len[1] * sin(m->q2 + m->q3));
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	ed93 7b08 	vldr	d7, [r3, #32]
 8001528:	eeb0 0a47 	vmov.f32	s0, s14
 800152c:	eef0 0a67 	vmov.f32	s1, s15
 8001530:	f007 f80e 	bl	8008550 <sin>
 8001534:	ec53 2b10 	vmov	r2, r3, d0
 8001538:	4620      	mov	r0, r4
 800153a:	4629      	mov	r1, r5
 800153c:	f7ff f854 	bl	80005e8 <__aeabi_dmul>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	4690      	mov	r8, r2
 8001546:	4699      	mov	r9, r3
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800155a:	f7fe fe8f 	bl	800027c <__adddf3>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	ec43 2b17 	vmov	d7, r2, r3
 8001566:	eeb0 0a47 	vmov.f32	s0, s14
 800156a:	eef0 0a67 	vmov.f32	s1, s15
 800156e:	f006 ffef 	bl	8008550 <sin>
 8001572:	ec53 2b10 	vmov	r2, r3, d0
 8001576:	4620      	mov	r0, r4
 8001578:	4629      	mov	r1, r5
 800157a:	f7ff f835 	bl	80005e8 <__aeabi_dmul>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4640      	mov	r0, r8
 8001584:	4649      	mov	r1, r9
 8001586:	f7fe fe79 	bl	800027c <__adddf3>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	60ba      	str	r2, [r7, #8]
 8001590:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	ed97 7b02 	vldr	d7, [r7, #8]
 800159c:	ed83 7b02 	vstr	d7, [r3, #8]


	m->z = fabs((m->len[0] * cos(m->q2) +
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	ed93 7b08 	vldr	d7, [r3, #32]
 80015ac:	eeb0 0a47 	vmov.f32	s0, s14
 80015b0:	eef0 0a67 	vmov.f32	s1, s15
 80015b4:	f006 ff70 	bl	8008498 <cos>
 80015b8:	ec53 2b10 	vmov	r2, r3, d0
 80015bc:	4620      	mov	r0, r4
 80015be:	4629      	mov	r1, r5
 80015c0:	f7ff f812 	bl	80005e8 <__aeabi_dmul>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4690      	mov	r8, r2
 80015ca:	4699      	mov	r9, r3
			m->len[1] * cos(m->q2 + m->q3)) * sin(m->q1));
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80015de:	f7fe fe4d 	bl	800027c <__adddf3>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	ec43 2b17 	vmov	d7, r2, r3
 80015ea:	eeb0 0a47 	vmov.f32	s0, s14
 80015ee:	eef0 0a67 	vmov.f32	s1, s15
 80015f2:	f006 ff51 	bl	8008498 <cos>
 80015f6:	ec53 2b10 	vmov	r2, r3, d0
 80015fa:	4620      	mov	r0, r4
 80015fc:	4629      	mov	r1, r5
 80015fe:	f7fe fff3 	bl	80005e8 <__aeabi_dmul>
 8001602:	4602      	mov	r2, r0
 8001604:	460b      	mov	r3, r1
	m->z = fabs((m->len[0] * cos(m->q2) +
 8001606:	4640      	mov	r0, r8
 8001608:	4649      	mov	r1, r9
 800160a:	f7fe fe37 	bl	800027c <__adddf3>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	4614      	mov	r4, r2
 8001614:	461d      	mov	r5, r3
			m->len[1] * cos(m->q2 + m->q3)) * sin(m->q1));
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	ed93 7b06 	vldr	d7, [r3, #24]
 800161c:	eeb0 0a47 	vmov.f32	s0, s14
 8001620:	eef0 0a67 	vmov.f32	s1, s15
 8001624:	f006 ff94 	bl	8008550 <sin>
 8001628:	ec53 2b10 	vmov	r2, r3, d0
 800162c:	4620      	mov	r0, r4
 800162e:	4629      	mov	r1, r5
 8001630:	f7fe ffda 	bl	80005e8 <__aeabi_dmul>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
	m->z = fabs((m->len[0] * cos(m->q2) +
 8001638:	4692      	mov	sl, r2
 800163a:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	e9c3 ab04 	strd	sl, fp, [r3, #16]
}
 8001644:	bf00      	nop
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08001650 <manipulator_solve_ik>:
			(m->len[0] * cos(m->q2) + m->len[1] * cos(m->q2 + m->q3))) * 57.295779513;

}
*/
void
manipulator_solve_ik(manipulator_t *m) {
 8001650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001654:	b08e      	sub	sp, #56	; 0x38
 8001656:	af00      	add	r7, sp, #0
 8001658:	6378      	str	r0, [r7, #52]	; 0x34
	m->q3 = acos(
			(m->x * m->x + m->y * m->y + m->z * m->z -
 800165a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800165c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001666:	f7fe ffbf 	bl	80005e8 <__aeabi_dmul>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4614      	mov	r4, r2
 8001670:	461d      	mov	r5, r3
 8001672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001674:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800167a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800167e:	f7fe ffb3 	bl	80005e8 <__aeabi_dmul>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4620      	mov	r0, r4
 8001688:	4629      	mov	r1, r5
 800168a:	f7fe fdf7 	bl	800027c <__adddf3>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4614      	mov	r4, r2
 8001694:	461d      	mov	r5, r3
 8001696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001698:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800169c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800169e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80016a2:	f7fe ffa1 	bl	80005e8 <__aeabi_dmul>
 80016a6:	4602      	mov	r2, r0
 80016a8:	460b      	mov	r3, r1
 80016aa:	4620      	mov	r0, r4
 80016ac:	4629      	mov	r1, r5
 80016ae:	f7fe fde5 	bl	800027c <__adddf3>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4614      	mov	r4, r2
 80016b8:	461d      	mov	r5, r3
			(m->len[0] * m->len[0]) - (m->len[1] * m->len[1])) /
 80016ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016bc:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80016c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016c2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80016c6:	f7fe ff8f 	bl	80005e8 <__aeabi_dmul>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
			(m->x * m->x + m->y * m->y + m->z * m->z -
 80016ce:	4620      	mov	r0, r4
 80016d0:	4629      	mov	r1, r5
 80016d2:	f7fe fdd1 	bl	8000278 <__aeabi_dsub>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4614      	mov	r4, r2
 80016dc:	461d      	mov	r5, r3
			(m->len[0] * m->len[0]) - (m->len[1] * m->len[1])) /
 80016de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016e0:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80016e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016e6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80016ea:	f7fe ff7d 	bl	80005e8 <__aeabi_dmul>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	4620      	mov	r0, r4
 80016f4:	4629      	mov	r1, r5
 80016f6:	f7fe fdbf 	bl	8000278 <__aeabi_dsub>
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4614      	mov	r4, r2
 8001700:	461d      	mov	r5, r3
			(2 * m->len[0] * m->len[1]));
 8001702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001704:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001708:	4602      	mov	r2, r0
 800170a:	460b      	mov	r3, r1
 800170c:	f7fe fdb6 	bl	800027c <__adddf3>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4610      	mov	r0, r2
 8001716:	4619      	mov	r1, r3
 8001718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800171a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800171e:	f7fe ff63 	bl	80005e8 <__aeabi_dmul>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
	m->q3 = acos(
 8001726:	4620      	mov	r0, r4
 8001728:	4629      	mov	r1, r5
 800172a:	f7ff f887 	bl	800083c <__aeabi_ddiv>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	ec43 2b17 	vmov	d7, r2, r3
 8001736:	eeb0 0a47 	vmov.f32	s0, s14
 800173a:	eef0 0a67 	vmov.f32	s1, s15
 800173e:	f006 ff5b 	bl	80085f8 <acos>
 8001742:	eeb0 7a40 	vmov.f32	s14, s0
 8001746:	eef0 7a60 	vmov.f32	s15, s1
 800174a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800174c:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28

	m->q2 = acos((4* m->len[1]* m->y *sqrt(-((m->len[0]*m->len[0] - 2 *m->len[0]* m->len[1] + m->len[1]*m->len[1] - m->x*m->x - m->y*m->y - m->z*m->z)*
 8001750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001752:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001756:	f04f 0200 	mov.w	r2, #0
 800175a:	4bc0      	ldr	r3, [pc, #768]	; (8001a5c <manipulator_solve_ik+0x40c>)
 800175c:	f7fe ff44 	bl	80005e8 <__aeabi_dmul>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4610      	mov	r0, r2
 8001766:	4619      	mov	r1, r3
 8001768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800176a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800176e:	f7fe ff3b 	bl	80005e8 <__aeabi_dmul>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	e9c7 2300 	strd	r2, r3, [r7]
 800177a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800177c:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001782:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001786:	f7fe ff2f 	bl	80005e8 <__aeabi_dmul>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	4614      	mov	r4, r2
 8001790:	461d      	mov	r5, r3
 8001792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001794:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	f7fe fd6e 	bl	800027c <__adddf3>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	4610      	mov	r0, r2
 80017a6:	4619      	mov	r1, r3
 80017a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017aa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80017ae:	f7fe ff1b 	bl	80005e8 <__aeabi_dmul>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	4620      	mov	r0, r4
 80017b8:	4629      	mov	r1, r5
 80017ba:	f7fe fd5d 	bl	8000278 <__aeabi_dsub>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4614      	mov	r4, r2
 80017c4:	461d      	mov	r5, r3
 80017c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017c8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80017cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017ce:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80017d2:	f7fe ff09 	bl	80005e8 <__aeabi_dmul>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	4620      	mov	r0, r4
 80017dc:	4629      	mov	r1, r5
 80017de:	f7fe fd4d 	bl	800027c <__adddf3>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4614      	mov	r4, r2
 80017e8:	461d      	mov	r5, r3
 80017ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f6:	f7fe fef7 	bl	80005e8 <__aeabi_dmul>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	4620      	mov	r0, r4
 8001800:	4629      	mov	r1, r5
 8001802:	f7fe fd39 	bl	8000278 <__aeabi_dsub>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	4614      	mov	r4, r2
 800180c:	461d      	mov	r5, r3
 800180e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001810:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001816:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800181a:	f7fe fee5 	bl	80005e8 <__aeabi_dmul>
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	4620      	mov	r0, r4
 8001824:	4629      	mov	r1, r5
 8001826:	f7fe fd27 	bl	8000278 <__aeabi_dsub>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	4614      	mov	r4, r2
 8001830:	461d      	mov	r5, r3
 8001832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001834:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800183a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800183e:	f7fe fed3 	bl	80005e8 <__aeabi_dmul>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4620      	mov	r0, r4
 8001848:	4629      	mov	r1, r5
 800184a:	f7fe fd15 	bl	8000278 <__aeabi_dsub>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4690      	mov	r8, r2
 8001854:	4699      	mov	r9, r3
						(m->len[0]*m->len[0] + 2*m->len[0]* m->len[1] + m->len[1]*m->len[1] - m->x*m->x - m->y*m->y - m->z*m->z))/(m->len[0]*m->len[0] *m->len[1]*m->len[1])) +
 8001856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001858:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800185c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800185e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001862:	f7fe fec1 	bl	80005e8 <__aeabi_dmul>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	4614      	mov	r4, r2
 800186c:	461d      	mov	r5, r3
 800186e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001870:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	f7fe fd00 	bl	800027c <__adddf3>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001886:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800188a:	f7fe fead 	bl	80005e8 <__aeabi_dmul>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4620      	mov	r0, r4
 8001894:	4629      	mov	r1, r5
 8001896:	f7fe fcf1 	bl	800027c <__adddf3>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4614      	mov	r4, r2
 80018a0:	461d      	mov	r5, r3
 80018a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018a4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80018a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018aa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80018ae:	f7fe fe9b 	bl	80005e8 <__aeabi_dmul>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	4620      	mov	r0, r4
 80018b8:	4629      	mov	r1, r5
 80018ba:	f7fe fcdf 	bl	800027c <__adddf3>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	4614      	mov	r4, r2
 80018c4:	461d      	mov	r5, r3
 80018c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d2:	f7fe fe89 	bl	80005e8 <__aeabi_dmul>
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	4620      	mov	r0, r4
 80018dc:	4629      	mov	r1, r5
 80018de:	f7fe fccb 	bl	8000278 <__aeabi_dsub>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4614      	mov	r4, r2
 80018e8:	461d      	mov	r5, r3
 80018ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018ec:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80018f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80018f6:	f7fe fe77 	bl	80005e8 <__aeabi_dmul>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	4620      	mov	r0, r4
 8001900:	4629      	mov	r1, r5
 8001902:	f7fe fcb9 	bl	8000278 <__aeabi_dsub>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	4614      	mov	r4, r2
 800190c:	461d      	mov	r5, r3
 800190e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001910:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001916:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800191a:	f7fe fe65 	bl	80005e8 <__aeabi_dmul>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	4620      	mov	r0, r4
 8001924:	4629      	mov	r1, r5
 8001926:	f7fe fca7 	bl	8000278 <__aeabi_dsub>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
	m->q2 = acos((4* m->len[1]* m->y *sqrt(-((m->len[0]*m->len[0] - 2 *m->len[0]* m->len[1] + m->len[1]*m->len[1] - m->x*m->x - m->y*m->y - m->z*m->z)*
 800192e:	4640      	mov	r0, r8
 8001930:	4649      	mov	r1, r9
 8001932:	f7fe fe59 	bl	80005e8 <__aeabi_dmul>
 8001936:	4602      	mov	r2, r0
 8001938:	460b      	mov	r3, r1
 800193a:	4692      	mov	sl, r2
 800193c:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
						(m->len[0]*m->len[0] + 2*m->len[0]* m->len[1] + m->len[1]*m->len[1] - m->x*m->x - m->y*m->y - m->z*m->z))/(m->len[0]*m->len[0] *m->len[1]*m->len[1])) +
 8001940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001942:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001948:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800194c:	f7fe fe4c 	bl	80005e8 <__aeabi_dmul>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	4610      	mov	r0, r2
 8001956:	4619      	mov	r1, r3
 8001958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800195a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800195e:	f7fe fe43 	bl	80005e8 <__aeabi_dmul>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4610      	mov	r0, r2
 8001968:	4619      	mov	r1, r3
 800196a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800196c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001970:	f7fe fe3a 	bl	80005e8 <__aeabi_dmul>
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
	m->q2 = acos((4* m->len[1]* m->y *sqrt(-((m->len[0]*m->len[0] - 2 *m->len[0]* m->len[1] + m->len[1]*m->len[1] - m->x*m->x - m->y*m->y - m->z*m->z)*
 8001978:	4650      	mov	r0, sl
 800197a:	4659      	mov	r1, fp
 800197c:	f7fe ff5e 	bl	800083c <__aeabi_ddiv>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	ec43 2b17 	vmov	d7, r2, r3
 8001988:	eeb0 0a47 	vmov.f32	s0, s14
 800198c:	eef0 0a67 	vmov.f32	s1, s15
 8001990:	f006 fe6c 	bl	800866c <sqrt>
 8001994:	ec53 2b10 	vmov	r2, r3, d0
 8001998:	e9d7 0100 	ldrd	r0, r1, [r7]
 800199c:	f7fe fe24 	bl	80005e8 <__aeabi_dmul>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	e9c7 2300 	strd	r2, r3, [r7]
				sqrt(-(16 *m->y*m->y*(m->len[0]* - 2 *m->len[0]* m->len[1] + m->len[1]*m->len[1] - m->x*m->x - m->y*m->y - m->z*m->z)* (m->len[0]*m->len[0] + 2 *m->len[0]*
 80019a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019aa:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	4b2b      	ldr	r3, [pc, #172]	; (8001a60 <manipulator_solve_ik+0x410>)
 80019b4:	f7fe fe18 	bl	80005e8 <__aeabi_dmul>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	4610      	mov	r0, r2
 80019be:	4619      	mov	r1, r3
 80019c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019c2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80019c6:	f7fe fe0f 	bl	80005e8 <__aeabi_dmul>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	4690      	mov	r8, r2
 80019d0:	4699      	mov	r9, r3
 80019d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019d4:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80019d8:	f04f 0200 	mov.w	r2, #0
 80019dc:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80019e0:	f7fe fe02 	bl	80005e8 <__aeabi_dmul>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4610      	mov	r0, r2
 80019ea:	4619      	mov	r1, r3
 80019ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ee:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80019f2:	f7fe fdf9 	bl	80005e8 <__aeabi_dmul>
 80019f6:	4602      	mov	r2, r0
 80019f8:	460b      	mov	r3, r1
 80019fa:	4610      	mov	r0, r2
 80019fc:	4619      	mov	r1, r3
 80019fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a00:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001a04:	f7fe fdf0 	bl	80005e8 <__aeabi_dmul>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	4614      	mov	r4, r2
 8001a0e:	461d      	mov	r5, r3
 8001a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a12:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a18:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001a1c:	f7fe fde4 	bl	80005e8 <__aeabi_dmul>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4620      	mov	r0, r4
 8001a26:	4629      	mov	r1, r5
 8001a28:	f7fe fc28 	bl	800027c <__adddf3>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4614      	mov	r4, r2
 8001a32:	461d      	mov	r5, r3
 8001a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a40:	f7fe fdd2 	bl	80005e8 <__aeabi_dmul>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4620      	mov	r0, r4
 8001a4a:	4629      	mov	r1, r5
 8001a4c:	f7fe fc14 	bl	8000278 <__aeabi_dsub>
 8001a50:	4602      	mov	r2, r0
 8001a52:	460b      	mov	r3, r1
 8001a54:	4614      	mov	r4, r2
 8001a56:	461d      	mov	r5, r3
 8001a58:	e004      	b.n	8001a64 <manipulator_solve_ik+0x414>
 8001a5a:	bf00      	nop
 8001a5c:	40100000 	.word	0x40100000
 8001a60:	40300000 	.word	0x40300000
 8001a64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a66:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001a6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a6c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a70:	f7fe fdba 	bl	80005e8 <__aeabi_dmul>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
 8001a78:	4620      	mov	r0, r4
 8001a7a:	4629      	mov	r1, r5
 8001a7c:	f7fe fbfc 	bl	8000278 <__aeabi_dsub>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	4614      	mov	r4, r2
 8001a86:	461d      	mov	r5, r3
 8001a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a90:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001a94:	f7fe fda8 	bl	80005e8 <__aeabi_dmul>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4620      	mov	r0, r4
 8001a9e:	4629      	mov	r1, r5
 8001aa0:	f7fe fbea 	bl	8000278 <__aeabi_dsub>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4640      	mov	r0, r8
 8001aaa:	4649      	mov	r1, r9
 8001aac:	f7fe fd9c 	bl	80005e8 <__aeabi_dmul>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	4690      	mov	r8, r2
 8001ab6:	4699      	mov	r9, r3
 8001ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aba:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001abe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ac0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001ac4:	f7fe fd90 	bl	80005e8 <__aeabi_dmul>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4614      	mov	r4, r2
 8001ace:	461d      	mov	r5, r3
 8001ad0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ad2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	f7fe fbcf 	bl	800027c <__adddf3>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
							m->len[1] + m->len[1]*m->len[1] - m->x*m->x- m->y*m->y - m->z*m->z))/m->len[0]*m->len[0] - 4 *(4 *m->x*m->x + 4 *m->y*m->y
 8001ae6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ae8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
				sqrt(-(16 *m->y*m->y*(m->len[0]* - 2 *m->len[0]* m->len[1] + m->len[1]*m->len[1] - m->x*m->x - m->y*m->y - m->z*m->z)* (m->len[0]*m->len[0] + 2 *m->len[0]*
 8001aec:	f7fe fd7c 	bl	80005e8 <__aeabi_dmul>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	4620      	mov	r0, r4
 8001af6:	4629      	mov	r1, r5
 8001af8:	f7fe fbc0 	bl	800027c <__adddf3>
 8001afc:	4602      	mov	r2, r0
 8001afe:	460b      	mov	r3, r1
 8001b00:	4614      	mov	r4, r2
 8001b02:	461d      	mov	r5, r3
							m->len[1] + m->len[1]*m->len[1] - m->x*m->x- m->y*m->y - m->z*m->z))/m->len[0]*m->len[0] - 4 *(4 *m->x*m->x + 4 *m->y*m->y
 8001b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b06:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b0c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001b10:	f7fe fd6a 	bl	80005e8 <__aeabi_dmul>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4620      	mov	r0, r4
 8001b1a:	4629      	mov	r1, r5
 8001b1c:	f7fe fbae 	bl	800027c <__adddf3>
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	4614      	mov	r4, r2
 8001b26:	461d      	mov	r5, r3
 8001b28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b34:	f7fe fd58 	bl	80005e8 <__aeabi_dmul>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	4629      	mov	r1, r5
 8001b40:	f7fe fb9a 	bl	8000278 <__aeabi_dsub>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4614      	mov	r4, r2
 8001b4a:	461d      	mov	r5, r3
 8001b4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b4e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001b52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b54:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001b58:	f7fe fd46 	bl	80005e8 <__aeabi_dmul>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4620      	mov	r0, r4
 8001b62:	4629      	mov	r1, r5
 8001b64:	f7fe fb88 	bl	8000278 <__aeabi_dsub>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4614      	mov	r4, r2
 8001b6e:	461d      	mov	r5, r3
 8001b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b72:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001b76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b78:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001b7c:	f7fe fd34 	bl	80005e8 <__aeabi_dmul>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	4620      	mov	r0, r4
 8001b86:	4629      	mov	r1, r5
 8001b88:	f7fe fb76 	bl	8000278 <__aeabi_dsub>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
				sqrt(-(16 *m->y*m->y*(m->len[0]* - 2 *m->len[0]* m->len[1] + m->len[1]*m->len[1] - m->x*m->x - m->y*m->y - m->z*m->z)* (m->len[0]*m->len[0] + 2 *m->len[0]*
 8001b90:	4640      	mov	r0, r8
 8001b92:	4649      	mov	r1, r9
 8001b94:	f7fe fd28 	bl	80005e8 <__aeabi_dmul>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	62ba      	str	r2, [r7, #40]	; 0x28
 8001b9e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
							m->len[1] + m->len[1]*m->len[1] - m->x*m->x- m->y*m->y - m->z*m->z))/m->len[0]*m->len[0] - 4 *(4 *m->x*m->x + 4 *m->y*m->y
 8001ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ba6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001baa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001bae:	f7fe fe45 	bl	800083c <__aeabi_ddiv>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	4610      	mov	r0, r2
 8001bb8:	4619      	mov	r1, r3
 8001bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bbc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001bc0:	f7fe fd12 	bl	80005e8 <__aeabi_dmul>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bce:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	4bc2      	ldr	r3, [pc, #776]	; (8001ee0 <manipulator_solve_ik+0x890>)
 8001bd8:	f7fe fd06 	bl	80005e8 <__aeabi_dmul>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	4610      	mov	r0, r2
 8001be2:	4619      	mov	r1, r3
 8001be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bea:	f7fe fcfd 	bl	80005e8 <__aeabi_dmul>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	4614      	mov	r4, r2
 8001bf4:	461d      	mov	r5, r3
 8001bf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bf8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	4bb7      	ldr	r3, [pc, #732]	; (8001ee0 <manipulator_solve_ik+0x890>)
 8001c02:	f7fe fcf1 	bl	80005e8 <__aeabi_dmul>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	4610      	mov	r0, r2
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c10:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001c14:	f7fe fce8 	bl	80005e8 <__aeabi_dmul>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	4629      	mov	r1, r5
 8001c20:	f7fe fb2c 	bl	800027c <__adddf3>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	4614      	mov	r4, r2
 8001c2a:	461d      	mov	r5, r3
							+ 4 *m->z*m->z) *(-(m->len[1]*m->len[1]*m->len[1]*m->len[1])/(m->len[0]*m->len[0]) + (2 *m->len[1]*m->len[1] *m->x*m->x)/(m->len[0]*m->len[0])
 8001c2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c2e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	4baa      	ldr	r3, [pc, #680]	; (8001ee0 <manipulator_solve_ik+0x890>)
 8001c38:	f7fe fcd6 	bl	80005e8 <__aeabi_dmul>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4610      	mov	r0, r2
 8001c42:	4619      	mov	r1, r3
 8001c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c46:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001c4a:	f7fe fccd 	bl	80005e8 <__aeabi_dmul>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4620      	mov	r0, r4
 8001c54:	4629      	mov	r1, r5
 8001c56:	f7fe fb11 	bl	800027c <__adddf3>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	4610      	mov	r0, r2
 8001c60:	4619      	mov	r1, r3
							m->len[1] + m->len[1]*m->len[1] - m->x*m->x- m->y*m->y - m->z*m->z))/m->len[0]*m->len[0] - 4 *(4 *m->x*m->x + 4 *m->y*m->y
 8001c62:	f04f 0200 	mov.w	r2, #0
 8001c66:	4b9e      	ldr	r3, [pc, #632]	; (8001ee0 <manipulator_solve_ik+0x890>)
 8001c68:	f7fe fcbe 	bl	80005e8 <__aeabi_dmul>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4692      	mov	sl, r2
 8001c72:	469b      	mov	fp, r3
							+ 4 *m->z*m->z) *(-(m->len[1]*m->len[1]*m->len[1]*m->len[1])/(m->len[0]*m->len[0]) + (2 *m->len[1]*m->len[1] *m->x*m->x)/(m->len[0]*m->len[0])
 8001c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c76:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c7c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001c80:	f7fe fcb2 	bl	80005e8 <__aeabi_dmul>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	4610      	mov	r0, r2
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c8e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001c92:	f7fe fca9 	bl	80005e8 <__aeabi_dmul>
 8001c96:	4602      	mov	r2, r0
 8001c98:	460b      	mov	r3, r1
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ca0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001ca4:	f7fe fca0 	bl	80005e8 <__aeabi_dmul>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
 8001cac:	623a      	str	r2, [r7, #32]
 8001cae:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cb6:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cbc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001cc0:	f7fe fc92 	bl	80005e8 <__aeabi_dmul>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ccc:	f7fe fdb6 	bl	800083c <__aeabi_ddiv>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	4690      	mov	r8, r2
 8001cd6:	4699      	mov	r9, r3
 8001cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cda:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	f7fe facb 	bl	800027c <__adddf3>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4610      	mov	r0, r2
 8001cec:	4619      	mov	r1, r3
 8001cee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cf0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001cf4:	f7fe fc78 	bl	80005e8 <__aeabi_dmul>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	4610      	mov	r0, r2
 8001cfe:	4619      	mov	r1, r3
 8001d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d06:	f7fe fc6f 	bl	80005e8 <__aeabi_dmul>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	4610      	mov	r0, r2
 8001d10:	4619      	mov	r1, r3
 8001d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d18:	f7fe fc66 	bl	80005e8 <__aeabi_dmul>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	460b      	mov	r3, r1
 8001d20:	4614      	mov	r4, r2
 8001d22:	461d      	mov	r5, r3
 8001d24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d26:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d2c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001d30:	f7fe fc5a 	bl	80005e8 <__aeabi_dmul>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4620      	mov	r0, r4
 8001d3a:	4629      	mov	r1, r5
 8001d3c:	f7fe fd7e 	bl	800083c <__aeabi_ddiv>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4640      	mov	r0, r8
 8001d46:	4649      	mov	r1, r9
 8001d48:	f7fe fa98 	bl	800027c <__adddf3>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4690      	mov	r8, r2
 8001d52:	4699      	mov	r9, r3
								+ (2 *m->len[1]*m->len[1] *m->y*m->y)/(m->len[0]*m->len[0]) + (2* m->len[1]*m->len[1] *m->z*m->z)/
 8001d54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d56:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	f7fe fa8d 	bl	800027c <__adddf3>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	4610      	mov	r0, r2
 8001d68:	4619      	mov	r1, r3
 8001d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d6c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001d70:	f7fe fc3a 	bl	80005e8 <__aeabi_dmul>
 8001d74:	4602      	mov	r2, r0
 8001d76:	460b      	mov	r3, r1
 8001d78:	4610      	mov	r0, r2
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d7e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001d82:	f7fe fc31 	bl	80005e8 <__aeabi_dmul>
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	4610      	mov	r0, r2
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d90:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001d94:	f7fe fc28 	bl	80005e8 <__aeabi_dmul>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4614      	mov	r4, r2
 8001d9e:	461d      	mov	r5, r3
 8001da0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001da2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001da8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001dac:	f7fe fc1c 	bl	80005e8 <__aeabi_dmul>
 8001db0:	4602      	mov	r2, r0
 8001db2:	460b      	mov	r3, r1
 8001db4:	4620      	mov	r0, r4
 8001db6:	4629      	mov	r1, r5
 8001db8:	f7fe fd40 	bl	800083c <__aeabi_ddiv>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	4640      	mov	r0, r8
 8001dc2:	4649      	mov	r1, r9
 8001dc4:	f7fe fa5a 	bl	800027c <__adddf3>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	460b      	mov	r3, r1
 8001dcc:	4690      	mov	r8, r2
 8001dce:	4699      	mov	r9, r3
 8001dd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dd2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	f7fe fa4f 	bl	800027c <__adddf3>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4610      	mov	r0, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001de8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001dec:	f7fe fbfc 	bl	80005e8 <__aeabi_dmul>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4610      	mov	r0, r2
 8001df6:	4619      	mov	r1, r3
 8001df8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dfa:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001dfe:	f7fe fbf3 	bl	80005e8 <__aeabi_dmul>
 8001e02:	4602      	mov	r2, r0
 8001e04:	460b      	mov	r3, r1
 8001e06:	4610      	mov	r0, r2
 8001e08:	4619      	mov	r1, r3
 8001e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e0c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001e10:	f7fe fbea 	bl	80005e8 <__aeabi_dmul>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	4614      	mov	r4, r2
 8001e1a:	461d      	mov	r5, r3
								(m->len[0]*m->len[0]) - (m->x*m->x*m->x*m->x)/(m->len[0]*m->len[0]) - (2 *m->x*m->x *m->y*m->y)/
 8001e1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e1e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001e22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e24:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001e28:	f7fe fbde 	bl	80005e8 <__aeabi_dmul>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
								+ (2 *m->len[1]*m->len[1] *m->y*m->y)/(m->len[0]*m->len[0]) + (2* m->len[1]*m->len[1] *m->z*m->z)/
 8001e30:	4620      	mov	r0, r4
 8001e32:	4629      	mov	r1, r5
 8001e34:	f7fe fd02 	bl	800083c <__aeabi_ddiv>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4640      	mov	r0, r8
 8001e3e:	4649      	mov	r1, r9
 8001e40:	f7fe fa1c 	bl	800027c <__adddf3>
 8001e44:	4602      	mov	r2, r0
 8001e46:	460b      	mov	r3, r1
 8001e48:	4690      	mov	r8, r2
 8001e4a:	4699      	mov	r9, r3
								(m->len[0]*m->len[0]) - (m->x*m->x*m->x*m->x)/(m->len[0]*m->len[0]) - (2 *m->x*m->x *m->y*m->y)/
 8001e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e58:	f7fe fbc6 	bl	80005e8 <__aeabi_dmul>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e6a:	f7fe fbbd 	bl	80005e8 <__aeabi_dmul>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	4610      	mov	r0, r2
 8001e74:	4619      	mov	r1, r3
 8001e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e7c:	f7fe fbb4 	bl	80005e8 <__aeabi_dmul>
 8001e80:	4602      	mov	r2, r0
 8001e82:	460b      	mov	r3, r1
 8001e84:	4614      	mov	r4, r2
 8001e86:	461d      	mov	r5, r3
 8001e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e8a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e90:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001e94:	f7fe fba8 	bl	80005e8 <__aeabi_dmul>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	4620      	mov	r0, r4
 8001e9e:	4629      	mov	r1, r5
 8001ea0:	f7fe fccc 	bl	800083c <__aeabi_ddiv>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	4640      	mov	r0, r8
 8001eaa:	4649      	mov	r1, r9
 8001eac:	f7fe f9e4 	bl	8000278 <__aeabi_dsub>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	4690      	mov	r8, r2
 8001eb6:	4699      	mov	r9, r3
 8001eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	f7fe f9db 	bl	800027c <__adddf3>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	4610      	mov	r0, r2
 8001ecc:	4619      	mov	r1, r3
 8001ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed4:	f7fe fb88 	bl	80005e8 <__aeabi_dmul>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	e002      	b.n	8001ee4 <manipulator_solve_ik+0x894>
 8001ede:	bf00      	nop
 8001ee0:	40100000 	.word	0x40100000
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eea:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001eee:	f7fe fb7b 	bl	80005e8 <__aeabi_dmul>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	4619      	mov	r1, r3
 8001efa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001efc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001f00:	f7fe fb72 	bl	80005e8 <__aeabi_dmul>
 8001f04:	4602      	mov	r2, r0
 8001f06:	460b      	mov	r3, r1
 8001f08:	4614      	mov	r4, r2
 8001f0a:	461d      	mov	r5, r3
								(m->len[0]*m->len[0]) - (2 *m->x*m->x *m->z*m->z)/(m->len[0]*m->len[0]) - (m->y*m->y*m->y*m->y)/
 8001f0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f0e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f14:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001f18:	f7fe fb66 	bl	80005e8 <__aeabi_dmul>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
								(m->len[0]*m->len[0]) - (m->x*m->x*m->x*m->x)/(m->len[0]*m->len[0]) - (2 *m->x*m->x *m->y*m->y)/
 8001f20:	4620      	mov	r0, r4
 8001f22:	4629      	mov	r1, r5
 8001f24:	f7fe fc8a 	bl	800083c <__aeabi_ddiv>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4640      	mov	r0, r8
 8001f2e:	4649      	mov	r1, r9
 8001f30:	f7fe f9a2 	bl	8000278 <__aeabi_dsub>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	4690      	mov	r8, r2
 8001f3a:	4699      	mov	r9, r3
								(m->len[0]*m->len[0]) - (2 *m->x*m->x *m->z*m->z)/(m->len[0]*m->len[0]) - (m->y*m->y*m->y*m->y)/
 8001f3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	f7fe f999 	bl	800027c <__adddf3>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	4610      	mov	r0, r2
 8001f50:	4619      	mov	r1, r3
 8001f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f58:	f7fe fb46 	bl	80005e8 <__aeabi_dmul>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4610      	mov	r0, r2
 8001f62:	4619      	mov	r1, r3
 8001f64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f66:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001f6a:	f7fe fb3d 	bl	80005e8 <__aeabi_dmul>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4610      	mov	r0, r2
 8001f74:	4619      	mov	r1, r3
 8001f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f78:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001f7c:	f7fe fb34 	bl	80005e8 <__aeabi_dmul>
 8001f80:	4602      	mov	r2, r0
 8001f82:	460b      	mov	r3, r1
 8001f84:	4614      	mov	r4, r2
 8001f86:	461d      	mov	r5, r3
 8001f88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f8a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f90:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001f94:	f7fe fb28 	bl	80005e8 <__aeabi_dmul>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4620      	mov	r0, r4
 8001f9e:	4629      	mov	r1, r5
 8001fa0:	f7fe fc4c 	bl	800083c <__aeabi_ddiv>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	4640      	mov	r0, r8
 8001faa:	4649      	mov	r1, r9
 8001fac:	f7fe f964 	bl	8000278 <__aeabi_dsub>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4690      	mov	r8, r2
 8001fb6:	4699      	mov	r9, r3
 8001fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fba:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fc0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001fc4:	f7fe fb10 	bl	80005e8 <__aeabi_dmul>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	4610      	mov	r0, r2
 8001fce:	4619      	mov	r1, r3
 8001fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fd2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001fd6:	f7fe fb07 	bl	80005e8 <__aeabi_dmul>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	4610      	mov	r0, r2
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fe4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001fe8:	f7fe fafe 	bl	80005e8 <__aeabi_dmul>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4614      	mov	r4, r2
 8001ff2:	461d      	mov	r5, r3
								(m->len[0]*m->len[0]) - (2* m->y*m->y* m->z*m->z)/(m->len[0]*m->len[0]) - (m->z*m->z*m->z*m->z)/
 8001ff4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ff6:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8001ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ffc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002000:	f7fe faf2 	bl	80005e8 <__aeabi_dmul>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
								(m->len[0]*m->len[0]) - (2 *m->x*m->x *m->z*m->z)/(m->len[0]*m->len[0]) - (m->y*m->y*m->y*m->y)/
 8002008:	4620      	mov	r0, r4
 800200a:	4629      	mov	r1, r5
 800200c:	f7fe fc16 	bl	800083c <__aeabi_ddiv>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	4640      	mov	r0, r8
 8002016:	4649      	mov	r1, r9
 8002018:	f7fe f92e 	bl	8000278 <__aeabi_dsub>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	4690      	mov	r8, r2
 8002022:	4699      	mov	r9, r3
								(m->len[0]*m->len[0]) - (2* m->y*m->y* m->z*m->z)/(m->len[0]*m->len[0]) - (m->z*m->z*m->z*m->z)/
 8002024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002026:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	f7fe f925 	bl	800027c <__adddf3>
 8002032:	4602      	mov	r2, r0
 8002034:	460b      	mov	r3, r1
 8002036:	4610      	mov	r0, r2
 8002038:	4619      	mov	r1, r3
 800203a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800203c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002040:	f7fe fad2 	bl	80005e8 <__aeabi_dmul>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4610      	mov	r0, r2
 800204a:	4619      	mov	r1, r3
 800204c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800204e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002052:	f7fe fac9 	bl	80005e8 <__aeabi_dmul>
 8002056:	4602      	mov	r2, r0
 8002058:	460b      	mov	r3, r1
 800205a:	4610      	mov	r0, r2
 800205c:	4619      	mov	r1, r3
 800205e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002060:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002064:	f7fe fac0 	bl	80005e8 <__aeabi_dmul>
 8002068:	4602      	mov	r2, r0
 800206a:	460b      	mov	r3, r1
 800206c:	4614      	mov	r4, r2
 800206e:	461d      	mov	r5, r3
 8002070:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002072:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002076:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002078:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800207c:	f7fe fab4 	bl	80005e8 <__aeabi_dmul>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	4620      	mov	r0, r4
 8002086:	4629      	mov	r1, r5
 8002088:	f7fe fbd8 	bl	800083c <__aeabi_ddiv>
 800208c:	4602      	mov	r2, r0
 800208e:	460b      	mov	r3, r1
 8002090:	4640      	mov	r0, r8
 8002092:	4649      	mov	r1, r9
 8002094:	f7fe f8f0 	bl	8000278 <__aeabi_dsub>
 8002098:	4602      	mov	r2, r0
 800209a:	460b      	mov	r3, r1
 800209c:	4690      	mov	r8, r2
 800209e:	4699      	mov	r9, r3
 80020a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020a2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80020a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020a8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80020ac:	f7fe fa9c 	bl	80005e8 <__aeabi_dmul>
 80020b0:	4602      	mov	r2, r0
 80020b2:	460b      	mov	r3, r1
 80020b4:	4610      	mov	r0, r2
 80020b6:	4619      	mov	r1, r3
 80020b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ba:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80020be:	f7fe fa93 	bl	80005e8 <__aeabi_dmul>
 80020c2:	4602      	mov	r2, r0
 80020c4:	460b      	mov	r3, r1
 80020c6:	4610      	mov	r0, r2
 80020c8:	4619      	mov	r1, r3
 80020ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020cc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80020d0:	f7fe fa8a 	bl	80005e8 <__aeabi_dmul>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4614      	mov	r4, r2
 80020da:	461d      	mov	r5, r3
								(m->len[0]*m->len[0]) - (m->len[0]*m->len[0]) + 2 *m->len[1]*m->len[1] - (2* m->x*m->x) +
 80020dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020de:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80020e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020e4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80020e8:	f7fe fa7e 	bl	80005e8 <__aeabi_dmul>
 80020ec:	4602      	mov	r2, r0
 80020ee:	460b      	mov	r3, r1
								(m->len[0]*m->len[0]) - (2* m->y*m->y* m->z*m->z)/(m->len[0]*m->len[0]) - (m->z*m->z*m->z*m->z)/
 80020f0:	4620      	mov	r0, r4
 80020f2:	4629      	mov	r1, r5
 80020f4:	f7fe fba2 	bl	800083c <__aeabi_ddiv>
 80020f8:	4602      	mov	r2, r0
 80020fa:	460b      	mov	r3, r1
 80020fc:	4640      	mov	r0, r8
 80020fe:	4649      	mov	r1, r9
 8002100:	f7fe f8ba 	bl	8000278 <__aeabi_dsub>
 8002104:	4602      	mov	r2, r0
 8002106:	460b      	mov	r3, r1
 8002108:	4614      	mov	r4, r2
 800210a:	461d      	mov	r5, r3
								(m->len[0]*m->len[0]) - (m->len[0]*m->len[0]) + 2 *m->len[1]*m->len[1] - (2* m->x*m->x) +
 800210c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800210e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002114:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002118:	f7fe fa66 	bl	80005e8 <__aeabi_dmul>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	4620      	mov	r0, r4
 8002122:	4629      	mov	r1, r5
 8002124:	f7fe f8a8 	bl	8000278 <__aeabi_dsub>
 8002128:	4602      	mov	r2, r0
 800212a:	460b      	mov	r3, r1
 800212c:	4614      	mov	r4, r2
 800212e:	461d      	mov	r5, r3
 8002130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002132:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	f7fe f89f 	bl	800027c <__adddf3>
 800213e:	4602      	mov	r2, r0
 8002140:	460b      	mov	r3, r1
 8002142:	4610      	mov	r0, r2
 8002144:	4619      	mov	r1, r3
 8002146:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002148:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800214c:	f7fe fa4c 	bl	80005e8 <__aeabi_dmul>
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
 8002154:	4620      	mov	r0, r4
 8002156:	4629      	mov	r1, r5
 8002158:	f7fe f890 	bl	800027c <__adddf3>
 800215c:	4602      	mov	r2, r0
 800215e:	460b      	mov	r3, r1
 8002160:	4614      	mov	r4, r2
 8002162:	461d      	mov	r5, r3
 8002164:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002166:	e9d3 0100 	ldrd	r0, r1, [r3]
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	f7fe f885 	bl	800027c <__adddf3>
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	4610      	mov	r0, r2
 8002178:	4619      	mov	r1, r3
 800217a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800217c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002180:	f7fe fa32 	bl	80005e8 <__aeabi_dmul>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	4620      	mov	r0, r4
 800218a:	4629      	mov	r1, r5
 800218c:	f7fe f874 	bl	8000278 <__aeabi_dsub>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	4614      	mov	r4, r2
 8002196:	461d      	mov	r5, r3
								2* m->y*m->y - (2 *m->z*m->z)))/(2* (4 *m->x*m->x + 4 *m->y*m->y +
 8002198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800219a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800219e:	4602      	mov	r2, r0
 80021a0:	460b      	mov	r3, r1
 80021a2:	f7fe f86b 	bl	800027c <__adddf3>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4610      	mov	r0, r2
 80021ac:	4619      	mov	r1, r3
 80021ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021b0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80021b4:	f7fe fa18 	bl	80005e8 <__aeabi_dmul>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
								(m->len[0]*m->len[0]) - (m->len[0]*m->len[0]) + 2 *m->len[1]*m->len[1] - (2* m->x*m->x) +
 80021bc:	4620      	mov	r0, r4
 80021be:	4629      	mov	r1, r5
 80021c0:	f7fe f85c 	bl	800027c <__adddf3>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	4614      	mov	r4, r2
 80021ca:	461d      	mov	r5, r3
								2* m->y*m->y - (2 *m->z*m->z)))/(2* (4 *m->x*m->x + 4 *m->y*m->y +
 80021cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ce:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80021d2:	4602      	mov	r2, r0
 80021d4:	460b      	mov	r3, r1
 80021d6:	f7fe f851 	bl	800027c <__adddf3>
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4610      	mov	r0, r2
 80021e0:	4619      	mov	r1, r3
 80021e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021e4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80021e8:	f7fe f9fe 	bl	80005e8 <__aeabi_dmul>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4620      	mov	r0, r4
 80021f2:	4629      	mov	r1, r5
 80021f4:	f7fe f840 	bl	8000278 <__aeabi_dsub>
 80021f8:	4602      	mov	r2, r0
 80021fa:	460b      	mov	r3, r1
							+ 4 *m->z*m->z) *(-(m->len[1]*m->len[1]*m->len[1]*m->len[1])/(m->len[0]*m->len[0]) + (2 *m->len[1]*m->len[1] *m->x*m->x)/(m->len[0]*m->len[0])
 80021fc:	4650      	mov	r0, sl
 80021fe:	4659      	mov	r1, fp
 8002200:	f7fe f9f2 	bl	80005e8 <__aeabi_dmul>
 8002204:	4602      	mov	r2, r0
 8002206:	460b      	mov	r3, r1
				sqrt(-(16 *m->y*m->y*(m->len[0]* - 2 *m->len[0]* m->len[1] + m->len[1]*m->len[1] - m->x*m->x - m->y*m->y - m->z*m->z)* (m->len[0]*m->len[0] + 2 *m->len[0]*
 8002208:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800220c:	f7fe f834 	bl	8000278 <__aeabi_dsub>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	ec43 2b17 	vmov	d7, r2, r3
 8002218:	eeb0 0a47 	vmov.f32	s0, s14
 800221c:	eef0 0a67 	vmov.f32	s1, s15
 8002220:	f006 fa24 	bl	800866c <sqrt>
 8002224:	ec59 8b10 	vmov	r8, r9, d0
								2* m->y*m->y - (2 *m->z*m->z)))/(2* (4 *m->x*m->x + 4 *m->y*m->y +
 8002228:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800222a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	4b61      	ldr	r3, [pc, #388]	; (80023b8 <manipulator_solve_ik+0xd68>)
 8002234:	f7fe f9d8 	bl	80005e8 <__aeabi_dmul>
 8002238:	4602      	mov	r2, r0
 800223a:	460b      	mov	r3, r1
 800223c:	4610      	mov	r0, r2
 800223e:	4619      	mov	r1, r3
 8002240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002246:	f7fe f9cf 	bl	80005e8 <__aeabi_dmul>
 800224a:	4602      	mov	r2, r0
 800224c:	460b      	mov	r3, r1
 800224e:	4614      	mov	r4, r2
 8002250:	461d      	mov	r5, r3
 8002252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002254:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002258:	f04f 0200 	mov.w	r2, #0
 800225c:	4b56      	ldr	r3, [pc, #344]	; (80023b8 <manipulator_solve_ik+0xd68>)
 800225e:	f7fe f9c3 	bl	80005e8 <__aeabi_dmul>
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	4610      	mov	r0, r2
 8002268:	4619      	mov	r1, r3
 800226a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800226c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002270:	f7fe f9ba 	bl	80005e8 <__aeabi_dmul>
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	4620      	mov	r0, r4
 800227a:	4629      	mov	r1, r5
 800227c:	f7fd fffe 	bl	800027c <__adddf3>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4614      	mov	r4, r2
 8002286:	461d      	mov	r5, r3
								4* m->z*m->z))));
 8002288:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800228a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	4b49      	ldr	r3, [pc, #292]	; (80023b8 <manipulator_solve_ik+0xd68>)
 8002294:	f7fe f9a8 	bl	80005e8 <__aeabi_dmul>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4610      	mov	r0, r2
 800229e:	4619      	mov	r1, r3
 80022a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022a2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80022a6:	f7fe f99f 	bl	80005e8 <__aeabi_dmul>
 80022aa:	4602      	mov	r2, r0
 80022ac:	460b      	mov	r3, r1
								2* m->y*m->y - (2 *m->z*m->z)))/(2* (4 *m->x*m->x + 4 *m->y*m->y +
 80022ae:	4620      	mov	r0, r4
 80022b0:	4629      	mov	r1, r5
 80022b2:	f7fd ffe3 	bl	800027c <__adddf3>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	4610      	mov	r0, r2
 80022bc:	4619      	mov	r1, r3
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
 80022c2:	f7fd ffdb 	bl	800027c <__adddf3>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	4640      	mov	r0, r8
 80022cc:	4649      	mov	r1, r9
 80022ce:	f7fe fab5 	bl	800083c <__aeabi_ddiv>
 80022d2:	4602      	mov	r2, r0
 80022d4:	460b      	mov	r3, r1
	m->q2 = acos((4* m->len[1]* m->y *sqrt(-((m->len[0]*m->len[0] - 2 *m->len[0]* m->len[1] + m->len[1]*m->len[1] - m->x*m->x - m->y*m->y - m->z*m->z)*
 80022d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80022da:	f7fd ffcf 	bl	800027c <__adddf3>
 80022de:	4602      	mov	r2, r0
 80022e0:	460b      	mov	r3, r1
 80022e2:	ec43 2b17 	vmov	d7, r2, r3
 80022e6:	eeb0 0a47 	vmov.f32	s0, s14
 80022ea:	eef0 0a67 	vmov.f32	s1, s15
 80022ee:	f006 f983 	bl	80085f8 <acos>
 80022f2:	eeb0 7a40 	vmov.f32	s14, s0
 80022f6:	eef0 7a60 	vmov.f32	s15, s1
 80022fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022fc:	ed83 7b08 	vstr	d7, [r3, #32]


	m->q1 = atan(m->z / m->x);
 8002300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002302:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800230c:	f7fe fa96 	bl	800083c <__aeabi_ddiv>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	ec43 2b17 	vmov	d7, r2, r3
 8002318:	eeb0 0a47 	vmov.f32	s0, s14
 800231c:	eef0 0a67 	vmov.f32	s1, s15
 8002320:	f005 ff1a 	bl	8008158 <atan>
 8002324:	eeb0 7a40 	vmov.f32	s14, s0
 8002328:	eef0 7a60 	vmov.f32	s15, s1
 800232c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800232e:	ed83 7b06 	vstr	d7, [r3, #24]

	//if (q3 == isna)
	 m->q1 = fabs(m->q1) * 57.295779513;
 8002332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002334:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002338:	61ba      	str	r2, [r7, #24]
 800233a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800233e:	61fb      	str	r3, [r7, #28]
 8002340:	a31b      	add	r3, pc, #108	; (adr r3, 80023b0 <manipulator_solve_ik+0xd60>)
 8002342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002346:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800234a:	f7fe f94d 	bl	80005e8 <__aeabi_dmul>
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002354:	e9c1 2306 	strd	r2, r3, [r1, #24]
	 m->q2 = fabs(m->q2) * 57.295779513;
 8002358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800235a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800235e:	613a      	str	r2, [r7, #16]
 8002360:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	a312      	add	r3, pc, #72	; (adr r3, 80023b0 <manipulator_solve_ik+0xd60>)
 8002368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800236c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002370:	f7fe f93a 	bl	80005e8 <__aeabi_dmul>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800237a:	e9c1 2308 	strd	r2, r3, [r1, #32]
	 m->q3 = fabs(m->q3) * 57.295779513;
 800237e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002380:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002384:	60ba      	str	r2, [r7, #8]
 8002386:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800238a:	60fb      	str	r3, [r7, #12]
 800238c:	a308      	add	r3, pc, #32	; (adr r3, 80023b0 <manipulator_solve_ik+0xd60>)
 800238e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002392:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002396:	f7fe f927 	bl	80005e8 <__aeabi_dmul>
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80023a0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
}
 80023a4:	bf00      	nop
 80023a6:	3738      	adds	r7, #56	; 0x38
 80023a8:	46bd      	mov	sp, r7
 80023aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023ae:	bf00      	nop
 80023b0:	1a6394b6 	.word	0x1a6394b6
 80023b4:	404ca5dc 	.word	0x404ca5dc
 80023b8:	40100000 	.word	0x40100000

080023bc <servo_init>:
		uint8_t tch,
		uint16_t a,
		uint16_t amin,
		uint16_t amax,
		uint16_t pmin,
		uint16_t pmax) {
 80023bc:	b084      	sub	sp, #16
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
 80023c6:	f107 0014 	add.w	r0, r7, #20
 80023ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	servo->htim = htm;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f107 0314 	add.w	r3, r7, #20
 80023d6:	224c      	movs	r2, #76	; 0x4c
 80023d8:	4619      	mov	r1, r3
 80023da:	f004 fed9 	bl	8007190 <memcpy>
	servo->tim_channel = tch;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80023e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	servo->angle = a;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 80023ee:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
	servo->angle_min = amin;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f8b7 2068 	ldrh.w	r2, [r7, #104]	; 0x68
 80023f8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
	servo->angle_max = amax;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8002402:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	servo->pwm_min = pmin;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f8b7 2070 	ldrh.w	r2, [r7, #112]	; 0x70
 800240c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	servo->pwm_max = pmax;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8002416:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

	//servo_set(servo, a, 0);
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002424:	b004      	add	sp, #16
 8002426:	4770      	bx	lr

08002428 <servo_step>:

uint16_t
servo_step(servo_t servo) {
 8002428:	b084      	sub	sp, #16
 800242a:	b490      	push	{r4, r7}
 800242c:	af00      	add	r7, sp, #0
 800242e:	f107 0408 	add.w	r4, r7, #8
 8002432:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	return ((1000 * (servo.pwm_max - servo.pwm_min)) / (servo.angle_max - servo.angle_min));
 8002436:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800243a:	461a      	mov	r2, r3
 800243c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002446:	fb02 f203 	mul.w	r2, r2, r3
 800244a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800244e:	4619      	mov	r1, r3
 8002450:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8002454:	1acb      	subs	r3, r1, r3
 8002456:	fb92 f3f3 	sdiv	r3, r2, r3
 800245a:	b29b      	uxth	r3, r3
}
 800245c:	4618      	mov	r0, r3
 800245e:	46bd      	mov	sp, r7
 8002460:	bc90      	pop	{r4, r7}
 8002462:	b004      	add	sp, #16
 8002464:	4770      	bx	lr
	...

08002468 <servo_set>:

void
servo_set(servo_t* servo, uint16_t angle, uint8_t mode) {
 8002468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800246a:	b097      	sub	sp, #92	; 0x5c
 800246c:	af12      	add	r7, sp, #72	; 0x48
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]
 8002474:	4613      	mov	r3, r2
 8002476:	707b      	strb	r3, [r7, #1]
	uint16_t val;
	servo->angle = angle;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	887a      	ldrh	r2, [r7, #2]
 800247c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
	if (angle > servo->angle_max) {
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002486:	887a      	ldrh	r2, [r7, #2]
 8002488:	429a      	cmp	r2, r3
 800248a:	d904      	bls.n	8002496 <servo_set+0x2e>
		angle = servo->angle_max;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002492:	807b      	strh	r3, [r7, #2]
 8002494:	e009      	b.n	80024aa <servo_set+0x42>
	} else if (angle < servo->angle_min) {
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800249c:	887a      	ldrh	r2, [r7, #2]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d203      	bcs.n	80024aa <servo_set+0x42>
		angle = servo->angle_min;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80024a8:	807b      	strh	r3, [r7, #2]
	}
	if (mode) {
 80024aa:	787b      	ldrb	r3, [r7, #1]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d020      	beq.n	80024f2 <servo_set+0x8a>
		val = servo->pwm_min + ((angle - servo->angle_min) * servo_step(*servo)) / 1000;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f8b3 5054 	ldrh.w	r5, [r3, #84]	; 0x54
 80024b6:	887b      	ldrh	r3, [r7, #2]
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	f8b2 2050 	ldrh.w	r2, [r2, #80]	; 0x50
 80024be:	1a9e      	subs	r6, r3, r2
 80024c0:	687c      	ldr	r4, [r7, #4]
 80024c2:	4668      	mov	r0, sp
 80024c4:	f104 0310 	add.w	r3, r4, #16
 80024c8:	2248      	movs	r2, #72	; 0x48
 80024ca:	4619      	mov	r1, r3
 80024cc:	f004 fe60 	bl	8007190 <memcpy>
 80024d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80024d4:	f7ff ffa8 	bl	8002428 <servo_step>
 80024d8:	4603      	mov	r3, r0
 80024da:	fb03 f306 	mul.w	r3, r3, r6
 80024de:	4a32      	ldr	r2, [pc, #200]	; (80025a8 <servo_set+0x140>)
 80024e0:	fb82 1203 	smull	r1, r2, r2, r3
 80024e4:	1192      	asrs	r2, r2, #6
 80024e6:	17db      	asrs	r3, r3, #31
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	442b      	add	r3, r5
 80024ee:	81fb      	strh	r3, [r7, #14]
 80024f0:	e01f      	b.n	8002532 <servo_set+0xca>
	} else {
		val = servo->pwm_max - ((angle - servo->angle_min) * servo_step(*servo)) / 1000;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f8b3 5056 	ldrh.w	r5, [r3, #86]	; 0x56
 80024f8:	887b      	ldrh	r3, [r7, #2]
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	f8b2 2050 	ldrh.w	r2, [r2, #80]	; 0x50
 8002500:	1a9e      	subs	r6, r3, r2
 8002502:	687c      	ldr	r4, [r7, #4]
 8002504:	4668      	mov	r0, sp
 8002506:	f104 0310 	add.w	r3, r4, #16
 800250a:	2248      	movs	r2, #72	; 0x48
 800250c:	4619      	mov	r1, r3
 800250e:	f004 fe3f 	bl	8007190 <memcpy>
 8002512:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002516:	f7ff ff87 	bl	8002428 <servo_step>
 800251a:	4603      	mov	r3, r0
 800251c:	fb03 f306 	mul.w	r3, r3, r6
 8002520:	4a21      	ldr	r2, [pc, #132]	; (80025a8 <servo_set+0x140>)
 8002522:	fb82 1203 	smull	r1, r2, r2, r3
 8002526:	1192      	asrs	r2, r2, #6
 8002528:	17db      	asrs	r3, r3, #31
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	b29b      	uxth	r3, r3
 800252e:	442b      	add	r3, r5
 8002530:	81fb      	strh	r3, [r7, #14]
	}
	__HAL_TIM_SET_COMPARE(&servo->htim, servo->tim_channel, val);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002538:	2b00      	cmp	r3, #0
 800253a:	d104      	bne.n	8002546 <servo_set+0xde>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	89fa      	ldrh	r2, [r7, #14]
 8002542:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002544:	e02b      	b.n	800259e <servo_set+0x136>
	__HAL_TIM_SET_COMPARE(&servo->htim, servo->tim_channel, val);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800254c:	2b04      	cmp	r3, #4
 800254e:	d104      	bne.n	800255a <servo_set+0xf2>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	89fb      	ldrh	r3, [r7, #14]
 8002556:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002558:	e021      	b.n	800259e <servo_set+0x136>
	__HAL_TIM_SET_COMPARE(&servo->htim, servo->tim_channel, val);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002560:	2b08      	cmp	r3, #8
 8002562:	d104      	bne.n	800256e <servo_set+0x106>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	89fb      	ldrh	r3, [r7, #14]
 800256a:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800256c:	e017      	b.n	800259e <servo_set+0x136>
	__HAL_TIM_SET_COMPARE(&servo->htim, servo->tim_channel, val);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002574:	2b0c      	cmp	r3, #12
 8002576:	d104      	bne.n	8002582 <servo_set+0x11a>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	89fb      	ldrh	r3, [r7, #14]
 800257e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002580:	e00d      	b.n	800259e <servo_set+0x136>
	__HAL_TIM_SET_COMPARE(&servo->htim, servo->tim_channel, val);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002588:	2b10      	cmp	r3, #16
 800258a:	d104      	bne.n	8002596 <servo_set+0x12e>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	89fb      	ldrh	r3, [r7, #14]
 8002592:	6593      	str	r3, [r2, #88]	; 0x58
}
 8002594:	e003      	b.n	800259e <servo_set+0x136>
	__HAL_TIM_SET_COMPARE(&servo->htim, servo->tim_channel, val);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	89fb      	ldrh	r3, [r7, #14]
 800259c:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 800259e:	bf00      	nop
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025a6:	bf00      	nop
 80025a8:	10624dd3 	.word	0x10624dd3

080025ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b2:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <HAL_MspInit+0x44>)
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	4a0e      	ldr	r2, [pc, #56]	; (80025f0 <HAL_MspInit+0x44>)
 80025b8:	f043 0301 	orr.w	r3, r3, #1
 80025bc:	6193      	str	r3, [r2, #24]
 80025be:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <HAL_MspInit+0x44>)
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	607b      	str	r3, [r7, #4]
 80025c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ca:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <HAL_MspInit+0x44>)
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	4a08      	ldr	r2, [pc, #32]	; (80025f0 <HAL_MspInit+0x44>)
 80025d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025d4:	61d3      	str	r3, [r2, #28]
 80025d6:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <HAL_MspInit+0x44>)
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025de:	603b      	str	r3, [r7, #0]
 80025e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80025e2:	2007      	movs	r0, #7
 80025e4:	f000 fee6 	bl	80033b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40021000 	.word	0x40021000

080025f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80025f8:	bf00      	nop
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002602:	b480      	push	{r7}
 8002604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002606:	e7fe      	b.n	8002606 <HardFault_Handler+0x4>

08002608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800260c:	e7fe      	b.n	800260c <MemManage_Handler+0x4>

0800260e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800260e:	b480      	push	{r7}
 8002610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002612:	e7fe      	b.n	8002612 <BusFault_Handler+0x4>

08002614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002618:	e7fe      	b.n	8002618 <UsageFault_Handler+0x4>

0800261a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002636:	b480      	push	{r7}
 8002638:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800263a:	bf00      	nop
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002648:	f000 fda0 	bl	800318c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800264c:	bf00      	nop
 800264e:	bd80      	pop	{r7, pc}

08002650 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002654:	2010      	movs	r0, #16
 8002656:	f001 f9f9 	bl	8003a4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
	...

08002660 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002664:	4802      	ldr	r0, [pc, #8]	; (8002670 <DMA1_Channel6_IRQHandler+0x10>)
 8002666:	f000 ffa4 	bl	80035b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	20000450 	.word	0x20000450

08002674 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002678:	4802      	ldr	r0, [pc, #8]	; (8002684 <USART2_IRQHandler+0x10>)
 800267a:	f003 fe65 	bl	8006348 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	200001f8 	.word	0x200001f8

08002688 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800268c:	4802      	ldr	r0, [pc, #8]	; (8002698 <TIM6_DAC1_IRQHandler+0x10>)
 800268e:	f002 fe01 	bl	8005294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	2000036c 	.word	0x2000036c

0800269c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	e00a      	b.n	80026c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026ae:	f3af 8000 	nop.w
 80026b2:	4601      	mov	r1, r0
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	1c5a      	adds	r2, r3, #1
 80026b8:	60ba      	str	r2, [r7, #8]
 80026ba:	b2ca      	uxtb	r2, r1
 80026bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	3301      	adds	r3, #1
 80026c2:	617b      	str	r3, [r7, #20]
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	dbf0      	blt.n	80026ae <_read+0x12>
	}

return len;
 80026cc:	687b      	ldr	r3, [r7, #4]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
	return -1;
 80026de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026fe:	605a      	str	r2, [r3, #4]
	return 0;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <_isatty>:

int _isatty(int file)
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
	return 1;
 8002716:	2301      	movs	r3, #1
}
 8002718:	4618      	mov	r0, r3
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
	return 0;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
	...

08002740 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002748:	4a14      	ldr	r2, [pc, #80]	; (800279c <_sbrk+0x5c>)
 800274a:	4b15      	ldr	r3, [pc, #84]	; (80027a0 <_sbrk+0x60>)
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002754:	4b13      	ldr	r3, [pc, #76]	; (80027a4 <_sbrk+0x64>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d102      	bne.n	8002762 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800275c:	4b11      	ldr	r3, [pc, #68]	; (80027a4 <_sbrk+0x64>)
 800275e:	4a12      	ldr	r2, [pc, #72]	; (80027a8 <_sbrk+0x68>)
 8002760:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002762:	4b10      	ldr	r3, [pc, #64]	; (80027a4 <_sbrk+0x64>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	429a      	cmp	r2, r3
 800276e:	d207      	bcs.n	8002780 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002770:	f004 fce4 	bl	800713c <__errno>
 8002774:	4603      	mov	r3, r0
 8002776:	220c      	movs	r2, #12
 8002778:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800277a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800277e:	e009      	b.n	8002794 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002780:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <_sbrk+0x64>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002786:	4b07      	ldr	r3, [pc, #28]	; (80027a4 <_sbrk+0x64>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4413      	add	r3, r2
 800278e:	4a05      	ldr	r2, [pc, #20]	; (80027a4 <_sbrk+0x64>)
 8002790:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002792:	68fb      	ldr	r3, [r7, #12]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20003000 	.word	0x20003000
 80027a0:	00000400 	.word	0x00000400
 80027a4:	200001e8 	.word	0x200001e8
 80027a8:	200004a8 	.word	0x200004a8

080027ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027b0:	4b06      	ldr	r3, [pc, #24]	; (80027cc <SystemInit+0x20>)
 80027b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b6:	4a05      	ldr	r2, [pc, #20]	; (80027cc <SystemInit+0x20>)
 80027b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027c0:	bf00      	nop
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	e000ed00 	.word	0xe000ed00

080027d0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08c      	sub	sp, #48	; 0x30
 80027d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80027d6:	f107 030c 	add.w	r3, r7, #12
 80027da:	2224      	movs	r2, #36	; 0x24
 80027dc:	2100      	movs	r1, #0
 80027de:	4618      	mov	r0, r3
 80027e0:	f004 fce4 	bl	80071ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e4:	463b      	mov	r3, r7
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	605a      	str	r2, [r3, #4]
 80027ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027ee:	4b21      	ldr	r3, [pc, #132]	; (8002874 <MX_TIM2_Init+0xa4>)
 80027f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80027f6:	4b1f      	ldr	r3, [pc, #124]	; (8002874 <MX_TIM2_Init+0xa4>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027fc:	4b1d      	ldr	r3, [pc, #116]	; (8002874 <MX_TIM2_Init+0xa4>)
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002802:	4b1c      	ldr	r3, [pc, #112]	; (8002874 <MX_TIM2_Init+0xa4>)
 8002804:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002808:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800280a:	4b1a      	ldr	r3, [pc, #104]	; (8002874 <MX_TIM2_Init+0xa4>)
 800280c:	2200      	movs	r2, #0
 800280e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002810:	4b18      	ldr	r3, [pc, #96]	; (8002874 <MX_TIM2_Init+0xa4>)
 8002812:	2200      	movs	r2, #0
 8002814:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002816:	2301      	movs	r3, #1
 8002818:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800281a:	2300      	movs	r3, #0
 800281c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800281e:	2301      	movs	r3, #1
 8002820:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002822:	2300      	movs	r3, #0
 8002824:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8002826:	230f      	movs	r3, #15
 8002828:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800282a:	2300      	movs	r3, #0
 800282c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800282e:	2301      	movs	r3, #1
 8002830:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002832:	2300      	movs	r3, #0
 8002834:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8002836:	230f      	movs	r3, #15
 8002838:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800283a:	f107 030c 	add.w	r3, r7, #12
 800283e:	4619      	mov	r1, r3
 8002840:	480c      	ldr	r0, [pc, #48]	; (8002874 <MX_TIM2_Init+0xa4>)
 8002842:	f002 fbf3 	bl	800502c <HAL_TIM_Encoder_Init>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800284c:	f7fe fd10 	bl	8001270 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002850:	2300      	movs	r3, #0
 8002852:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002854:	2300      	movs	r3, #0
 8002856:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002858:	463b      	mov	r3, r7
 800285a:	4619      	mov	r1, r3
 800285c:	4805      	ldr	r0, [pc, #20]	; (8002874 <MX_TIM2_Init+0xa4>)
 800285e:	f003 fab5 	bl	8005dcc <HAL_TIMEx_MasterConfigSynchronization>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002868:	f7fe fd02 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800286c:	bf00      	nop
 800286e:	3730      	adds	r7, #48	; 0x30
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	200003b8 	.word	0x200003b8

08002878 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08a      	sub	sp, #40	; 0x28
 800287c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800287e:	f107 031c 	add.w	r3, r7, #28
 8002882:	2200      	movs	r2, #0
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
 8002888:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800288a:	463b      	mov	r3, r7
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
 8002898:	615a      	str	r2, [r3, #20]
 800289a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800289c:	4b21      	ldr	r3, [pc, #132]	; (8002924 <MX_TIM3_Init+0xac>)
 800289e:	4a22      	ldr	r2, [pc, #136]	; (8002928 <MX_TIM3_Init+0xb0>)
 80028a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = TIM3_PWM_PRESCALER;
 80028a2:	4b20      	ldr	r3, [pc, #128]	; (8002924 <MX_TIM3_Init+0xac>)
 80028a4:	2247      	movs	r2, #71	; 0x47
 80028a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a8:	4b1e      	ldr	r3, [pc, #120]	; (8002924 <MX_TIM3_Init+0xac>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIM3_PWM_PERIOD;
 80028ae:	4b1d      	ldr	r3, [pc, #116]	; (8002924 <MX_TIM3_Init+0xac>)
 80028b0:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80028b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028b6:	4b1b      	ldr	r3, [pc, #108]	; (8002924 <MX_TIM3_Init+0xac>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028bc:	4b19      	ldr	r3, [pc, #100]	; (8002924 <MX_TIM3_Init+0xac>)
 80028be:	2280      	movs	r2, #128	; 0x80
 80028c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028c2:	4818      	ldr	r0, [pc, #96]	; (8002924 <MX_TIM3_Init+0xac>)
 80028c4:	f002 fa6f 	bl	8004da6 <HAL_TIM_PWM_Init>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80028ce:	f7fe fccf 	bl	8001270 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028d2:	2300      	movs	r3, #0
 80028d4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028d6:	2300      	movs	r3, #0
 80028d8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028da:	f107 031c 	add.w	r3, r7, #28
 80028de:	4619      	mov	r1, r3
 80028e0:	4810      	ldr	r0, [pc, #64]	; (8002924 <MX_TIM3_Init+0xac>)
 80028e2:	f003 fa73 	bl	8005dcc <HAL_TIMEx_MasterConfigSynchronization>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80028ec:	f7fe fcc0 	bl	8001270 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028f0:	2360      	movs	r3, #96	; 0x60
 80028f2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80028f4:	2300      	movs	r3, #0
 80028f6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028f8:	2300      	movs	r3, #0
 80028fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028fc:	2300      	movs	r3, #0
 80028fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002900:	463b      	mov	r3, r7
 8002902:	2200      	movs	r2, #0
 8002904:	4619      	mov	r1, r3
 8002906:	4807      	ldr	r0, [pc, #28]	; (8002924 <MX_TIM3_Init+0xac>)
 8002908:	f002 fde4 	bl	80054d4 <HAL_TIM_PWM_ConfigChannel>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002912:	f7fe fcad 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002916:	4803      	ldr	r0, [pc, #12]	; (8002924 <MX_TIM3_Init+0xac>)
 8002918:	f000 fa7c 	bl	8002e14 <HAL_TIM_MspPostInit>

}
 800291c:	bf00      	nop
 800291e:	3728      	adds	r7, #40	; 0x28
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	20000320 	.word	0x20000320
 8002928:	40000400 	.word	0x40000400

0800292c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002932:	1d3b      	adds	r3, r7, #4
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	605a      	str	r2, [r3, #4]
 800293a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800293c:	4b15      	ldr	r3, [pc, #84]	; (8002994 <MX_TIM6_Init+0x68>)
 800293e:	4a16      	ldr	r2, [pc, #88]	; (8002998 <MX_TIM6_Init+0x6c>)
 8002940:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = TIM6_PRINT_PRESCALER;
 8002942:	4b14      	ldr	r3, [pc, #80]	; (8002994 <MX_TIM6_Init+0x68>)
 8002944:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002948:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800294a:	4b12      	ldr	r3, [pc, #72]	; (8002994 <MX_TIM6_Init+0x68>)
 800294c:	2200      	movs	r2, #0
 800294e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = TIM6_PRINT_PERIOD;
 8002950:	4b10      	ldr	r3, [pc, #64]	; (8002994 <MX_TIM6_Init+0x68>)
 8002952:	f242 720f 	movw	r2, #9999	; 0x270f
 8002956:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002958:	4b0e      	ldr	r3, [pc, #56]	; (8002994 <MX_TIM6_Init+0x68>)
 800295a:	2200      	movs	r2, #0
 800295c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800295e:	480d      	ldr	r0, [pc, #52]	; (8002994 <MX_TIM6_Init+0x68>)
 8002960:	f002 f9ca 	bl	8004cf8 <HAL_TIM_Base_Init>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800296a:	f7fe fc81 	bl	8001270 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800296e:	2300      	movs	r3, #0
 8002970:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002976:	1d3b      	adds	r3, r7, #4
 8002978:	4619      	mov	r1, r3
 800297a:	4806      	ldr	r0, [pc, #24]	; (8002994 <MX_TIM6_Init+0x68>)
 800297c:	f003 fa26 	bl	8005dcc <HAL_TIMEx_MasterConfigSynchronization>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002986:	f7fe fc73 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800298a:	bf00      	nop
 800298c:	3710      	adds	r7, #16
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	2000036c 	.word	0x2000036c
 8002998:	40001000 	.word	0x40001000

0800299c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b096      	sub	sp, #88	; 0x58
 80029a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029a2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80029a6:	2200      	movs	r2, #0
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	605a      	str	r2, [r3, #4]
 80029ac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029b2:	2200      	movs	r2, #0
 80029b4:	601a      	str	r2, [r3, #0]
 80029b6:	605a      	str	r2, [r3, #4]
 80029b8:	609a      	str	r2, [r3, #8]
 80029ba:	60da      	str	r2, [r3, #12]
 80029bc:	611a      	str	r2, [r3, #16]
 80029be:	615a      	str	r2, [r3, #20]
 80029c0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80029c2:	1d3b      	adds	r3, r7, #4
 80029c4:	222c      	movs	r2, #44	; 0x2c
 80029c6:	2100      	movs	r1, #0
 80029c8:	4618      	mov	r0, r3
 80029ca:	f004 fbef 	bl	80071ac <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80029ce:	4b34      	ldr	r3, [pc, #208]	; (8002aa0 <MX_TIM15_Init+0x104>)
 80029d0:	4a34      	ldr	r2, [pc, #208]	; (8002aa4 <MX_TIM15_Init+0x108>)
 80029d2:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = TIM15_PWM_PRESCALER;
 80029d4:	4b32      	ldr	r3, [pc, #200]	; (8002aa0 <MX_TIM15_Init+0x104>)
 80029d6:	2247      	movs	r2, #71	; 0x47
 80029d8:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029da:	4b31      	ldr	r3, [pc, #196]	; (8002aa0 <MX_TIM15_Init+0x104>)
 80029dc:	2200      	movs	r2, #0
 80029de:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = TIM15_PWM_PERIOD;
 80029e0:	4b2f      	ldr	r3, [pc, #188]	; (8002aa0 <MX_TIM15_Init+0x104>)
 80029e2:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80029e6:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029e8:	4b2d      	ldr	r3, [pc, #180]	; (8002aa0 <MX_TIM15_Init+0x104>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80029ee:	4b2c      	ldr	r3, [pc, #176]	; (8002aa0 <MX_TIM15_Init+0x104>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029f4:	4b2a      	ldr	r3, [pc, #168]	; (8002aa0 <MX_TIM15_Init+0x104>)
 80029f6:	2280      	movs	r2, #128	; 0x80
 80029f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80029fa:	4829      	ldr	r0, [pc, #164]	; (8002aa0 <MX_TIM15_Init+0x104>)
 80029fc:	f002 f9d3 	bl	8004da6 <HAL_TIM_PWM_Init>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8002a06:	f7fe fc33 	bl	8001270 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002a12:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002a16:	4619      	mov	r1, r3
 8002a18:	4821      	ldr	r0, [pc, #132]	; (8002aa0 <MX_TIM15_Init+0x104>)
 8002a1a:	f003 f9d7 	bl	8005dcc <HAL_TIMEx_MasterConfigSynchronization>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8002a24:	f7fe fc24 	bl	8001270 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a28:	2360      	movs	r3, #96	; 0x60
 8002a2a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a30:	2300      	movs	r3, #0
 8002a32:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a34:	2300      	movs	r3, #0
 8002a36:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a40:	2300      	movs	r3, #0
 8002a42:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a48:	2200      	movs	r2, #0
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4814      	ldr	r0, [pc, #80]	; (8002aa0 <MX_TIM15_Init+0x104>)
 8002a4e:	f002 fd41 	bl	80054d4 <HAL_TIM_PWM_ConfigChannel>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8002a58:	f7fe fc0a 	bl	8001270 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002a60:	2300      	movs	r3, #0
 8002a62:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a74:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002a76:	2300      	movs	r3, #0
 8002a78:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002a7e:	1d3b      	adds	r3, r7, #4
 8002a80:	4619      	mov	r1, r3
 8002a82:	4807      	ldr	r0, [pc, #28]	; (8002aa0 <MX_TIM15_Init+0x104>)
 8002a84:	f003 fa10 	bl	8005ea8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 8002a8e:	f7fe fbef 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002a92:	4803      	ldr	r0, [pc, #12]	; (8002aa0 <MX_TIM15_Init+0x104>)
 8002a94:	f000 f9be 	bl	8002e14 <HAL_TIM_MspPostInit>

}
 8002a98:	bf00      	nop
 8002a9a:	3758      	adds	r7, #88	; 0x58
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	20000288 	.word	0x20000288
 8002aa4:	40014000 	.word	0x40014000

08002aa8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b092      	sub	sp, #72	; 0x48
 8002aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002aae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	605a      	str	r2, [r3, #4]
 8002ab8:	609a      	str	r2, [r3, #8]
 8002aba:	60da      	str	r2, [r3, #12]
 8002abc:	611a      	str	r2, [r3, #16]
 8002abe:	615a      	str	r2, [r3, #20]
 8002ac0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002ac2:	463b      	mov	r3, r7
 8002ac4:	222c      	movs	r2, #44	; 0x2c
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f004 fb6f 	bl	80071ac <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002ace:	4b31      	ldr	r3, [pc, #196]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002ad0:	4a31      	ldr	r2, [pc, #196]	; (8002b98 <MX_TIM16_Init+0xf0>)
 8002ad2:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = TIM16_PWM_PRESCALER;
 8002ad4:	4b2f      	ldr	r3, [pc, #188]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002ad6:	2247      	movs	r2, #71	; 0x47
 8002ad8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ada:	4b2e      	ldr	r3, [pc, #184]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = TIM16_PWM_PERIOD;
 8002ae0:	4b2c      	ldr	r3, [pc, #176]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002ae2:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002ae6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ae8:	4b2a      	ldr	r3, [pc, #168]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002aee:	4b29      	ldr	r3, [pc, #164]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002af4:	4b27      	ldr	r3, [pc, #156]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002af6:	2280      	movs	r2, #128	; 0x80
 8002af8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002afa:	4826      	ldr	r0, [pc, #152]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002afc:	f002 f8fc 	bl	8004cf8 <HAL_TIM_Base_Init>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8002b06:	f7fe fbb3 	bl	8001270 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8002b0a:	4822      	ldr	r0, [pc, #136]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002b0c:	f002 f94b 	bl	8004da6 <HAL_TIM_PWM_Init>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8002b16:	f7fe fbab 	bl	8001270 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b1a:	2360      	movs	r3, #96	; 0x60
 8002b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b22:	2300      	movs	r3, #0
 8002b24:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b26:	2300      	movs	r3, #0
 8002b28:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b32:	2300      	movs	r3, #0
 8002b34:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4815      	ldr	r0, [pc, #84]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002b40:	f002 fcc8 	bl	80054d4 <HAL_TIM_PWM_ConfigChannel>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8002b4a:	f7fe fb91 	bl	8001270 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002b52:	2300      	movs	r3, #0
 8002b54:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b56:	2300      	movs	r3, #0
 8002b58:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002b62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b66:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8002b70:	463b      	mov	r3, r7
 8002b72:	4619      	mov	r1, r3
 8002b74:	4807      	ldr	r0, [pc, #28]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002b76:	f003 f997 	bl	8005ea8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 8002b80:	f7fe fb76 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8002b84:	4803      	ldr	r0, [pc, #12]	; (8002b94 <MX_TIM16_Init+0xec>)
 8002b86:	f000 f945 	bl	8002e14 <HAL_TIM_MspPostInit>

}
 8002b8a:	bf00      	nop
 8002b8c:	3748      	adds	r7, #72	; 0x48
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20000404 	.word	0x20000404
 8002b98:	40014400 	.word	0x40014400

08002b9c <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b092      	sub	sp, #72	; 0x48
 8002ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ba2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	605a      	str	r2, [r3, #4]
 8002bac:	609a      	str	r2, [r3, #8]
 8002bae:	60da      	str	r2, [r3, #12]
 8002bb0:	611a      	str	r2, [r3, #16]
 8002bb2:	615a      	str	r2, [r3, #20]
 8002bb4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002bb6:	463b      	mov	r3, r7
 8002bb8:	222c      	movs	r2, #44	; 0x2c
 8002bba:	2100      	movs	r1, #0
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f004 faf5 	bl	80071ac <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8002bc2:	4b31      	ldr	r3, [pc, #196]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002bc4:	4a31      	ldr	r2, [pc, #196]	; (8002c8c <MX_TIM17_Init+0xf0>)
 8002bc6:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = TIM17_PWM_PRESCALER;
 8002bc8:	4b2f      	ldr	r3, [pc, #188]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002bca:	2247      	movs	r2, #71	; 0x47
 8002bcc:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bce:	4b2e      	ldr	r3, [pc, #184]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = TIM17_PWM_PERIOD;
 8002bd4:	4b2c      	ldr	r3, [pc, #176]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002bd6:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002bda:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bdc:	4b2a      	ldr	r3, [pc, #168]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002be2:	4b29      	ldr	r3, [pc, #164]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002be8:	4b27      	ldr	r3, [pc, #156]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002bea:	2280      	movs	r2, #128	; 0x80
 8002bec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002bee:	4826      	ldr	r0, [pc, #152]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002bf0:	f002 f882 	bl	8004cf8 <HAL_TIM_Base_Init>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8002bfa:	f7fe fb39 	bl	8001270 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8002bfe:	4822      	ldr	r0, [pc, #136]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002c00:	f002 f8d1 	bl	8004da6 <HAL_TIM_PWM_Init>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8002c0a:	f7fe fb31 	bl	8001270 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c0e:	2360      	movs	r3, #96	; 0x60
 8002c10:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8002c12:	2300      	movs	r3, #0
 8002c14:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c16:	2300      	movs	r3, #0
 8002c18:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c22:	2300      	movs	r3, #0
 8002c24:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c26:	2300      	movs	r3, #0
 8002c28:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c2e:	2200      	movs	r2, #0
 8002c30:	4619      	mov	r1, r3
 8002c32:	4815      	ldr	r0, [pc, #84]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002c34:	f002 fc4e 	bl	80054d4 <HAL_TIM_PWM_ConfigChannel>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8002c3e:	f7fe fb17 	bl	8001270 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c42:	2300      	movs	r3, #0
 8002c44:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c46:	2300      	movs	r3, #0
 8002c48:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c52:	2300      	movs	r3, #0
 8002c54:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c5a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c60:	2300      	movs	r3, #0
 8002c62:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8002c64:	463b      	mov	r3, r7
 8002c66:	4619      	mov	r1, r3
 8002c68:	4807      	ldr	r0, [pc, #28]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002c6a:	f003 f91d 	bl	8005ea8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 8002c74:	f7fe fafc 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8002c78:	4803      	ldr	r0, [pc, #12]	; (8002c88 <MX_TIM17_Init+0xec>)
 8002c7a:	f000 f8cb 	bl	8002e14 <HAL_TIM_MspPostInit>

}
 8002c7e:	bf00      	nop
 8002c80:	3748      	adds	r7, #72	; 0x48
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	200002d4 	.word	0x200002d4
 8002c8c:	40014800 	.word	0x40014800

08002c90 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	; 0x28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 0314 	add.w	r3, r7, #20
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cb0:	d128      	bne.n	8002d04 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cb2:	4b16      	ldr	r3, [pc, #88]	; (8002d0c <HAL_TIM_Encoder_MspInit+0x7c>)
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	4a15      	ldr	r2, [pc, #84]	; (8002d0c <HAL_TIM_Encoder_MspInit+0x7c>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	61d3      	str	r3, [r2, #28]
 8002cbe:	4b13      	ldr	r3, [pc, #76]	; (8002d0c <HAL_TIM_Encoder_MspInit+0x7c>)
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	613b      	str	r3, [r7, #16]
 8002cc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cca:	4b10      	ldr	r3, [pc, #64]	; (8002d0c <HAL_TIM_Encoder_MspInit+0x7c>)
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	4a0f      	ldr	r2, [pc, #60]	; (8002d0c <HAL_TIM_Encoder_MspInit+0x7c>)
 8002cd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cd4:	6153      	str	r3, [r2, #20]
 8002cd6:	4b0d      	ldr	r3, [pc, #52]	; (8002d0c <HAL_TIM_Encoder_MspInit+0x7c>)
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_CH1_Pin|ENCODER_CH2_Pin;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cea:	2300      	movs	r3, #0
 8002cec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cf6:	f107 0314 	add.w	r3, r7, #20
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d00:	f000 fd1a 	bl	8003738 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002d04:	bf00      	nop
 8002d06:	3728      	adds	r7, #40	; 0x28
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40021000 	.word	0x40021000

08002d10 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a13      	ldr	r2, [pc, #76]	; (8002d6c <HAL_TIM_PWM_MspInit+0x5c>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d10c      	bne.n	8002d3c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d22:	4b13      	ldr	r3, [pc, #76]	; (8002d70 <HAL_TIM_PWM_MspInit+0x60>)
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	4a12      	ldr	r2, [pc, #72]	; (8002d70 <HAL_TIM_PWM_MspInit+0x60>)
 8002d28:	f043 0302 	orr.w	r3, r3, #2
 8002d2c:	61d3      	str	r3, [r2, #28]
 8002d2e:	4b10      	ldr	r3, [pc, #64]	; (8002d70 <HAL_TIM_PWM_MspInit+0x60>)
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	60fb      	str	r3, [r7, #12]
 8002d38:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002d3a:	e010      	b.n	8002d5e <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM15)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a0c      	ldr	r2, [pc, #48]	; (8002d74 <HAL_TIM_PWM_MspInit+0x64>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d10b      	bne.n	8002d5e <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002d46:	4b0a      	ldr	r3, [pc, #40]	; (8002d70 <HAL_TIM_PWM_MspInit+0x60>)
 8002d48:	699b      	ldr	r3, [r3, #24]
 8002d4a:	4a09      	ldr	r2, [pc, #36]	; (8002d70 <HAL_TIM_PWM_MspInit+0x60>)
 8002d4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d50:	6193      	str	r3, [r2, #24]
 8002d52:	4b07      	ldr	r3, [pc, #28]	; (8002d70 <HAL_TIM_PWM_MspInit+0x60>)
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d5a:	60bb      	str	r3, [r7, #8]
 8002d5c:	68bb      	ldr	r3, [r7, #8]
}
 8002d5e:	bf00      	nop
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	40000400 	.word	0x40000400
 8002d70:	40021000 	.word	0x40021000
 8002d74:	40014000 	.word	0x40014000

08002d78 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a1f      	ldr	r2, [pc, #124]	; (8002e04 <HAL_TIM_Base_MspInit+0x8c>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d114      	bne.n	8002db4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d8a:	4b1f      	ldr	r3, [pc, #124]	; (8002e08 <HAL_TIM_Base_MspInit+0x90>)
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	4a1e      	ldr	r2, [pc, #120]	; (8002e08 <HAL_TIM_Base_MspInit+0x90>)
 8002d90:	f043 0310 	orr.w	r3, r3, #16
 8002d94:	61d3      	str	r3, [r2, #28]
 8002d96:	4b1c      	ldr	r3, [pc, #112]	; (8002e08 <HAL_TIM_Base_MspInit+0x90>)
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	f003 0310 	and.w	r3, r3, #16
 8002d9e:	617b      	str	r3, [r7, #20]
 8002da0:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8002da2:	2200      	movs	r2, #0
 8002da4:	2100      	movs	r1, #0
 8002da6:	2036      	movs	r0, #54	; 0x36
 8002da8:	f000 fb0f 	bl	80033ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8002dac:	2036      	movs	r0, #54	; 0x36
 8002dae:	f000 fb28 	bl	8003402 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8002db2:	e022      	b.n	8002dfa <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM16)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a14      	ldr	r2, [pc, #80]	; (8002e0c <HAL_TIM_Base_MspInit+0x94>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d10c      	bne.n	8002dd8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002dbe:	4b12      	ldr	r3, [pc, #72]	; (8002e08 <HAL_TIM_Base_MspInit+0x90>)
 8002dc0:	699b      	ldr	r3, [r3, #24]
 8002dc2:	4a11      	ldr	r2, [pc, #68]	; (8002e08 <HAL_TIM_Base_MspInit+0x90>)
 8002dc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dc8:	6193      	str	r3, [r2, #24]
 8002dca:	4b0f      	ldr	r3, [pc, #60]	; (8002e08 <HAL_TIM_Base_MspInit+0x90>)
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd2:	613b      	str	r3, [r7, #16]
 8002dd4:	693b      	ldr	r3, [r7, #16]
}
 8002dd6:	e010      	b.n	8002dfa <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM17)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a0c      	ldr	r2, [pc, #48]	; (8002e10 <HAL_TIM_Base_MspInit+0x98>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d10b      	bne.n	8002dfa <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002de2:	4b09      	ldr	r3, [pc, #36]	; (8002e08 <HAL_TIM_Base_MspInit+0x90>)
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	4a08      	ldr	r2, [pc, #32]	; (8002e08 <HAL_TIM_Base_MspInit+0x90>)
 8002de8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dec:	6193      	str	r3, [r2, #24]
 8002dee:	4b06      	ldr	r3, [pc, #24]	; (8002e08 <HAL_TIM_Base_MspInit+0x90>)
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002df6:	60fb      	str	r3, [r7, #12]
 8002df8:	68fb      	ldr	r3, [r7, #12]
}
 8002dfa:	bf00      	nop
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40001000 	.word	0x40001000
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	40014400 	.word	0x40014400
 8002e10:	40014800 	.word	0x40014800

08002e14 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08c      	sub	sp, #48	; 0x30
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e1c:	f107 031c 	add.w	r3, r7, #28
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	605a      	str	r2, [r3, #4]
 8002e26:	609a      	str	r2, [r3, #8]
 8002e28:	60da      	str	r2, [r3, #12]
 8002e2a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a45      	ldr	r2, [pc, #276]	; (8002f48 <HAL_TIM_MspPostInit+0x134>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d11c      	bne.n	8002e70 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e36:	4b45      	ldr	r3, [pc, #276]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	4a44      	ldr	r2, [pc, #272]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002e3c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002e40:	6153      	str	r3, [r2, #20]
 8002e42:	4b42      	ldr	r3, [pc, #264]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e4a:	61bb      	str	r3, [r7, #24]
 8002e4c:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = SERVO1_PWM_Pin;
 8002e4e:	2340      	movs	r3, #64	; 0x40
 8002e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e52:	2302      	movs	r3, #2
 8002e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e56:	2300      	movs	r3, #0
 8002e58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e5e:	2302      	movs	r3, #2
 8002e60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO1_PWM_GPIO_Port, &GPIO_InitStruct);
 8002e62:	f107 031c 	add.w	r3, r7, #28
 8002e66:	4619      	mov	r1, r3
 8002e68:	4839      	ldr	r0, [pc, #228]	; (8002f50 <HAL_TIM_MspPostInit+0x13c>)
 8002e6a:	f000 fc65 	bl	8003738 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8002e6e:	e067      	b.n	8002f40 <HAL_TIM_MspPostInit+0x12c>
  else if(timHandle->Instance==TIM15)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a37      	ldr	r2, [pc, #220]	; (8002f54 <HAL_TIM_MspPostInit+0x140>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d11d      	bne.n	8002eb6 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7a:	4b34      	ldr	r3, [pc, #208]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	4a33      	ldr	r2, [pc, #204]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002e80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e84:	6153      	str	r3, [r2, #20]
 8002e86:	4b31      	ldr	r3, [pc, #196]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e8e:	617b      	str	r3, [r7, #20]
 8002e90:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SERVO2_PWM_Pin;
 8002e92:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO2_PWM_GPIO_Port, &GPIO_InitStruct);
 8002ea8:	f107 031c 	add.w	r3, r7, #28
 8002eac:	4619      	mov	r1, r3
 8002eae:	482a      	ldr	r0, [pc, #168]	; (8002f58 <HAL_TIM_MspPostInit+0x144>)
 8002eb0:	f000 fc42 	bl	8003738 <HAL_GPIO_Init>
}
 8002eb4:	e044      	b.n	8002f40 <HAL_TIM_MspPostInit+0x12c>
  else if(timHandle->Instance==TIM16)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a28      	ldr	r2, [pc, #160]	; (8002f5c <HAL_TIM_MspPostInit+0x148>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d11d      	bne.n	8002efc <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec0:	4b22      	ldr	r3, [pc, #136]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	4a21      	ldr	r2, [pc, #132]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002ec6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eca:	6153      	str	r3, [r2, #20]
 8002ecc:	4b1f      	ldr	r3, [pc, #124]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002ece:	695b      	ldr	r3, [r3, #20]
 8002ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed4:	613b      	str	r3, [r7, #16]
 8002ed6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SERVO3_PWM_Pin;
 8002ed8:	2340      	movs	r3, #64	; 0x40
 8002eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002edc:	2302      	movs	r3, #2
 8002ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO3_PWM_GPIO_Port, &GPIO_InitStruct);
 8002eec:	f107 031c 	add.w	r3, r7, #28
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ef6:	f000 fc1f 	bl	8003738 <HAL_GPIO_Init>
}
 8002efa:	e021      	b.n	8002f40 <HAL_TIM_MspPostInit+0x12c>
  else if(timHandle->Instance==TIM17)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a17      	ldr	r2, [pc, #92]	; (8002f60 <HAL_TIM_MspPostInit+0x14c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d11c      	bne.n	8002f40 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f06:	4b11      	ldr	r3, [pc, #68]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	4a10      	ldr	r2, [pc, #64]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f10:	6153      	str	r3, [r2, #20]
 8002f12:	4b0e      	ldr	r3, [pc, #56]	; (8002f4c <HAL_TIM_MspPostInit+0x138>)
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO4_PWM_Pin;
 8002f1e:	2380      	movs	r3, #128	; 0x80
 8002f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f22:	2302      	movs	r3, #2
 8002f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f26:	2300      	movs	r3, #0
 8002f28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO4_PWM_GPIO_Port, &GPIO_InitStruct);
 8002f32:	f107 031c 	add.w	r3, r7, #28
 8002f36:	4619      	mov	r1, r3
 8002f38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f3c:	f000 fbfc 	bl	8003738 <HAL_GPIO_Init>
}
 8002f40:	bf00      	nop
 8002f42:	3730      	adds	r7, #48	; 0x30
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40000400 	.word	0x40000400
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	48000800 	.word	0x48000800
 8002f54:	40014000 	.word	0x40014000
 8002f58:	48000400 	.word	0x48000400
 8002f5c:	40014400 	.word	0x40014400
 8002f60:	40014800 	.word	0x40014800

08002f64 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f68:	4b14      	ldr	r3, [pc, #80]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f6a:	4a15      	ldr	r2, [pc, #84]	; (8002fc0 <MX_USART2_UART_Init+0x5c>)
 8002f6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f6e:	4b13      	ldr	r3, [pc, #76]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f76:	4b11      	ldr	r3, [pc, #68]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f7c:	4b0f      	ldr	r3, [pc, #60]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f82:	4b0e      	ldr	r3, [pc, #56]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f88:	4b0c      	ldr	r3, [pc, #48]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f8a:	220c      	movs	r2, #12
 8002f8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f8e:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f94:	4b09      	ldr	r3, [pc, #36]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f9a:	4b08      	ldr	r3, [pc, #32]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fa0:	4b06      	ldr	r3, [pc, #24]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002fa6:	4805      	ldr	r0, [pc, #20]	; (8002fbc <MX_USART2_UART_Init+0x58>)
 8002fa8:	f003 f814 	bl	8005fd4 <HAL_UART_Init>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002fb2:	f7fe f95d 	bl	8001270 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002fb6:	bf00      	nop
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	200001f8 	.word	0x200001f8
 8002fc0:	40004400 	.word	0x40004400

08002fc4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b08a      	sub	sp, #40	; 0x28
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fcc:	f107 0314 	add.w	r3, r7, #20
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	605a      	str	r2, [r3, #4]
 8002fd6:	609a      	str	r2, [r3, #8]
 8002fd8:	60da      	str	r2, [r3, #12]
 8002fda:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a2e      	ldr	r2, [pc, #184]	; (800309c <HAL_UART_MspInit+0xd8>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d156      	bne.n	8003094 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fe6:	4b2e      	ldr	r3, [pc, #184]	; (80030a0 <HAL_UART_MspInit+0xdc>)
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	4a2d      	ldr	r2, [pc, #180]	; (80030a0 <HAL_UART_MspInit+0xdc>)
 8002fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff0:	61d3      	str	r3, [r2, #28]
 8002ff2:	4b2b      	ldr	r3, [pc, #172]	; (80030a0 <HAL_UART_MspInit+0xdc>)
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ffa:	613b      	str	r3, [r7, #16]
 8002ffc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ffe:	4b28      	ldr	r3, [pc, #160]	; (80030a0 <HAL_UART_MspInit+0xdc>)
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	4a27      	ldr	r2, [pc, #156]	; (80030a0 <HAL_UART_MspInit+0xdc>)
 8003004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003008:	6153      	str	r3, [r2, #20]
 800300a:	4b25      	ldr	r3, [pc, #148]	; (80030a0 <HAL_UART_MspInit+0xdc>)
 800300c:	695b      	ldr	r3, [r3, #20]
 800300e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003012:	60fb      	str	r3, [r7, #12]
 8003014:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003016:	230c      	movs	r3, #12
 8003018:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800301a:	2302      	movs	r3, #2
 800301c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301e:	2300      	movs	r3, #0
 8003020:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003022:	2303      	movs	r3, #3
 8003024:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003026:	2307      	movs	r3, #7
 8003028:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800302a:	f107 0314 	add.w	r3, r7, #20
 800302e:	4619      	mov	r1, r3
 8003030:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003034:	f000 fb80 	bl	8003738 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8003038:	4b1a      	ldr	r3, [pc, #104]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 800303a:	4a1b      	ldr	r2, [pc, #108]	; (80030a8 <HAL_UART_MspInit+0xe4>)
 800303c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800303e:	4b19      	ldr	r3, [pc, #100]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 8003040:	2200      	movs	r2, #0
 8003042:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003044:	4b17      	ldr	r3, [pc, #92]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 8003046:	2200      	movs	r2, #0
 8003048:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800304a:	4b16      	ldr	r3, [pc, #88]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 800304c:	2280      	movs	r2, #128	; 0x80
 800304e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003050:	4b14      	ldr	r3, [pc, #80]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 8003052:	2200      	movs	r2, #0
 8003054:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003056:	4b13      	ldr	r3, [pc, #76]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 8003058:	2200      	movs	r2, #0
 800305a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800305c:	4b11      	ldr	r3, [pc, #68]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 800305e:	2200      	movs	r2, #0
 8003060:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003062:	4b10      	ldr	r3, [pc, #64]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 8003064:	2200      	movs	r2, #0
 8003066:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003068:	480e      	ldr	r0, [pc, #56]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 800306a:	f000 f9e4 	bl	8003436 <HAL_DMA_Init>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 8003074:	f7fe f8fc 	bl	8001270 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a0a      	ldr	r2, [pc, #40]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 800307c:	671a      	str	r2, [r3, #112]	; 0x70
 800307e:	4a09      	ldr	r2, [pc, #36]	; (80030a4 <HAL_UART_MspInit+0xe0>)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003084:	2200      	movs	r2, #0
 8003086:	2100      	movs	r1, #0
 8003088:	2026      	movs	r0, #38	; 0x26
 800308a:	f000 f99e 	bl	80033ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800308e:	2026      	movs	r0, #38	; 0x26
 8003090:	f000 f9b7 	bl	8003402 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003094:	bf00      	nop
 8003096:	3728      	adds	r7, #40	; 0x28
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40004400 	.word	0x40004400
 80030a0:	40021000 	.word	0x40021000
 80030a4:	20000450 	.word	0x20000450
 80030a8:	4002006c 	.word	0x4002006c

080030ac <Reset_Handler>:
 80030ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030e4 <LoopForever+0x2>
 80030b0:	480d      	ldr	r0, [pc, #52]	; (80030e8 <LoopForever+0x6>)
 80030b2:	490e      	ldr	r1, [pc, #56]	; (80030ec <LoopForever+0xa>)
 80030b4:	4a0e      	ldr	r2, [pc, #56]	; (80030f0 <LoopForever+0xe>)
 80030b6:	2300      	movs	r3, #0
 80030b8:	e002      	b.n	80030c0 <LoopCopyDataInit>

080030ba <CopyDataInit>:
 80030ba:	58d4      	ldr	r4, [r2, r3]
 80030bc:	50c4      	str	r4, [r0, r3]
 80030be:	3304      	adds	r3, #4

080030c0 <LoopCopyDataInit>:
 80030c0:	18c4      	adds	r4, r0, r3
 80030c2:	428c      	cmp	r4, r1
 80030c4:	d3f9      	bcc.n	80030ba <CopyDataInit>
 80030c6:	4a0b      	ldr	r2, [pc, #44]	; (80030f4 <LoopForever+0x12>)
 80030c8:	4c0b      	ldr	r4, [pc, #44]	; (80030f8 <LoopForever+0x16>)
 80030ca:	2300      	movs	r3, #0
 80030cc:	e001      	b.n	80030d2 <LoopFillZerobss>

080030ce <FillZerobss>:
 80030ce:	6013      	str	r3, [r2, #0]
 80030d0:	3204      	adds	r2, #4

080030d2 <LoopFillZerobss>:
 80030d2:	42a2      	cmp	r2, r4
 80030d4:	d3fb      	bcc.n	80030ce <FillZerobss>
 80030d6:	f7ff fb69 	bl	80027ac <SystemInit>
 80030da:	f004 f835 	bl	8007148 <__libc_init_array>
 80030de:	f7fd fe2d 	bl	8000d3c <main>

080030e2 <LoopForever>:
 80030e2:	e7fe      	b.n	80030e2 <LoopForever>
 80030e4:	20003000 	.word	0x20003000
 80030e8:	20000000 	.word	0x20000000
 80030ec:	20000074 	.word	0x20000074
 80030f0:	0800a098 	.word	0x0800a098
 80030f4:	20000078 	.word	0x20000078
 80030f8:	200004a8 	.word	0x200004a8

080030fc <ADC1_2_IRQHandler>:
 80030fc:	e7fe      	b.n	80030fc <ADC1_2_IRQHandler>
	...

08003100 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003104:	4b08      	ldr	r3, [pc, #32]	; (8003128 <HAL_Init+0x28>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a07      	ldr	r2, [pc, #28]	; (8003128 <HAL_Init+0x28>)
 800310a:	f043 0310 	orr.w	r3, r3, #16
 800310e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003110:	2003      	movs	r0, #3
 8003112:	f000 f94f 	bl	80033b4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003116:	2000      	movs	r0, #0
 8003118:	f000 f808 	bl	800312c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800311c:	f7ff fa46 	bl	80025ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	40022000 	.word	0x40022000

0800312c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003134:	4b12      	ldr	r3, [pc, #72]	; (8003180 <HAL_InitTick+0x54>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	4b12      	ldr	r3, [pc, #72]	; (8003184 <HAL_InitTick+0x58>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	4619      	mov	r1, r3
 800313e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003142:	fbb3 f3f1 	udiv	r3, r3, r1
 8003146:	fbb2 f3f3 	udiv	r3, r2, r3
 800314a:	4618      	mov	r0, r3
 800314c:	f000 f967 	bl	800341e <HAL_SYSTICK_Config>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e00e      	b.n	8003178 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b0f      	cmp	r3, #15
 800315e:	d80a      	bhi.n	8003176 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003160:	2200      	movs	r2, #0
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003168:	f000 f92f 	bl	80033ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800316c:	4a06      	ldr	r2, [pc, #24]	; (8003188 <HAL_InitTick+0x5c>)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	e000      	b.n	8003178 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
}
 8003178:	4618      	mov	r0, r3
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20000000 	.word	0x20000000
 8003184:	20000008 	.word	0x20000008
 8003188:	20000004 	.word	0x20000004

0800318c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003190:	4b06      	ldr	r3, [pc, #24]	; (80031ac <HAL_IncTick+0x20>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	461a      	mov	r2, r3
 8003196:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <HAL_IncTick+0x24>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4413      	add	r3, r2
 800319c:	4a04      	ldr	r2, [pc, #16]	; (80031b0 <HAL_IncTick+0x24>)
 800319e:	6013      	str	r3, [r2, #0]
}
 80031a0:	bf00      	nop
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	20000008 	.word	0x20000008
 80031b0:	20000494 	.word	0x20000494

080031b4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  return uwTick;  
 80031b8:	4b03      	ldr	r3, [pc, #12]	; (80031c8 <HAL_GetTick+0x14>)
 80031ba:	681b      	ldr	r3, [r3, #0]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	20000494 	.word	0x20000494

080031cc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031d4:	f7ff ffee 	bl	80031b4 <HAL_GetTick>
 80031d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031e4:	d005      	beq.n	80031f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031e6:	4b0a      	ldr	r3, [pc, #40]	; (8003210 <HAL_Delay+0x44>)
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	461a      	mov	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	4413      	add	r3, r2
 80031f0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80031f2:	bf00      	nop
 80031f4:	f7ff ffde 	bl	80031b4 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	429a      	cmp	r2, r3
 8003202:	d8f7      	bhi.n	80031f4 <HAL_Delay+0x28>
  {
  }
}
 8003204:	bf00      	nop
 8003206:	bf00      	nop
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	20000008 	.word	0x20000008

08003214 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003224:	4b0c      	ldr	r3, [pc, #48]	; (8003258 <__NVIC_SetPriorityGrouping+0x44>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003230:	4013      	ands	r3, r2
 8003232:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800323c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003240:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003244:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003246:	4a04      	ldr	r2, [pc, #16]	; (8003258 <__NVIC_SetPriorityGrouping+0x44>)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	60d3      	str	r3, [r2, #12]
}
 800324c:	bf00      	nop
 800324e:	3714      	adds	r7, #20
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	e000ed00 	.word	0xe000ed00

0800325c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003260:	4b04      	ldr	r3, [pc, #16]	; (8003274 <__NVIC_GetPriorityGrouping+0x18>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	0a1b      	lsrs	r3, r3, #8
 8003266:	f003 0307 	and.w	r3, r3, #7
}
 800326a:	4618      	mov	r0, r3
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	e000ed00 	.word	0xe000ed00

08003278 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	4603      	mov	r3, r0
 8003280:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003286:	2b00      	cmp	r3, #0
 8003288:	db0b      	blt.n	80032a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800328a:	79fb      	ldrb	r3, [r7, #7]
 800328c:	f003 021f 	and.w	r2, r3, #31
 8003290:	4907      	ldr	r1, [pc, #28]	; (80032b0 <__NVIC_EnableIRQ+0x38>)
 8003292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003296:	095b      	lsrs	r3, r3, #5
 8003298:	2001      	movs	r0, #1
 800329a:	fa00 f202 	lsl.w	r2, r0, r2
 800329e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032a2:	bf00      	nop
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	e000e100 	.word	0xe000e100

080032b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	4603      	mov	r3, r0
 80032bc:	6039      	str	r1, [r7, #0]
 80032be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	db0a      	blt.n	80032de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	490c      	ldr	r1, [pc, #48]	; (8003300 <__NVIC_SetPriority+0x4c>)
 80032ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d2:	0112      	lsls	r2, r2, #4
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	440b      	add	r3, r1
 80032d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032dc:	e00a      	b.n	80032f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	b2da      	uxtb	r2, r3
 80032e2:	4908      	ldr	r1, [pc, #32]	; (8003304 <__NVIC_SetPriority+0x50>)
 80032e4:	79fb      	ldrb	r3, [r7, #7]
 80032e6:	f003 030f 	and.w	r3, r3, #15
 80032ea:	3b04      	subs	r3, #4
 80032ec:	0112      	lsls	r2, r2, #4
 80032ee:	b2d2      	uxtb	r2, r2
 80032f0:	440b      	add	r3, r1
 80032f2:	761a      	strb	r2, [r3, #24]
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr
 8003300:	e000e100 	.word	0xe000e100
 8003304:	e000ed00 	.word	0xe000ed00

08003308 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003308:	b480      	push	{r7}
 800330a:	b089      	sub	sp, #36	; 0x24
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f003 0307 	and.w	r3, r3, #7
 800331a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	f1c3 0307 	rsb	r3, r3, #7
 8003322:	2b04      	cmp	r3, #4
 8003324:	bf28      	it	cs
 8003326:	2304      	movcs	r3, #4
 8003328:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	3304      	adds	r3, #4
 800332e:	2b06      	cmp	r3, #6
 8003330:	d902      	bls.n	8003338 <NVIC_EncodePriority+0x30>
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	3b03      	subs	r3, #3
 8003336:	e000      	b.n	800333a <NVIC_EncodePriority+0x32>
 8003338:	2300      	movs	r3, #0
 800333a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800333c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	43da      	mvns	r2, r3
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	401a      	ands	r2, r3
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003350:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	fa01 f303 	lsl.w	r3, r1, r3
 800335a:	43d9      	mvns	r1, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003360:	4313      	orrs	r3, r2
         );
}
 8003362:	4618      	mov	r0, r3
 8003364:	3724      	adds	r7, #36	; 0x24
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
	...

08003370 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3b01      	subs	r3, #1
 800337c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003380:	d301      	bcc.n	8003386 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003382:	2301      	movs	r3, #1
 8003384:	e00f      	b.n	80033a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003386:	4a0a      	ldr	r2, [pc, #40]	; (80033b0 <SysTick_Config+0x40>)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3b01      	subs	r3, #1
 800338c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800338e:	210f      	movs	r1, #15
 8003390:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003394:	f7ff ff8e 	bl	80032b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003398:	4b05      	ldr	r3, [pc, #20]	; (80033b0 <SysTick_Config+0x40>)
 800339a:	2200      	movs	r2, #0
 800339c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800339e:	4b04      	ldr	r3, [pc, #16]	; (80033b0 <SysTick_Config+0x40>)
 80033a0:	2207      	movs	r2, #7
 80033a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	e000e010 	.word	0xe000e010

080033b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f7ff ff29 	bl	8003214 <__NVIC_SetPriorityGrouping>
}
 80033c2:	bf00      	nop
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}

080033ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033ca:	b580      	push	{r7, lr}
 80033cc:	b086      	sub	sp, #24
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	4603      	mov	r3, r0
 80033d2:	60b9      	str	r1, [r7, #8]
 80033d4:	607a      	str	r2, [r7, #4]
 80033d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033d8:	2300      	movs	r3, #0
 80033da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033dc:	f7ff ff3e 	bl	800325c <__NVIC_GetPriorityGrouping>
 80033e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	68b9      	ldr	r1, [r7, #8]
 80033e6:	6978      	ldr	r0, [r7, #20]
 80033e8:	f7ff ff8e 	bl	8003308 <NVIC_EncodePriority>
 80033ec:	4602      	mov	r2, r0
 80033ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033f2:	4611      	mov	r1, r2
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff ff5d 	bl	80032b4 <__NVIC_SetPriority>
}
 80033fa:	bf00      	nop
 80033fc:	3718      	adds	r7, #24
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003402:	b580      	push	{r7, lr}
 8003404:	b082      	sub	sp, #8
 8003406:	af00      	add	r7, sp, #0
 8003408:	4603      	mov	r3, r0
 800340a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800340c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff ff31 	bl	8003278 <__NVIC_EnableIRQ>
}
 8003416:	bf00      	nop
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800341e:	b580      	push	{r7, lr}
 8003420:	b082      	sub	sp, #8
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f7ff ffa2 	bl	8003370 <SysTick_Config>
 800342c:	4603      	mov	r3, r0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003436:	b580      	push	{r7, lr}
 8003438:	b084      	sub	sp, #16
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800343e:	2300      	movs	r3, #0
 8003440:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e037      	b.n	80034bc <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2202      	movs	r2, #2
 8003450:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003462:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003466:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003470:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800347c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003488:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	4313      	orrs	r3, r2
 8003494:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f92a 	bl	80036f8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2201      	movs	r2, #1
 80034ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}  
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d008      	beq.n	80034e8 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2204      	movs	r2, #4
 80034da:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e020      	b.n	800352a <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 020e 	bic.w	r2, r2, #14
 80034f6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0201 	bic.w	r2, r2, #1
 8003506:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003510:	2101      	movs	r1, #1
 8003512:	fa01 f202 	lsl.w	r2, r1, r2
 8003516:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003536:	b580      	push	{r7, lr}
 8003538:	b084      	sub	sp, #16
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800353e:	2300      	movs	r3, #0
 8003540:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003548:	2b02      	cmp	r3, #2
 800354a:	d005      	beq.n	8003558 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2204      	movs	r2, #4
 8003550:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	73fb      	strb	r3, [r7, #15]
 8003556:	e027      	b.n	80035a8 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f022 020e 	bic.w	r2, r2, #14
 8003566:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 0201 	bic.w	r2, r2, #1
 8003576:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003580:	2101      	movs	r1, #1
 8003582:	fa01 f202 	lsl.w	r2, r1, r2
 8003586:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800359c:	2b00      	cmp	r3, #0
 800359e:	d003      	beq.n	80035a8 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	4798      	blx	r3
    } 
  }
  return status;
 80035a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3710      	adds	r7, #16
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b084      	sub	sp, #16
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ce:	2204      	movs	r2, #4
 80035d0:	409a      	lsls	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	4013      	ands	r3, r2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d024      	beq.n	8003624 <HAL_DMA_IRQHandler+0x72>
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	f003 0304 	and.w	r3, r3, #4
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d01f      	beq.n	8003624 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0320 	and.w	r3, r3, #32
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d107      	bne.n	8003602 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 0204 	bic.w	r2, r2, #4
 8003600:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800360a:	2104      	movs	r1, #4
 800360c:	fa01 f202 	lsl.w	r2, r1, r2
 8003610:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003616:	2b00      	cmp	r3, #0
 8003618:	d06a      	beq.n	80036f0 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003622:	e065      	b.n	80036f0 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003628:	2202      	movs	r2, #2
 800362a:	409a      	lsls	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4013      	ands	r3, r2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d02c      	beq.n	800368e <HAL_DMA_IRQHandler+0xdc>
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d027      	beq.n	800368e <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0320 	and.w	r3, r3, #32
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10b      	bne.n	8003664 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 020a 	bic.w	r2, r2, #10
 800365a:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800366c:	2102      	movs	r1, #2
 800366e:	fa01 f202 	lsl.w	r2, r1, r2
 8003672:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003680:	2b00      	cmp	r3, #0
 8003682:	d035      	beq.n	80036f0 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800368c:	e030      	b.n	80036f0 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003692:	2208      	movs	r2, #8
 8003694:	409a      	lsls	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	4013      	ands	r3, r2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d028      	beq.n	80036f0 <HAL_DMA_IRQHandler+0x13e>
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	f003 0308 	and.w	r3, r3, #8
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d023      	beq.n	80036f0 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 020e 	bic.w	r2, r2, #14
 80036b6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036c0:	2101      	movs	r1, #1
 80036c2:	fa01 f202 	lsl.w	r2, r1, r2
 80036c6:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d004      	beq.n	80036f0 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	4798      	blx	r3
    }
  }
}  
 80036ee:	e7ff      	b.n	80036f0 <HAL_DMA_IRQHandler+0x13e>
 80036f0:	bf00      	nop
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	461a      	mov	r2, r3
 8003706:	4b09      	ldr	r3, [pc, #36]	; (800372c <DMA_CalcBaseAndBitshift+0x34>)
 8003708:	4413      	add	r3, r2
 800370a:	4a09      	ldr	r2, [pc, #36]	; (8003730 <DMA_CalcBaseAndBitshift+0x38>)
 800370c:	fba2 2303 	umull	r2, r3, r2, r3
 8003710:	091b      	lsrs	r3, r3, #4
 8003712:	009a      	lsls	r2, r3, #2
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a06      	ldr	r2, [pc, #24]	; (8003734 <DMA_CalcBaseAndBitshift+0x3c>)
 800371c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800371e:	bf00      	nop
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	bffdfff8 	.word	0xbffdfff8
 8003730:	cccccccd 	.word	0xcccccccd
 8003734:	40020000 	.word	0x40020000

08003738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003738:	b480      	push	{r7}
 800373a:	b087      	sub	sp, #28
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003746:	e14e      	b.n	80039e6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	2101      	movs	r1, #1
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	fa01 f303 	lsl.w	r3, r1, r3
 8003754:	4013      	ands	r3, r2
 8003756:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 8140 	beq.w	80039e0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d00b      	beq.n	8003780 <HAL_GPIO_Init+0x48>
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	2b02      	cmp	r3, #2
 800376e:	d007      	beq.n	8003780 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003774:	2b11      	cmp	r3, #17
 8003776:	d003      	beq.n	8003780 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2b12      	cmp	r3, #18
 800377e:	d130      	bne.n	80037e2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	2203      	movs	r2, #3
 800378c:	fa02 f303 	lsl.w	r3, r2, r3
 8003790:	43db      	mvns	r3, r3
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	4013      	ands	r3, r2
 8003796:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	68da      	ldr	r2, [r3, #12]
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037b6:	2201      	movs	r2, #1
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	43db      	mvns	r3, r3
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	4013      	ands	r3, r2
 80037c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	091b      	lsrs	r3, r3, #4
 80037cc:	f003 0201 	and.w	r2, r3, #1
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	4313      	orrs	r3, r2
 80037da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	2203      	movs	r2, #3
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	43db      	mvns	r3, r3
 80037f4:	693a      	ldr	r2, [r7, #16]
 80037f6:	4013      	ands	r3, r2
 80037f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	fa02 f303 	lsl.w	r3, r2, r3
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4313      	orrs	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	2b02      	cmp	r3, #2
 8003818:	d003      	beq.n	8003822 <HAL_GPIO_Init+0xea>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	2b12      	cmp	r3, #18
 8003820:	d123      	bne.n	800386a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	08da      	lsrs	r2, r3, #3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	3208      	adds	r2, #8
 800382a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800382e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	220f      	movs	r2, #15
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43db      	mvns	r3, r3
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	4013      	ands	r3, r2
 8003844:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	691a      	ldr	r2, [r3, #16]
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	f003 0307 	and.w	r3, r3, #7
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	fa02 f303 	lsl.w	r3, r2, r3
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4313      	orrs	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	08da      	lsrs	r2, r3, #3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3208      	adds	r2, #8
 8003864:	6939      	ldr	r1, [r7, #16]
 8003866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	2203      	movs	r2, #3
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	43db      	mvns	r3, r3
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	4013      	ands	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f003 0203 	and.w	r2, r3, #3
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	005b      	lsls	r3, r3, #1
 800388e:	fa02 f303 	lsl.w	r3, r2, r3
 8003892:	693a      	ldr	r2, [r7, #16]
 8003894:	4313      	orrs	r3, r2
 8003896:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	693a      	ldr	r2, [r7, #16]
 800389c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 809a 	beq.w	80039e0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038ac:	4b55      	ldr	r3, [pc, #340]	; (8003a04 <HAL_GPIO_Init+0x2cc>)
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	4a54      	ldr	r2, [pc, #336]	; (8003a04 <HAL_GPIO_Init+0x2cc>)
 80038b2:	f043 0301 	orr.w	r3, r3, #1
 80038b6:	6193      	str	r3, [r2, #24]
 80038b8:	4b52      	ldr	r3, [pc, #328]	; (8003a04 <HAL_GPIO_Init+0x2cc>)
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	f003 0301 	and.w	r3, r3, #1
 80038c0:	60bb      	str	r3, [r7, #8]
 80038c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80038c4:	4a50      	ldr	r2, [pc, #320]	; (8003a08 <HAL_GPIO_Init+0x2d0>)
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	089b      	lsrs	r3, r3, #2
 80038ca:	3302      	adds	r3, #2
 80038cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	f003 0303 	and.w	r3, r3, #3
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	220f      	movs	r2, #15
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	4013      	ands	r3, r2
 80038e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80038ee:	d013      	beq.n	8003918 <HAL_GPIO_Init+0x1e0>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a46      	ldr	r2, [pc, #280]	; (8003a0c <HAL_GPIO_Init+0x2d4>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d00d      	beq.n	8003914 <HAL_GPIO_Init+0x1dc>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a45      	ldr	r2, [pc, #276]	; (8003a10 <HAL_GPIO_Init+0x2d8>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d007      	beq.n	8003910 <HAL_GPIO_Init+0x1d8>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a44      	ldr	r2, [pc, #272]	; (8003a14 <HAL_GPIO_Init+0x2dc>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d101      	bne.n	800390c <HAL_GPIO_Init+0x1d4>
 8003908:	2303      	movs	r3, #3
 800390a:	e006      	b.n	800391a <HAL_GPIO_Init+0x1e2>
 800390c:	2305      	movs	r3, #5
 800390e:	e004      	b.n	800391a <HAL_GPIO_Init+0x1e2>
 8003910:	2302      	movs	r3, #2
 8003912:	e002      	b.n	800391a <HAL_GPIO_Init+0x1e2>
 8003914:	2301      	movs	r3, #1
 8003916:	e000      	b.n	800391a <HAL_GPIO_Init+0x1e2>
 8003918:	2300      	movs	r3, #0
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	f002 0203 	and.w	r2, r2, #3
 8003920:	0092      	lsls	r2, r2, #2
 8003922:	4093      	lsls	r3, r2
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	4313      	orrs	r3, r2
 8003928:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800392a:	4937      	ldr	r1, [pc, #220]	; (8003a08 <HAL_GPIO_Init+0x2d0>)
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	089b      	lsrs	r3, r3, #2
 8003930:	3302      	adds	r3, #2
 8003932:	693a      	ldr	r2, [r7, #16]
 8003934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003938:	4b37      	ldr	r3, [pc, #220]	; (8003a18 <HAL_GPIO_Init+0x2e0>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	43db      	mvns	r3, r3
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	4013      	ands	r3, r2
 8003946:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	4313      	orrs	r3, r2
 800395a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800395c:	4a2e      	ldr	r2, [pc, #184]	; (8003a18 <HAL_GPIO_Init+0x2e0>)
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003962:	4b2d      	ldr	r3, [pc, #180]	; (8003a18 <HAL_GPIO_Init+0x2e0>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	43db      	mvns	r3, r3
 800396c:	693a      	ldr	r2, [r7, #16]
 800396e:	4013      	ands	r3, r2
 8003970:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	4313      	orrs	r3, r2
 8003984:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003986:	4a24      	ldr	r2, [pc, #144]	; (8003a18 <HAL_GPIO_Init+0x2e0>)
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800398c:	4b22      	ldr	r3, [pc, #136]	; (8003a18 <HAL_GPIO_Init+0x2e0>)
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	43db      	mvns	r3, r3
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	4013      	ands	r3, r2
 800399a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80039b0:	4a19      	ldr	r2, [pc, #100]	; (8003a18 <HAL_GPIO_Init+0x2e0>)
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039b6:	4b18      	ldr	r3, [pc, #96]	; (8003a18 <HAL_GPIO_Init+0x2e0>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	43db      	mvns	r3, r3
 80039c0:	693a      	ldr	r2, [r7, #16]
 80039c2:	4013      	ands	r3, r2
 80039c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d003      	beq.n	80039da <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80039da:	4a0f      	ldr	r2, [pc, #60]	; (8003a18 <HAL_GPIO_Init+0x2e0>)
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	3301      	adds	r3, #1
 80039e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	fa22 f303 	lsr.w	r3, r2, r3
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f47f aea9 	bne.w	8003748 <HAL_GPIO_Init+0x10>
  }
}
 80039f6:	bf00      	nop
 80039f8:	bf00      	nop
 80039fa:	371c      	adds	r7, #28
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr
 8003a04:	40021000 	.word	0x40021000
 8003a08:	40010000 	.word	0x40010000
 8003a0c:	48000400 	.word	0x48000400
 8003a10:	48000800 	.word	0x48000800
 8003a14:	48000c00 	.word	0x48000c00
 8003a18:	40010400 	.word	0x40010400

08003a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	460b      	mov	r3, r1
 8003a26:	807b      	strh	r3, [r7, #2]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a2c:	787b      	ldrb	r3, [r7, #1]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a32:	887a      	ldrh	r2, [r7, #2]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a38:	e002      	b.n	8003a40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a3a:	887a      	ldrh	r2, [r7, #2]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	4603      	mov	r3, r0
 8003a54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a56:	4b08      	ldr	r3, [pc, #32]	; (8003a78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a58:	695a      	ldr	r2, [r3, #20]
 8003a5a:	88fb      	ldrh	r3, [r7, #6]
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d006      	beq.n	8003a70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a62:	4a05      	ldr	r2, [pc, #20]	; (8003a78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a64:	88fb      	ldrh	r3, [r7, #6]
 8003a66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a68:	88fb      	ldrh	r3, [r7, #6]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fd fa34 	bl	8000ed8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a70:	bf00      	nop
 8003a72:	3708      	adds	r7, #8
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	40010400 	.word	0x40010400

08003a7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	1d3b      	adds	r3, r7, #4
 8003a86:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a88:	1d3b      	adds	r3, r7, #4
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d102      	bne.n	8003a96 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	f000 bef4 	b.w	800487e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a96:	1d3b      	adds	r3, r7, #4
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0301 	and.w	r3, r3, #1
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 816a 	beq.w	8003d7a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003aa6:	4bb3      	ldr	r3, [pc, #716]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f003 030c 	and.w	r3, r3, #12
 8003aae:	2b04      	cmp	r3, #4
 8003ab0:	d00c      	beq.n	8003acc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ab2:	4bb0      	ldr	r3, [pc, #704]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f003 030c 	and.w	r3, r3, #12
 8003aba:	2b08      	cmp	r3, #8
 8003abc:	d159      	bne.n	8003b72 <HAL_RCC_OscConfig+0xf6>
 8003abe:	4bad      	ldr	r3, [pc, #692]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ac6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aca:	d152      	bne.n	8003b72 <HAL_RCC_OscConfig+0xf6>
 8003acc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ad0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003ad8:	fa93 f3a3 	rbit	r3, r3
 8003adc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003ae0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ae4:	fab3 f383 	clz	r3, r3
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	f043 0301 	orr.w	r3, r3, #1
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d102      	bne.n	8003afe <HAL_RCC_OscConfig+0x82>
 8003af8:	4b9e      	ldr	r3, [pc, #632]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	e015      	b.n	8003b2a <HAL_RCC_OscConfig+0xae>
 8003afe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b02:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b06:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003b0a:	fa93 f3a3 	rbit	r3, r3
 8003b0e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003b12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b16:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003b1a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003b1e:	fa93 f3a3 	rbit	r3, r3
 8003b22:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003b26:	4b93      	ldr	r3, [pc, #588]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b2e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003b32:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003b36:	fa92 f2a2 	rbit	r2, r2
 8003b3a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003b3e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003b42:	fab2 f282 	clz	r2, r2
 8003b46:	b2d2      	uxtb	r2, r2
 8003b48:	f042 0220 	orr.w	r2, r2, #32
 8003b4c:	b2d2      	uxtb	r2, r2
 8003b4e:	f002 021f 	and.w	r2, r2, #31
 8003b52:	2101      	movs	r1, #1
 8003b54:	fa01 f202 	lsl.w	r2, r1, r2
 8003b58:	4013      	ands	r3, r2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 810c 	beq.w	8003d78 <HAL_RCC_OscConfig+0x2fc>
 8003b60:	1d3b      	adds	r3, r7, #4
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f040 8106 	bne.w	8003d78 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	f000 be86 	b.w	800487e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b72:	1d3b      	adds	r3, r7, #4
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b7c:	d106      	bne.n	8003b8c <HAL_RCC_OscConfig+0x110>
 8003b7e:	4b7d      	ldr	r3, [pc, #500]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a7c      	ldr	r2, [pc, #496]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b88:	6013      	str	r3, [r2, #0]
 8003b8a:	e030      	b.n	8003bee <HAL_RCC_OscConfig+0x172>
 8003b8c:	1d3b      	adds	r3, r7, #4
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d10c      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x134>
 8003b96:	4b77      	ldr	r3, [pc, #476]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a76      	ldr	r2, [pc, #472]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003b9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	4b74      	ldr	r3, [pc, #464]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a73      	ldr	r2, [pc, #460]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003ba8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bac:	6013      	str	r3, [r2, #0]
 8003bae:	e01e      	b.n	8003bee <HAL_RCC_OscConfig+0x172>
 8003bb0:	1d3b      	adds	r3, r7, #4
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bba:	d10c      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x15a>
 8003bbc:	4b6d      	ldr	r3, [pc, #436]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a6c      	ldr	r2, [pc, #432]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003bc2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bc6:	6013      	str	r3, [r2, #0]
 8003bc8:	4b6a      	ldr	r3, [pc, #424]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a69      	ldr	r2, [pc, #420]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003bce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd2:	6013      	str	r3, [r2, #0]
 8003bd4:	e00b      	b.n	8003bee <HAL_RCC_OscConfig+0x172>
 8003bd6:	4b67      	ldr	r3, [pc, #412]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a66      	ldr	r2, [pc, #408]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003bdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003be0:	6013      	str	r3, [r2, #0]
 8003be2:	4b64      	ldr	r3, [pc, #400]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a63      	ldr	r2, [pc, #396]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003be8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bec:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003bee:	4b61      	ldr	r3, [pc, #388]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf2:	f023 020f 	bic.w	r2, r3, #15
 8003bf6:	1d3b      	adds	r3, r7, #4
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	495d      	ldr	r1, [pc, #372]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c02:	1d3b      	adds	r3, r7, #4
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d059      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c0c:	f7ff fad2 	bl	80031b4 <HAL_GetTick>
 8003c10:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c14:	e00a      	b.n	8003c2c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c16:	f7ff facd 	bl	80031b4 <HAL_GetTick>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b64      	cmp	r3, #100	; 0x64
 8003c24:	d902      	bls.n	8003c2c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	f000 be29 	b.w	800487e <HAL_RCC_OscConfig+0xe02>
 8003c2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c30:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c34:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003c38:	fa93 f3a3 	rbit	r3, r3
 8003c3c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003c40:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c44:	fab3 f383 	clz	r3, r3
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	095b      	lsrs	r3, r3, #5
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	f043 0301 	orr.w	r3, r3, #1
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d102      	bne.n	8003c5e <HAL_RCC_OscConfig+0x1e2>
 8003c58:	4b46      	ldr	r3, [pc, #280]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	e015      	b.n	8003c8a <HAL_RCC_OscConfig+0x20e>
 8003c5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c62:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c66:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003c6a:	fa93 f3a3 	rbit	r3, r3
 8003c6e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003c72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c76:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003c7a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003c7e:	fa93 f3a3 	rbit	r3, r3
 8003c82:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003c86:	4b3b      	ldr	r3, [pc, #236]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003c8e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003c92:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003c96:	fa92 f2a2 	rbit	r2, r2
 8003c9a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003c9e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003ca2:	fab2 f282 	clz	r2, r2
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	f042 0220 	orr.w	r2, r2, #32
 8003cac:	b2d2      	uxtb	r2, r2
 8003cae:	f002 021f 	and.w	r2, r2, #31
 8003cb2:	2101      	movs	r1, #1
 8003cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8003cb8:	4013      	ands	r3, r2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d0ab      	beq.n	8003c16 <HAL_RCC_OscConfig+0x19a>
 8003cbe:	e05c      	b.n	8003d7a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cc0:	f7ff fa78 	bl	80031b4 <HAL_GetTick>
 8003cc4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cc8:	e00a      	b.n	8003ce0 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cca:	f7ff fa73 	bl	80031b4 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	2b64      	cmp	r3, #100	; 0x64
 8003cd8:	d902      	bls.n	8003ce0 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	f000 bdcf 	b.w	800487e <HAL_RCC_OscConfig+0xe02>
 8003ce0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ce4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003cec:	fa93 f3a3 	rbit	r3, r3
 8003cf0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003cf4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cf8:	fab3 f383 	clz	r3, r3
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	095b      	lsrs	r3, r3, #5
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	f043 0301 	orr.w	r3, r3, #1
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d102      	bne.n	8003d12 <HAL_RCC_OscConfig+0x296>
 8003d0c:	4b19      	ldr	r3, [pc, #100]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	e015      	b.n	8003d3e <HAL_RCC_OscConfig+0x2c2>
 8003d12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d16:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003d1e:	fa93 f3a3 	rbit	r3, r3
 8003d22:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003d26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d2a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003d2e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003d32:	fa93 f3a3 	rbit	r3, r3
 8003d36:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003d3a:	4b0e      	ldr	r3, [pc, #56]	; (8003d74 <HAL_RCC_OscConfig+0x2f8>)
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d42:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003d46:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003d4a:	fa92 f2a2 	rbit	r2, r2
 8003d4e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003d52:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003d56:	fab2 f282 	clz	r2, r2
 8003d5a:	b2d2      	uxtb	r2, r2
 8003d5c:	f042 0220 	orr.w	r2, r2, #32
 8003d60:	b2d2      	uxtb	r2, r2
 8003d62:	f002 021f 	and.w	r2, r2, #31
 8003d66:	2101      	movs	r1, #1
 8003d68:	fa01 f202 	lsl.w	r2, r1, r2
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1ab      	bne.n	8003cca <HAL_RCC_OscConfig+0x24e>
 8003d72:	e002      	b.n	8003d7a <HAL_RCC_OscConfig+0x2fe>
 8003d74:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d7a:	1d3b      	adds	r3, r7, #4
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 816f 	beq.w	8004068 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003d8a:	4bd0      	ldr	r3, [pc, #832]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f003 030c 	and.w	r3, r3, #12
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00b      	beq.n	8003dae <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003d96:	4bcd      	ldr	r3, [pc, #820]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f003 030c 	and.w	r3, r3, #12
 8003d9e:	2b08      	cmp	r3, #8
 8003da0:	d16c      	bne.n	8003e7c <HAL_RCC_OscConfig+0x400>
 8003da2:	4bca      	ldr	r3, [pc, #808]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d166      	bne.n	8003e7c <HAL_RCC_OscConfig+0x400>
 8003dae:	2302      	movs	r3, #2
 8003db0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003db8:	fa93 f3a3 	rbit	r3, r3
 8003dbc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003dc0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dc4:	fab3 f383 	clz	r3, r3
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	095b      	lsrs	r3, r3, #5
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	f043 0301 	orr.w	r3, r3, #1
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d102      	bne.n	8003dde <HAL_RCC_OscConfig+0x362>
 8003dd8:	4bbc      	ldr	r3, [pc, #752]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	e013      	b.n	8003e06 <HAL_RCC_OscConfig+0x38a>
 8003dde:	2302      	movs	r3, #2
 8003de0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de4:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003de8:	fa93 f3a3 	rbit	r3, r3
 8003dec:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003df0:	2302      	movs	r3, #2
 8003df2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003df6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003dfa:	fa93 f3a3 	rbit	r3, r3
 8003dfe:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003e02:	4bb2      	ldr	r3, [pc, #712]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e06:	2202      	movs	r2, #2
 8003e08:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003e0c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003e10:	fa92 f2a2 	rbit	r2, r2
 8003e14:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003e18:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003e1c:	fab2 f282 	clz	r2, r2
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	f042 0220 	orr.w	r2, r2, #32
 8003e26:	b2d2      	uxtb	r2, r2
 8003e28:	f002 021f 	and.w	r2, r2, #31
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e32:	4013      	ands	r3, r2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d007      	beq.n	8003e48 <HAL_RCC_OscConfig+0x3cc>
 8003e38:	1d3b      	adds	r3, r7, #4
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d002      	beq.n	8003e48 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	f000 bd1b 	b.w	800487e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e48:	4ba0      	ldr	r3, [pc, #640]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e50:	1d3b      	adds	r3, r7, #4
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	21f8      	movs	r1, #248	; 0xf8
 8003e58:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003e60:	fa91 f1a1 	rbit	r1, r1
 8003e64:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003e68:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003e6c:	fab1 f181 	clz	r1, r1
 8003e70:	b2c9      	uxtb	r1, r1
 8003e72:	408b      	lsls	r3, r1
 8003e74:	4995      	ldr	r1, [pc, #596]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e7a:	e0f5      	b.n	8004068 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e7c:	1d3b      	adds	r3, r7, #4
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f000 8085 	beq.w	8003f92 <HAL_RCC_OscConfig+0x516>
 8003e88:	2301      	movs	r3, #1
 8003e8a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003e92:	fa93 f3a3 	rbit	r3, r3
 8003e96:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003e9a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e9e:	fab3 f383 	clz	r3, r3
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003ea8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	461a      	mov	r2, r3
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb4:	f7ff f97e 	bl	80031b4 <HAL_GetTick>
 8003eb8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ebc:	e00a      	b.n	8003ed4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ebe:	f7ff f979 	bl	80031b4 <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d902      	bls.n	8003ed4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	f000 bcd5 	b.w	800487e <HAL_RCC_OscConfig+0xe02>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eda:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003ede:	fa93 f3a3 	rbit	r3, r3
 8003ee2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003ee6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eea:	fab3 f383 	clz	r3, r3
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	095b      	lsrs	r3, r3, #5
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	f043 0301 	orr.w	r3, r3, #1
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d102      	bne.n	8003f04 <HAL_RCC_OscConfig+0x488>
 8003efe:	4b73      	ldr	r3, [pc, #460]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	e013      	b.n	8003f2c <HAL_RCC_OscConfig+0x4b0>
 8003f04:	2302      	movs	r3, #2
 8003f06:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f0a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003f0e:	fa93 f3a3 	rbit	r3, r3
 8003f12:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003f16:	2302      	movs	r3, #2
 8003f18:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003f1c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003f20:	fa93 f3a3 	rbit	r3, r3
 8003f24:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003f28:	4b68      	ldr	r3, [pc, #416]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	2202      	movs	r2, #2
 8003f2e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003f32:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003f36:	fa92 f2a2 	rbit	r2, r2
 8003f3a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003f3e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003f42:	fab2 f282 	clz	r2, r2
 8003f46:	b2d2      	uxtb	r2, r2
 8003f48:	f042 0220 	orr.w	r2, r2, #32
 8003f4c:	b2d2      	uxtb	r2, r2
 8003f4e:	f002 021f 	and.w	r2, r2, #31
 8003f52:	2101      	movs	r1, #1
 8003f54:	fa01 f202 	lsl.w	r2, r1, r2
 8003f58:	4013      	ands	r3, r2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0af      	beq.n	8003ebe <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f5e:	4b5b      	ldr	r3, [pc, #364]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f66:	1d3b      	adds	r3, r7, #4
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	21f8      	movs	r1, #248	; 0xf8
 8003f6e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f72:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003f76:	fa91 f1a1 	rbit	r1, r1
 8003f7a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003f7e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003f82:	fab1 f181 	clz	r1, r1
 8003f86:	b2c9      	uxtb	r1, r1
 8003f88:	408b      	lsls	r3, r1
 8003f8a:	4950      	ldr	r1, [pc, #320]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	600b      	str	r3, [r1, #0]
 8003f90:	e06a      	b.n	8004068 <HAL_RCC_OscConfig+0x5ec>
 8003f92:	2301      	movs	r3, #1
 8003f94:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f98:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003f9c:	fa93 f3a3 	rbit	r3, r3
 8003fa0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003fa4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fa8:	fab3 f383 	clz	r3, r3
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003fb2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	461a      	mov	r2, r3
 8003fba:	2300      	movs	r3, #0
 8003fbc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fbe:	f7ff f8f9 	bl	80031b4 <HAL_GetTick>
 8003fc2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fc6:	e00a      	b.n	8003fde <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fc8:	f7ff f8f4 	bl	80031b4 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d902      	bls.n	8003fde <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	f000 bc50 	b.w	800487e <HAL_RCC_OscConfig+0xe02>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003fe8:	fa93 f3a3 	rbit	r3, r3
 8003fec:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003ff0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ff4:	fab3 f383 	clz	r3, r3
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	095b      	lsrs	r3, r3, #5
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	f043 0301 	orr.w	r3, r3, #1
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b01      	cmp	r3, #1
 8004006:	d102      	bne.n	800400e <HAL_RCC_OscConfig+0x592>
 8004008:	4b30      	ldr	r3, [pc, #192]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	e013      	b.n	8004036 <HAL_RCC_OscConfig+0x5ba>
 800400e:	2302      	movs	r3, #2
 8004010:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004014:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004018:	fa93 f3a3 	rbit	r3, r3
 800401c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004020:	2302      	movs	r3, #2
 8004022:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004026:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800402a:	fa93 f3a3 	rbit	r3, r3
 800402e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004032:	4b26      	ldr	r3, [pc, #152]	; (80040cc <HAL_RCC_OscConfig+0x650>)
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	2202      	movs	r2, #2
 8004038:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800403c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004040:	fa92 f2a2 	rbit	r2, r2
 8004044:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004048:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800404c:	fab2 f282 	clz	r2, r2
 8004050:	b2d2      	uxtb	r2, r2
 8004052:	f042 0220 	orr.w	r2, r2, #32
 8004056:	b2d2      	uxtb	r2, r2
 8004058:	f002 021f 	and.w	r2, r2, #31
 800405c:	2101      	movs	r1, #1
 800405e:	fa01 f202 	lsl.w	r2, r1, r2
 8004062:	4013      	ands	r3, r2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d1af      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004068:	1d3b      	adds	r3, r7, #4
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0308 	and.w	r3, r3, #8
 8004072:	2b00      	cmp	r3, #0
 8004074:	f000 80da 	beq.w	800422c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004078:	1d3b      	adds	r3, r7, #4
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d069      	beq.n	8004156 <HAL_RCC_OscConfig+0x6da>
 8004082:	2301      	movs	r3, #1
 8004084:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004088:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800408c:	fa93 f3a3 	rbit	r3, r3
 8004090:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004094:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004098:	fab3 f383 	clz	r3, r3
 800409c:	b2db      	uxtb	r3, r3
 800409e:	461a      	mov	r2, r3
 80040a0:	4b0b      	ldr	r3, [pc, #44]	; (80040d0 <HAL_RCC_OscConfig+0x654>)
 80040a2:	4413      	add	r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	461a      	mov	r2, r3
 80040a8:	2301      	movs	r3, #1
 80040aa:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ac:	f7ff f882 	bl	80031b4 <HAL_GetTick>
 80040b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b4:	e00e      	b.n	80040d4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040b6:	f7ff f87d 	bl	80031b4 <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d906      	bls.n	80040d4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e3d9      	b.n	800487e <HAL_RCC_OscConfig+0xe02>
 80040ca:	bf00      	nop
 80040cc:	40021000 	.word	0x40021000
 80040d0:	10908120 	.word	0x10908120
 80040d4:	2302      	movs	r3, #2
 80040d6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040da:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80040de:	fa93 f3a3 	rbit	r3, r3
 80040e2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80040e6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80040ea:	2202      	movs	r2, #2
 80040ec:	601a      	str	r2, [r3, #0]
 80040ee:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	fa93 f2a3 	rbit	r2, r3
 80040f8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80040fc:	601a      	str	r2, [r3, #0]
 80040fe:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8004102:	2202      	movs	r2, #2
 8004104:	601a      	str	r2, [r3, #0]
 8004106:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	fa93 f2a3 	rbit	r2, r3
 8004110:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004114:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004116:	4ba5      	ldr	r3, [pc, #660]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 8004118:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800411a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800411e:	2102      	movs	r1, #2
 8004120:	6019      	str	r1, [r3, #0]
 8004122:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	fa93 f1a3 	rbit	r1, r3
 800412c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004130:	6019      	str	r1, [r3, #0]
  return result;
 8004132:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	fab3 f383 	clz	r3, r3
 800413c:	b2db      	uxtb	r3, r3
 800413e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004142:	b2db      	uxtb	r3, r3
 8004144:	f003 031f 	and.w	r3, r3, #31
 8004148:	2101      	movs	r1, #1
 800414a:	fa01 f303 	lsl.w	r3, r1, r3
 800414e:	4013      	ands	r3, r2
 8004150:	2b00      	cmp	r3, #0
 8004152:	d0b0      	beq.n	80040b6 <HAL_RCC_OscConfig+0x63a>
 8004154:	e06a      	b.n	800422c <HAL_RCC_OscConfig+0x7b0>
 8004156:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800415a:	2201      	movs	r2, #1
 800415c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	fa93 f2a3 	rbit	r2, r3
 8004168:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800416c:	601a      	str	r2, [r3, #0]
  return result;
 800416e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8004172:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004174:	fab3 f383 	clz	r3, r3
 8004178:	b2db      	uxtb	r3, r3
 800417a:	461a      	mov	r2, r3
 800417c:	4b8c      	ldr	r3, [pc, #560]	; (80043b0 <HAL_RCC_OscConfig+0x934>)
 800417e:	4413      	add	r3, r2
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	461a      	mov	r2, r3
 8004184:	2300      	movs	r3, #0
 8004186:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004188:	f7ff f814 	bl	80031b4 <HAL_GetTick>
 800418c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004190:	e009      	b.n	80041a6 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004192:	f7ff f80f 	bl	80031b4 <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e36b      	b.n	800487e <HAL_RCC_OscConfig+0xe02>
 80041a6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80041aa:	2202      	movs	r2, #2
 80041ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ae:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	fa93 f2a3 	rbit	r2, r3
 80041b8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80041bc:	601a      	str	r2, [r3, #0]
 80041be:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80041c2:	2202      	movs	r2, #2
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	fa93 f2a3 	rbit	r2, r3
 80041d0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80041d4:	601a      	str	r2, [r3, #0]
 80041d6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80041da:	2202      	movs	r2, #2
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	fa93 f2a3 	rbit	r2, r3
 80041e8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80041ec:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041ee:	4b6f      	ldr	r3, [pc, #444]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 80041f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041f2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80041f6:	2102      	movs	r1, #2
 80041f8:	6019      	str	r1, [r3, #0]
 80041fa:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	fa93 f1a3 	rbit	r1, r3
 8004204:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004208:	6019      	str	r1, [r3, #0]
  return result;
 800420a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	fab3 f383 	clz	r3, r3
 8004214:	b2db      	uxtb	r3, r3
 8004216:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800421a:	b2db      	uxtb	r3, r3
 800421c:	f003 031f 	and.w	r3, r3, #31
 8004220:	2101      	movs	r1, #1
 8004222:	fa01 f303 	lsl.w	r3, r1, r3
 8004226:	4013      	ands	r3, r2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d1b2      	bne.n	8004192 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800422c:	1d3b      	adds	r3, r7, #4
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0304 	and.w	r3, r3, #4
 8004236:	2b00      	cmp	r3, #0
 8004238:	f000 8158 	beq.w	80044ec <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 800423c:	2300      	movs	r3, #0
 800423e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004242:	4b5a      	ldr	r3, [pc, #360]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 8004244:	69db      	ldr	r3, [r3, #28]
 8004246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d112      	bne.n	8004274 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800424e:	4b57      	ldr	r3, [pc, #348]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 8004250:	69db      	ldr	r3, [r3, #28]
 8004252:	4a56      	ldr	r2, [pc, #344]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 8004254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004258:	61d3      	str	r3, [r2, #28]
 800425a:	4b54      	ldr	r3, [pc, #336]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 800425c:	69db      	ldr	r3, [r3, #28]
 800425e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004262:	f107 0308 	add.w	r3, r7, #8
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	f107 0308 	add.w	r3, r7, #8
 800426c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800426e:	2301      	movs	r3, #1
 8004270:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004274:	4b4f      	ldr	r3, [pc, #316]	; (80043b4 <HAL_RCC_OscConfig+0x938>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800427c:	2b00      	cmp	r3, #0
 800427e:	d11a      	bne.n	80042b6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004280:	4b4c      	ldr	r3, [pc, #304]	; (80043b4 <HAL_RCC_OscConfig+0x938>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a4b      	ldr	r2, [pc, #300]	; (80043b4 <HAL_RCC_OscConfig+0x938>)
 8004286:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800428a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800428c:	f7fe ff92 	bl	80031b4 <HAL_GetTick>
 8004290:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004294:	e009      	b.n	80042aa <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004296:	f7fe ff8d 	bl	80031b4 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b64      	cmp	r3, #100	; 0x64
 80042a4:	d901      	bls.n	80042aa <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e2e9      	b.n	800487e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042aa:	4b42      	ldr	r3, [pc, #264]	; (80043b4 <HAL_RCC_OscConfig+0x938>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d0ef      	beq.n	8004296 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042b6:	1d3b      	adds	r3, r7, #4
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d106      	bne.n	80042ce <HAL_RCC_OscConfig+0x852>
 80042c0:	4b3a      	ldr	r3, [pc, #232]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	4a39      	ldr	r2, [pc, #228]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 80042c6:	f043 0301 	orr.w	r3, r3, #1
 80042ca:	6213      	str	r3, [r2, #32]
 80042cc:	e02f      	b.n	800432e <HAL_RCC_OscConfig+0x8b2>
 80042ce:	1d3b      	adds	r3, r7, #4
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d10c      	bne.n	80042f2 <HAL_RCC_OscConfig+0x876>
 80042d8:	4b34      	ldr	r3, [pc, #208]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	4a33      	ldr	r2, [pc, #204]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 80042de:	f023 0301 	bic.w	r3, r3, #1
 80042e2:	6213      	str	r3, [r2, #32]
 80042e4:	4b31      	ldr	r3, [pc, #196]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 80042e6:	6a1b      	ldr	r3, [r3, #32]
 80042e8:	4a30      	ldr	r2, [pc, #192]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 80042ea:	f023 0304 	bic.w	r3, r3, #4
 80042ee:	6213      	str	r3, [r2, #32]
 80042f0:	e01d      	b.n	800432e <HAL_RCC_OscConfig+0x8b2>
 80042f2:	1d3b      	adds	r3, r7, #4
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	2b05      	cmp	r3, #5
 80042fa:	d10c      	bne.n	8004316 <HAL_RCC_OscConfig+0x89a>
 80042fc:	4b2b      	ldr	r3, [pc, #172]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 80042fe:	6a1b      	ldr	r3, [r3, #32]
 8004300:	4a2a      	ldr	r2, [pc, #168]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 8004302:	f043 0304 	orr.w	r3, r3, #4
 8004306:	6213      	str	r3, [r2, #32]
 8004308:	4b28      	ldr	r3, [pc, #160]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 800430a:	6a1b      	ldr	r3, [r3, #32]
 800430c:	4a27      	ldr	r2, [pc, #156]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 800430e:	f043 0301 	orr.w	r3, r3, #1
 8004312:	6213      	str	r3, [r2, #32]
 8004314:	e00b      	b.n	800432e <HAL_RCC_OscConfig+0x8b2>
 8004316:	4b25      	ldr	r3, [pc, #148]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	4a24      	ldr	r2, [pc, #144]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 800431c:	f023 0301 	bic.w	r3, r3, #1
 8004320:	6213      	str	r3, [r2, #32]
 8004322:	4b22      	ldr	r3, [pc, #136]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	4a21      	ldr	r2, [pc, #132]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 8004328:	f023 0304 	bic.w	r3, r3, #4
 800432c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800432e:	1d3b      	adds	r3, r7, #4
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d06b      	beq.n	8004410 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004338:	f7fe ff3c 	bl	80031b4 <HAL_GetTick>
 800433c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004340:	e00b      	b.n	800435a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004342:	f7fe ff37 	bl	80031b4 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004352:	4293      	cmp	r3, r2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e291      	b.n	800487e <HAL_RCC_OscConfig+0xe02>
 800435a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800435e:	2202      	movs	r2, #2
 8004360:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004362:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	fa93 f2a3 	rbit	r2, r3
 800436c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004370:	601a      	str	r2, [r3, #0]
 8004372:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8004376:	2202      	movs	r2, #2
 8004378:	601a      	str	r2, [r3, #0]
 800437a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	fa93 f2a3 	rbit	r2, r3
 8004384:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8004388:	601a      	str	r2, [r3, #0]
  return result;
 800438a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800438e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004390:	fab3 f383 	clz	r3, r3
 8004394:	b2db      	uxtb	r3, r3
 8004396:	095b      	lsrs	r3, r3, #5
 8004398:	b2db      	uxtb	r3, r3
 800439a:	f043 0302 	orr.w	r3, r3, #2
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d109      	bne.n	80043b8 <HAL_RCC_OscConfig+0x93c>
 80043a4:	4b01      	ldr	r3, [pc, #4]	; (80043ac <HAL_RCC_OscConfig+0x930>)
 80043a6:	6a1b      	ldr	r3, [r3, #32]
 80043a8:	e014      	b.n	80043d4 <HAL_RCC_OscConfig+0x958>
 80043aa:	bf00      	nop
 80043ac:	40021000 	.word	0x40021000
 80043b0:	10908120 	.word	0x10908120
 80043b4:	40007000 	.word	0x40007000
 80043b8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80043bc:	2202      	movs	r2, #2
 80043be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	fa93 f2a3 	rbit	r2, r3
 80043ca:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	4bbb      	ldr	r3, [pc, #748]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 80043d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80043d8:	2102      	movs	r1, #2
 80043da:	6011      	str	r1, [r2, #0]
 80043dc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80043e0:	6812      	ldr	r2, [r2, #0]
 80043e2:	fa92 f1a2 	rbit	r1, r2
 80043e6:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80043ea:	6011      	str	r1, [r2, #0]
  return result;
 80043ec:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80043f0:	6812      	ldr	r2, [r2, #0]
 80043f2:	fab2 f282 	clz	r2, r2
 80043f6:	b2d2      	uxtb	r2, r2
 80043f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043fc:	b2d2      	uxtb	r2, r2
 80043fe:	f002 021f 	and.w	r2, r2, #31
 8004402:	2101      	movs	r1, #1
 8004404:	fa01 f202 	lsl.w	r2, r1, r2
 8004408:	4013      	ands	r3, r2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d099      	beq.n	8004342 <HAL_RCC_OscConfig+0x8c6>
 800440e:	e063      	b.n	80044d8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004410:	f7fe fed0 	bl	80031b4 <HAL_GetTick>
 8004414:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004418:	e00b      	b.n	8004432 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800441a:	f7fe fecb 	bl	80031b4 <HAL_GetTick>
 800441e:	4602      	mov	r2, r0
 8004420:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	f241 3288 	movw	r2, #5000	; 0x1388
 800442a:	4293      	cmp	r3, r2
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e225      	b.n	800487e <HAL_RCC_OscConfig+0xe02>
 8004432:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004436:	2202      	movs	r2, #2
 8004438:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	fa93 f2a3 	rbit	r2, r3
 8004444:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004448:	601a      	str	r2, [r3, #0]
 800444a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800444e:	2202      	movs	r2, #2
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	fa93 f2a3 	rbit	r2, r3
 800445c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004460:	601a      	str	r2, [r3, #0]
  return result;
 8004462:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8004466:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004468:	fab3 f383 	clz	r3, r3
 800446c:	b2db      	uxtb	r3, r3
 800446e:	095b      	lsrs	r3, r3, #5
 8004470:	b2db      	uxtb	r3, r3
 8004472:	f043 0302 	orr.w	r3, r3, #2
 8004476:	b2db      	uxtb	r3, r3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d102      	bne.n	8004482 <HAL_RCC_OscConfig+0xa06>
 800447c:	4b90      	ldr	r3, [pc, #576]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 800447e:	6a1b      	ldr	r3, [r3, #32]
 8004480:	e00d      	b.n	800449e <HAL_RCC_OscConfig+0xa22>
 8004482:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004486:	2202      	movs	r2, #2
 8004488:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	fa93 f2a3 	rbit	r2, r3
 8004494:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	4b89      	ldr	r3, [pc, #548]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 800449c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80044a2:	2102      	movs	r1, #2
 80044a4:	6011      	str	r1, [r2, #0]
 80044a6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80044aa:	6812      	ldr	r2, [r2, #0]
 80044ac:	fa92 f1a2 	rbit	r1, r2
 80044b0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80044b4:	6011      	str	r1, [r2, #0]
  return result;
 80044b6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80044ba:	6812      	ldr	r2, [r2, #0]
 80044bc:	fab2 f282 	clz	r2, r2
 80044c0:	b2d2      	uxtb	r2, r2
 80044c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044c6:	b2d2      	uxtb	r2, r2
 80044c8:	f002 021f 	and.w	r2, r2, #31
 80044cc:	2101      	movs	r1, #1
 80044ce:	fa01 f202 	lsl.w	r2, r1, r2
 80044d2:	4013      	ands	r3, r2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1a0      	bne.n	800441a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044d8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d105      	bne.n	80044ec <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044e0:	4b77      	ldr	r3, [pc, #476]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 80044e2:	69db      	ldr	r3, [r3, #28]
 80044e4:	4a76      	ldr	r2, [pc, #472]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 80044e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044ea:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044ec:	1d3b      	adds	r3, r7, #4
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	69db      	ldr	r3, [r3, #28]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 81c2 	beq.w	800487c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044f8:	4b71      	ldr	r3, [pc, #452]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f003 030c 	and.w	r3, r3, #12
 8004500:	2b08      	cmp	r3, #8
 8004502:	f000 819c 	beq.w	800483e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004506:	1d3b      	adds	r3, r7, #4
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	69db      	ldr	r3, [r3, #28]
 800450c:	2b02      	cmp	r3, #2
 800450e:	f040 8114 	bne.w	800473a <HAL_RCC_OscConfig+0xcbe>
 8004512:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004516:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800451a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	fa93 f2a3 	rbit	r2, r3
 8004526:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800452a:	601a      	str	r2, [r3, #0]
  return result;
 800452c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004530:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004532:	fab3 f383 	clz	r3, r3
 8004536:	b2db      	uxtb	r3, r3
 8004538:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800453c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	461a      	mov	r2, r3
 8004544:	2300      	movs	r3, #0
 8004546:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004548:	f7fe fe34 	bl	80031b4 <HAL_GetTick>
 800454c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004550:	e009      	b.n	8004566 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004552:	f7fe fe2f 	bl	80031b4 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b02      	cmp	r3, #2
 8004560:	d901      	bls.n	8004566 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e18b      	b.n	800487e <HAL_RCC_OscConfig+0xe02>
 8004566:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800456a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800456e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004570:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	fa93 f2a3 	rbit	r2, r3
 800457a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800457e:	601a      	str	r2, [r3, #0]
  return result;
 8004580:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004584:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004586:	fab3 f383 	clz	r3, r3
 800458a:	b2db      	uxtb	r3, r3
 800458c:	095b      	lsrs	r3, r3, #5
 800458e:	b2db      	uxtb	r3, r3
 8004590:	f043 0301 	orr.w	r3, r3, #1
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b01      	cmp	r3, #1
 8004598:	d102      	bne.n	80045a0 <HAL_RCC_OscConfig+0xb24>
 800459a:	4b49      	ldr	r3, [pc, #292]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	e01b      	b.n	80045d8 <HAL_RCC_OscConfig+0xb5c>
 80045a0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80045a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045aa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	fa93 f2a3 	rbit	r2, r3
 80045b4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80045b8:	601a      	str	r2, [r3, #0]
 80045ba:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80045be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045c2:	601a      	str	r2, [r3, #0]
 80045c4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	fa93 f2a3 	rbit	r2, r3
 80045ce:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80045d2:	601a      	str	r2, [r3, #0]
 80045d4:	4b3a      	ldr	r3, [pc, #232]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80045dc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80045e0:	6011      	str	r1, [r2, #0]
 80045e2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80045e6:	6812      	ldr	r2, [r2, #0]
 80045e8:	fa92 f1a2 	rbit	r1, r2
 80045ec:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80045f0:	6011      	str	r1, [r2, #0]
  return result;
 80045f2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80045f6:	6812      	ldr	r2, [r2, #0]
 80045f8:	fab2 f282 	clz	r2, r2
 80045fc:	b2d2      	uxtb	r2, r2
 80045fe:	f042 0220 	orr.w	r2, r2, #32
 8004602:	b2d2      	uxtb	r2, r2
 8004604:	f002 021f 	and.w	r2, r2, #31
 8004608:	2101      	movs	r1, #1
 800460a:	fa01 f202 	lsl.w	r2, r1, r2
 800460e:	4013      	ands	r3, r2
 8004610:	2b00      	cmp	r3, #0
 8004612:	d19e      	bne.n	8004552 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004614:	4b2a      	ldr	r3, [pc, #168]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800461c:	1d3b      	adds	r3, r7, #4
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004622:	1d3b      	adds	r3, r7, #4
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	430b      	orrs	r3, r1
 800462a:	4925      	ldr	r1, [pc, #148]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 800462c:	4313      	orrs	r3, r2
 800462e:	604b      	str	r3, [r1, #4]
 8004630:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004634:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004638:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800463a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	fa93 f2a3 	rbit	r2, r3
 8004644:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004648:	601a      	str	r2, [r3, #0]
  return result;
 800464a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800464e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004650:	fab3 f383 	clz	r3, r3
 8004654:	b2db      	uxtb	r3, r3
 8004656:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800465a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	461a      	mov	r2, r3
 8004662:	2301      	movs	r3, #1
 8004664:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004666:	f7fe fda5 	bl	80031b4 <HAL_GetTick>
 800466a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800466e:	e009      	b.n	8004684 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004670:	f7fe fda0 	bl	80031b4 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d901      	bls.n	8004684 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e0fc      	b.n	800487e <HAL_RCC_OscConfig+0xe02>
 8004684:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004688:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800468c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800468e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	fa93 f2a3 	rbit	r2, r3
 8004698:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800469c:	601a      	str	r2, [r3, #0]
  return result;
 800469e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80046a2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046a4:	fab3 f383 	clz	r3, r3
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	095b      	lsrs	r3, r3, #5
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	f043 0301 	orr.w	r3, r3, #1
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d105      	bne.n	80046c4 <HAL_RCC_OscConfig+0xc48>
 80046b8:	4b01      	ldr	r3, [pc, #4]	; (80046c0 <HAL_RCC_OscConfig+0xc44>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	e01e      	b.n	80046fc <HAL_RCC_OscConfig+0xc80>
 80046be:	bf00      	nop
 80046c0:	40021000 	.word	0x40021000
 80046c4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80046c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	fa93 f2a3 	rbit	r2, r3
 80046d8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80046dc:	601a      	str	r2, [r3, #0]
 80046de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80046e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046e6:	601a      	str	r2, [r3, #0]
 80046e8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	fa93 f2a3 	rbit	r2, r3
 80046f2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	4b63      	ldr	r3, [pc, #396]	; (8004888 <HAL_RCC_OscConfig+0xe0c>)
 80046fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004700:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004704:	6011      	str	r1, [r2, #0]
 8004706:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800470a:	6812      	ldr	r2, [r2, #0]
 800470c:	fa92 f1a2 	rbit	r1, r2
 8004710:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004714:	6011      	str	r1, [r2, #0]
  return result;
 8004716:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800471a:	6812      	ldr	r2, [r2, #0]
 800471c:	fab2 f282 	clz	r2, r2
 8004720:	b2d2      	uxtb	r2, r2
 8004722:	f042 0220 	orr.w	r2, r2, #32
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	f002 021f 	and.w	r2, r2, #31
 800472c:	2101      	movs	r1, #1
 800472e:	fa01 f202 	lsl.w	r2, r1, r2
 8004732:	4013      	ands	r3, r2
 8004734:	2b00      	cmp	r3, #0
 8004736:	d09b      	beq.n	8004670 <HAL_RCC_OscConfig+0xbf4>
 8004738:	e0a0      	b.n	800487c <HAL_RCC_OscConfig+0xe00>
 800473a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800473e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004742:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004744:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	fa93 f2a3 	rbit	r2, r3
 800474e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004752:	601a      	str	r2, [r3, #0]
  return result;
 8004754:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004758:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800475a:	fab3 f383 	clz	r3, r3
 800475e:	b2db      	uxtb	r3, r3
 8004760:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004764:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	461a      	mov	r2, r3
 800476c:	2300      	movs	r3, #0
 800476e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004770:	f7fe fd20 	bl	80031b4 <HAL_GetTick>
 8004774:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004778:	e009      	b.n	800478e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800477a:	f7fe fd1b 	bl	80031b4 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b02      	cmp	r3, #2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e077      	b.n	800487e <HAL_RCC_OscConfig+0xe02>
 800478e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004792:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004796:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004798:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	fa93 f2a3 	rbit	r2, r3
 80047a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047a6:	601a      	str	r2, [r3, #0]
  return result;
 80047a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047ae:	fab3 f383 	clz	r3, r3
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	095b      	lsrs	r3, r3, #5
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	f043 0301 	orr.w	r3, r3, #1
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d102      	bne.n	80047c8 <HAL_RCC_OscConfig+0xd4c>
 80047c2:	4b31      	ldr	r3, [pc, #196]	; (8004888 <HAL_RCC_OscConfig+0xe0c>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	e01b      	b.n	8004800 <HAL_RCC_OscConfig+0xd84>
 80047c8:	f107 0320 	add.w	r3, r7, #32
 80047cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d2:	f107 0320 	add.w	r3, r7, #32
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	fa93 f2a3 	rbit	r2, r3
 80047dc:	f107 031c 	add.w	r3, r7, #28
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	f107 0318 	add.w	r3, r7, #24
 80047e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	f107 0318 	add.w	r3, r7, #24
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	fa93 f2a3 	rbit	r2, r3
 80047f6:	f107 0314 	add.w	r3, r7, #20
 80047fa:	601a      	str	r2, [r3, #0]
 80047fc:	4b22      	ldr	r3, [pc, #136]	; (8004888 <HAL_RCC_OscConfig+0xe0c>)
 80047fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004800:	f107 0210 	add.w	r2, r7, #16
 8004804:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004808:	6011      	str	r1, [r2, #0]
 800480a:	f107 0210 	add.w	r2, r7, #16
 800480e:	6812      	ldr	r2, [r2, #0]
 8004810:	fa92 f1a2 	rbit	r1, r2
 8004814:	f107 020c 	add.w	r2, r7, #12
 8004818:	6011      	str	r1, [r2, #0]
  return result;
 800481a:	f107 020c 	add.w	r2, r7, #12
 800481e:	6812      	ldr	r2, [r2, #0]
 8004820:	fab2 f282 	clz	r2, r2
 8004824:	b2d2      	uxtb	r2, r2
 8004826:	f042 0220 	orr.w	r2, r2, #32
 800482a:	b2d2      	uxtb	r2, r2
 800482c:	f002 021f 	and.w	r2, r2, #31
 8004830:	2101      	movs	r1, #1
 8004832:	fa01 f202 	lsl.w	r2, r1, r2
 8004836:	4013      	ands	r3, r2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d19e      	bne.n	800477a <HAL_RCC_OscConfig+0xcfe>
 800483c:	e01e      	b.n	800487c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800483e:	1d3b      	adds	r3, r7, #4
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	69db      	ldr	r3, [r3, #28]
 8004844:	2b01      	cmp	r3, #1
 8004846:	d101      	bne.n	800484c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e018      	b.n	800487e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800484c:	4b0e      	ldr	r3, [pc, #56]	; (8004888 <HAL_RCC_OscConfig+0xe0c>)
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004854:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004858:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800485c:	1d3b      	adds	r3, r7, #4
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	429a      	cmp	r2, r3
 8004864:	d108      	bne.n	8004878 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004866:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800486a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800486e:	1d3b      	adds	r3, r7, #4
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004874:	429a      	cmp	r2, r3
 8004876:	d001      	beq.n	800487c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e000      	b.n	800487e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40021000 	.word	0x40021000

0800488c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b09e      	sub	sp, #120	; 0x78
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004896:	2300      	movs	r3, #0
 8004898:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d101      	bne.n	80048a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e162      	b.n	8004b6a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048a4:	4b90      	ldr	r3, [pc, #576]	; (8004ae8 <HAL_RCC_ClockConfig+0x25c>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0307 	and.w	r3, r3, #7
 80048ac:	683a      	ldr	r2, [r7, #0]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d910      	bls.n	80048d4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048b2:	4b8d      	ldr	r3, [pc, #564]	; (8004ae8 <HAL_RCC_ClockConfig+0x25c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f023 0207 	bic.w	r2, r3, #7
 80048ba:	498b      	ldr	r1, [pc, #556]	; (8004ae8 <HAL_RCC_ClockConfig+0x25c>)
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	4313      	orrs	r3, r2
 80048c0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048c2:	4b89      	ldr	r3, [pc, #548]	; (8004ae8 <HAL_RCC_ClockConfig+0x25c>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d001      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e14a      	b.n	8004b6a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0302 	and.w	r3, r3, #2
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d008      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048e0:	4b82      	ldr	r3, [pc, #520]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	497f      	ldr	r1, [pc, #508]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f000 80dc 	beq.w	8004ab8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d13c      	bne.n	8004982 <HAL_RCC_ClockConfig+0xf6>
 8004908:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800490c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800490e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004910:	fa93 f3a3 	rbit	r3, r3
 8004914:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004916:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004918:	fab3 f383 	clz	r3, r3
 800491c:	b2db      	uxtb	r3, r3
 800491e:	095b      	lsrs	r3, r3, #5
 8004920:	b2db      	uxtb	r3, r3
 8004922:	f043 0301 	orr.w	r3, r3, #1
 8004926:	b2db      	uxtb	r3, r3
 8004928:	2b01      	cmp	r3, #1
 800492a:	d102      	bne.n	8004932 <HAL_RCC_ClockConfig+0xa6>
 800492c:	4b6f      	ldr	r3, [pc, #444]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	e00f      	b.n	8004952 <HAL_RCC_ClockConfig+0xc6>
 8004932:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004936:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004938:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800493a:	fa93 f3a3 	rbit	r3, r3
 800493e:	667b      	str	r3, [r7, #100]	; 0x64
 8004940:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004944:	663b      	str	r3, [r7, #96]	; 0x60
 8004946:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004948:	fa93 f3a3 	rbit	r3, r3
 800494c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800494e:	4b67      	ldr	r3, [pc, #412]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 8004950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004952:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004956:	65ba      	str	r2, [r7, #88]	; 0x58
 8004958:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800495a:	fa92 f2a2 	rbit	r2, r2
 800495e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004960:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004962:	fab2 f282 	clz	r2, r2
 8004966:	b2d2      	uxtb	r2, r2
 8004968:	f042 0220 	orr.w	r2, r2, #32
 800496c:	b2d2      	uxtb	r2, r2
 800496e:	f002 021f 	and.w	r2, r2, #31
 8004972:	2101      	movs	r1, #1
 8004974:	fa01 f202 	lsl.w	r2, r1, r2
 8004978:	4013      	ands	r3, r2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d17b      	bne.n	8004a76 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e0f3      	b.n	8004b6a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	2b02      	cmp	r3, #2
 8004988:	d13c      	bne.n	8004a04 <HAL_RCC_ClockConfig+0x178>
 800498a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800498e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004990:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004992:	fa93 f3a3 	rbit	r3, r3
 8004996:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004998:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800499a:	fab3 f383 	clz	r3, r3
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	095b      	lsrs	r3, r3, #5
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	f043 0301 	orr.w	r3, r3, #1
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d102      	bne.n	80049b4 <HAL_RCC_ClockConfig+0x128>
 80049ae:	4b4f      	ldr	r3, [pc, #316]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	e00f      	b.n	80049d4 <HAL_RCC_ClockConfig+0x148>
 80049b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049b8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049bc:	fa93 f3a3 	rbit	r3, r3
 80049c0:	647b      	str	r3, [r7, #68]	; 0x44
 80049c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049c6:	643b      	str	r3, [r7, #64]	; 0x40
 80049c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049ca:	fa93 f3a3 	rbit	r3, r3
 80049ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80049d0:	4b46      	ldr	r3, [pc, #280]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 80049d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80049d8:	63ba      	str	r2, [r7, #56]	; 0x38
 80049da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049dc:	fa92 f2a2 	rbit	r2, r2
 80049e0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80049e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049e4:	fab2 f282 	clz	r2, r2
 80049e8:	b2d2      	uxtb	r2, r2
 80049ea:	f042 0220 	orr.w	r2, r2, #32
 80049ee:	b2d2      	uxtb	r2, r2
 80049f0:	f002 021f 	and.w	r2, r2, #31
 80049f4:	2101      	movs	r1, #1
 80049f6:	fa01 f202 	lsl.w	r2, r1, r2
 80049fa:	4013      	ands	r3, r2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d13a      	bne.n	8004a76 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e0b2      	b.n	8004b6a <HAL_RCC_ClockConfig+0x2de>
 8004a04:	2302      	movs	r3, #2
 8004a06:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0a:	fa93 f3a3 	rbit	r3, r3
 8004a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a12:	fab3 f383 	clz	r3, r3
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	095b      	lsrs	r3, r3, #5
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	f043 0301 	orr.w	r3, r3, #1
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d102      	bne.n	8004a2c <HAL_RCC_ClockConfig+0x1a0>
 8004a26:	4b31      	ldr	r3, [pc, #196]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	e00d      	b.n	8004a48 <HAL_RCC_ClockConfig+0x1bc>
 8004a2c:	2302      	movs	r3, #2
 8004a2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a32:	fa93 f3a3 	rbit	r3, r3
 8004a36:	627b      	str	r3, [r7, #36]	; 0x24
 8004a38:	2302      	movs	r3, #2
 8004a3a:	623b      	str	r3, [r7, #32]
 8004a3c:	6a3b      	ldr	r3, [r7, #32]
 8004a3e:	fa93 f3a3 	rbit	r3, r3
 8004a42:	61fb      	str	r3, [r7, #28]
 8004a44:	4b29      	ldr	r3, [pc, #164]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 8004a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a48:	2202      	movs	r2, #2
 8004a4a:	61ba      	str	r2, [r7, #24]
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	fa92 f2a2 	rbit	r2, r2
 8004a52:	617a      	str	r2, [r7, #20]
  return result;
 8004a54:	697a      	ldr	r2, [r7, #20]
 8004a56:	fab2 f282 	clz	r2, r2
 8004a5a:	b2d2      	uxtb	r2, r2
 8004a5c:	f042 0220 	orr.w	r2, r2, #32
 8004a60:	b2d2      	uxtb	r2, r2
 8004a62:	f002 021f 	and.w	r2, r2, #31
 8004a66:	2101      	movs	r1, #1
 8004a68:	fa01 f202 	lsl.w	r2, r1, r2
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e079      	b.n	8004b6a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a76:	4b1d      	ldr	r3, [pc, #116]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f023 0203 	bic.w	r2, r3, #3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	491a      	ldr	r1, [pc, #104]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 8004a84:	4313      	orrs	r3, r2
 8004a86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a88:	f7fe fb94 	bl	80031b4 <HAL_GetTick>
 8004a8c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a8e:	e00a      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a90:	f7fe fb90 	bl	80031b4 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e061      	b.n	8004b6a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa6:	4b11      	ldr	r3, [pc, #68]	; (8004aec <HAL_RCC_ClockConfig+0x260>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f003 020c 	and.w	r2, r3, #12
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d1eb      	bne.n	8004a90 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ab8:	4b0b      	ldr	r3, [pc, #44]	; (8004ae8 <HAL_RCC_ClockConfig+0x25c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0307 	and.w	r3, r3, #7
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d214      	bcs.n	8004af0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac6:	4b08      	ldr	r3, [pc, #32]	; (8004ae8 <HAL_RCC_ClockConfig+0x25c>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f023 0207 	bic.w	r2, r3, #7
 8004ace:	4906      	ldr	r1, [pc, #24]	; (8004ae8 <HAL_RCC_ClockConfig+0x25c>)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ad6:	4b04      	ldr	r3, [pc, #16]	; (8004ae8 <HAL_RCC_ClockConfig+0x25c>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d005      	beq.n	8004af0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e040      	b.n	8004b6a <HAL_RCC_ClockConfig+0x2de>
 8004ae8:	40022000 	.word	0x40022000
 8004aec:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0304 	and.w	r3, r3, #4
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d008      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004afc:	4b1d      	ldr	r3, [pc, #116]	; (8004b74 <HAL_RCC_ClockConfig+0x2e8>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	491a      	ldr	r1, [pc, #104]	; (8004b74 <HAL_RCC_ClockConfig+0x2e8>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0308 	and.w	r3, r3, #8
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d009      	beq.n	8004b2e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b1a:	4b16      	ldr	r3, [pc, #88]	; (8004b74 <HAL_RCC_ClockConfig+0x2e8>)
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	4912      	ldr	r1, [pc, #72]	; (8004b74 <HAL_RCC_ClockConfig+0x2e8>)
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004b2e:	f000 f829 	bl	8004b84 <HAL_RCC_GetSysClockFreq>
 8004b32:	4601      	mov	r1, r0
 8004b34:	4b0f      	ldr	r3, [pc, #60]	; (8004b74 <HAL_RCC_ClockConfig+0x2e8>)
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b3c:	22f0      	movs	r2, #240	; 0xf0
 8004b3e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	fa92 f2a2 	rbit	r2, r2
 8004b46:	60fa      	str	r2, [r7, #12]
  return result;
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	fab2 f282 	clz	r2, r2
 8004b4e:	b2d2      	uxtb	r2, r2
 8004b50:	40d3      	lsrs	r3, r2
 8004b52:	4a09      	ldr	r2, [pc, #36]	; (8004b78 <HAL_RCC_ClockConfig+0x2ec>)
 8004b54:	5cd3      	ldrb	r3, [r2, r3]
 8004b56:	fa21 f303 	lsr.w	r3, r1, r3
 8004b5a:	4a08      	ldr	r2, [pc, #32]	; (8004b7c <HAL_RCC_ClockConfig+0x2f0>)
 8004b5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004b5e:	4b08      	ldr	r3, [pc, #32]	; (8004b80 <HAL_RCC_ClockConfig+0x2f4>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7fe fae2 	bl	800312c <HAL_InitTick>
  
  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3778      	adds	r7, #120	; 0x78
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	40021000 	.word	0x40021000
 8004b78:	08009da8 	.word	0x08009da8
 8004b7c:	20000000 	.word	0x20000000
 8004b80:	20000004 	.word	0x20000004

08004b84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b08b      	sub	sp, #44	; 0x2c
 8004b88:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61fb      	str	r3, [r7, #28]
 8004b8e:	2300      	movs	r3, #0
 8004b90:	61bb      	str	r3, [r7, #24]
 8004b92:	2300      	movs	r3, #0
 8004b94:	627b      	str	r3, [r7, #36]	; 0x24
 8004b96:	2300      	movs	r3, #0
 8004b98:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004b9e:	4b29      	ldr	r3, [pc, #164]	; (8004c44 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	f003 030c 	and.w	r3, r3, #12
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d002      	beq.n	8004bb4 <HAL_RCC_GetSysClockFreq+0x30>
 8004bae:	2b08      	cmp	r3, #8
 8004bb0:	d003      	beq.n	8004bba <HAL_RCC_GetSysClockFreq+0x36>
 8004bb2:	e03c      	b.n	8004c2e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004bb4:	4b24      	ldr	r3, [pc, #144]	; (8004c48 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004bb6:	623b      	str	r3, [r7, #32]
      break;
 8004bb8:	e03c      	b.n	8004c34 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004bc0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004bc4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc6:	68ba      	ldr	r2, [r7, #8]
 8004bc8:	fa92 f2a2 	rbit	r2, r2
 8004bcc:	607a      	str	r2, [r7, #4]
  return result;
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	fab2 f282 	clz	r2, r2
 8004bd4:	b2d2      	uxtb	r2, r2
 8004bd6:	40d3      	lsrs	r3, r2
 8004bd8:	4a1c      	ldr	r2, [pc, #112]	; (8004c4c <HAL_RCC_GetSysClockFreq+0xc8>)
 8004bda:	5cd3      	ldrb	r3, [r2, r3]
 8004bdc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004bde:	4b19      	ldr	r3, [pc, #100]	; (8004c44 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be2:	f003 030f 	and.w	r3, r3, #15
 8004be6:	220f      	movs	r2, #15
 8004be8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	fa92 f2a2 	rbit	r2, r2
 8004bf0:	60fa      	str	r2, [r7, #12]
  return result;
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	fab2 f282 	clz	r2, r2
 8004bf8:	b2d2      	uxtb	r2, r2
 8004bfa:	40d3      	lsrs	r3, r2
 8004bfc:	4a14      	ldr	r2, [pc, #80]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004bfe:	5cd3      	ldrb	r3, [r2, r3]
 8004c00:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d008      	beq.n	8004c1e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004c0c:	4a0e      	ldr	r2, [pc, #56]	; (8004c48 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	fb02 f303 	mul.w	r3, r2, r3
 8004c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8004c1c:	e004      	b.n	8004c28 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	4a0c      	ldr	r2, [pc, #48]	; (8004c54 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004c22:	fb02 f303 	mul.w	r3, r2, r3
 8004c26:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2a:	623b      	str	r3, [r7, #32]
      break;
 8004c2c:	e002      	b.n	8004c34 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c2e:	4b06      	ldr	r3, [pc, #24]	; (8004c48 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004c30:	623b      	str	r3, [r7, #32]
      break;
 8004c32:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c34:	6a3b      	ldr	r3, [r7, #32]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	372c      	adds	r7, #44	; 0x2c
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	40021000 	.word	0x40021000
 8004c48:	007a1200 	.word	0x007a1200
 8004c4c:	08009dc0 	.word	0x08009dc0
 8004c50:	08009dd0 	.word	0x08009dd0
 8004c54:	003d0900 	.word	0x003d0900

08004c58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c5c:	4b03      	ldr	r3, [pc, #12]	; (8004c6c <HAL_RCC_GetHCLKFreq+0x14>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	20000000 	.word	0x20000000

08004c70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004c76:	f7ff ffef 	bl	8004c58 <HAL_RCC_GetHCLKFreq>
 8004c7a:	4601      	mov	r1, r0
 8004c7c:	4b0b      	ldr	r3, [pc, #44]	; (8004cac <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c84:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004c88:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	fa92 f2a2 	rbit	r2, r2
 8004c90:	603a      	str	r2, [r7, #0]
  return result;
 8004c92:	683a      	ldr	r2, [r7, #0]
 8004c94:	fab2 f282 	clz	r2, r2
 8004c98:	b2d2      	uxtb	r2, r2
 8004c9a:	40d3      	lsrs	r3, r2
 8004c9c:	4a04      	ldr	r2, [pc, #16]	; (8004cb0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004c9e:	5cd3      	ldrb	r3, [r2, r3]
 8004ca0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3708      	adds	r7, #8
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	40021000 	.word	0x40021000
 8004cb0:	08009db8 	.word	0x08009db8

08004cb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b082      	sub	sp, #8
 8004cb8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004cba:	f7ff ffcd 	bl	8004c58 <HAL_RCC_GetHCLKFreq>
 8004cbe:	4601      	mov	r1, r0
 8004cc0:	4b0b      	ldr	r3, [pc, #44]	; (8004cf0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004cc8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004ccc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	fa92 f2a2 	rbit	r2, r2
 8004cd4:	603a      	str	r2, [r7, #0]
  return result;
 8004cd6:	683a      	ldr	r2, [r7, #0]
 8004cd8:	fab2 f282 	clz	r2, r2
 8004cdc:	b2d2      	uxtb	r2, r2
 8004cde:	40d3      	lsrs	r3, r2
 8004ce0:	4a04      	ldr	r2, [pc, #16]	; (8004cf4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004ce2:	5cd3      	ldrb	r3, [r2, r3]
 8004ce4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3708      	adds	r7, #8
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	08009db8 	.word	0x08009db8

08004cf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e049      	b.n	8004d9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d106      	bne.n	8004d24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f7fe f82a 	bl	8002d78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2202      	movs	r2, #2
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	3304      	adds	r3, #4
 8004d34:	4619      	mov	r1, r3
 8004d36:	4610      	mov	r0, r2
 8004d38:	f000 fd04 	bl	8005744 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3708      	adds	r7, #8
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b082      	sub	sp, #8
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d101      	bne.n	8004db8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e049      	b.n	8004e4c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d106      	bne.n	8004dd2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f7fd ff9f 	bl	8002d10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	3304      	adds	r3, #4
 8004de2:	4619      	mov	r1, r3
 8004de4:	4610      	mov	r0, r2
 8004de6:	f000 fcad 	bl	8005744 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2201      	movs	r2, #1
 8004e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3708      	adds	r7, #8
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d109      	bne.n	8004e78 <HAL_TIM_PWM_Start+0x24>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	bf14      	ite	ne
 8004e70:	2301      	movne	r3, #1
 8004e72:	2300      	moveq	r3, #0
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	e03c      	b.n	8004ef2 <HAL_TIM_PWM_Start+0x9e>
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	2b04      	cmp	r3, #4
 8004e7c:	d109      	bne.n	8004e92 <HAL_TIM_PWM_Start+0x3e>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	bf14      	ite	ne
 8004e8a:	2301      	movne	r3, #1
 8004e8c:	2300      	moveq	r3, #0
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	e02f      	b.n	8004ef2 <HAL_TIM_PWM_Start+0x9e>
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b08      	cmp	r3, #8
 8004e96:	d109      	bne.n	8004eac <HAL_TIM_PWM_Start+0x58>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	bf14      	ite	ne
 8004ea4:	2301      	movne	r3, #1
 8004ea6:	2300      	moveq	r3, #0
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	e022      	b.n	8004ef2 <HAL_TIM_PWM_Start+0x9e>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	2b0c      	cmp	r3, #12
 8004eb0:	d109      	bne.n	8004ec6 <HAL_TIM_PWM_Start+0x72>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	bf14      	ite	ne
 8004ebe:	2301      	movne	r3, #1
 8004ec0:	2300      	moveq	r3, #0
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	e015      	b.n	8004ef2 <HAL_TIM_PWM_Start+0x9e>
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	2b10      	cmp	r3, #16
 8004eca:	d109      	bne.n	8004ee0 <HAL_TIM_PWM_Start+0x8c>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	bf14      	ite	ne
 8004ed8:	2301      	movne	r3, #1
 8004eda:	2300      	moveq	r3, #0
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	e008      	b.n	8004ef2 <HAL_TIM_PWM_Start+0x9e>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	bf14      	ite	ne
 8004eec:	2301      	movne	r3, #1
 8004eee:	2300      	moveq	r3, #0
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e088      	b.n	800500c <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d104      	bne.n	8004f0a <HAL_TIM_PWM_Start+0xb6>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2202      	movs	r2, #2
 8004f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f08:	e023      	b.n	8004f52 <HAL_TIM_PWM_Start+0xfe>
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	2b04      	cmp	r3, #4
 8004f0e:	d104      	bne.n	8004f1a <HAL_TIM_PWM_Start+0xc6>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2202      	movs	r2, #2
 8004f14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f18:	e01b      	b.n	8004f52 <HAL_TIM_PWM_Start+0xfe>
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	2b08      	cmp	r3, #8
 8004f1e:	d104      	bne.n	8004f2a <HAL_TIM_PWM_Start+0xd6>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2202      	movs	r2, #2
 8004f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f28:	e013      	b.n	8004f52 <HAL_TIM_PWM_Start+0xfe>
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	2b0c      	cmp	r3, #12
 8004f2e:	d104      	bne.n	8004f3a <HAL_TIM_PWM_Start+0xe6>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2202      	movs	r2, #2
 8004f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f38:	e00b      	b.n	8004f52 <HAL_TIM_PWM_Start+0xfe>
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b10      	cmp	r3, #16
 8004f3e:	d104      	bne.n	8004f4a <HAL_TIM_PWM_Start+0xf6>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2202      	movs	r2, #2
 8004f44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f48:	e003      	b.n	8004f52 <HAL_TIM_PWM_Start+0xfe>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2202      	movs	r2, #2
 8004f4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2201      	movs	r2, #1
 8004f58:	6839      	ldr	r1, [r7, #0]
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 ff10 	bl	8005d80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a2b      	ldr	r2, [pc, #172]	; (8005014 <HAL_TIM_PWM_Start+0x1c0>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d00e      	beq.n	8004f88 <HAL_TIM_PWM_Start+0x134>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a2a      	ldr	r2, [pc, #168]	; (8005018 <HAL_TIM_PWM_Start+0x1c4>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d009      	beq.n	8004f88 <HAL_TIM_PWM_Start+0x134>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a28      	ldr	r2, [pc, #160]	; (800501c <HAL_TIM_PWM_Start+0x1c8>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d004      	beq.n	8004f88 <HAL_TIM_PWM_Start+0x134>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a27      	ldr	r2, [pc, #156]	; (8005020 <HAL_TIM_PWM_Start+0x1cc>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d101      	bne.n	8004f8c <HAL_TIM_PWM_Start+0x138>
 8004f88:	2301      	movs	r3, #1
 8004f8a:	e000      	b.n	8004f8e <HAL_TIM_PWM_Start+0x13a>
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d007      	beq.n	8004fa2 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fa0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a1b      	ldr	r2, [pc, #108]	; (8005014 <HAL_TIM_PWM_Start+0x1c0>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d00e      	beq.n	8004fca <HAL_TIM_PWM_Start+0x176>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb4:	d009      	beq.n	8004fca <HAL_TIM_PWM_Start+0x176>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a1a      	ldr	r2, [pc, #104]	; (8005024 <HAL_TIM_PWM_Start+0x1d0>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d004      	beq.n	8004fca <HAL_TIM_PWM_Start+0x176>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a14      	ldr	r2, [pc, #80]	; (8005018 <HAL_TIM_PWM_Start+0x1c4>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d115      	bne.n	8004ff6 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689a      	ldr	r2, [r3, #8]
 8004fd0:	4b15      	ldr	r3, [pc, #84]	; (8005028 <HAL_TIM_PWM_Start+0x1d4>)
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2b06      	cmp	r3, #6
 8004fda:	d015      	beq.n	8005008 <HAL_TIM_PWM_Start+0x1b4>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fe2:	d011      	beq.n	8005008 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f042 0201 	orr.w	r2, r2, #1
 8004ff2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff4:	e008      	b.n	8005008 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f042 0201 	orr.w	r2, r2, #1
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	e000      	b.n	800500a <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005008:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40012c00 	.word	0x40012c00
 8005018:	40014000 	.word	0x40014000
 800501c:	40014400 	.word	0x40014400
 8005020:	40014800 	.word	0x40014800
 8005024:	40000400 	.word	0x40000400
 8005028:	00010007 	.word	0x00010007

0800502c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d101      	bne.n	8005040 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e097      	b.n	8005170 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b00      	cmp	r3, #0
 800504a:	d106      	bne.n	800505a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f7fd fe1b 	bl	8002c90 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2202      	movs	r2, #2
 800505e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	6812      	ldr	r2, [r2, #0]
 800506c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005070:	f023 0307 	bic.w	r3, r3, #7
 8005074:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	3304      	adds	r3, #4
 800507e:	4619      	mov	r1, r3
 8005080:	4610      	mov	r0, r2
 8005082:	f000 fb5f 	bl	8005744 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050ae:	f023 0303 	bic.w	r3, r3, #3
 80050b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	699b      	ldr	r3, [r3, #24]
 80050bc:	021b      	lsls	r3, r3, #8
 80050be:	4313      	orrs	r3, r2
 80050c0:	693a      	ldr	r2, [r7, #16]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80050cc:	f023 030c 	bic.w	r3, r3, #12
 80050d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	68da      	ldr	r2, [r3, #12]
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	021b      	lsls	r3, r3, #8
 80050e8:	4313      	orrs	r3, r2
 80050ea:	693a      	ldr	r2, [r7, #16]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	691b      	ldr	r3, [r3, #16]
 80050f4:	011a      	lsls	r2, r3, #4
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	031b      	lsls	r3, r3, #12
 80050fc:	4313      	orrs	r3, r2
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	4313      	orrs	r3, r2
 8005102:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800510a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005112:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	685a      	ldr	r2, [r3, #4]
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	011b      	lsls	r3, r3, #4
 800511e:	4313      	orrs	r3, r2
 8005120:	68fa      	ldr	r2, [r7, #12]
 8005122:	4313      	orrs	r3, r2
 8005124:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2201      	movs	r2, #1
 800514a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2201      	movs	r2, #1
 8005162:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3718      	adds	r7, #24
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005188:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005190:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005198:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d110      	bne.n	80051ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051a8:	7bfb      	ldrb	r3, [r7, #15]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d102      	bne.n	80051b4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80051ae:	7b7b      	ldrb	r3, [r7, #13]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d001      	beq.n	80051b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e069      	b.n	800528c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2202      	movs	r2, #2
 80051c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051c8:	e031      	b.n	800522e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b04      	cmp	r3, #4
 80051ce:	d110      	bne.n	80051f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80051d0:	7bbb      	ldrb	r3, [r7, #14]
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d102      	bne.n	80051dc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80051d6:	7b3b      	ldrb	r3, [r7, #12]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d001      	beq.n	80051e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e055      	b.n	800528c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2202      	movs	r2, #2
 80051ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051f0:	e01d      	b.n	800522e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051f2:	7bfb      	ldrb	r3, [r7, #15]
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d108      	bne.n	800520a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80051f8:	7bbb      	ldrb	r3, [r7, #14]
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d105      	bne.n	800520a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051fe:	7b7b      	ldrb	r3, [r7, #13]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d102      	bne.n	800520a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005204:	7b3b      	ldrb	r3, [r7, #12]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d001      	beq.n	800520e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e03e      	b.n	800528c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2202      	movs	r2, #2
 8005212:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2202      	movs	r2, #2
 800521a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2202      	movs	r2, #2
 8005222:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2202      	movs	r2, #2
 800522a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d003      	beq.n	800523c <HAL_TIM_Encoder_Start+0xc4>
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	2b04      	cmp	r3, #4
 8005238:	d008      	beq.n	800524c <HAL_TIM_Encoder_Start+0xd4>
 800523a:	e00f      	b.n	800525c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2201      	movs	r2, #1
 8005242:	2100      	movs	r1, #0
 8005244:	4618      	mov	r0, r3
 8005246:	f000 fd9b 	bl	8005d80 <TIM_CCxChannelCmd>
      break;
 800524a:	e016      	b.n	800527a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2201      	movs	r2, #1
 8005252:	2104      	movs	r1, #4
 8005254:	4618      	mov	r0, r3
 8005256:	f000 fd93 	bl	8005d80 <TIM_CCxChannelCmd>
      break;
 800525a:	e00e      	b.n	800527a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2201      	movs	r2, #1
 8005262:	2100      	movs	r1, #0
 8005264:	4618      	mov	r0, r3
 8005266:	f000 fd8b 	bl	8005d80 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2201      	movs	r2, #1
 8005270:	2104      	movs	r1, #4
 8005272:	4618      	mov	r0, r3
 8005274:	f000 fd84 	bl	8005d80 <TIM_CCxChannelCmd>
      break;
 8005278:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f042 0201 	orr.w	r2, r2, #1
 8005288:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800528a:	2300      	movs	r3, #0
}
 800528c:	4618      	mov	r0, r3
 800528e:	3710      	adds	r7, #16
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d122      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d11b      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f06f 0202 	mvn.w	r2, #2
 80052c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2201      	movs	r2, #1
 80052c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	f003 0303 	and.w	r3, r3, #3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d003      	beq.n	80052de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 fa16 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 80052dc:	e005      	b.n	80052ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 fa08 	bl	80056f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 fa19 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	f003 0304 	and.w	r3, r3, #4
 80052fa:	2b04      	cmp	r3, #4
 80052fc:	d122      	bne.n	8005344 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	f003 0304 	and.w	r3, r3, #4
 8005308:	2b04      	cmp	r3, #4
 800530a:	d11b      	bne.n	8005344 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f06f 0204 	mvn.w	r2, #4
 8005314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2202      	movs	r2, #2
 800531a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f9ec 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 8005330:	e005      	b.n	800533e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f9de 	bl	80056f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 f9ef 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	f003 0308 	and.w	r3, r3, #8
 800534e:	2b08      	cmp	r3, #8
 8005350:	d122      	bne.n	8005398 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f003 0308 	and.w	r3, r3, #8
 800535c:	2b08      	cmp	r3, #8
 800535e:	d11b      	bne.n	8005398 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0208 	mvn.w	r2, #8
 8005368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2204      	movs	r2, #4
 800536e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f9c2 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 8005384:	e005      	b.n	8005392 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f9b4 	bl	80056f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f9c5 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	f003 0310 	and.w	r3, r3, #16
 80053a2:	2b10      	cmp	r3, #16
 80053a4:	d122      	bne.n	80053ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f003 0310 	and.w	r3, r3, #16
 80053b0:	2b10      	cmp	r3, #16
 80053b2:	d11b      	bne.n	80053ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0210 	mvn.w	r2, #16
 80053bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2208      	movs	r2, #8
 80053c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	69db      	ldr	r3, [r3, #28]
 80053ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f998 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 80053d8:	e005      	b.n	80053e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f98a 	bl	80056f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 f99b 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d10e      	bne.n	8005418 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	2b01      	cmp	r3, #1
 8005406:	d107      	bne.n	8005418 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f06f 0201 	mvn.w	r2, #1
 8005410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f7fb ff08 	bl	8001228 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005422:	2b80      	cmp	r3, #128	; 0x80
 8005424:	d10e      	bne.n	8005444 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005430:	2b80      	cmp	r3, #128	; 0x80
 8005432:	d107      	bne.n	8005444 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800543c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 fdb4 	bl	8005fac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005452:	d10e      	bne.n	8005472 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545e:	2b80      	cmp	r3, #128	; 0x80
 8005460:	d107      	bne.n	8005472 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800546a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f000 fda7 	bl	8005fc0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800547c:	2b40      	cmp	r3, #64	; 0x40
 800547e:	d10e      	bne.n	800549e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800548a:	2b40      	cmp	r3, #64	; 0x40
 800548c:	d107      	bne.n	800549e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005496:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 f949 	bl	8005730 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	691b      	ldr	r3, [r3, #16]
 80054a4:	f003 0320 	and.w	r3, r3, #32
 80054a8:	2b20      	cmp	r3, #32
 80054aa:	d10e      	bne.n	80054ca <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	f003 0320 	and.w	r3, r3, #32
 80054b6:	2b20      	cmp	r3, #32
 80054b8:	d107      	bne.n	80054ca <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f06f 0220 	mvn.w	r2, #32
 80054c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f000 fd67 	bl	8005f98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054ca:	bf00      	nop
 80054cc:	3708      	adds	r7, #8
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
	...

080054d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d101      	bne.n	80054ee <HAL_TIM_PWM_ConfigChannel+0x1a>
 80054ea:	2302      	movs	r3, #2
 80054ec:	e0fd      	b.n	80056ea <HAL_TIM_PWM_ConfigChannel+0x216>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b14      	cmp	r3, #20
 80054fa:	f200 80f0 	bhi.w	80056de <HAL_TIM_PWM_ConfigChannel+0x20a>
 80054fe:	a201      	add	r2, pc, #4	; (adr r2, 8005504 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005504:	08005559 	.word	0x08005559
 8005508:	080056df 	.word	0x080056df
 800550c:	080056df 	.word	0x080056df
 8005510:	080056df 	.word	0x080056df
 8005514:	08005599 	.word	0x08005599
 8005518:	080056df 	.word	0x080056df
 800551c:	080056df 	.word	0x080056df
 8005520:	080056df 	.word	0x080056df
 8005524:	080055db 	.word	0x080055db
 8005528:	080056df 	.word	0x080056df
 800552c:	080056df 	.word	0x080056df
 8005530:	080056df 	.word	0x080056df
 8005534:	0800561b 	.word	0x0800561b
 8005538:	080056df 	.word	0x080056df
 800553c:	080056df 	.word	0x080056df
 8005540:	080056df 	.word	0x080056df
 8005544:	0800565d 	.word	0x0800565d
 8005548:	080056df 	.word	0x080056df
 800554c:	080056df 	.word	0x080056df
 8005550:	080056df 	.word	0x080056df
 8005554:	0800569d 	.word	0x0800569d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68b9      	ldr	r1, [r7, #8]
 800555e:	4618      	mov	r0, r3
 8005560:	f000 f968 	bl	8005834 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	699a      	ldr	r2, [r3, #24]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f042 0208 	orr.w	r2, r2, #8
 8005572:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	699a      	ldr	r2, [r3, #24]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f022 0204 	bic.w	r2, r2, #4
 8005582:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	6999      	ldr	r1, [r3, #24]
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	691a      	ldr	r2, [r3, #16]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	430a      	orrs	r2, r1
 8005594:	619a      	str	r2, [r3, #24]
      break;
 8005596:	e0a3      	b.n	80056e0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68b9      	ldr	r1, [r7, #8]
 800559e:	4618      	mov	r0, r3
 80055a0:	f000 f9ce 	bl	8005940 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	699a      	ldr	r2, [r3, #24]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	699a      	ldr	r2, [r3, #24]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6999      	ldr	r1, [r3, #24]
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	021a      	lsls	r2, r3, #8
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	430a      	orrs	r2, r1
 80055d6:	619a      	str	r2, [r3, #24]
      break;
 80055d8:	e082      	b.n	80056e0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68b9      	ldr	r1, [r7, #8]
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 fa2d 	bl	8005a40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69da      	ldr	r2, [r3, #28]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f042 0208 	orr.w	r2, r2, #8
 80055f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	69da      	ldr	r2, [r3, #28]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f022 0204 	bic.w	r2, r2, #4
 8005604:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	69d9      	ldr	r1, [r3, #28]
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	691a      	ldr	r2, [r3, #16]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	430a      	orrs	r2, r1
 8005616:	61da      	str	r2, [r3, #28]
      break;
 8005618:	e062      	b.n	80056e0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68b9      	ldr	r1, [r7, #8]
 8005620:	4618      	mov	r0, r3
 8005622:	f000 fa8b 	bl	8005b3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	69da      	ldr	r2, [r3, #28]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	69da      	ldr	r2, [r3, #28]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	69d9      	ldr	r1, [r3, #28]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	021a      	lsls	r2, r3, #8
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	430a      	orrs	r2, r1
 8005658:	61da      	str	r2, [r3, #28]
      break;
 800565a:	e041      	b.n	80056e0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68b9      	ldr	r1, [r7, #8]
 8005662:	4618      	mov	r0, r3
 8005664:	f000 face 	bl	8005c04 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f042 0208 	orr.w	r2, r2, #8
 8005676:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f022 0204 	bic.w	r2, r2, #4
 8005686:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	691a      	ldr	r2, [r3, #16]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	430a      	orrs	r2, r1
 8005698:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800569a:	e021      	b.n	80056e0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68b9      	ldr	r1, [r7, #8]
 80056a2:	4618      	mov	r0, r3
 80056a4:	f000 fb0c 	bl	8005cc0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	021a      	lsls	r2, r3, #8
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	430a      	orrs	r2, r1
 80056da:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80056dc:	e000      	b.n	80056e0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 80056de:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop

080056f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005724:	bf00      	nop
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr

08005730 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005730:	b480      	push	{r7}
 8005732:	b083      	sub	sp, #12
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005738:	bf00      	nop
 800573a:	370c      	adds	r7, #12
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005744:	b480      	push	{r7}
 8005746:	b085      	sub	sp, #20
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a32      	ldr	r2, [pc, #200]	; (8005820 <TIM_Base_SetConfig+0xdc>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d007      	beq.n	800576c <TIM_Base_SetConfig+0x28>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005762:	d003      	beq.n	800576c <TIM_Base_SetConfig+0x28>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a2f      	ldr	r2, [pc, #188]	; (8005824 <TIM_Base_SetConfig+0xe0>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d108      	bne.n	800577e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005772:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	4313      	orrs	r3, r2
 800577c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a27      	ldr	r2, [pc, #156]	; (8005820 <TIM_Base_SetConfig+0xdc>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d013      	beq.n	80057ae <TIM_Base_SetConfig+0x6a>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800578c:	d00f      	beq.n	80057ae <TIM_Base_SetConfig+0x6a>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a24      	ldr	r2, [pc, #144]	; (8005824 <TIM_Base_SetConfig+0xe0>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d00b      	beq.n	80057ae <TIM_Base_SetConfig+0x6a>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a23      	ldr	r2, [pc, #140]	; (8005828 <TIM_Base_SetConfig+0xe4>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d007      	beq.n	80057ae <TIM_Base_SetConfig+0x6a>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a22      	ldr	r2, [pc, #136]	; (800582c <TIM_Base_SetConfig+0xe8>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d003      	beq.n	80057ae <TIM_Base_SetConfig+0x6a>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a21      	ldr	r2, [pc, #132]	; (8005830 <TIM_Base_SetConfig+0xec>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d108      	bne.n	80057c0 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	4313      	orrs	r3, r2
 80057be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	695b      	ldr	r3, [r3, #20]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	689a      	ldr	r2, [r3, #8]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a0e      	ldr	r2, [pc, #56]	; (8005820 <TIM_Base_SetConfig+0xdc>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d00b      	beq.n	8005804 <TIM_Base_SetConfig+0xc0>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a0e      	ldr	r2, [pc, #56]	; (8005828 <TIM_Base_SetConfig+0xe4>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d007      	beq.n	8005804 <TIM_Base_SetConfig+0xc0>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a0d      	ldr	r2, [pc, #52]	; (800582c <TIM_Base_SetConfig+0xe8>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d003      	beq.n	8005804 <TIM_Base_SetConfig+0xc0>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a0c      	ldr	r2, [pc, #48]	; (8005830 <TIM_Base_SetConfig+0xec>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d103      	bne.n	800580c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	691a      	ldr	r2, [r3, #16]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	615a      	str	r2, [r3, #20]
}
 8005812:	bf00      	nop
 8005814:	3714      	adds	r7, #20
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	40012c00 	.word	0x40012c00
 8005824:	40000400 	.word	0x40000400
 8005828:	40014000 	.word	0x40014000
 800582c:	40014400 	.word	0x40014400
 8005830:	40014800 	.word	0x40014800

08005834 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005834:	b480      	push	{r7}
 8005836:	b087      	sub	sp, #28
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	f023 0201 	bic.w	r2, r3, #1
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	699b      	ldr	r3, [r3, #24]
 800585a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005866:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f023 0303 	bic.w	r3, r3, #3
 800586e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	4313      	orrs	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	f023 0302 	bic.w	r3, r3, #2
 8005880:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	697a      	ldr	r2, [r7, #20]
 8005888:	4313      	orrs	r3, r2
 800588a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a28      	ldr	r2, [pc, #160]	; (8005930 <TIM_OC1_SetConfig+0xfc>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d00b      	beq.n	80058ac <TIM_OC1_SetConfig+0x78>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a27      	ldr	r2, [pc, #156]	; (8005934 <TIM_OC1_SetConfig+0x100>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d007      	beq.n	80058ac <TIM_OC1_SetConfig+0x78>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a26      	ldr	r2, [pc, #152]	; (8005938 <TIM_OC1_SetConfig+0x104>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d003      	beq.n	80058ac <TIM_OC1_SetConfig+0x78>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a25      	ldr	r2, [pc, #148]	; (800593c <TIM_OC1_SetConfig+0x108>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d10c      	bne.n	80058c6 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	f023 0308 	bic.w	r3, r3, #8
 80058b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	697a      	ldr	r2, [r7, #20]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	f023 0304 	bic.w	r3, r3, #4
 80058c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a19      	ldr	r2, [pc, #100]	; (8005930 <TIM_OC1_SetConfig+0xfc>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d00b      	beq.n	80058e6 <TIM_OC1_SetConfig+0xb2>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a18      	ldr	r2, [pc, #96]	; (8005934 <TIM_OC1_SetConfig+0x100>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d007      	beq.n	80058e6 <TIM_OC1_SetConfig+0xb2>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a17      	ldr	r2, [pc, #92]	; (8005938 <TIM_OC1_SetConfig+0x104>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d003      	beq.n	80058e6 <TIM_OC1_SetConfig+0xb2>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a16      	ldr	r2, [pc, #88]	; (800593c <TIM_OC1_SetConfig+0x108>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d111      	bne.n	800590a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80058ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80058f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	693a      	ldr	r2, [r7, #16]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	693a      	ldr	r2, [r7, #16]
 8005906:	4313      	orrs	r3, r2
 8005908:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	68fa      	ldr	r2, [r7, #12]
 8005914:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685a      	ldr	r2, [r3, #4]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	697a      	ldr	r2, [r7, #20]
 8005922:	621a      	str	r2, [r3, #32]
}
 8005924:	bf00      	nop
 8005926:	371c      	adds	r7, #28
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr
 8005930:	40012c00 	.word	0x40012c00
 8005934:	40014000 	.word	0x40014000
 8005938:	40014400 	.word	0x40014400
 800593c:	40014800 	.word	0x40014800

08005940 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005940:	b480      	push	{r7}
 8005942:	b087      	sub	sp, #28
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a1b      	ldr	r3, [r3, #32]
 800594e:	f023 0210 	bic.w	r2, r3, #16
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	699b      	ldr	r3, [r3, #24]
 8005966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800596e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800597a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	021b      	lsls	r3, r3, #8
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	4313      	orrs	r3, r2
 8005986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	f023 0320 	bic.w	r3, r3, #32
 800598e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	011b      	lsls	r3, r3, #4
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	4313      	orrs	r3, r2
 800599a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a24      	ldr	r2, [pc, #144]	; (8005a30 <TIM_OC2_SetConfig+0xf0>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d10d      	bne.n	80059c0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	011b      	lsls	r3, r3, #4
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059be:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a1b      	ldr	r2, [pc, #108]	; (8005a30 <TIM_OC2_SetConfig+0xf0>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00b      	beq.n	80059e0 <TIM_OC2_SetConfig+0xa0>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a1a      	ldr	r2, [pc, #104]	; (8005a34 <TIM_OC2_SetConfig+0xf4>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d007      	beq.n	80059e0 <TIM_OC2_SetConfig+0xa0>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a19      	ldr	r2, [pc, #100]	; (8005a38 <TIM_OC2_SetConfig+0xf8>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d003      	beq.n	80059e0 <TIM_OC2_SetConfig+0xa0>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a18      	ldr	r2, [pc, #96]	; (8005a3c <TIM_OC2_SetConfig+0xfc>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d113      	bne.n	8005a08 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059e6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059ee:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	695b      	ldr	r3, [r3, #20]
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	693a      	ldr	r2, [r7, #16]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	621a      	str	r2, [r3, #32]
}
 8005a22:	bf00      	nop
 8005a24:	371c      	adds	r7, #28
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40012c00 	.word	0x40012c00
 8005a34:	40014000 	.word	0x40014000
 8005a38:	40014400 	.word	0x40014400
 8005a3c:	40014800 	.word	0x40014800

08005a40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b087      	sub	sp, #28
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
 8005a4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a1b      	ldr	r3, [r3, #32]
 8005a5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	69db      	ldr	r3, [r3, #28]
 8005a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f023 0303 	bic.w	r3, r3, #3
 8005a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	021b      	lsls	r3, r3, #8
 8005a94:	697a      	ldr	r2, [r7, #20]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a23      	ldr	r2, [pc, #140]	; (8005b2c <TIM_OC3_SetConfig+0xec>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d10d      	bne.n	8005abe <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005aa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	021b      	lsls	r3, r3, #8
 8005ab0:	697a      	ldr	r2, [r7, #20]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005abc:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a1a      	ldr	r2, [pc, #104]	; (8005b2c <TIM_OC3_SetConfig+0xec>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d00b      	beq.n	8005ade <TIM_OC3_SetConfig+0x9e>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a19      	ldr	r2, [pc, #100]	; (8005b30 <TIM_OC3_SetConfig+0xf0>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d007      	beq.n	8005ade <TIM_OC3_SetConfig+0x9e>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a18      	ldr	r2, [pc, #96]	; (8005b34 <TIM_OC3_SetConfig+0xf4>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d003      	beq.n	8005ade <TIM_OC3_SetConfig+0x9e>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a17      	ldr	r2, [pc, #92]	; (8005b38 <TIM_OC3_SetConfig+0xf8>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d113      	bne.n	8005b06 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005aec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	011b      	lsls	r3, r3, #4
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	011b      	lsls	r3, r3, #4
 8005b00:	693a      	ldr	r2, [r7, #16]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	685a      	ldr	r2, [r3, #4]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	697a      	ldr	r2, [r7, #20]
 8005b1e:	621a      	str	r2, [r3, #32]
}
 8005b20:	bf00      	nop
 8005b22:	371c      	adds	r7, #28
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr
 8005b2c:	40012c00 	.word	0x40012c00
 8005b30:	40014000 	.word	0x40014000
 8005b34:	40014400 	.word	0x40014400
 8005b38:	40014800 	.word	0x40014800

08005b3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b087      	sub	sp, #28
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	69db      	ldr	r3, [r3, #28]
 8005b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	021b      	lsls	r3, r3, #8
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	031b      	lsls	r3, r3, #12
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a16      	ldr	r2, [pc, #88]	; (8005bf4 <TIM_OC4_SetConfig+0xb8>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d00b      	beq.n	8005bb8 <TIM_OC4_SetConfig+0x7c>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a15      	ldr	r2, [pc, #84]	; (8005bf8 <TIM_OC4_SetConfig+0xbc>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d007      	beq.n	8005bb8 <TIM_OC4_SetConfig+0x7c>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a14      	ldr	r2, [pc, #80]	; (8005bfc <TIM_OC4_SetConfig+0xc0>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d003      	beq.n	8005bb8 <TIM_OC4_SetConfig+0x7c>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a13      	ldr	r2, [pc, #76]	; (8005c00 <TIM_OC4_SetConfig+0xc4>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d109      	bne.n	8005bcc <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	695b      	ldr	r3, [r3, #20]
 8005bc4:	019b      	lsls	r3, r3, #6
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	697a      	ldr	r2, [r7, #20]
 8005bd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685a      	ldr	r2, [r3, #4]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	621a      	str	r2, [r3, #32]
}
 8005be6:	bf00      	nop
 8005be8:	371c      	adds	r7, #28
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	40012c00 	.word	0x40012c00
 8005bf8:	40014000 	.word	0x40014000
 8005bfc:	40014400 	.word	0x40014400
 8005c00:	40014800 	.word	0x40014800

08005c04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b087      	sub	sp, #28
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a1b      	ldr	r3, [r3, #32]
 8005c12:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a1b      	ldr	r3, [r3, #32]
 8005c1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005c48:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	041b      	lsls	r3, r3, #16
 8005c50:	693a      	ldr	r2, [r7, #16]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a15      	ldr	r2, [pc, #84]	; (8005cb0 <TIM_OC5_SetConfig+0xac>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d00b      	beq.n	8005c76 <TIM_OC5_SetConfig+0x72>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a14      	ldr	r2, [pc, #80]	; (8005cb4 <TIM_OC5_SetConfig+0xb0>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d007      	beq.n	8005c76 <TIM_OC5_SetConfig+0x72>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a13      	ldr	r2, [pc, #76]	; (8005cb8 <TIM_OC5_SetConfig+0xb4>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d003      	beq.n	8005c76 <TIM_OC5_SetConfig+0x72>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a12      	ldr	r2, [pc, #72]	; (8005cbc <TIM_OC5_SetConfig+0xb8>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d109      	bne.n	8005c8a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	021b      	lsls	r3, r3, #8
 8005c84:	697a      	ldr	r2, [r7, #20]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	697a      	ldr	r2, [r7, #20]
 8005c8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	621a      	str	r2, [r3, #32]
}
 8005ca4:	bf00      	nop
 8005ca6:	371c      	adds	r7, #28
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr
 8005cb0:	40012c00 	.word	0x40012c00
 8005cb4:	40014000 	.word	0x40014000
 8005cb8:	40014400 	.word	0x40014400
 8005cbc:	40014800 	.word	0x40014800

08005cc0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b087      	sub	sp, #28
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a1b      	ldr	r3, [r3, #32]
 8005cce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005cee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	021b      	lsls	r3, r3, #8
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005d06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	051b      	lsls	r3, r3, #20
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a16      	ldr	r2, [pc, #88]	; (8005d70 <TIM_OC6_SetConfig+0xb0>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d00b      	beq.n	8005d34 <TIM_OC6_SetConfig+0x74>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a15      	ldr	r2, [pc, #84]	; (8005d74 <TIM_OC6_SetConfig+0xb4>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d007      	beq.n	8005d34 <TIM_OC6_SetConfig+0x74>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a14      	ldr	r2, [pc, #80]	; (8005d78 <TIM_OC6_SetConfig+0xb8>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d003      	beq.n	8005d34 <TIM_OC6_SetConfig+0x74>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a13      	ldr	r2, [pc, #76]	; (8005d7c <TIM_OC6_SetConfig+0xbc>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d109      	bne.n	8005d48 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d3a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	695b      	ldr	r3, [r3, #20]
 8005d40:	029b      	lsls	r3, r3, #10
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	68fa      	ldr	r2, [r7, #12]
 8005d52:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	685a      	ldr	r2, [r3, #4]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	693a      	ldr	r2, [r7, #16]
 8005d60:	621a      	str	r2, [r3, #32]
}
 8005d62:	bf00      	nop
 8005d64:	371c      	adds	r7, #28
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	40012c00 	.word	0x40012c00
 8005d74:	40014000 	.word	0x40014000
 8005d78:	40014400 	.word	0x40014400
 8005d7c:	40014800 	.word	0x40014800

08005d80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b087      	sub	sp, #28
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f003 031f 	and.w	r3, r3, #31
 8005d92:	2201      	movs	r2, #1
 8005d94:	fa02 f303 	lsl.w	r3, r2, r3
 8005d98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6a1a      	ldr	r2, [r3, #32]
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	43db      	mvns	r3, r3
 8005da2:	401a      	ands	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6a1a      	ldr	r2, [r3, #32]
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	f003 031f 	and.w	r3, r3, #31
 8005db2:	6879      	ldr	r1, [r7, #4]
 8005db4:	fa01 f303 	lsl.w	r3, r1, r3
 8005db8:	431a      	orrs	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	621a      	str	r2, [r3, #32]
}
 8005dbe:	bf00      	nop
 8005dc0:	371c      	adds	r7, #28
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
	...

08005dcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d101      	bne.n	8005de4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005de0:	2302      	movs	r3, #2
 8005de2:	e054      	b.n	8005e8e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2202      	movs	r2, #2
 8005df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a24      	ldr	r2, [pc, #144]	; (8005e9c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d108      	bne.n	8005e20 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005e14:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a17      	ldr	r2, [pc, #92]	; (8005e9c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d00e      	beq.n	8005e62 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e4c:	d009      	beq.n	8005e62 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a13      	ldr	r2, [pc, #76]	; (8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d004      	beq.n	8005e62 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a11      	ldr	r2, [pc, #68]	; (8005ea4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d10c      	bne.n	8005e7c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68ba      	ldr	r2, [r7, #8]
 8005e7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3714      	adds	r7, #20
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop
 8005e9c:	40012c00 	.word	0x40012c00
 8005ea0:	40000400 	.word	0x40000400
 8005ea4:	40014000 	.word	0x40014000

08005ea8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b085      	sub	sp, #20
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d101      	bne.n	8005ec4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ec0:	2302      	movs	r3, #2
 8005ec2:	e060      	b.n	8005f86 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	699b      	ldr	r3, [r3, #24]
 8005f38:	041b      	lsls	r3, r3, #16
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a14      	ldr	r2, [pc, #80]	; (8005f94 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d115      	bne.n	8005f74 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f52:	051b      	lsls	r3, r3, #20
 8005f54:	4313      	orrs	r3, r2
 8005f56:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	69db      	ldr	r3, [r3, #28]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	6a1b      	ldr	r3, [r3, #32]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	68fa      	ldr	r2, [r7, #12]
 8005f7a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	40012c00 	.word	0x40012c00

08005f98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fb4:	bf00      	nop
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e040      	b.n	8006068 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d106      	bne.n	8005ffc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f7fc ffe4 	bl	8002fc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2224      	movs	r2, #36	; 0x24
 8006000:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f022 0201 	bic.w	r2, r2, #1
 8006010:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fbb8 	bl	8006788 <UART_SetConfig>
 8006018:	4603      	mov	r3, r0
 800601a:	2b01      	cmp	r3, #1
 800601c:	d101      	bne.n	8006022 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e022      	b.n	8006068 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006026:	2b00      	cmp	r3, #0
 8006028:	d002      	beq.n	8006030 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 fce2 	bl	80069f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	685a      	ldr	r2, [r3, #4]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800603e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689a      	ldr	r2, [r3, #8]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800604e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f042 0201 	orr.w	r2, r2, #1
 800605e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 fd69 	bl	8006b38 <UART_CheckIdleState>
 8006066:	4603      	mov	r3, r0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3708      	adds	r7, #8
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}

08006070 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b08a      	sub	sp, #40	; 0x28
 8006074:	af02      	add	r7, sp, #8
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	603b      	str	r3, [r7, #0]
 800607c:	4613      	mov	r3, r2
 800607e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006084:	2b20      	cmp	r3, #32
 8006086:	f040 80bf 	bne.w	8006208 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d002      	beq.n	8006096 <HAL_UART_Receive+0x26>
 8006090:	88fb      	ldrh	r3, [r7, #6]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d101      	bne.n	800609a <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e0b7      	b.n	800620a <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d101      	bne.n	80060a8 <HAL_UART_Receive+0x38>
 80060a4:	2302      	movs	r3, #2
 80060a6:	e0b0      	b.n	800620a <HAL_UART_Receive+0x19a>
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2222      	movs	r2, #34	; 0x22
 80060bc:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060c4:	f7fd f876 	bl	80031b4 <HAL_GetTick>
 80060c8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	88fa      	ldrh	r2, [r7, #6]
 80060ce:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	88fa      	ldrh	r2, [r7, #6]
 80060d6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060e2:	d10e      	bne.n	8006102 <HAL_UART_Receive+0x92>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d105      	bne.n	80060f8 <HAL_UART_Receive+0x88>
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f240 12ff 	movw	r2, #511	; 0x1ff
 80060f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060f6:	e02d      	b.n	8006154 <HAL_UART_Receive+0xe4>
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	22ff      	movs	r2, #255	; 0xff
 80060fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006100:	e028      	b.n	8006154 <HAL_UART_Receive+0xe4>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d10d      	bne.n	8006126 <HAL_UART_Receive+0xb6>
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d104      	bne.n	800611c <HAL_UART_Receive+0xac>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	22ff      	movs	r2, #255	; 0xff
 8006116:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800611a:	e01b      	b.n	8006154 <HAL_UART_Receive+0xe4>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	227f      	movs	r2, #127	; 0x7f
 8006120:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006124:	e016      	b.n	8006154 <HAL_UART_Receive+0xe4>
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800612e:	d10d      	bne.n	800614c <HAL_UART_Receive+0xdc>
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d104      	bne.n	8006142 <HAL_UART_Receive+0xd2>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	227f      	movs	r2, #127	; 0x7f
 800613c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006140:	e008      	b.n	8006154 <HAL_UART_Receive+0xe4>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	223f      	movs	r2, #63	; 0x3f
 8006146:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800614a:	e003      	b.n	8006154 <HAL_UART_Receive+0xe4>
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800615a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006164:	d108      	bne.n	8006178 <HAL_UART_Receive+0x108>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d104      	bne.n	8006178 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800616e:	2300      	movs	r3, #0
 8006170:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	61bb      	str	r3, [r7, #24]
 8006176:	e003      	b.n	8006180 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800617c:	2300      	movs	r3, #0
 800617e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006188:	e033      	b.n	80061f2 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	9300      	str	r3, [sp, #0]
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	2200      	movs	r2, #0
 8006192:	2120      	movs	r1, #32
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f000 fd18 	bl	8006bca <UART_WaitOnFlagUntilTimeout>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	d001      	beq.n	80061a4 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80061a0:	2303      	movs	r3, #3
 80061a2:	e032      	b.n	800620a <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d10c      	bne.n	80061c4 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80061b0:	b29a      	uxth	r2, r3
 80061b2:	8a7b      	ldrh	r3, [r7, #18]
 80061b4:	4013      	ands	r3, r2
 80061b6:	b29a      	uxth	r2, r3
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	3302      	adds	r3, #2
 80061c0:	61bb      	str	r3, [r7, #24]
 80061c2:	e00d      	b.n	80061e0 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	b2da      	uxtb	r2, r3
 80061ce:	8a7b      	ldrh	r3, [r7, #18]
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	4013      	ands	r3, r2
 80061d4:	b2da      	uxtb	r2, r3
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	3301      	adds	r3, #1
 80061de:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d1c5      	bne.n	800618a <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2220      	movs	r2, #32
 8006202:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006204:	2300      	movs	r3, #0
 8006206:	e000      	b.n	800620a <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8006208:	2302      	movs	r3, #2
  }
}
 800620a:	4618      	mov	r0, r3
 800620c:	3720      	adds	r7, #32
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
	...

08006214 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	4613      	mov	r3, r2
 8006220:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006226:	2b20      	cmp	r3, #32
 8006228:	d145      	bne.n	80062b6 <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d002      	beq.n	8006236 <HAL_UART_Transmit_IT+0x22>
 8006230:	88fb      	ldrh	r3, [r7, #6]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d101      	bne.n	800623a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e03e      	b.n	80062b8 <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006240:	2b01      	cmp	r3, #1
 8006242:	d101      	bne.n	8006248 <HAL_UART_Transmit_IT+0x34>
 8006244:	2302      	movs	r3, #2
 8006246:	e037      	b.n	80062b8 <HAL_UART_Transmit_IT+0xa4>
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	68ba      	ldr	r2, [r7, #8]
 8006254:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	88fa      	ldrh	r2, [r7, #6]
 800625a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	88fa      	ldrh	r2, [r7, #6]
 8006262:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2200      	movs	r2, #0
 8006270:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2221      	movs	r2, #33	; 0x21
 8006278:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006282:	d107      	bne.n	8006294 <HAL_UART_Transmit_IT+0x80>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d103      	bne.n	8006294 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	4a0d      	ldr	r2, [pc, #52]	; (80062c4 <HAL_UART_Transmit_IT+0xb0>)
 8006290:	669a      	str	r2, [r3, #104]	; 0x68
 8006292:	e002      	b.n	800629a <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	4a0c      	ldr	r2, [pc, #48]	; (80062c8 <HAL_UART_Transmit_IT+0xb4>)
 8006298:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80062b0:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80062b2:	2300      	movs	r3, #0
 80062b4:	e000      	b.n	80062b8 <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 80062b6:	2302      	movs	r3, #2
  }
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3714      	adds	r7, #20
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr
 80062c4:	08006ed3 	.word	0x08006ed3
 80062c8:	08006e5f 	.word	0x08006e5f

080062cc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	4613      	mov	r3, r2
 80062d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80062de:	2b20      	cmp	r3, #32
 80062e0:	d12c      	bne.n	800633c <HAL_UART_Receive_IT+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d002      	beq.n	80062ee <HAL_UART_Receive_IT+0x22>
 80062e8:	88fb      	ldrh	r3, [r7, #6]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d101      	bne.n	80062f2 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e025      	b.n	800633e <HAL_UART_Receive_IT+0x72>
    }

    __HAL_LOCK(huart);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d101      	bne.n	8006300 <HAL_UART_Receive_IT+0x34>
 80062fc:	2302      	movs	r3, #2
 80062fe:	e01e      	b.n	800633e <HAL_UART_Receive_IT+0x72>
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d007      	beq.n	800632c <HAL_UART_Receive_IT+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800632a:	601a      	str	r2, [r3, #0]
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 800632c:	88fb      	ldrh	r3, [r7, #6]
 800632e:	461a      	mov	r2, r3
 8006330:	68b9      	ldr	r1, [r7, #8]
 8006332:	68f8      	ldr	r0, [r7, #12]
 8006334:	f000 fcc6 	bl	8006cc4 <UART_Start_Receive_IT>
 8006338:	4603      	mov	r3, r0
 800633a:	e000      	b.n	800633e <HAL_UART_Receive_IT+0x72>
  }
  else
  {
    return HAL_BUSY;
 800633c:	2302      	movs	r3, #2
  }
}
 800633e:	4618      	mov	r0, r3
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
	...

08006348 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b088      	sub	sp, #32
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	69db      	ldr	r3, [r3, #28]
 8006356:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006368:	69fa      	ldr	r2, [r7, #28]
 800636a:	f640 030f 	movw	r3, #2063	; 0x80f
 800636e:	4013      	ands	r3, r2
 8006370:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d113      	bne.n	80063a0 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	f003 0320 	and.w	r3, r3, #32
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00e      	beq.n	80063a0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006382:	69bb      	ldr	r3, [r7, #24]
 8006384:	f003 0320 	and.w	r3, r3, #32
 8006388:	2b00      	cmp	r3, #0
 800638a:	d009      	beq.n	80063a0 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006390:	2b00      	cmp	r3, #0
 8006392:	f000 81cc 	beq.w	800672e <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	4798      	blx	r3
      }
      return;
 800639e:	e1c6      	b.n	800672e <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 80e3 	beq.w	800656e <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d105      	bne.n	80063be <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	4ba5      	ldr	r3, [pc, #660]	; (800664c <HAL_UART_IRQHandler+0x304>)
 80063b6:	4013      	ands	r3, r2
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f000 80d8 	beq.w	800656e <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	f003 0301 	and.w	r3, r3, #1
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d010      	beq.n	80063ea <HAL_UART_IRQHandler+0xa2>
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d00b      	beq.n	80063ea <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2201      	movs	r2, #1
 80063d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063e0:	f043 0201 	orr.w	r2, r3, #1
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	f003 0302 	and.w	r3, r3, #2
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d010      	beq.n	8006416 <HAL_UART_IRQHandler+0xce>
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d00b      	beq.n	8006416 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2202      	movs	r2, #2
 8006404:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800640c:	f043 0204 	orr.w	r2, r3, #4
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	f003 0304 	and.w	r3, r3, #4
 800641c:	2b00      	cmp	r3, #0
 800641e:	d010      	beq.n	8006442 <HAL_UART_IRQHandler+0xfa>
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	f003 0301 	and.w	r3, r3, #1
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00b      	beq.n	8006442 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2204      	movs	r2, #4
 8006430:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006438:	f043 0202 	orr.w	r2, r3, #2
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	f003 0308 	and.w	r3, r3, #8
 8006448:	2b00      	cmp	r3, #0
 800644a:	d015      	beq.n	8006478 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	f003 0320 	and.w	r3, r3, #32
 8006452:	2b00      	cmp	r3, #0
 8006454:	d104      	bne.n	8006460 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800645c:	2b00      	cmp	r3, #0
 800645e:	d00b      	beq.n	8006478 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	2208      	movs	r2, #8
 8006466:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800646e:	f043 0208 	orr.w	r2, r3, #8
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800647e:	2b00      	cmp	r3, #0
 8006480:	d011      	beq.n	80064a6 <HAL_UART_IRQHandler+0x15e>
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00c      	beq.n	80064a6 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006494:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800649c:	f043 0220 	orr.w	r2, r3, #32
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f000 8140 	beq.w	8006732 <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	f003 0320 	and.w	r3, r3, #32
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d00c      	beq.n	80064d6 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	f003 0320 	and.w	r3, r3, #32
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d007      	beq.n	80064d6 <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d003      	beq.n	80064d6 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064dc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064e8:	2b40      	cmp	r3, #64	; 0x40
 80064ea:	d004      	beq.n	80064f6 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d031      	beq.n	800655a <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 fc6c 	bl	8006dd4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006506:	2b40      	cmp	r3, #64	; 0x40
 8006508:	d123      	bne.n	8006552 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	689a      	ldr	r2, [r3, #8]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006518:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800651e:	2b00      	cmp	r3, #0
 8006520:	d013      	beq.n	800654a <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006526:	4a4a      	ldr	r2, [pc, #296]	; (8006650 <HAL_UART_IRQHandler+0x308>)
 8006528:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800652e:	4618      	mov	r0, r3
 8006530:	f7fd f801 	bl	8003536 <HAL_DMA_Abort_IT>
 8006534:	4603      	mov	r3, r0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d017      	beq.n	800656a <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800653e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006544:	4610      	mov	r0, r2
 8006546:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006548:	e00f      	b.n	800656a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 f906 	bl	800675c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006550:	e00b      	b.n	800656a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f902 	bl	800675c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006558:	e007      	b.n	800656a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f8fe 	bl	800675c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006568:	e0e3      	b.n	8006732 <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800656a:	bf00      	nop
    return;
 800656c:	e0e1      	b.n	8006732 <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006572:	2b01      	cmp	r3, #1
 8006574:	f040 80a7 	bne.w	80066c6 <HAL_UART_IRQHandler+0x37e>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	f003 0310 	and.w	r3, r3, #16
 800657e:	2b00      	cmp	r3, #0
 8006580:	f000 80a1 	beq.w	80066c6 <HAL_UART_IRQHandler+0x37e>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	f003 0310 	and.w	r3, r3, #16
 800658a:	2b00      	cmp	r3, #0
 800658c:	f000 809b 	beq.w	80066c6 <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2210      	movs	r2, #16
 8006596:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a2:	2b40      	cmp	r3, #64	; 0x40
 80065a4:	d156      	bne.n	8006654 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80065b0:	893b      	ldrh	r3, [r7, #8]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f000 80bf 	beq.w	8006736 <HAL_UART_IRQHandler+0x3ee>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80065be:	893a      	ldrh	r2, [r7, #8]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	f080 80b8 	bcs.w	8006736 <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	893a      	ldrh	r2, [r7, #8]
 80065ca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065d2:	699b      	ldr	r3, [r3, #24]
 80065d4:	2b20      	cmp	r3, #32
 80065d6:	d02a      	beq.n	800662e <HAL_UART_IRQHandler+0x2e6>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065e6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	689a      	ldr	r2, [r3, #8]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f022 0201 	bic.w	r2, r2, #1
 80065f6:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	689a      	ldr	r2, [r3, #8]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006606:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2220      	movs	r2, #32
 800660c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 0210 	bic.w	r2, r2, #16
 8006622:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006628:	4618      	mov	r0, r3
 800662a:	f7fc ff4b 	bl	80034c4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800663a:	b29b      	uxth	r3, r3
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	b29b      	uxth	r3, r3
 8006640:	4619      	mov	r1, r3
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 f894 	bl	8006770 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006648:	e075      	b.n	8006736 <HAL_UART_IRQHandler+0x3ee>
 800664a:	bf00      	nop
 800664c:	04000120 	.word	0x04000120
 8006650:	08006e33 	.word	0x08006e33
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006660:	b29b      	uxth	r3, r3
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800666c:	b29b      	uxth	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d063      	beq.n	800673a <HAL_UART_IRQHandler+0x3f2>
          &&(nb_rx_data > 0U) )
 8006672:	897b      	ldrh	r3, [r7, #10]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d060      	beq.n	800673a <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006686:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	689a      	ldr	r2, [r3, #8]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f022 0201 	bic.w	r2, r2, #1
 8006696:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2220      	movs	r2, #32
 800669c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2200      	movs	r2, #0
 80066a2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f022 0210 	bic.w	r2, r2, #16
 80066b8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80066ba:	897b      	ldrh	r3, [r7, #10]
 80066bc:	4619      	mov	r1, r3
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f856 	bl	8006770 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80066c4:	e039      	b.n	800673a <HAL_UART_IRQHandler+0x3f2>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00d      	beq.n	80066ec <HAL_UART_IRQHandler+0x3a4>
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d008      	beq.n	80066ec <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80066e2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f000 fd1f 	bl	8007128 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80066ea:	e029      	b.n	8006740 <HAL_UART_IRQHandler+0x3f8>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00d      	beq.n	8006712 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d008      	beq.n	8006712 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006704:	2b00      	cmp	r3, #0
 8006706:	d01a      	beq.n	800673e <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	4798      	blx	r3
    }
    return;
 8006710:	e015      	b.n	800673e <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006718:	2b00      	cmp	r3, #0
 800671a:	d011      	beq.n	8006740 <HAL_UART_IRQHandler+0x3f8>
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00c      	beq.n	8006740 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 fc11 	bl	8006f4e <UART_EndTransmit_IT>
    return;
 800672c:	e008      	b.n	8006740 <HAL_UART_IRQHandler+0x3f8>
      return;
 800672e:	bf00      	nop
 8006730:	e006      	b.n	8006740 <HAL_UART_IRQHandler+0x3f8>
    return;
 8006732:	bf00      	nop
 8006734:	e004      	b.n	8006740 <HAL_UART_IRQHandler+0x3f8>
      return;
 8006736:	bf00      	nop
 8006738:	e002      	b.n	8006740 <HAL_UART_IRQHandler+0x3f8>
      return;
 800673a:	bf00      	nop
 800673c:	e000      	b.n	8006740 <HAL_UART_IRQHandler+0x3f8>
    return;
 800673e:	bf00      	nop
  }

}
 8006740:	3720      	adds	r7, #32
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop

08006748 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006748:	b480      	push	{r7}
 800674a:	b083      	sub	sp, #12
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006750:	bf00      	nop
 8006752:	370c      	adds	r7, #12
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr

0800675c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006764:	bf00      	nop
 8006766:	370c      	adds	r7, #12
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr

08006770 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006770:	b480      	push	{r7}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	460b      	mov	r3, r1
 800677a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b088      	sub	sp, #32
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006790:	2300      	movs	r3, #0
 8006792:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	689a      	ldr	r2, [r3, #8]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	431a      	orrs	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	431a      	orrs	r2, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	69db      	ldr	r3, [r3, #28]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	4b8a      	ldr	r3, [pc, #552]	; (80069dc <UART_SetConfig+0x254>)
 80067b4:	4013      	ands	r3, r2
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	6812      	ldr	r2, [r2, #0]
 80067ba:	6979      	ldr	r1, [r7, #20]
 80067bc:	430b      	orrs	r3, r1
 80067be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	68da      	ldr	r2, [r3, #12]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a1b      	ldr	r3, [r3, #32]
 80067e0:	697a      	ldr	r2, [r7, #20]
 80067e2:	4313      	orrs	r3, r2
 80067e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	697a      	ldr	r2, [r7, #20]
 80067f6:	430a      	orrs	r2, r1
 80067f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a78      	ldr	r2, [pc, #480]	; (80069e0 <UART_SetConfig+0x258>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d120      	bne.n	8006846 <UART_SetConfig+0xbe>
 8006804:	4b77      	ldr	r3, [pc, #476]	; (80069e4 <UART_SetConfig+0x25c>)
 8006806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006808:	f003 0303 	and.w	r3, r3, #3
 800680c:	2b03      	cmp	r3, #3
 800680e:	d817      	bhi.n	8006840 <UART_SetConfig+0xb8>
 8006810:	a201      	add	r2, pc, #4	; (adr r2, 8006818 <UART_SetConfig+0x90>)
 8006812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006816:	bf00      	nop
 8006818:	08006829 	.word	0x08006829
 800681c:	08006835 	.word	0x08006835
 8006820:	0800683b 	.word	0x0800683b
 8006824:	0800682f 	.word	0x0800682f
 8006828:	2300      	movs	r3, #0
 800682a:	77fb      	strb	r3, [r7, #31]
 800682c:	e01d      	b.n	800686a <UART_SetConfig+0xe2>
 800682e:	2302      	movs	r3, #2
 8006830:	77fb      	strb	r3, [r7, #31]
 8006832:	e01a      	b.n	800686a <UART_SetConfig+0xe2>
 8006834:	2304      	movs	r3, #4
 8006836:	77fb      	strb	r3, [r7, #31]
 8006838:	e017      	b.n	800686a <UART_SetConfig+0xe2>
 800683a:	2308      	movs	r3, #8
 800683c:	77fb      	strb	r3, [r7, #31]
 800683e:	e014      	b.n	800686a <UART_SetConfig+0xe2>
 8006840:	2310      	movs	r3, #16
 8006842:	77fb      	strb	r3, [r7, #31]
 8006844:	e011      	b.n	800686a <UART_SetConfig+0xe2>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a67      	ldr	r2, [pc, #412]	; (80069e8 <UART_SetConfig+0x260>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d102      	bne.n	8006856 <UART_SetConfig+0xce>
 8006850:	2300      	movs	r3, #0
 8006852:	77fb      	strb	r3, [r7, #31]
 8006854:	e009      	b.n	800686a <UART_SetConfig+0xe2>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a64      	ldr	r2, [pc, #400]	; (80069ec <UART_SetConfig+0x264>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d102      	bne.n	8006866 <UART_SetConfig+0xde>
 8006860:	2300      	movs	r3, #0
 8006862:	77fb      	strb	r3, [r7, #31]
 8006864:	e001      	b.n	800686a <UART_SetConfig+0xe2>
 8006866:	2310      	movs	r3, #16
 8006868:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	69db      	ldr	r3, [r3, #28]
 800686e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006872:	d15b      	bne.n	800692c <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8006874:	7ffb      	ldrb	r3, [r7, #31]
 8006876:	2b08      	cmp	r3, #8
 8006878:	d827      	bhi.n	80068ca <UART_SetConfig+0x142>
 800687a:	a201      	add	r2, pc, #4	; (adr r2, 8006880 <UART_SetConfig+0xf8>)
 800687c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006880:	080068a5 	.word	0x080068a5
 8006884:	080068ad 	.word	0x080068ad
 8006888:	080068b5 	.word	0x080068b5
 800688c:	080068cb 	.word	0x080068cb
 8006890:	080068bb 	.word	0x080068bb
 8006894:	080068cb 	.word	0x080068cb
 8006898:	080068cb 	.word	0x080068cb
 800689c:	080068cb 	.word	0x080068cb
 80068a0:	080068c3 	.word	0x080068c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068a4:	f7fe f9e4 	bl	8004c70 <HAL_RCC_GetPCLK1Freq>
 80068a8:	61b8      	str	r0, [r7, #24]
        break;
 80068aa:	e013      	b.n	80068d4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068ac:	f7fe fa02 	bl	8004cb4 <HAL_RCC_GetPCLK2Freq>
 80068b0:	61b8      	str	r0, [r7, #24]
        break;
 80068b2:	e00f      	b.n	80068d4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068b4:	4b4e      	ldr	r3, [pc, #312]	; (80069f0 <UART_SetConfig+0x268>)
 80068b6:	61bb      	str	r3, [r7, #24]
        break;
 80068b8:	e00c      	b.n	80068d4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068ba:	f7fe f963 	bl	8004b84 <HAL_RCC_GetSysClockFreq>
 80068be:	61b8      	str	r0, [r7, #24]
        break;
 80068c0:	e008      	b.n	80068d4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068c6:	61bb      	str	r3, [r7, #24]
        break;
 80068c8:	e004      	b.n	80068d4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80068ca:	2300      	movs	r3, #0
 80068cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	77bb      	strb	r3, [r7, #30]
        break;
 80068d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d074      	beq.n	80069c4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	005a      	lsls	r2, r3, #1
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	085b      	lsrs	r3, r3, #1
 80068e4:	441a      	add	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	2b0f      	cmp	r3, #15
 80068f6:	d916      	bls.n	8006926 <UART_SetConfig+0x19e>
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068fe:	d212      	bcs.n	8006926 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	b29b      	uxth	r3, r3
 8006904:	f023 030f 	bic.w	r3, r3, #15
 8006908:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	085b      	lsrs	r3, r3, #1
 800690e:	b29b      	uxth	r3, r3
 8006910:	f003 0307 	and.w	r3, r3, #7
 8006914:	b29a      	uxth	r2, r3
 8006916:	89fb      	ldrh	r3, [r7, #14]
 8006918:	4313      	orrs	r3, r2
 800691a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	89fa      	ldrh	r2, [r7, #14]
 8006922:	60da      	str	r2, [r3, #12]
 8006924:	e04e      	b.n	80069c4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	77bb      	strb	r3, [r7, #30]
 800692a:	e04b      	b.n	80069c4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800692c:	7ffb      	ldrb	r3, [r7, #31]
 800692e:	2b08      	cmp	r3, #8
 8006930:	d827      	bhi.n	8006982 <UART_SetConfig+0x1fa>
 8006932:	a201      	add	r2, pc, #4	; (adr r2, 8006938 <UART_SetConfig+0x1b0>)
 8006934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006938:	0800695d 	.word	0x0800695d
 800693c:	08006965 	.word	0x08006965
 8006940:	0800696d 	.word	0x0800696d
 8006944:	08006983 	.word	0x08006983
 8006948:	08006973 	.word	0x08006973
 800694c:	08006983 	.word	0x08006983
 8006950:	08006983 	.word	0x08006983
 8006954:	08006983 	.word	0x08006983
 8006958:	0800697b 	.word	0x0800697b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800695c:	f7fe f988 	bl	8004c70 <HAL_RCC_GetPCLK1Freq>
 8006960:	61b8      	str	r0, [r7, #24]
        break;
 8006962:	e013      	b.n	800698c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006964:	f7fe f9a6 	bl	8004cb4 <HAL_RCC_GetPCLK2Freq>
 8006968:	61b8      	str	r0, [r7, #24]
        break;
 800696a:	e00f      	b.n	800698c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800696c:	4b20      	ldr	r3, [pc, #128]	; (80069f0 <UART_SetConfig+0x268>)
 800696e:	61bb      	str	r3, [r7, #24]
        break;
 8006970:	e00c      	b.n	800698c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006972:	f7fe f907 	bl	8004b84 <HAL_RCC_GetSysClockFreq>
 8006976:	61b8      	str	r0, [r7, #24]
        break;
 8006978:	e008      	b.n	800698c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800697a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800697e:	61bb      	str	r3, [r7, #24]
        break;
 8006980:	e004      	b.n	800698c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006982:	2300      	movs	r3, #0
 8006984:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	77bb      	strb	r3, [r7, #30]
        break;
 800698a:	bf00      	nop
    }

    if (pclk != 0U)
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d018      	beq.n	80069c4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	085a      	lsrs	r2, r3, #1
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	441a      	add	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	2b0f      	cmp	r3, #15
 80069ac:	d908      	bls.n	80069c0 <UART_SetConfig+0x238>
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069b4:	d204      	bcs.n	80069c0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	693a      	ldr	r2, [r7, #16]
 80069bc:	60da      	str	r2, [r3, #12]
 80069be:	e001      	b.n	80069c4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80069d0:	7fbb      	ldrb	r3, [r7, #30]
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3720      	adds	r7, #32
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	efff69f3 	.word	0xefff69f3
 80069e0:	40013800 	.word	0x40013800
 80069e4:	40021000 	.word	0x40021000
 80069e8:	40004400 	.word	0x40004400
 80069ec:	40004800 	.word	0x40004800
 80069f0:	007a1200 	.word	0x007a1200

080069f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b083      	sub	sp, #12
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a00:	f003 0301 	and.w	r3, r3, #1
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00a      	beq.n	8006a1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	430a      	orrs	r2, r1
 8006a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a22:	f003 0302 	and.w	r3, r3, #2
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00a      	beq.n	8006a40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	430a      	orrs	r2, r1
 8006a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a44:	f003 0304 	and.w	r3, r3, #4
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00a      	beq.n	8006a62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	430a      	orrs	r2, r1
 8006a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a66:	f003 0308 	and.w	r3, r3, #8
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d00a      	beq.n	8006a84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	430a      	orrs	r2, r1
 8006a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a88:	f003 0310 	and.w	r3, r3, #16
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00a      	beq.n	8006aa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	430a      	orrs	r2, r1
 8006aa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aaa:	f003 0320 	and.w	r3, r3, #32
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00a      	beq.n	8006ac8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d01a      	beq.n	8006b0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006af2:	d10a      	bne.n	8006b0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	430a      	orrs	r2, r1
 8006b08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00a      	beq.n	8006b2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	430a      	orrs	r2, r1
 8006b2a:	605a      	str	r2, [r3, #4]
  }
}
 8006b2c:	bf00      	nop
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af02      	add	r7, sp, #8
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b48:	f7fc fb34 	bl	80031b4 <HAL_GetTick>
 8006b4c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0308 	and.w	r3, r3, #8
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d10e      	bne.n	8006b7a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 f82d 	bl	8006bca <UART_WaitOnFlagUntilTimeout>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d001      	beq.n	8006b7a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b76:	2303      	movs	r3, #3
 8006b78:	e023      	b.n	8006bc2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0304 	and.w	r3, r3, #4
 8006b84:	2b04      	cmp	r3, #4
 8006b86:	d10e      	bne.n	8006ba6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 f817 	bl	8006bca <UART_WaitOnFlagUntilTimeout>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d001      	beq.n	8006ba6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e00d      	b.n	8006bc2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2220      	movs	r2, #32
 8006baa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b084      	sub	sp, #16
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	60f8      	str	r0, [r7, #12]
 8006bd2:	60b9      	str	r1, [r7, #8]
 8006bd4:	603b      	str	r3, [r7, #0]
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bda:	e05e      	b.n	8006c9a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006be2:	d05a      	beq.n	8006c9a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006be4:	f7fc fae6 	bl	80031b4 <HAL_GetTick>
 8006be8:	4602      	mov	r2, r0
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	1ad3      	subs	r3, r2, r3
 8006bee:	69ba      	ldr	r2, [r7, #24]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d302      	bcc.n	8006bfa <UART_WaitOnFlagUntilTimeout+0x30>
 8006bf4:	69bb      	ldr	r3, [r7, #24]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d11b      	bne.n	8006c32 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006c08:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	689a      	ldr	r2, [r3, #8]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f022 0201 	bic.w	r2, r2, #1
 8006c18:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2220      	movs	r2, #32
 8006c1e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2220      	movs	r2, #32
 8006c24:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e043      	b.n	8006cba <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 0304 	and.w	r3, r3, #4
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d02c      	beq.n	8006c9a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	69db      	ldr	r3, [r3, #28]
 8006c46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c4e:	d124      	bne.n	8006c9a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c58:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006c68:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	689a      	ldr	r2, [r3, #8]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f022 0201 	bic.w	r2, r2, #1
 8006c78:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2220      	movs	r2, #32
 8006c7e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2220      	movs	r2, #32
 8006c84:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2220      	movs	r2, #32
 8006c8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2200      	movs	r2, #0
 8006c92:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006c96:	2303      	movs	r3, #3
 8006c98:	e00f      	b.n	8006cba <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	69da      	ldr	r2, [r3, #28]
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	4013      	ands	r3, r2
 8006ca4:	68ba      	ldr	r2, [r7, #8]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	bf0c      	ite	eq
 8006caa:	2301      	moveq	r3, #1
 8006cac:	2300      	movne	r3, #0
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	79fb      	ldrb	r3, [r7, #7]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d091      	beq.n	8006bdc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3710      	adds	r7, #16
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
	...

08006cc4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	68ba      	ldr	r2, [r7, #8]
 8006cd6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	88fa      	ldrh	r2, [r7, #6]
 8006cdc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	88fa      	ldrh	r2, [r7, #6]
 8006ce4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2200      	movs	r2, #0
 8006cec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cf6:	d10e      	bne.n	8006d16 <UART_Start_Receive_IT+0x52>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d105      	bne.n	8006d0c <UART_Start_Receive_IT+0x48>
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006d06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d0a:	e02d      	b.n	8006d68 <UART_Start_Receive_IT+0xa4>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	22ff      	movs	r2, #255	; 0xff
 8006d10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d14:	e028      	b.n	8006d68 <UART_Start_Receive_IT+0xa4>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d10d      	bne.n	8006d3a <UART_Start_Receive_IT+0x76>
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	691b      	ldr	r3, [r3, #16]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d104      	bne.n	8006d30 <UART_Start_Receive_IT+0x6c>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	22ff      	movs	r2, #255	; 0xff
 8006d2a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d2e:	e01b      	b.n	8006d68 <UART_Start_Receive_IT+0xa4>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	227f      	movs	r2, #127	; 0x7f
 8006d34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d38:	e016      	b.n	8006d68 <UART_Start_Receive_IT+0xa4>
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d42:	d10d      	bne.n	8006d60 <UART_Start_Receive_IT+0x9c>
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	691b      	ldr	r3, [r3, #16]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d104      	bne.n	8006d56 <UART_Start_Receive_IT+0x92>
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	227f      	movs	r2, #127	; 0x7f
 8006d50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d54:	e008      	b.n	8006d68 <UART_Start_Receive_IT+0xa4>
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	223f      	movs	r2, #63	; 0x3f
 8006d5a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006d5e:	e003      	b.n	8006d68 <UART_Start_Receive_IT+0xa4>
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2200      	movs	r2, #0
 8006d64:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2222      	movs	r2, #34	; 0x22
 8006d74:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	689a      	ldr	r2, [r3, #8]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f042 0201 	orr.w	r2, r2, #1
 8006d84:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d8e:	d107      	bne.n	8006da0 <UART_Start_Receive_IT+0xdc>
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d103      	bne.n	8006da0 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	4a0c      	ldr	r2, [pc, #48]	; (8006dcc <UART_Start_Receive_IT+0x108>)
 8006d9c:	665a      	str	r2, [r3, #100]	; 0x64
 8006d9e:	e002      	b.n	8006da6 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	4a0b      	ldr	r2, [pc, #44]	; (8006dd0 <UART_Start_Receive_IT+0x10c>)
 8006da4:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8006dbc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3714      	adds	r7, #20
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr
 8006dcc:	08007055 	.word	0x08007055
 8006dd0:	08006f81 	.word	0x08006f81

08006dd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006dea:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	689a      	ldr	r2, [r3, #8]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f022 0201 	bic.w	r2, r2, #1
 8006dfa:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d107      	bne.n	8006e14 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f022 0210 	bic.w	r2, r2, #16
 8006e12:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2220      	movs	r2, #32
 8006e18:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006e26:	bf00      	nop
 8006e28:	370c      	adds	r7, #12
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b084      	sub	sp, #16
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f7ff fc83 	bl	800675c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e56:	bf00      	nop
 8006e58:	3710      	adds	r7, #16
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b083      	sub	sp, #12
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e6a:	2b21      	cmp	r3, #33	; 0x21
 8006e6c:	d12b      	bne.n	8006ec6 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d110      	bne.n	8006e9c <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e88:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e98:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8006e9a:	e014      	b.n	8006ec6 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ea0:	781a      	ldrb	r2, [r3, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	b292      	uxth	r2, r2
 8006ea8:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	3b01      	subs	r3, #1
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8006ec6:	bf00      	nop
 8006ec8:	370c      	adds	r7, #12
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr

08006ed2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006ed2:	b480      	push	{r7}
 8006ed4:	b085      	sub	sp, #20
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ede:	2b21      	cmp	r3, #33	; 0x21
 8006ee0:	d12f      	bne.n	8006f42 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d110      	bne.n	8006f10 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006efc:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f0c:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8006f0e:	e018      	b.n	8006f42 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f14:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	881a      	ldrh	r2, [r3, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f22:	b292      	uxth	r2, r2
 8006f24:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f2a:	1c9a      	adds	r2, r3, #2
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	b29a      	uxth	r2, r3
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8006f42:	bf00      	nop
 8006f44:	3714      	adds	r7, #20
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr

08006f4e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f4e:	b580      	push	{r7, lr}
 8006f50:	b082      	sub	sp, #8
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f64:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2220      	movs	r2, #32
 8006f6a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f7ff fbe8 	bl	8006748 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f78:	bf00      	nop
 8006f7a:	3708      	adds	r7, #8
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006f8e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f94:	2b22      	cmp	r3, #34	; 0x22
 8006f96:	d151      	bne.n	800703c <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006f9e:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006fa0:	89bb      	ldrh	r3, [r7, #12]
 8006fa2:	b2d9      	uxtb	r1, r3
 8006fa4:	89fb      	ldrh	r3, [r7, #14]
 8006fa6:	b2da      	uxtb	r2, r3
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fac:	400a      	ands	r2, r1
 8006fae:	b2d2      	uxtb	r2, r2
 8006fb0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fb6:	1c5a      	adds	r2, r3, #1
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	3b01      	subs	r3, #1
 8006fc6:	b29a      	uxth	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d138      	bne.n	800704c <UART_RxISR_8BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006fe8:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	689a      	ldr	r2, [r3, #8]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 0201 	bic.w	r2, r2, #1
 8006ff8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2220      	movs	r2, #32
 8006ffe:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800700a:	2b01      	cmp	r3, #1
 800700c:	d10f      	bne.n	800702e <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f022 0210 	bic.w	r2, r2, #16
 800701c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007024:	4619      	mov	r1, r3
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f7ff fba2 	bl	8006770 <HAL_UARTEx_RxEventCallback>
 800702c:	e002      	b.n	8007034 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f7f9 ff82 	bl	8000f38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800703a:	e007      	b.n	800704c <UART_RxISR_8BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	699a      	ldr	r2, [r3, #24]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f042 0208 	orr.w	r2, r2, #8
 800704a:	619a      	str	r2, [r3, #24]
}
 800704c:	bf00      	nop
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007062:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007068:	2b22      	cmp	r3, #34	; 0x22
 800706a:	d151      	bne.n	8007110 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007072:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007078:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800707a:	89ba      	ldrh	r2, [r7, #12]
 800707c:	89fb      	ldrh	r3, [r7, #14]
 800707e:	4013      	ands	r3, r2
 8007080:	b29a      	uxth	r2, r3
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800708a:	1c9a      	adds	r2, r3, #2
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007096:	b29b      	uxth	r3, r3
 8007098:	3b01      	subs	r3, #1
 800709a:	b29a      	uxth	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d138      	bne.n	8007120 <UART_RxISR_16BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80070bc:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	689a      	ldr	r2, [r3, #8]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f022 0201 	bic.w	r2, r2, #1
 80070cc:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2220      	movs	r2, #32
 80070d2:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d10f      	bne.n	8007102 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f022 0210 	bic.w	r2, r2, #16
 80070f0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80070f8:	4619      	mov	r1, r3
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f7ff fb38 	bl	8006770 <HAL_UARTEx_RxEventCallback>
 8007100:	e002      	b.n	8007108 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f7f9 ff18 	bl	8000f38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800710e:	e007      	b.n	8007120 <UART_RxISR_16BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	699a      	ldr	r2, [r3, #24]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f042 0208 	orr.w	r2, r2, #8
 800711e:	619a      	str	r2, [r3, #24]
}
 8007120:	bf00      	nop
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007130:	bf00      	nop
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <__errno>:
 800713c:	4b01      	ldr	r3, [pc, #4]	; (8007144 <__errno+0x8>)
 800713e:	6818      	ldr	r0, [r3, #0]
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop
 8007144:	2000000c 	.word	0x2000000c

08007148 <__libc_init_array>:
 8007148:	b570      	push	{r4, r5, r6, lr}
 800714a:	4d0d      	ldr	r5, [pc, #52]	; (8007180 <__libc_init_array+0x38>)
 800714c:	4c0d      	ldr	r4, [pc, #52]	; (8007184 <__libc_init_array+0x3c>)
 800714e:	1b64      	subs	r4, r4, r5
 8007150:	10a4      	asrs	r4, r4, #2
 8007152:	2600      	movs	r6, #0
 8007154:	42a6      	cmp	r6, r4
 8007156:	d109      	bne.n	800716c <__libc_init_array+0x24>
 8007158:	4d0b      	ldr	r5, [pc, #44]	; (8007188 <__libc_init_array+0x40>)
 800715a:	4c0c      	ldr	r4, [pc, #48]	; (800718c <__libc_init_array+0x44>)
 800715c:	f002 fdb2 	bl	8009cc4 <_init>
 8007160:	1b64      	subs	r4, r4, r5
 8007162:	10a4      	asrs	r4, r4, #2
 8007164:	2600      	movs	r6, #0
 8007166:	42a6      	cmp	r6, r4
 8007168:	d105      	bne.n	8007176 <__libc_init_array+0x2e>
 800716a:	bd70      	pop	{r4, r5, r6, pc}
 800716c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007170:	4798      	blx	r3
 8007172:	3601      	adds	r6, #1
 8007174:	e7ee      	b.n	8007154 <__libc_init_array+0xc>
 8007176:	f855 3b04 	ldr.w	r3, [r5], #4
 800717a:	4798      	blx	r3
 800717c:	3601      	adds	r6, #1
 800717e:	e7f2      	b.n	8007166 <__libc_init_array+0x1e>
 8007180:	0800a090 	.word	0x0800a090
 8007184:	0800a090 	.word	0x0800a090
 8007188:	0800a090 	.word	0x0800a090
 800718c:	0800a094 	.word	0x0800a094

08007190 <memcpy>:
 8007190:	440a      	add	r2, r1
 8007192:	4291      	cmp	r1, r2
 8007194:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007198:	d100      	bne.n	800719c <memcpy+0xc>
 800719a:	4770      	bx	lr
 800719c:	b510      	push	{r4, lr}
 800719e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071a6:	4291      	cmp	r1, r2
 80071a8:	d1f9      	bne.n	800719e <memcpy+0xe>
 80071aa:	bd10      	pop	{r4, pc}

080071ac <memset>:
 80071ac:	4402      	add	r2, r0
 80071ae:	4603      	mov	r3, r0
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d100      	bne.n	80071b6 <memset+0xa>
 80071b4:	4770      	bx	lr
 80071b6:	f803 1b01 	strb.w	r1, [r3], #1
 80071ba:	e7f9      	b.n	80071b0 <memset+0x4>

080071bc <iprintf>:
 80071bc:	b40f      	push	{r0, r1, r2, r3}
 80071be:	4b0a      	ldr	r3, [pc, #40]	; (80071e8 <iprintf+0x2c>)
 80071c0:	b513      	push	{r0, r1, r4, lr}
 80071c2:	681c      	ldr	r4, [r3, #0]
 80071c4:	b124      	cbz	r4, 80071d0 <iprintf+0x14>
 80071c6:	69a3      	ldr	r3, [r4, #24]
 80071c8:	b913      	cbnz	r3, 80071d0 <iprintf+0x14>
 80071ca:	4620      	mov	r0, r4
 80071cc:	f000 fa5e 	bl	800768c <__sinit>
 80071d0:	ab05      	add	r3, sp, #20
 80071d2:	9a04      	ldr	r2, [sp, #16]
 80071d4:	68a1      	ldr	r1, [r4, #8]
 80071d6:	9301      	str	r3, [sp, #4]
 80071d8:	4620      	mov	r0, r4
 80071da:	f000 fc2f 	bl	8007a3c <_vfiprintf_r>
 80071de:	b002      	add	sp, #8
 80071e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071e4:	b004      	add	sp, #16
 80071e6:	4770      	bx	lr
 80071e8:	2000000c 	.word	0x2000000c

080071ec <_puts_r>:
 80071ec:	b570      	push	{r4, r5, r6, lr}
 80071ee:	460e      	mov	r6, r1
 80071f0:	4605      	mov	r5, r0
 80071f2:	b118      	cbz	r0, 80071fc <_puts_r+0x10>
 80071f4:	6983      	ldr	r3, [r0, #24]
 80071f6:	b90b      	cbnz	r3, 80071fc <_puts_r+0x10>
 80071f8:	f000 fa48 	bl	800768c <__sinit>
 80071fc:	69ab      	ldr	r3, [r5, #24]
 80071fe:	68ac      	ldr	r4, [r5, #8]
 8007200:	b913      	cbnz	r3, 8007208 <_puts_r+0x1c>
 8007202:	4628      	mov	r0, r5
 8007204:	f000 fa42 	bl	800768c <__sinit>
 8007208:	4b2c      	ldr	r3, [pc, #176]	; (80072bc <_puts_r+0xd0>)
 800720a:	429c      	cmp	r4, r3
 800720c:	d120      	bne.n	8007250 <_puts_r+0x64>
 800720e:	686c      	ldr	r4, [r5, #4]
 8007210:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007212:	07db      	lsls	r3, r3, #31
 8007214:	d405      	bmi.n	8007222 <_puts_r+0x36>
 8007216:	89a3      	ldrh	r3, [r4, #12]
 8007218:	0598      	lsls	r0, r3, #22
 800721a:	d402      	bmi.n	8007222 <_puts_r+0x36>
 800721c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800721e:	f000 fad3 	bl	80077c8 <__retarget_lock_acquire_recursive>
 8007222:	89a3      	ldrh	r3, [r4, #12]
 8007224:	0719      	lsls	r1, r3, #28
 8007226:	d51d      	bpl.n	8007264 <_puts_r+0x78>
 8007228:	6923      	ldr	r3, [r4, #16]
 800722a:	b1db      	cbz	r3, 8007264 <_puts_r+0x78>
 800722c:	3e01      	subs	r6, #1
 800722e:	68a3      	ldr	r3, [r4, #8]
 8007230:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007234:	3b01      	subs	r3, #1
 8007236:	60a3      	str	r3, [r4, #8]
 8007238:	bb39      	cbnz	r1, 800728a <_puts_r+0x9e>
 800723a:	2b00      	cmp	r3, #0
 800723c:	da38      	bge.n	80072b0 <_puts_r+0xc4>
 800723e:	4622      	mov	r2, r4
 8007240:	210a      	movs	r1, #10
 8007242:	4628      	mov	r0, r5
 8007244:	f000 f848 	bl	80072d8 <__swbuf_r>
 8007248:	3001      	adds	r0, #1
 800724a:	d011      	beq.n	8007270 <_puts_r+0x84>
 800724c:	250a      	movs	r5, #10
 800724e:	e011      	b.n	8007274 <_puts_r+0x88>
 8007250:	4b1b      	ldr	r3, [pc, #108]	; (80072c0 <_puts_r+0xd4>)
 8007252:	429c      	cmp	r4, r3
 8007254:	d101      	bne.n	800725a <_puts_r+0x6e>
 8007256:	68ac      	ldr	r4, [r5, #8]
 8007258:	e7da      	b.n	8007210 <_puts_r+0x24>
 800725a:	4b1a      	ldr	r3, [pc, #104]	; (80072c4 <_puts_r+0xd8>)
 800725c:	429c      	cmp	r4, r3
 800725e:	bf08      	it	eq
 8007260:	68ec      	ldreq	r4, [r5, #12]
 8007262:	e7d5      	b.n	8007210 <_puts_r+0x24>
 8007264:	4621      	mov	r1, r4
 8007266:	4628      	mov	r0, r5
 8007268:	f000 f888 	bl	800737c <__swsetup_r>
 800726c:	2800      	cmp	r0, #0
 800726e:	d0dd      	beq.n	800722c <_puts_r+0x40>
 8007270:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007274:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007276:	07da      	lsls	r2, r3, #31
 8007278:	d405      	bmi.n	8007286 <_puts_r+0x9a>
 800727a:	89a3      	ldrh	r3, [r4, #12]
 800727c:	059b      	lsls	r3, r3, #22
 800727e:	d402      	bmi.n	8007286 <_puts_r+0x9a>
 8007280:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007282:	f000 faa2 	bl	80077ca <__retarget_lock_release_recursive>
 8007286:	4628      	mov	r0, r5
 8007288:	bd70      	pop	{r4, r5, r6, pc}
 800728a:	2b00      	cmp	r3, #0
 800728c:	da04      	bge.n	8007298 <_puts_r+0xac>
 800728e:	69a2      	ldr	r2, [r4, #24]
 8007290:	429a      	cmp	r2, r3
 8007292:	dc06      	bgt.n	80072a2 <_puts_r+0xb6>
 8007294:	290a      	cmp	r1, #10
 8007296:	d004      	beq.n	80072a2 <_puts_r+0xb6>
 8007298:	6823      	ldr	r3, [r4, #0]
 800729a:	1c5a      	adds	r2, r3, #1
 800729c:	6022      	str	r2, [r4, #0]
 800729e:	7019      	strb	r1, [r3, #0]
 80072a0:	e7c5      	b.n	800722e <_puts_r+0x42>
 80072a2:	4622      	mov	r2, r4
 80072a4:	4628      	mov	r0, r5
 80072a6:	f000 f817 	bl	80072d8 <__swbuf_r>
 80072aa:	3001      	adds	r0, #1
 80072ac:	d1bf      	bne.n	800722e <_puts_r+0x42>
 80072ae:	e7df      	b.n	8007270 <_puts_r+0x84>
 80072b0:	6823      	ldr	r3, [r4, #0]
 80072b2:	250a      	movs	r5, #10
 80072b4:	1c5a      	adds	r2, r3, #1
 80072b6:	6022      	str	r2, [r4, #0]
 80072b8:	701d      	strb	r5, [r3, #0]
 80072ba:	e7db      	b.n	8007274 <_puts_r+0x88>
 80072bc:	08009e04 	.word	0x08009e04
 80072c0:	08009e24 	.word	0x08009e24
 80072c4:	08009de4 	.word	0x08009de4

080072c8 <puts>:
 80072c8:	4b02      	ldr	r3, [pc, #8]	; (80072d4 <puts+0xc>)
 80072ca:	4601      	mov	r1, r0
 80072cc:	6818      	ldr	r0, [r3, #0]
 80072ce:	f7ff bf8d 	b.w	80071ec <_puts_r>
 80072d2:	bf00      	nop
 80072d4:	2000000c 	.word	0x2000000c

080072d8 <__swbuf_r>:
 80072d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072da:	460e      	mov	r6, r1
 80072dc:	4614      	mov	r4, r2
 80072de:	4605      	mov	r5, r0
 80072e0:	b118      	cbz	r0, 80072ea <__swbuf_r+0x12>
 80072e2:	6983      	ldr	r3, [r0, #24]
 80072e4:	b90b      	cbnz	r3, 80072ea <__swbuf_r+0x12>
 80072e6:	f000 f9d1 	bl	800768c <__sinit>
 80072ea:	4b21      	ldr	r3, [pc, #132]	; (8007370 <__swbuf_r+0x98>)
 80072ec:	429c      	cmp	r4, r3
 80072ee:	d12b      	bne.n	8007348 <__swbuf_r+0x70>
 80072f0:	686c      	ldr	r4, [r5, #4]
 80072f2:	69a3      	ldr	r3, [r4, #24]
 80072f4:	60a3      	str	r3, [r4, #8]
 80072f6:	89a3      	ldrh	r3, [r4, #12]
 80072f8:	071a      	lsls	r2, r3, #28
 80072fa:	d52f      	bpl.n	800735c <__swbuf_r+0x84>
 80072fc:	6923      	ldr	r3, [r4, #16]
 80072fe:	b36b      	cbz	r3, 800735c <__swbuf_r+0x84>
 8007300:	6923      	ldr	r3, [r4, #16]
 8007302:	6820      	ldr	r0, [r4, #0]
 8007304:	1ac0      	subs	r0, r0, r3
 8007306:	6963      	ldr	r3, [r4, #20]
 8007308:	b2f6      	uxtb	r6, r6
 800730a:	4283      	cmp	r3, r0
 800730c:	4637      	mov	r7, r6
 800730e:	dc04      	bgt.n	800731a <__swbuf_r+0x42>
 8007310:	4621      	mov	r1, r4
 8007312:	4628      	mov	r0, r5
 8007314:	f000 f926 	bl	8007564 <_fflush_r>
 8007318:	bb30      	cbnz	r0, 8007368 <__swbuf_r+0x90>
 800731a:	68a3      	ldr	r3, [r4, #8]
 800731c:	3b01      	subs	r3, #1
 800731e:	60a3      	str	r3, [r4, #8]
 8007320:	6823      	ldr	r3, [r4, #0]
 8007322:	1c5a      	adds	r2, r3, #1
 8007324:	6022      	str	r2, [r4, #0]
 8007326:	701e      	strb	r6, [r3, #0]
 8007328:	6963      	ldr	r3, [r4, #20]
 800732a:	3001      	adds	r0, #1
 800732c:	4283      	cmp	r3, r0
 800732e:	d004      	beq.n	800733a <__swbuf_r+0x62>
 8007330:	89a3      	ldrh	r3, [r4, #12]
 8007332:	07db      	lsls	r3, r3, #31
 8007334:	d506      	bpl.n	8007344 <__swbuf_r+0x6c>
 8007336:	2e0a      	cmp	r6, #10
 8007338:	d104      	bne.n	8007344 <__swbuf_r+0x6c>
 800733a:	4621      	mov	r1, r4
 800733c:	4628      	mov	r0, r5
 800733e:	f000 f911 	bl	8007564 <_fflush_r>
 8007342:	b988      	cbnz	r0, 8007368 <__swbuf_r+0x90>
 8007344:	4638      	mov	r0, r7
 8007346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007348:	4b0a      	ldr	r3, [pc, #40]	; (8007374 <__swbuf_r+0x9c>)
 800734a:	429c      	cmp	r4, r3
 800734c:	d101      	bne.n	8007352 <__swbuf_r+0x7a>
 800734e:	68ac      	ldr	r4, [r5, #8]
 8007350:	e7cf      	b.n	80072f2 <__swbuf_r+0x1a>
 8007352:	4b09      	ldr	r3, [pc, #36]	; (8007378 <__swbuf_r+0xa0>)
 8007354:	429c      	cmp	r4, r3
 8007356:	bf08      	it	eq
 8007358:	68ec      	ldreq	r4, [r5, #12]
 800735a:	e7ca      	b.n	80072f2 <__swbuf_r+0x1a>
 800735c:	4621      	mov	r1, r4
 800735e:	4628      	mov	r0, r5
 8007360:	f000 f80c 	bl	800737c <__swsetup_r>
 8007364:	2800      	cmp	r0, #0
 8007366:	d0cb      	beq.n	8007300 <__swbuf_r+0x28>
 8007368:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800736c:	e7ea      	b.n	8007344 <__swbuf_r+0x6c>
 800736e:	bf00      	nop
 8007370:	08009e04 	.word	0x08009e04
 8007374:	08009e24 	.word	0x08009e24
 8007378:	08009de4 	.word	0x08009de4

0800737c <__swsetup_r>:
 800737c:	4b32      	ldr	r3, [pc, #200]	; (8007448 <__swsetup_r+0xcc>)
 800737e:	b570      	push	{r4, r5, r6, lr}
 8007380:	681d      	ldr	r5, [r3, #0]
 8007382:	4606      	mov	r6, r0
 8007384:	460c      	mov	r4, r1
 8007386:	b125      	cbz	r5, 8007392 <__swsetup_r+0x16>
 8007388:	69ab      	ldr	r3, [r5, #24]
 800738a:	b913      	cbnz	r3, 8007392 <__swsetup_r+0x16>
 800738c:	4628      	mov	r0, r5
 800738e:	f000 f97d 	bl	800768c <__sinit>
 8007392:	4b2e      	ldr	r3, [pc, #184]	; (800744c <__swsetup_r+0xd0>)
 8007394:	429c      	cmp	r4, r3
 8007396:	d10f      	bne.n	80073b8 <__swsetup_r+0x3c>
 8007398:	686c      	ldr	r4, [r5, #4]
 800739a:	89a3      	ldrh	r3, [r4, #12]
 800739c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80073a0:	0719      	lsls	r1, r3, #28
 80073a2:	d42c      	bmi.n	80073fe <__swsetup_r+0x82>
 80073a4:	06dd      	lsls	r5, r3, #27
 80073a6:	d411      	bmi.n	80073cc <__swsetup_r+0x50>
 80073a8:	2309      	movs	r3, #9
 80073aa:	6033      	str	r3, [r6, #0]
 80073ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80073b0:	81a3      	strh	r3, [r4, #12]
 80073b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073b6:	e03e      	b.n	8007436 <__swsetup_r+0xba>
 80073b8:	4b25      	ldr	r3, [pc, #148]	; (8007450 <__swsetup_r+0xd4>)
 80073ba:	429c      	cmp	r4, r3
 80073bc:	d101      	bne.n	80073c2 <__swsetup_r+0x46>
 80073be:	68ac      	ldr	r4, [r5, #8]
 80073c0:	e7eb      	b.n	800739a <__swsetup_r+0x1e>
 80073c2:	4b24      	ldr	r3, [pc, #144]	; (8007454 <__swsetup_r+0xd8>)
 80073c4:	429c      	cmp	r4, r3
 80073c6:	bf08      	it	eq
 80073c8:	68ec      	ldreq	r4, [r5, #12]
 80073ca:	e7e6      	b.n	800739a <__swsetup_r+0x1e>
 80073cc:	0758      	lsls	r0, r3, #29
 80073ce:	d512      	bpl.n	80073f6 <__swsetup_r+0x7a>
 80073d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073d2:	b141      	cbz	r1, 80073e6 <__swsetup_r+0x6a>
 80073d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073d8:	4299      	cmp	r1, r3
 80073da:	d002      	beq.n	80073e2 <__swsetup_r+0x66>
 80073dc:	4630      	mov	r0, r6
 80073de:	f000 fa59 	bl	8007894 <_free_r>
 80073e2:	2300      	movs	r3, #0
 80073e4:	6363      	str	r3, [r4, #52]	; 0x34
 80073e6:	89a3      	ldrh	r3, [r4, #12]
 80073e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80073ec:	81a3      	strh	r3, [r4, #12]
 80073ee:	2300      	movs	r3, #0
 80073f0:	6063      	str	r3, [r4, #4]
 80073f2:	6923      	ldr	r3, [r4, #16]
 80073f4:	6023      	str	r3, [r4, #0]
 80073f6:	89a3      	ldrh	r3, [r4, #12]
 80073f8:	f043 0308 	orr.w	r3, r3, #8
 80073fc:	81a3      	strh	r3, [r4, #12]
 80073fe:	6923      	ldr	r3, [r4, #16]
 8007400:	b94b      	cbnz	r3, 8007416 <__swsetup_r+0x9a>
 8007402:	89a3      	ldrh	r3, [r4, #12]
 8007404:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800740c:	d003      	beq.n	8007416 <__swsetup_r+0x9a>
 800740e:	4621      	mov	r1, r4
 8007410:	4630      	mov	r0, r6
 8007412:	f000 f9ff 	bl	8007814 <__smakebuf_r>
 8007416:	89a0      	ldrh	r0, [r4, #12]
 8007418:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800741c:	f010 0301 	ands.w	r3, r0, #1
 8007420:	d00a      	beq.n	8007438 <__swsetup_r+0xbc>
 8007422:	2300      	movs	r3, #0
 8007424:	60a3      	str	r3, [r4, #8]
 8007426:	6963      	ldr	r3, [r4, #20]
 8007428:	425b      	negs	r3, r3
 800742a:	61a3      	str	r3, [r4, #24]
 800742c:	6923      	ldr	r3, [r4, #16]
 800742e:	b943      	cbnz	r3, 8007442 <__swsetup_r+0xc6>
 8007430:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007434:	d1ba      	bne.n	80073ac <__swsetup_r+0x30>
 8007436:	bd70      	pop	{r4, r5, r6, pc}
 8007438:	0781      	lsls	r1, r0, #30
 800743a:	bf58      	it	pl
 800743c:	6963      	ldrpl	r3, [r4, #20]
 800743e:	60a3      	str	r3, [r4, #8]
 8007440:	e7f4      	b.n	800742c <__swsetup_r+0xb0>
 8007442:	2000      	movs	r0, #0
 8007444:	e7f7      	b.n	8007436 <__swsetup_r+0xba>
 8007446:	bf00      	nop
 8007448:	2000000c 	.word	0x2000000c
 800744c:	08009e04 	.word	0x08009e04
 8007450:	08009e24 	.word	0x08009e24
 8007454:	08009de4 	.word	0x08009de4

08007458 <__sflush_r>:
 8007458:	898a      	ldrh	r2, [r1, #12]
 800745a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800745e:	4605      	mov	r5, r0
 8007460:	0710      	lsls	r0, r2, #28
 8007462:	460c      	mov	r4, r1
 8007464:	d458      	bmi.n	8007518 <__sflush_r+0xc0>
 8007466:	684b      	ldr	r3, [r1, #4]
 8007468:	2b00      	cmp	r3, #0
 800746a:	dc05      	bgt.n	8007478 <__sflush_r+0x20>
 800746c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800746e:	2b00      	cmp	r3, #0
 8007470:	dc02      	bgt.n	8007478 <__sflush_r+0x20>
 8007472:	2000      	movs	r0, #0
 8007474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800747a:	2e00      	cmp	r6, #0
 800747c:	d0f9      	beq.n	8007472 <__sflush_r+0x1a>
 800747e:	2300      	movs	r3, #0
 8007480:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007484:	682f      	ldr	r7, [r5, #0]
 8007486:	602b      	str	r3, [r5, #0]
 8007488:	d032      	beq.n	80074f0 <__sflush_r+0x98>
 800748a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800748c:	89a3      	ldrh	r3, [r4, #12]
 800748e:	075a      	lsls	r2, r3, #29
 8007490:	d505      	bpl.n	800749e <__sflush_r+0x46>
 8007492:	6863      	ldr	r3, [r4, #4]
 8007494:	1ac0      	subs	r0, r0, r3
 8007496:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007498:	b10b      	cbz	r3, 800749e <__sflush_r+0x46>
 800749a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800749c:	1ac0      	subs	r0, r0, r3
 800749e:	2300      	movs	r3, #0
 80074a0:	4602      	mov	r2, r0
 80074a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074a4:	6a21      	ldr	r1, [r4, #32]
 80074a6:	4628      	mov	r0, r5
 80074a8:	47b0      	blx	r6
 80074aa:	1c43      	adds	r3, r0, #1
 80074ac:	89a3      	ldrh	r3, [r4, #12]
 80074ae:	d106      	bne.n	80074be <__sflush_r+0x66>
 80074b0:	6829      	ldr	r1, [r5, #0]
 80074b2:	291d      	cmp	r1, #29
 80074b4:	d82c      	bhi.n	8007510 <__sflush_r+0xb8>
 80074b6:	4a2a      	ldr	r2, [pc, #168]	; (8007560 <__sflush_r+0x108>)
 80074b8:	40ca      	lsrs	r2, r1
 80074ba:	07d6      	lsls	r6, r2, #31
 80074bc:	d528      	bpl.n	8007510 <__sflush_r+0xb8>
 80074be:	2200      	movs	r2, #0
 80074c0:	6062      	str	r2, [r4, #4]
 80074c2:	04d9      	lsls	r1, r3, #19
 80074c4:	6922      	ldr	r2, [r4, #16]
 80074c6:	6022      	str	r2, [r4, #0]
 80074c8:	d504      	bpl.n	80074d4 <__sflush_r+0x7c>
 80074ca:	1c42      	adds	r2, r0, #1
 80074cc:	d101      	bne.n	80074d2 <__sflush_r+0x7a>
 80074ce:	682b      	ldr	r3, [r5, #0]
 80074d0:	b903      	cbnz	r3, 80074d4 <__sflush_r+0x7c>
 80074d2:	6560      	str	r0, [r4, #84]	; 0x54
 80074d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074d6:	602f      	str	r7, [r5, #0]
 80074d8:	2900      	cmp	r1, #0
 80074da:	d0ca      	beq.n	8007472 <__sflush_r+0x1a>
 80074dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074e0:	4299      	cmp	r1, r3
 80074e2:	d002      	beq.n	80074ea <__sflush_r+0x92>
 80074e4:	4628      	mov	r0, r5
 80074e6:	f000 f9d5 	bl	8007894 <_free_r>
 80074ea:	2000      	movs	r0, #0
 80074ec:	6360      	str	r0, [r4, #52]	; 0x34
 80074ee:	e7c1      	b.n	8007474 <__sflush_r+0x1c>
 80074f0:	6a21      	ldr	r1, [r4, #32]
 80074f2:	2301      	movs	r3, #1
 80074f4:	4628      	mov	r0, r5
 80074f6:	47b0      	blx	r6
 80074f8:	1c41      	adds	r1, r0, #1
 80074fa:	d1c7      	bne.n	800748c <__sflush_r+0x34>
 80074fc:	682b      	ldr	r3, [r5, #0]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d0c4      	beq.n	800748c <__sflush_r+0x34>
 8007502:	2b1d      	cmp	r3, #29
 8007504:	d001      	beq.n	800750a <__sflush_r+0xb2>
 8007506:	2b16      	cmp	r3, #22
 8007508:	d101      	bne.n	800750e <__sflush_r+0xb6>
 800750a:	602f      	str	r7, [r5, #0]
 800750c:	e7b1      	b.n	8007472 <__sflush_r+0x1a>
 800750e:	89a3      	ldrh	r3, [r4, #12]
 8007510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007514:	81a3      	strh	r3, [r4, #12]
 8007516:	e7ad      	b.n	8007474 <__sflush_r+0x1c>
 8007518:	690f      	ldr	r7, [r1, #16]
 800751a:	2f00      	cmp	r7, #0
 800751c:	d0a9      	beq.n	8007472 <__sflush_r+0x1a>
 800751e:	0793      	lsls	r3, r2, #30
 8007520:	680e      	ldr	r6, [r1, #0]
 8007522:	bf08      	it	eq
 8007524:	694b      	ldreq	r3, [r1, #20]
 8007526:	600f      	str	r7, [r1, #0]
 8007528:	bf18      	it	ne
 800752a:	2300      	movne	r3, #0
 800752c:	eba6 0807 	sub.w	r8, r6, r7
 8007530:	608b      	str	r3, [r1, #8]
 8007532:	f1b8 0f00 	cmp.w	r8, #0
 8007536:	dd9c      	ble.n	8007472 <__sflush_r+0x1a>
 8007538:	6a21      	ldr	r1, [r4, #32]
 800753a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800753c:	4643      	mov	r3, r8
 800753e:	463a      	mov	r2, r7
 8007540:	4628      	mov	r0, r5
 8007542:	47b0      	blx	r6
 8007544:	2800      	cmp	r0, #0
 8007546:	dc06      	bgt.n	8007556 <__sflush_r+0xfe>
 8007548:	89a3      	ldrh	r3, [r4, #12]
 800754a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800754e:	81a3      	strh	r3, [r4, #12]
 8007550:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007554:	e78e      	b.n	8007474 <__sflush_r+0x1c>
 8007556:	4407      	add	r7, r0
 8007558:	eba8 0800 	sub.w	r8, r8, r0
 800755c:	e7e9      	b.n	8007532 <__sflush_r+0xda>
 800755e:	bf00      	nop
 8007560:	20400001 	.word	0x20400001

08007564 <_fflush_r>:
 8007564:	b538      	push	{r3, r4, r5, lr}
 8007566:	690b      	ldr	r3, [r1, #16]
 8007568:	4605      	mov	r5, r0
 800756a:	460c      	mov	r4, r1
 800756c:	b913      	cbnz	r3, 8007574 <_fflush_r+0x10>
 800756e:	2500      	movs	r5, #0
 8007570:	4628      	mov	r0, r5
 8007572:	bd38      	pop	{r3, r4, r5, pc}
 8007574:	b118      	cbz	r0, 800757e <_fflush_r+0x1a>
 8007576:	6983      	ldr	r3, [r0, #24]
 8007578:	b90b      	cbnz	r3, 800757e <_fflush_r+0x1a>
 800757a:	f000 f887 	bl	800768c <__sinit>
 800757e:	4b14      	ldr	r3, [pc, #80]	; (80075d0 <_fflush_r+0x6c>)
 8007580:	429c      	cmp	r4, r3
 8007582:	d11b      	bne.n	80075bc <_fflush_r+0x58>
 8007584:	686c      	ldr	r4, [r5, #4]
 8007586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d0ef      	beq.n	800756e <_fflush_r+0xa>
 800758e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007590:	07d0      	lsls	r0, r2, #31
 8007592:	d404      	bmi.n	800759e <_fflush_r+0x3a>
 8007594:	0599      	lsls	r1, r3, #22
 8007596:	d402      	bmi.n	800759e <_fflush_r+0x3a>
 8007598:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800759a:	f000 f915 	bl	80077c8 <__retarget_lock_acquire_recursive>
 800759e:	4628      	mov	r0, r5
 80075a0:	4621      	mov	r1, r4
 80075a2:	f7ff ff59 	bl	8007458 <__sflush_r>
 80075a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075a8:	07da      	lsls	r2, r3, #31
 80075aa:	4605      	mov	r5, r0
 80075ac:	d4e0      	bmi.n	8007570 <_fflush_r+0xc>
 80075ae:	89a3      	ldrh	r3, [r4, #12]
 80075b0:	059b      	lsls	r3, r3, #22
 80075b2:	d4dd      	bmi.n	8007570 <_fflush_r+0xc>
 80075b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075b6:	f000 f908 	bl	80077ca <__retarget_lock_release_recursive>
 80075ba:	e7d9      	b.n	8007570 <_fflush_r+0xc>
 80075bc:	4b05      	ldr	r3, [pc, #20]	; (80075d4 <_fflush_r+0x70>)
 80075be:	429c      	cmp	r4, r3
 80075c0:	d101      	bne.n	80075c6 <_fflush_r+0x62>
 80075c2:	68ac      	ldr	r4, [r5, #8]
 80075c4:	e7df      	b.n	8007586 <_fflush_r+0x22>
 80075c6:	4b04      	ldr	r3, [pc, #16]	; (80075d8 <_fflush_r+0x74>)
 80075c8:	429c      	cmp	r4, r3
 80075ca:	bf08      	it	eq
 80075cc:	68ec      	ldreq	r4, [r5, #12]
 80075ce:	e7da      	b.n	8007586 <_fflush_r+0x22>
 80075d0:	08009e04 	.word	0x08009e04
 80075d4:	08009e24 	.word	0x08009e24
 80075d8:	08009de4 	.word	0x08009de4

080075dc <std>:
 80075dc:	2300      	movs	r3, #0
 80075de:	b510      	push	{r4, lr}
 80075e0:	4604      	mov	r4, r0
 80075e2:	e9c0 3300 	strd	r3, r3, [r0]
 80075e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075ea:	6083      	str	r3, [r0, #8]
 80075ec:	8181      	strh	r1, [r0, #12]
 80075ee:	6643      	str	r3, [r0, #100]	; 0x64
 80075f0:	81c2      	strh	r2, [r0, #14]
 80075f2:	6183      	str	r3, [r0, #24]
 80075f4:	4619      	mov	r1, r3
 80075f6:	2208      	movs	r2, #8
 80075f8:	305c      	adds	r0, #92	; 0x5c
 80075fa:	f7ff fdd7 	bl	80071ac <memset>
 80075fe:	4b05      	ldr	r3, [pc, #20]	; (8007614 <std+0x38>)
 8007600:	6263      	str	r3, [r4, #36]	; 0x24
 8007602:	4b05      	ldr	r3, [pc, #20]	; (8007618 <std+0x3c>)
 8007604:	62a3      	str	r3, [r4, #40]	; 0x28
 8007606:	4b05      	ldr	r3, [pc, #20]	; (800761c <std+0x40>)
 8007608:	62e3      	str	r3, [r4, #44]	; 0x2c
 800760a:	4b05      	ldr	r3, [pc, #20]	; (8007620 <std+0x44>)
 800760c:	6224      	str	r4, [r4, #32]
 800760e:	6323      	str	r3, [r4, #48]	; 0x30
 8007610:	bd10      	pop	{r4, pc}
 8007612:	bf00      	nop
 8007614:	08007fe5 	.word	0x08007fe5
 8007618:	08008007 	.word	0x08008007
 800761c:	0800803f 	.word	0x0800803f
 8007620:	08008063 	.word	0x08008063

08007624 <_cleanup_r>:
 8007624:	4901      	ldr	r1, [pc, #4]	; (800762c <_cleanup_r+0x8>)
 8007626:	f000 b8af 	b.w	8007788 <_fwalk_reent>
 800762a:	bf00      	nop
 800762c:	08007565 	.word	0x08007565

08007630 <__sfmoreglue>:
 8007630:	b570      	push	{r4, r5, r6, lr}
 8007632:	1e4a      	subs	r2, r1, #1
 8007634:	2568      	movs	r5, #104	; 0x68
 8007636:	4355      	muls	r5, r2
 8007638:	460e      	mov	r6, r1
 800763a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800763e:	f000 f979 	bl	8007934 <_malloc_r>
 8007642:	4604      	mov	r4, r0
 8007644:	b140      	cbz	r0, 8007658 <__sfmoreglue+0x28>
 8007646:	2100      	movs	r1, #0
 8007648:	e9c0 1600 	strd	r1, r6, [r0]
 800764c:	300c      	adds	r0, #12
 800764e:	60a0      	str	r0, [r4, #8]
 8007650:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007654:	f7ff fdaa 	bl	80071ac <memset>
 8007658:	4620      	mov	r0, r4
 800765a:	bd70      	pop	{r4, r5, r6, pc}

0800765c <__sfp_lock_acquire>:
 800765c:	4801      	ldr	r0, [pc, #4]	; (8007664 <__sfp_lock_acquire+0x8>)
 800765e:	f000 b8b3 	b.w	80077c8 <__retarget_lock_acquire_recursive>
 8007662:	bf00      	nop
 8007664:	200004a0 	.word	0x200004a0

08007668 <__sfp_lock_release>:
 8007668:	4801      	ldr	r0, [pc, #4]	; (8007670 <__sfp_lock_release+0x8>)
 800766a:	f000 b8ae 	b.w	80077ca <__retarget_lock_release_recursive>
 800766e:	bf00      	nop
 8007670:	200004a0 	.word	0x200004a0

08007674 <__sinit_lock_acquire>:
 8007674:	4801      	ldr	r0, [pc, #4]	; (800767c <__sinit_lock_acquire+0x8>)
 8007676:	f000 b8a7 	b.w	80077c8 <__retarget_lock_acquire_recursive>
 800767a:	bf00      	nop
 800767c:	2000049b 	.word	0x2000049b

08007680 <__sinit_lock_release>:
 8007680:	4801      	ldr	r0, [pc, #4]	; (8007688 <__sinit_lock_release+0x8>)
 8007682:	f000 b8a2 	b.w	80077ca <__retarget_lock_release_recursive>
 8007686:	bf00      	nop
 8007688:	2000049b 	.word	0x2000049b

0800768c <__sinit>:
 800768c:	b510      	push	{r4, lr}
 800768e:	4604      	mov	r4, r0
 8007690:	f7ff fff0 	bl	8007674 <__sinit_lock_acquire>
 8007694:	69a3      	ldr	r3, [r4, #24]
 8007696:	b11b      	cbz	r3, 80076a0 <__sinit+0x14>
 8007698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800769c:	f7ff bff0 	b.w	8007680 <__sinit_lock_release>
 80076a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80076a4:	6523      	str	r3, [r4, #80]	; 0x50
 80076a6:	4b13      	ldr	r3, [pc, #76]	; (80076f4 <__sinit+0x68>)
 80076a8:	4a13      	ldr	r2, [pc, #76]	; (80076f8 <__sinit+0x6c>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80076ae:	42a3      	cmp	r3, r4
 80076b0:	bf04      	itt	eq
 80076b2:	2301      	moveq	r3, #1
 80076b4:	61a3      	streq	r3, [r4, #24]
 80076b6:	4620      	mov	r0, r4
 80076b8:	f000 f820 	bl	80076fc <__sfp>
 80076bc:	6060      	str	r0, [r4, #4]
 80076be:	4620      	mov	r0, r4
 80076c0:	f000 f81c 	bl	80076fc <__sfp>
 80076c4:	60a0      	str	r0, [r4, #8]
 80076c6:	4620      	mov	r0, r4
 80076c8:	f000 f818 	bl	80076fc <__sfp>
 80076cc:	2200      	movs	r2, #0
 80076ce:	60e0      	str	r0, [r4, #12]
 80076d0:	2104      	movs	r1, #4
 80076d2:	6860      	ldr	r0, [r4, #4]
 80076d4:	f7ff ff82 	bl	80075dc <std>
 80076d8:	68a0      	ldr	r0, [r4, #8]
 80076da:	2201      	movs	r2, #1
 80076dc:	2109      	movs	r1, #9
 80076de:	f7ff ff7d 	bl	80075dc <std>
 80076e2:	68e0      	ldr	r0, [r4, #12]
 80076e4:	2202      	movs	r2, #2
 80076e6:	2112      	movs	r1, #18
 80076e8:	f7ff ff78 	bl	80075dc <std>
 80076ec:	2301      	movs	r3, #1
 80076ee:	61a3      	str	r3, [r4, #24]
 80076f0:	e7d2      	b.n	8007698 <__sinit+0xc>
 80076f2:	bf00      	nop
 80076f4:	08009de0 	.word	0x08009de0
 80076f8:	08007625 	.word	0x08007625

080076fc <__sfp>:
 80076fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076fe:	4607      	mov	r7, r0
 8007700:	f7ff ffac 	bl	800765c <__sfp_lock_acquire>
 8007704:	4b1e      	ldr	r3, [pc, #120]	; (8007780 <__sfp+0x84>)
 8007706:	681e      	ldr	r6, [r3, #0]
 8007708:	69b3      	ldr	r3, [r6, #24]
 800770a:	b913      	cbnz	r3, 8007712 <__sfp+0x16>
 800770c:	4630      	mov	r0, r6
 800770e:	f7ff ffbd 	bl	800768c <__sinit>
 8007712:	3648      	adds	r6, #72	; 0x48
 8007714:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007718:	3b01      	subs	r3, #1
 800771a:	d503      	bpl.n	8007724 <__sfp+0x28>
 800771c:	6833      	ldr	r3, [r6, #0]
 800771e:	b30b      	cbz	r3, 8007764 <__sfp+0x68>
 8007720:	6836      	ldr	r6, [r6, #0]
 8007722:	e7f7      	b.n	8007714 <__sfp+0x18>
 8007724:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007728:	b9d5      	cbnz	r5, 8007760 <__sfp+0x64>
 800772a:	4b16      	ldr	r3, [pc, #88]	; (8007784 <__sfp+0x88>)
 800772c:	60e3      	str	r3, [r4, #12]
 800772e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007732:	6665      	str	r5, [r4, #100]	; 0x64
 8007734:	f000 f847 	bl	80077c6 <__retarget_lock_init_recursive>
 8007738:	f7ff ff96 	bl	8007668 <__sfp_lock_release>
 800773c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007740:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007744:	6025      	str	r5, [r4, #0]
 8007746:	61a5      	str	r5, [r4, #24]
 8007748:	2208      	movs	r2, #8
 800774a:	4629      	mov	r1, r5
 800774c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007750:	f7ff fd2c 	bl	80071ac <memset>
 8007754:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007758:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800775c:	4620      	mov	r0, r4
 800775e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007760:	3468      	adds	r4, #104	; 0x68
 8007762:	e7d9      	b.n	8007718 <__sfp+0x1c>
 8007764:	2104      	movs	r1, #4
 8007766:	4638      	mov	r0, r7
 8007768:	f7ff ff62 	bl	8007630 <__sfmoreglue>
 800776c:	4604      	mov	r4, r0
 800776e:	6030      	str	r0, [r6, #0]
 8007770:	2800      	cmp	r0, #0
 8007772:	d1d5      	bne.n	8007720 <__sfp+0x24>
 8007774:	f7ff ff78 	bl	8007668 <__sfp_lock_release>
 8007778:	230c      	movs	r3, #12
 800777a:	603b      	str	r3, [r7, #0]
 800777c:	e7ee      	b.n	800775c <__sfp+0x60>
 800777e:	bf00      	nop
 8007780:	08009de0 	.word	0x08009de0
 8007784:	ffff0001 	.word	0xffff0001

08007788 <_fwalk_reent>:
 8007788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800778c:	4606      	mov	r6, r0
 800778e:	4688      	mov	r8, r1
 8007790:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007794:	2700      	movs	r7, #0
 8007796:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800779a:	f1b9 0901 	subs.w	r9, r9, #1
 800779e:	d505      	bpl.n	80077ac <_fwalk_reent+0x24>
 80077a0:	6824      	ldr	r4, [r4, #0]
 80077a2:	2c00      	cmp	r4, #0
 80077a4:	d1f7      	bne.n	8007796 <_fwalk_reent+0xe>
 80077a6:	4638      	mov	r0, r7
 80077a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ac:	89ab      	ldrh	r3, [r5, #12]
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d907      	bls.n	80077c2 <_fwalk_reent+0x3a>
 80077b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077b6:	3301      	adds	r3, #1
 80077b8:	d003      	beq.n	80077c2 <_fwalk_reent+0x3a>
 80077ba:	4629      	mov	r1, r5
 80077bc:	4630      	mov	r0, r6
 80077be:	47c0      	blx	r8
 80077c0:	4307      	orrs	r7, r0
 80077c2:	3568      	adds	r5, #104	; 0x68
 80077c4:	e7e9      	b.n	800779a <_fwalk_reent+0x12>

080077c6 <__retarget_lock_init_recursive>:
 80077c6:	4770      	bx	lr

080077c8 <__retarget_lock_acquire_recursive>:
 80077c8:	4770      	bx	lr

080077ca <__retarget_lock_release_recursive>:
 80077ca:	4770      	bx	lr

080077cc <__swhatbuf_r>:
 80077cc:	b570      	push	{r4, r5, r6, lr}
 80077ce:	460e      	mov	r6, r1
 80077d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077d4:	2900      	cmp	r1, #0
 80077d6:	b096      	sub	sp, #88	; 0x58
 80077d8:	4614      	mov	r4, r2
 80077da:	461d      	mov	r5, r3
 80077dc:	da07      	bge.n	80077ee <__swhatbuf_r+0x22>
 80077de:	2300      	movs	r3, #0
 80077e0:	602b      	str	r3, [r5, #0]
 80077e2:	89b3      	ldrh	r3, [r6, #12]
 80077e4:	061a      	lsls	r2, r3, #24
 80077e6:	d410      	bmi.n	800780a <__swhatbuf_r+0x3e>
 80077e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077ec:	e00e      	b.n	800780c <__swhatbuf_r+0x40>
 80077ee:	466a      	mov	r2, sp
 80077f0:	f000 fc5e 	bl	80080b0 <_fstat_r>
 80077f4:	2800      	cmp	r0, #0
 80077f6:	dbf2      	blt.n	80077de <__swhatbuf_r+0x12>
 80077f8:	9a01      	ldr	r2, [sp, #4]
 80077fa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80077fe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007802:	425a      	negs	r2, r3
 8007804:	415a      	adcs	r2, r3
 8007806:	602a      	str	r2, [r5, #0]
 8007808:	e7ee      	b.n	80077e8 <__swhatbuf_r+0x1c>
 800780a:	2340      	movs	r3, #64	; 0x40
 800780c:	2000      	movs	r0, #0
 800780e:	6023      	str	r3, [r4, #0]
 8007810:	b016      	add	sp, #88	; 0x58
 8007812:	bd70      	pop	{r4, r5, r6, pc}

08007814 <__smakebuf_r>:
 8007814:	898b      	ldrh	r3, [r1, #12]
 8007816:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007818:	079d      	lsls	r5, r3, #30
 800781a:	4606      	mov	r6, r0
 800781c:	460c      	mov	r4, r1
 800781e:	d507      	bpl.n	8007830 <__smakebuf_r+0x1c>
 8007820:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007824:	6023      	str	r3, [r4, #0]
 8007826:	6123      	str	r3, [r4, #16]
 8007828:	2301      	movs	r3, #1
 800782a:	6163      	str	r3, [r4, #20]
 800782c:	b002      	add	sp, #8
 800782e:	bd70      	pop	{r4, r5, r6, pc}
 8007830:	ab01      	add	r3, sp, #4
 8007832:	466a      	mov	r2, sp
 8007834:	f7ff ffca 	bl	80077cc <__swhatbuf_r>
 8007838:	9900      	ldr	r1, [sp, #0]
 800783a:	4605      	mov	r5, r0
 800783c:	4630      	mov	r0, r6
 800783e:	f000 f879 	bl	8007934 <_malloc_r>
 8007842:	b948      	cbnz	r0, 8007858 <__smakebuf_r+0x44>
 8007844:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007848:	059a      	lsls	r2, r3, #22
 800784a:	d4ef      	bmi.n	800782c <__smakebuf_r+0x18>
 800784c:	f023 0303 	bic.w	r3, r3, #3
 8007850:	f043 0302 	orr.w	r3, r3, #2
 8007854:	81a3      	strh	r3, [r4, #12]
 8007856:	e7e3      	b.n	8007820 <__smakebuf_r+0xc>
 8007858:	4b0d      	ldr	r3, [pc, #52]	; (8007890 <__smakebuf_r+0x7c>)
 800785a:	62b3      	str	r3, [r6, #40]	; 0x28
 800785c:	89a3      	ldrh	r3, [r4, #12]
 800785e:	6020      	str	r0, [r4, #0]
 8007860:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007864:	81a3      	strh	r3, [r4, #12]
 8007866:	9b00      	ldr	r3, [sp, #0]
 8007868:	6163      	str	r3, [r4, #20]
 800786a:	9b01      	ldr	r3, [sp, #4]
 800786c:	6120      	str	r0, [r4, #16]
 800786e:	b15b      	cbz	r3, 8007888 <__smakebuf_r+0x74>
 8007870:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007874:	4630      	mov	r0, r6
 8007876:	f000 fc2d 	bl	80080d4 <_isatty_r>
 800787a:	b128      	cbz	r0, 8007888 <__smakebuf_r+0x74>
 800787c:	89a3      	ldrh	r3, [r4, #12]
 800787e:	f023 0303 	bic.w	r3, r3, #3
 8007882:	f043 0301 	orr.w	r3, r3, #1
 8007886:	81a3      	strh	r3, [r4, #12]
 8007888:	89a0      	ldrh	r0, [r4, #12]
 800788a:	4305      	orrs	r5, r0
 800788c:	81a5      	strh	r5, [r4, #12]
 800788e:	e7cd      	b.n	800782c <__smakebuf_r+0x18>
 8007890:	08007625 	.word	0x08007625

08007894 <_free_r>:
 8007894:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007896:	2900      	cmp	r1, #0
 8007898:	d048      	beq.n	800792c <_free_r+0x98>
 800789a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800789e:	9001      	str	r0, [sp, #4]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f1a1 0404 	sub.w	r4, r1, #4
 80078a6:	bfb8      	it	lt
 80078a8:	18e4      	addlt	r4, r4, r3
 80078aa:	f000 fc35 	bl	8008118 <__malloc_lock>
 80078ae:	4a20      	ldr	r2, [pc, #128]	; (8007930 <_free_r+0x9c>)
 80078b0:	9801      	ldr	r0, [sp, #4]
 80078b2:	6813      	ldr	r3, [r2, #0]
 80078b4:	4615      	mov	r5, r2
 80078b6:	b933      	cbnz	r3, 80078c6 <_free_r+0x32>
 80078b8:	6063      	str	r3, [r4, #4]
 80078ba:	6014      	str	r4, [r2, #0]
 80078bc:	b003      	add	sp, #12
 80078be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80078c2:	f000 bc2f 	b.w	8008124 <__malloc_unlock>
 80078c6:	42a3      	cmp	r3, r4
 80078c8:	d90b      	bls.n	80078e2 <_free_r+0x4e>
 80078ca:	6821      	ldr	r1, [r4, #0]
 80078cc:	1862      	adds	r2, r4, r1
 80078ce:	4293      	cmp	r3, r2
 80078d0:	bf04      	itt	eq
 80078d2:	681a      	ldreq	r2, [r3, #0]
 80078d4:	685b      	ldreq	r3, [r3, #4]
 80078d6:	6063      	str	r3, [r4, #4]
 80078d8:	bf04      	itt	eq
 80078da:	1852      	addeq	r2, r2, r1
 80078dc:	6022      	streq	r2, [r4, #0]
 80078de:	602c      	str	r4, [r5, #0]
 80078e0:	e7ec      	b.n	80078bc <_free_r+0x28>
 80078e2:	461a      	mov	r2, r3
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	b10b      	cbz	r3, 80078ec <_free_r+0x58>
 80078e8:	42a3      	cmp	r3, r4
 80078ea:	d9fa      	bls.n	80078e2 <_free_r+0x4e>
 80078ec:	6811      	ldr	r1, [r2, #0]
 80078ee:	1855      	adds	r5, r2, r1
 80078f0:	42a5      	cmp	r5, r4
 80078f2:	d10b      	bne.n	800790c <_free_r+0x78>
 80078f4:	6824      	ldr	r4, [r4, #0]
 80078f6:	4421      	add	r1, r4
 80078f8:	1854      	adds	r4, r2, r1
 80078fa:	42a3      	cmp	r3, r4
 80078fc:	6011      	str	r1, [r2, #0]
 80078fe:	d1dd      	bne.n	80078bc <_free_r+0x28>
 8007900:	681c      	ldr	r4, [r3, #0]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	6053      	str	r3, [r2, #4]
 8007906:	4421      	add	r1, r4
 8007908:	6011      	str	r1, [r2, #0]
 800790a:	e7d7      	b.n	80078bc <_free_r+0x28>
 800790c:	d902      	bls.n	8007914 <_free_r+0x80>
 800790e:	230c      	movs	r3, #12
 8007910:	6003      	str	r3, [r0, #0]
 8007912:	e7d3      	b.n	80078bc <_free_r+0x28>
 8007914:	6825      	ldr	r5, [r4, #0]
 8007916:	1961      	adds	r1, r4, r5
 8007918:	428b      	cmp	r3, r1
 800791a:	bf04      	itt	eq
 800791c:	6819      	ldreq	r1, [r3, #0]
 800791e:	685b      	ldreq	r3, [r3, #4]
 8007920:	6063      	str	r3, [r4, #4]
 8007922:	bf04      	itt	eq
 8007924:	1949      	addeq	r1, r1, r5
 8007926:	6021      	streq	r1, [r4, #0]
 8007928:	6054      	str	r4, [r2, #4]
 800792a:	e7c7      	b.n	80078bc <_free_r+0x28>
 800792c:	b003      	add	sp, #12
 800792e:	bd30      	pop	{r4, r5, pc}
 8007930:	200001ec 	.word	0x200001ec

08007934 <_malloc_r>:
 8007934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007936:	1ccd      	adds	r5, r1, #3
 8007938:	f025 0503 	bic.w	r5, r5, #3
 800793c:	3508      	adds	r5, #8
 800793e:	2d0c      	cmp	r5, #12
 8007940:	bf38      	it	cc
 8007942:	250c      	movcc	r5, #12
 8007944:	2d00      	cmp	r5, #0
 8007946:	4606      	mov	r6, r0
 8007948:	db01      	blt.n	800794e <_malloc_r+0x1a>
 800794a:	42a9      	cmp	r1, r5
 800794c:	d903      	bls.n	8007956 <_malloc_r+0x22>
 800794e:	230c      	movs	r3, #12
 8007950:	6033      	str	r3, [r6, #0]
 8007952:	2000      	movs	r0, #0
 8007954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007956:	f000 fbdf 	bl	8008118 <__malloc_lock>
 800795a:	4921      	ldr	r1, [pc, #132]	; (80079e0 <_malloc_r+0xac>)
 800795c:	680a      	ldr	r2, [r1, #0]
 800795e:	4614      	mov	r4, r2
 8007960:	b99c      	cbnz	r4, 800798a <_malloc_r+0x56>
 8007962:	4f20      	ldr	r7, [pc, #128]	; (80079e4 <_malloc_r+0xb0>)
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	b923      	cbnz	r3, 8007972 <_malloc_r+0x3e>
 8007968:	4621      	mov	r1, r4
 800796a:	4630      	mov	r0, r6
 800796c:	f000 fb2a 	bl	8007fc4 <_sbrk_r>
 8007970:	6038      	str	r0, [r7, #0]
 8007972:	4629      	mov	r1, r5
 8007974:	4630      	mov	r0, r6
 8007976:	f000 fb25 	bl	8007fc4 <_sbrk_r>
 800797a:	1c43      	adds	r3, r0, #1
 800797c:	d123      	bne.n	80079c6 <_malloc_r+0x92>
 800797e:	230c      	movs	r3, #12
 8007980:	6033      	str	r3, [r6, #0]
 8007982:	4630      	mov	r0, r6
 8007984:	f000 fbce 	bl	8008124 <__malloc_unlock>
 8007988:	e7e3      	b.n	8007952 <_malloc_r+0x1e>
 800798a:	6823      	ldr	r3, [r4, #0]
 800798c:	1b5b      	subs	r3, r3, r5
 800798e:	d417      	bmi.n	80079c0 <_malloc_r+0x8c>
 8007990:	2b0b      	cmp	r3, #11
 8007992:	d903      	bls.n	800799c <_malloc_r+0x68>
 8007994:	6023      	str	r3, [r4, #0]
 8007996:	441c      	add	r4, r3
 8007998:	6025      	str	r5, [r4, #0]
 800799a:	e004      	b.n	80079a6 <_malloc_r+0x72>
 800799c:	6863      	ldr	r3, [r4, #4]
 800799e:	42a2      	cmp	r2, r4
 80079a0:	bf0c      	ite	eq
 80079a2:	600b      	streq	r3, [r1, #0]
 80079a4:	6053      	strne	r3, [r2, #4]
 80079a6:	4630      	mov	r0, r6
 80079a8:	f000 fbbc 	bl	8008124 <__malloc_unlock>
 80079ac:	f104 000b 	add.w	r0, r4, #11
 80079b0:	1d23      	adds	r3, r4, #4
 80079b2:	f020 0007 	bic.w	r0, r0, #7
 80079b6:	1ac2      	subs	r2, r0, r3
 80079b8:	d0cc      	beq.n	8007954 <_malloc_r+0x20>
 80079ba:	1a1b      	subs	r3, r3, r0
 80079bc:	50a3      	str	r3, [r4, r2]
 80079be:	e7c9      	b.n	8007954 <_malloc_r+0x20>
 80079c0:	4622      	mov	r2, r4
 80079c2:	6864      	ldr	r4, [r4, #4]
 80079c4:	e7cc      	b.n	8007960 <_malloc_r+0x2c>
 80079c6:	1cc4      	adds	r4, r0, #3
 80079c8:	f024 0403 	bic.w	r4, r4, #3
 80079cc:	42a0      	cmp	r0, r4
 80079ce:	d0e3      	beq.n	8007998 <_malloc_r+0x64>
 80079d0:	1a21      	subs	r1, r4, r0
 80079d2:	4630      	mov	r0, r6
 80079d4:	f000 faf6 	bl	8007fc4 <_sbrk_r>
 80079d8:	3001      	adds	r0, #1
 80079da:	d1dd      	bne.n	8007998 <_malloc_r+0x64>
 80079dc:	e7cf      	b.n	800797e <_malloc_r+0x4a>
 80079de:	bf00      	nop
 80079e0:	200001ec 	.word	0x200001ec
 80079e4:	200001f0 	.word	0x200001f0

080079e8 <__sfputc_r>:
 80079e8:	6893      	ldr	r3, [r2, #8]
 80079ea:	3b01      	subs	r3, #1
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	b410      	push	{r4}
 80079f0:	6093      	str	r3, [r2, #8]
 80079f2:	da08      	bge.n	8007a06 <__sfputc_r+0x1e>
 80079f4:	6994      	ldr	r4, [r2, #24]
 80079f6:	42a3      	cmp	r3, r4
 80079f8:	db01      	blt.n	80079fe <__sfputc_r+0x16>
 80079fa:	290a      	cmp	r1, #10
 80079fc:	d103      	bne.n	8007a06 <__sfputc_r+0x1e>
 80079fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a02:	f7ff bc69 	b.w	80072d8 <__swbuf_r>
 8007a06:	6813      	ldr	r3, [r2, #0]
 8007a08:	1c58      	adds	r0, r3, #1
 8007a0a:	6010      	str	r0, [r2, #0]
 8007a0c:	7019      	strb	r1, [r3, #0]
 8007a0e:	4608      	mov	r0, r1
 8007a10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <__sfputs_r>:
 8007a16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a18:	4606      	mov	r6, r0
 8007a1a:	460f      	mov	r7, r1
 8007a1c:	4614      	mov	r4, r2
 8007a1e:	18d5      	adds	r5, r2, r3
 8007a20:	42ac      	cmp	r4, r5
 8007a22:	d101      	bne.n	8007a28 <__sfputs_r+0x12>
 8007a24:	2000      	movs	r0, #0
 8007a26:	e007      	b.n	8007a38 <__sfputs_r+0x22>
 8007a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a2c:	463a      	mov	r2, r7
 8007a2e:	4630      	mov	r0, r6
 8007a30:	f7ff ffda 	bl	80079e8 <__sfputc_r>
 8007a34:	1c43      	adds	r3, r0, #1
 8007a36:	d1f3      	bne.n	8007a20 <__sfputs_r+0xa>
 8007a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a3c <_vfiprintf_r>:
 8007a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a40:	460d      	mov	r5, r1
 8007a42:	b09d      	sub	sp, #116	; 0x74
 8007a44:	4614      	mov	r4, r2
 8007a46:	4698      	mov	r8, r3
 8007a48:	4606      	mov	r6, r0
 8007a4a:	b118      	cbz	r0, 8007a54 <_vfiprintf_r+0x18>
 8007a4c:	6983      	ldr	r3, [r0, #24]
 8007a4e:	b90b      	cbnz	r3, 8007a54 <_vfiprintf_r+0x18>
 8007a50:	f7ff fe1c 	bl	800768c <__sinit>
 8007a54:	4b89      	ldr	r3, [pc, #548]	; (8007c7c <_vfiprintf_r+0x240>)
 8007a56:	429d      	cmp	r5, r3
 8007a58:	d11b      	bne.n	8007a92 <_vfiprintf_r+0x56>
 8007a5a:	6875      	ldr	r5, [r6, #4]
 8007a5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a5e:	07d9      	lsls	r1, r3, #31
 8007a60:	d405      	bmi.n	8007a6e <_vfiprintf_r+0x32>
 8007a62:	89ab      	ldrh	r3, [r5, #12]
 8007a64:	059a      	lsls	r2, r3, #22
 8007a66:	d402      	bmi.n	8007a6e <_vfiprintf_r+0x32>
 8007a68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a6a:	f7ff fead 	bl	80077c8 <__retarget_lock_acquire_recursive>
 8007a6e:	89ab      	ldrh	r3, [r5, #12]
 8007a70:	071b      	lsls	r3, r3, #28
 8007a72:	d501      	bpl.n	8007a78 <_vfiprintf_r+0x3c>
 8007a74:	692b      	ldr	r3, [r5, #16]
 8007a76:	b9eb      	cbnz	r3, 8007ab4 <_vfiprintf_r+0x78>
 8007a78:	4629      	mov	r1, r5
 8007a7a:	4630      	mov	r0, r6
 8007a7c:	f7ff fc7e 	bl	800737c <__swsetup_r>
 8007a80:	b1c0      	cbz	r0, 8007ab4 <_vfiprintf_r+0x78>
 8007a82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a84:	07dc      	lsls	r4, r3, #31
 8007a86:	d50e      	bpl.n	8007aa6 <_vfiprintf_r+0x6a>
 8007a88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a8c:	b01d      	add	sp, #116	; 0x74
 8007a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a92:	4b7b      	ldr	r3, [pc, #492]	; (8007c80 <_vfiprintf_r+0x244>)
 8007a94:	429d      	cmp	r5, r3
 8007a96:	d101      	bne.n	8007a9c <_vfiprintf_r+0x60>
 8007a98:	68b5      	ldr	r5, [r6, #8]
 8007a9a:	e7df      	b.n	8007a5c <_vfiprintf_r+0x20>
 8007a9c:	4b79      	ldr	r3, [pc, #484]	; (8007c84 <_vfiprintf_r+0x248>)
 8007a9e:	429d      	cmp	r5, r3
 8007aa0:	bf08      	it	eq
 8007aa2:	68f5      	ldreq	r5, [r6, #12]
 8007aa4:	e7da      	b.n	8007a5c <_vfiprintf_r+0x20>
 8007aa6:	89ab      	ldrh	r3, [r5, #12]
 8007aa8:	0598      	lsls	r0, r3, #22
 8007aaa:	d4ed      	bmi.n	8007a88 <_vfiprintf_r+0x4c>
 8007aac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007aae:	f7ff fe8c 	bl	80077ca <__retarget_lock_release_recursive>
 8007ab2:	e7e9      	b.n	8007a88 <_vfiprintf_r+0x4c>
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ab8:	2320      	movs	r3, #32
 8007aba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007abe:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ac2:	2330      	movs	r3, #48	; 0x30
 8007ac4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007c88 <_vfiprintf_r+0x24c>
 8007ac8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007acc:	f04f 0901 	mov.w	r9, #1
 8007ad0:	4623      	mov	r3, r4
 8007ad2:	469a      	mov	sl, r3
 8007ad4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ad8:	b10a      	cbz	r2, 8007ade <_vfiprintf_r+0xa2>
 8007ada:	2a25      	cmp	r2, #37	; 0x25
 8007adc:	d1f9      	bne.n	8007ad2 <_vfiprintf_r+0x96>
 8007ade:	ebba 0b04 	subs.w	fp, sl, r4
 8007ae2:	d00b      	beq.n	8007afc <_vfiprintf_r+0xc0>
 8007ae4:	465b      	mov	r3, fp
 8007ae6:	4622      	mov	r2, r4
 8007ae8:	4629      	mov	r1, r5
 8007aea:	4630      	mov	r0, r6
 8007aec:	f7ff ff93 	bl	8007a16 <__sfputs_r>
 8007af0:	3001      	adds	r0, #1
 8007af2:	f000 80aa 	beq.w	8007c4a <_vfiprintf_r+0x20e>
 8007af6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007af8:	445a      	add	r2, fp
 8007afa:	9209      	str	r2, [sp, #36]	; 0x24
 8007afc:	f89a 3000 	ldrb.w	r3, [sl]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	f000 80a2 	beq.w	8007c4a <_vfiprintf_r+0x20e>
 8007b06:	2300      	movs	r3, #0
 8007b08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b10:	f10a 0a01 	add.w	sl, sl, #1
 8007b14:	9304      	str	r3, [sp, #16]
 8007b16:	9307      	str	r3, [sp, #28]
 8007b18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b1c:	931a      	str	r3, [sp, #104]	; 0x68
 8007b1e:	4654      	mov	r4, sl
 8007b20:	2205      	movs	r2, #5
 8007b22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b26:	4858      	ldr	r0, [pc, #352]	; (8007c88 <_vfiprintf_r+0x24c>)
 8007b28:	f7f8 fb52 	bl	80001d0 <memchr>
 8007b2c:	9a04      	ldr	r2, [sp, #16]
 8007b2e:	b9d8      	cbnz	r0, 8007b68 <_vfiprintf_r+0x12c>
 8007b30:	06d1      	lsls	r1, r2, #27
 8007b32:	bf44      	itt	mi
 8007b34:	2320      	movmi	r3, #32
 8007b36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b3a:	0713      	lsls	r3, r2, #28
 8007b3c:	bf44      	itt	mi
 8007b3e:	232b      	movmi	r3, #43	; 0x2b
 8007b40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b44:	f89a 3000 	ldrb.w	r3, [sl]
 8007b48:	2b2a      	cmp	r3, #42	; 0x2a
 8007b4a:	d015      	beq.n	8007b78 <_vfiprintf_r+0x13c>
 8007b4c:	9a07      	ldr	r2, [sp, #28]
 8007b4e:	4654      	mov	r4, sl
 8007b50:	2000      	movs	r0, #0
 8007b52:	f04f 0c0a 	mov.w	ip, #10
 8007b56:	4621      	mov	r1, r4
 8007b58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b5c:	3b30      	subs	r3, #48	; 0x30
 8007b5e:	2b09      	cmp	r3, #9
 8007b60:	d94e      	bls.n	8007c00 <_vfiprintf_r+0x1c4>
 8007b62:	b1b0      	cbz	r0, 8007b92 <_vfiprintf_r+0x156>
 8007b64:	9207      	str	r2, [sp, #28]
 8007b66:	e014      	b.n	8007b92 <_vfiprintf_r+0x156>
 8007b68:	eba0 0308 	sub.w	r3, r0, r8
 8007b6c:	fa09 f303 	lsl.w	r3, r9, r3
 8007b70:	4313      	orrs	r3, r2
 8007b72:	9304      	str	r3, [sp, #16]
 8007b74:	46a2      	mov	sl, r4
 8007b76:	e7d2      	b.n	8007b1e <_vfiprintf_r+0xe2>
 8007b78:	9b03      	ldr	r3, [sp, #12]
 8007b7a:	1d19      	adds	r1, r3, #4
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	9103      	str	r1, [sp, #12]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	bfbb      	ittet	lt
 8007b84:	425b      	neglt	r3, r3
 8007b86:	f042 0202 	orrlt.w	r2, r2, #2
 8007b8a:	9307      	strge	r3, [sp, #28]
 8007b8c:	9307      	strlt	r3, [sp, #28]
 8007b8e:	bfb8      	it	lt
 8007b90:	9204      	strlt	r2, [sp, #16]
 8007b92:	7823      	ldrb	r3, [r4, #0]
 8007b94:	2b2e      	cmp	r3, #46	; 0x2e
 8007b96:	d10c      	bne.n	8007bb2 <_vfiprintf_r+0x176>
 8007b98:	7863      	ldrb	r3, [r4, #1]
 8007b9a:	2b2a      	cmp	r3, #42	; 0x2a
 8007b9c:	d135      	bne.n	8007c0a <_vfiprintf_r+0x1ce>
 8007b9e:	9b03      	ldr	r3, [sp, #12]
 8007ba0:	1d1a      	adds	r2, r3, #4
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	9203      	str	r2, [sp, #12]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	bfb8      	it	lt
 8007baa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007bae:	3402      	adds	r4, #2
 8007bb0:	9305      	str	r3, [sp, #20]
 8007bb2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007c98 <_vfiprintf_r+0x25c>
 8007bb6:	7821      	ldrb	r1, [r4, #0]
 8007bb8:	2203      	movs	r2, #3
 8007bba:	4650      	mov	r0, sl
 8007bbc:	f7f8 fb08 	bl	80001d0 <memchr>
 8007bc0:	b140      	cbz	r0, 8007bd4 <_vfiprintf_r+0x198>
 8007bc2:	2340      	movs	r3, #64	; 0x40
 8007bc4:	eba0 000a 	sub.w	r0, r0, sl
 8007bc8:	fa03 f000 	lsl.w	r0, r3, r0
 8007bcc:	9b04      	ldr	r3, [sp, #16]
 8007bce:	4303      	orrs	r3, r0
 8007bd0:	3401      	adds	r4, #1
 8007bd2:	9304      	str	r3, [sp, #16]
 8007bd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bd8:	482c      	ldr	r0, [pc, #176]	; (8007c8c <_vfiprintf_r+0x250>)
 8007bda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bde:	2206      	movs	r2, #6
 8007be0:	f7f8 faf6 	bl	80001d0 <memchr>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	d03f      	beq.n	8007c68 <_vfiprintf_r+0x22c>
 8007be8:	4b29      	ldr	r3, [pc, #164]	; (8007c90 <_vfiprintf_r+0x254>)
 8007bea:	bb1b      	cbnz	r3, 8007c34 <_vfiprintf_r+0x1f8>
 8007bec:	9b03      	ldr	r3, [sp, #12]
 8007bee:	3307      	adds	r3, #7
 8007bf0:	f023 0307 	bic.w	r3, r3, #7
 8007bf4:	3308      	adds	r3, #8
 8007bf6:	9303      	str	r3, [sp, #12]
 8007bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bfa:	443b      	add	r3, r7
 8007bfc:	9309      	str	r3, [sp, #36]	; 0x24
 8007bfe:	e767      	b.n	8007ad0 <_vfiprintf_r+0x94>
 8007c00:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c04:	460c      	mov	r4, r1
 8007c06:	2001      	movs	r0, #1
 8007c08:	e7a5      	b.n	8007b56 <_vfiprintf_r+0x11a>
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	3401      	adds	r4, #1
 8007c0e:	9305      	str	r3, [sp, #20]
 8007c10:	4619      	mov	r1, r3
 8007c12:	f04f 0c0a 	mov.w	ip, #10
 8007c16:	4620      	mov	r0, r4
 8007c18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c1c:	3a30      	subs	r2, #48	; 0x30
 8007c1e:	2a09      	cmp	r2, #9
 8007c20:	d903      	bls.n	8007c2a <_vfiprintf_r+0x1ee>
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d0c5      	beq.n	8007bb2 <_vfiprintf_r+0x176>
 8007c26:	9105      	str	r1, [sp, #20]
 8007c28:	e7c3      	b.n	8007bb2 <_vfiprintf_r+0x176>
 8007c2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c2e:	4604      	mov	r4, r0
 8007c30:	2301      	movs	r3, #1
 8007c32:	e7f0      	b.n	8007c16 <_vfiprintf_r+0x1da>
 8007c34:	ab03      	add	r3, sp, #12
 8007c36:	9300      	str	r3, [sp, #0]
 8007c38:	462a      	mov	r2, r5
 8007c3a:	4b16      	ldr	r3, [pc, #88]	; (8007c94 <_vfiprintf_r+0x258>)
 8007c3c:	a904      	add	r1, sp, #16
 8007c3e:	4630      	mov	r0, r6
 8007c40:	f3af 8000 	nop.w
 8007c44:	4607      	mov	r7, r0
 8007c46:	1c78      	adds	r0, r7, #1
 8007c48:	d1d6      	bne.n	8007bf8 <_vfiprintf_r+0x1bc>
 8007c4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c4c:	07d9      	lsls	r1, r3, #31
 8007c4e:	d405      	bmi.n	8007c5c <_vfiprintf_r+0x220>
 8007c50:	89ab      	ldrh	r3, [r5, #12]
 8007c52:	059a      	lsls	r2, r3, #22
 8007c54:	d402      	bmi.n	8007c5c <_vfiprintf_r+0x220>
 8007c56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c58:	f7ff fdb7 	bl	80077ca <__retarget_lock_release_recursive>
 8007c5c:	89ab      	ldrh	r3, [r5, #12]
 8007c5e:	065b      	lsls	r3, r3, #25
 8007c60:	f53f af12 	bmi.w	8007a88 <_vfiprintf_r+0x4c>
 8007c64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c66:	e711      	b.n	8007a8c <_vfiprintf_r+0x50>
 8007c68:	ab03      	add	r3, sp, #12
 8007c6a:	9300      	str	r3, [sp, #0]
 8007c6c:	462a      	mov	r2, r5
 8007c6e:	4b09      	ldr	r3, [pc, #36]	; (8007c94 <_vfiprintf_r+0x258>)
 8007c70:	a904      	add	r1, sp, #16
 8007c72:	4630      	mov	r0, r6
 8007c74:	f000 f880 	bl	8007d78 <_printf_i>
 8007c78:	e7e4      	b.n	8007c44 <_vfiprintf_r+0x208>
 8007c7a:	bf00      	nop
 8007c7c:	08009e04 	.word	0x08009e04
 8007c80:	08009e24 	.word	0x08009e24
 8007c84:	08009de4 	.word	0x08009de4
 8007c88:	08009e44 	.word	0x08009e44
 8007c8c:	08009e4e 	.word	0x08009e4e
 8007c90:	00000000 	.word	0x00000000
 8007c94:	08007a17 	.word	0x08007a17
 8007c98:	08009e4a 	.word	0x08009e4a

08007c9c <_printf_common>:
 8007c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ca0:	4616      	mov	r6, r2
 8007ca2:	4699      	mov	r9, r3
 8007ca4:	688a      	ldr	r2, [r1, #8]
 8007ca6:	690b      	ldr	r3, [r1, #16]
 8007ca8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007cac:	4293      	cmp	r3, r2
 8007cae:	bfb8      	it	lt
 8007cb0:	4613      	movlt	r3, r2
 8007cb2:	6033      	str	r3, [r6, #0]
 8007cb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007cb8:	4607      	mov	r7, r0
 8007cba:	460c      	mov	r4, r1
 8007cbc:	b10a      	cbz	r2, 8007cc2 <_printf_common+0x26>
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	6033      	str	r3, [r6, #0]
 8007cc2:	6823      	ldr	r3, [r4, #0]
 8007cc4:	0699      	lsls	r1, r3, #26
 8007cc6:	bf42      	ittt	mi
 8007cc8:	6833      	ldrmi	r3, [r6, #0]
 8007cca:	3302      	addmi	r3, #2
 8007ccc:	6033      	strmi	r3, [r6, #0]
 8007cce:	6825      	ldr	r5, [r4, #0]
 8007cd0:	f015 0506 	ands.w	r5, r5, #6
 8007cd4:	d106      	bne.n	8007ce4 <_printf_common+0x48>
 8007cd6:	f104 0a19 	add.w	sl, r4, #25
 8007cda:	68e3      	ldr	r3, [r4, #12]
 8007cdc:	6832      	ldr	r2, [r6, #0]
 8007cde:	1a9b      	subs	r3, r3, r2
 8007ce0:	42ab      	cmp	r3, r5
 8007ce2:	dc26      	bgt.n	8007d32 <_printf_common+0x96>
 8007ce4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ce8:	1e13      	subs	r3, r2, #0
 8007cea:	6822      	ldr	r2, [r4, #0]
 8007cec:	bf18      	it	ne
 8007cee:	2301      	movne	r3, #1
 8007cf0:	0692      	lsls	r2, r2, #26
 8007cf2:	d42b      	bmi.n	8007d4c <_printf_common+0xb0>
 8007cf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007cf8:	4649      	mov	r1, r9
 8007cfa:	4638      	mov	r0, r7
 8007cfc:	47c0      	blx	r8
 8007cfe:	3001      	adds	r0, #1
 8007d00:	d01e      	beq.n	8007d40 <_printf_common+0xa4>
 8007d02:	6823      	ldr	r3, [r4, #0]
 8007d04:	68e5      	ldr	r5, [r4, #12]
 8007d06:	6832      	ldr	r2, [r6, #0]
 8007d08:	f003 0306 	and.w	r3, r3, #6
 8007d0c:	2b04      	cmp	r3, #4
 8007d0e:	bf08      	it	eq
 8007d10:	1aad      	subeq	r5, r5, r2
 8007d12:	68a3      	ldr	r3, [r4, #8]
 8007d14:	6922      	ldr	r2, [r4, #16]
 8007d16:	bf0c      	ite	eq
 8007d18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d1c:	2500      	movne	r5, #0
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	bfc4      	itt	gt
 8007d22:	1a9b      	subgt	r3, r3, r2
 8007d24:	18ed      	addgt	r5, r5, r3
 8007d26:	2600      	movs	r6, #0
 8007d28:	341a      	adds	r4, #26
 8007d2a:	42b5      	cmp	r5, r6
 8007d2c:	d11a      	bne.n	8007d64 <_printf_common+0xc8>
 8007d2e:	2000      	movs	r0, #0
 8007d30:	e008      	b.n	8007d44 <_printf_common+0xa8>
 8007d32:	2301      	movs	r3, #1
 8007d34:	4652      	mov	r2, sl
 8007d36:	4649      	mov	r1, r9
 8007d38:	4638      	mov	r0, r7
 8007d3a:	47c0      	blx	r8
 8007d3c:	3001      	adds	r0, #1
 8007d3e:	d103      	bne.n	8007d48 <_printf_common+0xac>
 8007d40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d48:	3501      	adds	r5, #1
 8007d4a:	e7c6      	b.n	8007cda <_printf_common+0x3e>
 8007d4c:	18e1      	adds	r1, r4, r3
 8007d4e:	1c5a      	adds	r2, r3, #1
 8007d50:	2030      	movs	r0, #48	; 0x30
 8007d52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d56:	4422      	add	r2, r4
 8007d58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d60:	3302      	adds	r3, #2
 8007d62:	e7c7      	b.n	8007cf4 <_printf_common+0x58>
 8007d64:	2301      	movs	r3, #1
 8007d66:	4622      	mov	r2, r4
 8007d68:	4649      	mov	r1, r9
 8007d6a:	4638      	mov	r0, r7
 8007d6c:	47c0      	blx	r8
 8007d6e:	3001      	adds	r0, #1
 8007d70:	d0e6      	beq.n	8007d40 <_printf_common+0xa4>
 8007d72:	3601      	adds	r6, #1
 8007d74:	e7d9      	b.n	8007d2a <_printf_common+0x8e>
	...

08007d78 <_printf_i>:
 8007d78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d7c:	460c      	mov	r4, r1
 8007d7e:	4691      	mov	r9, r2
 8007d80:	7e27      	ldrb	r7, [r4, #24]
 8007d82:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007d84:	2f78      	cmp	r7, #120	; 0x78
 8007d86:	4680      	mov	r8, r0
 8007d88:	469a      	mov	sl, r3
 8007d8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d8e:	d807      	bhi.n	8007da0 <_printf_i+0x28>
 8007d90:	2f62      	cmp	r7, #98	; 0x62
 8007d92:	d80a      	bhi.n	8007daa <_printf_i+0x32>
 8007d94:	2f00      	cmp	r7, #0
 8007d96:	f000 80d8 	beq.w	8007f4a <_printf_i+0x1d2>
 8007d9a:	2f58      	cmp	r7, #88	; 0x58
 8007d9c:	f000 80a3 	beq.w	8007ee6 <_printf_i+0x16e>
 8007da0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007da4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007da8:	e03a      	b.n	8007e20 <_printf_i+0xa8>
 8007daa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007dae:	2b15      	cmp	r3, #21
 8007db0:	d8f6      	bhi.n	8007da0 <_printf_i+0x28>
 8007db2:	a001      	add	r0, pc, #4	; (adr r0, 8007db8 <_printf_i+0x40>)
 8007db4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007db8:	08007e11 	.word	0x08007e11
 8007dbc:	08007e25 	.word	0x08007e25
 8007dc0:	08007da1 	.word	0x08007da1
 8007dc4:	08007da1 	.word	0x08007da1
 8007dc8:	08007da1 	.word	0x08007da1
 8007dcc:	08007da1 	.word	0x08007da1
 8007dd0:	08007e25 	.word	0x08007e25
 8007dd4:	08007da1 	.word	0x08007da1
 8007dd8:	08007da1 	.word	0x08007da1
 8007ddc:	08007da1 	.word	0x08007da1
 8007de0:	08007da1 	.word	0x08007da1
 8007de4:	08007f31 	.word	0x08007f31
 8007de8:	08007e55 	.word	0x08007e55
 8007dec:	08007f13 	.word	0x08007f13
 8007df0:	08007da1 	.word	0x08007da1
 8007df4:	08007da1 	.word	0x08007da1
 8007df8:	08007f53 	.word	0x08007f53
 8007dfc:	08007da1 	.word	0x08007da1
 8007e00:	08007e55 	.word	0x08007e55
 8007e04:	08007da1 	.word	0x08007da1
 8007e08:	08007da1 	.word	0x08007da1
 8007e0c:	08007f1b 	.word	0x08007f1b
 8007e10:	680b      	ldr	r3, [r1, #0]
 8007e12:	1d1a      	adds	r2, r3, #4
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	600a      	str	r2, [r1, #0]
 8007e18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007e1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e20:	2301      	movs	r3, #1
 8007e22:	e0a3      	b.n	8007f6c <_printf_i+0x1f4>
 8007e24:	6825      	ldr	r5, [r4, #0]
 8007e26:	6808      	ldr	r0, [r1, #0]
 8007e28:	062e      	lsls	r6, r5, #24
 8007e2a:	f100 0304 	add.w	r3, r0, #4
 8007e2e:	d50a      	bpl.n	8007e46 <_printf_i+0xce>
 8007e30:	6805      	ldr	r5, [r0, #0]
 8007e32:	600b      	str	r3, [r1, #0]
 8007e34:	2d00      	cmp	r5, #0
 8007e36:	da03      	bge.n	8007e40 <_printf_i+0xc8>
 8007e38:	232d      	movs	r3, #45	; 0x2d
 8007e3a:	426d      	negs	r5, r5
 8007e3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e40:	485e      	ldr	r0, [pc, #376]	; (8007fbc <_printf_i+0x244>)
 8007e42:	230a      	movs	r3, #10
 8007e44:	e019      	b.n	8007e7a <_printf_i+0x102>
 8007e46:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007e4a:	6805      	ldr	r5, [r0, #0]
 8007e4c:	600b      	str	r3, [r1, #0]
 8007e4e:	bf18      	it	ne
 8007e50:	b22d      	sxthne	r5, r5
 8007e52:	e7ef      	b.n	8007e34 <_printf_i+0xbc>
 8007e54:	680b      	ldr	r3, [r1, #0]
 8007e56:	6825      	ldr	r5, [r4, #0]
 8007e58:	1d18      	adds	r0, r3, #4
 8007e5a:	6008      	str	r0, [r1, #0]
 8007e5c:	0628      	lsls	r0, r5, #24
 8007e5e:	d501      	bpl.n	8007e64 <_printf_i+0xec>
 8007e60:	681d      	ldr	r5, [r3, #0]
 8007e62:	e002      	b.n	8007e6a <_printf_i+0xf2>
 8007e64:	0669      	lsls	r1, r5, #25
 8007e66:	d5fb      	bpl.n	8007e60 <_printf_i+0xe8>
 8007e68:	881d      	ldrh	r5, [r3, #0]
 8007e6a:	4854      	ldr	r0, [pc, #336]	; (8007fbc <_printf_i+0x244>)
 8007e6c:	2f6f      	cmp	r7, #111	; 0x6f
 8007e6e:	bf0c      	ite	eq
 8007e70:	2308      	moveq	r3, #8
 8007e72:	230a      	movne	r3, #10
 8007e74:	2100      	movs	r1, #0
 8007e76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e7a:	6866      	ldr	r6, [r4, #4]
 8007e7c:	60a6      	str	r6, [r4, #8]
 8007e7e:	2e00      	cmp	r6, #0
 8007e80:	bfa2      	ittt	ge
 8007e82:	6821      	ldrge	r1, [r4, #0]
 8007e84:	f021 0104 	bicge.w	r1, r1, #4
 8007e88:	6021      	strge	r1, [r4, #0]
 8007e8a:	b90d      	cbnz	r5, 8007e90 <_printf_i+0x118>
 8007e8c:	2e00      	cmp	r6, #0
 8007e8e:	d04d      	beq.n	8007f2c <_printf_i+0x1b4>
 8007e90:	4616      	mov	r6, r2
 8007e92:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e96:	fb03 5711 	mls	r7, r3, r1, r5
 8007e9a:	5dc7      	ldrb	r7, [r0, r7]
 8007e9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ea0:	462f      	mov	r7, r5
 8007ea2:	42bb      	cmp	r3, r7
 8007ea4:	460d      	mov	r5, r1
 8007ea6:	d9f4      	bls.n	8007e92 <_printf_i+0x11a>
 8007ea8:	2b08      	cmp	r3, #8
 8007eaa:	d10b      	bne.n	8007ec4 <_printf_i+0x14c>
 8007eac:	6823      	ldr	r3, [r4, #0]
 8007eae:	07df      	lsls	r7, r3, #31
 8007eb0:	d508      	bpl.n	8007ec4 <_printf_i+0x14c>
 8007eb2:	6923      	ldr	r3, [r4, #16]
 8007eb4:	6861      	ldr	r1, [r4, #4]
 8007eb6:	4299      	cmp	r1, r3
 8007eb8:	bfde      	ittt	le
 8007eba:	2330      	movle	r3, #48	; 0x30
 8007ebc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ec0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8007ec4:	1b92      	subs	r2, r2, r6
 8007ec6:	6122      	str	r2, [r4, #16]
 8007ec8:	f8cd a000 	str.w	sl, [sp]
 8007ecc:	464b      	mov	r3, r9
 8007ece:	aa03      	add	r2, sp, #12
 8007ed0:	4621      	mov	r1, r4
 8007ed2:	4640      	mov	r0, r8
 8007ed4:	f7ff fee2 	bl	8007c9c <_printf_common>
 8007ed8:	3001      	adds	r0, #1
 8007eda:	d14c      	bne.n	8007f76 <_printf_i+0x1fe>
 8007edc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ee0:	b004      	add	sp, #16
 8007ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ee6:	4835      	ldr	r0, [pc, #212]	; (8007fbc <_printf_i+0x244>)
 8007ee8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007eec:	6823      	ldr	r3, [r4, #0]
 8007eee:	680e      	ldr	r6, [r1, #0]
 8007ef0:	061f      	lsls	r7, r3, #24
 8007ef2:	f856 5b04 	ldr.w	r5, [r6], #4
 8007ef6:	600e      	str	r6, [r1, #0]
 8007ef8:	d514      	bpl.n	8007f24 <_printf_i+0x1ac>
 8007efa:	07d9      	lsls	r1, r3, #31
 8007efc:	bf44      	itt	mi
 8007efe:	f043 0320 	orrmi.w	r3, r3, #32
 8007f02:	6023      	strmi	r3, [r4, #0]
 8007f04:	b91d      	cbnz	r5, 8007f0e <_printf_i+0x196>
 8007f06:	6823      	ldr	r3, [r4, #0]
 8007f08:	f023 0320 	bic.w	r3, r3, #32
 8007f0c:	6023      	str	r3, [r4, #0]
 8007f0e:	2310      	movs	r3, #16
 8007f10:	e7b0      	b.n	8007e74 <_printf_i+0xfc>
 8007f12:	6823      	ldr	r3, [r4, #0]
 8007f14:	f043 0320 	orr.w	r3, r3, #32
 8007f18:	6023      	str	r3, [r4, #0]
 8007f1a:	2378      	movs	r3, #120	; 0x78
 8007f1c:	4828      	ldr	r0, [pc, #160]	; (8007fc0 <_printf_i+0x248>)
 8007f1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f22:	e7e3      	b.n	8007eec <_printf_i+0x174>
 8007f24:	065e      	lsls	r6, r3, #25
 8007f26:	bf48      	it	mi
 8007f28:	b2ad      	uxthmi	r5, r5
 8007f2a:	e7e6      	b.n	8007efa <_printf_i+0x182>
 8007f2c:	4616      	mov	r6, r2
 8007f2e:	e7bb      	b.n	8007ea8 <_printf_i+0x130>
 8007f30:	680b      	ldr	r3, [r1, #0]
 8007f32:	6826      	ldr	r6, [r4, #0]
 8007f34:	6960      	ldr	r0, [r4, #20]
 8007f36:	1d1d      	adds	r5, r3, #4
 8007f38:	600d      	str	r5, [r1, #0]
 8007f3a:	0635      	lsls	r5, r6, #24
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	d501      	bpl.n	8007f44 <_printf_i+0x1cc>
 8007f40:	6018      	str	r0, [r3, #0]
 8007f42:	e002      	b.n	8007f4a <_printf_i+0x1d2>
 8007f44:	0671      	lsls	r1, r6, #25
 8007f46:	d5fb      	bpl.n	8007f40 <_printf_i+0x1c8>
 8007f48:	8018      	strh	r0, [r3, #0]
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	6123      	str	r3, [r4, #16]
 8007f4e:	4616      	mov	r6, r2
 8007f50:	e7ba      	b.n	8007ec8 <_printf_i+0x150>
 8007f52:	680b      	ldr	r3, [r1, #0]
 8007f54:	1d1a      	adds	r2, r3, #4
 8007f56:	600a      	str	r2, [r1, #0]
 8007f58:	681e      	ldr	r6, [r3, #0]
 8007f5a:	6862      	ldr	r2, [r4, #4]
 8007f5c:	2100      	movs	r1, #0
 8007f5e:	4630      	mov	r0, r6
 8007f60:	f7f8 f936 	bl	80001d0 <memchr>
 8007f64:	b108      	cbz	r0, 8007f6a <_printf_i+0x1f2>
 8007f66:	1b80      	subs	r0, r0, r6
 8007f68:	6060      	str	r0, [r4, #4]
 8007f6a:	6863      	ldr	r3, [r4, #4]
 8007f6c:	6123      	str	r3, [r4, #16]
 8007f6e:	2300      	movs	r3, #0
 8007f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f74:	e7a8      	b.n	8007ec8 <_printf_i+0x150>
 8007f76:	6923      	ldr	r3, [r4, #16]
 8007f78:	4632      	mov	r2, r6
 8007f7a:	4649      	mov	r1, r9
 8007f7c:	4640      	mov	r0, r8
 8007f7e:	47d0      	blx	sl
 8007f80:	3001      	adds	r0, #1
 8007f82:	d0ab      	beq.n	8007edc <_printf_i+0x164>
 8007f84:	6823      	ldr	r3, [r4, #0]
 8007f86:	079b      	lsls	r3, r3, #30
 8007f88:	d413      	bmi.n	8007fb2 <_printf_i+0x23a>
 8007f8a:	68e0      	ldr	r0, [r4, #12]
 8007f8c:	9b03      	ldr	r3, [sp, #12]
 8007f8e:	4298      	cmp	r0, r3
 8007f90:	bfb8      	it	lt
 8007f92:	4618      	movlt	r0, r3
 8007f94:	e7a4      	b.n	8007ee0 <_printf_i+0x168>
 8007f96:	2301      	movs	r3, #1
 8007f98:	4632      	mov	r2, r6
 8007f9a:	4649      	mov	r1, r9
 8007f9c:	4640      	mov	r0, r8
 8007f9e:	47d0      	blx	sl
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	d09b      	beq.n	8007edc <_printf_i+0x164>
 8007fa4:	3501      	adds	r5, #1
 8007fa6:	68e3      	ldr	r3, [r4, #12]
 8007fa8:	9903      	ldr	r1, [sp, #12]
 8007faa:	1a5b      	subs	r3, r3, r1
 8007fac:	42ab      	cmp	r3, r5
 8007fae:	dcf2      	bgt.n	8007f96 <_printf_i+0x21e>
 8007fb0:	e7eb      	b.n	8007f8a <_printf_i+0x212>
 8007fb2:	2500      	movs	r5, #0
 8007fb4:	f104 0619 	add.w	r6, r4, #25
 8007fb8:	e7f5      	b.n	8007fa6 <_printf_i+0x22e>
 8007fba:	bf00      	nop
 8007fbc:	08009e55 	.word	0x08009e55
 8007fc0:	08009e66 	.word	0x08009e66

08007fc4 <_sbrk_r>:
 8007fc4:	b538      	push	{r3, r4, r5, lr}
 8007fc6:	4d06      	ldr	r5, [pc, #24]	; (8007fe0 <_sbrk_r+0x1c>)
 8007fc8:	2300      	movs	r3, #0
 8007fca:	4604      	mov	r4, r0
 8007fcc:	4608      	mov	r0, r1
 8007fce:	602b      	str	r3, [r5, #0]
 8007fd0:	f7fa fbb6 	bl	8002740 <_sbrk>
 8007fd4:	1c43      	adds	r3, r0, #1
 8007fd6:	d102      	bne.n	8007fde <_sbrk_r+0x1a>
 8007fd8:	682b      	ldr	r3, [r5, #0]
 8007fda:	b103      	cbz	r3, 8007fde <_sbrk_r+0x1a>
 8007fdc:	6023      	str	r3, [r4, #0]
 8007fde:	bd38      	pop	{r3, r4, r5, pc}
 8007fe0:	200004a4 	.word	0x200004a4

08007fe4 <__sread>:
 8007fe4:	b510      	push	{r4, lr}
 8007fe6:	460c      	mov	r4, r1
 8007fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fec:	f000 f8a0 	bl	8008130 <_read_r>
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	bfab      	itete	ge
 8007ff4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ff6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ff8:	181b      	addge	r3, r3, r0
 8007ffa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ffe:	bfac      	ite	ge
 8008000:	6563      	strge	r3, [r4, #84]	; 0x54
 8008002:	81a3      	strhlt	r3, [r4, #12]
 8008004:	bd10      	pop	{r4, pc}

08008006 <__swrite>:
 8008006:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800800a:	461f      	mov	r7, r3
 800800c:	898b      	ldrh	r3, [r1, #12]
 800800e:	05db      	lsls	r3, r3, #23
 8008010:	4605      	mov	r5, r0
 8008012:	460c      	mov	r4, r1
 8008014:	4616      	mov	r6, r2
 8008016:	d505      	bpl.n	8008024 <__swrite+0x1e>
 8008018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800801c:	2302      	movs	r3, #2
 800801e:	2200      	movs	r2, #0
 8008020:	f000 f868 	bl	80080f4 <_lseek_r>
 8008024:	89a3      	ldrh	r3, [r4, #12]
 8008026:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800802a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800802e:	81a3      	strh	r3, [r4, #12]
 8008030:	4632      	mov	r2, r6
 8008032:	463b      	mov	r3, r7
 8008034:	4628      	mov	r0, r5
 8008036:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800803a:	f000 b817 	b.w	800806c <_write_r>

0800803e <__sseek>:
 800803e:	b510      	push	{r4, lr}
 8008040:	460c      	mov	r4, r1
 8008042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008046:	f000 f855 	bl	80080f4 <_lseek_r>
 800804a:	1c43      	adds	r3, r0, #1
 800804c:	89a3      	ldrh	r3, [r4, #12]
 800804e:	bf15      	itete	ne
 8008050:	6560      	strne	r0, [r4, #84]	; 0x54
 8008052:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008056:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800805a:	81a3      	strheq	r3, [r4, #12]
 800805c:	bf18      	it	ne
 800805e:	81a3      	strhne	r3, [r4, #12]
 8008060:	bd10      	pop	{r4, pc}

08008062 <__sclose>:
 8008062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008066:	f000 b813 	b.w	8008090 <_close_r>
	...

0800806c <_write_r>:
 800806c:	b538      	push	{r3, r4, r5, lr}
 800806e:	4d07      	ldr	r5, [pc, #28]	; (800808c <_write_r+0x20>)
 8008070:	4604      	mov	r4, r0
 8008072:	4608      	mov	r0, r1
 8008074:	4611      	mov	r1, r2
 8008076:	2200      	movs	r2, #0
 8008078:	602a      	str	r2, [r5, #0]
 800807a:	461a      	mov	r2, r3
 800807c:	f7f8 fe4a 	bl	8000d14 <_write>
 8008080:	1c43      	adds	r3, r0, #1
 8008082:	d102      	bne.n	800808a <_write_r+0x1e>
 8008084:	682b      	ldr	r3, [r5, #0]
 8008086:	b103      	cbz	r3, 800808a <_write_r+0x1e>
 8008088:	6023      	str	r3, [r4, #0]
 800808a:	bd38      	pop	{r3, r4, r5, pc}
 800808c:	200004a4 	.word	0x200004a4

08008090 <_close_r>:
 8008090:	b538      	push	{r3, r4, r5, lr}
 8008092:	4d06      	ldr	r5, [pc, #24]	; (80080ac <_close_r+0x1c>)
 8008094:	2300      	movs	r3, #0
 8008096:	4604      	mov	r4, r0
 8008098:	4608      	mov	r0, r1
 800809a:	602b      	str	r3, [r5, #0]
 800809c:	f7fa fb1b 	bl	80026d6 <_close>
 80080a0:	1c43      	adds	r3, r0, #1
 80080a2:	d102      	bne.n	80080aa <_close_r+0x1a>
 80080a4:	682b      	ldr	r3, [r5, #0]
 80080a6:	b103      	cbz	r3, 80080aa <_close_r+0x1a>
 80080a8:	6023      	str	r3, [r4, #0]
 80080aa:	bd38      	pop	{r3, r4, r5, pc}
 80080ac:	200004a4 	.word	0x200004a4

080080b0 <_fstat_r>:
 80080b0:	b538      	push	{r3, r4, r5, lr}
 80080b2:	4d07      	ldr	r5, [pc, #28]	; (80080d0 <_fstat_r+0x20>)
 80080b4:	2300      	movs	r3, #0
 80080b6:	4604      	mov	r4, r0
 80080b8:	4608      	mov	r0, r1
 80080ba:	4611      	mov	r1, r2
 80080bc:	602b      	str	r3, [r5, #0]
 80080be:	f7fa fb16 	bl	80026ee <_fstat>
 80080c2:	1c43      	adds	r3, r0, #1
 80080c4:	d102      	bne.n	80080cc <_fstat_r+0x1c>
 80080c6:	682b      	ldr	r3, [r5, #0]
 80080c8:	b103      	cbz	r3, 80080cc <_fstat_r+0x1c>
 80080ca:	6023      	str	r3, [r4, #0]
 80080cc:	bd38      	pop	{r3, r4, r5, pc}
 80080ce:	bf00      	nop
 80080d0:	200004a4 	.word	0x200004a4

080080d4 <_isatty_r>:
 80080d4:	b538      	push	{r3, r4, r5, lr}
 80080d6:	4d06      	ldr	r5, [pc, #24]	; (80080f0 <_isatty_r+0x1c>)
 80080d8:	2300      	movs	r3, #0
 80080da:	4604      	mov	r4, r0
 80080dc:	4608      	mov	r0, r1
 80080de:	602b      	str	r3, [r5, #0]
 80080e0:	f7fa fb15 	bl	800270e <_isatty>
 80080e4:	1c43      	adds	r3, r0, #1
 80080e6:	d102      	bne.n	80080ee <_isatty_r+0x1a>
 80080e8:	682b      	ldr	r3, [r5, #0]
 80080ea:	b103      	cbz	r3, 80080ee <_isatty_r+0x1a>
 80080ec:	6023      	str	r3, [r4, #0]
 80080ee:	bd38      	pop	{r3, r4, r5, pc}
 80080f0:	200004a4 	.word	0x200004a4

080080f4 <_lseek_r>:
 80080f4:	b538      	push	{r3, r4, r5, lr}
 80080f6:	4d07      	ldr	r5, [pc, #28]	; (8008114 <_lseek_r+0x20>)
 80080f8:	4604      	mov	r4, r0
 80080fa:	4608      	mov	r0, r1
 80080fc:	4611      	mov	r1, r2
 80080fe:	2200      	movs	r2, #0
 8008100:	602a      	str	r2, [r5, #0]
 8008102:	461a      	mov	r2, r3
 8008104:	f7fa fb0e 	bl	8002724 <_lseek>
 8008108:	1c43      	adds	r3, r0, #1
 800810a:	d102      	bne.n	8008112 <_lseek_r+0x1e>
 800810c:	682b      	ldr	r3, [r5, #0]
 800810e:	b103      	cbz	r3, 8008112 <_lseek_r+0x1e>
 8008110:	6023      	str	r3, [r4, #0]
 8008112:	bd38      	pop	{r3, r4, r5, pc}
 8008114:	200004a4 	.word	0x200004a4

08008118 <__malloc_lock>:
 8008118:	4801      	ldr	r0, [pc, #4]	; (8008120 <__malloc_lock+0x8>)
 800811a:	f7ff bb55 	b.w	80077c8 <__retarget_lock_acquire_recursive>
 800811e:	bf00      	nop
 8008120:	2000049c 	.word	0x2000049c

08008124 <__malloc_unlock>:
 8008124:	4801      	ldr	r0, [pc, #4]	; (800812c <__malloc_unlock+0x8>)
 8008126:	f7ff bb50 	b.w	80077ca <__retarget_lock_release_recursive>
 800812a:	bf00      	nop
 800812c:	2000049c 	.word	0x2000049c

08008130 <_read_r>:
 8008130:	b538      	push	{r3, r4, r5, lr}
 8008132:	4d07      	ldr	r5, [pc, #28]	; (8008150 <_read_r+0x20>)
 8008134:	4604      	mov	r4, r0
 8008136:	4608      	mov	r0, r1
 8008138:	4611      	mov	r1, r2
 800813a:	2200      	movs	r2, #0
 800813c:	602a      	str	r2, [r5, #0]
 800813e:	461a      	mov	r2, r3
 8008140:	f7fa faac 	bl	800269c <_read>
 8008144:	1c43      	adds	r3, r0, #1
 8008146:	d102      	bne.n	800814e <_read_r+0x1e>
 8008148:	682b      	ldr	r3, [r5, #0]
 800814a:	b103      	cbz	r3, 800814e <_read_r+0x1e>
 800814c:	6023      	str	r3, [r4, #0]
 800814e:	bd38      	pop	{r3, r4, r5, pc}
 8008150:	200004a4 	.word	0x200004a4
 8008154:	00000000 	.word	0x00000000

08008158 <atan>:
 8008158:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800815c:	ec55 4b10 	vmov	r4, r5, d0
 8008160:	4bc3      	ldr	r3, [pc, #780]	; (8008470 <atan+0x318>)
 8008162:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008166:	429e      	cmp	r6, r3
 8008168:	46ab      	mov	fp, r5
 800816a:	dd18      	ble.n	800819e <atan+0x46>
 800816c:	4bc1      	ldr	r3, [pc, #772]	; (8008474 <atan+0x31c>)
 800816e:	429e      	cmp	r6, r3
 8008170:	dc01      	bgt.n	8008176 <atan+0x1e>
 8008172:	d109      	bne.n	8008188 <atan+0x30>
 8008174:	b144      	cbz	r4, 8008188 <atan+0x30>
 8008176:	4622      	mov	r2, r4
 8008178:	462b      	mov	r3, r5
 800817a:	4620      	mov	r0, r4
 800817c:	4629      	mov	r1, r5
 800817e:	f7f8 f87d 	bl	800027c <__adddf3>
 8008182:	4604      	mov	r4, r0
 8008184:	460d      	mov	r5, r1
 8008186:	e006      	b.n	8008196 <atan+0x3e>
 8008188:	f1bb 0f00 	cmp.w	fp, #0
 800818c:	f300 8131 	bgt.w	80083f2 <atan+0x29a>
 8008190:	a59b      	add	r5, pc, #620	; (adr r5, 8008400 <atan+0x2a8>)
 8008192:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008196:	ec45 4b10 	vmov	d0, r4, r5
 800819a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800819e:	4bb6      	ldr	r3, [pc, #728]	; (8008478 <atan+0x320>)
 80081a0:	429e      	cmp	r6, r3
 80081a2:	dc14      	bgt.n	80081ce <atan+0x76>
 80081a4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80081a8:	429e      	cmp	r6, r3
 80081aa:	dc0d      	bgt.n	80081c8 <atan+0x70>
 80081ac:	a396      	add	r3, pc, #600	; (adr r3, 8008408 <atan+0x2b0>)
 80081ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b2:	ee10 0a10 	vmov	r0, s0
 80081b6:	4629      	mov	r1, r5
 80081b8:	f7f8 f860 	bl	800027c <__adddf3>
 80081bc:	4baf      	ldr	r3, [pc, #700]	; (800847c <atan+0x324>)
 80081be:	2200      	movs	r2, #0
 80081c0:	f7f8 fca2 	bl	8000b08 <__aeabi_dcmpgt>
 80081c4:	2800      	cmp	r0, #0
 80081c6:	d1e6      	bne.n	8008196 <atan+0x3e>
 80081c8:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80081cc:	e02b      	b.n	8008226 <atan+0xce>
 80081ce:	f000 f9b3 	bl	8008538 <fabs>
 80081d2:	4bab      	ldr	r3, [pc, #684]	; (8008480 <atan+0x328>)
 80081d4:	429e      	cmp	r6, r3
 80081d6:	ec55 4b10 	vmov	r4, r5, d0
 80081da:	f300 80bf 	bgt.w	800835c <atan+0x204>
 80081de:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80081e2:	429e      	cmp	r6, r3
 80081e4:	f300 80a0 	bgt.w	8008328 <atan+0x1d0>
 80081e8:	ee10 2a10 	vmov	r2, s0
 80081ec:	ee10 0a10 	vmov	r0, s0
 80081f0:	462b      	mov	r3, r5
 80081f2:	4629      	mov	r1, r5
 80081f4:	f7f8 f842 	bl	800027c <__adddf3>
 80081f8:	4ba0      	ldr	r3, [pc, #640]	; (800847c <atan+0x324>)
 80081fa:	2200      	movs	r2, #0
 80081fc:	f7f8 f83c 	bl	8000278 <__aeabi_dsub>
 8008200:	2200      	movs	r2, #0
 8008202:	4606      	mov	r6, r0
 8008204:	460f      	mov	r7, r1
 8008206:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800820a:	4620      	mov	r0, r4
 800820c:	4629      	mov	r1, r5
 800820e:	f7f8 f835 	bl	800027c <__adddf3>
 8008212:	4602      	mov	r2, r0
 8008214:	460b      	mov	r3, r1
 8008216:	4630      	mov	r0, r6
 8008218:	4639      	mov	r1, r7
 800821a:	f7f8 fb0f 	bl	800083c <__aeabi_ddiv>
 800821e:	f04f 0a00 	mov.w	sl, #0
 8008222:	4604      	mov	r4, r0
 8008224:	460d      	mov	r5, r1
 8008226:	4622      	mov	r2, r4
 8008228:	462b      	mov	r3, r5
 800822a:	4620      	mov	r0, r4
 800822c:	4629      	mov	r1, r5
 800822e:	f7f8 f9db 	bl	80005e8 <__aeabi_dmul>
 8008232:	4602      	mov	r2, r0
 8008234:	460b      	mov	r3, r1
 8008236:	4680      	mov	r8, r0
 8008238:	4689      	mov	r9, r1
 800823a:	f7f8 f9d5 	bl	80005e8 <__aeabi_dmul>
 800823e:	a374      	add	r3, pc, #464	; (adr r3, 8008410 <atan+0x2b8>)
 8008240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008244:	4606      	mov	r6, r0
 8008246:	460f      	mov	r7, r1
 8008248:	f7f8 f9ce 	bl	80005e8 <__aeabi_dmul>
 800824c:	a372      	add	r3, pc, #456	; (adr r3, 8008418 <atan+0x2c0>)
 800824e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008252:	f7f8 f813 	bl	800027c <__adddf3>
 8008256:	4632      	mov	r2, r6
 8008258:	463b      	mov	r3, r7
 800825a:	f7f8 f9c5 	bl	80005e8 <__aeabi_dmul>
 800825e:	a370      	add	r3, pc, #448	; (adr r3, 8008420 <atan+0x2c8>)
 8008260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008264:	f7f8 f80a 	bl	800027c <__adddf3>
 8008268:	4632      	mov	r2, r6
 800826a:	463b      	mov	r3, r7
 800826c:	f7f8 f9bc 	bl	80005e8 <__aeabi_dmul>
 8008270:	a36d      	add	r3, pc, #436	; (adr r3, 8008428 <atan+0x2d0>)
 8008272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008276:	f7f8 f801 	bl	800027c <__adddf3>
 800827a:	4632      	mov	r2, r6
 800827c:	463b      	mov	r3, r7
 800827e:	f7f8 f9b3 	bl	80005e8 <__aeabi_dmul>
 8008282:	a36b      	add	r3, pc, #428	; (adr r3, 8008430 <atan+0x2d8>)
 8008284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008288:	f7f7 fff8 	bl	800027c <__adddf3>
 800828c:	4632      	mov	r2, r6
 800828e:	463b      	mov	r3, r7
 8008290:	f7f8 f9aa 	bl	80005e8 <__aeabi_dmul>
 8008294:	a368      	add	r3, pc, #416	; (adr r3, 8008438 <atan+0x2e0>)
 8008296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829a:	f7f7 ffef 	bl	800027c <__adddf3>
 800829e:	4642      	mov	r2, r8
 80082a0:	464b      	mov	r3, r9
 80082a2:	f7f8 f9a1 	bl	80005e8 <__aeabi_dmul>
 80082a6:	a366      	add	r3, pc, #408	; (adr r3, 8008440 <atan+0x2e8>)
 80082a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ac:	4680      	mov	r8, r0
 80082ae:	4689      	mov	r9, r1
 80082b0:	4630      	mov	r0, r6
 80082b2:	4639      	mov	r1, r7
 80082b4:	f7f8 f998 	bl	80005e8 <__aeabi_dmul>
 80082b8:	a363      	add	r3, pc, #396	; (adr r3, 8008448 <atan+0x2f0>)
 80082ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082be:	f7f7 ffdb 	bl	8000278 <__aeabi_dsub>
 80082c2:	4632      	mov	r2, r6
 80082c4:	463b      	mov	r3, r7
 80082c6:	f7f8 f98f 	bl	80005e8 <__aeabi_dmul>
 80082ca:	a361      	add	r3, pc, #388	; (adr r3, 8008450 <atan+0x2f8>)
 80082cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d0:	f7f7 ffd2 	bl	8000278 <__aeabi_dsub>
 80082d4:	4632      	mov	r2, r6
 80082d6:	463b      	mov	r3, r7
 80082d8:	f7f8 f986 	bl	80005e8 <__aeabi_dmul>
 80082dc:	a35e      	add	r3, pc, #376	; (adr r3, 8008458 <atan+0x300>)
 80082de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e2:	f7f7 ffc9 	bl	8000278 <__aeabi_dsub>
 80082e6:	4632      	mov	r2, r6
 80082e8:	463b      	mov	r3, r7
 80082ea:	f7f8 f97d 	bl	80005e8 <__aeabi_dmul>
 80082ee:	a35c      	add	r3, pc, #368	; (adr r3, 8008460 <atan+0x308>)
 80082f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f4:	f7f7 ffc0 	bl	8000278 <__aeabi_dsub>
 80082f8:	4632      	mov	r2, r6
 80082fa:	463b      	mov	r3, r7
 80082fc:	f7f8 f974 	bl	80005e8 <__aeabi_dmul>
 8008300:	4602      	mov	r2, r0
 8008302:	460b      	mov	r3, r1
 8008304:	4640      	mov	r0, r8
 8008306:	4649      	mov	r1, r9
 8008308:	f7f7 ffb8 	bl	800027c <__adddf3>
 800830c:	4622      	mov	r2, r4
 800830e:	462b      	mov	r3, r5
 8008310:	f7f8 f96a 	bl	80005e8 <__aeabi_dmul>
 8008314:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8008318:	4602      	mov	r2, r0
 800831a:	460b      	mov	r3, r1
 800831c:	d14b      	bne.n	80083b6 <atan+0x25e>
 800831e:	4620      	mov	r0, r4
 8008320:	4629      	mov	r1, r5
 8008322:	f7f7 ffa9 	bl	8000278 <__aeabi_dsub>
 8008326:	e72c      	b.n	8008182 <atan+0x2a>
 8008328:	ee10 0a10 	vmov	r0, s0
 800832c:	4b53      	ldr	r3, [pc, #332]	; (800847c <atan+0x324>)
 800832e:	2200      	movs	r2, #0
 8008330:	4629      	mov	r1, r5
 8008332:	f7f7 ffa1 	bl	8000278 <__aeabi_dsub>
 8008336:	4b51      	ldr	r3, [pc, #324]	; (800847c <atan+0x324>)
 8008338:	4606      	mov	r6, r0
 800833a:	460f      	mov	r7, r1
 800833c:	2200      	movs	r2, #0
 800833e:	4620      	mov	r0, r4
 8008340:	4629      	mov	r1, r5
 8008342:	f7f7 ff9b 	bl	800027c <__adddf3>
 8008346:	4602      	mov	r2, r0
 8008348:	460b      	mov	r3, r1
 800834a:	4630      	mov	r0, r6
 800834c:	4639      	mov	r1, r7
 800834e:	f7f8 fa75 	bl	800083c <__aeabi_ddiv>
 8008352:	f04f 0a01 	mov.w	sl, #1
 8008356:	4604      	mov	r4, r0
 8008358:	460d      	mov	r5, r1
 800835a:	e764      	b.n	8008226 <atan+0xce>
 800835c:	4b49      	ldr	r3, [pc, #292]	; (8008484 <atan+0x32c>)
 800835e:	429e      	cmp	r6, r3
 8008360:	da1d      	bge.n	800839e <atan+0x246>
 8008362:	ee10 0a10 	vmov	r0, s0
 8008366:	4b48      	ldr	r3, [pc, #288]	; (8008488 <atan+0x330>)
 8008368:	2200      	movs	r2, #0
 800836a:	4629      	mov	r1, r5
 800836c:	f7f7 ff84 	bl	8000278 <__aeabi_dsub>
 8008370:	4b45      	ldr	r3, [pc, #276]	; (8008488 <atan+0x330>)
 8008372:	4606      	mov	r6, r0
 8008374:	460f      	mov	r7, r1
 8008376:	2200      	movs	r2, #0
 8008378:	4620      	mov	r0, r4
 800837a:	4629      	mov	r1, r5
 800837c:	f7f8 f934 	bl	80005e8 <__aeabi_dmul>
 8008380:	4b3e      	ldr	r3, [pc, #248]	; (800847c <atan+0x324>)
 8008382:	2200      	movs	r2, #0
 8008384:	f7f7 ff7a 	bl	800027c <__adddf3>
 8008388:	4602      	mov	r2, r0
 800838a:	460b      	mov	r3, r1
 800838c:	4630      	mov	r0, r6
 800838e:	4639      	mov	r1, r7
 8008390:	f7f8 fa54 	bl	800083c <__aeabi_ddiv>
 8008394:	f04f 0a02 	mov.w	sl, #2
 8008398:	4604      	mov	r4, r0
 800839a:	460d      	mov	r5, r1
 800839c:	e743      	b.n	8008226 <atan+0xce>
 800839e:	462b      	mov	r3, r5
 80083a0:	ee10 2a10 	vmov	r2, s0
 80083a4:	4939      	ldr	r1, [pc, #228]	; (800848c <atan+0x334>)
 80083a6:	2000      	movs	r0, #0
 80083a8:	f7f8 fa48 	bl	800083c <__aeabi_ddiv>
 80083ac:	f04f 0a03 	mov.w	sl, #3
 80083b0:	4604      	mov	r4, r0
 80083b2:	460d      	mov	r5, r1
 80083b4:	e737      	b.n	8008226 <atan+0xce>
 80083b6:	4b36      	ldr	r3, [pc, #216]	; (8008490 <atan+0x338>)
 80083b8:	4e36      	ldr	r6, [pc, #216]	; (8008494 <atan+0x33c>)
 80083ba:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80083be:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80083c2:	e9da 2300 	ldrd	r2, r3, [sl]
 80083c6:	f7f7 ff57 	bl	8000278 <__aeabi_dsub>
 80083ca:	4622      	mov	r2, r4
 80083cc:	462b      	mov	r3, r5
 80083ce:	f7f7 ff53 	bl	8000278 <__aeabi_dsub>
 80083d2:	4602      	mov	r2, r0
 80083d4:	460b      	mov	r3, r1
 80083d6:	e9d6 0100 	ldrd	r0, r1, [r6]
 80083da:	f7f7 ff4d 	bl	8000278 <__aeabi_dsub>
 80083de:	f1bb 0f00 	cmp.w	fp, #0
 80083e2:	4604      	mov	r4, r0
 80083e4:	460d      	mov	r5, r1
 80083e6:	f6bf aed6 	bge.w	8008196 <atan+0x3e>
 80083ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80083ee:	461d      	mov	r5, r3
 80083f0:	e6d1      	b.n	8008196 <atan+0x3e>
 80083f2:	a51d      	add	r5, pc, #116	; (adr r5, 8008468 <atan+0x310>)
 80083f4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80083f8:	e6cd      	b.n	8008196 <atan+0x3e>
 80083fa:	bf00      	nop
 80083fc:	f3af 8000 	nop.w
 8008400:	54442d18 	.word	0x54442d18
 8008404:	bff921fb 	.word	0xbff921fb
 8008408:	8800759c 	.word	0x8800759c
 800840c:	7e37e43c 	.word	0x7e37e43c
 8008410:	e322da11 	.word	0xe322da11
 8008414:	3f90ad3a 	.word	0x3f90ad3a
 8008418:	24760deb 	.word	0x24760deb
 800841c:	3fa97b4b 	.word	0x3fa97b4b
 8008420:	a0d03d51 	.word	0xa0d03d51
 8008424:	3fb10d66 	.word	0x3fb10d66
 8008428:	c54c206e 	.word	0xc54c206e
 800842c:	3fb745cd 	.word	0x3fb745cd
 8008430:	920083ff 	.word	0x920083ff
 8008434:	3fc24924 	.word	0x3fc24924
 8008438:	5555550d 	.word	0x5555550d
 800843c:	3fd55555 	.word	0x3fd55555
 8008440:	2c6a6c2f 	.word	0x2c6a6c2f
 8008444:	bfa2b444 	.word	0xbfa2b444
 8008448:	52defd9a 	.word	0x52defd9a
 800844c:	3fadde2d 	.word	0x3fadde2d
 8008450:	af749a6d 	.word	0xaf749a6d
 8008454:	3fb3b0f2 	.word	0x3fb3b0f2
 8008458:	fe231671 	.word	0xfe231671
 800845c:	3fbc71c6 	.word	0x3fbc71c6
 8008460:	9998ebc4 	.word	0x9998ebc4
 8008464:	3fc99999 	.word	0x3fc99999
 8008468:	54442d18 	.word	0x54442d18
 800846c:	3ff921fb 	.word	0x3ff921fb
 8008470:	440fffff 	.word	0x440fffff
 8008474:	7ff00000 	.word	0x7ff00000
 8008478:	3fdbffff 	.word	0x3fdbffff
 800847c:	3ff00000 	.word	0x3ff00000
 8008480:	3ff2ffff 	.word	0x3ff2ffff
 8008484:	40038000 	.word	0x40038000
 8008488:	3ff80000 	.word	0x3ff80000
 800848c:	bff00000 	.word	0xbff00000
 8008490:	08009e98 	.word	0x08009e98
 8008494:	08009e78 	.word	0x08009e78

08008498 <cos>:
 8008498:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800849a:	ec53 2b10 	vmov	r2, r3, d0
 800849e:	4824      	ldr	r0, [pc, #144]	; (8008530 <cos+0x98>)
 80084a0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80084a4:	4281      	cmp	r1, r0
 80084a6:	dc06      	bgt.n	80084b6 <cos+0x1e>
 80084a8:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8008528 <cos+0x90>
 80084ac:	f000 fe34 	bl	8009118 <__kernel_cos>
 80084b0:	ec51 0b10 	vmov	r0, r1, d0
 80084b4:	e007      	b.n	80084c6 <cos+0x2e>
 80084b6:	481f      	ldr	r0, [pc, #124]	; (8008534 <cos+0x9c>)
 80084b8:	4281      	cmp	r1, r0
 80084ba:	dd09      	ble.n	80084d0 <cos+0x38>
 80084bc:	ee10 0a10 	vmov	r0, s0
 80084c0:	4619      	mov	r1, r3
 80084c2:	f7f7 fed9 	bl	8000278 <__aeabi_dsub>
 80084c6:	ec41 0b10 	vmov	d0, r0, r1
 80084ca:	b005      	add	sp, #20
 80084cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80084d0:	4668      	mov	r0, sp
 80084d2:	f000 fb61 	bl	8008b98 <__ieee754_rem_pio2>
 80084d6:	f000 0003 	and.w	r0, r0, #3
 80084da:	2801      	cmp	r0, #1
 80084dc:	d007      	beq.n	80084ee <cos+0x56>
 80084de:	2802      	cmp	r0, #2
 80084e0:	d012      	beq.n	8008508 <cos+0x70>
 80084e2:	b9c0      	cbnz	r0, 8008516 <cos+0x7e>
 80084e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80084e8:	ed9d 0b00 	vldr	d0, [sp]
 80084ec:	e7de      	b.n	80084ac <cos+0x14>
 80084ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 80084f2:	ed9d 0b00 	vldr	d0, [sp]
 80084f6:	f001 fa17 	bl	8009928 <__kernel_sin>
 80084fa:	ec53 2b10 	vmov	r2, r3, d0
 80084fe:	ee10 0a10 	vmov	r0, s0
 8008502:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008506:	e7de      	b.n	80084c6 <cos+0x2e>
 8008508:	ed9d 1b02 	vldr	d1, [sp, #8]
 800850c:	ed9d 0b00 	vldr	d0, [sp]
 8008510:	f000 fe02 	bl	8009118 <__kernel_cos>
 8008514:	e7f1      	b.n	80084fa <cos+0x62>
 8008516:	ed9d 1b02 	vldr	d1, [sp, #8]
 800851a:	ed9d 0b00 	vldr	d0, [sp]
 800851e:	2001      	movs	r0, #1
 8008520:	f001 fa02 	bl	8009928 <__kernel_sin>
 8008524:	e7c4      	b.n	80084b0 <cos+0x18>
 8008526:	bf00      	nop
	...
 8008530:	3fe921fb 	.word	0x3fe921fb
 8008534:	7fefffff 	.word	0x7fefffff

08008538 <fabs>:
 8008538:	ec51 0b10 	vmov	r0, r1, d0
 800853c:	ee10 2a10 	vmov	r2, s0
 8008540:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008544:	ec43 2b10 	vmov	d0, r2, r3
 8008548:	4770      	bx	lr
 800854a:	0000      	movs	r0, r0
 800854c:	0000      	movs	r0, r0
	...

08008550 <sin>:
 8008550:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008552:	ec53 2b10 	vmov	r2, r3, d0
 8008556:	4826      	ldr	r0, [pc, #152]	; (80085f0 <sin+0xa0>)
 8008558:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800855c:	4281      	cmp	r1, r0
 800855e:	dc07      	bgt.n	8008570 <sin+0x20>
 8008560:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80085e8 <sin+0x98>
 8008564:	2000      	movs	r0, #0
 8008566:	f001 f9df 	bl	8009928 <__kernel_sin>
 800856a:	ec51 0b10 	vmov	r0, r1, d0
 800856e:	e007      	b.n	8008580 <sin+0x30>
 8008570:	4820      	ldr	r0, [pc, #128]	; (80085f4 <sin+0xa4>)
 8008572:	4281      	cmp	r1, r0
 8008574:	dd09      	ble.n	800858a <sin+0x3a>
 8008576:	ee10 0a10 	vmov	r0, s0
 800857a:	4619      	mov	r1, r3
 800857c:	f7f7 fe7c 	bl	8000278 <__aeabi_dsub>
 8008580:	ec41 0b10 	vmov	d0, r0, r1
 8008584:	b005      	add	sp, #20
 8008586:	f85d fb04 	ldr.w	pc, [sp], #4
 800858a:	4668      	mov	r0, sp
 800858c:	f000 fb04 	bl	8008b98 <__ieee754_rem_pio2>
 8008590:	f000 0003 	and.w	r0, r0, #3
 8008594:	2801      	cmp	r0, #1
 8008596:	d008      	beq.n	80085aa <sin+0x5a>
 8008598:	2802      	cmp	r0, #2
 800859a:	d00d      	beq.n	80085b8 <sin+0x68>
 800859c:	b9d0      	cbnz	r0, 80085d4 <sin+0x84>
 800859e:	ed9d 1b02 	vldr	d1, [sp, #8]
 80085a2:	ed9d 0b00 	vldr	d0, [sp]
 80085a6:	2001      	movs	r0, #1
 80085a8:	e7dd      	b.n	8008566 <sin+0x16>
 80085aa:	ed9d 1b02 	vldr	d1, [sp, #8]
 80085ae:	ed9d 0b00 	vldr	d0, [sp]
 80085b2:	f000 fdb1 	bl	8009118 <__kernel_cos>
 80085b6:	e7d8      	b.n	800856a <sin+0x1a>
 80085b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80085bc:	ed9d 0b00 	vldr	d0, [sp]
 80085c0:	2001      	movs	r0, #1
 80085c2:	f001 f9b1 	bl	8009928 <__kernel_sin>
 80085c6:	ec53 2b10 	vmov	r2, r3, d0
 80085ca:	ee10 0a10 	vmov	r0, s0
 80085ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80085d2:	e7d5      	b.n	8008580 <sin+0x30>
 80085d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80085d8:	ed9d 0b00 	vldr	d0, [sp]
 80085dc:	f000 fd9c 	bl	8009118 <__kernel_cos>
 80085e0:	e7f1      	b.n	80085c6 <sin+0x76>
 80085e2:	bf00      	nop
 80085e4:	f3af 8000 	nop.w
	...
 80085f0:	3fe921fb 	.word	0x3fe921fb
 80085f4:	7fefffff 	.word	0x7fefffff

080085f8 <acos>:
 80085f8:	b538      	push	{r3, r4, r5, lr}
 80085fa:	ed2d 8b02 	vpush	{d8}
 80085fe:	ec55 4b10 	vmov	r4, r5, d0
 8008602:	f000 f869 	bl	80086d8 <__ieee754_acos>
 8008606:	4b16      	ldr	r3, [pc, #88]	; (8008660 <acos+0x68>)
 8008608:	eeb0 8a40 	vmov.f32	s16, s0
 800860c:	eef0 8a60 	vmov.f32	s17, s1
 8008610:	f993 3000 	ldrsb.w	r3, [r3]
 8008614:	3301      	adds	r3, #1
 8008616:	d01c      	beq.n	8008652 <acos+0x5a>
 8008618:	4622      	mov	r2, r4
 800861a:	462b      	mov	r3, r5
 800861c:	4620      	mov	r0, r4
 800861e:	4629      	mov	r1, r5
 8008620:	f7f8 fa7c 	bl	8000b1c <__aeabi_dcmpun>
 8008624:	b9a8      	cbnz	r0, 8008652 <acos+0x5a>
 8008626:	ec45 4b10 	vmov	d0, r4, r5
 800862a:	f7ff ff85 	bl	8008538 <fabs>
 800862e:	4b0d      	ldr	r3, [pc, #52]	; (8008664 <acos+0x6c>)
 8008630:	ec51 0b10 	vmov	r0, r1, d0
 8008634:	2200      	movs	r2, #0
 8008636:	f7f8 fa67 	bl	8000b08 <__aeabi_dcmpgt>
 800863a:	b150      	cbz	r0, 8008652 <acos+0x5a>
 800863c:	f7fe fd7e 	bl	800713c <__errno>
 8008640:	ecbd 8b02 	vpop	{d8}
 8008644:	2321      	movs	r3, #33	; 0x21
 8008646:	6003      	str	r3, [r0, #0]
 8008648:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800864c:	4806      	ldr	r0, [pc, #24]	; (8008668 <acos+0x70>)
 800864e:	f001 baab 	b.w	8009ba8 <nan>
 8008652:	eeb0 0a48 	vmov.f32	s0, s16
 8008656:	eef0 0a68 	vmov.f32	s1, s17
 800865a:	ecbd 8b02 	vpop	{d8}
 800865e:	bd38      	pop	{r3, r4, r5, pc}
 8008660:	20000070 	.word	0x20000070
 8008664:	3ff00000 	.word	0x3ff00000
 8008668:	08009e49 	.word	0x08009e49

0800866c <sqrt>:
 800866c:	b538      	push	{r3, r4, r5, lr}
 800866e:	ed2d 8b02 	vpush	{d8}
 8008672:	ec55 4b10 	vmov	r4, r5, d0
 8008676:	f000 fc99 	bl	8008fac <__ieee754_sqrt>
 800867a:	4b15      	ldr	r3, [pc, #84]	; (80086d0 <sqrt+0x64>)
 800867c:	eeb0 8a40 	vmov.f32	s16, s0
 8008680:	eef0 8a60 	vmov.f32	s17, s1
 8008684:	f993 3000 	ldrsb.w	r3, [r3]
 8008688:	3301      	adds	r3, #1
 800868a:	d019      	beq.n	80086c0 <sqrt+0x54>
 800868c:	4622      	mov	r2, r4
 800868e:	462b      	mov	r3, r5
 8008690:	4620      	mov	r0, r4
 8008692:	4629      	mov	r1, r5
 8008694:	f7f8 fa42 	bl	8000b1c <__aeabi_dcmpun>
 8008698:	b990      	cbnz	r0, 80086c0 <sqrt+0x54>
 800869a:	2200      	movs	r2, #0
 800869c:	2300      	movs	r3, #0
 800869e:	4620      	mov	r0, r4
 80086a0:	4629      	mov	r1, r5
 80086a2:	f7f8 fa13 	bl	8000acc <__aeabi_dcmplt>
 80086a6:	b158      	cbz	r0, 80086c0 <sqrt+0x54>
 80086a8:	f7fe fd48 	bl	800713c <__errno>
 80086ac:	2321      	movs	r3, #33	; 0x21
 80086ae:	6003      	str	r3, [r0, #0]
 80086b0:	2200      	movs	r2, #0
 80086b2:	2300      	movs	r3, #0
 80086b4:	4610      	mov	r0, r2
 80086b6:	4619      	mov	r1, r3
 80086b8:	f7f8 f8c0 	bl	800083c <__aeabi_ddiv>
 80086bc:	ec41 0b18 	vmov	d8, r0, r1
 80086c0:	eeb0 0a48 	vmov.f32	s0, s16
 80086c4:	eef0 0a68 	vmov.f32	s1, s17
 80086c8:	ecbd 8b02 	vpop	{d8}
 80086cc:	bd38      	pop	{r3, r4, r5, pc}
 80086ce:	bf00      	nop
 80086d0:	20000070 	.word	0x20000070
 80086d4:	00000000 	.word	0x00000000

080086d8 <__ieee754_acos>:
 80086d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086dc:	ec55 4b10 	vmov	r4, r5, d0
 80086e0:	49b7      	ldr	r1, [pc, #732]	; (80089c0 <__ieee754_acos+0x2e8>)
 80086e2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80086e6:	428b      	cmp	r3, r1
 80086e8:	dd1b      	ble.n	8008722 <__ieee754_acos+0x4a>
 80086ea:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 80086ee:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80086f2:	4323      	orrs	r3, r4
 80086f4:	d106      	bne.n	8008704 <__ieee754_acos+0x2c>
 80086f6:	2d00      	cmp	r5, #0
 80086f8:	f300 8211 	bgt.w	8008b1e <__ieee754_acos+0x446>
 80086fc:	ed9f 0b96 	vldr	d0, [pc, #600]	; 8008958 <__ieee754_acos+0x280>
 8008700:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008704:	ee10 2a10 	vmov	r2, s0
 8008708:	462b      	mov	r3, r5
 800870a:	ee10 0a10 	vmov	r0, s0
 800870e:	4629      	mov	r1, r5
 8008710:	f7f7 fdb2 	bl	8000278 <__aeabi_dsub>
 8008714:	4602      	mov	r2, r0
 8008716:	460b      	mov	r3, r1
 8008718:	f7f8 f890 	bl	800083c <__aeabi_ddiv>
 800871c:	ec41 0b10 	vmov	d0, r0, r1
 8008720:	e7ee      	b.n	8008700 <__ieee754_acos+0x28>
 8008722:	49a8      	ldr	r1, [pc, #672]	; (80089c4 <__ieee754_acos+0x2ec>)
 8008724:	428b      	cmp	r3, r1
 8008726:	f300 8087 	bgt.w	8008838 <__ieee754_acos+0x160>
 800872a:	4aa7      	ldr	r2, [pc, #668]	; (80089c8 <__ieee754_acos+0x2f0>)
 800872c:	4293      	cmp	r3, r2
 800872e:	f340 81f9 	ble.w	8008b24 <__ieee754_acos+0x44c>
 8008732:	ee10 2a10 	vmov	r2, s0
 8008736:	ee10 0a10 	vmov	r0, s0
 800873a:	462b      	mov	r3, r5
 800873c:	4629      	mov	r1, r5
 800873e:	f7f7 ff53 	bl	80005e8 <__aeabi_dmul>
 8008742:	a387      	add	r3, pc, #540	; (adr r3, 8008960 <__ieee754_acos+0x288>)
 8008744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008748:	4606      	mov	r6, r0
 800874a:	460f      	mov	r7, r1
 800874c:	f7f7 ff4c 	bl	80005e8 <__aeabi_dmul>
 8008750:	a385      	add	r3, pc, #532	; (adr r3, 8008968 <__ieee754_acos+0x290>)
 8008752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008756:	f7f7 fd91 	bl	800027c <__adddf3>
 800875a:	4632      	mov	r2, r6
 800875c:	463b      	mov	r3, r7
 800875e:	f7f7 ff43 	bl	80005e8 <__aeabi_dmul>
 8008762:	a383      	add	r3, pc, #524	; (adr r3, 8008970 <__ieee754_acos+0x298>)
 8008764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008768:	f7f7 fd86 	bl	8000278 <__aeabi_dsub>
 800876c:	4632      	mov	r2, r6
 800876e:	463b      	mov	r3, r7
 8008770:	f7f7 ff3a 	bl	80005e8 <__aeabi_dmul>
 8008774:	a380      	add	r3, pc, #512	; (adr r3, 8008978 <__ieee754_acos+0x2a0>)
 8008776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877a:	f7f7 fd7f 	bl	800027c <__adddf3>
 800877e:	4632      	mov	r2, r6
 8008780:	463b      	mov	r3, r7
 8008782:	f7f7 ff31 	bl	80005e8 <__aeabi_dmul>
 8008786:	a37e      	add	r3, pc, #504	; (adr r3, 8008980 <__ieee754_acos+0x2a8>)
 8008788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800878c:	f7f7 fd74 	bl	8000278 <__aeabi_dsub>
 8008790:	4632      	mov	r2, r6
 8008792:	463b      	mov	r3, r7
 8008794:	f7f7 ff28 	bl	80005e8 <__aeabi_dmul>
 8008798:	a37b      	add	r3, pc, #492	; (adr r3, 8008988 <__ieee754_acos+0x2b0>)
 800879a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800879e:	f7f7 fd6d 	bl	800027c <__adddf3>
 80087a2:	4632      	mov	r2, r6
 80087a4:	463b      	mov	r3, r7
 80087a6:	f7f7 ff1f 	bl	80005e8 <__aeabi_dmul>
 80087aa:	a379      	add	r3, pc, #484	; (adr r3, 8008990 <__ieee754_acos+0x2b8>)
 80087ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b0:	4680      	mov	r8, r0
 80087b2:	4689      	mov	r9, r1
 80087b4:	4630      	mov	r0, r6
 80087b6:	4639      	mov	r1, r7
 80087b8:	f7f7 ff16 	bl	80005e8 <__aeabi_dmul>
 80087bc:	a376      	add	r3, pc, #472	; (adr r3, 8008998 <__ieee754_acos+0x2c0>)
 80087be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c2:	f7f7 fd59 	bl	8000278 <__aeabi_dsub>
 80087c6:	4632      	mov	r2, r6
 80087c8:	463b      	mov	r3, r7
 80087ca:	f7f7 ff0d 	bl	80005e8 <__aeabi_dmul>
 80087ce:	a374      	add	r3, pc, #464	; (adr r3, 80089a0 <__ieee754_acos+0x2c8>)
 80087d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d4:	f7f7 fd52 	bl	800027c <__adddf3>
 80087d8:	4632      	mov	r2, r6
 80087da:	463b      	mov	r3, r7
 80087dc:	f7f7 ff04 	bl	80005e8 <__aeabi_dmul>
 80087e0:	a371      	add	r3, pc, #452	; (adr r3, 80089a8 <__ieee754_acos+0x2d0>)
 80087e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e6:	f7f7 fd47 	bl	8000278 <__aeabi_dsub>
 80087ea:	4632      	mov	r2, r6
 80087ec:	463b      	mov	r3, r7
 80087ee:	f7f7 fefb 	bl	80005e8 <__aeabi_dmul>
 80087f2:	4b76      	ldr	r3, [pc, #472]	; (80089cc <__ieee754_acos+0x2f4>)
 80087f4:	2200      	movs	r2, #0
 80087f6:	f7f7 fd41 	bl	800027c <__adddf3>
 80087fa:	4602      	mov	r2, r0
 80087fc:	460b      	mov	r3, r1
 80087fe:	4640      	mov	r0, r8
 8008800:	4649      	mov	r1, r9
 8008802:	f7f8 f81b 	bl	800083c <__aeabi_ddiv>
 8008806:	4622      	mov	r2, r4
 8008808:	462b      	mov	r3, r5
 800880a:	f7f7 feed 	bl	80005e8 <__aeabi_dmul>
 800880e:	4602      	mov	r2, r0
 8008810:	460b      	mov	r3, r1
 8008812:	a167      	add	r1, pc, #412	; (adr r1, 80089b0 <__ieee754_acos+0x2d8>)
 8008814:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008818:	f7f7 fd2e 	bl	8000278 <__aeabi_dsub>
 800881c:	4602      	mov	r2, r0
 800881e:	460b      	mov	r3, r1
 8008820:	4620      	mov	r0, r4
 8008822:	4629      	mov	r1, r5
 8008824:	f7f7 fd28 	bl	8000278 <__aeabi_dsub>
 8008828:	4602      	mov	r2, r0
 800882a:	460b      	mov	r3, r1
 800882c:	a162      	add	r1, pc, #392	; (adr r1, 80089b8 <__ieee754_acos+0x2e0>)
 800882e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008832:	f7f7 fd21 	bl	8000278 <__aeabi_dsub>
 8008836:	e771      	b.n	800871c <__ieee754_acos+0x44>
 8008838:	2d00      	cmp	r5, #0
 800883a:	f280 80cb 	bge.w	80089d4 <__ieee754_acos+0x2fc>
 800883e:	ee10 0a10 	vmov	r0, s0
 8008842:	4b62      	ldr	r3, [pc, #392]	; (80089cc <__ieee754_acos+0x2f4>)
 8008844:	2200      	movs	r2, #0
 8008846:	4629      	mov	r1, r5
 8008848:	f7f7 fd18 	bl	800027c <__adddf3>
 800884c:	4b60      	ldr	r3, [pc, #384]	; (80089d0 <__ieee754_acos+0x2f8>)
 800884e:	2200      	movs	r2, #0
 8008850:	f7f7 feca 	bl	80005e8 <__aeabi_dmul>
 8008854:	a342      	add	r3, pc, #264	; (adr r3, 8008960 <__ieee754_acos+0x288>)
 8008856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800885a:	4604      	mov	r4, r0
 800885c:	460d      	mov	r5, r1
 800885e:	f7f7 fec3 	bl	80005e8 <__aeabi_dmul>
 8008862:	a341      	add	r3, pc, #260	; (adr r3, 8008968 <__ieee754_acos+0x290>)
 8008864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008868:	f7f7 fd08 	bl	800027c <__adddf3>
 800886c:	4622      	mov	r2, r4
 800886e:	462b      	mov	r3, r5
 8008870:	f7f7 feba 	bl	80005e8 <__aeabi_dmul>
 8008874:	a33e      	add	r3, pc, #248	; (adr r3, 8008970 <__ieee754_acos+0x298>)
 8008876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800887a:	f7f7 fcfd 	bl	8000278 <__aeabi_dsub>
 800887e:	4622      	mov	r2, r4
 8008880:	462b      	mov	r3, r5
 8008882:	f7f7 feb1 	bl	80005e8 <__aeabi_dmul>
 8008886:	a33c      	add	r3, pc, #240	; (adr r3, 8008978 <__ieee754_acos+0x2a0>)
 8008888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888c:	f7f7 fcf6 	bl	800027c <__adddf3>
 8008890:	4622      	mov	r2, r4
 8008892:	462b      	mov	r3, r5
 8008894:	f7f7 fea8 	bl	80005e8 <__aeabi_dmul>
 8008898:	a339      	add	r3, pc, #228	; (adr r3, 8008980 <__ieee754_acos+0x2a8>)
 800889a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800889e:	f7f7 fceb 	bl	8000278 <__aeabi_dsub>
 80088a2:	4622      	mov	r2, r4
 80088a4:	462b      	mov	r3, r5
 80088a6:	f7f7 fe9f 	bl	80005e8 <__aeabi_dmul>
 80088aa:	a337      	add	r3, pc, #220	; (adr r3, 8008988 <__ieee754_acos+0x2b0>)
 80088ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b0:	f7f7 fce4 	bl	800027c <__adddf3>
 80088b4:	4622      	mov	r2, r4
 80088b6:	462b      	mov	r3, r5
 80088b8:	f7f7 fe96 	bl	80005e8 <__aeabi_dmul>
 80088bc:	ec45 4b10 	vmov	d0, r4, r5
 80088c0:	4680      	mov	r8, r0
 80088c2:	4689      	mov	r9, r1
 80088c4:	f000 fb72 	bl	8008fac <__ieee754_sqrt>
 80088c8:	a331      	add	r3, pc, #196	; (adr r3, 8008990 <__ieee754_acos+0x2b8>)
 80088ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ce:	4620      	mov	r0, r4
 80088d0:	4629      	mov	r1, r5
 80088d2:	ec57 6b10 	vmov	r6, r7, d0
 80088d6:	f7f7 fe87 	bl	80005e8 <__aeabi_dmul>
 80088da:	a32f      	add	r3, pc, #188	; (adr r3, 8008998 <__ieee754_acos+0x2c0>)
 80088dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088e0:	f7f7 fcca 	bl	8000278 <__aeabi_dsub>
 80088e4:	4622      	mov	r2, r4
 80088e6:	462b      	mov	r3, r5
 80088e8:	f7f7 fe7e 	bl	80005e8 <__aeabi_dmul>
 80088ec:	a32c      	add	r3, pc, #176	; (adr r3, 80089a0 <__ieee754_acos+0x2c8>)
 80088ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088f2:	f7f7 fcc3 	bl	800027c <__adddf3>
 80088f6:	4622      	mov	r2, r4
 80088f8:	462b      	mov	r3, r5
 80088fa:	f7f7 fe75 	bl	80005e8 <__aeabi_dmul>
 80088fe:	a32a      	add	r3, pc, #168	; (adr r3, 80089a8 <__ieee754_acos+0x2d0>)
 8008900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008904:	f7f7 fcb8 	bl	8000278 <__aeabi_dsub>
 8008908:	4622      	mov	r2, r4
 800890a:	462b      	mov	r3, r5
 800890c:	f7f7 fe6c 	bl	80005e8 <__aeabi_dmul>
 8008910:	4b2e      	ldr	r3, [pc, #184]	; (80089cc <__ieee754_acos+0x2f4>)
 8008912:	2200      	movs	r2, #0
 8008914:	f7f7 fcb2 	bl	800027c <__adddf3>
 8008918:	4602      	mov	r2, r0
 800891a:	460b      	mov	r3, r1
 800891c:	4640      	mov	r0, r8
 800891e:	4649      	mov	r1, r9
 8008920:	f7f7 ff8c 	bl	800083c <__aeabi_ddiv>
 8008924:	4632      	mov	r2, r6
 8008926:	463b      	mov	r3, r7
 8008928:	f7f7 fe5e 	bl	80005e8 <__aeabi_dmul>
 800892c:	a320      	add	r3, pc, #128	; (adr r3, 80089b0 <__ieee754_acos+0x2d8>)
 800892e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008932:	f7f7 fca1 	bl	8000278 <__aeabi_dsub>
 8008936:	4632      	mov	r2, r6
 8008938:	463b      	mov	r3, r7
 800893a:	f7f7 fc9f 	bl	800027c <__adddf3>
 800893e:	4602      	mov	r2, r0
 8008940:	460b      	mov	r3, r1
 8008942:	f7f7 fc9b 	bl	800027c <__adddf3>
 8008946:	4602      	mov	r2, r0
 8008948:	460b      	mov	r3, r1
 800894a:	a103      	add	r1, pc, #12	; (adr r1, 8008958 <__ieee754_acos+0x280>)
 800894c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008950:	e76f      	b.n	8008832 <__ieee754_acos+0x15a>
 8008952:	bf00      	nop
 8008954:	f3af 8000 	nop.w
 8008958:	54442d18 	.word	0x54442d18
 800895c:	400921fb 	.word	0x400921fb
 8008960:	0dfdf709 	.word	0x0dfdf709
 8008964:	3f023de1 	.word	0x3f023de1
 8008968:	7501b288 	.word	0x7501b288
 800896c:	3f49efe0 	.word	0x3f49efe0
 8008970:	b5688f3b 	.word	0xb5688f3b
 8008974:	3fa48228 	.word	0x3fa48228
 8008978:	0e884455 	.word	0x0e884455
 800897c:	3fc9c155 	.word	0x3fc9c155
 8008980:	03eb6f7d 	.word	0x03eb6f7d
 8008984:	3fd4d612 	.word	0x3fd4d612
 8008988:	55555555 	.word	0x55555555
 800898c:	3fc55555 	.word	0x3fc55555
 8008990:	b12e9282 	.word	0xb12e9282
 8008994:	3fb3b8c5 	.word	0x3fb3b8c5
 8008998:	1b8d0159 	.word	0x1b8d0159
 800899c:	3fe6066c 	.word	0x3fe6066c
 80089a0:	9c598ac8 	.word	0x9c598ac8
 80089a4:	40002ae5 	.word	0x40002ae5
 80089a8:	1c8a2d4b 	.word	0x1c8a2d4b
 80089ac:	40033a27 	.word	0x40033a27
 80089b0:	33145c07 	.word	0x33145c07
 80089b4:	3c91a626 	.word	0x3c91a626
 80089b8:	54442d18 	.word	0x54442d18
 80089bc:	3ff921fb 	.word	0x3ff921fb
 80089c0:	3fefffff 	.word	0x3fefffff
 80089c4:	3fdfffff 	.word	0x3fdfffff
 80089c8:	3c600000 	.word	0x3c600000
 80089cc:	3ff00000 	.word	0x3ff00000
 80089d0:	3fe00000 	.word	0x3fe00000
 80089d4:	ee10 2a10 	vmov	r2, s0
 80089d8:	462b      	mov	r3, r5
 80089da:	496d      	ldr	r1, [pc, #436]	; (8008b90 <__ieee754_acos+0x4b8>)
 80089dc:	2000      	movs	r0, #0
 80089de:	f7f7 fc4b 	bl	8000278 <__aeabi_dsub>
 80089e2:	4b6c      	ldr	r3, [pc, #432]	; (8008b94 <__ieee754_acos+0x4bc>)
 80089e4:	2200      	movs	r2, #0
 80089e6:	f7f7 fdff 	bl	80005e8 <__aeabi_dmul>
 80089ea:	4604      	mov	r4, r0
 80089ec:	460d      	mov	r5, r1
 80089ee:	ec45 4b10 	vmov	d0, r4, r5
 80089f2:	f000 fadb 	bl	8008fac <__ieee754_sqrt>
 80089f6:	a34e      	add	r3, pc, #312	; (adr r3, 8008b30 <__ieee754_acos+0x458>)
 80089f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fc:	4620      	mov	r0, r4
 80089fe:	4629      	mov	r1, r5
 8008a00:	ec59 8b10 	vmov	r8, r9, d0
 8008a04:	f7f7 fdf0 	bl	80005e8 <__aeabi_dmul>
 8008a08:	a34b      	add	r3, pc, #300	; (adr r3, 8008b38 <__ieee754_acos+0x460>)
 8008a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a0e:	f7f7 fc35 	bl	800027c <__adddf3>
 8008a12:	4622      	mov	r2, r4
 8008a14:	462b      	mov	r3, r5
 8008a16:	f7f7 fde7 	bl	80005e8 <__aeabi_dmul>
 8008a1a:	a349      	add	r3, pc, #292	; (adr r3, 8008b40 <__ieee754_acos+0x468>)
 8008a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a20:	f7f7 fc2a 	bl	8000278 <__aeabi_dsub>
 8008a24:	4622      	mov	r2, r4
 8008a26:	462b      	mov	r3, r5
 8008a28:	f7f7 fdde 	bl	80005e8 <__aeabi_dmul>
 8008a2c:	a346      	add	r3, pc, #280	; (adr r3, 8008b48 <__ieee754_acos+0x470>)
 8008a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a32:	f7f7 fc23 	bl	800027c <__adddf3>
 8008a36:	4622      	mov	r2, r4
 8008a38:	462b      	mov	r3, r5
 8008a3a:	f7f7 fdd5 	bl	80005e8 <__aeabi_dmul>
 8008a3e:	a344      	add	r3, pc, #272	; (adr r3, 8008b50 <__ieee754_acos+0x478>)
 8008a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a44:	f7f7 fc18 	bl	8000278 <__aeabi_dsub>
 8008a48:	4622      	mov	r2, r4
 8008a4a:	462b      	mov	r3, r5
 8008a4c:	f7f7 fdcc 	bl	80005e8 <__aeabi_dmul>
 8008a50:	a341      	add	r3, pc, #260	; (adr r3, 8008b58 <__ieee754_acos+0x480>)
 8008a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a56:	f7f7 fc11 	bl	800027c <__adddf3>
 8008a5a:	4622      	mov	r2, r4
 8008a5c:	462b      	mov	r3, r5
 8008a5e:	f7f7 fdc3 	bl	80005e8 <__aeabi_dmul>
 8008a62:	a33f      	add	r3, pc, #252	; (adr r3, 8008b60 <__ieee754_acos+0x488>)
 8008a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a68:	4682      	mov	sl, r0
 8008a6a:	468b      	mov	fp, r1
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	4629      	mov	r1, r5
 8008a70:	f7f7 fdba 	bl	80005e8 <__aeabi_dmul>
 8008a74:	a33c      	add	r3, pc, #240	; (adr r3, 8008b68 <__ieee754_acos+0x490>)
 8008a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7a:	f7f7 fbfd 	bl	8000278 <__aeabi_dsub>
 8008a7e:	4622      	mov	r2, r4
 8008a80:	462b      	mov	r3, r5
 8008a82:	f7f7 fdb1 	bl	80005e8 <__aeabi_dmul>
 8008a86:	a33a      	add	r3, pc, #232	; (adr r3, 8008b70 <__ieee754_acos+0x498>)
 8008a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a8c:	f7f7 fbf6 	bl	800027c <__adddf3>
 8008a90:	4622      	mov	r2, r4
 8008a92:	462b      	mov	r3, r5
 8008a94:	f7f7 fda8 	bl	80005e8 <__aeabi_dmul>
 8008a98:	a337      	add	r3, pc, #220	; (adr r3, 8008b78 <__ieee754_acos+0x4a0>)
 8008a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9e:	f7f7 fbeb 	bl	8000278 <__aeabi_dsub>
 8008aa2:	4622      	mov	r2, r4
 8008aa4:	462b      	mov	r3, r5
 8008aa6:	f7f7 fd9f 	bl	80005e8 <__aeabi_dmul>
 8008aaa:	4b39      	ldr	r3, [pc, #228]	; (8008b90 <__ieee754_acos+0x4b8>)
 8008aac:	2200      	movs	r2, #0
 8008aae:	f7f7 fbe5 	bl	800027c <__adddf3>
 8008ab2:	4602      	mov	r2, r0
 8008ab4:	460b      	mov	r3, r1
 8008ab6:	4650      	mov	r0, sl
 8008ab8:	4659      	mov	r1, fp
 8008aba:	f7f7 febf 	bl	800083c <__aeabi_ddiv>
 8008abe:	4642      	mov	r2, r8
 8008ac0:	464b      	mov	r3, r9
 8008ac2:	f7f7 fd91 	bl	80005e8 <__aeabi_dmul>
 8008ac6:	2600      	movs	r6, #0
 8008ac8:	4682      	mov	sl, r0
 8008aca:	468b      	mov	fp, r1
 8008acc:	4632      	mov	r2, r6
 8008ace:	464b      	mov	r3, r9
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	4649      	mov	r1, r9
 8008ad4:	f7f7 fd88 	bl	80005e8 <__aeabi_dmul>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	460b      	mov	r3, r1
 8008adc:	4620      	mov	r0, r4
 8008ade:	4629      	mov	r1, r5
 8008ae0:	f7f7 fbca 	bl	8000278 <__aeabi_dsub>
 8008ae4:	4632      	mov	r2, r6
 8008ae6:	4604      	mov	r4, r0
 8008ae8:	460d      	mov	r5, r1
 8008aea:	464b      	mov	r3, r9
 8008aec:	4640      	mov	r0, r8
 8008aee:	4649      	mov	r1, r9
 8008af0:	f7f7 fbc4 	bl	800027c <__adddf3>
 8008af4:	4602      	mov	r2, r0
 8008af6:	460b      	mov	r3, r1
 8008af8:	4620      	mov	r0, r4
 8008afa:	4629      	mov	r1, r5
 8008afc:	f7f7 fe9e 	bl	800083c <__aeabi_ddiv>
 8008b00:	4602      	mov	r2, r0
 8008b02:	460b      	mov	r3, r1
 8008b04:	4650      	mov	r0, sl
 8008b06:	4659      	mov	r1, fp
 8008b08:	f7f7 fbb8 	bl	800027c <__adddf3>
 8008b0c:	4632      	mov	r2, r6
 8008b0e:	464b      	mov	r3, r9
 8008b10:	f7f7 fbb4 	bl	800027c <__adddf3>
 8008b14:	4602      	mov	r2, r0
 8008b16:	460b      	mov	r3, r1
 8008b18:	f7f7 fbb0 	bl	800027c <__adddf3>
 8008b1c:	e5fe      	b.n	800871c <__ieee754_acos+0x44>
 8008b1e:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8008b80 <__ieee754_acos+0x4a8>
 8008b22:	e5ed      	b.n	8008700 <__ieee754_acos+0x28>
 8008b24:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8008b88 <__ieee754_acos+0x4b0>
 8008b28:	e5ea      	b.n	8008700 <__ieee754_acos+0x28>
 8008b2a:	bf00      	nop
 8008b2c:	f3af 8000 	nop.w
 8008b30:	0dfdf709 	.word	0x0dfdf709
 8008b34:	3f023de1 	.word	0x3f023de1
 8008b38:	7501b288 	.word	0x7501b288
 8008b3c:	3f49efe0 	.word	0x3f49efe0
 8008b40:	b5688f3b 	.word	0xb5688f3b
 8008b44:	3fa48228 	.word	0x3fa48228
 8008b48:	0e884455 	.word	0x0e884455
 8008b4c:	3fc9c155 	.word	0x3fc9c155
 8008b50:	03eb6f7d 	.word	0x03eb6f7d
 8008b54:	3fd4d612 	.word	0x3fd4d612
 8008b58:	55555555 	.word	0x55555555
 8008b5c:	3fc55555 	.word	0x3fc55555
 8008b60:	b12e9282 	.word	0xb12e9282
 8008b64:	3fb3b8c5 	.word	0x3fb3b8c5
 8008b68:	1b8d0159 	.word	0x1b8d0159
 8008b6c:	3fe6066c 	.word	0x3fe6066c
 8008b70:	9c598ac8 	.word	0x9c598ac8
 8008b74:	40002ae5 	.word	0x40002ae5
 8008b78:	1c8a2d4b 	.word	0x1c8a2d4b
 8008b7c:	40033a27 	.word	0x40033a27
	...
 8008b88:	54442d18 	.word	0x54442d18
 8008b8c:	3ff921fb 	.word	0x3ff921fb
 8008b90:	3ff00000 	.word	0x3ff00000
 8008b94:	3fe00000 	.word	0x3fe00000

08008b98 <__ieee754_rem_pio2>:
 8008b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b9c:	ed2d 8b02 	vpush	{d8}
 8008ba0:	ec55 4b10 	vmov	r4, r5, d0
 8008ba4:	4bca      	ldr	r3, [pc, #808]	; (8008ed0 <__ieee754_rem_pio2+0x338>)
 8008ba6:	b08b      	sub	sp, #44	; 0x2c
 8008ba8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8008bac:	4598      	cmp	r8, r3
 8008bae:	4682      	mov	sl, r0
 8008bb0:	9502      	str	r5, [sp, #8]
 8008bb2:	dc08      	bgt.n	8008bc6 <__ieee754_rem_pio2+0x2e>
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	ed80 0b00 	vstr	d0, [r0]
 8008bbc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008bc0:	f04f 0b00 	mov.w	fp, #0
 8008bc4:	e028      	b.n	8008c18 <__ieee754_rem_pio2+0x80>
 8008bc6:	4bc3      	ldr	r3, [pc, #780]	; (8008ed4 <__ieee754_rem_pio2+0x33c>)
 8008bc8:	4598      	cmp	r8, r3
 8008bca:	dc78      	bgt.n	8008cbe <__ieee754_rem_pio2+0x126>
 8008bcc:	9b02      	ldr	r3, [sp, #8]
 8008bce:	4ec2      	ldr	r6, [pc, #776]	; (8008ed8 <__ieee754_rem_pio2+0x340>)
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	ee10 0a10 	vmov	r0, s0
 8008bd6:	a3b0      	add	r3, pc, #704	; (adr r3, 8008e98 <__ieee754_rem_pio2+0x300>)
 8008bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bdc:	4629      	mov	r1, r5
 8008bde:	dd39      	ble.n	8008c54 <__ieee754_rem_pio2+0xbc>
 8008be0:	f7f7 fb4a 	bl	8000278 <__aeabi_dsub>
 8008be4:	45b0      	cmp	r8, r6
 8008be6:	4604      	mov	r4, r0
 8008be8:	460d      	mov	r5, r1
 8008bea:	d01b      	beq.n	8008c24 <__ieee754_rem_pio2+0x8c>
 8008bec:	a3ac      	add	r3, pc, #688	; (adr r3, 8008ea0 <__ieee754_rem_pio2+0x308>)
 8008bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf2:	f7f7 fb41 	bl	8000278 <__aeabi_dsub>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	460b      	mov	r3, r1
 8008bfa:	e9ca 2300 	strd	r2, r3, [sl]
 8008bfe:	4620      	mov	r0, r4
 8008c00:	4629      	mov	r1, r5
 8008c02:	f7f7 fb39 	bl	8000278 <__aeabi_dsub>
 8008c06:	a3a6      	add	r3, pc, #664	; (adr r3, 8008ea0 <__ieee754_rem_pio2+0x308>)
 8008c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0c:	f7f7 fb34 	bl	8000278 <__aeabi_dsub>
 8008c10:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008c14:	f04f 0b01 	mov.w	fp, #1
 8008c18:	4658      	mov	r0, fp
 8008c1a:	b00b      	add	sp, #44	; 0x2c
 8008c1c:	ecbd 8b02 	vpop	{d8}
 8008c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c24:	a3a0      	add	r3, pc, #640	; (adr r3, 8008ea8 <__ieee754_rem_pio2+0x310>)
 8008c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c2a:	f7f7 fb25 	bl	8000278 <__aeabi_dsub>
 8008c2e:	a3a0      	add	r3, pc, #640	; (adr r3, 8008eb0 <__ieee754_rem_pio2+0x318>)
 8008c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c34:	4604      	mov	r4, r0
 8008c36:	460d      	mov	r5, r1
 8008c38:	f7f7 fb1e 	bl	8000278 <__aeabi_dsub>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	460b      	mov	r3, r1
 8008c40:	e9ca 2300 	strd	r2, r3, [sl]
 8008c44:	4620      	mov	r0, r4
 8008c46:	4629      	mov	r1, r5
 8008c48:	f7f7 fb16 	bl	8000278 <__aeabi_dsub>
 8008c4c:	a398      	add	r3, pc, #608	; (adr r3, 8008eb0 <__ieee754_rem_pio2+0x318>)
 8008c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c52:	e7db      	b.n	8008c0c <__ieee754_rem_pio2+0x74>
 8008c54:	f7f7 fb12 	bl	800027c <__adddf3>
 8008c58:	45b0      	cmp	r8, r6
 8008c5a:	4604      	mov	r4, r0
 8008c5c:	460d      	mov	r5, r1
 8008c5e:	d016      	beq.n	8008c8e <__ieee754_rem_pio2+0xf6>
 8008c60:	a38f      	add	r3, pc, #572	; (adr r3, 8008ea0 <__ieee754_rem_pio2+0x308>)
 8008c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c66:	f7f7 fb09 	bl	800027c <__adddf3>
 8008c6a:	4602      	mov	r2, r0
 8008c6c:	460b      	mov	r3, r1
 8008c6e:	e9ca 2300 	strd	r2, r3, [sl]
 8008c72:	4620      	mov	r0, r4
 8008c74:	4629      	mov	r1, r5
 8008c76:	f7f7 faff 	bl	8000278 <__aeabi_dsub>
 8008c7a:	a389      	add	r3, pc, #548	; (adr r3, 8008ea0 <__ieee754_rem_pio2+0x308>)
 8008c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c80:	f7f7 fafc 	bl	800027c <__adddf3>
 8008c84:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8008c88:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008c8c:	e7c4      	b.n	8008c18 <__ieee754_rem_pio2+0x80>
 8008c8e:	a386      	add	r3, pc, #536	; (adr r3, 8008ea8 <__ieee754_rem_pio2+0x310>)
 8008c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c94:	f7f7 faf2 	bl	800027c <__adddf3>
 8008c98:	a385      	add	r3, pc, #532	; (adr r3, 8008eb0 <__ieee754_rem_pio2+0x318>)
 8008c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9e:	4604      	mov	r4, r0
 8008ca0:	460d      	mov	r5, r1
 8008ca2:	f7f7 faeb 	bl	800027c <__adddf3>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	460b      	mov	r3, r1
 8008caa:	e9ca 2300 	strd	r2, r3, [sl]
 8008cae:	4620      	mov	r0, r4
 8008cb0:	4629      	mov	r1, r5
 8008cb2:	f7f7 fae1 	bl	8000278 <__aeabi_dsub>
 8008cb6:	a37e      	add	r3, pc, #504	; (adr r3, 8008eb0 <__ieee754_rem_pio2+0x318>)
 8008cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cbc:	e7e0      	b.n	8008c80 <__ieee754_rem_pio2+0xe8>
 8008cbe:	4b87      	ldr	r3, [pc, #540]	; (8008edc <__ieee754_rem_pio2+0x344>)
 8008cc0:	4598      	cmp	r8, r3
 8008cc2:	f300 80d9 	bgt.w	8008e78 <__ieee754_rem_pio2+0x2e0>
 8008cc6:	f7ff fc37 	bl	8008538 <fabs>
 8008cca:	ec55 4b10 	vmov	r4, r5, d0
 8008cce:	ee10 0a10 	vmov	r0, s0
 8008cd2:	a379      	add	r3, pc, #484	; (adr r3, 8008eb8 <__ieee754_rem_pio2+0x320>)
 8008cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd8:	4629      	mov	r1, r5
 8008cda:	f7f7 fc85 	bl	80005e8 <__aeabi_dmul>
 8008cde:	4b80      	ldr	r3, [pc, #512]	; (8008ee0 <__ieee754_rem_pio2+0x348>)
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	f7f7 facb 	bl	800027c <__adddf3>
 8008ce6:	f7f7 ff2f 	bl	8000b48 <__aeabi_d2iz>
 8008cea:	4683      	mov	fp, r0
 8008cec:	f7f7 fc12 	bl	8000514 <__aeabi_i2d>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	460b      	mov	r3, r1
 8008cf4:	ec43 2b18 	vmov	d8, r2, r3
 8008cf8:	a367      	add	r3, pc, #412	; (adr r3, 8008e98 <__ieee754_rem_pio2+0x300>)
 8008cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfe:	f7f7 fc73 	bl	80005e8 <__aeabi_dmul>
 8008d02:	4602      	mov	r2, r0
 8008d04:	460b      	mov	r3, r1
 8008d06:	4620      	mov	r0, r4
 8008d08:	4629      	mov	r1, r5
 8008d0a:	f7f7 fab5 	bl	8000278 <__aeabi_dsub>
 8008d0e:	a364      	add	r3, pc, #400	; (adr r3, 8008ea0 <__ieee754_rem_pio2+0x308>)
 8008d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d14:	4606      	mov	r6, r0
 8008d16:	460f      	mov	r7, r1
 8008d18:	ec51 0b18 	vmov	r0, r1, d8
 8008d1c:	f7f7 fc64 	bl	80005e8 <__aeabi_dmul>
 8008d20:	f1bb 0f1f 	cmp.w	fp, #31
 8008d24:	4604      	mov	r4, r0
 8008d26:	460d      	mov	r5, r1
 8008d28:	dc0d      	bgt.n	8008d46 <__ieee754_rem_pio2+0x1ae>
 8008d2a:	4b6e      	ldr	r3, [pc, #440]	; (8008ee4 <__ieee754_rem_pio2+0x34c>)
 8008d2c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8008d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d34:	4543      	cmp	r3, r8
 8008d36:	d006      	beq.n	8008d46 <__ieee754_rem_pio2+0x1ae>
 8008d38:	4622      	mov	r2, r4
 8008d3a:	462b      	mov	r3, r5
 8008d3c:	4630      	mov	r0, r6
 8008d3e:	4639      	mov	r1, r7
 8008d40:	f7f7 fa9a 	bl	8000278 <__aeabi_dsub>
 8008d44:	e00f      	b.n	8008d66 <__ieee754_rem_pio2+0x1ce>
 8008d46:	462b      	mov	r3, r5
 8008d48:	4622      	mov	r2, r4
 8008d4a:	4630      	mov	r0, r6
 8008d4c:	4639      	mov	r1, r7
 8008d4e:	f7f7 fa93 	bl	8000278 <__aeabi_dsub>
 8008d52:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008d56:	9303      	str	r3, [sp, #12]
 8008d58:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008d5c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8008d60:	f1b8 0f10 	cmp.w	r8, #16
 8008d64:	dc02      	bgt.n	8008d6c <__ieee754_rem_pio2+0x1d4>
 8008d66:	e9ca 0100 	strd	r0, r1, [sl]
 8008d6a:	e039      	b.n	8008de0 <__ieee754_rem_pio2+0x248>
 8008d6c:	a34e      	add	r3, pc, #312	; (adr r3, 8008ea8 <__ieee754_rem_pio2+0x310>)
 8008d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d72:	ec51 0b18 	vmov	r0, r1, d8
 8008d76:	f7f7 fc37 	bl	80005e8 <__aeabi_dmul>
 8008d7a:	4604      	mov	r4, r0
 8008d7c:	460d      	mov	r5, r1
 8008d7e:	4602      	mov	r2, r0
 8008d80:	460b      	mov	r3, r1
 8008d82:	4630      	mov	r0, r6
 8008d84:	4639      	mov	r1, r7
 8008d86:	f7f7 fa77 	bl	8000278 <__aeabi_dsub>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	460b      	mov	r3, r1
 8008d8e:	4680      	mov	r8, r0
 8008d90:	4689      	mov	r9, r1
 8008d92:	4630      	mov	r0, r6
 8008d94:	4639      	mov	r1, r7
 8008d96:	f7f7 fa6f 	bl	8000278 <__aeabi_dsub>
 8008d9a:	4622      	mov	r2, r4
 8008d9c:	462b      	mov	r3, r5
 8008d9e:	f7f7 fa6b 	bl	8000278 <__aeabi_dsub>
 8008da2:	a343      	add	r3, pc, #268	; (adr r3, 8008eb0 <__ieee754_rem_pio2+0x318>)
 8008da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da8:	4604      	mov	r4, r0
 8008daa:	460d      	mov	r5, r1
 8008dac:	ec51 0b18 	vmov	r0, r1, d8
 8008db0:	f7f7 fc1a 	bl	80005e8 <__aeabi_dmul>
 8008db4:	4622      	mov	r2, r4
 8008db6:	462b      	mov	r3, r5
 8008db8:	f7f7 fa5e 	bl	8000278 <__aeabi_dsub>
 8008dbc:	4602      	mov	r2, r0
 8008dbe:	460b      	mov	r3, r1
 8008dc0:	4604      	mov	r4, r0
 8008dc2:	460d      	mov	r5, r1
 8008dc4:	4640      	mov	r0, r8
 8008dc6:	4649      	mov	r1, r9
 8008dc8:	f7f7 fa56 	bl	8000278 <__aeabi_dsub>
 8008dcc:	9a03      	ldr	r2, [sp, #12]
 8008dce:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008dd2:	1ad3      	subs	r3, r2, r3
 8008dd4:	2b31      	cmp	r3, #49	; 0x31
 8008dd6:	dc24      	bgt.n	8008e22 <__ieee754_rem_pio2+0x28a>
 8008dd8:	e9ca 0100 	strd	r0, r1, [sl]
 8008ddc:	4646      	mov	r6, r8
 8008dde:	464f      	mov	r7, r9
 8008de0:	e9da 8900 	ldrd	r8, r9, [sl]
 8008de4:	4630      	mov	r0, r6
 8008de6:	4642      	mov	r2, r8
 8008de8:	464b      	mov	r3, r9
 8008dea:	4639      	mov	r1, r7
 8008dec:	f7f7 fa44 	bl	8000278 <__aeabi_dsub>
 8008df0:	462b      	mov	r3, r5
 8008df2:	4622      	mov	r2, r4
 8008df4:	f7f7 fa40 	bl	8000278 <__aeabi_dsub>
 8008df8:	9b02      	ldr	r3, [sp, #8]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008e00:	f6bf af0a 	bge.w	8008c18 <__ieee754_rem_pio2+0x80>
 8008e04:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008e08:	f8ca 3004 	str.w	r3, [sl, #4]
 8008e0c:	f8ca 8000 	str.w	r8, [sl]
 8008e10:	f8ca 0008 	str.w	r0, [sl, #8]
 8008e14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008e18:	f8ca 300c 	str.w	r3, [sl, #12]
 8008e1c:	f1cb 0b00 	rsb	fp, fp, #0
 8008e20:	e6fa      	b.n	8008c18 <__ieee754_rem_pio2+0x80>
 8008e22:	a327      	add	r3, pc, #156	; (adr r3, 8008ec0 <__ieee754_rem_pio2+0x328>)
 8008e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e28:	ec51 0b18 	vmov	r0, r1, d8
 8008e2c:	f7f7 fbdc 	bl	80005e8 <__aeabi_dmul>
 8008e30:	4604      	mov	r4, r0
 8008e32:	460d      	mov	r5, r1
 8008e34:	4602      	mov	r2, r0
 8008e36:	460b      	mov	r3, r1
 8008e38:	4640      	mov	r0, r8
 8008e3a:	4649      	mov	r1, r9
 8008e3c:	f7f7 fa1c 	bl	8000278 <__aeabi_dsub>
 8008e40:	4602      	mov	r2, r0
 8008e42:	460b      	mov	r3, r1
 8008e44:	4606      	mov	r6, r0
 8008e46:	460f      	mov	r7, r1
 8008e48:	4640      	mov	r0, r8
 8008e4a:	4649      	mov	r1, r9
 8008e4c:	f7f7 fa14 	bl	8000278 <__aeabi_dsub>
 8008e50:	4622      	mov	r2, r4
 8008e52:	462b      	mov	r3, r5
 8008e54:	f7f7 fa10 	bl	8000278 <__aeabi_dsub>
 8008e58:	a31b      	add	r3, pc, #108	; (adr r3, 8008ec8 <__ieee754_rem_pio2+0x330>)
 8008e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e5e:	4604      	mov	r4, r0
 8008e60:	460d      	mov	r5, r1
 8008e62:	ec51 0b18 	vmov	r0, r1, d8
 8008e66:	f7f7 fbbf 	bl	80005e8 <__aeabi_dmul>
 8008e6a:	4622      	mov	r2, r4
 8008e6c:	462b      	mov	r3, r5
 8008e6e:	f7f7 fa03 	bl	8000278 <__aeabi_dsub>
 8008e72:	4604      	mov	r4, r0
 8008e74:	460d      	mov	r5, r1
 8008e76:	e75f      	b.n	8008d38 <__ieee754_rem_pio2+0x1a0>
 8008e78:	4b1b      	ldr	r3, [pc, #108]	; (8008ee8 <__ieee754_rem_pio2+0x350>)
 8008e7a:	4598      	cmp	r8, r3
 8008e7c:	dd36      	ble.n	8008eec <__ieee754_rem_pio2+0x354>
 8008e7e:	ee10 2a10 	vmov	r2, s0
 8008e82:	462b      	mov	r3, r5
 8008e84:	4620      	mov	r0, r4
 8008e86:	4629      	mov	r1, r5
 8008e88:	f7f7 f9f6 	bl	8000278 <__aeabi_dsub>
 8008e8c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008e90:	e9ca 0100 	strd	r0, r1, [sl]
 8008e94:	e694      	b.n	8008bc0 <__ieee754_rem_pio2+0x28>
 8008e96:	bf00      	nop
 8008e98:	54400000 	.word	0x54400000
 8008e9c:	3ff921fb 	.word	0x3ff921fb
 8008ea0:	1a626331 	.word	0x1a626331
 8008ea4:	3dd0b461 	.word	0x3dd0b461
 8008ea8:	1a600000 	.word	0x1a600000
 8008eac:	3dd0b461 	.word	0x3dd0b461
 8008eb0:	2e037073 	.word	0x2e037073
 8008eb4:	3ba3198a 	.word	0x3ba3198a
 8008eb8:	6dc9c883 	.word	0x6dc9c883
 8008ebc:	3fe45f30 	.word	0x3fe45f30
 8008ec0:	2e000000 	.word	0x2e000000
 8008ec4:	3ba3198a 	.word	0x3ba3198a
 8008ec8:	252049c1 	.word	0x252049c1
 8008ecc:	397b839a 	.word	0x397b839a
 8008ed0:	3fe921fb 	.word	0x3fe921fb
 8008ed4:	4002d97b 	.word	0x4002d97b
 8008ed8:	3ff921fb 	.word	0x3ff921fb
 8008edc:	413921fb 	.word	0x413921fb
 8008ee0:	3fe00000 	.word	0x3fe00000
 8008ee4:	08009eb8 	.word	0x08009eb8
 8008ee8:	7fefffff 	.word	0x7fefffff
 8008eec:	ea4f 5428 	mov.w	r4, r8, asr #20
 8008ef0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8008ef4:	ee10 0a10 	vmov	r0, s0
 8008ef8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8008efc:	ee10 6a10 	vmov	r6, s0
 8008f00:	460f      	mov	r7, r1
 8008f02:	f7f7 fe21 	bl	8000b48 <__aeabi_d2iz>
 8008f06:	f7f7 fb05 	bl	8000514 <__aeabi_i2d>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	4630      	mov	r0, r6
 8008f10:	4639      	mov	r1, r7
 8008f12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f16:	f7f7 f9af 	bl	8000278 <__aeabi_dsub>
 8008f1a:	4b22      	ldr	r3, [pc, #136]	; (8008fa4 <__ieee754_rem_pio2+0x40c>)
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	f7f7 fb63 	bl	80005e8 <__aeabi_dmul>
 8008f22:	460f      	mov	r7, r1
 8008f24:	4606      	mov	r6, r0
 8008f26:	f7f7 fe0f 	bl	8000b48 <__aeabi_d2iz>
 8008f2a:	f7f7 faf3 	bl	8000514 <__aeabi_i2d>
 8008f2e:	4602      	mov	r2, r0
 8008f30:	460b      	mov	r3, r1
 8008f32:	4630      	mov	r0, r6
 8008f34:	4639      	mov	r1, r7
 8008f36:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f3a:	f7f7 f99d 	bl	8000278 <__aeabi_dsub>
 8008f3e:	4b19      	ldr	r3, [pc, #100]	; (8008fa4 <__ieee754_rem_pio2+0x40c>)
 8008f40:	2200      	movs	r2, #0
 8008f42:	f7f7 fb51 	bl	80005e8 <__aeabi_dmul>
 8008f46:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008f4a:	ad04      	add	r5, sp, #16
 8008f4c:	f04f 0803 	mov.w	r8, #3
 8008f50:	46a9      	mov	r9, r5
 8008f52:	2600      	movs	r6, #0
 8008f54:	2700      	movs	r7, #0
 8008f56:	4632      	mov	r2, r6
 8008f58:	463b      	mov	r3, r7
 8008f5a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8008f5e:	46c3      	mov	fp, r8
 8008f60:	3d08      	subs	r5, #8
 8008f62:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8008f66:	f7f7 fda7 	bl	8000ab8 <__aeabi_dcmpeq>
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	d1f3      	bne.n	8008f56 <__ieee754_rem_pio2+0x3be>
 8008f6e:	4b0e      	ldr	r3, [pc, #56]	; (8008fa8 <__ieee754_rem_pio2+0x410>)
 8008f70:	9301      	str	r3, [sp, #4]
 8008f72:	2302      	movs	r3, #2
 8008f74:	9300      	str	r3, [sp, #0]
 8008f76:	4622      	mov	r2, r4
 8008f78:	465b      	mov	r3, fp
 8008f7a:	4651      	mov	r1, sl
 8008f7c:	4648      	mov	r0, r9
 8008f7e:	f000 f993 	bl	80092a8 <__kernel_rem_pio2>
 8008f82:	9b02      	ldr	r3, [sp, #8]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	4683      	mov	fp, r0
 8008f88:	f6bf ae46 	bge.w	8008c18 <__ieee754_rem_pio2+0x80>
 8008f8c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008f90:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008f94:	f8ca 3004 	str.w	r3, [sl, #4]
 8008f98:	f8da 300c 	ldr.w	r3, [sl, #12]
 8008f9c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008fa0:	e73a      	b.n	8008e18 <__ieee754_rem_pio2+0x280>
 8008fa2:	bf00      	nop
 8008fa4:	41700000 	.word	0x41700000
 8008fa8:	08009f38 	.word	0x08009f38

08008fac <__ieee754_sqrt>:
 8008fac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fb0:	ec55 4b10 	vmov	r4, r5, d0
 8008fb4:	4e56      	ldr	r6, [pc, #344]	; (8009110 <__ieee754_sqrt+0x164>)
 8008fb6:	43ae      	bics	r6, r5
 8008fb8:	ee10 0a10 	vmov	r0, s0
 8008fbc:	ee10 3a10 	vmov	r3, s0
 8008fc0:	4629      	mov	r1, r5
 8008fc2:	462a      	mov	r2, r5
 8008fc4:	d110      	bne.n	8008fe8 <__ieee754_sqrt+0x3c>
 8008fc6:	ee10 2a10 	vmov	r2, s0
 8008fca:	462b      	mov	r3, r5
 8008fcc:	f7f7 fb0c 	bl	80005e8 <__aeabi_dmul>
 8008fd0:	4602      	mov	r2, r0
 8008fd2:	460b      	mov	r3, r1
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	f7f7 f950 	bl	800027c <__adddf3>
 8008fdc:	4604      	mov	r4, r0
 8008fde:	460d      	mov	r5, r1
 8008fe0:	ec45 4b10 	vmov	d0, r4, r5
 8008fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fe8:	2d00      	cmp	r5, #0
 8008fea:	dc10      	bgt.n	800900e <__ieee754_sqrt+0x62>
 8008fec:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008ff0:	4330      	orrs	r0, r6
 8008ff2:	d0f5      	beq.n	8008fe0 <__ieee754_sqrt+0x34>
 8008ff4:	b15d      	cbz	r5, 800900e <__ieee754_sqrt+0x62>
 8008ff6:	ee10 2a10 	vmov	r2, s0
 8008ffa:	462b      	mov	r3, r5
 8008ffc:	ee10 0a10 	vmov	r0, s0
 8009000:	f7f7 f93a 	bl	8000278 <__aeabi_dsub>
 8009004:	4602      	mov	r2, r0
 8009006:	460b      	mov	r3, r1
 8009008:	f7f7 fc18 	bl	800083c <__aeabi_ddiv>
 800900c:	e7e6      	b.n	8008fdc <__ieee754_sqrt+0x30>
 800900e:	1509      	asrs	r1, r1, #20
 8009010:	d076      	beq.n	8009100 <__ieee754_sqrt+0x154>
 8009012:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009016:	07ce      	lsls	r6, r1, #31
 8009018:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800901c:	bf5e      	ittt	pl
 800901e:	0fda      	lsrpl	r2, r3, #31
 8009020:	005b      	lslpl	r3, r3, #1
 8009022:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8009026:	0fda      	lsrs	r2, r3, #31
 8009028:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800902c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8009030:	2000      	movs	r0, #0
 8009032:	106d      	asrs	r5, r5, #1
 8009034:	005b      	lsls	r3, r3, #1
 8009036:	f04f 0e16 	mov.w	lr, #22
 800903a:	4684      	mov	ip, r0
 800903c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009040:	eb0c 0401 	add.w	r4, ip, r1
 8009044:	4294      	cmp	r4, r2
 8009046:	bfde      	ittt	le
 8009048:	1b12      	suble	r2, r2, r4
 800904a:	eb04 0c01 	addle.w	ip, r4, r1
 800904e:	1840      	addle	r0, r0, r1
 8009050:	0052      	lsls	r2, r2, #1
 8009052:	f1be 0e01 	subs.w	lr, lr, #1
 8009056:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800905a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800905e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009062:	d1ed      	bne.n	8009040 <__ieee754_sqrt+0x94>
 8009064:	4671      	mov	r1, lr
 8009066:	2720      	movs	r7, #32
 8009068:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800906c:	4562      	cmp	r2, ip
 800906e:	eb04 060e 	add.w	r6, r4, lr
 8009072:	dc02      	bgt.n	800907a <__ieee754_sqrt+0xce>
 8009074:	d113      	bne.n	800909e <__ieee754_sqrt+0xf2>
 8009076:	429e      	cmp	r6, r3
 8009078:	d811      	bhi.n	800909e <__ieee754_sqrt+0xf2>
 800907a:	2e00      	cmp	r6, #0
 800907c:	eb06 0e04 	add.w	lr, r6, r4
 8009080:	da43      	bge.n	800910a <__ieee754_sqrt+0x15e>
 8009082:	f1be 0f00 	cmp.w	lr, #0
 8009086:	db40      	blt.n	800910a <__ieee754_sqrt+0x15e>
 8009088:	f10c 0801 	add.w	r8, ip, #1
 800908c:	eba2 020c 	sub.w	r2, r2, ip
 8009090:	429e      	cmp	r6, r3
 8009092:	bf88      	it	hi
 8009094:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8009098:	1b9b      	subs	r3, r3, r6
 800909a:	4421      	add	r1, r4
 800909c:	46c4      	mov	ip, r8
 800909e:	0052      	lsls	r2, r2, #1
 80090a0:	3f01      	subs	r7, #1
 80090a2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80090a6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80090aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80090ae:	d1dd      	bne.n	800906c <__ieee754_sqrt+0xc0>
 80090b0:	4313      	orrs	r3, r2
 80090b2:	d006      	beq.n	80090c2 <__ieee754_sqrt+0x116>
 80090b4:	1c4c      	adds	r4, r1, #1
 80090b6:	bf13      	iteet	ne
 80090b8:	3101      	addne	r1, #1
 80090ba:	3001      	addeq	r0, #1
 80090bc:	4639      	moveq	r1, r7
 80090be:	f021 0101 	bicne.w	r1, r1, #1
 80090c2:	1043      	asrs	r3, r0, #1
 80090c4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80090c8:	0849      	lsrs	r1, r1, #1
 80090ca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80090ce:	07c2      	lsls	r2, r0, #31
 80090d0:	bf48      	it	mi
 80090d2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80090d6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 80090da:	460c      	mov	r4, r1
 80090dc:	463d      	mov	r5, r7
 80090de:	e77f      	b.n	8008fe0 <__ieee754_sqrt+0x34>
 80090e0:	0ada      	lsrs	r2, r3, #11
 80090e2:	3815      	subs	r0, #21
 80090e4:	055b      	lsls	r3, r3, #21
 80090e6:	2a00      	cmp	r2, #0
 80090e8:	d0fa      	beq.n	80090e0 <__ieee754_sqrt+0x134>
 80090ea:	02d7      	lsls	r7, r2, #11
 80090ec:	d50a      	bpl.n	8009104 <__ieee754_sqrt+0x158>
 80090ee:	f1c1 0420 	rsb	r4, r1, #32
 80090f2:	fa23 f404 	lsr.w	r4, r3, r4
 80090f6:	1e4d      	subs	r5, r1, #1
 80090f8:	408b      	lsls	r3, r1
 80090fa:	4322      	orrs	r2, r4
 80090fc:	1b41      	subs	r1, r0, r5
 80090fe:	e788      	b.n	8009012 <__ieee754_sqrt+0x66>
 8009100:	4608      	mov	r0, r1
 8009102:	e7f0      	b.n	80090e6 <__ieee754_sqrt+0x13a>
 8009104:	0052      	lsls	r2, r2, #1
 8009106:	3101      	adds	r1, #1
 8009108:	e7ef      	b.n	80090ea <__ieee754_sqrt+0x13e>
 800910a:	46e0      	mov	r8, ip
 800910c:	e7be      	b.n	800908c <__ieee754_sqrt+0xe0>
 800910e:	bf00      	nop
 8009110:	7ff00000 	.word	0x7ff00000
 8009114:	00000000 	.word	0x00000000

08009118 <__kernel_cos>:
 8009118:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800911c:	ec57 6b10 	vmov	r6, r7, d0
 8009120:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009124:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8009128:	ed8d 1b00 	vstr	d1, [sp]
 800912c:	da07      	bge.n	800913e <__kernel_cos+0x26>
 800912e:	ee10 0a10 	vmov	r0, s0
 8009132:	4639      	mov	r1, r7
 8009134:	f7f7 fd08 	bl	8000b48 <__aeabi_d2iz>
 8009138:	2800      	cmp	r0, #0
 800913a:	f000 8088 	beq.w	800924e <__kernel_cos+0x136>
 800913e:	4632      	mov	r2, r6
 8009140:	463b      	mov	r3, r7
 8009142:	4630      	mov	r0, r6
 8009144:	4639      	mov	r1, r7
 8009146:	f7f7 fa4f 	bl	80005e8 <__aeabi_dmul>
 800914a:	4b51      	ldr	r3, [pc, #324]	; (8009290 <__kernel_cos+0x178>)
 800914c:	2200      	movs	r2, #0
 800914e:	4604      	mov	r4, r0
 8009150:	460d      	mov	r5, r1
 8009152:	f7f7 fa49 	bl	80005e8 <__aeabi_dmul>
 8009156:	a340      	add	r3, pc, #256	; (adr r3, 8009258 <__kernel_cos+0x140>)
 8009158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800915c:	4682      	mov	sl, r0
 800915e:	468b      	mov	fp, r1
 8009160:	4620      	mov	r0, r4
 8009162:	4629      	mov	r1, r5
 8009164:	f7f7 fa40 	bl	80005e8 <__aeabi_dmul>
 8009168:	a33d      	add	r3, pc, #244	; (adr r3, 8009260 <__kernel_cos+0x148>)
 800916a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800916e:	f7f7 f885 	bl	800027c <__adddf3>
 8009172:	4622      	mov	r2, r4
 8009174:	462b      	mov	r3, r5
 8009176:	f7f7 fa37 	bl	80005e8 <__aeabi_dmul>
 800917a:	a33b      	add	r3, pc, #236	; (adr r3, 8009268 <__kernel_cos+0x150>)
 800917c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009180:	f7f7 f87a 	bl	8000278 <__aeabi_dsub>
 8009184:	4622      	mov	r2, r4
 8009186:	462b      	mov	r3, r5
 8009188:	f7f7 fa2e 	bl	80005e8 <__aeabi_dmul>
 800918c:	a338      	add	r3, pc, #224	; (adr r3, 8009270 <__kernel_cos+0x158>)
 800918e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009192:	f7f7 f873 	bl	800027c <__adddf3>
 8009196:	4622      	mov	r2, r4
 8009198:	462b      	mov	r3, r5
 800919a:	f7f7 fa25 	bl	80005e8 <__aeabi_dmul>
 800919e:	a336      	add	r3, pc, #216	; (adr r3, 8009278 <__kernel_cos+0x160>)
 80091a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a4:	f7f7 f868 	bl	8000278 <__aeabi_dsub>
 80091a8:	4622      	mov	r2, r4
 80091aa:	462b      	mov	r3, r5
 80091ac:	f7f7 fa1c 	bl	80005e8 <__aeabi_dmul>
 80091b0:	a333      	add	r3, pc, #204	; (adr r3, 8009280 <__kernel_cos+0x168>)
 80091b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b6:	f7f7 f861 	bl	800027c <__adddf3>
 80091ba:	4622      	mov	r2, r4
 80091bc:	462b      	mov	r3, r5
 80091be:	f7f7 fa13 	bl	80005e8 <__aeabi_dmul>
 80091c2:	4622      	mov	r2, r4
 80091c4:	462b      	mov	r3, r5
 80091c6:	f7f7 fa0f 	bl	80005e8 <__aeabi_dmul>
 80091ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091ce:	4604      	mov	r4, r0
 80091d0:	460d      	mov	r5, r1
 80091d2:	4630      	mov	r0, r6
 80091d4:	4639      	mov	r1, r7
 80091d6:	f7f7 fa07 	bl	80005e8 <__aeabi_dmul>
 80091da:	460b      	mov	r3, r1
 80091dc:	4602      	mov	r2, r0
 80091de:	4629      	mov	r1, r5
 80091e0:	4620      	mov	r0, r4
 80091e2:	f7f7 f849 	bl	8000278 <__aeabi_dsub>
 80091e6:	4b2b      	ldr	r3, [pc, #172]	; (8009294 <__kernel_cos+0x17c>)
 80091e8:	4598      	cmp	r8, r3
 80091ea:	4606      	mov	r6, r0
 80091ec:	460f      	mov	r7, r1
 80091ee:	dc10      	bgt.n	8009212 <__kernel_cos+0xfa>
 80091f0:	4602      	mov	r2, r0
 80091f2:	460b      	mov	r3, r1
 80091f4:	4650      	mov	r0, sl
 80091f6:	4659      	mov	r1, fp
 80091f8:	f7f7 f83e 	bl	8000278 <__aeabi_dsub>
 80091fc:	460b      	mov	r3, r1
 80091fe:	4926      	ldr	r1, [pc, #152]	; (8009298 <__kernel_cos+0x180>)
 8009200:	4602      	mov	r2, r0
 8009202:	2000      	movs	r0, #0
 8009204:	f7f7 f838 	bl	8000278 <__aeabi_dsub>
 8009208:	ec41 0b10 	vmov	d0, r0, r1
 800920c:	b003      	add	sp, #12
 800920e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009212:	4b22      	ldr	r3, [pc, #136]	; (800929c <__kernel_cos+0x184>)
 8009214:	4920      	ldr	r1, [pc, #128]	; (8009298 <__kernel_cos+0x180>)
 8009216:	4598      	cmp	r8, r3
 8009218:	bfcc      	ite	gt
 800921a:	4d21      	ldrgt	r5, [pc, #132]	; (80092a0 <__kernel_cos+0x188>)
 800921c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8009220:	2400      	movs	r4, #0
 8009222:	4622      	mov	r2, r4
 8009224:	462b      	mov	r3, r5
 8009226:	2000      	movs	r0, #0
 8009228:	f7f7 f826 	bl	8000278 <__aeabi_dsub>
 800922c:	4622      	mov	r2, r4
 800922e:	4680      	mov	r8, r0
 8009230:	4689      	mov	r9, r1
 8009232:	462b      	mov	r3, r5
 8009234:	4650      	mov	r0, sl
 8009236:	4659      	mov	r1, fp
 8009238:	f7f7 f81e 	bl	8000278 <__aeabi_dsub>
 800923c:	4632      	mov	r2, r6
 800923e:	463b      	mov	r3, r7
 8009240:	f7f7 f81a 	bl	8000278 <__aeabi_dsub>
 8009244:	4602      	mov	r2, r0
 8009246:	460b      	mov	r3, r1
 8009248:	4640      	mov	r0, r8
 800924a:	4649      	mov	r1, r9
 800924c:	e7da      	b.n	8009204 <__kernel_cos+0xec>
 800924e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8009288 <__kernel_cos+0x170>
 8009252:	e7db      	b.n	800920c <__kernel_cos+0xf4>
 8009254:	f3af 8000 	nop.w
 8009258:	be8838d4 	.word	0xbe8838d4
 800925c:	bda8fae9 	.word	0xbda8fae9
 8009260:	bdb4b1c4 	.word	0xbdb4b1c4
 8009264:	3e21ee9e 	.word	0x3e21ee9e
 8009268:	809c52ad 	.word	0x809c52ad
 800926c:	3e927e4f 	.word	0x3e927e4f
 8009270:	19cb1590 	.word	0x19cb1590
 8009274:	3efa01a0 	.word	0x3efa01a0
 8009278:	16c15177 	.word	0x16c15177
 800927c:	3f56c16c 	.word	0x3f56c16c
 8009280:	5555554c 	.word	0x5555554c
 8009284:	3fa55555 	.word	0x3fa55555
 8009288:	00000000 	.word	0x00000000
 800928c:	3ff00000 	.word	0x3ff00000
 8009290:	3fe00000 	.word	0x3fe00000
 8009294:	3fd33332 	.word	0x3fd33332
 8009298:	3ff00000 	.word	0x3ff00000
 800929c:	3fe90000 	.word	0x3fe90000
 80092a0:	3fd20000 	.word	0x3fd20000
 80092a4:	00000000 	.word	0x00000000

080092a8 <__kernel_rem_pio2>:
 80092a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ac:	ed2d 8b02 	vpush	{d8}
 80092b0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80092b4:	f112 0f14 	cmn.w	r2, #20
 80092b8:	9308      	str	r3, [sp, #32]
 80092ba:	9101      	str	r1, [sp, #4]
 80092bc:	4bc6      	ldr	r3, [pc, #792]	; (80095d8 <__kernel_rem_pio2+0x330>)
 80092be:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80092c0:	9009      	str	r0, [sp, #36]	; 0x24
 80092c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80092c6:	9304      	str	r3, [sp, #16]
 80092c8:	9b08      	ldr	r3, [sp, #32]
 80092ca:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80092ce:	bfa8      	it	ge
 80092d0:	1ed4      	subge	r4, r2, #3
 80092d2:	9306      	str	r3, [sp, #24]
 80092d4:	bfb2      	itee	lt
 80092d6:	2400      	movlt	r4, #0
 80092d8:	2318      	movge	r3, #24
 80092da:	fb94 f4f3 	sdivge	r4, r4, r3
 80092de:	f06f 0317 	mvn.w	r3, #23
 80092e2:	fb04 3303 	mla	r3, r4, r3, r3
 80092e6:	eb03 0a02 	add.w	sl, r3, r2
 80092ea:	9b04      	ldr	r3, [sp, #16]
 80092ec:	9a06      	ldr	r2, [sp, #24]
 80092ee:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80095c8 <__kernel_rem_pio2+0x320>
 80092f2:	eb03 0802 	add.w	r8, r3, r2
 80092f6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80092f8:	1aa7      	subs	r7, r4, r2
 80092fa:	ae20      	add	r6, sp, #128	; 0x80
 80092fc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009300:	2500      	movs	r5, #0
 8009302:	4545      	cmp	r5, r8
 8009304:	dd18      	ble.n	8009338 <__kernel_rem_pio2+0x90>
 8009306:	9b08      	ldr	r3, [sp, #32]
 8009308:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800930c:	aa20      	add	r2, sp, #128	; 0x80
 800930e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80095c8 <__kernel_rem_pio2+0x320>
 8009312:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8009316:	f1c3 0301 	rsb	r3, r3, #1
 800931a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800931e:	9307      	str	r3, [sp, #28]
 8009320:	9b07      	ldr	r3, [sp, #28]
 8009322:	9a04      	ldr	r2, [sp, #16]
 8009324:	4443      	add	r3, r8
 8009326:	429a      	cmp	r2, r3
 8009328:	db2f      	blt.n	800938a <__kernel_rem_pio2+0xe2>
 800932a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800932e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009332:	462f      	mov	r7, r5
 8009334:	2600      	movs	r6, #0
 8009336:	e01b      	b.n	8009370 <__kernel_rem_pio2+0xc8>
 8009338:	42ef      	cmn	r7, r5
 800933a:	d407      	bmi.n	800934c <__kernel_rem_pio2+0xa4>
 800933c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009340:	f7f7 f8e8 	bl	8000514 <__aeabi_i2d>
 8009344:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009348:	3501      	adds	r5, #1
 800934a:	e7da      	b.n	8009302 <__kernel_rem_pio2+0x5a>
 800934c:	ec51 0b18 	vmov	r0, r1, d8
 8009350:	e7f8      	b.n	8009344 <__kernel_rem_pio2+0x9c>
 8009352:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009356:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800935a:	f7f7 f945 	bl	80005e8 <__aeabi_dmul>
 800935e:	4602      	mov	r2, r0
 8009360:	460b      	mov	r3, r1
 8009362:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009366:	f7f6 ff89 	bl	800027c <__adddf3>
 800936a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800936e:	3601      	adds	r6, #1
 8009370:	9b06      	ldr	r3, [sp, #24]
 8009372:	429e      	cmp	r6, r3
 8009374:	f1a7 0708 	sub.w	r7, r7, #8
 8009378:	ddeb      	ble.n	8009352 <__kernel_rem_pio2+0xaa>
 800937a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800937e:	3508      	adds	r5, #8
 8009380:	ecab 7b02 	vstmia	fp!, {d7}
 8009384:	f108 0801 	add.w	r8, r8, #1
 8009388:	e7ca      	b.n	8009320 <__kernel_rem_pio2+0x78>
 800938a:	9b04      	ldr	r3, [sp, #16]
 800938c:	aa0c      	add	r2, sp, #48	; 0x30
 800938e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009392:	930b      	str	r3, [sp, #44]	; 0x2c
 8009394:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8009396:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800939a:	9c04      	ldr	r4, [sp, #16]
 800939c:	930a      	str	r3, [sp, #40]	; 0x28
 800939e:	ab98      	add	r3, sp, #608	; 0x260
 80093a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80093a4:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80093a8:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 80093ac:	f8cd b008 	str.w	fp, [sp, #8]
 80093b0:	4625      	mov	r5, r4
 80093b2:	2d00      	cmp	r5, #0
 80093b4:	dc78      	bgt.n	80094a8 <__kernel_rem_pio2+0x200>
 80093b6:	ec47 6b10 	vmov	d0, r6, r7
 80093ba:	4650      	mov	r0, sl
 80093bc:	f000 fbfc 	bl	8009bb8 <scalbn>
 80093c0:	ec57 6b10 	vmov	r6, r7, d0
 80093c4:	2200      	movs	r2, #0
 80093c6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80093ca:	ee10 0a10 	vmov	r0, s0
 80093ce:	4639      	mov	r1, r7
 80093d0:	f7f7 f90a 	bl	80005e8 <__aeabi_dmul>
 80093d4:	ec41 0b10 	vmov	d0, r0, r1
 80093d8:	f000 fb66 	bl	8009aa8 <floor>
 80093dc:	4b7f      	ldr	r3, [pc, #508]	; (80095dc <__kernel_rem_pio2+0x334>)
 80093de:	ec51 0b10 	vmov	r0, r1, d0
 80093e2:	2200      	movs	r2, #0
 80093e4:	f7f7 f900 	bl	80005e8 <__aeabi_dmul>
 80093e8:	4602      	mov	r2, r0
 80093ea:	460b      	mov	r3, r1
 80093ec:	4630      	mov	r0, r6
 80093ee:	4639      	mov	r1, r7
 80093f0:	f7f6 ff42 	bl	8000278 <__aeabi_dsub>
 80093f4:	460f      	mov	r7, r1
 80093f6:	4606      	mov	r6, r0
 80093f8:	f7f7 fba6 	bl	8000b48 <__aeabi_d2iz>
 80093fc:	9007      	str	r0, [sp, #28]
 80093fe:	f7f7 f889 	bl	8000514 <__aeabi_i2d>
 8009402:	4602      	mov	r2, r0
 8009404:	460b      	mov	r3, r1
 8009406:	4630      	mov	r0, r6
 8009408:	4639      	mov	r1, r7
 800940a:	f7f6 ff35 	bl	8000278 <__aeabi_dsub>
 800940e:	f1ba 0f00 	cmp.w	sl, #0
 8009412:	4606      	mov	r6, r0
 8009414:	460f      	mov	r7, r1
 8009416:	dd70      	ble.n	80094fa <__kernel_rem_pio2+0x252>
 8009418:	1e62      	subs	r2, r4, #1
 800941a:	ab0c      	add	r3, sp, #48	; 0x30
 800941c:	9d07      	ldr	r5, [sp, #28]
 800941e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009422:	f1ca 0118 	rsb	r1, sl, #24
 8009426:	fa40 f301 	asr.w	r3, r0, r1
 800942a:	441d      	add	r5, r3
 800942c:	408b      	lsls	r3, r1
 800942e:	1ac0      	subs	r0, r0, r3
 8009430:	ab0c      	add	r3, sp, #48	; 0x30
 8009432:	9507      	str	r5, [sp, #28]
 8009434:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8009438:	f1ca 0317 	rsb	r3, sl, #23
 800943c:	fa40 f303 	asr.w	r3, r0, r3
 8009440:	9302      	str	r3, [sp, #8]
 8009442:	9b02      	ldr	r3, [sp, #8]
 8009444:	2b00      	cmp	r3, #0
 8009446:	dd66      	ble.n	8009516 <__kernel_rem_pio2+0x26e>
 8009448:	9b07      	ldr	r3, [sp, #28]
 800944a:	2200      	movs	r2, #0
 800944c:	3301      	adds	r3, #1
 800944e:	9307      	str	r3, [sp, #28]
 8009450:	4615      	mov	r5, r2
 8009452:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8009456:	4294      	cmp	r4, r2
 8009458:	f300 8099 	bgt.w	800958e <__kernel_rem_pio2+0x2e6>
 800945c:	f1ba 0f00 	cmp.w	sl, #0
 8009460:	dd07      	ble.n	8009472 <__kernel_rem_pio2+0x1ca>
 8009462:	f1ba 0f01 	cmp.w	sl, #1
 8009466:	f000 80a5 	beq.w	80095b4 <__kernel_rem_pio2+0x30c>
 800946a:	f1ba 0f02 	cmp.w	sl, #2
 800946e:	f000 80c1 	beq.w	80095f4 <__kernel_rem_pio2+0x34c>
 8009472:	9b02      	ldr	r3, [sp, #8]
 8009474:	2b02      	cmp	r3, #2
 8009476:	d14e      	bne.n	8009516 <__kernel_rem_pio2+0x26e>
 8009478:	4632      	mov	r2, r6
 800947a:	463b      	mov	r3, r7
 800947c:	4958      	ldr	r1, [pc, #352]	; (80095e0 <__kernel_rem_pio2+0x338>)
 800947e:	2000      	movs	r0, #0
 8009480:	f7f6 fefa 	bl	8000278 <__aeabi_dsub>
 8009484:	4606      	mov	r6, r0
 8009486:	460f      	mov	r7, r1
 8009488:	2d00      	cmp	r5, #0
 800948a:	d044      	beq.n	8009516 <__kernel_rem_pio2+0x26e>
 800948c:	4650      	mov	r0, sl
 800948e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80095d0 <__kernel_rem_pio2+0x328>
 8009492:	f000 fb91 	bl	8009bb8 <scalbn>
 8009496:	4630      	mov	r0, r6
 8009498:	4639      	mov	r1, r7
 800949a:	ec53 2b10 	vmov	r2, r3, d0
 800949e:	f7f6 feeb 	bl	8000278 <__aeabi_dsub>
 80094a2:	4606      	mov	r6, r0
 80094a4:	460f      	mov	r7, r1
 80094a6:	e036      	b.n	8009516 <__kernel_rem_pio2+0x26e>
 80094a8:	4b4e      	ldr	r3, [pc, #312]	; (80095e4 <__kernel_rem_pio2+0x33c>)
 80094aa:	2200      	movs	r2, #0
 80094ac:	4630      	mov	r0, r6
 80094ae:	4639      	mov	r1, r7
 80094b0:	f7f7 f89a 	bl	80005e8 <__aeabi_dmul>
 80094b4:	f7f7 fb48 	bl	8000b48 <__aeabi_d2iz>
 80094b8:	f7f7 f82c 	bl	8000514 <__aeabi_i2d>
 80094bc:	4b4a      	ldr	r3, [pc, #296]	; (80095e8 <__kernel_rem_pio2+0x340>)
 80094be:	2200      	movs	r2, #0
 80094c0:	4680      	mov	r8, r0
 80094c2:	4689      	mov	r9, r1
 80094c4:	f7f7 f890 	bl	80005e8 <__aeabi_dmul>
 80094c8:	4602      	mov	r2, r0
 80094ca:	460b      	mov	r3, r1
 80094cc:	4630      	mov	r0, r6
 80094ce:	4639      	mov	r1, r7
 80094d0:	f7f6 fed2 	bl	8000278 <__aeabi_dsub>
 80094d4:	f7f7 fb38 	bl	8000b48 <__aeabi_d2iz>
 80094d8:	9b02      	ldr	r3, [sp, #8]
 80094da:	f843 0b04 	str.w	r0, [r3], #4
 80094de:	3d01      	subs	r5, #1
 80094e0:	9302      	str	r3, [sp, #8]
 80094e2:	ab70      	add	r3, sp, #448	; 0x1c0
 80094e4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80094e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ec:	4640      	mov	r0, r8
 80094ee:	4649      	mov	r1, r9
 80094f0:	f7f6 fec4 	bl	800027c <__adddf3>
 80094f4:	4606      	mov	r6, r0
 80094f6:	460f      	mov	r7, r1
 80094f8:	e75b      	b.n	80093b2 <__kernel_rem_pio2+0x10a>
 80094fa:	d105      	bne.n	8009508 <__kernel_rem_pio2+0x260>
 80094fc:	1e63      	subs	r3, r4, #1
 80094fe:	aa0c      	add	r2, sp, #48	; 0x30
 8009500:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009504:	15c3      	asrs	r3, r0, #23
 8009506:	e79b      	b.n	8009440 <__kernel_rem_pio2+0x198>
 8009508:	4b38      	ldr	r3, [pc, #224]	; (80095ec <__kernel_rem_pio2+0x344>)
 800950a:	2200      	movs	r2, #0
 800950c:	f7f7 faf2 	bl	8000af4 <__aeabi_dcmpge>
 8009510:	2800      	cmp	r0, #0
 8009512:	d139      	bne.n	8009588 <__kernel_rem_pio2+0x2e0>
 8009514:	9002      	str	r0, [sp, #8]
 8009516:	2200      	movs	r2, #0
 8009518:	2300      	movs	r3, #0
 800951a:	4630      	mov	r0, r6
 800951c:	4639      	mov	r1, r7
 800951e:	f7f7 facb 	bl	8000ab8 <__aeabi_dcmpeq>
 8009522:	2800      	cmp	r0, #0
 8009524:	f000 80b4 	beq.w	8009690 <__kernel_rem_pio2+0x3e8>
 8009528:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800952c:	465b      	mov	r3, fp
 800952e:	2200      	movs	r2, #0
 8009530:	9904      	ldr	r1, [sp, #16]
 8009532:	428b      	cmp	r3, r1
 8009534:	da65      	bge.n	8009602 <__kernel_rem_pio2+0x35a>
 8009536:	2a00      	cmp	r2, #0
 8009538:	d07b      	beq.n	8009632 <__kernel_rem_pio2+0x38a>
 800953a:	ab0c      	add	r3, sp, #48	; 0x30
 800953c:	f1aa 0a18 	sub.w	sl, sl, #24
 8009540:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8009544:	2b00      	cmp	r3, #0
 8009546:	f000 80a0 	beq.w	800968a <__kernel_rem_pio2+0x3e2>
 800954a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80095d0 <__kernel_rem_pio2+0x328>
 800954e:	4650      	mov	r0, sl
 8009550:	f000 fb32 	bl	8009bb8 <scalbn>
 8009554:	4f23      	ldr	r7, [pc, #140]	; (80095e4 <__kernel_rem_pio2+0x33c>)
 8009556:	ec55 4b10 	vmov	r4, r5, d0
 800955a:	46d8      	mov	r8, fp
 800955c:	2600      	movs	r6, #0
 800955e:	f1b8 0f00 	cmp.w	r8, #0
 8009562:	f280 80cf 	bge.w	8009704 <__kernel_rem_pio2+0x45c>
 8009566:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80095c8 <__kernel_rem_pio2+0x320>
 800956a:	465f      	mov	r7, fp
 800956c:	f04f 0800 	mov.w	r8, #0
 8009570:	2f00      	cmp	r7, #0
 8009572:	f2c0 80fd 	blt.w	8009770 <__kernel_rem_pio2+0x4c8>
 8009576:	ab70      	add	r3, sp, #448	; 0x1c0
 8009578:	f8df a074 	ldr.w	sl, [pc, #116]	; 80095f0 <__kernel_rem_pio2+0x348>
 800957c:	ec55 4b18 	vmov	r4, r5, d8
 8009580:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8009584:	2600      	movs	r6, #0
 8009586:	e0e5      	b.n	8009754 <__kernel_rem_pio2+0x4ac>
 8009588:	2302      	movs	r3, #2
 800958a:	9302      	str	r3, [sp, #8]
 800958c:	e75c      	b.n	8009448 <__kernel_rem_pio2+0x1a0>
 800958e:	f8db 3000 	ldr.w	r3, [fp]
 8009592:	b955      	cbnz	r5, 80095aa <__kernel_rem_pio2+0x302>
 8009594:	b123      	cbz	r3, 80095a0 <__kernel_rem_pio2+0x2f8>
 8009596:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800959a:	f8cb 3000 	str.w	r3, [fp]
 800959e:	2301      	movs	r3, #1
 80095a0:	3201      	adds	r2, #1
 80095a2:	f10b 0b04 	add.w	fp, fp, #4
 80095a6:	461d      	mov	r5, r3
 80095a8:	e755      	b.n	8009456 <__kernel_rem_pio2+0x1ae>
 80095aa:	1acb      	subs	r3, r1, r3
 80095ac:	f8cb 3000 	str.w	r3, [fp]
 80095b0:	462b      	mov	r3, r5
 80095b2:	e7f5      	b.n	80095a0 <__kernel_rem_pio2+0x2f8>
 80095b4:	1e62      	subs	r2, r4, #1
 80095b6:	ab0c      	add	r3, sp, #48	; 0x30
 80095b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095bc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80095c0:	a90c      	add	r1, sp, #48	; 0x30
 80095c2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80095c6:	e754      	b.n	8009472 <__kernel_rem_pio2+0x1ca>
	...
 80095d4:	3ff00000 	.word	0x3ff00000
 80095d8:	0800a080 	.word	0x0800a080
 80095dc:	40200000 	.word	0x40200000
 80095e0:	3ff00000 	.word	0x3ff00000
 80095e4:	3e700000 	.word	0x3e700000
 80095e8:	41700000 	.word	0x41700000
 80095ec:	3fe00000 	.word	0x3fe00000
 80095f0:	0800a040 	.word	0x0800a040
 80095f4:	1e62      	subs	r2, r4, #1
 80095f6:	ab0c      	add	r3, sp, #48	; 0x30
 80095f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095fc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009600:	e7de      	b.n	80095c0 <__kernel_rem_pio2+0x318>
 8009602:	a90c      	add	r1, sp, #48	; 0x30
 8009604:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009608:	3b01      	subs	r3, #1
 800960a:	430a      	orrs	r2, r1
 800960c:	e790      	b.n	8009530 <__kernel_rem_pio2+0x288>
 800960e:	3301      	adds	r3, #1
 8009610:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8009614:	2900      	cmp	r1, #0
 8009616:	d0fa      	beq.n	800960e <__kernel_rem_pio2+0x366>
 8009618:	9a08      	ldr	r2, [sp, #32]
 800961a:	18e3      	adds	r3, r4, r3
 800961c:	18a6      	adds	r6, r4, r2
 800961e:	aa20      	add	r2, sp, #128	; 0x80
 8009620:	1c65      	adds	r5, r4, #1
 8009622:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8009626:	9302      	str	r3, [sp, #8]
 8009628:	9b02      	ldr	r3, [sp, #8]
 800962a:	42ab      	cmp	r3, r5
 800962c:	da04      	bge.n	8009638 <__kernel_rem_pio2+0x390>
 800962e:	461c      	mov	r4, r3
 8009630:	e6b5      	b.n	800939e <__kernel_rem_pio2+0xf6>
 8009632:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009634:	2301      	movs	r3, #1
 8009636:	e7eb      	b.n	8009610 <__kernel_rem_pio2+0x368>
 8009638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800963a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800963e:	f7f6 ff69 	bl	8000514 <__aeabi_i2d>
 8009642:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009648:	46b3      	mov	fp, r6
 800964a:	461c      	mov	r4, r3
 800964c:	2700      	movs	r7, #0
 800964e:	f04f 0800 	mov.w	r8, #0
 8009652:	f04f 0900 	mov.w	r9, #0
 8009656:	9b06      	ldr	r3, [sp, #24]
 8009658:	429f      	cmp	r7, r3
 800965a:	dd06      	ble.n	800966a <__kernel_rem_pio2+0x3c2>
 800965c:	ab70      	add	r3, sp, #448	; 0x1c0
 800965e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009662:	e9c3 8900 	strd	r8, r9, [r3]
 8009666:	3501      	adds	r5, #1
 8009668:	e7de      	b.n	8009628 <__kernel_rem_pio2+0x380>
 800966a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800966e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8009672:	f7f6 ffb9 	bl	80005e8 <__aeabi_dmul>
 8009676:	4602      	mov	r2, r0
 8009678:	460b      	mov	r3, r1
 800967a:	4640      	mov	r0, r8
 800967c:	4649      	mov	r1, r9
 800967e:	f7f6 fdfd 	bl	800027c <__adddf3>
 8009682:	3701      	adds	r7, #1
 8009684:	4680      	mov	r8, r0
 8009686:	4689      	mov	r9, r1
 8009688:	e7e5      	b.n	8009656 <__kernel_rem_pio2+0x3ae>
 800968a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800968e:	e754      	b.n	800953a <__kernel_rem_pio2+0x292>
 8009690:	ec47 6b10 	vmov	d0, r6, r7
 8009694:	f1ca 0000 	rsb	r0, sl, #0
 8009698:	f000 fa8e 	bl	8009bb8 <scalbn>
 800969c:	ec57 6b10 	vmov	r6, r7, d0
 80096a0:	4b9f      	ldr	r3, [pc, #636]	; (8009920 <__kernel_rem_pio2+0x678>)
 80096a2:	ee10 0a10 	vmov	r0, s0
 80096a6:	2200      	movs	r2, #0
 80096a8:	4639      	mov	r1, r7
 80096aa:	f7f7 fa23 	bl	8000af4 <__aeabi_dcmpge>
 80096ae:	b300      	cbz	r0, 80096f2 <__kernel_rem_pio2+0x44a>
 80096b0:	4b9c      	ldr	r3, [pc, #624]	; (8009924 <__kernel_rem_pio2+0x67c>)
 80096b2:	2200      	movs	r2, #0
 80096b4:	4630      	mov	r0, r6
 80096b6:	4639      	mov	r1, r7
 80096b8:	f7f6 ff96 	bl	80005e8 <__aeabi_dmul>
 80096bc:	f7f7 fa44 	bl	8000b48 <__aeabi_d2iz>
 80096c0:	4605      	mov	r5, r0
 80096c2:	f7f6 ff27 	bl	8000514 <__aeabi_i2d>
 80096c6:	4b96      	ldr	r3, [pc, #600]	; (8009920 <__kernel_rem_pio2+0x678>)
 80096c8:	2200      	movs	r2, #0
 80096ca:	f7f6 ff8d 	bl	80005e8 <__aeabi_dmul>
 80096ce:	460b      	mov	r3, r1
 80096d0:	4602      	mov	r2, r0
 80096d2:	4639      	mov	r1, r7
 80096d4:	4630      	mov	r0, r6
 80096d6:	f7f6 fdcf 	bl	8000278 <__aeabi_dsub>
 80096da:	f7f7 fa35 	bl	8000b48 <__aeabi_d2iz>
 80096de:	f104 0b01 	add.w	fp, r4, #1
 80096e2:	ab0c      	add	r3, sp, #48	; 0x30
 80096e4:	f10a 0a18 	add.w	sl, sl, #24
 80096e8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80096ec:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 80096f0:	e72b      	b.n	800954a <__kernel_rem_pio2+0x2a2>
 80096f2:	4630      	mov	r0, r6
 80096f4:	4639      	mov	r1, r7
 80096f6:	f7f7 fa27 	bl	8000b48 <__aeabi_d2iz>
 80096fa:	ab0c      	add	r3, sp, #48	; 0x30
 80096fc:	46a3      	mov	fp, r4
 80096fe:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009702:	e722      	b.n	800954a <__kernel_rem_pio2+0x2a2>
 8009704:	ab70      	add	r3, sp, #448	; 0x1c0
 8009706:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800970a:	ab0c      	add	r3, sp, #48	; 0x30
 800970c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009710:	f7f6 ff00 	bl	8000514 <__aeabi_i2d>
 8009714:	4622      	mov	r2, r4
 8009716:	462b      	mov	r3, r5
 8009718:	f7f6 ff66 	bl	80005e8 <__aeabi_dmul>
 800971c:	4632      	mov	r2, r6
 800971e:	e9c9 0100 	strd	r0, r1, [r9]
 8009722:	463b      	mov	r3, r7
 8009724:	4620      	mov	r0, r4
 8009726:	4629      	mov	r1, r5
 8009728:	f7f6 ff5e 	bl	80005e8 <__aeabi_dmul>
 800972c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8009730:	4604      	mov	r4, r0
 8009732:	460d      	mov	r5, r1
 8009734:	e713      	b.n	800955e <__kernel_rem_pio2+0x2b6>
 8009736:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800973a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800973e:	f7f6 ff53 	bl	80005e8 <__aeabi_dmul>
 8009742:	4602      	mov	r2, r0
 8009744:	460b      	mov	r3, r1
 8009746:	4620      	mov	r0, r4
 8009748:	4629      	mov	r1, r5
 800974a:	f7f6 fd97 	bl	800027c <__adddf3>
 800974e:	3601      	adds	r6, #1
 8009750:	4604      	mov	r4, r0
 8009752:	460d      	mov	r5, r1
 8009754:	9b04      	ldr	r3, [sp, #16]
 8009756:	429e      	cmp	r6, r3
 8009758:	dc01      	bgt.n	800975e <__kernel_rem_pio2+0x4b6>
 800975a:	45b0      	cmp	r8, r6
 800975c:	daeb      	bge.n	8009736 <__kernel_rem_pio2+0x48e>
 800975e:	ab48      	add	r3, sp, #288	; 0x120
 8009760:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009764:	e9c3 4500 	strd	r4, r5, [r3]
 8009768:	3f01      	subs	r7, #1
 800976a:	f108 0801 	add.w	r8, r8, #1
 800976e:	e6ff      	b.n	8009570 <__kernel_rem_pio2+0x2c8>
 8009770:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8009772:	2b02      	cmp	r3, #2
 8009774:	dc0b      	bgt.n	800978e <__kernel_rem_pio2+0x4e6>
 8009776:	2b00      	cmp	r3, #0
 8009778:	dc6e      	bgt.n	8009858 <__kernel_rem_pio2+0x5b0>
 800977a:	d045      	beq.n	8009808 <__kernel_rem_pio2+0x560>
 800977c:	9b07      	ldr	r3, [sp, #28]
 800977e:	f003 0007 	and.w	r0, r3, #7
 8009782:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8009786:	ecbd 8b02 	vpop	{d8}
 800978a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800978e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8009790:	2b03      	cmp	r3, #3
 8009792:	d1f3      	bne.n	800977c <__kernel_rem_pio2+0x4d4>
 8009794:	ab48      	add	r3, sp, #288	; 0x120
 8009796:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800979a:	46d0      	mov	r8, sl
 800979c:	46d9      	mov	r9, fp
 800979e:	f1b9 0f00 	cmp.w	r9, #0
 80097a2:	f1a8 0808 	sub.w	r8, r8, #8
 80097a6:	dc64      	bgt.n	8009872 <__kernel_rem_pio2+0x5ca>
 80097a8:	465c      	mov	r4, fp
 80097aa:	2c01      	cmp	r4, #1
 80097ac:	f1aa 0a08 	sub.w	sl, sl, #8
 80097b0:	dc7e      	bgt.n	80098b0 <__kernel_rem_pio2+0x608>
 80097b2:	2000      	movs	r0, #0
 80097b4:	2100      	movs	r1, #0
 80097b6:	f1bb 0f01 	cmp.w	fp, #1
 80097ba:	f300 8097 	bgt.w	80098ec <__kernel_rem_pio2+0x644>
 80097be:	9b02      	ldr	r3, [sp, #8]
 80097c0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80097c4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	f040 8099 	bne.w	8009900 <__kernel_rem_pio2+0x658>
 80097ce:	9b01      	ldr	r3, [sp, #4]
 80097d0:	e9c3 5600 	strd	r5, r6, [r3]
 80097d4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80097d8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80097dc:	e7ce      	b.n	800977c <__kernel_rem_pio2+0x4d4>
 80097de:	ab48      	add	r3, sp, #288	; 0x120
 80097e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80097e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e8:	f7f6 fd48 	bl	800027c <__adddf3>
 80097ec:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80097f0:	f1bb 0f00 	cmp.w	fp, #0
 80097f4:	daf3      	bge.n	80097de <__kernel_rem_pio2+0x536>
 80097f6:	9b02      	ldr	r3, [sp, #8]
 80097f8:	b113      	cbz	r3, 8009800 <__kernel_rem_pio2+0x558>
 80097fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80097fe:	4619      	mov	r1, r3
 8009800:	9b01      	ldr	r3, [sp, #4]
 8009802:	e9c3 0100 	strd	r0, r1, [r3]
 8009806:	e7b9      	b.n	800977c <__kernel_rem_pio2+0x4d4>
 8009808:	2000      	movs	r0, #0
 800980a:	2100      	movs	r1, #0
 800980c:	e7f0      	b.n	80097f0 <__kernel_rem_pio2+0x548>
 800980e:	ab48      	add	r3, sp, #288	; 0x120
 8009810:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009818:	f7f6 fd30 	bl	800027c <__adddf3>
 800981c:	3c01      	subs	r4, #1
 800981e:	2c00      	cmp	r4, #0
 8009820:	daf5      	bge.n	800980e <__kernel_rem_pio2+0x566>
 8009822:	9b02      	ldr	r3, [sp, #8]
 8009824:	b1e3      	cbz	r3, 8009860 <__kernel_rem_pio2+0x5b8>
 8009826:	4602      	mov	r2, r0
 8009828:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800982c:	9c01      	ldr	r4, [sp, #4]
 800982e:	e9c4 2300 	strd	r2, r3, [r4]
 8009832:	4602      	mov	r2, r0
 8009834:	460b      	mov	r3, r1
 8009836:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800983a:	f7f6 fd1d 	bl	8000278 <__aeabi_dsub>
 800983e:	ad4a      	add	r5, sp, #296	; 0x128
 8009840:	2401      	movs	r4, #1
 8009842:	45a3      	cmp	fp, r4
 8009844:	da0f      	bge.n	8009866 <__kernel_rem_pio2+0x5be>
 8009846:	9b02      	ldr	r3, [sp, #8]
 8009848:	b113      	cbz	r3, 8009850 <__kernel_rem_pio2+0x5a8>
 800984a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800984e:	4619      	mov	r1, r3
 8009850:	9b01      	ldr	r3, [sp, #4]
 8009852:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8009856:	e791      	b.n	800977c <__kernel_rem_pio2+0x4d4>
 8009858:	465c      	mov	r4, fp
 800985a:	2000      	movs	r0, #0
 800985c:	2100      	movs	r1, #0
 800985e:	e7de      	b.n	800981e <__kernel_rem_pio2+0x576>
 8009860:	4602      	mov	r2, r0
 8009862:	460b      	mov	r3, r1
 8009864:	e7e2      	b.n	800982c <__kernel_rem_pio2+0x584>
 8009866:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800986a:	f7f6 fd07 	bl	800027c <__adddf3>
 800986e:	3401      	adds	r4, #1
 8009870:	e7e7      	b.n	8009842 <__kernel_rem_pio2+0x59a>
 8009872:	e9d8 4500 	ldrd	r4, r5, [r8]
 8009876:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800987a:	4620      	mov	r0, r4
 800987c:	4632      	mov	r2, r6
 800987e:	463b      	mov	r3, r7
 8009880:	4629      	mov	r1, r5
 8009882:	f7f6 fcfb 	bl	800027c <__adddf3>
 8009886:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800988a:	4602      	mov	r2, r0
 800988c:	460b      	mov	r3, r1
 800988e:	4620      	mov	r0, r4
 8009890:	4629      	mov	r1, r5
 8009892:	f7f6 fcf1 	bl	8000278 <__aeabi_dsub>
 8009896:	4632      	mov	r2, r6
 8009898:	463b      	mov	r3, r7
 800989a:	f7f6 fcef 	bl	800027c <__adddf3>
 800989e:	ed9d 7b04 	vldr	d7, [sp, #16]
 80098a2:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80098a6:	ed88 7b00 	vstr	d7, [r8]
 80098aa:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80098ae:	e776      	b.n	800979e <__kernel_rem_pio2+0x4f6>
 80098b0:	e9da 8900 	ldrd	r8, r9, [sl]
 80098b4:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80098b8:	4640      	mov	r0, r8
 80098ba:	4632      	mov	r2, r6
 80098bc:	463b      	mov	r3, r7
 80098be:	4649      	mov	r1, r9
 80098c0:	f7f6 fcdc 	bl	800027c <__adddf3>
 80098c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098c8:	4602      	mov	r2, r0
 80098ca:	460b      	mov	r3, r1
 80098cc:	4640      	mov	r0, r8
 80098ce:	4649      	mov	r1, r9
 80098d0:	f7f6 fcd2 	bl	8000278 <__aeabi_dsub>
 80098d4:	4632      	mov	r2, r6
 80098d6:	463b      	mov	r3, r7
 80098d8:	f7f6 fcd0 	bl	800027c <__adddf3>
 80098dc:	ed9d 7b04 	vldr	d7, [sp, #16]
 80098e0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80098e4:	ed8a 7b00 	vstr	d7, [sl]
 80098e8:	3c01      	subs	r4, #1
 80098ea:	e75e      	b.n	80097aa <__kernel_rem_pio2+0x502>
 80098ec:	ab48      	add	r3, sp, #288	; 0x120
 80098ee:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80098f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f6:	f7f6 fcc1 	bl	800027c <__adddf3>
 80098fa:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80098fe:	e75a      	b.n	80097b6 <__kernel_rem_pio2+0x50e>
 8009900:	9b01      	ldr	r3, [sp, #4]
 8009902:	9a01      	ldr	r2, [sp, #4]
 8009904:	601d      	str	r5, [r3, #0]
 8009906:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800990a:	605c      	str	r4, [r3, #4]
 800990c:	609f      	str	r7, [r3, #8]
 800990e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8009912:	60d3      	str	r3, [r2, #12]
 8009914:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009918:	6110      	str	r0, [r2, #16]
 800991a:	6153      	str	r3, [r2, #20]
 800991c:	e72e      	b.n	800977c <__kernel_rem_pio2+0x4d4>
 800991e:	bf00      	nop
 8009920:	41700000 	.word	0x41700000
 8009924:	3e700000 	.word	0x3e700000

08009928 <__kernel_sin>:
 8009928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800992c:	ed2d 8b04 	vpush	{d8-d9}
 8009930:	eeb0 8a41 	vmov.f32	s16, s2
 8009934:	eef0 8a61 	vmov.f32	s17, s3
 8009938:	ec55 4b10 	vmov	r4, r5, d0
 800993c:	b083      	sub	sp, #12
 800993e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009942:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8009946:	9001      	str	r0, [sp, #4]
 8009948:	da06      	bge.n	8009958 <__kernel_sin+0x30>
 800994a:	ee10 0a10 	vmov	r0, s0
 800994e:	4629      	mov	r1, r5
 8009950:	f7f7 f8fa 	bl	8000b48 <__aeabi_d2iz>
 8009954:	2800      	cmp	r0, #0
 8009956:	d051      	beq.n	80099fc <__kernel_sin+0xd4>
 8009958:	4622      	mov	r2, r4
 800995a:	462b      	mov	r3, r5
 800995c:	4620      	mov	r0, r4
 800995e:	4629      	mov	r1, r5
 8009960:	f7f6 fe42 	bl	80005e8 <__aeabi_dmul>
 8009964:	4682      	mov	sl, r0
 8009966:	468b      	mov	fp, r1
 8009968:	4602      	mov	r2, r0
 800996a:	460b      	mov	r3, r1
 800996c:	4620      	mov	r0, r4
 800996e:	4629      	mov	r1, r5
 8009970:	f7f6 fe3a 	bl	80005e8 <__aeabi_dmul>
 8009974:	a341      	add	r3, pc, #260	; (adr r3, 8009a7c <__kernel_sin+0x154>)
 8009976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997a:	4680      	mov	r8, r0
 800997c:	4689      	mov	r9, r1
 800997e:	4650      	mov	r0, sl
 8009980:	4659      	mov	r1, fp
 8009982:	f7f6 fe31 	bl	80005e8 <__aeabi_dmul>
 8009986:	a33f      	add	r3, pc, #252	; (adr r3, 8009a84 <__kernel_sin+0x15c>)
 8009988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800998c:	f7f6 fc74 	bl	8000278 <__aeabi_dsub>
 8009990:	4652      	mov	r2, sl
 8009992:	465b      	mov	r3, fp
 8009994:	f7f6 fe28 	bl	80005e8 <__aeabi_dmul>
 8009998:	a33c      	add	r3, pc, #240	; (adr r3, 8009a8c <__kernel_sin+0x164>)
 800999a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999e:	f7f6 fc6d 	bl	800027c <__adddf3>
 80099a2:	4652      	mov	r2, sl
 80099a4:	465b      	mov	r3, fp
 80099a6:	f7f6 fe1f 	bl	80005e8 <__aeabi_dmul>
 80099aa:	a33a      	add	r3, pc, #232	; (adr r3, 8009a94 <__kernel_sin+0x16c>)
 80099ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b0:	f7f6 fc62 	bl	8000278 <__aeabi_dsub>
 80099b4:	4652      	mov	r2, sl
 80099b6:	465b      	mov	r3, fp
 80099b8:	f7f6 fe16 	bl	80005e8 <__aeabi_dmul>
 80099bc:	a337      	add	r3, pc, #220	; (adr r3, 8009a9c <__kernel_sin+0x174>)
 80099be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c2:	f7f6 fc5b 	bl	800027c <__adddf3>
 80099c6:	9b01      	ldr	r3, [sp, #4]
 80099c8:	4606      	mov	r6, r0
 80099ca:	460f      	mov	r7, r1
 80099cc:	b9eb      	cbnz	r3, 8009a0a <__kernel_sin+0xe2>
 80099ce:	4602      	mov	r2, r0
 80099d0:	460b      	mov	r3, r1
 80099d2:	4650      	mov	r0, sl
 80099d4:	4659      	mov	r1, fp
 80099d6:	f7f6 fe07 	bl	80005e8 <__aeabi_dmul>
 80099da:	a325      	add	r3, pc, #148	; (adr r3, 8009a70 <__kernel_sin+0x148>)
 80099dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e0:	f7f6 fc4a 	bl	8000278 <__aeabi_dsub>
 80099e4:	4642      	mov	r2, r8
 80099e6:	464b      	mov	r3, r9
 80099e8:	f7f6 fdfe 	bl	80005e8 <__aeabi_dmul>
 80099ec:	4602      	mov	r2, r0
 80099ee:	460b      	mov	r3, r1
 80099f0:	4620      	mov	r0, r4
 80099f2:	4629      	mov	r1, r5
 80099f4:	f7f6 fc42 	bl	800027c <__adddf3>
 80099f8:	4604      	mov	r4, r0
 80099fa:	460d      	mov	r5, r1
 80099fc:	ec45 4b10 	vmov	d0, r4, r5
 8009a00:	b003      	add	sp, #12
 8009a02:	ecbd 8b04 	vpop	{d8-d9}
 8009a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a0a:	4b1b      	ldr	r3, [pc, #108]	; (8009a78 <__kernel_sin+0x150>)
 8009a0c:	ec51 0b18 	vmov	r0, r1, d8
 8009a10:	2200      	movs	r2, #0
 8009a12:	f7f6 fde9 	bl	80005e8 <__aeabi_dmul>
 8009a16:	4632      	mov	r2, r6
 8009a18:	ec41 0b19 	vmov	d9, r0, r1
 8009a1c:	463b      	mov	r3, r7
 8009a1e:	4640      	mov	r0, r8
 8009a20:	4649      	mov	r1, r9
 8009a22:	f7f6 fde1 	bl	80005e8 <__aeabi_dmul>
 8009a26:	4602      	mov	r2, r0
 8009a28:	460b      	mov	r3, r1
 8009a2a:	ec51 0b19 	vmov	r0, r1, d9
 8009a2e:	f7f6 fc23 	bl	8000278 <__aeabi_dsub>
 8009a32:	4652      	mov	r2, sl
 8009a34:	465b      	mov	r3, fp
 8009a36:	f7f6 fdd7 	bl	80005e8 <__aeabi_dmul>
 8009a3a:	ec53 2b18 	vmov	r2, r3, d8
 8009a3e:	f7f6 fc1b 	bl	8000278 <__aeabi_dsub>
 8009a42:	a30b      	add	r3, pc, #44	; (adr r3, 8009a70 <__kernel_sin+0x148>)
 8009a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a48:	4606      	mov	r6, r0
 8009a4a:	460f      	mov	r7, r1
 8009a4c:	4640      	mov	r0, r8
 8009a4e:	4649      	mov	r1, r9
 8009a50:	f7f6 fdca 	bl	80005e8 <__aeabi_dmul>
 8009a54:	4602      	mov	r2, r0
 8009a56:	460b      	mov	r3, r1
 8009a58:	4630      	mov	r0, r6
 8009a5a:	4639      	mov	r1, r7
 8009a5c:	f7f6 fc0e 	bl	800027c <__adddf3>
 8009a60:	4602      	mov	r2, r0
 8009a62:	460b      	mov	r3, r1
 8009a64:	4620      	mov	r0, r4
 8009a66:	4629      	mov	r1, r5
 8009a68:	f7f6 fc06 	bl	8000278 <__aeabi_dsub>
 8009a6c:	e7c4      	b.n	80099f8 <__kernel_sin+0xd0>
 8009a6e:	bf00      	nop
 8009a70:	55555549 	.word	0x55555549
 8009a74:	3fc55555 	.word	0x3fc55555
 8009a78:	3fe00000 	.word	0x3fe00000
 8009a7c:	5acfd57c 	.word	0x5acfd57c
 8009a80:	3de5d93a 	.word	0x3de5d93a
 8009a84:	8a2b9ceb 	.word	0x8a2b9ceb
 8009a88:	3e5ae5e6 	.word	0x3e5ae5e6
 8009a8c:	57b1fe7d 	.word	0x57b1fe7d
 8009a90:	3ec71de3 	.word	0x3ec71de3
 8009a94:	19c161d5 	.word	0x19c161d5
 8009a98:	3f2a01a0 	.word	0x3f2a01a0
 8009a9c:	1110f8a6 	.word	0x1110f8a6
 8009aa0:	3f811111 	.word	0x3f811111
 8009aa4:	00000000 	.word	0x00000000

08009aa8 <floor>:
 8009aa8:	ec51 0b10 	vmov	r0, r1, d0
 8009aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ab0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009ab4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009ab8:	2e13      	cmp	r6, #19
 8009aba:	ee10 5a10 	vmov	r5, s0
 8009abe:	ee10 8a10 	vmov	r8, s0
 8009ac2:	460c      	mov	r4, r1
 8009ac4:	dc32      	bgt.n	8009b2c <floor+0x84>
 8009ac6:	2e00      	cmp	r6, #0
 8009ac8:	da14      	bge.n	8009af4 <floor+0x4c>
 8009aca:	a333      	add	r3, pc, #204	; (adr r3, 8009b98 <floor+0xf0>)
 8009acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad0:	f7f6 fbd4 	bl	800027c <__adddf3>
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	f7f7 f816 	bl	8000b08 <__aeabi_dcmpgt>
 8009adc:	b138      	cbz	r0, 8009aee <floor+0x46>
 8009ade:	2c00      	cmp	r4, #0
 8009ae0:	da57      	bge.n	8009b92 <floor+0xea>
 8009ae2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009ae6:	431d      	orrs	r5, r3
 8009ae8:	d001      	beq.n	8009aee <floor+0x46>
 8009aea:	4c2d      	ldr	r4, [pc, #180]	; (8009ba0 <floor+0xf8>)
 8009aec:	2500      	movs	r5, #0
 8009aee:	4621      	mov	r1, r4
 8009af0:	4628      	mov	r0, r5
 8009af2:	e025      	b.n	8009b40 <floor+0x98>
 8009af4:	4f2b      	ldr	r7, [pc, #172]	; (8009ba4 <floor+0xfc>)
 8009af6:	4137      	asrs	r7, r6
 8009af8:	ea01 0307 	and.w	r3, r1, r7
 8009afc:	4303      	orrs	r3, r0
 8009afe:	d01f      	beq.n	8009b40 <floor+0x98>
 8009b00:	a325      	add	r3, pc, #148	; (adr r3, 8009b98 <floor+0xf0>)
 8009b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b06:	f7f6 fbb9 	bl	800027c <__adddf3>
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	f7f6 fffb 	bl	8000b08 <__aeabi_dcmpgt>
 8009b12:	2800      	cmp	r0, #0
 8009b14:	d0eb      	beq.n	8009aee <floor+0x46>
 8009b16:	2c00      	cmp	r4, #0
 8009b18:	bfbe      	ittt	lt
 8009b1a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009b1e:	fa43 f606 	asrlt.w	r6, r3, r6
 8009b22:	19a4      	addlt	r4, r4, r6
 8009b24:	ea24 0407 	bic.w	r4, r4, r7
 8009b28:	2500      	movs	r5, #0
 8009b2a:	e7e0      	b.n	8009aee <floor+0x46>
 8009b2c:	2e33      	cmp	r6, #51	; 0x33
 8009b2e:	dd0b      	ble.n	8009b48 <floor+0xa0>
 8009b30:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009b34:	d104      	bne.n	8009b40 <floor+0x98>
 8009b36:	ee10 2a10 	vmov	r2, s0
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	f7f6 fb9e 	bl	800027c <__adddf3>
 8009b40:	ec41 0b10 	vmov	d0, r0, r1
 8009b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b48:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009b4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009b50:	fa23 f707 	lsr.w	r7, r3, r7
 8009b54:	4207      	tst	r7, r0
 8009b56:	d0f3      	beq.n	8009b40 <floor+0x98>
 8009b58:	a30f      	add	r3, pc, #60	; (adr r3, 8009b98 <floor+0xf0>)
 8009b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b5e:	f7f6 fb8d 	bl	800027c <__adddf3>
 8009b62:	2200      	movs	r2, #0
 8009b64:	2300      	movs	r3, #0
 8009b66:	f7f6 ffcf 	bl	8000b08 <__aeabi_dcmpgt>
 8009b6a:	2800      	cmp	r0, #0
 8009b6c:	d0bf      	beq.n	8009aee <floor+0x46>
 8009b6e:	2c00      	cmp	r4, #0
 8009b70:	da02      	bge.n	8009b78 <floor+0xd0>
 8009b72:	2e14      	cmp	r6, #20
 8009b74:	d103      	bne.n	8009b7e <floor+0xd6>
 8009b76:	3401      	adds	r4, #1
 8009b78:	ea25 0507 	bic.w	r5, r5, r7
 8009b7c:	e7b7      	b.n	8009aee <floor+0x46>
 8009b7e:	2301      	movs	r3, #1
 8009b80:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009b84:	fa03 f606 	lsl.w	r6, r3, r6
 8009b88:	4435      	add	r5, r6
 8009b8a:	4545      	cmp	r5, r8
 8009b8c:	bf38      	it	cc
 8009b8e:	18e4      	addcc	r4, r4, r3
 8009b90:	e7f2      	b.n	8009b78 <floor+0xd0>
 8009b92:	2500      	movs	r5, #0
 8009b94:	462c      	mov	r4, r5
 8009b96:	e7aa      	b.n	8009aee <floor+0x46>
 8009b98:	8800759c 	.word	0x8800759c
 8009b9c:	7e37e43c 	.word	0x7e37e43c
 8009ba0:	bff00000 	.word	0xbff00000
 8009ba4:	000fffff 	.word	0x000fffff

08009ba8 <nan>:
 8009ba8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009bb0 <nan+0x8>
 8009bac:	4770      	bx	lr
 8009bae:	bf00      	nop
 8009bb0:	00000000 	.word	0x00000000
 8009bb4:	7ff80000 	.word	0x7ff80000

08009bb8 <scalbn>:
 8009bb8:	b570      	push	{r4, r5, r6, lr}
 8009bba:	ec55 4b10 	vmov	r4, r5, d0
 8009bbe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009bc2:	4606      	mov	r6, r0
 8009bc4:	462b      	mov	r3, r5
 8009bc6:	b99a      	cbnz	r2, 8009bf0 <scalbn+0x38>
 8009bc8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009bcc:	4323      	orrs	r3, r4
 8009bce:	d036      	beq.n	8009c3e <scalbn+0x86>
 8009bd0:	4b39      	ldr	r3, [pc, #228]	; (8009cb8 <scalbn+0x100>)
 8009bd2:	4629      	mov	r1, r5
 8009bd4:	ee10 0a10 	vmov	r0, s0
 8009bd8:	2200      	movs	r2, #0
 8009bda:	f7f6 fd05 	bl	80005e8 <__aeabi_dmul>
 8009bde:	4b37      	ldr	r3, [pc, #220]	; (8009cbc <scalbn+0x104>)
 8009be0:	429e      	cmp	r6, r3
 8009be2:	4604      	mov	r4, r0
 8009be4:	460d      	mov	r5, r1
 8009be6:	da10      	bge.n	8009c0a <scalbn+0x52>
 8009be8:	a32b      	add	r3, pc, #172	; (adr r3, 8009c98 <scalbn+0xe0>)
 8009bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bee:	e03a      	b.n	8009c66 <scalbn+0xae>
 8009bf0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009bf4:	428a      	cmp	r2, r1
 8009bf6:	d10c      	bne.n	8009c12 <scalbn+0x5a>
 8009bf8:	ee10 2a10 	vmov	r2, s0
 8009bfc:	4620      	mov	r0, r4
 8009bfe:	4629      	mov	r1, r5
 8009c00:	f7f6 fb3c 	bl	800027c <__adddf3>
 8009c04:	4604      	mov	r4, r0
 8009c06:	460d      	mov	r5, r1
 8009c08:	e019      	b.n	8009c3e <scalbn+0x86>
 8009c0a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009c0e:	460b      	mov	r3, r1
 8009c10:	3a36      	subs	r2, #54	; 0x36
 8009c12:	4432      	add	r2, r6
 8009c14:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009c18:	428a      	cmp	r2, r1
 8009c1a:	dd08      	ble.n	8009c2e <scalbn+0x76>
 8009c1c:	2d00      	cmp	r5, #0
 8009c1e:	a120      	add	r1, pc, #128	; (adr r1, 8009ca0 <scalbn+0xe8>)
 8009c20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c24:	da1c      	bge.n	8009c60 <scalbn+0xa8>
 8009c26:	a120      	add	r1, pc, #128	; (adr r1, 8009ca8 <scalbn+0xf0>)
 8009c28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c2c:	e018      	b.n	8009c60 <scalbn+0xa8>
 8009c2e:	2a00      	cmp	r2, #0
 8009c30:	dd08      	ble.n	8009c44 <scalbn+0x8c>
 8009c32:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009c36:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009c3a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009c3e:	ec45 4b10 	vmov	d0, r4, r5
 8009c42:	bd70      	pop	{r4, r5, r6, pc}
 8009c44:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009c48:	da19      	bge.n	8009c7e <scalbn+0xc6>
 8009c4a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009c4e:	429e      	cmp	r6, r3
 8009c50:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8009c54:	dd0a      	ble.n	8009c6c <scalbn+0xb4>
 8009c56:	a112      	add	r1, pc, #72	; (adr r1, 8009ca0 <scalbn+0xe8>)
 8009c58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d1e2      	bne.n	8009c26 <scalbn+0x6e>
 8009c60:	a30f      	add	r3, pc, #60	; (adr r3, 8009ca0 <scalbn+0xe8>)
 8009c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c66:	f7f6 fcbf 	bl	80005e8 <__aeabi_dmul>
 8009c6a:	e7cb      	b.n	8009c04 <scalbn+0x4c>
 8009c6c:	a10a      	add	r1, pc, #40	; (adr r1, 8009c98 <scalbn+0xe0>)
 8009c6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d0b8      	beq.n	8009be8 <scalbn+0x30>
 8009c76:	a10e      	add	r1, pc, #56	; (adr r1, 8009cb0 <scalbn+0xf8>)
 8009c78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c7c:	e7b4      	b.n	8009be8 <scalbn+0x30>
 8009c7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009c82:	3236      	adds	r2, #54	; 0x36
 8009c84:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009c88:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8009c8c:	4620      	mov	r0, r4
 8009c8e:	4b0c      	ldr	r3, [pc, #48]	; (8009cc0 <scalbn+0x108>)
 8009c90:	2200      	movs	r2, #0
 8009c92:	e7e8      	b.n	8009c66 <scalbn+0xae>
 8009c94:	f3af 8000 	nop.w
 8009c98:	c2f8f359 	.word	0xc2f8f359
 8009c9c:	01a56e1f 	.word	0x01a56e1f
 8009ca0:	8800759c 	.word	0x8800759c
 8009ca4:	7e37e43c 	.word	0x7e37e43c
 8009ca8:	8800759c 	.word	0x8800759c
 8009cac:	fe37e43c 	.word	0xfe37e43c
 8009cb0:	c2f8f359 	.word	0xc2f8f359
 8009cb4:	81a56e1f 	.word	0x81a56e1f
 8009cb8:	43500000 	.word	0x43500000
 8009cbc:	ffff3cb0 	.word	0xffff3cb0
 8009cc0:	3c900000 	.word	0x3c900000

08009cc4 <_init>:
 8009cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cc6:	bf00      	nop
 8009cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cca:	bc08      	pop	{r3}
 8009ccc:	469e      	mov	lr, r3
 8009cce:	4770      	bx	lr

08009cd0 <_fini>:
 8009cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cd2:	bf00      	nop
 8009cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cd6:	bc08      	pop	{r3}
 8009cd8:	469e      	mov	lr, r3
 8009cda:	4770      	bx	lr
