module clock
	(
		CLK, Rstn, DispDay, AdjustDay, AdjustHour, AdjustMin,
		Buzzer_Out, Digitron_Out, DigitronCS_Out, DigOutA,DigOutB
	);

	input CLK, Rstn; // KEY0
	input DispDay; // SW0
	input AdjustDay, AdjustHour, AdjustMin; // SW[3:1]
	output Buzzer_Out;
	output [7:0]Digitron_Out;
	output [3:0]DigitronCS_Out;
	output [3:0]DigOutA, DigOutB;
	
	wire [3:0]SecH, SecL, MinH, MinL, HourH, HourL;
	wire [2:0]Day;
	
endmodule
