<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="450Processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="450Processor.ntrc_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Branch_Controller_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Processor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Processor.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Processor.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Processor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Processor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Processor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Processor.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Processor.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Processor.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor_TB_1_bencher.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor_TB_WF_bencher.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor_TB_bencher.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Processor_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Processor_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Processor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Processor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Processor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Processor_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Processor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Processor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Processor_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1401751529" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1401751529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401751530" xil_pn:in_ck="-4836655961788188912" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1401751529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Branch_Controller.vhd"/>
      <outfile xil_pn:name="EX_MEM_Buffer.vhd"/>
      <outfile xil_pn:name="ID_EX_Buffer.vhd"/>
      <outfile xil_pn:name="IF_ID_Buffer.vhd"/>
      <outfile xil_pn:name="MUX2_8bit.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1401751656" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2271635024507333434" xil_pn:start_ts="1401751656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401751659" xil_pn:in_ck="-8206244145161405268" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7705334626008180606" xil_pn:start_ts="1401751656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Processor.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1401751534" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3950320691233972663" xil_pn:start_ts="1401751534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401751659" xil_pn:in_ck="5923136668406310338" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1401751659">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Branch_Controller.vhd"/>
      <outfile xil_pn:name="EX_MEM_Buffer.vhd"/>
      <outfile xil_pn:name="ID_EX_Buffer.vhd"/>
      <outfile xil_pn:name="IF_ID_Buffer.vhd"/>
      <outfile xil_pn:name="MUX2_8bit.vhd"/>
      <outfile xil_pn:name="Memory.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Processor.vhf"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1401751672" xil_pn:in_ck="5923136668406310338" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3891654927204227641" xil_pn:start_ts="1401751659">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Processor_beh.prj"/>
      <outfile xil_pn:name="Processor_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1401751673" xil_pn:in_ck="-8741147738238317711" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6173816141548096006" xil_pn:start_ts="1401751672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Processor_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1401750492" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1401750491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401750496" xil_pn:in_ck="-8206244145161405268" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8654574166570822786" xil_pn:start_ts="1401750492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Processor.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1401750496" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3950320691233972663" xil_pn:start_ts="1401750496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401750496" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1401750496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401750496" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2271635024507333434" xil_pn:start_ts="1401750496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401750496" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321283413264" xil_pn:start_ts="1401750496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401750496" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3714851305164993791" xil_pn:start_ts="1401750496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401750532" xil_pn:in_ck="5923136668406310338" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-6903920675244949438" xil_pn:start_ts="1401750496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="450Processor.ntrc_log"/>
      <outfile xil_pn:name="Processor.jhd"/>
      <outfile xil_pn:name="Processor.lso"/>
      <outfile xil_pn:name="Processor.ngc"/>
      <outfile xil_pn:name="Processor.ngr"/>
      <outfile xil_pn:name="Processor.prj"/>
      <outfile xil_pn:name="Processor.stx"/>
      <outfile xil_pn:name="Processor.syr"/>
      <outfile xil_pn:name="Processor.xst"/>
      <outfile xil_pn:name="Processor_TB_1_bencher.prj"/>
      <outfile xil_pn:name="Processor_TB_WF_bencher.prj"/>
      <outfile xil_pn:name="Processor_TB_bencher.prj"/>
      <outfile xil_pn:name="Processor_vhdl.prj"/>
      <outfile xil_pn:name="Processor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1401750532" xil_pn:in_ck="8572646839412465657" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119237499422775646" xil_pn:start_ts="1401750532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401750545" xil_pn:in_ck="8657968719508993151" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2668629428418130241" xil_pn:start_ts="1401750532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Processor.bld"/>
      <outfile xil_pn:name="Processor.ngd"/>
      <outfile xil_pn:name="Processor_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1401750555" xil_pn:in_ck="8657968719508993152" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-3474464953364528526" xil_pn:start_ts="1401750545">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Processor.pcf"/>
      <outfile xil_pn:name="Processor_map.map"/>
      <outfile xil_pn:name="Processor_map.mrp"/>
      <outfile xil_pn:name="Processor_map.ngm"/>
      <outfile xil_pn:name="Processor_summary.xml"/>
      <outfile xil_pn:name="Processor_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
