\begin{tikzpicture}[auto,>=stealth,thick]

  % Outgoing queue
  \node[draw,rectangle,minimum width=0.6cm,minimum height=1.2cm] (outgoing) at (0.3,4) {};
  \draw (outgoing.south west)+(0,0.3) -- +(0.6,0.3);
  \draw (outgoing.south west)+(0,0.6) -- +(0.6,0.6);
  \draw (outgoing.south west)+(0,0.9) -- +(0.6,0.9);

  % Incoming reads
  \node[draw,rectangle,minimum width=0.6cm,minimum height=0.9cm,label=left:reads] (incoming_r) at (5.6,4.3) {};
  \draw (incoming_r.south west)+(0,0.3) -- +(0.6,0.3);
  \draw (incoming_r.south west)+(0,0.6) -- +(0.6,0.6);
  
  % Incoming writes
  \node[draw,rectangle,minimum width=0.6cm,minimum height=0.9cm,label=right:writes] (incoming_w) at (6.6,4.3) {};
  \draw (incoming_w.south west)+(0,0.3) -- +(0.6,0.3);
  \draw (incoming_w.south west)+(0,0.6) -- +(0.6,0.6);
  
  % The cache lines
  \node[draw,rectangle,minimum width=3cm,minimum height=1.5cm] (lines) at (3,3) {};
  \draw	(lines.south west)+(0,0.3) -- +(3,0.3);
  \draw	(lines.south west)+(0,0.6) -- +(3,0.6);
  \draw	(lines.south west)+(0,0.9) -- +(3,0.9);
  \draw	(lines.south west)+(0,1.2) -- +(3,1.2);
  \draw	(lines.south west)+(0.5,0) -- +(0.5,1.5);
  \draw	(lines.south west)+(1.5,0) -- +(1.5,1.5);
  
  % Processes
  \node[draw,circle,minimum size=0.5cm,inner sep=0cm] (p_out) [above of=outgoing, node distance=1.5cm] {\footnotesize P$_o$};
  \node[draw,circle,minimum size=0.5cm,inner sep=0cm] (p_inr) at (incoming_r.south |- lines.east) {\footnotesize P$_r$};
  \node[draw,circle,minimum size=0.5cm,inner sep=0cm] (p_inw) at (incoming_w.south |- lines.east) {\footnotesize P$_w$};
  
  \draw [->] (outgoing.north) -- (p_out.south);
  \draw [->] (incoming_r.south) -- (p_inr.north);
  \draw [->] (p_inr.west) -- (lines.east);
  \draw [->] (incoming_w.south) -- (p_inw.north);

  % Processor components
  \node[draw,rectangle] (memstage) [below of=outgoing, node distance=3cm] {MEM};
  \node[draw,rectangle] (threadtable) at (p_inw |- memstage) {TT};
  \node[draw,rectangle] (regfile) at (threadtable) [left=2cm,anchor=center] {RF};
  
  \draw [->] (memstage.north) -- (outgoing.south);
  \draw [->] (memstage.north) |- (lines.west);
  \draw [->] (p_inw) -- (threadtable);
  \draw (p_inr) -- (p_inr |- regfile);
  \draw [->] (p_inr |- regfile) -- (regfile);
  \draw [->] (p_inr |- regfile) -- (threadtable);
  
  % Cache container
  \node[draw,rectangle,very thick,minimum width=9cm,minimum height=4.25cm] (container) at (4,4) {};
  
  % Memory bus
  \node[minimum width=9cm, minimum height=0.75cm] (memorybus) at (container.north) [above=0.5cm] {Memory Bus};
    \draw[decoration={zigzag,segment length=0.25cm,amplitude=0.1cm}]
  	(memorybus.north east) decorate {-- (memorybus.south east)} --
  	(memorybus.south west) decorate {-- (memorybus.north west)} -- cycle;
  		
  \coordinate (ret_split) at ($0.5*(incoming_r.north)+0.5*(incoming_w.north)+(0,0.3)$);
  
  \node (completions) at (ret_split) [above right] {completions};
  
  \draw[->] (completions.north west) -| node[left]{data} (lines.north);
  
  \draw[->] (p_out.north) -- (p_out.north |- memorybus.south);
  \draw[<-] (incoming_r.north) |- (ret_split);
  \draw[<-] (incoming_w.north) |- (ret_split);
  \draw (ret_split) -- (ret_split |- memorybus.south);
\end{tikzpicture}