<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p420" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_420{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_420{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_420{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_420{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_420{left:142px;bottom:998px;letter-spacing:-0.18px;}
#t6_420{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_420{left:395px;bottom:998px;letter-spacing:-0.13px;}
#t8_420{left:482px;bottom:998px;letter-spacing:-0.13px;}
#t9_420{left:482px;bottom:976px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#ta_420{left:482px;bottom:955px;letter-spacing:-0.13px;}
#tb_420{left:81px;bottom:930px;letter-spacing:-0.16px;}
#tc_420{left:138px;bottom:930px;letter-spacing:-0.16px;}
#td_420{left:189px;bottom:930px;letter-spacing:-0.14px;}
#te_420{left:395px;bottom:930px;letter-spacing:-0.13px;}
#tf_420{left:482px;bottom:930px;letter-spacing:-0.12px;}
#tg_420{left:664px;bottom:930px;}
#th_420{left:668px;bottom:930px;letter-spacing:-0.13px;}
#ti_420{left:81px;bottom:906px;letter-spacing:-0.16px;}
#tj_420{left:138px;bottom:906px;letter-spacing:-0.16px;}
#tk_420{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tl_420{left:395px;bottom:906px;letter-spacing:-0.14px;}
#tm_420{left:482px;bottom:906px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tn_420{left:81px;bottom:881px;letter-spacing:-0.16px;}
#to_420{left:138px;bottom:881px;letter-spacing:-0.16px;}
#tp_420{left:189px;bottom:881px;letter-spacing:-0.14px;}
#tq_420{left:395px;bottom:881px;letter-spacing:-0.14px;}
#tr_420{left:482px;bottom:881px;letter-spacing:-0.12px;}
#ts_420{left:482px;bottom:860px;letter-spacing:-0.12px;}
#tt_420{left:482px;bottom:843px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tu_420{left:482px;bottom:826px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tv_420{left:482px;bottom:810px;letter-spacing:-0.11px;}
#tw_420{left:482px;bottom:793px;letter-spacing:-0.11px;}
#tx_420{left:81px;bottom:768px;letter-spacing:-0.16px;}
#ty_420{left:138px;bottom:768px;letter-spacing:-0.16px;}
#tz_420{left:189px;bottom:768px;letter-spacing:-0.14px;}
#t10_420{left:395px;bottom:768px;letter-spacing:-0.13px;}
#t11_420{left:482px;bottom:768px;letter-spacing:-0.11px;}
#t12_420{left:664px;bottom:768px;}
#t13_420{left:668px;bottom:768px;letter-spacing:-0.13px;}
#t14_420{left:81px;bottom:744px;letter-spacing:-0.16px;}
#t15_420{left:138px;bottom:744px;letter-spacing:-0.16px;}
#t16_420{left:189px;bottom:744px;letter-spacing:-0.14px;}
#t17_420{left:395px;bottom:744px;letter-spacing:-0.14px;}
#t18_420{left:482px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_420{left:81px;bottom:719px;letter-spacing:-0.16px;}
#t1a_420{left:138px;bottom:719px;letter-spacing:-0.16px;}
#t1b_420{left:189px;bottom:719px;letter-spacing:-0.14px;}
#t1c_420{left:395px;bottom:719px;letter-spacing:-0.14px;}
#t1d_420{left:482px;bottom:719px;letter-spacing:-0.12px;}
#t1e_420{left:482px;bottom:698px;letter-spacing:-0.12px;}
#t1f_420{left:482px;bottom:681px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1g_420{left:482px;bottom:664px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t1h_420{left:482px;bottom:648px;letter-spacing:-0.11px;}
#t1i_420{left:482px;bottom:631px;letter-spacing:-0.11px;}
#t1j_420{left:81px;bottom:606px;letter-spacing:-0.16px;}
#t1k_420{left:138px;bottom:606px;letter-spacing:-0.16px;}
#t1l_420{left:189px;bottom:606px;letter-spacing:-0.14px;}
#t1m_420{left:395px;bottom:606px;letter-spacing:-0.13px;}
#t1n_420{left:482px;bottom:606px;letter-spacing:-0.11px;}
#t1o_420{left:664px;bottom:606px;}
#t1p_420{left:668px;bottom:606px;letter-spacing:-0.13px;}
#t1q_420{left:81px;bottom:582px;letter-spacing:-0.16px;}
#t1r_420{left:138px;bottom:582px;letter-spacing:-0.16px;}
#t1s_420{left:189px;bottom:582px;letter-spacing:-0.14px;}
#t1t_420{left:395px;bottom:582px;letter-spacing:-0.14px;}
#t1u_420{left:482px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_420{left:81px;bottom:558px;letter-spacing:-0.14px;}
#t1w_420{left:138px;bottom:558px;letter-spacing:-0.16px;}
#t1x_420{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t1y_420{left:395px;bottom:558px;letter-spacing:-0.14px;}
#t1z_420{left:482px;bottom:558px;letter-spacing:-0.12px;}
#t20_420{left:482px;bottom:536px;letter-spacing:-0.12px;}
#t21_420{left:482px;bottom:519px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t22_420{left:482px;bottom:503px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t23_420{left:482px;bottom:486px;letter-spacing:-0.11px;}
#t24_420{left:482px;bottom:469px;letter-spacing:-0.11px;}
#t25_420{left:81px;bottom:444px;letter-spacing:-0.16px;}
#t26_420{left:138px;bottom:444px;letter-spacing:-0.16px;}
#t27_420{left:189px;bottom:444px;letter-spacing:-0.15px;}
#t28_420{left:395px;bottom:444px;letter-spacing:-0.13px;}
#t29_420{left:482px;bottom:444px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2a_420{left:664px;bottom:444px;}
#t2b_420{left:668px;bottom:444px;letter-spacing:-0.13px;}
#t2c_420{left:81px;bottom:420px;letter-spacing:-0.17px;}
#t2d_420{left:138px;bottom:420px;letter-spacing:-0.16px;}
#t2e_420{left:189px;bottom:420px;letter-spacing:-0.15px;}
#t2f_420{left:395px;bottom:420px;letter-spacing:-0.13px;}
#t2g_420{left:482px;bottom:420px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_420{left:81px;bottom:396px;letter-spacing:-0.15px;}
#t2i_420{left:138px;bottom:396px;letter-spacing:-0.16px;}
#t2j_420{left:189px;bottom:396px;letter-spacing:-0.15px;}
#t2k_420{left:395px;bottom:396px;letter-spacing:-0.13px;}
#t2l_420{left:482px;bottom:396px;letter-spacing:-0.12px;}
#t2m_420{left:482px;bottom:374px;letter-spacing:-0.12px;}
#t2n_420{left:482px;bottom:357px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2o_420{left:482px;bottom:341px;letter-spacing:-0.12px;word-spacing:-0.24px;}
#t2p_420{left:482px;bottom:324px;letter-spacing:-0.11px;}
#t2q_420{left:482px;bottom:307px;letter-spacing:-0.11px;}
#t2r_420{left:81px;bottom:283px;letter-spacing:-0.16px;}
#t2s_420{left:138px;bottom:283px;letter-spacing:-0.16px;}
#t2t_420{left:189px;bottom:283px;letter-spacing:-0.14px;}
#t2u_420{left:482px;bottom:283px;letter-spacing:-0.11px;}
#t2v_420{left:664px;bottom:282px;}
#t2w_420{left:668px;bottom:283px;letter-spacing:-0.13px;}
#t2x_420{left:81px;bottom:258px;letter-spacing:-0.16px;}
#t2y_420{left:138px;bottom:258px;letter-spacing:-0.16px;}
#t2z_420{left:189px;bottom:258px;letter-spacing:-0.14px;}
#t30_420{left:482px;bottom:258px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t31_420{left:81px;bottom:234px;letter-spacing:-0.16px;}
#t32_420{left:138px;bottom:234px;letter-spacing:-0.16px;}
#t33_420{left:189px;bottom:234px;letter-spacing:-0.15px;}
#t34_420{left:395px;bottom:234px;letter-spacing:-0.14px;}
#t35_420{left:482px;bottom:234px;letter-spacing:-0.12px;}
#t36_420{left:482px;bottom:212px;letter-spacing:-0.12px;}
#t37_420{left:482px;bottom:195px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t38_420{left:482px;bottom:179px;letter-spacing:-0.12px;word-spacing:-0.24px;}
#t39_420{left:482px;bottom:162px;letter-spacing:-0.11px;}
#t3a_420{left:482px;bottom:145px;letter-spacing:-0.11px;}
#t3b_420{left:91px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t3c_420{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t3d_420{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3e_420{left:101px;bottom:1046px;letter-spacing:-0.12px;}
#t3f_420{left:240px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t3g_420{left:408px;bottom:1063px;letter-spacing:-0.13px;}
#t3h_420{left:410px;bottom:1046px;letter-spacing:-0.13px;}
#t3i_420{left:617px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t3j_420{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3k_420{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_420{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_420{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_420{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_420{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_420{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_420{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts420" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg420Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg420" style="-webkit-user-select: none;"><object width="935" height="1210" data="420/420.svg" type="image/svg+xml" id="pdf420" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_420" class="t s1_420">2-404 </span><span id="t2_420" class="t s1_420">Vol. 4 </span>
<span id="t3_420" class="t s2_420">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_420" class="t s3_420">2FFH </span><span id="t5_420" class="t s3_420">767 </span><span id="t6_420" class="t s3_420">IA32_MTRR_DEF_TYPE </span><span id="t7_420" class="t s3_420">Unique </span><span id="t8_420" class="t s3_420">Default Memory Types (R/W) </span>
<span id="t9_420" class="t s3_420">See Table 2-2. </span>
<span id="ta_420" class="t s3_420">See Section 12.11.2.1, “IA32_MTRR_DEF_TYPE MSR.” </span>
<span id="tb_420" class="t s3_420">400H </span><span id="tc_420" class="t s3_420">1024 </span><span id="td_420" class="t s3_420">IA32_MC0_CTL </span><span id="te_420" class="t s3_420">Unique </span><span id="tf_420" class="t s3_420">See Section 16.3.2.1, “IA32_MC</span><span id="tg_420" class="t s4_420">i</span><span id="th_420" class="t s3_420">_CTL MSRs.” </span>
<span id="ti_420" class="t s3_420">401H </span><span id="tj_420" class="t s3_420">1025 </span><span id="tk_420" class="t s3_420">IA32_MC0_STATUS </span><span id="tl_420" class="t s3_420">Unique </span><span id="tm_420" class="t s3_420">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tn_420" class="t s3_420">402H </span><span id="to_420" class="t s3_420">1026 </span><span id="tp_420" class="t s3_420">IA32_MC0_ADDR </span><span id="tq_420" class="t s3_420">Unique </span><span id="tr_420" class="t s3_420">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="ts_420" class="t s3_420">The IA32_MC0_ADDR register is either not implemented or </span>
<span id="tt_420" class="t s3_420">contains no address if the ADDRV flag in the </span>
<span id="tu_420" class="t s3_420">IA32_MC0_STATUS register is clear. When not implemented in </span>
<span id="tv_420" class="t s3_420">the processor, all reads and writes to this MSR will cause a </span>
<span id="tw_420" class="t s3_420">general-protection exception. </span>
<span id="tx_420" class="t s3_420">404H </span><span id="ty_420" class="t s3_420">1028 </span><span id="tz_420" class="t s3_420">IA32_MC1_CTL </span><span id="t10_420" class="t s3_420">Unique </span><span id="t11_420" class="t s3_420">See Section 16.3.2.1, “IA32_MC</span><span id="t12_420" class="t s4_420">i</span><span id="t13_420" class="t s3_420">_CTL MSRs.” </span>
<span id="t14_420" class="t s3_420">405H </span><span id="t15_420" class="t s3_420">1029 </span><span id="t16_420" class="t s3_420">IA32_MC1_STATUS </span><span id="t17_420" class="t s3_420">Unique </span><span id="t18_420" class="t s3_420">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t19_420" class="t s3_420">406H </span><span id="t1a_420" class="t s3_420">1030 </span><span id="t1b_420" class="t s3_420">IA32_MC1_ADDR </span><span id="t1c_420" class="t s3_420">Unique </span><span id="t1d_420" class="t s3_420">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1e_420" class="t s3_420">The IA32_MC1_ADDR register is either not implemented or </span>
<span id="t1f_420" class="t s3_420">contains no address if the ADDRV flag in the </span>
<span id="t1g_420" class="t s3_420">IA32_MC1_STATUS register is clear. When not implemented in </span>
<span id="t1h_420" class="t s3_420">the processor, all reads and writes to this MSR will cause a </span>
<span id="t1i_420" class="t s3_420">general-protection exception. </span>
<span id="t1j_420" class="t s3_420">408H </span><span id="t1k_420" class="t s3_420">1032 </span><span id="t1l_420" class="t s3_420">IA32_MC2_CTL </span><span id="t1m_420" class="t s3_420">Unique </span><span id="t1n_420" class="t s3_420">See Section 16.3.2.1, “IA32_MC</span><span id="t1o_420" class="t s4_420">i</span><span id="t1p_420" class="t s3_420">_CTL MSRs.” </span>
<span id="t1q_420" class="t s3_420">409H </span><span id="t1r_420" class="t s3_420">1033 </span><span id="t1s_420" class="t s3_420">IA32_MC2_STATUS </span><span id="t1t_420" class="t s3_420">Unique </span><span id="t1u_420" class="t s3_420">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1v_420" class="t s3_420">40AH </span><span id="t1w_420" class="t s3_420">1034 </span><span id="t1x_420" class="t s3_420">IA32_MC2_ADDR </span><span id="t1y_420" class="t s3_420">Unique </span><span id="t1z_420" class="t s3_420">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t20_420" class="t s3_420">The IA32_MC2_ADDR register is either not implemented or </span>
<span id="t21_420" class="t s3_420">contains no address if the ADDRV flag in the </span>
<span id="t22_420" class="t s3_420">IA32_MC2_STATUS register is clear. When not implemented in </span>
<span id="t23_420" class="t s3_420">the processor, all reads and writes to this MSR will cause a </span>
<span id="t24_420" class="t s3_420">general-protection exception. </span>
<span id="t25_420" class="t s3_420">40CH </span><span id="t26_420" class="t s3_420">1036 </span><span id="t27_420" class="t s3_420">MSR_MC4_CTL </span><span id="t28_420" class="t s3_420">Unique </span><span id="t29_420" class="t s3_420">See Section 16.3.2.1, “IA32_MC</span><span id="t2a_420" class="t s4_420">i</span><span id="t2b_420" class="t s3_420">_CTL MSRs.” </span>
<span id="t2c_420" class="t s3_420">40DH </span><span id="t2d_420" class="t s3_420">1037 </span><span id="t2e_420" class="t s3_420">MSR_MC4_STATUS </span><span id="t2f_420" class="t s3_420">Unique </span><span id="t2g_420" class="t s3_420">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2h_420" class="t s3_420">40EH </span><span id="t2i_420" class="t s3_420">1038 </span><span id="t2j_420" class="t s3_420">MSR_MC4_ADDR </span><span id="t2k_420" class="t s3_420">Unique </span><span id="t2l_420" class="t s3_420">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2m_420" class="t s3_420">The MSR_MC4_ADDR register is either not implemented or </span>
<span id="t2n_420" class="t s3_420">contains no address if the ADDRV flag in the </span>
<span id="t2o_420" class="t s3_420">MSR_MC4_STATUS register is clear. When not implemented in </span>
<span id="t2p_420" class="t s3_420">the processor, all reads and writes to this MSR will cause a </span>
<span id="t2q_420" class="t s3_420">general-protection exception. </span>
<span id="t2r_420" class="t s3_420">410H </span><span id="t2s_420" class="t s3_420">1040 </span><span id="t2t_420" class="t s3_420">IA32_MC3_CTL </span><span id="t2u_420" class="t s3_420">See Section 16.3.2.1, “IA32_MC</span><span id="t2v_420" class="t s4_420">i</span><span id="t2w_420" class="t s3_420">_CTL MSRs.” </span>
<span id="t2x_420" class="t s3_420">411H </span><span id="t2y_420" class="t s3_420">1041 </span><span id="t2z_420" class="t s3_420">IA32_MC3_STATUS </span><span id="t30_420" class="t s3_420">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t31_420" class="t s3_420">412H </span><span id="t32_420" class="t s3_420">1042 </span><span id="t33_420" class="t s3_420">MSR_MC3_ADDR </span><span id="t34_420" class="t s3_420">Unique </span><span id="t35_420" class="t s3_420">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t36_420" class="t s3_420">The MSR_MC3_ADDR register is either not implemented or </span>
<span id="t37_420" class="t s3_420">contains no address if the ADDRV flag in the </span>
<span id="t38_420" class="t s3_420">MSR_MC3_STATUS register is clear. When not implemented in </span>
<span id="t39_420" class="t s3_420">the processor, all reads and writes to this MSR will cause a </span>
<span id="t3a_420" class="t s3_420">general-protection exception. </span>
<span id="t3b_420" class="t s5_420">Table 2-58. </span><span id="t3c_420" class="t s5_420">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t3d_420" class="t s6_420">Register </span>
<span id="t3e_420" class="t s6_420">Address </span><span id="t3f_420" class="t s6_420">Register Name </span>
<span id="t3g_420" class="t s6_420">Shared/ </span>
<span id="t3h_420" class="t s6_420">Unique </span><span id="t3i_420" class="t s6_420">Bit Description </span>
<span id="t3j_420" class="t s6_420">Hex </span><span id="t3k_420" class="t s6_420">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
