#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d3633b34d60 .scope module, "tb_cpu" "tb_cpu" 2 2;
 .timescale 0 0;
P_0x5d3633b34ef0 .param/l "CLK_PERIOD" 1 2 11, +C4<00000000000000000000000000001010>;
v0x5d3633b72890_0 .var "clk", 0 0;
v0x5d3633b72930_0 .var "rst", 0 0;
S_0x5d3633b34f90 .scope module, "u_cpu" "cpu" 2 6, 3 9 0, S_0x5d3633b34d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "halt_out";
v0x5d3633b71800_0 .net "acc_data", 7 0, v0x5d3633b50120_0;  1 drivers
v0x5d3633b718e0_0 .net "address", 4 0, v0x5d3633b6ec60_0;  1 drivers
v0x5d3633b719f0_0 .net "clk", 0 0, v0x5d3633b72890_0;  1 drivers
RS_0x7fd4152897f8 .resolv tri, L_0x5d3633b73910, L_0x5d3633b739b0;
v0x5d3633b71a90_0 .net8 "data_bus", 7 0, RS_0x7fd4152897f8;  2 drivers
v0x5d3633b71b30_0 .net "data_e", 0 0, v0x5d3633b6d830_0;  1 drivers
v0x5d3633b71c20_0 .net "halt_out", 0 0, v0x5d3633b6d8d0_0;  1 drivers
v0x5d3633b71cc0_0 .net "inc_pc", 0 0, v0x5d3633b6d9a0_0;  1 drivers
v0x5d3633b71db0_0 .net "is_zero", 0 0, L_0x5d3633b735d0;  1 drivers
v0x5d3633b71ea0_0 .net "ld_ac", 0 0, v0x5d3633b6db70_0;  1 drivers
v0x5d3633b71f40_0 .net "ld_ir", 0 0, v0x5d3633b6dc10_0;  1 drivers
v0x5d3633b72030_0 .net "ld_pc", 0 0, v0x5d3633b6dcb0_0;  1 drivers
v0x5d3633b72120_0 .net "mux_addr", 4 0, L_0x5d3633b736d0;  1 drivers
v0x5d3633b721c0_0 .net "opcode", 2 0, v0x5d3633b6efa0_0;  1 drivers
v0x5d3633b72280_0 .net "pc", 4 0, v0x5d3633b70310_0;  1 drivers
v0x5d3633b72390_0 .net "rd", 0 0, v0x5d3633b6de50_0;  1 drivers
v0x5d3633b72480_0 .net "result", 7 0, L_0x5d3633b733f0;  1 drivers
v0x5d3633b72590_0 .net "rst", 0 0, v0x5d3633b72930_0;  1 drivers
v0x5d3633b72630_0 .net "sel", 0 0, v0x5d3633b6dfe0_0;  1 drivers
v0x5d3633b72720_0 .net "wr", 0 0, v0x5d3633b6e150_0;  1 drivers
S_0x5d3633b32320 .scope module, "accumulator" "acc" 3 60, 4 1 0, S_0x5d3633b34f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ld_ac";
    .port_info 3 /INPUT 8 "result";
    .port_info 4 /OUTPUT 8 "acc_data";
v0x5d3633b50120_0 .var "acc_data", 7 0;
v0x5d3633b484b0_0 .net "clk", 0 0, v0x5d3633b72890_0;  alias, 1 drivers
v0x5d3633b48550_0 .net "ld_ac", 0 0, v0x5d3633b6db70_0;  alias, 1 drivers
v0x5d3633b46a30_0 .net "result", 7 0, L_0x5d3633b733f0;  alias, 1 drivers
v0x5d3633b46ad0_0 .net "rst", 0 0, v0x5d3633b72930_0;  alias, 1 drivers
E_0x5d3633b30c50 .event posedge, v0x5d3633b46ad0_0, v0x5d3633b484b0_0;
S_0x5d3633b6c9b0 .scope module, "addr_mux" "address_mux" 3 76, 5 1 0, S_0x5d3633b34f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "pc";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /OUTPUT 5 "mux_addr";
v0x5d3633b4e1c0_0 .net "address", 4 0, v0x5d3633b6ec60_0;  alias, 1 drivers
v0x5d3633b50920_0 .net "mux_addr", 4 0, L_0x5d3633b736d0;  alias, 1 drivers
v0x5d3633b6cc30_0 .net "pc", 4 0, v0x5d3633b70310_0;  alias, 1 drivers
v0x5d3633b6ccf0_0 .net "sel", 0 0, v0x5d3633b6dfe0_0;  alias, 1 drivers
L_0x5d3633b736d0 .functor MUXZ 5, v0x5d3633b6ec60_0, v0x5d3633b70310_0, v0x5d3633b6dfe0_0, C4<>;
S_0x5d3633b6ce30 .scope module, "ctrl" "controller" 3 26, 6 1 0, S_0x5d3633b34f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /INPUT 1 "is_zero";
    .port_info 4 /OUTPUT 1 "sel";
    .port_info 5 /OUTPUT 1 "rd";
    .port_info 6 /OUTPUT 1 "ld_ir";
    .port_info 7 /OUTPUT 1 "halt";
    .port_info 8 /OUTPUT 1 "inc_pc";
    .port_info 9 /OUTPUT 1 "ld_ac";
    .port_info 10 /OUTPUT 1 "ld_pc";
    .port_info 11 /OUTPUT 1 "wr";
    .port_info 12 /OUTPUT 1 "data_e";
P_0x5d3633b6d010 .param/l "ALU_OP" 0 6 23, +C4<00000000000000000000000000000110>;
P_0x5d3633b6d050 .param/l "IDLE" 0 6 20, +C4<00000000000000000000000000000011>;
P_0x5d3633b6d090 .param/l "INST_ADDR" 0 6 17, +C4<00000000000000000000000000000000>;
P_0x5d3633b6d0d0 .param/l "INST_FETCH" 0 6 18, +C4<00000000000000000000000000000001>;
P_0x5d3633b6d110 .param/l "INST_LOAD" 0 6 19, +C4<00000000000000000000000000000010>;
P_0x5d3633b6d150 .param/l "OP_ADDR" 0 6 21, +C4<00000000000000000000000000000100>;
P_0x5d3633b6d190 .param/l "OP_FETCH" 0 6 22, +C4<00000000000000000000000000000101>;
P_0x5d3633b6d1d0 .param/l "STORE" 0 6 24, +C4<00000000000000000000000000000111>;
v0x5d3633b6d760_0 .net "clk", 0 0, v0x5d3633b72890_0;  alias, 1 drivers
v0x5d3633b6d830_0 .var "data_e", 0 0;
v0x5d3633b6d8d0_0 .var "halt", 0 0;
v0x5d3633b6d9a0_0 .var "inc_pc", 0 0;
v0x5d3633b6da60_0 .net "is_zero", 0 0, L_0x5d3633b735d0;  alias, 1 drivers
v0x5d3633b6db70_0 .var "ld_ac", 0 0;
v0x5d3633b6dc10_0 .var "ld_ir", 0 0;
v0x5d3633b6dcb0_0 .var "ld_pc", 0 0;
v0x5d3633b6dd70_0 .net "opcode", 2 0, v0x5d3633b6efa0_0;  alias, 1 drivers
v0x5d3633b6de50_0 .var "rd", 0 0;
v0x5d3633b6df10_0 .net "rst", 0 0, v0x5d3633b72930_0;  alias, 1 drivers
v0x5d3633b6dfe0_0 .var "sel", 0 0;
v0x5d3633b6e0b0_0 .var "state", 2 0;
v0x5d3633b6e150_0 .var "wr", 0 0;
S_0x5d3633b6e3b0 .scope module, "data_mux_u" "data_mux" 3 93, 7 47 0, S_0x5d3633b34f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_e";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x5d3633b6e570_0 .net "a", 7 0, v0x5d3633b50120_0;  alias, 1 drivers
o0x7fd4152897c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5d3633b6e680_0 .net "b", 7 0, o0x7fd4152897c8;  0 drivers
v0x5d3633b6e740_0 .net "data_e", 0 0, v0x5d3633b6d830_0;  alias, 1 drivers
v0x5d3633b6e840_0 .net8 "out", 7 0, RS_0x7fd4152897f8;  alias, 2 drivers
L_0x5d3633b739b0 .functor MUXZ 8, o0x7fd4152897c8, v0x5d3633b50120_0, v0x5d3633b6d830_0, C4<>;
S_0x5d3633b6e990 .scope module, "instruction_register" "ir" 3 51, 8 1 0, S_0x5d3633b34f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ld_ir";
    .port_info 3 /INPUT 8 "mem_out";
    .port_info 4 /OUTPUT 3 "opcode";
    .port_info 5 /OUTPUT 5 "address";
v0x5d3633b6ec60_0 .var "address", 4 0;
v0x5d3633b6ed40_0 .net "clk", 0 0, v0x5d3633b72890_0;  alias, 1 drivers
v0x5d3633b6ee30_0 .net "ld_ir", 0 0, v0x5d3633b6dc10_0;  alias, 1 drivers
v0x5d3633b6eed0_0 .net8 "mem_out", 7 0, RS_0x7fd4152897f8;  alias, 2 drivers
v0x5d3633b6efa0_0 .var "opcode", 2 0;
v0x5d3633b6f090_0 .net "rst", 0 0, v0x5d3633b72930_0;  alias, 1 drivers
S_0x5d3633b6f1e0 .scope module, "mem" "memory" 3 83, 7 1 0, S_0x5d3633b34f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 1 "wrt";
    .port_info 4 /INPUT 5 "mux_addr";
    .port_info 5 /INOUT 8 "data_bus";
L_0x5d3633b738a0 .functor AND 1, v0x5d3633b6de50_0, L_0x5d3633b73800, C4<1>, C4<1>;
v0x5d3633b6f460_0 .net *"_ivl_1", 0 0, L_0x5d3633b73800;  1 drivers
v0x5d3633b6f540_0 .net *"_ivl_3", 0 0, L_0x5d3633b738a0;  1 drivers
o0x7fd415289a68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5d3633b6f600_0 name=_ivl_4
v0x5d3633b6f6c0_0 .net "clk", 0 0, v0x5d3633b72890_0;  alias, 1 drivers
v0x5d3633b6f760_0 .net8 "data_bus", 7 0, RS_0x7fd4152897f8;  alias, 2 drivers
v0x5d3633b6f8c0_0 .var "mem_out", 7 0;
v0x5d3633b6f9a0 .array "memory", 31 0, 7 0;
v0x5d3633b6fa60_0 .net "mux_addr", 4 0, L_0x5d3633b736d0;  alias, 1 drivers
v0x5d3633b6fb20_0 .net "rd", 0 0, v0x5d3633b6de50_0;  alias, 1 drivers
v0x5d3633b6fbc0_0 .net "rst", 0 0, v0x5d3633b72930_0;  alias, 1 drivers
v0x5d3633b6fc60_0 .net "wrt", 0 0, v0x5d3633b6e150_0;  alias, 1 drivers
L_0x5d3633b73800 .reduce/nor v0x5d3633b6e150_0;
L_0x5d3633b73910 .functor MUXZ 8, o0x7fd415289a68, v0x5d3633b6f8c0_0, L_0x5d3633b738a0, C4<>;
S_0x5d3633b6fd90 .scope module, "program_counter" "pc" 3 42, 9 1 0, S_0x5d3633b34f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ld_pc";
    .port_info 3 /INPUT 1 "inc_pc";
    .port_info 4 /INPUT 5 "mux_addr";
    .port_info 5 /OUTPUT 5 "pc";
v0x5d3633b6ffc0_0 .net "clk", 0 0, v0x5d3633b72890_0;  alias, 1 drivers
v0x5d3633b70080_0 .net "inc_pc", 0 0, v0x5d3633b6d9a0_0;  alias, 1 drivers
v0x5d3633b70170_0 .net "ld_pc", 0 0, v0x5d3633b6dcb0_0;  alias, 1 drivers
v0x5d3633b70270_0 .net "mux_addr", 4 0, L_0x5d3633b736d0;  alias, 1 drivers
v0x5d3633b70310_0 .var "pc", 4 0;
v0x5d3633b70400_0 .net "rst", 0 0, v0x5d3633b72930_0;  alias, 1 drivers
S_0x5d3633b70500 .scope module, "u_alu" "alu" 3 68, 10 1 0, S_0x5d3633b34f90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 8 "acc_data";
    .port_info 2 /INPUT 8 "mem_out";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "is_zero";
L_0x5d3633b14ea0 .functor AND 8, v0x5d3633b50120_0, RS_0x7fd4152897f8, C4<11111111>, C4<11111111>;
L_0x5d3633b19cc0 .functor XOR 8, v0x5d3633b50120_0, RS_0x7fd4152897f8, C4<00000000>, C4<00000000>;
L_0x7fd415240018 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5d3633b70690_0 .net/2u *"_ivl_0", 2 0, L_0x7fd415240018;  1 drivers
v0x5d3633b70790_0 .net *"_ivl_10", 7 0, L_0x5d3633b14ea0;  1 drivers
L_0x7fd4152400a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5d3633b70870_0 .net/2u *"_ivl_12", 2 0, L_0x7fd4152400a8;  1 drivers
v0x5d3633b70960_0 .net *"_ivl_14", 0 0, L_0x5d3633b72c60;  1 drivers
v0x5d3633b70a20_0 .net *"_ivl_16", 7 0, L_0x5d3633b19cc0;  1 drivers
L_0x7fd4152400f0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5d3633b70b50_0 .net/2u *"_ivl_18", 2 0, L_0x7fd4152400f0;  1 drivers
v0x5d3633b70c30_0 .net *"_ivl_2", 0 0, L_0x5d3633b729f0;  1 drivers
v0x5d3633b70cf0_0 .net *"_ivl_20", 0 0, L_0x5d3633b72d50;  1 drivers
v0x5d3633b70db0_0 .net *"_ivl_22", 7 0, L_0x5d3633b72e40;  1 drivers
v0x5d3633b70e90_0 .net *"_ivl_24", 7 0, L_0x5d3633b73080;  1 drivers
v0x5d3633b70f70_0 .net *"_ivl_26", 7 0, L_0x5d3633b73210;  1 drivers
L_0x7fd415240138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5d3633b71050_0 .net/2u *"_ivl_30", 7 0, L_0x7fd415240138;  1 drivers
v0x5d3633b71130_0 .net *"_ivl_4", 7 0, L_0x5d3633b72a90;  1 drivers
L_0x7fd415240060 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5d3633b71210_0 .net/2u *"_ivl_6", 2 0, L_0x7fd415240060;  1 drivers
v0x5d3633b712f0_0 .net *"_ivl_8", 0 0, L_0x5d3633b72bc0;  1 drivers
v0x5d3633b713b0_0 .net "acc_data", 7 0, v0x5d3633b50120_0;  alias, 1 drivers
v0x5d3633b71470_0 .net "is_zero", 0 0, L_0x5d3633b735d0;  alias, 1 drivers
v0x5d3633b71510_0 .net8 "mem_out", 7 0, RS_0x7fd4152897f8;  alias, 2 drivers
v0x5d3633b715b0_0 .net "opcode", 2 0, v0x5d3633b6efa0_0;  alias, 1 drivers
v0x5d3633b716c0_0 .net "result", 7 0, L_0x5d3633b733f0;  alias, 1 drivers
L_0x5d3633b729f0 .cmp/eq 3, v0x5d3633b6efa0_0, L_0x7fd415240018;
L_0x5d3633b72a90 .arith/sum 8, v0x5d3633b50120_0, RS_0x7fd4152897f8;
L_0x5d3633b72bc0 .cmp/eq 3, v0x5d3633b6efa0_0, L_0x7fd415240060;
L_0x5d3633b72c60 .cmp/eq 3, v0x5d3633b6efa0_0, L_0x7fd4152400a8;
L_0x5d3633b72d50 .cmp/eq 3, v0x5d3633b6efa0_0, L_0x7fd4152400f0;
L_0x5d3633b72e40 .functor MUXZ 8, v0x5d3633b50120_0, RS_0x7fd4152897f8, L_0x5d3633b72d50, C4<>;
L_0x5d3633b73080 .functor MUXZ 8, L_0x5d3633b72e40, L_0x5d3633b19cc0, L_0x5d3633b72c60, C4<>;
L_0x5d3633b73210 .functor MUXZ 8, L_0x5d3633b73080, L_0x5d3633b14ea0, L_0x5d3633b72bc0, C4<>;
L_0x5d3633b733f0 .functor MUXZ 8, L_0x5d3633b73210, L_0x5d3633b72a90, L_0x5d3633b729f0, C4<>;
L_0x5d3633b735d0 .cmp/eq 8, L_0x5d3633b733f0, L_0x7fd415240138;
    .scope S_0x5d3633b6ce30;
T_0 ;
    %wait E_0x5d3633b30c50;
    %load/vec4 v0x5d3633b6df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6de50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6db70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6e150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5d3633b6e0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %load/vec4 v0x5d3633b6dfe0_0;
    %assign/vec4 v0x5d3633b6dfe0_0, 0;
    %load/vec4 v0x5d3633b6dc10_0;
    %assign/vec4 v0x5d3633b6dc10_0, 0;
    %load/vec4 v0x5d3633b6d9a0_0;
    %assign/vec4 v0x5d3633b6d9a0_0, 0;
    %load/vec4 v0x5d3633b6db70_0;
    %assign/vec4 v0x5d3633b6db70_0, 0;
    %load/vec4 v0x5d3633b6de50_0;
    %assign/vec4 v0x5d3633b6de50_0, 0;
    %load/vec4 v0x5d3633b6dcb0_0;
    %assign/vec4 v0x5d3633b6dcb0_0, 0;
    %load/vec4 v0x5d3633b6e150_0;
    %assign/vec4 v0x5d3633b6e150_0, 0;
    %load/vec4 v0x5d3633b6d830_0;
    %assign/vec4 v0x5d3633b6d830_0, 0;
    %load/vec4 v0x5d3633b6e0b0_0;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6dfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6de50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6db70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6e150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d830_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6dfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6de50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6db70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6e150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d830_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6dfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6de50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6db70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6e150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d830_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6dfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6de50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6db70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6e150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d830_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6de50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dc10_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6d8d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d3633b6d9a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
T_0.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6e150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d830_0, 0;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6e150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d830_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_0.15;
    %flag_get/vec4 4;
    %jmp/1 T_0.14, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.14;
    %assign/vec4 v0x5d3633b6de50_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dc10_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5d3633b6dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6e150_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5d3633b6d830_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_0.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_0.19;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_0.18;
    %flag_get/vec4 4;
    %jmp/1 T_0.17, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.17;
    %assign/vec4 v0x5d3633b6de50_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v0x5d3633b6da60_0;
    %and;
T_0.20;
    %assign/vec4 v0x5d3633b6d9a0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d3633b6d9a0_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_0.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_0.23;
    %jmp/1 T_0.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_0.22;
    %flag_get/vec4 4;
    %jmp/1 T_0.21, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.21;
    %assign/vec4 v0x5d3633b6db70_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_0.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_0.26;
    %jmp/1 T_0.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_0.25;
    %flag_get/vec4 4;
    %jmp/1 T_0.24, 4;
    %load/vec4 v0x5d3633b6dd70_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.24;
    %assign/vec4 v0x5d3633b6de50_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5d3633b6dcb0_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5d3633b6e150_0, 0;
    %load/vec4 v0x5d3633b6dd70_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5d3633b6d830_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5d3633b6e0b0_0, 0;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d3633b6fd90;
T_1 ;
    %wait E_0x5d3633b30c50;
    %load/vec4 v0x5d3633b70400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5d3633b70310_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5d3633b70170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5d3633b70270_0;
    %assign/vec4 v0x5d3633b70310_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5d3633b70080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5d3633b70310_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5d3633b70310_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5d3633b70310_0;
    %assign/vec4 v0x5d3633b70310_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d3633b6e990;
T_2 ;
    %wait E_0x5d3633b30c50;
    %load/vec4 v0x5d3633b6f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 5;
    %assign/vec4 v0x5d3633b6ec60_0, 0;
    %assign/vec4 v0x5d3633b6efa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5d3633b6ee30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5d3633b6eed0_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x5d3633b6efa0_0, 0;
    %load/vec4 v0x5d3633b6eed0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x5d3633b6ec60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5d3633b6efa0_0;
    %assign/vec4 v0x5d3633b6efa0_0, 0;
    %load/vec4 v0x5d3633b6ec60_0;
    %assign/vec4 v0x5d3633b6ec60_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d3633b32320;
T_3 ;
    %wait E_0x5d3633b30c50;
    %load/vec4 v0x5d3633b46ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d3633b50120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5d3633b48550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5d3633b46a30_0;
    %assign/vec4 v0x5d3633b50120_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5d3633b50120_0;
    %assign/vec4 v0x5d3633b50120_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5d3633b6f1e0;
T_4 ;
    %vpi_call 7 18 "$readmemb", "memory_init.bin", v0x5d3633b6f9a0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5d3633b6f1e0;
T_5 ;
    %delay 1000, 0;
    %vpi_call 7 23 "$display", "Memory[4] = %h", &A<v0x5d3633b6f9a0, 7> {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5d3633b6f1e0;
T_6 ;
    %wait E_0x5d3633b30c50;
    %load/vec4 v0x5d3633b6fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d3633b6f8c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5d3633b6fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5d3633b6f760_0;
    %load/vec4 v0x5d3633b6fa60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d3633b6f9a0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5d3633b6fb20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x5d3633b6fc60_0;
    %nor/r;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5d3633b6fa60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5d3633b6f9a0, 4;
    %assign/vec4 v0x5d3633b6f8c0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5d3633b6f8c0_0;
    %assign/vec4 v0x5d3633b6f8c0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d3633b34d60;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x5d3633b72890_0;
    %inv;
    %store/vec4 v0x5d3633b72890_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5d3633b34d60;
T_8 ;
    %vpi_call 2 15 "$dumpfile", "tb_cpu.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d3633b34d60 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5d3633b34d60;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d3633b72890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d3633b72930_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d3633b72930_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "./cpu.v";
    "./acc.v";
    "./address_mux.v";
    "./controller.v";
    "./memory.v";
    "./ir.v";
    "./pc.v";
    "./alu.v";
