#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb 22 05:12:15 2025
# Process ID         : 3079
# Current directory  : /home/mihir/Prism/hardware
# Command line       : vivado fpga_design/
# Log file           : /home/mihir/Prism/hardware/vivado.log
# Journal file       : /home/mihir/Prism/hardware/vivado.jou
# Running On         : engineering-laptop
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 3900.931 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16486 MB
# Swap memory        : 18135 MB
# Total Virtual      : 34621 MB
# Available Virtual  : 33229 MB
#-----------------------------------------------------------
start_gui
open_project /home/mihir/EE2801/fixed-point/fixed-point.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/mihir/Prism/hardware/fpga_design/fpga_design.xpr
file mkdir /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new
close [ open /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v w ]
add_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v
update_compile_order -fileset sources_1
close [ open /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/RegisterFIle.mem w ]
add_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/RegisterFIle.mem
close [ open /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v w ]
add_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v] -no_script -reset -force -quiet
remove_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/threads.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top registerFile [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property part xc7z020clg400-3 [current_project]
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_clock -period 3.000 -name clk -waveform {0.000 1.500} [get_ports clk]
set_clock_uncertainty -from [get_clocks  "*"] -to [get_clocks  "*"] 0.600
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_clock -period 3.000 -name clk -waveform {0.000 1.500} [get_ports clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_clock_uncertainty 1.000 [get_pins clk_IBUF_inst/I]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_clock -period 2.000 -name dfgh -waveform {0.000 1.000} [get_ports clk]
set_clock_uncertainty 0.600 [get_pins [list clk_IBUF_inst/I clk_IBUF_inst/O clk_IBUF_BUFG_inst/O clk_IBUF_BUFG_inst/I ]]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
