\BOOKMARK [0][-]{init.0}{Front Page}{}% 1
\BOOKMARK [0][-]{chapter*.1}{Resumo}{}% 2
\BOOKMARK [0][-]{chapter*.2}{Abstract}{}% 3
\BOOKMARK [0][-]{chapter*.3}{Acknowledgements}{}% 4
\BOOKMARK [0][-]{contents.0}{Table of Contents}{}% 5
\BOOKMARK [0][-]{figures.0}{List of Figures}{}% 6
\BOOKMARK [0][-]{chapter.1}{1 Introduction}{}% 7
\BOOKMARK [1][-]{section.1.1}{1.1 Background}{chapter.1}% 8
\BOOKMARK [1][-]{section.1.2}{1.2 Motivation}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.3}{1.3 Objectives}{chapter.1}% 10
\BOOKMARK [1][-]{section.1.4}{1.4 People Involved}{chapter.1}% 11
\BOOKMARK [1][-]{section.1.5}{1.5 Overview of the Document}{chapter.1}% 12
\BOOKMARK [0][-]{chapter.2}{2 Problem Characterization}{}% 13
\BOOKMARK [1][-]{section.2.1}{2.1 Theoretical Background}{chapter.2}% 14
\BOOKMARK [2][-]{subsection.2.1.1}{2.1.1 Basic Concepts of Machine Learning}{section.2.1}% 15
\BOOKMARK [2][-]{subsection.2.1.2}{2.1.2 Artificial Neural Networks}{section.2.1}% 16
\BOOKMARK [2][-]{subsection.2.1.3}{2.1.3 Recurrent Neural Networks}{section.2.1}% 17
\BOOKMARK [2][-]{subsection.2.1.4}{2.1.4 Long Short-Term Memory Networks}{section.2.1}% 18
\BOOKMARK [0][-]{chapter.3}{3 State of the Art}{}% 19
\BOOKMARK [1][-]{section.3.1}{3.1 LSTM Applications \(non-FPGA related\)}{chapter.3}% 20
\BOOKMARK [1][-]{section.3.2}{3.2 Hardware Implementations of LSTM}{chapter.3}% 21
\BOOKMARK [1][-]{section.3.3}{3.3 Training Algorithms and Implementation}{chapter.3}% 22
\BOOKMARK [1][-]{section.3.4}{3.4 Final Overview}{chapter.3}% 23
\BOOKMARK [0][-]{chapter.4}{4 Proposed Architecture}{}% 24
\BOOKMARK [1][-]{section.4.1}{4.1 Constituent Modules}{chapter.4}% 25
\BOOKMARK [2][-]{subsection.4.1.1}{4.1.1 Finite-precision representation system}{section.4.1}% 26
\BOOKMARK [2][-]{subsection.4.1.2}{4.1.2 Activation Function Calculator}{section.4.1}% 27
\BOOKMARK [2][-]{subsection.4.1.3}{4.1.3 Matrix-vector Dot Product Unit}{section.4.1}% 28
\BOOKMARK [2][-]{subsection.4.1.4}{4.1.4 Dual-port weight RAM}{section.4.1}% 29
\BOOKMARK [2][-]{subsection.4.1.5}{4.1.5 Gate Module}{section.4.1}% 30
\BOOKMARK [1][-]{section.4.2}{4.2 Hardware LSTM Network \205 Forward Propagation}{chapter.4}% 31
\BOOKMARK [2][-]{subsection.4.2.1}{4.2.1 Network Structure}{section.4.2}% 32
\BOOKMARK [1][-]{section.4.3}{4.3 Hardware LSTM Network \205 SPSA Training}{chapter.4}% 33
\BOOKMARK [2][-]{subsection.4.3.1}{4.3.1 Pseudo-random Number Generator}{section.4.3}% 34
\BOOKMARK [2][-]{subsection.4.3.2}{4.3.2 Training Algorithm Circuit}{section.4.3}% 35
\BOOKMARK [0][-]{chapter.5}{5 Results}{}% 36
\BOOKMARK [1][-]{section.5.1}{5.1 Synthesis}{chapter.5}% 37
\BOOKMARK [2][-]{subsection.5.1.1}{5.1.1 Maximum Frequency}{section.5.1}% 38
\BOOKMARK [2][-]{subsection.5.1.2}{5.1.2 DSP Slices Usage}{section.5.1}% 39
\BOOKMARK [2][-]{subsection.5.1.3}{5.1.3 Power Consumption}{section.5.1}% 40
\BOOKMARK [2][-]{subsection.5.1.4}{5.1.4 Other Resources Usage}{section.5.1}% 41
\BOOKMARK [1][-]{section.5.2}{5.2 Validation and Comparison}{chapter.5}% 42
\BOOKMARK [2][-]{subsection.5.2.1}{5.2.1 Reference Python Module}{section.5.2}% 43
\BOOKMARK [2][-]{subsection.5.2.2}{5.2.2 Methodology}{section.5.2}% 44
\BOOKMARK [2][-]{subsection.5.2.3}{5.2.3 Performance}{section.5.2}% 45
\BOOKMARK [0][-]{chapter.6}{6 Conclusion}{}% 46
\BOOKMARK [0][-]{appendix.A}{A Remez Algorithm Implementation}{}% 47
\BOOKMARK [0][-]{appendix.B}{B LSTM Layer Implementation}{}% 48
\BOOKMARK [0][-]{appendix.C}{C LSTM Layer Testbench}{}% 49
\BOOKMARK [0][-]{appendix.D}{D Verification script for the Verilog simulation of the network}{}% 50
\BOOKMARK [0][-]{appendix.E}{E Transcript from a successful simulation of the Hardware Network}{}% 51
\BOOKMARK [0][-]{section*.31}{References}{}% 52
