Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 6f81daeaa87a48c3b2a348da04e49e0a --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L secureip --snapshot ov7670_top_behav xil_defaultlib.ov7670_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture behavioral of entity xil_defaultlib.vga [vga_default]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture blk_mem_gen_0_arch of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ov7670_capture [ov7670_capture_default]
Compiling architecture behavioral of entity xil_defaultlib.i2c_sender [i2c_sender_default]
Compiling architecture behavioral of entity xil_defaultlib.ov7670_registers [ov7670_registers_default]
Compiling architecture behavioral of entity xil_defaultlib.ov7670_controller [ov7670_controller_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture ibufg_v of entity unisim.IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV("OPTIMIZED",10.0,0.0...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture xilinx of entity xil_defaultlib.clocking [clocking_default]
Compiling architecture behavioral of entity xil_defaultlib.ov7670_top
Built simulation snapshot ov7670_top_behav
