

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'
================================================================
* Date:           Sat Jun  1 06:31:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   819216|   819216|  8.192 ms|  8.192 ms|  819216|  819216|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7  |   819214|   819214|        19|          4|          1|  204800|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     555|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     153|    -|
|Register         |        -|     -|     549|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     549|     804|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_6ns_6ns_11_4_1_U100  |mac_muladd_6ns_6ns_6ns_11_4_1  |  i0 + i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln195_1_fu_301_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln195_fu_245_p2       |         +|   0|  0|  25|          18|           1|
    |add_ln197_1_fu_608_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln197_fu_315_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln200_1_fu_596_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln200_fu_367_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln202_fu_530_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln203_1_fu_513_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln203_2_fu_487_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln203_4_fu_497_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln203_5_fu_503_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln203_6_fu_524_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln203_fu_477_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln205_1_fu_548_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln205_fu_558_p2       |         +|   0|  0|  18|          11|          11|
    |arrayidx51_sum_fu_648_p2  |         +|   0|  0|  21|          14|          14|
    |and_ln195_1_fu_295_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln195_fu_347_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln197_fu_353_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln205_fu_703_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln195_fu_239_p2      |      icmp|   0|  0|  25|          18|          17|
    |icmp_ln197_fu_263_p2      |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln200_1_fu_542_p2    |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln200_fu_289_p2      |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln202_1_fu_536_p2    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln202_fu_283_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln205_1_fu_691_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln205_fu_685_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln197_1_fu_341_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln197_fu_321_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln198_1_fu_379_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln198_fu_373_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln205_fu_697_p2        |        or|   0|  0|   2|           1|           1|
    |OutConv7_d0               |    select|   0|  0|  32|           1|           1|
    |select_ln195_1_fu_307_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln195_fu_269_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln197_1_fu_637_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln197_2_fu_359_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln197_3_fu_613_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln197_fu_327_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln198_fu_385_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln200_1_fu_601_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln200_fu_393_p3    |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_fu_277_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln197_fu_335_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 555|         271|         202|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |grp_fu_177_p0             |  14|          3|   32|         96|
    |grp_fu_177_p1             |  14|          3|   32|         96|
    |indvar_flatten196_fu_106  |   9|          2|    9|         18|
    |indvar_flatten211_fu_114  |   9|          2|   14|         28|
    |indvar_flatten235_fu_122  |   9|          2|   18|         36|
    |j_fu_98                   |   9|          2|    3|          6|
    |k_fu_102                  |   9|          2|    6|         12|
    |n_fu_118                  |   9|          2|    6|         12|
    |s_130_fu_94               |   9|          2|   32|         64|
    |y_fu_110                  |   9|          2|    6|         12|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 153|         33|  162|        391|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |OutPadConv7_load_reg_859              |  32|   0|   32|          0|
    |Weights_load_88_reg_844               |  32|   0|   32|          0|
    |Weights_load_reg_884                  |  32|   0|   32|          0|
    |add28_i7_reg_899                      |  32|   0|   32|          0|
    |add_ln203_6_reg_826                   |   6|   0|    6|          0|
    |add_ln205_reg_839                     |  11|   0|   11|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |icmp_ln195_reg_796                    |   1|   0|    1|          0|
    |icmp_ln197_reg_800                    |   1|   0|    1|          0|
    |icmp_ln200_1_reg_835                  |   1|   0|    1|          0|
    |icmp_ln202_1_reg_831                  |   1|   0|    1|          0|
    |indvar_flatten196_fu_106              |   9|   0|    9|          0|
    |indvar_flatten196_load_reg_786        |   9|   0|    9|          0|
    |indvar_flatten211_fu_114              |  14|   0|   14|          0|
    |indvar_flatten211_load_reg_791        |  14|   0|   14|          0|
    |indvar_flatten235_fu_122              |  18|   0|   18|          0|
    |j_fu_98                               |   3|   0|    3|          0|
    |k_fu_102                              |   6|   0|    6|          0|
    |mul21_i7_reg_869                      |  32|   0|   32|          0|
    |n_fu_118                              |   6|   0|    6|          0|
    |or_ln197_reg_810                      |   1|   0|    1|          0|
    |or_ln197_reg_810_pp0_iter1_reg        |   1|   0|    1|          0|
    |s_130_fu_94                           |  32|   0|   32|          0|
    |s_reg_889                             |  32|   0|   32|          0|
    |select_ln195_1_reg_805                |   6|   0|    6|          0|
    |select_ln195_1_reg_805_pp0_iter1_reg  |   6|   0|    6|          0|
    |y_fu_110                              |   6|   0|    6|          0|
    |add_ln205_reg_839                     |  64|  32|   11|          0|
    |icmp_ln200_1_reg_835                  |  64|  32|    1|          0|
    |icmp_ln202_1_reg_831                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 549|  96|  370|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1453_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1453_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1453_p_opcode  |  out|    2|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1453_p_dout0   |   in|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1453_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1461_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1461_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1461_p_dout0   |   in|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1461_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1469_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1469_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1469_p_opcode  |  out|    5|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1469_p_dout0   |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|grp_fu_1469_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7|  return value|
|Weights_address0      |  out|   14|   ap_memory|                                                                  Weights|         array|
|Weights_ce0           |  out|    1|   ap_memory|                                                                  Weights|         array|
|Weights_q0            |   in|   32|   ap_memory|                                                                  Weights|         array|
|Weights_address1      |  out|   14|   ap_memory|                                                                  Weights|         array|
|Weights_ce1           |  out|    1|   ap_memory|                                                                  Weights|         array|
|Weights_q1            |   in|   32|   ap_memory|                                                                  Weights|         array|
|OutPadConv7_address0  |  out|   11|   ap_memory|                                                              OutPadConv7|         array|
|OutPadConv7_ce0       |  out|    1|   ap_memory|                                                              OutPadConv7|         array|
|OutPadConv7_q0        |   in|   32|   ap_memory|                                                              OutPadConv7|         array|
|OutConv7_address0     |  out|   11|   ap_memory|                                                                 OutConv7|         array|
|OutConv7_ce0          |  out|    1|   ap_memory|                                                                 OutConv7|         array|
|OutConv7_we0          |  out|    1|   ap_memory|                                                                 OutConv7|         array|
|OutConv7_d0           |  out|   32|   ap_memory|                                                                 OutConv7|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%s_130 = alloca i32 1" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 22 'alloca' 's_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 24 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten196 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 26 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten211 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 28 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten235 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten235"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln195 = store i6 0, i6 %n" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 32 'store' 'store_ln195' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten211"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln197 = store i6 0, i6 %y" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 34 'store' 'store_ln197' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten196"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln200 = store i6 0, i6 %k" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 36 'store' 'store_ln200' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln202 = store i3 0, i3 %j" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 37 'store' 'store_ln202' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln198 = store i32 0, i32 %s_130" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 38 'store' 'store_ln198' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i342"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten196_load = load i9 %indvar_flatten196" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 40 'load' 'indvar_flatten196_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten211_load = load i14 %indvar_flatten211" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 41 'load' 'indvar_flatten211_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten235_load = load i18 %indvar_flatten235" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 42 'load' 'indvar_flatten235_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.87ns)   --->   "%icmp_ln195 = icmp_eq  i18 %indvar_flatten235_load, i18 204800" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 43 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.87ns)   --->   "%add_ln195 = add i18 %indvar_flatten235_load, i18 1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 44 'add' 'add_ln195' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %for.inc44.i358, void %VITIS_LOOP_77_1.i.preheader.exitStub" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 45 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 47 'load' 'k_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 48 'load' 'y_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%n_load = load i6 %n" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 49 'load' 'n_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.83ns)   --->   "%icmp_ln197 = icmp_eq  i14 %indvar_flatten211_load, i14 6400" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 50 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%select_ln195 = select i1 %icmp_ln197, i6 0, i6 %y_load" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 51 'select' 'select_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.28ns)   --->   "%xor_ln195 = xor i1 %icmp_ln197, i1 1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 52 'xor' 'xor_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%icmp_ln202 = icmp_eq  i3 %j_load, i3 5" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 53 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.77ns)   --->   "%icmp_ln200 = icmp_eq  i9 %indvar_flatten196_load, i9 160" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 54 'icmp' 'icmp_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns)   --->   "%and_ln195_1 = and i1 %icmp_ln200, i1 %xor_ln195" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 55 'and' 'and_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln195_1 = add i6 %n_load, i6 1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 56 'add' 'add_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%select_ln195_1 = select i1 %icmp_ln197, i6 %add_ln195_1, i6 %n_load" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 57 'select' 'select_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln197 = add i6 %select_ln195, i6 1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 58 'add' 'add_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns)   --->   "%or_ln197 = or i1 %and_ln195_1, i1 %icmp_ln197" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 59 'or' 'or_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%select_ln197 = select i1 %or_ln197, i6 0, i6 %k_load" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 60 'select' 'select_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln197)   --->   "%xor_ln197 = xor i1 %icmp_ln200, i1 1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 61 'xor' 'xor_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln197)   --->   "%or_ln197_1 = or i1 %icmp_ln197, i1 %xor_ln197" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 62 'or' 'or_ln197_1' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln197)   --->   "%and_ln195 = and i1 %xor_ln195, i1 %icmp_ln202" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 63 'and' 'and_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln197 = and i1 %and_ln195, i1 %or_ln197_1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 64 'and' 'and_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%select_ln197_2 = select i1 %and_ln195_1, i6 %add_ln197, i6 %select_ln195" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 65 'select' 'select_ln197_2' <Predicate = (!icmp_ln195)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln200 = add i6 %select_ln197, i6 1" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 66 'add' 'add_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln198)   --->   "%or_ln198 = or i1 %and_ln197, i1 %and_ln195_1" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 67 'or' 'or_ln198' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln198)   --->   "%or_ln198_1 = or i1 %or_ln198, i1 %icmp_ln197" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 68 'or' 'or_ln198_1' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln198 = select i1 %or_ln198_1, i3 0, i3 %j_load" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 69 'select' 'select_ln198' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%select_ln200 = select i1 %and_ln197, i6 %add_ln200, i6 %select_ln197" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 70 'select' 'select_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln195_1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 71 'trunc' 'empty' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty, i7 0" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 72 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl55_cast = zext i12 %p_shl" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 73 'zext' 'p_shl55_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 74 'bitconcatenate' 'p_shl15' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl56_cast = zext i10 %p_shl15" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 75 'zext' 'p_shl56_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 76 'bitconcatenate' 'p_shl16' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i8 %p_shl16" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 77 'zext' 'zext_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i6 %select_ln197_2" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 78 'zext' 'zext_ln197_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i6 %select_ln200" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 79 'zext' 'zext_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i6 %select_ln200" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 80 'zext' 'zext_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty_148 = trunc i6 %select_ln200" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 81 'trunc' 'empty_148' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_148, i2 0" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 82 'bitconcatenate' 'p_shl17' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl57_cast = zext i7 %p_shl17" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 83 'zext' 'p_shl57_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 84 [3/3] (0.99ns) (grouped into DSP with root node add_ln203_3)   --->   "%mul_ln202 = mul i11 %zext_ln202, i11 44" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 84 'mul' 'mul_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln202_1 = zext i3 %select_ln198" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 85 'zext' 'zext_ln202_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln202_2 = zext i3 %select_ln198" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 86 'zext' 'zext_ln202_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln203 = add i10 %p_shl15, i10 %zext_ln200" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 87 'add' 'add_ln203' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %add_ln203" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 88 'zext' 'zext_ln203' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.80ns)   --->   "%add_ln203_2 = add i13 %zext_ln203, i13 %p_shl55_cast" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 89 'add' 'add_ln203_2' <Predicate = (!icmp_ln195)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i13 %add_ln203_2" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 90 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_4 = add i13 %zext_ln202_2, i13 5148" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 91 'add' 'add_ln203_4' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln203_5 = add i13 %add_ln203_4, i13 %p_shl57_cast" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 92 'add' 'add_ln203_5' <Predicate = (!icmp_ln195)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i13 %add_ln203_5" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 93 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.82ns)   --->   "%add_ln203_1 = add i14 %zext_ln203_2, i14 %zext_ln203_1" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 94 'add' 'add_ln203_1' <Predicate = (!icmp_ln195)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i14 %add_ln203_1" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 95 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%Weights_addr_88 = getelementptr i32 %Weights, i64 0, i64 %zext_ln203_3" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 96 'getelementptr' 'Weights_addr_88' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (1.23ns)   --->   "%Weights_load_88 = load i14 %Weights_addr_88" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 97 'load' 'Weights_load_88' <Predicate = (!icmp_ln195)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln203_6 = add i6 %select_ln197_2, i6 %zext_ln202_1" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 98 'add' 'add_ln203_6' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.67ns)   --->   "%add_ln202 = add i3 %select_ln198, i3 1" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 99 'add' 'add_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.67ns)   --->   "%icmp_ln202_1 = icmp_eq  i3 %add_ln202, i3 5" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 100 'icmp' 'icmp_ln202_1' <Predicate = (!icmp_ln195)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.78ns)   --->   "%icmp_ln200_1 = icmp_eq  i6 %select_ln200, i6 31" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 101 'icmp' 'icmp_ln200_1' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.76ns)   --->   "%add_ln205_1 = add i9 %zext_ln197, i9 %zext_ln197_1" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 102 'add' 'add_ln205_1' <Predicate = (!icmp_ln195)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i9 %add_ln205_1" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 103 'zext' 'zext_ln205' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln205 = add i11 %zext_ln205, i11 %p_shl56_cast" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 104 'add' 'add_ln205' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202_1, void %new.latch.for.inc.i342.split, void %last.iter.for.inc.i342.split" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 105 'br' 'br_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln200_1, void %new.latch.for.inc23.i345, void %last.iter.for.inc23.i345" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 106 'br' 'br_ln202' <Predicate = (!icmp_ln195 & icmp_ln202_1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln202 = br void %new.latch.for.inc.i342.split" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 107 'br' 'br_ln202' <Predicate = (!icmp_ln195 & icmp_ln202_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln195 = store i18 %add_ln195, i18 %indvar_flatten235" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 108 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln195 = store i6 %select_ln195_1, i6 %n" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 109 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln197 = store i6 %select_ln197_2, i6 %y" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 110 'store' 'store_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln200 = store i6 %select_ln200, i6 %k" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 111 'store' 'store_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln202 = store i3 %add_ln202, i3 %j" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 112 'store' 'store_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 113 [2/3] (0.99ns) (grouped into DSP with root node add_ln203_3)   --->   "%mul_ln202 = mul i11 %zext_ln202, i11 44" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 113 'mul' 'mul_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%Weights_load_88 = load i14 %Weights_addr_88" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 114 'load' 'Weights_load_88' <Predicate = (!icmp_ln195)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node add_ln203_3)   --->   "%mul_ln202 = mul i11 %zext_ln202, i11 44" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 115 'mul' 'mul_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i6 %add_ln203_6" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 116 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln203_3 = add i11 %zext_ln203_4, i11 %mul_ln202" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 117 'add' 'add_ln203_3' <Predicate = (!icmp_ln195)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 118 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln203_3 = add i11 %zext_ln203_4, i11 %mul_ln202" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 118 'add' 'add_ln203_3' <Predicate = (!icmp_ln195)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i11 %add_ln203_3" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 119 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%OutPadConv7_addr = getelementptr i32 %OutPadConv7, i64 0, i64 %zext_ln203_5" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 120 'getelementptr' 'OutPadConv7_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_5 : Operation 121 [2/2] (1.23ns)   --->   "%OutPadConv7_load = load i11 %OutPadConv7_addr" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 121 'load' 'OutPadConv7_load' <Predicate = (!icmp_ln195)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1408> <RAM>
ST_5 : Operation 122 [1/1] (0.77ns)   --->   "%add_ln200_1 = add i9 %indvar_flatten196_load, i9 1" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 122 'add' 'add_ln200_1' <Predicate = (!icmp_ln195 & !or_ln197)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.39ns)   --->   "%select_ln200_1 = select i1 %or_ln197, i9 1, i9 %add_ln200_1" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 123 'select' 'select_ln200_1' <Predicate = (!icmp_ln195)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.83ns)   --->   "%add_ln197_1 = add i14 %indvar_flatten211_load, i14 1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 124 'add' 'add_ln197_1' <Predicate = (!icmp_ln195 & !icmp_ln197)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.23ns)   --->   "%select_ln197_3 = select i1 %icmp_ln197, i14 1, i14 %add_ln197_1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 125 'select' 'select_ln197_3' <Predicate = (!icmp_ln195)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln197 = store i14 %select_ln197_3, i14 %indvar_flatten211" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 126 'store' 'store_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_5 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln200 = store i9 %select_ln200_1, i9 %indvar_flatten196" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 127 'store' 'store_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 128 [1/2] (1.23ns)   --->   "%OutPadConv7_load = load i11 %OutPadConv7_addr" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 128 'load' 'OutPadConv7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1408> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln203 = bitcast i32 %Weights_load_88" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 129 'bitcast' 'bitcast_ln203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [3/3] (7.01ns)   --->   "%mul21_i7 = fmul i32 %bitcast_ln203, i32 %OutPadConv7_load" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 130 'fmul' 'mul21_i7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 131 [2/3] (7.01ns)   --->   "%mul21_i7 = fmul i32 %bitcast_ln203, i32 %OutPadConv7_load" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 131 'fmul' 'mul21_i7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 132 [1/3] (7.01ns)   --->   "%mul21_i7 = fmul i32 %bitcast_ln203, i32 %OutPadConv7_load" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 132 'fmul' 'mul21_i7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%s_130_load = load i32 %s_130" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 133 'load' 's_130_load' <Predicate = (!or_ln197)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.44ns)   --->   "%select_ln197_1 = select i1 %or_ln197, i32 0, i32 %s_130_load" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 134 'select' 'select_ln197_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i6 %select_ln195_1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 135 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.83ns)   --->   "%arrayidx51_sum = add i14 %zext_ln195, i14 10268" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 136 'add' 'arrayidx51_sum' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%arrayidx51_sum_cast = zext i14 %arrayidx51_sum" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 137 'zext' 'arrayidx51_sum_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i32 %Weights, i64 0, i64 %arrayidx51_sum_cast" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 138 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 139 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 140 [4/4] (6.43ns)   --->   "%s = fadd i32 %select_ln197_1, i32 %mul21_i7" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 140 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 141 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 141 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 142 [3/4] (6.43ns)   --->   "%s = fadd i32 %select_ln197_1, i32 %mul21_i7" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 142 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 143 [2/4] (6.43ns)   --->   "%s = fadd i32 %select_ln197_1, i32 %mul21_i7" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 143 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.86>
ST_13 : Operation 144 [1/4] (6.43ns)   --->   "%s = fadd i32 %select_ln197_1, i32 %mul21_i7" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 144 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln198 = store i32 %s, i32 %s_130" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 145 'store' 'store_ln198' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.inc.i342" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 146 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%empty_147 = bitcast i32 %Weights_load" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 147 'bitcast' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [4/4] (6.43ns)   --->   "%add28_i7 = fadd i32 %s, i32 %empty_147" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 148 'fadd' 'add28_i7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 149 [3/4] (6.43ns)   --->   "%add28_i7 = fadd i32 %s, i32 %empty_147" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 149 'fadd' 'add28_i7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 169 'ret' 'ret_ln0' <Predicate = (icmp_ln195)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 150 [2/4] (6.43ns)   --->   "%add28_i7 = fadd i32 %s, i32 %empty_147" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 150 'fadd' 'add28_i7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 151 [1/4] (6.43ns)   --->   "%add28_i7 = fadd i32 %s, i32 %empty_147" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 151 'fadd' 'add28_i7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.78>
ST_19 : Operation 152 [2/2] (2.78ns)   --->   "%tmp_20 = fcmp_olt  i32 %add28_i7, i32 0" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 152 'fcmp' 'tmp_20' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.46>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 204800, i64 204800, i64 204800"   --->   Operation 154 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln198 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 155 'specpipeline' 'specpipeline_ln198' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln205 = bitcast i32 %add28_i7" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 156 'bitcast' 'bitcast_ln205' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln205, i32 23, i32 30" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 157 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln205 = trunc i32 %bitcast_ln205" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 158 'trunc' 'trunc_ln205' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.76ns)   --->   "%icmp_ln205 = icmp_ne  i8 %tmp_s, i8 255" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 159 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 160 [1/1] (0.92ns)   --->   "%icmp_ln205_1 = icmp_eq  i23 %trunc_ln205, i23 0" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 160 'icmp' 'icmp_ln205_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%or_ln205 = or i1 %icmp_ln205_1, i1 %icmp_ln205" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 161 'or' 'or_ln205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/2] (2.78ns)   --->   "%tmp_20 = fcmp_olt  i32 %add28_i7, i32 0" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 162 'fcmp' 'tmp_20' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%and_ln205 = and i1 %or_ln205, i1 %tmp_20" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 163 'and' 'and_ln205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln205_1 = zext i11 %add_ln205" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 164 'zext' 'zext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%OutConv7_addr = getelementptr i32 %OutConv7, i64 0, i64 %zext_ln205_1" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 165 'getelementptr' 'OutConv7_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln205 = select i1 %and_ln205, i32 0, i32 %add28_i7" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 166 'select' 'select_ln205' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln205 = store i32 %select_ln205, i11 %OutConv7_addr" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 167 'store' 'store_ln205' <Predicate = (icmp_ln202_1 & icmp_ln200_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln202 = br void %new.latch.for.inc23.i345" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 168 'br' 'br_ln202' <Predicate = (icmp_ln202_1 & icmp_ln200_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OutPadConv7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OutConv7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_130                  (alloca           ) [ 011111111111110000000]
j                      (alloca           ) [ 011000000000000000000]
k                      (alloca           ) [ 011000000000000000000]
indvar_flatten196      (alloca           ) [ 011111000000000000000]
y                      (alloca           ) [ 011000000000000000000]
indvar_flatten211      (alloca           ) [ 011111000000000000000]
n                      (alloca           ) [ 011000000000000000000]
indvar_flatten235      (alloca           ) [ 011000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000]
store_ln195            (store            ) [ 000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000]
store_ln197            (store            ) [ 000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000]
store_ln200            (store            ) [ 000000000000000000000]
store_ln202            (store            ) [ 000000000000000000000]
store_ln198            (store            ) [ 000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000]
indvar_flatten196_load (load             ) [ 010111000000000000000]
indvar_flatten211_load (load             ) [ 010111000000000000000]
indvar_flatten235_load (load             ) [ 000000000000000000000]
icmp_ln195             (icmp             ) [ 011111111111111110000]
add_ln195              (add              ) [ 000000000000000000000]
br_ln195               (br               ) [ 000000000000000000000]
j_load                 (load             ) [ 000000000000000000000]
k_load                 (load             ) [ 000000000000000000000]
y_load                 (load             ) [ 000000000000000000000]
n_load                 (load             ) [ 000000000000000000000]
icmp_ln197             (icmp             ) [ 010111000000000000000]
select_ln195           (select           ) [ 000000000000000000000]
xor_ln195              (xor              ) [ 000000000000000000000]
icmp_ln202             (icmp             ) [ 000000000000000000000]
icmp_ln200             (icmp             ) [ 000000000000000000000]
and_ln195_1            (and              ) [ 000000000000000000000]
add_ln195_1            (add              ) [ 000000000000000000000]
select_ln195_1         (select           ) [ 011111111110000000000]
add_ln197              (add              ) [ 000000000000000000000]
or_ln197               (or               ) [ 011111111110000000000]
select_ln197           (select           ) [ 000000000000000000000]
xor_ln197              (xor              ) [ 000000000000000000000]
or_ln197_1             (or               ) [ 000000000000000000000]
and_ln195              (and              ) [ 000000000000000000000]
and_ln197              (and              ) [ 000000000000000000000]
select_ln197_2         (select           ) [ 000000000000000000000]
add_ln200              (add              ) [ 000000000000000000000]
or_ln198               (or               ) [ 000000000000000000000]
or_ln198_1             (or               ) [ 000000000000000000000]
select_ln198           (select           ) [ 000000000000000000000]
select_ln200           (select           ) [ 000000000000000000000]
empty                  (trunc            ) [ 000000000000000000000]
p_shl                  (bitconcatenate   ) [ 000000000000000000000]
p_shl55_cast           (zext             ) [ 000000000000000000000]
p_shl15                (bitconcatenate   ) [ 000000000000000000000]
p_shl56_cast           (zext             ) [ 000000000000000000000]
p_shl16                (bitconcatenate   ) [ 000000000000000000000]
zext_ln197             (zext             ) [ 000000000000000000000]
zext_ln197_1           (zext             ) [ 000000000000000000000]
zext_ln200             (zext             ) [ 000000000000000000000]
zext_ln202             (zext             ) [ 000110000000000000000]
empty_148              (trunc            ) [ 000000000000000000000]
p_shl17                (bitconcatenate   ) [ 000000000000000000000]
p_shl57_cast           (zext             ) [ 000000000000000000000]
zext_ln202_1           (zext             ) [ 000000000000000000000]
zext_ln202_2           (zext             ) [ 000000000000000000000]
add_ln203              (add              ) [ 000000000000000000000]
zext_ln203             (zext             ) [ 000000000000000000000]
add_ln203_2            (add              ) [ 000000000000000000000]
zext_ln203_1           (zext             ) [ 000000000000000000000]
add_ln203_4            (add              ) [ 000000000000000000000]
add_ln203_5            (add              ) [ 000000000000000000000]
zext_ln203_2           (zext             ) [ 000000000000000000000]
add_ln203_1            (add              ) [ 000000000000000000000]
zext_ln203_3           (zext             ) [ 000000000000000000000]
Weights_addr_88        (getelementptr    ) [ 000100000000000000000]
add_ln203_6            (add              ) [ 000110000000000000000]
add_ln202              (add              ) [ 000000000000000000000]
icmp_ln202_1           (icmp             ) [ 011111111111111111111]
icmp_ln200_1           (icmp             ) [ 011111111111111111111]
add_ln205_1            (add              ) [ 000000000000000000000]
zext_ln205             (zext             ) [ 000000000000000000000]
add_ln205              (add              ) [ 011111111111111111111]
br_ln202               (br               ) [ 000000000000000000000]
br_ln202               (br               ) [ 000000000000000000000]
br_ln202               (br               ) [ 000000000000000000000]
store_ln195            (store            ) [ 000000000000000000000]
store_ln195            (store            ) [ 000000000000000000000]
store_ln197            (store            ) [ 000000000000000000000]
store_ln200            (store            ) [ 000000000000000000000]
store_ln202            (store            ) [ 000000000000000000000]
Weights_load_88        (load             ) [ 011111110000000000000]
mul_ln202              (mul              ) [ 010001000000000000000]
zext_ln203_4           (zext             ) [ 010001000000000000000]
add_ln203_3            (add              ) [ 000000000000000000000]
zext_ln203_5           (zext             ) [ 000000000000000000000]
OutPadConv7_addr       (getelementptr    ) [ 001000100000000000000]
add_ln200_1            (add              ) [ 000000000000000000000]
select_ln200_1         (select           ) [ 000000000000000000000]
add_ln197_1            (add              ) [ 000000000000000000000]
select_ln197_3         (select           ) [ 000000000000000000000]
store_ln197            (store            ) [ 000000000000000000000]
store_ln200            (store            ) [ 000000000000000000000]
OutPadConv7_load       (load             ) [ 010110011100000000000]
bitcast_ln203          (bitcast          ) [ 010010001100000000000]
mul21_i7               (fmul             ) [ 011110000011110000000]
s_130_load             (load             ) [ 000000000000000000000]
select_ln197_1         (select           ) [ 010110000001110000000]
zext_ln195             (zext             ) [ 000000000000000000000]
arrayidx51_sum         (add              ) [ 000000000000000000000]
arrayidx51_sum_cast    (zext             ) [ 000000000000000000000]
Weights_addr           (getelementptr    ) [ 000100000001000000000]
Weights_load           (load             ) [ 011110000000111100000]
s                      (fadd             ) [ 011110000000001111100]
store_ln198            (store            ) [ 000000000000000000000]
br_ln202               (br               ) [ 000000000000000000000]
empty_147              (bitcast          ) [ 011010000000000011100]
add28_i7               (fadd             ) [ 000110000000000000011]
specloopname_ln0       (specloopname     ) [ 000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
specpipeline_ln198     (specpipeline     ) [ 000000000000000000000]
bitcast_ln205          (bitcast          ) [ 000000000000000000000]
tmp_s                  (partselect       ) [ 000000000000000000000]
trunc_ln205            (trunc            ) [ 000000000000000000000]
icmp_ln205             (icmp             ) [ 000000000000000000000]
icmp_ln205_1           (icmp             ) [ 000000000000000000000]
or_ln205               (or               ) [ 000000000000000000000]
tmp_20                 (fcmp             ) [ 000000000000000000000]
and_ln205              (and              ) [ 000000000000000000000]
zext_ln205_1           (zext             ) [ 000000000000000000000]
OutConv7_addr          (getelementptr    ) [ 000000000000000000000]
select_ln205           (select           ) [ 000000000000000000000]
store_ln205            (store            ) [ 000000000000000000000]
br_ln202               (br               ) [ 000000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPadConv7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OutConv7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="s_130_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_130/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten196_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten196/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="y_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten211_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten211/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="n_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten235_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten235/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Weights_addr_88_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="14" slack="0"/>
<pin id="130" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Weights_addr_88/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="4"/>
<pin id="141" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Weights_load_88/2 Weights_load/10 "/>
</bind>
</comp>

<comp id="143" class="1004" name="OutPadConv7_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv7_addr/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutPadConv7_load/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Weights_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="14" slack="0"/>
<pin id="160" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Weights_addr/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="OutConv7_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv7_addr/20 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln205_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/20 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="s/10 add28_i7/15 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul21_i7/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_20/19 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="18" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln195_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="14" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln197_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="6" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="9" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln200_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln202_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln198_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten196_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="1"/>
<pin id="232" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten196_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="indvar_flatten211_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="1"/>
<pin id="235" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten211_load/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvar_flatten235_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="18" slack="1"/>
<pin id="238" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten235_load/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln195_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="18" slack="0"/>
<pin id="241" dir="0" index="1" bw="18" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln195_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="18" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="k_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="1"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="y_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="1"/>
<pin id="259" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="n_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="1"/>
<pin id="262" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln197_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="14" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln195_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="xor_ln195_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln202_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln200_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="0"/>
<pin id="291" dir="0" index="1" bw="9" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="and_ln195_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln195_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln195_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln195_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln197_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="or_ln197_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln197/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln197_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln197_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln197/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln197_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln197_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln195_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln195/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="and_ln197_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln197/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln197_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197_2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln200_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln198_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln198/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="or_ln198_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln198_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln198_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="0" index="2" bw="3" slack="0"/>
<pin id="389" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln198/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln200_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln200/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="empty_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_shl_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_shl55_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl55_cast/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_shl15_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl15/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_shl56_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl56_cast/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_shl16_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl16/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln197_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln197_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln200_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln202_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="empty_148_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_148/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_shl17_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_shl57_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl57_cast/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln202_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202_1/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln202_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202_2/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln203_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="0" index="1" bw="6" slack="0"/>
<pin id="480" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln203_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln203_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="0" index="1" bw="12" slack="0"/>
<pin id="490" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln203_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="0"/>
<pin id="495" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln203_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="13" slack="0"/>
<pin id="500" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_4/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln203_5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="13" slack="0"/>
<pin id="505" dir="0" index="1" bw="7" slack="0"/>
<pin id="506" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_5/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln203_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="13" slack="0"/>
<pin id="511" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln203_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="13" slack="0"/>
<pin id="515" dir="0" index="1" bw="13" slack="0"/>
<pin id="516" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln203_3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln203_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="0" index="1" bw="3" slack="0"/>
<pin id="527" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_6/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln202_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln202_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202_1/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln200_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="6" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200_1/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln205_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="6" slack="0"/>
<pin id="551" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205_1/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln205_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="9" slack="0"/>
<pin id="556" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln205_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="0"/>
<pin id="560" dir="0" index="1" bw="10" slack="0"/>
<pin id="561" dir="1" index="2" bw="11" slack="18"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln195_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="18" slack="0"/>
<pin id="566" dir="0" index="1" bw="18" slack="1"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln195_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="0" index="1" bw="6" slack="1"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln197_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="0"/>
<pin id="576" dir="0" index="1" bw="6" slack="1"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln200_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="0" index="1" bw="6" slack="1"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln202_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="0"/>
<pin id="586" dir="0" index="1" bw="3" slack="1"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln203_4_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="2"/>
<pin id="591" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln203_5_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="11" slack="0"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln200_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="9" slack="3"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200_1/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln200_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="3"/>
<pin id="603" dir="0" index="1" bw="9" slack="0"/>
<pin id="604" dir="0" index="2" bw="9" slack="0"/>
<pin id="605" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln200_1/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln197_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="3"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197_1/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln197_3_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="3"/>
<pin id="615" dir="0" index="1" bw="14" slack="0"/>
<pin id="616" dir="0" index="2" bw="14" slack="0"/>
<pin id="617" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197_3/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln197_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="14" slack="0"/>
<pin id="622" dir="0" index="1" bw="14" slack="4"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln200_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="0"/>
<pin id="627" dir="0" index="1" bw="9" slack="4"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="bitcast_ln203_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="4"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln203/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="s_130_load_load_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="9"/>
<pin id="636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_130_load/10 "/>
</bind>
</comp>

<comp id="637" class="1004" name="select_ln197_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="8"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="0" index="2" bw="32" slack="0"/>
<pin id="641" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197_1/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln195_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="8"/>
<pin id="647" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln195/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="arrayidx51_sum_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="0" index="1" bw="14" slack="0"/>
<pin id="651" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx51_sum/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="arrayidx51_sum_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="14" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx51_sum_cast/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="store_ln198_store_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="12"/>
<pin id="662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/13 "/>
</bind>
</comp>

<comp id="664" class="1004" name="empty_147_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="4"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_147/15 "/>
</bind>
</comp>

<comp id="668" class="1004" name="bitcast_ln205_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="2"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln205/20 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_s_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="0" index="2" bw="6" slack="0"/>
<pin id="675" dir="0" index="3" bw="6" slack="0"/>
<pin id="676" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln205_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln205/20 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln205_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/20 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln205_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="23" slack="0"/>
<pin id="693" dir="0" index="1" bw="23" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205_1/20 "/>
</bind>
</comp>

<comp id="697" class="1004" name="or_ln205_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln205/20 "/>
</bind>
</comp>

<comp id="703" class="1004" name="and_ln205_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln205/20 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln205_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="11" slack="18"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_1/20 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln205_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="32" slack="2"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln205/20 "/>
</bind>
</comp>

<comp id="721" class="1007" name="grp_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="0"/>
<pin id="723" dir="0" index="1" bw="6" slack="0"/>
<pin id="724" dir="0" index="2" bw="6" slack="0"/>
<pin id="725" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln202/2 add_ln203_3/4 "/>
</bind>
</comp>

<comp id="730" class="1005" name="s_130_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_130 "/>
</bind>
</comp>

<comp id="737" class="1005" name="j_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="0"/>
<pin id="739" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="744" class="1005" name="k_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="0"/>
<pin id="746" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="751" class="1005" name="indvar_flatten196_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="9" slack="0"/>
<pin id="753" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten196 "/>
</bind>
</comp>

<comp id="758" class="1005" name="y_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="6" slack="0"/>
<pin id="760" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="765" class="1005" name="indvar_flatten211_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="14" slack="0"/>
<pin id="767" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten211 "/>
</bind>
</comp>

<comp id="772" class="1005" name="n_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="0"/>
<pin id="774" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="779" class="1005" name="indvar_flatten235_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="18" slack="0"/>
<pin id="781" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten235 "/>
</bind>
</comp>

<comp id="786" class="1005" name="indvar_flatten196_load_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="3"/>
<pin id="788" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="indvar_flatten196_load "/>
</bind>
</comp>

<comp id="791" class="1005" name="indvar_flatten211_load_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="14" slack="3"/>
<pin id="793" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="indvar_flatten211_load "/>
</bind>
</comp>

<comp id="796" class="1005" name="icmp_ln195_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln195 "/>
</bind>
</comp>

<comp id="800" class="1005" name="icmp_ln197_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="3"/>
<pin id="802" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

<comp id="805" class="1005" name="select_ln195_1_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="8"/>
<pin id="807" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="select_ln195_1 "/>
</bind>
</comp>

<comp id="810" class="1005" name="or_ln197_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="3"/>
<pin id="812" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln197 "/>
</bind>
</comp>

<comp id="816" class="1005" name="zext_ln202_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="11" slack="1"/>
<pin id="818" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln202 "/>
</bind>
</comp>

<comp id="821" class="1005" name="Weights_addr_88_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="14" slack="1"/>
<pin id="823" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Weights_addr_88 "/>
</bind>
</comp>

<comp id="826" class="1005" name="add_ln203_6_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="6" slack="2"/>
<pin id="828" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln203_6 "/>
</bind>
</comp>

<comp id="831" class="1005" name="icmp_ln202_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="18"/>
<pin id="833" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln202_1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="icmp_ln200_1_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="18"/>
<pin id="837" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln200_1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="add_ln205_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="11" slack="18"/>
<pin id="841" dir="1" index="1" bw="11" slack="18"/>
</pin_list>
<bind>
<opset="add_ln205 "/>
</bind>
</comp>

<comp id="844" class="1005" name="Weights_load_88_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="4"/>
<pin id="846" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="Weights_load_88 "/>
</bind>
</comp>

<comp id="849" class="1005" name="zext_ln203_4_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="11" slack="1"/>
<pin id="851" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_4 "/>
</bind>
</comp>

<comp id="854" class="1005" name="OutPadConv7_addr_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="11" slack="1"/>
<pin id="856" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutPadConv7_addr "/>
</bind>
</comp>

<comp id="859" class="1005" name="OutPadConv7_load_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OutPadConv7_load "/>
</bind>
</comp>

<comp id="864" class="1005" name="bitcast_ln203_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln203 "/>
</bind>
</comp>

<comp id="869" class="1005" name="mul21_i7_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul21_i7 "/>
</bind>
</comp>

<comp id="874" class="1005" name="select_ln197_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln197_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="Weights_addr_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="14" slack="1"/>
<pin id="881" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Weights_addr "/>
</bind>
</comp>

<comp id="884" class="1005" name="Weights_load_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="4"/>
<pin id="886" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="Weights_load "/>
</bind>
</comp>

<comp id="889" class="1005" name="s_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="2"/>
<pin id="891" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="894" class="1005" name="empty_147_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_147 "/>
</bind>
</comp>

<comp id="899" class="1005" name="add28_i7_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="1"/>
<pin id="901" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add28_i7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="62" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="142"><net_src comp="126" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="236" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="267"><net_src comp="233" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="257" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="263" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="251" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="230" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="277" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="260" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="263" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="260" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="269" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="295" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="263" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="254" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="289" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="263" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="277" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="283" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="341" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="295" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="315" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="269" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="327" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="353" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="295" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="263" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="26" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="251" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="353" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="367" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="327" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="307" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="48" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="401" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="52" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="401" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="26" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="359" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="393" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="393" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="393" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="54" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="385" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="385" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="417" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="445" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="413" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="473" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="465" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="493" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="528"><net_src comp="359" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="469" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="385" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="64" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="38" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="393" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="66" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="437" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="441" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="425" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="245" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="307" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="359" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="393" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="530" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="595"><net_src comp="592" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="600"><net_src comp="68" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="68" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="70" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="70" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="619"><net_src comp="608" pin="2"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="613" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="601" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="630" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="642"><net_src comp="28" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="643"><net_src comp="634" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="644"><net_src comp="637" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="72" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="663"><net_src comp="177" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="664" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="677"><net_src comp="84" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="86" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="88" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="684"><net_src comp="668" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="671" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="90" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="681" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="92" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="685" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="185" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="709" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="718"><net_src comp="703" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="28" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="713" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="726"><net_src comp="449" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="58" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="589" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="729"><net_src comp="721" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="733"><net_src comp="94" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="740"><net_src comp="98" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="747"><net_src comp="102" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="754"><net_src comp="106" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="761"><net_src comp="110" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="768"><net_src comp="114" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="775"><net_src comp="118" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="782"><net_src comp="122" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="785"><net_src comp="779" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="789"><net_src comp="230" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="794"><net_src comp="233" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="799"><net_src comp="239" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="263" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="808"><net_src comp="307" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="813"><net_src comp="321" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="819"><net_src comp="449" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="824"><net_src comp="126" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="829"><net_src comp="524" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="834"><net_src comp="536" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="542" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="558" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="847"><net_src comp="133" pin="7"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="852"><net_src comp="589" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="857"><net_src comp="143" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="862"><net_src comp="150" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="867"><net_src comp="630" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="872"><net_src comp="181" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="877"><net_src comp="637" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="882"><net_src comp="156" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="887"><net_src comp="133" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="892"><net_src comp="177" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="897"><net_src comp="664" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="902"><net_src comp="177" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="905"><net_src comp="899" pin="1"/><net_sink comp="713" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Weights | {}
	Port: OutConv7 | {20 }
 - Input state : 
	Port: CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 : Weights | {2 3 10 11 }
	Port: CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7 : OutPadConv7 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln195 : 1
		store_ln0 : 1
		store_ln197 : 1
		store_ln0 : 1
		store_ln200 : 1
		store_ln202 : 1
		store_ln198 : 1
	State 2
		icmp_ln195 : 1
		add_ln195 : 1
		br_ln195 : 2
		icmp_ln197 : 1
		select_ln195 : 2
		xor_ln195 : 2
		icmp_ln202 : 1
		icmp_ln200 : 1
		and_ln195_1 : 2
		add_ln195_1 : 1
		select_ln195_1 : 2
		add_ln197 : 3
		or_ln197 : 2
		select_ln197 : 2
		xor_ln197 : 2
		or_ln197_1 : 2
		and_ln195 : 2
		and_ln197 : 2
		select_ln197_2 : 2
		add_ln200 : 3
		or_ln198 : 2
		or_ln198_1 : 2
		select_ln198 : 2
		select_ln200 : 4
		empty : 3
		p_shl : 4
		p_shl55_cast : 5
		p_shl15 : 4
		p_shl56_cast : 5
		p_shl16 : 4
		zext_ln197 : 5
		zext_ln197_1 : 3
		zext_ln200 : 5
		zext_ln202 : 5
		empty_148 : 5
		p_shl17 : 6
		p_shl57_cast : 7
		mul_ln202 : 6
		zext_ln202_1 : 3
		zext_ln202_2 : 3
		add_ln203 : 6
		zext_ln203 : 7
		add_ln203_2 : 8
		zext_ln203_1 : 9
		add_ln203_4 : 4
		add_ln203_5 : 8
		zext_ln203_2 : 9
		add_ln203_1 : 10
		zext_ln203_3 : 11
		Weights_addr_88 : 12
		Weights_load_88 : 13
		add_ln203_6 : 4
		add_ln202 : 3
		icmp_ln202_1 : 4
		icmp_ln200_1 : 5
		add_ln205_1 : 6
		zext_ln205 : 7
		add_ln205 : 8
		br_ln202 : 5
		br_ln202 : 6
		store_ln195 : 2
		store_ln195 : 3
		store_ln197 : 3
		store_ln200 : 5
		store_ln202 : 4
	State 3
	State 4
		add_ln203_3 : 1
	State 5
		zext_ln203_5 : 1
		OutPadConv7_addr : 2
		OutPadConv7_load : 3
		select_ln200_1 : 1
		select_ln197_3 : 1
		store_ln197 : 2
		store_ln200 : 2
	State 6
	State 7
		mul21_i7 : 1
	State 8
	State 9
	State 10
		select_ln197_1 : 1
		arrayidx51_sum : 1
		arrayidx51_sum_cast : 2
		Weights_addr : 3
		Weights_load : 4
		s : 2
	State 11
	State 12
	State 13
		store_ln198 : 1
	State 14
	State 15
		add28_i7 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp_s : 1
		trunc_ln205 : 1
		icmp_ln205 : 2
		icmp_ln205_1 : 2
		or_ln205 : 3
		and_ln205 : 3
		OutConv7_addr : 1
		select_ln205 : 3
		store_ln205 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_177         |    2    |   227   |   214   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln195_fu_245      |    0    |    0    |    25   |
|          |     add_ln195_1_fu_301     |    0    |    0    |    13   |
|          |      add_ln197_fu_315      |    0    |    0    |    13   |
|          |      add_ln200_fu_367      |    0    |    0    |    13   |
|          |      add_ln203_fu_477      |    0    |    0    |    17   |
|          |     add_ln203_2_fu_487     |    0    |    0    |    19   |
|          |     add_ln203_4_fu_497     |    0    |    0    |    17   |
|    add   |     add_ln203_5_fu_503     |    0    |    0    |    17   |
|          |     add_ln203_1_fu_513     |    0    |    0    |    20   |
|          |     add_ln203_6_fu_524     |    0    |    0    |    13   |
|          |      add_ln202_fu_530      |    0    |    0    |    10   |
|          |     add_ln205_1_fu_548     |    0    |    0    |    15   |
|          |      add_ln205_fu_558      |    0    |    0    |    17   |
|          |     add_ln200_1_fu_596     |    0    |    0    |    16   |
|          |     add_ln197_1_fu_608     |    0    |    0    |    21   |
|          |    arrayidx51_sum_fu_648   |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_181         |    3    |   128   |   135   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln195_fu_239     |    0    |    0    |    25   |
|          |      icmp_ln197_fu_263     |    0    |    0    |    21   |
|          |      icmp_ln202_fu_283     |    0    |    0    |    10   |
|   icmp   |      icmp_ln200_fu_289     |    0    |    0    |    16   |
|          |     icmp_ln202_1_fu_536    |    0    |    0    |    10   |
|          |     icmp_ln200_1_fu_542    |    0    |    0    |    13   |
|          |      icmp_ln205_fu_685     |    0    |    0    |    15   |
|          |     icmp_ln205_1_fu_691    |    0    |    0    |    30   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln195_fu_269    |    0    |    0    |    6    |
|          |    select_ln195_1_fu_307   |    0    |    0    |    6    |
|          |     select_ln197_fu_327    |    0    |    0    |    6    |
|          |    select_ln197_2_fu_359   |    0    |    0    |    6    |
|  select  |     select_ln198_fu_385    |    0    |    0    |    3    |
|          |     select_ln200_fu_393    |    0    |    0    |    6    |
|          |    select_ln200_1_fu_601   |    0    |    0    |    9    |
|          |    select_ln197_3_fu_613   |    0    |    0    |    14   |
|          |    select_ln197_1_fu_637   |    0    |    0    |    32   |
|          |     select_ln205_fu_713    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln197_fu_321      |    0    |    0    |    2    |
|          |      or_ln197_1_fu_341     |    0    |    0    |    2    |
|    or    |       or_ln198_fu_373      |    0    |    0    |    2    |
|          |      or_ln198_1_fu_379     |    0    |    0    |    2    |
|          |       or_ln205_fu_697      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |     and_ln195_1_fu_295     |    0    |    0    |    2    |
|    and   |      and_ln195_fu_347      |    0    |    0    |    2    |
|          |      and_ln197_fu_353      |    0    |    0    |    2    |
|          |      and_ln205_fu_703      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |      xor_ln195_fu_277      |    0    |    0    |    2    |
|          |      xor_ln197_fu_335      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_721         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_185         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        empty_fu_401        |    0    |    0    |    0    |
|   trunc  |      empty_148_fu_453      |    0    |    0    |    0    |
|          |     trunc_ln205_fu_681     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        p_shl_fu_405        |    0    |    0    |    0    |
|bitconcatenate|       p_shl15_fu_417       |    0    |    0    |    0    |
|          |       p_shl16_fu_429       |    0    |    0    |    0    |
|          |       p_shl17_fu_457       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_shl55_cast_fu_413    |    0    |    0    |    0    |
|          |     p_shl56_cast_fu_425    |    0    |    0    |    0    |
|          |      zext_ln197_fu_437     |    0    |    0    |    0    |
|          |     zext_ln197_1_fu_441    |    0    |    0    |    0    |
|          |      zext_ln200_fu_445     |    0    |    0    |    0    |
|          |      zext_ln202_fu_449     |    0    |    0    |    0    |
|          |     p_shl57_cast_fu_465    |    0    |    0    |    0    |
|          |     zext_ln202_1_fu_469    |    0    |    0    |    0    |
|          |     zext_ln202_2_fu_473    |    0    |    0    |    0    |
|   zext   |      zext_ln203_fu_483     |    0    |    0    |    0    |
|          |     zext_ln203_1_fu_493    |    0    |    0    |    0    |
|          |     zext_ln203_2_fu_509    |    0    |    0    |    0    |
|          |     zext_ln203_3_fu_519    |    0    |    0    |    0    |
|          |      zext_ln205_fu_554     |    0    |    0    |    0    |
|          |     zext_ln203_4_fu_589    |    0    |    0    |    0    |
|          |     zext_ln203_5_fu_592    |    0    |    0    |    0    |
|          |      zext_ln195_fu_645     |    0    |    0    |    0    |
|          | arrayidx51_sum_cast_fu_654 |    0    |    0    |    0    |
|          |     zext_ln205_1_fu_709    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_s_fu_671        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    6    |   355   |   898   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   OutPadConv7_addr_reg_854   |   11   |
|   OutPadConv7_load_reg_859   |   32   |
|    Weights_addr_88_reg_821   |   14   |
|     Weights_addr_reg_879     |   14   |
|    Weights_load_88_reg_844   |   32   |
|     Weights_load_reg_884     |   32   |
|       add28_i7_reg_899       |   32   |
|      add_ln203_6_reg_826     |    6   |
|       add_ln205_reg_839      |   11   |
|     bitcast_ln203_reg_864    |   32   |
|       empty_147_reg_894      |   32   |
|      icmp_ln195_reg_796      |    1   |
|      icmp_ln197_reg_800      |    1   |
|     icmp_ln200_1_reg_835     |    1   |
|     icmp_ln202_1_reg_831     |    1   |
|indvar_flatten196_load_reg_786|    9   |
|   indvar_flatten196_reg_751  |    9   |
|indvar_flatten211_load_reg_791|   14   |
|   indvar_flatten211_reg_765  |   14   |
|   indvar_flatten235_reg_779  |   18   |
|           j_reg_737          |    3   |
|           k_reg_744          |    6   |
|       mul21_i7_reg_869       |   32   |
|           n_reg_772          |    6   |
|       or_ln197_reg_810       |    1   |
|         s_130_reg_730        |   32   |
|           s_reg_889          |   32   |
|    select_ln195_1_reg_805    |    6   |
|    select_ln197_1_reg_874    |   32   |
|           y_reg_758          |    6   |
|      zext_ln202_reg_816      |   11   |
|     zext_ln203_4_reg_849     |   11   |
+------------------------------+--------+
|             Total            |   494  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_133 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_150 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_177    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_177    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_181    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_721    |  p0  |   3  |   6  |   18   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   324  ||  3.136  ||    78   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   355  |   898  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   78   |
|  Register |    -   |    -   |   494  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    3   |   849  |   976  |
+-----------+--------+--------+--------+--------+
