<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>HEXIWEAR MK64 Firmware Reference Manual: SDK/platform/devices/MK64F12/include/MK64F12_features.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hexiweare_logo_main_black.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HEXIWEAR MK64 Firmware Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_m_k64_f12__features_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_features.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *      Version:             rev. 2.10, 2015-02-19</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *      Build:               b150310</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *      Abstract:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *          Chip specific module features.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *      Copyright (c) 2015 NXP Semiconductor, Inc.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *      All rights reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *      Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *      are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *      o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *        of conditions and the following disclaimer.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *      o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *        list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *        other materials provided with the distribution.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *      o Neither the name of NXP Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *        contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *        software without specific prior written permission.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *      THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *      ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *      WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *      DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *      ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *      (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *      LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *      ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *      (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *      SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *      http:                 www.NXP.com</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *      mail:                 support@NXP.com</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *      Revisions:</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *      - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Initial version.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *      - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *          Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *          Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *          System initialization updated.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *          MCG - registers updated.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *          PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *      - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *          Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *      - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *          DMA - EARS register removed.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *          AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> *      - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *          Update according to reference manual rev. 2</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> *          ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *      - rev. 2.4 (2014-01-30)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *          Added single maximum value generation and a constrain to varying feature values that only numbers can have maximum.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> *      - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> *          The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *          Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> *      - rev. 2.6 (2014-02-10)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *          The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *          Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *          Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *      - rev. 2.7 (2014-08-28)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> *          Update of system files - default clock configuration changed.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *          Update of startup files - possibility to override DefaultISR added.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *      - rev. 2.8 (2014-10-14)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *          Interrupt INT_LPTimer renamed to INT_LPTMR0, interrupt INT_Watchdog renamed to INT_WDOG_EWM.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> *      - rev. 2.9 (2015-01-21)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *          Added FSL_FEATURE_SOC_peripheral_COUNT with number of peripheral instances</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *      - rev. 2.10 (2015-02-19)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *          Renamed interrupt vector LLW to LLWU.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *  ###################################################################</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if !defined(__FSL_MK64F12_FEATURES_H__)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __FSL_MK64F12_FEATURES_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* @brief Has Programmable Gain Amplifier (PGA) in ADC (register PGA). */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_PGA (0)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* @brief Has PGA chopping control in ADC (bit PGA[PGACHPb] or PGA[PGACHP]). */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_PGA_CHOPPING (0)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* @brief Has PGA offset measurement mode in ADC (bit PGA[PGAOFSM]). */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_PGA_OFFSET_MEASUREMENT (0)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* @brief Has DMA support (bit SC2[DMAEN] or SC4[DMAEN]). */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_DMA (1)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* @brief Has differential mode (bitfield SC1x[DIFF]). */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_DIFF_MODE (1)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* @brief Has FIFO (bit SC4[AFDEP]). */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_FIFO (0)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* @brief FIFO size if available (bitfield SC4[AFDEP]). */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_FIFO_SIZE (0)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* @brief Has channel set a/b multiplexor (bitfield CFG2[MUXSEL]). */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_MUX_SELECT (1)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* @brief Has HW trigger masking (bitfield SC5[HTRGMASKE]. */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_HW_TRIGGER_MASK (0)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* @brief Has calibration feature (bit SC3[CAL] and registers CLPx, CLMx). */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_CALIBRATION (1)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* @brief Has HW averaging (bit SC3[AVGE]). */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_HW_AVERAGE (1)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* @brief Has offset correction (register OFS). */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_HAS_OFFSET_CORRECTION (1)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* @brief Maximum ADC resolution. */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_MAX_RESOLUTION (16)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* @brief Number of SC1x and Rx register pairs (conversion control and result registers). */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ADC16_CONVERSION_CONTROL_COUNT (2)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* @brief Message buffer size */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBER (16)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* @brief Has doze mode support (register bit field MCR[DOZE]). */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FLEXCAN_HAS_DOZE_MODE_SUPPORT (0)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* @brief Has a glitch filter on the receive pin (register bit field MCR[WAKSRC]). */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FLEXCAN_HAS_GLITCH_FILTER (1)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* @brief Has extended interrupt mask and flag register (register IMASK2, IFLAG2). */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FLEXCAN_HAS_EXTENDED_FLAG_REGISTER (0)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* @brief Has extended bit timing register (register CBT). */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FLEXCAN_HAS_EXTENDED_TIMING_REGISTER (0)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* @brief Has a receive FIFO DMA feature (register bit field MCR[DMA]). */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FLEXCAN_HAS_RX_FIFO_DMA (0)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* @brief Has separate message buffer 0 interrupt flag (register bit field IFLAG1[BUF0I]). */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FLEXCAN_HAS_SEPARATE_BUFFER_0_FLAG (1)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* @brief Number of interrupt vectors. */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FLEXCAN_INTERRUPT_COUNT (6)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* @brief Has Trigger mode in CMP (register bit field CR1[TRIGM]). */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define FSL_FEATURE_CMP_HAS_TRIGGER_MODE (0)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* @brief Has Window mode in CMP (register bit field CR1[WE]). */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define FSL_FEATURE_CMP_HAS_WINDOW_MODE (1)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* @brief Has External sample supported in CMP (register bit field CR1[SE]). */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define FSL_FEATURE_CMP_HAS_EXTERNAL_SAMPLE_SUPPORT (1)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* @brief Has DMA support in CMP (register bit field SCR[DMAEN]). */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define FSL_FEATURE_CMP_HAS_DMA (1)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* @brief Has Pass Through mode in CMP (register bit field MUXCR[PSTM]). */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define FSL_FEATURE_CMP_HAS_PASS_THROUGH_MODE (1)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* @brief Has DAC Test function in CMP (register DACTEST). */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define FSL_FEATURE_CMP_HAS_DAC_TEST (0)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#if defined(CPU_MK64FX512VDC12) || defined(CPU_MK64FN1M0VDC12) || defined(CPU_MK64FX512VLQ12) || defined(CPU_MK64FN1M0VLQ12) || \</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">    defined(CPU_MK64FX512VMD12) || defined(CPU_MK64FN1M0VMD12)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="comment">/* @brief ACMP availability on the SoC. */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ACMP_COUNT (0)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">/* @brief ADC16 availability on the SoC. */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ADC16_COUNT (2)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">/* @brief AFE availability on the SoC. */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_AFE_COUNT (0)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">/* @brief AIPS availability on the SoC. */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_AIPS_COUNT (2)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">/* @brief AOI availability on the SoC. */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_AOI_COUNT (0)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="comment">/* @brief AXBS availability on the SoC. */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_AXBS_COUNT (1)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">/* @brief CADC availability on the SoC. */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CADC_COUNT (0)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">/* @brief FLEXCAN availability on the SoC. */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FLEXCAN_COUNT (1)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">/* @brief CAU availability on the SoC. */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CAU_COUNT (1)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">/* @brief CMP availability on the SoC. */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CMP_COUNT (3)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="comment">/* @brief CMT availability on the SoC. */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CMT_COUNT (1)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">/* @brief CNC availability on the SoC. */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CNC_COUNT (0)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="comment">/* @brief CRC availability on the SoC. */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CRC_COUNT (1)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">/* @brief DAC availability on the SoC. */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DAC_COUNT (2)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">/* @brief DCDC availability on the SoC. */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DCDC_COUNT (0)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">/* @brief DDR availability on the SoC. */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DDR_COUNT (0)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">/* @brief DMA availability on the SoC. */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DMA_COUNT (0)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">/* @brief DMAMUX availability on the SoC. */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DMAMUX_COUNT (1)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">/* @brief DRY availability on the SoC. */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DRY_COUNT (0)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">/* @brief DSPI availability on the SoC. */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DSPI_COUNT (3)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">/* @brief EDMA availability on the SoC. */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_EDMA_COUNT (1)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">/* @brief EMVSIM availability on the SoC. */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_EMVSIM_COUNT (0)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">/* @brief ENC availability on the SoC. */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ENC_COUNT (0)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="comment">/* @brief ENET availability on the SoC. */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ENET_COUNT (1)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="comment">/* @brief EWM availability on the SoC. */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_EWM_COUNT (1)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="comment">/* @brief FB availability on the SoC. */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FB_COUNT (1)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="comment">/* @brief FGPIO availability on the SoC. */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FGPIO_COUNT (0)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">/* @brief FLEXIO availability on the SoC. */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FLEXIO_COUNT (0)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">/* @brief FMC availability on the SoC. */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FMC_COUNT (1)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="comment">/* @brief FSKDT availability on the SoC. */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FSKDT_COUNT (0)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">/* @brief FTFA availability on the SoC. */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTFA_COUNT (0)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">/* @brief FTFE availability on the SoC. */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTFE_COUNT (1)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">/* @brief FTFL availability on the SoC. */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTFL_COUNT (0)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="comment">/* @brief FTM availability on the SoC. */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTM_COUNT (4)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">/* @brief FTMRA availability on the SoC. */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTMRA_COUNT (0)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">/* @brief FTMRE availability on the SoC. */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTMRE_COUNT (0)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">/* @brief FTMRH availability on the SoC. */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTMRH_COUNT (0)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">/* @brief GPIO availability on the SoC. */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_GPIO_COUNT (5)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">/* @brief I2C availability on the SoC. */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_I2C_COUNT (3)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">/* @brief I2S availability on the SoC. */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_I2S_COUNT (1)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">/* @brief ICS availability on the SoC. */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ICS_COUNT (0)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="comment">/* @brief IRQ availability on the SoC. */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_IRQ_COUNT (0)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">/* @brief KBI availability on the SoC. */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_KBI_COUNT (0)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="comment">/* @brief LCD availability on the SoC. */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LCD_COUNT (0)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">/* @brief LCDC availability on the SoC. */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LCDC_COUNT (0)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">/* @brief LDO availability on the SoC. */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LDO_COUNT (0)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="comment">/* @brief LLWU availability on the SoC. */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LLWU_COUNT (1)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">/* @brief LMEM availability on the SoC. */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LMEM_COUNT (0)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="comment">/* @brief LPSCI availability on the SoC. */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LPSCI_COUNT (0)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="comment">/* @brief LPTMR availability on the SoC. */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LPTMR_COUNT (1)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">/* @brief LPTPM availability on the SoC. */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LPTPM_COUNT (0)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="comment">/* @brief LPUART availability on the SoC. */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LPUART_COUNT (0)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="comment">/* @brief LTC availability on the SoC. */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LTC_COUNT (0)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">/* @brief MC availability on the SoC. */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MC_COUNT (0)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">/* @brief MCG availability on the SoC. */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MCG_COUNT (1)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">/* @brief MCGLITE availability on the SoC. */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MCGLITE_COUNT (0)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">/* @brief MCM availability on the SoC. */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MCM_COUNT (1)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">/* @brief MMAU availability on the SoC. */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MMAU_COUNT (0)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">/* @brief MMDVSQ availability on the SoC. */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MMDVSQ_COUNT (0)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">/* @brief MPU availability on the SoC. */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MPU_COUNT (1)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">/* @brief MSCAN availability on the SoC. */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MSCAN_COUNT (0)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">/* @brief MTB availability on the SoC. */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MTB_COUNT (0)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">/* @brief MTBDWT availability on the SoC. */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MTBDWT_COUNT (0)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="comment">/* @brief NFC availability on the SoC. */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_NFC_COUNT (0)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">/* @brief OPAMP availability on the SoC. */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_OPAMP_COUNT (0)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="comment">/* @brief OSC availability on the SoC. */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_OSC_COUNT (1)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">/* @brief OTFAD availability on the SoC. */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_OTFAD_COUNT (0)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">/* @brief PDB availability on the SoC. */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PDB_COUNT (1)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="comment">/* @brief PGA availability on the SoC. */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PGA_COUNT (0)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="comment">/* @brief PIT availability on the SoC. */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PIT_COUNT (1)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">/* @brief PMC availability on the SoC. */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PMC_COUNT (1)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">/* @brief PORT availability on the SoC. */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PORT_COUNT (5)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">/* @brief PWM availability on the SoC. */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PWM_COUNT (0)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">/* @brief PWT availability on the SoC. */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PWT_COUNT (0)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">/* @brief QuadSPIO availability on the SoC. */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_QuadSPIO_COUNT (0)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">/* @brief RCM availability on the SoC. */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RCM_COUNT (1)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="comment">/* @brief RFSYS availability on the SoC. */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RFSYS_COUNT (1)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">/* @brief RFVBAT availability on the SoC. */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RFVBAT_COUNT (1)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">/* @brief RNG availability on the SoC. */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RNG_COUNT (1)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">/* @brief RNGB availability on the SoC. */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RNGB_COUNT (0)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">/* @brief ROM availability on the SoC. */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ROM_COUNT (0)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">/* @brief RSIM availability on the SoC. */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RSIM_COUNT (0)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="comment">/* @brief RTC availability on the SoC. */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RTC_COUNT (1)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">/* @brief SCI availability on the SoC. */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SCI_COUNT (0)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="comment">/* @brief SDHC availability on the SoC. */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SDHC_COUNT (1)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="comment">/* @brief SDRAM availability on the SoC. */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SDRAM_COUNT (0)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">/* @brief SIM availability on the SoC. */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SIM_COUNT (1)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">/* @brief SMC availability on the SoC. */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SMC_COUNT (1)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">/* @brief SPI availability on the SoC. */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SPI_COUNT (0)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="comment">/* @brief TMR availability on the SoC. */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_TMR_COUNT (0)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="comment">/* @brief TPM availability on the SoC. */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_TPM_COUNT (0)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="comment">/* @brief TRIAMP availability on the SoC. */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_TRIAMP_COUNT (0)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="comment">/* @brief TSI availability on the SoC. */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_TSI_COUNT (0)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="comment">/* @brief UART availability on the SoC. */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_UART_COUNT (6)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="comment">/* @brief USB availability on the SoC. */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_USB_COUNT (1)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">/* @brief USBDCD availability on the SoC. */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_USBDCD_COUNT (1)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="comment">/* @brief USBHSDCD availability on the SoC. */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_USBHSDCD_COUNT (0)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">/* @brief USBPHY availability on the SoC. */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_USBPHY_COUNT (0)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="comment">/* @brief VREF availability on the SoC. */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_VREF_COUNT (1)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">/* @brief WDOG availability on the SoC. */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_WDOG_COUNT (1)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="comment">/* @brief XBAR availability on the SoC. */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_XBAR_COUNT (0)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="comment">/* @brief XCVR availability on the SoC. */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_XCVR_COUNT (0)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="comment">/* @brief ZLL availability on the SoC. */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ZLL_COUNT (0)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#elif defined(CPU_MK64FX512VLL12) || defined(CPU_MK64FN1M0VLL12)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="comment">/* @brief ACMP availability on the SoC. */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ACMP_COUNT (0)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="comment">/* @brief ADC16 availability on the SoC. */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ADC16_COUNT (2)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="comment">/* @brief AFE availability on the SoC. */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_AFE_COUNT (0)</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="comment">/* @brief AIPS availability on the SoC. */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_AIPS_COUNT (2)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="comment">/* @brief AOI availability on the SoC. */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_AOI_COUNT (0)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="comment">/* @brief AXBS availability on the SoC. */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_AXBS_COUNT (1)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">/* @brief CADC availability on the SoC. */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CADC_COUNT (0)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="comment">/* @brief FLEXCAN availability on the SoC. */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FLEXCAN_COUNT (1)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="comment">/* @brief CAU availability on the SoC. */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CAU_COUNT (1)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="comment">/* @brief CMP availability on the SoC. */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CMP_COUNT (3)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="comment">/* @brief CMT availability on the SoC. */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CMT_COUNT (1)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">/* @brief CNC availability on the SoC. */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CNC_COUNT (0)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="comment">/* @brief CRC availability on the SoC. */</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_CRC_COUNT (1)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">/* @brief DAC availability on the SoC. */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DAC_COUNT (1)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="comment">/* @brief DCDC availability on the SoC. */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DCDC_COUNT (0)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="comment">/* @brief DDR availability on the SoC. */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DDR_COUNT (0)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">/* @brief DMA availability on the SoC. */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DMA_COUNT (0)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="comment">/* @brief DMAMUX availability on the SoC. */</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DMAMUX_COUNT (1)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="comment">/* @brief DRY availability on the SoC. */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DRY_COUNT (0)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="comment">/* @brief DSPI availability on the SoC. */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_DSPI_COUNT (3)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="comment">/* @brief EDMA availability on the SoC. */</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_EDMA_COUNT (1)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="comment">/* @brief EMVSIM availability on the SoC. */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_EMVSIM_COUNT (0)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">/* @brief ENC availability on the SoC. */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ENC_COUNT (0)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="comment">/* @brief ENET availability on the SoC. */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ENET_COUNT (1)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="comment">/* @brief EWM availability on the SoC. */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_EWM_COUNT (1)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="comment">/* @brief FB availability on the SoC. */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FB_COUNT (1)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="comment">/* @brief FGPIO availability on the SoC. */</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FGPIO_COUNT (0)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="comment">/* @brief FLEXIO availability on the SoC. */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FLEXIO_COUNT (0)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="comment">/* @brief FMC availability on the SoC. */</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FMC_COUNT (1)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">/* @brief FSKDT availability on the SoC. */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FSKDT_COUNT (0)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="comment">/* @brief FTFA availability on the SoC. */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTFA_COUNT (0)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="comment">/* @brief FTFE availability on the SoC. */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTFE_COUNT (1)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="comment">/* @brief FTFL availability on the SoC. */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTFL_COUNT (0)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="comment">/* @brief FTM availability on the SoC. */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTM_COUNT (4)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="comment">/* @brief FTMRA availability on the SoC. */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTMRA_COUNT (0)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="comment">/* @brief FTMRE availability on the SoC. */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTMRE_COUNT (0)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="comment">/* @brief FTMRH availability on the SoC. */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_FTMRH_COUNT (0)</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="comment">/* @brief GPIO availability on the SoC. */</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_GPIO_COUNT (5)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="comment">/* @brief I2C availability on the SoC. */</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_I2C_COUNT (3)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="comment">/* @brief I2S availability on the SoC. */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_I2S_COUNT (1)</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="comment">/* @brief ICS availability on the SoC. */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ICS_COUNT (0)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="comment">/* @brief IRQ availability on the SoC. */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_IRQ_COUNT (0)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="comment">/* @brief KBI availability on the SoC. */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_KBI_COUNT (0)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="comment">/* @brief LCD availability on the SoC. */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LCD_COUNT (0)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="comment">/* @brief LCDC availability on the SoC. */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LCDC_COUNT (0)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="comment">/* @brief LDO availability on the SoC. */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LDO_COUNT (0)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="comment">/* @brief LLWU availability on the SoC. */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LLWU_COUNT (1)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="comment">/* @brief LMEM availability on the SoC. */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LMEM_COUNT (0)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">/* @brief LPSCI availability on the SoC. */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LPSCI_COUNT (0)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="comment">/* @brief LPTMR availability on the SoC. */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LPTMR_COUNT (1)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="comment">/* @brief LPTPM availability on the SoC. */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LPTPM_COUNT (0)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">/* @brief LPUART availability on the SoC. */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LPUART_COUNT (0)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="comment">/* @brief LTC availability on the SoC. */</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_LTC_COUNT (0)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="comment">/* @brief MC availability on the SoC. */</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MC_COUNT (0)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="comment">/* @brief MCG availability on the SoC. */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MCG_COUNT (1)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="comment">/* @brief MCGLITE availability on the SoC. */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MCGLITE_COUNT (0)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="comment">/* @brief MCM availability on the SoC. */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MCM_COUNT (1)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="comment">/* @brief MMAU availability on the SoC. */</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MMAU_COUNT (0)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="comment">/* @brief MMDVSQ availability on the SoC. */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MMDVSQ_COUNT (0)</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="comment">/* @brief MPU availability on the SoC. */</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MPU_COUNT (1)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">/* @brief MSCAN availability on the SoC. */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MSCAN_COUNT (0)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">/* @brief MTB availability on the SoC. */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MTB_COUNT (0)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">/* @brief MTBDWT availability on the SoC. */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_MTBDWT_COUNT (0)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="comment">/* @brief NFC availability on the SoC. */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_NFC_COUNT (0)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">/* @brief OPAMP availability on the SoC. */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_OPAMP_COUNT (0)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="comment">/* @brief OSC availability on the SoC. */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_OSC_COUNT (1)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="comment">/* @brief OTFAD availability on the SoC. */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_OTFAD_COUNT (0)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="comment">/* @brief PDB availability on the SoC. */</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PDB_COUNT (1)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="comment">/* @brief PGA availability on the SoC. */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PGA_COUNT (0)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="comment">/* @brief PIT availability on the SoC. */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PIT_COUNT (1)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="comment">/* @brief PMC availability on the SoC. */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PMC_COUNT (1)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="comment">/* @brief PORT availability on the SoC. */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PORT_COUNT (5)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="comment">/* @brief PWM availability on the SoC. */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PWM_COUNT (0)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="comment">/* @brief PWT availability on the SoC. */</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_PWT_COUNT (0)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="comment">/* @brief QuadSPIO availability on the SoC. */</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_QuadSPIO_COUNT (0)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="comment">/* @brief RCM availability on the SoC. */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RCM_COUNT (1)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="comment">/* @brief RFSYS availability on the SoC. */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RFSYS_COUNT (1)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="comment">/* @brief RFVBAT availability on the SoC. */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RFVBAT_COUNT (1)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="comment">/* @brief RNG availability on the SoC. */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RNG_COUNT (1)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="comment">/* @brief RNGB availability on the SoC. */</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RNGB_COUNT (0)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="comment">/* @brief ROM availability on the SoC. */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ROM_COUNT (0)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="comment">/* @brief RSIM availability on the SoC. */</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RSIM_COUNT (0)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="comment">/* @brief RTC availability on the SoC. */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_RTC_COUNT (1)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="comment">/* @brief SCI availability on the SoC. */</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SCI_COUNT (0)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="comment">/* @brief SDHC availability on the SoC. */</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SDHC_COUNT (1)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="comment">/* @brief SDRAM availability on the SoC. */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SDRAM_COUNT (0)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="comment">/* @brief SIM availability on the SoC. */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SIM_COUNT (1)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="comment">/* @brief SMC availability on the SoC. */</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SMC_COUNT (1)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="comment">/* @brief SPI availability on the SoC. */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_SPI_COUNT (0)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="comment">/* @brief TMR availability on the SoC. */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_TMR_COUNT (0)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="comment">/* @brief TPM availability on the SoC. */</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_TPM_COUNT (0)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="comment">/* @brief TRIAMP availability on the SoC. */</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_TRIAMP_COUNT (0)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="comment">/* @brief TSI availability on the SoC. */</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_TSI_COUNT (0)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="comment">/* @brief UART availability on the SoC. */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_UART_COUNT (6)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="comment">/* @brief USB availability on the SoC. */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_USB_COUNT (1)</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="comment">/* @brief USBDCD availability on the SoC. */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_USBDCD_COUNT (1)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="comment">/* @brief USBHSDCD availability on the SoC. */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_USBHSDCD_COUNT (0)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="comment">/* @brief USBPHY availability on the SoC. */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_USBPHY_COUNT (0)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="comment">/* @brief VREF availability on the SoC. */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_VREF_COUNT (1)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">/* @brief WDOG availability on the SoC. */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_WDOG_COUNT (1)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="comment">/* @brief XBAR availability on the SoC. */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_XBAR_COUNT (0)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="comment">/* @brief XCVR availability on the SoC. */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_XCVR_COUNT (0)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="comment">/* @brief ZLL availability on the SoC. */</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_SOC_ZLL_COUNT (0)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/* @brief Has data register with name CRC */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define FSL_FEATURE_CRC_HAS_CRC_REG (0)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/* @brief Define the size of hardware buffer */</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DAC_BUFFER_SIZE (16)</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* @brief Define whether the buffer supports watermark event detection or not. */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DAC_HAS_WATERMARK_DETECTION (1)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/* @brief Define whether the buffer supports watermark selection detection or not. */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DAC_HAS_WATERMARK_SELECTION (1)</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/* @brief Define whether the buffer supports watermark event 1 word before buffer upper limit. */</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DAC_HAS_WATERMARK_1_WORD (1)</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/* @brief Define whether the buffer supports watermark event 2 words before buffer upper limit. */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DAC_HAS_WATERMARK_2_WORDS (1)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">/* @brief Define whether the buffer supports watermark event 3 words before buffer upper limit. */</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DAC_HAS_WATERMARK_3_WORDS (1)</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/* @brief Define whether the buffer supports watermark event 4 words before buffer upper limit. */</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DAC_HAS_WATERMARK_4_WORDS (1)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* @brief Define whether FIFO buffer mode is available or not. */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DAC_HAS_BUFFER_FIFO_MODE (0)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/* @brief Define whether swing buffer mode is available or not.. */</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DAC_HAS_BUFFER_SWING_MODE (1)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* @brief Number of DMA channels (related to number of registers TCD, DCHPRI, bit fields ERQ[ERQn], EEI[EEIn], INT[INTn], ERR[ERRn], HRS[HRSn] and bit field widths ES[ERRCHN], CEEI[CEEI], SEEI[SEEI], CERQ[CERQ], SERQ[SERQ], CDNE[CDNE], SSRT[SSRT], CERR[CERR], CINT[CINT], TCDn_CITER_ELINKYES[LINKCH], TCDn_CSR[MAJORLINKCH], TCDn_BITER_ELINKYES[LINKCH]). (Valid only for eDMA modules.) */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define FSL_FEATURE_EDMA_MODULE_CHANNEL (16)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/* @brief Total number of DMA channels on all modules. */</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define FSL_FEATURE_EDMA_DMAMUX_CHANNELS (DMA_INSTANCE_COUNT * 16)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/* @brief Number of DMA channel groups (register bit fields CR[ERGA], CR[GRPnPRI], ES[GPE], DCHPRIn[GRPPRI]). (Valid only for eDMA modules.) */</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define FSL_FEATURE_EDMA_CHANNEL_GROUP_COUNT (1)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* @brief Number of DMA channels with asynchronous request capability (register EARS). (Valid only for eDMA modules.) */</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define FSL_FEATURE_EDMA_ASYNCHRO_REQUEST_CHANNEL_COUNT (0)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/* @brief Number of DMA channels (related to number of register CHCFGn). */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DMAMUX_MODULE_CHANNEL (16)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/* @brief Total number of DMA channels on all modules. */</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DMAMUX_DMAMUX_CHANNELS (DMAMUX_INSTANCE_COUNT * 16)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">/* @brief Has the periodic trigger capability for the triggered DMA channel 0 (register bit CHCFG0[TRIG]). */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DMAMUX_HAS_TRIG (1)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/* @brief Has buffer descriptor byte swapping (register bit field ECR[DBSWP]). */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ENET_DMA_BIG_ENDIAN_ONLY (0)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* @brief Has precision time protocol (IEEE 1588) support (register bit field ECR[EN1588], registers ATCR, ATVR, ATOFF, ATPER, ATCOR, ATINC, ATSTMP). */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ENET_SUPPORT_PTP (1)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/* @brief Number of associated interrupt vectors. */</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ENET_INTERRUPT_COUNT (4)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">/* @brief Errata 2597: No support for IEEE 1588 timestamp timer overflow interrupt. */</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ENET_PTP_TIMER_CHANNEL_INTERRUPT_ERRATA_2579 (0)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* @brief Has threshold for the number of frames in the receive FIFO (register bit field RSEM[STAT_SECTION_EMPTY]). */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define FSL_FEATURE_ENET_HAS_RECEIVE_STATUS_THRESHOLD (1)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/* @brief Has clock prescaler (register CLKPRESCALER). */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define FSL_FEATURE_EWM_HAS_PRESCALER  (0)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#if defined(CPU_MK64FX512VDC12) || defined(CPU_MK64FX512VLL12) || defined(CPU_MK64FX512VLQ12) || defined(CPU_MK64FX512VMD12)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="comment">/* @brief Is of type FTFA. */</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_IS_FTFA (0)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="comment">/* @brief Is of type FTFE. */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_IS_FTFE (1)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <span class="comment">/* @brief Is of type FTFL. */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_IS_FTFL (0)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="comment">/* @brief Has flags indicating the status of the FlexRAM (register bits FCNFG[EEERDY], FCNFG[RAMRDY] and FCNFG[PFLSH]). */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_FLEX_RAM_FLAGS (1)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="comment">/* @brief Has program flash swapping status flag (register bit FCNFG[SWAP]). */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PFLASH_SWAPPING_STATUS_FLAG (1)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="comment">/* @brief Has EEPROM region protection (register FEPROT). */</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_EEROM_REGION_PROTECTION (1)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="comment">/* @brief Has data flash region protection (register FDPROT). */</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_DATA_FLASH_REGION_PROTECTION (1)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="comment">/* @brief Has flash access control (registers XACCHn, SACCHn, where n is a number, FACSS and FACSN). */</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_ACCESS_CONTROL (0)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="comment">/* @brief Has flash cache control in FMC module. */</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_FMC_FLASH_CACHE_CONTROLS (1)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="comment">/* @brief Has flash cache control in MCM module. */</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_MCM_FLASH_CACHE_CONTROLS (0)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="comment">/* @brief P-Flash block count. */</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_COUNT (1)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="comment">/* @brief P-Flash block size. */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_SIZE (524288)</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="comment">/* @brief P-Flash sector size. */</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_SECTOR_SIZE (4096)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="comment">/* @brief P-Flash write unit size. */</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_WRITE_UNIT_SIZE (8)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="comment">/* @brief P-Flash data path width. */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_DATA_PATH_WIDTH (16)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="comment">/* @brief P-Flash block swap feature. */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PFLASH_BLOCK_SWAP (0)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="comment">/* @brief Has FlexNVM memory. */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_FLEX_NVM (1)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="comment">/* @brief FlexNVM block count. */</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_COUNT (1)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="comment">/* @brief FlexNVM block size. */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SIZE (131072)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="comment">/* @brief FlexNVM sector size. */</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SECTOR_SIZE (4096)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="comment">/* @brief FlexNVM write unit size. */</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_WRITE_UNIT_SIZE (8)</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="comment">/* @brief FlexNVM data path width. */</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_BLOCK_DATA_PATH_WIDTH (16)</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="comment">/* @brief FlexNVM start address. (Valid only if FlexNVM is available.) */</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_START_ADDRESS (0x10000000)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="comment">/* @brief Has FlexRAM memory. */</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_FLEX_RAM (1)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="comment">/* @brief FlexRAM size. */</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_RAM_SIZE (4096)</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="comment">/* @brief FlexRAM start address. (Valid only if FlexRAM is available.) */</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_RAM_START_ADDRESS (0x14000000)</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="comment">/* @brief Has 0x00 Read 1s Block command. */</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_READ_1S_BLOCK_CMD (0)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="comment">/* @brief Has 0x01 Read 1s Section command. */</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_READ_1S_SECTION_CMD (1)</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="comment">/* @brief Has 0x02 Program Check command. */</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_CHECK_CMD (1)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="comment">/* @brief Has 0x03 Read Resource command. */</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_READ_RESOURCE_CMD (1)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="comment">/* @brief Has 0x06 Program Longword command. */</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_LONGWORD_CMD (0)</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">/* @brief Has 0x07 Program Phrase command. */</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_PHRASE_CMD (1)</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="comment">/* @brief Has 0x08 Erase Flash Block command. */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_ERASE_FLASH_BLOCK_CMD (0)</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="comment">/* @brief Has 0x09 Erase Flash Sector command. */</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_ERASE_FLASH_SECTOR_CMD (1)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="comment">/* @brief Has 0x0B Program Section command. */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_SECTION_CMD (1)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="comment">/* @brief Has 0x40 Read 1s All Blocks command. */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_READ_1S_ALL_BLOCKS_CMD (0)</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="comment">/* @brief Has 0x41 Read Once command. */</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_READ_ONCE_CMD (1)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="comment">/* @brief Has 0x43 Program Once command. */</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_ONCE_CMD (1)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="comment">/* @brief Has 0x44 Erase All Blocks command. */</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_ERASE_ALL_BLOCKS_CMD (0)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="comment">/* @brief Has 0x45 Verify Backdoor Access Key command. */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD (1)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="comment">/* @brief Has 0x46 Swap Control command. */</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_SWAP_CONTROL_CMD (0)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="comment">/* @brief Has 0x80 Program Partition command. */</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_PARTITION_CMD (1)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="comment">/* @brief Has 0x81 Set FlexRAM Function command. */</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_SET_FLEXRAM_FUNCTION_CMD (1)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="comment">/* @brief P-Flash Erase/Read 1st all block command address alignment. */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_CMD_ADDRESS_ALIGMENT (16)</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="comment">/* @brief P-Flash Erase sector command address alignment. */</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_SECTOR_CMD_ADDRESS_ALIGMENT (16)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="comment">/* @brief P-Flash Rrogram/Verify section command address alignment. */</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_SECTION_CMD_ADDRESS_ALIGMENT (16)</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="comment">/* @brief P-Flash Read resource command address alignment. */</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_RESOURCE_CMD_ADDRESS_ALIGMENT (8)</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="comment">/* @brief P-Flash Program check command address alignment. */</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_CHECK_CMD_ADDRESS_ALIGMENT (4)</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="comment">/* @brief P-Flash Program check command address alignment. */</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT (0)</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="comment">/* @brief FlexNVM Erase/Read 1st all block command address alignment. */</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_CMD_ADDRESS_ALIGMENT (16)</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="comment">/* @brief FlexNVM Erase sector command address alignment. */</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_SECTOR_CMD_ADDRESS_ALIGMENT (16)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="comment">/* @brief FlexNVM Rrogram/Verify section command address alignment. */</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_SECTION_CMD_ADDRESS_ALIGMENT (16)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="comment">/* @brief FlexNVM Read resource command address alignment. */</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_RESOURCE_CMD_ADDRESS_ALIGMENT (8)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="comment">/* @brief FlexNVM Program check command address alignment. */</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_CHECK_CMD_ADDRESS_ALIGMENT (4)</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0000 (0x00020000)</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0001 (0xFFFFFFFF)</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0010 (0x0001C000)</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0011 (0x00018000)</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0100 (0x00010000)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0101 (0x00000000)</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0110 (0xFFFFFFFF)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0111 (0xFFFFFFFF)</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1000 (0x00000000)</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1001 (0xFFFFFFFF)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1010 (0x00004000)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1011 (0x00008000)</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1100 (0x00010000)</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1101 (0x00020000)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1110 (0xFFFFFFFF)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1111 (0x00020000)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0000 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0000 (0xFFFF)</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0001 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0001 (0xFFFF)</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0010 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0010 (0x1000)</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0011 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0011 (0x0800)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0100 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0100 (0x0400)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0101 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0101 (0x0200)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0110 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0110 (0x0100)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0111 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0111 (0x0080)</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1000 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1000 (0x0040)</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1001 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1001 (0x0020)</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1010 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1010 (0xFFFF)</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1011 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1011 (0xFFFF)</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1100 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1100 (0xFFFF)</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1101 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1101 (0xFFFF)</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1110 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1110 (0xFFFF)</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1111 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1111 (0x0000)</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#elif defined(CPU_MK64FN1M0VDC12) || defined(CPU_MK64FN1M0VLL12) || defined(CPU_MK64FN1M0VLQ12) || defined(CPU_MK64FN1M0VMD12)</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="comment">/* @brief Is of type FTFA. */</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_IS_FTFA (0)</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="comment">/* @brief Is of type FTFE. */</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_IS_FTFE (1)</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="comment">/* @brief Is of type FTFL. */</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_IS_FTFL (0)</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="comment">/* @brief Has flags indicating the status of the FlexRAM (register bits FCNFG[EEERDY], FCNFG[RAMRDY] and FCNFG[PFLSH]). */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_FLEX_RAM_FLAGS (1)</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="comment">/* @brief Has program flash swapping status flag (register bit FCNFG[SWAP]). */</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PFLASH_SWAPPING_STATUS_FLAG (1)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="comment">/* @brief Has EEPROM region protection (register FEPROT). */</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_EEROM_REGION_PROTECTION (1)</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="comment">/* @brief Has data flash region protection (register FDPROT). */</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_DATA_FLASH_REGION_PROTECTION (1)</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="comment">/* @brief Has flash access control (registers XACCHn, SACCHn, where n is a number, FACSS and FACSN). */</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_ACCESS_CONTROL (0)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="comment">/* @brief Has flash cache control in FMC module. */</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_FMC_FLASH_CACHE_CONTROLS (1)</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="comment">/* @brief Has flash cache control in MCM module. */</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_MCM_FLASH_CACHE_CONTROLS (0)</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="comment">/* @brief P-Flash block count. */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_COUNT (2)</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="comment">/* @brief P-Flash block size. */</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_SIZE (524288)</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="comment">/* @brief P-Flash sector size. */</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_SECTOR_SIZE (4096)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="comment">/* @brief P-Flash write unit size. */</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_WRITE_UNIT_SIZE (8)</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="comment">/* @brief P-Flash data path width. */</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_DATA_PATH_WIDTH (16)</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="comment">/* @brief P-Flash block swap feature. */</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PFLASH_BLOCK_SWAP (1)</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="comment">/* @brief Has FlexNVM memory. */</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_FLEX_NVM (0)</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="comment">/* @brief FlexNVM block count. */</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_COUNT (0)</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="comment">/* @brief FlexNVM block size. */</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SIZE (0)</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="comment">/* @brief FlexNVM sector size. */</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_SECTOR_SIZE (0)</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="comment">/* @brief FlexNVM write unit size. */</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_WRITE_UNIT_SIZE (0)</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="comment">/* @brief FlexNVM data path width. */</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_BLOCK_DATA_PATH_WIDTH (0)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="comment">/* @brief FlexNVM start address. (Valid only if FlexNVM is available.) */</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_START_ADDRESS (0x00000000)</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="comment">/* @brief Has FlexRAM memory. */</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_FLEX_RAM (1)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="comment">/* @brief FlexRAM size. */</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_RAM_SIZE (4096)</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="comment">/* @brief FlexRAM start address. (Valid only if FlexRAM is available.) */</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_RAM_START_ADDRESS (0x14000000)</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <span class="comment">/* @brief Has 0x00 Read 1s Block command. */</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_READ_1S_BLOCK_CMD (1)</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="comment">/* @brief Has 0x01 Read 1s Section command. */</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_READ_1S_SECTION_CMD (1)</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="comment">/* @brief Has 0x02 Program Check command. */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_CHECK_CMD (1)</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="comment">/* @brief Has 0x03 Read Resource command. */</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_READ_RESOURCE_CMD (1)</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="comment">/* @brief Has 0x06 Program Longword command. */</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_LONGWORD_CMD (0)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="comment">/* @brief Has 0x07 Program Phrase command. */</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_PHRASE_CMD (1)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="comment">/* @brief Has 0x08 Erase Flash Block command. */</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_ERASE_FLASH_BLOCK_CMD (1)</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="comment">/* @brief Has 0x09 Erase Flash Sector command. */</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_ERASE_FLASH_SECTOR_CMD (1)</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="comment">/* @brief Has 0x0B Program Section command. */</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_SECTION_CMD (1)</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="comment">/* @brief Has 0x40 Read 1s All Blocks command. */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_READ_1S_ALL_BLOCKS_CMD (1)</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <span class="comment">/* @brief Has 0x41 Read Once command. */</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_READ_ONCE_CMD (1)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="comment">/* @brief Has 0x43 Program Once command. */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_ONCE_CMD (1)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="comment">/* @brief Has 0x44 Erase All Blocks command. */</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_ERASE_ALL_BLOCKS_CMD (1)</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="comment">/* @brief Has 0x45 Verify Backdoor Access Key command. */</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD (1)</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="comment">/* @brief Has 0x46 Swap Control command. */</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_SWAP_CONTROL_CMD (1)</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="comment">/* @brief Has 0x80 Program Partition command. */</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_PROGRAM_PARTITION_CMD (0)</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="comment">/* @brief Has 0x81 Set FlexRAM Function command. */</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_HAS_SET_FLEXRAM_FUNCTION_CMD (0)</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="comment">/* @brief P-Flash Erase/Read 1st all block command address alignment. */</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_BLOCK_CMD_ADDRESS_ALIGMENT (16)</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="comment">/* @brief P-Flash Erase sector command address alignment. */</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_SECTOR_CMD_ADDRESS_ALIGMENT (16)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="comment">/* @brief P-Flash Rrogram/Verify section command address alignment. */</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_SECTION_CMD_ADDRESS_ALIGMENT (16)</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="comment">/* @brief P-Flash Read resource command address alignment. */</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_RESOURCE_CMD_ADDRESS_ALIGMENT (8)</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="comment">/* @brief P-Flash Program check command address alignment. */</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_CHECK_CMD_ADDRESS_ALIGMENT (4)</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="comment">/* @brief P-Flash Program check command address alignment. */</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_PFLASH_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT (16)</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <span class="comment">/* @brief FlexNVM Erase/Read 1st all block command address alignment. */</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_BLOCK_CMD_ADDRESS_ALIGMENT (0)</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="comment">/* @brief FlexNVM Erase sector command address alignment. */</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_SECTOR_CMD_ADDRESS_ALIGMENT (0)</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="comment">/* @brief FlexNVM Rrogram/Verify section command address alignment. */</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_SECTION_CMD_ADDRESS_ALIGMENT (0)</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="comment">/* @brief FlexNVM Read resource command address alignment. */</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_RESOURCE_CMD_ADDRESS_ALIGMENT (0)</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="comment">/* @brief FlexNVM Program check command address alignment. */</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_CHECK_CMD_ADDRESS_ALIGMENT (0)</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0000 (0xFFFFFFFF)</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0001 (0xFFFFFFFF)</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0010 (0xFFFFFFFF)</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0011 (0xFFFFFFFF)</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0100 (0xFFFFFFFF)</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0101 (0xFFFFFFFF)</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0110 (0xFFFFFFFF)</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 0111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_0111 (0xFFFFFFFF)</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1000 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1000 (0xFFFFFFFF)</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1001 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1001 (0xFFFFFFFF)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1010 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1010 (0xFFFFFFFF)</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1011 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1011 (0xFFFFFFFF)</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1100 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1100 (0xFFFFFFFF)</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1101 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1101 (0xFFFFFFFF)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1110 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1110 (0xFFFFFFFF)</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="comment">/* @brief FlexNVM partition code 1111 mapping to data flash size in bytes (0xFFFFFFFF = reserved). */</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_DFLASH_SIZE_FOR_DEPART_1111 (0xFFFFFFFF)</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0000 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0000 (0xFFFF)</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0001 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0001 (0xFFFF)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0010 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0010 (0x1000)</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0011 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0011 (0x0800)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0100 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0100 (0x0400)</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0101 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0101 (0x0200)</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0110 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0110 (0x0100)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 0111 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_0111 (0x0080)</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1000 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1000 (0x0040)</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1001 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1001 (0x0020)</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1010 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1010 (0xFFFF)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1011 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1011 (0xFFFF)</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1100 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1100 (0xFFFF)</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1101 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1101 (0xFFFF)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1110 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1110 (0xFFFF)</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <span class="comment">/* @brief Emulated eeprom size code 1111 mapping to emulated eeprom size in bytes (0xFFFF = reserved). */</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_FLASH_FLEX_NVM_EEPROM_SIZE_FOR_EEESIZE_1111 (0x0000)</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">/* @brief Bus clock is the source clock for the module. */</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FTM_BUS_CLOCK (1)</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/* @brief Number of channels. */</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FTM_CHANNEL_COUNT (8)</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FTM_CHANNEL_COUNTx { 8, 2, 2, 8 }</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">/* @brief Has counter reset by the selected input capture event (register bits C0SC[ICRST], C1SC[ICRST], ...). */</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FTM_HAS_COUNTER_RESET_BY_CAPTURE_EVENT (0)</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">/* @brief Fast peripheral clock is the source clock for the module. */</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define FSL_FEATURE_FTM_FAST_CLOCK (0)</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">/* @brief Has System Management Bus support (registers SMB, A2, SLTL and SLTH). */</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define FSL_FEATURE_I2C_HAS_SMBUS (1)</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">/* @brief Maximum supported baud rate in kilobit per second. */</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define FSL_FEATURE_I2C_MAX_BAUD_KBPS (400)</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">/* @brief Is affected by errata with ID 6070 (repeat start cannot be generated if the F[MULT] bit field is set to a non-zero value). */</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define FSL_FEATURE_I2C_HAS_ERRATA_6070 (0)</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">/* @brief Has DMA support (register bit C1[DMAEN]). */</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define FSL_FEATURE_I2C_HAS_DMA_SUPPORT (1)</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">/* @brief Has I2C bus start and stop detection (register bits FLT[SSIE], FLT[STARTF] and FLT[STOPF]). */</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define FSL_FEATURE_I2C_HAS_START_STOP_DETECT (1)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">/* @brief Has I2C bus stop detection (register bits FLT[STOPIE] and FLT[STOPF]). */</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define FSL_FEATURE_I2C_HAS_STOP_DETECT (0)</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">/* @brief Has I2C bus stop hold off (register bit FLT[SHEN]). */</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define FSL_FEATURE_I2C_HAS_STOP_HOLD_OFF (1)</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">/* @brief Maximum width of the glitch filter in number of bus clocks. */</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define FSL_FEATURE_I2C_MAX_GLITCH_FILTER_WIDTH (15)</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/* @brief Has control of the drive capability of the I2C pins. */</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define FSL_FEATURE_I2C_HAS_HIGH_DRIVE_SELECTION (1)</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">/* @brief Has double buffering support (register S2). */</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define FSL_FEATURE_I2C_HAS_DOUBLE_BUFFERING (0)</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">/* @brief Receive/transmit FIFO size in item count (register bit fields TCSR[FRDE], TCSR[FRIE], TCSR[FRF], TCR1[TFW], RCSR[FRDE], RCSR[FRIE], RCSR[FRF], RCR1[RFW], registers TFRn, RFRn). */</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SAI_FIFO_COUNT (8)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">/* @brief Receive/transmit channel number (register bit fields TCR3[TCE], RCR3[RCE], registers TDRn and RDRn). */</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SAI_CHANNEL_COUNT (2)</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">/* @brief Maximum words per frame (register bit fields TCR3[WDFL], TCR4[FRSZ], TMR[TWM], RCR3[WDFL], RCR4[FRSZ], RMR[RWM]). */</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SAI_MAX_WORDS_PER_FRAME (32)</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">/* @brief Has support of combining multiple data channel FIFOs into single channel FIFO (register bit fields TCR3[CFR], TCR4[FCOMB], TFR0[WCP], TFR1[WCP], RCR3[CFR], RCR4[FCOMB], RFR0[RCP], RFR1[RCP]). */</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SAI_HAS_FIFO_COMBINE_MODE (0)</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">/* @brief Has packing of 8-bit and 16-bit data into each 32-bit FIFO word (register bit fields TCR4[FPACK], RCR4[FPACK]). */</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SAI_HAS_FIFO_PACKING (0)</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">/* @brief Configures when the SAI will continue transmitting after a FIFO error has been detected (register bit fields TCR4[FCONT], RCR4[FCONT]). */</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR (0)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">/* @brief Configures if the frame sync is generated internally, a frame sync is only generated when the FIFO warning flag is clear or continuously (register bit fields TCR4[ONDEM], RCR4[ONDEM]). */</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SAI_HAS_ON_DEMAND_MODE (0)</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/* @brief Simplified bit clock source and asynchronous/synchronous mode selection (register bit fields TCR2[CLKMODE], RCR2[CLKMODE]), in comparison with the exclusively implemented TCR2[SYNC,BCS,BCI,MSEL], RCR2[SYNC,BCS,BCI,MSEL]. */</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SAI_HAS_CLOCKING_MODE (0)</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">/* @brief Has register for configuration of the MCLK divide ratio (register bit fields MDR[FRACT], MDR[DIVIDE]). */</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SAI_HAS_MCLKDIV_REGISTER (1)</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/* @brief Ihe interrupt source number */</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SAI_INT_SOURCE_NUM (2)</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/* @brief Maximum number of pins (maximal index plus one) connected to LLWU device. */</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN (16)</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">/* @brief Has pins 8-15 connected to LLWU device. */</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_EXTERNAL_PIN_GROUP2 (1)</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">/* @brief Maximum number of internal modules connected to LLWU device. */</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE (8)</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">/* @brief Number of digital filters. */</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_PIN_FILTER (2)</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">/* @brief Has MF5 register. */</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_MF (0)</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">/* @brief Has possibility to enable reset in low leakage power mode and enable digital filter for RESET pin (register LLWU_RST). */</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_RESET_ENABLE (1)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">/* @brief Has external pin 0 connected to LLWU device. */</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN0 (1)</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN0_GPIO_IDX (GPIOE_IDX)</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN0_GPIO_PIN (1)</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">/* @brief Has external pin 1 connected to LLWU device. */</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN1 (1)</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN1_GPIO_IDX (GPIOE_IDX)</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN1_GPIO_PIN (2)</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/* @brief Has external pin 2 connected to LLWU device. */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN2 (1)</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN2_GPIO_IDX (GPIOE_IDX)</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN2_GPIO_PIN (4)</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">/* @brief Has external pin 3 connected to LLWU device. */</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN3 (1)</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN3_GPIO_IDX (GPIOA_IDX)</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN3_GPIO_PIN (4)</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">/* @brief Has external pin 4 connected to LLWU device. */</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN4 (1)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN4_GPIO_IDX (GPIOA_IDX)</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN4_GPIO_PIN (13)</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">/* @brief Has external pin 5 connected to LLWU device. */</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN5 (1)</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN5_GPIO_IDX (GPIOB_IDX)</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN5_GPIO_PIN (0)</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">/* @brief Has external pin 6 connected to LLWU device. */</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN6 (1)</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN6_GPIO_IDX (GPIOC_IDX)</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN6_GPIO_PIN (1)</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/* @brief Has external pin 7 connected to LLWU device. */</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN7 (1)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN7_GPIO_IDX (GPIOC_IDX)</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN7_GPIO_PIN (3)</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">/* @brief Has external pin 8 connected to LLWU device. */</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN8 (1)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN8_GPIO_IDX (GPIOC_IDX)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN8_GPIO_PIN (4)</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/* @brief Has external pin 9 connected to LLWU device. */</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN9 (1)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN9_GPIO_IDX (GPIOC_IDX)</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN9_GPIO_PIN (5)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">/* @brief Has external pin 10 connected to LLWU device. */</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN10 (1)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN10_GPIO_IDX (GPIOC_IDX)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN10_GPIO_PIN (6)</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/* @brief Has external pin 11 connected to LLWU device. */</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN11 (1)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN11_GPIO_IDX (GPIOC_IDX)</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN11_GPIO_PIN (11)</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">/* @brief Has external pin 12 connected to LLWU device. */</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN12 (1)</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN12_GPIO_IDX (GPIOD_IDX)</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN12_GPIO_PIN (0)</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">/* @brief Has external pin 13 connected to LLWU device. */</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN13 (1)</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN13_GPIO_IDX (GPIOD_IDX)</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN13_GPIO_PIN (2)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">/* @brief Has external pin 14 connected to LLWU device. */</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN14 (1)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN14_GPIO_IDX (GPIOD_IDX)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN14_GPIO_PIN (4)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/* @brief Has external pin 15 connected to LLWU device. */</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN15 (1)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN15_GPIO_IDX (GPIOD_IDX)</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN15_GPIO_PIN (6)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">/* @brief Has external pin 16 connected to LLWU device. */</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN16 (0)</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN16_GPIO_IDX (0)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN16_GPIO_PIN (0)</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">/* @brief Has external pin 17 connected to LLWU device. */</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN17 (0)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN17_GPIO_IDX (0)</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN17_GPIO_PIN (0)</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/* @brief Has external pin 18 connected to LLWU device. */</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN18 (0)</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN18_GPIO_IDX (0)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN18_GPIO_PIN (0)</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">/* @brief Has external pin 19 connected to LLWU device. */</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN19 (0)</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN19_GPIO_IDX (0)</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN19_GPIO_PIN (0)</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* @brief Has external pin 20 connected to LLWU device. */</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN20 (0)</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN20_GPIO_IDX (0)</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN20_GPIO_PIN (0)</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">/* @brief Has external pin 21 connected to LLWU device. */</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN21 (0)</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN21_GPIO_IDX (0)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN21_GPIO_PIN (0)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">/* @brief Has external pin 22 connected to LLWU device. */</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN22 (0)</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN22_GPIO_IDX (0)</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN22_GPIO_PIN (0)</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/* @brief Has external pin 23 connected to LLWU device. */</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN23 (0)</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN23_GPIO_IDX (0)</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN23_GPIO_PIN (0)</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">/* @brief Has external pin 24 connected to LLWU device. */</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN24 (0)</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN24_GPIO_IDX (0)</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN24_GPIO_PIN (0)</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">/* @brief Has external pin 25 connected to LLWU device. */</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN25 (0)</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN25_GPIO_IDX (0)</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN25_GPIO_PIN (0)</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">/* @brief Has external pin 26 connected to LLWU device. */</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN26 (0)</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN26_GPIO_IDX (0)</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN26_GPIO_PIN (0)</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">/* @brief Has external pin 27 connected to LLWU device. */</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN27 (0)</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN27_GPIO_IDX (0)</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN27_GPIO_PIN (0)</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">/* @brief Has external pin 28 connected to LLWU device. */</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN28 (0)</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN28_GPIO_IDX (0)</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN28_GPIO_PIN (0)</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">/* @brief Has external pin 29 connected to LLWU device. */</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN29 (0)</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN29_GPIO_IDX (0)</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN29_GPIO_PIN (0)</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">/* @brief Has external pin 30 connected to LLWU device. */</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN30 (0)</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN30_GPIO_IDX (0)</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN30_GPIO_PIN (0)</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">/* @brief Has external pin 31 connected to LLWU device. */</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_EXTERNAL_PIN31 (0)</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">/* @brief Index of port of external pin. */</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN31_GPIO_IDX (0)</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">/* @brief Number of external pin port on specified port. */</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_PIN31_GPIO_PIN (0)</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">/* @brief Has internal module 0 connected to LLWU device. */</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE0 (1)</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">/* @brief Has internal module 1 connected to LLWU device. */</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE1 (1)</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">/* @brief Has internal module 2 connected to LLWU device. */</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE2 (1)</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">/* @brief Has internal module 3 connected to LLWU device. */</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE3 (1)</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">/* @brief Has internal module 4 connected to LLWU device. */</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE4 (0)</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">/* @brief Has internal module 5 connected to LLWU device. */</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE5 (1)</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">/* @brief Has internal module 6 connected to LLWU device. */</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE6 (0)</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">/* @brief Has internal module 7 connected to LLWU device. */</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define FSL_FEATURE_LLWU_HAS_INTERNAL_MODULE7 (1)</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">/* @brief PRDIV base value (divider of register bit field [PRDIV] zero value). */</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_PLL_PRDIV_BASE (1)</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">/* @brief Maximum PLL external reference divider value (max. value of register bit field C5[PRVDIV]). */</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_PLL_PRDIV_MAX (24)</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/* @brief VCO divider base value (multiply factor of register bit field C6[VDIV] zero value). */</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_PLL_VDIV_BASE (24)</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">/* @brief PLL reference clock low range. OSCCLK/PLL_R. */</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_PLL_REF_MIN (2000000)</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">/* @brief PLL reference clock high range. OSCCLK/PLL_R. */</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_PLL_REF_MAX (4000000)</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/* @brief The PLL clock is divided by 2 before VCO divider. */</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_PLL_INTERNAL_DIV (0)</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">/* @brief FRDIV supports 1280. */</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_FRDIV_SUPPORT_1280 (1)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/* @brief FRDIV supports 1536. */</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_FRDIV_SUPPORT_1536 (1)</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">/* @brief Is PLL clock divided by 2 before MCG PLL/FLL clock selection in the SIM module. */</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_PLL_EXTRA_DIV (0)</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">/* @brief Has 32kHz RTC external reference clock (register bits C8[LOCS1], C8[CME1], C8[LOCRE1] and RTC module are present). */</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_RTC_32K (1)</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">/* @brief Has PLL1 external reference clock (registers C10, C11, C12, S2). */</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_PLL1 (0)</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/* @brief Has 48MHz internal oscillator. */</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_IRC_48M (1)</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">/* @brief Has OSC1 external oscillator (registers C10, C11, C12, S2). */</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_OSC1 (0)</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/* @brief Has fast internal reference clock fine trim (register bit C2[FCFTRIM]). */</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_FCFTRIM (1)</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">/* @brief Has PLL loss of lock reset (register bit C8[LOLRE]). */</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_LOLRE (1)</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">/* @brief Has MCG OSC clock selection (register bit C7[OSCSEL]). */</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_USE_OSCSEL (1)</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">/* @brief Has PLL external reference selection (register bits C5[PLLREFSEL0] and C11[PLLREFSEL1]). */</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_USE_PLLREFSEL (0)</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/* @brief TBD */</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_USE_SYSTEM_CLOCK (0)</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">/* @brief Has phase-locked loop (PLL) (register C5 and bits C6[VDIV], C6[PLLS], C6[LOLIE0], S[PLLST], S[LOCK0], S[LOLS]). */</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_PLL (1)</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">/* @brief Has phase-locked loop (PLL) PRDIV (register C5[PRDIV]. */</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_PLL_PRDIV (1)</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">/* @brief Has phase-locked loop (PLL) VDIV (register C6[VDIV]. */</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_PLL_VDIV (1)</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">/* @brief PLL/OSC related register bit fields have PLL/OSC index in their name. */</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_PLL_OSC_INDEX (0)</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/* @brief Has frequency-locked loop (FLL) (register ATCVH, ATCVL and bits C1[IREFS], C1[FRDIV]). */</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_FLL (1)</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">/* @brief Has PLL external to MCG (C9[PLL_CME], C9[PLL_LOCRE], C9[EXT_PLL_LOCS]). */</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_EXTERNAL_PLL (0)</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">/* @brief Has crystal oscillator or external reference clock low power controls (register bits C2[HGO], C2[RANGE]). */</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_EXT_REF_LOW_POWER_CONTROL (1)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">/* @brief Has PLL/FLL selection as MCG output (register bit C6[PLLS]). */</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_PLL_FLL_SELECTION (1)</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">/* @brief Has PLL output selection (PLL0/PLL1, PLL/external PLL) (register bit C11[PLLCS]). */</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_PLL_OUTPUT_SELECTION (0)</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">/* @brief Has automatic trim machine (registers ATCVH, ATCVL and bits SC[ATMF], SC[ATMS], SC[ATME]). */</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_AUTO_TRIM_MACHINE (1)</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">/* @brief Has external clock monitor (register bit C6[CME]). */</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_EXTERNAL_CLOCK_MONITOR (1)</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">/* @brief Has low frequency internal reference clock (IRC) (registers LTRIMRNG, LFRIM, LSTRIM and bit MC[LIRC_DIV2]). */</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_LOW_FREQ_IRC (0)</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">/* @brief Has high frequency internal reference clock (IRC) (registers HCTRIM, HTTRIM, HFTRIM and bit MC[HIRCEN]). */</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MCG_HAS_HIGH_FREQ_IRC (0)</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">/* @brief Specifies number of descriptors available. */</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MPU_DESCRIPTOR_COUNT (12)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">/* @brief Has process identifier support. */</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MPU_HAS_PROCESS_IDENTIFIER (1)</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">/* @brief Has master 0. */</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MPU_HAS_MASTER0 (1)</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">/* @brief Has master 1. */</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MPU_HAS_MASTER1 (1)</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">/* @brief Has master 2. */</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MPU_HAS_MASTER2 (1)</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">/* @brief Has master 3. */</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MPU_HAS_MASTER3 (1)</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">/* @brief Has master 4. */</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MPU_HAS_MASTER4 (1)</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">/* @brief Has master 5. */</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MPU_HAS_MASTER5 (1)</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">/* @brief Has master 6. */</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MPU_HAS_MASTER6 (0)</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">/* @brief Has master 7. */</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define FSL_FEATURE_MPU_HAS_MASTER7 (0)</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">/* @brief Lowest interrupt request number. */</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define FSL_FEATURE_INTERRUPT_IRQ_MIN (-14)</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">/* @brief Highest interrupt request number. */</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define FSL_FEATURE_INTERRUPT_IRQ_MAX (85)</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">/* @brief Has OSC1 external oscillator. */</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define FSL_FEATURE_OSC_HAS_OSC1 (0)</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">/* @brief Has OSC0 external oscillator. */</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define FSL_FEATURE_OSC_HAS_OSC0 (0)</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">/* @brief Has OSC external oscillator (without index). */</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define FSL_FEATURE_OSC_HAS_OSC (1)</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">/* @brief Number of OSC external oscillators. */</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define FSL_FEATURE_OSC_OSC_COUNT (1)</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">/* @brief Has external reference clock divider (register bit field DIV[ERPS]). */</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define FSL_FEATURE_OSC_HAS_EXT_REF_CLOCK_DIVIDER (0)</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">/* @brief Define the count of supporting ADC pre-trigger for each channel. */</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PDB_ADC_PRE_CHANNEL_COUNT (2)</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">/* @brief Has DAC support. */</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PDB_HAS_DAC (1)</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">/* @brief Number of channels (related to number of registers LDVALn, CVALn, TCTRLn, TFLGn). */</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PIT_TIMER_COUNT (4)</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">/* @brief Has lifetime timer (related to existence of registers LTMR64L and LTMR64H). */</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PIT_HAS_LIFETIME_TIMER (0)</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">/* @brief Has chain mode (related to existence of register bit field TCTRLn[CHN]). */</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PIT_HAS_CHAIN_MODE (1)</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">/* @brief Has shared interrupt handler (has not individual interrupt handler for each channel). */</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PIT_HAS_SHARED_IRQ_HANDLER (0)</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">/* @brief Has Bandgap Enable In VLPx Operation support. */</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PMC_HAS_BGEN (1)</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">/* @brief Has Bandgap Buffer Drive Select. */</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PMC_HAS_BGBDS (0)</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">/* @brief Has control lock (register bit PCR[LK]). */</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_PIN_CONTROL_LOCK (1)</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">/* @brief Has open drain control (register bit PCR[ODE]). */</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_OPEN_DRAIN (1)</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">/* @brief Has digital filter (registers DFER, DFCR and DFWR). */</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_DIGITAL_FILTER (1)</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">/* @brief Has DMA request (register bit field PCR[IRQC] values). */</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_DMA_REQUEST (1)</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">/* @brief Has pull resistor selection available. */</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_PULL_SELECTION (1)</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">/* @brief Has pull resistor enable (register bit PCR[PE]). */</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_PULL_ENABLE (1)</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">/* @brief Has slew rate control (register bit PCR[SRE]). */</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_SLEW_RATE (1)</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">/* @brief Has passive filter (register bit field PCR[PFE]). */</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_PASSIVE_FILTER (1)</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">/* @brief Has drive strength control (register bit PCR[DSE]). */</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH (1)</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">/* @brief Has separate drive strength register (HDRVE). */</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH_REGISTER (0)</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">/* @brief Has glitch filter (register IOFLT). */</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define FSL_FEATURE_PORT_HAS_GLITCH_FILTER (0)</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">/* @brief Has fast (single cycle) access capability via a dedicated memory region. */</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define FSL_FEATURE_GPIO_HAS_FAST_GPIO (0)</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">/* @brief Has port input disable register (PIDR). */</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define FSL_FEATURE_GPIO_HAS_INPUT_DISABLE (0)</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">/* @brief Has dedicated interrupt vector. */</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define FSL_FEATURE_GPIO_HAS_INTERRUPT_VECTOR (1)</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">/* @brief Has Loss-of-Lock Reset support. */</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define FSL_FEATURE_RCM_HAS_LOL (1)</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">/* @brief Has Loss-of-Clock Reset support. */</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define FSL_FEATURE_RCM_HAS_LOC (1)</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">/* @brief Has JTAG generated Reset support. */</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define FSL_FEATURE_RCM_HAS_JTAG (1)</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">/* @brief Has EzPort generated Reset support. */</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define FSL_FEATURE_RCM_HAS_EZPORT (1)</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">/* @brief Has bit-field indicating EZP_MS_B pin state during last reset. */</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define FSL_FEATURE_RCM_HAS_EZPMS (1)</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">/* @brief Has boot ROM configuration, MR[BOOTROM], FM[FORCEROM] */</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define FSL_FEATURE_RCM_HAS_BOOTROM (0)</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">/* @brief Has sticky system reset status register RCM_SSRS0 and RCM_SSRS1. */</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define FSL_FEATURE_RCM_HAS_SSRS (0)</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#if defined(CPU_MK64FX512VDC12) || defined(CPU_MK64FN1M0VDC12) || defined(CPU_MK64FX512VLL12) || defined(CPU_MK64FN1M0VLL12) || \</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">    defined(CPU_MK64FX512VLQ12) || defined(CPU_MK64FN1M0VLQ12)</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <span class="comment">/* @brief Has wakeup pin (bit field CR[WPS]). */</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_RTC_HAS_WAKEUP_PIN (1)</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    <span class="comment">/* @brief Has low power features (registers MER, MCLR and MCHR). */</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_RTC_HAS_MONOTONIC (0)</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <span class="comment">/* @brief Has read/write access control (registers WAR and RAR). */</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_RTC_HAS_ACCESS_CONTROL (1)</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <span class="comment">/* @brief Has security features (registers TTSR, MER, MCLR and MCHR). */</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_RTC_HAS_SECURITY (1)</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#elif defined(CPU_MK64FX512VMD12) || defined(CPU_MK64FN1M0VMD12)</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <span class="comment">/* @brief Has wakeup pin (bit field CR[WPS]). */</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_RTC_HAS_WAKEUP_PIN (1)</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    <span class="comment">/* @brief Has low power features (registers MER, MCLR and MCHR). */</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_RTC_HAS_MONOTONIC (0)</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    <span class="comment">/* @brief Has read/write access control (registers WAR and RAR). */</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_RTC_HAS_ACCESS_CONTROL (1)</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <span class="comment">/* @brief Has security features (registers TTSR, MER, MCLR and MCHR). */</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">    #define FSL_FEATURE_RTC_HAS_SECURITY (0)</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/* @brief Has external DMA support (register bit VENDOR[EXTDMAEN]). */</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SDHC_HAS_EXTERNAL_DMA_SUPPORT (1)</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">/* @brief Has support of 3.0V voltage (register bit HTCAPBLT[VS30]). */</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SDHC_HAS_V300_SUPPORT (0)</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">/* @brief Has support of 1.8V voltage (register bit HTCAPBLT[VS18]). */</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SDHC_HAS_V180_SUPPORT (0)</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">/* @brief Has USB FS divider. */</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_USBFS_USE_SPECIAL_DIVIDER (0)</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">/* @brief Is PLL clock divided by 2 before MCG PLL/FLL clock selection. */</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_PLLCLK_USE_SPECIAL_DIVIDER (0)</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">/* @brief Has RAM size specification (register bit field SOPT1[RAMSIZE]). */</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_RAMSIZE (1)</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">/* @brief Has 32k oscillator clock output (register bit SOPT1[OSC32KOUT]). */</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_OSC32K_OUT (0)</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">/* @brief Has 32k oscillator clock selection (register bit field SOPT1[OSC32KSEL]). */</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_OSC32K_SELECTION (1)</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">/* @brief 32k oscillator clock selection width (width of register bit field SOPT1[OSC32KSEL]). */</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_OSC32K_SELECTION_WIDTH (2)</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">/* @brief Has RTC clock output selection (register bit SOPT2[RTCCLKOUTSEL]). */</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_RTC_CLOCK_OUT_SELECTION (1)</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">/* @brief Has USB voltage regulator (register bits SOPT1[USBVSTBY], SOPT1[USBSSTBY], SOPT1[USBREGEN], SOPT1CFG[URWE], SOPT1CFG[UVSWE], SOPT1CFG[USSWE]). */</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_USB_VOLTAGE_REGULATOR (1)</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">/* @brief USB has integrated PHY (register bits USBPHYCTL[USBVREGSEL], USBPHYCTL[USBVREGPD], USBPHYCTL[USB3VOUTTRG], USBPHYCTL[USBDISILIM], SOPT2[USBSLSRC], SOPT2[USBREGEN]). */</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_USB_PHY (0)</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">/* @brief Has PTD7 pad drive strength control (register bit SOPT2[PTD7PAD]). */</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_PTD7PAD (1)</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">/* @brief Has FlexBus security level selection (register bit SOPT2[FBSL]). */</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FBSL (1)</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">/* @brief Has number of FlexBus hold cycle before FlexBus can release bus (register bit SOPT6[PCR]). */</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_PCR (0)</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">/* @brief Has number of NFC hold cycle in case of FlexBus request (register bit SOPT6[MCC]). */</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_MCC (0)</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">/* @brief Has UART open drain enable (register bits UARTnODE, where n is a number, in register SOPT5). */</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_ODE (0)</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">/* @brief Number of LPUART modules (number of register bits LPUARTn, where n is a number, in register SCGC5). */</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_LPUART_COUNT (0)</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">/* @brief Number of UART modules (number of register bits UARTn, where n is a number, in register SCGC4). */</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_UART_COUNT (4)</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">/* @brief Has UART0 open drain enable (register bit SOPT5[UART0ODE]). */</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_UART0_ODE (0)</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">/* @brief Has UART1 open drain enable (register bit SOPT5[UART1ODE]). */</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_UART1_ODE (0)</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">/* @brief Has UART2 open drain enable (register bit SOPT5[UART2ODE]). */</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_UART2_ODE (0)</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">/* @brief Has LPUART0 open drain enable (register bit SOPT5[LPUART0ODE]). */</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_LPUART0_ODE (0)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">/* @brief Has LPUART1 open drain enable (register bit SOPT5[LPUART1ODE]). */</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_LPUART1_ODE (0)</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">/* @brief Has CMT/UART pad drive strength control (register bit SOPT2[CMTUARTPAD]). */</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_CMTUARTPAD (0)</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">/* @brief Has LPUART0 transmit data source selection (register bit SOPT5[LPUART0TXSRC]). */</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_LPUART0_TX_SRC (0)</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">/* @brief Has LPUART0 receive data source selection (register bit SOPT5[LPUART0RXSRC]). */</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_LPUART0_RX_SRC (0)</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">/* @brief Has LPUART1 transmit data source selection (register bit SOPT5[LPUART1TXSRC]). */</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_LPUART1_TX_SRC (0)</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">/* @brief Has LPUART1 receive data source selection (register bit SOPT5[LPUART1RXSRC]). */</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_LPUART1_RX_SRC (0)</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">/* @brief Has UART0 transmit data source selection (register bit SOPT5[UART0TXSRC]). */</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_UART0_TX_SRC (1)</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">/* @brief UART0 transmit data source selection width (width of register bit SOPT5[UART0TXSRC]). */</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_UART0_TX_SRC_WIDTH (2)</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">/* @brief Has UART0 receive data source selection (register bit SOPT5[UART0RXSRC]). */</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_UART0_RX_SRC (1)</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">/* @brief UART0 receive data source selection width (width of register bit SOPT5[UART0RXSRC]). */</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_UART0_RX_SRC_WIDTH (2)</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">/* @brief Has UART1 transmit data source selection (register bit SOPT5[UART1TXSRC]). */</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_UART1_TX_SRC (1)</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">/* @brief Has UART1 receive data source selection (register bit SOPT5[UART1RXSRC]). */</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_UART1_RX_SRC (1)</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">/* @brief UART1 receive data source selection width (width of register bit SOPT5[UART1RXSRC]). */</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_UART1_RX_SRC_WIDTH (2)</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">/* @brief Has FTM module(s) configuration. */</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FTM (1)</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">/* @brief Number of FTM modules. */</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_FTM_COUNT (4)</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">/* @brief Number of FTM triggers with selectable source. */</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_FTM_TRIGGER_COUNT (2)</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">/* @brief Has FTM0 triggers source selection (register bits SOPT4[FTM0TRGnSRC], where n is a number). */</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FTM0_TRIGGER (1)</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">/* @brief Has FTM3 triggers source selection (register bits SOPT4[FTM3TRGnSRC], where n is a number). */</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FTM3_TRIGGER (1)</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">/* @brief Has FTM1 channel 0 input capture source selection (register bit SOPT4[FTM1CH0SRC]). */</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FTM1_CHANNELS (1)</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">/* @brief Has FTM2 channel 0 input capture source selection (register bit SOPT4[FTM2CH0SRC]). */</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FTM2_CHANNELS (1)</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">/* @brief Has FTM3 channel 0 input capture source selection (register bit SOPT4[FTM3CH0SRC]). */</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FTM3_CHANNELS (0)</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">/* @brief Has FTM2 channel 1 input capture source selection (register bit SOPT4[FTM2CH1SRC]). */</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FTM2_CHANNEL1 (0)</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">/* @brief Number of configurable FTM0 fault detection input (number of register bits SOPT4[FTM0FLTn], where n is a number starting from zero). */</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_FTM0_FAULT_COUNT (3)</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">/* @brief Number of configurable FTM1 fault detection input (number of register bits SOPT4[FTM1FLTn], where n is a number starting from zero). */</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_FTM1_FAULT_COUNT (1)</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">/* @brief Number of configurable FTM2 fault detection input (number of register bits SOPT4[FTM2FLTn], where n is a number starting from zero). */</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_FTM2_FAULT_COUNT (1)</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">/* @brief Number of configurable FTM3 fault detection input (number of register bits SOPT4[FTM3FLTn], where n is a number starting from zero). */</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_FTM3_FAULT_COUNT (1)</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">/* @brief Has FTM hardware trigger 0 software synchronization (register bit SOPT8[FTMnSYNCBIT], where n is a module instance index). */</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FTM_TRIGGER_SYNC (0)</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">/* @brief Has FTM channels output source selection (register bit SOPT8[FTMxOCHnSRC], where x is a module instance index and n is a channel index). */</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FTM_CHANNELS_OUTPUT_SRC (0)</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment">/* @brief Has TPM module(s) configuration. */</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TPM (0)</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">/* @brief The highest TPM module index. */</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_MAX_TPM_INDEX (0)</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">/* @brief Has TPM module with index 0. */</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TPM0 (0)</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">/* @brief Has TPM0 clock selection (register bit field SOPT4[TPM0CLKSEL]). */</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TPM0_CLK_SEL (0)</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">/* @brief Is TPM channels configuration in the SOPT4 (not SOPT9) register (register bits TPMnCH0SRC, TPMnCLKSEL, where n is a module instance index). */</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TPM_CHANNELS_CONFIG_IN_SOPT4_REG (0)</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">/* @brief Has TPM1 channel 0 input capture source selection (register bit field SOPT4[TPM1CH0SRC] or SOPT9[TPM1CH0SRC]). */</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TPM1_CH0_SRC_SELECTION (0)</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">/* @brief Has TPM1 clock selection (register bit field SOPT4[TPM1CLKSEL]). */</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TPM1_CLK_SEL (0)</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">/* @brief TPM1 channel 0 input capture source selection width (width of register bit field SOPT4[TPM1CH0SRC] or SOPT9[TPM1CH0SRC]). */</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_TPM1_CH0_SRC_SELECTION_WIDTH (0)</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">/* @brief Has TPM2 channel 0 input capture source selection (register bit field SOPT4[TPM2CH0SRC]). */</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TPM2_CH0_SRC_SELECTION (0)</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment">/* @brief Has TPM2 clock selection (register bit field SOPT4[TPM2CLKSEL]). */</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TPM2_CLK_SEL (0)</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">/* @brief Has PLL/FLL clock selection (register bit field SOPT2[PLLFLLSEL]). */</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_PLL_FLL_SELECTION (1)</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">/* @brief PLL/FLL clock selection width (width of register bit field SOPT2[PLLFLLSEL]). */</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_PLL_FLL_SELECTION_WIDTH (1)</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment">/* @brief Has NFC clock source selection (register bit SOPT2[NFCSRC]). */</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_NFCSRC (0)</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">/* @brief Has eSDHC clock source selection (register bit SOPT2[ESDHCSRC]). */</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_ESDHCSRC (0)</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">/* @brief Has SDHC clock source selection (register bit SOPT2[SDHCSRC]). */</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_SDHCSRC (1)</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">/* @brief Has LCDC clock source selection (register bits SOPT2[LCDCSRC], SOPT2[LCDC_CLKSEL]). */</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_LCDCSRC (0)</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">/* @brief Has ENET timestamp clock source selection (register bit SOPT2[TIMESRC]). */</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TIMESRC (1)</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">/* @brief Has ENET RMII clock source selection (register bit SOPT2[RMIISRC]). */</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_RMIISRC (1)</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">/* @brief Has USB clock source selection (register bit SOPT2[USBSRC]). */</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_USBSRC (1)</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">/* @brief Has USB FS clock source selection (register bit SOPT2[USBFSRC]). */</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_USBFSRC (0)</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">/* @brief Has USB HS clock source selection (register bit SOPT2[USBHSRC]). */</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_USBHSRC (0)</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">/* @brief Has LPUART clock source selection (register bit SOPT2[LPUARTSRC]). */</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_LPUARTSRC (0)</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">/* @brief Has LPUART0 clock source selection (register bit SOPT2[LPUART0SRC]). */</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_LPUART0SRC (0)</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">/* @brief Has LPUART1 clock source selection (register bit SOPT2[LPUART1SRC]). */</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_LPUART1SRC (0)</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">/* @brief Has FLEXIOSRC clock source selection (register bit SOPT2[FLEXIOSRC]). */</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_FLEXIOSRC (0)</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">/* @brief Has UART0 clock source selection (register bit SOPT2[UART0SRC]). */</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_UART0SRC (0)</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">/* @brief Has TPM clock source selection (register bit SOPT2[TPMSRC]). */</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TPMSRC (0)</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">/* @brief Has debug trace clock selection (register bit SOPT2[TRACECLKSEL]). */</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_HAS_TRACE_CLKSEL (1)</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">/* @brief Number of ADC modules (register bits SOPT7[ADCnTRGSEL], SOPT7[ADCnPRETRGSEL], SOPT7[ADCnALTTRGSEL], where n is a module instance index). */</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_OPT_ADC_COUNT (2)</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">/* @brief Has clock 2 output divider (register bit field CLKDIV1[OUTDIV2]). */</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_OUTDIV2 (1)</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">/* @brief Has clock 3 output divider (register bit field CLKDIV1[OUTDIV3]). */</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_OUTDIV3 (1)</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">/* @brief Has clock 4 output divider (register bit field CLKDIV1[OUTDIV4]). */</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_OUTDIV4 (1)</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">/* @brief Clock 4 output divider width (width of register bit field CLKDIV1[OUTDIV4]). */</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_OUTDIV4_WIDTH (4)</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment">/* @brief Has clock 5 output divider (register bit field CLKDIV1[OUTDIV5]). */</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_OUTDIV5 (0)</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment">/* @brief Has USB clock divider (register bit field CLKDIV2[USBDIV] and CLKDIV2[USBFRAC]). */</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_USBDIV (1)</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">/* @brief Has USB FS clock divider (register bit field CLKDIV2[USBFSDIV] and CLKDIV2[USBFSFRAC]). */</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_USBFSDIV (0)</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">/* @brief Has USB HS clock divider (register bit field CLKDIV2[USBHSDIV] and CLKDIV2[USBHSFRAC]). */</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_USBHSDIV (0)</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">/* @brief Has PLL/FLL clock divider (register bit field CLKDIV3[PLLFLLDIV] and CLKDIV3[PLLFLLFRAC]). */</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_PLLFLLDIV (0)</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">/* @brief Has LCDC clock divider (register bit field CLKDIV3[LCDCDIV] and CLKDIV3[LCDCFRAC]). */</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_LCDCDIV (0)</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">/* @brief Has trace clock divider (register bit field CLKDIV4[TRACEDIV] and CLKDIV4[TRACEFRAC]). */</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_TRACEDIV (0)</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">/* @brief Has NFC clock divider (register bit field CLKDIV4[NFCDIV] and CLKDIV4[NFCFRAC]). */</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_DIVIDER_HAS_NFCDIV (0)</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">/* @brief Has Kinetis family ID (register bit field SDID[FAMILYID]). */</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_SDID_HAS_FAMILYID (1)</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">/* @brief Has Kinetis family ID (register bit field SDID[FAMID]). */</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_SDID_HAS_FAMID (1)</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">/* @brief Has Kinetis sub-family ID (register bit field SDID[SUBFAMID]). */</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_SDID_HAS_SUBFAMID (1)</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">/* @brief Has Kinetis series ID (register bit field SDID[SERIESID]). */</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_SDID_HAS_SERIESID (1)</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">/* @brief Has device die ID (register bit field SDID[DIEID]). */</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_SDID_HAS_DIEID (1)</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">/* @brief Has system SRAM size specifier (register bit field SDID[SRAMSIZE]). */</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_SDID_HAS_SRAMSIZE (0)</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">/* @brief Has flash mode (register bit FCFG1[FLASHDOZE]). */</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_FLASHDOZE (1)</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">/* @brief Has flash disable (register bit FCFG1[FLASHDIS]). */</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_FLASHDIS (1)</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">/* @brief Has FTFE disable (register bit FCFG1[FTFDIS]). */</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_FTFDIS (0)</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">/* @brief Has FlexNVM size specifier (register bit field FCFG1[NVMSIZE]). */</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_NVMSIZE (1)</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">/* @brief Has EEPROM size specifier (register bit field FCFG1[EESIZE]). */</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_EESIZE (1)</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">/* @brief Has FlexNVM partition (register bit field FCFG1[DEPART]). */</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_DEPART (1)</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">/* @brief Maximum flash address block 0 address specifier (register bit field FCFG2[MAXADDR0]). */</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_MAXADDR0 (1)</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">/* @brief Maximum flash address block 1 address specifier (register bit field FCFG2[MAXADDR1]). */</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_MAXADDR1 (1)</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">/* @brief Maximum flash address block 0 or 1 address specifier (register bit field FCFG2[MAXADDR01]). */</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_MAXADDR01 (0)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">/* @brief Maximum flash address block 2 or 3 address specifier (register bit field FCFG2[MAXADDR23]). */</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_MAXADDR23 (0)</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">/* @brief Has program flash availability specifier (register bit FCFG2[PFLSH]). */</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_PFLSH (1)</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">/* @brief Has program flash swapping (register bit FCFG2[SWAPPFLSH]). */</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_FCFG_HAS_PFLSH_SWAP (0)</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">/* @brief Has miscellanious control register (register MCR). */</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_HAS_MISC_CONTROLS (0)</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">/* @brief Has COP watchdog (registers COPC and SRVCOP). */</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_HAS_COP_WATCHDOG (0)</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="comment">/* @brief Has COP watchdog stop (register bits COPC[COPSTPEN], COPC[COPDBGEN] and COPC[COPCLKSEL]). */</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_HAS_COP_STOP (0)</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment">/* @brief Has LLWU clock gate bit (e.g SIM_SCGC4). */</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SIM_HAS_SCGC_LLWU (0)</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">/* @brief Has partial stop option (register bit STOPCTRL[PSTOPO]). */</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_HAS_PSTOPO (0)</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">/* @brief Has LPO power option (register bit STOPCTRL[LPOPO]). */</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_HAS_LPOPO (0)</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">/* @brief Has POR power option (register bit STOPCTRL[PORPO] or VLLSCTRL[PORPO]). */</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_HAS_PORPO (1)</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/* @brief Has low power wakeup on interrupt (register bit PMCTRL[LPWUI]). */</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_HAS_LPWUI (1)</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">/* @brief Has LLS or VLLS mode control (register bit STOPCTRL[LLSM]). */</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_HAS_LLS_SUBMODE (0)</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">/* @brief Has VLLS mode control (register bit VLLSCTRL[VLLSM]). */</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_USE_VLLSCTRL_REG (1)</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">/* @brief Has VLLS mode control (register bit STOPCTRL[VLLSM]). */</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_USE_STOPCTRL_VLLSM (0)</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">/* @brief Has RAM partition 2 power option (register bit STOPCTRL[RAM2PO]). */</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_HAS_RAM2_POWER_OPTION (0)</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/* @brief Has high speed run mode (register bit PMPROT[AHSRUN]). */</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE (0)</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">/* @brief Has low leakage stop mode (register bit PMPROT[ALLS]). */</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_HAS_LOW_LEAKAGE_STOP_MODE (1)</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">/* @brief Has stop submode 0(state VLLS0 of register bit STOPCTRL[VLLSM]). */</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_HAS_STOP_SUBMODE0 (1)</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">/* @brief Has stop submode 2(state VLLS2 of register bit STOPCTRL[VLLSM]). */</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SMC_HAS_STOP_SUBMODE2 (1)</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">/* @brief Receive/transmit FIFO size in number of items. */</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DSPI_FIFO_SIZE (4)</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DSPI_FIFO_SIZEx { 4, 1, 1 }</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">/* @brief Maximum transfer data width in bits. */</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DSPI_MAX_DATA_WIDTH (16)</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">/* @brief Maximum number of chip select pins. (Reflects the width of register bit field PUSHR[PCS].) */</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DSPI_MAX_CHIP_SELECT_COUNT (6)</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">/* @brief Number of chip select pins. */</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DSPI_CHIP_SELECT_COUNT (6)</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">/* @brief Has chip select strobe capability on the PCS5 pin. */</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DSPI_HAS_CHIP_SELECT_STROBE (1)</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">/* @brief Has separated TXDATA and CMD FIFOs (register SREX). */</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DSPI_HAS_SEPARATE_TXDATA_CMD_FIFO (0)</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">/* @brief Has 16-bit data transfer support. */</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DSPI_16BIT_TRANSFERS (1)</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">/* @brief Has separate DMA RX and TX requests. */</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define FSL_FEATURE_DSPI_HAS_SEPARATE_DMA_RX_TX_REQn(x) \</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">    ((x) == 0 ? (1) : \</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">    ((x) == 1 ? (0) : \</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">    ((x) == 2 ? (0) : (-1))))</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">/* @brief Systick has external reference clock. */</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SYSTICK_HAS_EXT_REF (0)</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">/* @brief Systick external reference clock is core clock divided by this value. */</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define FSL_FEATURE_SYSTICK_EXT_REF_CORE_DIV (0)</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment">/* @brief Has receive FIFO overflow detection (bit field CFIFO[RXOFE]). */</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_IRQ_EXTENDED_FUNCTIONS (1)</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">/* @brief Has low power features (can be enabled in wait mode via register bit C1[DOZEEN] or CTRL[DOZEEN] if the registers are 32-bit wide). */</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_LOW_POWER_UART_SUPPORT (0)</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">/* @brief Has extended data register ED (or extra flags in the DATA register if the registers are 32-bit wide). */</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_EXTENDED_DATA_REGISTER_FLAGS (1)</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">/* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_FIFO (1)</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">/* @brief Hardware flow control (RTS, CTS) is supported. */</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_MODEM_SUPPORT (1)</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/* @brief Infrared (modulation) is supported. */</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_IR_SUPPORT (1)</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">/* @brief 2 bits long stop bit is available. */</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_STOP_BIT_CONFIG_SUPPORT (1)</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">/* @brief Maximal data width without parity bit. */</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_10BIT_DATA_SUPPORT (0)</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">/* @brief Baud rate fine adjustment is available. */</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_BAUD_RATE_FINE_ADJUST_SUPPORT (1)</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">/* @brief Baud rate oversampling is available (has bit fields C4[OSR], C5[BOTHEDGE], C5[RESYNCDIS] or BAUD[OSR], BAUD[BOTHEDGE], BAUD[RESYNCDIS] if the registers are 32-bit wide). */</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT (0)</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">/* @brief Baud rate oversampling is available. */</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_RX_RESYNC_SUPPORT (0)</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">/* @brief Baud rate oversampling is available. */</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_BOTH_EDGE_SAMPLING_SUPPORT (0)</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">/* @brief Peripheral type. */</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_IS_SCI (0)</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">/* @brief Capacity (number of entries) of the transmit/receive FIFO (or zero if no FIFO is available). */</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_FIFO_SIZE (8)</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">/* @brief Maximal data width without parity bit. */</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_MAX_DATA_WIDTH_WITH_NO_PARITY (9)</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">/* @brief Maximal data width with parity bit. */</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_MAX_DATA_WIDTH_WITH_PARITY (10)</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/* @brief Supports two match addresses to filter incoming frames. */</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_ADDRESS_MATCHING (1)</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">/* @brief Has transmitter/receiver DMA enable bits C5[TDMAE]/C5[RDMAE] (or BAUD[TDMAE]/BAUD[RDMAE] if the registers are 32-bit wide). */</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_DMA_ENABLE (0)</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">/* @brief Has transmitter/receiver DMA select bits C4[TDMAS]/C4[RDMAS], resp. C5[TDMAS]/C5[RDMAS] if IS_SCI = 0. */</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_DMA_SELECT (1)</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">/* @brief Data character bit order selection is supported (bit field S2[MSBF] or STAT[MSBF] if the registers are 32-bit wide). */</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_BIT_ORDER_SELECT (1)</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">/* @brief Has smart card (ISO7816 protocol) support and no improved smart card support. */</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_SMART_CARD_SUPPORT (1)</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">/* @brief Has improved smart card (ISO7816 protocol) support. */</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_IMPROVED_SMART_CARD_SUPPORT (0)</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">/* @brief Has local operation network (CEA709.1-B protocol) support. */</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_LOCAL_OPERATION_NETWORK_SUPPORT (0)</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">/* @brief Has 32-bit registers (BAUD, STAT, CTRL, DATA, MATCH, MODIR) instead of 8-bit (BDH, BDL, C1, S1, D, etc.). */</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_32BIT_REGISTERS (0)</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">/* @brief Lin break detect available (has bit BDH[LBKDIE]). */</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_LIN_BREAK_DETECT (1)</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">/* @brief UART stops in Wait mode available (has bit C1[UARTSWAI]). */</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_WAIT_MODE_OPERATION (1)</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/* @brief Has separate DMA RX and TX requests. */</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define FSL_FEATURE_UART_HAS_SEPARATE_DMA_RX_TX_REQn(x) \</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">    ((x) == 0 ? (1) : \</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">    ((x) == 1 ? (1) : \</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">    ((x) == 2 ? (1) : \</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">    ((x) == 3 ? (1) : \</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">    ((x) == 4 ? (0) : \</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">    ((x) == 5 ? (0) : (-1)))))))</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">/* @brief HOST mode enabled */</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define FSL_FEATURE_USB_KHCI_HOST_ENABLED (1)</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">/* @brief OTG mode enabled */</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define FSL_FEATURE_USB_KHCI_OTG_ENABLED (1)</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">/* @brief Size of the USB dedicated RAM */</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define FSL_FEATURE_USB_KHCI_USB_RAM (0)</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/* @brief Has KEEP_ALIVE_CTRL register */</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define FSL_FEATURE_USB_KHCI_KEEP_ALIVE_ENABLED (0)</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">/* @brief Has chop oscillator (bit TRM[CHOPEN]) */</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define FSL_FEATURE_VREF_HAS_CHOP_OSC (1)</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">/* @brief Has second order curvature compensation (bit SC[ICOMPEN]) */</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define FSL_FEATURE_VREF_HAS_COMPENSATION (1)</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">/* @brief Describes the set of SC[MODE_LV] bitfield values */</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define FSL_FEATURE_VREF_MODE_LV_TYPE (1)</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment">/* @brief Module has also low reference (registers VREFL/VREFH) */</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define FSL_FEATURE_VREF_HAS_LOW_REFERENCE (0)</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">/* @brief Watchdog is available. */</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define FSL_FEATURE_WDOG_HAS_WATCHDOG (1)</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">/* @brief Has Wait mode support. */</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define FSL_FEATURE_WDOG_HAS_WAITEN (1)</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __FSL_MK64F12_FEATURES_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ca6309d378ceffb9970caf11a0592736.html">SDK</a></li><li class="navelem"><a class="el" href="dir_d6bab48f71b8bf5b7c9355064122c19d.html">platform</a></li><li class="navelem"><a class="el" href="dir_7b6aedc53e71fe13a86e8715fa5fbf78.html">devices</a></li><li class="navelem"><a class="el" href="dir_a91e7a3ee5e24e44328d939437d5db0e.html">MK64F12</a></li><li class="navelem"><a class="el" href="dir_72865bb5acf20f2846760b338488d99a.html">include</a></li><li class="navelem"><b>MK64F12_features.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
