# system info WiPhase_top_level on 2018.09.09.11:40:37
system_info:
name,value
DEVICE,10CL025YU256C8G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1536457211
#
#
# Files generated for WiPhase_top_level on 2018.09.09.11:40:37
files:
filepath,kind,attributes,module,is_top
simulation/WiPhase_top_level.vhd,VHDL,,WiPhase_top_level,true
simulation/submodules/Debug_ST_Sink.vhd,VHDL,,WiPhase_top_level_Debug_ST_Sink_0,false
simulation/submodules/Debug_ST_Source.vhd,VHDL,,WiPhase_top_level_Debug_ST_Source_0,false
simulation/submodules/WiPhase_top_level_cpu_v2.v,VERILOG,,WiPhase_top_level_cpu_v2,false
simulation/submodules/WiPhase_top_level_eth.vhd,VHDL,,WiPhase_top_level_eth,false
simulation/submodules/WiPhase_top_level_jtag_uart.v,VERILOG,,WiPhase_top_level_jtag_uart,false
simulation/submodules/WiPhase_top_level_ram_onchip.hex,HEX,,WiPhase_top_level_ram_onchip,false
simulation/submodules/WiPhase_top_level_ram_onchip.v,VERILOG,,WiPhase_top_level_ram_onchip,false
simulation/submodules/WiPhase_top_level_sample_pll.vho,VHDL,,WiPhase_top_level_sample_pll,false
simulation/submodules/WiPhase_top_level_spi.v,VERILOG,,WiPhase_top_level_spi,false
simulation/submodules/WiPhase_top_level_sysid.v,VERILOG,,WiPhase_top_level_sysid,false
simulation/submodules/WiPhase_top_level_timer.v,VERILOG,,WiPhase_top_level_timer,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0.v,VERILOG,,WiPhase_top_level_mm_interconnect_0,false
simulation/submodules/WiPhase_top_level_irq_mapper.sv,SYSTEM_VERILOG,,WiPhase_top_level_irq_mapper,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter.vhd,VHDL,,WiPhase_top_level_avalon_st_adapter,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_001.vhd,VHDL,,WiPhase_top_level_avalon_st_adapter_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu.sdc,SDC,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu.v,VERILOG,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.v,VERILOG,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_tck.v,VERILOG,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper.v,VERILOG,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_nios2_waves.do,OTHER,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_ociram_default_contents.dat,DAT,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_ociram_default_contents.hex,HEX,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_ociram_default_contents.mif,MIF,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_rf_ram_a.dat,DAT,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_rf_ram_a.hex,HEX,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_rf_ram_a.mif,MIF,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_rf_ram_b.dat,DAT,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_rf_ram_b.hex,HEX,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_rf_ram_b.mif,MIF,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/WiPhase_top_level_cpu_v2_cpu_test_bench.v,VERILOG,,WiPhase_top_level_cpu_v2_cpu,false
simulation/submodules/mentor/altera_eth_tse_mac.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_mac.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328checker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328checker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328generator.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328generator.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gmii_io.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gmii_io.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_hashing.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_hashing.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_magic_detection.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_magic_detection.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_eth_tse_mac,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_router,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_router_001,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_router_002,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_router_005,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_cmd_demux,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_cmd_mux,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_rsp_demux,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_rsp_mux,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0_state_ram.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0_data_ram.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0_sop_ram.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_error_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_001_error_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1.sv,SYSTEM_VERILOG,,WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1,false
simulation/submodules/WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
WiPhase_top_level.Debug_ST_Sink_0,WiPhase_top_level_Debug_ST_Sink_0
WiPhase_top_level.Debug_ST_Source_0,WiPhase_top_level_Debug_ST_Source_0
WiPhase_top_level.cpu_v2,WiPhase_top_level_cpu_v2
WiPhase_top_level.cpu_v2.cpu,WiPhase_top_level_cpu_v2_cpu
WiPhase_top_level.eth,WiPhase_top_level_eth
WiPhase_top_level.eth.i_tse_mac,altera_eth_tse_mac
WiPhase_top_level.jtag_uart,WiPhase_top_level_jtag_uart
WiPhase_top_level.ram_onchip,WiPhase_top_level_ram_onchip
WiPhase_top_level.sample_pll,WiPhase_top_level_sample_pll
WiPhase_top_level.spi,WiPhase_top_level_spi
WiPhase_top_level.sysid,WiPhase_top_level_sysid
WiPhase_top_level.timer,WiPhase_top_level_timer
WiPhase_top_level.mm_interconnect_0,WiPhase_top_level_mm_interconnect_0
WiPhase_top_level.mm_interconnect_0.cpu_v2_data_master_translator,altera_merlin_master_translator
WiPhase_top_level.mm_interconnect_0.cpu_v2_instruction_master_translator,altera_merlin_master_translator
WiPhase_top_level.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
WiPhase_top_level.mm_interconnect_0.eth_control_port_translator,altera_merlin_slave_translator
WiPhase_top_level.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
WiPhase_top_level.mm_interconnect_0.cpu_v2_debug_mem_slave_translator,altera_merlin_slave_translator
WiPhase_top_level.mm_interconnect_0.sample_pll_pll_slave_translator,altera_merlin_slave_translator
WiPhase_top_level.mm_interconnect_0.ram_onchip_s1_translator,altera_merlin_slave_translator
WiPhase_top_level.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
WiPhase_top_level.mm_interconnect_0.spi_spi_control_port_translator,altera_merlin_slave_translator
WiPhase_top_level.mm_interconnect_0.cpu_v2_data_master_agent,altera_merlin_master_agent
WiPhase_top_level.mm_interconnect_0.cpu_v2_instruction_master_agent,altera_merlin_master_agent
WiPhase_top_level.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
WiPhase_top_level.mm_interconnect_0.eth_control_port_agent,altera_merlin_slave_agent
WiPhase_top_level.mm_interconnect_0.sysid_control_slave_agent,altera_merlin_slave_agent
WiPhase_top_level.mm_interconnect_0.cpu_v2_debug_mem_slave_agent,altera_merlin_slave_agent
WiPhase_top_level.mm_interconnect_0.sample_pll_pll_slave_agent,altera_merlin_slave_agent
WiPhase_top_level.mm_interconnect_0.ram_onchip_s1_agent,altera_merlin_slave_agent
WiPhase_top_level.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
WiPhase_top_level.mm_interconnect_0.spi_spi_control_port_agent,altera_merlin_slave_agent
WiPhase_top_level.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
WiPhase_top_level.mm_interconnect_0.eth_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
WiPhase_top_level.mm_interconnect_0.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
WiPhase_top_level.mm_interconnect_0.cpu_v2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
WiPhase_top_level.mm_interconnect_0.sample_pll_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
WiPhase_top_level.mm_interconnect_0.ram_onchip_s1_agent_rsp_fifo,altera_avalon_sc_fifo
WiPhase_top_level.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
WiPhase_top_level.mm_interconnect_0.spi_spi_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
WiPhase_top_level.mm_interconnect_0.router,WiPhase_top_level_mm_interconnect_0_router
WiPhase_top_level.mm_interconnect_0.router_001,WiPhase_top_level_mm_interconnect_0_router_001
WiPhase_top_level.mm_interconnect_0.router_002,WiPhase_top_level_mm_interconnect_0_router_002
WiPhase_top_level.mm_interconnect_0.router_003,WiPhase_top_level_mm_interconnect_0_router_002
WiPhase_top_level.mm_interconnect_0.router_004,WiPhase_top_level_mm_interconnect_0_router_002
WiPhase_top_level.mm_interconnect_0.router_006,WiPhase_top_level_mm_interconnect_0_router_002
WiPhase_top_level.mm_interconnect_0.router_008,WiPhase_top_level_mm_interconnect_0_router_002
WiPhase_top_level.mm_interconnect_0.router_009,WiPhase_top_level_mm_interconnect_0_router_002
WiPhase_top_level.mm_interconnect_0.router_005,WiPhase_top_level_mm_interconnect_0_router_005
WiPhase_top_level.mm_interconnect_0.router_007,WiPhase_top_level_mm_interconnect_0_router_005
WiPhase_top_level.mm_interconnect_0.cmd_demux,WiPhase_top_level_mm_interconnect_0_cmd_demux
WiPhase_top_level.mm_interconnect_0.cmd_demux_001,WiPhase_top_level_mm_interconnect_0_cmd_demux_001
WiPhase_top_level.mm_interconnect_0.rsp_demux_003,WiPhase_top_level_mm_interconnect_0_cmd_demux_001
WiPhase_top_level.mm_interconnect_0.rsp_demux_005,WiPhase_top_level_mm_interconnect_0_cmd_demux_001
WiPhase_top_level.mm_interconnect_0.cmd_mux,WiPhase_top_level_mm_interconnect_0_cmd_mux
WiPhase_top_level.mm_interconnect_0.cmd_mux_001,WiPhase_top_level_mm_interconnect_0_cmd_mux
WiPhase_top_level.mm_interconnect_0.cmd_mux_002,WiPhase_top_level_mm_interconnect_0_cmd_mux
WiPhase_top_level.mm_interconnect_0.cmd_mux_004,WiPhase_top_level_mm_interconnect_0_cmd_mux
WiPhase_top_level.mm_interconnect_0.cmd_mux_006,WiPhase_top_level_mm_interconnect_0_cmd_mux
WiPhase_top_level.mm_interconnect_0.cmd_mux_007,WiPhase_top_level_mm_interconnect_0_cmd_mux
WiPhase_top_level.mm_interconnect_0.cmd_mux_003,WiPhase_top_level_mm_interconnect_0_cmd_mux_003
WiPhase_top_level.mm_interconnect_0.cmd_mux_005,WiPhase_top_level_mm_interconnect_0_cmd_mux_003
WiPhase_top_level.mm_interconnect_0.rsp_demux,WiPhase_top_level_mm_interconnect_0_rsp_demux
WiPhase_top_level.mm_interconnect_0.rsp_demux_001,WiPhase_top_level_mm_interconnect_0_rsp_demux
WiPhase_top_level.mm_interconnect_0.rsp_demux_002,WiPhase_top_level_mm_interconnect_0_rsp_demux
WiPhase_top_level.mm_interconnect_0.rsp_demux_004,WiPhase_top_level_mm_interconnect_0_rsp_demux
WiPhase_top_level.mm_interconnect_0.rsp_demux_006,WiPhase_top_level_mm_interconnect_0_rsp_demux
WiPhase_top_level.mm_interconnect_0.rsp_demux_007,WiPhase_top_level_mm_interconnect_0_rsp_demux
WiPhase_top_level.mm_interconnect_0.rsp_mux,WiPhase_top_level_mm_interconnect_0_rsp_mux
WiPhase_top_level.mm_interconnect_0.rsp_mux_001,WiPhase_top_level_mm_interconnect_0_rsp_mux_001
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter.error_adapter_0,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_001,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_002,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_003,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_004,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_005,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_006,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_007,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter
WiPhase_top_level.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0
WiPhase_top_level.irq_mapper,WiPhase_top_level_irq_mapper
WiPhase_top_level.avalon_st_adapter,WiPhase_top_level_avalon_st_adapter
WiPhase_top_level.avalon_st_adapter.data_format_adapter_0,WiPhase_top_level_avalon_st_adapter_data_format_adapter_0
WiPhase_top_level.avalon_st_adapter.error_adapter_0,WiPhase_top_level_avalon_st_adapter_error_adapter_0
WiPhase_top_level.avalon_st_adapter.timing_adapter_0,WiPhase_top_level_avalon_st_adapter_timing_adapter_0
WiPhase_top_level.avalon_st_adapter_001,WiPhase_top_level_avalon_st_adapter_001
WiPhase_top_level.avalon_st_adapter_001.data_format_adapter_0,WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0
WiPhase_top_level.avalon_st_adapter_001.error_adapter_0,WiPhase_top_level_avalon_st_adapter_001_error_adapter_0
WiPhase_top_level.avalon_st_adapter_001.timing_adapter_0,WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0
WiPhase_top_level.avalon_st_adapter_001.timing_adapter_1,WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1
WiPhase_top_level.rst_controller,altera_reset_controller
