<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nexys2_toplevel.bgn"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="nexys2_toplevel.bit"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="nexys2_toplevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nexys2_toplevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="nexys2_toplevel.drc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nexys2_toplevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nexys2_toplevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nexys2_toplevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="nexys2_toplevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nexys2_toplevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="nexys2_toplevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="nexys2_toplevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="nexys2_toplevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nexys2_toplevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="nexys2_toplevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nexys2_toplevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nexys2_toplevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="nexys2_toplevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="nexys2_toplevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="nexys2_toplevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nexys2_toplevel.ut"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="nexys2_toplevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nexys2_toplevel.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="nexys2_toplevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nexys2_toplevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nexys2_toplevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nexys2_toplevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="nexys2_toplevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nexys2_toplevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nexys2_toplevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="nexys2_toplevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="nexys2_toplevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nexys2_toplevel_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nexys2_toplevel_stx.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nexys2_toplevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="nexys2_toplevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="nexys2_toplevel_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nexys2_toplevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="sandbox.ntrc_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BCD" xil_pn:name="sandbox_xdb/cst.xbcd"/>
    <file xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="smartpreview.twr"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1257104774" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1257104774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257107289" xil_pn:in_ck="5544760387767631" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1257107289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="toplevel.v"/>
    </transform>
    <transform xil_pn:end_ts="1257130124" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1257130124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257130124" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8478310710141242455" xil_pn:start_ts="1257130124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257130124" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6840738738811149666" xil_pn:start_ts="1257130124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257130124" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1257130124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257130124" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5917217509834150101" xil_pn:start_ts="1257130124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257130124" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1257130124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257130124" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="388935778426632061" xil_pn:start_ts="1257130124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257130132" xil_pn:in_ck="6150781604013167855" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5482087376089198566" xil_pn:start_ts="1257130124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="nexys2_toplevel.cmd_log"/>
      <outfile xil_pn:name="nexys2_toplevel.lso"/>
      <outfile xil_pn:name="nexys2_toplevel.ngc"/>
      <outfile xil_pn:name="nexys2_toplevel.ngr"/>
      <outfile xil_pn:name="nexys2_toplevel.prj"/>
      <outfile xil_pn:name="nexys2_toplevel.stx"/>
      <outfile xil_pn:name="nexys2_toplevel.syr"/>
      <outfile xil_pn:name="nexys2_toplevel.xst"/>
      <outfile xil_pn:name="nexys2_toplevel_stx.prj"/>
      <outfile xil_pn:name="nexys2_toplevel_summary.html"/>
      <outfile xil_pn:name="nexys2_toplevel_xst.xrpt"/>
      <outfile xil_pn:name="sandbox.ntrc_log"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1257130132" xil_pn:in_ck="4256375668221803199" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3881330743371213771" xil_pn:start_ts="1257130132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="sandbox_xdb/cst.xbcd"/>
    </transform>
    <transform xil_pn:end_ts="1257130136" xil_pn:in_ck="5850336726423282584" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5175623002592793014" xil_pn:start_ts="1257130132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="nexys2_toplevel.bld"/>
      <outfile xil_pn:name="nexys2_toplevel.cmd_log"/>
      <outfile xil_pn:name="nexys2_toplevel.ngd"/>
      <outfile xil_pn:name="nexys2_toplevel_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1257130144" xil_pn:in_ck="135479333422158329" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1257130136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="nexys2_toplevel.pcf"/>
      <outfile xil_pn:name="nexys2_toplevel_map.map"/>
      <outfile xil_pn:name="nexys2_toplevel_map.mrp"/>
      <outfile xil_pn:name="nexys2_toplevel_map.ncd"/>
      <outfile xil_pn:name="nexys2_toplevel_map.ngm"/>
      <outfile xil_pn:name="nexys2_toplevel_map.xrpt"/>
      <outfile xil_pn:name="nexys2_toplevel_summary.xml"/>
      <outfile xil_pn:name="nexys2_toplevel_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1257130156" xil_pn:in_ck="7751251159233676658" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-6749389678153680302" xil_pn:start_ts="1257130144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="nexys2_toplevel.ncd"/>
      <outfile xil_pn:name="nexys2_toplevel.pad"/>
      <outfile xil_pn:name="nexys2_toplevel.par"/>
      <outfile xil_pn:name="nexys2_toplevel.ptwx"/>
      <outfile xil_pn:name="nexys2_toplevel.unroutes"/>
      <outfile xil_pn:name="nexys2_toplevel.xpi"/>
      <outfile xil_pn:name="nexys2_toplevel_pad.csv"/>
      <outfile xil_pn:name="nexys2_toplevel_pad.txt"/>
      <outfile xil_pn:name="nexys2_toplevel_par.xrpt"/>
      <outfile xil_pn:name="smartpreview.twr"/>
    </transform>
    <transform xil_pn:end_ts="1257130162" xil_pn:in_ck="4256375668221795574" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="5775731546441462550" xil_pn:start_ts="1257130156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="nexys2_toplevel.bgn"/>
      <outfile xil_pn:name="nexys2_toplevel.bit"/>
      <outfile xil_pn:name="nexys2_toplevel.drc"/>
      <outfile xil_pn:name="nexys2_toplevel.ut"/>
    </transform>
    <transform xil_pn:end_ts="1257109662" xil_pn:in_ck="4256375668221782720" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1257109660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1257130156" xil_pn:in_ck="-1819851812521056267" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="9067365325683159965" xil_pn:start_ts="1257130153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="nexys2_toplevel.twr"/>
      <outfile xil_pn:name="nexys2_toplevel.twx"/>
    </transform>
    <transform xil_pn:end_ts="1257129973" xil_pn:in_ck="135479333422158329" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1257129973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1257130017" xil_pn:in_ck="5850336726423282584" xil_pn:name="TRAN_fpgaPinplanPostSynth" xil_pn:start_ts="1257130016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
