#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 20 11:27:02 2023
# Process ID: 33885
# Current directory: /home/myh/Documents/antsdr/antsdr-fw
# Command line: vivado
# Log file: /home/myh/Documents/antsdr/antsdr-fw/vivado.log
# Journal file: /home/myh/Documents/antsdr/antsdr-fw/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/myh/Documents/antsdr/antsdr-fw/hdl/projects/ant/ant.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/myh/Documents/antsdr/antsdr-fw/ghdl/library'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/myh/Documents/antsdr/antsdr-fw/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/myh/Documents/antsdr/antsdr-fw/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 6497.473 ; gain = 114.152 ; free physical = 1205 ; free virtual = 5861
update_compile_order -fileset sources_1
open_bd_design {/home/myh/Documents/antsdr/antsdr-fw/hdl/projects/ant/ant.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_spi
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_power
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_dac_dma
Adding component instance block -- xilinx.com:module_ref:sync_bits:1.0 - cdc_sync_active
Adding component instance block -- xilinx.com:module_ref:util_pulse_gen:1.0 - rate_gen
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_0
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_1
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /tx_fir_interpolator/cdc_sync_active/out_bits(undef) and /tx_fir_interpolator/rate_gen/rstn(rst)
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VCC_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_32
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - interp_slice
Adding component instance block -- analog.com:user:util_upack2:1.0 - tx_upack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_adc_dma
Adding component instance block -- xilinx.com:module_ref:sync_bits:1.0 - cdc_sync_active
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_0
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_1
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - decim_slice
Adding component instance block -- analog.com:user:util_cpack2:1.0 - cpack
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_or
Successfully read diagram <system> from BD file </home/myh/Documents/antsdr/antsdr-fw/hdl/projects/ant/ant.srcs/sources_1/bd/system/system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 20 11:28:48 2023...
