
*** Running vivado
    with args -log eFPGA.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source eFPGA.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.3/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
source eFPGA.tcl -notrace

*** Halting run - EA reset detected ***



    while executing
"start_step init_design"
    (file "eFPGA.tcl" line 48)
INFO: [Common 17-206] Exiting Vivado at Sun May 26 20:34:57 2019...
