Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Xilinx_programy/lab5_zad1_rownanie/test_zad1_rownanie_isim_beh.exe -prj D:/Xilinx_programy/lab5_zad1_rownanie/test_zad1_rownanie_beh.prj work.test_zad1_rownanie 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Xilinx_programy/lab5_zad1_rownanie/zad1_rownania.vhd" into library work
Parsing VHDL file "D:/Xilinx_programy/lab5_zad1_rownanie/test_zad1_rownanie.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture rownania of entity zad1_rownania [zad1_rownania_default]
Compiling architecture behavior of entity test_zad1_rownanie
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Xilinx_programy/lab5_zad1_rownanie/test_zad1_rownanie_isim_beh.exe
Fuse Memory Usage: 30100 KB
Fuse CPU Usage: 640 ms
