Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c98894352ac846049d2f12eee6b84097 --debug typical --relax --mt 2 -L fifo_generator_v13_1_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_17_Pingpang_RAM/Design/Code/FIFO_Control.v" Line 1. Module FIFO_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_17_Pingpang_RAM/Design/Code/FIFO_Control.v" Line 1. Module FIFO_Control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_Control
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
