# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ../run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xil_defaultlib xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:50 on May 27,2024
# vlog -reportprogress 300 -sv -incr -work xil_defaultlib ../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 09:05:50 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:05:50 on May 27,2024
# vlog -reportprogress 300 -incr "+cover" -work xil_defaultlib -f ../design_ver.f 
# -- Compiling module hist_stat
# -- Compiling module histEQ_proc
# 
# Top level modules:
# 	hist_stat
# 	histEQ_proc
# End time: 09:05:50 on May 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t ps -quiet -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.testbench 
# Start time: 09:05:50 on May 27,2024
##############image result check end##############
##############image result check begin##############
# End time: 09:06:22 on May 27,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
