[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of ADR421BRZ-REEL7 production of ANALOG DEVICES from the text: Ultraprecision, Low Noise, 2.048 V/2.500 V/ \n3.00 V/5.00 V XFET® Voltage References\nData Sheet ADR420 /ADR421 /ADR423 /ADR425\n \n Rev. J  Document Feedback \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.   \n \nOne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 ©2001–2013 Analog Devices, Inc. All rights reserved. Technical Support  www.analog.com   FEATURES \nLow noise (0.1 Hz to 10 Hz) \n ADR420: 1.75 μV p-p \n ADR421: 1.75 μV p-p \n ADR423: 2.0 μV p-p \n ADR425: 3.4 μV p-p \nLow temperature coefficient: 3 ppm/°C Long-term stability: 50 ppm/1000 hours Load regulation: 70 ppm/mA Line regulation: 35 ppm/V Low hysteresis: 40 ppm typical Wide operating range  ADR420: 4 V to 18 V \n ADR421: 4.5 V to 18 V \n ADR423: 5 V to 18 V \n ADR425: 7 V to 18 V \nQuiescent current: 0.5 mA maximum High output current: 10 mA Wide temperature range: −40°C to +125°C \nAPPLICATIONS \nPrecision data acquisition systems High resolution converters Battery-powered instrumentation Portable medical instruments Industrial process control systems Precision instruments Optical network control circuits PIN CONFIGURATION \n02432-001NIC = NO INTERNAL CONNECTION\nTP = TEST PIN (DO NOT CONNECT)ADR420/\nADR421/\nADR423/\nADR425\nTOP VIEW\n(Not to Scale)TP 1\nVIN 2\nNIC 3\nGND 4TP8\nNIC7\nVOUT6\nTRIM5\n \nFigure 1. 8-Lead SOIC, 8-Lead MSOP \nGENERAL DESCRIPTION \nThe ADR42x are a series of ultraprecision, second generation \neXtra implanted junction FET (XFET) voltage references \nfeaturing low noise, high accuracy, and excellent long-term \nstability in SOIC and MSOP footprints. \nPatented temperature drift curvature correction technique and \nXFET technology minimize nonlinearity of the voltage change with temperature. The XFET architecture offers superior accuracy and thermal hysteresis to the band gap references. It \nalso operates at lower power and lower supply headroom than \nthe buried Zener references. \nThe superb noise and the stable and accurate characteristics  \nof the ADR42x make them ideal for precision conversion applications such as optical networks and medical equipment. The ADR42x trim terminal can also be used to adjust the out-put voltage over a ±0.5% range without compromising any \nother performance. The ADR42x series voltage references  \noffer two electrical grades and are specified over the extended industrial temperature range of −40°C to +125°C. Devices have \n8-lead SOIC or 30% smaller, 8-lead MSOP packages. \nADR42x PRODUCTS \nTable 1. \n \nOutput Voltage, V OUT (V) Initial Accuracy  \nModel mV % Temperature Coefficient (ppm/°C) \nADR420  2.048 1, 3 0.05, 0.15 3, 10 \nADR421  2.50 1, 3 0.04, 0.12 3, 10 \nADR423  3.00 1.5, 4 0.04, 0.13 3, 10 \nADR425  5.00 2, 6 0.04, 0.12 3, 10 \n \nADR420/ADR421/ADR423/ADR425  Data Sheet  \n \nRev. J | Page 2  of 24 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nPin Configuration  ............................................................................. 1 \nGeneral Description  ......................................................................... 1 \nADR42x Products  ............................................................................. 1 \nRevision History  ............................................................................... 3 \nSpecifications  ..................................................................................... 4 \nADR420 Electrical Specifications  ............................................... 4 \nADR421 Electrical Specifications  ............................................... 5 \nADR423 Electrical Specifications  ............................................... 6 \nADR425 Electrical Specifications  ............................................... 7 \nAbsolute Maximum Ratings  ............................................................ 8 \nThermal Resistance  ...................................................................... 8 \nESD Caution  .................................................................................. 8 \nPin Configurations and Function Descriptions  ........................... 9 \nTypica l Performance Characteristics  ........................................... 10 \nTerminology  .................................................................................... 16 \nTheory of Operation  ...................................................................... 17 Device Power Dissipation Considerations  .............................. 17 \nBasic Voltage Reference Connections  ..................................... 17 \nNoise Performance  ..................................................................... 17 \nTurn -On Time  ............................................................................ 17 \nApplications  ..................................................................................... 18 \nOutput Adjustment  .................................................................... 18 \nReference for Converters in Optical Network Control \nCircuits ......................................................................................... 18 \nHigh Voltage Floating Current Source  .................................... 18 \nKelvin Connections  .................................................................... 19 \nDual -Polarity References  ........................................................... 19 \nProgrammable Current Source  ................................................ 20 \nProgrammable DAC Reference Voltage .................................. 20 \nPrecision Voltage Reference for Data Converters  .................. 21 \nPrecision B oosted Output Regulator  ....................................... 21 \nOutline Dimensions  ....................................................................... 22 \nOrdering Guide  .......................................................................... 23 \n \nData Sheet  ADR420/ADR421/ADR423/ADR425  \n \nRev. J | Page 3  of 24 REVISION HISTORY  \n12/13— Rev. I to Rev. J  \nAdded θJC Values  to Table 7  .............................................................. 8 \nChanges to Ordering Guide  ........................................................... 23 \n5/11—Rev. H to Rev. I  \nAdded Endnote 1 in Table 2  ............................................................. 4 \nAdded Endnote 1 in Table 3  ............................................................. 5 \nAdded Endnote 1 in Table 4  ............................................................. 6 \nAdded Endnote 1 in Table 5  ............................................................. 7 \nDeleted A Negative Precision Reference Without Precision \nResistor s Section  .............................................................................. 17 \nDeleted Figure 42; Renumbered Sequentially  ............................. 17 \nUpdated Outline Dimensions  ........................................................ 21 \nChanges to Ordering Guide  ........................................................... 22 \n6/07— Rev. G to Rev. H  \nChanges to Table 2  ............................................................................ 3 \nChanges to Table 3  ............................................................................ 4 \nChanges to Table 4  ............................................................................ 5 \nChanges to Table 5  ............................................................................ 6 \nUpdated Outline Dimensions  ........................................................ 21 \nChanges to Ordering Guide  ........................................................... 22 \n6/05— Rev. F to Rev. G  \nChanges to Table 1  ............................................................................ 1 \nChanges to Ordering Guide  ........................................................... 22 \n2/05— Rev. E to Rev. F  \nUpdated Format .................................................................. Universal  \nUpdated Outline Dimensions  ........................................................ 21 \nChanges to Ordering Guide  ........................................................... 22 7/04— Rev. D to Rev. E  \nChanges to Ordering Guide  ............................................................. 5 \n3/04— Rev. C to Rev. D  \nChanges to Table I  ............................................................................. 1 \nChanges to Ordering Guide  ............................................................. 4 \nUpdated Outline Dimensions ........................................................ 16 \n1/03— Rev. B to Rev. C  \nChanged Mini_SOIC to MSOP  ........................................ Universal  \nChanges to Ordering Guide  ............................................................. 4 \nCorrections to Y -axis labels in TPCs 21 and 24  ............................ 9 \nEnhancement to Figur e 13 ............................................................. 15 \nUpdated Outline Dimensions ........................................................ 16 \n3/02— Rev. A to Rev. B  \nEdits to Ordering Guide  ................................................................... 4 \nDeletion of Precision Voltage Regulator section ......................... 15 \nAddition of Precision Boosted Output Regulator section  ........  15 \nAddition of Figure 13  ...................................................................... 15 \n10/01— Rev. 0 to Rev. A  \nAddition of ADR423 and ADR425  to  \nADR420/ ADR421  .............................................................. Universal  \n5/01— Revision 0: Initial Version  \n \nADR420/ADR421/ADR423/ADR425  Data Sheet  \n \nRev. J | Page 4  of 24 SPECIFICATIONS \nADR420  ELECTRI CAL SPECIFICATIONS  \nVIN = 5.0 V to 15.0 V , T A = 25°C, unless otherwise noted.  \nTable 2. \nParameter  Symbol  Conditions  Min  Typ  Max  Unit  \nOUTPUT VOLTAGE  VOUT      \nA Grade    2.045  2.048  2.051  V \nB Grade    2.047  2.048  2.049  V \nINITIAL ACCU RACY1 VOUTERR       \nA Grade    −3  +3 mV \n   −0.15   +0.15  % \nB Grade    −1  +1 mV \n   −0.05   +0.05  % \nTEMPERATURE COEFFICI ENT  TCV OUT  −40°C < T A < +125°C      \nA Grade     2 10 ppm°C  \nB Grade     1 3 ppm/°C  \nSUPPLY VOLTAGE HEADR OOM  VIN − VOUT   2    V  \nLINE REG ULATION  ∆V OUT/∆V IN VIN = 5 V to 18 V,  \n−40°C < T A < +125°C   10 35 ppm/V  \nLOAD REGULATION  ∆V OUT/∆I L IL = 0 mA to 10 mA,  \n−40°C < T A < +125°C    70 ppm/mA  \nQUIESCENT CURRENT  IIN No load   390 500 µA \n  −40°C < T A < +125°C    600 µA \nVOLTAGE NOISE  eN p-p 0.1 Hz t o 10 Hz   1.75   µV p -p \nVOLTAGE NOISE DENSIT Y eN 1 kHz   60  nV/√Hz  \nTURN- ON SETTLING TIME  tR   10  µs \nLONG -TERM STABILITY  ∆V OUT  1000 hours   50  ppm  \nOUTPUT VOLTAGE HYSTE RESIS  VOUT_HYS    40  ppm  \nRIPPLE REJECTION RAT IO RRR  fIN = 1 kHz   −75  dB \nSHORT CIRCUIT TO GND  ISC   27  mA \n \n1 Initial accuracy does not include shift due to solder heat effect.  \nData Sheet  ADR420/ADR421/ADR423/ADR425  \n \nRev. J | Page 5  of 24 ADR421  ELECTRICAL SPECIFICA TIONS  \nVIN = 5.0 V to 15.0 V , T A = 25°C, unless otherwise noted.  \nTable 3. \nParameter  Symbol  Conditions  Min   Typ  Max  Unit  \nOUTPUT VOLTAGE  VOUT       \nA Grade    2.497  2.500  2.503  V \nB Grade    2.499  2.500  2.501  V \nINITIAL ACCURACY1 VOUTERR       \nA Grade    −3  +3  mV \n   −0.12   +0.12  % \nB Grade    −1  +1  mV \n   −0.04   +0.04  %  \nTEMPERATURE COEFFICIENT  TCV OUT  −40°C < T A < +125°C      \nA Grade     2  10  ppm/°C  \nB Grade     1  3  ppm/°C  \nSUPPLY VOLTAGE HEADR OOM  VIN − V OUT   2    V  \nLINE REGULATION ∆V OUT/∆V IN VIN = 5 V to 18 V,  \n−40°C < T A < +125°C   10  35  ppm/V  \nLOAD REGULATION  ∆V OUT/∆I L IL = 0 mA to 10 mA,  \n−40°C < T A < +125°C    70  ppm/mA  \nQUIESCENT CURRENT  IIN No load   390  500  µA  \n  −40°C < T A < +125°C    600  µA  \nVOLTAGE NOISE  eN p-p 0.1 Hz to 10 Hz   1.75   µV p -p  \nVOLTAGE NOISE DENSIT Y eN 1 kHz   80   nV/√Hz  \nTURN- ON SETTLING TIME  tR   10   µs  \nLONG -TERM STABILITY  ∆V OUT  1000 hours   50   ppm  \nOUTPUT VOLTAGE HYSTE RESIS  VOUT_HYS    40   ppm  \nRIPPLE REJECTION RAT IO RRR  fIN = 1 kHz   −75   dB  \nSHORT C IRCUIT TO GND  ISC   27   mA  \n \n1 Initial accuracy does not include shift due to solder heat effect.  \nADR420/ADR421/ADR423/ADR425  Data Sheet  \n \nRev. J | Page 6  of 24 ADR423  ELECTRICAL SPECIFICA TIONS  \nVIN = 5.0 V to 15.0 V , T A = 25°C, unless otherwise noted.  \nTable 4. \nParameter  Symbol  Conditions  Min  Typ  Max  Unit  \nOUTPUT VOLTAGE  VOUT       \nA Grade    2.996  3.000  3.004  V \nB Grade    2.9985  3.000  3.0015  V \nINITIAL ACCURACY1 VOUTERR       \nA Grade    −4   +4 mV \n   −0.13   +0.13  % \nB Grade    −1.5   +1.5 mV \n   −0.04   +0.04  % \nTEMPERATURE COEFFICIENT  TCV OUT  −40°C < T A < +125°C      \nA Grade     2 10 ppm/°C  \nB Grade     1 3 ppm/°C  \nSUPPLY VOLTAGE HEADR OOM  VIN − VOUT   2    V  \nLINE REGULATION ∆V OUT/∆V IN VIN = 5 V to 18 V,  \n−40°C < T A < +125°C   10 35 ppm/V  \nLOAD REGULATION  ∆V OUT/∆I L IL = 0 mA to 10 mA,  \n−40°C < T A < +125°C    70 ppm/mA  \nQUIESCENT CURRENT  IIN No load   390 500 µA \n  −40°C < T A < +125°C    600 µA \nVOLTAGE NOISE  eN p-p 0.1 Hz to 10 Hz   2  µV p -p \nVOLTAGE NOISE DENSIT Y eN 1 kHz   90  nV/√Hz  \nTURN- ON SETTLING TIME  tR   10  µs \nLONG -TERM STABILITY  ∆V OUT  1000 hours   50  ppm  \nOUTPUT VOLTAGE HYSTE RESIS  VOUT_HYS    40  ppm  \nRIPPLE REJECTION RAT IO RRR  fIN = 1 kHz   −75   dB \nSHORT CIRCUIT TO GND ISC   27  mA \n \n1 Initial accuracy doe s not include shift due to solder heat effect.  \nData Sheet  ADR420/ADR421/ADR423/ADR425  \n \nRev. J | Page 7  of 24 ADR425  ELECTRICAL SPECIFICA TIONS  \nVIN = 7.0 V to 15.0 V , T A = 25°C, unless otherwise noted.  \nTable 5. \nParameter  Symbol  Conditions  Min  Typ  Max  Unit  \nOUTPUT VOLT AGE  VOUT       \nA Grade    4.994  5.000  5.006  V \nB Grade    4.998  5.000  5.002  V \nINITIAL ACCURACY1 VOUTERR       \nA Grade    −6   +6 mV \n   −0.12   +0.12  % \nB Grade    −2   +2 mV \n   −0.04   +0.04  % \nTEMPERATURE COEFFICIENT  TCV OUT       \nA Grade   −40°C < T A < +125°C   2 10 ppm/°C  \nB Grade     1 3 ppm/°C  \nSUPPLY VOLTAGE HEADR OOM  VIN − V O  2    V \nLINE REGULATION ∆V O/∆V IN VIN = 7 V t o 18 V,  \n−40°C < T A < +125°C   10 35 ppm/V  \nLOAD REGULATION  ∆V O/∆I L IL = 0 mA to 10 mA,  \n−40°C < T A < +125°C    70 ppm/mA  \nQUIESCENT CURRENT  IIN No load   390 500 µA \n  −40°C < T A < +125°C    600 µA \nVOLTAGE NOISE  eN p-p 0.1 Hz to 10 Hz   3.4  µV p -p \nVOLTAGE N OISE DENSITY  eN 1 kHz   110  nV/√Hz  \nTURN- ON SETTLING TIME  tR   10  µs \nLONG -TERM STABILITY  ∆V O 1000 hours   50  ppm  \nOUTPUT VOLTAGE HYSTE RESIS  VO_HYS    40  ppm  \nRIPPLE REJECTION RAT IO RRR  fIN = 1 kHz   −75   dB \nSHORT CIRCUIT TO GND ISC   27  mA \n \n1 Initial accuracy does not include shift due to solder heat effect.  \n \nADR420/ADR421/ADR423/ADR425  Data Sheet  \n \nRev. J | Page 8  of 24 ABSOLUTE M AXIMUM RATINGS  \nThese ratings apply at 25°C, unless otherwise noted.  \nTable 6. \nParameter  Rating  \nSupply Voltage  18 V  \nOutput Short -Circuit Duration to GND  Indefinite  \nStorage Temperature Range  −65°C to +150° C \nOperating Temperature R ange  −40° C to +125° C \nJunction Temperature Range  −65° C to +150° C \nLead Temperature (Soldering, 60 sec)  300°C  \n \nStresses above those listed under Absolute Maximum Ratings \nmay cause permanent damage to the device. This is a stress rating only; functional ope ration of the device at these or any \nother conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect \ndevice reliability.  THERMAL RESISTANCE  \nθJA is specified for the worst -case conditions, that is, θ JA is \nspecified for devices soldered in the circuit board for surface -\nmount packages.  \nTable 7. \nPackage Type  θJA θJC Unit  \n8-Lead MSOP (RM)  190 44 °C/W  \n8-Lead SOIC (R)  130 43 °C/W  \n \nESD CAUTION  \n \n \n \n \nData Sheet ADR420/ADR421/ADR423/ADR425\n \nRev. J | Page 9 of 24 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS \n \n02432-002NIC = NO INTERNAL CONNECTION\nTP = TEST PIN (DO NOT CONNECT)ADR420/\nADR421/\nADR423/\nADR425\nTOP VIEW\n(Not to Scale)TP 1\nVIN 2\nNIC 3\nGND 4TP8\nNIC7\nVOUT6\nTRIM5\n \nFigure 2. 8-Lead SOIC, 8-Lead MSOP Pin Configuration \nTable 8. Pin Function Descriptions \nPin No. Mnemonic Description \n1, 8 TP Test Pin. There are actual connections in TP pins, but they are reserved for factory testing purposes. Users should not \nconnect anything to TP pins; otherwise, the device may not function properly. \n2 V IN Input Voltage. \n3, 7 NIC No Internal Connect. NICs  have no internal connections.  \n4 GND Ground Pin = 0 V. \n5 TRIM Trim Terminal. It can be used to adjust the output volt age over a ±0.5% range without affecting the temperature \ncoefficient. \n6 V OUT  Output Voltage. \n \nADR420/ADR421/ADR423/ADR425  Data Sheet  \n \nRev. J | Page 10 of 24 TYPICAL PERFORMANCE CHARACTERISTICS \n–40 –10 20 50 80 125 110\n02432-004\nTEMPER ATURE (°C)VOUT (V)2.0495\n2.0493\n2.0491\n2.0489\n2.0487\n2.0485\n2.0483\n2.0481\n2.0479\n2.0477\n2.0475\n \nFigure 3. ADR420  Typical Output Voltage vs. Temperature  \n–40 –10 20 50 80 125 110\n02432-005\nTEMPER ATURE (°C)VOUT (V)\n2.49952.49972.49992.50012.50032.50052.50072.50092.50112.50132.5015\n \nFigure 4. ADR421  Typical Output Voltage vs. Temperature  \n–40 –10 20 50 80 125 110\n02432-006\nTEMPER ATURE (°C)VOUT (V)3.0010\n3.0008\n3.0006\n3.0004\n3.0002\n3.0000\n2.9998\n2.9996\n2.9994\n2.9992\n2.9990\n \nFigure 5. ADR423  Typical Out put Voltage vs. Temperature  –40 –10 20 50 80 125 110\n02432-007\nTEMPER ATURE (°C)VOUT (V)5.0025\n5.0023\n5.0021\n5.0019\n5.0017\n5.0015\n5.0013\n5.0011\n5.0009\n5.0007\n5.0005\n \nFigure 6. ADR425  Typical Output Voltage vs. Temperature  \n4 6 8 10 12 15 14\n02432-008\nINPUT VOLT AGE (V)SUPP LY CURRENT (mA)0.55\n0.50\n0.450.40\n0.350.30\n0.25+125°C\n+25°C\n–40°C\n \nFigure 7. ADR420  Supply Current vs. Input Voltage  \n4 6 8 10 12 15 14\n02432-009\nINPUT VOLT AGE (V)SUPP LY CURRENT (mA)0.55\n0.50\n0.45\n0.40\n0.35\n0.30\n0.25+125°C\n+25°C\n–40°C\n \nFigure 8. ADR421  Supply Current vs. Input Voltage  \nData Sheet  ADR420/ADR421/ADR423/ADR425  \n \nRev. J | Page 11 of 24 4 6 8 10 12 15 14\n02432-010\nINPUT VO LTAGE (V)SUPP LY CURRENT (mA)0.55\n0.50\n0.45\n0.40\n0.35\n0.30\n0.25+125°C\n+25°C\n–40°C\n \nFigure 9. ADR423  Supply Current vs. Input Voltage  \n6 8 10 12 15 14\n02432-0 11\nINPUT VOLT AGE (V)SUPP LY CURRENT (mA)0.55\n0.50\n0.45\n0.40\n0.35\n0.30\n0.25+125°C\n+25°C\n–40°C\n \nFigure 10. ADR425  Supply  Current vs. Input Voltage  \n–40 –10 20 50 80 110 125\n02432-012\nTEMPER ATURE (°C)LOAD REGUL ATION (ppm/mA)70\n5060\n40\n30\n20\n10\n0IL = 0m ATO 5m A\nVIN = 4.5VVIN = 6V\n \nFigure 11. ADR420  Load Regulation vs. Temperature  –40 –10 20 50 80 110 125\n02432-013\nTEMPER ATURE (°C)LOAD REGUL ATION (ppm/mA)70\n5060\n40\n30\n20\n10\n0IL = 0m ATO 5m A\nVIN = 6.5VVIN = 5V\n \nFigure 12. ADR421  Load Regulation vs. Temperature  \n–40 –10 20 50 80 110125\n02432-014\nTEMPER ATURE (°C)LOAD REGUL ATION (ppm/mA)70\n5060\n40\n30\n20\n10\n0IL = 0m ATO 10m A\nVIN = 15VVIN = 7V\n \nFigure 13. ADR423  Load Regulation vs. Temperature  \n–40 –10 20 50 80 110125\n02432-015\nTEMPER ATURE (°C)LOAD REGUL ATION (ppm/mA)35\n2530\n20\n15\n10\n5\n0VIN = 15V\nIL = 0m ATO 10m A\n \nFigure 14. ADR425  Load Regulation vs. Temperature  \nADR420/ADR421/ADR423/ADR425  Data Sheet  \n \nRev. J | Page 12 of 24 –40 –10 20 50 80 110125\n02432-016\nTEMPER ATURE (°C)LINE REGUL ATION (ppm/V)6\n45\n3\n2\n1\n0VIN = 4.5V TO 15V\n \nFigure 15. ADR420  Line Regulation vs. Temperature \n–40 –10 20 50 80 110 125\n02432-017\nTEMPER ATURE (°C)LINE REGUL ATION (ppm/V)6\n45\n3\n2\n1\n0VIN = 5V TO 15V\n \nFigure 16. ADR421  Line Regulation vs. Temperature \n–40 –10 20 50 80 110\n02432-018\nTEMPER ATURE (°C)LINE REGUL ATION (ppm/V)9\n68\n457\n3\n2\n1\n0VIN = 5V TO 15V\n \nFigure 17. ADR423  Line Regulation vs. Temperature –40 –10 20 50 80 110 125\n02432-019\nTEMPER ATURE (°C)LINE REGUL ATION (ppm/V)14\n1012\n8\n6\n4\n2\n0VIN = 7.5V TO 15V\n \nFigure 18. ADR425  Line Regulation vs. Temperature \n0 1 2 3 4 5\n02432-020\nLOAD CURRENT (mA)DIFFERENTIA L VOLTAGE (V)2.5\n2.0\n1.5\n1.0\n0.5\n0–40°C\n+85°C+25°C\n \nFigure 19. ADR420  Minimum Input/Output Voltage  \nDifferential vs. Load Current  \n0 1 2 3 4 5\n02432-021\nLOAD CURRENT (mA)DIFFERENTIA L VOLTAGE (V)2.5\n2.0\n1.5\n1.0\n0.5\n0–40°C\n+125°C+25°C\n \nFigure 20. ADR421 Minimum Input/Output Voltage  \nDifferential vs. Load Current  \nData Sheet ADR420/ADR421/ADR423/ADR425\n \nRev. J | Page 13 of 24 012345\n02432-022\nLOAD CURRENT (mA)DIFFERENTIAL VOLTAGE (V)2.5\n2.01.51.00.5\n0–40°C\n+125°C+25°C\nFigure 21. ADR423  Minimum Input/Output Voltage \nDifferential vs. Load Current \n012345\n02432-023\nLOAD CURRENT (mA)DIFFERENTIAL VOLTAGE (V)2.5\n2.0\n1.5\n1.00.5\n0–40°C\n+125°C+25°C\nFigure 22. ADR425  Minimum Input/Output Voltage \nDifferential vs. Load Current –100\n–90\n–80\n–70\n–60\n–50–40\n–30\n–20\n–10\n0\n10\n20\n30\n40\n50\n60\n70\n80\n90\n100\n110\n120130\nMORE\n02432-024\nDEVIATION (ppm)NUMBER OF PARTS30\n2025\n15\n10\n5\n0SAMPLE SIZE – 160 TEMPERATURE\n+25°C        –40°C+125°C        +25°C\nFigure 23. ADR421  Typical Hysteresis \n02432-025\nTIME (1s/DIV)1µV/DIV\n \nFigure 24. ADR421  Typical Noise Voltage 0.1 Hz to 10 Hz \n02432-026\nTIME (1s/DIV)50µV/DIV\n \nFigure 25. Typical Noise Voltage 10 Hz to 10 kHz \n02432-027\nFREQUENCY (Hz)VOLTAGE NOISE DENSITY (nV/  Hz)ADR423\nADR421ADR420ADR425\n10 100101001k\n1k 10k\n \nFigure 26. Voltage Noise Density vs. Frequency \nADR420/ADR421/ADR423/ADR425 Data Sheet\n \nRev. J | Page 14 of 24 02432-028\nTIME (100µs/DIV)500mV/DIVLINE INTERRUPTION\n500mV/DIVCBYPASS  = 0µF\nVIN\nVOUT\nFigure 27. ADR421  Line Transient Response, no C BYPASS   \n02432-029\nTIME (100µs/DIV)500mV/DIVLINE INTERRUPTION\n500mV/DIVCBYPASS  = 0.1µF\nVIN\nVOUT\nFigure 28. ADR421  Line Transient Response, C BYPASS  = 0.1 μF \n02432-030\nTIME (100µs/DIV)2V/DIV1V/DIVCL = 0µF\nLOAD ONLOAD OFFVOUT1mA LOAD\nFigure 29. ADR421  Load Transient Response, no C L \n02432-031\nTIME (100µs/DIV)2V/DIV1V/DIVCL = 100nF\nLOAD ONLOAD OFFVOUT1mA LOAD\nFigure 30. ADR421  Load Transient Response, C L = 100 nF \n02432-032\nTIME (4µs/DIV)2V/DIVVIN2V/DIVVOUTCIN = 0.01µF\nNO LOAD\nFigure 31. ADR421  Turn-Off Response \n02432-033\nTIME (4µs/DIV)2V/DIV2V/DIVCIN = 0.01µF\nNO LOAD\nVINVOUT\nFigure 32. ADR421  Turn-On Response \nData Sheet ADR420/ADR421/ADR423/ADR425\n \nRev. J | Page 15 of 24 02432-034\nTIME (4µs/DIV)2V/DIV2V/DIVCL = 0.01µF\nNO INPUT CAP\nVINVOUT\n \nFigure 33. ADR421  Turn-Off Response \n02432-035\nTIME (4µs/DIV)2V/DIV2V/DIVCL = 0.01µF\nNO INPUT CAP\nVINVOUT\n \nFigure 34. ADR421  Turn-On Response \n02432-036\nTIME (100µs/DIV)2V/DIV5V/DIV\nVINVOUTCBYPASS  = 0.1µF\nRL = 500Ω\nCL = 0\nFigure 35. ADR421  Turn-On/Turn-Off Response ADR425\nADR420ADR421ADR423\n10 100 1k 10k 100k\n02432-037\nFREQUENCY (Hz)OUTPUT IMPEDANCE ( Ω)50\n45\n40\n35\n30\n25\n20\n15\n10\n5\n0\nFigure 36. Output Im pedance vs. Frequency \n10 100 10k 1k 100k 1M\n02432-038\nFREQUENCY (Hz)RIPPLE REJECTION (dB)0\n–10\n–20\n–30–40\n–50\n–60–70\n–80\n–90\n–100\nFigure 37. Ripple Rejection vs. Frequency \n \n \nADR420/ADR421/ADR423/ADR425 Data Sheet\n \nRev. J | Page 16 of 24 TERMINOLOGY \nTemperature Coefficient \nThe change of output voltage over the operating temperature range is normalized by the output voltage at 25°C, and \nexpressed in ppm/°C as \n\uf028\uf029\uf028\uf029 \uf028\uf029\n\uf028\uf029\uf028\uf029610 / \uf0b4\n\uf02d \uf0b4 \uf0b0\uf02d\uf03d \uf0b0\n1 2 OUT1 OUT 2 OUT\nOUTT T C 25 VT V T VC ppm TCV  \nwhere:  \nVOUT (25°C ) = V OUT at 25°C. \nVOUT (T1) = V OUT at Temperature 1. \nVOUT (T2) = V OUT at Temperature 2. \nLine Regulation \nThe change in output voltage due to a specified change in input \nvoltage. It includes the effects of self-heating. Line regulation is \nexpressed in either percent per volt, parts per million per volt, \nor microvolts per volt change in input voltage. \nLoad Regulation \nThe change in output voltage due to a specified change in load \ncurrent. It includes the effects of self-heating. Load regulation is expressed in either microvolts per milliampere, parts per million per milliampere, or ohms of dc output resistance. \nLong-T erm Stability \nTypical shift of output voltage at 25°C on a sample of parts \nsubjected to operation life test of 1000 hours at 125°C. \n\uf028\uf029\uf028\uf0291 OUT 0 OUT OUT t V t V V\uf02d \uf03d \uf044  \n\uf028\uf029\uf028\uf029\uf028\uf029\n\uf028\uf029610\uf0b4\uf02d\uf03d \uf044\n0 OUT1 OUT 0 OUT\nOUTt Vt V t Vppm V  \nwhere:  \nVOUT (t0) = V OUT at 25°C at Time 0. \nVOUT (t1) = V OUT at 25°C after 1000 hours operation at 125°C. \n Thermal Hysteresis \nThe change of output voltage after the device is cycled through \ntemperatures from +25°C to −40°C to +125°C and back to +25°C. This is a typical value from a sample of parts put through such a cycle. \n\uf028\uf029TC OUT OUT HYS OUT V C 25 V V_ _ \uf02d \uf0b0 \uf03d  \n\uf028\uf029\uf028\uf029\n\uf028\uf0296 _\n_ 10\uf0b4\n\uf0b0\uf02d \uf0b0\uf03d\nC 25 VV C 25 Vppm V\nOUTTC OUT OUT\nHYS OUT  \nwhere:  \nVOUT (25°C ) = V OUT at 25°C. \nVOUT_TC  = V OUT at 25°C after temperature cycle at +25°C to \n−40°C to +125°C and back to +25°C. \nInput Capacitor \nInput capacitors are not required on the ADR42x. There is  no limit for the value of the capacitor used on the input, but a  1 μF to 10 μF capacitor on the input improves transient response \nin applications where the supply suddenly changes. An addi-\ntional 0.1 μF capacitor in parallel also helps to reduce noise \nfrom the supply. \nOutput Capacitor \nThe ADR42x do not need output capacitors for stability under \nany load condition. An output capacitor, typically 0.1 μF, filters out any low level noise voltage and does not affect the operation \nof the part. On the other hand, the load transient response can \nbe improved with an additional 1 μF to 10 μF output capacitor in parallel. A capacitor here acts as a source of stored energy for sudden increase in load current. The only parameter that degrades by adding an output capacitor is the turn-on time, \nwhich depends on the size of the selected capacitor. \n \n \nData Sheet  ADR420/ADR421/ADR423/ADR425  \n \nRev. J | Page 17 of 24 THEORY OF OPERATION \nThe ADR42x series of references uses a reference genera tion \ntechnique known as XFET (eXtra implanted junction FET). \nThis technique yields a reference with low supply current, good thermal hysteresis, and exceptionally low noise. The core of the XFET reference consists of two junction field -effect transistors \n(JFET), one having an extra channel implant to raise its pinch -\noff voltage. By running the two JFETs at the same drain current, \nthe difference in pinch -off voltage can be amplified and used to \nform a highly stable voltage reference.  \nThe intrinsic reference voltage is about 0.5 V with a negative \ntemperature coefficient of about −120 ppm/°C. This slope is essentially constant to the dielectric constant of silicon and can be closely compensated by adding a correction term generated in the same fashion as the pr oportional -to-temperature (PTAT) \nterm used to compensate band gap references. The primary advantage over a band gap reference is that the intrinsic tem -\nperature coefficient is approximately 30 times lower (therefore requiring less correction). This results in much lower noise \nbecause most of the noise of a band gap reference comes from \nthe temperature compensation circuitry.  \nFigure 38 shows the basic topology of the ADR42x series. The \ntemperature correction term is provided by a cu rrent source \nwith a value designed to be proportional to absolute tempera -\nture. The general equation is  \nV\nOUT = G × (∆ VP − R1 × IPTAT) (1) \nwhere:   \nG is the gain of the reciprocal of the divider ratio.  \n∆VP is the difference in pinch -off voltage between the two JFETs.  \nIPTAT is the positive temperature coefficient correction current.  \nEach ADR42x device is  created by on -chip adjustment of R2 \nand R3 to achieve the specified reference output . \n02432-039*\nR3\nGND*EXTR A CHANNE L IMPLANT\nVOUT = G(ΔV P – R1 × I PTAT)R2IPTAT\nΔVPR1VIN\nVOUTADR420/ADR421/\nADR423/ADR425I1 I1\n \nFigure 38. Simplified Schematic  DEVICE POWER  DISSIPATION CONSIDER ATIONS  \nThe ADR42x family of references is guaranteed to deliver load \ncurrents to 10 mA with an input voltage that ranges from 4.5 V \nto 18 V . When these devices are used in applications at higher \ncurrents, the following equation should be used to account for the temperature effects due to power dissipation increases:  \nT\nJ = PD × θJA + TA (2) \nwhere:   \nTJ and TA are the junction temperature and the ambient \ntemperature , respectively.  \nPD is the device power dissipation.  \nθJA is the device packag e thermal resistance.  \nBASIC VOLTAGE REFERE NCE CONNECTIONS  \nVoltage references, in general, require a bypass capacitor \nconnected from V OUT to GND. The circuit in Figure 39 \nillustrates the basic configuration for the ADR42x family of \nreferences. Other than a 0.1 µF capacitor at the output to help improve noise suppression, a large output capacitor at the output is not required for circuit stability.  \n02432-040NIC = NO INTERNA L CONNECTION\nTP = TEST PIN (DO NOT CONNECT)ADR420/\nADR421/\nADR423/\nADR425\nTOP VIEW\n(Not to Scale)TP1\nVIN2\nNIC 3\n4TP 8\nNIC7\nOUTPUT6\nTRIM50.1µF0.1µF 10µF+\n \nFigure 39. Basic Voltage Reference Configuration  \nNOISE PERFO RMANCE  \nThe noise generated by ADR42x references is typically less  than 2 µV p -p over the 0.1 Hz to 10 Hz band for the ADR420, \nADR421, and ADR423. Figure 24 shows the 0.1 Hz to 10 Hz \nnoise of the ADR421, which is only 1.75 µV p -p. The noise \nmeasurement is made with a band- pass filter made of a 2 -pole \nhigh- pass filter with a corner frequency at 0.1 Hz and a 2 -pole \nlow-pass filter with a corner frequency at 10 Hz.  \nTURN -ON TIME  \nAt power -up (cold star t), the time required for the output \nvoltage to reach its final value within a specified error band  \nis defined as the turn -on settling time. Two components typi -\ncally associated with this are the time for the active circuits to settle and the time for the  thermal gradients on the chip to \nstabilize. Figure 31 to Figure 35 show the turn -on settling time \nfor the ADR421.  \n \nADR420/ADR421/ADR423/ADR425  Data Sheet  \n \nRev. J | Page 18 of 24 APPLICATIONS \nOUTPUT ADJUSTMENT  \nThe ADR42x trim terminal can be used to adjust the output \nvoltage over a ±0.5% range. This feature allows the system \ndesigner to trim system errors out by setting the reference to  \na voltage other than the nominal. This is also helpful if t he  \npart is used in a system at temperature to trim out any error. \nAdjustment of the output has a negligible effect on the \ntemperature performance of the device. To avoid degrading temperature coefficients, both the trimming potentiometer  \nand the two resis tors need to be low temperature coefficient \ntypes, preferably <100 ppm/°C.  \n02432-041ADR420/\nADR421/\nADR423/\nADR425\nR2VININPUT\nGNDTRIMR1\n470k ΩRP\n10kΩ\n10kΩ (ADR420)\n15kΩ (ADR421)OUTPUT\nVOUT = ±0.5%VOUT2\n456\n \nFigure 40. Output Trim Adjustment \nREFERENCE FOR CONVER TERS IN OPTICAL \nNETWORK CONTROL CIRC UITS  \nIn the high capacity, all optical router network of Figure 41, \narrays of micromirrors direct and route optical signals from fiber to fiber, without first converting them to electrical form, which reduces the communication speed. The tiny micro -\nmechanical mirrors are positioned so that each  is illuminated  \nby a single wavelength that carries unique information and  can be passed to any desired input and output fiber. The mirrors \nare tilted by the dual -axis actuators controlled by precision \nanalog -to-digital converters (ADCs) and digital -to-analog \nconverters (DACs) within the system. Due to the microscopic \nmovement of the mirrors, not only is the precision of the converters important, but the noise associated with these controlling converters is extremely critical, because total noise within the system can be multiplied by the numbers of converters used. Consequently, the exceptional low noise of the \nADR42x is necessary to maintain the stability of the control \nloop for this application.  \n02432-042DAC DAC ADC\nDSPCONTRO L\nELECTRONICSACTI VATOR\nLEFTLASER BEAMSOURCE FIBER\nGIMBA L + SENSOR\nDESTIN ATION\nFIBER\nACTI VATOR\nRIGHT MEMS MIRROR\nAMP L PREAM P AMP L\nADR421\nADR421\nADR421\n \nFigure 41. All Optical Router N etwork  \nHIGH VOLTAGE FLOATIN G CURRENT SOURCE  \nThe circuit in Figure 42 can be used to generate a floating \ncurrent source with minimal self -heating. This particular \nconfiguration can operate on high supply voltages determined by the breakdown voltage of the N -channel JFET.  02432-044+VS\n–VSSST111\nVISH AY\nVIN\nGNDVOUTADR420/\nADR421/\nADR423/\nADR425\n2N3904\nRL\n2.10k ΩOP092\n46\n \nFigure 42. High Voltage Floating Current Source \nData Sheet  ADR420/ADR421/ADR423/ADR425  \n \nRev. J | Page 19 of 24 KELVIN CONNECTIONS  \nIn many portable instrumentation applications where PC board \ncost and area are important considerations, circuit intercon -\nnects are often narrow. These narrow lines can cause large \nvoltage drops if the voltage reference is required to provide load currents to various functions. In fact, a circuit’s interconnects can exhibit a typical line resistance of 0.45 mΩ/square (1 oz. Cu, for example). Force and sense connections, also referred to as Kelvin connections, offer a convenient method of eliminating the effects of voltage drops in circuit wires. Load currents flow -\ning through wiring resistance produce an error (V\nERROR  = R × I L) \nat the load. However, the Kelvin connection in Figure 43 \novercomes the problem by including the wiring resistance \nwithin the forcing loop of the op amp. Because the op amp \nsenses the load voltage, op amp loop control forces the output to compensate for the wiring error and to produce the correct voltage at the load.  \n02432-045A1VIN\nVINRLW\nA1 = OP191RLW\nRLVOUT\nSENSE\nVOUT\nFORCE\nGNDVOUTADR420/\nADR421/\nADR423/\nADR4252\n46\n \nFigure 43. Advantage of Kelvin Connection  DUAL -POLARITY REFERENCES  \nDual -polarity references can easily be made with an op amp and \na pair of  resistors. In order not to defeat the accuracy obtained \nby the ADR42x, it is imperative to match the resistance toler -\nance and the temperature coefficient of all components.  \n02432-046VIN\n1µF 0.1µF\nR1\n10kΩ\nR3\n5kΩR2\n10kΩ+5V\n–5V+10V\n–10V62\n45 V+\nV–U1\nADR425\nU2\nOP1177VOUTVIN\nTRIM GND\n \nFigure 44. +5 V and −5 V Reference Using ADR425  \n \n02432-047R1\n5.6kΩ\nR2\n5.6kΩ+2.5V\n+10V\n–10V–2.5VU1\nADR42562\n45\nV+\nV–VOUTVIN\nTRIM GND\nU2\nOP1177\n \nFigure 45. +2.5 V and −2.5 V Reference Using ADR425  \nADR420/ADR421/ADR423/ADR425  Data Sheet  \n \nRev. J | Page 20 of 24 PROGRAMMABLE CURRENT  SOURCE  \nTogether with a digital potentiometer and a Howland current \npump, the ADR425 forms the reference source for a program -\nmable current as  \nW\nBB A\nL V\nR2R1R2 R2\nI ×\uf8f7\n\uf8f8\uf8f6\uf8ec\n\uf8ed\uf8eb+\n=  (3) \nand \nREF NVDVW ×=\n2 (4) \nwhere:   \nD is the d ecimal equivalent of the input code.  \nN is the n umber of bits.  \n02432-048U1\nADR425\nVOUTVINVDD\nVDD\nVSSTRIM\nGNDA\nWBU2AD5232\nU2\nDIGITAL POT\nILV+\nV–2\n5\n6\n4\nA1\nOP2177VDD\nVSSV+\nV–A2\nOP2177\nLOADVLR1\n50kΩR2A\n1kΩR2B\n10ΩC2\n10pFR2'\n1kΩR1'\n50kΩC1\n10pF\n \nFigure 46. Programmable Current Source \nR1' and R2' must be equal to R1 and R2 A + R2 B, respectively . \nTheoretically, R2 B can be made as small as needed to achieve \nthe current needed within A2 output current driving capability. \nIn the example shown in Figure 46, OP2177 is able to deliv er  \na maximum of 10 mA. Because the current pump uses both \npositive and negative feedback, capacitors  C1 and C2 are needed  \nto ensure that negative feedback  prevails and, therefore , avoiding  \noscillation. This circuit also allows bidirectional current flow i f \nthe inputs V A and V B of the digital potentiometer are supplied \nwith the dual -polarity references as previously shown.  PROGRAMMABLE DAC REF ERENCE VOLTAGE  \nWith a multichannel DAC, such as the quad, 12 -bit voltage \noutput AD7398, one of its internal DACs, and an ADR42x \nvoltage reference can be used as a common programmable  V\nREFx for the rest of the DACs. The circuit configuration is \nshown in Figure 47. The relationship of V REFx to V REF depends \non the digital code and the ratio of R1 and R,  and is given by  \n\uf8f7\n\uf8f8\uf8f6\uf8ec\n\uf8ed\uf8eb×+\uf8f7\n\uf8f8\uf8f6\uf8ec\n\uf8ed\uf8eb+×\n=\nR1R2 DR1R2V\nx VNREF\nREF\n211\n (5) \nwhere:   \nD is the d ecimal equivalent of input code.  \nN is the n umber of bits.  \nVREF is the a pplied external reference.  \nVREFx is the r eference voltage for DACs A to D.  \nTable 9. V REFx vs. R1 and R2  \nR1, R2  Digital Code  VREF \nR1 = R2  0000 0000 0000  2 V REF \nR1 = R2  1000 0000 0000  1.3 V REF \nR1 = R2  1111 1111 1111  VREF \nR1 = 3R2  0000 0000 0000  4 V REF \nR1 = 3R2  1000 0000 0000  1.6 V REF \nR1 = 3R2  1111 1111 1111 VREF \n \n02432-049VINDAC A\nDACB\nDACC\nDACD\nAD7398ADR425VREFVREFAVOUTAR1\n±0.1%R2\n±0.1%\nVOB = V REFx (D B)\nVOC = V REFx (D C)\nVOD = V REFx (D D)VOUTB\nVOUTC\nVOUTDVREFB\nVREFC\nVREFD\n \nFigure 47. Programmable DAC Reference \nData Sheet  ADR420/ADR421/ADR423/ADR425  \n \nRev. J | Page 21 of 24 PRECISION VOLTAGE RE FERENCE FOR DATA \nCONVERTERS  \nThe ADR42x family has a number of features that make it ideal \nfor use with ADCs and DACs. The exceptionally low noise, \ntight temperature coefficient, and high accuracy characteristics \nmake the ADR42x ideal for low noise applications such as cellular base station applications. \nAD7701 is an example of an ADC that is well suited for the \nADR42x. The ADR421 is used as the precision reference for  \nthe converter in Figure 48. The AD7701 is a 16 -bit ADC with \non-chip digital filtering intended for measuring wide dynamic \nrange and low frequency signals, such as those representing \nchemical, physical, or biological processes. It  contains a charge -\nbalancing (Σ -∆) ADC, calibration microcontroller with on -chip \nstatic RAM, clock oscillator, and serial communications port.  \n02432-050AD7701\nADR420/\nADR421/\nADR423/\nADR425VINAVDD DVDD\nSLEE P\nMODE\nDRD Y\nCS\nSCLK\nSDATADATA READ Y\nREAD (TRANSMIT)\nSERIA L CLOCK\nSERIA L CLOCK\nCLKIN\nCLKOUT\nSC1\nSC2\nDGND\nDVSSVREF\nBP/U P\nCAL\nAIN\nAGND\nAVSS0.1µF0.1µF 10µF+5V\nANALOG\nSUPP LY\nRANGES\nSELECT\nCALIBR ATE\nANALOG\nINPUT\nANALOG\nGROUND\n–5V\nANALOG\nSUPP LYGNDVOUT0.1µF\n0.1µF\n0.1µF\n0.1µF 10µF\n \nFigure 48. Voltage Reference for 16 -Bit ADC AD7701  PRECISION BOOSTED OU TPUT REGULATOR  \nA precision voltage output with boosted current capability  \ncan be realized with the circuit shown in Figure 49. In this \ncircuit, U2 forces V OUT to be equal to V REF by regulating the turn \non of N1. Therefore, the load current is furnished by V IN. In  \nthis configuration, a 50 mA load is achievable at V IN o f  5  V.  \nModerate heat is generated on the MOSFET, and higher current can be achieved by replacing the larger device. In addition, for  \na heavy capacitive load with step input, a buf fer may be added \nat the output to enhance the transient response.  \n02432-051VIN VOUTRL\n25ΩN1\n56U12\n4U2\nAD86015V\n2N7002\nV+\nV–+\n–ADR421VIN\nVOUT\nTRIM\nGND\n \nFigure 49. Precision Boosted Output Regulator  \n \nADR420/ADR421/ADR423/ADR425 Data Sheet\n \nRev. J | Page 22 of 24 OUTLINE DIMENSIONS \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.COMPLIANT TO JEDEC STANDARDS MS-012-AA\n012407-A0.25 (0.0098)\n0.17 (0.0067)1.27 (0.0500)\n0.40 (0.0157)0.50 (0.0196)0.25 (0.0099)45°\n8°\n0°1.75 (0.0688)\n1.35 (0.0532)\nSEATING\nPLANE0.25 (0.0098)\n0.10 (0.0040)41855.00 (0.1968)\n4.80 (0.1890)\n4.00 (0.1574)3.80 (0.1497)\n1.27 (0.0500)\nBSC6.20 (0.2441)5.80 (0.2284)\n0.51 (0.0201)0.31 (0.0122)\nCOPLANARITY\n0.10\n \nFigure 50. 8-Lead Standard Small Outline Package [SOIC_N]  \nNarrow Body \n(R-8)  \nDimensions shown in millimeters and (inches) \n \nCOMPLIANT TO JEDEC STANDARDS MO-187-AA6°\n0°0.80\n0.55\n0.4048\n15\n0.65 BSC\n0.40\n0.251.10 MAX3.20\n3.002.80\nCOPLANARITY\n0.100.23\n0.093.20\n3.00\n2.805.154.904.65\nPIN 1\nIDENTIFIER\n15° MAX 0.950.850.75\n0.150.05\n10-07-2009-B \nFigure 51. 8-Lead Mini Small Outline Package [MSOP]  \n(RM-8)  \nDimensions shown in millimeters \nData Sheet  ADR420/ADR421/ADR423/ADR425  \n \nRev. J | Page 23 of 24 ORDERING GUIDE  \nModel1 Output  \nVoltage,  \nVOUT (V) Initial \nAccuracy Temperature \nCoefficient  \n(ppm/°C)  Temperature  \nRange  Package Description  Package Option  Branding  \nmV % \nADR420 ARZ  2.048  3 0.15  10 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR420 ARZ -REEL7  2.048  3 0.15  10 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR420 ARMZ  2.048  3 0.15  10 −40°C to +125°C  8-Lead MSOP  RM-8 L0C \nADR420 ARMZ -REEL7  2.048  3 0.15  10 −40°C to +125°C  8-Lead MSOP  RM-8 L0C \nADR420 BRZ 2.048  1 0.05  3 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR420 BRZ -REEL7  2.048  1 0.05  3 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR421 ARZ  2.50  3 0.12  10 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR421 ARZ -REEL7  2.50  3 0.12  10 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR421 ARMZ  2.50  3 0.12  10 −40°C to +125°C  8-Lead MSOP  RM-8 R06 \nADR421 ARMZ -REEL7  2.50  3 0.12  10 −40°C to +125°C  8-Lead MSOP  RM-8 R06 \nADR421 BR 2.50  1 0.04  3 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR421 BR-REEL7  2.50  1 0.04  3 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR421 BRZ  2.50  1 0.04  3 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR421 BRZ -REEL7  2.50  1 0.04  3 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR423 ARZ  3.00  4 0.13  10 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR423 ARZ -REEL7  3.00  4 0.13  10 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR423 ARMZ  3.00  4 0.13  10 −40°C to +125°C  8-Lead MSOP  RM-8 R0U  \nADR423 ARMZ -REEL7  3.00  4 0.13  10 −40°C to +125°C  8-Lead MSOP  RM-8 R0U  \nADR423 BRZ  3.00  1.5 0.04  3 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR423 BRZ -REEL7  3.00  1.5 0.04  3 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR425 ARZ  5.00  6 0.12  10 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR425 ARZ -REEL7  5.00  6 0.12  10 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR425 ARMZ  5.00 6 0.12  10 −40°C to +125°C  8-Lead MSOP  RM-8 R7A#  \nADR425 ARMZ -REEL7  5.00  6 0.12  10 −40°C to +125°C  8-Lead MSOP  RM-8 R7A#  \nADR425 BRZ 5.00  2 0.04  3 −40°C to +125°C  8-Lead SOIC_N  R-8  \nADR425 BRZ -REEL7  5.00  2 0.04  3 −40°C to +125°C  8-Lead SOIC_N  R-8  \n \n1 Z = RoHS Compliant Part. # denotes RoHS -compliant product may be top or bottom marked.  \n \nADR420/ADR421/ADR423/ADR425 Data Sheet\n \nRev. J | Page 24 of 24 NOTES \n \n \n©2001–2013 Analog Devices, Inc. All rights reserved. Trademarks and  \n registered trademarks are the prop erty of their respective owners. \n  D02432-0-12/13(J)  ©2001–2013 Analog Devices, Inc. All rights reserved. Trademarks and   registered trademarks are the prop erty of their respective owners. \n  D02432-0-12/13(J)  \n"}]
!==============================================================================!
### Component Summary: ADR421BRZ-REEL7

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Output Voltage (VOUT): 2.50 V
  - Supply Voltage (VIN): 4.5 V to 18 V

- **Current Ratings:**
  - Quiescent Current (IIN): 390 µA (typical), 500 µA (maximum)
  - High Output Current: 10 mA

- **Power Consumption:**
  - Maximum quiescent current of 500 µA.

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - 8-Lead SOIC (R-8)

- **Special Features or Notes:**
  - Low noise: 1.75 µV p-p (0.1 Hz to 10 Hz)
  - Low temperature coefficient: 3 ppm/°C
  - Long-term stability: 50 ppm over 1000 hours
  - Load regulation: 70 ppm/mA
  - Line regulation: 35 ppm/V
  - Trim terminal for output voltage adjustment over ±0.5% range.

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Not specified in the provided data.

**Description:**
The ADR421 is an ultraprecision voltage reference from Analog Devices, utilizing eXtra implanted junction FET (XFET) technology. It is designed to provide a stable and accurate reference voltage of 2.50 V with low noise and excellent long-term stability. The device features a trim terminal that allows for fine-tuning of the output voltage without affecting its temperature coefficient.

**Typical Applications:**
The ADR421 is suitable for various precision applications, including:
- Precision data acquisition systems
- High-resolution analog-to-digital converters (ADCs) and digital-to-analog converters (DACs)
- Battery-powered instrumentation
- Portable medical instruments
- Industrial process control systems
- Optical network control circuits

This component is particularly valuable in applications where low noise and high accuracy are critical, such as in medical devices and precision measurement systems.