

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Fri May 24 01:07:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2_fu_117  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_124_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    421|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1886|    737|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    111|    -|
|Register         |        -|    -|     280|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2166|   1269|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |mux_42_32_1_1_U49                                               |mux_42_32_1_1                                        |        0|   0|     0|   20|    0|
    |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2_fu_117  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2  |        0|   0|  1886|  717|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                           |                                                     |        0|   0|  1886|  737|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln157_fu_338_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln158_fu_313_p2               |         +|   0|  0|  43|          36|          15|
    |sub_fu_261_p2                     |         +|   0|  0|  39|          32|           2|
    |final_m2s_len_fu_281_p2           |         -|   0|  0|  39|          32|          32|
    |and_ln157_fu_324_p2               |       and|   0|  0|   2|           1|           1|
    |empty_45_fu_236_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_fu_218_p2                    |      icmp|   0|  0|  16|          27|           1|
    |icmp_ln125_fu_202_p2              |      icmp|   0|  0|  18|          32|           6|
    |icmp_ln157_fu_307_p2              |      icmp|   0|  0|  18|          32|          11|
    |icmp_ln161_fu_319_p2              |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |count_3_fu_254_p3                 |    select|   0|  0|  32|           1|           6|
    |empty_46_fu_242_p3                |    select|   0|  0|   6|           1|           6|
    |select_ln111_cast_cast_fu_154_p3  |    select|   0|  0|  12|           1|          11|
    |select_ln111_cast_fu_146_p3       |    select|   0|  0|  13|           1|          11|
    |select_ln131_fu_224_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln157_fu_328_p3            |    select|   0|  0|  36|           1|          36|
    |xor_ln113_fu_140_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln131_fu_272_p2               |       xor|   0|  0|   4|           3|           4|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 421|         331|         274|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  25|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |count_fu_94             |   9|          2|   32|         64|
    |in_memory_assign_fu_90  |   9|          2|   64|        128|
    |m_axi_gmem1_ARVALID     |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY      |   9|          2|    1|          2|
    |outbuf_blk_n            |   9|          2|    1|          2|
    |outbuf_din              |   9|          2|   35|         70|
    |outbuf_write            |  14|          3|    1|          3|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 111|         24|  138|        280|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln158_reg_423                                                            |  33|   0|   36|          3|
    |ap_CS_fsm                                                                    |   4|   0|    4|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |count_3_reg_393                                                              |  32|   0|   32|          0|
    |count_fu_94                                                                  |  32|   0|   32|          0|
    |empty_46_reg_385                                                             |   6|   0|    6|          0|
    |final_m2s_len_reg_403                                                        |  32|   0|   32|          0|
    |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2_fu_117_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln125_reg_380                                                           |   1|   0|    1|          0|
    |icmp_ln157_reg_418                                                           |   1|   0|    1|          0|
    |icmp_ln161_reg_428                                                           |   1|   0|    1|          0|
    |in_memory_assign_fu_90                                                       |  64|   0|   64|          0|
    |select_ln111_cast_reg_372                                                    |   2|   0|   12|         10|
    |sext_ln157_reg_413                                                           |  33|   0|   36|          3|
    |shl_ln_reg_408                                                               |   3|   0|    6|          3|
    |start_once_reg                                                               |   1|   0|    1|          0|
    |sub_reg_398                                                                  |  32|   0|   32|          0|
    |xor_ln113_reg_366                                                            |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 280|   0|  299|         19|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    8|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|   10|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                      gmem1|       pointer|
|in_memory              |   in|   64|     ap_none|                  in_memory|        scalar|
|kernel_mode            |   in|    2|     ap_none|                kernel_mode|        scalar|
|outbuf_din             |  out|   35|     ap_fifo|                     outbuf|       pointer|
|outbuf_num_data_valid  |   in|    7|     ap_fifo|                     outbuf|       pointer|
|outbuf_fifo_cap        |   in|    7|     ap_fifo|                     outbuf|       pointer|
|outbuf_full_n          |   in|    1|     ap_fifo|                     outbuf|       pointer|
|outbuf_write           |  out|    1|     ap_fifo|                     outbuf|       pointer|
+-----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_memory_assign = alloca i32 1"   --->   Operation 5 'alloca' 'in_memory_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 6 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %outbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_4, i32 0, i32 0, void @empty_3, i32 10, i32 1024, void @empty_0, void @empty_1, void @empty_3, i32 16, i32 16, i32 32, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %kernel_mode" [userdma.cpp:106]   --->   Operation 9 'read' 'kernel_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory" [userdma.cpp:106]   --->   Operation 10 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1" [userdma.cpp:113]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.97ns)   --->   "%xor_ln113 = xor i1 %tmp, i1 1" [userdma.cpp:113]   --->   Operation 12 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%select_ln111_cast = select i1 %tmp, i12 1024, i12 2048" [userdma.cpp:113]   --->   Operation 13 'select' 'select_ln111_cast' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%select_ln111_cast_cast = select i1 %tmp, i32 1024, i32 2048" [userdma.cpp:113]   --->   Operation 14 'select' 'select_ln111_cast_cast' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.82ns)   --->   "%out_val_data_filed_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 4, i32 5, i32 6, i32 7, i2 %kernel_mode_read" [userdma.cpp:106]   --->   Operation 15 'mux' 'out_val_data_filed_V' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %out_val_data_filed_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 16 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i33 %or_ln" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 17 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.56ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i35P0A, i35 %outbuf, i35 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 18 'write' 'write_ln174' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln124 = store i32 %select_ln111_cast_cast, i32 %count" [userdma.cpp:124]   --->   Operation 19 'store' 'store_ln124' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln124 = store i64 %in_memory_read, i64 %in_memory_assign" [userdma.cpp:124]   --->   Operation 20 'store' 'store_ln124' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln124 = br void %do.body" [userdma.cpp:124]   --->   Operation 21 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%final_m2s_len_3 = load i32 %count"   --->   Operation 22 'load' 'final_m2s_len_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln125 = icmp_sgt  i32 %final_m2s_len_3, i32 32" [userdma.cpp:125]   --->   Operation 23 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %final_m2s_len_3, i32 5, i32 31"   --->   Operation 24 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.45ns)   --->   "%icmp = icmp_slt  i27 %tmp_4, i27 1"   --->   Operation 25 'icmp' 'icmp' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%select_ln131 = select i1 %icmp, i32 %final_m2s_len_3, i32 32" [userdma.cpp:131]   --->   Operation 26 'select' 'select_ln131' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln131" [userdma.cpp:131]   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.47ns)   --->   "%empty_45 = icmp_sgt  i32 %select_ln131, i32 0" [userdma.cpp:131]   --->   Operation 28 'icmp' 'empty_45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.18ns)   --->   "%empty_46 = select i1 %empty_45, i6 %empty, i6 0" [userdma.cpp:131]   --->   Operation 29 'select' 'empty_46' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty_47' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%in_memory_assign_load = load i64 %in_memory_assign" [userdma.cpp:131]   --->   Operation 31 'load' 'in_memory_assign_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.69ns)   --->   "%count_3 = select i1 %icmp_ln125, i32 32, i32 %final_m2s_len_3" [userdma.cpp:125]   --->   Operation 32 'select' 'count_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.55ns)   --->   "%sub = add i32 %count_3, i32 4294967295" [userdma.cpp:125]   --->   Operation 33 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i64 %in_memory_assign_load" [userdma.cpp:131]   --->   Operation 34 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.96ns)   --->   "%xor_ln131 = xor i3 %trunc_ln131, i3 4" [userdma.cpp:131]   --->   Operation 35 'xor' 'xor_ln131' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i6 %empty_46" [userdma.cpp:112]   --->   Operation 36 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.55ns)   --->   "%final_m2s_len = sub i32 %final_m2s_len_3, i32 %zext_ln112" [userdma.cpp:112]   --->   Operation 37 'sub' 'final_m2s_len' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln131, i3 0" [userdma.cpp:135]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.58ns)   --->   "%call_ln125 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2, i32 %final_m2s_len_3, i32 %count_3, i32 %sub, i12 %select_ln111_cast, i35 %outbuf, i64 %gmem1, i6 %shl_ln, i1 %xor_ln113, i64 %in_memory_assign_load" [userdma.cpp:125]   --->   Operation 39 'call' 'call_ln125' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %count_3, i3 0" [userdma.cpp:151]   --->   Operation 40 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i35 %shl_ln2" [userdma.cpp:157]   --->   Operation 41 'sext' 'sext_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln157 = icmp_eq  i32 %final_m2s_len, i32 1024" [userdma.cpp:157]   --->   Operation 42 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.67ns)   --->   "%add_ln158 = add i36 %sext_ln157, i36 68719468544" [userdma.cpp:158]   --->   Operation 43 'add' 'add_ln158' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln161 = icmp_eq  i32 %final_m2s_len_3, i32 %zext_ln112" [userdma.cpp:161]   --->   Operation 44 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.10>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [userdma.cpp:106]   --->   Operation 45 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln125 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2, i32 %final_m2s_len_3, i32 %count_3, i32 %sub, i12 %select_ln111_cast, i35 %outbuf, i64 %gmem1, i6 %shl_ln, i1 %xor_ln113, i64 %in_memory_assign_load" [userdma.cpp:125]   --->   Operation 46 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%and_ln157 = and i1 %icmp_ln157, i1 %xor_ln113" [userdma.cpp:157]   --->   Operation 47 'and' 'and_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%select_ln157 = select i1 %and_ln157, i36 %add_ln158, i36 %sext_ln157" [userdma.cpp:157]   --->   Operation 48 'select' 'select_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%sext_ln157_1 = sext i36 %select_ln157" [userdma.cpp:157]   --->   Operation 49 'sext' 'sext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln157 = add i64 %sext_ln157_1, i64 %in_memory_assign_load" [userdma.cpp:157]   --->   Operation 50 'add' 'add_ln157' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %do.body.do.body_crit_edge, void %do.end" [userdma.cpp:161]   --->   Operation 51 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln161 = store i32 %final_m2s_len, i32 %count" [userdma.cpp:161]   --->   Operation 52 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 1.58>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln161 = store i64 %add_ln157, i64 %in_memory_assign" [userdma.cpp:161]   --->   Operation 53 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 1.58>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln161 = br void %do.body" [userdma.cpp:161]   --->   Operation 54 'br' 'br_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [userdma.cpp:162]   --->   Operation 55 'ret' 'ret_ln162' <Predicate = (icmp_ln161)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_memory]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_memory_assign       (alloca        ) [ 01111]
count                  (alloca        ) [ 01111]
specinterface_ln0      (specinterface ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
kernel_mode_read       (read          ) [ 00000]
in_memory_read         (read          ) [ 00000]
tmp                    (bitselect     ) [ 00000]
xor_ln113              (xor           ) [ 00111]
select_ln111_cast      (select        ) [ 00111]
select_ln111_cast_cast (select        ) [ 00000]
out_val_data_filed_V   (mux           ) [ 00000]
or_ln                  (bitconcatenate) [ 00000]
zext_ln174             (zext          ) [ 00000]
write_ln174            (write         ) [ 00000]
store_ln124            (store         ) [ 00000]
store_ln124            (store         ) [ 00000]
br_ln124               (br            ) [ 00000]
final_m2s_len_3        (load          ) [ 00011]
icmp_ln125             (icmp          ) [ 00010]
tmp_4                  (partselect    ) [ 00000]
icmp                   (icmp          ) [ 00000]
select_ln131           (select        ) [ 00000]
empty                  (trunc         ) [ 00000]
empty_45               (icmp          ) [ 00000]
empty_46               (select        ) [ 00010]
empty_47               (wait          ) [ 00000]
in_memory_assign_load  (load          ) [ 00001]
count_3                (select        ) [ 00001]
sub                    (add           ) [ 00001]
trunc_ln131            (trunc         ) [ 00000]
xor_ln131              (xor           ) [ 00000]
zext_ln112             (zext          ) [ 00000]
final_m2s_len          (sub           ) [ 00001]
shl_ln                 (bitconcatenate) [ 00001]
shl_ln2                (bitconcatenate) [ 00000]
sext_ln157             (sext          ) [ 00001]
icmp_ln157             (icmp          ) [ 00001]
add_ln158              (add           ) [ 00001]
icmp_ln161             (icmp          ) [ 00001]
specloopname_ln106     (specloopname  ) [ 00000]
call_ln125             (call          ) [ 00000]
and_ln157              (and           ) [ 00000]
select_ln157           (select        ) [ 00000]
sext_ln157_1           (sext          ) [ 00000]
add_ln157              (add           ) [ 00000]
br_ln161               (br            ) [ 00000]
store_ln161            (store         ) [ 00000]
store_ln161            (store         ) [ 00000]
br_ln161               (br            ) [ 00000]
ret_ln162              (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_memory">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_mode">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mode"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outbuf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i35P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="in_memory_assign_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_memory_assign/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="count_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="kernel_mode_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_mode_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_memory_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln174_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="35" slack="0"/>
<pin id="113" dir="0" index="2" bw="33" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="0" index="3" bw="32" slack="0"/>
<pin id="122" dir="0" index="4" bw="12" slack="2"/>
<pin id="123" dir="0" index="5" bw="35" slack="0"/>
<pin id="124" dir="0" index="6" bw="64" slack="0"/>
<pin id="125" dir="0" index="7" bw="6" slack="0"/>
<pin id="126" dir="0" index="8" bw="1" slack="2"/>
<pin id="127" dir="0" index="9" bw="64" slack="0"/>
<pin id="128" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln125/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="xor_ln113_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln113/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln111_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="0" index="2" bw="12" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_cast/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln111_cast_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_cast_cast/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_val_data_filed_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="0" index="3" bw="4" slack="0"/>
<pin id="167" dir="0" index="4" bw="4" slack="0"/>
<pin id="168" dir="0" index="5" bw="2" slack="0"/>
<pin id="169" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="out_val_data_filed_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="or_ln_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="33" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln174_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="33" slack="0"/>
<pin id="186" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln124_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="13" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln124_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="final_m2s_len_3_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_m2s_len_3/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln125_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="27" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="27" slack="0"/>
<pin id="220" dir="0" index="1" bw="27" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln131_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_45_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_45/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_46_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_46/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="in_memory_assign_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="2"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_memory_assign_load/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="count_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_3/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sub_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln131_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="xor_ln131_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln131/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln112_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="final_m2s_len_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="final_m2s_len/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="shl_ln_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="shl_ln2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="35" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln157_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="35" slack="0"/>
<pin id="305" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln157_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln158_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="35" slack="0"/>
<pin id="315" dir="0" index="1" bw="14" slack="0"/>
<pin id="316" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln161_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln157_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="1" slack="3"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln157_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="36" slack="1"/>
<pin id="331" dir="0" index="2" bw="36" slack="1"/>
<pin id="332" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln157/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln157_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="36" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157_1/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln157_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="36" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="341" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln161_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="0" index="1" bw="32" slack="3"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln161_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="3"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/4 "/>
</bind>
</comp>

<comp id="352" class="1005" name="in_memory_assign_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="in_memory_assign "/>
</bind>
</comp>

<comp id="359" class="1005" name="count_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="366" class="1005" name="xor_ln113_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="2"/>
<pin id="368" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln113 "/>
</bind>
</comp>

<comp id="372" class="1005" name="select_ln111_cast_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="2"/>
<pin id="374" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="select_ln111_cast "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln125_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln125 "/>
</bind>
</comp>

<comp id="385" class="1005" name="empty_46_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

<comp id="393" class="1005" name="count_3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_3 "/>
</bind>
</comp>

<comp id="398" class="1005" name="sub_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="403" class="1005" name="final_m2s_len_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="final_m2s_len "/>
</bind>
</comp>

<comp id="408" class="1005" name="shl_ln_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="1"/>
<pin id="410" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="413" class="1005" name="sext_ln157_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="36" slack="1"/>
<pin id="415" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln157 "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln157_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="423" class="1005" name="add_ln158_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="36" slack="1"/>
<pin id="425" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln158 "/>
</bind>
</comp>

<comp id="428" class="1005" name="icmp_ln161_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln161 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="129"><net_src comp="80" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="117" pin=5"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="117" pin=6"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="98" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="132" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="132" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="162" pin=4"/></net>

<net id="175"><net_src comp="98" pin="2"/><net_sink comp="162" pin=5"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="162" pin="6"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="193"><net_src comp="154" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="104" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="199" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="66" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="222"><net_src comp="208" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="199" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="224" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="232" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="117" pin=9"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="254" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="261" pin="2"/><net_sink comp="117" pin=3"/></net>

<net id="271"><net_src comp="250" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="74" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="76" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="272" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="78" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="117" pin=7"/></net>

<net id="300"><net_src comp="82" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="254" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="78" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="281" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="303" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="84" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="278" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="328" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="351"><net_src comp="338" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="90" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="362"><net_src comp="94" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="369"><net_src comp="140" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="117" pin=8"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="375"><net_src comp="146" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="117" pin=4"/></net>

<net id="383"><net_src comp="202" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="388"><net_src comp="242" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="396"><net_src comp="254" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="401"><net_src comp="261" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="406"><net_src comp="281" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="411"><net_src comp="286" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="117" pin=7"/></net>

<net id="416"><net_src comp="303" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="421"><net_src comp="307" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="426"><net_src comp="313" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="431"><net_src comp="319" pin="2"/><net_sink comp="428" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: outbuf | {1 3 4 }
 - Input state : 
	Port: paralleltostreamwithburst : gmem1 | {3 4 }
	Port: paralleltostreamwithburst : in_memory | {1 }
	Port: paralleltostreamwithburst : kernel_mode | {1 }
  - Chain level:
	State 1
		xor_ln113 : 1
		select_ln111_cast : 1
		select_ln111_cast_cast : 1
		or_ln : 1
		zext_ln174 : 2
		write_ln174 : 3
		store_ln124 : 2
	State 2
		icmp_ln125 : 1
		tmp_4 : 1
		icmp : 2
		select_ln131 : 3
		empty : 4
		empty_45 : 4
		empty_46 : 5
	State 3
		sub : 1
		trunc_ln131 : 1
		xor_ln131 : 2
		final_m2s_len : 1
		shl_ln : 2
		call_ln125 : 3
		shl_ln2 : 1
		sext_ln157 : 2
		icmp_ln157 : 2
		add_ln158 : 3
		icmp_ln161 : 1
	State 4
		sext_ln157_1 : 1
		add_ln157 : 2
		store_ln161 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   call   | grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2_fu_117 |  3.176  |   773   |   489   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                           sub_fu_261                           |    0    |    0    |    39   |
|    add   |                        add_ln158_fu_313                        |    0    |    0    |    42   |
|          |                        add_ln157_fu_338                        |    0    |    0    |    71   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                    select_ln111_cast_fu_146                    |    0    |    0    |    12   |
|          |                  select_ln111_cast_cast_fu_154                 |    0    |    0    |    32   |
|  select  |                       select_ln131_fu_224                      |    0    |    0    |    32   |
|          |                         empty_46_fu_242                        |    0    |    0    |    6    |
|          |                         count_3_fu_254                         |    0    |    0    |    32   |
|          |                       select_ln157_fu_328                      |    0    |    0    |    36   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                        icmp_ln125_fu_202                       |    0    |    0    |    18   |
|          |                           icmp_fu_218                          |    0    |    0    |    16   |
|   icmp   |                         empty_45_fu_236                        |    0    |    0    |    18   |
|          |                        icmp_ln157_fu_307                       |    0    |    0    |    18   |
|          |                        icmp_ln161_fu_319                       |    0    |    0    |    18   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    sub   |                      final_m2s_len_fu_281                      |    0    |    0    |    39   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    mux   |                   out_val_data_filed_V_fu_162                  |    0    |    0    |    20   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    xor   |                        xor_ln113_fu_140                        |    0    |    0    |    2    |
|          |                        xor_ln131_fu_272                        |    0    |    0    |    3    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    and   |                        and_ln157_fu_324                        |    0    |    0    |    2    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   read   |                   kernel_mode_read_read_fu_98                  |    0    |    0    |    0    |
|          |                   in_memory_read_read_fu_104                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   write  |                    write_ln174_write_fu_110                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
| bitselect|                           tmp_fu_132                           |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                          or_ln_fu_176                          |    0    |    0    |    0    |
|bitconcatenate|                          shl_ln_fu_286                         |    0    |    0    |    0    |
|          |                         shl_ln2_fu_295                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   zext   |                        zext_ln174_fu_184                       |    0    |    0    |    0    |
|          |                        zext_ln112_fu_278                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|partselect|                          tmp_4_fu_208                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   trunc  |                          empty_fu_232                          |    0    |    0    |    0    |
|          |                       trunc_ln131_fu_268                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   sext   |                        sext_ln157_fu_303                       |    0    |    0    |    0    |
|          |                       sext_ln157_1_fu_334                      |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                |  3.176  |   773   |   945   |
|----------|----------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln158_reg_423    |   36   |
|     count_3_reg_393     |   32   |
|      count_reg_359      |   32   |
|     empty_46_reg_385    |    6   |
|  final_m2s_len_reg_403  |   32   |
|    icmp_ln125_reg_380   |    1   |
|    icmp_ln157_reg_418   |    1   |
|    icmp_ln161_reg_428   |    1   |
| in_memory_assign_reg_352|   64   |
|select_ln111_cast_reg_372|   12   |
|    sext_ln157_reg_413   |   36   |
|      shl_ln_reg_408     |    6   |
|       sub_reg_398       |   32   |
|    xor_ln113_reg_366    |    1   |
+-------------------------+--------+
|          Total          |   292  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2_fu_117 |  p2  |   2  |  32  |   64   ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2_fu_117 |  p3  |   2  |  32  |   64   ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2_fu_117 |  p7  |   2  |   6  |   12   ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   140  ||  4.764  ||    27   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   773  |   945  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   292  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |  1065  |   972  |
+-----------+--------+--------+--------+
