Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 21:49:22 2024
| Host         : LAPTOP-7GF0693T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
SYNTH-10   Warning           Wide multiplier                 6           
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               8           
TIMING-23  Warning           Combinational loop found        32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39249)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13010)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (32)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39249)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[0]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[0]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[1]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[1]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[2]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[2]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_X_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__10/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__11/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__12/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__13/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__14/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__15/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__16/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__17/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__18/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__19/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__20/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__21/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__22/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__23/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__24/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__25/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__26/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__27/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__28/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__29/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__3/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__30/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__31/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__32/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__33/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__34/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__35/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__36/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__4/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__5/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__6/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__7/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__8/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[1]_rep__9/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__10/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__11/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__12/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__13/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__14/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__15/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__16/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__17/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__18/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__19/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__20/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__21/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__3/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__4/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__5/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__6/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__7/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__8/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[2]_rep__9/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CHOSEN_Y_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_X_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[2]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MOVE_Y_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: STATE_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: STATE_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TURN_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[0,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[1,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[2,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[3,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[4,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[5,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[6,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: black_pieces_reg[7,7][9]/Q (HIGH)

 There are 4304 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp_ssd_ctrl/comp_clk100Hz/pulse_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/hcount_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_display/vcount_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[0,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[1,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[2,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[3,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[4,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[5,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[6,7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,0][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: white_pieces_reg[7,7][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13010)
----------------------------------------------------
 There are 13010 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (32)
----------------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.409        0.000                      0                  465        0.170        0.000                      0                  465        4.500        0.000                       0                   229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.409        0.000                      0                  465        0.170        0.000                      0                  465        4.500        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 1.428ns (25.848%)  route 4.097ns (74.152%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.461     6.426    joystick_test/count_reg_n_0_[22]
    SLICE_X26Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  joystick_test/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.635     7.185    joystick_test/FSM_sequential_state[2]_i_12_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.309 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.634     7.943    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.093 f  joystick_test/count[23]_i_6/O
                         net (fo=2, routed)           0.594     8.687    joystick_test/count[23]_i_6_n_0
    SLICE_X27Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.013 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.784     9.797    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.921 r  joystick_test/count[23]_i_4/O
                         net (fo=24, routed)          0.988    10.909    joystick_test/count[23]_i_4_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124    11.033 r  joystick_test/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.033    joystick_test/count[3]_i_1__0_n_0
    SLICE_X29Y1          FDRE                                         r  joystick_test/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.569    15.052    joystick_test/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  joystick_test/count_reg[3]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X29Y1          FDRE (Setup_fdre_C_D)        0.031    15.442    joystick_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 1.656ns (30.548%)  route 3.765ns (69.452%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.461     6.426    joystick_test/count_reg_n_0_[22]
    SLICE_X26Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  joystick_test/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.635     7.185    joystick_test/FSM_sequential_state[2]_i_12_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.309 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.634     7.943    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.093 f  joystick_test/count[23]_i_6/O
                         net (fo=2, routed)           0.594     8.687    joystick_test/count[23]_i_6_n_0
    SLICE_X27Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.013 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.792     9.805    joystick_test/spi_master_0/FSM_sequential_state_reg[0]_0
    SLICE_X24Y5          LUT5 (Prop_lut5_I0_O)        0.150     9.955 r  joystick_test/spi_master_0/FSM_sequential_state[2]_i_5/O
                         net (fo=3, routed)           0.649    10.603    joystick_test/spi_master_0/FSM_sequential_state[2]_i_5_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I3_O)        0.326    10.929 r  joystick_test/spi_master_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.929    joystick_test/spi_master_0_n_7
    SLICE_X25Y5          FDRE                                         r  joystick_test/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.569    15.052    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y5          FDRE                                         r  joystick_test/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.431    15.483    
                         clock uncertainty           -0.035    15.448    
    SLICE_X25Y5          FDRE (Setup_fdre_C_D)        0.029    15.477    joystick_test/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.477    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 1.428ns (27.170%)  route 3.828ns (72.830%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.461     6.426    joystick_test/count_reg_n_0_[22]
    SLICE_X26Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  joystick_test/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.635     7.185    joystick_test/FSM_sequential_state[2]_i_12_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.309 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.634     7.943    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.093 f  joystick_test/count[23]_i_6/O
                         net (fo=2, routed)           0.594     8.687    joystick_test/count[23]_i_6_n_0
    SLICE_X27Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.013 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.784     9.797    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.921 r  joystick_test/count[23]_i_4/O
                         net (fo=24, routed)          0.719    10.640    joystick_test/count[23]_i_4_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.764 r  joystick_test/count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.764    joystick_test/count[1]_i_1_n_0
    SLICE_X29Y1          FDRE                                         r  joystick_test/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.569    15.052    joystick_test/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  joystick_test/count_reg[1]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X29Y1          FDRE (Setup_fdre_C_D)        0.029    15.440    joystick_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.428ns (27.213%)  route 3.820ns (72.787%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.461     6.426    joystick_test/count_reg_n_0_[22]
    SLICE_X26Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  joystick_test/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.635     7.185    joystick_test/FSM_sequential_state[2]_i_12_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.309 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.634     7.943    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.093 f  joystick_test/count[23]_i_6/O
                         net (fo=2, routed)           0.594     8.687    joystick_test/count[23]_i_6_n_0
    SLICE_X27Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.013 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.784     9.797    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.921 r  joystick_test/count[23]_i_4/O
                         net (fo=24, routed)          0.711    10.632    joystick_test/count[23]_i_4_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.756 r  joystick_test/count[5]_i_1/O
                         net (fo=1, routed)           0.000    10.756    joystick_test/count[5]_i_1_n_0
    SLICE_X29Y1          FDRE                                         r  joystick_test/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.569    15.052    joystick_test/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  joystick_test/count_reg[5]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X29Y1          FDRE (Setup_fdre_C_D)        0.032    15.443    joystick_test/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.428ns (27.231%)  route 3.816ns (72.769%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.461     6.426    joystick_test/count_reg_n_0_[22]
    SLICE_X26Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  joystick_test/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.635     7.185    joystick_test/FSM_sequential_state[2]_i_12_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.309 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.634     7.943    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.093 f  joystick_test/count[23]_i_6/O
                         net (fo=2, routed)           0.594     8.687    joystick_test/count[23]_i_6_n_0
    SLICE_X27Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.013 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.784     9.797    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.921 r  joystick_test/count[23]_i_4/O
                         net (fo=24, routed)          0.707    10.628    joystick_test/count[23]_i_4_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.752 r  joystick_test/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.752    joystick_test/count[7]_i_1__0_n_0
    SLICE_X29Y2          FDRE                                         r  joystick_test/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.569    15.052    joystick_test/clk_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  joystick_test/count_reg[7]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X29Y2          FDRE (Setup_fdre_C_D)        0.029    15.440    joystick_test/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 1.428ns (27.239%)  route 3.815ns (72.761%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.461     6.426    joystick_test/count_reg_n_0_[22]
    SLICE_X26Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  joystick_test/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.635     7.185    joystick_test/FSM_sequential_state[2]_i_12_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.309 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.634     7.943    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.093 f  joystick_test/count[23]_i_6/O
                         net (fo=2, routed)           0.594     8.687    joystick_test/count[23]_i_6_n_0
    SLICE_X27Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.013 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.784     9.797    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.921 r  joystick_test/count[23]_i_4/O
                         net (fo=24, routed)          0.706    10.627    joystick_test/count[23]_i_4_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.751 r  joystick_test/count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.751    joystick_test/count[4]_i_1_n_0
    SLICE_X29Y1          FDRE                                         r  joystick_test/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.569    15.052    joystick_test/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  joystick_test/count_reg[4]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X29Y1          FDRE (Setup_fdre_C_D)        0.031    15.442    joystick_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.428ns (27.247%)  route 3.813ns (72.753%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.461     6.426    joystick_test/count_reg_n_0_[22]
    SLICE_X26Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  joystick_test/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.635     7.185    joystick_test/FSM_sequential_state[2]_i_12_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.309 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.634     7.943    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.093 f  joystick_test/count[23]_i_6/O
                         net (fo=2, routed)           0.594     8.687    joystick_test/count[23]_i_6_n_0
    SLICE_X27Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.013 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.784     9.797    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.921 r  joystick_test/count[23]_i_4/O
                         net (fo=24, routed)          0.704    10.625    joystick_test/count[23]_i_4_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.749 r  joystick_test/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.749    joystick_test/count[8]_i_1__0_n_0
    SLICE_X29Y2          FDRE                                         r  joystick_test/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.569    15.052    joystick_test/clk_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  joystick_test/count_reg[8]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X29Y2          FDRE (Setup_fdre_C_D)        0.031    15.442    joystick_test/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.428ns (27.427%)  route 3.779ns (72.573%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.461     6.426    joystick_test/count_reg_n_0_[22]
    SLICE_X26Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  joystick_test/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.635     7.185    joystick_test/FSM_sequential_state[2]_i_12_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.309 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.634     7.943    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.093 f  joystick_test/count[23]_i_6/O
                         net (fo=2, routed)           0.594     8.687    joystick_test/count[23]_i_6_n_0
    SLICE_X27Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.013 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.784     9.797    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.921 r  joystick_test/count[23]_i_4/O
                         net (fo=24, routed)          0.670    10.591    joystick_test/count[23]_i_4_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I4_O)        0.124    10.715 r  joystick_test/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    10.715    joystick_test/count[10]_i_1__0_n_0
    SLICE_X29Y3          FDRE                                         r  joystick_test/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    15.051    joystick_test/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  joystick_test/count_reg[10]/C
                         clock pessimism              0.394    15.445    
                         clock uncertainty           -0.035    15.410    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.029    15.439    joystick_test/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.439    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.428ns (27.443%)  route 3.776ns (72.557%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.461     6.426    joystick_test/count_reg_n_0_[22]
    SLICE_X26Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  joystick_test/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.635     7.185    joystick_test/FSM_sequential_state[2]_i_12_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.309 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.634     7.943    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.093 f  joystick_test/count[23]_i_6/O
                         net (fo=2, routed)           0.594     8.687    joystick_test/count[23]_i_6_n_0
    SLICE_X27Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.013 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.784     9.797    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.921 r  joystick_test/count[23]_i_4/O
                         net (fo=24, routed)          0.667    10.588    joystick_test/count[23]_i_4_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  joystick_test/count[15]_i_1__0/O
                         net (fo=1, routed)           0.000    10.712    joystick_test/count[15]_i_1__0_n_0
    SLICE_X29Y3          FDRE                                         r  joystick_test/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    15.051    joystick_test/clk_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  joystick_test/count_reg[15]/C
                         clock pessimism              0.394    15.445    
                         clock uncertainty           -0.035    15.410    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)        0.031    15.441    joystick_test/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.428ns (27.502%)  route 3.764ns (72.498%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X27Y5          FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/count_reg[22]/Q
                         net (fo=3, routed)           0.461     6.426    joystick_test/count_reg_n_0_[22]
    SLICE_X26Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  joystick_test/FSM_sequential_state[2]_i_12/O
                         net (fo=1, routed)           0.635     7.185    joystick_test/FSM_sequential_state[2]_i_12_n_0
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.309 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.634     7.943    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I3_O)        0.150     8.093 f  joystick_test/count[23]_i_6/O
                         net (fo=2, routed)           0.594     8.687    joystick_test/count[23]_i_6_n_0
    SLICE_X27Y2          LUT4 (Prop_lut4_I0_O)        0.326     9.013 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=2, routed)           0.784     9.797    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.921 r  joystick_test/count[23]_i_4/O
                         net (fo=24, routed)          0.656    10.577    joystick_test/count[23]_i_4_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.701 r  joystick_test/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000    10.701    joystick_test/count[17]_i_1__0_n_0
    SLICE_X29Y5          FDRE                                         r  joystick_test/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    15.051    joystick_test/clk_IBUF_BUFG
    SLICE_X29Y5          FDRE                                         r  joystick_test/count_reg[17]/C
                         clock pessimism              0.394    15.445    
                         clock uncertainty           -0.035    15.410    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)        0.029    15.439    joystick_test/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.439    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  4.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/clk_toggles_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/clk_toggles_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.590     1.537    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X19Y12         FDRE                                         r  joystick_test/spi_master_0/clk_toggles_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  joystick_test/spi_master_0/clk_toggles_reg[3]/Q
                         net (fo=7, routed)           0.125     1.803    joystick_test/spi_master_0/clk_toggles[3]
    SLICE_X18Y12         LUT5 (Prop_lut5_I0_O)        0.048     1.851 r  joystick_test/spi_master_0/clk_toggles[4]_i_2/O
                         net (fo=1, routed)           0.000     1.851    joystick_test/spi_master_0/clk_toggles[4]_i_2_n_0
    SLICE_X18Y12         FDRE                                         r  joystick_test/spi_master_0/clk_toggles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.859     2.053    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X18Y12         FDRE                                         r  joystick_test/spi_master_0/clk_toggles_reg[4]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X18Y12         FDRE (Hold_fdre_C_D)         0.131     1.681    joystick_test/spi_master_0/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X24Y7          FDRE                                         r  joystick_test/spi_rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/spi_rx_data_reg[11]/Q
                         net (fo=1, routed)           0.118     1.794    joystick_test/p_1_in[3]
    SLICE_X25Y7          FDRE                                         r  joystick_test/y_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.856     2.050    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/y_position_reg[3]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.075     1.623    joystick_test/y_position_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X24Y7          FDRE                                         r  joystick_test/spi_rx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/spi_rx_data_reg[13]/Q
                         net (fo=1, routed)           0.119     1.795    joystick_test/p_1_in[5]
    SLICE_X25Y7          FDRE                                         r  joystick_test/y_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.856     2.050    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/y_position_reg[5]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.076     1.624    joystick_test/y_position_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/y_position_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X24Y7          FDRE                                         r  joystick_test/spi_rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/spi_rx_data_reg[12]/Q
                         net (fo=1, routed)           0.119     1.795    joystick_test/p_1_in[4]
    SLICE_X25Y7          FDRE                                         r  joystick_test/y_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.856     2.050    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/y_position_reg[4]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.071     1.619    joystick_test/y_position_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/clk_toggles_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/clk_toggles_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.590     1.537    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X19Y12         FDRE                                         r  joystick_test/spi_master_0/clk_toggles_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  joystick_test/spi_master_0/clk_toggles_reg[3]/Q
                         net (fo=7, routed)           0.125     1.803    joystick_test/spi_master_0/clk_toggles[3]
    SLICE_X18Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.848 r  joystick_test/spi_master_0/clk_toggles[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    joystick_test/spi_master_0/clk_toggles[1]_i_1_n_0
    SLICE_X18Y12         FDRE                                         r  joystick_test/spi_master_0/clk_toggles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.859     2.053    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X18Y12         FDRE                                         r  joystick_test/spi_master_0/clk_toggles_reg[1]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X18Y12         FDRE (Hold_fdre_C_D)         0.121     1.671    joystick_test/spi_master_0/clk_toggles_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/x_position_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.587     1.534    joystick_test/clk_IBUF_BUFG
    SLICE_X24Y10         FDRE                                         r  joystick_test/spi_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  joystick_test/spi_rx_data_reg[7]/Q
                         net (fo=1, routed)           0.118     1.793    joystick_test/spi_rx_data_reg_n_0_[7]
    SLICE_X24Y12         FDRE                                         r  joystick_test/x_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.853     2.047    joystick_test/clk_IBUF_BUFG
    SLICE_X24Y12         FDRE                                         r  joystick_test/x_position_reg[7]/C
                         clock pessimism             -0.499     1.548    
    SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.066     1.614    joystick_test/x_position_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/x_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X24Y8          FDRE                                         r  joystick_test/spi_rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/spi_rx_data_reg[0]/Q
                         net (fo=1, routed)           0.109     1.785    joystick_test/spi_rx_data_reg_n_0_[0]
    SLICE_X25Y8          FDRE                                         r  joystick_test/x_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.856     2.050    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y8          FDRE                                         r  joystick_test/x_position_reg[0]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.046     1.594    joystick_test/x_position_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/x_position_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X24Y8          FDRE                                         r  joystick_test/spi_rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  joystick_test/spi_rx_data_reg[4]/Q
                         net (fo=1, routed)           0.117     1.779    joystick_test/spi_rx_data_reg_n_0_[4]
    SLICE_X25Y8          FDRE                                         r  joystick_test/x_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.856     2.050    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y8          FDRE                                         r  joystick_test/x_position_reg[4]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.021     1.569    joystick_test/x_position_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.592     1.539    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X20Y9          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  joystick_test/spi_master_0/rx_buffer_reg[3]/Q
                         net (fo=2, routed)           0.112     1.815    joystick_test/spi_master_0/rx_buffer[3]
    SLICE_X20Y9          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.861     2.055    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X20Y9          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[4]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X20Y9          FDRE (Hold_fdre_C_D)         0.060     1.599    joystick_test/spi_master_0/rx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.984%)  route 0.114ns (41.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.592     1.539    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X20Y9          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  joystick_test/spi_master_0/rx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.114     1.817    joystick_test/spi_master_0/rx_buffer[0]
    SLICE_X21Y9          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.861     2.055    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X21Y9          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[0]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.046     1.598    joystick_test/spi_master_0/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y13   mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y13   mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y13   mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y13   mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y13   mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         13034 Endpoints
Min Delay         13034 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CHOSEN_Y_reg[2]_rep__17/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[1]_rep__10/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        79.897ns  (logic 27.662ns (34.622%)  route 52.236ns (65.378%))
  Logic Levels:           84  (CARRY4=39 FDSE=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[2]_rep__17/C
    SLICE_X84Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  CHOSEN_Y_reg[2]_rep__17/Q
                         net (fo=112, routed)        13.087    13.543    vga_display/black_pieces[0,1][31]_i_3435_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_S_O)       0.296    13.839 r  vga_display/white_pieces_reg[6,7][6]_i_10/O
                         net (fo=1, routed)           1.388    15.227    vga_display/white_pieces_reg[6,7][6]_i_10_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.298    15.525 r  vga_display/white_pieces[6,7][6]_i_3/O
                         net (fo=1, routed)           0.000    15.525    vga_display/white_pieces[6,7][6]_i_3_n_0
    SLICE_X53Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    15.742 r  vga_display/white_pieces_reg[6,7][6]_i_1/O
                         net (fo=65, routed)          2.319    18.061    vga_display/CHOSEN_X_reg[2]_rep[6]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.360 f  vga_display/CHOSEN_Y[31]_i_412/O
                         net (fo=1, routed)           0.670    19.030    vga_display/CHOSEN_Y[31]_i_412_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    19.154 f  vga_display/CHOSEN_Y[31]_i_295/O
                         net (fo=2, routed)           0.888    20.042    vga_display/CHOSEN_Y[31]_i_295_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.166 f  vga_display/CHOSEN_Y[31]_i_207/O
                         net (fo=65, routed)          2.254    22.421    joystick_test/legal_moves[0,0]1479_out
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.545 f  joystick_test/CHOSEN_Y[31]_i_125/O
                         net (fo=1, routed)           0.716    23.261    joystick_test/CHOSEN_Y[31]_i_125_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.385 r  joystick_test/CHOSEN_Y[31]_i_60/O
                         net (fo=41, routed)          2.250    25.635    joystick_test_n_380
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124    25.759 r  CHOSEN_Y[31]_i_213/O
                         net (fo=1, routed)           0.000    25.759    joystick_test/S[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.006 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[0]
                         net (fo=3, routed)           1.049    27.056    joystick_test/number_of_legal_moves0[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.327    27.383 r  joystick_test/CHOSEN_Y[31]_i_146/O
                         net (fo=1, routed)           0.000    27.383    joystick_test/CHOSEN_Y[31]_i_146_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    27.747 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[1]
                         net (fo=2, routed)           0.686    28.433    number_of_legal_moves0[1]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.303    28.736 r  CHOSEN_Y[31]_i_149/O
                         net (fo=1, routed)           0.000    28.736    joystick_test/number_of_legal_moves[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.316 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[2]
                         net (fo=2, routed)           0.688    30.004    number_of_legal_moves0[2]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.302    30.306 r  CHOSEN_Y[31]_i_148/O
                         net (fo=1, routed)           0.000    30.306    joystick_test/number_of_legal_moves[1]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.658 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[3]
                         net (fo=2, routed)           0.176    30.833    number_of_legal_moves0[3]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.306    31.139 r  CHOSEN_Y[31]_i_147/O
                         net (fo=1, routed)           0.000    31.139    joystick_test/number_of_legal_moves[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.540 r  joystick_test/CHOSEN_Y_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    31.540    joystick_test/CHOSEN_Y_reg[31]_i_68_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.762 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[0]
                         net (fo=2, routed)           0.172    31.934    number_of_legal_moves0[4]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.299    32.233 r  CHOSEN_Y[31]_i_154/O
                         net (fo=1, routed)           0.000    32.233    joystick_test/number_of_legal_moves[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.657 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[1]
                         net (fo=2, routed)           0.686    33.343    number_of_legal_moves0[5]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303    33.646 r  CHOSEN_Y[31]_i_153/O
                         net (fo=1, routed)           0.000    33.646    joystick_test/number_of_legal_moves[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.226 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[2]
                         net (fo=2, routed)           0.685    34.911    number_of_legal_moves0[6]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.302    35.213 r  CHOSEN_Y[31]_i_152/O
                         net (fo=1, routed)           0.000    35.213    joystick_test/number_of_legal_moves[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.565 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[3]
                         net (fo=2, routed)           0.173    35.738    number_of_legal_moves0[7]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.306    36.044 r  CHOSEN_Y[31]_i_151/O
                         net (fo=1, routed)           0.000    36.044    joystick_test/number_of_legal_moves[6]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.445 r  joystick_test/CHOSEN_Y_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    36.445    joystick_test/CHOSEN_Y_reg[31]_i_70_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.667 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[0]
                         net (fo=2, routed)           0.173    36.840    number_of_legal_moves0[8]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.299    37.139 r  CHOSEN_Y[31]_i_145/O
                         net (fo=1, routed)           0.000    37.139    joystick_test/number_of_legal_moves[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.563 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.686    38.249    number_of_legal_moves0[9]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.303    38.552 r  CHOSEN_Y[31]_i_144/O
                         net (fo=1, routed)           0.000    38.552    joystick_test/number_of_legal_moves[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.132 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.685    39.817    number_of_legal_moves0[10]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.302    40.119 r  CHOSEN_Y[31]_i_143/O
                         net (fo=1, routed)           0.000    40.119    joystick_test/number_of_legal_moves[9]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.471 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    40.644    number_of_legal_moves0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.306    40.950 r  CHOSEN_Y[31]_i_142/O
                         net (fo=1, routed)           0.000    40.950    joystick_test/number_of_legal_moves[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.351 r  joystick_test/CHOSEN_Y_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.351    joystick_test/CHOSEN_Y_reg[31]_i_66_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.573 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.661    42.234    number_of_legal_moves0[12]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.299    42.533 r  CHOSEN_Y[31]_i_129/O
                         net (fo=1, routed)           0.000    42.533    joystick_test/number_of_legal_moves[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    42.957 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    43.642    number_of_legal_moves0[13]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    43.945 r  CHOSEN_Y[31]_i_128/O
                         net (fo=1, routed)           0.000    43.945    joystick_test/number_of_legal_moves[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.525 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    45.209    number_of_legal_moves0[14]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.302    45.511 r  CHOSEN_Y[31]_i_127/O
                         net (fo=1, routed)           0.000    45.511    joystick_test/number_of_legal_moves[13]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.863 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.173    46.035    number_of_legal_moves0[15]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.306    46.341 r  CHOSEN_Y[31]_i_126/O
                         net (fo=1, routed)           0.000    46.341    joystick_test/number_of_legal_moves[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.742 r  joystick_test/CHOSEN_Y_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    46.742    joystick_test/CHOSEN_Y_reg[31]_i_61_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.964 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.173    47.137    number_of_legal_moves0[16]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.299    47.436 r  CHOSEN_Y[31]_i_141/O
                         net (fo=1, routed)           0.000    47.436    joystick_test/number_of_legal_moves[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.860 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    48.547    number_of_legal_moves0[17]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    48.850 r  CHOSEN_Y[31]_i_140/O
                         net (fo=1, routed)           0.000    48.850    joystick_test/number_of_legal_moves[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.430 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.685    50.115    number_of_legal_moves0[18]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.302    50.417 r  CHOSEN_Y[31]_i_139/O
                         net (fo=1, routed)           0.000    50.417    joystick_test/number_of_legal_moves[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.769 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    50.941    number_of_legal_moves0[19]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.306    51.247 r  CHOSEN_Y[31]_i_138/O
                         net (fo=1, routed)           0.000    51.247    joystick_test/number_of_legal_moves[18]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.648 r  joystick_test/CHOSEN_Y_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    51.648    joystick_test/CHOSEN_Y_reg[31]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.870 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[0]
                         net (fo=2, routed)           0.173    52.044    number_of_legal_moves0[20]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.299    52.343 r  CHOSEN_Y[31]_i_119/O
                         net (fo=1, routed)           0.000    52.343    joystick_test/number_of_legal_moves[19]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.767 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.687    53.453    number_of_legal_moves0[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.303    53.756 r  CHOSEN_Y[31]_i_118/O
                         net (fo=1, routed)           0.000    53.756    joystick_test/number_of_legal_moves[20]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.336 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    55.021    number_of_legal_moves0[22]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.302    55.323 r  CHOSEN_Y[31]_i_117/O
                         net (fo=1, routed)           0.000    55.323    joystick_test/number_of_legal_moves[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.675 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.173    55.848    number_of_legal_moves0[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    56.154 r  CHOSEN_Y[31]_i_116/O
                         net (fo=1, routed)           0.000    56.154    joystick_test/number_of_legal_moves[22]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.555 r  joystick_test/CHOSEN_Y_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.555    joystick_test/CHOSEN_Y_reg[31]_i_59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.777 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    56.950    number_of_legal_moves0[24]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.299    57.249 r  CHOSEN_Y[31]_i_137/O
                         net (fo=1, routed)           0.000    57.249    joystick_test/number_of_legal_moves[23]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.673 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.686    58.359    number_of_legal_moves0[25]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.303    58.662 r  CHOSEN_Y[31]_i_136/O
                         net (fo=1, routed)           0.000    58.662    joystick_test/number_of_legal_moves[24]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.242 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    59.927    number_of_legal_moves0[26]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.302    60.229 r  CHOSEN_Y[31]_i_135/O
                         net (fo=1, routed)           0.000    60.229    joystick_test/number_of_legal_moves[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.581 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.173    60.754    number_of_legal_moves0[27]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.306    61.060 r  CHOSEN_Y[31]_i_134/O
                         net (fo=1, routed)           0.000    61.060    joystick_test/number_of_legal_moves[26]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.461 r  joystick_test/CHOSEN_Y_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    61.461    joystick_test/CHOSEN_Y_reg[31]_i_63_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.683 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    61.856    number_of_legal_moves0[28]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.299    62.155 r  CHOSEN_Y[31]_i_133/O
                         net (fo=1, routed)           0.000    62.155    joystick_test/number_of_legal_moves[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    62.579 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    63.266    number_of_legal_moves0[29]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.303    63.569 r  CHOSEN_Y[31]_i_132/O
                         net (fo=1, routed)           0.000    63.569    joystick_test/number_of_legal_moves[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.149 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    64.833    number_of_legal_moves0[30]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.302    65.135 r  CHOSEN_Y[31]_i_131/O
                         net (fo=1, routed)           0.000    65.135    joystick_test/number_of_legal_moves[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.487 f  joystick_test/CHOSEN_Y_reg[31]_i_62/O[3]
                         net (fo=2, routed)           1.152    66.639    joystick_test/number_of_legal_moves0[31]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.306    66.945 f  joystick_test/CHOSEN_Y[31]_i_29/O
                         net (fo=1, routed)           0.503    67.448    joystick_test/CHOSEN_Y[31]_i_29_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.124    67.572 r  joystick_test/CHOSEN_Y[31]_i_10/O
                         net (fo=138, routed)         4.670    72.242    joystick_test/CHOSEN_Y2448_in
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124    72.366 r  joystick_test/CHOSEN_Y[31]_i_8/O
                         net (fo=4, routed)           0.487    72.853    joystick_test/CHOSEN_Y[31]_i_8_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124    72.977 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         6.920    79.898    CHOSEN_X
    SLICE_X34Y68         FDSE                                         r  CHOSEN_Y_reg[1]_rep__10/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[2]_rep__17/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[1]_rep__9/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        79.897ns  (logic 27.662ns (34.622%)  route 52.236ns (65.378%))
  Logic Levels:           84  (CARRY4=39 FDSE=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[2]_rep__17/C
    SLICE_X84Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  CHOSEN_Y_reg[2]_rep__17/Q
                         net (fo=112, routed)        13.087    13.543    vga_display/black_pieces[0,1][31]_i_3435_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_S_O)       0.296    13.839 r  vga_display/white_pieces_reg[6,7][6]_i_10/O
                         net (fo=1, routed)           1.388    15.227    vga_display/white_pieces_reg[6,7][6]_i_10_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.298    15.525 r  vga_display/white_pieces[6,7][6]_i_3/O
                         net (fo=1, routed)           0.000    15.525    vga_display/white_pieces[6,7][6]_i_3_n_0
    SLICE_X53Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    15.742 r  vga_display/white_pieces_reg[6,7][6]_i_1/O
                         net (fo=65, routed)          2.319    18.061    vga_display/CHOSEN_X_reg[2]_rep[6]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.360 f  vga_display/CHOSEN_Y[31]_i_412/O
                         net (fo=1, routed)           0.670    19.030    vga_display/CHOSEN_Y[31]_i_412_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    19.154 f  vga_display/CHOSEN_Y[31]_i_295/O
                         net (fo=2, routed)           0.888    20.042    vga_display/CHOSEN_Y[31]_i_295_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.166 f  vga_display/CHOSEN_Y[31]_i_207/O
                         net (fo=65, routed)          2.254    22.421    joystick_test/legal_moves[0,0]1479_out
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.545 f  joystick_test/CHOSEN_Y[31]_i_125/O
                         net (fo=1, routed)           0.716    23.261    joystick_test/CHOSEN_Y[31]_i_125_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.385 r  joystick_test/CHOSEN_Y[31]_i_60/O
                         net (fo=41, routed)          2.250    25.635    joystick_test_n_380
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124    25.759 r  CHOSEN_Y[31]_i_213/O
                         net (fo=1, routed)           0.000    25.759    joystick_test/S[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.006 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[0]
                         net (fo=3, routed)           1.049    27.056    joystick_test/number_of_legal_moves0[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.327    27.383 r  joystick_test/CHOSEN_Y[31]_i_146/O
                         net (fo=1, routed)           0.000    27.383    joystick_test/CHOSEN_Y[31]_i_146_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    27.747 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[1]
                         net (fo=2, routed)           0.686    28.433    number_of_legal_moves0[1]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.303    28.736 r  CHOSEN_Y[31]_i_149/O
                         net (fo=1, routed)           0.000    28.736    joystick_test/number_of_legal_moves[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.316 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[2]
                         net (fo=2, routed)           0.688    30.004    number_of_legal_moves0[2]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.302    30.306 r  CHOSEN_Y[31]_i_148/O
                         net (fo=1, routed)           0.000    30.306    joystick_test/number_of_legal_moves[1]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.658 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[3]
                         net (fo=2, routed)           0.176    30.833    number_of_legal_moves0[3]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.306    31.139 r  CHOSEN_Y[31]_i_147/O
                         net (fo=1, routed)           0.000    31.139    joystick_test/number_of_legal_moves[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.540 r  joystick_test/CHOSEN_Y_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    31.540    joystick_test/CHOSEN_Y_reg[31]_i_68_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.762 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[0]
                         net (fo=2, routed)           0.172    31.934    number_of_legal_moves0[4]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.299    32.233 r  CHOSEN_Y[31]_i_154/O
                         net (fo=1, routed)           0.000    32.233    joystick_test/number_of_legal_moves[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.657 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[1]
                         net (fo=2, routed)           0.686    33.343    number_of_legal_moves0[5]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303    33.646 r  CHOSEN_Y[31]_i_153/O
                         net (fo=1, routed)           0.000    33.646    joystick_test/number_of_legal_moves[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.226 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[2]
                         net (fo=2, routed)           0.685    34.911    number_of_legal_moves0[6]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.302    35.213 r  CHOSEN_Y[31]_i_152/O
                         net (fo=1, routed)           0.000    35.213    joystick_test/number_of_legal_moves[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.565 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[3]
                         net (fo=2, routed)           0.173    35.738    number_of_legal_moves0[7]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.306    36.044 r  CHOSEN_Y[31]_i_151/O
                         net (fo=1, routed)           0.000    36.044    joystick_test/number_of_legal_moves[6]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.445 r  joystick_test/CHOSEN_Y_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    36.445    joystick_test/CHOSEN_Y_reg[31]_i_70_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.667 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[0]
                         net (fo=2, routed)           0.173    36.840    number_of_legal_moves0[8]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.299    37.139 r  CHOSEN_Y[31]_i_145/O
                         net (fo=1, routed)           0.000    37.139    joystick_test/number_of_legal_moves[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.563 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.686    38.249    number_of_legal_moves0[9]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.303    38.552 r  CHOSEN_Y[31]_i_144/O
                         net (fo=1, routed)           0.000    38.552    joystick_test/number_of_legal_moves[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.132 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.685    39.817    number_of_legal_moves0[10]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.302    40.119 r  CHOSEN_Y[31]_i_143/O
                         net (fo=1, routed)           0.000    40.119    joystick_test/number_of_legal_moves[9]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.471 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    40.644    number_of_legal_moves0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.306    40.950 r  CHOSEN_Y[31]_i_142/O
                         net (fo=1, routed)           0.000    40.950    joystick_test/number_of_legal_moves[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.351 r  joystick_test/CHOSEN_Y_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.351    joystick_test/CHOSEN_Y_reg[31]_i_66_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.573 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.661    42.234    number_of_legal_moves0[12]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.299    42.533 r  CHOSEN_Y[31]_i_129/O
                         net (fo=1, routed)           0.000    42.533    joystick_test/number_of_legal_moves[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    42.957 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    43.642    number_of_legal_moves0[13]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    43.945 r  CHOSEN_Y[31]_i_128/O
                         net (fo=1, routed)           0.000    43.945    joystick_test/number_of_legal_moves[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.525 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    45.209    number_of_legal_moves0[14]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.302    45.511 r  CHOSEN_Y[31]_i_127/O
                         net (fo=1, routed)           0.000    45.511    joystick_test/number_of_legal_moves[13]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.863 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.173    46.035    number_of_legal_moves0[15]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.306    46.341 r  CHOSEN_Y[31]_i_126/O
                         net (fo=1, routed)           0.000    46.341    joystick_test/number_of_legal_moves[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.742 r  joystick_test/CHOSEN_Y_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    46.742    joystick_test/CHOSEN_Y_reg[31]_i_61_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.964 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.173    47.137    number_of_legal_moves0[16]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.299    47.436 r  CHOSEN_Y[31]_i_141/O
                         net (fo=1, routed)           0.000    47.436    joystick_test/number_of_legal_moves[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.860 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    48.547    number_of_legal_moves0[17]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    48.850 r  CHOSEN_Y[31]_i_140/O
                         net (fo=1, routed)           0.000    48.850    joystick_test/number_of_legal_moves[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.430 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.685    50.115    number_of_legal_moves0[18]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.302    50.417 r  CHOSEN_Y[31]_i_139/O
                         net (fo=1, routed)           0.000    50.417    joystick_test/number_of_legal_moves[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.769 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    50.941    number_of_legal_moves0[19]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.306    51.247 r  CHOSEN_Y[31]_i_138/O
                         net (fo=1, routed)           0.000    51.247    joystick_test/number_of_legal_moves[18]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.648 r  joystick_test/CHOSEN_Y_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    51.648    joystick_test/CHOSEN_Y_reg[31]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.870 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[0]
                         net (fo=2, routed)           0.173    52.044    number_of_legal_moves0[20]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.299    52.343 r  CHOSEN_Y[31]_i_119/O
                         net (fo=1, routed)           0.000    52.343    joystick_test/number_of_legal_moves[19]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.767 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.687    53.453    number_of_legal_moves0[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.303    53.756 r  CHOSEN_Y[31]_i_118/O
                         net (fo=1, routed)           0.000    53.756    joystick_test/number_of_legal_moves[20]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.336 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    55.021    number_of_legal_moves0[22]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.302    55.323 r  CHOSEN_Y[31]_i_117/O
                         net (fo=1, routed)           0.000    55.323    joystick_test/number_of_legal_moves[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.675 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.173    55.848    number_of_legal_moves0[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    56.154 r  CHOSEN_Y[31]_i_116/O
                         net (fo=1, routed)           0.000    56.154    joystick_test/number_of_legal_moves[22]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.555 r  joystick_test/CHOSEN_Y_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.555    joystick_test/CHOSEN_Y_reg[31]_i_59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.777 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    56.950    number_of_legal_moves0[24]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.299    57.249 r  CHOSEN_Y[31]_i_137/O
                         net (fo=1, routed)           0.000    57.249    joystick_test/number_of_legal_moves[23]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.673 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.686    58.359    number_of_legal_moves0[25]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.303    58.662 r  CHOSEN_Y[31]_i_136/O
                         net (fo=1, routed)           0.000    58.662    joystick_test/number_of_legal_moves[24]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.242 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    59.927    number_of_legal_moves0[26]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.302    60.229 r  CHOSEN_Y[31]_i_135/O
                         net (fo=1, routed)           0.000    60.229    joystick_test/number_of_legal_moves[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.581 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.173    60.754    number_of_legal_moves0[27]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.306    61.060 r  CHOSEN_Y[31]_i_134/O
                         net (fo=1, routed)           0.000    61.060    joystick_test/number_of_legal_moves[26]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.461 r  joystick_test/CHOSEN_Y_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    61.461    joystick_test/CHOSEN_Y_reg[31]_i_63_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.683 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    61.856    number_of_legal_moves0[28]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.299    62.155 r  CHOSEN_Y[31]_i_133/O
                         net (fo=1, routed)           0.000    62.155    joystick_test/number_of_legal_moves[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    62.579 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    63.266    number_of_legal_moves0[29]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.303    63.569 r  CHOSEN_Y[31]_i_132/O
                         net (fo=1, routed)           0.000    63.569    joystick_test/number_of_legal_moves[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.149 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    64.833    number_of_legal_moves0[30]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.302    65.135 r  CHOSEN_Y[31]_i_131/O
                         net (fo=1, routed)           0.000    65.135    joystick_test/number_of_legal_moves[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.487 f  joystick_test/CHOSEN_Y_reg[31]_i_62/O[3]
                         net (fo=2, routed)           1.152    66.639    joystick_test/number_of_legal_moves0[31]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.306    66.945 f  joystick_test/CHOSEN_Y[31]_i_29/O
                         net (fo=1, routed)           0.503    67.448    joystick_test/CHOSEN_Y[31]_i_29_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.124    67.572 r  joystick_test/CHOSEN_Y[31]_i_10/O
                         net (fo=138, routed)         4.670    72.242    joystick_test/CHOSEN_Y2448_in
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124    72.366 r  joystick_test/CHOSEN_Y[31]_i_8/O
                         net (fo=4, routed)           0.487    72.853    joystick_test/CHOSEN_Y[31]_i_8_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124    72.977 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         6.920    79.898    CHOSEN_X
    SLICE_X34Y68         FDSE                                         r  CHOSEN_Y_reg[1]_rep__9/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[2]_rep__17/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[1]_rep__16/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        79.781ns  (logic 27.662ns (34.672%)  route 52.119ns (65.328%))
  Logic Levels:           84  (CARRY4=39 FDSE=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[2]_rep__17/C
    SLICE_X84Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  CHOSEN_Y_reg[2]_rep__17/Q
                         net (fo=112, routed)        13.087    13.543    vga_display/black_pieces[0,1][31]_i_3435_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_S_O)       0.296    13.839 r  vga_display/white_pieces_reg[6,7][6]_i_10/O
                         net (fo=1, routed)           1.388    15.227    vga_display/white_pieces_reg[6,7][6]_i_10_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.298    15.525 r  vga_display/white_pieces[6,7][6]_i_3/O
                         net (fo=1, routed)           0.000    15.525    vga_display/white_pieces[6,7][6]_i_3_n_0
    SLICE_X53Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    15.742 r  vga_display/white_pieces_reg[6,7][6]_i_1/O
                         net (fo=65, routed)          2.319    18.061    vga_display/CHOSEN_X_reg[2]_rep[6]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.360 f  vga_display/CHOSEN_Y[31]_i_412/O
                         net (fo=1, routed)           0.670    19.030    vga_display/CHOSEN_Y[31]_i_412_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    19.154 f  vga_display/CHOSEN_Y[31]_i_295/O
                         net (fo=2, routed)           0.888    20.042    vga_display/CHOSEN_Y[31]_i_295_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.166 f  vga_display/CHOSEN_Y[31]_i_207/O
                         net (fo=65, routed)          2.254    22.421    joystick_test/legal_moves[0,0]1479_out
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.545 f  joystick_test/CHOSEN_Y[31]_i_125/O
                         net (fo=1, routed)           0.716    23.261    joystick_test/CHOSEN_Y[31]_i_125_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.385 r  joystick_test/CHOSEN_Y[31]_i_60/O
                         net (fo=41, routed)          2.250    25.635    joystick_test_n_380
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124    25.759 r  CHOSEN_Y[31]_i_213/O
                         net (fo=1, routed)           0.000    25.759    joystick_test/S[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.006 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[0]
                         net (fo=3, routed)           1.049    27.056    joystick_test/number_of_legal_moves0[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.327    27.383 r  joystick_test/CHOSEN_Y[31]_i_146/O
                         net (fo=1, routed)           0.000    27.383    joystick_test/CHOSEN_Y[31]_i_146_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    27.747 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[1]
                         net (fo=2, routed)           0.686    28.433    number_of_legal_moves0[1]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.303    28.736 r  CHOSEN_Y[31]_i_149/O
                         net (fo=1, routed)           0.000    28.736    joystick_test/number_of_legal_moves[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.316 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[2]
                         net (fo=2, routed)           0.688    30.004    number_of_legal_moves0[2]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.302    30.306 r  CHOSEN_Y[31]_i_148/O
                         net (fo=1, routed)           0.000    30.306    joystick_test/number_of_legal_moves[1]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.658 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[3]
                         net (fo=2, routed)           0.176    30.833    number_of_legal_moves0[3]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.306    31.139 r  CHOSEN_Y[31]_i_147/O
                         net (fo=1, routed)           0.000    31.139    joystick_test/number_of_legal_moves[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.540 r  joystick_test/CHOSEN_Y_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    31.540    joystick_test/CHOSEN_Y_reg[31]_i_68_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.762 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[0]
                         net (fo=2, routed)           0.172    31.934    number_of_legal_moves0[4]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.299    32.233 r  CHOSEN_Y[31]_i_154/O
                         net (fo=1, routed)           0.000    32.233    joystick_test/number_of_legal_moves[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.657 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[1]
                         net (fo=2, routed)           0.686    33.343    number_of_legal_moves0[5]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303    33.646 r  CHOSEN_Y[31]_i_153/O
                         net (fo=1, routed)           0.000    33.646    joystick_test/number_of_legal_moves[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.226 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[2]
                         net (fo=2, routed)           0.685    34.911    number_of_legal_moves0[6]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.302    35.213 r  CHOSEN_Y[31]_i_152/O
                         net (fo=1, routed)           0.000    35.213    joystick_test/number_of_legal_moves[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.565 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[3]
                         net (fo=2, routed)           0.173    35.738    number_of_legal_moves0[7]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.306    36.044 r  CHOSEN_Y[31]_i_151/O
                         net (fo=1, routed)           0.000    36.044    joystick_test/number_of_legal_moves[6]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.445 r  joystick_test/CHOSEN_Y_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    36.445    joystick_test/CHOSEN_Y_reg[31]_i_70_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.667 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[0]
                         net (fo=2, routed)           0.173    36.840    number_of_legal_moves0[8]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.299    37.139 r  CHOSEN_Y[31]_i_145/O
                         net (fo=1, routed)           0.000    37.139    joystick_test/number_of_legal_moves[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.563 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.686    38.249    number_of_legal_moves0[9]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.303    38.552 r  CHOSEN_Y[31]_i_144/O
                         net (fo=1, routed)           0.000    38.552    joystick_test/number_of_legal_moves[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.132 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.685    39.817    number_of_legal_moves0[10]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.302    40.119 r  CHOSEN_Y[31]_i_143/O
                         net (fo=1, routed)           0.000    40.119    joystick_test/number_of_legal_moves[9]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.471 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    40.644    number_of_legal_moves0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.306    40.950 r  CHOSEN_Y[31]_i_142/O
                         net (fo=1, routed)           0.000    40.950    joystick_test/number_of_legal_moves[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.351 r  joystick_test/CHOSEN_Y_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.351    joystick_test/CHOSEN_Y_reg[31]_i_66_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.573 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.661    42.234    number_of_legal_moves0[12]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.299    42.533 r  CHOSEN_Y[31]_i_129/O
                         net (fo=1, routed)           0.000    42.533    joystick_test/number_of_legal_moves[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    42.957 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    43.642    number_of_legal_moves0[13]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    43.945 r  CHOSEN_Y[31]_i_128/O
                         net (fo=1, routed)           0.000    43.945    joystick_test/number_of_legal_moves[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.525 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    45.209    number_of_legal_moves0[14]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.302    45.511 r  CHOSEN_Y[31]_i_127/O
                         net (fo=1, routed)           0.000    45.511    joystick_test/number_of_legal_moves[13]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.863 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.173    46.035    number_of_legal_moves0[15]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.306    46.341 r  CHOSEN_Y[31]_i_126/O
                         net (fo=1, routed)           0.000    46.341    joystick_test/number_of_legal_moves[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.742 r  joystick_test/CHOSEN_Y_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    46.742    joystick_test/CHOSEN_Y_reg[31]_i_61_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.964 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.173    47.137    number_of_legal_moves0[16]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.299    47.436 r  CHOSEN_Y[31]_i_141/O
                         net (fo=1, routed)           0.000    47.436    joystick_test/number_of_legal_moves[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.860 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    48.547    number_of_legal_moves0[17]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    48.850 r  CHOSEN_Y[31]_i_140/O
                         net (fo=1, routed)           0.000    48.850    joystick_test/number_of_legal_moves[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.430 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.685    50.115    number_of_legal_moves0[18]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.302    50.417 r  CHOSEN_Y[31]_i_139/O
                         net (fo=1, routed)           0.000    50.417    joystick_test/number_of_legal_moves[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.769 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    50.941    number_of_legal_moves0[19]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.306    51.247 r  CHOSEN_Y[31]_i_138/O
                         net (fo=1, routed)           0.000    51.247    joystick_test/number_of_legal_moves[18]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.648 r  joystick_test/CHOSEN_Y_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    51.648    joystick_test/CHOSEN_Y_reg[31]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.870 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[0]
                         net (fo=2, routed)           0.173    52.044    number_of_legal_moves0[20]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.299    52.343 r  CHOSEN_Y[31]_i_119/O
                         net (fo=1, routed)           0.000    52.343    joystick_test/number_of_legal_moves[19]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.767 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.687    53.453    number_of_legal_moves0[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.303    53.756 r  CHOSEN_Y[31]_i_118/O
                         net (fo=1, routed)           0.000    53.756    joystick_test/number_of_legal_moves[20]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.336 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    55.021    number_of_legal_moves0[22]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.302    55.323 r  CHOSEN_Y[31]_i_117/O
                         net (fo=1, routed)           0.000    55.323    joystick_test/number_of_legal_moves[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.675 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.173    55.848    number_of_legal_moves0[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    56.154 r  CHOSEN_Y[31]_i_116/O
                         net (fo=1, routed)           0.000    56.154    joystick_test/number_of_legal_moves[22]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.555 r  joystick_test/CHOSEN_Y_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.555    joystick_test/CHOSEN_Y_reg[31]_i_59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.777 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    56.950    number_of_legal_moves0[24]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.299    57.249 r  CHOSEN_Y[31]_i_137/O
                         net (fo=1, routed)           0.000    57.249    joystick_test/number_of_legal_moves[23]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.673 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.686    58.359    number_of_legal_moves0[25]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.303    58.662 r  CHOSEN_Y[31]_i_136/O
                         net (fo=1, routed)           0.000    58.662    joystick_test/number_of_legal_moves[24]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.242 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    59.927    number_of_legal_moves0[26]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.302    60.229 r  CHOSEN_Y[31]_i_135/O
                         net (fo=1, routed)           0.000    60.229    joystick_test/number_of_legal_moves[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.581 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.173    60.754    number_of_legal_moves0[27]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.306    61.060 r  CHOSEN_Y[31]_i_134/O
                         net (fo=1, routed)           0.000    61.060    joystick_test/number_of_legal_moves[26]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.461 r  joystick_test/CHOSEN_Y_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    61.461    joystick_test/CHOSEN_Y_reg[31]_i_63_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.683 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    61.856    number_of_legal_moves0[28]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.299    62.155 r  CHOSEN_Y[31]_i_133/O
                         net (fo=1, routed)           0.000    62.155    joystick_test/number_of_legal_moves[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    62.579 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    63.266    number_of_legal_moves0[29]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.303    63.569 r  CHOSEN_Y[31]_i_132/O
                         net (fo=1, routed)           0.000    63.569    joystick_test/number_of_legal_moves[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.149 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    64.833    number_of_legal_moves0[30]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.302    65.135 r  CHOSEN_Y[31]_i_131/O
                         net (fo=1, routed)           0.000    65.135    joystick_test/number_of_legal_moves[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.487 f  joystick_test/CHOSEN_Y_reg[31]_i_62/O[3]
                         net (fo=2, routed)           1.152    66.639    joystick_test/number_of_legal_moves0[31]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.306    66.945 f  joystick_test/CHOSEN_Y[31]_i_29/O
                         net (fo=1, routed)           0.503    67.448    joystick_test/CHOSEN_Y[31]_i_29_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.124    67.572 r  joystick_test/CHOSEN_Y[31]_i_10/O
                         net (fo=138, routed)         4.670    72.242    joystick_test/CHOSEN_Y2448_in
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124    72.366 r  joystick_test/CHOSEN_Y[31]_i_8/O
                         net (fo=4, routed)           0.487    72.853    joystick_test/CHOSEN_Y[31]_i_8_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124    72.977 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         6.804    79.781    CHOSEN_X
    SLICE_X36Y69         FDSE                                         r  CHOSEN_Y_reg[1]_rep__16/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[2]_rep__17/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[2]_rep__11/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        79.781ns  (logic 27.662ns (34.672%)  route 52.119ns (65.328%))
  Logic Levels:           84  (CARRY4=39 FDSE=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[2]_rep__17/C
    SLICE_X84Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  CHOSEN_Y_reg[2]_rep__17/Q
                         net (fo=112, routed)        13.087    13.543    vga_display/black_pieces[0,1][31]_i_3435_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_S_O)       0.296    13.839 r  vga_display/white_pieces_reg[6,7][6]_i_10/O
                         net (fo=1, routed)           1.388    15.227    vga_display/white_pieces_reg[6,7][6]_i_10_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.298    15.525 r  vga_display/white_pieces[6,7][6]_i_3/O
                         net (fo=1, routed)           0.000    15.525    vga_display/white_pieces[6,7][6]_i_3_n_0
    SLICE_X53Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    15.742 r  vga_display/white_pieces_reg[6,7][6]_i_1/O
                         net (fo=65, routed)          2.319    18.061    vga_display/CHOSEN_X_reg[2]_rep[6]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.360 f  vga_display/CHOSEN_Y[31]_i_412/O
                         net (fo=1, routed)           0.670    19.030    vga_display/CHOSEN_Y[31]_i_412_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    19.154 f  vga_display/CHOSEN_Y[31]_i_295/O
                         net (fo=2, routed)           0.888    20.042    vga_display/CHOSEN_Y[31]_i_295_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.166 f  vga_display/CHOSEN_Y[31]_i_207/O
                         net (fo=65, routed)          2.254    22.421    joystick_test/legal_moves[0,0]1479_out
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.545 f  joystick_test/CHOSEN_Y[31]_i_125/O
                         net (fo=1, routed)           0.716    23.261    joystick_test/CHOSEN_Y[31]_i_125_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.385 r  joystick_test/CHOSEN_Y[31]_i_60/O
                         net (fo=41, routed)          2.250    25.635    joystick_test_n_380
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124    25.759 r  CHOSEN_Y[31]_i_213/O
                         net (fo=1, routed)           0.000    25.759    joystick_test/S[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.006 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[0]
                         net (fo=3, routed)           1.049    27.056    joystick_test/number_of_legal_moves0[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.327    27.383 r  joystick_test/CHOSEN_Y[31]_i_146/O
                         net (fo=1, routed)           0.000    27.383    joystick_test/CHOSEN_Y[31]_i_146_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    27.747 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[1]
                         net (fo=2, routed)           0.686    28.433    number_of_legal_moves0[1]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.303    28.736 r  CHOSEN_Y[31]_i_149/O
                         net (fo=1, routed)           0.000    28.736    joystick_test/number_of_legal_moves[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.316 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[2]
                         net (fo=2, routed)           0.688    30.004    number_of_legal_moves0[2]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.302    30.306 r  CHOSEN_Y[31]_i_148/O
                         net (fo=1, routed)           0.000    30.306    joystick_test/number_of_legal_moves[1]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.658 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[3]
                         net (fo=2, routed)           0.176    30.833    number_of_legal_moves0[3]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.306    31.139 r  CHOSEN_Y[31]_i_147/O
                         net (fo=1, routed)           0.000    31.139    joystick_test/number_of_legal_moves[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.540 r  joystick_test/CHOSEN_Y_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    31.540    joystick_test/CHOSEN_Y_reg[31]_i_68_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.762 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[0]
                         net (fo=2, routed)           0.172    31.934    number_of_legal_moves0[4]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.299    32.233 r  CHOSEN_Y[31]_i_154/O
                         net (fo=1, routed)           0.000    32.233    joystick_test/number_of_legal_moves[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.657 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[1]
                         net (fo=2, routed)           0.686    33.343    number_of_legal_moves0[5]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303    33.646 r  CHOSEN_Y[31]_i_153/O
                         net (fo=1, routed)           0.000    33.646    joystick_test/number_of_legal_moves[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.226 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[2]
                         net (fo=2, routed)           0.685    34.911    number_of_legal_moves0[6]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.302    35.213 r  CHOSEN_Y[31]_i_152/O
                         net (fo=1, routed)           0.000    35.213    joystick_test/number_of_legal_moves[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.565 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[3]
                         net (fo=2, routed)           0.173    35.738    number_of_legal_moves0[7]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.306    36.044 r  CHOSEN_Y[31]_i_151/O
                         net (fo=1, routed)           0.000    36.044    joystick_test/number_of_legal_moves[6]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.445 r  joystick_test/CHOSEN_Y_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    36.445    joystick_test/CHOSEN_Y_reg[31]_i_70_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.667 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[0]
                         net (fo=2, routed)           0.173    36.840    number_of_legal_moves0[8]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.299    37.139 r  CHOSEN_Y[31]_i_145/O
                         net (fo=1, routed)           0.000    37.139    joystick_test/number_of_legal_moves[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.563 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.686    38.249    number_of_legal_moves0[9]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.303    38.552 r  CHOSEN_Y[31]_i_144/O
                         net (fo=1, routed)           0.000    38.552    joystick_test/number_of_legal_moves[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.132 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.685    39.817    number_of_legal_moves0[10]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.302    40.119 r  CHOSEN_Y[31]_i_143/O
                         net (fo=1, routed)           0.000    40.119    joystick_test/number_of_legal_moves[9]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.471 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    40.644    number_of_legal_moves0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.306    40.950 r  CHOSEN_Y[31]_i_142/O
                         net (fo=1, routed)           0.000    40.950    joystick_test/number_of_legal_moves[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.351 r  joystick_test/CHOSEN_Y_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.351    joystick_test/CHOSEN_Y_reg[31]_i_66_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.573 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.661    42.234    number_of_legal_moves0[12]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.299    42.533 r  CHOSEN_Y[31]_i_129/O
                         net (fo=1, routed)           0.000    42.533    joystick_test/number_of_legal_moves[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    42.957 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    43.642    number_of_legal_moves0[13]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    43.945 r  CHOSEN_Y[31]_i_128/O
                         net (fo=1, routed)           0.000    43.945    joystick_test/number_of_legal_moves[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.525 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    45.209    number_of_legal_moves0[14]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.302    45.511 r  CHOSEN_Y[31]_i_127/O
                         net (fo=1, routed)           0.000    45.511    joystick_test/number_of_legal_moves[13]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.863 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.173    46.035    number_of_legal_moves0[15]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.306    46.341 r  CHOSEN_Y[31]_i_126/O
                         net (fo=1, routed)           0.000    46.341    joystick_test/number_of_legal_moves[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.742 r  joystick_test/CHOSEN_Y_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    46.742    joystick_test/CHOSEN_Y_reg[31]_i_61_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.964 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.173    47.137    number_of_legal_moves0[16]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.299    47.436 r  CHOSEN_Y[31]_i_141/O
                         net (fo=1, routed)           0.000    47.436    joystick_test/number_of_legal_moves[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.860 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    48.547    number_of_legal_moves0[17]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    48.850 r  CHOSEN_Y[31]_i_140/O
                         net (fo=1, routed)           0.000    48.850    joystick_test/number_of_legal_moves[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.430 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.685    50.115    number_of_legal_moves0[18]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.302    50.417 r  CHOSEN_Y[31]_i_139/O
                         net (fo=1, routed)           0.000    50.417    joystick_test/number_of_legal_moves[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.769 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    50.941    number_of_legal_moves0[19]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.306    51.247 r  CHOSEN_Y[31]_i_138/O
                         net (fo=1, routed)           0.000    51.247    joystick_test/number_of_legal_moves[18]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.648 r  joystick_test/CHOSEN_Y_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    51.648    joystick_test/CHOSEN_Y_reg[31]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.870 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[0]
                         net (fo=2, routed)           0.173    52.044    number_of_legal_moves0[20]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.299    52.343 r  CHOSEN_Y[31]_i_119/O
                         net (fo=1, routed)           0.000    52.343    joystick_test/number_of_legal_moves[19]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.767 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.687    53.453    number_of_legal_moves0[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.303    53.756 r  CHOSEN_Y[31]_i_118/O
                         net (fo=1, routed)           0.000    53.756    joystick_test/number_of_legal_moves[20]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.336 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    55.021    number_of_legal_moves0[22]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.302    55.323 r  CHOSEN_Y[31]_i_117/O
                         net (fo=1, routed)           0.000    55.323    joystick_test/number_of_legal_moves[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.675 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.173    55.848    number_of_legal_moves0[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    56.154 r  CHOSEN_Y[31]_i_116/O
                         net (fo=1, routed)           0.000    56.154    joystick_test/number_of_legal_moves[22]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.555 r  joystick_test/CHOSEN_Y_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.555    joystick_test/CHOSEN_Y_reg[31]_i_59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.777 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    56.950    number_of_legal_moves0[24]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.299    57.249 r  CHOSEN_Y[31]_i_137/O
                         net (fo=1, routed)           0.000    57.249    joystick_test/number_of_legal_moves[23]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.673 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.686    58.359    number_of_legal_moves0[25]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.303    58.662 r  CHOSEN_Y[31]_i_136/O
                         net (fo=1, routed)           0.000    58.662    joystick_test/number_of_legal_moves[24]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.242 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    59.927    number_of_legal_moves0[26]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.302    60.229 r  CHOSEN_Y[31]_i_135/O
                         net (fo=1, routed)           0.000    60.229    joystick_test/number_of_legal_moves[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.581 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.173    60.754    number_of_legal_moves0[27]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.306    61.060 r  CHOSEN_Y[31]_i_134/O
                         net (fo=1, routed)           0.000    61.060    joystick_test/number_of_legal_moves[26]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.461 r  joystick_test/CHOSEN_Y_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    61.461    joystick_test/CHOSEN_Y_reg[31]_i_63_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.683 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    61.856    number_of_legal_moves0[28]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.299    62.155 r  CHOSEN_Y[31]_i_133/O
                         net (fo=1, routed)           0.000    62.155    joystick_test/number_of_legal_moves[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    62.579 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    63.266    number_of_legal_moves0[29]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.303    63.569 r  CHOSEN_Y[31]_i_132/O
                         net (fo=1, routed)           0.000    63.569    joystick_test/number_of_legal_moves[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.149 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    64.833    number_of_legal_moves0[30]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.302    65.135 r  CHOSEN_Y[31]_i_131/O
                         net (fo=1, routed)           0.000    65.135    joystick_test/number_of_legal_moves[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.487 f  joystick_test/CHOSEN_Y_reg[31]_i_62/O[3]
                         net (fo=2, routed)           1.152    66.639    joystick_test/number_of_legal_moves0[31]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.306    66.945 f  joystick_test/CHOSEN_Y[31]_i_29/O
                         net (fo=1, routed)           0.503    67.448    joystick_test/CHOSEN_Y[31]_i_29_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.124    67.572 r  joystick_test/CHOSEN_Y[31]_i_10/O
                         net (fo=138, routed)         4.670    72.242    joystick_test/CHOSEN_Y2448_in
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124    72.366 r  joystick_test/CHOSEN_Y[31]_i_8/O
                         net (fo=4, routed)           0.487    72.853    joystick_test/CHOSEN_Y[31]_i_8_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124    72.977 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         6.804    79.781    CHOSEN_X
    SLICE_X36Y69         FDSE                                         r  CHOSEN_Y_reg[2]_rep__11/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[2]_rep__17/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[2]_rep__9/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        79.781ns  (logic 27.662ns (34.672%)  route 52.119ns (65.328%))
  Logic Levels:           84  (CARRY4=39 FDSE=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[2]_rep__17/C
    SLICE_X84Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  CHOSEN_Y_reg[2]_rep__17/Q
                         net (fo=112, routed)        13.087    13.543    vga_display/black_pieces[0,1][31]_i_3435_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_S_O)       0.296    13.839 r  vga_display/white_pieces_reg[6,7][6]_i_10/O
                         net (fo=1, routed)           1.388    15.227    vga_display/white_pieces_reg[6,7][6]_i_10_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.298    15.525 r  vga_display/white_pieces[6,7][6]_i_3/O
                         net (fo=1, routed)           0.000    15.525    vga_display/white_pieces[6,7][6]_i_3_n_0
    SLICE_X53Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    15.742 r  vga_display/white_pieces_reg[6,7][6]_i_1/O
                         net (fo=65, routed)          2.319    18.061    vga_display/CHOSEN_X_reg[2]_rep[6]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.360 f  vga_display/CHOSEN_Y[31]_i_412/O
                         net (fo=1, routed)           0.670    19.030    vga_display/CHOSEN_Y[31]_i_412_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    19.154 f  vga_display/CHOSEN_Y[31]_i_295/O
                         net (fo=2, routed)           0.888    20.042    vga_display/CHOSEN_Y[31]_i_295_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.166 f  vga_display/CHOSEN_Y[31]_i_207/O
                         net (fo=65, routed)          2.254    22.421    joystick_test/legal_moves[0,0]1479_out
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.545 f  joystick_test/CHOSEN_Y[31]_i_125/O
                         net (fo=1, routed)           0.716    23.261    joystick_test/CHOSEN_Y[31]_i_125_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.385 r  joystick_test/CHOSEN_Y[31]_i_60/O
                         net (fo=41, routed)          2.250    25.635    joystick_test_n_380
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124    25.759 r  CHOSEN_Y[31]_i_213/O
                         net (fo=1, routed)           0.000    25.759    joystick_test/S[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.006 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[0]
                         net (fo=3, routed)           1.049    27.056    joystick_test/number_of_legal_moves0[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.327    27.383 r  joystick_test/CHOSEN_Y[31]_i_146/O
                         net (fo=1, routed)           0.000    27.383    joystick_test/CHOSEN_Y[31]_i_146_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    27.747 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[1]
                         net (fo=2, routed)           0.686    28.433    number_of_legal_moves0[1]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.303    28.736 r  CHOSEN_Y[31]_i_149/O
                         net (fo=1, routed)           0.000    28.736    joystick_test/number_of_legal_moves[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.316 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[2]
                         net (fo=2, routed)           0.688    30.004    number_of_legal_moves0[2]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.302    30.306 r  CHOSEN_Y[31]_i_148/O
                         net (fo=1, routed)           0.000    30.306    joystick_test/number_of_legal_moves[1]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.658 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[3]
                         net (fo=2, routed)           0.176    30.833    number_of_legal_moves0[3]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.306    31.139 r  CHOSEN_Y[31]_i_147/O
                         net (fo=1, routed)           0.000    31.139    joystick_test/number_of_legal_moves[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.540 r  joystick_test/CHOSEN_Y_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    31.540    joystick_test/CHOSEN_Y_reg[31]_i_68_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.762 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[0]
                         net (fo=2, routed)           0.172    31.934    number_of_legal_moves0[4]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.299    32.233 r  CHOSEN_Y[31]_i_154/O
                         net (fo=1, routed)           0.000    32.233    joystick_test/number_of_legal_moves[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.657 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[1]
                         net (fo=2, routed)           0.686    33.343    number_of_legal_moves0[5]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303    33.646 r  CHOSEN_Y[31]_i_153/O
                         net (fo=1, routed)           0.000    33.646    joystick_test/number_of_legal_moves[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.226 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[2]
                         net (fo=2, routed)           0.685    34.911    number_of_legal_moves0[6]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.302    35.213 r  CHOSEN_Y[31]_i_152/O
                         net (fo=1, routed)           0.000    35.213    joystick_test/number_of_legal_moves[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.565 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[3]
                         net (fo=2, routed)           0.173    35.738    number_of_legal_moves0[7]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.306    36.044 r  CHOSEN_Y[31]_i_151/O
                         net (fo=1, routed)           0.000    36.044    joystick_test/number_of_legal_moves[6]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.445 r  joystick_test/CHOSEN_Y_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    36.445    joystick_test/CHOSEN_Y_reg[31]_i_70_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.667 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[0]
                         net (fo=2, routed)           0.173    36.840    number_of_legal_moves0[8]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.299    37.139 r  CHOSEN_Y[31]_i_145/O
                         net (fo=1, routed)           0.000    37.139    joystick_test/number_of_legal_moves[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.563 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.686    38.249    number_of_legal_moves0[9]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.303    38.552 r  CHOSEN_Y[31]_i_144/O
                         net (fo=1, routed)           0.000    38.552    joystick_test/number_of_legal_moves[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.132 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.685    39.817    number_of_legal_moves0[10]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.302    40.119 r  CHOSEN_Y[31]_i_143/O
                         net (fo=1, routed)           0.000    40.119    joystick_test/number_of_legal_moves[9]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.471 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    40.644    number_of_legal_moves0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.306    40.950 r  CHOSEN_Y[31]_i_142/O
                         net (fo=1, routed)           0.000    40.950    joystick_test/number_of_legal_moves[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.351 r  joystick_test/CHOSEN_Y_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.351    joystick_test/CHOSEN_Y_reg[31]_i_66_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.573 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.661    42.234    number_of_legal_moves0[12]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.299    42.533 r  CHOSEN_Y[31]_i_129/O
                         net (fo=1, routed)           0.000    42.533    joystick_test/number_of_legal_moves[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    42.957 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    43.642    number_of_legal_moves0[13]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    43.945 r  CHOSEN_Y[31]_i_128/O
                         net (fo=1, routed)           0.000    43.945    joystick_test/number_of_legal_moves[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.525 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    45.209    number_of_legal_moves0[14]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.302    45.511 r  CHOSEN_Y[31]_i_127/O
                         net (fo=1, routed)           0.000    45.511    joystick_test/number_of_legal_moves[13]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.863 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.173    46.035    number_of_legal_moves0[15]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.306    46.341 r  CHOSEN_Y[31]_i_126/O
                         net (fo=1, routed)           0.000    46.341    joystick_test/number_of_legal_moves[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.742 r  joystick_test/CHOSEN_Y_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    46.742    joystick_test/CHOSEN_Y_reg[31]_i_61_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.964 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.173    47.137    number_of_legal_moves0[16]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.299    47.436 r  CHOSEN_Y[31]_i_141/O
                         net (fo=1, routed)           0.000    47.436    joystick_test/number_of_legal_moves[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.860 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    48.547    number_of_legal_moves0[17]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    48.850 r  CHOSEN_Y[31]_i_140/O
                         net (fo=1, routed)           0.000    48.850    joystick_test/number_of_legal_moves[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.430 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.685    50.115    number_of_legal_moves0[18]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.302    50.417 r  CHOSEN_Y[31]_i_139/O
                         net (fo=1, routed)           0.000    50.417    joystick_test/number_of_legal_moves[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.769 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    50.941    number_of_legal_moves0[19]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.306    51.247 r  CHOSEN_Y[31]_i_138/O
                         net (fo=1, routed)           0.000    51.247    joystick_test/number_of_legal_moves[18]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.648 r  joystick_test/CHOSEN_Y_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    51.648    joystick_test/CHOSEN_Y_reg[31]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.870 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[0]
                         net (fo=2, routed)           0.173    52.044    number_of_legal_moves0[20]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.299    52.343 r  CHOSEN_Y[31]_i_119/O
                         net (fo=1, routed)           0.000    52.343    joystick_test/number_of_legal_moves[19]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.767 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.687    53.453    number_of_legal_moves0[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.303    53.756 r  CHOSEN_Y[31]_i_118/O
                         net (fo=1, routed)           0.000    53.756    joystick_test/number_of_legal_moves[20]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.336 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    55.021    number_of_legal_moves0[22]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.302    55.323 r  CHOSEN_Y[31]_i_117/O
                         net (fo=1, routed)           0.000    55.323    joystick_test/number_of_legal_moves[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.675 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.173    55.848    number_of_legal_moves0[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    56.154 r  CHOSEN_Y[31]_i_116/O
                         net (fo=1, routed)           0.000    56.154    joystick_test/number_of_legal_moves[22]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.555 r  joystick_test/CHOSEN_Y_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.555    joystick_test/CHOSEN_Y_reg[31]_i_59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.777 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    56.950    number_of_legal_moves0[24]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.299    57.249 r  CHOSEN_Y[31]_i_137/O
                         net (fo=1, routed)           0.000    57.249    joystick_test/number_of_legal_moves[23]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.673 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.686    58.359    number_of_legal_moves0[25]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.303    58.662 r  CHOSEN_Y[31]_i_136/O
                         net (fo=1, routed)           0.000    58.662    joystick_test/number_of_legal_moves[24]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.242 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    59.927    number_of_legal_moves0[26]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.302    60.229 r  CHOSEN_Y[31]_i_135/O
                         net (fo=1, routed)           0.000    60.229    joystick_test/number_of_legal_moves[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.581 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.173    60.754    number_of_legal_moves0[27]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.306    61.060 r  CHOSEN_Y[31]_i_134/O
                         net (fo=1, routed)           0.000    61.060    joystick_test/number_of_legal_moves[26]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.461 r  joystick_test/CHOSEN_Y_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    61.461    joystick_test/CHOSEN_Y_reg[31]_i_63_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.683 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    61.856    number_of_legal_moves0[28]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.299    62.155 r  CHOSEN_Y[31]_i_133/O
                         net (fo=1, routed)           0.000    62.155    joystick_test/number_of_legal_moves[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    62.579 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    63.266    number_of_legal_moves0[29]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.303    63.569 r  CHOSEN_Y[31]_i_132/O
                         net (fo=1, routed)           0.000    63.569    joystick_test/number_of_legal_moves[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.149 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    64.833    number_of_legal_moves0[30]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.302    65.135 r  CHOSEN_Y[31]_i_131/O
                         net (fo=1, routed)           0.000    65.135    joystick_test/number_of_legal_moves[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.487 f  joystick_test/CHOSEN_Y_reg[31]_i_62/O[3]
                         net (fo=2, routed)           1.152    66.639    joystick_test/number_of_legal_moves0[31]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.306    66.945 f  joystick_test/CHOSEN_Y[31]_i_29/O
                         net (fo=1, routed)           0.503    67.448    joystick_test/CHOSEN_Y[31]_i_29_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.124    67.572 r  joystick_test/CHOSEN_Y[31]_i_10/O
                         net (fo=138, routed)         4.670    72.242    joystick_test/CHOSEN_Y2448_in
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124    72.366 r  joystick_test/CHOSEN_Y[31]_i_8/O
                         net (fo=4, routed)           0.487    72.853    joystick_test/CHOSEN_Y[31]_i_8_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124    72.977 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         6.804    79.781    CHOSEN_X
    SLICE_X36Y69         FDSE                                         r  CHOSEN_Y_reg[2]_rep__9/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[2]_rep__17/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[1]_rep__15/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        79.139ns  (logic 27.662ns (34.954%)  route 51.477ns (65.047%))
  Logic Levels:           84  (CARRY4=39 FDSE=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[2]_rep__17/C
    SLICE_X84Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  CHOSEN_Y_reg[2]_rep__17/Q
                         net (fo=112, routed)        13.087    13.543    vga_display/black_pieces[0,1][31]_i_3435_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_S_O)       0.296    13.839 r  vga_display/white_pieces_reg[6,7][6]_i_10/O
                         net (fo=1, routed)           1.388    15.227    vga_display/white_pieces_reg[6,7][6]_i_10_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.298    15.525 r  vga_display/white_pieces[6,7][6]_i_3/O
                         net (fo=1, routed)           0.000    15.525    vga_display/white_pieces[6,7][6]_i_3_n_0
    SLICE_X53Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    15.742 r  vga_display/white_pieces_reg[6,7][6]_i_1/O
                         net (fo=65, routed)          2.319    18.061    vga_display/CHOSEN_X_reg[2]_rep[6]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.360 f  vga_display/CHOSEN_Y[31]_i_412/O
                         net (fo=1, routed)           0.670    19.030    vga_display/CHOSEN_Y[31]_i_412_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    19.154 f  vga_display/CHOSEN_Y[31]_i_295/O
                         net (fo=2, routed)           0.888    20.042    vga_display/CHOSEN_Y[31]_i_295_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.166 f  vga_display/CHOSEN_Y[31]_i_207/O
                         net (fo=65, routed)          2.254    22.421    joystick_test/legal_moves[0,0]1479_out
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.545 f  joystick_test/CHOSEN_Y[31]_i_125/O
                         net (fo=1, routed)           0.716    23.261    joystick_test/CHOSEN_Y[31]_i_125_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.385 r  joystick_test/CHOSEN_Y[31]_i_60/O
                         net (fo=41, routed)          2.250    25.635    joystick_test_n_380
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124    25.759 r  CHOSEN_Y[31]_i_213/O
                         net (fo=1, routed)           0.000    25.759    joystick_test/S[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.006 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[0]
                         net (fo=3, routed)           1.049    27.056    joystick_test/number_of_legal_moves0[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.327    27.383 r  joystick_test/CHOSEN_Y[31]_i_146/O
                         net (fo=1, routed)           0.000    27.383    joystick_test/CHOSEN_Y[31]_i_146_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    27.747 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[1]
                         net (fo=2, routed)           0.686    28.433    number_of_legal_moves0[1]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.303    28.736 r  CHOSEN_Y[31]_i_149/O
                         net (fo=1, routed)           0.000    28.736    joystick_test/number_of_legal_moves[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.316 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[2]
                         net (fo=2, routed)           0.688    30.004    number_of_legal_moves0[2]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.302    30.306 r  CHOSEN_Y[31]_i_148/O
                         net (fo=1, routed)           0.000    30.306    joystick_test/number_of_legal_moves[1]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.658 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[3]
                         net (fo=2, routed)           0.176    30.833    number_of_legal_moves0[3]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.306    31.139 r  CHOSEN_Y[31]_i_147/O
                         net (fo=1, routed)           0.000    31.139    joystick_test/number_of_legal_moves[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.540 r  joystick_test/CHOSEN_Y_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    31.540    joystick_test/CHOSEN_Y_reg[31]_i_68_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.762 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[0]
                         net (fo=2, routed)           0.172    31.934    number_of_legal_moves0[4]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.299    32.233 r  CHOSEN_Y[31]_i_154/O
                         net (fo=1, routed)           0.000    32.233    joystick_test/number_of_legal_moves[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.657 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[1]
                         net (fo=2, routed)           0.686    33.343    number_of_legal_moves0[5]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303    33.646 r  CHOSEN_Y[31]_i_153/O
                         net (fo=1, routed)           0.000    33.646    joystick_test/number_of_legal_moves[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.226 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[2]
                         net (fo=2, routed)           0.685    34.911    number_of_legal_moves0[6]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.302    35.213 r  CHOSEN_Y[31]_i_152/O
                         net (fo=1, routed)           0.000    35.213    joystick_test/number_of_legal_moves[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.565 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[3]
                         net (fo=2, routed)           0.173    35.738    number_of_legal_moves0[7]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.306    36.044 r  CHOSEN_Y[31]_i_151/O
                         net (fo=1, routed)           0.000    36.044    joystick_test/number_of_legal_moves[6]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.445 r  joystick_test/CHOSEN_Y_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    36.445    joystick_test/CHOSEN_Y_reg[31]_i_70_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.667 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[0]
                         net (fo=2, routed)           0.173    36.840    number_of_legal_moves0[8]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.299    37.139 r  CHOSEN_Y[31]_i_145/O
                         net (fo=1, routed)           0.000    37.139    joystick_test/number_of_legal_moves[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.563 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.686    38.249    number_of_legal_moves0[9]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.303    38.552 r  CHOSEN_Y[31]_i_144/O
                         net (fo=1, routed)           0.000    38.552    joystick_test/number_of_legal_moves[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.132 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.685    39.817    number_of_legal_moves0[10]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.302    40.119 r  CHOSEN_Y[31]_i_143/O
                         net (fo=1, routed)           0.000    40.119    joystick_test/number_of_legal_moves[9]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.471 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    40.644    number_of_legal_moves0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.306    40.950 r  CHOSEN_Y[31]_i_142/O
                         net (fo=1, routed)           0.000    40.950    joystick_test/number_of_legal_moves[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.351 r  joystick_test/CHOSEN_Y_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.351    joystick_test/CHOSEN_Y_reg[31]_i_66_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.573 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.661    42.234    number_of_legal_moves0[12]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.299    42.533 r  CHOSEN_Y[31]_i_129/O
                         net (fo=1, routed)           0.000    42.533    joystick_test/number_of_legal_moves[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    42.957 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    43.642    number_of_legal_moves0[13]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    43.945 r  CHOSEN_Y[31]_i_128/O
                         net (fo=1, routed)           0.000    43.945    joystick_test/number_of_legal_moves[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.525 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    45.209    number_of_legal_moves0[14]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.302    45.511 r  CHOSEN_Y[31]_i_127/O
                         net (fo=1, routed)           0.000    45.511    joystick_test/number_of_legal_moves[13]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.863 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.173    46.035    number_of_legal_moves0[15]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.306    46.341 r  CHOSEN_Y[31]_i_126/O
                         net (fo=1, routed)           0.000    46.341    joystick_test/number_of_legal_moves[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.742 r  joystick_test/CHOSEN_Y_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    46.742    joystick_test/CHOSEN_Y_reg[31]_i_61_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.964 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.173    47.137    number_of_legal_moves0[16]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.299    47.436 r  CHOSEN_Y[31]_i_141/O
                         net (fo=1, routed)           0.000    47.436    joystick_test/number_of_legal_moves[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.860 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    48.547    number_of_legal_moves0[17]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    48.850 r  CHOSEN_Y[31]_i_140/O
                         net (fo=1, routed)           0.000    48.850    joystick_test/number_of_legal_moves[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.430 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.685    50.115    number_of_legal_moves0[18]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.302    50.417 r  CHOSEN_Y[31]_i_139/O
                         net (fo=1, routed)           0.000    50.417    joystick_test/number_of_legal_moves[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.769 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    50.941    number_of_legal_moves0[19]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.306    51.247 r  CHOSEN_Y[31]_i_138/O
                         net (fo=1, routed)           0.000    51.247    joystick_test/number_of_legal_moves[18]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.648 r  joystick_test/CHOSEN_Y_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    51.648    joystick_test/CHOSEN_Y_reg[31]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.870 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[0]
                         net (fo=2, routed)           0.173    52.044    number_of_legal_moves0[20]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.299    52.343 r  CHOSEN_Y[31]_i_119/O
                         net (fo=1, routed)           0.000    52.343    joystick_test/number_of_legal_moves[19]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.767 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.687    53.453    number_of_legal_moves0[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.303    53.756 r  CHOSEN_Y[31]_i_118/O
                         net (fo=1, routed)           0.000    53.756    joystick_test/number_of_legal_moves[20]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.336 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    55.021    number_of_legal_moves0[22]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.302    55.323 r  CHOSEN_Y[31]_i_117/O
                         net (fo=1, routed)           0.000    55.323    joystick_test/number_of_legal_moves[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.675 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.173    55.848    number_of_legal_moves0[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    56.154 r  CHOSEN_Y[31]_i_116/O
                         net (fo=1, routed)           0.000    56.154    joystick_test/number_of_legal_moves[22]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.555 r  joystick_test/CHOSEN_Y_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.555    joystick_test/CHOSEN_Y_reg[31]_i_59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.777 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    56.950    number_of_legal_moves0[24]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.299    57.249 r  CHOSEN_Y[31]_i_137/O
                         net (fo=1, routed)           0.000    57.249    joystick_test/number_of_legal_moves[23]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.673 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.686    58.359    number_of_legal_moves0[25]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.303    58.662 r  CHOSEN_Y[31]_i_136/O
                         net (fo=1, routed)           0.000    58.662    joystick_test/number_of_legal_moves[24]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.242 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    59.927    number_of_legal_moves0[26]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.302    60.229 r  CHOSEN_Y[31]_i_135/O
                         net (fo=1, routed)           0.000    60.229    joystick_test/number_of_legal_moves[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.581 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.173    60.754    number_of_legal_moves0[27]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.306    61.060 r  CHOSEN_Y[31]_i_134/O
                         net (fo=1, routed)           0.000    61.060    joystick_test/number_of_legal_moves[26]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.461 r  joystick_test/CHOSEN_Y_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    61.461    joystick_test/CHOSEN_Y_reg[31]_i_63_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.683 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    61.856    number_of_legal_moves0[28]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.299    62.155 r  CHOSEN_Y[31]_i_133/O
                         net (fo=1, routed)           0.000    62.155    joystick_test/number_of_legal_moves[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    62.579 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    63.266    number_of_legal_moves0[29]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.303    63.569 r  CHOSEN_Y[31]_i_132/O
                         net (fo=1, routed)           0.000    63.569    joystick_test/number_of_legal_moves[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.149 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    64.833    number_of_legal_moves0[30]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.302    65.135 r  CHOSEN_Y[31]_i_131/O
                         net (fo=1, routed)           0.000    65.135    joystick_test/number_of_legal_moves[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.487 f  joystick_test/CHOSEN_Y_reg[31]_i_62/O[3]
                         net (fo=2, routed)           1.152    66.639    joystick_test/number_of_legal_moves0[31]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.306    66.945 f  joystick_test/CHOSEN_Y[31]_i_29/O
                         net (fo=1, routed)           0.503    67.448    joystick_test/CHOSEN_Y[31]_i_29_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.124    67.572 r  joystick_test/CHOSEN_Y[31]_i_10/O
                         net (fo=138, routed)         4.670    72.242    joystick_test/CHOSEN_Y2448_in
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124    72.366 r  joystick_test/CHOSEN_Y[31]_i_8/O
                         net (fo=4, routed)           0.487    72.853    joystick_test/CHOSEN_Y[31]_i_8_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124    72.977 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         6.162    79.139    CHOSEN_X
    SLICE_X50Y69         FDSE                                         r  CHOSEN_Y_reg[1]_rep__15/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[2]_rep__17/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[1]_rep__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        78.521ns  (logic 27.662ns (35.229%)  route 50.859ns (64.771%))
  Logic Levels:           84  (CARRY4=39 FDSE=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[2]_rep__17/C
    SLICE_X84Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  CHOSEN_Y_reg[2]_rep__17/Q
                         net (fo=112, routed)        13.087    13.543    vga_display/black_pieces[0,1][31]_i_3435_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_S_O)       0.296    13.839 r  vga_display/white_pieces_reg[6,7][6]_i_10/O
                         net (fo=1, routed)           1.388    15.227    vga_display/white_pieces_reg[6,7][6]_i_10_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.298    15.525 r  vga_display/white_pieces[6,7][6]_i_3/O
                         net (fo=1, routed)           0.000    15.525    vga_display/white_pieces[6,7][6]_i_3_n_0
    SLICE_X53Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    15.742 r  vga_display/white_pieces_reg[6,7][6]_i_1/O
                         net (fo=65, routed)          2.319    18.061    vga_display/CHOSEN_X_reg[2]_rep[6]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.360 f  vga_display/CHOSEN_Y[31]_i_412/O
                         net (fo=1, routed)           0.670    19.030    vga_display/CHOSEN_Y[31]_i_412_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    19.154 f  vga_display/CHOSEN_Y[31]_i_295/O
                         net (fo=2, routed)           0.888    20.042    vga_display/CHOSEN_Y[31]_i_295_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.166 f  vga_display/CHOSEN_Y[31]_i_207/O
                         net (fo=65, routed)          2.254    22.421    joystick_test/legal_moves[0,0]1479_out
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.545 f  joystick_test/CHOSEN_Y[31]_i_125/O
                         net (fo=1, routed)           0.716    23.261    joystick_test/CHOSEN_Y[31]_i_125_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.385 r  joystick_test/CHOSEN_Y[31]_i_60/O
                         net (fo=41, routed)          2.250    25.635    joystick_test_n_380
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124    25.759 r  CHOSEN_Y[31]_i_213/O
                         net (fo=1, routed)           0.000    25.759    joystick_test/S[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.006 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[0]
                         net (fo=3, routed)           1.049    27.056    joystick_test/number_of_legal_moves0[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.327    27.383 r  joystick_test/CHOSEN_Y[31]_i_146/O
                         net (fo=1, routed)           0.000    27.383    joystick_test/CHOSEN_Y[31]_i_146_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    27.747 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[1]
                         net (fo=2, routed)           0.686    28.433    number_of_legal_moves0[1]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.303    28.736 r  CHOSEN_Y[31]_i_149/O
                         net (fo=1, routed)           0.000    28.736    joystick_test/number_of_legal_moves[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.316 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[2]
                         net (fo=2, routed)           0.688    30.004    number_of_legal_moves0[2]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.302    30.306 r  CHOSEN_Y[31]_i_148/O
                         net (fo=1, routed)           0.000    30.306    joystick_test/number_of_legal_moves[1]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.658 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[3]
                         net (fo=2, routed)           0.176    30.833    number_of_legal_moves0[3]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.306    31.139 r  CHOSEN_Y[31]_i_147/O
                         net (fo=1, routed)           0.000    31.139    joystick_test/number_of_legal_moves[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.540 r  joystick_test/CHOSEN_Y_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    31.540    joystick_test/CHOSEN_Y_reg[31]_i_68_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.762 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[0]
                         net (fo=2, routed)           0.172    31.934    number_of_legal_moves0[4]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.299    32.233 r  CHOSEN_Y[31]_i_154/O
                         net (fo=1, routed)           0.000    32.233    joystick_test/number_of_legal_moves[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.657 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[1]
                         net (fo=2, routed)           0.686    33.343    number_of_legal_moves0[5]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303    33.646 r  CHOSEN_Y[31]_i_153/O
                         net (fo=1, routed)           0.000    33.646    joystick_test/number_of_legal_moves[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.226 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[2]
                         net (fo=2, routed)           0.685    34.911    number_of_legal_moves0[6]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.302    35.213 r  CHOSEN_Y[31]_i_152/O
                         net (fo=1, routed)           0.000    35.213    joystick_test/number_of_legal_moves[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.565 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[3]
                         net (fo=2, routed)           0.173    35.738    number_of_legal_moves0[7]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.306    36.044 r  CHOSEN_Y[31]_i_151/O
                         net (fo=1, routed)           0.000    36.044    joystick_test/number_of_legal_moves[6]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.445 r  joystick_test/CHOSEN_Y_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    36.445    joystick_test/CHOSEN_Y_reg[31]_i_70_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.667 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[0]
                         net (fo=2, routed)           0.173    36.840    number_of_legal_moves0[8]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.299    37.139 r  CHOSEN_Y[31]_i_145/O
                         net (fo=1, routed)           0.000    37.139    joystick_test/number_of_legal_moves[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.563 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.686    38.249    number_of_legal_moves0[9]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.303    38.552 r  CHOSEN_Y[31]_i_144/O
                         net (fo=1, routed)           0.000    38.552    joystick_test/number_of_legal_moves[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.132 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.685    39.817    number_of_legal_moves0[10]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.302    40.119 r  CHOSEN_Y[31]_i_143/O
                         net (fo=1, routed)           0.000    40.119    joystick_test/number_of_legal_moves[9]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.471 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    40.644    number_of_legal_moves0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.306    40.950 r  CHOSEN_Y[31]_i_142/O
                         net (fo=1, routed)           0.000    40.950    joystick_test/number_of_legal_moves[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.351 r  joystick_test/CHOSEN_Y_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.351    joystick_test/CHOSEN_Y_reg[31]_i_66_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.573 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.661    42.234    number_of_legal_moves0[12]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.299    42.533 r  CHOSEN_Y[31]_i_129/O
                         net (fo=1, routed)           0.000    42.533    joystick_test/number_of_legal_moves[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    42.957 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    43.642    number_of_legal_moves0[13]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    43.945 r  CHOSEN_Y[31]_i_128/O
                         net (fo=1, routed)           0.000    43.945    joystick_test/number_of_legal_moves[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.525 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    45.209    number_of_legal_moves0[14]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.302    45.511 r  CHOSEN_Y[31]_i_127/O
                         net (fo=1, routed)           0.000    45.511    joystick_test/number_of_legal_moves[13]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.863 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.173    46.035    number_of_legal_moves0[15]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.306    46.341 r  CHOSEN_Y[31]_i_126/O
                         net (fo=1, routed)           0.000    46.341    joystick_test/number_of_legal_moves[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.742 r  joystick_test/CHOSEN_Y_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    46.742    joystick_test/CHOSEN_Y_reg[31]_i_61_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.964 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.173    47.137    number_of_legal_moves0[16]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.299    47.436 r  CHOSEN_Y[31]_i_141/O
                         net (fo=1, routed)           0.000    47.436    joystick_test/number_of_legal_moves[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.860 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    48.547    number_of_legal_moves0[17]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    48.850 r  CHOSEN_Y[31]_i_140/O
                         net (fo=1, routed)           0.000    48.850    joystick_test/number_of_legal_moves[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.430 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.685    50.115    number_of_legal_moves0[18]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.302    50.417 r  CHOSEN_Y[31]_i_139/O
                         net (fo=1, routed)           0.000    50.417    joystick_test/number_of_legal_moves[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.769 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    50.941    number_of_legal_moves0[19]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.306    51.247 r  CHOSEN_Y[31]_i_138/O
                         net (fo=1, routed)           0.000    51.247    joystick_test/number_of_legal_moves[18]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.648 r  joystick_test/CHOSEN_Y_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    51.648    joystick_test/CHOSEN_Y_reg[31]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.870 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[0]
                         net (fo=2, routed)           0.173    52.044    number_of_legal_moves0[20]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.299    52.343 r  CHOSEN_Y[31]_i_119/O
                         net (fo=1, routed)           0.000    52.343    joystick_test/number_of_legal_moves[19]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.767 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.687    53.453    number_of_legal_moves0[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.303    53.756 r  CHOSEN_Y[31]_i_118/O
                         net (fo=1, routed)           0.000    53.756    joystick_test/number_of_legal_moves[20]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.336 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    55.021    number_of_legal_moves0[22]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.302    55.323 r  CHOSEN_Y[31]_i_117/O
                         net (fo=1, routed)           0.000    55.323    joystick_test/number_of_legal_moves[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.675 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.173    55.848    number_of_legal_moves0[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    56.154 r  CHOSEN_Y[31]_i_116/O
                         net (fo=1, routed)           0.000    56.154    joystick_test/number_of_legal_moves[22]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.555 r  joystick_test/CHOSEN_Y_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.555    joystick_test/CHOSEN_Y_reg[31]_i_59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.777 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    56.950    number_of_legal_moves0[24]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.299    57.249 r  CHOSEN_Y[31]_i_137/O
                         net (fo=1, routed)           0.000    57.249    joystick_test/number_of_legal_moves[23]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.673 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.686    58.359    number_of_legal_moves0[25]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.303    58.662 r  CHOSEN_Y[31]_i_136/O
                         net (fo=1, routed)           0.000    58.662    joystick_test/number_of_legal_moves[24]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.242 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    59.927    number_of_legal_moves0[26]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.302    60.229 r  CHOSEN_Y[31]_i_135/O
                         net (fo=1, routed)           0.000    60.229    joystick_test/number_of_legal_moves[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.581 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.173    60.754    number_of_legal_moves0[27]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.306    61.060 r  CHOSEN_Y[31]_i_134/O
                         net (fo=1, routed)           0.000    61.060    joystick_test/number_of_legal_moves[26]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.461 r  joystick_test/CHOSEN_Y_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    61.461    joystick_test/CHOSEN_Y_reg[31]_i_63_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.683 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    61.856    number_of_legal_moves0[28]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.299    62.155 r  CHOSEN_Y[31]_i_133/O
                         net (fo=1, routed)           0.000    62.155    joystick_test/number_of_legal_moves[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    62.579 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    63.266    number_of_legal_moves0[29]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.303    63.569 r  CHOSEN_Y[31]_i_132/O
                         net (fo=1, routed)           0.000    63.569    joystick_test/number_of_legal_moves[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.149 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    64.833    number_of_legal_moves0[30]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.302    65.135 r  CHOSEN_Y[31]_i_131/O
                         net (fo=1, routed)           0.000    65.135    joystick_test/number_of_legal_moves[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.487 f  joystick_test/CHOSEN_Y_reg[31]_i_62/O[3]
                         net (fo=2, routed)           1.152    66.639    joystick_test/number_of_legal_moves0[31]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.306    66.945 f  joystick_test/CHOSEN_Y[31]_i_29/O
                         net (fo=1, routed)           0.503    67.448    joystick_test/CHOSEN_Y[31]_i_29_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.124    67.572 r  joystick_test/CHOSEN_Y[31]_i_10/O
                         net (fo=138, routed)         4.670    72.242    joystick_test/CHOSEN_Y2448_in
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124    72.366 r  joystick_test/CHOSEN_Y[31]_i_8/O
                         net (fo=4, routed)           0.487    72.853    joystick_test/CHOSEN_Y[31]_i_8_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124    72.977 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         5.544    78.521    CHOSEN_X
    SLICE_X54Y73         FDSE                                         r  CHOSEN_Y_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[2]_rep__17/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[1]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        78.521ns  (logic 27.662ns (35.229%)  route 50.859ns (64.771%))
  Logic Levels:           84  (CARRY4=39 FDSE=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[2]_rep__17/C
    SLICE_X84Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  CHOSEN_Y_reg[2]_rep__17/Q
                         net (fo=112, routed)        13.087    13.543    vga_display/black_pieces[0,1][31]_i_3435_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_S_O)       0.296    13.839 r  vga_display/white_pieces_reg[6,7][6]_i_10/O
                         net (fo=1, routed)           1.388    15.227    vga_display/white_pieces_reg[6,7][6]_i_10_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.298    15.525 r  vga_display/white_pieces[6,7][6]_i_3/O
                         net (fo=1, routed)           0.000    15.525    vga_display/white_pieces[6,7][6]_i_3_n_0
    SLICE_X53Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    15.742 r  vga_display/white_pieces_reg[6,7][6]_i_1/O
                         net (fo=65, routed)          2.319    18.061    vga_display/CHOSEN_X_reg[2]_rep[6]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.360 f  vga_display/CHOSEN_Y[31]_i_412/O
                         net (fo=1, routed)           0.670    19.030    vga_display/CHOSEN_Y[31]_i_412_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    19.154 f  vga_display/CHOSEN_Y[31]_i_295/O
                         net (fo=2, routed)           0.888    20.042    vga_display/CHOSEN_Y[31]_i_295_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.166 f  vga_display/CHOSEN_Y[31]_i_207/O
                         net (fo=65, routed)          2.254    22.421    joystick_test/legal_moves[0,0]1479_out
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.545 f  joystick_test/CHOSEN_Y[31]_i_125/O
                         net (fo=1, routed)           0.716    23.261    joystick_test/CHOSEN_Y[31]_i_125_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.385 r  joystick_test/CHOSEN_Y[31]_i_60/O
                         net (fo=41, routed)          2.250    25.635    joystick_test_n_380
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124    25.759 r  CHOSEN_Y[31]_i_213/O
                         net (fo=1, routed)           0.000    25.759    joystick_test/S[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.006 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[0]
                         net (fo=3, routed)           1.049    27.056    joystick_test/number_of_legal_moves0[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.327    27.383 r  joystick_test/CHOSEN_Y[31]_i_146/O
                         net (fo=1, routed)           0.000    27.383    joystick_test/CHOSEN_Y[31]_i_146_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    27.747 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[1]
                         net (fo=2, routed)           0.686    28.433    number_of_legal_moves0[1]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.303    28.736 r  CHOSEN_Y[31]_i_149/O
                         net (fo=1, routed)           0.000    28.736    joystick_test/number_of_legal_moves[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.316 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[2]
                         net (fo=2, routed)           0.688    30.004    number_of_legal_moves0[2]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.302    30.306 r  CHOSEN_Y[31]_i_148/O
                         net (fo=1, routed)           0.000    30.306    joystick_test/number_of_legal_moves[1]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.658 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[3]
                         net (fo=2, routed)           0.176    30.833    number_of_legal_moves0[3]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.306    31.139 r  CHOSEN_Y[31]_i_147/O
                         net (fo=1, routed)           0.000    31.139    joystick_test/number_of_legal_moves[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.540 r  joystick_test/CHOSEN_Y_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    31.540    joystick_test/CHOSEN_Y_reg[31]_i_68_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.762 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[0]
                         net (fo=2, routed)           0.172    31.934    number_of_legal_moves0[4]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.299    32.233 r  CHOSEN_Y[31]_i_154/O
                         net (fo=1, routed)           0.000    32.233    joystick_test/number_of_legal_moves[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.657 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[1]
                         net (fo=2, routed)           0.686    33.343    number_of_legal_moves0[5]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303    33.646 r  CHOSEN_Y[31]_i_153/O
                         net (fo=1, routed)           0.000    33.646    joystick_test/number_of_legal_moves[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.226 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[2]
                         net (fo=2, routed)           0.685    34.911    number_of_legal_moves0[6]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.302    35.213 r  CHOSEN_Y[31]_i_152/O
                         net (fo=1, routed)           0.000    35.213    joystick_test/number_of_legal_moves[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.565 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[3]
                         net (fo=2, routed)           0.173    35.738    number_of_legal_moves0[7]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.306    36.044 r  CHOSEN_Y[31]_i_151/O
                         net (fo=1, routed)           0.000    36.044    joystick_test/number_of_legal_moves[6]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.445 r  joystick_test/CHOSEN_Y_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    36.445    joystick_test/CHOSEN_Y_reg[31]_i_70_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.667 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[0]
                         net (fo=2, routed)           0.173    36.840    number_of_legal_moves0[8]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.299    37.139 r  CHOSEN_Y[31]_i_145/O
                         net (fo=1, routed)           0.000    37.139    joystick_test/number_of_legal_moves[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.563 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.686    38.249    number_of_legal_moves0[9]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.303    38.552 r  CHOSEN_Y[31]_i_144/O
                         net (fo=1, routed)           0.000    38.552    joystick_test/number_of_legal_moves[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.132 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.685    39.817    number_of_legal_moves0[10]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.302    40.119 r  CHOSEN_Y[31]_i_143/O
                         net (fo=1, routed)           0.000    40.119    joystick_test/number_of_legal_moves[9]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.471 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    40.644    number_of_legal_moves0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.306    40.950 r  CHOSEN_Y[31]_i_142/O
                         net (fo=1, routed)           0.000    40.950    joystick_test/number_of_legal_moves[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.351 r  joystick_test/CHOSEN_Y_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.351    joystick_test/CHOSEN_Y_reg[31]_i_66_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.573 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.661    42.234    number_of_legal_moves0[12]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.299    42.533 r  CHOSEN_Y[31]_i_129/O
                         net (fo=1, routed)           0.000    42.533    joystick_test/number_of_legal_moves[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    42.957 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    43.642    number_of_legal_moves0[13]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    43.945 r  CHOSEN_Y[31]_i_128/O
                         net (fo=1, routed)           0.000    43.945    joystick_test/number_of_legal_moves[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.525 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    45.209    number_of_legal_moves0[14]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.302    45.511 r  CHOSEN_Y[31]_i_127/O
                         net (fo=1, routed)           0.000    45.511    joystick_test/number_of_legal_moves[13]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.863 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.173    46.035    number_of_legal_moves0[15]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.306    46.341 r  CHOSEN_Y[31]_i_126/O
                         net (fo=1, routed)           0.000    46.341    joystick_test/number_of_legal_moves[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.742 r  joystick_test/CHOSEN_Y_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    46.742    joystick_test/CHOSEN_Y_reg[31]_i_61_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.964 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.173    47.137    number_of_legal_moves0[16]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.299    47.436 r  CHOSEN_Y[31]_i_141/O
                         net (fo=1, routed)           0.000    47.436    joystick_test/number_of_legal_moves[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.860 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    48.547    number_of_legal_moves0[17]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    48.850 r  CHOSEN_Y[31]_i_140/O
                         net (fo=1, routed)           0.000    48.850    joystick_test/number_of_legal_moves[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.430 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.685    50.115    number_of_legal_moves0[18]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.302    50.417 r  CHOSEN_Y[31]_i_139/O
                         net (fo=1, routed)           0.000    50.417    joystick_test/number_of_legal_moves[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.769 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    50.941    number_of_legal_moves0[19]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.306    51.247 r  CHOSEN_Y[31]_i_138/O
                         net (fo=1, routed)           0.000    51.247    joystick_test/number_of_legal_moves[18]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.648 r  joystick_test/CHOSEN_Y_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    51.648    joystick_test/CHOSEN_Y_reg[31]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.870 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[0]
                         net (fo=2, routed)           0.173    52.044    number_of_legal_moves0[20]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.299    52.343 r  CHOSEN_Y[31]_i_119/O
                         net (fo=1, routed)           0.000    52.343    joystick_test/number_of_legal_moves[19]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.767 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.687    53.453    number_of_legal_moves0[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.303    53.756 r  CHOSEN_Y[31]_i_118/O
                         net (fo=1, routed)           0.000    53.756    joystick_test/number_of_legal_moves[20]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.336 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    55.021    number_of_legal_moves0[22]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.302    55.323 r  CHOSEN_Y[31]_i_117/O
                         net (fo=1, routed)           0.000    55.323    joystick_test/number_of_legal_moves[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.675 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.173    55.848    number_of_legal_moves0[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    56.154 r  CHOSEN_Y[31]_i_116/O
                         net (fo=1, routed)           0.000    56.154    joystick_test/number_of_legal_moves[22]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.555 r  joystick_test/CHOSEN_Y_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.555    joystick_test/CHOSEN_Y_reg[31]_i_59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.777 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    56.950    number_of_legal_moves0[24]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.299    57.249 r  CHOSEN_Y[31]_i_137/O
                         net (fo=1, routed)           0.000    57.249    joystick_test/number_of_legal_moves[23]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.673 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.686    58.359    number_of_legal_moves0[25]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.303    58.662 r  CHOSEN_Y[31]_i_136/O
                         net (fo=1, routed)           0.000    58.662    joystick_test/number_of_legal_moves[24]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.242 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    59.927    number_of_legal_moves0[26]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.302    60.229 r  CHOSEN_Y[31]_i_135/O
                         net (fo=1, routed)           0.000    60.229    joystick_test/number_of_legal_moves[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.581 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.173    60.754    number_of_legal_moves0[27]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.306    61.060 r  CHOSEN_Y[31]_i_134/O
                         net (fo=1, routed)           0.000    61.060    joystick_test/number_of_legal_moves[26]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.461 r  joystick_test/CHOSEN_Y_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    61.461    joystick_test/CHOSEN_Y_reg[31]_i_63_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.683 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    61.856    number_of_legal_moves0[28]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.299    62.155 r  CHOSEN_Y[31]_i_133/O
                         net (fo=1, routed)           0.000    62.155    joystick_test/number_of_legal_moves[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    62.579 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    63.266    number_of_legal_moves0[29]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.303    63.569 r  CHOSEN_Y[31]_i_132/O
                         net (fo=1, routed)           0.000    63.569    joystick_test/number_of_legal_moves[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.149 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    64.833    number_of_legal_moves0[30]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.302    65.135 r  CHOSEN_Y[31]_i_131/O
                         net (fo=1, routed)           0.000    65.135    joystick_test/number_of_legal_moves[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.487 f  joystick_test/CHOSEN_Y_reg[31]_i_62/O[3]
                         net (fo=2, routed)           1.152    66.639    joystick_test/number_of_legal_moves0[31]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.306    66.945 f  joystick_test/CHOSEN_Y[31]_i_29/O
                         net (fo=1, routed)           0.503    67.448    joystick_test/CHOSEN_Y[31]_i_29_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.124    67.572 r  joystick_test/CHOSEN_Y[31]_i_10/O
                         net (fo=138, routed)         4.670    72.242    joystick_test/CHOSEN_Y2448_in
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124    72.366 r  joystick_test/CHOSEN_Y[31]_i_8/O
                         net (fo=4, routed)           0.487    72.853    joystick_test/CHOSEN_Y[31]_i_8_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124    72.977 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         5.544    78.521    CHOSEN_X
    SLICE_X54Y73         FDSE                                         r  CHOSEN_Y_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[2]_rep__17/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[1]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        78.486ns  (logic 27.662ns (35.245%)  route 50.824ns (64.755%))
  Logic Levels:           84  (CARRY4=39 FDSE=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[2]_rep__17/C
    SLICE_X84Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  CHOSEN_Y_reg[2]_rep__17/Q
                         net (fo=112, routed)        13.087    13.543    vga_display/black_pieces[0,1][31]_i_3435_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_S_O)       0.296    13.839 r  vga_display/white_pieces_reg[6,7][6]_i_10/O
                         net (fo=1, routed)           1.388    15.227    vga_display/white_pieces_reg[6,7][6]_i_10_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.298    15.525 r  vga_display/white_pieces[6,7][6]_i_3/O
                         net (fo=1, routed)           0.000    15.525    vga_display/white_pieces[6,7][6]_i_3_n_0
    SLICE_X53Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    15.742 r  vga_display/white_pieces_reg[6,7][6]_i_1/O
                         net (fo=65, routed)          2.319    18.061    vga_display/CHOSEN_X_reg[2]_rep[6]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.360 f  vga_display/CHOSEN_Y[31]_i_412/O
                         net (fo=1, routed)           0.670    19.030    vga_display/CHOSEN_Y[31]_i_412_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    19.154 f  vga_display/CHOSEN_Y[31]_i_295/O
                         net (fo=2, routed)           0.888    20.042    vga_display/CHOSEN_Y[31]_i_295_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.166 f  vga_display/CHOSEN_Y[31]_i_207/O
                         net (fo=65, routed)          2.254    22.421    joystick_test/legal_moves[0,0]1479_out
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.545 f  joystick_test/CHOSEN_Y[31]_i_125/O
                         net (fo=1, routed)           0.716    23.261    joystick_test/CHOSEN_Y[31]_i_125_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.385 r  joystick_test/CHOSEN_Y[31]_i_60/O
                         net (fo=41, routed)          2.250    25.635    joystick_test_n_380
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124    25.759 r  CHOSEN_Y[31]_i_213/O
                         net (fo=1, routed)           0.000    25.759    joystick_test/S[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.006 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[0]
                         net (fo=3, routed)           1.049    27.056    joystick_test/number_of_legal_moves0[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.327    27.383 r  joystick_test/CHOSEN_Y[31]_i_146/O
                         net (fo=1, routed)           0.000    27.383    joystick_test/CHOSEN_Y[31]_i_146_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    27.747 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[1]
                         net (fo=2, routed)           0.686    28.433    number_of_legal_moves0[1]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.303    28.736 r  CHOSEN_Y[31]_i_149/O
                         net (fo=1, routed)           0.000    28.736    joystick_test/number_of_legal_moves[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.316 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[2]
                         net (fo=2, routed)           0.688    30.004    number_of_legal_moves0[2]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.302    30.306 r  CHOSEN_Y[31]_i_148/O
                         net (fo=1, routed)           0.000    30.306    joystick_test/number_of_legal_moves[1]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.658 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[3]
                         net (fo=2, routed)           0.176    30.833    number_of_legal_moves0[3]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.306    31.139 r  CHOSEN_Y[31]_i_147/O
                         net (fo=1, routed)           0.000    31.139    joystick_test/number_of_legal_moves[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.540 r  joystick_test/CHOSEN_Y_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    31.540    joystick_test/CHOSEN_Y_reg[31]_i_68_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.762 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[0]
                         net (fo=2, routed)           0.172    31.934    number_of_legal_moves0[4]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.299    32.233 r  CHOSEN_Y[31]_i_154/O
                         net (fo=1, routed)           0.000    32.233    joystick_test/number_of_legal_moves[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.657 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[1]
                         net (fo=2, routed)           0.686    33.343    number_of_legal_moves0[5]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303    33.646 r  CHOSEN_Y[31]_i_153/O
                         net (fo=1, routed)           0.000    33.646    joystick_test/number_of_legal_moves[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.226 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[2]
                         net (fo=2, routed)           0.685    34.911    number_of_legal_moves0[6]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.302    35.213 r  CHOSEN_Y[31]_i_152/O
                         net (fo=1, routed)           0.000    35.213    joystick_test/number_of_legal_moves[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.565 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[3]
                         net (fo=2, routed)           0.173    35.738    number_of_legal_moves0[7]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.306    36.044 r  CHOSEN_Y[31]_i_151/O
                         net (fo=1, routed)           0.000    36.044    joystick_test/number_of_legal_moves[6]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.445 r  joystick_test/CHOSEN_Y_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    36.445    joystick_test/CHOSEN_Y_reg[31]_i_70_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.667 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[0]
                         net (fo=2, routed)           0.173    36.840    number_of_legal_moves0[8]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.299    37.139 r  CHOSEN_Y[31]_i_145/O
                         net (fo=1, routed)           0.000    37.139    joystick_test/number_of_legal_moves[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.563 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.686    38.249    number_of_legal_moves0[9]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.303    38.552 r  CHOSEN_Y[31]_i_144/O
                         net (fo=1, routed)           0.000    38.552    joystick_test/number_of_legal_moves[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.132 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.685    39.817    number_of_legal_moves0[10]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.302    40.119 r  CHOSEN_Y[31]_i_143/O
                         net (fo=1, routed)           0.000    40.119    joystick_test/number_of_legal_moves[9]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.471 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    40.644    number_of_legal_moves0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.306    40.950 r  CHOSEN_Y[31]_i_142/O
                         net (fo=1, routed)           0.000    40.950    joystick_test/number_of_legal_moves[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.351 r  joystick_test/CHOSEN_Y_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.351    joystick_test/CHOSEN_Y_reg[31]_i_66_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.573 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.661    42.234    number_of_legal_moves0[12]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.299    42.533 r  CHOSEN_Y[31]_i_129/O
                         net (fo=1, routed)           0.000    42.533    joystick_test/number_of_legal_moves[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    42.957 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    43.642    number_of_legal_moves0[13]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    43.945 r  CHOSEN_Y[31]_i_128/O
                         net (fo=1, routed)           0.000    43.945    joystick_test/number_of_legal_moves[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.525 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    45.209    number_of_legal_moves0[14]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.302    45.511 r  CHOSEN_Y[31]_i_127/O
                         net (fo=1, routed)           0.000    45.511    joystick_test/number_of_legal_moves[13]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.863 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.173    46.035    number_of_legal_moves0[15]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.306    46.341 r  CHOSEN_Y[31]_i_126/O
                         net (fo=1, routed)           0.000    46.341    joystick_test/number_of_legal_moves[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.742 r  joystick_test/CHOSEN_Y_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    46.742    joystick_test/CHOSEN_Y_reg[31]_i_61_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.964 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.173    47.137    number_of_legal_moves0[16]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.299    47.436 r  CHOSEN_Y[31]_i_141/O
                         net (fo=1, routed)           0.000    47.436    joystick_test/number_of_legal_moves[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.860 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    48.547    number_of_legal_moves0[17]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    48.850 r  CHOSEN_Y[31]_i_140/O
                         net (fo=1, routed)           0.000    48.850    joystick_test/number_of_legal_moves[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.430 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.685    50.115    number_of_legal_moves0[18]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.302    50.417 r  CHOSEN_Y[31]_i_139/O
                         net (fo=1, routed)           0.000    50.417    joystick_test/number_of_legal_moves[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.769 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    50.941    number_of_legal_moves0[19]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.306    51.247 r  CHOSEN_Y[31]_i_138/O
                         net (fo=1, routed)           0.000    51.247    joystick_test/number_of_legal_moves[18]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.648 r  joystick_test/CHOSEN_Y_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    51.648    joystick_test/CHOSEN_Y_reg[31]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.870 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[0]
                         net (fo=2, routed)           0.173    52.044    number_of_legal_moves0[20]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.299    52.343 r  CHOSEN_Y[31]_i_119/O
                         net (fo=1, routed)           0.000    52.343    joystick_test/number_of_legal_moves[19]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.767 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.687    53.453    number_of_legal_moves0[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.303    53.756 r  CHOSEN_Y[31]_i_118/O
                         net (fo=1, routed)           0.000    53.756    joystick_test/number_of_legal_moves[20]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.336 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    55.021    number_of_legal_moves0[22]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.302    55.323 r  CHOSEN_Y[31]_i_117/O
                         net (fo=1, routed)           0.000    55.323    joystick_test/number_of_legal_moves[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.675 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.173    55.848    number_of_legal_moves0[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    56.154 r  CHOSEN_Y[31]_i_116/O
                         net (fo=1, routed)           0.000    56.154    joystick_test/number_of_legal_moves[22]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.555 r  joystick_test/CHOSEN_Y_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.555    joystick_test/CHOSEN_Y_reg[31]_i_59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.777 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    56.950    number_of_legal_moves0[24]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.299    57.249 r  CHOSEN_Y[31]_i_137/O
                         net (fo=1, routed)           0.000    57.249    joystick_test/number_of_legal_moves[23]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.673 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.686    58.359    number_of_legal_moves0[25]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.303    58.662 r  CHOSEN_Y[31]_i_136/O
                         net (fo=1, routed)           0.000    58.662    joystick_test/number_of_legal_moves[24]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.242 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    59.927    number_of_legal_moves0[26]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.302    60.229 r  CHOSEN_Y[31]_i_135/O
                         net (fo=1, routed)           0.000    60.229    joystick_test/number_of_legal_moves[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.581 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.173    60.754    number_of_legal_moves0[27]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.306    61.060 r  CHOSEN_Y[31]_i_134/O
                         net (fo=1, routed)           0.000    61.060    joystick_test/number_of_legal_moves[26]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.461 r  joystick_test/CHOSEN_Y_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    61.461    joystick_test/CHOSEN_Y_reg[31]_i_63_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.683 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    61.856    number_of_legal_moves0[28]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.299    62.155 r  CHOSEN_Y[31]_i_133/O
                         net (fo=1, routed)           0.000    62.155    joystick_test/number_of_legal_moves[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    62.579 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    63.266    number_of_legal_moves0[29]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.303    63.569 r  CHOSEN_Y[31]_i_132/O
                         net (fo=1, routed)           0.000    63.569    joystick_test/number_of_legal_moves[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.149 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    64.833    number_of_legal_moves0[30]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.302    65.135 r  CHOSEN_Y[31]_i_131/O
                         net (fo=1, routed)           0.000    65.135    joystick_test/number_of_legal_moves[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.487 f  joystick_test/CHOSEN_Y_reg[31]_i_62/O[3]
                         net (fo=2, routed)           1.152    66.639    joystick_test/number_of_legal_moves0[31]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.306    66.945 f  joystick_test/CHOSEN_Y[31]_i_29/O
                         net (fo=1, routed)           0.503    67.448    joystick_test/CHOSEN_Y[31]_i_29_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.124    67.572 r  joystick_test/CHOSEN_Y[31]_i_10/O
                         net (fo=138, routed)         4.670    72.242    joystick_test/CHOSEN_Y2448_in
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124    72.366 r  joystick_test/CHOSEN_Y[31]_i_8/O
                         net (fo=4, routed)           0.487    72.853    joystick_test/CHOSEN_Y[31]_i_8_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124    72.977 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         5.508    78.486    CHOSEN_X
    SLICE_X60Y71         FDSE                                         r  CHOSEN_Y_reg[1]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[2]_rep__17/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[2]_rep__10/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        78.486ns  (logic 27.662ns (35.245%)  route 50.824ns (64.755%))
  Logic Levels:           84  (CARRY4=39 FDSE=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[2]_rep__17/C
    SLICE_X84Y48         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  CHOSEN_Y_reg[2]_rep__17/Q
                         net (fo=112, routed)        13.087    13.543    vga_display/black_pieces[0,1][31]_i_3435_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_S_O)       0.296    13.839 r  vga_display/white_pieces_reg[6,7][6]_i_10/O
                         net (fo=1, routed)           1.388    15.227    vga_display/white_pieces_reg[6,7][6]_i_10_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.298    15.525 r  vga_display/white_pieces[6,7][6]_i_3/O
                         net (fo=1, routed)           0.000    15.525    vga_display/white_pieces[6,7][6]_i_3_n_0
    SLICE_X53Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    15.742 r  vga_display/white_pieces_reg[6,7][6]_i_1/O
                         net (fo=65, routed)          2.319    18.061    vga_display/CHOSEN_X_reg[2]_rep[6]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.299    18.360 f  vga_display/CHOSEN_Y[31]_i_412/O
                         net (fo=1, routed)           0.670    19.030    vga_display/CHOSEN_Y[31]_i_412_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    19.154 f  vga_display/CHOSEN_Y[31]_i_295/O
                         net (fo=2, routed)           0.888    20.042    vga_display/CHOSEN_Y[31]_i_295_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.166 f  vga_display/CHOSEN_Y[31]_i_207/O
                         net (fo=65, routed)          2.254    22.421    joystick_test/legal_moves[0,0]1479_out
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.545 f  joystick_test/CHOSEN_Y[31]_i_125/O
                         net (fo=1, routed)           0.716    23.261    joystick_test/CHOSEN_Y[31]_i_125_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.385 r  joystick_test/CHOSEN_Y[31]_i_60/O
                         net (fo=41, routed)          2.250    25.635    joystick_test_n_380
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.124    25.759 r  CHOSEN_Y[31]_i_213/O
                         net (fo=1, routed)           0.000    25.759    joystick_test/S[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.006 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[0]
                         net (fo=3, routed)           1.049    27.056    joystick_test/number_of_legal_moves0[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.327    27.383 r  joystick_test/CHOSEN_Y[31]_i_146/O
                         net (fo=1, routed)           0.000    27.383    joystick_test/CHOSEN_Y[31]_i_146_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364    27.747 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[1]
                         net (fo=2, routed)           0.686    28.433    number_of_legal_moves0[1]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.303    28.736 r  CHOSEN_Y[31]_i_149/O
                         net (fo=1, routed)           0.000    28.736    joystick_test/number_of_legal_moves[0]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.316 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[2]
                         net (fo=2, routed)           0.688    30.004    number_of_legal_moves0[2]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.302    30.306 r  CHOSEN_Y[31]_i_148/O
                         net (fo=1, routed)           0.000    30.306    joystick_test/number_of_legal_moves[1]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.658 r  joystick_test/CHOSEN_Y_reg[31]_i_68/O[3]
                         net (fo=2, routed)           0.176    30.833    number_of_legal_moves0[3]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.306    31.139 r  CHOSEN_Y[31]_i_147/O
                         net (fo=1, routed)           0.000    31.139    joystick_test/number_of_legal_moves[2]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.540 r  joystick_test/CHOSEN_Y_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    31.540    joystick_test/CHOSEN_Y_reg[31]_i_68_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.762 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[0]
                         net (fo=2, routed)           0.172    31.934    number_of_legal_moves0[4]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.299    32.233 r  CHOSEN_Y[31]_i_154/O
                         net (fo=1, routed)           0.000    32.233    joystick_test/number_of_legal_moves[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.657 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[1]
                         net (fo=2, routed)           0.686    33.343    number_of_legal_moves0[5]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303    33.646 r  CHOSEN_Y[31]_i_153/O
                         net (fo=1, routed)           0.000    33.646    joystick_test/number_of_legal_moves[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.226 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[2]
                         net (fo=2, routed)           0.685    34.911    number_of_legal_moves0[6]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.302    35.213 r  CHOSEN_Y[31]_i_152/O
                         net (fo=1, routed)           0.000    35.213    joystick_test/number_of_legal_moves[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.565 r  joystick_test/CHOSEN_Y_reg[31]_i_70/O[3]
                         net (fo=2, routed)           0.173    35.738    number_of_legal_moves0[7]
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.306    36.044 r  CHOSEN_Y[31]_i_151/O
                         net (fo=1, routed)           0.000    36.044    joystick_test/number_of_legal_moves[6]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.445 r  joystick_test/CHOSEN_Y_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    36.445    joystick_test/CHOSEN_Y_reg[31]_i_70_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.667 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[0]
                         net (fo=2, routed)           0.173    36.840    number_of_legal_moves0[8]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.299    37.139 r  CHOSEN_Y[31]_i_145/O
                         net (fo=1, routed)           0.000    37.139    joystick_test/number_of_legal_moves[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    37.563 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.686    38.249    number_of_legal_moves0[9]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.303    38.552 r  CHOSEN_Y[31]_i_144/O
                         net (fo=1, routed)           0.000    38.552    joystick_test/number_of_legal_moves[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.132 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.685    39.817    number_of_legal_moves0[10]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.302    40.119 r  CHOSEN_Y[31]_i_143/O
                         net (fo=1, routed)           0.000    40.119    joystick_test/number_of_legal_moves[9]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.471 r  joystick_test/CHOSEN_Y_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    40.644    number_of_legal_moves0[11]
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.306    40.950 r  CHOSEN_Y[31]_i_142/O
                         net (fo=1, routed)           0.000    40.950    joystick_test/number_of_legal_moves[10]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.351 r  joystick_test/CHOSEN_Y_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    41.351    joystick_test/CHOSEN_Y_reg[31]_i_66_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.573 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.661    42.234    number_of_legal_moves0[12]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.299    42.533 r  CHOSEN_Y[31]_i_129/O
                         net (fo=1, routed)           0.000    42.533    joystick_test/number_of_legal_moves[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    42.957 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    43.642    number_of_legal_moves0[13]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.303    43.945 r  CHOSEN_Y[31]_i_128/O
                         net (fo=1, routed)           0.000    43.945    joystick_test/number_of_legal_moves[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.525 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    45.209    number_of_legal_moves0[14]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.302    45.511 r  CHOSEN_Y[31]_i_127/O
                         net (fo=1, routed)           0.000    45.511    joystick_test/number_of_legal_moves[13]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.863 r  joystick_test/CHOSEN_Y_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.173    46.035    number_of_legal_moves0[15]
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.306    46.341 r  CHOSEN_Y[31]_i_126/O
                         net (fo=1, routed)           0.000    46.341    joystick_test/number_of_legal_moves[14]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.742 r  joystick_test/CHOSEN_Y_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    46.742    joystick_test/CHOSEN_Y_reg[31]_i_61_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.964 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.173    47.137    number_of_legal_moves0[16]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.299    47.436 r  CHOSEN_Y[31]_i_141/O
                         net (fo=1, routed)           0.000    47.436    joystick_test/number_of_legal_moves[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.860 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    48.547    number_of_legal_moves0[17]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.303    48.850 r  CHOSEN_Y[31]_i_140/O
                         net (fo=1, routed)           0.000    48.850    joystick_test/number_of_legal_moves[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.430 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.685    50.115    number_of_legal_moves0[18]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.302    50.417 r  CHOSEN_Y[31]_i_139/O
                         net (fo=1, routed)           0.000    50.417    joystick_test/number_of_legal_moves[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.769 r  joystick_test/CHOSEN_Y_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    50.941    number_of_legal_moves0[19]
    SLICE_X31Y46         LUT2 (Prop_lut2_I0_O)        0.306    51.247 r  CHOSEN_Y[31]_i_138/O
                         net (fo=1, routed)           0.000    51.247    joystick_test/number_of_legal_moves[18]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.648 r  joystick_test/CHOSEN_Y_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    51.648    joystick_test/CHOSEN_Y_reg[31]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.870 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[0]
                         net (fo=2, routed)           0.173    52.044    number_of_legal_moves0[20]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.299    52.343 r  CHOSEN_Y[31]_i_119/O
                         net (fo=1, routed)           0.000    52.343    joystick_test/number_of_legal_moves[19]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.767 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.687    53.453    number_of_legal_moves0[21]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.303    53.756 r  CHOSEN_Y[31]_i_118/O
                         net (fo=1, routed)           0.000    53.756    joystick_test/number_of_legal_moves[20]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.336 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    55.021    number_of_legal_moves0[22]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.302    55.323 r  CHOSEN_Y[31]_i_117/O
                         net (fo=1, routed)           0.000    55.323    joystick_test/number_of_legal_moves[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.675 r  joystick_test/CHOSEN_Y_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.173    55.848    number_of_legal_moves0[23]
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.306    56.154 r  CHOSEN_Y[31]_i_116/O
                         net (fo=1, routed)           0.000    56.154    joystick_test/number_of_legal_moves[22]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.555 r  joystick_test/CHOSEN_Y_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    56.555    joystick_test/CHOSEN_Y_reg[31]_i_59_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    56.777 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    56.950    number_of_legal_moves0[24]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.299    57.249 r  CHOSEN_Y[31]_i_137/O
                         net (fo=1, routed)           0.000    57.249    joystick_test/number_of_legal_moves[23]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.673 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.686    58.359    number_of_legal_moves0[25]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.303    58.662 r  CHOSEN_Y[31]_i_136/O
                         net (fo=1, routed)           0.000    58.662    joystick_test/number_of_legal_moves[24]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    59.242 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    59.927    number_of_legal_moves0[26]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.302    60.229 r  CHOSEN_Y[31]_i_135/O
                         net (fo=1, routed)           0.000    60.229    joystick_test/number_of_legal_moves[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.581 r  joystick_test/CHOSEN_Y_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.173    60.754    number_of_legal_moves0[27]
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.306    61.060 r  CHOSEN_Y[31]_i_134/O
                         net (fo=1, routed)           0.000    61.060    joystick_test/number_of_legal_moves[26]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.461 r  joystick_test/CHOSEN_Y_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    61.461    joystick_test/CHOSEN_Y_reg[31]_i_63_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.683 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    61.856    number_of_legal_moves0[28]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.299    62.155 r  CHOSEN_Y[31]_i_133/O
                         net (fo=1, routed)           0.000    62.155    joystick_test/number_of_legal_moves[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    62.579 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    63.266    number_of_legal_moves0[29]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.303    63.569 r  CHOSEN_Y[31]_i_132/O
                         net (fo=1, routed)           0.000    63.569    joystick_test/number_of_legal_moves[28]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.149 r  joystick_test/CHOSEN_Y_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    64.833    number_of_legal_moves0[30]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.302    65.135 r  CHOSEN_Y[31]_i_131/O
                         net (fo=1, routed)           0.000    65.135    joystick_test/number_of_legal_moves[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.487 f  joystick_test/CHOSEN_Y_reg[31]_i_62/O[3]
                         net (fo=2, routed)           1.152    66.639    joystick_test/number_of_legal_moves0[31]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.306    66.945 f  joystick_test/CHOSEN_Y[31]_i_29/O
                         net (fo=1, routed)           0.503    67.448    joystick_test/CHOSEN_Y[31]_i_29_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.124    67.572 r  joystick_test/CHOSEN_Y[31]_i_10/O
                         net (fo=138, routed)         4.670    72.242    joystick_test/CHOSEN_Y2448_in
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.124    72.366 r  joystick_test/CHOSEN_Y[31]_i_8/O
                         net (fo=4, routed)           0.487    72.853    joystick_test/CHOSEN_Y[31]_i_8_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I0_O)        0.124    72.977 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         5.508    78.486    CHOSEN_X
    SLICE_X60Y71         FDSE                                         r  CHOSEN_Y_reg[2]_rep__10/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 STATE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.953%)  route 0.130ns (41.047%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE                         0.000     0.000 r  STATE_reg[1]/C
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  STATE_reg[1]/Q
                         net (fo=195, routed)         0.130     0.271    joystick_test/Q_OBUF[1]
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.316 r  joystick_test/STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.316    joystick_test_n_3
    SLICE_X59Y50         FDRE                                         r  STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TURN_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TURN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE                         0.000     0.000 r  TURN_reg/C
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  TURN_reg/Q
                         net (fo=139, routed)         0.175     0.339    joystick_test/TURN
    SLICE_X36Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  joystick_test/TURN_i_1/O
                         net (fo=1, routed)           0.000     0.384    joystick_test_n_230
    SLICE_X36Y70         FDRE                                         r  TURN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/vcount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.256ns (66.395%)  route 0.130ns (33.605%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE                         0.000     0.000 r  vga_display/vcount_reg[9]/C
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/vcount_reg[9]/Q
                         net (fo=26, routed)          0.130     0.271    vga_display/vcount_reg_n_0_[9]
    SLICE_X61Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.386 r  vga_display/vcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.386    vga_display/data0__0[9]
    SLICE_X61Y4          FDRE                                         r  vga_display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/hcount_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.323%)  route 0.134ns (34.677%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y12        FDRE                         0.000     0.000 r  vga_display/hcount_reg[19]/C
    SLICE_X101Y12        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/hcount_reg[19]/Q
                         net (fo=26, routed)          0.134     0.275    vga_display/hcount[19]
    SLICE_X101Y12        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  vga_display/hcount_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    vga_display/p_1_in[19]
    SLICE_X101Y12        FDRE                                         r  vga_display/hcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/hcount_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.256ns (64.737%)  route 0.139ns (35.263%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y15        FDRE                         0.000     0.000 r  vga_display/hcount_reg[29]/C
    SLICE_X101Y15        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/hcount_reg[29]/Q
                         net (fo=25, routed)          0.139     0.280    vga_display/hcount[29]
    SLICE_X101Y15        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.395 r  vga_display/hcount_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.395    vga_display/p_1_in[29]
    SLICE_X101Y15        FDRE                                         r  vga_display/hcount_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/hcount_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.249ns (62.914%)  route 0.147ns (37.086%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y12        FDRE                         0.000     0.000 r  vga_display/hcount_reg[20]/C
    SLICE_X101Y12        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/hcount_reg[20]/Q
                         net (fo=26, routed)          0.147     0.288    vga_display/hcount[20]
    SLICE_X101Y12        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.396 r  vga_display/hcount_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.396    vga_display/p_1_in[20]
    SLICE_X101Y12        FDRE                                         r  vga_display/hcount_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/hcount_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.249ns (62.909%)  route 0.147ns (37.091%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y14        FDRE                         0.000     0.000 r  vga_display/hcount_reg[28]/C
    SLICE_X101Y14        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/hcount_reg[28]/Q
                         net (fo=25, routed)          0.147     0.288    vga_display/hcount[28]
    SLICE_X101Y14        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.396 r  vga_display/hcount_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.396    vga_display/p_1_in[28]
    SLICE_X101Y14        FDRE                                         r  vga_display/hcount_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/hcount_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.256ns (64.384%)  route 0.142ns (35.616%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y13        FDRE                         0.000     0.000 r  vga_display/hcount_reg[21]/C
    SLICE_X101Y13        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/hcount_reg[21]/Q
                         net (fo=25, routed)          0.142     0.283    vga_display/hcount[21]
    SLICE_X101Y13        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.398 r  vga_display/hcount_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.398    vga_display/p_1_in[21]
    SLICE_X101Y13        FDRE                                         r  vga_display/hcount_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/vcount_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.256ns (64.370%)  route 0.142ns (35.630%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE                         0.000     0.000 r  vga_display/vcount_reg[29]/C
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/vcount_reg[29]/Q
                         net (fo=24, routed)          0.142     0.283    vga_display/vcount_reg_n_0_[29]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.398 r  vga_display/vcount_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.398    vga_display/data0__0[29]
    SLICE_X61Y9          FDRE                                         r  vga_display/vcount_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/vcount_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/vcount_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.252ns (63.341%)  route 0.146ns (36.659%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE                         0.000     0.000 r  vga_display/vcount_reg[19]/C
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_display/vcount_reg[19]/Q
                         net (fo=24, routed)          0.146     0.287    vga_display/vcount_reg_n_0_[19]
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.398 r  vga_display/vcount_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.398    vga_display/data0__0[19]
    SLICE_X61Y6          FDRE                                         r  vga_display/vcount_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay          8740 Endpoints
Min Delay          8740 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHOSEN_Y_reg[1]_rep__9/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.843ns  (logic 1.024ns (7.397%)  route 12.819ns (92.603%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.745     5.507    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     5.963 f  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          2.268     8.231    joystick_test/trigger_button
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.116     8.347 f  joystick_test/black_pieces[2,6][31]_i_5/O
                         net (fo=48, routed)          1.135     9.482    joystick_test/black_pieces[2,6][31]_i_5_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.328     9.810 f  joystick_test/CHOSEN_Y[31]_i_9/O
                         net (fo=135, routed)         8.896    18.706    joystick_test/CHOSEN_Y[31]_i_9_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.124    18.830 r  joystick_test/CHOSEN_Y[1]_rep__9_i_1/O
                         net (fo=1, routed)           0.521    19.350    joystick_test_n_427
    SLICE_X34Y68         FDSE                                         r  CHOSEN_Y_reg[1]_rep__9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHOSEN_Y_reg[2]_rep__11/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.836ns  (logic 1.024ns (7.401%)  route 12.812ns (92.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.745     5.507    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     5.963 f  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          2.268     8.231    joystick_test/trigger_button
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.116     8.347 f  joystick_test/black_pieces[2,6][31]_i_5/O
                         net (fo=48, routed)          1.135     9.482    joystick_test/black_pieces[2,6][31]_i_5_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.328     9.810 f  joystick_test/CHOSEN_Y[31]_i_9/O
                         net (fo=135, routed)         8.841    18.651    joystick_test/CHOSEN_Y[31]_i_9_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I3_O)        0.124    18.775 r  joystick_test/CHOSEN_Y[2]_rep__11_i_1/O
                         net (fo=1, routed)           0.568    19.344    joystick_test_n_467
    SLICE_X36Y69         FDSE                                         r  CHOSEN_Y_reg[2]_rep__11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHOSEN_Y_reg[1]_rep__10/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.348ns  (logic 1.050ns (7.866%)  route 12.298ns (92.134%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.745     5.507    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     5.963 f  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          2.268     8.231    joystick_test/trigger_button
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.116     8.347 f  joystick_test/black_pieces[2,6][31]_i_5/O
                         net (fo=48, routed)          1.135     9.482    joystick_test/black_pieces[2,6][31]_i_5_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.328     9.810 f  joystick_test/CHOSEN_Y[31]_i_9/O
                         net (fo=135, routed)         8.896    18.706    joystick_test/CHOSEN_Y[31]_i_9_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.150    18.856 r  joystick_test/CHOSEN_Y[1]_rep__10_i_1/O
                         net (fo=1, routed)           0.000    18.856    joystick_test_n_428
    SLICE_X34Y68         FDSE                                         r  CHOSEN_Y_reg[1]_rep__10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHOSEN_Y_reg[1]_rep__16/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.263ns  (logic 1.024ns (7.721%)  route 12.239ns (92.279%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.745     5.507    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     5.963 f  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          2.268     8.231    joystick_test/trigger_button
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.116     8.347 f  joystick_test/black_pieces[2,6][31]_i_5/O
                         net (fo=48, routed)          1.135     9.482    joystick_test/black_pieces[2,6][31]_i_5_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.328     9.810 f  joystick_test/CHOSEN_Y[31]_i_9/O
                         net (fo=135, routed)         8.457    18.267    joystick_test/CHOSEN_Y[31]_i_9_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I3_O)        0.124    18.391 r  joystick_test/CHOSEN_Y[1]_rep__16_i_1/O
                         net (fo=1, routed)           0.379    18.770    joystick_test_n_434
    SLICE_X36Y69         FDSE                                         r  CHOSEN_Y_reg[1]_rep__16/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHOSEN_Y_reg[2]_rep__9/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.119ns  (logic 1.024ns (7.806%)  route 12.095ns (92.194%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.745     5.507    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     5.963 f  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          2.268     8.231    joystick_test/trigger_button
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.116     8.347 f  joystick_test/black_pieces[2,6][31]_i_5/O
                         net (fo=48, routed)          1.135     9.482    joystick_test/black_pieces[2,6][31]_i_5_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.328     9.810 f  joystick_test/CHOSEN_Y[31]_i_9/O
                         net (fo=135, routed)         8.692    18.502    joystick_test/CHOSEN_Y[31]_i_9_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I3_O)        0.124    18.626 r  joystick_test/CHOSEN_Y[2]_rep__9_i_1/O
                         net (fo=1, routed)           0.000    18.626    joystick_test_n_465
    SLICE_X36Y69         FDSE                                         r  CHOSEN_Y_reg[2]_rep__9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHOSEN_Y_reg[1]_rep__14/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.000ns  (logic 1.052ns (8.092%)  route 11.948ns (91.908%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.745     5.507    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     5.963 f  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          2.268     8.231    joystick_test/trigger_button
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.116     8.347 f  joystick_test/black_pieces[2,6][31]_i_5/O
                         net (fo=48, routed)          1.135     9.482    joystick_test/black_pieces[2,6][31]_i_5_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.328     9.810 f  joystick_test/CHOSEN_Y[31]_i_9/O
                         net (fo=135, routed)         7.973    17.783    joystick_test/CHOSEN_Y[31]_i_9_n_0
    SLICE_X60Y70         LUT5 (Prop_lut5_I3_O)        0.152    17.935 r  joystick_test/CHOSEN_Y[1]_rep__14_i_1/O
                         net (fo=1, routed)           0.572    18.507    joystick_test_n_432
    SLICE_X60Y70         FDSE                                         r  CHOSEN_Y_reg[1]_rep__14/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHOSEN_Y_reg[1]_rep__15/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.633ns  (logic 1.024ns (8.106%)  route 11.609ns (91.894%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.745     5.507    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     5.963 f  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          2.268     8.231    joystick_test/trigger_button
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.116     8.347 f  joystick_test/black_pieces[2,6][31]_i_5/O
                         net (fo=48, routed)          1.135     9.482    joystick_test/black_pieces[2,6][31]_i_5_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.328     9.810 f  joystick_test/CHOSEN_Y[31]_i_9/O
                         net (fo=135, routed)         8.206    18.016    joystick_test/CHOSEN_Y[31]_i_9_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.124    18.140 r  joystick_test/CHOSEN_Y[1]_rep__15_i_1/O
                         net (fo=1, routed)           0.000    18.140    joystick_test_n_433
    SLICE_X50Y69         FDSE                                         r  CHOSEN_Y_reg[1]_rep__15/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHOSEN_Y_reg[1]_rep__10/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.425ns  (logic 1.024ns (8.241%)  route 11.401ns (91.759%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.745     5.507    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     5.963 r  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          2.268     8.231    joystick_test/trigger_button
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.116     8.347 r  joystick_test/black_pieces[2,6][31]_i_5/O
                         net (fo=48, routed)          1.135     9.482    joystick_test/black_pieces[2,6][31]_i_5_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.328     9.810 r  joystick_test/CHOSEN_Y[31]_i_9/O
                         net (fo=135, routed)         1.078    10.888    joystick_test/CHOSEN_Y[31]_i_9_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         6.920    17.932    CHOSEN_X
    SLICE_X34Y68         FDSE                                         r  CHOSEN_Y_reg[1]_rep__10/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHOSEN_Y_reg[1]_rep__9/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.425ns  (logic 1.024ns (8.241%)  route 11.401ns (91.759%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.745     5.507    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     5.963 r  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          2.268     8.231    joystick_test/trigger_button
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.116     8.347 r  joystick_test/black_pieces[2,6][31]_i_5/O
                         net (fo=48, routed)          1.135     9.482    joystick_test/black_pieces[2,6][31]_i_5_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.328     9.810 r  joystick_test/CHOSEN_Y[31]_i_9/O
                         net (fo=135, routed)         1.078    10.888    joystick_test/CHOSEN_Y[31]_i_9_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.124    11.012 r  joystick_test/CHOSEN_Y[31]_i_2/O
                         net (fo=133, routed)         6.920    17.932    CHOSEN_X
    SLICE_X34Y68         FDSE                                         r  CHOSEN_Y_reg[1]_rep__9/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHOSEN_Y_reg[1]_rep__13/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.400ns  (logic 1.024ns (8.258%)  route 11.376ns (91.742%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.745     5.507    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456     5.963 f  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          2.268     8.231    joystick_test/trigger_button
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.116     8.347 f  joystick_test/black_pieces[2,6][31]_i_5/O
                         net (fo=48, routed)          1.135     9.482    joystick_test/black_pieces[2,6][31]_i_5_n_0
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.328     9.810 f  joystick_test/CHOSEN_Y[31]_i_9/O
                         net (fo=135, routed)         7.973    17.783    joystick_test/CHOSEN_Y[31]_i_9_n_0
    SLICE_X60Y70         LUT5 (Prop_lut5_I3_O)        0.124    17.907 r  joystick_test/CHOSEN_Y[1]_rep__13_i_1/O
                         net (fo=1, routed)           0.000    17.907    joystick_test_n_431
    SLICE_X60Y70         FDSE                                         r  CHOSEN_Y_reg[1]_rep__13/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[5,1][25]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.186ns (13.115%)  route 1.232ns (86.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          0.979     2.655    joystick_test/trigger_button
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.045     2.700 r  joystick_test/black_pieces[5,1][31]_i_1/O
                         net (fo=32, routed)          0.253     2.953    joystick_test_n_125
    SLICE_X42Y39         FDRE                                         r  black_pieces_reg[5,1][25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[5,1][26]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.436ns  (logic 0.186ns (12.950%)  route 1.250ns (87.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          0.979     2.655    joystick_test/trigger_button
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.045     2.700 r  joystick_test/black_pieces[5,1][31]_i_1/O
                         net (fo=32, routed)          0.271     2.971    joystick_test_n_125
    SLICE_X47Y37         FDRE                                         r  black_pieces_reg[5,1][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[4,1][26]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.475ns  (logic 0.186ns (12.606%)  route 1.289ns (87.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          1.006     2.681    joystick_test/trigger_button
    SLICE_X46Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.726 r  joystick_test/black_pieces[4,1][31]_i_1/O
                         net (fo=32, routed)          0.284     3.010    joystick_test_n_124
    SLICE_X45Y37         FDRE                                         r  black_pieces_reg[4,1][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[5,1][28]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.482ns  (logic 0.186ns (12.551%)  route 1.296ns (87.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          0.979     2.655    joystick_test/trigger_button
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.045     2.700 r  joystick_test/black_pieces[5,1][31]_i_1/O
                         net (fo=32, routed)          0.317     3.017    joystick_test_n_125
    SLICE_X42Y38         FDRE                                         r  black_pieces_reg[5,1][28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.489ns  (logic 0.251ns (16.862%)  route 1.238ns (83.138%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X24Y12         FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  joystick_test/x_position_reg[6]/Q
                         net (fo=65, routed)          1.238     2.911    joystick_test/x_position[6]
    SLICE_X79Y35         LUT4 (Prop_lut4_I0_O)        0.045     2.956 r  joystick_test/MOVE_X[4]_i_8/O
                         net (fo=1, routed)           0.000     2.956    joystick_test/MOVE_X[4]_i_8_n_0
    SLICE_X79Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.021 r  joystick_test/MOVE_X_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.021    joystick_test_n_172
    SLICE_X79Y35         FDRE                                         r  MOVE_X_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.492ns  (logic 0.252ns (16.890%)  route 1.240ns (83.110%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X24Y12         FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  joystick_test/x_position_reg[7]/Q
                         net (fo=65, routed)          1.240     2.914    joystick_test/x_position[7]
    SLICE_X79Y34         LUT4 (Prop_lut4_I2_O)        0.045     2.959 r  joystick_test/MOVE_X[0]_i_12/O
                         net (fo=1, routed)           0.000     2.959    joystick_test/MOVE_X[0]_i_12_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     3.025 r  joystick_test/MOVE_X_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     3.025    joystick_test_n_167
    SLICE_X79Y34         FDRE                                         r  MOVE_X_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[1,1][24]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.494ns  (logic 0.189ns (12.655%)  route 1.305ns (87.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          1.084     2.759    joystick_test/trigger_button
    SLICE_X47Y43         LUT5 (Prop_lut5_I2_O)        0.048     2.807 r  joystick_test/black_pieces[1,1][31]_i_1/O
                         net (fo=32, routed)          0.221     3.028    joystick_test_n_123
    SLICE_X43Y37         FDRE                                         r  black_pieces_reg[1,1][24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[1,1][25]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.494ns  (logic 0.189ns (12.655%)  route 1.305ns (87.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          1.084     2.759    joystick_test/trigger_button
    SLICE_X47Y43         LUT5 (Prop_lut5_I2_O)        0.048     2.807 r  joystick_test/black_pieces[1,1][31]_i_1/O
                         net (fo=32, routed)          0.221     3.028    joystick_test_n_123
    SLICE_X43Y37         FDRE                                         r  black_pieces_reg[1,1][25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[1,1][27]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.494ns  (logic 0.189ns (12.655%)  route 1.305ns (87.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X25Y7          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/trigger_button_reg/Q
                         net (fo=55, routed)          1.084     2.759    joystick_test/trigger_button
    SLICE_X47Y43         LUT5 (Prop_lut5_I2_O)        0.048     2.807 r  joystick_test/black_pieces[1,1][31]_i_1/O
                         net (fo=32, routed)          0.221     3.028    joystick_test_n_123
    SLICE_X43Y37         FDRE                                         r  black_pieces_reg[1,1][27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.506ns  (logic 0.249ns (16.534%)  route 1.257ns (83.466%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X24Y12         FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  joystick_test/x_position_reg[6]/Q
                         net (fo=65, routed)          1.257     2.931    joystick_test/x_position[6]
    SLICE_X79Y34         LUT4 (Prop_lut4_I0_O)        0.045     2.976 r  joystick_test/MOVE_X[0]_i_11/O
                         net (fo=1, routed)           0.000     2.976    joystick_test/MOVE_X[0]_i_11_n_0
    SLICE_X79Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.039 r  joystick_test/MOVE_X_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.039    joystick_test_n_166
    SLICE_X79Y34         FDRE                                         r  MOVE_X_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.145ns  (logic 1.460ns (46.407%)  route 1.686ns (53.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.686     3.145    joystick_test/spi_master_0/rx_buffer_reg[0]_0[0]
    SLICE_X20Y9          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.574     5.057    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X20Y9          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.228ns (23.853%)  route 0.727ns (76.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.727     0.954    joystick_test/spi_master_0/rx_buffer_reg[0]_0[0]
    SLICE_X20Y9          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.861     2.055    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X20Y9          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





