// Seed: 3212203906
module module_0 (
    output wand id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wire id_5,
    input tri id_6,
    output tri0 id_7,
    output uwire id_8,
    output wire id_9,
    output tri id_10[-1 'b0 : 1 'b0],
    input uwire id_11,
    input wire id_12,
    input wor id_13,
    input uwire id_14,
    input wor id_15,
    input wor id_16
);
  assign id_7 = -1;
  wire id_18;
  assign id_5 = id_12;
endmodule
module module_1 #(
    parameter id_15 = 32'd49,
    parameter id_17 = 32'd90,
    parameter id_25 = 32'd3
) (
    input tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    output wire id_10,
    output wand id_11,
    output tri id_12,
    output supply1 id_13,
    input tri id_14,
    output uwire _id_15,
    output supply0 id_16,
    output wire _id_17,
    input wor id_18,
    output tri0 id_19,
    input wand id_20,
    input supply0 id_21,
    output uwire id_22,
    input wire id_23,
    input wire id_24#(
        .id_31(1),
        .id_32(-1),
        .id_33(1 - 1)
    ),
    input supply0 _id_25[id_25 : id_15],
    output supply1 id_26,
    input tri0 id_27,
    output wor id_28,
    input supply0 id_29
);
  wire id_34[1 : id_17];
  module_0 modCall_1 (
      id_28,
      id_1,
      id_5,
      id_3,
      id_13,
      id_10,
      id_8,
      id_16,
      id_26,
      id_19,
      id_28,
      id_23,
      id_23,
      id_3,
      id_18,
      id_29,
      id_2
  );
  assign modCall_1.id_11 = 0;
  assign id_17 = id_32;
  assign id_31 = id_34;
  wire  id_35;
  logic id_36;
endmodule
