Flow report for rc4
Mon Jun 19 23:53:17 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Mon Jun 19 23:53:17 2023       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 470 / 32,070 ( 1 % )                        ;
; Total registers                 ; 478                                         ;
; Total pins                      ; 69 / 457 ( 15 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,560 / 4,065,280 ( < 1 % )                 ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/19/2023 23:35:20 ;
; Main task         ; Compilation         ;
; Revision Name     ; rc4                 ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                           ;
+---------------------------------------------------+----------------------------------------+--------------------+-------------+------------+
; Assignment Name                                   ; Value                                  ; Default Value      ; Entity Name ; Section Id ;
+---------------------------------------------------+----------------------------------------+--------------------+-------------+------------+
; AUTO_RAM_RECOGNITION                              ; Off                                    ; On                 ; --          ; --         ;
; AUTO_ROM_RECOGNITION                              ; Off                                    ; On                 ; --          ; --         ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS ; Care                                   ; Auto               ; --          ; --         ;
; COMPILER_SIGNATURE_ID                             ; 91769275714.168724292021640            ; --                 ; --          ; --         ;
; ENABLE_SIGNALTAP                                  ; On                                     ; --                 ; --          ; --         ;
; EXTRACT_VERILOG_STATE_MACHINES                    ; Off                                    ; On                 ; --          ; --         ;
; EXTRACT_VHDL_STATE_MACHINES                       ; Off                                    ; On                 ; --          ; --         ;
; FITTER_EFFORT                                     ; Standard Fit                           ; Auto Fit           ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP                            ; 85                                     ; --                 ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP                            ; 0                                      ; --                 ; --          ; --         ;
; MISC_FILE                                         ; s_memory_bb.v                          ; --                 ; --          ; --         ;
; MISC_FILE                                         ; s_memory.cmp                           ; --                 ; --          ; --         ;
; MISC_FILE                                         ; d_memory_bb.v                          ; --                 ; --          ; --         ;
; MISC_FILE                                         ; d_memory.cmp                           ; --                 ; --          ; --         ;
; MISC_FILE                                         ; m_memory_bb.v                          ; --                 ; --          ; --         ;
; MISC_FILE                                         ; m_memory.cmp                           ; --                 ; --          ; --         ;
; NUM_PARALLEL_PROCESSORS                           ; All                                    ; --                 ; --          ; --         ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                   ; Off                                    ; Normal compilation ; --          ; --         ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family) ; --                 ; ksa         ; Top        ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family) ; --                 ; ksa         ; Top        ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family) ; --                 ; ksa         ; Top        ;
; PHYSICAL_SYNTHESIS_EFFORT                         ; Fast                                   ; Normal             ; --          ; --         ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING              ; On                                     ; Off                ; --          ; --         ;
; POWER_BOARD_THERMAL_MODEL                         ; None (CONSERVATIVE)                    ; --                 ; --          ; --         ;
; POWER_PRESET_COOLING_SOLUTION                     ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --                 ; --          ; --         ;
; PROJECT_OUTPUT_DIRECTORY                          ; output_files                           ; --                 ; --          ; --         ;
; ROUTER_CLOCKING_TOPOLOGY_ANALYSIS                 ; On                                     ; Off                ; --          ; --         ;
; SLD_FILE                                          ; db/stp1_auto_stripped.stp              ; --                 ; --          ; --         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH             ; 2                                      ; 3                  ; --          ; --         ;
; TOP_LEVEL_ENTITY                                  ; ksa                                    ; rc4                ; --          ; --         ;
; USE_SIGNALTAP_FILE                                ; stp1.stp                               ; --                 ; --          ; --         ;
; VERILOG_INPUT_VERSION                             ; SystemVerilog_2005                     ; Verilog_2001       ; --          ; --         ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                   ; 5000                                   ; 250                ; --          ; --         ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES                 ; Off                                    ; --                 ; --          ; --         ;
+---------------------------------------------------+----------------------------------------+--------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:16     ; 1.0                     ; 4945 MB             ; 00:00:11                           ;
; Fitter                    ; 00:01:10     ; 1.2                     ; 7443 MB             ; 00:01:56                           ;
; Assembler                 ; 00:00:05     ; 1.0                     ; 4835 MB             ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:06     ; 2.0                     ; 5281 MB             ; 00:00:07                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4718 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4718 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4730 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4718 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4730 MB             ; 00:00:01                           ;
; Total                     ; 00:01:44     ; --                      ; --                  ; 00:02:20                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; DISBOARD         ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; DISBOARD         ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; DISBOARD         ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; DISBOARD         ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DISBOARD         ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DISBOARD         ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DISBOARD         ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DISBOARD         ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DISBOARD         ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
quartus_fit --read_settings_files=off --write_settings_files=off rc4 -c rc4
quartus_asm --read_settings_files=off --write_settings_files=off rc4 -c rc4
quartus_sta rc4 -c rc4
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rc4 -c rc4 --vector_source=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/output_files/Waveform.vwf --testbench_file=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/output_files/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rc4 -c rc4 --vector_source=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/Waveform.vwf --testbench_file=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/ rc4 -c rc4
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rc4 -c rc4 --vector_source=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/Waveform.vwf --testbench_file=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Admin/Documents/GitHub/CPEN-311/James_Park_70315379_Lab_4/rtl/lab4/simulation/qsim/ rc4 -c rc4



