{
  "module_name": "clk-mt8365-mfg.c",
  "hash_id": "3233c32a25c2705da337a2e8d71b81f3362b90a2340f2e16799d1fa1ab833504",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8365-mfg.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8365-clk.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs mfg0_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\nstatic const struct mtk_gate_regs mfg1_cg_regs = {\n\t.set_ofs = 0x280,\n\t.clr_ofs = 0x280,\n\t.sta_ofs = 0x280,\n};\n\n#define GATE_MFG0(_id, _name, _parent, _shift) \\\n\t\tGATE_MTK(_id, _name, _parent, &mfg0_cg_regs, _shift, \\\n\t\t\t &mtk_clk_gate_ops_setclr)\n\n#define GATE_MFG1(_id, _name, _parent, _shift) \\\n\t\tGATE_MTK(_id, _name, _parent, &mfg1_cg_regs, _shift, \\\n\t\t\t &mtk_clk_gate_ops_no_setclr)\n\nstatic const struct mtk_gate mfg_clks[] = {\n\t \n\tGATE_MFG0(CLK_MFG_BG3D, \"mfg_bg3d\", \"mfg_sel\", 0),\n\t \n\tGATE_MFG1(CLK_MFG_MBIST_DIAG, \"mfg_mbist_diag\", \"mbist_diag_sel\", 24),\n};\n\nstatic const struct mtk_clk_desc mfg_desc = {\n\t.clks = mfg_clks,\n\t.num_clks = ARRAY_SIZE(mfg_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8365_mfg[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8365-mfgcfg\",\n\t\t.data = &mfg_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8365_mfg);\n\nstatic struct platform_driver clk_mt8365_mfg_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8365-mfg\",\n\t\t.of_match_table = of_match_clk_mt8365_mfg,\n\t},\n};\nmodule_platform_driver(clk_mt8365_mfg_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}