INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:30:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.358ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.460ns period=4.920ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.460ns period=4.920ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.920ns  (clk rise@4.920ns - clk rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.933ns (30.717%)  route 4.360ns (69.283%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.403 - 4.920 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1487, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
                         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=21, unplaced)        0.449     1.183    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
                         LUT4 (Prop_lut4_I1_O)        0.119     1.302 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, unplaced)         0.000     1.302    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.548 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     1.555    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.709 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[3]
                         net (fo=11, unplaced)        0.502     2.211    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_4
                         LUT3 (Prop_lut3_I1_O)        0.120     2.331 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_3/O
                         net (fo=58, unplaced)        0.330     2.661    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_1
                         LUT6 (Prop_lut6_I5_O)        0.043     2.704 f  lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_6/O
                         net (fo=1, unplaced)         0.377     3.081    lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_6_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.124 f  lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_2/O
                         net (fo=9, unplaced)         0.746     3.870    lsq1/handshake_lsq_lsq1_core/load2_dataOut[21]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.913 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9/O
                         net (fo=1, unplaced)         0.705     4.618    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.661 f  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, unplaced)         0.268     4.929    mem_controller2/read_arbiter/data/exnR[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.972 r  mem_controller2/read_arbiter/data/ltOp_carry__2_i_1/O
                         net (fo=1, unplaced)         0.248     5.220    addf0/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.407 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.407    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     5.542 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, unplaced)        0.262     5.804    lsq1/handshake_lsq_lsq1_core/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.127     5.931 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     6.390    addf0/operator/expDiff_c1_reg[3]_0[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.635 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     6.642    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     6.801 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, unplaced)         0.000     6.801    addf0/operator/expDiff_c0[5]
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.920     4.920 r  
                                                      0.000     4.920 r  clk (IN)
                         net (fo=1487, unset)         0.483     5.403    addf0/operator/clk
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     5.403    
                         clock uncertainty           -0.035     5.367    
                         FDRE (Setup_fdre_C_D)        0.076     5.443    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                 -1.358    




