VCD info: dumpfile checklist_tb.vcd opened for output.
[PASS]               ID = 1a001081
[PASS]       CTRL reset = 00000000
[PASS]     STATUS reset = 00000000
[PASS]     INT_EN reset = 00000000
[PASS]    CLK_DIV reset = 00000000
[PASS]    CS_CTRL reset = 00000001
[PASS]    XIP_CFG reset = 00000081
[PASS]    XIP_CMD reset = 0000000b
[PASS] ocked w/ dma_en) = 0000027d
[PASS] CTRL enable only = 00000001
[PASS]      INT_EN mask = 0000001f
[PASS]     CLK_DIV mask = 00000005
[PASS]     CS_CTRL mask = 0000000a
[PASS]     XIP_CFG mask = 00003fff
[PASS]     XIP_CMD mask = 00ffffff
[PASS]     CMD_CFG mask = 00003fff
[PASS]      CMD_OP mask = 0000ffff
[PASS]   CMD_DUMMY mask = 000000ff
[PASS]     DMA_CFG mask = 0000003f
[DBG] CSR cmd_start @1135000
[DBG] FSM start @1145000
[DBG] CSR cmd_start @1145000
[DBG] FSM RX_WEN @9885000 data=ffffffff
[PASS] Fast read data ffffffff
[DBG] CSR cmd_start @51345000
[DBG] CSR cmd_start @51355000
[DBG] FSM start @51355000
[DBG] FSM RX_WEN @60095000 data=ffffffff
[DBG] FSM RX_WEN @63935000 data=ffffffff
[DBG] FSM RX_WEN @67775000 data=ffffffff
[DBG] FSM RX_WEN @71615000 data=ffffffff
[DBG] FSM RX_WEN @75455000 data=ffffffff
[DBG] FSM RX_WEN @79295000 data=ffffffff
[DBG] FSM RX_WEN @83135000 data=ffffffff
[DBG] FSM RX_WEN @86975000 data=ffffffff
[DBG] FSM RX_WEN @90815000 data=ffffffff
[DBG] FSM RX_WEN @94655000 data=ffffffff
[DBG] FSM RX_WEN @98495000 data=ffffffff
[DBG] FSM RX_WEN @102335000 data=ffffffff
[DBG] FSM RX_WEN @106175000 data=ffffffff
[DBG] FSM RX_WEN @110015000 data=ffffffff
[DBG] FSM RX_WEN @113855000 data=ffffffff
[DBG] FSM RX_WEN @117695000 data=ffffffff
[PASS] IFO rx_full flag = 00000001
[DBG] CSR cmd_start @171615000
[DBG] CSR cmd_start @171625000
[DBG] CSR cmd_start @171635000
[DBG] CSR cmd_start @171645000
[DBG] CSR cmd_start @171655000
[DBG] CSR cmd_start @171665000
[DBG] CSR cmd_start @171675000
[DBG] CSR cmd_start @171685000
[DBG] CSR cmd_start @171695000
[DBG] CSR cmd_start @171705000
[DBG] CSR cmd_start @171715000
[DBG] FSM start @171725000
[DBG] CSR cmd_start @171725000
[DBG] FSM RX_WEN @180465000 data=ffffffff
[PASS] DMA data ffffffff
[PASS] INT_STAT cleared = 00000000
[PASS]     ERR_STAT set = 0000000f
[PASS] ERR_STAT cleared = 00000000
-------------------------------
Checklist: 25 passed, 0 failed (total 25)
checklist_tb: PASS
