

================================================================
== Vitis HLS Report for 'mul_float_4u_unsigned_int_float_5873'
================================================================
* Date:           Mon May 24 12:53:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       3|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   12|     572|    1288|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     881|    -|
|Register         |        -|    -|    1367|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   12|    1939|    2172|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U2011  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  322|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2012  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  322|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2013  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  322|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2014  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  322|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                |                               |        0|  12|  572| 1288|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_block_state1   |        or|   0|  0|   1|           1|           1|
    |ap_block_state10  |        or|   0|  0|   1|           1|           1|
    |ap_block_state2   |        or|   0|  0|   1|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   3|           3|           3|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  107|         22|    1|         22|
    |ap_done          |    9|          2|    1|          2|
    |grp_fu_53_p0     |   81|         17|   32|        544|
    |grp_fu_53_p1     |   81|         17|   32|        544|
    |grp_fu_57_p0     |   81|         17|   32|        544|
    |grp_fu_57_p1     |   81|         17|   32|        544|
    |grp_fu_61_p0     |   81|         17|   32|        544|
    |grp_fu_61_p1     |   81|         17|   32|        544|
    |grp_fu_65_p0     |   81|         17|   32|        544|
    |grp_fu_65_p1     |   81|         17|   32|        544|
    |l_mulStr1_blk_n  |    9|          2|    1|          2|
    |l_mulStr1_din    |   81|         17|  128|       2176|
    |real_start       |    9|          2|    1|          2|
    |str_in12_blk_n   |    9|          2|    1|          2|
    |str_in23_blk_n   |    9|          2|    1|          2|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  881|        185|  390|       6560|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  21|   0|   21|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |reg_129                  |  32|   0|   32|          0|
    |reg_133                  |  32|   0|   32|          0|
    |reg_137                  |  32|   0|   32|          0|
    |reg_141                  |  32|   0|   32|          0|
    |reg_145                  |  32|   0|   32|          0|
    |reg_149                  |  32|   0|   32|          0|
    |reg_153                  |  32|   0|   32|          0|
    |reg_157                  |  32|   0|   32|          0|
    |reg_161                  |  32|   0|   32|          0|
    |reg_165                  |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |trunc_ln674_10_reg_1619  |  32|   0|   32|          0|
    |trunc_ln674_11_reg_1624  |  32|   0|   32|          0|
    |trunc_ln674_12_reg_1669  |  32|   0|   32|          0|
    |trunc_ln674_13_reg_1674  |  32|   0|   32|          0|
    |trunc_ln674_14_reg_1719  |  32|   0|   32|          0|
    |trunc_ln674_15_reg_1724  |  32|   0|   32|          0|
    |trunc_ln674_16_reg_1769  |  32|   0|   32|          0|
    |trunc_ln674_17_reg_1774  |  32|   0|   32|          0|
    |trunc_ln674_18_reg_1819  |  32|   0|   32|          0|
    |trunc_ln674_19_reg_1824  |  32|   0|   32|          0|
    |trunc_ln674_1_reg_1374   |  32|   0|   32|          0|
    |trunc_ln674_20_reg_1869  |  32|   0|   32|          0|
    |trunc_ln674_21_reg_1874  |  32|   0|   32|          0|
    |trunc_ln674_22_reg_1919  |  32|   0|   32|          0|
    |trunc_ln674_23_reg_1924  |  32|   0|   32|          0|
    |trunc_ln674_24_reg_1969  |  32|   0|   32|          0|
    |trunc_ln674_25_reg_1974  |  32|   0|   32|          0|
    |trunc_ln674_26_reg_2019  |  32|   0|   32|          0|
    |trunc_ln674_27_reg_2024  |  32|   0|   32|          0|
    |trunc_ln674_28_reg_2069  |  32|   0|   32|          0|
    |trunc_ln674_29_reg_2074  |  32|   0|   32|          0|
    |trunc_ln674_2_reg_1419   |  32|   0|   32|          0|
    |trunc_ln674_30_reg_2119  |  32|   0|   32|          0|
    |trunc_ln674_31_reg_2124  |  32|   0|   32|          0|
    |trunc_ln674_3_reg_1424   |  32|   0|   32|          0|
    |trunc_ln674_4_reg_1469   |  32|   0|   32|          0|
    |trunc_ln674_5_reg_1474   |  32|   0|   32|          0|
    |trunc_ln674_6_reg_1519   |  32|   0|   32|          0|
    |trunc_ln674_7_reg_1524   |  32|   0|   32|          0|
    |trunc_ln674_8_reg_1569   |  32|   0|   32|          0|
    |trunc_ln674_9_reg_1574   |  32|   0|   32|          0|
    |trunc_ln674_reg_1369     |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1367|   0| 1367|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  mul<float, 4u, unsigned int, float>5873|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  mul<float, 4u, unsigned int, float>5873|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  mul<float, 4u, unsigned int, float>5873|  return value|
|start_full_n      |   in|    1|  ap_ctrl_hs|  mul<float, 4u, unsigned int, float>5873|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  mul<float, 4u, unsigned int, float>5873|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  mul<float, 4u, unsigned int, float>5873|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  mul<float, 4u, unsigned int, float>5873|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  mul<float, 4u, unsigned int, float>5873|  return value|
|start_out         |  out|    1|  ap_ctrl_hs|  mul<float, 4u, unsigned int, float>5873|  return value|
|start_write       |  out|    1|  ap_ctrl_hs|  mul<float, 4u, unsigned int, float>5873|  return value|
|str_in12_dout     |   in|  128|     ap_fifo|                                 str_in12|       pointer|
|str_in12_empty_n  |   in|    1|     ap_fifo|                                 str_in12|       pointer|
|str_in12_read     |  out|    1|     ap_fifo|                                 str_in12|       pointer|
|str_in23_dout     |   in|  128|     ap_fifo|                                 str_in23|       pointer|
|str_in23_empty_n  |   in|    1|     ap_fifo|                                 str_in23|       pointer|
|str_in23_read     |  out|    1|     ap_fifo|                                 str_in23|       pointer|
|l_mulStr1_din     |  out|  128|     ap_fifo|                                l_mulStr1|       pointer|
|l_mulStr1_full_n  |   in|    1|     ap_fifo|                                l_mulStr1|       pointer|
|l_mulStr1_write   |  out|    1|     ap_fifo|                                l_mulStr1|       pointer|
+------------------+-----+-----+------------+-----------------------------------------+--------------+

