============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Mar 25 2023  01:38:17 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin tmpLed_reg[3]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      96                  
     Required Time:=     524                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     214                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  reset           -       -     F     (arrival)      10 91.2     0     0     310    (-,-) 
  g2815_dup2992/Y -       A->Y  R     CLKINVX16       2 11.2    19    11     321    (-,-) 
  g2926_dup2993/Y -       B->Y  R     CLKAND2X12      4 21.9    56    86     407    (-,-) 
  g2047__2946/Y   -       B->Y  F     NAND2X4         1  7.0    88    67     475    (-,-) 
  g2160__7482/Y   -       B->Y  R     NAND2X4         1  4.6    42    49     524    (-,-) 
  tmpLed_reg[3]/D -       -     R     DFFHQX1         1    -     -     0     524    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin tmpLed_reg[0]/CK->D
          Group: clk
     Startpoint: (R) led_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      95                  
     Required Time:=     525                  
      Launch Clock:-       0                  
         Data Path:-     525                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[1]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[1]/Q  -       CK->Q R     DFFRHQX4       3 10.4    69   279     279    (-,-) 
  g3049/Y           -       A->Y  F     INVX3          1  7.0    52    52     331    (-,-) 
  g22/Y             -       C->Y  R     NOR3X4         1  4.8   139    71     402    (-,-) 
  g2056__2953/Y     -       B->Y  R     OR2X4          1  4.6    39   122     525    (-,-) 
  tmpLed_reg[0]/D   -       -     R     DFFHQX1        1    -     -     0     525    (-,-) 
#------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin tmpLed_reg[4]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      95                  
     Required Time:=     525                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     214                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  reset           -       -     F     (arrival)     10 91.2     0     0     310    (-,-) 
  g2815_dup2992/Y -       A->Y  R     CLKINVX16      2 11.2    19    11     321    (-,-) 
  g2991/Y         -       B->Y  R     CLKAND2X6      3 15.9    65    83     404    (-,-) 
  g2041__2943/Y   -       B->Y  F     NAND2X4        1  7.0    88    70     475    (-,-) 
  g2162__4733/Y   -       B->Y  R     NAND2X4        1  4.6    40    49     524    (-,-) 
  tmpLed_reg[4]/D -       -     R     DFFHQX1        1    -     -     0     524    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin tmpLed_reg[1]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      96                  
     Required Time:=     524                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     214                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  reset           -       -     F     (arrival)      10 91.2     0     0     310    (-,-) 
  g2990/Y         -       A->Y  R     CLKINVX20       2 12.1    18    11     321    (-,-) 
  g2994/Y         -       B->Y  R     CLKAND2X12      4 19.7    53    84     405    (-,-) 
  g2949/Y         -       B->Y  F     NAND2X4         1  7.1    88    67     472    (-,-) 
  g2152__7098/Y   -       A->Y  R     NAND2X4         1  4.6    42    52     524    (-,-) 
  tmpLed_reg[1]/D -       -     R     DFFHQX1         1    -     -     0     524    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin tmpLed_reg[7]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     116                  
     Required Time:=     504                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     194                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  reset           -       -     F     (arrival)      10 91.2     0     0     310    (-,-) 
  fopt2987/Y      -       A->Y  R     INVX16          2 12.1    20    12     322    (-,-) 
  g2924_dup2986/Y -       B->Y  R     CLKAND2X12      3 18.0    51    84     405    (-,-) 
  g2957/Y         -       A->Y  F     CLKINVX6        1  6.9    32    36     442    (-,-) 
  g31/Y           -       A1->Y R     OAI22X4         1  4.6   105    62     504    (-,-) 
  tmpLed_reg[7]/D -       -     R     DFFHQX1         1    -     -     0     504    (-,-) 
#-----------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin tmpLed_reg[6]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      96                  
     Required Time:=     524                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     214                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  reset           -       -     F     (arrival)      10 91.2     0     0     310    (-,-) 
  fopt3036/Y      -       A->Y  R     CLKINVX8        1  7.2    22    13     323    (-,-) 
  g2847_dup3035/Y -       B->Y  R     CLKAND2X12      3 16.6    50    83     406    (-,-) 
  g6/Y            -       B->Y  F     NAND2X4         1  7.1    88    66     472    (-,-) 
  g2140__3680/Y   -       A->Y  R     NAND2X4         1  4.6    42    52     524    (-,-) 
  tmpLed_reg[6]/D -       -     R     DFFHQX1         1    -     -     0     524    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin tmpLed_reg[11]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      96                  
     Required Time:=     524                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     214                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  reset            -       -     F     (arrival)      10 91.2     0     0     310    (-,-) 
  fopt2987/Y       -       A->Y  R     INVX16          2 12.1    20    12     322    (-,-) 
  g2924_dup2986/Y  -       B->Y  R     CLKAND2X12      3 18.0    51    84     405    (-,-) 
  g2052__2955/Y    -       B->Y  F     NAND2X4         1  7.1    89    66     472    (-,-) 
  g2164__6161/Y    -       A->Y  R     NAND2X4         1  4.6    42    52     524    (-,-) 
  tmpLed_reg[11]/D -       -     R     DFFHQX1         1    -     -     0     524    (-,-) 
#------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin tmpLed_reg[12]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      95                  
     Required Time:=     525                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     214                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  reset            -       -     F     (arrival)      10 91.2     0     0     310    (-,-) 
  g2815_dup2992/Y  -       A->Y  R     CLKINVX16       2 11.2    19    11     321    (-,-) 
  g2926_dup2993/Y  -       B->Y  R     CLKAND2X12      4 21.9    56    86     407    (-,-) 
  g2046__2945/Y    -       B->Y  F     NAND2X4         1  7.0    88    67     475    (-,-) 
  g2866/Y          -       B->Y  R     NAND2X4         1  4.6    40    49     524    (-,-) 
  tmpLed_reg[12]/D -       -     R     DFFHQX1         1    -     -     0     524    (-,-) 
#------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin tmpLed_reg[13]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      95                  
     Required Time:=     525                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     214                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  reset            -       -     F     (arrival)      10 91.2     0     0     310    (-,-) 
  g2815_dup2992/Y  -       A->Y  R     CLKINVX16       2 11.2    19    11     321    (-,-) 
  g2926_dup2993/Y  -       B->Y  R     CLKAND2X12      4 21.9    56    86     407    (-,-) 
  g2040__2944/Y    -       B->Y  F     NAND2X4         1  7.0    88    67     475    (-,-) 
  g2869/Y          -       B->Y  R     NAND2X4         1  4.6    40    49     524    (-,-) 
  tmpLed_reg[13]/D -       -     R     DFFHQX1         1    -     -     0     524    (-,-) 
#------------------------------------------------------------------------------------------



Path 10: MET (1 ps) Setup Check with Pin tmpLed_reg[8]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      95                  
     Required Time:=     525                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     214                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  reset           -       -     F     (arrival)      10 91.2     0     0     310    (-,-) 
  g2815_dup2992/Y -       A->Y  R     CLKINVX16       2 11.2    19    11     321    (-,-) 
  g2926_dup2993/Y -       B->Y  R     CLKAND2X12      4 21.9    56    86     407    (-,-) 
  g2043__2947/Y   -       B->Y  F     NAND2X4         1  7.0    88    67     475    (-,-) 
  g15/Y           -       B->Y  R     NAND2X4         1  4.6    40    49     524    (-,-) 
  tmpLed_reg[8]/D -       -     R     DFFHQX1         1    -     -     0     524    (-,-) 
#-----------------------------------------------------------------------------------------



Path 11: MET (1 ps) Setup Check with Pin tmpLed_reg[10]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      96                  
     Required Time:=     524                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     214                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  reset            -       -     F     (arrival)      10 91.2     0     0     310    (-,-) 
  fopt2987/Y       -       A->Y  R     INVX16          2 12.1    20    12     322    (-,-) 
  g2924_dup2986/Y  -       B->Y  R     CLKAND2X12      3 18.0    51    84     405    (-,-) 
  g2049__2956/Y    -       B->Y  F     NAND2X4         1  7.1    88    66     472    (-,-) 
  g2144__2802/Y    -       A->Y  R     NAND2X4         1  4.6    42    52     523    (-,-) 
  tmpLed_reg[10]/D -       -     R     DFFHQX1         1    -     -     0     524    (-,-) 
#------------------------------------------------------------------------------------------



Path 12: MET (1 ps) Setup Check with Pin tmpLed_reg[14]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     123                  
     Required Time:=     497                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     186                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  reset            -       -     F     (arrival)     10 91.2     0     0     310    (-,-) 
  g2966/Y          (a)     A->Y  R     INVX6         20 16.2    49    26     336    (-,-) 
  g2962/Y          -       C->Y  F     NAND3X6        1  6.8   165    83     419    (-,-) 
  g23/Y            -       B0->Y R     OAI31X4        1  4.6   129    76     496    (-,-) 
  tmpLed_reg[14]/D -       -     R     DFFHQX1        1    -     -     0     496    (-,-) 
#-----------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (1 ps) Setup Check with Pin tmpLed_reg[2]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     100                  
     Required Time:=     520                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     209                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  reset           -       -     F     (arrival)     10 91.2     0     0     310    (-,-) 
  g7/Y            -       B->Y  R     NOR2X8         4 23.3   142    59     369    (-,-) 
  g3053/Y         -       B->Y  F     NAND2X4        1  5.6    85    90     460    (-,-) 
  g2158__3055/Y   -       A->Y  R     NAND2X2        1  4.6    55    59     519    (-,-) 
  tmpLed_reg[2]/D -       -     R     DFFHQX1        1    -     -     0     519    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (3 ps) Setup Check with Pin tmpLed_reg[9]/CK->D
          Group: clk
     Startpoint: (R) led_out_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-      95                  
     Required Time:=     525                  
      Launch Clock:-       0                  
         Data Path:-     522                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[8]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[8]/Q  -       CK->Q R     DFFRX2         2  6.6    88   307     307    (-,-) 
  g3040/Y           -       A->Y  R     BUFX3          1  8.6    59   103     410    (-,-) 
  g12/Y             -       A->Y  F     NAND2X6        1  7.1    72    66     476    (-,-) 
  g11/Y             -       A->Y  R     NAND2X4        1  4.6    39    46     522    (-,-) 
  tmpLed_reg[9]/D   -       -     R     DFFHQX1        1    -     -     0     522    (-,-) 
#------------------------------------------------------------------------------------------



Path 15: MET (3 ps) Late External Delay Assertion at pin led_out[8]
          Group: clk
     Startpoint: (R) led_out_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=       3                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_7_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[8]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[8]/Q  -       CK->Q R     DFFRX2         2  6.6    88   307     307    (-,-) 
  led_out[8]        -       -     R     (port)         -    -     -     0     307    (-,-) 
#------------------------------------------------------------------------------------------



Path 16: MET (4 ps) Late External Delay Assertion at pin led_out[0]
          Group: clk
     Startpoint: (R) led_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=       4                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_15_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[0]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[0]/Q  -       CK->Q R     DFFRX4         3 11.4    79   306     306    (-,-) 
  led_out[0]        -       -     R     (port)         -    -     -     0     306    (-,-) 
#------------------------------------------------------------------------------------------



Path 17: MET (6 ps) Late External Delay Assertion at pin led_out[5]
          Group: clk
     Startpoint: (R) led_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_10_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[5]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[5]/Q  -       CK->Q R     DFFRHQX4       6 23.4   115   304     304    (-,-) 
  led_out[5]        -       -     R     (port)         -    -     -     0     304    (-,-) 
#------------------------------------------------------------------------------------------



Path 18: MET (6 ps) Late External Delay Assertion at pin led_out[13]
          Group: clk
     Startpoint: (R) led_out_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=       6                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_2_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  led_out_reg[13]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[13]/Q  -       CK->Q R     DFFRX4         2 10.4    75   304     304    (-,-) 
  led_out[13]        -       -     R     (port)         -    -     -     0     304    (-,-) 
#-------------------------------------------------------------------------------------------



Path 19: MET (10 ps) Setup Check with Pin tmpLed_reg[5]/CK->D
          Group: clk
     Startpoint: (R) led_out_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     105                  
     Required Time:=     515                  
      Launch Clock:-       0                  
         Data Path:-     505                  
             Slack:=      10                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[6]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[6]/Q  -       CK->Q R     DFFRHQX4       5 18.1    96   293     293    (-,-) 
  g2988/Y           -       A->Y  F     NAND3X4        1  5.6   171   121     415    (-,-) 
  g41/Y             -       A->Y  R     NAND2X2        1  4.6    70    91     505    (-,-) 
  tmpLed_reg[5]/D   -       -     R     DFFHQX1        1    -     -     0     505    (-,-) 
#------------------------------------------------------------------------------------------



Path 20: MET (11 ps) Setup Check with Pin tmpLed_reg[15]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) tmpLed_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     100                  
     Required Time:=     520                  
      Launch Clock:-       0                  
       Input Delay:-     310                  
         Data Path:-     200                  
             Slack:=      11                  

Exceptions/Constraints:
  input_delay             310             bound_flasher_gate.s_line_7 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  reset            -       -     F     (arrival)     10 91.2     0     0     310    (-,-) 
  g2815_dup2992/Y  -       A->Y  R     CLKINVX16      2 11.2    19    11     321    (-,-) 
  g2991/Y          -       B->Y  R     CLKAND2X6      3 15.9    65    83     404    (-,-) 
  g2042__2941/Y    -       B->Y  R     CLKAND2X2      1  4.6    53   105     510    (-,-) 
  tmpLed_reg[15]/D -       -     R     DFFHQX1        1    -     -     0     510    (-,-) 
#-----------------------------------------------------------------------------------------



Path 21: MET (17 ps) Late External Delay Assertion at pin led_out[6]
          Group: clk
     Startpoint: (R) led_out_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=      17                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_9_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[6]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[6]/Q  -       CK->Q R     DFFRHQX4       5 18.1    96   293     293    (-,-) 
  led_out[6]        -       -     R     (port)         -    -     -     0     293    (-,-) 
#------------------------------------------------------------------------------------------



Path 22: MET (17 ps) Late External Delay Assertion at pin led_out[10]
          Group: clk
     Startpoint: (R) led_out_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     293                  
             Slack:=      17                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_5_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  led_out_reg[10]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[10]/Q  -       CK->Q R     DFFRHQX4       4 18.0    96   293     293    (-,-) 
  led_out[10]        -       -     R     (port)         -    -     -     0     293    (-,-) 
#-------------------------------------------------------------------------------------------



Path 23: MET (19 ps) Late External Delay Assertion at pin led_out[4]
          Group: clk
     Startpoint: (R) led_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     291                  
             Slack:=      19                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_11_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[4]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[4]/Q  -       CK->Q R     DFFRHQX4       4 16.7    91   291     291    (-,-) 
  led_out[4]        -       -     R     (port)         -    -     -     0     291    (-,-) 
#------------------------------------------------------------------------------------------



Path 24: MET (20 ps) Late External Delay Assertion at pin led_out[11]
          Group: clk
     Startpoint: (R) led_out_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=      20                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_4_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  led_out_reg[11]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[11]/Q  -       CK->Q R     DFFRHQX4       4 16.5    90   290     290    (-,-) 
  led_out[11]        -       -     R     (port)         -    -     -     0     290    (-,-) 
#-------------------------------------------------------------------------------------------



Path 25: MET (21 ps) Late External Delay Assertion at pin led_out[15]
          Group: clk
     Startpoint: (R) led_out_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=      21                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  led_out_reg[15]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[15]/Q  -       CK->Q R     DFFRHQX4       4 16.0    89   289     289    (-,-) 
  led_out[15]        -       -     R     (port)         -    -     -     0     289    (-,-) 
#-------------------------------------------------------------------------------------------



Path 26: MET (22 ps) Late External Delay Assertion at pin led_out[9]
          Group: clk
     Startpoint: (R) led_out_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=      22                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_6_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[9]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[9]/Q  -       CK->Q R     DFFRHQX4       3 15.5    87   288     288    (-,-) 
  led_out[9]        -       -     R     (port)         -    -     -     0     288    (-,-) 
#------------------------------------------------------------------------------------------



Path 27: MET (22 ps) Late External Delay Assertion at pin led_out[12]
          Group: clk
     Startpoint: (R) led_out_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=      22                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_3_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  led_out_reg[12]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[12]/Q  -       CK->Q R     DFFRHQX4       3 15.5    87   288     288    (-,-) 
  led_out[12]        -       -     R     (port)         -    -     -     0     288    (-,-) 
#-------------------------------------------------------------------------------------------



Path 28: MET (24 ps) Late External Delay Assertion at pin led_out[2]
          Group: clk
     Startpoint: (R) led_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=      24                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_13_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[2]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[2]/Q  -       CK->Q R     DFFRHQX4       3 14.0    82   286     286    (-,-) 
  led_out[2]        -       -     R     (port)         -    -     -     0     286    (-,-) 
#------------------------------------------------------------------------------------------



Path 29: MET (24 ps) Late External Delay Assertion at pin led_out[3]
          Group: clk
     Startpoint: (R) led_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=      24                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_12_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[3]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[3]/Q  -       CK->Q R     DFFRHQX4       3 14.0    82   286     286    (-,-) 
  led_out[3]        -       -     R     (port)         -    -     -     0     286    (-,-) 
#------------------------------------------------------------------------------------------



Path 30: MET (24 ps) Late External Delay Assertion at pin led_out[7]
          Group: clk
     Startpoint: (R) led_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=      24                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_8_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[7]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[7]/Q  -       CK->Q R     DFFRHQX4       3 14.0    82   286     286    (-,-) 
  led_out[7]        -       -     R     (port)         -    -     -     0     286    (-,-) 
#------------------------------------------------------------------------------------------



Path 31: MET (26 ps) Late External Delay Assertion at pin led_out[14]
          Group: clk
     Startpoint: (R) led_out_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     284                  
             Slack:=      26                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_1_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  led_out_reg[14]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[14]/Q  -       CK->Q R     DFFRHQX4       3 13.0    78   284     284    (-,-) 
  led_out[14]        -       -     R     (port)         -    -     -     0     284    (-,-) 
#-------------------------------------------------------------------------------------------



Path 32: MET (31 ps) Late External Delay Assertion at pin led_out[1]
          Group: clk
     Startpoint: (R) led_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_out[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
      Output Delay:-     310                  
     Required Time:=     310                  
      Launch Clock:-       0                  
         Data Path:-     279                  
             Slack:=      31                  

Exceptions/Constraints:
  output_delay             310             bound_flasher_gate.s_line_8_14_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  led_out_reg[1]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  led_out_reg[1]/Q  -       CK->Q R     DFFRHQX4       3 10.4    69   279     279    (-,-) 
  led_out[1]        -       -     R     (port)         -    -     -     0     279    (-,-) 
#------------------------------------------------------------------------------------------



Path 33: MET (261 ps) Setup Check with Pin led_out_reg[13]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     134                  
     Required Time:=     486                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     261                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  tmpLed_reg[13]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[13]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[13]/D -       -     R     DFFRX4         1    -     -     0     225    (-,-) 
#------------------------------------------------------------------------------------------



Path 34: MET (261 ps) Setup Check with Pin led_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     134                  
     Required Time:=     486                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     261                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  tmpLed_reg[0]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[0]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[0]/D -       -     R     DFFRX4         1    -     -     0     225    (-,-) 
#-----------------------------------------------------------------------------------------



Path 35: MET (263 ps) Setup Check with Pin led_out_reg[8]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     133                  
     Required Time:=     487                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     263                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  tmpLed_reg[8]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[8]/Q  -       CK->Q R     DFFHQX1        1  4.5    80   224     224    (-,-) 
  led_out_reg[8]/D -       -     R     DFFRX2         1    -     -     0     224    (-,-) 
#-----------------------------------------------------------------------------------------



Path 36: MET (268 ps) Setup Check with Pin led_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  tmpLed_reg[1]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[1]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[1]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#-----------------------------------------------------------------------------------------



Path 37: MET (268 ps) Setup Check with Pin led_out_reg[15]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  tmpLed_reg[15]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[15]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[15]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#------------------------------------------------------------------------------------------



Path 38: MET (268 ps) Setup Check with Pin led_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  tmpLed_reg[5]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[5]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[5]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#-----------------------------------------------------------------------------------------



Path 39: MET (268 ps) Setup Check with Pin led_out_reg[11]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  tmpLed_reg[11]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[11]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[11]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#------------------------------------------------------------------------------------------



Path 40: MET (268 ps) Setup Check with Pin led_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  tmpLed_reg[2]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[2]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[2]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#-----------------------------------------------------------------------------------------



Path 41: MET (268 ps) Setup Check with Pin led_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  tmpLed_reg[4]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[4]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[4]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#-----------------------------------------------------------------------------------------



Path 42: MET (268 ps) Setup Check with Pin led_out_reg[10]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  tmpLed_reg[10]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[10]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[10]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#------------------------------------------------------------------------------------------



Path 43: MET (268 ps) Setup Check with Pin led_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  tmpLed_reg[6]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[6]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[6]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#-----------------------------------------------------------------------------------------



Path 44: MET (268 ps) Setup Check with Pin led_out_reg[12]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  tmpLed_reg[12]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[12]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[12]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#------------------------------------------------------------------------------------------



Path 45: MET (268 ps) Setup Check with Pin led_out_reg[9]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  tmpLed_reg[9]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[9]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[9]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#-----------------------------------------------------------------------------------------



Path 46: MET (268 ps) Setup Check with Pin led_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  tmpLed_reg[3]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[3]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[3]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#-----------------------------------------------------------------------------------------



Path 47: MET (268 ps) Setup Check with Pin led_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  tmpLed_reg[7]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[7]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[7]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#-----------------------------------------------------------------------------------------



Path 48: MET (268 ps) Setup Check with Pin led_out_reg[14]/CK->D
          Group: clk
     Startpoint: (R) tmpLed_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) led_out_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     620            0     
                                              
             Setup:-     127                  
     Required Time:=     493                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=     268                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  tmpLed_reg[14]/CK -       -     R     (arrival)     32    -     0     -       0    (-,-) 
  tmpLed_reg[14]/Q  -       CK->Q R     DFFHQX1        1  4.6    82   225     225    (-,-) 
  led_out_reg[14]/D -       -     R     DFFRHQX4       1    -     -     0     225    (-,-) 
#------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

