{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562495129883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562495129885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  7 14:25:29 2019 " "Processing started: Sun Jul  7 14:25:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562495129885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562495129885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562495129885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562495130168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562495130168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562495144524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562495144524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramm " "Found entity 1: ramm" {  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562495144526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562495144526 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk riscv_cpu.v(102) " "Verilog HDL Procedural Assignment error at riscv_cpu.v(102): object \"clk\" on left-hand side of assignment must have a variable data type" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 102 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1562495144526 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "clk riscv_cpu.v(102) " "Verilog HDL error at riscv_cpu.v(102): value cannot be assigned to input \"clk\"" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 102 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562495144526 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk riscv_cpu.v(103) " "Verilog HDL Procedural Assignment error at riscv_cpu.v(103): object \"clk\" on left-hand side of assignment must have a variable data type" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1562495144526 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "clk riscv_cpu.v(103) " "Verilog HDL error at riscv_cpu.v(103): value cannot be assigned to input \"clk\"" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562495144526 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562495144579 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul  7 14:25:44 2019 " "Processing ended: Sun Jul  7 14:25:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562495144579 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562495144579 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562495144579 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562495144579 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562495144701 ""}
