$date
	Mon Jun 15 18:29:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module PPA_adder_tb $end
$var wire 6 ! w [5:0] $end
$var wire 1 " ov $end
$var reg 6 # a [5:0] $end
$var reg 6 $ b [5:0] $end
$var reg 1 % c $end
$scope module adder $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 6 & sum_comp_1 [5:0] $end
$var wire 6 ' sum_comp_2 [5:0] $end
$var wire 6 ( result [5:0] $end
$var wire 1 ) p_5_4 $end
$var wire 1 * p_5_0 $end
$var wire 1 + p_4_0 $end
$var wire 1 , p_3_2 $end
$var wire 1 - p_3_0 $end
$var wire 1 . p_2_0 $end
$var wire 1 / p_1_0 $end
$var wire 1 0 p5 $end
$var wire 1 1 p4 $end
$var wire 1 2 p3 $end
$var wire 1 3 p2 $end
$var wire 1 4 p1 $end
$var wire 1 5 p0 $end
$var wire 1 6 h5 $end
$var wire 1 7 h4 $end
$var wire 1 8 h3 $end
$var wire 1 9 h2 $end
$var wire 1 : h1 $end
$var wire 1 ; h0 $end
$var wire 1 < g_5_4 $end
$var wire 1 = g_5_0 $end
$var wire 1 > g_4_0 $end
$var wire 1 ? g_3_2 $end
$var wire 1 @ g_3_0 $end
$var wire 1 A g_2_0 $end
$var wire 1 B g_1_0 $end
$var wire 1 C g5 $end
$var wire 1 D g4 $end
$var wire 1 E g3 $end
$var wire 1 F g2 $end
$var wire 1 G g1 $end
$var wire 1 H g0_new $end
$var wire 1 I g0 $end
$scope module Carry_in $end
$var wire 1 % c0 $end
$var wire 1 H g0_new $end
$var wire 1 J gate_and $end
$var wire 1 5 p0 $end
$var wire 1 I g0 $end
$upscope $end
$scope module S0 $end
$var wire 1 % c $end
$var wire 1 K s $end
$var wire 1 ; h $end
$upscope $end
$scope module S1 $end
$var wire 1 H c $end
$var wire 1 L s $end
$var wire 1 : h $end
$upscope $end
$scope module S2 $end
$var wire 1 M s $end
$var wire 1 9 h $end
$var wire 1 B c $end
$upscope $end
$scope module S3 $end
$var wire 1 N s $end
$var wire 1 8 h $end
$var wire 1 A c $end
$upscope $end
$scope module S4 $end
$var wire 1 O s $end
$var wire 1 7 h $end
$var wire 1 @ c $end
$upscope $end
$scope module S5 $end
$var wire 1 P s $end
$var wire 1 6 h $end
$var wire 1 > c $end
$upscope $end
$scope module gen0 $end
$var wire 1 I g $end
$var wire 1 ; h $end
$var wire 1 5 p $end
$var wire 1 Q x $end
$var wire 1 R y $end
$upscope $end
$scope module gen1 $end
$var wire 1 G g $end
$var wire 1 : h $end
$var wire 1 4 p $end
$var wire 1 S x $end
$var wire 1 T y $end
$upscope $end
$scope module gen2 $end
$var wire 1 F g $end
$var wire 1 9 h $end
$var wire 1 3 p $end
$var wire 1 U x $end
$var wire 1 V y $end
$upscope $end
$scope module gen3 $end
$var wire 1 E g $end
$var wire 1 8 h $end
$var wire 1 2 p $end
$var wire 1 W x $end
$var wire 1 X y $end
$upscope $end
$scope module gen4 $end
$var wire 1 D g $end
$var wire 1 7 h $end
$var wire 1 1 p $end
$var wire 1 Y x $end
$var wire 1 Z y $end
$upscope $end
$scope module gen5 $end
$var wire 1 C g $end
$var wire 1 6 h $end
$var wire 1 0 p $end
$var wire 1 [ x $end
$var wire 1 \ y $end
$upscope $end
$scope module mod_1_0 $end
$var wire 1 G g1 $end
$var wire 1 H g2 $end
$var wire 1 B g_prim $end
$var wire 1 ] gate_and $end
$var wire 1 4 p1 $end
$var wire 1 5 p2 $end
$var wire 1 / p_prim $end
$upscope $end
$scope module mod_2_0 $end
$var wire 1 F g1 $end
$var wire 1 B g2 $end
$var wire 1 A g_prim $end
$var wire 1 ^ gate_and $end
$var wire 1 3 p1 $end
$var wire 1 / p2 $end
$var wire 1 . p_prim $end
$upscope $end
$scope module mod_3_0 $end
$var wire 1 B g2 $end
$var wire 1 @ g_prim $end
$var wire 1 _ gate_and $end
$var wire 1 / p2 $end
$var wire 1 - p_prim $end
$var wire 1 , p1 $end
$var wire 1 ? g1 $end
$upscope $end
$scope module mod_3_2 $end
$var wire 1 E g1 $end
$var wire 1 F g2 $end
$var wire 1 ? g_prim $end
$var wire 1 ` gate_and $end
$var wire 1 2 p1 $end
$var wire 1 3 p2 $end
$var wire 1 , p_prim $end
$upscope $end
$scope module mod_4_0 $end
$var wire 1 D g1 $end
$var wire 1 @ g2 $end
$var wire 1 > g_prim $end
$var wire 1 a gate_and $end
$var wire 1 1 p1 $end
$var wire 1 - p2 $end
$var wire 1 + p_prim $end
$upscope $end
$scope module mod_5_0 $end
$var wire 1 @ g2 $end
$var wire 1 = g_prim $end
$var wire 1 b gate_and $end
$var wire 1 - p2 $end
$var wire 1 * p_prim $end
$var wire 1 ) p1 $end
$var wire 1 < g1 $end
$upscope $end
$scope module mod_5_4 $end
$var wire 1 C g1 $end
$var wire 1 D g2 $end
$var wire 1 < g_prim $end
$var wire 1 c gate_and $end
$var wire 1 0 p1 $end
$var wire 1 1 p2 $end
$var wire 1 ) p_prim $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#1000
1P
b100001 !
b100001 (
1K
10
16
15
1;
1\
1Q
b100000 $
b100000 '
b1 #
b1 &
#2000
0L
0P
0H
00
06
05
0;
0J
b1 !
b1 (
1K
0\
0Q
1%
b0 $
b0 '
b0 #
b0 &
#3000
1L
1H
1P
1J
b100010 !
b100010 (
0K
10
16
15
1;
1\
1Q
b100000 $
b100000 '
b1 #
b1 &
#4000
1+
1*
1.
1-
1/
1M
1,
1N
1)
1O
0H
14
1:
13
19
12
18
11
17
0J
b111111 !
b111111 (
1K
0\
1S
1U
1W
1Y
1[
0%
b0 $
b0 '
b111111 #
b111111 &
#5000
0P
1>
1"
1=
0N
1a
1b
0O
1A
1@
1^
1_
0M
1B
0L
1]
1H
1J
b0 !
b0 (
0K
1%
#6000
1L
1`
1M
1?
1N
1c
1O
1<
1P
1I
0;
1G
0:
1F
09
1E
08
1D
07
1C
06
0J
b111110 !
b111110 (
0K
1R
1T
1V
1X
1Z
1\
0%
b111111 $
b111111 '
#7000
1J
b111111 !
b111111 (
1K
1%
#8000
0>
0"
0=
0a
0b
0A
0@
0^
0_
0B
0?
0<
0]
0`
1M
0c
1O
1N
1P
0H
0I
1;
0F
19
0D
17
0G
1:
0E
18
0C
16
0J
b111111 !
b111111 (
1K
0R
0V
0Z
0S
0W
0[
0%
b101010 $
b101010 '
b10101 #
b10101 &
#9000
0P
1>
1"
1=
0N
1a
1b
0O
1A
1@
1^
1_
0M
1B
0L
1]
1H
1J
b0 !
b0 (
0K
1%
#10000
1P
0>
0"
0=
0a
0b
1O
0^
0+
0*
0@
0B
0-
0_
1L
0]
0M
0,
1N
0H
1F
09
02
08
0J
b111011 !
b111011 (
1K
1R
1V
0X
0\
0Q
1[
0%
b111 $
b111 '
b110100 #
b110100 &
#11000
1^
1M
1B
0L
1]
1H
1J
b111100 !
b111100 (
0K
1%
#12000
0P
1>
1"
1=
1a
1b
0O
1+
1*
1@
1-
1_
1,
0N
0M
12
18
1I
0;
0F
19
0J
b0 !
b0 (
0K
1X
1Z
1\
1Q
0U
0Y
0[
0%
b111111 $
b111111 '
b1 #
b1 &
#13000
b10 !
b10 (
1L
1G
0:
1S
b11 #
b11 &
#14000
1?
1`
b110 !
b110 (
1M
1F
09
1U
b111 #
b111 &
#15000
b1110 !
b1110 (
1N
1E
08
1W
b1111 #
b1111 &
#16000
1<
1c
b11110 !
b11110 (
1O
1D
07
1Y
b11111 #
b11111 &
#17000
0L
0]
0H
1K
b111101 !
b111101 (
1P
0I
1;
1C
06
0Q
1[
b111110 #
b111110 &
#18000
0^
0_
0M
0B
b111011 !
b111011 (
1L
0G
1:
0S
b111100 #
b111100 &
#19000
0N
0A
0`
b110111 !
b110111 (
1M
0F
19
0U
b111000 #
b111000 &
#20000
0a
0b
0O
0@
0?
b101111 !
b101111 (
1N
0E
18
0W
b110000 #
b110000 &
#21000
0P
0>
0c
b11111 !
b11111 (
1O
0D
17
0Y
b100000 #
b100000 &
#22000
1>
0N
1a
1b
0O
1A
1@
1^
1_
0M
1B
1"
1=
0L
1]
0<
0P
1H
1I
0;
0C
16
1J
b1 !
b1 (
1K
1Q
0[
1%
b1 #
b1 &
#23000
b11 !
b11 (
1L
1G
0:
1S
b11 #
b11 &
#24000
1?
1`
b111 !
b111 (
1M
1F
09
1U
b111 #
b111 &
#25000
b1111 !
b1111 (
1N
1E
08
1W
b1111 #
b1111 &
#26000
1<
1c
b11111 !
b11111 (
1O
1D
07
1Y
b11111 #
b11111 &
#27000
0K
b111110 !
b111110 (
1P
0I
1;
1C
06
0Q
1[
b111110 #
b111110 &
#28000
b111100 !
b111100 (
0L
0G
1:
0S
b111100 #
b111100 &
#29000
0`
b111000 !
b111000 (
0M
0F
19
0U
b111000 #
b111000 &
#30000
0?
b110000 !
b110000 (
0N
0E
18
0W
b110000 #
b110000 &
#31000
0c
b100000 !
b100000 (
0O
0D
17
0Y
b100000 #
b100000 &
#32000
