<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NavHAL: include/core/cortex-m4/rcc_reg.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">NavHAL<span id="projectnumber">&#160;0.1.0</span>
   </div>
   <div id="projectbrief">NAVRobotec&#39;s architecture-agnostic HAL for embedded systems.</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect" class="search-icon" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"><span class="search-icon-dropdown"></span></span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><div id="MSearchCloseImg" class="close-icon"></div></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('rcc__reg_8h.html','',''); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
</script>
<div id="main-nav"></div>
<div id="container"><div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rcc_reg.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="hal__types_8h_source.html">common/hal_types.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for rcc_reg.h:</div>
<div class="dyncontent">
<div class="center"><img src="rcc__reg_8h__incl.png" border="0" usemap="#ainclude_2core_2cortex-m4_2rcc__reg_8h" loading="lazy" alt=""/></div>
<map name="ainclude_2core_2cortex-m4_2rcc__reg_8h" id="ainclude_2core_2cortex-m4_2rcc__reg_8h">
<area shape="rect" title=" " alt="" coords="75,5,206,46"/>
<area shape="rect" href="hal__types_8h.html" title="Hardware Abstraction Layer (HAL) common type definitions." alt="" coords="5,94,148,120"/>
<area shape="poly" title=" " alt="" coords="127,48,98,83,94,80,123,45"/>
<area shape="rect" title=" " alt="" coords="172,94,237,120"/>
<area shape="poly" title=" " alt="" coords="158,45,187,80,183,83,154,48"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="rcc__reg_8h__dep__incl.png" border="0" usemap="#ainclude_2core_2cortex-m4_2rcc__reg_8hdep" loading="lazy" alt=""/></div>
<map name="ainclude_2core_2cortex-m4_2rcc__reg_8hdep" id="ainclude_2core_2cortex-m4_2rcc__reg_8hdep">
<area shape="rect" title=" " alt="" coords="177,5,308,46"/>
<area shape="rect" href="clock__types_8h.html" title="Clock HAL type definitions." alt="" coords="232,94,357,135"/>
<area shape="poly" title=" " alt="" coords="265,58,285,92,281,95,260,61"/>
<area shape="rect" href="clock_8c.html" title="Cortex&#45;M4 (STM32F4) Clock HAL Implementation." alt="" coords="24,271,155,312"/>
<area shape="poly" title=" " alt="" coords="226,61,103,272,98,270,222,58"/>
<area shape="rect" href="i2c_8c.html" title=" " alt="" coords="127,360,257,401"/>
<area shape="poly" title=" " alt="" coords="203,57,155,94,102,144,52,204,31,237,15,272,8,292,14,311,37,334,65,351,96,363,127,370,126,376,95,368,63,356,34,338,10,313,3,292,10,270,26,235,48,201,98,141,152,90,199,53"/>
<area shape="rect" href="gpio_8c.html" title="HAL GPIO driver implementation for STM32F4 series." alt="" coords="1214,360,1344,401"/>
<area shape="poly" title=" " alt="" coords="325,35,535,68,802,119,936,151,1057,187,1157,226,1196,247,1227,269,1246,290,1260,314,1277,359,1272,361,1255,316,1242,293,1224,273,1193,252,1155,231,1055,192,934,156,801,124,534,73,324,40"/>
<area shape="rect" href="clock_8h.html" title="Cortex&#45;M4 specific clock control HAL interface." alt="" coords="229,183,360,223"/>
<area shape="poly" title=" " alt="" coords="297,150,297,182,292,182,292,150"/>
<area shape="rect" href="types_8h.html" title="Centralized type definitions include for NavHAL." alt="" coords="787,190,925,216"/>
<area shape="poly" title=" " alt="" coords="373,125,787,188,787,194,373,130"/>
<area shape="poly" title=" " alt="" coords="235,232,137,273,135,268,233,227"/>
<area shape="poly" title=" " alt="" coords="254,235,235,253,220,273,209,295,202,318,196,360,191,359,197,317,204,293,215,270,231,249,250,231"/>
<area shape="rect" href="pwm_8c.html" title="PWM driver implementation for STM32F4 series (Cortex&#45;M4)." alt="" coords="539,271,669,312"/>
<area shape="poly" title=" " alt="" coords="376,224,540,270,538,275,375,229"/>
<area shape="rect" href="timer_8c.html" title="Timer, SysTick and timer&#45;peripheral helpers for STM32F4 (Cortex&#45;M4)." alt="" coords="230,271,360,312"/>
<area shape="poly" title=" " alt="" coords="297,239,297,271,292,271,292,239"/>
<area shape="rect" href="uart_8c.html" title="UART initialization and I/O functions for STM32F4 UART1, UART2, and UART6." alt="" coords="384,271,515,312"/>
<area shape="poly" title=" " alt="" coords="344,229,416,269,413,273,342,233"/>
<area shape="rect" href="_unity_helper_8h.html" title=" " alt="" coords="848,271,1059,312"/>
<area shape="poly" title=" " alt="" coords="883,224,933,269,930,273,879,228"/>
<area shape="rect" href="gpio__reg_8h.html" title="Cortex&#45;M4 GPIO register definitions and access macros." alt="" coords="1082,271,1214,312"/>
<area shape="poly" title=" " alt="" coords="912,218,1083,268,1081,273,911,223"/>
<area shape="rect" href="i2c__reg_8h.html" title="Cortex&#45;M4 IÂ²C peripheral register definitions and bit masks." alt="" coords="693,271,824,312"/>
<area shape="poly" title=" " alt="" coords="833,228,783,273,779,269,829,224"/>
<area shape="rect" href="_unity_helper_8c.html" title=" " alt="" coords="838,360,1048,401"/>
<area shape="poly" title=" " alt="" coords="952,328,948,360,943,359,947,327"/>
<area shape="poly" title=" " alt="" coords="1192,319,1251,357,1248,362,1189,323"/>
<area shape="rect" href="test__gpio_8c.html" title=" " alt="" coords="1072,368,1190,393"/>
<area shape="poly" title=" " alt="" coords="1144,328,1136,368,1131,367,1139,327"/>
<area shape="poly" title=" " alt="" coords="678,315,443,352,258,375,257,370,443,347,678,310"/>
</map>
</div>
</div>
<p><a href="rcc__reg_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-nested-classes" class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:RCC_5FTypedef" id="r_RCC_5FTypedef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___typedef.html">RCC_Typedef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC register map structure.  <a href="struct_r_c_c___typedef.html#details">More...</a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa918567a93fe95a5e24ba45dcbb89afa" id="r_aa918567a93fe95a5e24ba45dcbb89afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa918567a93fe95a5e24ba45dcbb89afa">RCC_BASE_ADDR</a>&#160;&#160;&#160;0x40023800</td></tr>
<tr class="memdesc:aa918567a93fe95a5e24ba45dcbb89afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC base address.  <br /></td></tr>
<tr class="memitem:a74944438a086975793d26ae48d5882d4" id="r_a74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___typedef.html">RCC_Typedef</a> *)<a class="el" href="#aa918567a93fe95a5e24ba45dcbb89afa">RCC_BASE_ADDR</a>)</td></tr>
<tr class="memdesc:a74944438a086975793d26ae48d5882d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to RCC peripheral registers.  <br /></td></tr>
<tr class="memitem:a1a26c97ee57c9d02d1ed5126fa5650bc" id="r_a1a26c97ee57c9d02d1ed5126fa5650bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a26c97ee57c9d02d1ed5126fa5650bc">RCC_ON</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:a1a26c97ee57c9d02d1ed5126fa5650bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable flag.  <br /></td></tr>
<tr class="memitem:aeefacf8f109cf6b8a5836c52c863c663" id="r_aeefacf8f109cf6b8a5836c52c863c663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeefacf8f109cf6b8a5836c52c863c663">RCC_OFF</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:aeefacf8f109cf6b8a5836c52c863c663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable flag.  <br /></td></tr>
<tr class="memitem:a8ea16f4ec52cd4facc9298f13b93ecb3" id="r_a8ea16f4ec52cd4facc9298f13b93ecb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ea16f4ec52cd4facc9298f13b93ecb3">RCC_CR_HSE_ON_BIT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memitem:adf4d93865fe92e5c898894eaac4d877e" id="r_adf4d93865fe92e5c898894eaac4d877e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf4d93865fe92e5c898894eaac4d877e">RCC_CR_HSE_READY_BIT</a>&#160;&#160;&#160;17</td></tr>
<tr class="memitem:a16a5aecf5b75ad7fa25fc70bcfec8033" id="r_a16a5aecf5b75ad7fa25fc70bcfec8033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16a5aecf5b75ad7fa25fc70bcfec8033">RCC_CR_HSI_ON_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ac9a51737f0602336f92aaba23a6c50d9" id="r_ac9a51737f0602336f92aaba23a6c50d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9a51737f0602336f92aaba23a6c50d9">RCC_CR_HSI_READY_BIT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:afabd8648ccb5ffc8635a5c0c2fa1e79d" id="r_afabd8648ccb5ffc8635a5c0c2fa1e79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afabd8648ccb5ffc8635a5c0c2fa1e79d">RCC_CR_PLL_ON_BIT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memitem:ae7323fb614360e394836159af75fa186" id="r_ae7323fb614360e394836159af75fa186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7323fb614360e394836159af75fa186">RCC_CR_PLL_READY_BIT</a>&#160;&#160;&#160;25</td></tr>
<tr class="memitem:adb8228c9020595b4cf9995137b8c9a7d" id="r_adb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#a8ea16f4ec52cd4facc9298f13b93ecb3">RCC_CR_HSE_ON_BIT</a>)</td></tr>
<tr class="memitem:a86a34e00182c83409d89ff566cb02cc4" id="r_a86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#adf4d93865fe92e5c898894eaac4d877e">RCC_CR_HSE_READY_BIT</a>)</td></tr>
<tr class="memitem:af4fcacf94a97f7d49a70e089b39cf474" id="r_af4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#a16a5aecf5b75ad7fa25fc70bcfec8033">RCC_CR_HSI_ON_BIT</a>)</td></tr>
<tr class="memitem:a9dbac3f2bc04f04ebafe1e66ae3fcf0d" id="r_a9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#ac9a51737f0602336f92aaba23a6c50d9">RCC_CR_HSI_READY_BIT</a>)</td></tr>
<tr class="memitem:ad0e73d5b0a4883e074d40029b49ee47e" id="r_ad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#afabd8648ccb5ffc8635a5c0c2fa1e79d">RCC_CR_PLL_ON_BIT</a>)</td></tr>
<tr class="memitem:afa12d7ac6a7f0f91d066aeb2c6071888" id="r_afa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#ae7323fb614360e394836159af75fa186">RCC_CR_PLL_READY_BIT</a>)</td></tr>
<tr class="memitem:a2d369ff60a8373f1419c1f1821336dc6" id="r_a2d369ff60a8373f1419c1f1821336dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d369ff60a8373f1419c1f1821336dc6">RCC_PLLCFGR_SRC_BIT</a>&#160;&#160;&#160;22</td></tr>
<tr class="memitem:a9de55c5934db725ac111f5da7cf51127" id="r_a9de55c5934db725ac111f5da7cf51127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9de55c5934db725ac111f5da7cf51127">RCC_PLLCFGR_PLLM_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:a54c5b68aa65e2586877090bdb45a79ab" id="r_a54c5b68aa65e2586877090bdb45a79ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54c5b68aa65e2586877090bdb45a79ab">RCC_PLLCFGR_PLLN_BIT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memitem:a4afe0a18460ce183f3d775d5b67b808b" id="r_a4afe0a18460ce183f3d775d5b67b808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4afe0a18460ce183f3d775d5b67b808b">RCC_PLLCFGR_PLLP_BIT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memitem:a1061770c6f680b08b445774a9741acbb" id="r_a1061770c6f680b08b445774a9741acbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1061770c6f680b08b445774a9741acbb">RCC_PLLCFGR_PLLQ_BIT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memitem:acc69f3cfdb7b2243b276988c9402e117" id="r_acc69f3cfdb7b2243b276988c9402e117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc69f3cfdb7b2243b276988c9402e117">RCC_PLLCFGR_SRC</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#a2d369ff60a8373f1419c1f1821336dc6">RCC_PLLCFGR_SRC_BIT</a>)</td></tr>
<tr class="memitem:adcb77e8c1a7ee0821208f581819c8a73" id="r_adcb77e8c1a7ee0821208f581819c8a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adcb77e8c1a7ee0821208f581819c8a73">RCC_PLLCFGR_PLLM</a>(m)</td></tr>
<tr class="memitem:a420b14def2992599aceb5d9c75db171b" id="r_a420b14def2992599aceb5d9c75db171b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a420b14def2992599aceb5d9c75db171b">RCC_PLLCFGR_PLLN</a>(<a class="el" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a>)</td></tr>
<tr class="memitem:ac976691e230082474046372ff1e6461b" id="r_ac976691e230082474046372ff1e6461b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac976691e230082474046372ff1e6461b">RCC_PLLCFGR_PLLP</a>(p)</td></tr>
<tr class="memitem:af3b19858e5f78a6c58114fae71bcfa30" id="r_af3b19858e5f78a6c58114fae71bcfa30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3b19858e5f78a6c58114fae71bcfa30">RCC_PLLCFGR_PLLQ</a>(q)</td></tr>
<tr class="memitem:a4c292f9dbb00877a04481fc6838d0356" id="r_a4c292f9dbb00877a04481fc6838d0356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c292f9dbb00877a04481fc6838d0356">RCC_CFGR_HPRE_BIT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memitem:a8db4c40c95df72a7303256eab04dbe11" id="r_a8db4c40c95df72a7303256eab04dbe11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8db4c40c95df72a7303256eab04dbe11">RCC_CFGR_PPRE1_BIT</a>&#160;&#160;&#160;10</td></tr>
<tr class="memitem:a9dec67e76675eb509510cc920261991c" id="r_a9dec67e76675eb509510cc920261991c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9dec67e76675eb509510cc920261991c">RCC_CFGR_PPRE2_BIT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memitem:a0db399aa7cfbe2c1202953de9bd3e90f" id="r_a0db399aa7cfbe2c1202953de9bd3e90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0db399aa7cfbe2c1202953de9bd3e90f">RCC_CFGR_SW_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:aabb2d6d1cbfe98214bb2c767203f1352" id="r_aabb2d6d1cbfe98214bb2c767203f1352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabb2d6d1cbfe98214bb2c767203f1352">RCC_CFGR_SWS_BIT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:a437d3c7d4232b6563cda9b2789d2b7e5" id="r_a437d3c7d4232b6563cda9b2789d2b7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a437d3c7d4232b6563cda9b2789d2b7e5">RCC_CFGR_HPRE_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; <a class="el" href="#a4c292f9dbb00877a04481fc6838d0356">RCC_CFGR_HPRE_BIT</a>)</td></tr>
<tr class="memitem:a1220a63e00de9ff4a2a45474ead3662d" id="r_a1220a63e00de9ff4a2a45474ead3662d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1220a63e00de9ff4a2a45474ead3662d">RCC_CFGR_PPRE1_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; <a class="el" href="#a8db4c40c95df72a7303256eab04dbe11">RCC_CFGR_PPRE1_BIT</a>)</td></tr>
<tr class="memitem:a41aef118b0611444caa87df8ea302dc2" id="r_a41aef118b0611444caa87df8ea302dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41aef118b0611444caa87df8ea302dc2">RCC_CFGR_PPRE2_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; <a class="el" href="#a9dec67e76675eb509510cc920261991c">RCC_CFGR_PPRE2_BIT</a>)</td></tr>
<tr class="memitem:ad7586b7cd60d1f0fde9ce6f44e0102e3" id="r_ad7586b7cd60d1f0fde9ce6f44e0102e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7586b7cd60d1f0fde9ce6f44e0102e3">RCC_CFGR_HPRE_DIV</a>(<a class="el" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a>)</td></tr>
<tr class="memitem:a2a5771124ffecceed3d7eb175c596f3f" id="r_a2a5771124ffecceed3d7eb175c596f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a5771124ffecceed3d7eb175c596f3f">RCC_CFGR_PPRE1_DIV</a>(<a class="el" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a>)</td></tr>
<tr class="memitem:a799e515a2b5f88930fa4bdeec66d5a70" id="r_a799e515a2b5f88930fa4bdeec66d5a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a799e515a2b5f88930fa4bdeec66d5a70">RCC_CFGR_PPRE2_DIV</a>(<a class="el" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a>)</td></tr>
<tr class="memitem:a2b7d7f29b09a49c31404fc0d44645c84" id="r_a2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:a0e340725f46e9462d9b02a079b9fa8ae" id="r_a0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:a99d9c91eaad122460d324a71cc939d1b" id="r_a99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;0x4</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-enum-members" class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a8edf33ff6da8e0124051996d4e6cdc0c" id="r_a8edf33ff6da8e0124051996d4e6cdc0c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0c">rcc_cfgr_hpre_div_t</a> { <br />
&#160;&#160;<a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0ca5865754aecd7b15a6161a19db03ef5ca">RCC_CFGR_HPRE_DIV1</a> = 0x0
, <a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0ca7279fd96419ebf33770a642ff74317ba">RCC_CFGR_HPRE_DIV2</a> = 0x8
, <a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0cad8d4d634d7f29fc05da67d4e0bb72ca8">RCC_CFGR_HPRE_DIV4</a> = 0x9
, <a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0ca415c5f131ef8dae83a4e839e271db143">RCC_CFGR_HPRE_DIV8</a> = 0xA
, <br />
&#160;&#160;<a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0ca259a07df5948962ce736a2413be44b3d">RCC_CFGR_HPRE_DIV16</a> = 0xB
, <a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0ca429f65118a90bf53048a181ed7e50e82">RCC_CFGR_HPRE_DIV64</a> = 0xC
, <a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0cab26b8efb0baa3741ba4de8e8bf1f53c5">RCC_CFGR_HPRE_DIV128</a> = 0xD
, <a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0cae7e5840fa52d566854aa411409fa02bd">RCC_CFGR_HPRE_DIV256</a> = 0xE
, <br />
&#160;&#160;<a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0cafc3e2be45bff6af88e516561e9437765">RCC_CFGR_HPRE_DIV512</a> = 0xF
<br />
 }</td></tr>
<tr class="memdesc:a8edf33ff6da8e0124051996d4e6cdc0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler division factors.  <a href="#a8edf33ff6da8e0124051996d4e6cdc0c">More...</a><br /></td></tr>
<tr class="memitem:a4238d5a42fca232bf932d3df6c42d045" id="r_a4238d5a42fca232bf932d3df6c42d045"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4238d5a42fca232bf932d3df6c42d045">rcc_cfgr_ppre_div_t</a> { <br />
&#160;&#160;<a class="el" href="#a4238d5a42fca232bf932d3df6c42d045a8326e9458536a8e5ff36954b032512fd">RCC_CFGR_PPRE_DIV1</a> = 0x0
, <a class="el" href="#a4238d5a42fca232bf932d3df6c42d045ab19332965d66f318cc32b9cbc5dca387">RCC_CFGR_PPRE_DIV2</a> = 0x4
, <a class="el" href="#a4238d5a42fca232bf932d3df6c42d045aba4597d52985b5bbc0f5f078af19217d">RCC_CFGR_PPRE_DIV4</a> = 0x5
, <a class="el" href="#a4238d5a42fca232bf932d3df6c42d045ab787dd0527f859f6eda5f0b786514d6f">RCC_CFGR_PPRE_DIV8</a> = 0x6
, <br />
&#160;&#160;<a class="el" href="#a4238d5a42fca232bf932d3df6c42d045ab265f2234bac34ba7ca44cd414245e5b">RCC_CFGR_PPRE_DIV16</a> = 0x7
<br />
 }</td></tr>
<tr class="memdesc:a4238d5a42fca232bf932d3df6c42d045"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB prescaler division factors.  <a href="#a4238d5a42fca232bf932d3df6c42d045">More...</a><br /></td></tr>
</table>
<a name="doc-define-members" id="doc-define-members"></a><h2 id="header-doc-define-members" class="groupheader">Macro Definition Documentation</h2>
<a id="a74944438a086975793d26ae48d5882d4" name="a74944438a086975793d26ae48d5882d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74944438a086975793d26ae48d5882d4">&#9670;&#160;</a></span>RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___typedef.html">RCC_Typedef</a> *)<a class="el" href="#aa918567a93fe95a5e24ba45dcbb89afa">RCC_BASE_ADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to RCC peripheral registers. </p>

</div>
</div>
<a id="aa918567a93fe95a5e24ba45dcbb89afa" name="aa918567a93fe95a5e24ba45dcbb89afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa918567a93fe95a5e24ba45dcbb89afa">&#9670;&#160;</a></span>RCC_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BASE_ADDR&#160;&#160;&#160;0x40023800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC base address. </p>

</div>
</div>
<a id="a4c292f9dbb00877a04481fc6838d0356" name="a4c292f9dbb00877a04481fc6838d0356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c292f9dbb00877a04481fc6838d0356">&#9670;&#160;</a></span>RCC_CFGR_HPRE_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_BIT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB prescaler bits </p>

</div>
</div>
<a id="ad7586b7cd60d1f0fde9ce6f44e0102e3" name="ad7586b7cd60d1f0fde9ce6f44e0102e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7586b7cd60d1f0fde9ce6f44e0102e3">&#9670;&#160;</a></span>RCC_CFGR_HPRE_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code hl_variable" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a> &lt;&lt; <a class="code hl_define" href="#a4c292f9dbb00877a04481fc6838d0356">RCC_CFGR_HPRE_BIT</a>)</div>
<div class="ttc" id="arcc__reg_8h_html_a4c292f9dbb00877a04481fc6838d0356"><div class="ttname"><a href="#a4c292f9dbb00877a04481fc6838d0356">RCC_CFGR_HPRE_BIT</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_BIT</div><div class="ttdef"><b>Definition</b> rcc_reg.h:104</div></div>
<div class="ttc" id="atest__unity__parameterized_8c_html_a7f72c6c4ce2ae87fa6fe5f6f22cd9d67"><div class="ttname"><a href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a></div><div class="ttdeci">float n</div><div class="ttdef"><b>Definition</b> test_unity_parameterized.c:278</div></div>
</div><!-- fragment --><p>Set AHB prescaler </p>

</div>
</div>
<a id="a2b7d7f29b09a49c31404fc0d44645c84" name="a2b7d7f29b09a49c31404fc0d44645c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7d7f29b09a49c31404fc0d44645c84">&#9670;&#160;</a></span>RCC_CFGR_HPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIV1&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB clock not divided </p>

</div>
</div>
<a id="a437d3c7d4232b6563cda9b2789d2b7e5" name="a437d3c7d4232b6563cda9b2789d2b7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a437d3c7d4232b6563cda9b2789d2b7e5">&#9670;&#160;</a></span>RCC_CFGR_HPRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_MASK&#160;&#160;&#160;(0xF &lt;&lt; <a class="el" href="#a4c292f9dbb00877a04481fc6838d0356">RCC_CFGR_HPRE_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for AHB prescaler </p>

</div>
</div>
<a id="a8db4c40c95df72a7303256eab04dbe11" name="a8db4c40c95df72a7303256eab04dbe11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db4c40c95df72a7303256eab04dbe11">&#9670;&#160;</a></span>RCC_CFGR_PPRE1_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_BIT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APB1 prescaler bits </p>

</div>
</div>
<a id="a2a5771124ffecceed3d7eb175c596f3f" name="a2a5771124ffecceed3d7eb175c596f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5771124ffecceed3d7eb175c596f3f">&#9670;&#160;</a></span>RCC_CFGR_PPRE1_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code hl_variable" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a> &lt;&lt; <a class="code hl_define" href="#a8db4c40c95df72a7303256eab04dbe11">RCC_CFGR_PPRE1_BIT</a>)</div>
<div class="ttc" id="arcc__reg_8h_html_a8db4c40c95df72a7303256eab04dbe11"><div class="ttname"><a href="#a8db4c40c95df72a7303256eab04dbe11">RCC_CFGR_PPRE1_BIT</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_BIT</div><div class="ttdef"><b>Definition</b> rcc_reg.h:105</div></div>
</div><!-- fragment --><p>Set APB1 prescaler </p>

</div>
</div>
<a id="a0e340725f46e9462d9b02a079b9fa8ae" name="a0e340725f46e9462d9b02a079b9fa8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e340725f46e9462d9b02a079b9fa8ae">&#9670;&#160;</a></span>RCC_CFGR_PPRE1_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIV4&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APB1 clock = HCLK / 4 </p>

</div>
</div>
<a id="a1220a63e00de9ff4a2a45474ead3662d" name="a1220a63e00de9ff4a2a45474ead3662d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1220a63e00de9ff4a2a45474ead3662d">&#9670;&#160;</a></span>RCC_CFGR_PPRE1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_MASK&#160;&#160;&#160;(0x7 &lt;&lt; <a class="el" href="#a8db4c40c95df72a7303256eab04dbe11">RCC_CFGR_PPRE1_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for APB1 prescaler </p>

</div>
</div>
<a id="a9dec67e76675eb509510cc920261991c" name="a9dec67e76675eb509510cc920261991c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dec67e76675eb509510cc920261991c">&#9670;&#160;</a></span>RCC_CFGR_PPRE2_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_BIT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APB2 prescaler bits </p>

</div>
</div>
<a id="a799e515a2b5f88930fa4bdeec66d5a70" name="a799e515a2b5f88930fa4bdeec66d5a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a799e515a2b5f88930fa4bdeec66d5a70">&#9670;&#160;</a></span>RCC_CFGR_PPRE2_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code hl_variable" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a> &lt;&lt; <a class="code hl_define" href="#a9dec67e76675eb509510cc920261991c">RCC_CFGR_PPRE2_BIT</a>)</div>
<div class="ttc" id="arcc__reg_8h_html_a9dec67e76675eb509510cc920261991c"><div class="ttname"><a href="#a9dec67e76675eb509510cc920261991c">RCC_CFGR_PPRE2_BIT</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_BIT</div><div class="ttdef"><b>Definition</b> rcc_reg.h:106</div></div>
</div><!-- fragment --><p>Set APB2 prescaler </p>

</div>
</div>
<a id="a99d9c91eaad122460d324a71cc939d1b" name="a99d9c91eaad122460d324a71cc939d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d9c91eaad122460d324a71cc939d1b">&#9670;&#160;</a></span>RCC_CFGR_PPRE2_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIV2&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APB2 clock = HCLK / 2 </p>

</div>
</div>
<a id="a41aef118b0611444caa87df8ea302dc2" name="a41aef118b0611444caa87df8ea302dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41aef118b0611444caa87df8ea302dc2">&#9670;&#160;</a></span>RCC_CFGR_PPRE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_MASK&#160;&#160;&#160;(0x7 &lt;&lt; <a class="el" href="#a9dec67e76675eb509510cc920261991c">RCC_CFGR_PPRE2_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for APB2 prescaler </p>

</div>
</div>
<a id="a0db399aa7cfbe2c1202953de9bd3e90f" name="a0db399aa7cfbe2c1202953de9bd3e90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db399aa7cfbe2c1202953de9bd3e90f">&#9670;&#160;</a></span>RCC_CFGR_SW_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SW_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock switch bits </p>

</div>
</div>
<a id="aabb2d6d1cbfe98214bb2c767203f1352" name="aabb2d6d1cbfe98214bb2c767203f1352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb2d6d1cbfe98214bb2c767203f1352">&#9670;&#160;</a></span>RCC_CFGR_SWS_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_SWS_BIT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System clock switch status bits </p>

</div>
</div>
<a id="a8ea16f4ec52cd4facc9298f13b93ecb3" name="a8ea16f4ec52cd4facc9298f13b93ecb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea16f4ec52cd4facc9298f13b93ecb3">&#9670;&#160;</a></span>RCC_CR_HSE_ON_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSE_ON_BIT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock enable bit </p>

</div>
</div>
<a id="adf4d93865fe92e5c898894eaac4d877e" name="adf4d93865fe92e5c898894eaac4d877e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4d93865fe92e5c898894eaac4d877e">&#9670;&#160;</a></span>RCC_CR_HSE_READY_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSE_READY_BIT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock ready flag </p>

</div>
</div>
<a id="adb8228c9020595b4cf9995137b8c9a7d" name="adb8228c9020595b4cf9995137b8c9a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8228c9020595b4cf9995137b8c9a7d">&#9670;&#160;</a></span>RCC_CR_HSEON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSEON&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#a8ea16f4ec52cd4facc9298f13b93ecb3">RCC_CR_HSE_ON_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable external HSE clock </p>

</div>
</div>
<a id="a86a34e00182c83409d89ff566cb02cc4" name="a86a34e00182c83409d89ff566cb02cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86a34e00182c83409d89ff566cb02cc4">&#9670;&#160;</a></span>RCC_CR_HSERDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSERDY&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#adf4d93865fe92e5c898894eaac4d877e">RCC_CR_HSE_READY_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External HSE clock ready flag </p>

</div>
</div>
<a id="a16a5aecf5b75ad7fa25fc70bcfec8033" name="a16a5aecf5b75ad7fa25fc70bcfec8033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16a5aecf5b75ad7fa25fc70bcfec8033">&#9670;&#160;</a></span>RCC_CR_HSI_ON_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSI_ON_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock enable bit </p>

</div>
</div>
<a id="ac9a51737f0602336f92aaba23a6c50d9" name="ac9a51737f0602336f92aaba23a6c50d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a51737f0602336f92aaba23a6c50d9">&#9670;&#160;</a></span>RCC_CR_HSI_READY_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSI_READY_BIT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock ready flag </p>

</div>
</div>
<a id="af4fcacf94a97f7d49a70e089b39cf474" name="af4fcacf94a97f7d49a70e089b39cf474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fcacf94a97f7d49a70e089b39cf474">&#9670;&#160;</a></span>RCC_CR_HSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSION&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#a16a5aecf5b75ad7fa25fc70bcfec8033">RCC_CR_HSI_ON_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable internal HSI clock </p>

</div>
</div>
<a id="a9dbac3f2bc04f04ebafe1e66ae3fcf0d" name="a9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbac3f2bc04f04ebafe1e66ae3fcf0d">&#9670;&#160;</a></span>RCC_CR_HSIRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_HSIRDY&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#ac9a51737f0602336f92aaba23a6c50d9">RCC_CR_HSI_READY_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Internal HSI clock ready flag </p>

</div>
</div>
<a id="afabd8648ccb5ffc8635a5c0c2fa1e79d" name="afabd8648ccb5ffc8635a5c0c2fa1e79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afabd8648ccb5ffc8635a5c0c2fa1e79d">&#9670;&#160;</a></span>RCC_CR_PLL_ON_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL_ON_BIT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL enable bit </p>

</div>
</div>
<a id="ae7323fb614360e394836159af75fa186" name="ae7323fb614360e394836159af75fa186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7323fb614360e394836159af75fa186">&#9670;&#160;</a></span>RCC_CR_PLL_READY_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLL_READY_BIT&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL ready flag </p>

</div>
</div>
<a id="ad0e73d5b0a4883e074d40029b49ee47e" name="ad0e73d5b0a4883e074d40029b49ee47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e73d5b0a4883e074d40029b49ee47e">&#9670;&#160;</a></span>RCC_CR_PLLON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLON&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#afabd8648ccb5ffc8635a5c0c2fa1e79d">RCC_CR_PLL_ON_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable PLL </p>

</div>
</div>
<a id="afa12d7ac6a7f0f91d066aeb2c6071888" name="afa12d7ac6a7f0f91d066aeb2c6071888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa12d7ac6a7f0f91d066aeb2c6071888">&#9670;&#160;</a></span>RCC_CR_PLLRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR_PLLRDY&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#ae7323fb614360e394836159af75fa186">RCC_CR_PLL_READY_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL ready flag </p>

</div>
</div>
<a id="aeefacf8f109cf6b8a5836c52c863c663" name="aeefacf8f109cf6b8a5836c52c863c663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeefacf8f109cf6b8a5836c52c863c663">&#9670;&#160;</a></span>RCC_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_OFF&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable flag. </p>

</div>
</div>
<a id="a1a26c97ee57c9d02d1ed5126fa5650bc" name="a1a26c97ee57c9d02d1ed5126fa5650bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a26c97ee57c9d02d1ed5126fa5650bc">&#9670;&#160;</a></span>RCC_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_ON&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable flag. </p>

</div>
</div>
<a id="adcb77e8c1a7ee0821208f581819c8a73" name="adcb77e8c1a7ee0821208f581819c8a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcb77e8c1a7ee0821208f581819c8a73">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLM</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>m</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((m) &amp; 0x3F) &lt;&lt; <a class="code hl_define" href="#a9de55c5934db725ac111f5da7cf51127">RCC_PLLCFGR_PLLM_BIT</a>)</div>
<div class="ttc" id="arcc__reg_8h_html_a9de55c5934db725ac111f5da7cf51127"><div class="ttname"><a href="#a9de55c5934db725ac111f5da7cf51127">RCC_PLLCFGR_PLLM_BIT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM_BIT</div><div class="ttdef"><b>Definition</b> rcc_reg.h:91</div></div>
</div><!-- fragment --><p>Set PLLM </p>

</div>
</div>
<a id="a9de55c5934db725ac111f5da7cf51127" name="a9de55c5934db725ac111f5da7cf51127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de55c5934db725ac111f5da7cf51127">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLM_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLM_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLM bits </p>

</div>
</div>
<a id="a420b14def2992599aceb5d9c75db171b" name="a420b14def2992599aceb5d9c75db171b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420b14def2992599aceb5d9c75db171b">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLN</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((<a class="code hl_variable" href="test__unity__parameterized_8c.html#a7f72c6c4ce2ae87fa6fe5f6f22cd9d67">n</a>) &amp; 0x1FF) &lt;&lt; <a class="code hl_define" href="#a54c5b68aa65e2586877090bdb45a79ab">RCC_PLLCFGR_PLLN_BIT</a>)</div>
<div class="ttc" id="arcc__reg_8h_html_a54c5b68aa65e2586877090bdb45a79ab"><div class="ttname"><a href="#a54c5b68aa65e2586877090bdb45a79ab">RCC_PLLCFGR_PLLN_BIT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_BIT</div><div class="ttdef"><b>Definition</b> rcc_reg.h:92</div></div>
</div><!-- fragment --><p>Set PLLN </p>

</div>
</div>
<a id="a54c5b68aa65e2586877090bdb45a79ab" name="a54c5b68aa65e2586877090bdb45a79ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54c5b68aa65e2586877090bdb45a79ab">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLN_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLN_BIT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLN bits </p>

</div>
</div>
<a id="ac976691e230082474046372ff1e6461b" name="ac976691e230082474046372ff1e6461b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac976691e230082474046372ff1e6461b">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLP</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>p</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((((p) &gt;&gt; 1) - 1) &lt;&lt; <a class="code hl_define" href="#a4afe0a18460ce183f3d775d5b67b808b">RCC_PLLCFGR_PLLP_BIT</a>)</div>
<div class="ttc" id="arcc__reg_8h_html_a4afe0a18460ce183f3d775d5b67b808b"><div class="ttname"><a href="#a4afe0a18460ce183f3d775d5b67b808b">RCC_PLLCFGR_PLLP_BIT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP_BIT</div><div class="ttdef"><b>Definition</b> rcc_reg.h:93</div></div>
</div><!-- fragment --><p>Set PLLP </p>

</div>
</div>
<a id="a4afe0a18460ce183f3d775d5b67b808b" name="a4afe0a18460ce183f3d775d5b67b808b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4afe0a18460ce183f3d775d5b67b808b">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLP_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLP_BIT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLP bits </p>

</div>
</div>
<a id="af3b19858e5f78a6c58114fae71bcfa30" name="af3b19858e5f78a6c58114fae71bcfa30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b19858e5f78a6c58114fae71bcfa30">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLQ</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>q</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((q) &amp; 0x0F) &lt;&lt; <a class="code hl_define" href="#a1061770c6f680b08b445774a9741acbb">RCC_PLLCFGR_PLLQ_BIT</a>)</div>
<div class="ttc" id="arcc__reg_8h_html_a1061770c6f680b08b445774a9741acbb"><div class="ttname"><a href="#a1061770c6f680b08b445774a9741acbb">RCC_PLLCFGR_PLLQ_BIT</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ_BIT</div><div class="ttdef"><b>Definition</b> rcc_reg.h:94</div></div>
</div><!-- fragment --><p>Set PLLQ </p>

</div>
</div>
<a id="a1061770c6f680b08b445774a9741acbb" name="a1061770c6f680b08b445774a9741acbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1061770c6f680b08b445774a9741acbb">&#9670;&#160;</a></span>RCC_PLLCFGR_PLLQ_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_PLLQ_BIT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLQ bits </p>

</div>
</div>
<a id="acc69f3cfdb7b2243b276988c9402e117" name="acc69f3cfdb7b2243b276988c9402e117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc69f3cfdb7b2243b276988c9402e117">&#9670;&#160;</a></span>RCC_PLLCFGR_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_SRC&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="#a2d369ff60a8373f1419c1f1821336dc6">RCC_PLLCFGR_SRC_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0: HSI, 1: HSE </p>

</div>
</div>
<a id="a2d369ff60a8373f1419c1f1821336dc6" name="a2d369ff60a8373f1419c1f1821336dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d369ff60a8373f1419c1f1821336dc6">&#9670;&#160;</a></span>RCC_PLLCFGR_SRC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR_SRC_BIT&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL source selection bit </p>

</div>
</div>
<a name="doc-enum-members" id="doc-enum-members"></a><h2 id="header-doc-enum-members" class="groupheader">Enumeration Type Documentation</h2>
<a id="a8edf33ff6da8e0124051996d4e6cdc0c" name="a8edf33ff6da8e0124051996d4e6cdc0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8edf33ff6da8e0124051996d4e6cdc0c">&#9670;&#160;</a></span>rcc_cfgr_hpre_div_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#a8edf33ff6da8e0124051996d4e6cdc0c">rcc_cfgr_hpre_div_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB prescaler division factors. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a8edf33ff6da8e0124051996d4e6cdc0ca5865754aecd7b15a6161a19db03ef5ca" name="a8edf33ff6da8e0124051996d4e6cdc0ca5865754aecd7b15a6161a19db03ef5ca"></a>RCC_CFGR_HPRE_DIV1&#160;</td><td class="fielddoc"><p>SYSCLK not divided </p>
</td></tr>
<tr><td class="fieldname"><a id="a8edf33ff6da8e0124051996d4e6cdc0ca7279fd96419ebf33770a642ff74317ba" name="a8edf33ff6da8e0124051996d4e6cdc0ca7279fd96419ebf33770a642ff74317ba"></a>RCC_CFGR_HPRE_DIV2&#160;</td><td class="fielddoc"><p>SYSCLK divided by 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a8edf33ff6da8e0124051996d4e6cdc0cad8d4d634d7f29fc05da67d4e0bb72ca8" name="a8edf33ff6da8e0124051996d4e6cdc0cad8d4d634d7f29fc05da67d4e0bb72ca8"></a>RCC_CFGR_HPRE_DIV4&#160;</td><td class="fielddoc"><p>SYSCLK divided by 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a8edf33ff6da8e0124051996d4e6cdc0ca415c5f131ef8dae83a4e839e271db143" name="a8edf33ff6da8e0124051996d4e6cdc0ca415c5f131ef8dae83a4e839e271db143"></a>RCC_CFGR_HPRE_DIV8&#160;</td><td class="fielddoc"><p>SYSCLK divided by 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="a8edf33ff6da8e0124051996d4e6cdc0ca259a07df5948962ce736a2413be44b3d" name="a8edf33ff6da8e0124051996d4e6cdc0ca259a07df5948962ce736a2413be44b3d"></a>RCC_CFGR_HPRE_DIV16&#160;</td><td class="fielddoc"><p>SYSCLK divided by 16 </p>
</td></tr>
<tr><td class="fieldname"><a id="a8edf33ff6da8e0124051996d4e6cdc0ca429f65118a90bf53048a181ed7e50e82" name="a8edf33ff6da8e0124051996d4e6cdc0ca429f65118a90bf53048a181ed7e50e82"></a>RCC_CFGR_HPRE_DIV64&#160;</td><td class="fielddoc"><p>SYSCLK divided by 64 </p>
</td></tr>
<tr><td class="fieldname"><a id="a8edf33ff6da8e0124051996d4e6cdc0cab26b8efb0baa3741ba4de8e8bf1f53c5" name="a8edf33ff6da8e0124051996d4e6cdc0cab26b8efb0baa3741ba4de8e8bf1f53c5"></a>RCC_CFGR_HPRE_DIV128&#160;</td><td class="fielddoc"><p>SYSCLK divided by 128 </p>
</td></tr>
<tr><td class="fieldname"><a id="a8edf33ff6da8e0124051996d4e6cdc0cae7e5840fa52d566854aa411409fa02bd" name="a8edf33ff6da8e0124051996d4e6cdc0cae7e5840fa52d566854aa411409fa02bd"></a>RCC_CFGR_HPRE_DIV256&#160;</td><td class="fielddoc"><p>SYSCLK divided by 256 </p>
</td></tr>
<tr><td class="fieldname"><a id="a8edf33ff6da8e0124051996d4e6cdc0cafc3e2be45bff6af88e516561e9437765" name="a8edf33ff6da8e0124051996d4e6cdc0cafc3e2be45bff6af88e516561e9437765"></a>RCC_CFGR_HPRE_DIV512&#160;</td><td class="fielddoc"><p>SYSCLK divided by 512 </p>
</td></tr>
</table>

</div>
</div>
<a id="a4238d5a42fca232bf932d3df6c42d045" name="a4238d5a42fca232bf932d3df6c42d045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4238d5a42fca232bf932d3df6c42d045">&#9670;&#160;</a></span>rcc_cfgr_ppre_div_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#a4238d5a42fca232bf932d3df6c42d045">rcc_cfgr_ppre_div_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB prescaler division factors. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a4238d5a42fca232bf932d3df6c42d045a8326e9458536a8e5ff36954b032512fd" name="a4238d5a42fca232bf932d3df6c42d045a8326e9458536a8e5ff36954b032512fd"></a>RCC_CFGR_PPRE_DIV1&#160;</td><td class="fielddoc"><p>HCLK not divided </p>
</td></tr>
<tr><td class="fieldname"><a id="a4238d5a42fca232bf932d3df6c42d045ab19332965d66f318cc32b9cbc5dca387" name="a4238d5a42fca232bf932d3df6c42d045ab19332965d66f318cc32b9cbc5dca387"></a>RCC_CFGR_PPRE_DIV2&#160;</td><td class="fielddoc"><p>HCLK divided by 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a4238d5a42fca232bf932d3df6c42d045aba4597d52985b5bbc0f5f078af19217d" name="a4238d5a42fca232bf932d3df6c42d045aba4597d52985b5bbc0f5f078af19217d"></a>RCC_CFGR_PPRE_DIV4&#160;</td><td class="fielddoc"><p>HCLK divided by 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a4238d5a42fca232bf932d3df6c42d045ab787dd0527f859f6eda5f0b786514d6f" name="a4238d5a42fca232bf932d3df6c42d045ab787dd0527f859f6eda5f0b786514d6f"></a>RCC_CFGR_PPRE_DIV8&#160;</td><td class="fielddoc"><p>HCLK divided by 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="a4238d5a42fca232bf932d3df6c42d045ab265f2234bac34ba7ca44cd414245e5b" name="a4238d5a42fca232bf932d3df6c42d045ab265f2234bac34ba7ca44cd414245e5b"></a>RCC_CFGR_PPRE_DIV16&#160;</td><td class="fielddoc"><p>HCLK divided by 16 </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a href="dir_3d69f64eaf81436fe2b22361382717e5.html">core</a></li><li class="navelem"><a href="dir_ee6d435a46042ad3b1ab4491874ef656.html">cortex-m4</a></li><li class="navelem"><a href="rcc__reg_8h.html">rcc_reg.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
