Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-15-12/39-openroad-repairantennas/1-diodeinsertion/highpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   highpass
Die area:                 ( 0 0 ) ( 1000000 1000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     26381
Number of terminals:      263
Number of snets:          2
Number of nets:           12050

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 479.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 386034.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 60420.
[INFO DRT-0033] via shape region query size = 12600.
[INFO DRT-0033] met2 shape region query size = 7804.
[INFO DRT-0033] via2 shape region query size = 10080.
[INFO DRT-0033] met3 shape region query size = 7577.
[INFO DRT-0033] via3 shape region query size = 10080.
[INFO DRT-0033] met4 shape region query size = 2646.
[INFO DRT-0033] via4 shape region query size = 98.
[INFO DRT-0033] met5 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1843 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 473 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0084]   Complete 8736 groups.
#scanned instances     = 26381
#unique  instances     = 479
#stdCellGenAp          = 13977
#stdCellValidPlanarAp  = 50
#stdCellValidViaAp     = 10654
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 38383
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:55, elapsed time = 00:00:10, memory = 219.25 (MB), peak = 219.53 (MB)

Number of guides:     77950

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 144 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 144 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 29244.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 22809.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 11158.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 164.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 28.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 40430 vertical wires in 3 frboxes and 22975 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 2693 vertical wires in 3 frboxes and 5518 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:01, memory = 326.07 (MB), peak = 344.81 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.07 (MB), peak = 344.81 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 505.28 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 637.35 (MB).
    Completing 30% with 1036 violations.
    elapsed time = 00:00:04, memory = 678.78 (MB).
    Completing 40% with 1036 violations.
    elapsed time = 00:00:06, memory = 722.27 (MB).
    Completing 50% with 1036 violations.
    elapsed time = 00:00:08, memory = 735.41 (MB).
    Completing 60% with 2110 violations.
    elapsed time = 00:00:10, memory = 737.73 (MB).
    Completing 70% with 2110 violations.
    elapsed time = 00:00:12, memory = 743.40 (MB).
    Completing 80% with 3174 violations.
    elapsed time = 00:00:14, memory = 749.01 (MB).
    Completing 90% with 3174 violations.
    elapsed time = 00:00:16, memory = 764.47 (MB).
    Completing 100% with 4258 violations.
    elapsed time = 00:00:19, memory = 776.56 (MB).
[INFO DRT-0199]   Number of violations = 5084.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      7      0      0      0      0
Metal Spacing      122      0    991     72     12      0
Min Hole             0      0      2      0      0      0
Recheck              3      0    572    219      1     31
Short                0      0   2888    157      7      0
[INFO DRT-0267] cpu time = 00:03:31, elapsed time = 00:00:20, memory = 1091.91 (MB), peak = 1091.91 (MB)
Total wire length = 556398 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270481 um.
Total wire length on LAYER met2 = 257103 um.
Total wire length on LAYER met3 = 22263 um.
Total wire length on LAYER met4 = 5922 um.
Total wire length on LAYER met5 = 627 um.
Total number of vias = 73378.
Up-via summary (total 73378):.

------------------------
 FR_MASTERSLICE        0
            li1    38231
           met1    34822
           met2      269
           met3       52
           met4        4
------------------------
                   73378


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5084 violations.
    elapsed time = 00:00:01, memory = 1105.71 (MB).
    Completing 20% with 5084 violations.
    elapsed time = 00:00:03, memory = 1123.79 (MB).
    Completing 30% with 4403 violations.
    elapsed time = 00:00:05, memory = 1097.89 (MB).
    Completing 40% with 4403 violations.
    elapsed time = 00:00:07, memory = 1117.41 (MB).
    Completing 50% with 4403 violations.
    elapsed time = 00:00:08, memory = 1121.72 (MB).
    Completing 60% with 3730 violations.
    elapsed time = 00:00:10, memory = 1134.15 (MB).
    Completing 70% with 3730 violations.
    elapsed time = 00:00:13, memory = 1144.52 (MB).
    Completing 80% with 3204 violations.
    elapsed time = 00:00:15, memory = 1144.52 (MB).
    Completing 90% with 3204 violations.
    elapsed time = 00:00:17, memory = 1146.07 (MB).
    Completing 100% with 2617 violations.
    elapsed time = 00:00:20, memory = 1147.61 (MB).
[INFO DRT-0199]   Number of violations = 2617.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          8      0      0      0
Metal Spacing        0    511     38      8
Min Hole             0      1      0      0
Short                0   2001     48      2
[INFO DRT-0267] cpu time = 00:03:35, elapsed time = 00:00:20, memory = 1153.84 (MB), peak = 1153.84 (MB)
Total wire length = 555632 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270193 um.
Total wire length on LAYER met2 = 256579 um.
Total wire length on LAYER met3 = 22305 um.
Total wire length on LAYER met4 = 5922 um.
Total wire length on LAYER met5 = 631 um.
Total number of vias = 73637.
Up-via summary (total 73637):.

------------------------
 FR_MASTERSLICE        0
            li1    38206
           met1    35091
           met2      282
           met3       54
           met4        4
------------------------
                   73637


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2617 violations.
    elapsed time = 00:00:01, memory = 1159.70 (MB).
    Completing 20% with 2617 violations.
    elapsed time = 00:00:03, memory = 1160.73 (MB).
    Completing 30% with 2455 violations.
    elapsed time = 00:00:04, memory = 1160.73 (MB).
    Completing 40% with 2455 violations.
    elapsed time = 00:00:07, memory = 1160.99 (MB).
    Completing 50% with 2455 violations.
    elapsed time = 00:00:09, memory = 1162.80 (MB).
    Completing 60% with 2475 violations.
    elapsed time = 00:00:11, memory = 1165.82 (MB).
    Completing 70% with 2475 violations.
    elapsed time = 00:00:12, memory = 1165.82 (MB).
    Completing 80% with 2363 violations.
    elapsed time = 00:00:14, memory = 1165.82 (MB).
    Completing 90% with 2363 violations.
    elapsed time = 00:00:17, memory = 1166.08 (MB).
    Completing 100% with 2199 violations.
    elapsed time = 00:00:19, memory = 1166.08 (MB).
[INFO DRT-0199]   Number of violations = 2199.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          4      0      0      0
Metal Spacing        0    430     50      6
Min Hole             0      1      0      0
Short                0   1668     39      1
[INFO DRT-0267] cpu time = 00:03:38, elapsed time = 00:00:20, memory = 1169.11 (MB), peak = 1169.11 (MB)
Total wire length = 555246 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269974 um.
Total wire length on LAYER met2 = 256456 um.
Total wire length on LAYER met3 = 22274 um.
Total wire length on LAYER met4 = 5913 um.
Total wire length on LAYER met5 = 627 um.
Total number of vias = 73621.
Up-via summary (total 73621):.

------------------------
 FR_MASTERSLICE        0
            li1    38205
           met1    35081
           met2      277
           met3       54
           met4        4
------------------------
                   73621


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2199 violations.
    elapsed time = 00:00:00, memory = 1169.11 (MB).
    Completing 20% with 2199 violations.
    elapsed time = 00:00:02, memory = 1173.23 (MB).
    Completing 30% with 1635 violations.
    elapsed time = 00:00:05, memory = 1191.59 (MB).
    Completing 40% with 1635 violations.
    elapsed time = 00:00:05, memory = 1202.41 (MB).
    Completing 50% with 1635 violations.
    elapsed time = 00:00:07, memory = 1221.82 (MB).
    Completing 60% with 1181 violations.
    elapsed time = 00:00:11, memory = 1208.42 (MB).
    Completing 70% with 1181 violations.
    elapsed time = 00:00:13, memory = 1212.48 (MB).
    Completing 80% with 570 violations.
    elapsed time = 00:00:16, memory = 1212.48 (MB).
    Completing 90% with 570 violations.
    elapsed time = 00:00:17, memory = 1217.83 (MB).
    Completing 100% with 95 violations.
    elapsed time = 00:00:19, memory = 1218.61 (MB).
[INFO DRT-0199]   Number of violations = 95.
Viol/Layer        met1   met2
Metal Spacing       23     15
Short               53      4
[INFO DRT-0267] cpu time = 00:03:00, elapsed time = 00:00:19, memory = 1218.61 (MB), peak = 1221.82 (MB)
Total wire length = 555802 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267498 um.
Total wire length on LAYER met2 = 257568 um.
Total wire length on LAYER met3 = 24191 um.
Total wire length on LAYER met4 = 5916 um.
Total wire length on LAYER met5 = 627 um.
Total number of vias = 75143.
Up-via summary (total 75143):.

------------------------
 FR_MASTERSLICE        0
            li1    38205
           met1    36327
           met2      549
           met3       58
           met4        4
------------------------
                   75143


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 95 violations.
    elapsed time = 00:00:00, memory = 1218.61 (MB).
    Completing 20% with 95 violations.
    elapsed time = 00:00:00, memory = 1218.61 (MB).
    Completing 30% with 58 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 40% with 58 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 50% with 58 violations.
    elapsed time = 00:00:01, memory = 1219.12 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:02, memory = 1219.12 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:02, memory = 1219.12 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:03, memory = 1219.12 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:03, memory = 1219.12 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:04, memory = 1219.12 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:04, memory = 1219.12 (MB), peak = 1221.82 (MB)
Total wire length = 555836 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267494 um.
Total wire length on LAYER met2 = 257605 um.
Total wire length on LAYER met3 = 24192 um.
Total wire length on LAYER met4 = 5916 um.
Total wire length on LAYER met5 = 627 um.
Total number of vias = 75178.
Up-via summary (total 75178):.

------------------------
 FR_MASTERSLICE        0
            li1    38205
           met1    36358
           met2      553
           met3       58
           met4        4
------------------------
                   75178


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1219.12 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 1219.12 (MB), peak = 1221.82 (MB)
Total wire length = 555829 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267491 um.
Total wire length on LAYER met2 = 257604 um.
Total wire length on LAYER met3 = 24189 um.
Total wire length on LAYER met4 = 5916 um.
Total wire length on LAYER met5 = 627 um.
Total number of vias = 75174.
Up-via summary (total 75174):.

------------------------
 FR_MASTERSLICE        0
            li1    38205
           met1    36356
           met2      551
           met3       58
           met4        4
------------------------
                   75174


[INFO DRT-0198] Complete detail routing.
Total wire length = 555829 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 267491 um.
Total wire length on LAYER met2 = 257604 um.
Total wire length on LAYER met3 = 24189 um.
Total wire length on LAYER met4 = 5916 um.
Total wire length on LAYER met5 = 627 um.
Total number of vias = 75174.
Up-via summary (total 75174):.

------------------------
 FR_MASTERSLICE        0
            li1    38205
           met1    36356
           met2      551
           met3       58
           met4        4
------------------------
                   75174


[INFO DRT-0267] cpu time = 00:14:14, elapsed time = 00:01:25, memory = 1219.12 (MB), peak = 1221.82 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-15-12/41-openroad-detailedrouting/highpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-15-12/41-openroad-detailedrouting/highpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-15-12/41-openroad-detailedrouting/highpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-15-12/41-openroad-detailedrouting/highpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-15-12/41-openroad-detailedrouting/highpass.sdc'…
