# LD-final-project
Final project of LD(Logic Design) course in Amirkabir University Of Technology.
implemented with Verilog language.
