
out/NTRT.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_vectors>:
       0:	20006ddc 	.word	0x20006ddc
       4:	000137cd 	.word	0x000137cd
       8:	00013505 	.word	0x00013505
       c:	0001350d 	.word	0x0001350d
      10:	00013515 	.word	0x00013515
      14:	0001351d 	.word	0x0001351d
      18:	00013525 	.word	0x00013525
	...
      2c:	00013535 	.word	0x00013535
      30:	0001352d 	.word	0x0001352d
      34:	00000000 	.word	0x00000000
      38:	00018d3b 	.word	0x00018d3b
      3c:	00013329 	.word	0x00013329
      40:	0001354d 	.word	0x0001354d
      44:	00013555 	.word	0x00013555
      48:	0001355d 	.word	0x0001355d
      4c:	00013565 	.word	0x00013565
      50:	0001356d 	.word	0x0001356d
      54:	00013575 	.word	0x00013575
      58:	0001357d 	.word	0x0001357d
      5c:	00013585 	.word	0x00013585
      60:	0001358d 	.word	0x0001358d
      64:	00013595 	.word	0x00013595
      68:	0001359d 	.word	0x0001359d
      6c:	000135a5 	.word	0x000135a5
      70:	000135ad 	.word	0x000135ad
      74:	000135b5 	.word	0x000135b5
      78:	000135bd 	.word	0x000135bd
      7c:	000135c5 	.word	0x000135c5
      80:	000135cd 	.word	0x000135cd
      84:	000135d5 	.word	0x000135d5
      88:	000135dd 	.word	0x000135dd
      8c:	000135e5 	.word	0x000135e5
      90:	000135ed 	.word	0x000135ed
      94:	000135f9 	.word	0x000135f9
      98:	00013601 	.word	0x00013601
      9c:	00013609 	.word	0x00013609
      a0:	00013611 	.word	0x00013611
      a4:	00013619 	.word	0x00013619
      a8:	00013621 	.word	0x00013621
      ac:	00013629 	.word	0x00013629
      b0:	00013631 	.word	0x00013631
      b4:	00013639 	.word	0x00013639
      b8:	00013641 	.word	0x00013641
      bc:	00013649 	.word	0x00013649
      c0:	00013651 	.word	0x00013651
      c4:	00013659 	.word	0x00013659
      c8:	00013661 	.word	0x00013661
      cc:	00013669 	.word	0x00013669
      d0:	00013671 	.word	0x00013671
      d4:	00013679 	.word	0x00013679
      d8:	000136cd 	.word	0x000136cd
      dc:	000136d5 	.word	0x000136d5
      e0:	000136fd 	.word	0x000136fd
      e4:	00013731 	.word	0x00013731
      e8:	00013739 	.word	0x00013739
      ec:	00013741 	.word	0x00013741
      f0:	00013749 	.word	0x00013749
      f4:	00013751 	.word	0x00013751
      f8:	00013759 	.word	0x00013759
      fc:	3761      	.short	0x3761
      fe:	01          	.byte	0x01
      ff:	00          	.byte	0x00
     100:	00013769 	.word	0x00013769
     104:	00013771 	.word	0x00013771
     108:	0001377d 	.word	0x0001377d
     10c:	00013785 	.word	0x00013785
     110:	378d      	.short	0x378d
     112:	01          	.byte	0x01
     113:	00          	.byte	0x00
     114:	00013795 	.word	0x00013795
     118:	0001379d 	.word	0x0001379d
     11c:	000137a5 	.word	0x000137a5
     120:	000137ad 	.word	0x000137ad
     124:	000137b5 	.word	0x000137b5
     128:	000137bd 	.word	0x000137bd
     12c:	000137c5 	.word	0x000137c5

00000130 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
     130:	b480      	push	{r7}
     132:	b081      	sub	sp, #4
     134:	af00      	add	r7, sp, #0
     136:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
     138:	f64e 5300 	movw	r3, #60672	; 0xed00
     13c:	f2ce 0300 	movt	r3, #57344	; 0xe000
     140:	683a      	ldr	r2, [r7, #0]
     142:	f042 62be 	orr.w	r2, r2, #99614720	; 0x5f00000
     146:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
     14a:	60da      	str	r2, [r3, #12]
}
     14c:	f107 0704 	add.w	r7, r7, #4	; 0x4
     150:	46bd      	mov	sp, r7
     152:	bc80      	pop	{r7}
     154:	4770      	bx	lr
     156:	46c0      	nop			(mov r8, r8)

00000158 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *   the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
     158:	b480      	push	{r7}
     15a:	b084      	sub	sp, #16
     15c:	af00      	add	r7, sp, #0
     15e:	6038      	str	r0, [r7, #0]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
     160:	f04f 0300 	mov.w	r3, #0	; 0x0
     164:	607b      	str	r3, [r7, #4]
     166:	f04f 0300 	mov.w	r3, #0	; 0x0
     16a:	60bb      	str	r3, [r7, #8]
     16c:	f04f 030f 	mov.w	r3, #15	; 0xf
     170:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
     172:	683b      	ldr	r3, [r7, #0]
     174:	685b      	ldr	r3, [r3, #4]
     176:	2b00      	cmp	r3, #0
     178:	d049      	beq.n	20e <NVIC_Init+0xb6>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
     17a:	f64e 5300 	movw	r3, #60672	; 0xed00
     17e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     182:	68db      	ldr	r3, [r3, #12]
     184:	ea6f 0303 	mvn.w	r3, r3
     188:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
     18c:	ea4f 2313 	mov.w	r3, r3, lsr #8
     190:	607b      	str	r3, [r7, #4]
    tmppre = (0x4 - tmppriority);
     192:	687b      	ldr	r3, [r7, #4]
     194:	f1c3 0304 	rsb	r3, r3, #4	; 0x4
     198:	60bb      	str	r3, [r7, #8]
    tmpsub = tmpsub >> tmppriority;
     19a:	687b      	ldr	r3, [r7, #4]
     19c:	68fa      	ldr	r2, [r7, #12]
     19e:	fa22 f303 	lsr.w	r3, r2, r3
     1a2:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
     1a4:	683b      	ldr	r3, [r7, #0]
     1a6:	785b      	ldrb	r3, [r3, #1]
     1a8:	461a      	mov	r2, r3
     1aa:	68bb      	ldr	r3, [r7, #8]
     1ac:	fa02 f303 	lsl.w	r3, r2, r3
     1b0:	607b      	str	r3, [r7, #4]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
     1b2:	683b      	ldr	r3, [r7, #0]
     1b4:	789b      	ldrb	r3, [r3, #2]
     1b6:	461a      	mov	r2, r3
     1b8:	68fb      	ldr	r3, [r7, #12]
     1ba:	ea02 0303 	and.w	r3, r2, r3
     1be:	687a      	ldr	r2, [r7, #4]
     1c0:	ea42 0303 	orr.w	r3, r2, r3
     1c4:	607b      	str	r3, [r7, #4]
    tmppriority = tmppriority << 0x04;
     1c6:	687b      	ldr	r3, [r7, #4]
     1c8:	ea4f 1303 	mov.w	r3, r3, lsl #4
     1cc:	607b      	str	r3, [r7, #4]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
     1ce:	f24e 1300 	movw	r3, #57600	; 0xe100
     1d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
     1d6:	683a      	ldr	r2, [r7, #0]
     1d8:	7812      	ldrb	r2, [r2, #0]
     1da:	4611      	mov	r1, r2
     1dc:	687a      	ldr	r2, [r7, #4]
     1de:	b2d2      	uxtb	r2, r2
     1e0:	440b      	add	r3, r1
     1e2:	f883 2300 	strb.w	r2, [r3, #768]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
     1e6:	f24e 1300 	movw	r3, #57600	; 0xe100
     1ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
     1ee:	683a      	ldr	r2, [r7, #0]
     1f0:	7812      	ldrb	r2, [r2, #0]
     1f2:	ea4f 1252 	mov.w	r2, r2, lsr #5
     1f6:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
     1f8:	6839      	ldr	r1, [r7, #0]
     1fa:	7809      	ldrb	r1, [r1, #0]
     1fc:	f001 011f 	and.w	r1, r1, #31	; 0x1f
     200:	f04f 0001 	mov.w	r0, #1	; 0x1
     204:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
     208:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
     20c:	e014      	b.n	238 <NVIC_Init+0xe0>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
     20e:	f24e 1300 	movw	r3, #57600	; 0xe100
     212:	f2ce 0300 	movt	r3, #57344	; 0xe000
     216:	683a      	ldr	r2, [r7, #0]
     218:	7812      	ldrb	r2, [r2, #0]
     21a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     21e:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
     220:	6839      	ldr	r1, [r7, #0]
     222:	7809      	ldrb	r1, [r1, #0]
     224:	f001 011f 	and.w	r1, r1, #31	; 0x1f
     228:	f04f 0001 	mov.w	r0, #1	; 0x1
     22c:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
     230:	f102 0220 	add.w	r2, r2, #32	; 0x20
     234:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
     238:	f107 0710 	add.w	r7, r7, #16	; 0x10
     23c:	46bd      	mov	sp, r7
     23e:	bc80      	pop	{r7}
     240:	4770      	bx	lr
     242:	46c0      	nop			(mov r8, r8)

00000244 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x100.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
     244:	b480      	push	{r7}
     246:	b082      	sub	sp, #8
     248:	af00      	add	r7, sp, #0
     24a:	6078      	str	r0, [r7, #4]
     24c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
     24e:	f64e 5300 	movw	r3, #60672	; 0xed00
     252:	f2ce 0300 	movt	r3, #57344	; 0xe000
     256:	683a      	ldr	r2, [r7, #0]
     258:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
     25c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     260:	6879      	ldr	r1, [r7, #4]
     262:	ea42 0201 	orr.w	r2, r2, r1
     266:	609a      	str	r2, [r3, #8]
}
     268:	f107 0708 	add.w	r7, r7, #8	; 0x8
     26c:	46bd      	mov	sp, r7
     26e:	bc80      	pop	{r7}
     270:	4770      	bx	lr
     272:	46c0      	nop			(mov r8, r8)

00000274 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
     274:	b480      	push	{r7}
     276:	b082      	sub	sp, #8
     278:	af00      	add	r7, sp, #0
     27a:	4603      	mov	r3, r0
     27c:	6039      	str	r1, [r7, #0]
     27e:	713b      	strb	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
     280:	683b      	ldr	r3, [r7, #0]
     282:	2b00      	cmp	r3, #0
     284:	d00d      	beq.n	2a2 <NVIC_SystemLPConfig+0x2e>
  {
    SCB->SCR |= LowPowerMode;
     286:	f64e 5300 	movw	r3, #60672	; 0xed00
     28a:	f2ce 0300 	movt	r3, #57344	; 0xe000
     28e:	f64e 5200 	movw	r2, #60672	; 0xed00
     292:	f2ce 0200 	movt	r2, #57344	; 0xe000
     296:	6911      	ldr	r1, [r2, #16]
     298:	793a      	ldrb	r2, [r7, #4]
     29a:	ea41 0202 	orr.w	r2, r1, r2
     29e:	611a      	str	r2, [r3, #16]
     2a0:	e00e      	b.n	2c0 <NVIC_SystemLPConfig+0x4c>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
     2a2:	f64e 5300 	movw	r3, #60672	; 0xed00
     2a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
     2aa:	f64e 5200 	movw	r2, #60672	; 0xed00
     2ae:	f2ce 0200 	movt	r2, #57344	; 0xe000
     2b2:	6911      	ldr	r1, [r2, #16]
     2b4:	793a      	ldrb	r2, [r7, #4]
     2b6:	ea6f 0202 	mvn.w	r2, r2
     2ba:	ea01 0202 	and.w	r2, r1, r2
     2be:	611a      	str	r2, [r3, #16]
  }
}
     2c0:	f107 0708 	add.w	r7, r7, #8	; 0x8
     2c4:	46bd      	mov	sp, r7
     2c6:	bc80      	pop	{r7}
     2c8:	4770      	bx	lr
     2ca:	46c0      	nop			(mov r8, r8)

000002cc <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
     2cc:	b480      	push	{r7}
     2ce:	b081      	sub	sp, #4
     2d0:	af00      	add	r7, sp, #0
     2d2:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
     2d4:	683b      	ldr	r3, [r7, #0]
     2d6:	2b04      	cmp	r3, #4
     2d8:	d10c      	bne.n	2f4 <SysTick_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
     2da:	f24e 0310 	movw	r3, #57360	; 0xe010
     2de:	f2ce 0300 	movt	r3, #57344	; 0xe000
     2e2:	f24e 0210 	movw	r2, #57360	; 0xe010
     2e6:	f2ce 0200 	movt	r2, #57344	; 0xe000
     2ea:	6812      	ldr	r2, [r2, #0]
     2ec:	f042 0204 	orr.w	r2, r2, #4	; 0x4
     2f0:	601a      	str	r2, [r3, #0]
     2f2:	e00b      	b.n	30c <SysTick_CLKSourceConfig+0x40>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
     2f4:	f24e 0310 	movw	r3, #57360	; 0xe010
     2f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     2fc:	f24e 0210 	movw	r2, #57360	; 0xe010
     300:	f2ce 0200 	movt	r2, #57344	; 0xe000
     304:	6812      	ldr	r2, [r2, #0]
     306:	f022 0204 	bic.w	r2, r2, #4	; 0x4
     30a:	601a      	str	r2, [r3, #0]
  }
}
     30c:	f107 0704 	add.w	r7, r7, #4	; 0x4
     310:	46bd      	mov	sp, r7
     312:	bc80      	pop	{r7}
     314:	4770      	bx	lr
     316:	46c0      	nop			(mov r8, r8)

00000318 <DBGMCU_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @param  None
  * @retval Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
     318:	b480      	push	{r7}
     31a:	af00      	add	r7, sp, #0
   return(DBGMCU->IDCODE >> 16);
     31c:	f242 0300 	movw	r3, #8192	; 0x2000
     320:	f2ce 0304 	movt	r3, #57348	; 0xe004
     324:	681b      	ldr	r3, [r3, #0]
     326:	ea4f 4313 	mov.w	r3, r3, lsr #16
}
     32a:	4618      	mov	r0, r3
     32c:	46bd      	mov	sp, r7
     32e:	bc80      	pop	{r7}
     330:	4770      	bx	lr
     332:	46c0      	nop			(mov r8, r8)

00000334 <DBGMCU_GetDEVID>:
  * @brief  Returns the device identifier.
  * @param  None
  * @retval Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
     334:	b480      	push	{r7}
     336:	af00      	add	r7, sp, #0
   return(DBGMCU->IDCODE & IDCODE_DEVID_Mask);
     338:	f242 0300 	movw	r3, #8192	; 0x2000
     33c:	f2ce 0304 	movt	r3, #57348	; 0xe004
     340:	681b      	ldr	r3, [r3, #0]
     342:	ea4f 5303 	mov.w	r3, r3, lsl #20
     346:	ea4f 5313 	mov.w	r3, r3, lsr #20
}
     34a:	4618      	mov	r0, r3
     34c:	46bd      	mov	sp, r7
     34e:	bc80      	pop	{r7}
     350:	4770      	bx	lr
     352:	46c0      	nop			(mov r8, r8)

00000354 <DBGMCU_Config>:
  * @param  NewState: new state of the specified peripheral in Debug mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
     354:	b480      	push	{r7}
     356:	b082      	sub	sp, #8
     358:	af00      	add	r7, sp, #0
     35a:	6078      	str	r0, [r7, #4]
     35c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
     35e:	683b      	ldr	r3, [r7, #0]
     360:	2b00      	cmp	r3, #0
     362:	d00d      	beq.n	380 <DBGMCU_Config+0x2c>
  {
    DBGMCU->CR |= DBGMCU_Periph;
     364:	f242 0300 	movw	r3, #8192	; 0x2000
     368:	f2ce 0304 	movt	r3, #57348	; 0xe004
     36c:	f242 0200 	movw	r2, #8192	; 0x2000
     370:	f2ce 0204 	movt	r2, #57348	; 0xe004
     374:	6851      	ldr	r1, [r2, #4]
     376:	687a      	ldr	r2, [r7, #4]
     378:	ea41 0202 	orr.w	r2, r1, r2
     37c:	605a      	str	r2, [r3, #4]
     37e:	e00e      	b.n	39e <DBGMCU_Config+0x4a>
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
     380:	f242 0300 	movw	r3, #8192	; 0x2000
     384:	f2ce 0304 	movt	r3, #57348	; 0xe004
     388:	f242 0200 	movw	r2, #8192	; 0x2000
     38c:	f2ce 0204 	movt	r2, #57348	; 0xe004
     390:	6851      	ldr	r1, [r2, #4]
     392:	687a      	ldr	r2, [r7, #4]
     394:	ea6f 0202 	mvn.w	r2, r2
     398:	ea01 0202 	and.w	r2, r1, r2
     39c:	605a      	str	r2, [r3, #4]
  }
}
     39e:	f107 0708 	add.w	r7, r7, #8	; 0x8
     3a2:	46bd      	mov	sp, r7
     3a4:	bc80      	pop	{r7}
     3a6:	4770      	bx	lr

000003a8 <FLASH_SetLatency>:
  *     @arg FLASH_Latency_1: FLASH One Latency cycle
  *     @arg FLASH_Latency_2: FLASH Two Latency cycles
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
     3a8:	b480      	push	{r7}
     3aa:	b082      	sub	sp, #8
     3ac:	af00      	add	r7, sp, #0
     3ae:	6038      	str	r0, [r7, #0]
  uint32_t tmpreg = 0;
     3b0:	f04f 0300 	mov.w	r3, #0	; 0x0
     3b4:	607b      	str	r3, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
     3b6:	f242 0300 	movw	r3, #8192	; 0x2000
     3ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
     3be:	681b      	ldr	r3, [r3, #0]
     3c0:	607b      	str	r3, [r7, #4]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
     3c2:	687b      	ldr	r3, [r7, #4]
     3c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
     3c8:	607b      	str	r3, [r7, #4]
  tmpreg |= FLASH_Latency;
     3ca:	687a      	ldr	r2, [r7, #4]
     3cc:	683b      	ldr	r3, [r7, #0]
     3ce:	ea42 0303 	orr.w	r3, r2, r3
     3d2:	607b      	str	r3, [r7, #4]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
     3d4:	f242 0300 	movw	r3, #8192	; 0x2000
     3d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
     3dc:	687a      	ldr	r2, [r7, #4]
     3de:	601a      	str	r2, [r3, #0]
}
     3e0:	f107 0708 	add.w	r7, r7, #8	; 0x8
     3e4:	46bd      	mov	sp, r7
     3e6:	bc80      	pop	{r7}
     3e8:	4770      	bx	lr
     3ea:	46c0      	nop			(mov r8, r8)

000003ec <FLASH_HalfCycleAccessCmd>:
  *     @arg FLASH_HalfCycleAccess_Enable: FLASH Half Cycle Enable
  *     @arg FLASH_HalfCycleAccess_Disable: FLASH Half Cycle Disable
  * @retval None
  */
void FLASH_HalfCycleAccessCmd(uint32_t FLASH_HalfCycleAccess)
{
     3ec:	b480      	push	{r7}
     3ee:	b081      	sub	sp, #4
     3f0:	af00      	add	r7, sp, #0
     3f2:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
     3f4:	f242 0300 	movw	r3, #8192	; 0x2000
     3f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
     3fc:	f242 0200 	movw	r2, #8192	; 0x2000
     400:	f2c4 0202 	movt	r2, #16386	; 0x4002
     404:	6812      	ldr	r2, [r2, #0]
     406:	f022 0208 	bic.w	r2, r2, #8	; 0x8
     40a:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
     40c:	f242 0300 	movw	r3, #8192	; 0x2000
     410:	f2c4 0302 	movt	r3, #16386	; 0x4002
     414:	f242 0200 	movw	r2, #8192	; 0x2000
     418:	f2c4 0202 	movt	r2, #16386	; 0x4002
     41c:	6811      	ldr	r1, [r2, #0]
     41e:	683a      	ldr	r2, [r7, #0]
     420:	ea41 0202 	orr.w	r2, r1, r2
     424:	601a      	str	r2, [r3, #0]
}
     426:	f107 0704 	add.w	r7, r7, #4	; 0x4
     42a:	46bd      	mov	sp, r7
     42c:	bc80      	pop	{r7}
     42e:	4770      	bx	lr

00000430 <FLASH_PrefetchBufferCmd>:
  *     @arg FLASH_PrefetchBuffer_Enable: FLASH Prefetch Buffer Enable
  *     @arg FLASH_PrefetchBuffer_Disable: FLASH Prefetch Buffer Disable
  * @retval None
  */
void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer)
{
     430:	b480      	push	{r7}
     432:	b081      	sub	sp, #4
     434:	af00      	add	r7, sp, #0
     436:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
     438:	f242 0300 	movw	r3, #8192	; 0x2000
     43c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     440:	f242 0200 	movw	r2, #8192	; 0x2000
     444:	f2c4 0202 	movt	r2, #16386	; 0x4002
     448:	6812      	ldr	r2, [r2, #0]
     44a:	f022 0210 	bic.w	r2, r2, #16	; 0x10
     44e:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
     450:	f242 0300 	movw	r3, #8192	; 0x2000
     454:	f2c4 0302 	movt	r3, #16386	; 0x4002
     458:	f242 0200 	movw	r2, #8192	; 0x2000
     45c:	f2c4 0202 	movt	r2, #16386	; 0x4002
     460:	6811      	ldr	r1, [r2, #0]
     462:	683a      	ldr	r2, [r7, #0]
     464:	ea41 0202 	orr.w	r2, r1, r2
     468:	601a      	str	r2, [r3, #0]
}
     46a:	f107 0704 	add.w	r7, r7, #4	; 0x4
     46e:	46bd      	mov	sp, r7
     470:	bc80      	pop	{r7}
     472:	4770      	bx	lr

00000474 <FLASH_Unlock>:
  * @brief  Unlocks the FLASH Program Erase Controller.
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
     474:	b480      	push	{r7}
     476:	af00      	add	r7, sp, #0
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
     478:	f242 0300 	movw	r3, #8192	; 0x2000
     47c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     480:	f240 1223 	movw	r2, #291	; 0x123
     484:	f2c4 5267 	movt	r2, #17767	; 0x4567
     488:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
     48a:	f242 0300 	movw	r3, #8192	; 0x2000
     48e:	f2c4 0302 	movt	r3, #16386	; 0x4002
     492:	f648 12ab 	movw	r2, #35243	; 0x89ab
     496:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
     49a:	605a      	str	r2, [r3, #4]
}
     49c:	46bd      	mov	sp, r7
     49e:	bc80      	pop	{r7}
     4a0:	4770      	bx	lr
     4a2:	46c0      	nop			(mov r8, r8)

000004a4 <FLASH_Lock>:
  * @brief  Locks the FLASH Program Erase Controller.
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
     4a4:	b480      	push	{r7}
     4a6:	af00      	add	r7, sp, #0
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
     4a8:	f242 0300 	movw	r3, #8192	; 0x2000
     4ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
     4b0:	f242 0200 	movw	r2, #8192	; 0x2000
     4b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
     4b8:	6912      	ldr	r2, [r2, #16]
     4ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     4be:	611a      	str	r2, [r3, #16]
}
     4c0:	46bd      	mov	sp, r7
     4c2:	bc80      	pop	{r7}
     4c4:	4770      	bx	lr
     4c6:	46c0      	nop			(mov r8, r8)

000004c8 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *   FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
     4c8:	b580      	push	{r7, lr}
     4ca:	b082      	sub	sp, #8
     4cc:	af00      	add	r7, sp, #0
     4ce:	6038      	str	r0, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
     4d0:	f04f 0304 	mov.w	r3, #4	; 0x4
     4d4:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
     4d6:	f640 70ff 	movw	r0, #4095	; 0xfff
     4da:	f000 fce1 	bl	ea0 <FLASH_WaitForLastOperation>
     4de:	4603      	mov	r3, r0
     4e0:	607b      	str	r3, [r7, #4]
  
  if(status == FLASH_COMPLETE)
     4e2:	687b      	ldr	r3, [r7, #4]
     4e4:	2b04      	cmp	r3, #4
     4e6:	d136      	bne.n	556 <FLASH_ErasePage+0x8e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
     4e8:	f242 0300 	movw	r3, #8192	; 0x2000
     4ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
     4f0:	f242 0200 	movw	r2, #8192	; 0x2000
     4f4:	f2c4 0202 	movt	r2, #16386	; 0x4002
     4f8:	6912      	ldr	r2, [r2, #16]
     4fa:	f042 0202 	orr.w	r2, r2, #2	; 0x2
     4fe:	611a      	str	r2, [r3, #16]
    FLASH->AR = Page_Address; 
     500:	f242 0300 	movw	r3, #8192	; 0x2000
     504:	f2c4 0302 	movt	r3, #16386	; 0x4002
     508:	683a      	ldr	r2, [r7, #0]
     50a:	615a      	str	r2, [r3, #20]
    FLASH->CR|= CR_STRT_Set;
     50c:	f242 0300 	movw	r3, #8192	; 0x2000
     510:	f2c4 0302 	movt	r3, #16386	; 0x4002
     514:	f242 0200 	movw	r2, #8192	; 0x2000
     518:	f2c4 0202 	movt	r2, #16386	; 0x4002
     51c:	6912      	ldr	r2, [r2, #16]
     51e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     522:	611a      	str	r2, [r3, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
     524:	f640 70ff 	movw	r0, #4095	; 0xfff
     528:	f000 fcba 	bl	ea0 <FLASH_WaitForLastOperation>
     52c:	4603      	mov	r3, r0
     52e:	607b      	str	r3, [r7, #4]
    if(status != FLASH_TIMEOUT)
     530:	687b      	ldr	r3, [r7, #4]
     532:	2b05      	cmp	r3, #5
     534:	d00f      	beq.n	556 <FLASH_ErasePage+0x8e>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
     536:	f242 0200 	movw	r2, #8192	; 0x2000
     53a:	f2c4 0202 	movt	r2, #16386	; 0x4002
     53e:	f242 0300 	movw	r3, #8192	; 0x2000
     542:	f2c4 0302 	movt	r3, #16386	; 0x4002
     546:	6919      	ldr	r1, [r3, #16]
     548:	f641 73fd 	movw	r3, #8189	; 0x1ffd
     54c:	f2c0 0300 	movt	r3, #0	; 0x0
     550:	ea01 0303 	and.w	r3, r1, r3
     554:	6113      	str	r3, [r2, #16]
    }
  }
  /* Return the Erase Status */
  return status;
     556:	687b      	ldr	r3, [r7, #4]
}
     558:	4618      	mov	r0, r3
     55a:	f107 0708 	add.w	r7, r7, #8	; 0x8
     55e:	46bd      	mov	sp, r7
     560:	bd80      	pop	{r7, pc}
     562:	46c0      	nop			(mov r8, r8)

00000564 <FLASH_EraseAllPages>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *   FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllPages(void)
{
     564:	b580      	push	{r7, lr}
     566:	b081      	sub	sp, #4
     568:	af00      	add	r7, sp, #0
  FLASH_Status status = FLASH_COMPLETE;
     56a:	f04f 0304 	mov.w	r3, #4	; 0x4
     56e:	603b      	str	r3, [r7, #0]
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
     570:	f640 70ff 	movw	r0, #4095	; 0xfff
     574:	f000 fc94 	bl	ea0 <FLASH_WaitForLastOperation>
     578:	4603      	mov	r3, r0
     57a:	603b      	str	r3, [r7, #0]
  
  if(status == FLASH_COMPLETE)
     57c:	683b      	ldr	r3, [r7, #0]
     57e:	2b04      	cmp	r3, #4
     580:	d130      	bne.n	5e4 <FLASH_EraseAllPages+0x80>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     582:	f242 0300 	movw	r3, #8192	; 0x2000
     586:	f2c4 0302 	movt	r3, #16386	; 0x4002
     58a:	f242 0200 	movw	r2, #8192	; 0x2000
     58e:	f2c4 0202 	movt	r2, #16386	; 0x4002
     592:	6912      	ldr	r2, [r2, #16]
     594:	f042 0204 	orr.w	r2, r2, #4	; 0x4
     598:	611a      	str	r2, [r3, #16]
     FLASH->CR |= CR_STRT_Set;
     59a:	f242 0300 	movw	r3, #8192	; 0x2000
     59e:	f2c4 0302 	movt	r3, #16386	; 0x4002
     5a2:	f242 0200 	movw	r2, #8192	; 0x2000
     5a6:	f2c4 0202 	movt	r2, #16386	; 0x4002
     5aa:	6912      	ldr	r2, [r2, #16]
     5ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     5b0:	611a      	str	r2, [r3, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
     5b2:	f640 70ff 	movw	r0, #4095	; 0xfff
     5b6:	f000 fc73 	bl	ea0 <FLASH_WaitForLastOperation>
     5ba:	4603      	mov	r3, r0
     5bc:	603b      	str	r3, [r7, #0]
    if(status != FLASH_TIMEOUT)
     5be:	683b      	ldr	r3, [r7, #0]
     5c0:	2b05      	cmp	r3, #5
     5c2:	d00f      	beq.n	5e4 <FLASH_EraseAllPages+0x80>
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
     5c4:	f242 0200 	movw	r2, #8192	; 0x2000
     5c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
     5cc:	f242 0300 	movw	r3, #8192	; 0x2000
     5d0:	f2c4 0302 	movt	r3, #16386	; 0x4002
     5d4:	6919      	ldr	r1, [r3, #16]
     5d6:	f641 73fb 	movw	r3, #8187	; 0x1ffb
     5da:	f2c0 0300 	movt	r3, #0	; 0x0
     5de:	ea01 0303 	and.w	r3, r1, r3
     5e2:	6113      	str	r3, [r2, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
     5e4:	683b      	ldr	r3, [r7, #0]
}
     5e6:	4618      	mov	r0, r3
     5e8:	f107 0704 	add.w	r7, r7, #4	; 0x4
     5ec:	46bd      	mov	sp, r7
     5ee:	bd80      	pop	{r7, pc}

000005f0 <FLASH_EraseOptionBytes>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *   FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
     5f0:	b580      	push	{r7, lr}
     5f2:	b081      	sub	sp, #4
     5f4:	af00      	add	r7, sp, #0
  FLASH_Status status = FLASH_COMPLETE;
     5f6:	f04f 0304 	mov.w	r3, #4	; 0x4
     5fa:	603b      	str	r3, [r7, #0]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
     5fc:	f640 70ff 	movw	r0, #4095	; 0xfff
     600:	f000 fc4e 	bl	ea0 <FLASH_WaitForLastOperation>
     604:	4603      	mov	r3, r0
     606:	603b      	str	r3, [r7, #0]
  if(status == FLASH_COMPLETE)
     608:	683b      	ldr	r3, [r7, #0]
     60a:	2b04      	cmp	r3, #4
     60c:	f040 8085 	bne.w	71a <FLASH_EraseOptionBytes+0x12a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
     610:	f242 0300 	movw	r3, #8192	; 0x2000
     614:	f2c4 0302 	movt	r3, #16386	; 0x4002
     618:	f240 1223 	movw	r2, #291	; 0x123
     61c:	f2c4 5267 	movt	r2, #17767	; 0x4567
     620:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
     622:	f242 0300 	movw	r3, #8192	; 0x2000
     626:	f2c4 0302 	movt	r3, #16386	; 0x4002
     62a:	f648 12ab 	movw	r2, #35243	; 0x89ab
     62e:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
     632:	609a      	str	r2, [r3, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
     634:	f242 0300 	movw	r3, #8192	; 0x2000
     638:	f2c4 0302 	movt	r3, #16386	; 0x4002
     63c:	f242 0200 	movw	r2, #8192	; 0x2000
     640:	f2c4 0202 	movt	r2, #16386	; 0x4002
     644:	6912      	ldr	r2, [r2, #16]
     646:	f042 0220 	orr.w	r2, r2, #32	; 0x20
     64a:	611a      	str	r2, [r3, #16]
    FLASH->CR |= CR_STRT_Set;
     64c:	f242 0300 	movw	r3, #8192	; 0x2000
     650:	f2c4 0302 	movt	r3, #16386	; 0x4002
     654:	f242 0200 	movw	r2, #8192	; 0x2000
     658:	f2c4 0202 	movt	r2, #16386	; 0x4002
     65c:	6912      	ldr	r2, [r2, #16]
     65e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     662:	611a      	str	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
     664:	f640 70ff 	movw	r0, #4095	; 0xfff
     668:	f000 fc1a 	bl	ea0 <FLASH_WaitForLastOperation>
     66c:	4603      	mov	r3, r0
     66e:	603b      	str	r3, [r7, #0]
    
    if(status == FLASH_COMPLETE)
     670:	683b      	ldr	r3, [r7, #0]
     672:	2b04      	cmp	r3, #4
     674:	d13c      	bne.n	6f0 <FLASH_EraseOptionBytes+0x100>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
     676:	f242 0200 	movw	r2, #8192	; 0x2000
     67a:	f2c4 0202 	movt	r2, #16386	; 0x4002
     67e:	f242 0300 	movw	r3, #8192	; 0x2000
     682:	f2c4 0302 	movt	r3, #16386	; 0x4002
     686:	6919      	ldr	r1, [r3, #16]
     688:	f641 73df 	movw	r3, #8159	; 0x1fdf
     68c:	f2c0 0300 	movt	r3, #0	; 0x0
     690:	ea01 0303 	and.w	r3, r1, r3
     694:	6113      	str	r3, [r2, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
     696:	f242 0300 	movw	r3, #8192	; 0x2000
     69a:	f2c4 0302 	movt	r3, #16386	; 0x4002
     69e:	f242 0200 	movw	r2, #8192	; 0x2000
     6a2:	f2c4 0202 	movt	r2, #16386	; 0x4002
     6a6:	6912      	ldr	r2, [r2, #16]
     6a8:	f042 0210 	orr.w	r2, r2, #16	; 0x10
     6ac:	611a      	str	r2, [r3, #16]
      /* Disable the Read protection */
      OB->RDP= RDP_Key; 
     6ae:	f64f 0300 	movw	r3, #63488	; 0xf800
     6b2:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     6b6:	f04f 02a5 	mov.w	r2, #165	; 0xa5
     6ba:	801a      	strh	r2, [r3, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
     6bc:	f04f 000f 	mov.w	r0, #15	; 0xf
     6c0:	f000 fbee 	bl	ea0 <FLASH_WaitForLastOperation>
     6c4:	4603      	mov	r3, r0
     6c6:	603b      	str	r3, [r7, #0]
 
      if(status != FLASH_TIMEOUT)
     6c8:	683b      	ldr	r3, [r7, #0]
     6ca:	2b05      	cmp	r3, #5
     6cc:	d024      	beq.n	718 <FLASH_EraseOptionBytes+0x128>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
     6ce:	f242 0200 	movw	r2, #8192	; 0x2000
     6d2:	f2c4 0202 	movt	r2, #16386	; 0x4002
     6d6:	f242 0300 	movw	r3, #8192	; 0x2000
     6da:	f2c4 0302 	movt	r3, #16386	; 0x4002
     6de:	6919      	ldr	r1, [r3, #16]
     6e0:	f641 73ef 	movw	r3, #8175	; 0x1fef
     6e4:	f2c0 0300 	movt	r3, #0	; 0x0
     6e8:	ea01 0303 	and.w	r3, r1, r3
     6ec:	6113      	str	r3, [r2, #16]
     6ee:	e014      	b.n	71a <FLASH_EraseOptionBytes+0x12a>
      }
    }
    else
    {
      if (status != FLASH_TIMEOUT)
     6f0:	683b      	ldr	r3, [r7, #0]
     6f2:	2b05      	cmp	r3, #5
     6f4:	d011      	beq.n	71a <FLASH_EraseOptionBytes+0x12a>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
     6f6:	f242 0200 	movw	r2, #8192	; 0x2000
     6fa:	f2c4 0202 	movt	r2, #16386	; 0x4002
     6fe:	f242 0300 	movw	r3, #8192	; 0x2000
     702:	f2c4 0302 	movt	r3, #16386	; 0x4002
     706:	6919      	ldr	r1, [r3, #16]
     708:	f641 73ef 	movw	r3, #8175	; 0x1fef
     70c:	f2c0 0300 	movt	r3, #0	; 0x0
     710:	ea01 0303 	and.w	r3, r1, r3
     714:	6113      	str	r3, [r2, #16]
     716:	e000      	b.n	71a <FLASH_EraseOptionBytes+0x12a>
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 
      if(status != FLASH_TIMEOUT)
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
     718:	bf00      	nop
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }  
  }
  /* Return the erase status */
  return status;
     71a:	683b      	ldr	r3, [r7, #0]
}
     71c:	4618      	mov	r0, r3
     71e:	f107 0704 	add.w	r7, r7, #4	; 0x4
     722:	46bd      	mov	sp, r7
     724:	bd80      	pop	{r7, pc}
     726:	46c0      	nop			(mov r8, r8)

00000728 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *   FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
     728:	b580      	push	{r7, lr}
     72a:	b084      	sub	sp, #16
     72c:	af00      	add	r7, sp, #0
     72e:	6078      	str	r0, [r7, #4]
     730:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
     732:	f04f 0304 	mov.w	r3, #4	; 0x4
     736:	60fb      	str	r3, [r7, #12]
  __IO uint32_t tmp = 0;
     738:	f04f 0300 	mov.w	r3, #0	; 0x0
     73c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
     73e:	f04f 000f 	mov.w	r0, #15	; 0xf
     742:	f000 fbad 	bl	ea0 <FLASH_WaitForLastOperation>
     746:	4603      	mov	r3, r0
     748:	60fb      	str	r3, [r7, #12]
  
  if(status == FLASH_COMPLETE)
     74a:	68fb      	ldr	r3, [r7, #12]
     74c:	2b04      	cmp	r3, #4
     74e:	d151      	bne.n	7f4 <FLASH_ProgramWord+0xcc>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
     750:	f242 0300 	movw	r3, #8192	; 0x2000
     754:	f2c4 0302 	movt	r3, #16386	; 0x4002
     758:	f242 0200 	movw	r2, #8192	; 0x2000
     75c:	f2c4 0202 	movt	r2, #16386	; 0x4002
     760:	6912      	ldr	r2, [r2, #16]
     762:	f042 0201 	orr.w	r2, r2, #1	; 0x1
     766:	611a      	str	r2, [r3, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
     768:	687b      	ldr	r3, [r7, #4]
     76a:	683a      	ldr	r2, [r7, #0]
     76c:	b292      	uxth	r2, r2
     76e:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
     770:	f04f 000f 	mov.w	r0, #15	; 0xf
     774:	f000 fb94 	bl	ea0 <FLASH_WaitForLastOperation>
     778:	4603      	mov	r3, r0
     77a:	60fb      	str	r3, [r7, #12]
 
    if(status == FLASH_COMPLETE)
     77c:	68fb      	ldr	r3, [r7, #12]
     77e:	2b04      	cmp	r3, #4
     780:	d123      	bne.n	7ca <FLASH_ProgramWord+0xa2>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      tmp = Address + 2;
     782:	687b      	ldr	r3, [r7, #4]
     784:	f103 0302 	add.w	r3, r3, #2	; 0x2
     788:	60bb      	str	r3, [r7, #8]

      *(__IO uint16_t*) tmp = Data >> 16;
     78a:	68bb      	ldr	r3, [r7, #8]
     78c:	683a      	ldr	r2, [r7, #0]
     78e:	ea4f 4212 	mov.w	r2, r2, lsr #16
     792:	b292      	uxth	r2, r2
     794:	801a      	strh	r2, [r3, #0]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
     796:	f04f 000f 	mov.w	r0, #15	; 0xf
     79a:	f000 fb81 	bl	ea0 <FLASH_WaitForLastOperation>
     79e:	4603      	mov	r3, r0
     7a0:	60fb      	str	r3, [r7, #12]
        
      if(status != FLASH_TIMEOUT)
     7a2:	68fb      	ldr	r3, [r7, #12]
     7a4:	2b05      	cmp	r3, #5
     7a6:	d024      	beq.n	7f2 <FLASH_ProgramWord+0xca>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
     7a8:	f242 0200 	movw	r2, #8192	; 0x2000
     7ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
     7b0:	f242 0300 	movw	r3, #8192	; 0x2000
     7b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
     7b8:	6919      	ldr	r1, [r3, #16]
     7ba:	f641 73fe 	movw	r3, #8190	; 0x1ffe
     7be:	f2c0 0300 	movt	r3, #0	; 0x0
     7c2:	ea01 0303 	and.w	r3, r1, r3
     7c6:	6113      	str	r3, [r2, #16]
     7c8:	e014      	b.n	7f4 <FLASH_ProgramWord+0xcc>
      }
    }
    else
    {
      if (status != FLASH_TIMEOUT)
     7ca:	68fb      	ldr	r3, [r7, #12]
     7cc:	2b05      	cmp	r3, #5
     7ce:	d011      	beq.n	7f4 <FLASH_ProgramWord+0xcc>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
     7d0:	f242 0200 	movw	r2, #8192	; 0x2000
     7d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
     7d8:	f242 0300 	movw	r3, #8192	; 0x2000
     7dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
     7e0:	6919      	ldr	r1, [r3, #16]
     7e2:	f641 73fe 	movw	r3, #8190	; 0x1ffe
     7e6:	f2c0 0300 	movt	r3, #0	; 0x0
     7ea:	ea01 0303 	and.w	r3, r1, r3
     7ee:	6113      	str	r3, [r2, #16]
     7f0:	e000      	b.n	7f4 <FLASH_ProgramWord+0xcc>
      status = FLASH_WaitForLastOperation(ProgramTimeout);
        
      if(status != FLASH_TIMEOUT)
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
     7f2:	bf00      	nop
        FLASH->CR &= CR_PG_Reset;
      }
     }
  }
  /* Return the Program Status */
  return status;
     7f4:	68fb      	ldr	r3, [r7, #12]
}
     7f6:	4618      	mov	r0, r3
     7f8:	f107 0710 	add.w	r7, r7, #16	; 0x10
     7fc:	46bd      	mov	sp, r7
     7fe:	bd80      	pop	{r7, pc}

00000800 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *   FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
     800:	b580      	push	{r7, lr}
     802:	b083      	sub	sp, #12
     804:	af00      	add	r7, sp, #0
     806:	6078      	str	r0, [r7, #4]
     808:	460b      	mov	r3, r1
     80a:	803b      	strh	r3, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
     80c:	f04f 0304 	mov.w	r3, #4	; 0x4
     810:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
     812:	f04f 000f 	mov.w	r0, #15	; 0xf
     816:	f000 fb43 	bl	ea0 <FLASH_WaitForLastOperation>
     81a:	4603      	mov	r3, r0
     81c:	60bb      	str	r3, [r7, #8]
  
  if(status == FLASH_COMPLETE)
     81e:	68bb      	ldr	r3, [r7, #8]
     820:	2b04      	cmp	r3, #4
     822:	d127      	bne.n	874 <FLASH_ProgramHalfWord+0x74>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
     824:	f242 0300 	movw	r3, #8192	; 0x2000
     828:	f2c4 0302 	movt	r3, #16386	; 0x4002
     82c:	f242 0200 	movw	r2, #8192	; 0x2000
     830:	f2c4 0202 	movt	r2, #16386	; 0x4002
     834:	6912      	ldr	r2, [r2, #16]
     836:	f042 0201 	orr.w	r2, r2, #1	; 0x1
     83a:	611a      	str	r2, [r3, #16]
  
    *(__IO uint16_t*)Address = Data;
     83c:	687b      	ldr	r3, [r7, #4]
     83e:	883a      	ldrh	r2, [r7, #0]
     840:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
     842:	f04f 000f 	mov.w	r0, #15	; 0xf
     846:	f000 fb2b 	bl	ea0 <FLASH_WaitForLastOperation>
     84a:	4603      	mov	r3, r0
     84c:	60bb      	str	r3, [r7, #8]
    if(status != FLASH_TIMEOUT)
     84e:	68bb      	ldr	r3, [r7, #8]
     850:	2b05      	cmp	r3, #5
     852:	d00f      	beq.n	874 <FLASH_ProgramHalfWord+0x74>
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
     854:	f242 0200 	movw	r2, #8192	; 0x2000
     858:	f2c4 0202 	movt	r2, #16386	; 0x4002
     85c:	f242 0300 	movw	r3, #8192	; 0x2000
     860:	f2c4 0302 	movt	r3, #16386	; 0x4002
     864:	6919      	ldr	r1, [r3, #16]
     866:	f641 73fe 	movw	r3, #8190	; 0x1ffe
     86a:	f2c0 0300 	movt	r3, #0	; 0x0
     86e:	ea01 0303 	and.w	r3, r1, r3
     872:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the Program Status */
  return status;
     874:	68bb      	ldr	r3, [r7, #8]
}
     876:	4618      	mov	r0, r3
     878:	f107 070c 	add.w	r7, r7, #12	; 0xc
     87c:	46bd      	mov	sp, r7
     87e:	bd80      	pop	{r7, pc}

00000880 <FLASH_ProgramOptionByteData>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *   FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
     880:	b580      	push	{r7, lr}
     882:	b083      	sub	sp, #12
     884:	af00      	add	r7, sp, #0
     886:	6078      	str	r0, [r7, #4]
     888:	460b      	mov	r3, r1
     88a:	703b      	strb	r3, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
     88c:	f04f 0304 	mov.w	r3, #4	; 0x4
     890:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
     892:	f04f 000f 	mov.w	r0, #15	; 0xf
     896:	f000 fb03 	bl	ea0 <FLASH_WaitForLastOperation>
     89a:	4603      	mov	r3, r0
     89c:	60bb      	str	r3, [r7, #8]
  if(status == FLASH_COMPLETE)
     89e:	68bb      	ldr	r3, [r7, #8]
     8a0:	2b04      	cmp	r3, #4
     8a2:	d139      	bne.n	918 <FLASH_ProgramOptionByteData+0x98>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
     8a4:	f242 0300 	movw	r3, #8192	; 0x2000
     8a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
     8ac:	f240 1223 	movw	r2, #291	; 0x123
     8b0:	f2c4 5267 	movt	r2, #17767	; 0x4567
     8b4:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
     8b6:	f242 0300 	movw	r3, #8192	; 0x2000
     8ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
     8be:	f648 12ab 	movw	r2, #35243	; 0x89ab
     8c2:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
     8c6:	609a      	str	r2, [r3, #8]
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
     8c8:	f242 0300 	movw	r3, #8192	; 0x2000
     8cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
     8d0:	f242 0200 	movw	r2, #8192	; 0x2000
     8d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
     8d8:	6912      	ldr	r2, [r2, #16]
     8da:	f042 0210 	orr.w	r2, r2, #16	; 0x10
     8de:	611a      	str	r2, [r3, #16]
    *(__IO uint16_t*)Address = Data;
     8e0:	687b      	ldr	r3, [r7, #4]
     8e2:	783a      	ldrb	r2, [r7, #0]
     8e4:	801a      	strh	r2, [r3, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
     8e6:	f04f 000f 	mov.w	r0, #15	; 0xf
     8ea:	f000 fad9 	bl	ea0 <FLASH_WaitForLastOperation>
     8ee:	4603      	mov	r3, r0
     8f0:	60bb      	str	r3, [r7, #8]
    if(status != FLASH_TIMEOUT)
     8f2:	68bb      	ldr	r3, [r7, #8]
     8f4:	2b05      	cmp	r3, #5
     8f6:	d00f      	beq.n	918 <FLASH_ProgramOptionByteData+0x98>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
     8f8:	f242 0200 	movw	r2, #8192	; 0x2000
     8fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
     900:	f242 0300 	movw	r3, #8192	; 0x2000
     904:	f2c4 0302 	movt	r3, #16386	; 0x4002
     908:	6919      	ldr	r1, [r3, #16]
     90a:	f641 73ef 	movw	r3, #8175	; 0x1fef
     90e:	f2c0 0300 	movt	r3, #0	; 0x0
     912:	ea01 0303 	and.w	r3, r1, r3
     916:	6113      	str	r3, [r2, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;
     918:	68bb      	ldr	r3, [r7, #8]
}
     91a:	4618      	mov	r0, r3
     91c:	f107 070c 	add.w	r7, r7, #12	; 0xc
     920:	46bd      	mov	sp, r7
     922:	bd80      	pop	{r7, pc}

00000924 <FLASH_EnableWriteProtection>:
  *     @arg FLASH_WRProt_AllPages
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *   FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
     924:	b580      	push	{r7, lr}
     926:	b084      	sub	sp, #16
     928:	af00      	add	r7, sp, #0
     92a:	6038      	str	r0, [r7, #0]
  uint16_t WRP0_Data = 0xFFFF, WRP1_Data = 0xFFFF, WRP2_Data = 0xFFFF, WRP3_Data = 0xFFFF;
     92c:	f64f 73ff 	movw	r3, #65535	; 0xffff
     930:	80bb      	strh	r3, [r7, #4]
     932:	f64f 73ff 	movw	r3, #65535	; 0xffff
     936:	80fb      	strh	r3, [r7, #6]
     938:	f64f 73ff 	movw	r3, #65535	; 0xffff
     93c:	813b      	strh	r3, [r7, #8]
     93e:	f64f 73ff 	movw	r3, #65535	; 0xffff
     942:	817b      	strh	r3, [r7, #10]
  
  FLASH_Status status = FLASH_COMPLETE;
     944:	f04f 0304 	mov.w	r3, #4	; 0x4
     948:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
     94a:	683b      	ldr	r3, [r7, #0]
     94c:	ea6f 0303 	mvn.w	r3, r3
     950:	603b      	str	r3, [r7, #0]
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
     952:	683b      	ldr	r3, [r7, #0]
     954:	b29b      	uxth	r3, r3
     956:	f003 03ff 	and.w	r3, r3, #255	; 0xff
     95a:	80bb      	strh	r3, [r7, #4]
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
     95c:	683b      	ldr	r3, [r7, #0]
     95e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
     962:	ea4f 2313 	mov.w	r3, r3, lsr #8
     966:	80fb      	strh	r3, [r7, #6]
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
     968:	683b      	ldr	r3, [r7, #0]
     96a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
     96e:	ea4f 4313 	mov.w	r3, r3, lsr #16
     972:	813b      	strh	r3, [r7, #8]
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
     974:	683b      	ldr	r3, [r7, #0]
     976:	ea4f 6313 	mov.w	r3, r3, lsr #24
     97a:	817b      	strh	r3, [r7, #10]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
     97c:	f04f 000f 	mov.w	r0, #15	; 0xf
     980:	f000 fa8e 	bl	ea0 <FLASH_WaitForLastOperation>
     984:	4603      	mov	r3, r0
     986:	60fb      	str	r3, [r7, #12]
  
  if(status == FLASH_COMPLETE)
     988:	68fb      	ldr	r3, [r7, #12]
     98a:	2b04      	cmp	r3, #4
     98c:	d175      	bne.n	a7a <FLASH_EnableWriteProtection+0x156>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
     98e:	f242 0300 	movw	r3, #8192	; 0x2000
     992:	f2c4 0302 	movt	r3, #16386	; 0x4002
     996:	f240 1223 	movw	r2, #291	; 0x123
     99a:	f2c4 5267 	movt	r2, #17767	; 0x4567
     99e:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
     9a0:	f242 0300 	movw	r3, #8192	; 0x2000
     9a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
     9a8:	f648 12ab 	movw	r2, #35243	; 0x89ab
     9ac:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
     9b0:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
     9b2:	f242 0300 	movw	r3, #8192	; 0x2000
     9b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
     9ba:	f242 0200 	movw	r2, #8192	; 0x2000
     9be:	f2c4 0202 	movt	r2, #16386	; 0x4002
     9c2:	6912      	ldr	r2, [r2, #16]
     9c4:	f042 0210 	orr.w	r2, r2, #16	; 0x10
     9c8:	611a      	str	r2, [r3, #16]
    if(WRP0_Data != 0xFF)
     9ca:	88bb      	ldrh	r3, [r7, #4]
     9cc:	2bff      	cmp	r3, #255
     9ce:	d00b      	beq.n	9e8 <FLASH_EnableWriteProtection+0xc4>
    {
      OB->WRP0 = WRP0_Data;
     9d0:	f64f 0300 	movw	r3, #63488	; 0xf800
     9d4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     9d8:	88ba      	ldrh	r2, [r7, #4]
     9da:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
     9dc:	f04f 000f 	mov.w	r0, #15	; 0xf
     9e0:	f000 fa5e 	bl	ea0 <FLASH_WaitForLastOperation>
     9e4:	4603      	mov	r3, r0
     9e6:	60fb      	str	r3, [r7, #12]
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
     9e8:	68fb      	ldr	r3, [r7, #12]
     9ea:	2b04      	cmp	r3, #4
     9ec:	d10e      	bne.n	a0c <FLASH_EnableWriteProtection+0xe8>
     9ee:	88fb      	ldrh	r3, [r7, #6]
     9f0:	2bff      	cmp	r3, #255
     9f2:	d00b      	beq.n	a0c <FLASH_EnableWriteProtection+0xe8>
    {
      OB->WRP1 = WRP1_Data;
     9f4:	f64f 0300 	movw	r3, #63488	; 0xf800
     9f8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     9fc:	88fa      	ldrh	r2, [r7, #6]
     9fe:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
     a00:	f04f 000f 	mov.w	r0, #15	; 0xf
     a04:	f000 fa4c 	bl	ea0 <FLASH_WaitForLastOperation>
     a08:	4603      	mov	r3, r0
     a0a:	60fb      	str	r3, [r7, #12]
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
     a0c:	68fb      	ldr	r3, [r7, #12]
     a0e:	2b04      	cmp	r3, #4
     a10:	d10e      	bne.n	a30 <FLASH_EnableWriteProtection+0x10c>
     a12:	893b      	ldrh	r3, [r7, #8]
     a14:	2bff      	cmp	r3, #255
     a16:	d00b      	beq.n	a30 <FLASH_EnableWriteProtection+0x10c>
    {
      OB->WRP2 = WRP2_Data;
     a18:	f64f 0300 	movw	r3, #63488	; 0xf800
     a1c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a20:	893a      	ldrh	r2, [r7, #8]
     a22:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
     a24:	f04f 000f 	mov.w	r0, #15	; 0xf
     a28:	f000 fa3a 	bl	ea0 <FLASH_WaitForLastOperation>
     a2c:	4603      	mov	r3, r0
     a2e:	60fb      	str	r3, [r7, #12]
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
     a30:	68fb      	ldr	r3, [r7, #12]
     a32:	2b04      	cmp	r3, #4
     a34:	d10e      	bne.n	a54 <FLASH_EnableWriteProtection+0x130>
     a36:	897b      	ldrh	r3, [r7, #10]
     a38:	2bff      	cmp	r3, #255
     a3a:	d00b      	beq.n	a54 <FLASH_EnableWriteProtection+0x130>
    {
      OB->WRP3 = WRP3_Data;
     a3c:	f64f 0300 	movw	r3, #63488	; 0xf800
     a40:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     a44:	897a      	ldrh	r2, [r7, #10]
     a46:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
     a48:	f04f 000f 	mov.w	r0, #15	; 0xf
     a4c:	f000 fa28 	bl	ea0 <FLASH_WaitForLastOperation>
     a50:	4603      	mov	r3, r0
     a52:	60fb      	str	r3, [r7, #12]
    }
          
    if(status != FLASH_TIMEOUT)
     a54:	68fb      	ldr	r3, [r7, #12]
     a56:	2b05      	cmp	r3, #5
     a58:	d00f      	beq.n	a7a <FLASH_EnableWriteProtection+0x156>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
     a5a:	f242 0200 	movw	r2, #8192	; 0x2000
     a5e:	f2c4 0202 	movt	r2, #16386	; 0x4002
     a62:	f242 0300 	movw	r3, #8192	; 0x2000
     a66:	f2c4 0302 	movt	r3, #16386	; 0x4002
     a6a:	6919      	ldr	r1, [r3, #16]
     a6c:	f641 73ef 	movw	r3, #8175	; 0x1fef
     a70:	f2c0 0300 	movt	r3, #0	; 0x0
     a74:	ea01 0303 	and.w	r3, r1, r3
     a78:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
     a7a:	68fb      	ldr	r3, [r7, #12]
}
     a7c:	4618      	mov	r0, r3
     a7e:	f107 0710 	add.w	r7, r7, #16	; 0x10
     a82:	46bd      	mov	sp, r7
     a84:	bd80      	pop	{r7, pc}
     a86:	46c0      	nop			(mov r8, r8)

00000a88 <FLASH_ReadOutProtection>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *   FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
     a88:	b580      	push	{r7, lr}
     a8a:	b082      	sub	sp, #8
     a8c:	af00      	add	r7, sp, #0
     a8e:	6038      	str	r0, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
     a90:	f04f 0304 	mov.w	r3, #4	; 0x4
     a94:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
     a96:	f640 70ff 	movw	r0, #4095	; 0xfff
     a9a:	f000 fa01 	bl	ea0 <FLASH_WaitForLastOperation>
     a9e:	4603      	mov	r3, r0
     aa0:	607b      	str	r3, [r7, #4]
  if(status == FLASH_COMPLETE)
     aa2:	687b      	ldr	r3, [r7, #4]
     aa4:	2b04      	cmp	r3, #4
     aa6:	f040 8090 	bne.w	bca <FLASH_ReadOutProtection+0x142>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
     aaa:	f242 0300 	movw	r3, #8192	; 0x2000
     aae:	f2c4 0302 	movt	r3, #16386	; 0x4002
     ab2:	f240 1223 	movw	r2, #291	; 0x123
     ab6:	f2c4 5267 	movt	r2, #17767	; 0x4567
     aba:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
     abc:	f242 0300 	movw	r3, #8192	; 0x2000
     ac0:	f2c4 0302 	movt	r3, #16386	; 0x4002
     ac4:	f648 12ab 	movw	r2, #35243	; 0x89ab
     ac8:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
     acc:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTER_Set;
     ace:	f242 0300 	movw	r3, #8192	; 0x2000
     ad2:	f2c4 0302 	movt	r3, #16386	; 0x4002
     ad6:	f242 0200 	movw	r2, #8192	; 0x2000
     ada:	f2c4 0202 	movt	r2, #16386	; 0x4002
     ade:	6912      	ldr	r2, [r2, #16]
     ae0:	f042 0220 	orr.w	r2, r2, #32	; 0x20
     ae4:	611a      	str	r2, [r3, #16]
    FLASH->CR |= CR_STRT_Set;
     ae6:	f242 0300 	movw	r3, #8192	; 0x2000
     aea:	f2c4 0302 	movt	r3, #16386	; 0x4002
     aee:	f242 0200 	movw	r2, #8192	; 0x2000
     af2:	f2c4 0202 	movt	r2, #16386	; 0x4002
     af6:	6912      	ldr	r2, [r2, #16]
     af8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     afc:	611a      	str	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
     afe:	f640 70ff 	movw	r0, #4095	; 0xfff
     b02:	f000 f9cd 	bl	ea0 <FLASH_WaitForLastOperation>
     b06:	4603      	mov	r3, r0
     b08:	607b      	str	r3, [r7, #4]
    if(status == FLASH_COMPLETE)
     b0a:	687b      	ldr	r3, [r7, #4]
     b0c:	2b04      	cmp	r3, #4
     b0e:	d147      	bne.n	ba0 <FLASH_ReadOutProtection+0x118>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
     b10:	f242 0200 	movw	r2, #8192	; 0x2000
     b14:	f2c4 0202 	movt	r2, #16386	; 0x4002
     b18:	f242 0300 	movw	r3, #8192	; 0x2000
     b1c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     b20:	6919      	ldr	r1, [r3, #16]
     b22:	f641 73df 	movw	r3, #8159	; 0x1fdf
     b26:	f2c0 0300 	movt	r3, #0	; 0x0
     b2a:	ea01 0303 	and.w	r3, r1, r3
     b2e:	6113      	str	r3, [r2, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
     b30:	f242 0300 	movw	r3, #8192	; 0x2000
     b34:	f2c4 0302 	movt	r3, #16386	; 0x4002
     b38:	f242 0200 	movw	r2, #8192	; 0x2000
     b3c:	f2c4 0202 	movt	r2, #16386	; 0x4002
     b40:	6912      	ldr	r2, [r2, #16]
     b42:	f042 0210 	orr.w	r2, r2, #16	; 0x10
     b46:	611a      	str	r2, [r3, #16]
      if(NewState != DISABLE)
     b48:	683b      	ldr	r3, [r7, #0]
     b4a:	2b00      	cmp	r3, #0
     b4c:	d007      	beq.n	b5e <FLASH_ReadOutProtection+0xd6>
      {
        OB->RDP = 0x00;
     b4e:	f64f 0300 	movw	r3, #63488	; 0xf800
     b52:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     b56:	f04f 0200 	mov.w	r2, #0	; 0x0
     b5a:	801a      	strh	r2, [r3, #0]
     b5c:	e006      	b.n	b6c <FLASH_ReadOutProtection+0xe4>
      }
      else
      {
        OB->RDP = RDP_Key;  
     b5e:	f64f 0300 	movw	r3, #63488	; 0xf800
     b62:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     b66:	f04f 02a5 	mov.w	r2, #165	; 0xa5
     b6a:	801a      	strh	r2, [r3, #0]
      }
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
     b6c:	f640 70ff 	movw	r0, #4095	; 0xfff
     b70:	f000 f996 	bl	ea0 <FLASH_WaitForLastOperation>
     b74:	4603      	mov	r3, r0
     b76:	607b      	str	r3, [r7, #4]
    
      if(status != FLASH_TIMEOUT)
     b78:	687b      	ldr	r3, [r7, #4]
     b7a:	2b05      	cmp	r3, #5
     b7c:	d024      	beq.n	bc8 <FLASH_ReadOutProtection+0x140>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
     b7e:	f242 0200 	movw	r2, #8192	; 0x2000
     b82:	f2c4 0202 	movt	r2, #16386	; 0x4002
     b86:	f242 0300 	movw	r3, #8192	; 0x2000
     b8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
     b8e:	6919      	ldr	r1, [r3, #16]
     b90:	f641 73ef 	movw	r3, #8175	; 0x1fef
     b94:	f2c0 0300 	movt	r3, #0	; 0x0
     b98:	ea01 0303 	and.w	r3, r1, r3
     b9c:	6113      	str	r3, [r2, #16]
     b9e:	e014      	b.n	bca <FLASH_ReadOutProtection+0x142>
      }
    }
    else 
    {
      if(status != FLASH_TIMEOUT)
     ba0:	687b      	ldr	r3, [r7, #4]
     ba2:	2b05      	cmp	r3, #5
     ba4:	d011      	beq.n	bca <FLASH_ReadOutProtection+0x142>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
     ba6:	f242 0200 	movw	r2, #8192	; 0x2000
     baa:	f2c4 0202 	movt	r2, #16386	; 0x4002
     bae:	f242 0300 	movw	r3, #8192	; 0x2000
     bb2:	f2c4 0302 	movt	r3, #16386	; 0x4002
     bb6:	6919      	ldr	r1, [r3, #16]
     bb8:	f641 73df 	movw	r3, #8159	; 0x1fdf
     bbc:	f2c0 0300 	movt	r3, #0	; 0x0
     bc0:	ea01 0303 	and.w	r3, r1, r3
     bc4:	6113      	str	r3, [r2, #16]
     bc6:	e000      	b.n	bca <FLASH_ReadOutProtection+0x142>
      status = FLASH_WaitForLastOperation(EraseTimeout); 
    
      if(status != FLASH_TIMEOUT)
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
     bc8:	bf00      	nop
        FLASH->CR &= CR_OPTER_Reset;
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
     bca:	687b      	ldr	r3, [r7, #4]
}
     bcc:	4618      	mov	r0, r3
     bce:	f107 0708 	add.w	r7, r7, #8	; 0x8
     bd2:	46bd      	mov	sp, r7
     bd4:	bd80      	pop	{r7, pc}
     bd6:	46c0      	nop			(mov r8, r8)

00000bd8 <FLASH_UserOptionByteConfig>:
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  * FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
     bd8:	b580      	push	{r7, lr}
     bda:	b084      	sub	sp, #16
     bdc:	af00      	add	r7, sp, #0
     bde:	4613      	mov	r3, r2
     be0:	4602      	mov	r2, r0
     be2:	813a      	strh	r2, [r7, #8]
     be4:	460a      	mov	r2, r1
     be6:	80ba      	strh	r2, [r7, #4]
     be8:	803b      	strh	r3, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE; 
     bea:	f04f 0304 	mov.w	r3, #4	; 0x4
     bee:	60fb      	str	r3, [r7, #12]
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
     bf0:	f242 0300 	movw	r3, #8192	; 0x2000
     bf4:	f2c4 0302 	movt	r3, #16386	; 0x4002
     bf8:	f240 1223 	movw	r2, #291	; 0x123
     bfc:	f2c4 5267 	movt	r2, #17767	; 0x4567
     c00:	609a      	str	r2, [r3, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
     c02:	f242 0300 	movw	r3, #8192	; 0x2000
     c06:	f2c4 0302 	movt	r3, #16386	; 0x4002
     c0a:	f648 12ab 	movw	r2, #35243	; 0x89ab
     c0e:	f6cc 52ef 	movt	r2, #52719	; 0xcdef
     c12:	609a      	str	r2, [r3, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
     c14:	f04f 000f 	mov.w	r0, #15	; 0xf
     c18:	f000 f942 	bl	ea0 <FLASH_WaitForLastOperation>
     c1c:	4603      	mov	r3, r0
     c1e:	60fb      	str	r3, [r7, #12]
  
  if(status == FLASH_COMPLETE)
     c20:	68fb      	ldr	r3, [r7, #12]
     c22:	2b04      	cmp	r3, #4
     c24:	d135      	bne.n	c92 <FLASH_UserOptionByteConfig+0xba>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
     c26:	f242 0300 	movw	r3, #8192	; 0x2000
     c2a:	f2c4 0302 	movt	r3, #16386	; 0x4002
     c2e:	f242 0200 	movw	r2, #8192	; 0x2000
     c32:	f2c4 0202 	movt	r2, #16386	; 0x4002
     c36:	6912      	ldr	r2, [r2, #16]
     c38:	f042 0210 	orr.w	r2, r2, #16	; 0x10
     c3c:	611a      	str	r2, [r3, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
     c3e:	f64f 0300 	movw	r3, #63488	; 0xf800
     c42:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
     c46:	8839      	ldrh	r1, [r7, #0]
     c48:	88ba      	ldrh	r2, [r7, #4]
     c4a:	ea41 0202 	orr.w	r2, r1, r2
     c4e:	b291      	uxth	r1, r2
     c50:	893a      	ldrh	r2, [r7, #8]
     c52:	ea41 0202 	orr.w	r2, r1, r2
     c56:	b292      	uxth	r2, r2
     c58:	f042 02f8 	orr.w	r2, r2, #248	; 0xf8
     c5c:	b292      	uxth	r2, r2
     c5e:	805a      	strh	r2, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
     c60:	f04f 000f 	mov.w	r0, #15	; 0xf
     c64:	f000 f91c 	bl	ea0 <FLASH_WaitForLastOperation>
     c68:	4603      	mov	r3, r0
     c6a:	60fb      	str	r3, [r7, #12]
    if(status != FLASH_TIMEOUT)
     c6c:	68fb      	ldr	r3, [r7, #12]
     c6e:	2b05      	cmp	r3, #5
     c70:	d00f      	beq.n	c92 <FLASH_UserOptionByteConfig+0xba>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
     c72:	f242 0200 	movw	r2, #8192	; 0x2000
     c76:	f2c4 0202 	movt	r2, #16386	; 0x4002
     c7a:	f242 0300 	movw	r3, #8192	; 0x2000
     c7e:	f2c4 0302 	movt	r3, #16386	; 0x4002
     c82:	6919      	ldr	r1, [r3, #16]
     c84:	f641 73ef 	movw	r3, #8175	; 0x1fef
     c88:	f2c0 0300 	movt	r3, #0	; 0x0
     c8c:	ea01 0303 	and.w	r3, r1, r3
     c90:	6113      	str	r3, [r2, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
     c92:	68fb      	ldr	r3, [r7, #12]
}
     c94:	4618      	mov	r0, r3
     c96:	f107 0710 	add.w	r7, r7, #16	; 0x10
     c9a:	46bd      	mov	sp, r7
     c9c:	bd80      	pop	{r7, pc}
     c9e:	46c0      	nop			(mov r8, r8)

00000ca0 <FLASH_GetUserOptionByte>:
  * @param  None
  * @retval The FLASH User Option Bytes values:IWDG_SW(Bit0), RST_STOP(Bit1)
  *   and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
     ca0:	b480      	push	{r7}
     ca2:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
     ca4:	f242 0300 	movw	r3, #8192	; 0x2000
     ca8:	f2c4 0302 	movt	r3, #16386	; 0x4002
     cac:	69db      	ldr	r3, [r3, #28]
     cae:	ea4f 0393 	mov.w	r3, r3, lsr #2
}
     cb2:	4618      	mov	r0, r3
     cb4:	46bd      	mov	sp, r7
     cb6:	bc80      	pop	{r7}
     cb8:	4770      	bx	lr
     cba:	46c0      	nop			(mov r8, r8)

00000cbc <FLASH_GetWriteProtectionOptionByte>:
  * @brief  Returns the FLASH Write Protection Option Bytes Register value.
  * @param  None
  * @retval The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
     cbc:	b480      	push	{r7}
     cbe:	af00      	add	r7, sp, #0
  /* Return the Falsh write protection Register value */
  return (uint32_t)(FLASH->WRPR);
     cc0:	f242 0300 	movw	r3, #8192	; 0x2000
     cc4:	f2c4 0302 	movt	r3, #16386	; 0x4002
     cc8:	6a1b      	ldr	r3, [r3, #32]
}
     cca:	4618      	mov	r0, r3
     ccc:	46bd      	mov	sp, r7
     cce:	bc80      	pop	{r7}
     cd0:	4770      	bx	lr
     cd2:	46c0      	nop			(mov r8, r8)

00000cd4 <FLASH_GetReadOutProtectionStatus>:
  * @brief  Checks whether the FLASH Read Out Protection Status is set or not.
  * @param  None
  * @retval FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
     cd4:	b480      	push	{r7}
     cd6:	b081      	sub	sp, #4
     cd8:	af00      	add	r7, sp, #0
  FlagStatus readoutstatus = RESET;
     cda:	f04f 0300 	mov.w	r3, #0	; 0x0
     cde:	603b      	str	r3, [r7, #0]
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
     ce0:	f242 0300 	movw	r3, #8192	; 0x2000
     ce4:	f2c4 0302 	movt	r3, #16386	; 0x4002
     ce8:	69db      	ldr	r3, [r3, #28]
     cea:	f003 0302 	and.w	r3, r3, #2	; 0x2
     cee:	2b00      	cmp	r3, #0
     cf0:	d003      	beq.n	cfa <FLASH_GetReadOutProtectionStatus+0x26>
  {
    readoutstatus = SET;
     cf2:	f04f 0301 	mov.w	r3, #1	; 0x1
     cf6:	603b      	str	r3, [r7, #0]
     cf8:	e002      	b.n	d00 <FLASH_GetReadOutProtectionStatus+0x2c>
  }
  else
  {
    readoutstatus = RESET;
     cfa:	f04f 0300 	mov.w	r3, #0	; 0x0
     cfe:	603b      	str	r3, [r7, #0]
  }
  return readoutstatus;
     d00:	683b      	ldr	r3, [r7, #0]
}
     d02:	4618      	mov	r0, r3
     d04:	f107 0704 	add.w	r7, r7, #4	; 0x4
     d08:	46bd      	mov	sp, r7
     d0a:	bc80      	pop	{r7}
     d0c:	4770      	bx	lr
     d0e:	46c0      	nop			(mov r8, r8)

00000d10 <FLASH_GetPrefetchBufferStatus>:
  * @brief  Checks whether the FLASH Prefetch Buffer status is set or not.
  * @param  None
  * @retval FLASH Prefetch Buffer Status (SET or RESET).
  */
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
     d10:	b480      	push	{r7}
     d12:	b081      	sub	sp, #4
     d14:	af00      	add	r7, sp, #0
  FlagStatus bitstatus = RESET;
     d16:	f04f 0300 	mov.w	r3, #0	; 0x0
     d1a:	603b      	str	r3, [r7, #0]
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET)
     d1c:	f242 0300 	movw	r3, #8192	; 0x2000
     d20:	f2c4 0302 	movt	r3, #16386	; 0x4002
     d24:	681b      	ldr	r3, [r3, #0]
     d26:	f003 0320 	and.w	r3, r3, #32	; 0x20
     d2a:	2b00      	cmp	r3, #0
     d2c:	d003      	beq.n	d36 <FLASH_GetPrefetchBufferStatus+0x26>
  {
    bitstatus = SET;
     d2e:	f04f 0301 	mov.w	r3, #1	; 0x1
     d32:	603b      	str	r3, [r7, #0]
     d34:	e002      	b.n	d3c <FLASH_GetPrefetchBufferStatus+0x2c>
  }
  else
  {
    bitstatus = RESET;
     d36:	f04f 0300 	mov.w	r3, #0	; 0x0
     d3a:	603b      	str	r3, [r7, #0]
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
     d3c:	683b      	ldr	r3, [r7, #0]
}
     d3e:	4618      	mov	r0, r3
     d40:	f107 0704 	add.w	r7, r7, #4	; 0x4
     d44:	46bd      	mov	sp, r7
     d46:	bc80      	pop	{r7}
     d48:	4770      	bx	lr
     d4a:	46c0      	nop			(mov r8, r8)

00000d4c <FLASH_ITConfig>:
  * @param  NewState: new state of the specified Flash interrupts.
  *   This parameter can be: ENABLE or DISABLE.      
  * @retval None 
  */
void FLASH_ITConfig(uint16_t FLASH_IT, FunctionalState NewState)
{
     d4c:	b480      	push	{r7}
     d4e:	b082      	sub	sp, #8
     d50:	af00      	add	r7, sp, #0
     d52:	4603      	mov	r3, r0
     d54:	6039      	str	r1, [r7, #0]
     d56:	80bb      	strh	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if(NewState != DISABLE)
     d58:	683b      	ldr	r3, [r7, #0]
     d5a:	2b00      	cmp	r3, #0
     d5c:	d00d      	beq.n	d7a <FLASH_ITConfig+0x2e>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
     d5e:	f242 0300 	movw	r3, #8192	; 0x2000
     d62:	f2c4 0302 	movt	r3, #16386	; 0x4002
     d66:	f242 0200 	movw	r2, #8192	; 0x2000
     d6a:	f2c4 0202 	movt	r2, #16386	; 0x4002
     d6e:	6911      	ldr	r1, [r2, #16]
     d70:	88ba      	ldrh	r2, [r7, #4]
     d72:	ea41 0202 	orr.w	r2, r1, r2
     d76:	611a      	str	r2, [r3, #16]
     d78:	e00e      	b.n	d98 <FLASH_ITConfig+0x4c>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
     d7a:	f242 0300 	movw	r3, #8192	; 0x2000
     d7e:	f2c4 0302 	movt	r3, #16386	; 0x4002
     d82:	f242 0200 	movw	r2, #8192	; 0x2000
     d86:	f2c4 0202 	movt	r2, #16386	; 0x4002
     d8a:	6911      	ldr	r1, [r2, #16]
     d8c:	88ba      	ldrh	r2, [r7, #4]
     d8e:	ea6f 0202 	mvn.w	r2, r2
     d92:	ea01 0202 	and.w	r2, r1, r2
     d96:	611a      	str	r2, [r3, #16]
  }
}
     d98:	f107 0708 	add.w	r7, r7, #8	; 0x8
     d9c:	46bd      	mov	sp, r7
     d9e:	bc80      	pop	{r7}
     da0:	4770      	bx	lr
     da2:	46c0      	nop			(mov r8, r8)

00000da4 <FLASH_GetFlagStatus>:
  *     @arg FLASH_FLAG_EOP: FLASH End of Operation flag           
  *     @arg FLASH_FLAG_OPTERR:  FLASH Option Byte error flag     
  * @retval The new state of FLASH_FLAG (SET or RESET).
  */
FlagStatus FLASH_GetFlagStatus(uint16_t FLASH_FLAG)
{
     da4:	b480      	push	{r7}
     da6:	b082      	sub	sp, #8
     da8:	af00      	add	r7, sp, #0
     daa:	4603      	mov	r3, r0
     dac:	803b      	strh	r3, [r7, #0]
  FlagStatus bitstatus = RESET;
     dae:	f04f 0300 	mov.w	r3, #0	; 0x0
     db2:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
     db4:	883b      	ldrh	r3, [r7, #0]
     db6:	2b01      	cmp	r3, #1
     db8:	d111      	bne.n	dde <FLASH_GetFlagStatus+0x3a>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
     dba:	f242 0300 	movw	r3, #8192	; 0x2000
     dbe:	f2c4 0302 	movt	r3, #16386	; 0x4002
     dc2:	69db      	ldr	r3, [r3, #28]
     dc4:	f003 0301 	and.w	r3, r3, #1	; 0x1
     dc8:	b2db      	uxtb	r3, r3
     dca:	2b00      	cmp	r3, #0
     dcc:	d003      	beq.n	dd6 <FLASH_GetFlagStatus+0x32>
    {
      bitstatus = SET;
     dce:	f04f 0301 	mov.w	r3, #1	; 0x1
     dd2:	607b      	str	r3, [r7, #4]
    }
    else
    {
      bitstatus = RESET;
     dd4:	e014      	b.n	e00 <FLASH_GetFlagStatus+0x5c>
     dd6:	f04f 0300 	mov.w	r3, #0	; 0x0
     dda:	607b      	str	r3, [r7, #4]
     ddc:	e010      	b.n	e00 <FLASH_GetFlagStatus+0x5c>
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
     dde:	f242 0300 	movw	r3, #8192	; 0x2000
     de2:	f2c4 0302 	movt	r3, #16386	; 0x4002
     de6:	68da      	ldr	r2, [r3, #12]
     de8:	883b      	ldrh	r3, [r7, #0]
     dea:	ea02 0303 	and.w	r3, r2, r3
     dee:	2b00      	cmp	r3, #0
     df0:	d003      	beq.n	dfa <FLASH_GetFlagStatus+0x56>
    {
      bitstatus = SET;
     df2:	f04f 0301 	mov.w	r3, #1	; 0x1
     df6:	607b      	str	r3, [r7, #4]
     df8:	e002      	b.n	e00 <FLASH_GetFlagStatus+0x5c>
    }
    else
    {
      bitstatus = RESET;
     dfa:	f04f 0300 	mov.w	r3, #0	; 0x0
     dfe:	607b      	str	r3, [r7, #4]
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
     e00:	687b      	ldr	r3, [r7, #4]
}
     e02:	4618      	mov	r0, r3
     e04:	f107 0708 	add.w	r7, r7, #8	; 0x8
     e08:	46bd      	mov	sp, r7
     e0a:	bc80      	pop	{r7}
     e0c:	4770      	bx	lr
     e0e:	46c0      	nop			(mov r8, r8)

00000e10 <FLASH_ClearFlag>:
  *     @arg FLASH_FLAG_WRPRTERR: FLASH Write protected error flag      
  *     @arg FLASH_FLAG_EOP: FLASH End of Operation flag           
  * @retval None
  */
void FLASH_ClearFlag(uint16_t FLASH_FLAG)
{
     e10:	b480      	push	{r7}
     e12:	b081      	sub	sp, #4
     e14:	af00      	add	r7, sp, #0
     e16:	4603      	mov	r3, r0
     e18:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
     e1a:	f242 0300 	movw	r3, #8192	; 0x2000
     e1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
     e22:	883a      	ldrh	r2, [r7, #0]
     e24:	60da      	str	r2, [r3, #12]
}
     e26:	f107 0704 	add.w	r7, r7, #4	; 0x4
     e2a:	46bd      	mov	sp, r7
     e2c:	bc80      	pop	{r7}
     e2e:	4770      	bx	lr

00000e30 <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *   FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetStatus(void)
{
     e30:	b480      	push	{r7}
     e32:	b081      	sub	sp, #4
     e34:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
     e36:	f04f 0304 	mov.w	r3, #4	; 0x4
     e3a:	603b      	str	r3, [r7, #0]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
     e3c:	f242 0300 	movw	r3, #8192	; 0x2000
     e40:	f2c4 0302 	movt	r3, #16386	; 0x4002
     e44:	68db      	ldr	r3, [r3, #12]
     e46:	f003 0301 	and.w	r3, r3, #1	; 0x1
     e4a:	b2db      	uxtb	r3, r3
     e4c:	2b00      	cmp	r3, #0
     e4e:	d003      	beq.n	e58 <FLASH_GetStatus+0x28>
  {
    flashstatus = FLASH_BUSY;
     e50:	f04f 0301 	mov.w	r3, #1	; 0x1
     e54:	603b      	str	r3, [r7, #0]
     e56:	e01c      	b.n	e92 <FLASH_GetStatus+0x62>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_PGERR) != 0)
     e58:	f242 0300 	movw	r3, #8192	; 0x2000
     e5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
     e60:	68db      	ldr	r3, [r3, #12]
     e62:	f003 0304 	and.w	r3, r3, #4	; 0x4
     e66:	2b00      	cmp	r3, #0
     e68:	d003      	beq.n	e72 <FLASH_GetStatus+0x42>
    { 
      flashstatus = FLASH_ERROR_PG;
     e6a:	f04f 0302 	mov.w	r3, #2	; 0x2
     e6e:	603b      	str	r3, [r7, #0]
     e70:	e00f      	b.n	e92 <FLASH_GetStatus+0x62>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_WRPRTERR) != 0 )
     e72:	f242 0300 	movw	r3, #8192	; 0x2000
     e76:	f2c4 0302 	movt	r3, #16386	; 0x4002
     e7a:	68db      	ldr	r3, [r3, #12]
     e7c:	f003 0310 	and.w	r3, r3, #16	; 0x10
     e80:	2b00      	cmp	r3, #0
     e82:	d003      	beq.n	e8c <FLASH_GetStatus+0x5c>
      {
        flashstatus = FLASH_ERROR_WRP;
     e84:	f04f 0303 	mov.w	r3, #3	; 0x3
     e88:	603b      	str	r3, [r7, #0]
     e8a:	e002      	b.n	e92 <FLASH_GetStatus+0x62>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
     e8c:	f04f 0304 	mov.w	r3, #4	; 0x4
     e90:	603b      	str	r3, [r7, #0]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
     e92:	683b      	ldr	r3, [r7, #0]
}
     e94:	4618      	mov	r0, r3
     e96:	f107 0704 	add.w	r7, r7, #4	; 0x4
     e9a:	46bd      	mov	sp, r7
     e9c:	bc80      	pop	{r7}
     e9e:	4770      	bx	lr

00000ea0 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH progamming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *   FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
     ea0:	b580      	push	{r7, lr}
     ea2:	b082      	sub	sp, #8
     ea4:	af00      	add	r7, sp, #0
     ea6:	6038      	str	r0, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
     ea8:	f04f 0304 	mov.w	r3, #4	; 0x4
     eac:	607b      	str	r3, [r7, #4]
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
     eae:	f7ff ffbf 	bl	e30 <FLASH_GetStatus>
     eb2:	4603      	mov	r3, r0
     eb4:	607b      	str	r3, [r7, #4]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
     eb6:	e009      	b.n	ecc <FLASH_WaitForLastOperation+0x2c>
  {
    delay();
     eb8:	f000 f81a 	bl	ef0 <delay>
    status = FLASH_GetStatus();
     ebc:	f7ff ffb8 	bl	e30 <FLASH_GetStatus>
     ec0:	4603      	mov	r3, r0
     ec2:	607b      	str	r3, [r7, #4]
    Timeout--;
     ec4:	683b      	ldr	r3, [r7, #0]
     ec6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
     eca:	603b      	str	r3, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
     ecc:	687b      	ldr	r3, [r7, #4]
     ece:	2b01      	cmp	r3, #1
     ed0:	d102      	bne.n	ed8 <FLASH_WaitForLastOperation+0x38>
     ed2:	683b      	ldr	r3, [r7, #0]
     ed4:	2b00      	cmp	r3, #0
     ed6:	d1ef      	bne.n	eb8 <FLASH_WaitForLastOperation+0x18>
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }
  if(Timeout == 0x00 )
     ed8:	683b      	ldr	r3, [r7, #0]
     eda:	2b00      	cmp	r3, #0
     edc:	d102      	bne.n	ee4 <FLASH_WaitForLastOperation+0x44>
  {
    status = FLASH_TIMEOUT;
     ede:	f04f 0305 	mov.w	r3, #5	; 0x5
     ee2:	607b      	str	r3, [r7, #4]
  }
  /* Return the operation status */
  return status;
     ee4:	687b      	ldr	r3, [r7, #4]
}
     ee6:	4618      	mov	r0, r3
     ee8:	f107 0708 	add.w	r7, r7, #8	; 0x8
     eec:	46bd      	mov	sp, r7
     eee:	bd80      	pop	{r7, pc}

00000ef0 <delay>:
  * @brief  Inserts a time delay.
  * @param  None
  * @retval None
  */
static void delay(void)
{
     ef0:	b480      	push	{r7}
     ef2:	b081      	sub	sp, #4
     ef4:	af00      	add	r7, sp, #0
  __IO uint32_t i = 0;
     ef6:	f04f 0300 	mov.w	r3, #0	; 0x0
     efa:	603b      	str	r3, [r7, #0]
  for(i = 0xFF; i != 0; i--)
     efc:	f04f 03ff 	mov.w	r3, #255	; 0xff
     f00:	603b      	str	r3, [r7, #0]
     f02:	e003      	b.n	f0c <delay+0x1c>
     f04:	683b      	ldr	r3, [r7, #0]
     f06:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
     f0a:	603b      	str	r3, [r7, #0]
     f0c:	683b      	ldr	r3, [r7, #0]
     f0e:	2b00      	cmp	r3, #0
     f10:	d1f8      	bne.n	f04 <delay+0x14>
  {
  }
}
     f12:	f107 0704 	add.w	r7, r7, #4	; 0x4
     f16:	46bd      	mov	sp, r7
     f18:	bc80      	pop	{r7}
     f1a:	4770      	bx	lr

00000f1c <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
     f1c:	b580      	push	{r7, lr}
     f1e:	b081      	sub	sp, #4
     f20:	af00      	add	r7, sp, #0
     f22:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
     f24:	683a      	ldr	r2, [r7, #0]
     f26:	f640 0300 	movw	r3, #2048	; 0x800
     f2a:	f2c4 0301 	movt	r3, #16385	; 0x4001
     f2e:	429a      	cmp	r2, r3
     f30:	d10c      	bne.n	f4c <GPIO_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
     f32:	f04f 0004 	mov.w	r0, #4	; 0x4
     f36:	f04f 0101 	mov.w	r1, #1	; 0x1
     f3a:	f000 ff59 	bl	1df0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
     f3e:	f04f 0004 	mov.w	r0, #4	; 0x4
     f42:	f04f 0100 	mov.w	r1, #0	; 0x0
     f46:	f000 ff53 	bl	1df0 <RCC_APB2PeriphResetCmd>
     f4a:	e076      	b.n	103a <GPIO_DeInit+0x11e>
  }
  else if (GPIOx == GPIOB)
     f4c:	683a      	ldr	r2, [r7, #0]
     f4e:	f640 4300 	movw	r3, #3072	; 0xc00
     f52:	f2c4 0301 	movt	r3, #16385	; 0x4001
     f56:	429a      	cmp	r2, r3
     f58:	d10c      	bne.n	f74 <GPIO_DeInit+0x58>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
     f5a:	f04f 0008 	mov.w	r0, #8	; 0x8
     f5e:	f04f 0101 	mov.w	r1, #1	; 0x1
     f62:	f000 ff45 	bl	1df0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
     f66:	f04f 0008 	mov.w	r0, #8	; 0x8
     f6a:	f04f 0100 	mov.w	r1, #0	; 0x0
     f6e:	f000 ff3f 	bl	1df0 <RCC_APB2PeriphResetCmd>
     f72:	e062      	b.n	103a <GPIO_DeInit+0x11e>
  }
  else if (GPIOx == GPIOC)
     f74:	683a      	ldr	r2, [r7, #0]
     f76:	f241 0300 	movw	r3, #4096	; 0x1000
     f7a:	f2c4 0301 	movt	r3, #16385	; 0x4001
     f7e:	429a      	cmp	r2, r3
     f80:	d10c      	bne.n	f9c <GPIO_DeInit+0x80>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
     f82:	f04f 0010 	mov.w	r0, #16	; 0x10
     f86:	f04f 0101 	mov.w	r1, #1	; 0x1
     f8a:	f000 ff31 	bl	1df0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
     f8e:	f04f 0010 	mov.w	r0, #16	; 0x10
     f92:	f04f 0100 	mov.w	r1, #0	; 0x0
     f96:	f000 ff2b 	bl	1df0 <RCC_APB2PeriphResetCmd>
     f9a:	e04e      	b.n	103a <GPIO_DeInit+0x11e>
  }
  else if (GPIOx == GPIOD)
     f9c:	683a      	ldr	r2, [r7, #0]
     f9e:	f241 4300 	movw	r3, #5120	; 0x1400
     fa2:	f2c4 0301 	movt	r3, #16385	; 0x4001
     fa6:	429a      	cmp	r2, r3
     fa8:	d10c      	bne.n	fc4 <GPIO_DeInit+0xa8>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
     faa:	f04f 0020 	mov.w	r0, #32	; 0x20
     fae:	f04f 0101 	mov.w	r1, #1	; 0x1
     fb2:	f000 ff1d 	bl	1df0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
     fb6:	f04f 0020 	mov.w	r0, #32	; 0x20
     fba:	f04f 0100 	mov.w	r1, #0	; 0x0
     fbe:	f000 ff17 	bl	1df0 <RCC_APB2PeriphResetCmd>
     fc2:	e03a      	b.n	103a <GPIO_DeInit+0x11e>
  }    
  else if (GPIOx == GPIOE)
     fc4:	683a      	ldr	r2, [r7, #0]
     fc6:	f641 0300 	movw	r3, #6144	; 0x1800
     fca:	f2c4 0301 	movt	r3, #16385	; 0x4001
     fce:	429a      	cmp	r2, r3
     fd0:	d10c      	bne.n	fec <GPIO_DeInit+0xd0>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
     fd2:	f04f 0040 	mov.w	r0, #64	; 0x40
     fd6:	f04f 0101 	mov.w	r1, #1	; 0x1
     fda:	f000 ff09 	bl	1df0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
     fde:	f04f 0040 	mov.w	r0, #64	; 0x40
     fe2:	f04f 0100 	mov.w	r1, #0	; 0x0
     fe6:	f000 ff03 	bl	1df0 <RCC_APB2PeriphResetCmd>
     fea:	e026      	b.n	103a <GPIO_DeInit+0x11e>
  } 
  else if (GPIOx == GPIOF)
     fec:	683a      	ldr	r2, [r7, #0]
     fee:	f641 4300 	movw	r3, #7168	; 0x1c00
     ff2:	f2c4 0301 	movt	r3, #16385	; 0x4001
     ff6:	429a      	cmp	r2, r3
     ff8:	d10c      	bne.n	1014 <GPIO_DeInit+0xf8>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
     ffa:	f04f 0080 	mov.w	r0, #128	; 0x80
     ffe:	f04f 0101 	mov.w	r1, #1	; 0x1
    1002:	f000 fef5 	bl	1df0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
    1006:	f04f 0080 	mov.w	r0, #128	; 0x80
    100a:	f04f 0100 	mov.w	r1, #0	; 0x0
    100e:	f000 feef 	bl	1df0 <RCC_APB2PeriphResetCmd>
    1012:	e012      	b.n	103a <GPIO_DeInit+0x11e>
  }
  else
  {
    if (GPIOx == GPIOG)
    1014:	683a      	ldr	r2, [r7, #0]
    1016:	f242 0300 	movw	r3, #8192	; 0x2000
    101a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    101e:	429a      	cmp	r2, r3
    1020:	d10b      	bne.n	103a <GPIO_DeInit+0x11e>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
    1022:	f44f 7080 	mov.w	r0, #256	; 0x100
    1026:	f04f 0101 	mov.w	r1, #1	; 0x1
    102a:	f000 fee1 	bl	1df0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
    102e:	f44f 7080 	mov.w	r0, #256	; 0x100
    1032:	f04f 0100 	mov.w	r1, #0	; 0x0
    1036:	f000 fedb 	bl	1df0 <RCC_APB2PeriphResetCmd>
    }
  }
}
    103a:	f107 0704 	add.w	r7, r7, #4	; 0x4
    103e:	46bd      	mov	sp, r7
    1040:	bd80      	pop	{r7, pc}
    1042:	46c0      	nop			(mov r8, r8)

00001044 <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
    1044:	b580      	push	{r7, lr}
    1046:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
    1048:	f04f 0001 	mov.w	r0, #1	; 0x1
    104c:	f04f 0101 	mov.w	r1, #1	; 0x1
    1050:	f000 fece 	bl	1df0 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
    1054:	f04f 0001 	mov.w	r0, #1	; 0x1
    1058:	f04f 0100 	mov.w	r1, #0	; 0x0
    105c:	f000 fec8 	bl	1df0 <RCC_APB2PeriphResetCmd>
}
    1060:	46bd      	mov	sp, r7
    1062:	bd80      	pop	{r7, pc}

00001064 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *   contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
    1064:	b480      	push	{r7}
    1066:	b088      	sub	sp, #32
    1068:	af00      	add	r7, sp, #0
    106a:	6078      	str	r0, [r7, #4]
    106c:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
    106e:	f04f 0300 	mov.w	r3, #0	; 0x0
    1072:	60bb      	str	r3, [r7, #8]
    1074:	f04f 0300 	mov.w	r3, #0	; 0x0
    1078:	60fb      	str	r3, [r7, #12]
    107a:	f04f 0300 	mov.w	r3, #0	; 0x0
    107e:	613b      	str	r3, [r7, #16]
    1080:	f04f 0300 	mov.w	r3, #0	; 0x0
    1084:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
    1086:	f04f 0300 	mov.w	r3, #0	; 0x0
    108a:	61bb      	str	r3, [r7, #24]
    108c:	f04f 0300 	mov.w	r3, #0	; 0x0
    1090:	61fb      	str	r3, [r7, #28]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
    1092:	683b      	ldr	r3, [r7, #0]
    1094:	689b      	ldr	r3, [r3, #8]
    1096:	f003 030f 	and.w	r3, r3, #15	; 0xf
    109a:	60bb      	str	r3, [r7, #8]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
    109c:	683b      	ldr	r3, [r7, #0]
    109e:	689b      	ldr	r3, [r3, #8]
    10a0:	f003 0310 	and.w	r3, r3, #16	; 0x10
    10a4:	2b00      	cmp	r3, #0
    10a6:	d005      	beq.n	10b4 <GPIO_Init+0x50>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
    10a8:	683b      	ldr	r3, [r7, #0]
    10aa:	685b      	ldr	r3, [r3, #4]
    10ac:	68ba      	ldr	r2, [r7, #8]
    10ae:	ea42 0303 	orr.w	r3, r2, r3
    10b2:	60bb      	str	r3, [r7, #8]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
    10b4:	683b      	ldr	r3, [r7, #0]
    10b6:	881b      	ldrh	r3, [r3, #0]
    10b8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    10bc:	2b00      	cmp	r3, #0
    10be:	d051      	beq.n	1164 <GPIO_Init+0x100>
  {
    tmpreg = GPIOx->CRL;
    10c0:	687b      	ldr	r3, [r7, #4]
    10c2:	681b      	ldr	r3, [r3, #0]
    10c4:	61bb      	str	r3, [r7, #24]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    10c6:	f04f 0300 	mov.w	r3, #0	; 0x0
    10ca:	613b      	str	r3, [r7, #16]
    10cc:	e044      	b.n	1158 <GPIO_Init+0xf4>
    {
      pos = ((uint32_t)0x01) << pinpos;
    10ce:	693b      	ldr	r3, [r7, #16]
    10d0:	f04f 0201 	mov.w	r2, #1	; 0x1
    10d4:	fa02 f303 	lsl.w	r3, r2, r3
    10d8:	617b      	str	r3, [r7, #20]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
    10da:	683b      	ldr	r3, [r7, #0]
    10dc:	881b      	ldrh	r3, [r3, #0]
    10de:	461a      	mov	r2, r3
    10e0:	697b      	ldr	r3, [r7, #20]
    10e2:	ea02 0303 	and.w	r3, r2, r3
    10e6:	60fb      	str	r3, [r7, #12]
      if (currentpin == pos)
    10e8:	68fa      	ldr	r2, [r7, #12]
    10ea:	697b      	ldr	r3, [r7, #20]
    10ec:	429a      	cmp	r2, r3
    10ee:	d12f      	bne.n	1150 <GPIO_Init+0xec>
      {
        pos = pinpos << 2;
    10f0:	693b      	ldr	r3, [r7, #16]
    10f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    10f6:	617b      	str	r3, [r7, #20]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    10f8:	697b      	ldr	r3, [r7, #20]
    10fa:	f04f 020f 	mov.w	r2, #15	; 0xf
    10fe:	fa02 f303 	lsl.w	r3, r2, r3
    1102:	61fb      	str	r3, [r7, #28]
        tmpreg &= ~pinmask;
    1104:	69fb      	ldr	r3, [r7, #28]
    1106:	ea6f 0303 	mvn.w	r3, r3
    110a:	69ba      	ldr	r2, [r7, #24]
    110c:	ea02 0303 	and.w	r3, r2, r3
    1110:	61bb      	str	r3, [r7, #24]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    1112:	697b      	ldr	r3, [r7, #20]
    1114:	68ba      	ldr	r2, [r7, #8]
    1116:	fa02 f303 	lsl.w	r3, r2, r3
    111a:	69ba      	ldr	r2, [r7, #24]
    111c:	ea42 0303 	orr.w	r3, r2, r3
    1120:	61bb      	str	r3, [r7, #24]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    1122:	683b      	ldr	r3, [r7, #0]
    1124:	689b      	ldr	r3, [r3, #8]
    1126:	2b28      	cmp	r3, #40
    1128:	d107      	bne.n	113a <GPIO_Init+0xd6>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
    112a:	693b      	ldr	r3, [r7, #16]
    112c:	f04f 0201 	mov.w	r2, #1	; 0x1
    1130:	fa02 f203 	lsl.w	r2, r2, r3
    1134:	687b      	ldr	r3, [r7, #4]
    1136:	615a      	str	r2, [r3, #20]
    1138:	e00a      	b.n	1150 <GPIO_Init+0xec>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    113a:	683b      	ldr	r3, [r7, #0]
    113c:	689b      	ldr	r3, [r3, #8]
    113e:	2b48      	cmp	r3, #72
    1140:	d106      	bne.n	1150 <GPIO_Init+0xec>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
    1142:	693b      	ldr	r3, [r7, #16]
    1144:	f04f 0201 	mov.w	r2, #1	; 0x1
    1148:	fa02 f203 	lsl.w	r2, r2, r3
    114c:	687b      	ldr	r3, [r7, #4]
    114e:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1150:	693b      	ldr	r3, [r7, #16]
    1152:	f103 0301 	add.w	r3, r3, #1	; 0x1
    1156:	613b      	str	r3, [r7, #16]
    1158:	693b      	ldr	r3, [r7, #16]
    115a:	2b07      	cmp	r3, #7
    115c:	d9b7      	bls.n	10ce <GPIO_Init+0x6a>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
    115e:	687b      	ldr	r3, [r7, #4]
    1160:	69ba      	ldr	r2, [r7, #24]
    1162:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
    1164:	683b      	ldr	r3, [r7, #0]
    1166:	881b      	ldrh	r3, [r3, #0]
    1168:	2bff      	cmp	r3, #255
    116a:	d956      	bls.n	121a <GPIO_Init+0x1b6>
  {
    tmpreg = GPIOx->CRH;
    116c:	687b      	ldr	r3, [r7, #4]
    116e:	685b      	ldr	r3, [r3, #4]
    1170:	61bb      	str	r3, [r7, #24]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1172:	f04f 0300 	mov.w	r3, #0	; 0x0
    1176:	613b      	str	r3, [r7, #16]
    1178:	e049      	b.n	120e <GPIO_Init+0x1aa>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
    117a:	693b      	ldr	r3, [r7, #16]
    117c:	f103 0308 	add.w	r3, r3, #8	; 0x8
    1180:	f04f 0201 	mov.w	r2, #1	; 0x1
    1184:	fa02 f303 	lsl.w	r3, r2, r3
    1188:	617b      	str	r3, [r7, #20]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
    118a:	683b      	ldr	r3, [r7, #0]
    118c:	881b      	ldrh	r3, [r3, #0]
    118e:	461a      	mov	r2, r3
    1190:	697b      	ldr	r3, [r7, #20]
    1192:	ea02 0303 	and.w	r3, r2, r3
    1196:	60fb      	str	r3, [r7, #12]
      if (currentpin == pos)
    1198:	68fa      	ldr	r2, [r7, #12]
    119a:	697b      	ldr	r3, [r7, #20]
    119c:	429a      	cmp	r2, r3
    119e:	d132      	bne.n	1206 <GPIO_Init+0x1a2>
      {
        pos = pinpos << 2;
    11a0:	693b      	ldr	r3, [r7, #16]
    11a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    11a6:	617b      	str	r3, [r7, #20]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
    11a8:	697b      	ldr	r3, [r7, #20]
    11aa:	f04f 020f 	mov.w	r2, #15	; 0xf
    11ae:	fa02 f303 	lsl.w	r3, r2, r3
    11b2:	61fb      	str	r3, [r7, #28]
        tmpreg &= ~pinmask;
    11b4:	69fb      	ldr	r3, [r7, #28]
    11b6:	ea6f 0303 	mvn.w	r3, r3
    11ba:	69ba      	ldr	r2, [r7, #24]
    11bc:	ea02 0303 	and.w	r3, r2, r3
    11c0:	61bb      	str	r3, [r7, #24]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
    11c2:	697b      	ldr	r3, [r7, #20]
    11c4:	68ba      	ldr	r2, [r7, #8]
    11c6:	fa02 f303 	lsl.w	r3, r2, r3
    11ca:	69ba      	ldr	r2, [r7, #24]
    11cc:	ea42 0303 	orr.w	r3, r2, r3
    11d0:	61bb      	str	r3, [r7, #24]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
    11d2:	683b      	ldr	r3, [r7, #0]
    11d4:	689b      	ldr	r3, [r3, #8]
    11d6:	2b28      	cmp	r3, #40
    11d8:	d108      	bne.n	11ec <GPIO_Init+0x188>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
    11da:	693b      	ldr	r3, [r7, #16]
    11dc:	f103 0308 	add.w	r3, r3, #8	; 0x8
    11e0:	f04f 0201 	mov.w	r2, #1	; 0x1
    11e4:	fa02 f203 	lsl.w	r2, r2, r3
    11e8:	687b      	ldr	r3, [r7, #4]
    11ea:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    11ec:	683b      	ldr	r3, [r7, #0]
    11ee:	689b      	ldr	r3, [r3, #8]
    11f0:	2b48      	cmp	r3, #72
    11f2:	d108      	bne.n	1206 <GPIO_Init+0x1a2>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
    11f4:	693b      	ldr	r3, [r7, #16]
    11f6:	f103 0308 	add.w	r3, r3, #8	; 0x8
    11fa:	f04f 0201 	mov.w	r2, #1	; 0x1
    11fe:	fa02 f203 	lsl.w	r2, r2, r3
    1202:	687b      	ldr	r3, [r7, #4]
    1204:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1206:	693b      	ldr	r3, [r7, #16]
    1208:	f103 0301 	add.w	r3, r3, #1	; 0x1
    120c:	613b      	str	r3, [r7, #16]
    120e:	693b      	ldr	r3, [r7, #16]
    1210:	2b07      	cmp	r3, #7
    1212:	d9b2      	bls.n	117a <GPIO_Init+0x116>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
    1214:	687b      	ldr	r3, [r7, #4]
    1216:	69ba      	ldr	r2, [r7, #24]
    1218:	605a      	str	r2, [r3, #4]
  }
}
    121a:	f107 0720 	add.w	r7, r7, #32	; 0x20
    121e:	46bd      	mov	sp, r7
    1220:	bc80      	pop	{r7}
    1222:	4770      	bx	lr

00001224 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *   be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
    1224:	b480      	push	{r7}
    1226:	b081      	sub	sp, #4
    1228:	af00      	add	r7, sp, #0
    122a:	6038      	str	r0, [r7, #0]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
    122c:	683b      	ldr	r3, [r7, #0]
    122e:	f64f 72ff 	movw	r2, #65535	; 0xffff
    1232:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
    1234:	683b      	ldr	r3, [r7, #0]
    1236:	f04f 0202 	mov.w	r2, #2	; 0x2
    123a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
    123c:	683b      	ldr	r3, [r7, #0]
    123e:	f04f 0204 	mov.w	r2, #4	; 0x4
    1242:	609a      	str	r2, [r3, #8]
}
    1244:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1248:	46bd      	mov	sp, r7
    124a:	bc80      	pop	{r7}
    124c:	4770      	bx	lr
    124e:	46c0      	nop			(mov r8, r8)

00001250 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1250:	b480      	push	{r7}
    1252:	b083      	sub	sp, #12
    1254:	af00      	add	r7, sp, #0
    1256:	6078      	str	r0, [r7, #4]
    1258:	460b      	mov	r3, r1
    125a:	803b      	strh	r3, [r7, #0]
  uint8_t bitstatus = 0x00;
    125c:	f04f 0300 	mov.w	r3, #0	; 0x0
    1260:	72fb      	strb	r3, [r7, #11]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
    1262:	687b      	ldr	r3, [r7, #4]
    1264:	689a      	ldr	r2, [r3, #8]
    1266:	883b      	ldrh	r3, [r7, #0]
    1268:	ea02 0303 	and.w	r3, r2, r3
    126c:	2b00      	cmp	r3, #0
    126e:	d003      	beq.n	1278 <GPIO_ReadInputDataBit+0x28>
  {
    bitstatus = (uint8_t)Bit_SET;
    1270:	f04f 0301 	mov.w	r3, #1	; 0x1
    1274:	72fb      	strb	r3, [r7, #11]
    1276:	e002      	b.n	127e <GPIO_ReadInputDataBit+0x2e>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    1278:	f04f 0300 	mov.w	r3, #0	; 0x0
    127c:	72fb      	strb	r3, [r7, #11]
  }
  return bitstatus;
    127e:	7afb      	ldrb	r3, [r7, #11]
}
    1280:	4618      	mov	r0, r3
    1282:	f107 070c 	add.w	r7, r7, #12	; 0xc
    1286:	46bd      	mov	sp, r7
    1288:	bc80      	pop	{r7}
    128a:	4770      	bx	lr

0000128c <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
    128c:	b480      	push	{r7}
    128e:	b081      	sub	sp, #4
    1290:	af00      	add	r7, sp, #0
    1292:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
    1294:	683b      	ldr	r3, [r7, #0]
    1296:	689b      	ldr	r3, [r3, #8]
    1298:	b29b      	uxth	r3, r3
}
    129a:	4618      	mov	r0, r3
    129c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    12a0:	46bd      	mov	sp, r7
    12a2:	bc80      	pop	{r7}
    12a4:	4770      	bx	lr
    12a6:	46c0      	nop			(mov r8, r8)

000012a8 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    12a8:	b480      	push	{r7}
    12aa:	b083      	sub	sp, #12
    12ac:	af00      	add	r7, sp, #0
    12ae:	6078      	str	r0, [r7, #4]
    12b0:	460b      	mov	r3, r1
    12b2:	803b      	strh	r3, [r7, #0]
  uint8_t bitstatus = 0x00;
    12b4:	f04f 0300 	mov.w	r3, #0	; 0x0
    12b8:	72fb      	strb	r3, [r7, #11]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
    12ba:	687b      	ldr	r3, [r7, #4]
    12bc:	68da      	ldr	r2, [r3, #12]
    12be:	883b      	ldrh	r3, [r7, #0]
    12c0:	ea02 0303 	and.w	r3, r2, r3
    12c4:	2b00      	cmp	r3, #0
    12c6:	d003      	beq.n	12d0 <GPIO_ReadOutputDataBit+0x28>
  {
    bitstatus = (uint8_t)Bit_SET;
    12c8:	f04f 0301 	mov.w	r3, #1	; 0x1
    12cc:	72fb      	strb	r3, [r7, #11]
    12ce:	e002      	b.n	12d6 <GPIO_ReadOutputDataBit+0x2e>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
    12d0:	f04f 0300 	mov.w	r3, #0	; 0x0
    12d4:	72fb      	strb	r3, [r7, #11]
  }
  return bitstatus;
    12d6:	7afb      	ldrb	r3, [r7, #11]
}
    12d8:	4618      	mov	r0, r3
    12da:	f107 070c 	add.w	r7, r7, #12	; 0xc
    12de:	46bd      	mov	sp, r7
    12e0:	bc80      	pop	{r7}
    12e2:	4770      	bx	lr

000012e4 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
    12e4:	b480      	push	{r7}
    12e6:	b081      	sub	sp, #4
    12e8:	af00      	add	r7, sp, #0
    12ea:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
    12ec:	683b      	ldr	r3, [r7, #0]
    12ee:	68db      	ldr	r3, [r3, #12]
    12f0:	b29b      	uxth	r3, r3
}
    12f2:	4618      	mov	r0, r3
    12f4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    12f8:	46bd      	mov	sp, r7
    12fa:	bc80      	pop	{r7}
    12fc:	4770      	bx	lr
    12fe:	46c0      	nop			(mov r8, r8)

00001300 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1300:	b480      	push	{r7}
    1302:	b082      	sub	sp, #8
    1304:	af00      	add	r7, sp, #0
    1306:	6078      	str	r0, [r7, #4]
    1308:	460b      	mov	r3, r1
    130a:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
    130c:	883a      	ldrh	r2, [r7, #0]
    130e:	687b      	ldr	r3, [r7, #4]
    1310:	611a      	str	r2, [r3, #16]
}
    1312:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1316:	46bd      	mov	sp, r7
    1318:	bc80      	pop	{r7}
    131a:	4770      	bx	lr

0000131c <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    131c:	b480      	push	{r7}
    131e:	b082      	sub	sp, #8
    1320:	af00      	add	r7, sp, #0
    1322:	6078      	str	r0, [r7, #4]
    1324:	460b      	mov	r3, r1
    1326:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
    1328:	883a      	ldrh	r2, [r7, #0]
    132a:	687b      	ldr	r3, [r7, #4]
    132c:	615a      	str	r2, [r3, #20]
}
    132e:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1332:	46bd      	mov	sp, r7
    1334:	bc80      	pop	{r7}
    1336:	4770      	bx	lr

00001338 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
    1338:	b480      	push	{r7}
    133a:	b083      	sub	sp, #12
    133c:	af00      	add	r7, sp, #0
    133e:	60b8      	str	r0, [r7, #8]
    1340:	460b      	mov	r3, r1
    1342:	603a      	str	r2, [r7, #0]
    1344:	80bb      	strh	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
    1346:	683b      	ldr	r3, [r7, #0]
    1348:	2b00      	cmp	r3, #0
    134a:	d003      	beq.n	1354 <GPIO_WriteBit+0x1c>
  {
    GPIOx->BSRR = GPIO_Pin;
    134c:	88ba      	ldrh	r2, [r7, #4]
    134e:	68bb      	ldr	r3, [r7, #8]
    1350:	611a      	str	r2, [r3, #16]
    1352:	e002      	b.n	135a <GPIO_WriteBit+0x22>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
    1354:	88ba      	ldrh	r2, [r7, #4]
    1356:	68bb      	ldr	r3, [r7, #8]
    1358:	615a      	str	r2, [r3, #20]
  }
}
    135a:	f107 070c 	add.w	r7, r7, #12	; 0xc
    135e:	46bd      	mov	sp, r7
    1360:	bc80      	pop	{r7}
    1362:	4770      	bx	lr

00001364 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
    1364:	b480      	push	{r7}
    1366:	b082      	sub	sp, #8
    1368:	af00      	add	r7, sp, #0
    136a:	6078      	str	r0, [r7, #4]
    136c:	460b      	mov	r3, r1
    136e:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
    1370:	883a      	ldrh	r2, [r7, #0]
    1372:	687b      	ldr	r3, [r7, #4]
    1374:	60da      	str	r2, [r3, #12]
}
    1376:	f107 0708 	add.w	r7, r7, #8	; 0x8
    137a:	46bd      	mov	sp, r7
    137c:	bc80      	pop	{r7}
    137e:	4770      	bx	lr

00001380 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
    1380:	b480      	push	{r7}
    1382:	b083      	sub	sp, #12
    1384:	af00      	add	r7, sp, #0
    1386:	6078      	str	r0, [r7, #4]
    1388:	460b      	mov	r3, r1
    138a:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0x00010000;
    138c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    1390:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
    1392:	883b      	ldrh	r3, [r7, #0]
    1394:	68ba      	ldr	r2, [r7, #8]
    1396:	ea42 0303 	orr.w	r3, r2, r3
    139a:	60bb      	str	r3, [r7, #8]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    139c:	687b      	ldr	r3, [r7, #4]
    139e:	68ba      	ldr	r2, [r7, #8]
    13a0:	619a      	str	r2, [r3, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
    13a2:	883a      	ldrh	r2, [r7, #0]
    13a4:	687b      	ldr	r3, [r7, #4]
    13a6:	619a      	str	r2, [r3, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
    13a8:	687b      	ldr	r3, [r7, #4]
    13aa:	68ba      	ldr	r2, [r7, #8]
    13ac:	619a      	str	r2, [r3, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    13ae:	687b      	ldr	r3, [r7, #4]
    13b0:	699b      	ldr	r3, [r3, #24]
    13b2:	60bb      	str	r3, [r7, #8]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
    13b4:	687b      	ldr	r3, [r7, #4]
    13b6:	699b      	ldr	r3, [r3, #24]
    13b8:	60bb      	str	r3, [r7, #8]
}
    13ba:	f107 070c 	add.w	r7, r7, #12	; 0xc
    13be:	46bd      	mov	sp, r7
    13c0:	bc80      	pop	{r7}
    13c2:	4770      	bx	lr

000013c4 <GPIO_EventOutputConfig>:
  * @param  GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    13c4:	b480      	push	{r7}
    13c6:	b083      	sub	sp, #12
    13c8:	af00      	add	r7, sp, #0
    13ca:	4602      	mov	r2, r0
    13cc:	460b      	mov	r3, r1
    13ce:	713a      	strb	r2, [r7, #4]
    13d0:	703b      	strb	r3, [r7, #0]
  uint32_t tmpreg = 0x00;
    13d2:	f04f 0300 	mov.w	r3, #0	; 0x0
    13d6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
    13d8:	f240 0300 	movw	r3, #0	; 0x0
    13dc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    13e0:	681b      	ldr	r3, [r3, #0]
    13e2:	60bb      	str	r3, [r7, #8]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
    13e4:	68ba      	ldr	r2, [r7, #8]
    13e6:	f64f 7380 	movw	r3, #65408	; 0xff80
    13ea:	f2c0 0300 	movt	r3, #0	; 0x0
    13ee:	ea02 0303 	and.w	r3, r2, r3
    13f2:	60bb      	str	r3, [r7, #8]
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
    13f4:	793b      	ldrb	r3, [r7, #4]
    13f6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    13fa:	68ba      	ldr	r2, [r7, #8]
    13fc:	ea42 0303 	orr.w	r3, r2, r3
    1400:	60bb      	str	r3, [r7, #8]
  tmpreg |= GPIO_PinSource;
    1402:	783b      	ldrb	r3, [r7, #0]
    1404:	68ba      	ldr	r2, [r7, #8]
    1406:	ea42 0303 	orr.w	r3, r2, r3
    140a:	60bb      	str	r3, [r7, #8]
  AFIO->EVCR = tmpreg;
    140c:	f240 0300 	movw	r3, #0	; 0x0
    1410:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1414:	68ba      	ldr	r2, [r7, #8]
    1416:	601a      	str	r2, [r3, #0]
}
    1418:	f107 070c 	add.w	r7, r7, #12	; 0xc
    141c:	46bd      	mov	sp, r7
    141e:	bc80      	pop	{r7}
    1420:	4770      	bx	lr
    1422:	46c0      	nop			(mov r8, r8)

00001424 <GPIO_EventOutputCmd>:
  * @param  NewState: new state of the Event output.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_EventOutputCmd(FunctionalState NewState)
{
    1424:	b480      	push	{r7}
    1426:	b081      	sub	sp, #4
    1428:	af00      	add	r7, sp, #0
    142a:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
    142c:	f240 031c 	movw	r3, #28	; 0x1c
    1430:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1434:	683a      	ldr	r2, [r7, #0]
    1436:	601a      	str	r2, [r3, #0]
}
    1438:	f107 0704 	add.w	r7, r7, #4	; 0x4
    143c:	46bd      	mov	sp, r7
    143e:	bc80      	pop	{r7}
    1440:	4770      	bx	lr
    1442:	46c0      	nop			(mov r8, r8)

00001444 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
    1444:	b480      	push	{r7}
    1446:	b086      	sub	sp, #24
    1448:	af00      	add	r7, sp, #0
    144a:	6078      	str	r0, [r7, #4]
    144c:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
    144e:	f04f 0300 	mov.w	r3, #0	; 0x0
    1452:	60bb      	str	r3, [r7, #8]
    1454:	f04f 0300 	mov.w	r3, #0	; 0x0
    1458:	60fb      	str	r3, [r7, #12]
    145a:	f04f 0300 	mov.w	r3, #0	; 0x0
    145e:	613b      	str	r3, [r7, #16]
    1460:	f04f 0300 	mov.w	r3, #0	; 0x0
    1464:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
    1466:	f240 0300 	movw	r3, #0	; 0x0
    146a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    146e:	685b      	ldr	r3, [r3, #4]
    1470:	613b      	str	r3, [r7, #16]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
    1472:	687b      	ldr	r3, [r7, #4]
    1474:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    1478:	ea4f 4313 	mov.w	r3, r3, lsr #16
    147c:	617b      	str	r3, [r7, #20]
  tmp = GPIO_Remap & LSB_MASK;
    147e:	687b      	ldr	r3, [r7, #4]
    1480:	ea4f 4303 	mov.w	r3, r3, lsl #16
    1484:	ea4f 4313 	mov.w	r3, r3, lsr #16
    1488:	60bb      	str	r3, [r7, #8]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
    148a:	687b      	ldr	r3, [r7, #4]
    148c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    1490:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
    1494:	d110      	bne.n	14b8 <GPIO_PinRemapConfig+0x74>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    1496:	693b      	ldr	r3, [r7, #16]
    1498:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    149c:	613b      	str	r3, [r7, #16]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
    149e:	f240 0300 	movw	r3, #0	; 0x0
    14a2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    14a6:	f240 0200 	movw	r2, #0	; 0x0
    14aa:	f2c4 0201 	movt	r2, #16385	; 0x4001
    14ae:	6852      	ldr	r2, [r2, #4]
    14b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    14b4:	605a      	str	r2, [r3, #4]
    14b6:	e028      	b.n	150a <GPIO_PinRemapConfig+0xc6>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
    14b8:	687b      	ldr	r3, [r7, #4]
    14ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    14be:	2b00      	cmp	r3, #0
    14c0:	d011      	beq.n	14e6 <GPIO_PinRemapConfig+0xa2>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    14c2:	697b      	ldr	r3, [r7, #20]
    14c4:	f04f 0203 	mov.w	r2, #3	; 0x3
    14c8:	fa02 f303 	lsl.w	r3, r2, r3
    14cc:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
    14ce:	68fb      	ldr	r3, [r7, #12]
    14d0:	ea6f 0303 	mvn.w	r3, r3
    14d4:	693a      	ldr	r2, [r7, #16]
    14d6:	ea02 0303 	and.w	r3, r2, r3
    14da:	613b      	str	r3, [r7, #16]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    14dc:	693b      	ldr	r3, [r7, #16]
    14de:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    14e2:	613b      	str	r3, [r7, #16]
    14e4:	e011      	b.n	150a <GPIO_PinRemapConfig+0xc6>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    14e6:	687b      	ldr	r3, [r7, #4]
    14e8:	ea4f 5353 	mov.w	r3, r3, lsr #21
    14ec:	ea4f 1303 	mov.w	r3, r3, lsl #4
    14f0:	68ba      	ldr	r2, [r7, #8]
    14f2:	fa02 f303 	lsl.w	r3, r2, r3
    14f6:	ea6f 0303 	mvn.w	r3, r3
    14fa:	693a      	ldr	r2, [r7, #16]
    14fc:	ea02 0303 	and.w	r3, r2, r3
    1500:	613b      	str	r3, [r7, #16]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    1502:	693b      	ldr	r3, [r7, #16]
    1504:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    1508:	613b      	str	r3, [r7, #16]
  }

  if (NewState != DISABLE)
    150a:	683b      	ldr	r3, [r7, #0]
    150c:	2b00      	cmp	r3, #0
    150e:	d00b      	beq.n	1528 <GPIO_PinRemapConfig+0xe4>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
    1510:	687b      	ldr	r3, [r7, #4]
    1512:	ea4f 5353 	mov.w	r3, r3, lsr #21
    1516:	ea4f 1303 	mov.w	r3, r3, lsl #4
    151a:	68ba      	ldr	r2, [r7, #8]
    151c:	fa02 f303 	lsl.w	r3, r2, r3
    1520:	693a      	ldr	r2, [r7, #16]
    1522:	ea42 0303 	orr.w	r3, r2, r3
    1526:	613b      	str	r3, [r7, #16]
  }

  AFIO->MAPR = tmpreg;
    1528:	f240 0300 	movw	r3, #0	; 0x0
    152c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1530:	693a      	ldr	r2, [r7, #16]
    1532:	605a      	str	r2, [r3, #4]
}
    1534:	f107 0718 	add.w	r7, r7, #24	; 0x18
    1538:	46bd      	mov	sp, r7
    153a:	bc80      	pop	{r7}
    153c:	4770      	bx	lr
    153e:	46c0      	nop			(mov r8, r8)

00001540 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    1540:	b480      	push	{r7}
    1542:	b083      	sub	sp, #12
    1544:	af00      	add	r7, sp, #0
    1546:	4602      	mov	r2, r0
    1548:	460b      	mov	r3, r1
    154a:	713a      	strb	r2, [r7, #4]
    154c:	703b      	strb	r3, [r7, #0]
  uint32_t tmp = 0x00;
    154e:	f04f 0300 	mov.w	r3, #0	; 0x0
    1552:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
    1554:	783b      	ldrb	r3, [r7, #0]
    1556:	f003 0303 	and.w	r3, r3, #3	; 0x3
    155a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    155e:	f04f 020f 	mov.w	r2, #15	; 0xf
    1562:	fa02 f303 	lsl.w	r3, r2, r3
    1566:	60bb      	str	r3, [r7, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
    1568:	f240 0300 	movw	r3, #0	; 0x0
    156c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1570:	783a      	ldrb	r2, [r7, #0]
    1572:	ea4f 0292 	mov.w	r2, r2, lsr #2
    1576:	b2d2      	uxtb	r2, r2
    1578:	4610      	mov	r0, r2
    157a:	f240 0200 	movw	r2, #0	; 0x0
    157e:	f2c4 0201 	movt	r2, #16385	; 0x4001
    1582:	7839      	ldrb	r1, [r7, #0]
    1584:	ea4f 0191 	mov.w	r1, r1, lsr #2
    1588:	b2c9      	uxtb	r1, r1
    158a:	f101 0102 	add.w	r1, r1, #2	; 0x2
    158e:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    1592:	68ba      	ldr	r2, [r7, #8]
    1594:	ea6f 0202 	mvn.w	r2, r2
    1598:	ea01 0102 	and.w	r1, r1, r2
    159c:	f100 0202 	add.w	r2, r0, #2	; 0x2
    15a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
    15a4:	f240 0300 	movw	r3, #0	; 0x0
    15a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    15ac:	783a      	ldrb	r2, [r7, #0]
    15ae:	ea4f 0292 	mov.w	r2, r2, lsr #2
    15b2:	b2d2      	uxtb	r2, r2
    15b4:	4610      	mov	r0, r2
    15b6:	f240 0200 	movw	r2, #0	; 0x0
    15ba:	f2c4 0201 	movt	r2, #16385	; 0x4001
    15be:	7839      	ldrb	r1, [r7, #0]
    15c0:	ea4f 0191 	mov.w	r1, r1, lsr #2
    15c4:	b2c9      	uxtb	r1, r1
    15c6:	f101 0102 	add.w	r1, r1, #2	; 0x2
    15ca:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    15ce:	f897 c004 	ldrb.w	ip, [r7, #4]
    15d2:	783a      	ldrb	r2, [r7, #0]
    15d4:	f002 0203 	and.w	r2, r2, #3	; 0x3
    15d8:	ea4f 0282 	mov.w	r2, r2, lsl #2
    15dc:	fa0c f202 	lsl.w	r2, ip, r2
    15e0:	ea41 0102 	orr.w	r1, r1, r2
    15e4:	f100 0202 	add.w	r2, r0, #2	; 0x2
    15e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    15ec:	f107 070c 	add.w	r7, r7, #12	; 0xc
    15f0:	46bd      	mov	sp, r7
    15f2:	bc80      	pop	{r7}
    15f4:	4770      	bx	lr
    15f6:	46c0      	nop			(mov r8, r8)

000015f8 <GPIO_ETH_MediaInterfaceConfig>:
  *     @arg GPIO_ETH_MediaInterface_MII: MII mode
  *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode    
  * @retval None
  */
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
    15f8:	b480      	push	{r7}
    15fa:	b081      	sub	sp, #4
    15fc:	af00      	add	r7, sp, #0
    15fe:	6038      	str	r0, [r7, #0]
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
    1600:	f240 03dc 	movw	r3, #220	; 0xdc
    1604:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1608:	683a      	ldr	r2, [r7, #0]
    160a:	601a      	str	r2, [r3, #0]
}
    160c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1610:	46bd      	mov	sp, r7
    1612:	bc80      	pop	{r7}
    1614:	4770      	bx	lr
    1616:	46c0      	nop			(mov r8, r8)

00001618 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
    1618:	b480      	push	{r7}
    161a:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
    161c:	f241 0300 	movw	r3, #4096	; 0x1000
    1620:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1624:	f241 0200 	movw	r2, #4096	; 0x1000
    1628:	f2c4 0202 	movt	r2, #16386	; 0x4002
    162c:	6812      	ldr	r2, [r2, #0]
    162e:	f042 0201 	orr.w	r2, r2, #1	; 0x1
    1632:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
    1634:	f241 0200 	movw	r2, #4096	; 0x1000
    1638:	f2c4 0202 	movt	r2, #16386	; 0x4002
    163c:	f241 0300 	movw	r3, #4096	; 0x1000
    1640:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1644:	6859      	ldr	r1, [r3, #4]
    1646:	f240 0300 	movw	r3, #0	; 0x0
    164a:	f6cf 03ff 	movt	r3, #63743	; 0xf8ff
    164e:	ea01 0303 	and.w	r3, r1, r3
    1652:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
    1654:	f241 0300 	movw	r3, #4096	; 0x1000
    1658:	f2c4 0302 	movt	r3, #16386	; 0x4002
    165c:	f241 0200 	movw	r2, #4096	; 0x1000
    1660:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1664:	6812      	ldr	r2, [r2, #0]
    1666:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
    166a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    166e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
    1670:	f241 0300 	movw	r3, #4096	; 0x1000
    1674:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1678:	f241 0200 	movw	r2, #4096	; 0x1000
    167c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1680:	6812      	ldr	r2, [r2, #0]
    1682:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
    1686:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
    1688:	f241 0300 	movw	r3, #4096	; 0x1000
    168c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1690:	f241 0200 	movw	r2, #4096	; 0x1000
    1694:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1698:	6852      	ldr	r2, [r2, #4]
    169a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
    169e:	605a      	str	r2, [r3, #4]

#ifndef STM32F10X_CL
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
    16a0:	f241 0300 	movw	r3, #4096	; 0x1000
    16a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    16a8:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
    16ac:	609a      	str	r2, [r3, #8]
  RCC->CIR = 0x00FF0000;

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
#endif /* STM32F10X_CL */
}
    16ae:	46bd      	mov	sp, r7
    16b0:	bc80      	pop	{r7}
    16b2:	4770      	bx	lr

000016b4 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
    16b4:	b480      	push	{r7}
    16b6:	b081      	sub	sp, #4
    16b8:	af00      	add	r7, sp, #0
    16ba:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
    16bc:	f241 0300 	movw	r3, #4096	; 0x1000
    16c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    16c4:	f241 0200 	movw	r2, #4096	; 0x1000
    16c8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    16cc:	6812      	ldr	r2, [r2, #0]
    16ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    16d2:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
    16d4:	f241 0300 	movw	r3, #4096	; 0x1000
    16d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    16dc:	f241 0200 	movw	r2, #4096	; 0x1000
    16e0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    16e4:	6812      	ldr	r2, [r2, #0]
    16e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
    16ea:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
    16ec:	683b      	ldr	r3, [r7, #0]
    16ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    16f2:	d003      	beq.n	16fc <RCC_HSEConfig+0x48>
    16f4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
    16f8:	d00d      	beq.n	1716 <RCC_HSEConfig+0x62>
    16fa:	e018      	b.n	172e <RCC_HSEConfig+0x7a>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
    16fc:	f241 0300 	movw	r3, #4096	; 0x1000
    1700:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1704:	f241 0200 	movw	r2, #4096	; 0x1000
    1708:	f2c4 0202 	movt	r2, #16386	; 0x4002
    170c:	6812      	ldr	r2, [r2, #0]
    170e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
    1712:	601a      	str	r2, [r3, #0]
      break;
    1714:	e00b      	b.n	172e <RCC_HSEConfig+0x7a>
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
    1716:	f241 0300 	movw	r3, #4096	; 0x1000
    171a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    171e:	f241 0200 	movw	r2, #4096	; 0x1000
    1722:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1726:	6812      	ldr	r2, [r2, #0]
    1728:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
    172c:	601a      	str	r2, [r3, #0]
      break;
      
    default:
      break;
  }
}
    172e:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1732:	46bd      	mov	sp, r7
    1734:	bc80      	pop	{r7}
    1736:	4770      	bx	lr

00001738 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
    1738:	b580      	push	{r7, lr}
    173a:	b083      	sub	sp, #12
    173c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
    173e:	f04f 0300 	mov.w	r3, #0	; 0x0
    1742:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
    1744:	f04f 0300 	mov.w	r3, #0	; 0x0
    1748:	607b      	str	r3, [r7, #4]
  FlagStatus HSEStatus = RESET;
    174a:	f04f 0300 	mov.w	r3, #0	; 0x0
    174e:	60bb      	str	r3, [r7, #8]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    1750:	f04f 0031 	mov.w	r0, #49	; 0x31
    1754:	f000 fbd0 	bl	1ef8 <RCC_GetFlagStatus>
    1758:	4603      	mov	r3, r0
    175a:	60bb      	str	r3, [r7, #8]
    StartUpCounter++;  
    175c:	683b      	ldr	r3, [r7, #0]
    175e:	f103 0301 	add.w	r3, r3, #1	; 0x1
    1762:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSEStartUp_TimeOut) && (HSEStatus == RESET));
    1764:	683b      	ldr	r3, [r7, #0]
    1766:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
    176a:	d002      	beq.n	1772 <RCC_WaitForHSEStartUp+0x3a>
    176c:	68bb      	ldr	r3, [r7, #8]
    176e:	2b00      	cmp	r3, #0
    1770:	d0ee      	beq.n	1750 <RCC_WaitForHSEStartUp+0x18>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
    1772:	f04f 0031 	mov.w	r0, #49	; 0x31
    1776:	f000 fbbf 	bl	1ef8 <RCC_GetFlagStatus>
    177a:	4603      	mov	r3, r0
    177c:	2b00      	cmp	r3, #0
    177e:	d003      	beq.n	1788 <RCC_WaitForHSEStartUp+0x50>
  {
    status = SUCCESS;
    1780:	f04f 0301 	mov.w	r3, #1	; 0x1
    1784:	607b      	str	r3, [r7, #4]
    1786:	e002      	b.n	178e <RCC_WaitForHSEStartUp+0x56>
  }
  else
  {
    status = ERROR;
    1788:	f04f 0300 	mov.w	r3, #0	; 0x0
    178c:	607b      	str	r3, [r7, #4]
  }  
  return (status);
    178e:	687b      	ldr	r3, [r7, #4]
}
    1790:	4618      	mov	r0, r3
    1792:	f107 070c 	add.w	r7, r7, #12	; 0xc
    1796:	46bd      	mov	sp, r7
    1798:	bd80      	pop	{r7, pc}
    179a:	46c0      	nop			(mov r8, r8)

0000179c <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *   This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
    179c:	b480      	push	{r7}
    179e:	b082      	sub	sp, #8
    17a0:	af00      	add	r7, sp, #0
    17a2:	4603      	mov	r3, r0
    17a4:	703b      	strb	r3, [r7, #0]
  uint32_t tmpreg = 0;
    17a6:	f04f 0300 	mov.w	r3, #0	; 0x0
    17aa:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
    17ac:	f241 0300 	movw	r3, #4096	; 0x1000
    17b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    17b4:	681b      	ldr	r3, [r3, #0]
    17b6:	607b      	str	r3, [r7, #4]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
    17b8:	687b      	ldr	r3, [r7, #4]
    17ba:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
    17be:	607b      	str	r3, [r7, #4]
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
    17c0:	783b      	ldrb	r3, [r7, #0]
    17c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    17c6:	687a      	ldr	r2, [r7, #4]
    17c8:	ea42 0303 	orr.w	r3, r2, r3
    17cc:	607b      	str	r3, [r7, #4]
  /* Store the new value */
  RCC->CR = tmpreg;
    17ce:	f241 0300 	movw	r3, #4096	; 0x1000
    17d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    17d6:	687a      	ldr	r2, [r7, #4]
    17d8:	601a      	str	r2, [r3, #0]
}
    17da:	f107 0708 	add.w	r7, r7, #8	; 0x8
    17de:	46bd      	mov	sp, r7
    17e0:	bc80      	pop	{r7}
    17e2:	4770      	bx	lr

000017e4 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
    17e4:	b480      	push	{r7}
    17e6:	b081      	sub	sp, #4
    17e8:	af00      	add	r7, sp, #0
    17ea:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
    17ec:	f240 0300 	movw	r3, #0	; 0x0
    17f0:	f2c4 2342 	movt	r3, #16962	; 0x4242
    17f4:	683a      	ldr	r2, [r7, #0]
    17f6:	601a      	str	r2, [r3, #0]
}
    17f8:	f107 0704 	add.w	r7, r7, #4	; 0x4
    17fc:	46bd      	mov	sp, r7
    17fe:	bc80      	pop	{r7}
    1800:	4770      	bx	lr
    1802:	46c0      	nop			(mov r8, r8)

00001804 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
    1804:	b480      	push	{r7}
    1806:	b083      	sub	sp, #12
    1808:	af00      	add	r7, sp, #0
    180a:	6078      	str	r0, [r7, #4]
    180c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    180e:	f04f 0300 	mov.w	r3, #0	; 0x0
    1812:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
    1814:	f241 0300 	movw	r3, #4096	; 0x1000
    1818:	f2c4 0302 	movt	r3, #16386	; 0x4002
    181c:	685b      	ldr	r3, [r3, #4]
    181e:	60bb      	str	r3, [r7, #8]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
    1820:	68bb      	ldr	r3, [r7, #8]
    1822:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
    1826:	60bb      	str	r3, [r7, #8]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
    1828:	687a      	ldr	r2, [r7, #4]
    182a:	683b      	ldr	r3, [r7, #0]
    182c:	ea42 0303 	orr.w	r3, r2, r3
    1830:	68ba      	ldr	r2, [r7, #8]
    1832:	ea42 0303 	orr.w	r3, r2, r3
    1836:	60bb      	str	r3, [r7, #8]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1838:	f241 0300 	movw	r3, #4096	; 0x1000
    183c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1840:	68ba      	ldr	r2, [r7, #8]
    1842:	605a      	str	r2, [r3, #4]
}
    1844:	f107 070c 	add.w	r7, r7, #12	; 0xc
    1848:	46bd      	mov	sp, r7
    184a:	bc80      	pop	{r7}
    184c:	4770      	bx	lr
    184e:	46c0      	nop			(mov r8, r8)

00001850 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
    1850:	b480      	push	{r7}
    1852:	b081      	sub	sp, #4
    1854:	af00      	add	r7, sp, #0
    1856:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
    1858:	f240 0360 	movw	r3, #96	; 0x60
    185c:	f2c4 2342 	movt	r3, #16962	; 0x4242
    1860:	683a      	ldr	r2, [r7, #0]
    1862:	601a      	str	r2, [r3, #0]
}
    1864:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1868:	46bd      	mov	sp, r7
    186a:	bc80      	pop	{r7}
    186c:	4770      	bx	lr
    186e:	46c0      	nop			(mov r8, r8)

00001870 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
    1870:	b480      	push	{r7}
    1872:	b082      	sub	sp, #8
    1874:	af00      	add	r7, sp, #0
    1876:	6038      	str	r0, [r7, #0]
  uint32_t tmpreg = 0;
    1878:	f04f 0300 	mov.w	r3, #0	; 0x0
    187c:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
    187e:	f241 0300 	movw	r3, #4096	; 0x1000
    1882:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1886:	685b      	ldr	r3, [r3, #4]
    1888:	607b      	str	r3, [r7, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
    188a:	687b      	ldr	r3, [r7, #4]
    188c:	f023 0303 	bic.w	r3, r3, #3	; 0x3
    1890:	607b      	str	r3, [r7, #4]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
    1892:	687a      	ldr	r2, [r7, #4]
    1894:	683b      	ldr	r3, [r7, #0]
    1896:	ea42 0303 	orr.w	r3, r2, r3
    189a:	607b      	str	r3, [r7, #4]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    189c:	f241 0300 	movw	r3, #4096	; 0x1000
    18a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    18a4:	687a      	ldr	r2, [r7, #4]
    18a6:	605a      	str	r2, [r3, #4]
}
    18a8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    18ac:	46bd      	mov	sp, r7
    18ae:	bc80      	pop	{r7}
    18b0:	4770      	bx	lr
    18b2:	46c0      	nop			(mov r8, r8)

000018b4 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
    18b4:	b480      	push	{r7}
    18b6:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
    18b8:	f241 0300 	movw	r3, #4096	; 0x1000
    18bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    18c0:	685b      	ldr	r3, [r3, #4]
    18c2:	b2db      	uxtb	r3, r3
    18c4:	f003 030c 	and.w	r3, r3, #12	; 0xc
}
    18c8:	4618      	mov	r0, r3
    18ca:	46bd      	mov	sp, r7
    18cc:	bc80      	pop	{r7}
    18ce:	4770      	bx	lr

000018d0 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
    18d0:	b480      	push	{r7}
    18d2:	b082      	sub	sp, #8
    18d4:	af00      	add	r7, sp, #0
    18d6:	6038      	str	r0, [r7, #0]
  uint32_t tmpreg = 0;
    18d8:	f04f 0300 	mov.w	r3, #0	; 0x0
    18dc:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
    18de:	f241 0300 	movw	r3, #4096	; 0x1000
    18e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    18e6:	685b      	ldr	r3, [r3, #4]
    18e8:	607b      	str	r3, [r7, #4]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
    18ea:	687b      	ldr	r3, [r7, #4]
    18ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    18f0:	607b      	str	r3, [r7, #4]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
    18f2:	687a      	ldr	r2, [r7, #4]
    18f4:	683b      	ldr	r3, [r7, #0]
    18f6:	ea42 0303 	orr.w	r3, r2, r3
    18fa:	607b      	str	r3, [r7, #4]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    18fc:	f241 0300 	movw	r3, #4096	; 0x1000
    1900:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1904:	687a      	ldr	r2, [r7, #4]
    1906:	605a      	str	r2, [r3, #4]
}
    1908:	f107 0708 	add.w	r7, r7, #8	; 0x8
    190c:	46bd      	mov	sp, r7
    190e:	bc80      	pop	{r7}
    1910:	4770      	bx	lr
    1912:	46c0      	nop			(mov r8, r8)

00001914 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
    1914:	b480      	push	{r7}
    1916:	b082      	sub	sp, #8
    1918:	af00      	add	r7, sp, #0
    191a:	6038      	str	r0, [r7, #0]
  uint32_t tmpreg = 0;
    191c:	f04f 0300 	mov.w	r3, #0	; 0x0
    1920:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
    1922:	f241 0300 	movw	r3, #4096	; 0x1000
    1926:	f2c4 0302 	movt	r3, #16386	; 0x4002
    192a:	685b      	ldr	r3, [r3, #4]
    192c:	607b      	str	r3, [r7, #4]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
    192e:	687b      	ldr	r3, [r7, #4]
    1930:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    1934:	607b      	str	r3, [r7, #4]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
    1936:	687a      	ldr	r2, [r7, #4]
    1938:	683b      	ldr	r3, [r7, #0]
    193a:	ea42 0303 	orr.w	r3, r2, r3
    193e:	607b      	str	r3, [r7, #4]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1940:	f241 0300 	movw	r3, #4096	; 0x1000
    1944:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1948:	687a      	ldr	r2, [r7, #4]
    194a:	605a      	str	r2, [r3, #4]
}
    194c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1950:	46bd      	mov	sp, r7
    1952:	bc80      	pop	{r7}
    1954:	4770      	bx	lr
    1956:	46c0      	nop			(mov r8, r8)

00001958 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
    1958:	b480      	push	{r7}
    195a:	b082      	sub	sp, #8
    195c:	af00      	add	r7, sp, #0
    195e:	6038      	str	r0, [r7, #0]
  uint32_t tmpreg = 0;
    1960:	f04f 0300 	mov.w	r3, #0	; 0x0
    1964:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
    1966:	f241 0300 	movw	r3, #4096	; 0x1000
    196a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    196e:	685b      	ldr	r3, [r3, #4]
    1970:	607b      	str	r3, [r7, #4]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
    1972:	687b      	ldr	r3, [r7, #4]
    1974:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
    1978:	607b      	str	r3, [r7, #4]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
    197a:	683b      	ldr	r3, [r7, #0]
    197c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1980:	687a      	ldr	r2, [r7, #4]
    1982:	ea42 0303 	orr.w	r3, r2, r3
    1986:	607b      	str	r3, [r7, #4]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1988:	f241 0300 	movw	r3, #4096	; 0x1000
    198c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1990:	687a      	ldr	r2, [r7, #4]
    1992:	605a      	str	r2, [r3, #4]
}
    1994:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1998:	46bd      	mov	sp, r7
    199a:	bc80      	pop	{r7}
    199c:	4770      	bx	lr
    199e:	46c0      	nop			(mov r8, r8)

000019a0 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
    19a0:	b480      	push	{r7}
    19a2:	b082      	sub	sp, #8
    19a4:	af00      	add	r7, sp, #0
    19a6:	4603      	mov	r3, r0
    19a8:	6039      	str	r1, [r7, #0]
    19aa:	713b      	strb	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    19ac:	683b      	ldr	r3, [r7, #0]
    19ae:	2b00      	cmp	r3, #0
    19b0:	d00f      	beq.n	19d2 <RCC_ITConfig+0x32>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
    19b2:	f241 0309 	movw	r3, #4105	; 0x1009
    19b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    19ba:	f241 0209 	movw	r2, #4105	; 0x1009
    19be:	f2c4 0202 	movt	r2, #16386	; 0x4002
    19c2:	7812      	ldrb	r2, [r2, #0]
    19c4:	b2d1      	uxtb	r1, r2
    19c6:	793a      	ldrb	r2, [r7, #4]
    19c8:	ea41 0202 	orr.w	r2, r1, r2
    19cc:	b2d2      	uxtb	r2, r2
    19ce:	701a      	strb	r2, [r3, #0]
    19d0:	e011      	b.n	19f6 <RCC_ITConfig+0x56>
  }
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
    19d2:	f241 0309 	movw	r3, #4105	; 0x1009
    19d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    19da:	f241 0209 	movw	r2, #4105	; 0x1009
    19de:	f2c4 0202 	movt	r2, #16386	; 0x4002
    19e2:	7812      	ldrb	r2, [r2, #0]
    19e4:	b2d1      	uxtb	r1, r2
    19e6:	793a      	ldrb	r2, [r7, #4]
    19e8:	ea6f 0202 	mvn.w	r2, r2
    19ec:	b2d2      	uxtb	r2, r2
    19ee:	ea01 0202 	and.w	r2, r1, r2
    19f2:	b2d2      	uxtb	r2, r2
    19f4:	701a      	strb	r2, [r3, #0]
  }
}
    19f6:	f107 0708 	add.w	r7, r7, #8	; 0x8
    19fa:	46bd      	mov	sp, r7
    19fc:	bc80      	pop	{r7}
    19fe:	4770      	bx	lr

00001a00 <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
    1a00:	b480      	push	{r7}
    1a02:	b081      	sub	sp, #4
    1a04:	af00      	add	r7, sp, #0
    1a06:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
    1a08:	f240 03d8 	movw	r3, #216	; 0xd8
    1a0c:	f2c4 2342 	movt	r3, #16962	; 0x4242
    1a10:	683a      	ldr	r2, [r7, #0]
    1a12:	601a      	str	r2, [r3, #0]
}
    1a14:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1a18:	46bd      	mov	sp, r7
    1a1a:	bc80      	pop	{r7}
    1a1c:	4770      	bx	lr
    1a1e:	46c0      	nop			(mov r8, r8)

00001a20 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
    1a20:	b480      	push	{r7}
    1a22:	b082      	sub	sp, #8
    1a24:	af00      	add	r7, sp, #0
    1a26:	6038      	str	r0, [r7, #0]
  uint32_t tmpreg = 0;
    1a28:	f04f 0300 	mov.w	r3, #0	; 0x0
    1a2c:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
    1a2e:	f241 0300 	movw	r3, #4096	; 0x1000
    1a32:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1a36:	685b      	ldr	r3, [r3, #4]
    1a38:	607b      	str	r3, [r7, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
    1a3a:	687b      	ldr	r3, [r7, #4]
    1a3c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
    1a40:	607b      	str	r3, [r7, #4]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
    1a42:	687a      	ldr	r2, [r7, #4]
    1a44:	683b      	ldr	r3, [r7, #0]
    1a46:	ea42 0303 	orr.w	r3, r2, r3
    1a4a:	607b      	str	r3, [r7, #4]
  /* Store the new value */
  RCC->CFGR = tmpreg;
    1a4c:	f241 0300 	movw	r3, #4096	; 0x1000
    1a50:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1a54:	687a      	ldr	r2, [r7, #4]
    1a56:	605a      	str	r2, [r3, #4]
}
    1a58:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1a5c:	46bd      	mov	sp, r7
    1a5e:	bc80      	pop	{r7}
    1a60:	4770      	bx	lr
    1a62:	46c0      	nop			(mov r8, r8)

00001a64 <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: LSE oscillator ON
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
    1a64:	b480      	push	{r7}
    1a66:	b081      	sub	sp, #4
    1a68:	af00      	add	r7, sp, #0
    1a6a:	4603      	mov	r3, r0
    1a6c:	703b      	strb	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    1a6e:	f241 0320 	movw	r3, #4128	; 0x1020
    1a72:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1a76:	f04f 0200 	mov.w	r2, #0	; 0x0
    1a7a:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
    1a7c:	f241 0320 	movw	r3, #4128	; 0x1020
    1a80:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1a84:	f04f 0200 	mov.w	r2, #0	; 0x0
    1a88:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
    1a8a:	783b      	ldrb	r3, [r7, #0]
    1a8c:	2b01      	cmp	r3, #1
    1a8e:	d002      	beq.n	1a96 <RCC_LSEConfig+0x32>
    1a90:	2b04      	cmp	r3, #4
    1a92:	d008      	beq.n	1aa6 <RCC_LSEConfig+0x42>
    1a94:	e00e      	b.n	1ab4 <RCC_LSEConfig+0x50>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
    1a96:	f241 0320 	movw	r3, #4128	; 0x1020
    1a9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1a9e:	f04f 0201 	mov.w	r2, #1	; 0x1
    1aa2:	701a      	strb	r2, [r3, #0]
      break;
    1aa4:	e006      	b.n	1ab4 <RCC_LSEConfig+0x50>
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
    1aa6:	f241 0320 	movw	r3, #4128	; 0x1020
    1aaa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1aae:	f04f 0205 	mov.w	r2, #5	; 0x5
    1ab2:	701a      	strb	r2, [r3, #0]
      break;            
      
    default:
      break;      
  }
}
    1ab4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1ab8:	46bd      	mov	sp, r7
    1aba:	bc80      	pop	{r7}
    1abc:	4770      	bx	lr
    1abe:	46c0      	nop			(mov r8, r8)

00001ac0 <RCC_LSICmd>:
  * @note   LSI can not be disabled if the IWDG is running.
  * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
    1ac0:	b480      	push	{r7}
    1ac2:	b081      	sub	sp, #4
    1ac4:	af00      	add	r7, sp, #0
    1ac6:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
    1ac8:	f240 4380 	movw	r3, #1152	; 0x480
    1acc:	f2c4 2342 	movt	r3, #16962	; 0x4242
    1ad0:	683a      	ldr	r2, [r7, #0]
    1ad2:	601a      	str	r2, [r3, #0]
}
    1ad4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1ad8:	46bd      	mov	sp, r7
    1ada:	bc80      	pop	{r7}
    1adc:	4770      	bx	lr
    1ade:	46c0      	nop			(mov r8, r8)

00001ae0 <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
    1ae0:	b480      	push	{r7}
    1ae2:	b081      	sub	sp, #4
    1ae4:	af00      	add	r7, sp, #0
    1ae6:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
    1ae8:	f241 0300 	movw	r3, #4096	; 0x1000
    1aec:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1af0:	f241 0200 	movw	r2, #4096	; 0x1000
    1af4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1af8:	6a11      	ldr	r1, [r2, #32]
    1afa:	683a      	ldr	r2, [r7, #0]
    1afc:	ea41 0202 	orr.w	r2, r1, r2
    1b00:	621a      	str	r2, [r3, #32]
}
    1b02:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1b06:	46bd      	mov	sp, r7
    1b08:	bc80      	pop	{r7}
    1b0a:	4770      	bx	lr

00001b0c <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
    1b0c:	b480      	push	{r7}
    1b0e:	b081      	sub	sp, #4
    1b10:	af00      	add	r7, sp, #0
    1b12:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
    1b14:	f240 433c 	movw	r3, #1084	; 0x43c
    1b18:	f2c4 2342 	movt	r3, #16962	; 0x4242
    1b1c:	683a      	ldr	r2, [r7, #0]
    1b1e:	601a      	str	r2, [r3, #0]
}
    1b20:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1b24:	46bd      	mov	sp, r7
    1b26:	bc80      	pop	{r7}
    1b28:	4770      	bx	lr
    1b2a:	46c0      	nop			(mov r8, r8)

00001b2c <RCC_GetClocksFreq>:
  * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
  *   the clocks frequencies.
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
    1b2c:	b480      	push	{r7}
    1b2e:	b085      	sub	sp, #20
    1b30:	af00      	add	r7, sp, #0
    1b32:	6038      	str	r0, [r7, #0]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
    1b34:	f04f 0300 	mov.w	r3, #0	; 0x0
    1b38:	607b      	str	r3, [r7, #4]
    1b3a:	f04f 0300 	mov.w	r3, #0	; 0x0
    1b3e:	60bb      	str	r3, [r7, #8]
    1b40:	f04f 0300 	mov.w	r3, #0	; 0x0
    1b44:	60fb      	str	r3, [r7, #12]
    1b46:	f04f 0300 	mov.w	r3, #0	; 0x0
    1b4a:	613b      	str	r3, [r7, #16]
#ifdef  STM32F10X_CL
  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
#endif /* STM32F10X_CL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
    1b4c:	f241 0300 	movw	r3, #4096	; 0x1000
    1b50:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1b54:	685b      	ldr	r3, [r3, #4]
    1b56:	f003 030c 	and.w	r3, r3, #12	; 0xc
    1b5a:	607b      	str	r3, [r7, #4]
  
  switch (tmp)
    1b5c:	687b      	ldr	r3, [r7, #4]
    1b5e:	2b04      	cmp	r3, #4
    1b60:	d00a      	beq.n	1b78 <RCC_GetClocksFreq+0x4c>
    1b62:	2b08      	cmp	r3, #8
    1b64:	d00f      	beq.n	1b86 <RCC_GetClocksFreq+0x5a>
    1b66:	2b00      	cmp	r3, #0
    1b68:	d14d      	bne.n	1c06 <RCC_GetClocksFreq+0xda>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
    1b6a:	683a      	ldr	r2, [r7, #0]
    1b6c:	f241 2300 	movw	r3, #4608	; 0x1200
    1b70:	f2c0 037a 	movt	r3, #122	; 0x7a
    1b74:	6013      	str	r3, [r2, #0]
      break;
    1b76:	e04c      	b.n	1c12 <RCC_GetClocksFreq+0xe6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
    1b78:	683a      	ldr	r2, [r7, #0]
    1b7a:	f241 2300 	movw	r3, #4608	; 0x1200
    1b7e:	f2c0 037a 	movt	r3, #122	; 0x7a
    1b82:	6013      	str	r3, [r2, #0]
      break;
    1b84:	e045      	b.n	1c12 <RCC_GetClocksFreq+0xe6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
    1b86:	f241 0300 	movw	r3, #4096	; 0x1000
    1b8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1b8e:	685b      	ldr	r3, [r3, #4]
    1b90:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
    1b94:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
    1b96:	f241 0300 	movw	r3, #4096	; 0x1000
    1b9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1b9e:	685b      	ldr	r3, [r3, #4]
    1ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    1ba4:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
    1ba6:	68bb      	ldr	r3, [r7, #8]
    1ba8:	ea4f 4393 	mov.w	r3, r3, lsr #18
    1bac:	f103 0302 	add.w	r3, r3, #2	; 0x2
    1bb0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
    1bb2:	68fb      	ldr	r3, [r7, #12]
    1bb4:	2b00      	cmp	r3, #0
    1bb6:	d109      	bne.n	1bcc <RCC_GetClocksFreq+0xa0>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
    1bb8:	68ba      	ldr	r2, [r7, #8]
    1bba:	f640 1300 	movw	r3, #2304	; 0x900
    1bbe:	f2c0 033d 	movt	r3, #61	; 0x3d
    1bc2:	fb03 f202 	mul.w	r2, r3, r2
    1bc6:	683b      	ldr	r3, [r7, #0]
    1bc8:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_Value / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
    1bca:	e022      	b.n	1c12 <RCC_GetClocksFreq+0xe6>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
    1bcc:	f241 0300 	movw	r3, #4096	; 0x1000
    1bd0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1bd4:	685b      	ldr	r3, [r3, #4]
    1bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    1bda:	2b00      	cmp	r3, #0
    1bdc:	d009      	beq.n	1bf2 <RCC_GetClocksFreq+0xc6>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
    1bde:	68ba      	ldr	r2, [r7, #8]
    1be0:	f640 1300 	movw	r3, #2304	; 0x900
    1be4:	f2c0 033d 	movt	r3, #61	; 0x3d
    1be8:	fb03 f202 	mul.w	r2, r3, r2
    1bec:	683b      	ldr	r3, [r7, #0]
    1bee:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_Value / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
    1bf0:	e00f      	b.n	1c12 <RCC_GetClocksFreq+0xe6>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
    1bf2:	68ba      	ldr	r2, [r7, #8]
    1bf4:	f241 2300 	movw	r3, #4608	; 0x1200
    1bf8:	f2c0 037a 	movt	r3, #122	; 0x7a
    1bfc:	fb03 f202 	mul.w	r2, r3, r2
    1c00:	683b      	ldr	r3, [r7, #0]
    1c02:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_Value / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
    1c04:	e005      	b.n	1c12 <RCC_GetClocksFreq+0xe6>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
    1c06:	683a      	ldr	r2, [r7, #0]
    1c08:	f241 2300 	movw	r3, #4608	; 0x1200
    1c0c:	f2c0 037a 	movt	r3, #122	; 0x7a
    1c10:	6013      	str	r3, [r2, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
    1c12:	f241 0300 	movw	r3, #4096	; 0x1000
    1c16:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1c1a:	685b      	ldr	r3, [r3, #4]
    1c1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    1c20:	607b      	str	r3, [r7, #4]
  tmp = tmp >> 4;
    1c22:	687b      	ldr	r3, [r7, #4]
    1c24:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1c28:	607b      	str	r3, [r7, #4]
  presc = APBAHBPrescTable[tmp];
    1c2a:	687a      	ldr	r2, [r7, #4]
    1c2c:	f240 0300 	movw	r3, #0	; 0x0
    1c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c34:	5c9b      	ldrb	r3, [r3, r2]
    1c36:	b2db      	uxtb	r3, r3
    1c38:	613b      	str	r3, [r7, #16]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
    1c3a:	683b      	ldr	r3, [r7, #0]
    1c3c:	681a      	ldr	r2, [r3, #0]
    1c3e:	693b      	ldr	r3, [r7, #16]
    1c40:	fa22 f203 	lsr.w	r2, r2, r3
    1c44:	683b      	ldr	r3, [r7, #0]
    1c46:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
    1c48:	f241 0300 	movw	r3, #4096	; 0x1000
    1c4c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1c50:	685b      	ldr	r3, [r3, #4]
    1c52:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    1c56:	607b      	str	r3, [r7, #4]
  tmp = tmp >> 8;
    1c58:	687b      	ldr	r3, [r7, #4]
    1c5a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1c5e:	607b      	str	r3, [r7, #4]
  presc = APBAHBPrescTable[tmp];
    1c60:	687a      	ldr	r2, [r7, #4]
    1c62:	f240 0300 	movw	r3, #0	; 0x0
    1c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c6a:	5c9b      	ldrb	r3, [r3, r2]
    1c6c:	b2db      	uxtb	r3, r3
    1c6e:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    1c70:	683b      	ldr	r3, [r7, #0]
    1c72:	685a      	ldr	r2, [r3, #4]
    1c74:	693b      	ldr	r3, [r7, #16]
    1c76:	fa22 f203 	lsr.w	r2, r2, r3
    1c7a:	683b      	ldr	r3, [r7, #0]
    1c7c:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
    1c7e:	f241 0300 	movw	r3, #4096	; 0x1000
    1c82:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1c86:	685b      	ldr	r3, [r3, #4]
    1c88:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
    1c8c:	607b      	str	r3, [r7, #4]
  tmp = tmp >> 11;
    1c8e:	687b      	ldr	r3, [r7, #4]
    1c90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    1c94:	607b      	str	r3, [r7, #4]
  presc = APBAHBPrescTable[tmp];
    1c96:	687a      	ldr	r2, [r7, #4]
    1c98:	f240 0300 	movw	r3, #0	; 0x0
    1c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ca0:	5c9b      	ldrb	r3, [r3, r2]
    1ca2:	b2db      	uxtb	r3, r3
    1ca4:	613b      	str	r3, [r7, #16]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    1ca6:	683b      	ldr	r3, [r7, #0]
    1ca8:	685a      	ldr	r2, [r3, #4]
    1caa:	693b      	ldr	r3, [r7, #16]
    1cac:	fa22 f203 	lsr.w	r2, r2, r3
    1cb0:	683b      	ldr	r3, [r7, #0]
    1cb2:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
    1cb4:	f241 0300 	movw	r3, #4096	; 0x1000
    1cb8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1cbc:	685b      	ldr	r3, [r3, #4]
    1cbe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    1cc2:	607b      	str	r3, [r7, #4]
  tmp = tmp >> 14;
    1cc4:	687b      	ldr	r3, [r7, #4]
    1cc6:	ea4f 3393 	mov.w	r3, r3, lsr #14
    1cca:	607b      	str	r3, [r7, #4]
  presc = ADCPrescTable[tmp];
    1ccc:	687a      	ldr	r2, [r7, #4]
    1cce:	f240 0310 	movw	r3, #16	; 0x10
    1cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cd6:	5c9b      	ldrb	r3, [r3, r2]
    1cd8:	b2db      	uxtb	r3, r3
    1cda:	613b      	str	r3, [r7, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
    1cdc:	683b      	ldr	r3, [r7, #0]
    1cde:	68da      	ldr	r2, [r3, #12]
    1ce0:	693b      	ldr	r3, [r7, #16]
    1ce2:	fbb2 f2f3 	udiv	r2, r2, r3
    1ce6:	683b      	ldr	r3, [r7, #0]
    1ce8:	611a      	str	r2, [r3, #16]
}
    1cea:	f107 0714 	add.w	r7, r7, #20	; 0x14
    1cee:	46bd      	mov	sp, r7
    1cf0:	bc80      	pop	{r7}
    1cf2:	4770      	bx	lr

00001cf4 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
    1cf4:	b480      	push	{r7}
    1cf6:	b082      	sub	sp, #8
    1cf8:	af00      	add	r7, sp, #0
    1cfa:	6078      	str	r0, [r7, #4]
    1cfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    1cfe:	683b      	ldr	r3, [r7, #0]
    1d00:	2b00      	cmp	r3, #0
    1d02:	d00d      	beq.n	1d20 <RCC_AHBPeriphClockCmd+0x2c>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
    1d04:	f241 0300 	movw	r3, #4096	; 0x1000
    1d08:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1d0c:	f241 0200 	movw	r2, #4096	; 0x1000
    1d10:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1d14:	6951      	ldr	r1, [r2, #20]
    1d16:	687a      	ldr	r2, [r7, #4]
    1d18:	ea41 0202 	orr.w	r2, r1, r2
    1d1c:	615a      	str	r2, [r3, #20]
    1d1e:	e00e      	b.n	1d3e <RCC_AHBPeriphClockCmd+0x4a>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
    1d20:	f241 0300 	movw	r3, #4096	; 0x1000
    1d24:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1d28:	f241 0200 	movw	r2, #4096	; 0x1000
    1d2c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1d30:	6951      	ldr	r1, [r2, #20]
    1d32:	687a      	ldr	r2, [r7, #4]
    1d34:	ea6f 0202 	mvn.w	r2, r2
    1d38:	ea01 0202 	and.w	r2, r1, r2
    1d3c:	615a      	str	r2, [r3, #20]
  }
}
    1d3e:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1d42:	46bd      	mov	sp, r7
    1d44:	bc80      	pop	{r7}
    1d46:	4770      	bx	lr

00001d48 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    1d48:	b480      	push	{r7}
    1d4a:	b082      	sub	sp, #8
    1d4c:	af00      	add	r7, sp, #0
    1d4e:	6078      	str	r0, [r7, #4]
    1d50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1d52:	683b      	ldr	r3, [r7, #0]
    1d54:	2b00      	cmp	r3, #0
    1d56:	d00d      	beq.n	1d74 <RCC_APB2PeriphClockCmd+0x2c>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
    1d58:	f241 0300 	movw	r3, #4096	; 0x1000
    1d5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1d60:	f241 0200 	movw	r2, #4096	; 0x1000
    1d64:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1d68:	6991      	ldr	r1, [r2, #24]
    1d6a:	687a      	ldr	r2, [r7, #4]
    1d6c:	ea41 0202 	orr.w	r2, r1, r2
    1d70:	619a      	str	r2, [r3, #24]
    1d72:	e00e      	b.n	1d92 <RCC_APB2PeriphClockCmd+0x4a>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
    1d74:	f241 0300 	movw	r3, #4096	; 0x1000
    1d78:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1d7c:	f241 0200 	movw	r2, #4096	; 0x1000
    1d80:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1d84:	6991      	ldr	r1, [r2, #24]
    1d86:	687a      	ldr	r2, [r7, #4]
    1d88:	ea6f 0202 	mvn.w	r2, r2
    1d8c:	ea01 0202 	and.w	r2, r1, r2
    1d90:	619a      	str	r2, [r3, #24]
  }
}
    1d92:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1d96:	46bd      	mov	sp, r7
    1d98:	bc80      	pop	{r7}
    1d9a:	4770      	bx	lr

00001d9c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    1d9c:	b480      	push	{r7}
    1d9e:	b082      	sub	sp, #8
    1da0:	af00      	add	r7, sp, #0
    1da2:	6078      	str	r0, [r7, #4]
    1da4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1da6:	683b      	ldr	r3, [r7, #0]
    1da8:	2b00      	cmp	r3, #0
    1daa:	d00d      	beq.n	1dc8 <RCC_APB1PeriphClockCmd+0x2c>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
    1dac:	f241 0300 	movw	r3, #4096	; 0x1000
    1db0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1db4:	f241 0200 	movw	r2, #4096	; 0x1000
    1db8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1dbc:	69d1      	ldr	r1, [r2, #28]
    1dbe:	687a      	ldr	r2, [r7, #4]
    1dc0:	ea41 0202 	orr.w	r2, r1, r2
    1dc4:	61da      	str	r2, [r3, #28]
    1dc6:	e00e      	b.n	1de6 <RCC_APB1PeriphClockCmd+0x4a>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
    1dc8:	f241 0300 	movw	r3, #4096	; 0x1000
    1dcc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1dd0:	f241 0200 	movw	r2, #4096	; 0x1000
    1dd4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1dd8:	69d1      	ldr	r1, [r2, #28]
    1dda:	687a      	ldr	r2, [r7, #4]
    1ddc:	ea6f 0202 	mvn.w	r2, r2
    1de0:	ea01 0202 	and.w	r2, r1, r2
    1de4:	61da      	str	r2, [r3, #28]
  }
}
    1de6:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1dea:	46bd      	mov	sp, r7
    1dec:	bc80      	pop	{r7}
    1dee:	4770      	bx	lr

00001df0 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    1df0:	b480      	push	{r7}
    1df2:	b082      	sub	sp, #8
    1df4:	af00      	add	r7, sp, #0
    1df6:	6078      	str	r0, [r7, #4]
    1df8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1dfa:	683b      	ldr	r3, [r7, #0]
    1dfc:	2b00      	cmp	r3, #0
    1dfe:	d00d      	beq.n	1e1c <RCC_APB2PeriphResetCmd+0x2c>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
    1e00:	f241 0300 	movw	r3, #4096	; 0x1000
    1e04:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1e08:	f241 0200 	movw	r2, #4096	; 0x1000
    1e0c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1e10:	68d1      	ldr	r1, [r2, #12]
    1e12:	687a      	ldr	r2, [r7, #4]
    1e14:	ea41 0202 	orr.w	r2, r1, r2
    1e18:	60da      	str	r2, [r3, #12]
    1e1a:	e00e      	b.n	1e3a <RCC_APB2PeriphResetCmd+0x4a>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
    1e1c:	f241 0300 	movw	r3, #4096	; 0x1000
    1e20:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1e24:	f241 0200 	movw	r2, #4096	; 0x1000
    1e28:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1e2c:	68d1      	ldr	r1, [r2, #12]
    1e2e:	687a      	ldr	r2, [r7, #4]
    1e30:	ea6f 0202 	mvn.w	r2, r2
    1e34:	ea01 0202 	and.w	r2, r1, r2
    1e38:	60da      	str	r2, [r3, #12]
  }
}
    1e3a:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1e3e:	46bd      	mov	sp, r7
    1e40:	bc80      	pop	{r7}
    1e42:	4770      	bx	lr

00001e44 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    1e44:	b480      	push	{r7}
    1e46:	b082      	sub	sp, #8
    1e48:	af00      	add	r7, sp, #0
    1e4a:	6078      	str	r0, [r7, #4]
    1e4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    1e4e:	683b      	ldr	r3, [r7, #0]
    1e50:	2b00      	cmp	r3, #0
    1e52:	d00d      	beq.n	1e70 <RCC_APB1PeriphResetCmd+0x2c>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
    1e54:	f241 0300 	movw	r3, #4096	; 0x1000
    1e58:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1e5c:	f241 0200 	movw	r2, #4096	; 0x1000
    1e60:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1e64:	6911      	ldr	r1, [r2, #16]
    1e66:	687a      	ldr	r2, [r7, #4]
    1e68:	ea41 0202 	orr.w	r2, r1, r2
    1e6c:	611a      	str	r2, [r3, #16]
    1e6e:	e00e      	b.n	1e8e <RCC_APB1PeriphResetCmd+0x4a>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
    1e70:	f241 0300 	movw	r3, #4096	; 0x1000
    1e74:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1e78:	f241 0200 	movw	r2, #4096	; 0x1000
    1e7c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1e80:	6911      	ldr	r1, [r2, #16]
    1e82:	687a      	ldr	r2, [r7, #4]
    1e84:	ea6f 0202 	mvn.w	r2, r2
    1e88:	ea01 0202 	and.w	r2, r1, r2
    1e8c:	611a      	str	r2, [r3, #16]
  }
}
    1e8e:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1e92:	46bd      	mov	sp, r7
    1e94:	bc80      	pop	{r7}
    1e96:	4770      	bx	lr

00001e98 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
    1e98:	b480      	push	{r7}
    1e9a:	b081      	sub	sp, #4
    1e9c:	af00      	add	r7, sp, #0
    1e9e:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
    1ea0:	f240 4340 	movw	r3, #1088	; 0x440
    1ea4:	f2c4 2342 	movt	r3, #16962	; 0x4242
    1ea8:	683a      	ldr	r2, [r7, #0]
    1eaa:	601a      	str	r2, [r3, #0]
}
    1eac:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1eb0:	46bd      	mov	sp, r7
    1eb2:	bc80      	pop	{r7}
    1eb4:	4770      	bx	lr
    1eb6:	46c0      	nop			(mov r8, r8)

00001eb8 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System..
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
    1eb8:	b480      	push	{r7}
    1eba:	b081      	sub	sp, #4
    1ebc:	af00      	add	r7, sp, #0
    1ebe:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
    1ec0:	f240 034c 	movw	r3, #76	; 0x4c
    1ec4:	f2c4 2342 	movt	r3, #16962	; 0x4242
    1ec8:	683a      	ldr	r2, [r7, #0]
    1eca:	601a      	str	r2, [r3, #0]
}
    1ecc:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1ed0:	46bd      	mov	sp, r7
    1ed2:	bc80      	pop	{r7}
    1ed4:	4770      	bx	lr
    1ed6:	46c0      	nop			(mov r8, r8)

00001ed8 <RCC_MCOConfig>:
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *   
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
    1ed8:	b480      	push	{r7}
    1eda:	b081      	sub	sp, #4
    1edc:	af00      	add	r7, sp, #0
    1ede:	4603      	mov	r3, r0
    1ee0:	703b      	strb	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
    1ee2:	f241 0307 	movw	r3, #4103	; 0x1007
    1ee6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1eea:	783a      	ldrb	r2, [r7, #0]
    1eec:	701a      	strb	r2, [r3, #0]
}
    1eee:	f107 0704 	add.w	r7, r7, #4	; 0x4
    1ef2:	46bd      	mov	sp, r7
    1ef4:	bc80      	pop	{r7}
    1ef6:	4770      	bx	lr

00001ef8 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
    1ef8:	b480      	push	{r7}
    1efa:	b084      	sub	sp, #16
    1efc:	af00      	add	r7, sp, #0
    1efe:	4603      	mov	r3, r0
    1f00:	703b      	strb	r3, [r7, #0]
  uint32_t tmp = 0;
    1f02:	f04f 0300 	mov.w	r3, #0	; 0x0
    1f06:	607b      	str	r3, [r7, #4]
  uint32_t statusreg = 0;
    1f08:	f04f 0300 	mov.w	r3, #0	; 0x0
    1f0c:	60bb      	str	r3, [r7, #8]
  FlagStatus bitstatus = RESET;
    1f0e:	f04f 0300 	mov.w	r3, #0	; 0x0
    1f12:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
    1f14:	783b      	ldrb	r3, [r7, #0]
    1f16:	ea4f 1353 	mov.w	r3, r3, lsr #5
    1f1a:	b2db      	uxtb	r3, r3
    1f1c:	607b      	str	r3, [r7, #4]
  if (tmp == 1)               /* The flag to check is in CR register */
    1f1e:	687b      	ldr	r3, [r7, #4]
    1f20:	2b01      	cmp	r3, #1
    1f22:	d106      	bne.n	1f32 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->CR;
    1f24:	f241 0300 	movw	r3, #4096	; 0x1000
    1f28:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1f2c:	681b      	ldr	r3, [r3, #0]
    1f2e:	60bb      	str	r3, [r7, #8]
    1f30:	e00f      	b.n	1f52 <RCC_GetFlagStatus+0x5a>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
    1f32:	687b      	ldr	r3, [r7, #4]
    1f34:	2b02      	cmp	r3, #2
    1f36:	d106      	bne.n	1f46 <RCC_GetFlagStatus+0x4e>
  {
    statusreg = RCC->BDCR;
    1f38:	f241 0300 	movw	r3, #4096	; 0x1000
    1f3c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1f40:	6a1b      	ldr	r3, [r3, #32]
    1f42:	60bb      	str	r3, [r7, #8]
    1f44:	e005      	b.n	1f52 <RCC_GetFlagStatus+0x5a>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
    1f46:	f241 0300 	movw	r3, #4096	; 0x1000
    1f4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1f4e:	6a5b      	ldr	r3, [r3, #36]
    1f50:	60bb      	str	r3, [r7, #8]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
    1f52:	783b      	ldrb	r3, [r7, #0]
    1f54:	f003 031f 	and.w	r3, r3, #31	; 0x1f
    1f58:	607b      	str	r3, [r7, #4]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
    1f5a:	687b      	ldr	r3, [r7, #4]
    1f5c:	68ba      	ldr	r2, [r7, #8]
    1f5e:	fa22 f303 	lsr.w	r3, r2, r3
    1f62:	f003 0301 	and.w	r3, r3, #1	; 0x1
    1f66:	b2db      	uxtb	r3, r3
    1f68:	2b00      	cmp	r3, #0
    1f6a:	d003      	beq.n	1f74 <RCC_GetFlagStatus+0x7c>
  {
    bitstatus = SET;
    1f6c:	f04f 0301 	mov.w	r3, #1	; 0x1
    1f70:	60fb      	str	r3, [r7, #12]
    1f72:	e002      	b.n	1f7a <RCC_GetFlagStatus+0x82>
  }
  else
  {
    bitstatus = RESET;
    1f74:	f04f 0300 	mov.w	r3, #0	; 0x0
    1f78:	60fb      	str	r3, [r7, #12]
  }

  /* Return the flag status */
  return bitstatus;
    1f7a:	68fb      	ldr	r3, [r7, #12]
}
    1f7c:	4618      	mov	r0, r3
    1f7e:	f107 0710 	add.w	r7, r7, #16	; 0x10
    1f82:	46bd      	mov	sp, r7
    1f84:	bc80      	pop	{r7}
    1f86:	4770      	bx	lr

00001f88 <RCC_ClearFlag>:
  *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
    1f88:	b480      	push	{r7}
    1f8a:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
    1f8c:	f241 0300 	movw	r3, #4096	; 0x1000
    1f90:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1f94:	f241 0200 	movw	r2, #4096	; 0x1000
    1f98:	f2c4 0202 	movt	r2, #16386	; 0x4002
    1f9c:	6a52      	ldr	r2, [r2, #36]
    1f9e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    1fa2:	625a      	str	r2, [r3, #36]
}
    1fa4:	46bd      	mov	sp, r7
    1fa6:	bc80      	pop	{r7}
    1fa8:	4770      	bx	lr
    1faa:	46c0      	nop			(mov r8, r8)

00001fac <RCC_GetITStatus>:
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  *   
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
    1fac:	b480      	push	{r7}
    1fae:	b082      	sub	sp, #8
    1fb0:	af00      	add	r7, sp, #0
    1fb2:	4603      	mov	r3, r0
    1fb4:	703b      	strb	r3, [r7, #0]
  ITStatus bitstatus = RESET;
    1fb6:	f04f 0300 	mov.w	r3, #0	; 0x0
    1fba:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
    1fbc:	f241 0300 	movw	r3, #4096	; 0x1000
    1fc0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1fc4:	689a      	ldr	r2, [r3, #8]
    1fc6:	783b      	ldrb	r3, [r7, #0]
    1fc8:	ea02 0303 	and.w	r3, r2, r3
    1fcc:	2b00      	cmp	r3, #0
    1fce:	d003      	beq.n	1fd8 <RCC_GetITStatus+0x2c>
  {
    bitstatus = SET;
    1fd0:	f04f 0301 	mov.w	r3, #1	; 0x1
    1fd4:	607b      	str	r3, [r7, #4]
    1fd6:	e002      	b.n	1fde <RCC_GetITStatus+0x32>
  }
  else
  {
    bitstatus = RESET;
    1fd8:	f04f 0300 	mov.w	r3, #0	; 0x0
    1fdc:	607b      	str	r3, [r7, #4]
  }

  /* Return the RCC_IT status */
  return  bitstatus;
    1fde:	687b      	ldr	r3, [r7, #4]
}
    1fe0:	4618      	mov	r0, r3
    1fe2:	f107 0708 	add.w	r7, r7, #8	; 0x8
    1fe6:	46bd      	mov	sp, r7
    1fe8:	bc80      	pop	{r7}
    1fea:	4770      	bx	lr

00001fec <RCC_ClearITPendingBit>:
  *   
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
    1fec:	b480      	push	{r7}
    1fee:	b081      	sub	sp, #4
    1ff0:	af00      	add	r7, sp, #0
    1ff2:	4603      	mov	r3, r0
    1ff4:	703b      	strb	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
    1ff6:	f241 030a 	movw	r3, #4106	; 0x100a
    1ffa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    1ffe:	783a      	ldrb	r2, [r7, #0]
    2000:	701a      	strb	r2, [r3, #0]
}
    2002:	f107 0704 	add.w	r7, r7, #4	; 0x4
    2006:	46bd      	mov	sp, r7
    2008:	bc80      	pop	{r7}
    200a:	4770      	bx	lr

0000200c <SDIO_DeInit>:
  * @brief  Deinitializes the SDIO peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
    200c:	b480      	push	{r7}
    200e:	af00      	add	r7, sp, #0
  SDIO->POWER = 0x00000000;
    2010:	f248 0300 	movw	r3, #32768	; 0x8000
    2014:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2018:	f04f 0200 	mov.w	r2, #0	; 0x0
    201c:	601a      	str	r2, [r3, #0]
  SDIO->CLKCR = 0x00000000;
    201e:	f248 0300 	movw	r3, #32768	; 0x8000
    2022:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2026:	f04f 0200 	mov.w	r2, #0	; 0x0
    202a:	605a      	str	r2, [r3, #4]
  SDIO->ARG = 0x00000000;
    202c:	f248 0300 	movw	r3, #32768	; 0x8000
    2030:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2034:	f04f 0200 	mov.w	r2, #0	; 0x0
    2038:	609a      	str	r2, [r3, #8]
  SDIO->CMD = 0x00000000;
    203a:	f248 0300 	movw	r3, #32768	; 0x8000
    203e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2042:	f04f 0200 	mov.w	r2, #0	; 0x0
    2046:	60da      	str	r2, [r3, #12]
  SDIO->DTIMER = 0x00000000;
    2048:	f248 0300 	movw	r3, #32768	; 0x8000
    204c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2050:	f04f 0200 	mov.w	r2, #0	; 0x0
    2054:	625a      	str	r2, [r3, #36]
  SDIO->DLEN = 0x00000000;
    2056:	f248 0300 	movw	r3, #32768	; 0x8000
    205a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    205e:	f04f 0200 	mov.w	r2, #0	; 0x0
    2062:	629a      	str	r2, [r3, #40]
  SDIO->DCTRL = 0x00000000;
    2064:	f248 0300 	movw	r3, #32768	; 0x8000
    2068:	f2c4 0301 	movt	r3, #16385	; 0x4001
    206c:	f04f 0200 	mov.w	r2, #0	; 0x0
    2070:	62da      	str	r2, [r3, #44]
  SDIO->ICR = 0x00C007FF;
    2072:	f248 0300 	movw	r3, #32768	; 0x8000
    2076:	f2c4 0301 	movt	r3, #16385	; 0x4001
    207a:	f240 72ff 	movw	r2, #2047	; 0x7ff
    207e:	f2c0 02c0 	movt	r2, #192	; 0xc0
    2082:	639a      	str	r2, [r3, #56]
  SDIO->MASK = 0x00000000;
    2084:	f248 0300 	movw	r3, #32768	; 0x8000
    2088:	f2c4 0301 	movt	r3, #16385	; 0x4001
    208c:	f04f 0200 	mov.w	r2, #0	; 0x0
    2090:	63da      	str	r2, [r3, #60]
}
    2092:	46bd      	mov	sp, r7
    2094:	bc80      	pop	{r7}
    2096:	4770      	bx	lr

00002098 <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *   that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
    2098:	b480      	push	{r7}
    209a:	b082      	sub	sp, #8
    209c:	af00      	add	r7, sp, #0
    209e:	6038      	str	r0, [r7, #0]
  uint32_t tmpreg = 0;
    20a0:	f04f 0300 	mov.w	r3, #0	; 0x0
    20a4:	607b      	str	r3, [r7, #4]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
    20a6:	f248 0300 	movw	r3, #32768	; 0x8000
    20aa:	f2c4 0301 	movt	r3, #16385	; 0x4001
    20ae:	685b      	ldr	r3, [r3, #4]
    20b0:	607b      	str	r3, [r7, #4]
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
    20b2:	687b      	ldr	r3, [r7, #4]
    20b4:	f423 43fc 	bic.w	r3, r3, #32256	; 0x7e00
    20b8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    20bc:	607b      	str	r3, [r7, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
    20be:	683b      	ldr	r3, [r7, #0]
    20c0:	7d1b      	ldrb	r3, [r3, #20]
    20c2:	461a      	mov	r2, r3
    20c4:	683b      	ldr	r3, [r7, #0]
    20c6:	689b      	ldr	r3, [r3, #8]
    20c8:	ea42 0203 	orr.w	r2, r2, r3
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
    20cc:	683b      	ldr	r3, [r7, #0]
    20ce:	685b      	ldr	r3, [r3, #4]
    20d0:	ea42 0203 	orr.w	r2, r2, r3
    20d4:	683b      	ldr	r3, [r7, #0]
    20d6:	68db      	ldr	r3, [r3, #12]
    20d8:	ea42 0203 	orr.w	r2, r2, r3
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
    20dc:	683b      	ldr	r3, [r7, #0]
    20de:	681b      	ldr	r3, [r3, #0]
    20e0:	ea42 0203 	orr.w	r2, r2, r3
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
    20e4:	683b      	ldr	r3, [r7, #0]
    20e6:	691b      	ldr	r3, [r3, #16]
    20e8:	ea42 0303 	orr.w	r3, r2, r3
    20ec:	687a      	ldr	r2, [r7, #4]
    20ee:	ea42 0303 	orr.w	r3, r2, r3
    20f2:	607b      	str	r3, [r7, #4]
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
    20f4:	f248 0300 	movw	r3, #32768	; 0x8000
    20f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    20fc:	687a      	ldr	r2, [r7, #4]
    20fe:	605a      	str	r2, [r3, #4]
}
    2100:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2104:	46bd      	mov	sp, r7
    2106:	bc80      	pop	{r7}
    2108:	4770      	bx	lr
    210a:	46c0      	nop			(mov r8, r8)

0000210c <SDIO_StructInit>:
  * @param  SDIO_InitStruct: pointer to an SDIO_InitTypeDef structure which 
  *   will be initialized.
  * @retval None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
    210c:	b480      	push	{r7}
    210e:	b081      	sub	sp, #4
    2110:	af00      	add	r7, sp, #0
    2112:	6038      	str	r0, [r7, #0]
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
    2114:	683b      	ldr	r3, [r7, #0]
    2116:	f04f 0200 	mov.w	r2, #0	; 0x0
    211a:	751a      	strb	r2, [r3, #20]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
    211c:	683b      	ldr	r3, [r7, #0]
    211e:	f04f 0200 	mov.w	r2, #0	; 0x0
    2122:	601a      	str	r2, [r3, #0]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
    2124:	683b      	ldr	r3, [r7, #0]
    2126:	f04f 0200 	mov.w	r2, #0	; 0x0
    212a:	605a      	str	r2, [r3, #4]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
    212c:	683b      	ldr	r3, [r7, #0]
    212e:	f04f 0200 	mov.w	r2, #0	; 0x0
    2132:	609a      	str	r2, [r3, #8]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
    2134:	683b      	ldr	r3, [r7, #0]
    2136:	f04f 0200 	mov.w	r2, #0	; 0x0
    213a:	60da      	str	r2, [r3, #12]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
    213c:	683b      	ldr	r3, [r7, #0]
    213e:	f04f 0200 	mov.w	r2, #0	; 0x0
    2142:	611a      	str	r2, [r3, #16]
}
    2144:	f107 0704 	add.w	r7, r7, #4	; 0x4
    2148:	46bd      	mov	sp, r7
    214a:	bc80      	pop	{r7}
    214c:	4770      	bx	lr
    214e:	46c0      	nop			(mov r8, r8)

00002150 <SDIO_ClockCmd>:
  * @brief  Enables or disables the SDIO Clock.
  * @param  NewState: new state of the SDIO Clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_ClockCmd(FunctionalState NewState)
{
    2150:	b480      	push	{r7}
    2152:	b081      	sub	sp, #4
    2154:	af00      	add	r7, sp, #0
    2156:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
    2158:	f240 03a0 	movw	r3, #160	; 0xa0
    215c:	f2c4 2330 	movt	r3, #16944	; 0x4230
    2160:	683a      	ldr	r2, [r7, #0]
    2162:	601a      	str	r2, [r3, #0]
}
    2164:	f107 0704 	add.w	r7, r7, #4	; 0x4
    2168:	46bd      	mov	sp, r7
    216a:	bc80      	pop	{r7}
    216c:	4770      	bx	lr
    216e:	46c0      	nop			(mov r8, r8)

00002170 <SDIO_SetPowerState>:
  *     @arg SDIO_PowerState_OFF
  *     @arg SDIO_PowerState_ON
  * @retval None
  */
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
    2170:	b480      	push	{r7}
    2172:	b081      	sub	sp, #4
    2174:	af00      	add	r7, sp, #0
    2176:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER &= PWR_PWRCTRL_MASK;
    2178:	f248 0300 	movw	r3, #32768	; 0x8000
    217c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2180:	f248 0200 	movw	r2, #32768	; 0x8000
    2184:	f2c4 0201 	movt	r2, #16385	; 0x4001
    2188:	6812      	ldr	r2, [r2, #0]
    218a:	f022 0203 	bic.w	r2, r2, #3	; 0x3
    218e:	601a      	str	r2, [r3, #0]
  SDIO->POWER |= SDIO_PowerState;
    2190:	f248 0300 	movw	r3, #32768	; 0x8000
    2194:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2198:	f248 0200 	movw	r2, #32768	; 0x8000
    219c:	f2c4 0201 	movt	r2, #16385	; 0x4001
    21a0:	6811      	ldr	r1, [r2, #0]
    21a2:	683a      	ldr	r2, [r7, #0]
    21a4:	ea41 0202 	orr.w	r2, r1, r2
    21a8:	601a      	str	r2, [r3, #0]
}
    21aa:	f107 0704 	add.w	r7, r7, #4	; 0x4
    21ae:	46bd      	mov	sp, r7
    21b0:	bc80      	pop	{r7}
    21b2:	4770      	bx	lr

000021b4 <SDIO_GetPowerState>:
  * - 0x00: Power OFF
  * - 0x02: Power UP
  * - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
    21b4:	b480      	push	{r7}
    21b6:	af00      	add	r7, sp, #0
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
    21b8:	f248 0300 	movw	r3, #32768	; 0x8000
    21bc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    21c0:	681b      	ldr	r3, [r3, #0]
    21c2:	f003 0303 	and.w	r3, r3, #3	; 0x3
}
    21c6:	4618      	mov	r0, r3
    21c8:	46bd      	mov	sp, r7
    21ca:	bc80      	pop	{r7}
    21cc:	4770      	bx	lr
    21ce:	46c0      	nop			(mov r8, r8)

000021d0 <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
    21d0:	b480      	push	{r7}
    21d2:	b082      	sub	sp, #8
    21d4:	af00      	add	r7, sp, #0
    21d6:	6078      	str	r0, [r7, #4]
    21d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    21da:	683b      	ldr	r3, [r7, #0]
    21dc:	2b00      	cmp	r3, #0
    21de:	d00d      	beq.n	21fc <SDIO_ITConfig+0x2c>
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
    21e0:	f248 0300 	movw	r3, #32768	; 0x8000
    21e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    21e8:	f248 0200 	movw	r2, #32768	; 0x8000
    21ec:	f2c4 0201 	movt	r2, #16385	; 0x4001
    21f0:	6bd1      	ldr	r1, [r2, #60]
    21f2:	687a      	ldr	r2, [r7, #4]
    21f4:	ea41 0202 	orr.w	r2, r1, r2
    21f8:	63da      	str	r2, [r3, #60]
    21fa:	e00e      	b.n	221a <SDIO_ITConfig+0x4a>
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
    21fc:	f248 0300 	movw	r3, #32768	; 0x8000
    2200:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2204:	f248 0200 	movw	r2, #32768	; 0x8000
    2208:	f2c4 0201 	movt	r2, #16385	; 0x4001
    220c:	6bd1      	ldr	r1, [r2, #60]
    220e:	687a      	ldr	r2, [r7, #4]
    2210:	ea6f 0202 	mvn.w	r2, r2
    2214:	ea01 0202 	and.w	r2, r1, r2
    2218:	63da      	str	r2, [r3, #60]
  } 
}
    221a:	f107 0708 	add.w	r7, r7, #8	; 0x8
    221e:	46bd      	mov	sp, r7
    2220:	bc80      	pop	{r7}
    2222:	4770      	bx	lr

00002224 <SDIO_DMACmd>:
  * @param  NewState: new state of the selected SDIO DMA request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_DMACmd(FunctionalState NewState)
{
    2224:	b480      	push	{r7}
    2226:	b081      	sub	sp, #4
    2228:	af00      	add	r7, sp, #0
    222a:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
    222c:	f240 538c 	movw	r3, #1420	; 0x58c
    2230:	f2c4 2330 	movt	r3, #16944	; 0x4230
    2234:	683a      	ldr	r2, [r7, #0]
    2236:	601a      	str	r2, [r3, #0]
}
    2238:	f107 0704 	add.w	r7, r7, #4	; 0x4
    223c:	46bd      	mov	sp, r7
    223e:	bc80      	pop	{r7}
    2240:	4770      	bx	lr
    2242:	46c0      	nop			(mov r8, r8)

00002244 <SDIO_SendCommand>:
  * @param  SDIO_CmdInitStruct : pointer to a SDIO_CmdInitTypeDef 
  *   structure that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
    2244:	b480      	push	{r7}
    2246:	b082      	sub	sp, #8
    2248:	af00      	add	r7, sp, #0
    224a:	6038      	str	r0, [r7, #0]
  uint32_t tmpreg = 0;
    224c:	f04f 0300 	mov.w	r3, #0	; 0x0
    2250:	607b      	str	r3, [r7, #4]
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
    2252:	f248 0300 	movw	r3, #32768	; 0x8000
    2256:	f2c4 0301 	movt	r3, #16385	; 0x4001
    225a:	683a      	ldr	r2, [r7, #0]
    225c:	6812      	ldr	r2, [r2, #0]
    225e:	609a      	str	r2, [r3, #8]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
    2260:	f248 0300 	movw	r3, #32768	; 0x8000
    2264:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2268:	68db      	ldr	r3, [r3, #12]
    226a:	607b      	str	r3, [r7, #4]
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
    226c:	687b      	ldr	r3, [r7, #4]
    226e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
    2272:	f023 030f 	bic.w	r3, r3, #15	; 0xf
    2276:	607b      	str	r3, [r7, #4]
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
    2278:	683b      	ldr	r3, [r7, #0]
    227a:	685a      	ldr	r2, [r3, #4]
    227c:	683b      	ldr	r3, [r7, #0]
    227e:	689b      	ldr	r3, [r3, #8]
    2280:	ea42 0203 	orr.w	r2, r2, r3
    2284:	683b      	ldr	r3, [r7, #0]
    2286:	68db      	ldr	r3, [r3, #12]
    2288:	ea42 0203 	orr.w	r2, r2, r3
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
    228c:	683b      	ldr	r3, [r7, #0]
    228e:	691b      	ldr	r3, [r3, #16]
    2290:	ea42 0303 	orr.w	r3, r2, r3
    2294:	687a      	ldr	r2, [r7, #4]
    2296:	ea42 0303 	orr.w	r3, r2, r3
    229a:	607b      	str	r3, [r7, #4]
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
    229c:	f248 0300 	movw	r3, #32768	; 0x8000
    22a0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    22a4:	687a      	ldr	r2, [r7, #4]
    22a6:	60da      	str	r2, [r3, #12]
}
    22a8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    22ac:	46bd      	mov	sp, r7
    22ae:	bc80      	pop	{r7}
    22b0:	4770      	bx	lr
    22b2:	46c0      	nop			(mov r8, r8)

000022b4 <SDIO_CmdStructInit>:
  * @param  SDIO_CmdInitStruct: pointer to an SDIO_CmdInitTypeDef 
  *   structure which will be initialized.
  * @retval None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
    22b4:	b480      	push	{r7}
    22b6:	b081      	sub	sp, #4
    22b8:	af00      	add	r7, sp, #0
    22ba:	6038      	str	r0, [r7, #0]
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
    22bc:	683b      	ldr	r3, [r7, #0]
    22be:	f04f 0200 	mov.w	r2, #0	; 0x0
    22c2:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
    22c4:	683b      	ldr	r3, [r7, #0]
    22c6:	f04f 0200 	mov.w	r2, #0	; 0x0
    22ca:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
    22cc:	683b      	ldr	r3, [r7, #0]
    22ce:	f04f 0200 	mov.w	r2, #0	; 0x0
    22d2:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
    22d4:	683b      	ldr	r3, [r7, #0]
    22d6:	f04f 0200 	mov.w	r2, #0	; 0x0
    22da:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
    22dc:	683b      	ldr	r3, [r7, #0]
    22de:	f04f 0200 	mov.w	r2, #0	; 0x0
    22e2:	611a      	str	r2, [r3, #16]
}
    22e4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    22e8:	46bd      	mov	sp, r7
    22ea:	bc80      	pop	{r7}
    22ec:	4770      	bx	lr
    22ee:	46c0      	nop			(mov r8, r8)

000022f0 <SDIO_GetCommandResponse>:
  * @brief  Returns command index of last command for which response received.
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
    22f0:	b480      	push	{r7}
    22f2:	af00      	add	r7, sp, #0
  return (uint8_t)(SDIO->RESPCMD);
    22f4:	f248 0300 	movw	r3, #32768	; 0x8000
    22f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    22fc:	691b      	ldr	r3, [r3, #16]
    22fe:	b2db      	uxtb	r3, r3
}
    2300:	4618      	mov	r0, r3
    2302:	46bd      	mov	sp, r7
    2304:	bc80      	pop	{r7}
    2306:	4770      	bx	lr

00002308 <SDIO_GetResponse>:
  *     @arg SDIO_RESP3: Response Register 3
  *     @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
    2308:	b480      	push	{r7}
    230a:	b082      	sub	sp, #8
    230c:	af00      	add	r7, sp, #0
    230e:	6038      	str	r0, [r7, #0]
  __IO uint32_t tmp = 0;
    2310:	f04f 0300 	mov.w	r3, #0	; 0x0
    2314:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
    2316:	683a      	ldr	r2, [r7, #0]
    2318:	f248 0314 	movw	r3, #32788	; 0x8014
    231c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2320:	4413      	add	r3, r2
    2322:	607b      	str	r3, [r7, #4]
  
  return (*(__IO uint32_t *) tmp); 
    2324:	687b      	ldr	r3, [r7, #4]
    2326:	681b      	ldr	r3, [r3, #0]
}
    2328:	4618      	mov	r0, r3
    232a:	f107 0708 	add.w	r7, r7, #8	; 0x8
    232e:	46bd      	mov	sp, r7
    2330:	bc80      	pop	{r7}
    2332:	4770      	bx	lr

00002334 <SDIO_DataConfig>:
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure that
  *   contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
    2334:	b480      	push	{r7}
    2336:	b082      	sub	sp, #8
    2338:	af00      	add	r7, sp, #0
    233a:	6038      	str	r0, [r7, #0]
  uint32_t tmpreg = 0;
    233c:	f04f 0300 	mov.w	r3, #0	; 0x0
    2340:	607b      	str	r3, [r7, #4]
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
    2342:	f248 0300 	movw	r3, #32768	; 0x8000
    2346:	f2c4 0301 	movt	r3, #16385	; 0x4001
    234a:	683a      	ldr	r2, [r7, #0]
    234c:	6812      	ldr	r2, [r2, #0]
    234e:	625a      	str	r2, [r3, #36]

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
    2350:	f248 0300 	movw	r3, #32768	; 0x8000
    2354:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2358:	683a      	ldr	r2, [r7, #0]
    235a:	6852      	ldr	r2, [r2, #4]
    235c:	629a      	str	r2, [r3, #40]

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
    235e:	f248 0300 	movw	r3, #32768	; 0x8000
    2362:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2366:	6adb      	ldr	r3, [r3, #44]
    2368:	607b      	str	r3, [r7, #4]
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
    236a:	687b      	ldr	r3, [r7, #4]
    236c:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
    2370:	607b      	str	r3, [r7, #4]
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
    2372:	683b      	ldr	r3, [r7, #0]
    2374:	689a      	ldr	r2, [r3, #8]
    2376:	683b      	ldr	r3, [r7, #0]
    2378:	68db      	ldr	r3, [r3, #12]
    237a:	ea42 0203 	orr.w	r2, r2, r3
    237e:	683b      	ldr	r3, [r7, #0]
    2380:	691b      	ldr	r3, [r3, #16]
    2382:	ea42 0203 	orr.w	r2, r2, r3
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
    2386:	683b      	ldr	r3, [r7, #0]
    2388:	695b      	ldr	r3, [r3, #20]
    238a:	ea42 0303 	orr.w	r3, r2, r3
    238e:	687a      	ldr	r2, [r7, #4]
    2390:	ea42 0303 	orr.w	r3, r2, r3
    2394:	607b      	str	r3, [r7, #4]
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
    2396:	f248 0300 	movw	r3, #32768	; 0x8000
    239a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    239e:	687a      	ldr	r2, [r7, #4]
    23a0:	62da      	str	r2, [r3, #44]
}
    23a2:	f107 0708 	add.w	r7, r7, #8	; 0x8
    23a6:	46bd      	mov	sp, r7
    23a8:	bc80      	pop	{r7}
    23aa:	4770      	bx	lr

000023ac <SDIO_DataStructInit>:
  * @param  SDIO_DataInitStruct: pointer to an SDIO_DataInitTypeDef structure which
  *   will be initialized.
  * @retval None
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
    23ac:	b480      	push	{r7}
    23ae:	b081      	sub	sp, #4
    23b0:	af00      	add	r7, sp, #0
    23b2:	6038      	str	r0, [r7, #0]
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
    23b4:	683b      	ldr	r3, [r7, #0]
    23b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    23ba:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
    23bc:	683b      	ldr	r3, [r7, #0]
    23be:	f04f 0200 	mov.w	r2, #0	; 0x0
    23c2:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
    23c4:	683b      	ldr	r3, [r7, #0]
    23c6:	f04f 0200 	mov.w	r2, #0	; 0x0
    23ca:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
    23cc:	683b      	ldr	r3, [r7, #0]
    23ce:	f04f 0200 	mov.w	r2, #0	; 0x0
    23d2:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
    23d4:	683b      	ldr	r3, [r7, #0]
    23d6:	f04f 0200 	mov.w	r2, #0	; 0x0
    23da:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
    23dc:	683b      	ldr	r3, [r7, #0]
    23de:	f04f 0200 	mov.w	r2, #0	; 0x0
    23e2:	615a      	str	r2, [r3, #20]
}
    23e4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    23e8:	46bd      	mov	sp, r7
    23ea:	bc80      	pop	{r7}
    23ec:	4770      	bx	lr
    23ee:	46c0      	nop			(mov r8, r8)

000023f0 <SDIO_GetDataCounter>:
  * @brief  Returns number of remaining data bytes to be transferred.
  * @param  None
  * @retval Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
    23f0:	b480      	push	{r7}
    23f2:	af00      	add	r7, sp, #0
  return SDIO->DCOUNT;
    23f4:	f248 0300 	movw	r3, #32768	; 0x8000
    23f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    23fc:	6b1b      	ldr	r3, [r3, #48]
}
    23fe:	4618      	mov	r0, r3
    2400:	46bd      	mov	sp, r7
    2402:	bc80      	pop	{r7}
    2404:	4770      	bx	lr
    2406:	46c0      	nop			(mov r8, r8)

00002408 <SDIO_ReadData>:
  * @brief  Read one data word from Rx FIFO.
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
    2408:	b480      	push	{r7}
    240a:	af00      	add	r7, sp, #0
  return SDIO->FIFO;
    240c:	f248 0300 	movw	r3, #32768	; 0x8000
    2410:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2414:	f8d3 3080 	ldr.w	r3, [r3, #128]
}
    2418:	4618      	mov	r0, r3
    241a:	46bd      	mov	sp, r7
    241c:	bc80      	pop	{r7}
    241e:	4770      	bx	lr

00002420 <SDIO_WriteData>:
  * @brief  Write one data word to Tx FIFO.
  * @param  Data: 32-bit data word to write.
  * @retval None
  */
void SDIO_WriteData(uint32_t Data)
{ 
    2420:	b480      	push	{r7}
    2422:	b081      	sub	sp, #4
    2424:	af00      	add	r7, sp, #0
    2426:	6038      	str	r0, [r7, #0]
  SDIO->FIFO = Data;
    2428:	f248 0300 	movw	r3, #32768	; 0x8000
    242c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2430:	683a      	ldr	r2, [r7, #0]
    2432:	f8c3 2080 	str.w	r2, [r3, #128]
}
    2436:	f107 0704 	add.w	r7, r7, #4	; 0x4
    243a:	46bd      	mov	sp, r7
    243c:	bc80      	pop	{r7}
    243e:	4770      	bx	lr

00002440 <SDIO_GetFIFOCount>:
  * @brief  Returns the number of words left to be written to or read from FIFO.	
  * @param  None
  * @retval Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
    2440:	b480      	push	{r7}
    2442:	af00      	add	r7, sp, #0
  return SDIO->FIFOCNT;
    2444:	f248 0300 	movw	r3, #32768	; 0x8000
    2448:	f2c4 0301 	movt	r3, #16385	; 0x4001
    244c:	6c9b      	ldr	r3, [r3, #72]
}
    244e:	4618      	mov	r0, r3
    2450:	46bd      	mov	sp, r7
    2452:	bc80      	pop	{r7}
    2454:	4770      	bx	lr
    2456:	46c0      	nop			(mov r8, r8)

00002458 <SDIO_StartSDIOReadWait>:
  * @param  NewState: new state of the Start SDIO Read Wait operation. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
    2458:	b480      	push	{r7}
    245a:	b081      	sub	sp, #4
    245c:	af00      	add	r7, sp, #0
    245e:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
    2460:	f240 53a0 	movw	r3, #1440	; 0x5a0
    2464:	f2c4 2330 	movt	r3, #16944	; 0x4230
    2468:	683a      	ldr	r2, [r7, #0]
    246a:	601a      	str	r2, [r3, #0]
}
    246c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    2470:	46bd      	mov	sp, r7
    2472:	bc80      	pop	{r7}
    2474:	4770      	bx	lr
    2476:	46c0      	nop			(mov r8, r8)

00002478 <SDIO_StopSDIOReadWait>:
  * @param  NewState: new state of the Stop SDIO Read Wait operation. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
    2478:	b480      	push	{r7}
    247a:	b081      	sub	sp, #4
    247c:	af00      	add	r7, sp, #0
    247e:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
    2480:	f240 53a4 	movw	r3, #1444	; 0x5a4
    2484:	f2c4 2330 	movt	r3, #16944	; 0x4230
    2488:	683a      	ldr	r2, [r7, #0]
    248a:	601a      	str	r2, [r3, #0]
}
    248c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    2490:	46bd      	mov	sp, r7
    2492:	bc80      	pop	{r7}
    2494:	4770      	bx	lr
    2496:	46c0      	nop			(mov r8, r8)

00002498 <SDIO_SetSDIOReadWaitMode>:
  *     @arg SDIO_ReadWaitMode_CLK: Read Wait control by stopping SDIOCLK
  *     @arg SDIO_ReadWaitMode_DATA2: Read Wait control using SDIO_DATA2
  * @retval None
  */
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
    2498:	b480      	push	{r7}
    249a:	b081      	sub	sp, #4
    249c:	af00      	add	r7, sp, #0
    249e:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
    24a0:	f240 53a8 	movw	r3, #1448	; 0x5a8
    24a4:	f2c4 2330 	movt	r3, #16944	; 0x4230
    24a8:	683a      	ldr	r2, [r7, #0]
    24aa:	601a      	str	r2, [r3, #0]
}
    24ac:	f107 0704 	add.w	r7, r7, #4	; 0x4
    24b0:	46bd      	mov	sp, r7
    24b2:	bc80      	pop	{r7}
    24b4:	4770      	bx	lr
    24b6:	46c0      	nop			(mov r8, r8)

000024b8 <SDIO_SetSDIOOperation>:
  * @param  NewState: new state of SDIO specific operation. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
    24b8:	b480      	push	{r7}
    24ba:	b081      	sub	sp, #4
    24bc:	af00      	add	r7, sp, #0
    24be:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
    24c0:	f240 53ac 	movw	r3, #1452	; 0x5ac
    24c4:	f2c4 2330 	movt	r3, #16944	; 0x4230
    24c8:	683a      	ldr	r2, [r7, #0]
    24ca:	601a      	str	r2, [r3, #0]
}
    24cc:	f107 0704 	add.w	r7, r7, #4	; 0x4
    24d0:	46bd      	mov	sp, r7
    24d2:	bc80      	pop	{r7}
    24d4:	4770      	bx	lr
    24d6:	46c0      	nop			(mov r8, r8)

000024d8 <SDIO_SendSDIOSuspendCmd>:
  * @param  NewState: new state of the SD I/O Mode suspend command.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
    24d8:	b480      	push	{r7}
    24da:	b081      	sub	sp, #4
    24dc:	af00      	add	r7, sp, #0
    24de:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
    24e0:	f240 13ac 	movw	r3, #428	; 0x1ac
    24e4:	f2c4 2330 	movt	r3, #16944	; 0x4230
    24e8:	683a      	ldr	r2, [r7, #0]
    24ea:	601a      	str	r2, [r3, #0]
}
    24ec:	f107 0704 	add.w	r7, r7, #4	; 0x4
    24f0:	46bd      	mov	sp, r7
    24f2:	bc80      	pop	{r7}
    24f4:	4770      	bx	lr
    24f6:	46c0      	nop			(mov r8, r8)

000024f8 <SDIO_CommandCompletionCmd>:
  * @param  NewState: new state of command completion signal. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
    24f8:	b480      	push	{r7}
    24fa:	b081      	sub	sp, #4
    24fc:	af00      	add	r7, sp, #0
    24fe:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
    2500:	f240 13b0 	movw	r3, #432	; 0x1b0
    2504:	f2c4 2330 	movt	r3, #16944	; 0x4230
    2508:	683a      	ldr	r2, [r7, #0]
    250a:	601a      	str	r2, [r3, #0]
}
    250c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    2510:	46bd      	mov	sp, r7
    2512:	bc80      	pop	{r7}
    2514:	4770      	bx	lr
    2516:	46c0      	nop			(mov r8, r8)

00002518 <SDIO_CEATAITCmd>:
  * @brief  Enables or disables the CE-ATA interrupt.
  * @param  NewState: new state of CE-ATA interrupt. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
    2518:	b480      	push	{r7}
    251a:	b081      	sub	sp, #4
    251c:	af00      	add	r7, sp, #0
    251e:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
    2520:	f240 13b4 	movw	r3, #436	; 0x1b4
    2524:	f2c4 2330 	movt	r3, #16944	; 0x4230
    2528:	683a      	ldr	r2, [r7, #0]
    252a:	f002 0201 	and.w	r2, r2, #1	; 0x1
    252e:	2a00      	cmp	r2, #0
    2530:	bf14      	ite	ne
    2532:	2200      	movne	r2, #0
    2534:	2201      	moveq	r2, #1
    2536:	601a      	str	r2, [r3, #0]
}
    2538:	f107 0704 	add.w	r7, r7, #4	; 0x4
    253c:	46bd      	mov	sp, r7
    253e:	bc80      	pop	{r7}
    2540:	4770      	bx	lr
    2542:	46c0      	nop			(mov r8, r8)

00002544 <SDIO_SendCEATACmd>:
  * @brief  Sends CE-ATA command (CMD61).
  * @param  NewState: new state of CE-ATA command. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
    2544:	b480      	push	{r7}
    2546:	b081      	sub	sp, #4
    2548:	af00      	add	r7, sp, #0
    254a:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
    254c:	f240 13b8 	movw	r3, #440	; 0x1b8
    2550:	f2c4 2330 	movt	r3, #16944	; 0x4230
    2554:	683a      	ldr	r2, [r7, #0]
    2556:	601a      	str	r2, [r3, #0]
}
    2558:	f107 0704 	add.w	r7, r7, #4	; 0x4
    255c:	46bd      	mov	sp, r7
    255e:	bc80      	pop	{r7}
    2560:	4770      	bx	lr
    2562:	46c0      	nop			(mov r8, r8)

00002564 <SDIO_GetFlagStatus>:
  *     @arg SDIO_FLAG_SDIOIT:   SD I/O interrupt received
  *     @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval The new state of SDIO_FLAG (SET or RESET).
  */
FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG)
{ 
    2564:	b480      	push	{r7}
    2566:	b082      	sub	sp, #8
    2568:	af00      	add	r7, sp, #0
    256a:	6038      	str	r0, [r7, #0]
  FlagStatus bitstatus = RESET;
    256c:	f04f 0300 	mov.w	r3, #0	; 0x0
    2570:	607b      	str	r3, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
    2572:	f248 0300 	movw	r3, #32768	; 0x8000
    2576:	f2c4 0301 	movt	r3, #16385	; 0x4001
    257a:	6b5a      	ldr	r2, [r3, #52]
    257c:	683b      	ldr	r3, [r7, #0]
    257e:	ea02 0303 	and.w	r3, r2, r3
    2582:	2b00      	cmp	r3, #0
    2584:	d003      	beq.n	258e <SDIO_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
    2586:	f04f 0301 	mov.w	r3, #1	; 0x1
    258a:	607b      	str	r3, [r7, #4]
    258c:	e002      	b.n	2594 <SDIO_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
    258e:	f04f 0300 	mov.w	r3, #0	; 0x0
    2592:	607b      	str	r3, [r7, #4]
  }
  return bitstatus;
    2594:	687b      	ldr	r3, [r7, #4]
}
    2596:	4618      	mov	r0, r3
    2598:	f107 0708 	add.w	r7, r7, #8	; 0x8
    259c:	46bd      	mov	sp, r7
    259e:	bc80      	pop	{r7}
    25a0:	4770      	bx	lr
    25a2:	46c0      	nop			(mov r8, r8)

000025a4 <SDIO_ClearFlag>:
  *     @arg SDIO_FLAG_SDIOIT:   SD I/O interrupt received
  *     @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval None
  */
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
    25a4:	b480      	push	{r7}
    25a6:	b081      	sub	sp, #4
    25a8:	af00      	add	r7, sp, #0
    25aa:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
    25ac:	f248 0300 	movw	r3, #32768	; 0x8000
    25b0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    25b4:	683a      	ldr	r2, [r7, #0]
    25b6:	639a      	str	r2, [r3, #56]
}
    25b8:	f107 0704 	add.w	r7, r7, #4	; 0x4
    25bc:	46bd      	mov	sp, r7
    25be:	bc80      	pop	{r7}
    25c0:	4770      	bx	lr
    25c2:	46c0      	nop			(mov r8, r8)

000025c4 <SDIO_GetITStatus>:
  *     @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
  *     @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt
  * @retval The new state of SDIO_IT (SET or RESET).
  */
ITStatus SDIO_GetITStatus(uint32_t SDIO_IT)
{ 
    25c4:	b480      	push	{r7}
    25c6:	b082      	sub	sp, #8
    25c8:	af00      	add	r7, sp, #0
    25ca:	6038      	str	r0, [r7, #0]
  ITStatus bitstatus = RESET;
    25cc:	f04f 0300 	mov.w	r3, #0	; 0x0
    25d0:	607b      	str	r3, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
    25d2:	f248 0300 	movw	r3, #32768	; 0x8000
    25d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    25da:	6b5a      	ldr	r2, [r3, #52]
    25dc:	683b      	ldr	r3, [r7, #0]
    25de:	ea02 0303 	and.w	r3, r2, r3
    25e2:	2b00      	cmp	r3, #0
    25e4:	d003      	beq.n	25ee <SDIO_GetITStatus+0x2a>
  {
    bitstatus = SET;
    25e6:	f04f 0301 	mov.w	r3, #1	; 0x1
    25ea:	607b      	str	r3, [r7, #4]
    25ec:	e002      	b.n	25f4 <SDIO_GetITStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
    25ee:	f04f 0300 	mov.w	r3, #0	; 0x0
    25f2:	607b      	str	r3, [r7, #4]
  }
  return bitstatus;
    25f4:	687b      	ldr	r3, [r7, #4]
}
    25f6:	4618      	mov	r0, r3
    25f8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    25fc:	46bd      	mov	sp, r7
    25fe:	bc80      	pop	{r7}
    2600:	4770      	bx	lr
    2602:	46c0      	nop			(mov r8, r8)

00002604 <SDIO_ClearITPendingBit>:
  *     @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
  *     @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval None
  */
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
    2604:	b480      	push	{r7}
    2606:	b081      	sub	sp, #4
    2608:	af00      	add	r7, sp, #0
    260a:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
    260c:	f248 0300 	movw	r3, #32768	; 0x8000
    2610:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2614:	683a      	ldr	r2, [r7, #0]
    2616:	639a      	str	r2, [r3, #56]
}
    2618:	f107 0704 	add.w	r7, r7, #4	; 0x4
    261c:	46bd      	mov	sp, r7
    261e:	bc80      	pop	{r7}
    2620:	4770      	bx	lr
    2622:	46c0      	nop			(mov r8, r8)

00002624 <USART_DeInit>:
  * @param  USARTx: Select the USART or the UART peripheral. 
  *   This parameter can be one of the following values: USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
    2624:	b580      	push	{r7, lr}
    2626:	b081      	sub	sp, #4
    2628:	af00      	add	r7, sp, #0
    262a:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
    262c:	683a      	ldr	r2, [r7, #0]
    262e:	f643 0300 	movw	r3, #14336	; 0x3800
    2632:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2636:	429a      	cmp	r2, r3
    2638:	d10c      	bne.n	2654 <USART_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    263a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    263e:	f04f 0101 	mov.w	r1, #1	; 0x1
    2642:	f7ff fbd5 	bl	1df0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
    2646:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    264a:	f04f 0100 	mov.w	r1, #0	; 0x0
    264e:	f7ff fbcf 	bl	1df0 <RCC_APB2PeriphResetCmd>
    2652:	e04e      	b.n	26f2 <USART_DeInit+0xce>
  }
  else if (USARTx == USART2)
    2654:	683a      	ldr	r2, [r7, #0]
    2656:	f244 4300 	movw	r3, #17408	; 0x4400
    265a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    265e:	429a      	cmp	r2, r3
    2660:	d10c      	bne.n	267c <USART_DeInit+0x58>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    2662:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    2666:	f04f 0101 	mov.w	r1, #1	; 0x1
    266a:	f7ff fbeb 	bl	1e44 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
    266e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    2672:	f04f 0100 	mov.w	r1, #0	; 0x0
    2676:	f7ff fbe5 	bl	1e44 <RCC_APB1PeriphResetCmd>
    267a:	e03a      	b.n	26f2 <USART_DeInit+0xce>
  }
  else if (USARTx == USART3)
    267c:	683a      	ldr	r2, [r7, #0]
    267e:	f644 0300 	movw	r3, #18432	; 0x4800
    2682:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2686:	429a      	cmp	r2, r3
    2688:	d10c      	bne.n	26a4 <USART_DeInit+0x80>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    268a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    268e:	f04f 0101 	mov.w	r1, #1	; 0x1
    2692:	f7ff fbd7 	bl	1e44 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
    2696:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    269a:	f04f 0100 	mov.w	r1, #0	; 0x0
    269e:	f7ff fbd1 	bl	1e44 <RCC_APB1PeriphResetCmd>
    26a2:	e026      	b.n	26f2 <USART_DeInit+0xce>
  }    
  else if (USARTx == UART4)
    26a4:	683a      	ldr	r2, [r7, #0]
    26a6:	f644 4300 	movw	r3, #19456	; 0x4c00
    26aa:	f2c4 0300 	movt	r3, #16384	; 0x4000
    26ae:	429a      	cmp	r2, r3
    26b0:	d10c      	bne.n	26cc <USART_DeInit+0xa8>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    26b2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    26b6:	f04f 0101 	mov.w	r1, #1	; 0x1
    26ba:	f7ff fbc3 	bl	1e44 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
    26be:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    26c2:	f04f 0100 	mov.w	r1, #0	; 0x0
    26c6:	f7ff fbbd 	bl	1e44 <RCC_APB1PeriphResetCmd>
    26ca:	e012      	b.n	26f2 <USART_DeInit+0xce>
  }    
  else
  {
    if (USARTx == UART5)
    26cc:	683a      	ldr	r2, [r7, #0]
    26ce:	f245 0300 	movw	r3, #20480	; 0x5000
    26d2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    26d6:	429a      	cmp	r2, r3
    26d8:	d10b      	bne.n	26f2 <USART_DeInit+0xce>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    26da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    26de:	f04f 0101 	mov.w	r1, #1	; 0x1
    26e2:	f7ff fbaf 	bl	1e44 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    26e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    26ea:	f04f 0100 	mov.w	r1, #0	; 0x0
    26ee:	f7ff fba9 	bl	1e44 <RCC_APB1PeriphResetCmd>
    }
  }
}
    26f2:	f107 0704 	add.w	r7, r7, #4	; 0x4
    26f6:	46bd      	mov	sp, r7
    26f8:	bd80      	pop	{r7, pc}
    26fa:	46c0      	nop			(mov r8, r8)

000026fc <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
    26fc:	b580      	push	{r7, lr}
    26fe:	b08c      	sub	sp, #48
    2700:	af00      	add	r7, sp, #0
    2702:	6078      	str	r0, [r7, #4]
    2704:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
    2706:	f04f 0300 	mov.w	r3, #0	; 0x0
    270a:	61fb      	str	r3, [r7, #28]
    270c:	f04f 0300 	mov.w	r3, #0	; 0x0
    2710:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
    2712:	f04f 0300 	mov.w	r3, #0	; 0x0
    2716:	627b      	str	r3, [r7, #36]
  uint32_t fractionaldivider = 0x00;
    2718:	f04f 0300 	mov.w	r3, #0	; 0x0
    271c:	62bb      	str	r3, [r7, #40]
  uint32_t usartxbase = 0;
    271e:	f04f 0300 	mov.w	r3, #0	; 0x0
    2722:	62fb      	str	r3, [r7, #44]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
    2724:	687b      	ldr	r3, [r7, #4]
    2726:	62fb      	str	r3, [r7, #44]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    2728:	687b      	ldr	r3, [r7, #4]
    272a:	8a1b      	ldrh	r3, [r3, #16]
    272c:	b29b      	uxth	r3, r3
    272e:	61fb      	str	r3, [r7, #28]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
    2730:	69fa      	ldr	r2, [r7, #28]
    2732:	f64c 73ff 	movw	r3, #53247	; 0xcfff
    2736:	f2c0 0300 	movt	r3, #0	; 0x0
    273a:	ea02 0303 	and.w	r3, r2, r3
    273e:	61fb      	str	r3, [r7, #28]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
    2740:	683b      	ldr	r3, [r7, #0]
    2742:	88db      	ldrh	r3, [r3, #6]
    2744:	69fa      	ldr	r2, [r7, #28]
    2746:	ea42 0303 	orr.w	r3, r2, r3
    274a:	61fb      	str	r3, [r7, #28]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    274c:	69fb      	ldr	r3, [r7, #28]
    274e:	b29a      	uxth	r2, r3
    2750:	687b      	ldr	r3, [r7, #4]
    2752:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
    2754:	687b      	ldr	r3, [r7, #4]
    2756:	899b      	ldrh	r3, [r3, #12]
    2758:	b29b      	uxth	r3, r3
    275a:	61fb      	str	r3, [r7, #28]
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
    275c:	69fa      	ldr	r2, [r7, #28]
    275e:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
    2762:	f2c0 0300 	movt	r3, #0	; 0x0
    2766:	ea02 0303 	and.w	r3, r2, r3
    276a:	61fb      	str	r3, [r7, #28]
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    276c:	683b      	ldr	r3, [r7, #0]
    276e:	889a      	ldrh	r2, [r3, #4]
    2770:	683b      	ldr	r3, [r7, #0]
    2772:	891b      	ldrh	r3, [r3, #8]
    2774:	ea42 0303 	orr.w	r3, r2, r3
    2778:	b29a      	uxth	r2, r3
    277a:	683b      	ldr	r3, [r7, #0]
    277c:	895b      	ldrh	r3, [r3, #10]
    277e:	ea42 0303 	orr.w	r3, r2, r3
    2782:	b29b      	uxth	r3, r3
    2784:	69fa      	ldr	r2, [r7, #28]
    2786:	ea42 0303 	orr.w	r3, r2, r3
    278a:	61fb      	str	r3, [r7, #28]
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
    278c:	69fb      	ldr	r3, [r7, #28]
    278e:	b29a      	uxth	r2, r3
    2790:	687b      	ldr	r3, [r7, #4]
    2792:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
    2794:	687b      	ldr	r3, [r7, #4]
    2796:	8a9b      	ldrh	r3, [r3, #20]
    2798:	b29b      	uxth	r3, r3
    279a:	61fb      	str	r3, [r7, #28]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
    279c:	69fa      	ldr	r2, [r7, #28]
    279e:	f64f 43ff 	movw	r3, #64767	; 0xfcff
    27a2:	f2c0 0300 	movt	r3, #0	; 0x0
    27a6:	ea02 0303 	and.w	r3, r2, r3
    27aa:	61fb      	str	r3, [r7, #28]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
    27ac:	683b      	ldr	r3, [r7, #0]
    27ae:	899b      	ldrh	r3, [r3, #12]
    27b0:	69fa      	ldr	r2, [r7, #28]
    27b2:	ea42 0303 	orr.w	r3, r2, r3
    27b6:	61fb      	str	r3, [r7, #28]
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
    27b8:	69fb      	ldr	r3, [r7, #28]
    27ba:	b29a      	uxth	r2, r3
    27bc:	687b      	ldr	r3, [r7, #4]
    27be:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
    27c0:	f107 0308 	add.w	r3, r7, #8	; 0x8
    27c4:	4618      	mov	r0, r3
    27c6:	f7ff f9b1 	bl	1b2c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
    27ca:	6afa      	ldr	r2, [r7, #44]
    27cc:	f643 0300 	movw	r3, #14336	; 0x3800
    27d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    27d4:	429a      	cmp	r2, r3
    27d6:	d102      	bne.n	27de <USART_Init+0xe2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
    27d8:	697b      	ldr	r3, [r7, #20]
    27da:	623b      	str	r3, [r7, #32]
    27dc:	e001      	b.n	27e2 <USART_Init+0xe6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
    27de:	693b      	ldr	r3, [r7, #16]
    27e0:	623b      	str	r3, [r7, #32]
  }
  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
    27e2:	6a3a      	ldr	r2, [r7, #32]
    27e4:	4613      	mov	r3, r2
    27e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    27ea:	4413      	add	r3, r2
    27ec:	ea4f 0283 	mov.w	r2, r3, lsl #2
    27f0:	441a      	add	r2, r3
    27f2:	683b      	ldr	r3, [r7, #0]
    27f4:	681b      	ldr	r3, [r3, #0]
    27f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    27fa:	fbb2 f3f3 	udiv	r3, r2, r3
    27fe:	627b      	str	r3, [r7, #36]
  tmpreg = (integerdivider / 0x64) << 0x04;
    2800:	6a7a      	ldr	r2, [r7, #36]
    2802:	f248 531f 	movw	r3, #34079	; 0x851f
    2806:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    280a:	fba3 1302 	umull	r1, r3, r3, r2
    280e:	ea4f 1353 	mov.w	r3, r3, lsr #5
    2812:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2816:	61fb      	str	r3, [r7, #28]
  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
    2818:	69fb      	ldr	r3, [r7, #28]
    281a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    281e:	f04f 0264 	mov.w	r2, #100	; 0x64
    2822:	fb02 f303 	mul.w	r3, r2, r3
    2826:	6a7a      	ldr	r2, [r7, #36]
    2828:	ebc3 0302 	rsb	r3, r3, r2
    282c:	62bb      	str	r3, [r7, #40]
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((uint8_t)0x0F);
    282e:	6abb      	ldr	r3, [r7, #40]
    2830:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2834:	f103 0232 	add.w	r2, r3, #50	; 0x32
    2838:	f248 531f 	movw	r3, #34079	; 0x851f
    283c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    2840:	fba3 1302 	umull	r1, r3, r3, r2
    2844:	ea4f 1353 	mov.w	r3, r3, lsr #5
    2848:	f003 030f 	and.w	r3, r3, #15	; 0xf
    284c:	69fa      	ldr	r2, [r7, #28]
    284e:	ea42 0303 	orr.w	r3, r2, r3
    2852:	61fb      	str	r3, [r7, #28]
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
    2854:	69fb      	ldr	r3, [r7, #28]
    2856:	b29a      	uxth	r2, r3
    2858:	687b      	ldr	r3, [r7, #4]
    285a:	811a      	strh	r2, [r3, #8]
}
    285c:	f107 0730 	add.w	r7, r7, #48	; 0x30
    2860:	46bd      	mov	sp, r7
    2862:	bd80      	pop	{r7, pc}

00002864 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
    2864:	b480      	push	{r7}
    2866:	b081      	sub	sp, #4
    2868:	af00      	add	r7, sp, #0
    286a:	6038      	str	r0, [r7, #0]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
    286c:	683b      	ldr	r3, [r7, #0]
    286e:	f44f 5216 	mov.w	r2, #9600	; 0x2580
    2872:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
    2874:	683b      	ldr	r3, [r7, #0]
    2876:	f04f 0200 	mov.w	r2, #0	; 0x0
    287a:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
    287c:	683b      	ldr	r3, [r7, #0]
    287e:	f04f 0200 	mov.w	r2, #0	; 0x0
    2882:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
    2884:	683b      	ldr	r3, [r7, #0]
    2886:	f04f 0200 	mov.w	r2, #0	; 0x0
    288a:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
    288c:	683b      	ldr	r3, [r7, #0]
    288e:	f04f 020c 	mov.w	r2, #12	; 0xc
    2892:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
    2894:	683b      	ldr	r3, [r7, #0]
    2896:	f04f 0200 	mov.w	r2, #0	; 0x0
    289a:	819a      	strh	r2, [r3, #12]
}
    289c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    28a0:	46bd      	mov	sp, r7
    28a2:	bc80      	pop	{r7}
    28a4:	4770      	bx	lr
    28a6:	46c0      	nop			(mov r8, r8)

000028a8 <USART_ClockInit>:
  *   USART peripheral.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    28a8:	b480      	push	{r7}
    28aa:	b083      	sub	sp, #12
    28ac:	af00      	add	r7, sp, #0
    28ae:	6078      	str	r0, [r7, #4]
    28b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
    28b2:	f04f 0300 	mov.w	r3, #0	; 0x0
    28b6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
    28b8:	687b      	ldr	r3, [r7, #4]
    28ba:	8a1b      	ldrh	r3, [r3, #16]
    28bc:	b29b      	uxth	r3, r3
    28be:	60bb      	str	r3, [r7, #8]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
    28c0:	68ba      	ldr	r2, [r7, #8]
    28c2:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
    28c6:	f2c0 0300 	movt	r3, #0	; 0x0
    28ca:	ea02 0303 	and.w	r3, r2, r3
    28ce:	60bb      	str	r3, [r7, #8]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
    28d0:	683b      	ldr	r3, [r7, #0]
    28d2:	881a      	ldrh	r2, [r3, #0]
    28d4:	683b      	ldr	r3, [r7, #0]
    28d6:	885b      	ldrh	r3, [r3, #2]
    28d8:	ea42 0303 	orr.w	r3, r2, r3
    28dc:	b29a      	uxth	r2, r3
    28de:	683b      	ldr	r3, [r7, #0]
    28e0:	889b      	ldrh	r3, [r3, #4]
    28e2:	ea42 0303 	orr.w	r3, r2, r3
    28e6:	b29a      	uxth	r2, r3
    28e8:	683b      	ldr	r3, [r7, #0]
    28ea:	88db      	ldrh	r3, [r3, #6]
    28ec:	ea42 0303 	orr.w	r3, r2, r3
    28f0:	b29b      	uxth	r3, r3
    28f2:	68ba      	ldr	r2, [r7, #8]
    28f4:	ea42 0303 	orr.w	r3, r2, r3
    28f8:	60bb      	str	r3, [r7, #8]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
    28fa:	68bb      	ldr	r3, [r7, #8]
    28fc:	b29a      	uxth	r2, r3
    28fe:	687b      	ldr	r3, [r7, #4]
    2900:	821a      	strh	r2, [r3, #16]
}
    2902:	f107 070c 	add.w	r7, r7, #12	; 0xc
    2906:	46bd      	mov	sp, r7
    2908:	bc80      	pop	{r7}
    290a:	4770      	bx	lr

0000290c <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *   structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
    290c:	b480      	push	{r7}
    290e:	b081      	sub	sp, #4
    2910:	af00      	add	r7, sp, #0
    2912:	6038      	str	r0, [r7, #0]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
    2914:	683b      	ldr	r3, [r7, #0]
    2916:	f04f 0200 	mov.w	r2, #0	; 0x0
    291a:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
    291c:	683b      	ldr	r3, [r7, #0]
    291e:	f04f 0200 	mov.w	r2, #0	; 0x0
    2922:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
    2924:	683b      	ldr	r3, [r7, #0]
    2926:	f04f 0200 	mov.w	r2, #0	; 0x0
    292a:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
    292c:	683b      	ldr	r3, [r7, #0]
    292e:	f04f 0200 	mov.w	r2, #0	; 0x0
    2932:	80da      	strh	r2, [r3, #6]
}
    2934:	f107 0704 	add.w	r7, r7, #4	; 0x4
    2938:	46bd      	mov	sp, r7
    293a:	bc80      	pop	{r7}
    293c:	4770      	bx	lr
    293e:	46c0      	nop			(mov r8, r8)

00002940 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2940:	b480      	push	{r7}
    2942:	b082      	sub	sp, #8
    2944:	af00      	add	r7, sp, #0
    2946:	6078      	str	r0, [r7, #4]
    2948:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    294a:	683b      	ldr	r3, [r7, #0]
    294c:	2b00      	cmp	r3, #0
    294e:	d008      	beq.n	2962 <USART_Cmd+0x22>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
    2950:	687b      	ldr	r3, [r7, #4]
    2952:	899b      	ldrh	r3, [r3, #12]
    2954:	b29b      	uxth	r3, r3
    2956:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    295a:	b29a      	uxth	r2, r3
    295c:	687b      	ldr	r3, [r7, #4]
    295e:	819a      	strh	r2, [r3, #12]
    2960:	e00c      	b.n	297c <USART_Cmd+0x3c>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
    2962:	687b      	ldr	r3, [r7, #4]
    2964:	899b      	ldrh	r3, [r3, #12]
    2966:	b29b      	uxth	r3, r3
    2968:	461a      	mov	r2, r3
    296a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    296e:	f2c0 0300 	movt	r3, #0	; 0x0
    2972:	ea02 0303 	and.w	r3, r2, r3
    2976:	461a      	mov	r2, r3
    2978:	687b      	ldr	r3, [r7, #4]
    297a:	819a      	strh	r2, [r3, #12]
  }
}
    297c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2980:	46bd      	mov	sp, r7
    2982:	bc80      	pop	{r7}
    2984:	4770      	bx	lr
    2986:	46c0      	nop			(mov r8, r8)

00002988 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
    2988:	b480      	push	{r7}
    298a:	b087      	sub	sp, #28
    298c:	af00      	add	r7, sp, #0
    298e:	60b8      	str	r0, [r7, #8]
    2990:	460b      	mov	r3, r1
    2992:	603a      	str	r2, [r7, #0]
    2994:	80bb      	strh	r3, [r7, #4]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
    2996:	f04f 0300 	mov.w	r3, #0	; 0x0
    299a:	60fb      	str	r3, [r7, #12]
    299c:	f04f 0300 	mov.w	r3, #0	; 0x0
    29a0:	613b      	str	r3, [r7, #16]
    29a2:	f04f 0300 	mov.w	r3, #0	; 0x0
    29a6:	617b      	str	r3, [r7, #20]
  uint32_t usartxbase = 0x00;
    29a8:	f04f 0300 	mov.w	r3, #0	; 0x0
    29ac:	61bb      	str	r3, [r7, #24]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
    29ae:	68bb      	ldr	r3, [r7, #8]
    29b0:	61bb      	str	r3, [r7, #24]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    29b2:	88bb      	ldrh	r3, [r7, #4]
    29b4:	b2db      	uxtb	r3, r3
    29b6:	ea4f 1353 	mov.w	r3, r3, lsr #5
    29ba:	b2db      	uxtb	r3, r3
    29bc:	60fb      	str	r3, [r7, #12]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
    29be:	88bb      	ldrh	r3, [r7, #4]
    29c0:	f003 031f 	and.w	r3, r3, #31	; 0x1f
    29c4:	613b      	str	r3, [r7, #16]
  itmask = (((uint32_t)0x01) << itpos);
    29c6:	693b      	ldr	r3, [r7, #16]
    29c8:	f04f 0201 	mov.w	r2, #1	; 0x1
    29cc:	fa02 f303 	lsl.w	r3, r2, r3
    29d0:	617b      	str	r3, [r7, #20]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
    29d2:	68fb      	ldr	r3, [r7, #12]
    29d4:	2b01      	cmp	r3, #1
    29d6:	d104      	bne.n	29e2 <USART_ITConfig+0x5a>
  {
    usartxbase += 0x0C;
    29d8:	69bb      	ldr	r3, [r7, #24]
    29da:	f103 030c 	add.w	r3, r3, #12	; 0xc
    29de:	61bb      	str	r3, [r7, #24]
    29e0:	e00b      	b.n	29fa <USART_ITConfig+0x72>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
    29e2:	68fb      	ldr	r3, [r7, #12]
    29e4:	2b02      	cmp	r3, #2
    29e6:	d104      	bne.n	29f2 <USART_ITConfig+0x6a>
  {
    usartxbase += 0x10;
    29e8:	69bb      	ldr	r3, [r7, #24]
    29ea:	f103 0310 	add.w	r3, r3, #16	; 0x10
    29ee:	61bb      	str	r3, [r7, #24]
    29f0:	e003      	b.n	29fa <USART_ITConfig+0x72>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
    29f2:	69bb      	ldr	r3, [r7, #24]
    29f4:	f103 0314 	add.w	r3, r3, #20	; 0x14
    29f8:	61bb      	str	r3, [r7, #24]
  }
  if (NewState != DISABLE)
    29fa:	683b      	ldr	r3, [r7, #0]
    29fc:	2b00      	cmp	r3, #0
    29fe:	d007      	beq.n	2a10 <USART_ITConfig+0x88>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
    2a00:	69bb      	ldr	r3, [r7, #24]
    2a02:	69ba      	ldr	r2, [r7, #24]
    2a04:	6811      	ldr	r1, [r2, #0]
    2a06:	697a      	ldr	r2, [r7, #20]
    2a08:	ea41 0202 	orr.w	r2, r1, r2
    2a0c:	601a      	str	r2, [r3, #0]
    2a0e:	e008      	b.n	2a22 <USART_ITConfig+0x9a>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
    2a10:	69bb      	ldr	r3, [r7, #24]
    2a12:	69ba      	ldr	r2, [r7, #24]
    2a14:	6811      	ldr	r1, [r2, #0]
    2a16:	697a      	ldr	r2, [r7, #20]
    2a18:	ea6f 0202 	mvn.w	r2, r2
    2a1c:	ea01 0202 	and.w	r2, r1, r2
    2a20:	601a      	str	r2, [r3, #0]
  }
}
    2a22:	f107 071c 	add.w	r7, r7, #28	; 0x1c
    2a26:	46bd      	mov	sp, r7
    2a28:	bc80      	pop	{r7}
    2a2a:	4770      	bx	lr

00002a2c <USART_DMACmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @note The DMA mode is not available for UART5.  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
    2a2c:	b480      	push	{r7}
    2a2e:	b083      	sub	sp, #12
    2a30:	af00      	add	r7, sp, #0
    2a32:	60b8      	str	r0, [r7, #8]
    2a34:	460b      	mov	r3, r1
    2a36:	603a      	str	r2, [r7, #0]
    2a38:	80bb      	strh	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
    2a3a:	683b      	ldr	r3, [r7, #0]
    2a3c:	2b00      	cmp	r3, #0
    2a3e:	d009      	beq.n	2a54 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
    2a40:	68bb      	ldr	r3, [r7, #8]
    2a42:	8a9b      	ldrh	r3, [r3, #20]
    2a44:	b29a      	uxth	r2, r3
    2a46:	88bb      	ldrh	r3, [r7, #4]
    2a48:	ea42 0303 	orr.w	r3, r2, r3
    2a4c:	b29a      	uxth	r2, r3
    2a4e:	68bb      	ldr	r3, [r7, #8]
    2a50:	829a      	strh	r2, [r3, #20]
    2a52:	e00b      	b.n	2a6c <USART_DMACmd+0x40>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
    2a54:	68bb      	ldr	r3, [r7, #8]
    2a56:	8a9b      	ldrh	r3, [r3, #20]
    2a58:	b29a      	uxth	r2, r3
    2a5a:	88bb      	ldrh	r3, [r7, #4]
    2a5c:	ea6f 0303 	mvn.w	r3, r3
    2a60:	b29b      	uxth	r3, r3
    2a62:	ea02 0303 	and.w	r3, r2, r3
    2a66:	b29a      	uxth	r2, r3
    2a68:	68bb      	ldr	r3, [r7, #8]
    2a6a:	829a      	strh	r2, [r3, #20]
  }
}
    2a6c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    2a70:	46bd      	mov	sp, r7
    2a72:	bc80      	pop	{r7}
    2a74:	4770      	bx	lr
    2a76:	46c0      	nop			(mov r8, r8)

00002a78 <USART_SetAddress>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
    2a78:	b480      	push	{r7}
    2a7a:	b082      	sub	sp, #8
    2a7c:	af00      	add	r7, sp, #0
    2a7e:	6078      	str	r0, [r7, #4]
    2a80:	460b      	mov	r3, r1
    2a82:	703b      	strb	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
    2a84:	687b      	ldr	r3, [r7, #4]
    2a86:	8a1b      	ldrh	r3, [r3, #16]
    2a88:	b29b      	uxth	r3, r3
    2a8a:	461a      	mov	r2, r3
    2a8c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
    2a90:	f2c0 0300 	movt	r3, #0	; 0x0
    2a94:	ea02 0303 	and.w	r3, r2, r3
    2a98:	461a      	mov	r2, r3
    2a9a:	687b      	ldr	r3, [r7, #4]
    2a9c:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
    2a9e:	687b      	ldr	r3, [r7, #4]
    2aa0:	8a1b      	ldrh	r3, [r3, #16]
    2aa2:	b29a      	uxth	r2, r3
    2aa4:	783b      	ldrb	r3, [r7, #0]
    2aa6:	ea42 0303 	orr.w	r3, r2, r3
    2aaa:	b29a      	uxth	r2, r3
    2aac:	687b      	ldr	r3, [r7, #4]
    2aae:	821a      	strh	r2, [r3, #16]
}
    2ab0:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2ab4:	46bd      	mov	sp, r7
    2ab6:	bc80      	pop	{r7}
    2ab8:	4770      	bx	lr
    2aba:	46c0      	nop			(mov r8, r8)

00002abc <USART_WakeUpConfig>:
  *     @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *     @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
    2abc:	b480      	push	{r7}
    2abe:	b082      	sub	sp, #8
    2ac0:	af00      	add	r7, sp, #0
    2ac2:	6078      	str	r0, [r7, #4]
    2ac4:	460b      	mov	r3, r1
    2ac6:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
    2ac8:	687b      	ldr	r3, [r7, #4]
    2aca:	899b      	ldrh	r3, [r3, #12]
    2acc:	b29b      	uxth	r3, r3
    2ace:	461a      	mov	r2, r3
    2ad0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    2ad4:	f2c0 0300 	movt	r3, #0	; 0x0
    2ad8:	ea02 0303 	and.w	r3, r2, r3
    2adc:	461a      	mov	r2, r3
    2ade:	687b      	ldr	r3, [r7, #4]
    2ae0:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
    2ae2:	687b      	ldr	r3, [r7, #4]
    2ae4:	899b      	ldrh	r3, [r3, #12]
    2ae6:	b29a      	uxth	r2, r3
    2ae8:	883b      	ldrh	r3, [r7, #0]
    2aea:	ea42 0303 	orr.w	r3, r2, r3
    2aee:	b29a      	uxth	r2, r3
    2af0:	687b      	ldr	r3, [r7, #4]
    2af2:	819a      	strh	r2, [r3, #12]
}
    2af4:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2af8:	46bd      	mov	sp, r7
    2afa:	bc80      	pop	{r7}
    2afc:	4770      	bx	lr
    2afe:	46c0      	nop			(mov r8, r8)

00002b00 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2b00:	b480      	push	{r7}
    2b02:	b082      	sub	sp, #8
    2b04:	af00      	add	r7, sp, #0
    2b06:	6078      	str	r0, [r7, #4]
    2b08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
    2b0a:	683b      	ldr	r3, [r7, #0]
    2b0c:	2b00      	cmp	r3, #0
    2b0e:	d008      	beq.n	2b22 <USART_ReceiverWakeUpCmd+0x22>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
    2b10:	687b      	ldr	r3, [r7, #4]
    2b12:	899b      	ldrh	r3, [r3, #12]
    2b14:	b29b      	uxth	r3, r3
    2b16:	f043 0302 	orr.w	r3, r3, #2	; 0x2
    2b1a:	b29a      	uxth	r2, r3
    2b1c:	687b      	ldr	r3, [r7, #4]
    2b1e:	819a      	strh	r2, [r3, #12]
    2b20:	e00c      	b.n	2b3c <USART_ReceiverWakeUpCmd+0x3c>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
    2b22:	687b      	ldr	r3, [r7, #4]
    2b24:	899b      	ldrh	r3, [r3, #12]
    2b26:	b29b      	uxth	r3, r3
    2b28:	461a      	mov	r2, r3
    2b2a:	f64f 73fd 	movw	r3, #65533	; 0xfffd
    2b2e:	f2c0 0300 	movt	r3, #0	; 0x0
    2b32:	ea02 0303 	and.w	r3, r2, r3
    2b36:	461a      	mov	r2, r3
    2b38:	687b      	ldr	r3, [r7, #4]
    2b3a:	819a      	strh	r2, [r3, #12]
  }
}
    2b3c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2b40:	46bd      	mov	sp, r7
    2b42:	bc80      	pop	{r7}
    2b44:	4770      	bx	lr
    2b46:	46c0      	nop			(mov r8, r8)

00002b48 <USART_LINBreakDetectLengthConfig>:
  *     @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *     @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
    2b48:	b480      	push	{r7}
    2b4a:	b082      	sub	sp, #8
    2b4c:	af00      	add	r7, sp, #0
    2b4e:	6078      	str	r0, [r7, #4]
    2b50:	460b      	mov	r3, r1
    2b52:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
    2b54:	687b      	ldr	r3, [r7, #4]
    2b56:	8a1b      	ldrh	r3, [r3, #16]
    2b58:	b29b      	uxth	r3, r3
    2b5a:	461a      	mov	r2, r3
    2b5c:	f64f 73df 	movw	r3, #65503	; 0xffdf
    2b60:	f2c0 0300 	movt	r3, #0	; 0x0
    2b64:	ea02 0303 	and.w	r3, r2, r3
    2b68:	461a      	mov	r2, r3
    2b6a:	687b      	ldr	r3, [r7, #4]
    2b6c:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
    2b6e:	687b      	ldr	r3, [r7, #4]
    2b70:	8a1b      	ldrh	r3, [r3, #16]
    2b72:	b29a      	uxth	r2, r3
    2b74:	883b      	ldrh	r3, [r7, #0]
    2b76:	ea42 0303 	orr.w	r3, r2, r3
    2b7a:	b29a      	uxth	r2, r3
    2b7c:	687b      	ldr	r3, [r7, #4]
    2b7e:	821a      	strh	r2, [r3, #16]
}
    2b80:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2b84:	46bd      	mov	sp, r7
    2b86:	bc80      	pop	{r7}
    2b88:	4770      	bx	lr
    2b8a:	46c0      	nop			(mov r8, r8)

00002b8c <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2b8c:	b480      	push	{r7}
    2b8e:	b082      	sub	sp, #8
    2b90:	af00      	add	r7, sp, #0
    2b92:	6078      	str	r0, [r7, #4]
    2b94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    2b96:	683b      	ldr	r3, [r7, #0]
    2b98:	2b00      	cmp	r3, #0
    2b9a:	d008      	beq.n	2bae <USART_LINCmd+0x22>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
    2b9c:	687b      	ldr	r3, [r7, #4]
    2b9e:	8a1b      	ldrh	r3, [r3, #16]
    2ba0:	b29b      	uxth	r3, r3
    2ba2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    2ba6:	b29a      	uxth	r2, r3
    2ba8:	687b      	ldr	r3, [r7, #4]
    2baa:	821a      	strh	r2, [r3, #16]
    2bac:	e00c      	b.n	2bc8 <USART_LINCmd+0x3c>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
    2bae:	687b      	ldr	r3, [r7, #4]
    2bb0:	8a1b      	ldrh	r3, [r3, #16]
    2bb2:	b29b      	uxth	r3, r3
    2bb4:	461a      	mov	r2, r3
    2bb6:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    2bba:	f2c0 0300 	movt	r3, #0	; 0x0
    2bbe:	ea02 0303 	and.w	r3, r2, r3
    2bc2:	461a      	mov	r2, r3
    2bc4:	687b      	ldr	r3, [r7, #4]
    2bc6:	821a      	strh	r2, [r3, #16]
  }
}
    2bc8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2bcc:	46bd      	mov	sp, r7
    2bce:	bc80      	pop	{r7}
    2bd0:	4770      	bx	lr
    2bd2:	46c0      	nop			(mov r8, r8)

00002bd4 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
    2bd4:	b480      	push	{r7}
    2bd6:	b082      	sub	sp, #8
    2bd8:	af00      	add	r7, sp, #0
    2bda:	6078      	str	r0, [r7, #4]
    2bdc:	460b      	mov	r3, r1
    2bde:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
    2be0:	883b      	ldrh	r3, [r7, #0]
    2be2:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    2be6:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    2bea:	687a      	ldr	r2, [r7, #4]
    2bec:	8093      	strh	r3, [r2, #4]
}
    2bee:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2bf2:	46bd      	mov	sp, r7
    2bf4:	bc80      	pop	{r7}
    2bf6:	4770      	bx	lr

00002bf8 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
    2bf8:	b480      	push	{r7}
    2bfa:	b081      	sub	sp, #4
    2bfc:	af00      	add	r7, sp, #0
    2bfe:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
    2c00:	683b      	ldr	r3, [r7, #0]
    2c02:	889b      	ldrh	r3, [r3, #4]
    2c04:	b29b      	uxth	r3, r3
    2c06:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    2c0a:	ea4f 53d3 	mov.w	r3, r3, lsr #23
}
    2c0e:	4618      	mov	r0, r3
    2c10:	f107 0704 	add.w	r7, r7, #4	; 0x4
    2c14:	46bd      	mov	sp, r7
    2c16:	bc80      	pop	{r7}
    2c18:	4770      	bx	lr
    2c1a:	46c0      	nop			(mov r8, r8)

00002c1c <USART_SendBreak>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
    2c1c:	b480      	push	{r7}
    2c1e:	b081      	sub	sp, #4
    2c20:	af00      	add	r7, sp, #0
    2c22:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
    2c24:	683b      	ldr	r3, [r7, #0]
    2c26:	899b      	ldrh	r3, [r3, #12]
    2c28:	b29b      	uxth	r3, r3
    2c2a:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    2c2e:	b29a      	uxth	r2, r3
    2c30:	683b      	ldr	r3, [r7, #0]
    2c32:	819a      	strh	r2, [r3, #12]
}
    2c34:	f107 0704 	add.w	r7, r7, #4	; 0x4
    2c38:	46bd      	mov	sp, r7
    2c3a:	bc80      	pop	{r7}
    2c3c:	4770      	bx	lr
    2c3e:	46c0      	nop			(mov r8, r8)

00002c40 <USART_SetGuardTime>:
  * @param  USART_GuardTime: specifies the guard time.
  * @note The guard time bits are not available for UART4 and UART5.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
    2c40:	b480      	push	{r7}
    2c42:	b082      	sub	sp, #8
    2c44:	af00      	add	r7, sp, #0
    2c46:	6078      	str	r0, [r7, #4]
    2c48:	460b      	mov	r3, r1
    2c4a:	703b      	strb	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
    2c4c:	687b      	ldr	r3, [r7, #4]
    2c4e:	8b1b      	ldrh	r3, [r3, #24]
    2c50:	b29b      	uxth	r3, r3
    2c52:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    2c56:	687a      	ldr	r2, [r7, #4]
    2c58:	8313      	strh	r3, [r2, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
    2c5a:	687b      	ldr	r3, [r7, #4]
    2c5c:	8b1b      	ldrh	r3, [r3, #24]
    2c5e:	b29a      	uxth	r2, r3
    2c60:	783b      	ldrb	r3, [r7, #0]
    2c62:	ea4f 2303 	mov.w	r3, r3, lsl #8
    2c66:	b29b      	uxth	r3, r3
    2c68:	ea42 0303 	orr.w	r3, r2, r3
    2c6c:	b29a      	uxth	r2, r3
    2c6e:	687b      	ldr	r3, [r7, #4]
    2c70:	831a      	strh	r2, [r3, #24]
}
    2c72:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2c76:	46bd      	mov	sp, r7
    2c78:	bc80      	pop	{r7}
    2c7a:	4770      	bx	lr

00002c7c <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock.  
  * @note   The function is used for IrDA mode with UART4 and UART5.
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
    2c7c:	b480      	push	{r7}
    2c7e:	b082      	sub	sp, #8
    2c80:	af00      	add	r7, sp, #0
    2c82:	6078      	str	r0, [r7, #4]
    2c84:	460b      	mov	r3, r1
    2c86:	703b      	strb	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
    2c88:	687b      	ldr	r3, [r7, #4]
    2c8a:	8b1b      	ldrh	r3, [r3, #24]
    2c8c:	b29b      	uxth	r3, r3
    2c8e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    2c92:	687a      	ldr	r2, [r7, #4]
    2c94:	8313      	strh	r3, [r2, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
    2c96:	687b      	ldr	r3, [r7, #4]
    2c98:	8b1b      	ldrh	r3, [r3, #24]
    2c9a:	b29a      	uxth	r2, r3
    2c9c:	783b      	ldrb	r3, [r7, #0]
    2c9e:	ea42 0303 	orr.w	r3, r2, r3
    2ca2:	b29a      	uxth	r2, r3
    2ca4:	687b      	ldr	r3, [r7, #4]
    2ca6:	831a      	strh	r2, [r3, #24]
}
    2ca8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2cac:	46bd      	mov	sp, r7
    2cae:	bc80      	pop	{r7}
    2cb0:	4770      	bx	lr
    2cb2:	46c0      	nop			(mov r8, r8)

00002cb4 <USART_SmartCardCmd>:
  *   This parameter can be: ENABLE or DISABLE.     
  * @note The Smart Card mode is not available for UART4 and UART5. 
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2cb4:	b480      	push	{r7}
    2cb6:	b082      	sub	sp, #8
    2cb8:	af00      	add	r7, sp, #0
    2cba:	6078      	str	r0, [r7, #4]
    2cbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2cbe:	683b      	ldr	r3, [r7, #0]
    2cc0:	2b00      	cmp	r3, #0
    2cc2:	d008      	beq.n	2cd6 <USART_SmartCardCmd+0x22>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
    2cc4:	687b      	ldr	r3, [r7, #4]
    2cc6:	8a9b      	ldrh	r3, [r3, #20]
    2cc8:	b29b      	uxth	r3, r3
    2cca:	f043 0320 	orr.w	r3, r3, #32	; 0x20
    2cce:	b29a      	uxth	r2, r3
    2cd0:	687b      	ldr	r3, [r7, #4]
    2cd2:	829a      	strh	r2, [r3, #20]
    2cd4:	e00c      	b.n	2cf0 <USART_SmartCardCmd+0x3c>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
    2cd6:	687b      	ldr	r3, [r7, #4]
    2cd8:	8a9b      	ldrh	r3, [r3, #20]
    2cda:	b29b      	uxth	r3, r3
    2cdc:	461a      	mov	r2, r3
    2cde:	f64f 73df 	movw	r3, #65503	; 0xffdf
    2ce2:	f2c0 0300 	movt	r3, #0	; 0x0
    2ce6:	ea02 0303 	and.w	r3, r2, r3
    2cea:	461a      	mov	r2, r3
    2cec:	687b      	ldr	r3, [r7, #4]
    2cee:	829a      	strh	r2, [r3, #20]
  }
}
    2cf0:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2cf4:	46bd      	mov	sp, r7
    2cf6:	bc80      	pop	{r7}
    2cf8:	4770      	bx	lr
    2cfa:	46c0      	nop			(mov r8, r8)

00002cfc <USART_SmartCardNACKCmd>:
  *   This parameter can be: ENABLE or DISABLE.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2cfc:	b480      	push	{r7}
    2cfe:	b082      	sub	sp, #8
    2d00:	af00      	add	r7, sp, #0
    2d02:	6078      	str	r0, [r7, #4]
    2d04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    2d06:	683b      	ldr	r3, [r7, #0]
    2d08:	2b00      	cmp	r3, #0
    2d0a:	d008      	beq.n	2d1e <USART_SmartCardNACKCmd+0x22>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
    2d0c:	687b      	ldr	r3, [r7, #4]
    2d0e:	8a9b      	ldrh	r3, [r3, #20]
    2d10:	b29b      	uxth	r3, r3
    2d12:	f043 0310 	orr.w	r3, r3, #16	; 0x10
    2d16:	b29a      	uxth	r2, r3
    2d18:	687b      	ldr	r3, [r7, #4]
    2d1a:	829a      	strh	r2, [r3, #20]
    2d1c:	e00c      	b.n	2d38 <USART_SmartCardNACKCmd+0x3c>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
    2d1e:	687b      	ldr	r3, [r7, #4]
    2d20:	8a9b      	ldrh	r3, [r3, #20]
    2d22:	b29b      	uxth	r3, r3
    2d24:	461a      	mov	r2, r3
    2d26:	f64f 73ef 	movw	r3, #65519	; 0xffef
    2d2a:	f2c0 0300 	movt	r3, #0	; 0x0
    2d2e:	ea02 0303 	and.w	r3, r2, r3
    2d32:	461a      	mov	r2, r3
    2d34:	687b      	ldr	r3, [r7, #4]
    2d36:	829a      	strh	r2, [r3, #20]
  }
}
    2d38:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2d3c:	46bd      	mov	sp, r7
    2d3e:	bc80      	pop	{r7}
    2d40:	4770      	bx	lr
    2d42:	46c0      	nop			(mov r8, r8)

00002d44 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2d44:	b480      	push	{r7}
    2d46:	b082      	sub	sp, #8
    2d48:	af00      	add	r7, sp, #0
    2d4a:	6078      	str	r0, [r7, #4]
    2d4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    2d4e:	683b      	ldr	r3, [r7, #0]
    2d50:	2b00      	cmp	r3, #0
    2d52:	d008      	beq.n	2d66 <USART_HalfDuplexCmd+0x22>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
    2d54:	687b      	ldr	r3, [r7, #4]
    2d56:	8a9b      	ldrh	r3, [r3, #20]
    2d58:	b29b      	uxth	r3, r3
    2d5a:	f043 0308 	orr.w	r3, r3, #8	; 0x8
    2d5e:	b29a      	uxth	r2, r3
    2d60:	687b      	ldr	r3, [r7, #4]
    2d62:	829a      	strh	r2, [r3, #20]
    2d64:	e00c      	b.n	2d80 <USART_HalfDuplexCmd+0x3c>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
    2d66:	687b      	ldr	r3, [r7, #4]
    2d68:	8a9b      	ldrh	r3, [r3, #20]
    2d6a:	b29b      	uxth	r3, r3
    2d6c:	461a      	mov	r2, r3
    2d6e:	f64f 73f7 	movw	r3, #65527	; 0xfff7
    2d72:	f2c0 0300 	movt	r3, #0	; 0x0
    2d76:	ea02 0303 	and.w	r3, r2, r3
    2d7a:	461a      	mov	r2, r3
    2d7c:	687b      	ldr	r3, [r7, #4]
    2d7e:	829a      	strh	r2, [r3, #20]
  }
}
    2d80:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2d84:	46bd      	mov	sp, r7
    2d86:	bc80      	pop	{r7}
    2d88:	4770      	bx	lr
    2d8a:	46c0      	nop			(mov r8, r8)

00002d8c <USART_IrDAConfig>:
  *     @arg USART_IrDAMode_LowPower
  *     @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
    2d8c:	b480      	push	{r7}
    2d8e:	b082      	sub	sp, #8
    2d90:	af00      	add	r7, sp, #0
    2d92:	6078      	str	r0, [r7, #4]
    2d94:	460b      	mov	r3, r1
    2d96:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
    2d98:	687b      	ldr	r3, [r7, #4]
    2d9a:	8a9b      	ldrh	r3, [r3, #20]
    2d9c:	b29b      	uxth	r3, r3
    2d9e:	461a      	mov	r2, r3
    2da0:	f64f 73fb 	movw	r3, #65531	; 0xfffb
    2da4:	f2c0 0300 	movt	r3, #0	; 0x0
    2da8:	ea02 0303 	and.w	r3, r2, r3
    2dac:	461a      	mov	r2, r3
    2dae:	687b      	ldr	r3, [r7, #4]
    2db0:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
    2db2:	687b      	ldr	r3, [r7, #4]
    2db4:	8a9b      	ldrh	r3, [r3, #20]
    2db6:	b29a      	uxth	r2, r3
    2db8:	883b      	ldrh	r3, [r7, #0]
    2dba:	ea42 0303 	orr.w	r3, r2, r3
    2dbe:	b29a      	uxth	r2, r3
    2dc0:	687b      	ldr	r3, [r7, #4]
    2dc2:	829a      	strh	r2, [r3, #20]
}
    2dc4:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2dc8:	46bd      	mov	sp, r7
    2dca:	bc80      	pop	{r7}
    2dcc:	4770      	bx	lr
    2dce:	46c0      	nop			(mov r8, r8)

00002dd0 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2dd0:	b480      	push	{r7}
    2dd2:	b082      	sub	sp, #8
    2dd4:	af00      	add	r7, sp, #0
    2dd6:	6078      	str	r0, [r7, #4]
    2dd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
    2dda:	683b      	ldr	r3, [r7, #0]
    2ddc:	2b00      	cmp	r3, #0
    2dde:	d008      	beq.n	2df2 <USART_IrDACmd+0x22>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
    2de0:	687b      	ldr	r3, [r7, #4]
    2de2:	8a9b      	ldrh	r3, [r3, #20]
    2de4:	b29b      	uxth	r3, r3
    2de6:	f043 0302 	orr.w	r3, r3, #2	; 0x2
    2dea:	b29a      	uxth	r2, r3
    2dec:	687b      	ldr	r3, [r7, #4]
    2dee:	829a      	strh	r2, [r3, #20]
    2df0:	e00c      	b.n	2e0c <USART_IrDACmd+0x3c>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
    2df2:	687b      	ldr	r3, [r7, #4]
    2df4:	8a9b      	ldrh	r3, [r3, #20]
    2df6:	b29b      	uxth	r3, r3
    2df8:	461a      	mov	r2, r3
    2dfa:	f64f 73fd 	movw	r3, #65533	; 0xfffd
    2dfe:	f2c0 0300 	movt	r3, #0	; 0x0
    2e02:	ea02 0303 	and.w	r3, r2, r3
    2e06:	461a      	mov	r2, r3
    2e08:	687b      	ldr	r3, [r7, #4]
    2e0a:	829a      	strh	r2, [r3, #20]
  }
}
    2e0c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2e10:	46bd      	mov	sp, r7
    2e12:	bc80      	pop	{r7}
    2e14:	4770      	bx	lr
    2e16:	46c0      	nop			(mov r8, r8)

00002e18 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    2e18:	b480      	push	{r7}
    2e1a:	b083      	sub	sp, #12
    2e1c:	af00      	add	r7, sp, #0
    2e1e:	6078      	str	r0, [r7, #4]
    2e20:	460b      	mov	r3, r1
    2e22:	803b      	strh	r3, [r7, #0]
  FlagStatus bitstatus = RESET;
    2e24:	f04f 0300 	mov.w	r3, #0	; 0x0
    2e28:	60bb      	str	r3, [r7, #8]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
    2e2a:	687b      	ldr	r3, [r7, #4]
    2e2c:	881b      	ldrh	r3, [r3, #0]
    2e2e:	b29a      	uxth	r2, r3
    2e30:	883b      	ldrh	r3, [r7, #0]
    2e32:	ea02 0303 	and.w	r3, r2, r3
    2e36:	b29b      	uxth	r3, r3
    2e38:	2b00      	cmp	r3, #0
    2e3a:	d003      	beq.n	2e44 <USART_GetFlagStatus+0x2c>
  {
    bitstatus = SET;
    2e3c:	f04f 0301 	mov.w	r3, #1	; 0x1
    2e40:	60bb      	str	r3, [r7, #8]
    2e42:	e002      	b.n	2e4a <USART_GetFlagStatus+0x32>
  }
  else
  {
    bitstatus = RESET;
    2e44:	f04f 0300 	mov.w	r3, #0	; 0x0
    2e48:	60bb      	str	r3, [r7, #8]
  }
  return bitstatus;
    2e4a:	68bb      	ldr	r3, [r7, #8]
}
    2e4c:	4618      	mov	r0, r3
    2e4e:	f107 070c 	add.w	r7, r7, #12	; 0xc
    2e52:	46bd      	mov	sp, r7
    2e54:	bc80      	pop	{r7}
    2e56:	4770      	bx	lr

00002e58 <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    2e58:	b480      	push	{r7}
    2e5a:	b082      	sub	sp, #8
    2e5c:	af00      	add	r7, sp, #0
    2e5e:	6078      	str	r0, [r7, #4]
    2e60:	460b      	mov	r3, r1
    2e62:	803b      	strh	r3, [r7, #0]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
    2e64:	883b      	ldrh	r3, [r7, #0]
    2e66:	ea6f 0303 	mvn.w	r3, r3
    2e6a:	b29a      	uxth	r2, r3
    2e6c:	687b      	ldr	r3, [r7, #4]
    2e6e:	801a      	strh	r2, [r3, #0]
}
    2e70:	f107 0708 	add.w	r7, r7, #8	; 0x8
    2e74:	46bd      	mov	sp, r7
    2e76:	bc80      	pop	{r7}
    2e78:	4770      	bx	lr
    2e7a:	46c0      	nop			(mov r8, r8)

00002e7c <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    2e7c:	b480      	push	{r7}
    2e7e:	b086      	sub	sp, #24
    2e80:	af00      	add	r7, sp, #0
    2e82:	6078      	str	r0, [r7, #4]
    2e84:	460b      	mov	r3, r1
    2e86:	803b      	strh	r3, [r7, #0]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
    2e88:	f04f 0300 	mov.w	r3, #0	; 0x0
    2e8c:	60bb      	str	r3, [r7, #8]
    2e8e:	f04f 0300 	mov.w	r3, #0	; 0x0
    2e92:	60fb      	str	r3, [r7, #12]
    2e94:	f04f 0300 	mov.w	r3, #0	; 0x0
    2e98:	613b      	str	r3, [r7, #16]
  ITStatus bitstatus = RESET;
    2e9a:	f04f 0300 	mov.w	r3, #0	; 0x0
    2e9e:	617b      	str	r3, [r7, #20]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    2ea0:	883b      	ldrh	r3, [r7, #0]
    2ea2:	b2db      	uxtb	r3, r3
    2ea4:	ea4f 1353 	mov.w	r3, r3, lsr #5
    2ea8:	b2db      	uxtb	r3, r3
    2eaa:	613b      	str	r3, [r7, #16]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
    2eac:	883b      	ldrh	r3, [r7, #0]
    2eae:	f003 031f 	and.w	r3, r3, #31	; 0x1f
    2eb2:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;
    2eb4:	68fb      	ldr	r3, [r7, #12]
    2eb6:	f04f 0201 	mov.w	r2, #1	; 0x1
    2eba:	fa02 f303 	lsl.w	r3, r2, r3
    2ebe:	60fb      	str	r3, [r7, #12]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
    2ec0:	693b      	ldr	r3, [r7, #16]
    2ec2:	2b01      	cmp	r3, #1
    2ec4:	d107      	bne.n	2ed6 <USART_GetITStatus+0x5a>
  {
    itmask &= USARTx->CR1;
    2ec6:	687b      	ldr	r3, [r7, #4]
    2ec8:	899b      	ldrh	r3, [r3, #12]
    2eca:	b29b      	uxth	r3, r3
    2ecc:	68fa      	ldr	r2, [r7, #12]
    2ece:	ea02 0303 	and.w	r3, r2, r3
    2ed2:	60fb      	str	r3, [r7, #12]
    2ed4:	e011      	b.n	2efa <USART_GetITStatus+0x7e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
    2ed6:	693b      	ldr	r3, [r7, #16]
    2ed8:	2b02      	cmp	r3, #2
    2eda:	d107      	bne.n	2eec <USART_GetITStatus+0x70>
  {
    itmask &= USARTx->CR2;
    2edc:	687b      	ldr	r3, [r7, #4]
    2ede:	8a1b      	ldrh	r3, [r3, #16]
    2ee0:	b29b      	uxth	r3, r3
    2ee2:	68fa      	ldr	r2, [r7, #12]
    2ee4:	ea02 0303 	and.w	r3, r2, r3
    2ee8:	60fb      	str	r3, [r7, #12]
    2eea:	e006      	b.n	2efa <USART_GetITStatus+0x7e>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
    2eec:	687b      	ldr	r3, [r7, #4]
    2eee:	8a9b      	ldrh	r3, [r3, #20]
    2ef0:	b29b      	uxth	r3, r3
    2ef2:	68fa      	ldr	r2, [r7, #12]
    2ef4:	ea02 0303 	and.w	r3, r2, r3
    2ef8:	60fb      	str	r3, [r7, #12]
  }
  
  bitpos = USART_IT >> 0x08;
    2efa:	883b      	ldrh	r3, [r7, #0]
    2efc:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2f00:	b29b      	uxth	r3, r3
    2f02:	60bb      	str	r3, [r7, #8]
  bitpos = (uint32_t)0x01 << bitpos;
    2f04:	68bb      	ldr	r3, [r7, #8]
    2f06:	f04f 0201 	mov.w	r2, #1	; 0x1
    2f0a:	fa02 f303 	lsl.w	r3, r2, r3
    2f0e:	60bb      	str	r3, [r7, #8]
  bitpos &= USARTx->SR;
    2f10:	687b      	ldr	r3, [r7, #4]
    2f12:	881b      	ldrh	r3, [r3, #0]
    2f14:	b29b      	uxth	r3, r3
    2f16:	68ba      	ldr	r2, [r7, #8]
    2f18:	ea02 0303 	and.w	r3, r2, r3
    2f1c:	60bb      	str	r3, [r7, #8]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
    2f1e:	68fb      	ldr	r3, [r7, #12]
    2f20:	2b00      	cmp	r3, #0
    2f22:	d006      	beq.n	2f32 <USART_GetITStatus+0xb6>
    2f24:	68bb      	ldr	r3, [r7, #8]
    2f26:	2b00      	cmp	r3, #0
    2f28:	d003      	beq.n	2f32 <USART_GetITStatus+0xb6>
  {
    bitstatus = SET;
    2f2a:	f04f 0301 	mov.w	r3, #1	; 0x1
    2f2e:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
    2f30:	e002      	b.n	2f38 <USART_GetITStatus+0xbc>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
    2f32:	f04f 0300 	mov.w	r3, #0	; 0x0
    2f36:	617b      	str	r3, [r7, #20]
  }
  
  return bitstatus;  
    2f38:	697b      	ldr	r3, [r7, #20]
}
    2f3a:	4618      	mov	r0, r3
    2f3c:	f107 0718 	add.w	r7, r7, #24	; 0x18
    2f40:	46bd      	mov	sp, r7
    2f42:	bc80      	pop	{r7}
    2f44:	4770      	bx	lr
    2f46:	46c0      	nop			(mov r8, r8)

00002f48 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    2f48:	b480      	push	{r7}
    2f4a:	b083      	sub	sp, #12
    2f4c:	af00      	add	r7, sp, #0
    2f4e:	6078      	str	r0, [r7, #4]
    2f50:	460b      	mov	r3, r1
    2f52:	803b      	strh	r3, [r7, #0]
  uint16_t bitpos = 0x00, itmask = 0x00;
    2f54:	f04f 0300 	mov.w	r3, #0	; 0x0
    2f58:	813b      	strh	r3, [r7, #8]
    2f5a:	f04f 0300 	mov.w	r3, #0	; 0x0
    2f5e:	817b      	strh	r3, [r7, #10]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
    2f60:	883b      	ldrh	r3, [r7, #0]
    2f62:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2f66:	813b      	strh	r3, [r7, #8]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
    2f68:	893b      	ldrh	r3, [r7, #8]
    2f6a:	f04f 0201 	mov.w	r2, #1	; 0x1
    2f6e:	fa02 f303 	lsl.w	r3, r2, r3
    2f72:	817b      	strh	r3, [r7, #10]
  USARTx->SR = (uint16_t)~itmask;
    2f74:	897b      	ldrh	r3, [r7, #10]
    2f76:	ea6f 0303 	mvn.w	r3, r3
    2f7a:	b29a      	uxth	r2, r3
    2f7c:	687b      	ldr	r3, [r7, #4]
    2f7e:	801a      	strh	r2, [r3, #0]
}
    2f80:	f107 070c 	add.w	r7, r7, #12	; 0xc
    2f84:	46bd      	mov	sp, r7
    2f86:	bc80      	pop	{r7}
    2f88:	4770      	bx	lr
    2f8a:	46c0      	nop			(mov r8, r8)

00002f8c <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
    2f8c:	b580      	push	{r7, lr}
    2f8e:	b081      	sub	sp, #4
    2f90:	af00      	add	r7, sp, #0
    2f92:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
    2f94:	683a      	ldr	r2, [r7, #0]
    2f96:	f245 4300 	movw	r3, #21504	; 0x5400
    2f9a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2f9e:	429a      	cmp	r2, r3
    2fa0:	d10c      	bne.n	2fbc <I2C_DeInit+0x30>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
    2fa2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    2fa6:	f04f 0101 	mov.w	r1, #1	; 0x1
    2faa:	f7fe ff4b 	bl	1e44 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
    2fae:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    2fb2:	f04f 0100 	mov.w	r1, #0	; 0x0
    2fb6:	f7fe ff45 	bl	1e44 <RCC_APB1PeriphResetCmd>
    2fba:	e00b      	b.n	2fd4 <I2C_DeInit+0x48>
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
    2fbc:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
    2fc0:	f04f 0101 	mov.w	r1, #1	; 0x1
    2fc4:	f7fe ff3e 	bl	1e44 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
    2fc8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
    2fcc:	f04f 0100 	mov.w	r1, #0	; 0x0
    2fd0:	f7fe ff38 	bl	1e44 <RCC_APB1PeriphResetCmd>
  }
}
    2fd4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    2fd8:	46bd      	mov	sp, r7
    2fda:	bd80      	pop	{r7, pc}

00002fdc <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
    2fdc:	b580      	push	{r7, lr}
    2fde:	b08a      	sub	sp, #40
    2fe0:	af00      	add	r7, sp, #0
    2fe2:	6078      	str	r0, [r7, #4]
    2fe4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
    2fe6:	f04f 0300 	mov.w	r3, #0	; 0x0
    2fea:	83fb      	strh	r3, [r7, #30]
    2fec:	f04f 0300 	mov.w	r3, #0	; 0x0
    2ff0:	843b      	strh	r3, [r7, #32]
  uint16_t result = 0x04;
    2ff2:	f04f 0304 	mov.w	r3, #4	; 0x4
    2ff6:	847b      	strh	r3, [r7, #34]
  uint32_t pclk1 = 8000000;
    2ff8:	f241 2300 	movw	r3, #4608	; 0x1200
    2ffc:	f2c0 037a 	movt	r3, #122	; 0x7a
    3000:	627b      	str	r3, [r7, #36]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
    3002:	687b      	ldr	r3, [r7, #4]
    3004:	889b      	ldrh	r3, [r3, #4]
    3006:	83fb      	strh	r3, [r7, #30]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
    3008:	8bfb      	ldrh	r3, [r7, #30]
    300a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
    300e:	83fb      	strh	r3, [r7, #30]
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
    3010:	f107 0308 	add.w	r3, r7, #8	; 0x8
    3014:	4618      	mov	r0, r3
    3016:	f7fe fd89 	bl	1b2c <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
    301a:	693b      	ldr	r3, [r7, #16]
    301c:	627b      	str	r3, [r7, #36]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
    301e:	6a7a      	ldr	r2, [r7, #36]
    3020:	f64d 6383 	movw	r3, #56963	; 0xde83
    3024:	f2c4 331b 	movt	r3, #17179	; 0x431b
    3028:	fba3 1302 	umull	r1, r3, r3, r2
    302c:	ea4f 4393 	mov.w	r3, r3, lsr #18
    3030:	843b      	strh	r3, [r7, #32]
  tmpreg |= freqrange;
    3032:	8bfa      	ldrh	r2, [r7, #30]
    3034:	8c3b      	ldrh	r3, [r7, #32]
    3036:	ea42 0303 	orr.w	r3, r2, r3
    303a:	83fb      	strh	r3, [r7, #30]
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
    303c:	687b      	ldr	r3, [r7, #4]
    303e:	8bfa      	ldrh	r2, [r7, #30]
    3040:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
    3042:	687b      	ldr	r3, [r7, #4]
    3044:	881b      	ldrh	r3, [r3, #0]
    3046:	b29b      	uxth	r3, r3
    3048:	461a      	mov	r2, r3
    304a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    304e:	f2c0 0300 	movt	r3, #0	; 0x0
    3052:	ea02 0303 	and.w	r3, r2, r3
    3056:	461a      	mov	r2, r3
    3058:	687b      	ldr	r3, [r7, #4]
    305a:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
    305c:	f04f 0300 	mov.w	r3, #0	; 0x0
    3060:	83fb      	strh	r3, [r7, #30]

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
    3062:	683b      	ldr	r3, [r7, #0]
    3064:	681a      	ldr	r2, [r3, #0]
    3066:	f248 63a0 	movw	r3, #34464	; 0x86a0
    306a:	f2c0 0301 	movt	r3, #1	; 0x1
    306e:	429a      	cmp	r2, r3
    3070:	d819      	bhi.n	30a6 <I2C_Init+0xca>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
    3072:	683b      	ldr	r3, [r7, #0]
    3074:	681b      	ldr	r3, [r3, #0]
    3076:	ea4f 0343 	mov.w	r3, r3, lsl #1
    307a:	6a7a      	ldr	r2, [r7, #36]
    307c:	fbb2 f3f3 	udiv	r3, r2, r3
    3080:	847b      	strh	r3, [r7, #34]
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
    3082:	8c7b      	ldrh	r3, [r7, #34]
    3084:	2b03      	cmp	r3, #3
    3086:	d802      	bhi.n	308e <I2C_Init+0xb2>
    {
      /* Set minimum allowed value */
      result = 0x04;  
    3088:	f04f 0304 	mov.w	r3, #4	; 0x4
    308c:	847b      	strh	r3, [r7, #34]
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    308e:	8bfa      	ldrh	r2, [r7, #30]
    3090:	8c7b      	ldrh	r3, [r7, #34]
    3092:	ea42 0303 	orr.w	r3, r2, r3
    3096:	83fb      	strh	r3, [r7, #30]
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
    3098:	8c3b      	ldrh	r3, [r7, #32]
    309a:	f103 0301 	add.w	r3, r3, #1	; 0x1
    309e:	b29a      	uxth	r2, r3
    30a0:	687b      	ldr	r3, [r7, #4]
    30a2:	841a      	strh	r2, [r3, #32]
    30a4:	e04d      	b.n	3142 <I2C_Init+0x166>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
    30a6:	683b      	ldr	r3, [r7, #0]
    30a8:	88da      	ldrh	r2, [r3, #6]
    30aa:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    30ae:	429a      	cmp	r2, r3
    30b0:	d10a      	bne.n	30c8 <I2C_Init+0xec>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
    30b2:	683b      	ldr	r3, [r7, #0]
    30b4:	681a      	ldr	r2, [r3, #0]
    30b6:	4613      	mov	r3, r2
    30b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    30bc:	4413      	add	r3, r2
    30be:	6a7a      	ldr	r2, [r7, #36]
    30c0:	fbb2 f3f3 	udiv	r3, r2, r3
    30c4:	847b      	strh	r3, [r7, #34]
    30c6:	e010      	b.n	30ea <I2C_Init+0x10e>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
    30c8:	683b      	ldr	r3, [r7, #0]
    30ca:	681a      	ldr	r2, [r3, #0]
    30cc:	4613      	mov	r3, r2
    30ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
    30d2:	4413      	add	r3, r2
    30d4:	ea4f 0283 	mov.w	r2, r3, lsl #2
    30d8:	4413      	add	r3, r2
    30da:	6a7a      	ldr	r2, [r7, #36]
    30dc:	fbb2 f3f3 	udiv	r3, r2, r3
    30e0:	847b      	strh	r3, [r7, #34]
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
    30e2:	8c7b      	ldrh	r3, [r7, #34]
    30e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    30e8:	847b      	strh	r3, [r7, #34]
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
    30ea:	8c7b      	ldrh	r3, [r7, #34]
    30ec:	ea4f 5303 	mov.w	r3, r3, lsl #20
    30f0:	ea4f 5313 	mov.w	r3, r3, lsr #20
    30f4:	2b00      	cmp	r3, #0
    30f6:	d103      	bne.n	3100 <I2C_Init+0x124>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    30f8:	8c7b      	ldrh	r3, [r7, #34]
    30fa:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    30fe:	847b      	strh	r3, [r7, #34]
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
    3100:	8c7a      	ldrh	r2, [r7, #34]
    3102:	8bfb      	ldrh	r3, [r7, #30]
    3104:	ea42 0303 	orr.w	r3, r2, r3
    3108:	b29b      	uxth	r3, r3
    310a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    310e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    3112:	83fb      	strh	r3, [r7, #30]
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
    3114:	8c3b      	ldrh	r3, [r7, #32]
    3116:	f44f 7296 	mov.w	r2, #300	; 0x12c
    311a:	fb02 f203 	mul.w	r2, r2, r3
    311e:	f644 53d3 	movw	r3, #19923	; 0x4dd3
    3122:	f2c1 0362 	movt	r3, #4194	; 0x1062
    3126:	fb83 1302 	smull	r1, r3, r3, r2
    312a:	ea4f 11a3 	mov.w	r1, r3, asr #6
    312e:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3132:	ebc3 0301 	rsb	r3, r3, r1
    3136:	b29b      	uxth	r3, r3
    3138:	f103 0301 	add.w	r3, r3, #1	; 0x1
    313c:	b29a      	uxth	r2, r3
    313e:	687b      	ldr	r3, [r7, #4]
    3140:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
    3142:	687b      	ldr	r3, [r7, #4]
    3144:	8bfa      	ldrh	r2, [r7, #30]
    3146:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
    3148:	687b      	ldr	r3, [r7, #4]
    314a:	881b      	ldrh	r3, [r3, #0]
    314c:	b29b      	uxth	r3, r3
    314e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    3152:	b29a      	uxth	r2, r3
    3154:	687b      	ldr	r3, [r7, #4]
    3156:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
    3158:	687b      	ldr	r3, [r7, #4]
    315a:	881b      	ldrh	r3, [r3, #0]
    315c:	83fb      	strh	r3, [r7, #30]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
    315e:	8bfb      	ldrh	r3, [r7, #30]
    3160:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3164:	f023 030a 	bic.w	r3, r3, #10	; 0xa
    3168:	83fb      	strh	r3, [r7, #30]
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
    316a:	683b      	ldr	r3, [r7, #0]
    316c:	889a      	ldrh	r2, [r3, #4]
    316e:	683b      	ldr	r3, [r7, #0]
    3170:	895b      	ldrh	r3, [r3, #10]
    3172:	ea42 0303 	orr.w	r3, r2, r3
    3176:	b29a      	uxth	r2, r3
    3178:	8bfb      	ldrh	r3, [r7, #30]
    317a:	ea42 0303 	orr.w	r3, r2, r3
    317e:	83fb      	strh	r3, [r7, #30]
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
    3180:	687b      	ldr	r3, [r7, #4]
    3182:	8bfa      	ldrh	r2, [r7, #30]
    3184:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
    3186:	683b      	ldr	r3, [r7, #0]
    3188:	899a      	ldrh	r2, [r3, #12]
    318a:	683b      	ldr	r3, [r7, #0]
    318c:	891b      	ldrh	r3, [r3, #8]
    318e:	ea42 0303 	orr.w	r3, r2, r3
    3192:	b29a      	uxth	r2, r3
    3194:	687b      	ldr	r3, [r7, #4]
    3196:	811a      	strh	r2, [r3, #8]
}
    3198:	f107 0728 	add.w	r7, r7, #40	; 0x28
    319c:	46bd      	mov	sp, r7
    319e:	bd80      	pop	{r7, pc}

000031a0 <I2C_StructInit>:
  * @brief  Fills each I2C_InitStruct member with its default value.
  * @param  I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized.
  * @retval None
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
    31a0:	b480      	push	{r7}
    31a2:	b081      	sub	sp, #4
    31a4:	af00      	add	r7, sp, #0
    31a6:	6038      	str	r0, [r7, #0]
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
    31a8:	683b      	ldr	r3, [r7, #0]
    31aa:	f241 3288 	movw	r2, #5000	; 0x1388
    31ae:	601a      	str	r2, [r3, #0]
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
    31b0:	683b      	ldr	r3, [r7, #0]
    31b2:	f04f 0200 	mov.w	r2, #0	; 0x0
    31b6:	809a      	strh	r2, [r3, #4]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
    31b8:	683b      	ldr	r3, [r7, #0]
    31ba:	f64b 72ff 	movw	r2, #49151	; 0xbfff
    31be:	80da      	strh	r2, [r3, #6]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
    31c0:	683b      	ldr	r3, [r7, #0]
    31c2:	f04f 0200 	mov.w	r2, #0	; 0x0
    31c6:	811a      	strh	r2, [r3, #8]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
    31c8:	683b      	ldr	r3, [r7, #0]
    31ca:	f04f 0200 	mov.w	r2, #0	; 0x0
    31ce:	815a      	strh	r2, [r3, #10]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
    31d0:	683b      	ldr	r3, [r7, #0]
    31d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    31d6:	819a      	strh	r2, [r3, #12]
}
    31d8:	f107 0704 	add.w	r7, r7, #4	; 0x4
    31dc:	46bd      	mov	sp, r7
    31de:	bc80      	pop	{r7}
    31e0:	4770      	bx	lr
    31e2:	46c0      	nop			(mov r8, r8)

000031e4 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    31e4:	b480      	push	{r7}
    31e6:	b082      	sub	sp, #8
    31e8:	af00      	add	r7, sp, #0
    31ea:	6078      	str	r0, [r7, #4]
    31ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    31ee:	683b      	ldr	r3, [r7, #0]
    31f0:	2b00      	cmp	r3, #0
    31f2:	d008      	beq.n	3206 <I2C_Cmd+0x22>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
    31f4:	687b      	ldr	r3, [r7, #4]
    31f6:	881b      	ldrh	r3, [r3, #0]
    31f8:	b29b      	uxth	r3, r3
    31fa:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    31fe:	b29a      	uxth	r2, r3
    3200:	687b      	ldr	r3, [r7, #4]
    3202:	801a      	strh	r2, [r3, #0]
    3204:	e00c      	b.n	3220 <I2C_Cmd+0x3c>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
    3206:	687b      	ldr	r3, [r7, #4]
    3208:	881b      	ldrh	r3, [r3, #0]
    320a:	b29b      	uxth	r3, r3
    320c:	461a      	mov	r2, r3
    320e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    3212:	f2c0 0300 	movt	r3, #0	; 0x0
    3216:	ea02 0303 	and.w	r3, r2, r3
    321a:	461a      	mov	r2, r3
    321c:	687b      	ldr	r3, [r7, #4]
    321e:	801a      	strh	r2, [r3, #0]
  }
}
    3220:	f107 0708 	add.w	r7, r7, #8	; 0x8
    3224:	46bd      	mov	sp, r7
    3226:	bc80      	pop	{r7}
    3228:	4770      	bx	lr
    322a:	46c0      	nop			(mov r8, r8)

0000322c <I2C_DMACmd>:
  * @param  NewState: new state of the I2C DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    322c:	b480      	push	{r7}
    322e:	b082      	sub	sp, #8
    3230:	af00      	add	r7, sp, #0
    3232:	6078      	str	r0, [r7, #4]
    3234:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3236:	683b      	ldr	r3, [r7, #0]
    3238:	2b00      	cmp	r3, #0
    323a:	d008      	beq.n	324e <I2C_DMACmd+0x22>
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
    323c:	687b      	ldr	r3, [r7, #4]
    323e:	889b      	ldrh	r3, [r3, #4]
    3240:	b29b      	uxth	r3, r3
    3242:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    3246:	b29a      	uxth	r2, r3
    3248:	687b      	ldr	r3, [r7, #4]
    324a:	809a      	strh	r2, [r3, #4]
    324c:	e00c      	b.n	3268 <I2C_DMACmd+0x3c>
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
    324e:	687b      	ldr	r3, [r7, #4]
    3250:	889b      	ldrh	r3, [r3, #4]
    3252:	b29b      	uxth	r3, r3
    3254:	461a      	mov	r2, r3
    3256:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    325a:	f2c0 0300 	movt	r3, #0	; 0x0
    325e:	ea02 0303 	and.w	r3, r2, r3
    3262:	461a      	mov	r2, r3
    3264:	687b      	ldr	r3, [r7, #4]
    3266:	809a      	strh	r2, [r3, #4]
  }
}
    3268:	f107 0708 	add.w	r7, r7, #8	; 0x8
    326c:	46bd      	mov	sp, r7
    326e:	bc80      	pop	{r7}
    3270:	4770      	bx	lr
    3272:	46c0      	nop			(mov r8, r8)

00003274 <I2C_DMALastTransferCmd>:
  * @param  NewState: new state of the I2C DMA last transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    3274:	b480      	push	{r7}
    3276:	b082      	sub	sp, #8
    3278:	af00      	add	r7, sp, #0
    327a:	6078      	str	r0, [r7, #4]
    327c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    327e:	683b      	ldr	r3, [r7, #0]
    3280:	2b00      	cmp	r3, #0
    3282:	d008      	beq.n	3296 <I2C_DMALastTransferCmd+0x22>
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
    3284:	687b      	ldr	r3, [r7, #4]
    3286:	889b      	ldrh	r3, [r3, #4]
    3288:	b29b      	uxth	r3, r3
    328a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    328e:	b29a      	uxth	r2, r3
    3290:	687b      	ldr	r3, [r7, #4]
    3292:	809a      	strh	r2, [r3, #4]
    3294:	e00c      	b.n	32b0 <I2C_DMALastTransferCmd+0x3c>
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
    3296:	687b      	ldr	r3, [r7, #4]
    3298:	889b      	ldrh	r3, [r3, #4]
    329a:	b29b      	uxth	r3, r3
    329c:	461a      	mov	r2, r3
    329e:	f64e 73ff 	movw	r3, #61439	; 0xefff
    32a2:	f2c0 0300 	movt	r3, #0	; 0x0
    32a6:	ea02 0303 	and.w	r3, r2, r3
    32aa:	461a      	mov	r2, r3
    32ac:	687b      	ldr	r3, [r7, #4]
    32ae:	809a      	strh	r2, [r3, #4]
  }
}
    32b0:	f107 0708 	add.w	r7, r7, #8	; 0x8
    32b4:	46bd      	mov	sp, r7
    32b6:	bc80      	pop	{r7}
    32b8:	4770      	bx	lr
    32ba:	46c0      	nop			(mov r8, r8)

000032bc <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    32bc:	b480      	push	{r7}
    32be:	b082      	sub	sp, #8
    32c0:	af00      	add	r7, sp, #0
    32c2:	6078      	str	r0, [r7, #4]
    32c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    32c6:	683b      	ldr	r3, [r7, #0]
    32c8:	2b00      	cmp	r3, #0
    32ca:	d008      	beq.n	32de <I2C_GenerateSTART+0x22>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
    32cc:	687b      	ldr	r3, [r7, #4]
    32ce:	881b      	ldrh	r3, [r3, #0]
    32d0:	b29b      	uxth	r3, r3
    32d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    32d6:	b29a      	uxth	r2, r3
    32d8:	687b      	ldr	r3, [r7, #4]
    32da:	801a      	strh	r2, [r3, #0]
    32dc:	e00c      	b.n	32f8 <I2C_GenerateSTART+0x3c>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
    32de:	687b      	ldr	r3, [r7, #4]
    32e0:	881b      	ldrh	r3, [r3, #0]
    32e2:	b29b      	uxth	r3, r3
    32e4:	461a      	mov	r2, r3
    32e6:	f64f 63ff 	movw	r3, #65279	; 0xfeff
    32ea:	f2c0 0300 	movt	r3, #0	; 0x0
    32ee:	ea02 0303 	and.w	r3, r2, r3
    32f2:	461a      	mov	r2, r3
    32f4:	687b      	ldr	r3, [r7, #4]
    32f6:	801a      	strh	r2, [r3, #0]
  }
}
    32f8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    32fc:	46bd      	mov	sp, r7
    32fe:	bc80      	pop	{r7}
    3300:	4770      	bx	lr
    3302:	46c0      	nop			(mov r8, r8)

00003304 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    3304:	b480      	push	{r7}
    3306:	b082      	sub	sp, #8
    3308:	af00      	add	r7, sp, #0
    330a:	6078      	str	r0, [r7, #4]
    330c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    330e:	683b      	ldr	r3, [r7, #0]
    3310:	2b00      	cmp	r3, #0
    3312:	d008      	beq.n	3326 <I2C_GenerateSTOP+0x22>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
    3314:	687b      	ldr	r3, [r7, #4]
    3316:	881b      	ldrh	r3, [r3, #0]
    3318:	b29b      	uxth	r3, r3
    331a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    331e:	b29a      	uxth	r2, r3
    3320:	687b      	ldr	r3, [r7, #4]
    3322:	801a      	strh	r2, [r3, #0]
    3324:	e00c      	b.n	3340 <I2C_GenerateSTOP+0x3c>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
    3326:	687b      	ldr	r3, [r7, #4]
    3328:	881b      	ldrh	r3, [r3, #0]
    332a:	b29b      	uxth	r3, r3
    332c:	461a      	mov	r2, r3
    332e:	f64f 53ff 	movw	r3, #65023	; 0xfdff
    3332:	f2c0 0300 	movt	r3, #0	; 0x0
    3336:	ea02 0303 	and.w	r3, r2, r3
    333a:	461a      	mov	r2, r3
    333c:	687b      	ldr	r3, [r7, #4]
    333e:	801a      	strh	r2, [r3, #0]
  }
}
    3340:	f107 0708 	add.w	r7, r7, #8	; 0x8
    3344:	46bd      	mov	sp, r7
    3346:	bc80      	pop	{r7}
    3348:	4770      	bx	lr
    334a:	46c0      	nop			(mov r8, r8)

0000334c <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    334c:	b480      	push	{r7}
    334e:	b082      	sub	sp, #8
    3350:	af00      	add	r7, sp, #0
    3352:	6078      	str	r0, [r7, #4]
    3354:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3356:	683b      	ldr	r3, [r7, #0]
    3358:	2b00      	cmp	r3, #0
    335a:	d008      	beq.n	336e <I2C_AcknowledgeConfig+0x22>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
    335c:	687b      	ldr	r3, [r7, #4]
    335e:	881b      	ldrh	r3, [r3, #0]
    3360:	b29b      	uxth	r3, r3
    3362:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    3366:	b29a      	uxth	r2, r3
    3368:	687b      	ldr	r3, [r7, #4]
    336a:	801a      	strh	r2, [r3, #0]
    336c:	e00c      	b.n	3388 <I2C_AcknowledgeConfig+0x3c>
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
    336e:	687b      	ldr	r3, [r7, #4]
    3370:	881b      	ldrh	r3, [r3, #0]
    3372:	b29b      	uxth	r3, r3
    3374:	461a      	mov	r2, r3
    3376:	f64f 33ff 	movw	r3, #64511	; 0xfbff
    337a:	f2c0 0300 	movt	r3, #0	; 0x0
    337e:	ea02 0303 	and.w	r3, r2, r3
    3382:	461a      	mov	r2, r3
    3384:	687b      	ldr	r3, [r7, #4]
    3386:	801a      	strh	r2, [r3, #0]
  }
}
    3388:	f107 0708 	add.w	r7, r7, #8	; 0x8
    338c:	46bd      	mov	sp, r7
    338e:	bc80      	pop	{r7}
    3390:	4770      	bx	lr
    3392:	46c0      	nop			(mov r8, r8)

00003394 <I2C_OwnAddress2Config>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Address: specifies the 7bit I2C own address2.
  * @retval None.
  */
void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)
{
    3394:	b480      	push	{r7}
    3396:	b083      	sub	sp, #12
    3398:	af00      	add	r7, sp, #0
    339a:	6078      	str	r0, [r7, #4]
    339c:	460b      	mov	r3, r1
    339e:	703b      	strb	r3, [r7, #0]
  uint16_t tmpreg = 0;
    33a0:	f04f 0300 	mov.w	r3, #0	; 0x0
    33a4:	817b      	strh	r3, [r7, #10]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
    33a6:	687b      	ldr	r3, [r7, #4]
    33a8:	899b      	ldrh	r3, [r3, #12]
    33aa:	817b      	strh	r3, [r7, #10]

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
    33ac:	897b      	ldrh	r3, [r7, #10]
    33ae:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
    33b2:	817b      	strh	r3, [r7, #10]

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
    33b4:	783b      	ldrb	r3, [r7, #0]
    33b6:	b29b      	uxth	r3, r3
    33b8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    33bc:	8979      	ldrh	r1, [r7, #10]
    33be:	461a      	mov	r2, r3
    33c0:	460b      	mov	r3, r1
    33c2:	ea42 0303 	orr.w	r3, r2, r3
    33c6:	b29b      	uxth	r3, r3
    33c8:	817b      	strh	r3, [r7, #10]

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
    33ca:	687b      	ldr	r3, [r7, #4]
    33cc:	897a      	ldrh	r2, [r7, #10]
    33ce:	819a      	strh	r2, [r3, #12]
}
    33d0:	f107 070c 	add.w	r7, r7, #12	; 0xc
    33d4:	46bd      	mov	sp, r7
    33d6:	bc80      	pop	{r7}
    33d8:	4770      	bx	lr
    33da:	46c0      	nop			(mov r8, r8)

000033dc <I2C_DualAddressCmd>:
  * @param  NewState: new state of the I2C dual addressing mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    33dc:	b480      	push	{r7}
    33de:	b082      	sub	sp, #8
    33e0:	af00      	add	r7, sp, #0
    33e2:	6078      	str	r0, [r7, #4]
    33e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    33e6:	683b      	ldr	r3, [r7, #0]
    33e8:	2b00      	cmp	r3, #0
    33ea:	d008      	beq.n	33fe <I2C_DualAddressCmd+0x22>
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
    33ec:	687b      	ldr	r3, [r7, #4]
    33ee:	899b      	ldrh	r3, [r3, #12]
    33f0:	b29b      	uxth	r3, r3
    33f2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    33f6:	b29a      	uxth	r2, r3
    33f8:	687b      	ldr	r3, [r7, #4]
    33fa:	819a      	strh	r2, [r3, #12]
    33fc:	e00c      	b.n	3418 <I2C_DualAddressCmd+0x3c>
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
    33fe:	687b      	ldr	r3, [r7, #4]
    3400:	899b      	ldrh	r3, [r3, #12]
    3402:	b29b      	uxth	r3, r3
    3404:	461a      	mov	r2, r3
    3406:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    340a:	f2c0 0300 	movt	r3, #0	; 0x0
    340e:	ea02 0303 	and.w	r3, r2, r3
    3412:	461a      	mov	r2, r3
    3414:	687b      	ldr	r3, [r7, #4]
    3416:	819a      	strh	r2, [r3, #12]
  }
}
    3418:	f107 0708 	add.w	r7, r7, #8	; 0x8
    341c:	46bd      	mov	sp, r7
    341e:	bc80      	pop	{r7}
    3420:	4770      	bx	lr
    3422:	46c0      	nop			(mov r8, r8)

00003424 <I2C_GeneralCallCmd>:
  * @param  NewState: new state of the I2C General call.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    3424:	b480      	push	{r7}
    3426:	b082      	sub	sp, #8
    3428:	af00      	add	r7, sp, #0
    342a:	6078      	str	r0, [r7, #4]
    342c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    342e:	683b      	ldr	r3, [r7, #0]
    3430:	2b00      	cmp	r3, #0
    3432:	d008      	beq.n	3446 <I2C_GeneralCallCmd+0x22>
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
    3434:	687b      	ldr	r3, [r7, #4]
    3436:	881b      	ldrh	r3, [r3, #0]
    3438:	b29b      	uxth	r3, r3
    343a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    343e:	b29a      	uxth	r2, r3
    3440:	687b      	ldr	r3, [r7, #4]
    3442:	801a      	strh	r2, [r3, #0]
    3444:	e00c      	b.n	3460 <I2C_GeneralCallCmd+0x3c>
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= CR1_ENGC_Reset;
    3446:	687b      	ldr	r3, [r7, #4]
    3448:	881b      	ldrh	r3, [r3, #0]
    344a:	b29b      	uxth	r3, r3
    344c:	461a      	mov	r2, r3
    344e:	f64f 73bf 	movw	r3, #65471	; 0xffbf
    3452:	f2c0 0300 	movt	r3, #0	; 0x0
    3456:	ea02 0303 	and.w	r3, r2, r3
    345a:	461a      	mov	r2, r3
    345c:	687b      	ldr	r3, [r7, #4]
    345e:	801a      	strh	r2, [r3, #0]
  }
}
    3460:	f107 0708 	add.w	r7, r7, #8	; 0x8
    3464:	46bd      	mov	sp, r7
    3466:	bc80      	pop	{r7}
    3468:	4770      	bx	lr
    346a:	46c0      	nop			(mov r8, r8)

0000346c <I2C_ITConfig>:
  * @param  NewState: new state of the specified I2C interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)
{
    346c:	b480      	push	{r7}
    346e:	b083      	sub	sp, #12
    3470:	af00      	add	r7, sp, #0
    3472:	60b8      	str	r0, [r7, #8]
    3474:	460b      	mov	r3, r1
    3476:	603a      	str	r2, [r7, #0]
    3478:	80bb      	strh	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
    347a:	683b      	ldr	r3, [r7, #0]
    347c:	2b00      	cmp	r3, #0
    347e:	d009      	beq.n	3494 <I2C_ITConfig+0x28>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
    3480:	68bb      	ldr	r3, [r7, #8]
    3482:	889b      	ldrh	r3, [r3, #4]
    3484:	b29a      	uxth	r2, r3
    3486:	88bb      	ldrh	r3, [r7, #4]
    3488:	ea42 0303 	orr.w	r3, r2, r3
    348c:	b29a      	uxth	r2, r3
    348e:	68bb      	ldr	r3, [r7, #8]
    3490:	809a      	strh	r2, [r3, #4]
    3492:	e00b      	b.n	34ac <I2C_ITConfig+0x40>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
    3494:	68bb      	ldr	r3, [r7, #8]
    3496:	889b      	ldrh	r3, [r3, #4]
    3498:	b29a      	uxth	r2, r3
    349a:	88bb      	ldrh	r3, [r7, #4]
    349c:	ea6f 0303 	mvn.w	r3, r3
    34a0:	b29b      	uxth	r3, r3
    34a2:	ea02 0303 	and.w	r3, r2, r3
    34a6:	b29a      	uxth	r2, r3
    34a8:	68bb      	ldr	r3, [r7, #8]
    34aa:	809a      	strh	r2, [r3, #4]
  }
}
    34ac:	f107 070c 	add.w	r7, r7, #12	; 0xc
    34b0:	46bd      	mov	sp, r7
    34b2:	bc80      	pop	{r7}
    34b4:	4770      	bx	lr
    34b6:	46c0      	nop			(mov r8, r8)

000034b8 <I2C_SendData>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
    34b8:	b480      	push	{r7}
    34ba:	b082      	sub	sp, #8
    34bc:	af00      	add	r7, sp, #0
    34be:	6078      	str	r0, [r7, #4]
    34c0:	460b      	mov	r3, r1
    34c2:	703b      	strb	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
    34c4:	783a      	ldrb	r2, [r7, #0]
    34c6:	687b      	ldr	r3, [r7, #4]
    34c8:	821a      	strh	r2, [r3, #16]
}
    34ca:	f107 0708 	add.w	r7, r7, #8	; 0x8
    34ce:	46bd      	mov	sp, r7
    34d0:	bc80      	pop	{r7}
    34d2:	4770      	bx	lr

000034d4 <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
    34d4:	b480      	push	{r7}
    34d6:	b081      	sub	sp, #4
    34d8:	af00      	add	r7, sp, #0
    34da:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
    34dc:	683b      	ldr	r3, [r7, #0]
    34de:	8a1b      	ldrh	r3, [r3, #16]
    34e0:	b29b      	uxth	r3, r3
    34e2:	b2db      	uxtb	r3, r3
}
    34e4:	4618      	mov	r0, r3
    34e6:	f107 0704 	add.w	r7, r7, #4	; 0x4
    34ea:	46bd      	mov	sp, r7
    34ec:	bc80      	pop	{r7}
    34ee:	4770      	bx	lr

000034f0 <I2C_Send7bitAddress>:
  *     @arg I2C_Direction_Transmitter: Transmitter mode
  *     @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
    34f0:	b480      	push	{r7}
    34f2:	b083      	sub	sp, #12
    34f4:	af00      	add	r7, sp, #0
    34f6:	60b8      	str	r0, [r7, #8]
    34f8:	4613      	mov	r3, r2
    34fa:	460a      	mov	r2, r1
    34fc:	713a      	strb	r2, [r7, #4]
    34fe:	703b      	strb	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
    3500:	783b      	ldrb	r3, [r7, #0]
    3502:	2b00      	cmp	r3, #0
    3504:	d004      	beq.n	3510 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
    3506:	793b      	ldrb	r3, [r7, #4]
    3508:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    350c:	713b      	strb	r3, [r7, #4]
    350e:	e003      	b.n	3518 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
    3510:	793b      	ldrb	r3, [r7, #4]
    3512:	f023 0301 	bic.w	r3, r3, #1	; 0x1
    3516:	713b      	strb	r3, [r7, #4]
  }
  /* Send the address */
  I2Cx->DR = Address;
    3518:	793a      	ldrb	r2, [r7, #4]
    351a:	68bb      	ldr	r3, [r7, #8]
    351c:	821a      	strh	r2, [r3, #16]
}
    351e:	f107 070c 	add.w	r7, r7, #12	; 0xc
    3522:	46bd      	mov	sp, r7
    3524:	bc80      	pop	{r7}
    3526:	4770      	bx	lr

00003528 <I2C_ReadRegister>:
  *     @arg I2C_Register_CCR:   CCR register.
  *     @arg I2C_Register_TRISE: TRISE register.
  * @retval The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
    3528:	b480      	push	{r7}
    352a:	b083      	sub	sp, #12
    352c:	af00      	add	r7, sp, #0
    352e:	6078      	str	r0, [r7, #4]
    3530:	460b      	mov	r3, r1
    3532:	703b      	strb	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    3534:	f04f 0300 	mov.w	r3, #0	; 0x0
    3538:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t) I2Cx;
    353a:	687b      	ldr	r3, [r7, #4]
    353c:	60bb      	str	r3, [r7, #8]
  tmp += I2C_Register;
    353e:	783a      	ldrb	r2, [r7, #0]
    3540:	68bb      	ldr	r3, [r7, #8]
    3542:	4413      	add	r3, r2
    3544:	60bb      	str	r3, [r7, #8]

  /* Return the selected register value */
  return (*(__IO uint16_t *) tmp);
    3546:	68bb      	ldr	r3, [r7, #8]
    3548:	881b      	ldrh	r3, [r3, #0]
    354a:	b29b      	uxth	r3, r3
}
    354c:	4618      	mov	r0, r3
    354e:	f107 070c 	add.w	r7, r7, #12	; 0xc
    3552:	46bd      	mov	sp, r7
    3554:	bc80      	pop	{r7}
    3556:	4770      	bx	lr

00003558 <I2C_SoftwareResetCmd>:
  * @param  NewState: new state of the I2C software reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    3558:	b480      	push	{r7}
    355a:	b082      	sub	sp, #8
    355c:	af00      	add	r7, sp, #0
    355e:	6078      	str	r0, [r7, #4]
    3560:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3562:	683b      	ldr	r3, [r7, #0]
    3564:	2b00      	cmp	r3, #0
    3566:	d00a      	beq.n	357e <I2C_SoftwareResetCmd+0x26>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
    3568:	687b      	ldr	r3, [r7, #4]
    356a:	881b      	ldrh	r3, [r3, #0]
    356c:	b29b      	uxth	r3, r3
    356e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    3572:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    3576:	b29a      	uxth	r2, r3
    3578:	687b      	ldr	r3, [r7, #4]
    357a:	801a      	strh	r2, [r3, #0]
    357c:	e008      	b.n	3590 <I2C_SoftwareResetCmd+0x38>
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= CR1_SWRST_Reset;
    357e:	687b      	ldr	r3, [r7, #4]
    3580:	881b      	ldrh	r3, [r3, #0]
    3582:	b29b      	uxth	r3, r3
    3584:	ea4f 4343 	mov.w	r3, r3, lsl #17
    3588:	ea4f 4353 	mov.w	r3, r3, lsr #17
    358c:	687a      	ldr	r2, [r7, #4]
    358e:	8013      	strh	r3, [r2, #0]
  }
}
    3590:	f107 0708 	add.w	r7, r7, #8	; 0x8
    3594:	46bd      	mov	sp, r7
    3596:	bc80      	pop	{r7}
    3598:	4770      	bx	lr
    359a:	46c0      	nop			(mov r8, r8)

0000359c <I2C_SMBusAlertConfig>:
  *     @arg I2C_SMBusAlert_Low: SMBAlert pin driven low
  *     @arg I2C_SMBusAlert_High: SMBAlert pin driven high
  * @retval None
  */
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
    359c:	b480      	push	{r7}
    359e:	b082      	sub	sp, #8
    35a0:	af00      	add	r7, sp, #0
    35a2:	6078      	str	r0, [r7, #4]
    35a4:	460b      	mov	r3, r1
    35a6:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
    35a8:	883b      	ldrh	r3, [r7, #0]
    35aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    35ae:	d108      	bne.n	35c2 <I2C_SMBusAlertConfig+0x26>
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
    35b0:	687b      	ldr	r3, [r7, #4]
    35b2:	881b      	ldrh	r3, [r3, #0]
    35b4:	b29b      	uxth	r3, r3
    35b6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    35ba:	b29a      	uxth	r2, r3
    35bc:	687b      	ldr	r3, [r7, #4]
    35be:	801a      	strh	r2, [r3, #0]
    35c0:	e00c      	b.n	35dc <I2C_SMBusAlertConfig+0x40>
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
    35c2:	687b      	ldr	r3, [r7, #4]
    35c4:	881b      	ldrh	r3, [r3, #0]
    35c6:	b29b      	uxth	r3, r3
    35c8:	461a      	mov	r2, r3
    35ca:	f64d 73ff 	movw	r3, #57343	; 0xdfff
    35ce:	f2c0 0300 	movt	r3, #0	; 0x0
    35d2:	ea02 0303 	and.w	r3, r2, r3
    35d6:	461a      	mov	r2, r3
    35d8:	687b      	ldr	r3, [r7, #4]
    35da:	801a      	strh	r2, [r3, #0]
  }
}
    35dc:	f107 0708 	add.w	r7, r7, #8	; 0x8
    35e0:	46bd      	mov	sp, r7
    35e2:	bc80      	pop	{r7}
    35e4:	4770      	bx	lr
    35e6:	46c0      	nop			(mov r8, r8)

000035e8 <I2C_TransmitPEC>:
  * @param  NewState: new state of the I2C PEC transmission.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    35e8:	b480      	push	{r7}
    35ea:	b082      	sub	sp, #8
    35ec:	af00      	add	r7, sp, #0
    35ee:	6078      	str	r0, [r7, #4]
    35f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    35f2:	683b      	ldr	r3, [r7, #0]
    35f4:	2b00      	cmp	r3, #0
    35f6:	d008      	beq.n	360a <I2C_TransmitPEC+0x22>
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
    35f8:	687b      	ldr	r3, [r7, #4]
    35fa:	881b      	ldrh	r3, [r3, #0]
    35fc:	b29b      	uxth	r3, r3
    35fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    3602:	b29a      	uxth	r2, r3
    3604:	687b      	ldr	r3, [r7, #4]
    3606:	801a      	strh	r2, [r3, #0]
    3608:	e00c      	b.n	3624 <I2C_TransmitPEC+0x3c>
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= CR1_PEC_Reset;
    360a:	687b      	ldr	r3, [r7, #4]
    360c:	881b      	ldrh	r3, [r3, #0]
    360e:	b29b      	uxth	r3, r3
    3610:	461a      	mov	r2, r3
    3612:	f64e 73ff 	movw	r3, #61439	; 0xefff
    3616:	f2c0 0300 	movt	r3, #0	; 0x0
    361a:	ea02 0303 	and.w	r3, r2, r3
    361e:	461a      	mov	r2, r3
    3620:	687b      	ldr	r3, [r7, #4]
    3622:	801a      	strh	r2, [r3, #0]
  }
}
    3624:	f107 0708 	add.w	r7, r7, #8	; 0x8
    3628:	46bd      	mov	sp, r7
    362a:	bc80      	pop	{r7}
    362c:	4770      	bx	lr
    362e:	46c0      	nop			(mov r8, r8)

00003630 <I2C_PECPositionConfig>:
  *     @arg I2C_PECPosition_Next: indicates that the next byte is PEC
  *     @arg I2C_PECPosition_Current: indicates that current byte is PEC
  * @retval None
  */
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
    3630:	b480      	push	{r7}
    3632:	b082      	sub	sp, #8
    3634:	af00      	add	r7, sp, #0
    3636:	6078      	str	r0, [r7, #4]
    3638:	460b      	mov	r3, r1
    363a:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
    363c:	883b      	ldrh	r3, [r7, #0]
    363e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    3642:	d108      	bne.n	3656 <I2C_PECPositionConfig+0x26>
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
    3644:	687b      	ldr	r3, [r7, #4]
    3646:	881b      	ldrh	r3, [r3, #0]
    3648:	b29b      	uxth	r3, r3
    364a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    364e:	b29a      	uxth	r2, r3
    3650:	687b      	ldr	r3, [r7, #4]
    3652:	801a      	strh	r2, [r3, #0]
    3654:	e00c      	b.n	3670 <I2C_PECPositionConfig+0x40>
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
    3656:	687b      	ldr	r3, [r7, #4]
    3658:	881b      	ldrh	r3, [r3, #0]
    365a:	b29b      	uxth	r3, r3
    365c:	461a      	mov	r2, r3
    365e:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    3662:	f2c0 0300 	movt	r3, #0	; 0x0
    3666:	ea02 0303 	and.w	r3, r2, r3
    366a:	461a      	mov	r2, r3
    366c:	687b      	ldr	r3, [r7, #4]
    366e:	801a      	strh	r2, [r3, #0]
  }
}
    3670:	f107 0708 	add.w	r7, r7, #8	; 0x8
    3674:	46bd      	mov	sp, r7
    3676:	bc80      	pop	{r7}
    3678:	4770      	bx	lr
    367a:	46c0      	nop			(mov r8, r8)

0000367c <I2C_CalculatePEC>:
  * @param  NewState: new state of the I2Cx PEC value calculation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    367c:	b480      	push	{r7}
    367e:	b082      	sub	sp, #8
    3680:	af00      	add	r7, sp, #0
    3682:	6078      	str	r0, [r7, #4]
    3684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3686:	683b      	ldr	r3, [r7, #0]
    3688:	2b00      	cmp	r3, #0
    368a:	d008      	beq.n	369e <I2C_CalculatePEC+0x22>
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
    368c:	687b      	ldr	r3, [r7, #4]
    368e:	881b      	ldrh	r3, [r3, #0]
    3690:	b29b      	uxth	r3, r3
    3692:	f043 0320 	orr.w	r3, r3, #32	; 0x20
    3696:	b29a      	uxth	r2, r3
    3698:	687b      	ldr	r3, [r7, #4]
    369a:	801a      	strh	r2, [r3, #0]
    369c:	e00c      	b.n	36b8 <I2C_CalculatePEC+0x3c>
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= CR1_ENPEC_Reset;
    369e:	687b      	ldr	r3, [r7, #4]
    36a0:	881b      	ldrh	r3, [r3, #0]
    36a2:	b29b      	uxth	r3, r3
    36a4:	461a      	mov	r2, r3
    36a6:	f64f 73df 	movw	r3, #65503	; 0xffdf
    36aa:	f2c0 0300 	movt	r3, #0	; 0x0
    36ae:	ea02 0303 	and.w	r3, r2, r3
    36b2:	461a      	mov	r2, r3
    36b4:	687b      	ldr	r3, [r7, #4]
    36b6:	801a      	strh	r2, [r3, #0]
  }
}
    36b8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    36bc:	46bd      	mov	sp, r7
    36be:	bc80      	pop	{r7}
    36c0:	4770      	bx	lr
    36c2:	46c0      	nop			(mov r8, r8)

000036c4 <I2C_GetPEC>:
  * @brief  Returns the PEC value for the specified I2C.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The PEC value.
  */
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
    36c4:	b480      	push	{r7}
    36c6:	b081      	sub	sp, #4
    36c8:	af00      	add	r7, sp, #0
    36ca:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
    36cc:	683b      	ldr	r3, [r7, #0]
    36ce:	8b1b      	ldrh	r3, [r3, #24]
    36d0:	b29b      	uxth	r3, r3
    36d2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    36d6:	b29b      	uxth	r3, r3
    36d8:	b2db      	uxtb	r3, r3
}
    36da:	4618      	mov	r0, r3
    36dc:	f107 0704 	add.w	r7, r7, #4	; 0x4
    36e0:	46bd      	mov	sp, r7
    36e2:	bc80      	pop	{r7}
    36e4:	4770      	bx	lr
    36e6:	46c0      	nop			(mov r8, r8)

000036e8 <I2C_ARPCmd>:
  * @param  NewState: new state of the I2Cx ARP. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    36e8:	b480      	push	{r7}
    36ea:	b082      	sub	sp, #8
    36ec:	af00      	add	r7, sp, #0
    36ee:	6078      	str	r0, [r7, #4]
    36f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    36f2:	683b      	ldr	r3, [r7, #0]
    36f4:	2b00      	cmp	r3, #0
    36f6:	d008      	beq.n	370a <I2C_ARPCmd+0x22>
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
    36f8:	687b      	ldr	r3, [r7, #4]
    36fa:	881b      	ldrh	r3, [r3, #0]
    36fc:	b29b      	uxth	r3, r3
    36fe:	f043 0310 	orr.w	r3, r3, #16	; 0x10
    3702:	b29a      	uxth	r2, r3
    3704:	687b      	ldr	r3, [r7, #4]
    3706:	801a      	strh	r2, [r3, #0]
    3708:	e00c      	b.n	3724 <I2C_ARPCmd+0x3c>
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= CR1_ENARP_Reset;
    370a:	687b      	ldr	r3, [r7, #4]
    370c:	881b      	ldrh	r3, [r3, #0]
    370e:	b29b      	uxth	r3, r3
    3710:	461a      	mov	r2, r3
    3712:	f64f 73ef 	movw	r3, #65519	; 0xffef
    3716:	f2c0 0300 	movt	r3, #0	; 0x0
    371a:	ea02 0303 	and.w	r3, r2, r3
    371e:	461a      	mov	r2, r3
    3720:	687b      	ldr	r3, [r7, #4]
    3722:	801a      	strh	r2, [r3, #0]
  }
}
    3724:	f107 0708 	add.w	r7, r7, #8	; 0x8
    3728:	46bd      	mov	sp, r7
    372a:	bc80      	pop	{r7}
    372c:	4770      	bx	lr
    372e:	46c0      	nop			(mov r8, r8)

00003730 <I2C_StretchClockCmd>:
  * @param  NewState: new state of the I2Cx Clock stretching.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
    3730:	b480      	push	{r7}
    3732:	b082      	sub	sp, #8
    3734:	af00      	add	r7, sp, #0
    3736:	6078      	str	r0, [r7, #4]
    3738:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
    373a:	683b      	ldr	r3, [r7, #0]
    373c:	2b00      	cmp	r3, #0
    373e:	d108      	bne.n	3752 <I2C_StretchClockCmd+0x22>
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
    3740:	687b      	ldr	r3, [r7, #4]
    3742:	881b      	ldrh	r3, [r3, #0]
    3744:	b29b      	uxth	r3, r3
    3746:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    374a:	b29a      	uxth	r2, r3
    374c:	687b      	ldr	r3, [r7, #4]
    374e:	801a      	strh	r2, [r3, #0]
    3750:	e00c      	b.n	376c <I2C_StretchClockCmd+0x3c>
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
    3752:	687b      	ldr	r3, [r7, #4]
    3754:	881b      	ldrh	r3, [r3, #0]
    3756:	b29b      	uxth	r3, r3
    3758:	461a      	mov	r2, r3
    375a:	f64f 737f 	movw	r3, #65407	; 0xff7f
    375e:	f2c0 0300 	movt	r3, #0	; 0x0
    3762:	ea02 0303 	and.w	r3, r2, r3
    3766:	461a      	mov	r2, r3
    3768:	687b      	ldr	r3, [r7, #4]
    376a:	801a      	strh	r2, [r3, #0]
  }
}
    376c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    3770:	46bd      	mov	sp, r7
    3772:	bc80      	pop	{r7}
    3774:	4770      	bx	lr
    3776:	46c0      	nop			(mov r8, r8)

00003778 <I2C_FastModeDutyCycleConfig>:
  *     @arg I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
  *     @arg I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9
  * @retval None
  */
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
    3778:	b480      	push	{r7}
    377a:	b082      	sub	sp, #8
    377c:	af00      	add	r7, sp, #0
    377e:	6078      	str	r0, [r7, #4]
    3780:	460b      	mov	r3, r1
    3782:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
    3784:	883b      	ldrh	r3, [r7, #0]
    3786:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
    378a:	d00d      	beq.n	37a8 <I2C_FastModeDutyCycleConfig+0x30>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
    378c:	687b      	ldr	r3, [r7, #4]
    378e:	8b9b      	ldrh	r3, [r3, #28]
    3790:	b29b      	uxth	r3, r3
    3792:	461a      	mov	r2, r3
    3794:	f64b 73ff 	movw	r3, #49151	; 0xbfff
    3798:	f2c0 0300 	movt	r3, #0	; 0x0
    379c:	ea02 0303 	and.w	r3, r2, r3
    37a0:	461a      	mov	r2, r3
    37a2:	687b      	ldr	r3, [r7, #4]
    37a4:	839a      	strh	r2, [r3, #28]
    37a6:	e007      	b.n	37b8 <I2C_FastModeDutyCycleConfig+0x40>
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
    37a8:	687b      	ldr	r3, [r7, #4]
    37aa:	8b9b      	ldrh	r3, [r3, #28]
    37ac:	b29b      	uxth	r3, r3
    37ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    37b2:	b29a      	uxth	r2, r3
    37b4:	687b      	ldr	r3, [r7, #4]
    37b6:	839a      	strh	r2, [r3, #28]
  }
}
    37b8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    37bc:	46bd      	mov	sp, r7
    37be:	bc80      	pop	{r7}
    37c0:	4770      	bx	lr
    37c2:	46c0      	nop			(mov r8, r8)

000037c4 <I2C_GetLastEvent>:
  * @brief  Returns the last I2Cx Event.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The last event
  */
uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)
{
    37c4:	b480      	push	{r7}
    37c6:	b084      	sub	sp, #16
    37c8:	af00      	add	r7, sp, #0
    37ca:	6038      	str	r0, [r7, #0]
  uint32_t lastevent = 0;
    37cc:	f04f 0300 	mov.w	r3, #0	; 0x0
    37d0:	607b      	str	r3, [r7, #4]
  uint32_t flag1 = 0, flag2 = 0;
    37d2:	f04f 0300 	mov.w	r3, #0	; 0x0
    37d6:	60bb      	str	r3, [r7, #8]
    37d8:	f04f 0300 	mov.w	r3, #0	; 0x0
    37dc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
    37de:	683b      	ldr	r3, [r7, #0]
    37e0:	8a9b      	ldrh	r3, [r3, #20]
    37e2:	b29b      	uxth	r3, r3
    37e4:	60bb      	str	r3, [r7, #8]
  flag2 = I2Cx->SR2;
    37e6:	683b      	ldr	r3, [r7, #0]
    37e8:	8b1b      	ldrh	r3, [r3, #24]
    37ea:	b29b      	uxth	r3, r3
    37ec:	60fb      	str	r3, [r7, #12]
  flag2 = flag2 << 16;
    37ee:	68fb      	ldr	r3, [r7, #12]
    37f0:	ea4f 4303 	mov.w	r3, r3, lsl #16
    37f4:	60fb      	str	r3, [r7, #12]
  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
    37f6:	68ba      	ldr	r2, [r7, #8]
    37f8:	68fb      	ldr	r3, [r7, #12]
    37fa:	ea42 0303 	orr.w	r3, r2, r3
    37fe:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3802:	607b      	str	r3, [r7, #4]
  /* Return status */
  return lastevent;
    3804:	687b      	ldr	r3, [r7, #4]
}
    3806:	4618      	mov	r0, r3
    3808:	f107 0710 	add.w	r7, r7, #16	; 0x10
    380c:	46bd      	mov	sp, r7
    380e:	bc80      	pop	{r7}
    3810:	4770      	bx	lr
    3812:	46c0      	nop			(mov r8, r8)

00003814 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: Last event is equal to the I2C_EVENT
  * - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
    3814:	b480      	push	{r7}
    3816:	b086      	sub	sp, #24
    3818:	af00      	add	r7, sp, #0
    381a:	6078      	str	r0, [r7, #4]
    381c:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
    381e:	f04f 0300 	mov.w	r3, #0	; 0x0
    3822:	60bb      	str	r3, [r7, #8]
  uint32_t flag1 = 0, flag2 = 0;
    3824:	f04f 0300 	mov.w	r3, #0	; 0x0
    3828:	60fb      	str	r3, [r7, #12]
    382a:	f04f 0300 	mov.w	r3, #0	; 0x0
    382e:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
    3830:	f04f 0300 	mov.w	r3, #0	; 0x0
    3834:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));
  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
    3836:	687b      	ldr	r3, [r7, #4]
    3838:	8a9b      	ldrh	r3, [r3, #20]
    383a:	b29b      	uxth	r3, r3
    383c:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
    383e:	687b      	ldr	r3, [r7, #4]
    3840:	8b1b      	ldrh	r3, [r3, #24]
    3842:	b29b      	uxth	r3, r3
    3844:	613b      	str	r3, [r7, #16]
  flag2 = flag2 << 16;
    3846:	693b      	ldr	r3, [r7, #16]
    3848:	ea4f 4303 	mov.w	r3, r3, lsl #16
    384c:	613b      	str	r3, [r7, #16]
  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
    384e:	68fa      	ldr	r2, [r7, #12]
    3850:	693b      	ldr	r3, [r7, #16]
    3852:	ea42 0303 	orr.w	r3, r2, r3
    3856:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    385a:	60bb      	str	r3, [r7, #8]
  /* Check whether the last event is equal to I2C_EVENT */
  if (lastevent == I2C_EVENT )
    385c:	68ba      	ldr	r2, [r7, #8]
    385e:	683b      	ldr	r3, [r7, #0]
    3860:	429a      	cmp	r2, r3
    3862:	d103      	bne.n	386c <I2C_CheckEvent+0x58>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
    3864:	f04f 0301 	mov.w	r3, #1	; 0x1
    3868:	617b      	str	r3, [r7, #20]
    386a:	e002      	b.n	3872 <I2C_CheckEvent+0x5e>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
    386c:	f04f 0300 	mov.w	r3, #0	; 0x0
    3870:	617b      	str	r3, [r7, #20]
  }
  /* Return status */
  return status;
    3872:	697b      	ldr	r3, [r7, #20]
}
    3874:	4618      	mov	r0, r3
    3876:	f107 0718 	add.w	r7, r7, #24	; 0x18
    387a:	46bd      	mov	sp, r7
    387c:	bc80      	pop	{r7}
    387e:	4770      	bx	lr

00003880 <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)ENDAD
  *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
    3880:	b480      	push	{r7}
    3882:	b085      	sub	sp, #20
    3884:	af00      	add	r7, sp, #0
    3886:	6078      	str	r0, [r7, #4]
    3888:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
    388a:	f04f 0300 	mov.w	r3, #0	; 0x0
    388e:	613b      	str	r3, [r7, #16]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
    3890:	f04f 0300 	mov.w	r3, #0	; 0x0
    3894:	60fb      	str	r3, [r7, #12]
    3896:	f04f 0300 	mov.w	r3, #0	; 0x0
    389a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
    389c:	687b      	ldr	r3, [r7, #4]
    389e:	60bb      	str	r3, [r7, #8]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
    38a0:	683b      	ldr	r3, [r7, #0]
    38a2:	ea4f 7313 	mov.w	r3, r3, lsr #28
    38a6:	60fb      	str	r3, [r7, #12]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
    38a8:	683b      	ldr	r3, [r7, #0]
    38aa:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    38ae:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
    38b0:	68fb      	ldr	r3, [r7, #12]
    38b2:	2b00      	cmp	r3, #0
    38b4:	d004      	beq.n	38c0 <I2C_GetFlagStatus+0x40>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
    38b6:	68bb      	ldr	r3, [r7, #8]
    38b8:	f103 0314 	add.w	r3, r3, #20	; 0x14
    38bc:	60bb      	str	r3, [r7, #8]
    38be:	e007      	b.n	38d0 <I2C_GetFlagStatus+0x50>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    38c0:	683b      	ldr	r3, [r7, #0]
    38c2:	ea4f 4313 	mov.w	r3, r3, lsr #16
    38c6:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
    38c8:	68bb      	ldr	r3, [r7, #8]
    38ca:	f103 0318 	add.w	r3, r3, #24	; 0x18
    38ce:	60bb      	str	r3, [r7, #8]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
    38d0:	68bb      	ldr	r3, [r7, #8]
    38d2:	681a      	ldr	r2, [r3, #0]
    38d4:	683b      	ldr	r3, [r7, #0]
    38d6:	ea02 0303 	and.w	r3, r2, r3
    38da:	2b00      	cmp	r3, #0
    38dc:	d003      	beq.n	38e6 <I2C_GetFlagStatus+0x66>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
    38de:	f04f 0301 	mov.w	r3, #1	; 0x1
    38e2:	613b      	str	r3, [r7, #16]
    38e4:	e002      	b.n	38ec <I2C_GetFlagStatus+0x6c>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
    38e6:	f04f 0300 	mov.w	r3, #0	; 0x0
    38ea:	613b      	str	r3, [r7, #16]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
    38ec:	693b      	ldr	r3, [r7, #16]
}
    38ee:	4618      	mov	r0, r3
    38f0:	f107 0714 	add.w	r7, r7, #20	; 0x14
    38f4:	46bd      	mov	sp, r7
    38f6:	bc80      	pop	{r7}
    38f8:	4770      	bx	lr
    38fa:	46c0      	nop			(mov r8, r8)

000038fc <I2C_ClearFlag>:
  *     register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR
  *     register  (I2C_SendData()).
  * @retval None
  */
void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
    38fc:	b480      	push	{r7}
    38fe:	b083      	sub	sp, #12
    3900:	af00      	add	r7, sp, #0
    3902:	6078      	str	r0, [r7, #4]
    3904:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
    3906:	f04f 0300 	mov.w	r3, #0	; 0x0
    390a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_Mask;
    390c:	683b      	ldr	r3, [r7, #0]
    390e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3912:	60bb      	str	r3, [r7, #8]
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
    3914:	68bb      	ldr	r3, [r7, #8]
    3916:	b29b      	uxth	r3, r3
    3918:	ea6f 0303 	mvn.w	r3, r3
    391c:	b29a      	uxth	r2, r3
    391e:	687b      	ldr	r3, [r7, #4]
    3920:	829a      	strh	r2, [r3, #20]
}
    3922:	f107 070c 	add.w	r7, r7, #12	; 0xc
    3926:	46bd      	mov	sp, r7
    3928:	bc80      	pop	{r7}
    392a:	4770      	bx	lr

0000392c <I2C_GetITStatus>:
  *                       Address matched flag (Slave mode)ENDAD
  *     @arg I2C_IT_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_IT (SET or RESET).
  */
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
{
    392c:	b480      	push	{r7}
    392e:	b084      	sub	sp, #16
    3930:	af00      	add	r7, sp, #0
    3932:	6078      	str	r0, [r7, #4]
    3934:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
    3936:	f04f 0300 	mov.w	r3, #0	; 0x0
    393a:	60bb      	str	r3, [r7, #8]
  uint32_t enablestatus = 0;
    393c:	f04f 0300 	mov.w	r3, #0	; 0x0
    3940:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
    3942:	683b      	ldr	r3, [r7, #0]
    3944:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    3948:	ea4f 4213 	mov.w	r2, r3, lsr #16
    394c:	687b      	ldr	r3, [r7, #4]
    394e:	889b      	ldrh	r3, [r3, #4]
    3950:	b29b      	uxth	r3, r3
    3952:	ea02 0303 	and.w	r3, r2, r3
    3956:	60fb      	str	r3, [r7, #12]
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
    3958:	683b      	ldr	r3, [r7, #0]
    395a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    395e:	603b      	str	r3, [r7, #0]
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
    3960:	687b      	ldr	r3, [r7, #4]
    3962:	8a9b      	ldrh	r3, [r3, #20]
    3964:	b29b      	uxth	r3, r3
    3966:	461a      	mov	r2, r3
    3968:	683b      	ldr	r3, [r7, #0]
    396a:	ea02 0303 	and.w	r3, r2, r3
    396e:	2b00      	cmp	r3, #0
    3970:	d006      	beq.n	3980 <I2C_GetITStatus+0x54>
    3972:	68fb      	ldr	r3, [r7, #12]
    3974:	2b00      	cmp	r3, #0
    3976:	d003      	beq.n	3980 <I2C_GetITStatus+0x54>
  {
    /* I2C_IT is set */
    bitstatus = SET;
    3978:	f04f 0301 	mov.w	r3, #1	; 0x1
    397c:	60bb      	str	r3, [r7, #8]
  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
    397e:	e002      	b.n	3986 <I2C_GetITStatus+0x5a>
    bitstatus = SET;
  }
  else
  {
    /* I2C_IT is reset */
    bitstatus = RESET;
    3980:	f04f 0300 	mov.w	r3, #0	; 0x0
    3984:	60bb      	str	r3, [r7, #8]
  }
  /* Return the I2C_IT status */
  return  bitstatus;
    3986:	68bb      	ldr	r3, [r7, #8]
}
    3988:	4618      	mov	r0, r3
    398a:	f107 0710 	add.w	r7, r7, #16	; 0x10
    398e:	46bd      	mov	sp, r7
    3990:	bc80      	pop	{r7}
    3992:	4770      	bx	lr

00003994 <I2C_ClearITPendingBit>:
  *     I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
  *     I2C_DR register (I2C_SendData()).
  * @retval None
  */
void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
{
    3994:	b480      	push	{r7}
    3996:	b083      	sub	sp, #12
    3998:	af00      	add	r7, sp, #0
    399a:	6078      	str	r0, [r7, #4]
    399c:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
    399e:	f04f 0300 	mov.w	r3, #0	; 0x0
    39a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_Mask;
    39a4:	683b      	ldr	r3, [r7, #0]
    39a6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    39aa:	60bb      	str	r3, [r7, #8]
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
    39ac:	68bb      	ldr	r3, [r7, #8]
    39ae:	b29b      	uxth	r3, r3
    39b0:	ea6f 0303 	mvn.w	r3, r3
    39b4:	b29a      	uxth	r2, r3
    39b6:	687b      	ldr	r3, [r7, #4]
    39b8:	829a      	strh	r2, [r3, #20]
}
    39ba:	f107 070c 	add.w	r7, r7, #12	; 0xc
    39be:	46bd      	mov	sp, r7
    39c0:	bc80      	pop	{r7}
    39c2:	4770      	bx	lr

000039c4 <DMA_DeInit>:
  * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval None
  */
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
    39c4:	b480      	push	{r7}
    39c6:	b081      	sub	sp, #4
    39c8:	af00      	add	r7, sp, #0
    39ca:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
    39cc:	683b      	ldr	r3, [r7, #0]
    39ce:	681b      	ldr	r3, [r3, #0]
    39d0:	f023 0201 	bic.w	r2, r3, #1	; 0x1
    39d4:	683b      	ldr	r3, [r7, #0]
    39d6:	601a      	str	r2, [r3, #0]
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
    39d8:	683b      	ldr	r3, [r7, #0]
    39da:	f04f 0200 	mov.w	r2, #0	; 0x0
    39de:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
    39e0:	683b      	ldr	r3, [r7, #0]
    39e2:	f04f 0200 	mov.w	r2, #0	; 0x0
    39e6:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
    39e8:	683b      	ldr	r3, [r7, #0]
    39ea:	f04f 0200 	mov.w	r2, #0	; 0x0
    39ee:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
    39f0:	683b      	ldr	r3, [r7, #0]
    39f2:	f04f 0200 	mov.w	r2, #0	; 0x0
    39f6:	60da      	str	r2, [r3, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
    39f8:	683a      	ldr	r2, [r7, #0]
    39fa:	f240 0308 	movw	r3, #8	; 0x8
    39fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3a02:	429a      	cmp	r2, r3
    3a04:	d10c      	bne.n	3a20 <DMA_DeInit+0x5c>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
    3a06:	f240 0300 	movw	r3, #0	; 0x0
    3a0a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3a0e:	f240 0200 	movw	r2, #0	; 0x0
    3a12:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3a16:	6852      	ldr	r2, [r2, #4]
    3a18:	f042 020f 	orr.w	r2, r2, #15	; 0xf
    3a1c:	605a      	str	r2, [r3, #4]
    3a1e:	e0da      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else if (DMAy_Channelx == DMA1_Channel2)
    3a20:	683a      	ldr	r2, [r7, #0]
    3a22:	f240 031c 	movw	r3, #28	; 0x1c
    3a26:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3a2a:	429a      	cmp	r2, r3
    3a2c:	d10c      	bne.n	3a48 <DMA_DeInit+0x84>
  {
    /* Reset interrupt pending bits for DMA1 Channel2 */
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
    3a2e:	f240 0300 	movw	r3, #0	; 0x0
    3a32:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3a36:	f240 0200 	movw	r2, #0	; 0x0
    3a3a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3a3e:	6852      	ldr	r2, [r2, #4]
    3a40:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
    3a44:	605a      	str	r2, [r3, #4]
    3a46:	e0c6      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else if (DMAy_Channelx == DMA1_Channel3)
    3a48:	683a      	ldr	r2, [r7, #0]
    3a4a:	f240 0330 	movw	r3, #48	; 0x30
    3a4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3a52:	429a      	cmp	r2, r3
    3a54:	d10c      	bne.n	3a70 <DMA_DeInit+0xac>
  {
    /* Reset interrupt pending bits for DMA1 Channel3 */
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
    3a56:	f240 0300 	movw	r3, #0	; 0x0
    3a5a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3a5e:	f240 0200 	movw	r2, #0	; 0x0
    3a62:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3a66:	6852      	ldr	r2, [r2, #4]
    3a68:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
    3a6c:	605a      	str	r2, [r3, #4]
    3a6e:	e0b2      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else if (DMAy_Channelx == DMA1_Channel4)
    3a70:	683a      	ldr	r2, [r7, #0]
    3a72:	f240 0344 	movw	r3, #68	; 0x44
    3a76:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3a7a:	429a      	cmp	r2, r3
    3a7c:	d10c      	bne.n	3a98 <DMA_DeInit+0xd4>
  {
    /* Reset interrupt pending bits for DMA1 Channel4 */
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
    3a7e:	f240 0300 	movw	r3, #0	; 0x0
    3a82:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3a86:	f240 0200 	movw	r2, #0	; 0x0
    3a8a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3a8e:	6852      	ldr	r2, [r2, #4]
    3a90:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
    3a94:	605a      	str	r2, [r3, #4]
    3a96:	e09e      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else if (DMAy_Channelx == DMA1_Channel5)
    3a98:	683a      	ldr	r2, [r7, #0]
    3a9a:	f240 0358 	movw	r3, #88	; 0x58
    3a9e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3aa2:	429a      	cmp	r2, r3
    3aa4:	d10c      	bne.n	3ac0 <DMA_DeInit+0xfc>
  {
    /* Reset interrupt pending bits for DMA1 Channel5 */
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
    3aa6:	f240 0300 	movw	r3, #0	; 0x0
    3aaa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3aae:	f240 0200 	movw	r2, #0	; 0x0
    3ab2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3ab6:	6852      	ldr	r2, [r2, #4]
    3ab8:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
    3abc:	605a      	str	r2, [r3, #4]
    3abe:	e08a      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else if (DMAy_Channelx == DMA1_Channel6)
    3ac0:	683a      	ldr	r2, [r7, #0]
    3ac2:	f240 036c 	movw	r3, #108	; 0x6c
    3ac6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3aca:	429a      	cmp	r2, r3
    3acc:	d10c      	bne.n	3ae8 <DMA_DeInit+0x124>
  {
    /* Reset interrupt pending bits for DMA1 Channel6 */
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
    3ace:	f240 0300 	movw	r3, #0	; 0x0
    3ad2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3ad6:	f240 0200 	movw	r2, #0	; 0x0
    3ada:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3ade:	6852      	ldr	r2, [r2, #4]
    3ae0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    3ae4:	605a      	str	r2, [r3, #4]
    3ae6:	e076      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else if (DMAy_Channelx == DMA1_Channel7)
    3ae8:	683a      	ldr	r2, [r7, #0]
    3aea:	f240 0380 	movw	r3, #128	; 0x80
    3aee:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3af2:	429a      	cmp	r2, r3
    3af4:	d10c      	bne.n	3b10 <DMA_DeInit+0x14c>
  {
    /* Reset interrupt pending bits for DMA1 Channel7 */
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
    3af6:	f240 0300 	movw	r3, #0	; 0x0
    3afa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3afe:	f240 0200 	movw	r2, #0	; 0x0
    3b02:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3b06:	6852      	ldr	r2, [r2, #4]
    3b08:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
    3b0c:	605a      	str	r2, [r3, #4]
    3b0e:	e062      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else if (DMAy_Channelx == DMA2_Channel1)
    3b10:	683a      	ldr	r2, [r7, #0]
    3b12:	f240 4308 	movw	r3, #1032	; 0x408
    3b16:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b1a:	429a      	cmp	r2, r3
    3b1c:	d10c      	bne.n	3b38 <DMA_DeInit+0x174>
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
    3b1e:	f240 4300 	movw	r3, #1024	; 0x400
    3b22:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b26:	f240 4200 	movw	r2, #1024	; 0x400
    3b2a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3b2e:	6852      	ldr	r2, [r2, #4]
    3b30:	f042 020f 	orr.w	r2, r2, #15	; 0xf
    3b34:	605a      	str	r2, [r3, #4]
    3b36:	e04e      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else if (DMAy_Channelx == DMA2_Channel2)
    3b38:	683a      	ldr	r2, [r7, #0]
    3b3a:	f240 431c 	movw	r3, #1052	; 0x41c
    3b3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b42:	429a      	cmp	r2, r3
    3b44:	d10c      	bne.n	3b60 <DMA_DeInit+0x19c>
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
    3b46:	f240 4300 	movw	r3, #1024	; 0x400
    3b4a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b4e:	f240 4200 	movw	r2, #1024	; 0x400
    3b52:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3b56:	6852      	ldr	r2, [r2, #4]
    3b58:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
    3b5c:	605a      	str	r2, [r3, #4]
    3b5e:	e03a      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else if (DMAy_Channelx == DMA2_Channel3)
    3b60:	683a      	ldr	r2, [r7, #0]
    3b62:	f240 4330 	movw	r3, #1072	; 0x430
    3b66:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b6a:	429a      	cmp	r2, r3
    3b6c:	d10c      	bne.n	3b88 <DMA_DeInit+0x1c4>
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
    3b6e:	f240 4300 	movw	r3, #1024	; 0x400
    3b72:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b76:	f240 4200 	movw	r2, #1024	; 0x400
    3b7a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3b7e:	6852      	ldr	r2, [r2, #4]
    3b80:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
    3b84:	605a      	str	r2, [r3, #4]
    3b86:	e026      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else if (DMAy_Channelx == DMA2_Channel4)
    3b88:	683a      	ldr	r2, [r7, #0]
    3b8a:	f240 4344 	movw	r3, #1092	; 0x444
    3b8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b92:	429a      	cmp	r2, r3
    3b94:	d10c      	bne.n	3bb0 <DMA_DeInit+0x1ec>
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
    3b96:	f240 4300 	movw	r3, #1024	; 0x400
    3b9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b9e:	f240 4200 	movw	r2, #1024	; 0x400
    3ba2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3ba6:	6852      	ldr	r2, [r2, #4]
    3ba8:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
    3bac:	605a      	str	r2, [r3, #4]
    3bae:	e012      	b.n	3bd6 <DMA_DeInit+0x212>
  }
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
    3bb0:	683a      	ldr	r2, [r7, #0]
    3bb2:	f240 4358 	movw	r3, #1112	; 0x458
    3bb6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3bba:	429a      	cmp	r2, r3
    3bbc:	d10b      	bne.n	3bd6 <DMA_DeInit+0x212>
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
    3bbe:	f240 4300 	movw	r3, #1024	; 0x400
    3bc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3bc6:	f240 4200 	movw	r2, #1024	; 0x400
    3bca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3bce:	6852      	ldr	r2, [r2, #4]
    3bd0:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
    3bd4:	605a      	str	r2, [r3, #4]
    }
  }
}
    3bd6:	f107 0704 	add.w	r7, r7, #4	; 0x4
    3bda:	46bd      	mov	sp, r7
    3bdc:	bc80      	pop	{r7}
    3bde:	4770      	bx	lr

00003be0 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *   contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
    3be0:	b480      	push	{r7}
    3be2:	b083      	sub	sp, #12
    3be4:	af00      	add	r7, sp, #0
    3be6:	6078      	str	r0, [r7, #4]
    3be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    3bea:	f04f 0300 	mov.w	r3, #0	; 0x0
    3bee:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
    3bf0:	687b      	ldr	r3, [r7, #4]
    3bf2:	681b      	ldr	r3, [r3, #0]
    3bf4:	60bb      	str	r3, [r7, #8]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
    3bf6:	68bb      	ldr	r3, [r7, #8]
    3bf8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
    3bfc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    3c00:	60bb      	str	r3, [r7, #8]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
    3c02:	683b      	ldr	r3, [r7, #0]
    3c04:	689a      	ldr	r2, [r3, #8]
    3c06:	683b      	ldr	r3, [r7, #0]
    3c08:	6a1b      	ldr	r3, [r3, #32]
    3c0a:	ea42 0203 	orr.w	r2, r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
    3c0e:	683b      	ldr	r3, [r7, #0]
    3c10:	691b      	ldr	r3, [r3, #16]
    3c12:	ea42 0203 	orr.w	r2, r2, r3
    3c16:	683b      	ldr	r3, [r7, #0]
    3c18:	695b      	ldr	r3, [r3, #20]
    3c1a:	ea42 0203 	orr.w	r2, r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
    3c1e:	683b      	ldr	r3, [r7, #0]
    3c20:	699b      	ldr	r3, [r3, #24]
    3c22:	ea42 0203 	orr.w	r2, r2, r3
    3c26:	683b      	ldr	r3, [r7, #0]
    3c28:	69db      	ldr	r3, [r3, #28]
    3c2a:	ea42 0203 	orr.w	r2, r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
    3c2e:	683b      	ldr	r3, [r7, #0]
    3c30:	6a5b      	ldr	r3, [r3, #36]
    3c32:	ea42 0203 	orr.w	r2, r2, r3
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
    3c36:	683b      	ldr	r3, [r7, #0]
    3c38:	6a9b      	ldr	r3, [r3, #40]
    3c3a:	ea42 0303 	orr.w	r3, r2, r3
    3c3e:	68ba      	ldr	r2, [r7, #8]
    3c40:	ea42 0303 	orr.w	r3, r2, r3
    3c44:	60bb      	str	r3, [r7, #8]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
    3c46:	687b      	ldr	r3, [r7, #4]
    3c48:	68ba      	ldr	r2, [r7, #8]
    3c4a:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
    3c4c:	683b      	ldr	r3, [r7, #0]
    3c4e:	68da      	ldr	r2, [r3, #12]
    3c50:	687b      	ldr	r3, [r7, #4]
    3c52:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
    3c54:	683b      	ldr	r3, [r7, #0]
    3c56:	681a      	ldr	r2, [r3, #0]
    3c58:	687b      	ldr	r3, [r7, #4]
    3c5a:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
    3c5c:	683b      	ldr	r3, [r7, #0]
    3c5e:	685a      	ldr	r2, [r3, #4]
    3c60:	687b      	ldr	r3, [r7, #4]
    3c62:	60da      	str	r2, [r3, #12]
}
    3c64:	f107 070c 	add.w	r7, r7, #12	; 0xc
    3c68:	46bd      	mov	sp, r7
    3c6a:	bc80      	pop	{r7}
    3c6c:	4770      	bx	lr
    3c6e:	46c0      	nop			(mov r8, r8)

00003c70 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
  *   be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
    3c70:	b480      	push	{r7}
    3c72:	b081      	sub	sp, #4
    3c74:	af00      	add	r7, sp, #0
    3c76:	6038      	str	r0, [r7, #0]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
    3c78:	683b      	ldr	r3, [r7, #0]
    3c7a:	f04f 0200 	mov.w	r2, #0	; 0x0
    3c7e:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
    3c80:	683b      	ldr	r3, [r7, #0]
    3c82:	f04f 0200 	mov.w	r2, #0	; 0x0
    3c86:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
    3c88:	683b      	ldr	r3, [r7, #0]
    3c8a:	f04f 0200 	mov.w	r2, #0	; 0x0
    3c8e:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
    3c90:	683b      	ldr	r3, [r7, #0]
    3c92:	f04f 0200 	mov.w	r2, #0	; 0x0
    3c96:	60da      	str	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
    3c98:	683b      	ldr	r3, [r7, #0]
    3c9a:	f04f 0200 	mov.w	r2, #0	; 0x0
    3c9e:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
    3ca0:	683b      	ldr	r3, [r7, #0]
    3ca2:	f04f 0200 	mov.w	r2, #0	; 0x0
    3ca6:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
    3ca8:	683b      	ldr	r3, [r7, #0]
    3caa:	f04f 0200 	mov.w	r2, #0	; 0x0
    3cae:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
    3cb0:	683b      	ldr	r3, [r7, #0]
    3cb2:	f04f 0200 	mov.w	r2, #0	; 0x0
    3cb6:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
    3cb8:	683b      	ldr	r3, [r7, #0]
    3cba:	f04f 0200 	mov.w	r2, #0	; 0x0
    3cbe:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
    3cc0:	683b      	ldr	r3, [r7, #0]
    3cc2:	f04f 0200 	mov.w	r2, #0	; 0x0
    3cc6:	625a      	str	r2, [r3, #36]
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
    3cc8:	683b      	ldr	r3, [r7, #0]
    3cca:	f04f 0200 	mov.w	r2, #0	; 0x0
    3cce:	629a      	str	r2, [r3, #40]
}
    3cd0:	f107 0704 	add.w	r7, r7, #4	; 0x4
    3cd4:	46bd      	mov	sp, r7
    3cd6:	bc80      	pop	{r7}
    3cd8:	4770      	bx	lr
    3cda:	46c0      	nop			(mov r8, r8)

00003cdc <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
    3cdc:	b480      	push	{r7}
    3cde:	b082      	sub	sp, #8
    3ce0:	af00      	add	r7, sp, #0
    3ce2:	6078      	str	r0, [r7, #4]
    3ce4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
    3ce6:	683b      	ldr	r3, [r7, #0]
    3ce8:	2b00      	cmp	r3, #0
    3cea:	d006      	beq.n	3cfa <DMA_Cmd+0x1e>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= CCR_ENABLE_Set;
    3cec:	687b      	ldr	r3, [r7, #4]
    3cee:	681b      	ldr	r3, [r3, #0]
    3cf0:	f043 0201 	orr.w	r2, r3, #1	; 0x1
    3cf4:	687b      	ldr	r3, [r7, #4]
    3cf6:	601a      	str	r2, [r3, #0]
    3cf8:	e005      	b.n	3d06 <DMA_Cmd+0x2a>
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= CCR_ENABLE_Reset;
    3cfa:	687b      	ldr	r3, [r7, #4]
    3cfc:	681b      	ldr	r3, [r3, #0]
    3cfe:	f023 0201 	bic.w	r2, r3, #1	; 0x1
    3d02:	687b      	ldr	r3, [r7, #4]
    3d04:	601a      	str	r2, [r3, #0]
  }
}
    3d06:	f107 0708 	add.w	r7, r7, #8	; 0x8
    3d0a:	46bd      	mov	sp, r7
    3d0c:	bc80      	pop	{r7}
    3d0e:	4770      	bx	lr

00003d10 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
{
    3d10:	b480      	push	{r7}
    3d12:	b083      	sub	sp, #12
    3d14:	af00      	add	r7, sp, #0
    3d16:	60b8      	str	r0, [r7, #8]
    3d18:	6079      	str	r1, [r7, #4]
    3d1a:	603a      	str	r2, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    3d1c:	683b      	ldr	r3, [r7, #0]
    3d1e:	2b00      	cmp	r3, #0
    3d20:	d007      	beq.n	3d32 <DMA_ITConfig+0x22>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
    3d22:	68bb      	ldr	r3, [r7, #8]
    3d24:	681a      	ldr	r2, [r3, #0]
    3d26:	687b      	ldr	r3, [r7, #4]
    3d28:	ea42 0203 	orr.w	r2, r2, r3
    3d2c:	68bb      	ldr	r3, [r7, #8]
    3d2e:	601a      	str	r2, [r3, #0]
    3d30:	e008      	b.n	3d44 <DMA_ITConfig+0x34>
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
    3d32:	68bb      	ldr	r3, [r7, #8]
    3d34:	681a      	ldr	r2, [r3, #0]
    3d36:	687b      	ldr	r3, [r7, #4]
    3d38:	ea6f 0303 	mvn.w	r3, r3
    3d3c:	ea02 0203 	and.w	r2, r2, r3
    3d40:	68bb      	ldr	r3, [r7, #8]
    3d42:	601a      	str	r2, [r3, #0]
  }
}
    3d44:	f107 070c 	add.w	r7, r7, #12	; 0xc
    3d48:	46bd      	mov	sp, r7
    3d4a:	bc80      	pop	{r7}
    3d4c:	4770      	bx	lr
    3d4e:	46c0      	nop			(mov r8, r8)

00003d50 <DMA_GetCurrDataCounter>:
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval The number of remaining data units in the current DMAy Channelx
  *   transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
    3d50:	b480      	push	{r7}
    3d52:	b081      	sub	sp, #4
    3d54:	af00      	add	r7, sp, #0
    3d56:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
    3d58:	683b      	ldr	r3, [r7, #0]
    3d5a:	685b      	ldr	r3, [r3, #4]
    3d5c:	b29b      	uxth	r3, r3
}
    3d5e:	4618      	mov	r0, r3
    3d60:	f107 0704 	add.w	r7, r7, #4	; 0x4
    3d64:	46bd      	mov	sp, r7
    3d66:	bc80      	pop	{r7}
    3d68:	4770      	bx	lr
    3d6a:	46c0      	nop			(mov r8, r8)

00003d6c <DMA_GetFlagStatus>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(uint32_t DMA_FLAG)
{
    3d6c:	b480      	push	{r7}
    3d6e:	b083      	sub	sp, #12
    3d70:	af00      	add	r7, sp, #0
    3d72:	6038      	str	r0, [r7, #0]
  FlagStatus bitstatus = RESET;
    3d74:	f04f 0300 	mov.w	r3, #0	; 0x0
    3d78:	607b      	str	r3, [r7, #4]
  uint32_t tmpreg = 0;
    3d7a:	f04f 0300 	mov.w	r3, #0	; 0x0
    3d7e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Calculate the used DMA */
  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
    3d80:	683b      	ldr	r3, [r7, #0]
    3d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    3d86:	2b00      	cmp	r3, #0
    3d88:	d006      	beq.n	3d98 <DMA_GetFlagStatus+0x2c>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
    3d8a:	f240 4300 	movw	r3, #1024	; 0x400
    3d8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d92:	681b      	ldr	r3, [r3, #0]
    3d94:	60bb      	str	r3, [r7, #8]
    3d96:	e005      	b.n	3da4 <DMA_GetFlagStatus+0x38>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
    3d98:	f240 0300 	movw	r3, #0	; 0x0
    3d9c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3da0:	681b      	ldr	r3, [r3, #0]
    3da2:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
    3da4:	68ba      	ldr	r2, [r7, #8]
    3da6:	683b      	ldr	r3, [r7, #0]
    3da8:	ea02 0303 	and.w	r3, r2, r3
    3dac:	2b00      	cmp	r3, #0
    3dae:	d003      	beq.n	3db8 <DMA_GetFlagStatus+0x4c>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
    3db0:	f04f 0301 	mov.w	r3, #1	; 0x1
    3db4:	607b      	str	r3, [r7, #4]
    3db6:	e002      	b.n	3dbe <DMA_GetFlagStatus+0x52>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
    3db8:	f04f 0300 	mov.w	r3, #0	; 0x0
    3dbc:	607b      	str	r3, [r7, #4]
  }
  
  /* Return the DMA_FLAG status */
  return  bitstatus;
    3dbe:	687b      	ldr	r3, [r7, #4]
}
    3dc0:	4618      	mov	r0, r3
    3dc2:	f107 070c 	add.w	r7, r7, #12	; 0xc
    3dc6:	46bd      	mov	sp, r7
    3dc8:	bc80      	pop	{r7}
    3dca:	4770      	bx	lr

00003dcc <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMA_FLAG)
{
    3dcc:	b480      	push	{r7}
    3dce:	b081      	sub	sp, #4
    3dd0:	af00      	add	r7, sp, #0
    3dd2:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
  /* Calculate the used DMA */

  if ((DMA_FLAG & FLAG_Mask) != (uint32_t)RESET)
    3dd4:	683b      	ldr	r3, [r7, #0]
    3dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    3dda:	2b00      	cmp	r3, #0
    3ddc:	d006      	beq.n	3dec <DMA_ClearFlag+0x20>
  {
    /* Clear the selected DMA flags */
    DMA2->IFCR = DMA_FLAG;
    3dde:	f240 4300 	movw	r3, #1024	; 0x400
    3de2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3de6:	683a      	ldr	r2, [r7, #0]
    3de8:	605a      	str	r2, [r3, #4]
    3dea:	e005      	b.n	3df8 <DMA_ClearFlag+0x2c>
  }
  else
  {
    /* Clear the selected DMA flags */
    DMA1->IFCR = DMA_FLAG;
    3dec:	f240 0300 	movw	r3, #0	; 0x0
    3df0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3df4:	683a      	ldr	r2, [r7, #0]
    3df6:	605a      	str	r2, [r3, #4]
  }
}
    3df8:	f107 0704 	add.w	r7, r7, #4	; 0x4
    3dfc:	46bd      	mov	sp, r7
    3dfe:	bc80      	pop	{r7}
    3e00:	4770      	bx	lr
    3e02:	46c0      	nop			(mov r8, r8)

00003e04 <DMA_GetITStatus>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(uint32_t DMA_IT)
{
    3e04:	b480      	push	{r7}
    3e06:	b083      	sub	sp, #12
    3e08:	af00      	add	r7, sp, #0
    3e0a:	6038      	str	r0, [r7, #0]
  ITStatus bitstatus = RESET;
    3e0c:	f04f 0300 	mov.w	r3, #0	; 0x0
    3e10:	607b      	str	r3, [r7, #4]
  uint32_t tmpreg = 0;
    3e12:	f04f 0300 	mov.w	r3, #0	; 0x0
    3e16:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMA_IT));

  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
    3e18:	683b      	ldr	r3, [r7, #0]
    3e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    3e1e:	2b00      	cmp	r3, #0
    3e20:	d006      	beq.n	3e30 <DMA_GetITStatus+0x2c>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
    3e22:	f240 4300 	movw	r3, #1024	; 0x400
    3e26:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e2a:	681b      	ldr	r3, [r3, #0]
    3e2c:	60bb      	str	r3, [r7, #8]
    3e2e:	e005      	b.n	3e3c <DMA_GetITStatus+0x38>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
    3e30:	f240 0300 	movw	r3, #0	; 0x0
    3e34:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e38:	681b      	ldr	r3, [r3, #0]
    3e3a:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMA interrupt */
  if ((tmpreg & DMA_IT) != (uint32_t)RESET)
    3e3c:	68ba      	ldr	r2, [r7, #8]
    3e3e:	683b      	ldr	r3, [r7, #0]
    3e40:	ea02 0303 	and.w	r3, r2, r3
    3e44:	2b00      	cmp	r3, #0
    3e46:	d003      	beq.n	3e50 <DMA_GetITStatus+0x4c>
  {
    /* DMA_IT is set */
    bitstatus = SET;
    3e48:	f04f 0301 	mov.w	r3, #1	; 0x1
    3e4c:	607b      	str	r3, [r7, #4]
    3e4e:	e002      	b.n	3e56 <DMA_GetITStatus+0x52>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
    3e50:	f04f 0300 	mov.w	r3, #0	; 0x0
    3e54:	607b      	str	r3, [r7, #4]
  }
  /* Return the DMA_IT status */
  return  bitstatus;
    3e56:	687b      	ldr	r3, [r7, #4]
}
    3e58:	4618      	mov	r0, r3
    3e5a:	f107 070c 	add.w	r7, r7, #12	; 0xc
    3e5e:	46bd      	mov	sp, r7
    3e60:	bc80      	pop	{r7}
    3e62:	4770      	bx	lr

00003e64 <DMA_ClearITPendingBit>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval None
  */
void DMA_ClearITPendingBit(uint32_t DMA_IT)
{
    3e64:	b480      	push	{r7}
    3e66:	b081      	sub	sp, #4
    3e68:	af00      	add	r7, sp, #0
    3e6a:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Calculate the used DMA */
  if ((DMA_IT & FLAG_Mask) != (uint32_t)RESET)
    3e6c:	683b      	ldr	r3, [r7, #0]
    3e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    3e72:	2b00      	cmp	r3, #0
    3e74:	d006      	beq.n	3e84 <DMA_ClearITPendingBit+0x20>
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA2->IFCR = DMA_IT;
    3e76:	f240 4300 	movw	r3, #1024	; 0x400
    3e7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e7e:	683a      	ldr	r2, [r7, #0]
    3e80:	605a      	str	r2, [r3, #4]
    3e82:	e005      	b.n	3e90 <DMA_ClearITPendingBit+0x2c>
  }
  else
  {
    /* Clear the selected DMA interrupt pending bits */
    DMA1->IFCR = DMA_IT;
    3e84:	f240 0300 	movw	r3, #0	; 0x0
    3e88:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e8c:	683a      	ldr	r2, [r7, #0]
    3e8e:	605a      	str	r2, [r3, #4]
  }
}
    3e90:	f107 0704 	add.w	r7, r7, #4	; 0x4
    3e94:	46bd      	mov	sp, r7
    3e96:	bc80      	pop	{r7}
    3e98:	4770      	bx	lr
    3e9a:	46c0      	nop			(mov r8, r8)

00003e9c <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
    3e9c:	b580      	push	{r7, lr}
    3e9e:	b081      	sub	sp, #4
    3ea0:	af00      	add	r7, sp, #0
    3ea2:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
    3ea4:	683a      	ldr	r2, [r7, #0]
    3ea6:	f242 4300 	movw	r3, #9216	; 0x2400
    3eaa:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3eae:	429a      	cmp	r2, r3
    3eb0:	d10c      	bne.n	3ecc <ADC_DeInit+0x30>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
    3eb2:	f44f 7000 	mov.w	r0, #512	; 0x200
    3eb6:	f04f 0101 	mov.w	r1, #1	; 0x1
    3eba:	f7fd ff99 	bl	1df0 <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
    3ebe:	f44f 7000 	mov.w	r0, #512	; 0x200
    3ec2:	f04f 0100 	mov.w	r1, #0	; 0x0
    3ec6:	f7fd ff93 	bl	1df0 <RCC_APB2PeriphResetCmd>
    3eca:	e026      	b.n	3f1a <ADC_DeInit+0x7e>
  }
  else if (ADCx == ADC2)
    3ecc:	683a      	ldr	r2, [r7, #0]
    3ece:	f642 0300 	movw	r3, #10240	; 0x2800
    3ed2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3ed6:	429a      	cmp	r2, r3
    3ed8:	d10c      	bne.n	3ef4 <ADC_DeInit+0x58>
  {
    /* Enable ADC2 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
    3eda:	f44f 6080 	mov.w	r0, #1024	; 0x400
    3ede:	f04f 0101 	mov.w	r1, #1	; 0x1
    3ee2:	f7fd ff85 	bl	1df0 <RCC_APB2PeriphResetCmd>
    /* Release ADC2 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
    3ee6:	f44f 6080 	mov.w	r0, #1024	; 0x400
    3eea:	f04f 0100 	mov.w	r1, #0	; 0x0
    3eee:	f7fd ff7f 	bl	1df0 <RCC_APB2PeriphResetCmd>
    3ef2:	e012      	b.n	3f1a <ADC_DeInit+0x7e>
  }
  else
  {
    if (ADCx == ADC3)
    3ef4:	683a      	ldr	r2, [r7, #0]
    3ef6:	f643 4300 	movw	r3, #15360	; 0x3c00
    3efa:	f2c4 0301 	movt	r3, #16385	; 0x4001
    3efe:	429a      	cmp	r2, r3
    3f00:	d10b      	bne.n	3f1a <ADC_DeInit+0x7e>
    {
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
    3f02:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    3f06:	f04f 0101 	mov.w	r1, #1	; 0x1
    3f0a:	f7fd ff71 	bl	1df0 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    3f0e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    3f12:	f04f 0100 	mov.w	r1, #0	; 0x0
    3f16:	f7fd ff6b 	bl	1df0 <RCC_APB2PeriphResetCmd>
    }
  }
}
    3f1a:	f107 0704 	add.w	r7, r7, #4	; 0x4
    3f1e:	46bd      	mov	sp, r7
    3f20:	bd80      	pop	{r7, pc}
    3f22:	46c0      	nop			(mov r8, r8)

00003f24 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *   the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
    3f24:	b480      	push	{r7}
    3f26:	b084      	sub	sp, #16
    3f28:	af00      	add	r7, sp, #0
    3f2a:	6078      	str	r0, [r7, #4]
    3f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
    3f2e:	f04f 0300 	mov.w	r3, #0	; 0x0
    3f32:	60bb      	str	r3, [r7, #8]
  uint8_t tmpreg2 = 0;
    3f34:	f04f 0300 	mov.w	r3, #0	; 0x0
    3f38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
    3f3a:	687b      	ldr	r3, [r7, #4]
    3f3c:	685b      	ldr	r3, [r3, #4]
    3f3e:	60bb      	str	r3, [r7, #8]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
    3f40:	68bb      	ldr	r3, [r7, #8]
    3f42:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    3f46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3f4a:	60bb      	str	r3, [r7, #8]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
    3f4c:	683b      	ldr	r3, [r7, #0]
    3f4e:	681a      	ldr	r2, [r3, #0]
    3f50:	683b      	ldr	r3, [r7, #0]
    3f52:	685b      	ldr	r3, [r3, #4]
    3f54:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3f58:	ea42 0303 	orr.w	r3, r2, r3
    3f5c:	68ba      	ldr	r2, [r7, #8]
    3f5e:	ea42 0303 	orr.w	r3, r2, r3
    3f62:	60bb      	str	r3, [r7, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
    3f64:	687b      	ldr	r3, [r7, #4]
    3f66:	68ba      	ldr	r2, [r7, #8]
    3f68:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
    3f6a:	687b      	ldr	r3, [r7, #4]
    3f6c:	689b      	ldr	r3, [r3, #8]
    3f6e:	60bb      	str	r3, [r7, #8]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
    3f70:	68ba      	ldr	r2, [r7, #8]
    3f72:	f24f 73fd 	movw	r3, #63485	; 0xf7fd
    3f76:	f6cf 73f1 	movt	r3, #65521	; 0xfff1
    3f7a:	ea02 0303 	and.w	r3, r2, r3
    3f7e:	60bb      	str	r3, [r7, #8]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
    3f80:	683b      	ldr	r3, [r7, #0]
    3f82:	691a      	ldr	r2, [r3, #16]
    3f84:	683b      	ldr	r3, [r7, #0]
    3f86:	68db      	ldr	r3, [r3, #12]
    3f88:	ea42 0203 	orr.w	r2, r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
    3f8c:	683b      	ldr	r3, [r7, #0]
    3f8e:	689b      	ldr	r3, [r3, #8]
    3f90:	ea4f 0343 	mov.w	r3, r3, lsl #1
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
    3f94:	ea42 0303 	orr.w	r3, r2, r3
    3f98:	68ba      	ldr	r2, [r7, #8]
    3f9a:	ea42 0303 	orr.w	r3, r2, r3
    3f9e:	60bb      	str	r3, [r7, #8]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
    3fa0:	687b      	ldr	r3, [r7, #4]
    3fa2:	68ba      	ldr	r2, [r7, #8]
    3fa4:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
    3fa6:	687b      	ldr	r3, [r7, #4]
    3fa8:	6adb      	ldr	r3, [r3, #44]
    3faa:	60bb      	str	r3, [r7, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
    3fac:	68bb      	ldr	r3, [r7, #8]
    3fae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    3fb2:	60bb      	str	r3, [r7, #8]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
    3fb4:	683b      	ldr	r3, [r7, #0]
    3fb6:	7d1b      	ldrb	r3, [r3, #20]
    3fb8:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    3fbc:	b2da      	uxtb	r2, r3
    3fbe:	7bfb      	ldrb	r3, [r7, #15]
    3fc0:	ea42 0303 	orr.w	r3, r2, r3
    3fc4:	73fb      	strb	r3, [r7, #15]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
    3fc6:	7bfb      	ldrb	r3, [r7, #15]
    3fc8:	ea4f 5303 	mov.w	r3, r3, lsl #20
    3fcc:	68ba      	ldr	r2, [r7, #8]
    3fce:	ea42 0303 	orr.w	r3, r2, r3
    3fd2:	60bb      	str	r3, [r7, #8]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
    3fd4:	687b      	ldr	r3, [r7, #4]
    3fd6:	68ba      	ldr	r2, [r7, #8]
    3fd8:	62da      	str	r2, [r3, #44]
}
    3fda:	f107 0710 	add.w	r7, r7, #16	; 0x10
    3fde:	46bd      	mov	sp, r7
    3fe0:	bc80      	pop	{r7}
    3fe2:	4770      	bx	lr

00003fe4 <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
    3fe4:	b480      	push	{r7}
    3fe6:	b081      	sub	sp, #4
    3fe8:	af00      	add	r7, sp, #0
    3fea:	6038      	str	r0, [r7, #0]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
    3fec:	683b      	ldr	r3, [r7, #0]
    3fee:	f04f 0200 	mov.w	r2, #0	; 0x0
    3ff2:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
    3ff4:	683b      	ldr	r3, [r7, #0]
    3ff6:	f04f 0200 	mov.w	r2, #0	; 0x0
    3ffa:	605a      	str	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
    3ffc:	683b      	ldr	r3, [r7, #0]
    3ffe:	f04f 0200 	mov.w	r2, #0	; 0x0
    4002:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
    4004:	683b      	ldr	r3, [r7, #0]
    4006:	f04f 0200 	mov.w	r2, #0	; 0x0
    400a:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
    400c:	683b      	ldr	r3, [r7, #0]
    400e:	f04f 0200 	mov.w	r2, #0	; 0x0
    4012:	611a      	str	r2, [r3, #16]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
    4014:	683b      	ldr	r3, [r7, #0]
    4016:	f04f 0201 	mov.w	r2, #1	; 0x1
    401a:	751a      	strb	r2, [r3, #20]
}
    401c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    4020:	46bd      	mov	sp, r7
    4022:	bc80      	pop	{r7}
    4024:	4770      	bx	lr
    4026:	46c0      	nop			(mov r8, r8)

00004028 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    4028:	b480      	push	{r7}
    402a:	b082      	sub	sp, #8
    402c:	af00      	add	r7, sp, #0
    402e:	6078      	str	r0, [r7, #4]
    4030:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4032:	683b      	ldr	r3, [r7, #0]
    4034:	2b00      	cmp	r3, #0
    4036:	d006      	beq.n	4046 <ADC_Cmd+0x1e>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
    4038:	687b      	ldr	r3, [r7, #4]
    403a:	689b      	ldr	r3, [r3, #8]
    403c:	f043 0201 	orr.w	r2, r3, #1	; 0x1
    4040:	687b      	ldr	r3, [r7, #4]
    4042:	609a      	str	r2, [r3, #8]
    4044:	e005      	b.n	4052 <ADC_Cmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
    4046:	687b      	ldr	r3, [r7, #4]
    4048:	689b      	ldr	r3, [r3, #8]
    404a:	f023 0201 	bic.w	r2, r3, #1	; 0x1
    404e:	687b      	ldr	r3, [r7, #4]
    4050:	609a      	str	r2, [r3, #8]
  }
}
    4052:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4056:	46bd      	mov	sp, r7
    4058:	bc80      	pop	{r7}
    405a:	4770      	bx	lr

0000405c <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    405c:	b480      	push	{r7}
    405e:	b082      	sub	sp, #8
    4060:	af00      	add	r7, sp, #0
    4062:	6078      	str	r0, [r7, #4]
    4064:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4066:	683b      	ldr	r3, [r7, #0]
    4068:	2b00      	cmp	r3, #0
    406a:	d006      	beq.n	407a <ADC_DMACmd+0x1e>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
    406c:	687b      	ldr	r3, [r7, #4]
    406e:	689b      	ldr	r3, [r3, #8]
    4070:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    4074:	687b      	ldr	r3, [r7, #4]
    4076:	609a      	str	r2, [r3, #8]
    4078:	e005      	b.n	4086 <ADC_DMACmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
    407a:	687b      	ldr	r3, [r7, #4]
    407c:	689b      	ldr	r3, [r3, #8]
    407e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
    4082:	687b      	ldr	r3, [r7, #4]
    4084:	609a      	str	r2, [r3, #8]
  }
}
    4086:	f107 0708 	add.w	r7, r7, #8	; 0x8
    408a:	46bd      	mov	sp, r7
    408c:	bc80      	pop	{r7}
    408e:	4770      	bx	lr

00004090 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
{
    4090:	b480      	push	{r7}
    4092:	b084      	sub	sp, #16
    4094:	af00      	add	r7, sp, #0
    4096:	60b8      	str	r0, [r7, #8]
    4098:	460b      	mov	r3, r1
    409a:	603a      	str	r2, [r7, #0]
    409c:	80bb      	strh	r3, [r7, #4]
  uint8_t itmask = 0;
    409e:	f04f 0300 	mov.w	r3, #0	; 0x0
    40a2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
    40a4:	88bb      	ldrh	r3, [r7, #4]
    40a6:	73fb      	strb	r3, [r7, #15]
  if (NewState != DISABLE)
    40a8:	683b      	ldr	r3, [r7, #0]
    40aa:	2b00      	cmp	r3, #0
    40ac:	d007      	beq.n	40be <ADC_ITConfig+0x2e>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
    40ae:	68bb      	ldr	r3, [r7, #8]
    40b0:	685a      	ldr	r2, [r3, #4]
    40b2:	7bfb      	ldrb	r3, [r7, #15]
    40b4:	ea42 0203 	orr.w	r2, r2, r3
    40b8:	68bb      	ldr	r3, [r7, #8]
    40ba:	605a      	str	r2, [r3, #4]
    40bc:	e008      	b.n	40d0 <ADC_ITConfig+0x40>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
    40be:	68bb      	ldr	r3, [r7, #8]
    40c0:	685a      	ldr	r2, [r3, #4]
    40c2:	7bfb      	ldrb	r3, [r7, #15]
    40c4:	ea6f 0303 	mvn.w	r3, r3
    40c8:	ea02 0203 	and.w	r2, r2, r3
    40cc:	68bb      	ldr	r3, [r7, #8]
    40ce:	605a      	str	r2, [r3, #4]
  }
}
    40d0:	f107 0710 	add.w	r7, r7, #16	; 0x10
    40d4:	46bd      	mov	sp, r7
    40d6:	bc80      	pop	{r7}
    40d8:	4770      	bx	lr
    40da:	46c0      	nop			(mov r8, r8)

000040dc <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
    40dc:	b480      	push	{r7}
    40de:	b081      	sub	sp, #4
    40e0:	af00      	add	r7, sp, #0
    40e2:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
    40e4:	683b      	ldr	r3, [r7, #0]
    40e6:	689b      	ldr	r3, [r3, #8]
    40e8:	f043 0208 	orr.w	r2, r3, #8	; 0x8
    40ec:	683b      	ldr	r3, [r7, #0]
    40ee:	609a      	str	r2, [r3, #8]
}
    40f0:	f107 0704 	add.w	r7, r7, #4	; 0x4
    40f4:	46bd      	mov	sp, r7
    40f6:	bc80      	pop	{r7}
    40f8:	4770      	bx	lr
    40fa:	46c0      	nop			(mov r8, r8)

000040fc <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
    40fc:	b480      	push	{r7}
    40fe:	b082      	sub	sp, #8
    4100:	af00      	add	r7, sp, #0
    4102:	6038      	str	r0, [r7, #0]
  FlagStatus bitstatus = RESET;
    4104:	f04f 0300 	mov.w	r3, #0	; 0x0
    4108:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
    410a:	683b      	ldr	r3, [r7, #0]
    410c:	689b      	ldr	r3, [r3, #8]
    410e:	f003 0308 	and.w	r3, r3, #8	; 0x8
    4112:	2b00      	cmp	r3, #0
    4114:	d003      	beq.n	411e <ADC_GetResetCalibrationStatus+0x22>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
    4116:	f04f 0301 	mov.w	r3, #1	; 0x1
    411a:	607b      	str	r3, [r7, #4]
    411c:	e002      	b.n	4124 <ADC_GetResetCalibrationStatus+0x28>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
    411e:	f04f 0300 	mov.w	r3, #0	; 0x0
    4122:	607b      	str	r3, [r7, #4]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
    4124:	687b      	ldr	r3, [r7, #4]
}
    4126:	4618      	mov	r0, r3
    4128:	f107 0708 	add.w	r7, r7, #8	; 0x8
    412c:	46bd      	mov	sp, r7
    412e:	bc80      	pop	{r7}
    4130:	4770      	bx	lr
    4132:	46c0      	nop			(mov r8, r8)

00004134 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
    4134:	b480      	push	{r7}
    4136:	b081      	sub	sp, #4
    4138:	af00      	add	r7, sp, #0
    413a:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
    413c:	683b      	ldr	r3, [r7, #0]
    413e:	689b      	ldr	r3, [r3, #8]
    4140:	f043 0204 	orr.w	r2, r3, #4	; 0x4
    4144:	683b      	ldr	r3, [r7, #0]
    4146:	609a      	str	r2, [r3, #8]
}
    4148:	f107 0704 	add.w	r7, r7, #4	; 0x4
    414c:	46bd      	mov	sp, r7
    414e:	bc80      	pop	{r7}
    4150:	4770      	bx	lr
    4152:	46c0      	nop			(mov r8, r8)

00004154 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
    4154:	b480      	push	{r7}
    4156:	b082      	sub	sp, #8
    4158:	af00      	add	r7, sp, #0
    415a:	6038      	str	r0, [r7, #0]
  FlagStatus bitstatus = RESET;
    415c:	f04f 0300 	mov.w	r3, #0	; 0x0
    4160:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
    4162:	683b      	ldr	r3, [r7, #0]
    4164:	689b      	ldr	r3, [r3, #8]
    4166:	f003 0304 	and.w	r3, r3, #4	; 0x4
    416a:	2b00      	cmp	r3, #0
    416c:	d003      	beq.n	4176 <ADC_GetCalibrationStatus+0x22>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
    416e:	f04f 0301 	mov.w	r3, #1	; 0x1
    4172:	607b      	str	r3, [r7, #4]
    4174:	e002      	b.n	417c <ADC_GetCalibrationStatus+0x28>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
    4176:	f04f 0300 	mov.w	r3, #0	; 0x0
    417a:	607b      	str	r3, [r7, #4]
  }
  /* Return the CAL bit status */
  return  bitstatus;
    417c:	687b      	ldr	r3, [r7, #4]
}
    417e:	4618      	mov	r0, r3
    4180:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4184:	46bd      	mov	sp, r7
    4186:	bc80      	pop	{r7}
    4188:	4770      	bx	lr
    418a:	46c0      	nop			(mov r8, r8)

0000418c <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    418c:	b480      	push	{r7}
    418e:	b082      	sub	sp, #8
    4190:	af00      	add	r7, sp, #0
    4192:	6078      	str	r0, [r7, #4]
    4194:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4196:	683b      	ldr	r3, [r7, #0]
    4198:	2b00      	cmp	r3, #0
    419a:	d006      	beq.n	41aa <ADC_SoftwareStartConvCmd+0x1e>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
    419c:	687b      	ldr	r3, [r7, #4]
    419e:	689b      	ldr	r3, [r3, #8]
    41a0:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
    41a4:	687b      	ldr	r3, [r7, #4]
    41a6:	609a      	str	r2, [r3, #8]
    41a8:	e005      	b.n	41b6 <ADC_SoftwareStartConvCmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
    41aa:	687b      	ldr	r3, [r7, #4]
    41ac:	689b      	ldr	r3, [r3, #8]
    41ae:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
    41b2:	687b      	ldr	r3, [r7, #4]
    41b4:	609a      	str	r2, [r3, #8]
  }
}
    41b6:	f107 0708 	add.w	r7, r7, #8	; 0x8
    41ba:	46bd      	mov	sp, r7
    41bc:	bc80      	pop	{r7}
    41be:	4770      	bx	lr

000041c0 <ADC_GetSoftwareStartConvStatus>:
  * @brief  Gets the selected ADC Software start conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
{
    41c0:	b480      	push	{r7}
    41c2:	b082      	sub	sp, #8
    41c4:	af00      	add	r7, sp, #0
    41c6:	6038      	str	r0, [r7, #0]
  FlagStatus bitstatus = RESET;
    41c8:	f04f 0300 	mov.w	r3, #0	; 0x0
    41cc:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
    41ce:	683b      	ldr	r3, [r7, #0]
    41d0:	689b      	ldr	r3, [r3, #8]
    41d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    41d6:	2b00      	cmp	r3, #0
    41d8:	d003      	beq.n	41e2 <ADC_GetSoftwareStartConvStatus+0x22>
  {
    /* SWSTART bit is set */
    bitstatus = SET;
    41da:	f04f 0301 	mov.w	r3, #1	; 0x1
    41de:	607b      	str	r3, [r7, #4]
    41e0:	e002      	b.n	41e8 <ADC_GetSoftwareStartConvStatus+0x28>
  }
  else
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
    41e2:	f04f 0300 	mov.w	r3, #0	; 0x0
    41e6:	607b      	str	r3, [r7, #4]
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
    41e8:	687b      	ldr	r3, [r7, #4]
}
    41ea:	4618      	mov	r0, r3
    41ec:	f107 0708 	add.w	r7, r7, #8	; 0x8
    41f0:	46bd      	mov	sp, r7
    41f2:	bc80      	pop	{r7}
    41f4:	4770      	bx	lr
    41f6:	46c0      	nop			(mov r8, r8)

000041f8 <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel
  *   count value. This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
    41f8:	b480      	push	{r7}
    41fa:	b084      	sub	sp, #16
    41fc:	af00      	add	r7, sp, #0
    41fe:	6078      	str	r0, [r7, #4]
    4200:	460b      	mov	r3, r1
    4202:	703b      	strb	r3, [r7, #0]
  uint32_t tmpreg1 = 0;
    4204:	f04f 0300 	mov.w	r3, #0	; 0x0
    4208:	60bb      	str	r3, [r7, #8]
  uint32_t tmpreg2 = 0;
    420a:	f04f 0300 	mov.w	r3, #0	; 0x0
    420e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
    4210:	687b      	ldr	r3, [r7, #4]
    4212:	685b      	ldr	r3, [r3, #4]
    4214:	60bb      	str	r3, [r7, #8]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
    4216:	68bb      	ldr	r3, [r7, #8]
    4218:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
    421c:	60bb      	str	r3, [r7, #8]
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
    421e:	783b      	ldrb	r3, [r7, #0]
    4220:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    4224:	60fb      	str	r3, [r7, #12]
  tmpreg1 |= tmpreg2 << 13;
    4226:	68fb      	ldr	r3, [r7, #12]
    4228:	ea4f 3343 	mov.w	r3, r3, lsl #13
    422c:	68ba      	ldr	r2, [r7, #8]
    422e:	ea42 0303 	orr.w	r3, r2, r3
    4232:	60bb      	str	r3, [r7, #8]
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
    4234:	687b      	ldr	r3, [r7, #4]
    4236:	68ba      	ldr	r2, [r7, #8]
    4238:	605a      	str	r2, [r3, #4]
}
    423a:	f107 0710 	add.w	r7, r7, #16	; 0x10
    423e:	46bd      	mov	sp, r7
    4240:	bc80      	pop	{r7}
    4242:	4770      	bx	lr

00004244 <ADC_DiscModeCmd>:
  *   on regular group channel.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    4244:	b480      	push	{r7}
    4246:	b082      	sub	sp, #8
    4248:	af00      	add	r7, sp, #0
    424a:	6078      	str	r0, [r7, #4]
    424c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    424e:	683b      	ldr	r3, [r7, #0]
    4250:	2b00      	cmp	r3, #0
    4252:	d006      	beq.n	4262 <ADC_DiscModeCmd+0x1e>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
    4254:	687b      	ldr	r3, [r7, #4]
    4256:	685b      	ldr	r3, [r3, #4]
    4258:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
    425c:	687b      	ldr	r3, [r7, #4]
    425e:	605a      	str	r2, [r3, #4]
    4260:	e005      	b.n	426e <ADC_DiscModeCmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
    4262:	687b      	ldr	r3, [r7, #4]
    4264:	685b      	ldr	r3, [r3, #4]
    4266:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
    426a:	687b      	ldr	r3, [r7, #4]
    426c:	605a      	str	r2, [r3, #4]
  }
}
    426e:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4272:	46bd      	mov	sp, r7
    4274:	bc80      	pop	{r7}
    4276:	4770      	bx	lr

00004278 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
    4278:	b480      	push	{r7}
    427a:	b086      	sub	sp, #24
    427c:	af00      	add	r7, sp, #0
    427e:	60f8      	str	r0, [r7, #12]
    4280:	7239      	strb	r1, [r7, #8]
    4282:	713a      	strb	r2, [r7, #4]
    4284:	703b      	strb	r3, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
    4286:	f04f 0300 	mov.w	r3, #0	; 0x0
    428a:	613b      	str	r3, [r7, #16]
    428c:	f04f 0300 	mov.w	r3, #0	; 0x0
    4290:	617b      	str	r3, [r7, #20]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
    4292:	7a3b      	ldrb	r3, [r7, #8]
    4294:	2b09      	cmp	r3, #9
    4296:	d929      	bls.n	42ec <ADC_RegularChannelConfig+0x74>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    4298:	68fb      	ldr	r3, [r7, #12]
    429a:	68db      	ldr	r3, [r3, #12]
    429c:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    429e:	7a3a      	ldrb	r2, [r7, #8]
    42a0:	4613      	mov	r3, r2
    42a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    42a6:	4413      	add	r3, r2
    42a8:	f1a3 031e 	sub.w	r3, r3, #30	; 0x1e
    42ac:	f04f 0207 	mov.w	r2, #7	; 0x7
    42b0:	fa02 f303 	lsl.w	r3, r2, r3
    42b4:	617b      	str	r3, [r7, #20]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    42b6:	697b      	ldr	r3, [r7, #20]
    42b8:	ea6f 0303 	mvn.w	r3, r3
    42bc:	693a      	ldr	r2, [r7, #16]
    42be:	ea02 0303 	and.w	r3, r2, r3
    42c2:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    42c4:	7839      	ldrb	r1, [r7, #0]
    42c6:	7a3a      	ldrb	r2, [r7, #8]
    42c8:	4613      	mov	r3, r2
    42ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    42ce:	4413      	add	r3, r2
    42d0:	f1a3 031e 	sub.w	r3, r3, #30	; 0x1e
    42d4:	fa01 f303 	lsl.w	r3, r1, r3
    42d8:	617b      	str	r3, [r7, #20]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    42da:	693a      	ldr	r2, [r7, #16]
    42dc:	697b      	ldr	r3, [r7, #20]
    42de:	ea42 0303 	orr.w	r3, r2, r3
    42e2:	613b      	str	r3, [r7, #16]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
    42e4:	68fb      	ldr	r3, [r7, #12]
    42e6:	693a      	ldr	r2, [r7, #16]
    42e8:	60da      	str	r2, [r3, #12]
    42ea:	e024      	b.n	4336 <ADC_RegularChannelConfig+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    42ec:	68fb      	ldr	r3, [r7, #12]
    42ee:	691b      	ldr	r3, [r3, #16]
    42f0:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    42f2:	7a3a      	ldrb	r2, [r7, #8]
    42f4:	4613      	mov	r3, r2
    42f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    42fa:	4413      	add	r3, r2
    42fc:	f04f 0207 	mov.w	r2, #7	; 0x7
    4300:	fa02 f303 	lsl.w	r3, r2, r3
    4304:	617b      	str	r3, [r7, #20]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    4306:	697b      	ldr	r3, [r7, #20]
    4308:	ea6f 0303 	mvn.w	r3, r3
    430c:	693a      	ldr	r2, [r7, #16]
    430e:	ea02 0303 	and.w	r3, r2, r3
    4312:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    4314:	7839      	ldrb	r1, [r7, #0]
    4316:	7a3a      	ldrb	r2, [r7, #8]
    4318:	4613      	mov	r3, r2
    431a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    431e:	4413      	add	r3, r2
    4320:	fa01 f303 	lsl.w	r3, r1, r3
    4324:	617b      	str	r3, [r7, #20]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    4326:	693a      	ldr	r2, [r7, #16]
    4328:	697b      	ldr	r3, [r7, #20]
    432a:	ea42 0303 	orr.w	r3, r2, r3
    432e:	613b      	str	r3, [r7, #16]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
    4330:	68fb      	ldr	r3, [r7, #12]
    4332:	693a      	ldr	r2, [r7, #16]
    4334:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
    4336:	793b      	ldrb	r3, [r7, #4]
    4338:	2b06      	cmp	r3, #6
    433a:	d829      	bhi.n	4390 <ADC_RegularChannelConfig+0x118>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    433c:	68fb      	ldr	r3, [r7, #12]
    433e:	6b5b      	ldr	r3, [r3, #52]
    4340:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    4342:	793b      	ldrb	r3, [r7, #4]
    4344:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
    4348:	4613      	mov	r3, r2
    434a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    434e:	4413      	add	r3, r2
    4350:	f04f 021f 	mov.w	r2, #31	; 0x1f
    4354:	fa02 f303 	lsl.w	r3, r2, r3
    4358:	617b      	str	r3, [r7, #20]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    435a:	697b      	ldr	r3, [r7, #20]
    435c:	ea6f 0303 	mvn.w	r3, r3
    4360:	693a      	ldr	r2, [r7, #16]
    4362:	ea02 0303 	and.w	r3, r2, r3
    4366:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    4368:	7a39      	ldrb	r1, [r7, #8]
    436a:	793b      	ldrb	r3, [r7, #4]
    436c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
    4370:	4613      	mov	r3, r2
    4372:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4376:	4413      	add	r3, r2
    4378:	fa01 f303 	lsl.w	r3, r1, r3
    437c:	617b      	str	r3, [r7, #20]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    437e:	693a      	ldr	r2, [r7, #16]
    4380:	697b      	ldr	r3, [r7, #20]
    4382:	ea42 0303 	orr.w	r3, r2, r3
    4386:	613b      	str	r3, [r7, #16]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
    4388:	68fb      	ldr	r3, [r7, #12]
    438a:	693a      	ldr	r2, [r7, #16]
    438c:	635a      	str	r2, [r3, #52]
    438e:	e055      	b.n	443c <ADC_RegularChannelConfig+0x1c4>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
    4390:	793b      	ldrb	r3, [r7, #4]
    4392:	2b0c      	cmp	r3, #12
    4394:	d829      	bhi.n	43ea <ADC_RegularChannelConfig+0x172>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    4396:	68fb      	ldr	r3, [r7, #12]
    4398:	6b1b      	ldr	r3, [r3, #48]
    439a:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    439c:	793a      	ldrb	r2, [r7, #4]
    439e:	4613      	mov	r3, r2
    43a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43a4:	4413      	add	r3, r2
    43a6:	f1a3 0323 	sub.w	r3, r3, #35	; 0x23
    43aa:	f04f 021f 	mov.w	r2, #31	; 0x1f
    43ae:	fa02 f303 	lsl.w	r3, r2, r3
    43b2:	617b      	str	r3, [r7, #20]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    43b4:	697b      	ldr	r3, [r7, #20]
    43b6:	ea6f 0303 	mvn.w	r3, r3
    43ba:	693a      	ldr	r2, [r7, #16]
    43bc:	ea02 0303 	and.w	r3, r2, r3
    43c0:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    43c2:	7a39      	ldrb	r1, [r7, #8]
    43c4:	793a      	ldrb	r2, [r7, #4]
    43c6:	4613      	mov	r3, r2
    43c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43cc:	4413      	add	r3, r2
    43ce:	f1a3 0323 	sub.w	r3, r3, #35	; 0x23
    43d2:	fa01 f303 	lsl.w	r3, r1, r3
    43d6:	617b      	str	r3, [r7, #20]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    43d8:	693a      	ldr	r2, [r7, #16]
    43da:	697b      	ldr	r3, [r7, #20]
    43dc:	ea42 0303 	orr.w	r3, r2, r3
    43e0:	613b      	str	r3, [r7, #16]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
    43e2:	68fb      	ldr	r3, [r7, #12]
    43e4:	693a      	ldr	r2, [r7, #16]
    43e6:	631a      	str	r2, [r3, #48]
    43e8:	e028      	b.n	443c <ADC_RegularChannelConfig+0x1c4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    43ea:	68fb      	ldr	r3, [r7, #12]
    43ec:	6adb      	ldr	r3, [r3, #44]
    43ee:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    43f0:	793a      	ldrb	r2, [r7, #4]
    43f2:	4613      	mov	r3, r2
    43f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43f8:	4413      	add	r3, r2
    43fa:	f1a3 0341 	sub.w	r3, r3, #65	; 0x41
    43fe:	f04f 021f 	mov.w	r2, #31	; 0x1f
    4402:	fa02 f303 	lsl.w	r3, r2, r3
    4406:	617b      	str	r3, [r7, #20]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
    4408:	697b      	ldr	r3, [r7, #20]
    440a:	ea6f 0303 	mvn.w	r3, r3
    440e:	693a      	ldr	r2, [r7, #16]
    4410:	ea02 0303 	and.w	r3, r2, r3
    4414:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    4416:	7a39      	ldrb	r1, [r7, #8]
    4418:	793a      	ldrb	r2, [r7, #4]
    441a:	4613      	mov	r3, r2
    441c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4420:	4413      	add	r3, r2
    4422:	f1a3 0341 	sub.w	r3, r3, #65	; 0x41
    4426:	fa01 f303 	lsl.w	r3, r1, r3
    442a:	617b      	str	r3, [r7, #20]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    442c:	693a      	ldr	r2, [r7, #16]
    442e:	697b      	ldr	r3, [r7, #20]
    4430:	ea42 0303 	orr.w	r3, r2, r3
    4434:	613b      	str	r3, [r7, #16]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
    4436:	68fb      	ldr	r3, [r7, #12]
    4438:	693a      	ldr	r2, [r7, #16]
    443a:	62da      	str	r2, [r3, #44]
  }
}
    443c:	f107 0718 	add.w	r7, r7, #24	; 0x18
    4440:	46bd      	mov	sp, r7
    4442:	bc80      	pop	{r7}
    4444:	4770      	bx	lr
    4446:	46c0      	nop			(mov r8, r8)

00004448 <ADC_ExternalTrigConvCmd>:
  * @param  NewState: new state of the selected ADC external trigger start of conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    4448:	b480      	push	{r7}
    444a:	b082      	sub	sp, #8
    444c:	af00      	add	r7, sp, #0
    444e:	6078      	str	r0, [r7, #4]
    4450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4452:	683b      	ldr	r3, [r7, #0]
    4454:	2b00      	cmp	r3, #0
    4456:	d006      	beq.n	4466 <ADC_ExternalTrigConvCmd+0x1e>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
    4458:	687b      	ldr	r3, [r7, #4]
    445a:	689b      	ldr	r3, [r3, #8]
    445c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
    4460:	687b      	ldr	r3, [r7, #4]
    4462:	609a      	str	r2, [r3, #8]
    4464:	e005      	b.n	4472 <ADC_ExternalTrigConvCmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
    4466:	687b      	ldr	r3, [r7, #4]
    4468:	689b      	ldr	r3, [r3, #8]
    446a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
    446e:	687b      	ldr	r3, [r7, #4]
    4470:	609a      	str	r2, [r3, #8]
  }
}
    4472:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4476:	46bd      	mov	sp, r7
    4478:	bc80      	pop	{r7}
    447a:	4770      	bx	lr

0000447c <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
    447c:	b480      	push	{r7}
    447e:	b081      	sub	sp, #4
    4480:	af00      	add	r7, sp, #0
    4482:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
    4484:	683b      	ldr	r3, [r7, #0]
    4486:	6cdb      	ldr	r3, [r3, #76]
    4488:	b29b      	uxth	r3, r3
}
    448a:	4618      	mov	r0, r3
    448c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    4490:	46bd      	mov	sp, r7
    4492:	bc80      	pop	{r7}
    4494:	4770      	bx	lr
    4496:	46c0      	nop			(mov r8, r8)

00004498 <ADC_GetDualModeConversionValue>:
/**
  * @brief  Returns the last ADC1 and ADC2 conversion result data in dual mode.
  * @retval The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
    4498:	b480      	push	{r7}
    449a:	af00      	add	r7, sp, #0
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
    449c:	f242 434c 	movw	r3, #9292	; 0x244c
    44a0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    44a4:	681b      	ldr	r3, [r3, #0]
}
    44a6:	4618      	mov	r0, r3
    44a8:	46bd      	mov	sp, r7
    44aa:	bc80      	pop	{r7}
    44ac:	4770      	bx	lr
    44ae:	46c0      	nop			(mov r8, r8)

000044b0 <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    44b0:	b480      	push	{r7}
    44b2:	b082      	sub	sp, #8
    44b4:	af00      	add	r7, sp, #0
    44b6:	6078      	str	r0, [r7, #4]
    44b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    44ba:	683b      	ldr	r3, [r7, #0]
    44bc:	2b00      	cmp	r3, #0
    44be:	d006      	beq.n	44ce <ADC_AutoInjectedConvCmd+0x1e>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
    44c0:	687b      	ldr	r3, [r7, #4]
    44c2:	685b      	ldr	r3, [r3, #4]
    44c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
    44c8:	687b      	ldr	r3, [r7, #4]
    44ca:	605a      	str	r2, [r3, #4]
    44cc:	e005      	b.n	44da <ADC_AutoInjectedConvCmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
    44ce:	687b      	ldr	r3, [r7, #4]
    44d0:	685b      	ldr	r3, [r3, #4]
    44d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
    44d6:	687b      	ldr	r3, [r7, #4]
    44d8:	605a      	str	r2, [r3, #4]
  }
}
    44da:	f107 0708 	add.w	r7, r7, #8	; 0x8
    44de:	46bd      	mov	sp, r7
    44e0:	bc80      	pop	{r7}
    44e2:	4770      	bx	lr

000044e4 <ADC_InjectedDiscModeCmd>:
  *   on injected group channel.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    44e4:	b480      	push	{r7}
    44e6:	b082      	sub	sp, #8
    44e8:	af00      	add	r7, sp, #0
    44ea:	6078      	str	r0, [r7, #4]
    44ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    44ee:	683b      	ldr	r3, [r7, #0]
    44f0:	2b00      	cmp	r3, #0
    44f2:	d006      	beq.n	4502 <ADC_InjectedDiscModeCmd+0x1e>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
    44f4:	687b      	ldr	r3, [r7, #4]
    44f6:	685b      	ldr	r3, [r3, #4]
    44f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
    44fc:	687b      	ldr	r3, [r7, #4]
    44fe:	605a      	str	r2, [r3, #4]
    4500:	e005      	b.n	450e <ADC_InjectedDiscModeCmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
    4502:	687b      	ldr	r3, [r7, #4]
    4504:	685b      	ldr	r3, [r3, #4]
    4506:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
    450a:	687b      	ldr	r3, [r7, #4]
    450c:	605a      	str	r2, [r3, #4]
  }
}
    450e:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4512:	46bd      	mov	sp, r7
    4514:	bc80      	pop	{r7}
    4516:	4770      	bx	lr

00004518 <ADC_ExternalTrigInjectedConvConfig>:
  *     @arg ADC_ExternalTrigInjecConv_None: Injected conversion started by software and not
  *                                          by external trigger (for ADC1, ADC2 and ADC3)
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
    4518:	b480      	push	{r7}
    451a:	b083      	sub	sp, #12
    451c:	af00      	add	r7, sp, #0
    451e:	6078      	str	r0, [r7, #4]
    4520:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    4522:	f04f 0300 	mov.w	r3, #0	; 0x0
    4526:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
    4528:	687b      	ldr	r3, [r7, #4]
    452a:	689b      	ldr	r3, [r3, #8]
    452c:	60bb      	str	r3, [r7, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
    452e:	68bb      	ldr	r3, [r7, #8]
    4530:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    4534:	60bb      	str	r3, [r7, #8]
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
    4536:	68ba      	ldr	r2, [r7, #8]
    4538:	683b      	ldr	r3, [r7, #0]
    453a:	ea42 0303 	orr.w	r3, r2, r3
    453e:	60bb      	str	r3, [r7, #8]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
    4540:	687b      	ldr	r3, [r7, #4]
    4542:	68ba      	ldr	r2, [r7, #8]
    4544:	609a      	str	r2, [r3, #8]
}
    4546:	f107 070c 	add.w	r7, r7, #12	; 0xc
    454a:	46bd      	mov	sp, r7
    454c:	bc80      	pop	{r7}
    454e:	4770      	bx	lr

00004550 <ADC_ExternalTrigInjectedConvCmd>:
  *   injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    4550:	b480      	push	{r7}
    4552:	b082      	sub	sp, #8
    4554:	af00      	add	r7, sp, #0
    4556:	6078      	str	r0, [r7, #4]
    4558:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    455a:	683b      	ldr	r3, [r7, #0]
    455c:	2b00      	cmp	r3, #0
    455e:	d006      	beq.n	456e <ADC_ExternalTrigInjectedConvCmd+0x1e>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
    4560:	687b      	ldr	r3, [r7, #4]
    4562:	689b      	ldr	r3, [r3, #8]
    4564:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
    4568:	687b      	ldr	r3, [r7, #4]
    456a:	609a      	str	r2, [r3, #8]
    456c:	e005      	b.n	457a <ADC_ExternalTrigInjectedConvCmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
    456e:	687b      	ldr	r3, [r7, #4]
    4570:	689b      	ldr	r3, [r3, #8]
    4572:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
    4576:	687b      	ldr	r3, [r7, #4]
    4578:	609a      	str	r2, [r3, #8]
  }
}
    457a:	f107 0708 	add.w	r7, r7, #8	; 0x8
    457e:	46bd      	mov	sp, r7
    4580:	bc80      	pop	{r7}
    4582:	4770      	bx	lr

00004584 <ADC_SoftwareStartInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC software start injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
    4584:	b480      	push	{r7}
    4586:	b082      	sub	sp, #8
    4588:	af00      	add	r7, sp, #0
    458a:	6078      	str	r0, [r7, #4]
    458c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    458e:	683b      	ldr	r3, [r7, #0]
    4590:	2b00      	cmp	r3, #0
    4592:	d006      	beq.n	45a2 <ADC_SoftwareStartInjectedConvCmd+0x1e>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
    4594:	687b      	ldr	r3, [r7, #4]
    4596:	689b      	ldr	r3, [r3, #8]
    4598:	f443 1202 	orr.w	r2, r3, #2129920	; 0x208000
    459c:	687b      	ldr	r3, [r7, #4]
    459e:	609a      	str	r2, [r3, #8]
    45a0:	e005      	b.n	45ae <ADC_SoftwareStartInjectedConvCmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
    45a2:	687b      	ldr	r3, [r7, #4]
    45a4:	689b      	ldr	r3, [r3, #8]
    45a6:	f423 1202 	bic.w	r2, r3, #2129920	; 0x208000
    45aa:	687b      	ldr	r3, [r7, #4]
    45ac:	609a      	str	r2, [r3, #8]
  }
}
    45ae:	f107 0708 	add.w	r7, r7, #8	; 0x8
    45b2:	46bd      	mov	sp, r7
    45b4:	bc80      	pop	{r7}
    45b6:	4770      	bx	lr

000045b8 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
{
    45b8:	b480      	push	{r7}
    45ba:	b082      	sub	sp, #8
    45bc:	af00      	add	r7, sp, #0
    45be:	6038      	str	r0, [r7, #0]
  FlagStatus bitstatus = RESET;
    45c0:	f04f 0300 	mov.w	r3, #0	; 0x0
    45c4:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
    45c6:	683b      	ldr	r3, [r7, #0]
    45c8:	689b      	ldr	r3, [r3, #8]
    45ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    45ce:	2b00      	cmp	r3, #0
    45d0:	d003      	beq.n	45da <ADC_GetSoftwareStartInjectedConvCmdStatus+0x22>
  {
    /* JSWSTART bit is set */
    bitstatus = SET;
    45d2:	f04f 0301 	mov.w	r3, #1	; 0x1
    45d6:	607b      	str	r3, [r7, #4]
    45d8:	e002      	b.n	45e0 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x28>
  }
  else
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
    45da:	f04f 0300 	mov.w	r3, #0	; 0x0
    45de:	607b      	str	r3, [r7, #4]
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
    45e0:	687b      	ldr	r3, [r7, #4]
}
    45e2:	4618      	mov	r0, r3
    45e4:	f107 0708 	add.w	r7, r7, #8	; 0x8
    45e8:	46bd      	mov	sp, r7
    45ea:	bc80      	pop	{r7}
    45ec:	4770      	bx	lr
    45ee:	46c0      	nop			(mov r8, r8)

000045f0 <ADC_InjectedChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
    45f0:	b480      	push	{r7}
    45f2:	b087      	sub	sp, #28
    45f4:	af00      	add	r7, sp, #0
    45f6:	60f8      	str	r0, [r7, #12]
    45f8:	7239      	strb	r1, [r7, #8]
    45fa:	713a      	strb	r2, [r7, #4]
    45fc:	703b      	strb	r3, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
    45fe:	f04f 0300 	mov.w	r3, #0	; 0x0
    4602:	613b      	str	r3, [r7, #16]
    4604:	f04f 0300 	mov.w	r3, #0	; 0x0
    4608:	617b      	str	r3, [r7, #20]
    460a:	f04f 0300 	mov.w	r3, #0	; 0x0
    460e:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
    4610:	7a3b      	ldrb	r3, [r7, #8]
    4612:	2b09      	cmp	r3, #9
    4614:	d929      	bls.n	466a <ADC_InjectedChannelConfig+0x7a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    4616:	68fb      	ldr	r3, [r7, #12]
    4618:	68db      	ldr	r3, [r3, #12]
    461a:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    461c:	7a3a      	ldrb	r2, [r7, #8]
    461e:	4613      	mov	r3, r2
    4620:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4624:	4413      	add	r3, r2
    4626:	f1a3 031e 	sub.w	r3, r3, #30	; 0x1e
    462a:	f04f 0207 	mov.w	r2, #7	; 0x7
    462e:	fa02 f303 	lsl.w	r3, r2, r3
    4632:	617b      	str	r3, [r7, #20]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    4634:	697b      	ldr	r3, [r7, #20]
    4636:	ea6f 0303 	mvn.w	r3, r3
    463a:	693a      	ldr	r2, [r7, #16]
    463c:	ea02 0303 	and.w	r3, r2, r3
    4640:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
    4642:	7839      	ldrb	r1, [r7, #0]
    4644:	7a3a      	ldrb	r2, [r7, #8]
    4646:	4613      	mov	r3, r2
    4648:	ea4f 0343 	mov.w	r3, r3, lsl #1
    464c:	4413      	add	r3, r2
    464e:	f1a3 031e 	sub.w	r3, r3, #30	; 0x1e
    4652:	fa01 f303 	lsl.w	r3, r1, r3
    4656:	617b      	str	r3, [r7, #20]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    4658:	693a      	ldr	r2, [r7, #16]
    465a:	697b      	ldr	r3, [r7, #20]
    465c:	ea42 0303 	orr.w	r3, r2, r3
    4660:	613b      	str	r3, [r7, #16]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
    4662:	68fb      	ldr	r3, [r7, #12]
    4664:	693a      	ldr	r2, [r7, #16]
    4666:	60da      	str	r2, [r3, #12]
    4668:	e024      	b.n	46b4 <ADC_InjectedChannelConfig+0xc4>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    466a:	68fb      	ldr	r3, [r7, #12]
    466c:	691b      	ldr	r3, [r3, #16]
    466e:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    4670:	7a3a      	ldrb	r2, [r7, #8]
    4672:	4613      	mov	r3, r2
    4674:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4678:	4413      	add	r3, r2
    467a:	f04f 0207 	mov.w	r2, #7	; 0x7
    467e:	fa02 f303 	lsl.w	r3, r2, r3
    4682:	617b      	str	r3, [r7, #20]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
    4684:	697b      	ldr	r3, [r7, #20]
    4686:	ea6f 0303 	mvn.w	r3, r3
    468a:	693a      	ldr	r2, [r7, #16]
    468c:	ea02 0303 	and.w	r3, r2, r3
    4690:	613b      	str	r3, [r7, #16]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    4692:	7839      	ldrb	r1, [r7, #0]
    4694:	7a3a      	ldrb	r2, [r7, #8]
    4696:	4613      	mov	r3, r2
    4698:	ea4f 0343 	mov.w	r3, r3, lsl #1
    469c:	4413      	add	r3, r2
    469e:	fa01 f303 	lsl.w	r3, r1, r3
    46a2:	617b      	str	r3, [r7, #20]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
    46a4:	693a      	ldr	r2, [r7, #16]
    46a6:	697b      	ldr	r3, [r7, #20]
    46a8:	ea42 0303 	orr.w	r3, r2, r3
    46ac:	613b      	str	r3, [r7, #16]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
    46ae:	68fb      	ldr	r3, [r7, #12]
    46b0:	693a      	ldr	r2, [r7, #16]
    46b2:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
    46b4:	68fb      	ldr	r3, [r7, #12]
    46b6:	6b9b      	ldr	r3, [r3, #56]
    46b8:	613b      	str	r3, [r7, #16]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
    46ba:	693b      	ldr	r3, [r7, #16]
    46bc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    46c0:	ea4f 5313 	mov.w	r3, r3, lsr #20
    46c4:	61bb      	str	r3, [r7, #24]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
    46c6:	69bb      	ldr	r3, [r7, #24]
    46c8:	b2db      	uxtb	r3, r3
    46ca:	ea6f 0303 	mvn.w	r3, r3
    46ce:	b2da      	uxtb	r2, r3
    46d0:	793b      	ldrb	r3, [r7, #4]
    46d2:	4413      	add	r3, r2
    46d4:	b2db      	uxtb	r3, r3
    46d6:	f103 0303 	add.w	r3, r3, #3	; 0x3
    46da:	b2db      	uxtb	r3, r3
    46dc:	461a      	mov	r2, r3
    46de:	4613      	mov	r3, r2
    46e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    46e4:	4413      	add	r3, r2
    46e6:	f04f 021f 	mov.w	r2, #31	; 0x1f
    46ea:	fa02 f303 	lsl.w	r3, r2, r3
    46ee:	617b      	str	r3, [r7, #20]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
    46f0:	697b      	ldr	r3, [r7, #20]
    46f2:	ea6f 0303 	mvn.w	r3, r3
    46f6:	693a      	ldr	r2, [r7, #16]
    46f8:	ea02 0303 	and.w	r3, r2, r3
    46fc:	613b      	str	r3, [r7, #16]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
    46fe:	7a39      	ldrb	r1, [r7, #8]
    4700:	69bb      	ldr	r3, [r7, #24]
    4702:	b2db      	uxtb	r3, r3
    4704:	ea6f 0303 	mvn.w	r3, r3
    4708:	b2da      	uxtb	r2, r3
    470a:	793b      	ldrb	r3, [r7, #4]
    470c:	4413      	add	r3, r2
    470e:	b2db      	uxtb	r3, r3
    4710:	f103 0303 	add.w	r3, r3, #3	; 0x3
    4714:	b2db      	uxtb	r3, r3
    4716:	461a      	mov	r2, r3
    4718:	4613      	mov	r3, r2
    471a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    471e:	4413      	add	r3, r2
    4720:	fa01 f303 	lsl.w	r3, r1, r3
    4724:	617b      	str	r3, [r7, #20]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
    4726:	693a      	ldr	r2, [r7, #16]
    4728:	697b      	ldr	r3, [r7, #20]
    472a:	ea42 0303 	orr.w	r3, r2, r3
    472e:	613b      	str	r3, [r7, #16]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
    4730:	68fb      	ldr	r3, [r7, #12]
    4732:	693a      	ldr	r2, [r7, #16]
    4734:	639a      	str	r2, [r3, #56]
}
    4736:	f107 071c 	add.w	r7, r7, #28	; 0x1c
    473a:	46bd      	mov	sp, r7
    473c:	bc80      	pop	{r7}
    473e:	4770      	bx	lr

00004740 <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *   This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
    4740:	b480      	push	{r7}
    4742:	b084      	sub	sp, #16
    4744:	af00      	add	r7, sp, #0
    4746:	6078      	str	r0, [r7, #4]
    4748:	460b      	mov	r3, r1
    474a:	703b      	strb	r3, [r7, #0]
  uint32_t tmpreg1 = 0;
    474c:	f04f 0300 	mov.w	r3, #0	; 0x0
    4750:	60bb      	str	r3, [r7, #8]
  uint32_t tmpreg2 = 0;
    4752:	f04f 0300 	mov.w	r3, #0	; 0x0
    4756:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
    4758:	687b      	ldr	r3, [r7, #4]
    475a:	6b9b      	ldr	r3, [r3, #56]
    475c:	60bb      	str	r3, [r7, #8]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
    475e:	68bb      	ldr	r3, [r7, #8]
    4760:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    4764:	60bb      	str	r3, [r7, #8]
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
    4766:	783b      	ldrb	r3, [r7, #0]
    4768:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    476c:	60fb      	str	r3, [r7, #12]
  tmpreg1 |= tmpreg2 << 20;
    476e:	68fb      	ldr	r3, [r7, #12]
    4770:	ea4f 5303 	mov.w	r3, r3, lsl #20
    4774:	68ba      	ldr	r2, [r7, #8]
    4776:	ea42 0303 	orr.w	r3, r2, r3
    477a:	60bb      	str	r3, [r7, #8]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
    477c:	687b      	ldr	r3, [r7, #4]
    477e:	68ba      	ldr	r2, [r7, #8]
    4780:	639a      	str	r2, [r3, #56]
}
    4782:	f107 0710 	add.w	r7, r7, #16	; 0x10
    4786:	46bd      	mov	sp, r7
    4788:	bc80      	pop	{r7}
    478a:	4770      	bx	lr

0000478c <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
    478c:	b480      	push	{r7}
    478e:	b084      	sub	sp, #16
    4790:	af00      	add	r7, sp, #0
    4792:	60b8      	str	r0, [r7, #8]
    4794:	4613      	mov	r3, r2
    4796:	460a      	mov	r2, r1
    4798:	713a      	strb	r2, [r7, #4]
    479a:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    479c:	f04f 0300 	mov.w	r3, #0	; 0x0
    47a0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  
  tmp = (uint32_t)ADCx;
    47a2:	68bb      	ldr	r3, [r7, #8]
    47a4:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
    47a6:	793a      	ldrb	r2, [r7, #4]
    47a8:	68fb      	ldr	r3, [r7, #12]
    47aa:	4413      	add	r3, r2
    47ac:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
  *(__IO uint32_t *) tmp = (uint32_t)Offset;
    47ae:	68fb      	ldr	r3, [r7, #12]
    47b0:	883a      	ldrh	r2, [r7, #0]
    47b2:	601a      	str	r2, [r3, #0]
}
    47b4:	f107 0710 	add.w	r7, r7, #16	; 0x10
    47b8:	46bd      	mov	sp, r7
    47ba:	bc80      	pop	{r7}
    47bc:	4770      	bx	lr
    47be:	46c0      	nop			(mov r8, r8)

000047c0 <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *     @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
    47c0:	b480      	push	{r7}
    47c2:	b083      	sub	sp, #12
    47c4:	af00      	add	r7, sp, #0
    47c6:	6078      	str	r0, [r7, #4]
    47c8:	460b      	mov	r3, r1
    47ca:	703b      	strb	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    47cc:	f04f 0300 	mov.w	r3, #0	; 0x0
    47d0:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
    47d2:	687b      	ldr	r3, [r7, #4]
    47d4:	60bb      	str	r3, [r7, #8]
  tmp += ADC_InjectedChannel + JDR_Offset;
    47d6:	783a      	ldrb	r2, [r7, #0]
    47d8:	68bb      	ldr	r3, [r7, #8]
    47da:	4413      	add	r3, r2
    47dc:	f103 0328 	add.w	r3, r3, #40	; 0x28
    47e0:	60bb      	str	r3, [r7, #8]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
    47e2:	68bb      	ldr	r3, [r7, #8]
    47e4:	681b      	ldr	r3, [r3, #0]
    47e6:	b29b      	uxth	r3, r3
}
    47e8:	4618      	mov	r0, r3
    47ea:	f107 070c 	add.w	r7, r7, #12	; 0xc
    47ee:	46bd      	mov	sp, r7
    47f0:	bc80      	pop	{r7}
    47f2:	4770      	bx	lr

000047f4 <ADC_AnalogWatchdogCmd>:
  *     @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *     @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
    47f4:	b480      	push	{r7}
    47f6:	b083      	sub	sp, #12
    47f8:	af00      	add	r7, sp, #0
    47fa:	6078      	str	r0, [r7, #4]
    47fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
    47fe:	f04f 0300 	mov.w	r3, #0	; 0x0
    4802:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
    4804:	687b      	ldr	r3, [r7, #4]
    4806:	685b      	ldr	r3, [r3, #4]
    4808:	60bb      	str	r3, [r7, #8]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
    480a:	68bb      	ldr	r3, [r7, #8]
    480c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
    4810:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    4814:	60bb      	str	r3, [r7, #8]
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
    4816:	68ba      	ldr	r2, [r7, #8]
    4818:	683b      	ldr	r3, [r7, #0]
    481a:	ea42 0303 	orr.w	r3, r2, r3
    481e:	60bb      	str	r3, [r7, #8]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
    4820:	687b      	ldr	r3, [r7, #4]
    4822:	68ba      	ldr	r2, [r7, #8]
    4824:	605a      	str	r2, [r3, #4]
}
    4826:	f107 070c 	add.w	r7, r7, #12	; 0xc
    482a:	46bd      	mov	sp, r7
    482c:	bc80      	pop	{r7}
    482e:	4770      	bx	lr

00004830 <ADC_AnalogWatchdogThresholdsConfig>:
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                        uint16_t LowThreshold)
{
    4830:	b480      	push	{r7}
    4832:	b083      	sub	sp, #12
    4834:	af00      	add	r7, sp, #0
    4836:	60b8      	str	r0, [r7, #8]
    4838:	4613      	mov	r3, r2
    483a:	460a      	mov	r2, r1
    483c:	80ba      	strh	r2, [r7, #4]
    483e:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
    4840:	88ba      	ldrh	r2, [r7, #4]
    4842:	68bb      	ldr	r3, [r7, #8]
    4844:	625a      	str	r2, [r3, #36]
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
    4846:	883a      	ldrh	r2, [r7, #0]
    4848:	68bb      	ldr	r3, [r7, #8]
    484a:	629a      	str	r2, [r3, #40]
}
    484c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    4850:	46bd      	mov	sp, r7
    4852:	bc80      	pop	{r7}
    4854:	4770      	bx	lr
    4856:	46c0      	nop			(mov r8, r8)

00004858 <ADC_AnalogWatchdogSingleChannelConfig>:
  *     @arg ADC_Channel_16: ADC Channel16 selected
  *     @arg ADC_Channel_17: ADC Channel17 selected
  * @retval None
  */
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
    4858:	b480      	push	{r7}
    485a:	b083      	sub	sp, #12
    485c:	af00      	add	r7, sp, #0
    485e:	6078      	str	r0, [r7, #4]
    4860:	460b      	mov	r3, r1
    4862:	703b      	strb	r3, [r7, #0]
  uint32_t tmpreg = 0;
    4864:	f04f 0300 	mov.w	r3, #0	; 0x0
    4868:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
    486a:	687b      	ldr	r3, [r7, #4]
    486c:	685b      	ldr	r3, [r3, #4]
    486e:	60bb      	str	r3, [r7, #8]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
    4870:	68bb      	ldr	r3, [r7, #8]
    4872:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
    4876:	60bb      	str	r3, [r7, #8]
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
    4878:	783b      	ldrb	r3, [r7, #0]
    487a:	68ba      	ldr	r2, [r7, #8]
    487c:	ea42 0303 	orr.w	r3, r2, r3
    4880:	60bb      	str	r3, [r7, #8]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
    4882:	687b      	ldr	r3, [r7, #4]
    4884:	68ba      	ldr	r2, [r7, #8]
    4886:	605a      	str	r2, [r3, #4]
}
    4888:	f107 070c 	add.w	r7, r7, #12	; 0xc
    488c:	46bd      	mov	sp, r7
    488e:	bc80      	pop	{r7}
    4890:	4770      	bx	lr
    4892:	46c0      	nop			(mov r8, r8)

00004894 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
    4894:	b480      	push	{r7}
    4896:	b081      	sub	sp, #4
    4898:	af00      	add	r7, sp, #0
    489a:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    489c:	683b      	ldr	r3, [r7, #0]
    489e:	2b00      	cmp	r3, #0
    48a0:	d00c      	beq.n	48bc <ADC_TempSensorVrefintCmd+0x28>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
    48a2:	f242 4300 	movw	r3, #9216	; 0x2400
    48a6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    48aa:	f242 4200 	movw	r2, #9216	; 0x2400
    48ae:	f2c4 0201 	movt	r2, #16385	; 0x4001
    48b2:	6892      	ldr	r2, [r2, #8]
    48b4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
    48b8:	609a      	str	r2, [r3, #8]
    48ba:	e00b      	b.n	48d4 <ADC_TempSensorVrefintCmd+0x40>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
    48bc:	f242 4300 	movw	r3, #9216	; 0x2400
    48c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    48c4:	f242 4200 	movw	r2, #9216	; 0x2400
    48c8:	f2c4 0201 	movt	r2, #16385	; 0x4001
    48cc:	6892      	ldr	r2, [r2, #8]
    48ce:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
    48d2:	609a      	str	r2, [r3, #8]
  }
}
    48d4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    48d8:	46bd      	mov	sp, r7
    48da:	bc80      	pop	{r7}
    48dc:	4770      	bx	lr
    48de:	46c0      	nop			(mov r8, r8)

000048e0 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
    48e0:	b480      	push	{r7}
    48e2:	b083      	sub	sp, #12
    48e4:	af00      	add	r7, sp, #0
    48e6:	6078      	str	r0, [r7, #4]
    48e8:	460b      	mov	r3, r1
    48ea:	703b      	strb	r3, [r7, #0]
  FlagStatus bitstatus = RESET;
    48ec:	f04f 0300 	mov.w	r3, #0	; 0x0
    48f0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
    48f2:	687b      	ldr	r3, [r7, #4]
    48f4:	681a      	ldr	r2, [r3, #0]
    48f6:	783b      	ldrb	r3, [r7, #0]
    48f8:	ea02 0303 	and.w	r3, r2, r3
    48fc:	2b00      	cmp	r3, #0
    48fe:	d003      	beq.n	4908 <ADC_GetFlagStatus+0x28>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
    4900:	f04f 0301 	mov.w	r3, #1	; 0x1
    4904:	60bb      	str	r3, [r7, #8]
    4906:	e002      	b.n	490e <ADC_GetFlagStatus+0x2e>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
    4908:	f04f 0300 	mov.w	r3, #0	; 0x0
    490c:	60bb      	str	r3, [r7, #8]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
    490e:	68bb      	ldr	r3, [r7, #8]
}
    4910:	4618      	mov	r0, r3
    4912:	f107 070c 	add.w	r7, r7, #12	; 0xc
    4916:	46bd      	mov	sp, r7
    4918:	bc80      	pop	{r7}
    491a:	4770      	bx	lr

0000491c <ADC_ClearFlag>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
    491c:	b480      	push	{r7}
    491e:	b082      	sub	sp, #8
    4920:	af00      	add	r7, sp, #0
    4922:	6078      	str	r0, [r7, #4]
    4924:	460b      	mov	r3, r1
    4926:	703b      	strb	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
    4928:	783b      	ldrb	r3, [r7, #0]
    492a:	ea6f 0203 	mvn.w	r2, r3
    492e:	687b      	ldr	r3, [r7, #4]
    4930:	601a      	str	r2, [r3, #0]
}
    4932:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4936:	46bd      	mov	sp, r7
    4938:	bc80      	pop	{r7}
    493a:	4770      	bx	lr

0000493c <ADC_GetITStatus>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
    493c:	b480      	push	{r7}
    493e:	b085      	sub	sp, #20
    4940:	af00      	add	r7, sp, #0
    4942:	6078      	str	r0, [r7, #4]
    4944:	460b      	mov	r3, r1
    4946:	803b      	strh	r3, [r7, #0]
  ITStatus bitstatus = RESET;
    4948:	f04f 0300 	mov.w	r3, #0	; 0x0
    494c:	60bb      	str	r3, [r7, #8]
  uint32_t itmask = 0, enablestatus = 0;
    494e:	f04f 0300 	mov.w	r3, #0	; 0x0
    4952:	60fb      	str	r3, [r7, #12]
    4954:	f04f 0300 	mov.w	r3, #0	; 0x0
    4958:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
    495a:	883b      	ldrh	r3, [r7, #0]
    495c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    4960:	b29b      	uxth	r3, r3
    4962:	60fb      	str	r3, [r7, #12]
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
    4964:	687b      	ldr	r3, [r7, #4]
    4966:	685a      	ldr	r2, [r3, #4]
    4968:	883b      	ldrh	r3, [r7, #0]
    496a:	b2db      	uxtb	r3, r3
    496c:	ea02 0303 	and.w	r3, r2, r3
    4970:	613b      	str	r3, [r7, #16]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
    4972:	687b      	ldr	r3, [r7, #4]
    4974:	681a      	ldr	r2, [r3, #0]
    4976:	68fb      	ldr	r3, [r7, #12]
    4978:	ea02 0303 	and.w	r3, r2, r3
    497c:	2b00      	cmp	r3, #0
    497e:	d006      	beq.n	498e <ADC_GetITStatus+0x52>
    4980:	693b      	ldr	r3, [r7, #16]
    4982:	2b00      	cmp	r3, #0
    4984:	d003      	beq.n	498e <ADC_GetITStatus+0x52>
  {
    /* ADC_IT is set */
    bitstatus = SET;
    4986:	f04f 0301 	mov.w	r3, #1	; 0x1
    498a:	60bb      	str	r3, [r7, #8]
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
    498c:	e002      	b.n	4994 <ADC_GetITStatus+0x58>
    bitstatus = SET;
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
    498e:	f04f 0300 	mov.w	r3, #0	; 0x0
    4992:	60bb      	str	r3, [r7, #8]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
    4994:	68bb      	ldr	r3, [r7, #8]
}
    4996:	4618      	mov	r0, r3
    4998:	f107 0714 	add.w	r7, r7, #20	; 0x14
    499c:	46bd      	mov	sp, r7
    499e:	bc80      	pop	{r7}
    49a0:	4770      	bx	lr
    49a2:	46c0      	nop			(mov r8, r8)

000049a4 <ADC_ClearITPendingBit>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
    49a4:	b480      	push	{r7}
    49a6:	b083      	sub	sp, #12
    49a8:	af00      	add	r7, sp, #0
    49aa:	6078      	str	r0, [r7, #4]
    49ac:	460b      	mov	r3, r1
    49ae:	803b      	strh	r3, [r7, #0]
  uint8_t itmask = 0;
    49b0:	f04f 0300 	mov.w	r3, #0	; 0x0
    49b4:	72fb      	strb	r3, [r7, #11]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
    49b6:	883b      	ldrh	r3, [r7, #0]
    49b8:	ea4f 2313 	mov.w	r3, r3, lsr #8
    49bc:	b29b      	uxth	r3, r3
    49be:	72fb      	strb	r3, [r7, #11]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
    49c0:	7afb      	ldrb	r3, [r7, #11]
    49c2:	ea6f 0203 	mvn.w	r2, r3
    49c6:	687b      	ldr	r3, [r7, #4]
    49c8:	601a      	str	r2, [r3, #0]
}
    49ca:	f107 070c 	add.w	r7, r7, #12	; 0xc
    49ce:	46bd      	mov	sp, r7
    49d0:	bc80      	pop	{r7}
    49d2:	4770      	bx	lr

000049d4 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
    49d4:	b580      	push	{r7, lr}
    49d6:	af00      	add	r7, sp, #0
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
    49d8:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    49dc:	f04f 0101 	mov.w	r1, #1	; 0x1
    49e0:	f7fd fa30 	bl	1e44 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
    49e4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
    49e8:	f04f 0100 	mov.w	r1, #0	; 0x0
    49ec:	f7fd fa2a 	bl	1e44 <RCC_APB1PeriphResetCmd>
}
    49f0:	46bd      	mov	sp, r7
    49f2:	bd80      	pop	{r7, pc}

000049f4 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that
  *   contains the configuration information for the specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
    49f4:	b480      	push	{r7}
    49f6:	b084      	sub	sp, #16
    49f8:	af00      	add	r7, sp, #0
    49fa:	6078      	str	r0, [r7, #4]
    49fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
    49fe:	f04f 0300 	mov.w	r3, #0	; 0x0
    4a02:	60bb      	str	r3, [r7, #8]
    4a04:	f04f 0300 	mov.w	r3, #0	; 0x0
    4a08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
    4a0a:	f247 4300 	movw	r3, #29696	; 0x7400
    4a0e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4a12:	681b      	ldr	r3, [r3, #0]
    4a14:	60bb      	str	r3, [r7, #8]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_Mask << DAC_Channel);
    4a16:	687b      	ldr	r3, [r7, #4]
    4a18:	f640 72fe 	movw	r2, #4094	; 0xffe
    4a1c:	fa02 f303 	lsl.w	r3, r2, r3
    4a20:	ea6f 0303 	mvn.w	r3, r3
    4a24:	68ba      	ldr	r2, [r7, #8]
    4a26:	ea02 0303 	and.w	r3, r2, r3
    4a2a:	60bb      	str	r3, [r7, #8]
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    4a2c:	683b      	ldr	r3, [r7, #0]
    4a2e:	681a      	ldr	r2, [r3, #0]
    4a30:	683b      	ldr	r3, [r7, #0]
    4a32:	685b      	ldr	r3, [r3, #4]
    4a34:	ea42 0203 	orr.w	r2, r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
    4a38:	683b      	ldr	r3, [r7, #0]
    4a3a:	689b      	ldr	r3, [r3, #8]
    4a3c:	ea42 0203 	orr.w	r2, r2, r3
     mask/amplitude for wave genration */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
    4a40:	683b      	ldr	r3, [r7, #0]
    4a42:	68db      	ldr	r3, [r3, #12]
    4a44:	ea42 0303 	orr.w	r3, r2, r3
    4a48:	60fb      	str	r3, [r7, #12]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
    4a4a:	687b      	ldr	r3, [r7, #4]
    4a4c:	68fa      	ldr	r2, [r7, #12]
    4a4e:	fa02 f303 	lsl.w	r3, r2, r3
    4a52:	68ba      	ldr	r2, [r7, #8]
    4a54:	ea42 0303 	orr.w	r3, r2, r3
    4a58:	60bb      	str	r3, [r7, #8]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
    4a5a:	f247 4300 	movw	r3, #29696	; 0x7400
    4a5e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4a62:	68ba      	ldr	r2, [r7, #8]
    4a64:	601a      	str	r2, [r3, #0]
}
    4a66:	f107 0710 	add.w	r7, r7, #16	; 0x10
    4a6a:	46bd      	mov	sp, r7
    4a6c:	bc80      	pop	{r7}
    4a6e:	4770      	bx	lr

00004a70 <DAC_StructInit>:
  * @param  DAC_InitStruct : pointer to a DAC_InitTypeDef structure which will
  *   be initialized.
  * @retval None
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
    4a70:	b480      	push	{r7}
    4a72:	b081      	sub	sp, #4
    4a74:	af00      	add	r7, sp, #0
    4a76:	6038      	str	r0, [r7, #0]
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
    4a78:	683b      	ldr	r3, [r7, #0]
    4a7a:	f04f 0200 	mov.w	r2, #0	; 0x0
    4a7e:	601a      	str	r2, [r3, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
    4a80:	683b      	ldr	r3, [r7, #0]
    4a82:	f04f 0200 	mov.w	r2, #0	; 0x0
    4a86:	605a      	str	r2, [r3, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
    4a88:	683b      	ldr	r3, [r7, #0]
    4a8a:	f04f 0200 	mov.w	r2, #0	; 0x0
    4a8e:	609a      	str	r2, [r3, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
    4a90:	683b      	ldr	r3, [r7, #0]
    4a92:	f04f 0200 	mov.w	r2, #0	; 0x0
    4a96:	60da      	str	r2, [r3, #12]
}
    4a98:	f107 0704 	add.w	r7, r7, #4	; 0x4
    4a9c:	46bd      	mov	sp, r7
    4a9e:	bc80      	pop	{r7}
    4aa0:	4770      	bx	lr
    4aa2:	46c0      	nop			(mov r8, r8)

00004aa4 <DAC_Cmd>:
  * @param  NewState: new state of the DAC channel. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    4aa4:	b480      	push	{r7}
    4aa6:	b082      	sub	sp, #8
    4aa8:	af00      	add	r7, sp, #0
    4aaa:	6078      	str	r0, [r7, #4]
    4aac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4aae:	683b      	ldr	r3, [r7, #0]
    4ab0:	2b00      	cmp	r3, #0
    4ab2:	d011      	beq.n	4ad8 <DAC_Cmd+0x34>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= CR_EN_Set << DAC_Channel;
    4ab4:	f247 4300 	movw	r3, #29696	; 0x7400
    4ab8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4abc:	f247 4200 	movw	r2, #29696	; 0x7400
    4ac0:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4ac4:	6811      	ldr	r1, [r2, #0]
    4ac6:	687a      	ldr	r2, [r7, #4]
    4ac8:	f04f 0001 	mov.w	r0, #1	; 0x1
    4acc:	fa00 f202 	lsl.w	r2, r0, r2
    4ad0:	ea41 0202 	orr.w	r2, r1, r2
    4ad4:	601a      	str	r2, [r3, #0]
    4ad6:	e012      	b.n	4afe <DAC_Cmd+0x5a>
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(CR_EN_Set << DAC_Channel);
    4ad8:	f247 4300 	movw	r3, #29696	; 0x7400
    4adc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4ae0:	f247 4200 	movw	r2, #29696	; 0x7400
    4ae4:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4ae8:	6811      	ldr	r1, [r2, #0]
    4aea:	687a      	ldr	r2, [r7, #4]
    4aec:	f04f 0001 	mov.w	r0, #1	; 0x1
    4af0:	fa00 f202 	lsl.w	r2, r0, r2
    4af4:	ea6f 0202 	mvn.w	r2, r2
    4af8:	ea01 0202 	and.w	r2, r1, r2
    4afc:	601a      	str	r2, [r3, #0]
  }
}
    4afe:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4b02:	46bd      	mov	sp, r7
    4b04:	bc80      	pop	{r7}
    4b06:	4770      	bx	lr

00004b08 <DAC_DMACmd>:
  * @param  NewState: new state of the selected DAC channel DMA request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    4b08:	b480      	push	{r7}
    4b0a:	b082      	sub	sp, #8
    4b0c:	af00      	add	r7, sp, #0
    4b0e:	6078      	str	r0, [r7, #4]
    4b10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4b12:	683b      	ldr	r3, [r7, #0]
    4b14:	2b00      	cmp	r3, #0
    4b16:	d011      	beq.n	4b3c <DAC_DMACmd+0x34>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= CR_DMAEN_Set << DAC_Channel;
    4b18:	f247 4300 	movw	r3, #29696	; 0x7400
    4b1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4b20:	f247 4200 	movw	r2, #29696	; 0x7400
    4b24:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4b28:	6811      	ldr	r1, [r2, #0]
    4b2a:	687a      	ldr	r2, [r7, #4]
    4b2c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4b30:	fa00 f202 	lsl.w	r2, r0, r2
    4b34:	ea41 0202 	orr.w	r2, r1, r2
    4b38:	601a      	str	r2, [r3, #0]
    4b3a:	e012      	b.n	4b62 <DAC_DMACmd+0x5a>
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(CR_DMAEN_Set << DAC_Channel);
    4b3c:	f247 4300 	movw	r3, #29696	; 0x7400
    4b40:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4b44:	f247 4200 	movw	r2, #29696	; 0x7400
    4b48:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4b4c:	6811      	ldr	r1, [r2, #0]
    4b4e:	687a      	ldr	r2, [r7, #4]
    4b50:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4b54:	fa00 f202 	lsl.w	r2, r0, r2
    4b58:	ea6f 0202 	mvn.w	r2, r2
    4b5c:	ea01 0202 	and.w	r2, r1, r2
    4b60:	601a      	str	r2, [r3, #0]
  }
}
    4b62:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4b66:	46bd      	mov	sp, r7
    4b68:	bc80      	pop	{r7}
    4b6a:	4770      	bx	lr

00004b6c <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
    4b6c:	b480      	push	{r7}
    4b6e:	b082      	sub	sp, #8
    4b70:	af00      	add	r7, sp, #0
    4b72:	6078      	str	r0, [r7, #4]
    4b74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4b76:	683b      	ldr	r3, [r7, #0]
    4b78:	2b00      	cmp	r3, #0
    4b7a:	d013      	beq.n	4ba4 <DAC_SoftwareTriggerCmd+0x38>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4);
    4b7c:	f247 4300 	movw	r3, #29696	; 0x7400
    4b80:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4b84:	f247 4200 	movw	r2, #29696	; 0x7400
    4b88:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4b8c:	6851      	ldr	r1, [r2, #4]
    4b8e:	687a      	ldr	r2, [r7, #4]
    4b90:	ea4f 1212 	mov.w	r2, r2, lsr #4
    4b94:	f04f 0001 	mov.w	r0, #1	; 0x1
    4b98:	fa00 f202 	lsl.w	r2, r0, r2
    4b9c:	ea41 0202 	orr.w	r2, r1, r2
    4ba0:	605a      	str	r2, [r3, #4]
    4ba2:	e014      	b.n	4bce <DAC_SoftwareTriggerCmd+0x62>
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~(SWTRIGR_SWTRIG_Set << (DAC_Channel >> 4));
    4ba4:	f247 4300 	movw	r3, #29696	; 0x7400
    4ba8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4bac:	f247 4200 	movw	r2, #29696	; 0x7400
    4bb0:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4bb4:	6851      	ldr	r1, [r2, #4]
    4bb6:	687a      	ldr	r2, [r7, #4]
    4bb8:	ea4f 1212 	mov.w	r2, r2, lsr #4
    4bbc:	f04f 0001 	mov.w	r0, #1	; 0x1
    4bc0:	fa00 f202 	lsl.w	r2, r0, r2
    4bc4:	ea6f 0202 	mvn.w	r2, r2
    4bc8:	ea01 0202 	and.w	r2, r1, r2
    4bcc:	605a      	str	r2, [r3, #4]
  }
}
    4bce:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4bd2:	46bd      	mov	sp, r7
    4bd4:	bc80      	pop	{r7}
    4bd6:	4770      	bx	lr

00004bd8 <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
    4bd8:	b480      	push	{r7}
    4bda:	b081      	sub	sp, #4
    4bdc:	af00      	add	r7, sp, #0
    4bde:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4be0:	683b      	ldr	r3, [r7, #0]
    4be2:	2b00      	cmp	r3, #0
    4be4:	d00c      	beq.n	4c00 <DAC_DualSoftwareTriggerCmd+0x28>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_Set ;
    4be6:	f247 4300 	movw	r3, #29696	; 0x7400
    4bea:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4bee:	f247 4200 	movw	r2, #29696	; 0x7400
    4bf2:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4bf6:	6852      	ldr	r2, [r2, #4]
    4bf8:	f042 0203 	orr.w	r2, r2, #3	; 0x3
    4bfc:	605a      	str	r2, [r3, #4]
    4bfe:	e00b      	b.n	4c18 <DAC_DualSoftwareTriggerCmd+0x40>
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_Reset;
    4c00:	f247 4300 	movw	r3, #29696	; 0x7400
    4c04:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4c08:	f247 4200 	movw	r2, #29696	; 0x7400
    4c0c:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4c10:	6852      	ldr	r2, [r2, #4]
    4c12:	f022 0203 	bic.w	r2, r2, #3	; 0x3
    4c16:	605a      	str	r2, [r3, #4]
  }
}
    4c18:	f107 0704 	add.w	r7, r7, #4	; 0x4
    4c1c:	46bd      	mov	sp, r7
    4c1e:	bc80      	pop	{r7}
    4c20:	4770      	bx	lr
    4c22:	46c0      	nop			(mov r8, r8)

00004c24 <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
    4c24:	b480      	push	{r7}
    4c26:	b083      	sub	sp, #12
    4c28:	af00      	add	r7, sp, #0
    4c2a:	60b8      	str	r0, [r7, #8]
    4c2c:	6079      	str	r1, [r7, #4]
    4c2e:	603a      	str	r2, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    4c30:	683b      	ldr	r3, [r7, #0]
    4c32:	2b00      	cmp	r3, #0
    4c34:	d010      	beq.n	4c58 <DAC_WaveGenerationCmd+0x34>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
    4c36:	f247 4300 	movw	r3, #29696	; 0x7400
    4c3a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4c3e:	f247 4200 	movw	r2, #29696	; 0x7400
    4c42:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4c46:	6811      	ldr	r1, [r2, #0]
    4c48:	68ba      	ldr	r2, [r7, #8]
    4c4a:	6878      	ldr	r0, [r7, #4]
    4c4c:	fa00 f202 	lsl.w	r2, r0, r2
    4c50:	ea41 0202 	orr.w	r2, r1, r2
    4c54:	601a      	str	r2, [r3, #0]
    4c56:	e011      	b.n	4c7c <DAC_WaveGenerationCmd+0x58>
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
    4c58:	f247 4300 	movw	r3, #29696	; 0x7400
    4c5c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4c60:	f247 4200 	movw	r2, #29696	; 0x7400
    4c64:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4c68:	6811      	ldr	r1, [r2, #0]
    4c6a:	68ba      	ldr	r2, [r7, #8]
    4c6c:	6878      	ldr	r0, [r7, #4]
    4c6e:	fa00 f202 	lsl.w	r2, r0, r2
    4c72:	ea6f 0202 	mvn.w	r2, r2
    4c76:	ea01 0202 	and.w	r2, r1, r2
    4c7a:	601a      	str	r2, [r3, #0]
  }
}
    4c7c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    4c80:	46bd      	mov	sp, r7
    4c82:	bc80      	pop	{r7}
    4c84:	4770      	bx	lr
    4c86:	46c0      	nop			(mov r8, r8)

00004c88 <DAC_SetChannel1Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignement selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
    4c88:	b480      	push	{r7}
    4c8a:	b083      	sub	sp, #12
    4c8c:	af00      	add	r7, sp, #0
    4c8e:	6078      	str	r0, [r7, #4]
    4c90:	460b      	mov	r3, r1
    4c92:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    4c94:	f04f 0300 	mov.w	r3, #0	; 0x0
    4c98:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
    4c9a:	f247 4300 	movw	r3, #29696	; 0x7400
    4c9e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4ca2:	60bb      	str	r3, [r7, #8]
  tmp += DHR12R1_Offset + DAC_Align;
    4ca4:	68ba      	ldr	r2, [r7, #8]
    4ca6:	687b      	ldr	r3, [r7, #4]
    4ca8:	4413      	add	r3, r2
    4caa:	f103 0308 	add.w	r3, r3, #8	; 0x8
    4cae:	60bb      	str	r3, [r7, #8]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
    4cb0:	68bb      	ldr	r3, [r7, #8]
    4cb2:	883a      	ldrh	r2, [r7, #0]
    4cb4:	601a      	str	r2, [r3, #0]
}
    4cb6:	f107 070c 	add.w	r7, r7, #12	; 0xc
    4cba:	46bd      	mov	sp, r7
    4cbc:	bc80      	pop	{r7}
    4cbe:	4770      	bx	lr

00004cc0 <DAC_SetChannel2Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignement selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
    4cc0:	b480      	push	{r7}
    4cc2:	b083      	sub	sp, #12
    4cc4:	af00      	add	r7, sp, #0
    4cc6:	6078      	str	r0, [r7, #4]
    4cc8:	460b      	mov	r3, r1
    4cca:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    4ccc:	f04f 0300 	mov.w	r3, #0	; 0x0
    4cd0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
    4cd2:	f247 4300 	movw	r3, #29696	; 0x7400
    4cd6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4cda:	60bb      	str	r3, [r7, #8]
  tmp += DHR12R2_Offset + DAC_Align;
    4cdc:	68ba      	ldr	r2, [r7, #8]
    4cde:	687b      	ldr	r3, [r7, #4]
    4ce0:	4413      	add	r3, r2
    4ce2:	f103 0314 	add.w	r3, r3, #20	; 0x14
    4ce6:	60bb      	str	r3, [r7, #8]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
    4ce8:	68bb      	ldr	r3, [r7, #8]
    4cea:	883a      	ldrh	r2, [r7, #0]
    4cec:	601a      	str	r2, [r3, #0]
}
    4cee:	f107 070c 	add.w	r7, r7, #12	; 0xc
    4cf2:	46bd      	mov	sp, r7
    4cf4:	bc80      	pop	{r7}
    4cf6:	4770      	bx	lr

00004cf8 <DAC_SetDualChannelData>:
  * @param  Data1: Data for DAC Channel1 to be loaded in the selected data 
  *   holding register.
  * @retval None
  */
void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)
{
    4cf8:	b480      	push	{r7}
    4cfa:	b085      	sub	sp, #20
    4cfc:	af00      	add	r7, sp, #0
    4cfe:	60b8      	str	r0, [r7, #8]
    4d00:	4613      	mov	r3, r2
    4d02:	460a      	mov	r2, r1
    4d04:	80ba      	strh	r2, [r7, #4]
    4d06:	803b      	strh	r3, [r7, #0]
  uint32_t data = 0, tmp = 0;
    4d08:	f04f 0300 	mov.w	r3, #0	; 0x0
    4d0c:	60fb      	str	r3, [r7, #12]
    4d0e:	f04f 0300 	mov.w	r3, #0	; 0x0
    4d12:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
    4d14:	68bb      	ldr	r3, [r7, #8]
    4d16:	2b08      	cmp	r3, #8
    4d18:	d107      	bne.n	4d2a <DAC_SetDualChannelData+0x32>
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
    4d1a:	88bb      	ldrh	r3, [r7, #4]
    4d1c:	ea4f 2203 	mov.w	r2, r3, lsl #8
    4d20:	883b      	ldrh	r3, [r7, #0]
    4d22:	ea42 0303 	orr.w	r3, r2, r3
    4d26:	60fb      	str	r3, [r7, #12]
    4d28:	e006      	b.n	4d38 <DAC_SetDualChannelData+0x40>
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
    4d2a:	88bb      	ldrh	r3, [r7, #4]
    4d2c:	ea4f 4203 	mov.w	r2, r3, lsl #16
    4d30:	883b      	ldrh	r3, [r7, #0]
    4d32:	ea42 0303 	orr.w	r3, r2, r3
    4d36:	60fb      	str	r3, [r7, #12]
  }
  
  tmp = (uint32_t)DAC_BASE;
    4d38:	f247 4300 	movw	r3, #29696	; 0x7400
    4d3c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4d40:	613b      	str	r3, [r7, #16]
  tmp += DHR12RD_Offset + DAC_Align;
    4d42:	68ba      	ldr	r2, [r7, #8]
    4d44:	693b      	ldr	r3, [r7, #16]
    4d46:	4413      	add	r3, r2
    4d48:	f103 0320 	add.w	r3, r3, #32	; 0x20
    4d4c:	613b      	str	r3, [r7, #16]

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
    4d4e:	693b      	ldr	r3, [r7, #16]
    4d50:	68fa      	ldr	r2, [r7, #12]
    4d52:	601a      	str	r2, [r3, #0]
}
    4d54:	f107 0714 	add.w	r7, r7, #20	; 0x14
    4d58:	46bd      	mov	sp, r7
    4d5a:	bc80      	pop	{r7}
    4d5c:	4770      	bx	lr
    4d5e:	46c0      	nop			(mov r8, r8)

00004d60 <DAC_GetDataOutputValue>:
  *     @arg DAC_Channel_1: DAC Channel1 selected
  *     @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
    4d60:	b480      	push	{r7}
    4d62:	b082      	sub	sp, #8
    4d64:	af00      	add	r7, sp, #0
    4d66:	6038      	str	r0, [r7, #0]
  __IO uint32_t tmp = 0;
    4d68:	f04f 0300 	mov.w	r3, #0	; 0x0
    4d6c:	607b      	str	r3, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
    4d6e:	f247 4300 	movw	r3, #29696	; 0x7400
    4d72:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4d76:	607b      	str	r3, [r7, #4]
  tmp += DOR_Offset + ((uint32_t)DAC_Channel >> 2);
    4d78:	683b      	ldr	r3, [r7, #0]
    4d7a:	ea4f 0293 	mov.w	r2, r3, lsr #2
    4d7e:	687b      	ldr	r3, [r7, #4]
    4d80:	4413      	add	r3, r2
    4d82:	f103 032c 	add.w	r3, r3, #44	; 0x2c
    4d86:	607b      	str	r3, [r7, #4]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
    4d88:	687b      	ldr	r3, [r7, #4]
    4d8a:	681b      	ldr	r3, [r3, #0]
    4d8c:	b29b      	uxth	r3, r3
}
    4d8e:	4618      	mov	r0, r3
    4d90:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4d94:	46bd      	mov	sp, r7
    4d96:	bc80      	pop	{r7}
    4d98:	4770      	bx	lr
    4d9a:	46c0      	nop			(mov r8, r8)

00004d9c <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
    4d9c:	b580      	push	{r7, lr}
    4d9e:	b081      	sub	sp, #4
    4da0:	af00      	add	r7, sp, #0
    4da2:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
    4da4:	683a      	ldr	r2, [r7, #0]
    4da6:	f642 4300 	movw	r3, #11264	; 0x2c00
    4daa:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4dae:	429a      	cmp	r2, r3
    4db0:	d10c      	bne.n	4dcc <TIM_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    4db2:	f44f 6000 	mov.w	r0, #2048	; 0x800
    4db6:	f04f 0101 	mov.w	r1, #1	; 0x1
    4dba:	f7fd f819 	bl	1df0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
    4dbe:	f44f 6000 	mov.w	r0, #2048	; 0x800
    4dc2:	f04f 0100 	mov.w	r1, #0	; 0x0
    4dc6:	f7fd f813 	bl	1df0 <RCC_APB2PeriphResetCmd>
    4dca:	e087      	b.n	4edc <TIM_DeInit+0x140>
  }     
  else if (TIMx == TIM2)
    4dcc:	683b      	ldr	r3, [r7, #0]
    4dce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    4dd2:	d10c      	bne.n	4dee <TIM_DeInit+0x52>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    4dd4:	f04f 0001 	mov.w	r0, #1	; 0x1
    4dd8:	f04f 0101 	mov.w	r1, #1	; 0x1
    4ddc:	f7fd f832 	bl	1e44 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
    4de0:	f04f 0001 	mov.w	r0, #1	; 0x1
    4de4:	f04f 0100 	mov.w	r1, #0	; 0x0
    4de8:	f7fd f82c 	bl	1e44 <RCC_APB1PeriphResetCmd>
    4dec:	e076      	b.n	4edc <TIM_DeInit+0x140>
  }
  else if (TIMx == TIM3)
    4dee:	683a      	ldr	r2, [r7, #0]
    4df0:	f240 4300 	movw	r3, #1024	; 0x400
    4df4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4df8:	429a      	cmp	r2, r3
    4dfa:	d10c      	bne.n	4e16 <TIM_DeInit+0x7a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    4dfc:	f04f 0002 	mov.w	r0, #2	; 0x2
    4e00:	f04f 0101 	mov.w	r1, #1	; 0x1
    4e04:	f7fd f81e 	bl	1e44 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
    4e08:	f04f 0002 	mov.w	r0, #2	; 0x2
    4e0c:	f04f 0100 	mov.w	r1, #0	; 0x0
    4e10:	f7fd f818 	bl	1e44 <RCC_APB1PeriphResetCmd>
    4e14:	e062      	b.n	4edc <TIM_DeInit+0x140>
  }
  else if (TIMx == TIM4)
    4e16:	683a      	ldr	r2, [r7, #0]
    4e18:	f640 0300 	movw	r3, #2048	; 0x800
    4e1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4e20:	429a      	cmp	r2, r3
    4e22:	d10c      	bne.n	4e3e <TIM_DeInit+0xa2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    4e24:	f04f 0004 	mov.w	r0, #4	; 0x4
    4e28:	f04f 0101 	mov.w	r1, #1	; 0x1
    4e2c:	f7fd f80a 	bl	1e44 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
    4e30:	f04f 0004 	mov.w	r0, #4	; 0x4
    4e34:	f04f 0100 	mov.w	r1, #0	; 0x0
    4e38:	f7fd f804 	bl	1e44 <RCC_APB1PeriphResetCmd>
    4e3c:	e04e      	b.n	4edc <TIM_DeInit+0x140>
  } 
  else if (TIMx == TIM5)
    4e3e:	683a      	ldr	r2, [r7, #0]
    4e40:	f640 4300 	movw	r3, #3072	; 0xc00
    4e44:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4e48:	429a      	cmp	r2, r3
    4e4a:	d10c      	bne.n	4e66 <TIM_DeInit+0xca>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    4e4c:	f04f 0008 	mov.w	r0, #8	; 0x8
    4e50:	f04f 0101 	mov.w	r1, #1	; 0x1
    4e54:	f7fc fff6 	bl	1e44 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
    4e58:	f04f 0008 	mov.w	r0, #8	; 0x8
    4e5c:	f04f 0100 	mov.w	r1, #0	; 0x0
    4e60:	f7fc fff0 	bl	1e44 <RCC_APB1PeriphResetCmd>
    4e64:	e03a      	b.n	4edc <TIM_DeInit+0x140>
  } 
  else if (TIMx == TIM6)
    4e66:	683a      	ldr	r2, [r7, #0]
    4e68:	f241 0300 	movw	r3, #4096	; 0x1000
    4e6c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4e70:	429a      	cmp	r2, r3
    4e72:	d10c      	bne.n	4e8e <TIM_DeInit+0xf2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    4e74:	f04f 0010 	mov.w	r0, #16	; 0x10
    4e78:	f04f 0101 	mov.w	r1, #1	; 0x1
    4e7c:	f7fc ffe2 	bl	1e44 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
    4e80:	f04f 0010 	mov.w	r0, #16	; 0x10
    4e84:	f04f 0100 	mov.w	r1, #0	; 0x0
    4e88:	f7fc ffdc 	bl	1e44 <RCC_APB1PeriphResetCmd>
    4e8c:	e026      	b.n	4edc <TIM_DeInit+0x140>
  } 
  else if (TIMx == TIM7)
    4e8e:	683a      	ldr	r2, [r7, #0]
    4e90:	f241 4300 	movw	r3, #5120	; 0x1400
    4e94:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4e98:	429a      	cmp	r2, r3
    4e9a:	d10c      	bne.n	4eb6 <TIM_DeInit+0x11a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    4e9c:	f04f 0020 	mov.w	r0, #32	; 0x20
    4ea0:	f04f 0101 	mov.w	r1, #1	; 0x1
    4ea4:	f7fc ffce 	bl	1e44 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
    4ea8:	f04f 0020 	mov.w	r0, #32	; 0x20
    4eac:	f04f 0100 	mov.w	r1, #0	; 0x0
    4eb0:	f7fc ffc8 	bl	1e44 <RCC_APB1PeriphResetCmd>
    4eb4:	e012      	b.n	4edc <TIM_DeInit+0x140>
  } 
  else
  {
    if (TIMx == TIM8)
    4eb6:	683a      	ldr	r2, [r7, #0]
    4eb8:	f243 4300 	movw	r3, #13312	; 0x3400
    4ebc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4ec0:	429a      	cmp	r2, r3
    4ec2:	d10b      	bne.n	4edc <TIM_DeInit+0x140>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    4ec4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    4ec8:	f04f 0101 	mov.w	r1, #1	; 0x1
    4ecc:	f7fc ff90 	bl	1df0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
    4ed0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    4ed4:	f04f 0100 	mov.w	r1, #0	; 0x0
    4ed8:	f7fc ff8a 	bl	1df0 <RCC_APB2PeriphResetCmd>
    }  
  }
}
    4edc:	f107 0704 	add.w	r7, r7, #4	; 0x4
    4ee0:	46bd      	mov	sp, r7
    4ee2:	bd80      	pop	{r7, pc}

00004ee4 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
  *   structure that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    4ee4:	b480      	push	{r7}
    4ee6:	b082      	sub	sp, #8
    4ee8:	af00      	add	r7, sp, #0
    4eea:	6078      	str	r0, [r7, #4]
    4eec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
    4eee:	687b      	ldr	r3, [r7, #4]
    4ef0:	881b      	ldrh	r3, [r3, #0]
    4ef2:	b29b      	uxth	r3, r3
    4ef4:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    4ef8:	687a      	ldr	r2, [r7, #4]
    4efa:	8013      	strh	r3, [r2, #0]
  TIMx->CR1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision |
    4efc:	687b      	ldr	r3, [r7, #4]
    4efe:	881b      	ldrh	r3, [r3, #0]
    4f00:	b29a      	uxth	r2, r3
    4f02:	683b      	ldr	r3, [r7, #0]
    4f04:	88d9      	ldrh	r1, [r3, #6]
    4f06:	683b      	ldr	r3, [r7, #0]
    4f08:	885b      	ldrh	r3, [r3, #2]
    4f0a:	ea41 0303 	orr.w	r3, r1, r3
    4f0e:	b29b      	uxth	r3, r3
    4f10:	ea42 0303 	orr.w	r3, r2, r3
    4f14:	b29a      	uxth	r2, r3
    4f16:	687b      	ldr	r3, [r7, #4]
    4f18:	801a      	strh	r2, [r3, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
    4f1a:	683b      	ldr	r3, [r7, #0]
    4f1c:	889a      	ldrh	r2, [r3, #4]
    4f1e:	687b      	ldr	r3, [r7, #4]
    4f20:	859a      	strh	r2, [r3, #44]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    4f22:	683b      	ldr	r3, [r7, #0]
    4f24:	881a      	ldrh	r2, [r3, #0]
    4f26:	687b      	ldr	r3, [r7, #4]
    4f28:	851a      	strh	r2, [r3, #40]
    
  if ((((uint32_t) TIMx) == TIM1_BASE) || (((uint32_t) TIMx) == TIM8_BASE))  
    4f2a:	687a      	ldr	r2, [r7, #4]
    4f2c:	f642 4300 	movw	r3, #11264	; 0x2c00
    4f30:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4f34:	429a      	cmp	r2, r3
    4f36:	d006      	beq.n	4f46 <TIM_TimeBaseInit+0x62>
    4f38:	687a      	ldr	r2, [r7, #4]
    4f3a:	f243 4300 	movw	r3, #13312	; 0x3400
    4f3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4f42:	429a      	cmp	r2, r3
    4f44:	d104      	bne.n	4f50 <TIM_TimeBaseInit+0x6c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
    4f46:	683b      	ldr	r3, [r7, #0]
    4f48:	7a1b      	ldrb	r3, [r3, #8]
    4f4a:	461a      	mov	r2, r3
    4f4c:	687b      	ldr	r3, [r7, #4]
    4f4e:	861a      	strh	r2, [r3, #48]
  }

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
    4f50:	687b      	ldr	r3, [r7, #4]
    4f52:	f04f 0201 	mov.w	r2, #1	; 0x1
    4f56:	829a      	strh	r2, [r3, #20]
}
    4f58:	f107 0708 	add.w	r7, r7, #8	; 0x8
    4f5c:	46bd      	mov	sp, r7
    4f5e:	bc80      	pop	{r7}
    4f60:	4770      	bx	lr
    4f62:	46c0      	nop			(mov r8, r8)

00004f64 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    4f64:	b480      	push	{r7}
    4f66:	b084      	sub	sp, #16
    4f68:	af00      	add	r7, sp, #0
    4f6a:	6078      	str	r0, [r7, #4]
    4f6c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    4f6e:	f04f 0300 	mov.w	r3, #0	; 0x0
    4f72:	817b      	strh	r3, [r7, #10]
    4f74:	f04f 0300 	mov.w	r3, #0	; 0x0
    4f78:	81bb      	strh	r3, [r7, #12]
    4f7a:	f04f 0300 	mov.w	r3, #0	; 0x0
    4f7e:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
    4f80:	687b      	ldr	r3, [r7, #4]
    4f82:	8c1b      	ldrh	r3, [r3, #32]
    4f84:	b29b      	uxth	r3, r3
    4f86:	461a      	mov	r2, r3
    4f88:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    4f8c:	f2c0 0300 	movt	r3, #0	; 0x0
    4f90:	ea02 0303 	and.w	r3, r2, r3
    4f94:	461a      	mov	r2, r3
    4f96:	687b      	ldr	r3, [r7, #4]
    4f98:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    4f9a:	687b      	ldr	r3, [r7, #4]
    4f9c:	8c1b      	ldrh	r3, [r3, #32]
    4f9e:	81bb      	strh	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    4fa0:	687b      	ldr	r3, [r7, #4]
    4fa2:	889b      	ldrh	r3, [r3, #4]
    4fa4:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    4fa6:	687b      	ldr	r3, [r7, #4]
    4fa8:	8b1b      	ldrh	r3, [r3, #24]
    4faa:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;
    4fac:	897b      	ldrh	r3, [r7, #10]
    4fae:	f023 0373 	bic.w	r3, r3, #115	; 0x73
    4fb2:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    4fb4:	683b      	ldr	r3, [r7, #0]
    4fb6:	881a      	ldrh	r2, [r3, #0]
    4fb8:	897b      	ldrh	r3, [r7, #10]
    4fba:	ea42 0303 	orr.w	r3, r2, r3
    4fbe:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
    4fc0:	89bb      	ldrh	r3, [r7, #12]
    4fc2:	f023 0302 	bic.w	r3, r3, #2	; 0x2
    4fc6:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
    4fc8:	683b      	ldr	r3, [r7, #0]
    4fca:	891a      	ldrh	r2, [r3, #8]
    4fcc:	89bb      	ldrh	r3, [r7, #12]
    4fce:	ea42 0303 	orr.w	r3, r2, r3
    4fd2:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    4fd4:	683b      	ldr	r3, [r7, #0]
    4fd6:	885a      	ldrh	r2, [r3, #2]
    4fd8:	89bb      	ldrh	r3, [r7, #12]
    4fda:	ea42 0303 	orr.w	r3, r2, r3
    4fde:	81bb      	strh	r3, [r7, #12]
 
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
    4fe0:	687a      	ldr	r2, [r7, #4]
    4fe2:	f642 4300 	movw	r3, #11264	; 0x2c00
    4fe6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4fea:	429a      	cmp	r2, r3
    4fec:	d006      	beq.n	4ffc <TIM_OC1Init+0x98>
    4fee:	687a      	ldr	r2, [r7, #4]
    4ff0:	f243 4300 	movw	r3, #13312	; 0x3400
    4ff4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4ff8:	429a      	cmp	r2, r3
    4ffa:	d12f      	bne.n	505c <TIM_OC1Init+0xf8>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
    4ffc:	89bb      	ldrh	r3, [r7, #12]
    4ffe:	f023 0308 	bic.w	r3, r3, #8	; 0x8
    5002:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    5004:	683b      	ldr	r3, [r7, #0]
    5006:	895a      	ldrh	r2, [r3, #10]
    5008:	89bb      	ldrh	r3, [r7, #12]
    500a:	ea42 0303 	orr.w	r3, r2, r3
    500e:	81bb      	strh	r3, [r7, #12]
    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    5010:	89bb      	ldrh	r3, [r7, #12]
    5012:	f023 0304 	bic.w	r3, r3, #4	; 0x4
    5016:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    5018:	683b      	ldr	r3, [r7, #0]
    501a:	889a      	ldrh	r2, [r3, #4]
    501c:	89bb      	ldrh	r3, [r7, #12]
    501e:	ea42 0303 	orr.w	r3, r2, r3
    5022:	81bb      	strh	r3, [r7, #12]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    5024:	89fb      	ldrh	r3, [r7, #14]
    5026:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    502a:	ea4f 4343 	mov.w	r3, r3, lsl #17
    502e:	ea4f 4353 	mov.w	r3, r3, lsr #17
    5032:	81fb      	strh	r3, [r7, #14]
    tmpcr2 &= CR2_OIS1N_Reset;
    5034:	89fb      	ldrh	r3, [r7, #14]
    5036:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    503a:	ea4f 4343 	mov.w	r3, r3, lsl #17
    503e:	ea4f 4353 	mov.w	r3, r3, lsr #17
    5042:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    5044:	683b      	ldr	r3, [r7, #0]
    5046:	899a      	ldrh	r2, [r3, #12]
    5048:	89fb      	ldrh	r3, [r7, #14]
    504a:	ea42 0303 	orr.w	r3, r2, r3
    504e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
    5050:	683b      	ldr	r3, [r7, #0]
    5052:	89da      	ldrh	r2, [r3, #14]
    5054:	89fb      	ldrh	r3, [r7, #14]
    5056:	ea42 0303 	orr.w	r3, r2, r3
    505a:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    505c:	687b      	ldr	r3, [r7, #4]
    505e:	89fa      	ldrh	r2, [r7, #14]
    5060:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    5062:	687b      	ldr	r3, [r7, #4]
    5064:	897a      	ldrh	r2, [r7, #10]
    5066:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
    5068:	683b      	ldr	r3, [r7, #0]
    506a:	88da      	ldrh	r2, [r3, #6]
    506c:	687b      	ldr	r3, [r7, #4]
    506e:	869a      	strh	r2, [r3, #52]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    5070:	687b      	ldr	r3, [r7, #4]
    5072:	89ba      	ldrh	r2, [r7, #12]
    5074:	841a      	strh	r2, [r3, #32]
}
    5076:	f107 0710 	add.w	r7, r7, #16	; 0x10
    507a:	46bd      	mov	sp, r7
    507c:	bc80      	pop	{r7}
    507e:	4770      	bx	lr

00005080 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    5080:	b480      	push	{r7}
    5082:	b084      	sub	sp, #16
    5084:	af00      	add	r7, sp, #0
    5086:	6078      	str	r0, [r7, #4]
    5088:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    508a:	f04f 0300 	mov.w	r3, #0	; 0x0
    508e:	817b      	strh	r3, [r7, #10]
    5090:	f04f 0300 	mov.w	r3, #0	; 0x0
    5094:	81bb      	strh	r3, [r7, #12]
    5096:	f04f 0300 	mov.w	r3, #0	; 0x0
    509a:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
    509c:	687b      	ldr	r3, [r7, #4]
    509e:	8c1b      	ldrh	r3, [r3, #32]
    50a0:	b29b      	uxth	r3, r3
    50a2:	461a      	mov	r2, r3
    50a4:	f64f 73ef 	movw	r3, #65519	; 0xffef
    50a8:	f2c0 0300 	movt	r3, #0	; 0x0
    50ac:	ea02 0303 	and.w	r3, r2, r3
    50b0:	461a      	mov	r2, r3
    50b2:	687b      	ldr	r3, [r7, #4]
    50b4:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
    50b6:	687b      	ldr	r3, [r7, #4]
    50b8:	8c1b      	ldrh	r3, [r3, #32]
    50ba:	81bb      	strh	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    50bc:	687b      	ldr	r3, [r7, #4]
    50be:	889b      	ldrh	r3, [r3, #4]
    50c0:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    50c2:	687b      	ldr	r3, [r7, #4]
    50c4:	8b1b      	ldrh	r3, [r3, #24]
    50c6:	817b      	strh	r3, [r7, #10]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask;  
    50c8:	897b      	ldrh	r3, [r7, #10]
    50ca:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
    50ce:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    50d0:	683b      	ldr	r3, [r7, #0]
    50d2:	881b      	ldrh	r3, [r3, #0]
    50d4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    50d8:	b29a      	uxth	r2, r3
    50da:	897b      	ldrh	r3, [r7, #10]
    50dc:	ea42 0303 	orr.w	r3, r2, r3
    50e0:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
    50e2:	89bb      	ldrh	r3, [r7, #12]
    50e4:	f023 0320 	bic.w	r3, r3, #32	; 0x20
    50e8:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
    50ea:	683b      	ldr	r3, [r7, #0]
    50ec:	891b      	ldrh	r3, [r3, #8]
    50ee:	ea4f 1303 	mov.w	r3, r3, lsl #4
    50f2:	b29a      	uxth	r2, r3
    50f4:	89bb      	ldrh	r3, [r7, #12]
    50f6:	ea42 0303 	orr.w	r3, r2, r3
    50fa:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    50fc:	683b      	ldr	r3, [r7, #0]
    50fe:	885b      	ldrh	r3, [r3, #2]
    5100:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5104:	b29a      	uxth	r2, r3
    5106:	89bb      	ldrh	r3, [r7, #12]
    5108:	ea42 0303 	orr.w	r3, r2, r3
    510c:	81bb      	strh	r3, [r7, #12]
    
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
    510e:	687a      	ldr	r2, [r7, #4]
    5110:	f642 4300 	movw	r3, #11264	; 0x2c00
    5114:	f2c4 0301 	movt	r3, #16385	; 0x4001
    5118:	429a      	cmp	r2, r3
    511a:	d006      	beq.n	512a <TIM_OC2Init+0xaa>
    511c:	687a      	ldr	r2, [r7, #4]
    511e:	f243 4300 	movw	r3, #13312	; 0x3400
    5122:	f2c4 0301 	movt	r3, #16385	; 0x4001
    5126:	429a      	cmp	r2, r3
    5128:	d13b      	bne.n	51a2 <TIM_OC2Init+0x122>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
    512a:	89bb      	ldrh	r3, [r7, #12]
    512c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    5130:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    5132:	683b      	ldr	r3, [r7, #0]
    5134:	895b      	ldrh	r3, [r3, #10]
    5136:	ea4f 1303 	mov.w	r3, r3, lsl #4
    513a:	b29a      	uxth	r2, r3
    513c:	89bb      	ldrh	r3, [r7, #12]
    513e:	ea42 0303 	orr.w	r3, r2, r3
    5142:	81bb      	strh	r3, [r7, #12]
    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    5144:	89bb      	ldrh	r3, [r7, #12]
    5146:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    514a:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    514c:	683b      	ldr	r3, [r7, #0]
    514e:	889b      	ldrh	r3, [r3, #4]
    5150:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5154:	b29a      	uxth	r2, r3
    5156:	89bb      	ldrh	r3, [r7, #12]
    5158:	ea42 0303 	orr.w	r3, r2, r3
    515c:	81bb      	strh	r3, [r7, #12]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    515e:	89fb      	ldrh	r3, [r7, #14]
    5160:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    5164:	ea4f 4343 	mov.w	r3, r3, lsl #17
    5168:	ea4f 4353 	mov.w	r3, r3, lsr #17
    516c:	81fb      	strh	r3, [r7, #14]
    tmpcr2 &= CR2_OIS2N_Reset;
    516e:	89fb      	ldrh	r3, [r7, #14]
    5170:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    5174:	ea4f 4343 	mov.w	r3, r3, lsl #17
    5178:	ea4f 4353 	mov.w	r3, r3, lsr #17
    517c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    517e:	683b      	ldr	r3, [r7, #0]
    5180:	899b      	ldrh	r3, [r3, #12]
    5182:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5186:	b29a      	uxth	r2, r3
    5188:	89fb      	ldrh	r3, [r7, #14]
    518a:	ea42 0303 	orr.w	r3, r2, r3
    518e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
    5190:	683b      	ldr	r3, [r7, #0]
    5192:	89db      	ldrh	r3, [r3, #14]
    5194:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5198:	b29a      	uxth	r2, r3
    519a:	89fb      	ldrh	r3, [r7, #14]
    519c:	ea42 0303 	orr.w	r3, r2, r3
    51a0:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    51a2:	687b      	ldr	r3, [r7, #4]
    51a4:	89fa      	ldrh	r2, [r7, #14]
    51a6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
    51a8:	687b      	ldr	r3, [r7, #4]
    51aa:	897a      	ldrh	r2, [r7, #10]
    51ac:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
    51ae:	683b      	ldr	r3, [r7, #0]
    51b0:	88da      	ldrh	r2, [r3, #6]
    51b2:	687b      	ldr	r3, [r7, #4]
    51b4:	871a      	strh	r2, [r3, #56]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    51b6:	687b      	ldr	r3, [r7, #4]
    51b8:	89ba      	ldrh	r2, [r7, #12]
    51ba:	841a      	strh	r2, [r3, #32]
}
    51bc:	f107 0710 	add.w	r7, r7, #16	; 0x10
    51c0:	46bd      	mov	sp, r7
    51c2:	bc80      	pop	{r7}
    51c4:	4770      	bx	lr
    51c6:	46c0      	nop			(mov r8, r8)

000051c8 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    51c8:	b480      	push	{r7}
    51ca:	b084      	sub	sp, #16
    51cc:	af00      	add	r7, sp, #0
    51ce:	6078      	str	r0, [r7, #4]
    51d0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    51d2:	f04f 0300 	mov.w	r3, #0	; 0x0
    51d6:	817b      	strh	r3, [r7, #10]
    51d8:	f04f 0300 	mov.w	r3, #0	; 0x0
    51dc:	81bb      	strh	r3, [r7, #12]
    51de:	f04f 0300 	mov.w	r3, #0	; 0x0
    51e2:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
    51e4:	687b      	ldr	r3, [r7, #4]
    51e6:	8c1b      	ldrh	r3, [r3, #32]
    51e8:	b29b      	uxth	r3, r3
    51ea:	461a      	mov	r2, r3
    51ec:	f64f 63ff 	movw	r3, #65279	; 0xfeff
    51f0:	f2c0 0300 	movt	r3, #0	; 0x0
    51f4:	ea02 0303 	and.w	r3, r2, r3
    51f8:	461a      	mov	r2, r3
    51fa:	687b      	ldr	r3, [r7, #4]
    51fc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    51fe:	687b      	ldr	r3, [r7, #4]
    5200:	8c1b      	ldrh	r3, [r3, #32]
    5202:	81bb      	strh	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    5204:	687b      	ldr	r3, [r7, #4]
    5206:	889b      	ldrh	r3, [r3, #4]
    5208:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    520a:	687b      	ldr	r3, [r7, #4]
    520c:	8b9b      	ldrh	r3, [r3, #28]
    520e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC13M_Mask & CCMR_CC13S_Mask;  
    5210:	897b      	ldrh	r3, [r7, #10]
    5212:	f023 0373 	bic.w	r3, r3, #115	; 0x73
    5216:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    5218:	683b      	ldr	r3, [r7, #0]
    521a:	881a      	ldrh	r2, [r3, #0]
    521c:	897b      	ldrh	r3, [r7, #10]
    521e:	ea42 0303 	orr.w	r3, r2, r3
    5222:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
    5224:	89bb      	ldrh	r3, [r7, #12]
    5226:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    522a:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
    522c:	683b      	ldr	r3, [r7, #0]
    522e:	891b      	ldrh	r3, [r3, #8]
    5230:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5234:	b29a      	uxth	r2, r3
    5236:	89bb      	ldrh	r3, [r7, #12]
    5238:	ea42 0303 	orr.w	r3, r2, r3
    523c:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    523e:	683b      	ldr	r3, [r7, #0]
    5240:	885b      	ldrh	r3, [r3, #2]
    5242:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5246:	b29a      	uxth	r2, r3
    5248:	89bb      	ldrh	r3, [r7, #12]
    524a:	ea42 0303 	orr.w	r3, r2, r3
    524e:	81bb      	strh	r3, [r7, #12]
   
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
    5250:	687a      	ldr	r2, [r7, #4]
    5252:	f642 4300 	movw	r3, #11264	; 0x2c00
    5256:	f2c4 0301 	movt	r3, #16385	; 0x4001
    525a:	429a      	cmp	r2, r3
    525c:	d006      	beq.n	526c <TIM_OC3Init+0xa4>
    525e:	687a      	ldr	r2, [r7, #4]
    5260:	f243 4300 	movw	r3, #13312	; 0x3400
    5264:	f2c4 0301 	movt	r3, #16385	; 0x4001
    5268:	429a      	cmp	r2, r3
    526a:	d13b      	bne.n	52e4 <TIM_OC3Init+0x11c>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
    526c:	89bb      	ldrh	r3, [r7, #12]
    526e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    5272:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    5274:	683b      	ldr	r3, [r7, #0]
    5276:	895b      	ldrh	r3, [r3, #10]
    5278:	ea4f 2303 	mov.w	r3, r3, lsl #8
    527c:	b29a      	uxth	r2, r3
    527e:	89bb      	ldrh	r3, [r7, #12]
    5280:	ea42 0303 	orr.w	r3, r2, r3
    5284:	81bb      	strh	r3, [r7, #12]
    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    5286:	89bb      	ldrh	r3, [r7, #12]
    5288:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    528c:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    528e:	683b      	ldr	r3, [r7, #0]
    5290:	889b      	ldrh	r3, [r3, #4]
    5292:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5296:	b29a      	uxth	r2, r3
    5298:	89bb      	ldrh	r3, [r7, #12]
    529a:	ea42 0303 	orr.w	r3, r2, r3
    529e:	81bb      	strh	r3, [r7, #12]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    52a0:	89fb      	ldrh	r3, [r7, #14]
    52a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    52a6:	ea4f 4343 	mov.w	r3, r3, lsl #17
    52aa:	ea4f 4353 	mov.w	r3, r3, lsr #17
    52ae:	81fb      	strh	r3, [r7, #14]
    tmpcr2 &= CR2_OIS3N_Reset;
    52b0:	89fb      	ldrh	r3, [r7, #14]
    52b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    52b6:	ea4f 4343 	mov.w	r3, r3, lsl #17
    52ba:	ea4f 4353 	mov.w	r3, r3, lsr #17
    52be:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    52c0:	683b      	ldr	r3, [r7, #0]
    52c2:	899b      	ldrh	r3, [r3, #12]
    52c4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    52c8:	b29a      	uxth	r2, r3
    52ca:	89fb      	ldrh	r3, [r7, #14]
    52cc:	ea42 0303 	orr.w	r3, r2, r3
    52d0:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
    52d2:	683b      	ldr	r3, [r7, #0]
    52d4:	89db      	ldrh	r3, [r3, #14]
    52d6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    52da:	b29a      	uxth	r2, r3
    52dc:	89fb      	ldrh	r3, [r7, #14]
    52de:	ea42 0303 	orr.w	r3, r2, r3
    52e2:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    52e4:	687b      	ldr	r3, [r7, #4]
    52e6:	89fa      	ldrh	r2, [r7, #14]
    52e8:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
    52ea:	687b      	ldr	r3, [r7, #4]
    52ec:	897a      	ldrh	r2, [r7, #10]
    52ee:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
    52f0:	683b      	ldr	r3, [r7, #0]
    52f2:	88da      	ldrh	r2, [r3, #6]
    52f4:	687b      	ldr	r3, [r7, #4]
    52f6:	879a      	strh	r2, [r3, #60]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    52f8:	687b      	ldr	r3, [r7, #4]
    52fa:	89ba      	ldrh	r2, [r7, #12]
    52fc:	841a      	strh	r2, [r3, #32]
}
    52fe:	f107 0710 	add.w	r7, r7, #16	; 0x10
    5302:	46bd      	mov	sp, r7
    5304:	bc80      	pop	{r7}
    5306:	4770      	bx	lr

00005308 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    5308:	b480      	push	{r7}
    530a:	b084      	sub	sp, #16
    530c:	af00      	add	r7, sp, #0
    530e:	6078      	str	r0, [r7, #4]
    5310:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    5312:	f04f 0300 	mov.w	r3, #0	; 0x0
    5316:	817b      	strh	r3, [r7, #10]
    5318:	f04f 0300 	mov.w	r3, #0	; 0x0
    531c:	81bb      	strh	r3, [r7, #12]
    531e:	f04f 0300 	mov.w	r3, #0	; 0x0
    5322:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
    5324:	687b      	ldr	r3, [r7, #4]
    5326:	8c1b      	ldrh	r3, [r3, #32]
    5328:	b29b      	uxth	r3, r3
    532a:	461a      	mov	r2, r3
    532c:	f64e 73ff 	movw	r3, #61439	; 0xefff
    5330:	f2c0 0300 	movt	r3, #0	; 0x0
    5334:	ea02 0303 	and.w	r3, r2, r3
    5338:	461a      	mov	r2, r3
    533a:	687b      	ldr	r3, [r7, #4]
    533c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    533e:	687b      	ldr	r3, [r7, #4]
    5340:	8c1b      	ldrh	r3, [r3, #32]
    5342:	81bb      	strh	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
    5344:	687b      	ldr	r3, [r7, #4]
    5346:	889b      	ldrh	r3, [r3, #4]
    5348:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    534a:	687b      	ldr	r3, [r7, #4]
    534c:	8b9b      	ldrh	r3, [r3, #28]
    534e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= CCMR_OC24M_Mask & CCMR_CC24S_Mask; 
    5350:	897b      	ldrh	r3, [r7, #10]
    5352:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
    5356:	817b      	strh	r3, [r7, #10]
   
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    5358:	683b      	ldr	r3, [r7, #0]
    535a:	881b      	ldrh	r3, [r3, #0]
    535c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5360:	b29a      	uxth	r2, r3
    5362:	897b      	ldrh	r3, [r7, #10]
    5364:	ea42 0303 	orr.w	r3, r2, r3
    5368:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
    536a:	89bb      	ldrh	r3, [r7, #12]
    536c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    5370:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
    5372:	683b      	ldr	r3, [r7, #0]
    5374:	891b      	ldrh	r3, [r3, #8]
    5376:	ea4f 3303 	mov.w	r3, r3, lsl #12
    537a:	b29a      	uxth	r2, r3
    537c:	89bb      	ldrh	r3, [r7, #12]
    537e:	ea42 0303 	orr.w	r3, r2, r3
    5382:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
    5384:	683b      	ldr	r3, [r7, #0]
    5386:	885b      	ldrh	r3, [r3, #2]
    5388:	ea4f 3303 	mov.w	r3, r3, lsl #12
    538c:	b29a      	uxth	r2, r3
    538e:	89bb      	ldrh	r3, [r7, #12]
    5390:	ea42 0303 	orr.w	r3, r2, r3
    5394:	81bb      	strh	r3, [r7, #12]
    
  if(((uint32_t) TIMx == TIM1_BASE) || ((uint32_t) TIMx == TIM8_BASE))
    5396:	687a      	ldr	r2, [r7, #4]
    5398:	f642 4300 	movw	r3, #11264	; 0x2c00
    539c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    53a0:	429a      	cmp	r2, r3
    53a2:	d006      	beq.n	53b2 <TIM_OC4Init+0xaa>
    53a4:	687a      	ldr	r2, [r7, #4]
    53a6:	f243 4300 	movw	r3, #13312	; 0x3400
    53aa:	f2c4 0301 	movt	r3, #16385	; 0x4001
    53ae:	429a      	cmp	r2, r3
    53b0:	d10e      	bne.n	53d0 <TIM_OC4Init+0xc8>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
    53b2:	89fb      	ldrh	r3, [r7, #14]
    53b4:	ea4f 4383 	mov.w	r3, r3, lsl #18
    53b8:	ea4f 4393 	mov.w	r3, r3, lsr #18
    53bc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
    53be:	683b      	ldr	r3, [r7, #0]
    53c0:	899b      	ldrh	r3, [r3, #12]
    53c2:	ea4f 1383 	mov.w	r3, r3, lsl #6
    53c6:	b29a      	uxth	r2, r3
    53c8:	89fb      	ldrh	r3, [r7, #14]
    53ca:	ea42 0303 	orr.w	r3, r2, r3
    53ce:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
    53d0:	687b      	ldr	r3, [r7, #4]
    53d2:	89fa      	ldrh	r2, [r7, #14]
    53d4:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    53d6:	687b      	ldr	r3, [r7, #4]
    53d8:	897a      	ldrh	r2, [r7, #10]
    53da:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
    53dc:	683b      	ldr	r3, [r7, #0]
    53de:	88da      	ldrh	r2, [r3, #6]
    53e0:	687b      	ldr	r3, [r7, #4]
    53e2:	f8a3 2040 	strh.w	r2, [r3, #64]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    53e6:	687b      	ldr	r3, [r7, #4]
    53e8:	89ba      	ldrh	r2, [r7, #12]
    53ea:	841a      	strh	r2, [r3, #32]
}
    53ec:	f107 0710 	add.w	r7, r7, #16	; 0x10
    53f0:	46bd      	mov	sp, r7
    53f2:	bc80      	pop	{r7}
    53f4:	4770      	bx	lr
    53f6:	46c0      	nop			(mov r8, r8)

000053f8 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    53f8:	b580      	push	{r7, lr}
    53fa:	b082      	sub	sp, #8
    53fc:	af00      	add	r7, sp, #0
    53fe:	6078      	str	r0, [r7, #4]
    5400:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
    5402:	683b      	ldr	r3, [r7, #0]
    5404:	881b      	ldrh	r3, [r3, #0]
    5406:	2b00      	cmp	r3, #0
    5408:	d111      	bne.n	542e <TIM_ICInit+0x36>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    540a:	683b      	ldr	r3, [r7, #0]
    540c:	885b      	ldrh	r3, [r3, #2]
    540e:	4619      	mov	r1, r3
               TIM_ICInitStruct->TIM_ICSelection,
    5410:	683b      	ldr	r3, [r7, #0]
    5412:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    5414:	461a      	mov	r2, r3
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    5416:	683b      	ldr	r3, [r7, #0]
    5418:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    541a:	6878      	ldr	r0, [r7, #4]
    541c:	f001 fa6e 	bl	68fc <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    5420:	683b      	ldr	r3, [r7, #0]
    5422:	88db      	ldrh	r3, [r3, #6]
    5424:	6878      	ldr	r0, [r7, #4]
    5426:	4619      	mov	r1, r3
    5428:	f001 f8f6 	bl	6618 <TIM_SetIC1Prescaler>
    542c:	e03c      	b.n	54a8 <TIM_ICInit+0xb0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
    542e:	683b      	ldr	r3, [r7, #0]
    5430:	881b      	ldrh	r3, [r3, #0]
    5432:	2b04      	cmp	r3, #4
    5434:	d111      	bne.n	545a <TIM_ICInit+0x62>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    5436:	683b      	ldr	r3, [r7, #0]
    5438:	885b      	ldrh	r3, [r3, #2]
    543a:	4619      	mov	r1, r3
               TIM_ICInitStruct->TIM_ICSelection,
    543c:	683b      	ldr	r3, [r7, #0]
    543e:	889b      	ldrh	r3, [r3, #4]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    5440:	461a      	mov	r2, r3
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    5442:	683b      	ldr	r3, [r7, #0]
    5444:	891b      	ldrh	r3, [r3, #8]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    5446:	6878      	ldr	r0, [r7, #4]
    5448:	f001 faa0 	bl	698c <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    544c:	683b      	ldr	r3, [r7, #0]
    544e:	88db      	ldrh	r3, [r3, #6]
    5450:	6878      	ldr	r0, [r7, #4]
    5452:	4619      	mov	r1, r3
    5454:	f001 f902 	bl	665c <TIM_SetIC2Prescaler>
    5458:	e026      	b.n	54a8 <TIM_ICInit+0xb0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
    545a:	683b      	ldr	r3, [r7, #0]
    545c:	881b      	ldrh	r3, [r3, #0]
    545e:	2b08      	cmp	r3, #8
    5460:	d111      	bne.n	5486 <TIM_ICInit+0x8e>
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
    5462:	683b      	ldr	r3, [r7, #0]
    5464:	885b      	ldrh	r3, [r3, #2]
    5466:	4619      	mov	r1, r3
               TIM_ICInitStruct->TIM_ICSelection,
    5468:	683b      	ldr	r3, [r7, #0]
    546a:	889b      	ldrh	r3, [r3, #4]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
    546c:	461a      	mov	r2, r3
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    546e:	683b      	ldr	r3, [r7, #0]
    5470:	891b      	ldrh	r3, [r3, #8]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
    5472:	6878      	ldr	r0, [r7, #4]
    5474:	f001 fae0 	bl	6a38 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    5478:	683b      	ldr	r3, [r7, #0]
    547a:	88db      	ldrh	r3, [r3, #6]
    547c:	6878      	ldr	r0, [r7, #4]
    547e:	4619      	mov	r1, r3
    5480:	f001 f910 	bl	66a4 <TIM_SetIC3Prescaler>
    5484:	e010      	b.n	54a8 <TIM_ICInit+0xb0>
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    5486:	683b      	ldr	r3, [r7, #0]
    5488:	885b      	ldrh	r3, [r3, #2]
    548a:	4619      	mov	r1, r3
               TIM_ICInitStruct->TIM_ICSelection,
    548c:	683b      	ldr	r3, [r7, #0]
    548e:	889b      	ldrh	r3, [r3, #4]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    5490:	461a      	mov	r2, r3
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    5492:	683b      	ldr	r3, [r7, #0]
    5494:	891b      	ldrh	r3, [r3, #8]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
    5496:	6878      	ldr	r0, [r7, #4]
    5498:	f001 fb1c 	bl	6ad4 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    549c:	683b      	ldr	r3, [r7, #0]
    549e:	88db      	ldrh	r3, [r3, #6]
    54a0:	6878      	ldr	r0, [r7, #4]
    54a2:	4619      	mov	r1, r3
    54a4:	f001 f920 	bl	66e8 <TIM_SetIC4Prescaler>
  }
}
    54a8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    54ac:	46bd      	mov	sp, r7
    54ae:	bd80      	pop	{r7, pc}

000054b0 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    54b0:	b580      	push	{r7, lr}
    54b2:	b083      	sub	sp, #12
    54b4:	af00      	add	r7, sp, #0
    54b6:	6078      	str	r0, [r7, #4]
    54b8:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
    54ba:	f04f 0300 	mov.w	r3, #0	; 0x0
    54be:	813b      	strh	r3, [r7, #8]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
    54c0:	f04f 0301 	mov.w	r3, #1	; 0x1
    54c4:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
    54c6:	683b      	ldr	r3, [r7, #0]
    54c8:	885b      	ldrh	r3, [r3, #2]
    54ca:	2b00      	cmp	r3, #0
    54cc:	d103      	bne.n	54d6 <TIM_PWMIConfig+0x26>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
    54ce:	f04f 0302 	mov.w	r3, #2	; 0x2
    54d2:	813b      	strh	r3, [r7, #8]
    54d4:	e002      	b.n	54dc <TIM_PWMIConfig+0x2c>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
    54d6:	f04f 0300 	mov.w	r3, #0	; 0x0
    54da:	813b      	strh	r3, [r7, #8]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
    54dc:	683b      	ldr	r3, [r7, #0]
    54de:	889b      	ldrh	r3, [r3, #4]
    54e0:	2b01      	cmp	r3, #1
    54e2:	d103      	bne.n	54ec <TIM_PWMIConfig+0x3c>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
    54e4:	f04f 0302 	mov.w	r3, #2	; 0x2
    54e8:	817b      	strh	r3, [r7, #10]
    54ea:	e002      	b.n	54f2 <TIM_PWMIConfig+0x42>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
    54ec:	f04f 0301 	mov.w	r3, #1	; 0x1
    54f0:	817b      	strh	r3, [r7, #10]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
    54f2:	683b      	ldr	r3, [r7, #0]
    54f4:	881b      	ldrh	r3, [r3, #0]
    54f6:	2b00      	cmp	r3, #0
    54f8:	d11e      	bne.n	5538 <TIM_PWMIConfig+0x88>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    54fa:	683b      	ldr	r3, [r7, #0]
    54fc:	885b      	ldrh	r3, [r3, #2]
    54fe:	4619      	mov	r1, r3
    5500:	683b      	ldr	r3, [r7, #0]
    5502:	889b      	ldrh	r3, [r3, #4]
    5504:	461a      	mov	r2, r3
               TIM_ICInitStruct->TIM_ICFilter);
    5506:	683b      	ldr	r3, [r7, #0]
    5508:	891b      	ldrh	r3, [r3, #8]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    550a:	6878      	ldr	r0, [r7, #4]
    550c:	f001 f9f6 	bl	68fc <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    5510:	683b      	ldr	r3, [r7, #0]
    5512:	88db      	ldrh	r3, [r3, #6]
    5514:	6878      	ldr	r0, [r7, #4]
    5516:	4619      	mov	r1, r3
    5518:	f001 f87e 	bl	6618 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    551c:	8939      	ldrh	r1, [r7, #8]
    551e:	897a      	ldrh	r2, [r7, #10]
    5520:	683b      	ldr	r3, [r7, #0]
    5522:	891b      	ldrh	r3, [r3, #8]
    5524:	6878      	ldr	r0, [r7, #4]
    5526:	f001 fa31 	bl	698c <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    552a:	683b      	ldr	r3, [r7, #0]
    552c:	88db      	ldrh	r3, [r3, #6]
    552e:	6878      	ldr	r0, [r7, #4]
    5530:	4619      	mov	r1, r3
    5532:	f001 f893 	bl	665c <TIM_SetIC2Prescaler>
    5536:	e01d      	b.n	5574 <TIM_PWMIConfig+0xc4>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    5538:	683b      	ldr	r3, [r7, #0]
    553a:	885b      	ldrh	r3, [r3, #2]
    553c:	4619      	mov	r1, r3
    553e:	683b      	ldr	r3, [r7, #0]
    5540:	889b      	ldrh	r3, [r3, #4]
    5542:	461a      	mov	r2, r3
               TIM_ICInitStruct->TIM_ICFilter);
    5544:	683b      	ldr	r3, [r7, #0]
    5546:	891b      	ldrh	r3, [r3, #8]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
    5548:	6878      	ldr	r0, [r7, #4]
    554a:	f001 fa1f 	bl	698c <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    554e:	683b      	ldr	r3, [r7, #0]
    5550:	88db      	ldrh	r3, [r3, #6]
    5552:	6878      	ldr	r0, [r7, #4]
    5554:	4619      	mov	r1, r3
    5556:	f001 f881 	bl	665c <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    555a:	8939      	ldrh	r1, [r7, #8]
    555c:	897a      	ldrh	r2, [r7, #10]
    555e:	683b      	ldr	r3, [r7, #0]
    5560:	891b      	ldrh	r3, [r3, #8]
    5562:	6878      	ldr	r0, [r7, #4]
    5564:	f001 f9ca 	bl	68fc <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    5568:	683b      	ldr	r3, [r7, #0]
    556a:	88db      	ldrh	r3, [r3, #6]
    556c:	6878      	ldr	r0, [r7, #4]
    556e:	4619      	mov	r1, r3
    5570:	f001 f852 	bl	6618 <TIM_SetIC1Prescaler>
  }
}
    5574:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5578:	46bd      	mov	sp, r7
    557a:	bd80      	pop	{r7, pc}

0000557c <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *   contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
    557c:	b480      	push	{r7}
    557e:	b082      	sub	sp, #8
    5580:	af00      	add	r7, sp, #0
    5582:	6078      	str	r0, [r7, #4]
    5584:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
    5586:	683b      	ldr	r3, [r7, #0]
    5588:	881a      	ldrh	r2, [r3, #0]
    558a:	683b      	ldr	r3, [r7, #0]
    558c:	885b      	ldrh	r3, [r3, #2]
    558e:	ea42 0303 	orr.w	r3, r2, r3
    5592:	b29a      	uxth	r2, r3
    5594:	683b      	ldr	r3, [r7, #0]
    5596:	889b      	ldrh	r3, [r3, #4]
    5598:	ea42 0303 	orr.w	r3, r2, r3
    559c:	b29a      	uxth	r2, r3
    559e:	683b      	ldr	r3, [r7, #0]
    55a0:	88db      	ldrh	r3, [r3, #6]
    55a2:	ea42 0303 	orr.w	r3, r2, r3
    55a6:	b29a      	uxth	r2, r3
    55a8:	683b      	ldr	r3, [r7, #0]
    55aa:	891b      	ldrh	r3, [r3, #8]
    55ac:	ea42 0303 	orr.w	r3, r2, r3
    55b0:	b29a      	uxth	r2, r3
    55b2:	683b      	ldr	r3, [r7, #0]
    55b4:	895b      	ldrh	r3, [r3, #10]
    55b6:	ea42 0303 	orr.w	r3, r2, r3
    55ba:	b29a      	uxth	r2, r3
    55bc:	683b      	ldr	r3, [r7, #0]
    55be:	899b      	ldrh	r3, [r3, #12]
    55c0:	ea42 0303 	orr.w	r3, r2, r3
    55c4:	b29a      	uxth	r2, r3
    55c6:	687b      	ldr	r3, [r7, #4]
    55c8:	f8a3 2044 	strh.w	r2, [r3, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
    55cc:	f107 0708 	add.w	r7, r7, #8	; 0x8
    55d0:	46bd      	mov	sp, r7
    55d2:	bc80      	pop	{r7}
    55d4:	4770      	bx	lr
    55d6:	46c0      	nop			(mov r8, r8)

000055d8 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *   structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    55d8:	b480      	push	{r7}
    55da:	b081      	sub	sp, #4
    55dc:	af00      	add	r7, sp, #0
    55de:	6038      	str	r0, [r7, #0]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
    55e0:	683b      	ldr	r3, [r7, #0]
    55e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
    55e6:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
    55e8:	683b      	ldr	r3, [r7, #0]
    55ea:	f04f 0200 	mov.w	r2, #0	; 0x0
    55ee:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
    55f0:	683b      	ldr	r3, [r7, #0]
    55f2:	f04f 0200 	mov.w	r2, #0	; 0x0
    55f6:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
    55f8:	683b      	ldr	r3, [r7, #0]
    55fa:	f04f 0200 	mov.w	r2, #0	; 0x0
    55fe:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
    5600:	683b      	ldr	r3, [r7, #0]
    5602:	f04f 0200 	mov.w	r2, #0	; 0x0
    5606:	721a      	strb	r2, [r3, #8]
}
    5608:	f107 0704 	add.w	r7, r7, #4	; 0x4
    560c:	46bd      	mov	sp, r7
    560e:	bc80      	pop	{r7}
    5610:	4770      	bx	lr
    5612:	46c0      	nop			(mov r8, r8)

00005614 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
  *   be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    5614:	b480      	push	{r7}
    5616:	b081      	sub	sp, #4
    5618:	af00      	add	r7, sp, #0
    561a:	6038      	str	r0, [r7, #0]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
    561c:	683b      	ldr	r3, [r7, #0]
    561e:	f04f 0200 	mov.w	r2, #0	; 0x0
    5622:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
    5624:	683b      	ldr	r3, [r7, #0]
    5626:	f04f 0200 	mov.w	r2, #0	; 0x0
    562a:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
    562c:	683b      	ldr	r3, [r7, #0]
    562e:	f04f 0200 	mov.w	r2, #0	; 0x0
    5632:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
    5634:	683b      	ldr	r3, [r7, #0]
    5636:	f04f 0200 	mov.w	r2, #0	; 0x0
    563a:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
    563c:	683b      	ldr	r3, [r7, #0]
    563e:	f04f 0200 	mov.w	r2, #0	; 0x0
    5642:	811a      	strh	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
    5644:	683b      	ldr	r3, [r7, #0]
    5646:	f04f 0200 	mov.w	r2, #0	; 0x0
    564a:	815a      	strh	r2, [r3, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
    564c:	683b      	ldr	r3, [r7, #0]
    564e:	f04f 0200 	mov.w	r2, #0	; 0x0
    5652:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
    5654:	683b      	ldr	r3, [r7, #0]
    5656:	f04f 0200 	mov.w	r2, #0	; 0x0
    565a:	81da      	strh	r2, [r3, #14]
}
    565c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    5660:	46bd      	mov	sp, r7
    5662:	bc80      	pop	{r7}
    5664:	4770      	bx	lr
    5666:	46c0      	nop			(mov r8, r8)

00005668 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct : pointer to a TIM_ICInitTypeDef structure which will
  *   be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
    5668:	b480      	push	{r7}
    566a:	b081      	sub	sp, #4
    566c:	af00      	add	r7, sp, #0
    566e:	6038      	str	r0, [r7, #0]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
    5670:	683b      	ldr	r3, [r7, #0]
    5672:	f04f 0200 	mov.w	r2, #0	; 0x0
    5676:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
    5678:	683b      	ldr	r3, [r7, #0]
    567a:	f04f 0200 	mov.w	r2, #0	; 0x0
    567e:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
    5680:	683b      	ldr	r3, [r7, #0]
    5682:	f04f 0201 	mov.w	r2, #1	; 0x1
    5686:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
    5688:	683b      	ldr	r3, [r7, #0]
    568a:	f04f 0200 	mov.w	r2, #0	; 0x0
    568e:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
    5690:	683b      	ldr	r3, [r7, #0]
    5692:	f04f 0200 	mov.w	r2, #0	; 0x0
    5696:	811a      	strh	r2, [r3, #8]
}
    5698:	f107 0704 	add.w	r7, r7, #4	; 0x4
    569c:	46bd      	mov	sp, r7
    569e:	bc80      	pop	{r7}
    56a0:	4770      	bx	lr
    56a2:	46c0      	nop			(mov r8, r8)

000056a4 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *   will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
    56a4:	b480      	push	{r7}
    56a6:	b081      	sub	sp, #4
    56a8:	af00      	add	r7, sp, #0
    56aa:	6038      	str	r0, [r7, #0]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
    56ac:	683b      	ldr	r3, [r7, #0]
    56ae:	f04f 0200 	mov.w	r2, #0	; 0x0
    56b2:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
    56b4:	683b      	ldr	r3, [r7, #0]
    56b6:	f04f 0200 	mov.w	r2, #0	; 0x0
    56ba:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
    56bc:	683b      	ldr	r3, [r7, #0]
    56be:	f04f 0200 	mov.w	r2, #0	; 0x0
    56c2:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
    56c4:	683b      	ldr	r3, [r7, #0]
    56c6:	f04f 0200 	mov.w	r2, #0	; 0x0
    56ca:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
    56cc:	683b      	ldr	r3, [r7, #0]
    56ce:	f04f 0200 	mov.w	r2, #0	; 0x0
    56d2:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
    56d4:	683b      	ldr	r3, [r7, #0]
    56d6:	f04f 0200 	mov.w	r2, #0	; 0x0
    56da:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
    56dc:	683b      	ldr	r3, [r7, #0]
    56de:	f04f 0200 	mov.w	r2, #0	; 0x0
    56e2:	819a      	strh	r2, [r3, #12]
}
    56e4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    56e8:	46bd      	mov	sp, r7
    56ea:	bc80      	pop	{r7}
    56ec:	4770      	bx	lr
    56ee:	46c0      	nop			(mov r8, r8)

000056f0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    56f0:	b480      	push	{r7}
    56f2:	b082      	sub	sp, #8
    56f4:	af00      	add	r7, sp, #0
    56f6:	6078      	str	r0, [r7, #4]
    56f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    56fa:	683b      	ldr	r3, [r7, #0]
    56fc:	2b00      	cmp	r3, #0
    56fe:	d008      	beq.n	5712 <TIM_Cmd+0x22>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
    5700:	687b      	ldr	r3, [r7, #4]
    5702:	881b      	ldrh	r3, [r3, #0]
    5704:	b29b      	uxth	r3, r3
    5706:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    570a:	b29a      	uxth	r2, r3
    570c:	687b      	ldr	r3, [r7, #4]
    570e:	801a      	strh	r2, [r3, #0]
    5710:	e00c      	b.n	572c <TIM_Cmd+0x3c>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
    5712:	687b      	ldr	r3, [r7, #4]
    5714:	881b      	ldrh	r3, [r3, #0]
    5716:	b29b      	uxth	r3, r3
    5718:	461a      	mov	r2, r3
    571a:	f240 33fe 	movw	r3, #1022	; 0x3fe
    571e:	f2c0 0300 	movt	r3, #0	; 0x0
    5722:	ea02 0303 	and.w	r3, r2, r3
    5726:	461a      	mov	r2, r3
    5728:	687b      	ldr	r3, [r7, #4]
    572a:	801a      	strh	r2, [r3, #0]
  }
}
    572c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    5730:	46bd      	mov	sp, r7
    5732:	bc80      	pop	{r7}
    5734:	4770      	bx	lr
    5736:	46c0      	nop			(mov r8, r8)

00005738 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    5738:	b480      	push	{r7}
    573a:	b082      	sub	sp, #8
    573c:	af00      	add	r7, sp, #0
    573e:	6078      	str	r0, [r7, #4]
    5740:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5742:	683b      	ldr	r3, [r7, #0]
    5744:	2b00      	cmp	r3, #0
    5746:	d00c      	beq.n	5762 <TIM_CtrlPWMOutputs+0x2a>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
    5748:	687b      	ldr	r3, [r7, #4]
    574a:	f8b3 3044 	ldrh.w	r3, [r3, #68]
    574e:	b29b      	uxth	r3, r3
    5750:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    5754:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    5758:	b29a      	uxth	r2, r3
    575a:	687b      	ldr	r3, [r7, #4]
    575c:	f8a3 2044 	strh.w	r2, [r3, #68]
    5760:	e00a      	b.n	5778 <TIM_CtrlPWMOutputs+0x40>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
    5762:	687b      	ldr	r3, [r7, #4]
    5764:	f8b3 3044 	ldrh.w	r3, [r3, #68]
    5768:	b29b      	uxth	r3, r3
    576a:	ea4f 4343 	mov.w	r3, r3, lsl #17
    576e:	ea4f 4353 	mov.w	r3, r3, lsr #17
    5772:	687a      	ldr	r2, [r7, #4]
    5774:	f8a2 3044 	strh.w	r3, [r2, #68]
  }  
}
    5778:	f107 0708 	add.w	r7, r7, #8	; 0x8
    577c:	46bd      	mov	sp, r7
    577e:	bc80      	pop	{r7}
    5780:	4770      	bx	lr
    5782:	46c0      	nop			(mov r8, r8)

00005784 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
    5784:	b480      	push	{r7}
    5786:	b083      	sub	sp, #12
    5788:	af00      	add	r7, sp, #0
    578a:	60b8      	str	r0, [r7, #8]
    578c:	460b      	mov	r3, r1
    578e:	603a      	str	r2, [r7, #0]
    5790:	80bb      	strh	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    5792:	683b      	ldr	r3, [r7, #0]
    5794:	2b00      	cmp	r3, #0
    5796:	d009      	beq.n	57ac <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
    5798:	68bb      	ldr	r3, [r7, #8]
    579a:	899b      	ldrh	r3, [r3, #12]
    579c:	b29a      	uxth	r2, r3
    579e:	88bb      	ldrh	r3, [r7, #4]
    57a0:	ea42 0303 	orr.w	r3, r2, r3
    57a4:	b29a      	uxth	r2, r3
    57a6:	68bb      	ldr	r3, [r7, #8]
    57a8:	819a      	strh	r2, [r3, #12]
    57aa:	e00b      	b.n	57c4 <TIM_ITConfig+0x40>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
    57ac:	68bb      	ldr	r3, [r7, #8]
    57ae:	899b      	ldrh	r3, [r3, #12]
    57b0:	b29a      	uxth	r2, r3
    57b2:	88bb      	ldrh	r3, [r7, #4]
    57b4:	ea6f 0303 	mvn.w	r3, r3
    57b8:	b29b      	uxth	r3, r3
    57ba:	ea02 0303 	and.w	r3, r2, r3
    57be:	b29a      	uxth	r2, r3
    57c0:	68bb      	ldr	r3, [r7, #8]
    57c2:	819a      	strh	r2, [r3, #12]
  }
}
    57c4:	f107 070c 	add.w	r7, r7, #12	; 0xc
    57c8:	46bd      	mov	sp, r7
    57ca:	bc80      	pop	{r7}
    57cc:	4770      	bx	lr
    57ce:	46c0      	nop			(mov r8, r8)

000057d0 <TIM_GenerateEvent>:
  *   - TIM6 and TIM7 can only generate an update event. 
  *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
    57d0:	b480      	push	{r7}
    57d2:	b082      	sub	sp, #8
    57d4:	af00      	add	r7, sp, #0
    57d6:	6078      	str	r0, [r7, #4]
    57d8:	460b      	mov	r3, r1
    57da:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
    57dc:	687b      	ldr	r3, [r7, #4]
    57de:	883a      	ldrh	r2, [r7, #0]
    57e0:	829a      	strh	r2, [r3, #20]
}
    57e2:	f107 0708 	add.w	r7, r7, #8	; 0x8
    57e6:	46bd      	mov	sp, r7
    57e8:	bc80      	pop	{r7}
    57ea:	4770      	bx	lr

000057ec <TIM_DMAConfig>:
  *   This parameter can be one value between:
  *   TIM_DMABurstLength_1Byte and TIM_DMABurstLength_18Bytes.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
    57ec:	b480      	push	{r7}
    57ee:	b083      	sub	sp, #12
    57f0:	af00      	add	r7, sp, #0
    57f2:	60b8      	str	r0, [r7, #8]
    57f4:	4613      	mov	r3, r2
    57f6:	460a      	mov	r2, r1
    57f8:	80ba      	strh	r2, [r7, #4]
    57fa:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
    57fc:	88ba      	ldrh	r2, [r7, #4]
    57fe:	883b      	ldrh	r3, [r7, #0]
    5800:	ea42 0303 	orr.w	r3, r2, r3
    5804:	b29a      	uxth	r2, r3
    5806:	68bb      	ldr	r3, [r7, #8]
    5808:	f8a3 2048 	strh.w	r2, [r3, #72]
}
    580c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5810:	46bd      	mov	sp, r7
    5812:	bc80      	pop	{r7}
    5814:	4770      	bx	lr
    5816:	46c0      	nop			(mov r8, r8)

00005818 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
    5818:	b480      	push	{r7}
    581a:	b083      	sub	sp, #12
    581c:	af00      	add	r7, sp, #0
    581e:	60b8      	str	r0, [r7, #8]
    5820:	460b      	mov	r3, r1
    5822:	603a      	str	r2, [r7, #0]
    5824:	80bb      	strh	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    5826:	683b      	ldr	r3, [r7, #0]
    5828:	2b00      	cmp	r3, #0
    582a:	d009      	beq.n	5840 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
    582c:	68bb      	ldr	r3, [r7, #8]
    582e:	899b      	ldrh	r3, [r3, #12]
    5830:	b29a      	uxth	r2, r3
    5832:	88bb      	ldrh	r3, [r7, #4]
    5834:	ea42 0303 	orr.w	r3, r2, r3
    5838:	b29a      	uxth	r2, r3
    583a:	68bb      	ldr	r3, [r7, #8]
    583c:	819a      	strh	r2, [r3, #12]
    583e:	e00b      	b.n	5858 <TIM_DMACmd+0x40>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
    5840:	68bb      	ldr	r3, [r7, #8]
    5842:	899b      	ldrh	r3, [r3, #12]
    5844:	b29a      	uxth	r2, r3
    5846:	88bb      	ldrh	r3, [r7, #4]
    5848:	ea6f 0303 	mvn.w	r3, r3
    584c:	b29b      	uxth	r3, r3
    584e:	ea02 0303 	and.w	r3, r2, r3
    5852:	b29a      	uxth	r2, r3
    5854:	68bb      	ldr	r3, [r7, #8]
    5856:	819a      	strh	r2, [r3, #12]
  }
}
    5858:	f107 070c 	add.w	r7, r7, #12	; 0xc
    585c:	46bd      	mov	sp, r7
    585e:	bc80      	pop	{r7}
    5860:	4770      	bx	lr
    5862:	46c0      	nop			(mov r8, r8)

00005864 <TIM_InternalClockConfig>:
  * @brief  Configures the TIMx interrnal Clock
  * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
    5864:	b480      	push	{r7}
    5866:	b081      	sub	sp, #4
    5868:	af00      	add	r7, sp, #0
    586a:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
    586c:	683b      	ldr	r3, [r7, #0]
    586e:	891b      	ldrh	r3, [r3, #8]
    5870:	b29b      	uxth	r3, r3
    5872:	461a      	mov	r2, r3
    5874:	f64f 73f8 	movw	r3, #65528	; 0xfff8
    5878:	f2c0 0300 	movt	r3, #0	; 0x0
    587c:	ea02 0303 	and.w	r3, r2, r3
    5880:	461a      	mov	r2, r3
    5882:	683b      	ldr	r3, [r7, #0]
    5884:	811a      	strh	r2, [r3, #8]
}
    5886:	f107 0704 	add.w	r7, r7, #4	; 0x4
    588a:	46bd      	mov	sp, r7
    588c:	bc80      	pop	{r7}
    588e:	4770      	bx	lr

00005890 <TIM_ITRxExternalClockConfig>:
  * @param  TIM_TS_ITR2: Internal Trigger 2
  * @param  TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
    5890:	b580      	push	{r7, lr}
    5892:	b082      	sub	sp, #8
    5894:	af00      	add	r7, sp, #0
    5896:	6078      	str	r0, [r7, #4]
    5898:	460b      	mov	r3, r1
    589a:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
    589c:	883b      	ldrh	r3, [r7, #0]
    589e:	6878      	ldr	r0, [r7, #4]
    58a0:	4619      	mov	r1, r3
    58a2:	f000 f8dd 	bl	5a60 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
    58a6:	687b      	ldr	r3, [r7, #4]
    58a8:	891b      	ldrh	r3, [r3, #8]
    58aa:	b29b      	uxth	r3, r3
    58ac:	f043 0307 	orr.w	r3, r3, #7	; 0x7
    58b0:	b29a      	uxth	r2, r3
    58b2:	687b      	ldr	r3, [r7, #4]
    58b4:	811a      	strh	r2, [r3, #8]
}
    58b6:	f107 0708 	add.w	r7, r7, #8	; 0x8
    58ba:	46bd      	mov	sp, r7
    58bc:	bd80      	pop	{r7, pc}
    58be:	46c0      	nop			(mov r8, r8)

000058c0 <TIM_TIxExternalClockConfig>:
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
    58c0:	b580      	push	{r7, lr}
    58c2:	b084      	sub	sp, #16
    58c4:	af00      	add	r7, sp, #0
    58c6:	60f8      	str	r0, [r7, #12]
    58c8:	8139      	strh	r1, [r7, #8]
    58ca:	80ba      	strh	r2, [r7, #4]
    58cc:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
    58ce:	893b      	ldrh	r3, [r7, #8]
    58d0:	2b60      	cmp	r3, #96
    58d2:	d108      	bne.n	58e6 <TIM_TIxExternalClockConfig+0x26>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
    58d4:	88ba      	ldrh	r2, [r7, #4]
    58d6:	883b      	ldrh	r3, [r7, #0]
    58d8:	68f8      	ldr	r0, [r7, #12]
    58da:	4611      	mov	r1, r2
    58dc:	f04f 0201 	mov.w	r2, #1	; 0x1
    58e0:	f001 f854 	bl	698c <TI2_Config>
    58e4:	e007      	b.n	58f6 <TIM_TIxExternalClockConfig+0x36>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
    58e6:	88ba      	ldrh	r2, [r7, #4]
    58e8:	883b      	ldrh	r3, [r7, #0]
    58ea:	68f8      	ldr	r0, [r7, #12]
    58ec:	4611      	mov	r1, r2
    58ee:	f04f 0201 	mov.w	r2, #1	; 0x1
    58f2:	f001 f803 	bl	68fc <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
    58f6:	893b      	ldrh	r3, [r7, #8]
    58f8:	68f8      	ldr	r0, [r7, #12]
    58fa:	4619      	mov	r1, r3
    58fc:	f000 f8b0 	bl	5a60 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
    5900:	68fb      	ldr	r3, [r7, #12]
    5902:	891b      	ldrh	r3, [r3, #8]
    5904:	b29b      	uxth	r3, r3
    5906:	f043 0307 	orr.w	r3, r3, #7	; 0x7
    590a:	b29a      	uxth	r2, r3
    590c:	68fb      	ldr	r3, [r7, #12]
    590e:	811a      	strh	r2, [r3, #8]
}
    5910:	f107 0710 	add.w	r7, r7, #16	; 0x10
    5914:	46bd      	mov	sp, r7
    5916:	bd80      	pop	{r7, pc}

00005918 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
    5918:	b580      	push	{r7, lr}
    591a:	b085      	sub	sp, #20
    591c:	af00      	add	r7, sp, #0
    591e:	60f8      	str	r0, [r7, #12]
    5920:	8139      	strh	r1, [r7, #8]
    5922:	80ba      	strh	r2, [r7, #4]
    5924:	803b      	strh	r3, [r7, #0]
  uint16_t tmpsmcr = 0;
    5926:	f04f 0300 	mov.w	r3, #0	; 0x0
    592a:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
    592c:	8939      	ldrh	r1, [r7, #8]
    592e:	88ba      	ldrh	r2, [r7, #4]
    5930:	883b      	ldrh	r3, [r7, #0]
    5932:	68f8      	ldr	r0, [r7, #12]
    5934:	f000 f834 	bl	59a0 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    5938:	68fb      	ldr	r3, [r7, #12]
    593a:	891b      	ldrh	r3, [r3, #8]
    593c:	827b      	strh	r3, [r7, #18]
  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
    593e:	8a7b      	ldrh	r3, [r7, #18]
    5940:	f023 0307 	bic.w	r3, r3, #7	; 0x7
    5944:	827b      	strh	r3, [r7, #18]
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
    5946:	8a7b      	ldrh	r3, [r7, #18]
    5948:	f043 0307 	orr.w	r3, r3, #7	; 0x7
    594c:	827b      	strh	r3, [r7, #18]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
    594e:	8a7b      	ldrh	r3, [r7, #18]
    5950:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    5954:	827b      	strh	r3, [r7, #18]
  tmpsmcr |= TIM_TS_ETRF;
    5956:	8a7b      	ldrh	r3, [r7, #18]
    5958:	f043 0370 	orr.w	r3, r3, #112	; 0x70
    595c:	827b      	strh	r3, [r7, #18]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    595e:	68fb      	ldr	r3, [r7, #12]
    5960:	8a7a      	ldrh	r2, [r7, #18]
    5962:	811a      	strh	r2, [r3, #8]
}
    5964:	f107 0714 	add.w	r7, r7, #20	; 0x14
    5968:	46bd      	mov	sp, r7
    596a:	bd80      	pop	{r7, pc}

0000596c <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
    596c:	b580      	push	{r7, lr}
    596e:	b084      	sub	sp, #16
    5970:	af00      	add	r7, sp, #0
    5972:	60f8      	str	r0, [r7, #12]
    5974:	8139      	strh	r1, [r7, #8]
    5976:	80ba      	strh	r2, [r7, #4]
    5978:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
    597a:	8939      	ldrh	r1, [r7, #8]
    597c:	88ba      	ldrh	r2, [r7, #4]
    597e:	883b      	ldrh	r3, [r7, #0]
    5980:	68f8      	ldr	r0, [r7, #12]
    5982:	f000 f80d 	bl	59a0 <TIM_ETRConfig>
  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
    5986:	68fb      	ldr	r3, [r7, #12]
    5988:	891b      	ldrh	r3, [r3, #8]
    598a:	b29b      	uxth	r3, r3
    598c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    5990:	b29a      	uxth	r2, r3
    5992:	68fb      	ldr	r3, [r7, #12]
    5994:	811a      	strh	r2, [r3, #8]
}
    5996:	f107 0710 	add.w	r7, r7, #16	; 0x10
    599a:	46bd      	mov	sp, r7
    599c:	bd80      	pop	{r7, pc}
    599e:	46c0      	nop			(mov r8, r8)

000059a0 <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
    59a0:	b480      	push	{r7}
    59a2:	b085      	sub	sp, #20
    59a4:	af00      	add	r7, sp, #0
    59a6:	60f8      	str	r0, [r7, #12]
    59a8:	8139      	strh	r1, [r7, #8]
    59aa:	80ba      	strh	r2, [r7, #4]
    59ac:	803b      	strh	r3, [r7, #0]
  uint16_t tmpsmcr = 0;
    59ae:	f04f 0300 	mov.w	r3, #0	; 0x0
    59b2:	827b      	strh	r3, [r7, #18]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
    59b4:	68fb      	ldr	r3, [r7, #12]
    59b6:	891b      	ldrh	r3, [r3, #8]
    59b8:	827b      	strh	r3, [r7, #18]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
    59ba:	8a7b      	ldrh	r3, [r7, #18]
    59bc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    59c0:	827b      	strh	r3, [r7, #18]
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
    59c2:	883b      	ldrh	r3, [r7, #0]
    59c4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    59c8:	b29a      	uxth	r2, r3
    59ca:	88bb      	ldrh	r3, [r7, #4]
    59cc:	ea42 0303 	orr.w	r3, r2, r3
    59d0:	b29a      	uxth	r2, r3
    59d2:	893b      	ldrh	r3, [r7, #8]
    59d4:	ea42 0303 	orr.w	r3, r2, r3
    59d8:	b29a      	uxth	r2, r3
    59da:	8a7b      	ldrh	r3, [r7, #18]
    59dc:	ea42 0303 	orr.w	r3, r2, r3
    59e0:	827b      	strh	r3, [r7, #18]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    59e2:	68fb      	ldr	r3, [r7, #12]
    59e4:	8a7a      	ldrh	r2, [r7, #18]
    59e6:	811a      	strh	r2, [r3, #8]
}
    59e8:	f107 0714 	add.w	r7, r7, #20	; 0x14
    59ec:	46bd      	mov	sp, r7
    59ee:	bc80      	pop	{r7}
    59f0:	4770      	bx	lr
    59f2:	46c0      	nop			(mov r8, r8)

000059f4 <TIM_PrescalerConfig>:
  *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
    59f4:	b480      	push	{r7}
    59f6:	b083      	sub	sp, #12
    59f8:	af00      	add	r7, sp, #0
    59fa:	60b8      	str	r0, [r7, #8]
    59fc:	4613      	mov	r3, r2
    59fe:	460a      	mov	r2, r1
    5a00:	80ba      	strh	r2, [r7, #4]
    5a02:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
    5a04:	68bb      	ldr	r3, [r7, #8]
    5a06:	88ba      	ldrh	r2, [r7, #4]
    5a08:	851a      	strh	r2, [r3, #40]
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
    5a0a:	68bb      	ldr	r3, [r7, #8]
    5a0c:	883a      	ldrh	r2, [r7, #0]
    5a0e:	829a      	strh	r2, [r3, #20]
}
    5a10:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5a14:	46bd      	mov	sp, r7
    5a16:	bc80      	pop	{r7}
    5a18:	4770      	bx	lr
    5a1a:	46c0      	nop			(mov r8, r8)

00005a1c <TIM_CounterModeConfig>:
  *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
    5a1c:	b480      	push	{r7}
    5a1e:	b083      	sub	sp, #12
    5a20:	af00      	add	r7, sp, #0
    5a22:	6078      	str	r0, [r7, #4]
    5a24:	460b      	mov	r3, r1
    5a26:	803b      	strh	r3, [r7, #0]
  uint16_t tmpcr1 = 0;
    5a28:	f04f 0300 	mov.w	r3, #0	; 0x0
    5a2c:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
    5a2e:	687b      	ldr	r3, [r7, #4]
    5a30:	881b      	ldrh	r3, [r3, #0]
    5a32:	817b      	strh	r3, [r7, #10]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
    5a34:	897b      	ldrh	r3, [r7, #10]
    5a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    5a3a:	ea4f 5383 	mov.w	r3, r3, lsl #22
    5a3e:	ea4f 5393 	mov.w	r3, r3, lsr #22
    5a42:	817b      	strh	r3, [r7, #10]
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
    5a44:	897a      	ldrh	r2, [r7, #10]
    5a46:	883b      	ldrh	r3, [r7, #0]
    5a48:	ea42 0303 	orr.w	r3, r2, r3
    5a4c:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
    5a4e:	687b      	ldr	r3, [r7, #4]
    5a50:	897a      	ldrh	r2, [r7, #10]
    5a52:	801a      	strh	r2, [r3, #0]
}
    5a54:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5a58:	46bd      	mov	sp, r7
    5a5a:	bc80      	pop	{r7}
    5a5c:	4770      	bx	lr
    5a5e:	46c0      	nop			(mov r8, r8)

00005a60 <TIM_SelectInputTrigger>:
  *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *     @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
    5a60:	b480      	push	{r7}
    5a62:	b083      	sub	sp, #12
    5a64:	af00      	add	r7, sp, #0
    5a66:	6078      	str	r0, [r7, #4]
    5a68:	460b      	mov	r3, r1
    5a6a:	803b      	strh	r3, [r7, #0]
  uint16_t tmpsmcr = 0;
    5a6c:	f04f 0300 	mov.w	r3, #0	; 0x0
    5a70:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    5a72:	687b      	ldr	r3, [r7, #4]
    5a74:	891b      	ldrh	r3, [r3, #8]
    5a76:	817b      	strh	r3, [r7, #10]
  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
    5a78:	897b      	ldrh	r3, [r7, #10]
    5a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    5a7e:	817b      	strh	r3, [r7, #10]
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
    5a80:	897a      	ldrh	r2, [r7, #10]
    5a82:	883b      	ldrh	r3, [r7, #0]
    5a84:	ea42 0303 	orr.w	r3, r2, r3
    5a88:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    5a8a:	687b      	ldr	r3, [r7, #4]
    5a8c:	897a      	ldrh	r2, [r7, #10]
    5a8e:	811a      	strh	r2, [r3, #8]
}
    5a90:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5a94:	46bd      	mov	sp, r7
    5a96:	bc80      	pop	{r7}
    5a98:	4770      	bx	lr
    5a9a:	46c0      	nop			(mov r8, r8)

00005a9c <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
    5a9c:	b480      	push	{r7}
    5a9e:	b086      	sub	sp, #24
    5aa0:	af00      	add	r7, sp, #0
    5aa2:	60f8      	str	r0, [r7, #12]
    5aa4:	8139      	strh	r1, [r7, #8]
    5aa6:	80ba      	strh	r2, [r7, #4]
    5aa8:	803b      	strh	r3, [r7, #0]
  uint16_t tmpsmcr = 0;
    5aaa:	f04f 0300 	mov.w	r3, #0	; 0x0
    5aae:	827b      	strh	r3, [r7, #18]
  uint16_t tmpccmr1 = 0;
    5ab0:	f04f 0300 	mov.w	r3, #0	; 0x0
    5ab4:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
    5ab6:	f04f 0300 	mov.w	r3, #0	; 0x0
    5aba:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
    5abc:	68fb      	ldr	r3, [r7, #12]
    5abe:	891b      	ldrh	r3, [r3, #8]
    5ac0:	827b      	strh	r3, [r7, #18]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    5ac2:	68fb      	ldr	r3, [r7, #12]
    5ac4:	8b1b      	ldrh	r3, [r3, #24]
    5ac6:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
    5ac8:	68fb      	ldr	r3, [r7, #12]
    5aca:	8c1b      	ldrh	r3, [r3, #32]
    5acc:	82fb      	strh	r3, [r7, #22]

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
    5ace:	8a7b      	ldrh	r3, [r7, #18]
    5ad0:	f023 0307 	bic.w	r3, r3, #7	; 0x7
    5ad4:	827b      	strh	r3, [r7, #18]
  tmpsmcr |= TIM_EncoderMode;
    5ad6:	8a7a      	ldrh	r2, [r7, #18]
    5ad8:	893b      	ldrh	r3, [r7, #8]
    5ada:	ea42 0303 	orr.w	r3, r2, r3
    5ade:	827b      	strh	r3, [r7, #18]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
    5ae0:	8abb      	ldrh	r3, [r7, #20]
    5ae2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    5ae6:	f023 0303 	bic.w	r3, r3, #3	; 0x3
    5aea:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
    5aec:	8abb      	ldrh	r3, [r7, #20]
    5aee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    5af2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    5af6:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
    5af8:	8afb      	ldrh	r3, [r7, #22]
    5afa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
    5afe:	82fb      	strh	r3, [r7, #22]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
    5b00:	883b      	ldrh	r3, [r7, #0]
    5b02:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5b06:	b29a      	uxth	r2, r3
    5b08:	88bb      	ldrh	r3, [r7, #4]
    5b0a:	ea42 0303 	orr.w	r3, r2, r3
    5b0e:	b29a      	uxth	r2, r3
    5b10:	8afb      	ldrh	r3, [r7, #22]
    5b12:	ea42 0303 	orr.w	r3, r2, r3
    5b16:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
    5b18:	68fb      	ldr	r3, [r7, #12]
    5b1a:	8a7a      	ldrh	r2, [r7, #18]
    5b1c:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    5b1e:	68fb      	ldr	r3, [r7, #12]
    5b20:	8aba      	ldrh	r2, [r7, #20]
    5b22:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
    5b24:	68fb      	ldr	r3, [r7, #12]
    5b26:	8afa      	ldrh	r2, [r7, #22]
    5b28:	841a      	strh	r2, [r3, #32]
}
    5b2a:	f107 0718 	add.w	r7, r7, #24	; 0x18
    5b2e:	46bd      	mov	sp, r7
    5b30:	bc80      	pop	{r7}
    5b32:	4770      	bx	lr

00005b34 <TIM_ForcedOC1Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    5b34:	b480      	push	{r7}
    5b36:	b083      	sub	sp, #12
    5b38:	af00      	add	r7, sp, #0
    5b3a:	6078      	str	r0, [r7, #4]
    5b3c:	460b      	mov	r3, r1
    5b3e:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr1 = 0;
    5b40:	f04f 0300 	mov.w	r3, #0	; 0x0
    5b44:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
    5b46:	687b      	ldr	r3, [r7, #4]
    5b48:	8b1b      	ldrh	r3, [r3, #24]
    5b4a:	817b      	strh	r3, [r7, #10]
  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
    5b4c:	897b      	ldrh	r3, [r7, #10]
    5b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    5b52:	817b      	strh	r3, [r7, #10]
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
    5b54:	897a      	ldrh	r2, [r7, #10]
    5b56:	883b      	ldrh	r3, [r7, #0]
    5b58:	ea42 0303 	orr.w	r3, r2, r3
    5b5c:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    5b5e:	687b      	ldr	r3, [r7, #4]
    5b60:	897a      	ldrh	r2, [r7, #10]
    5b62:	831a      	strh	r2, [r3, #24]
}
    5b64:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5b68:	46bd      	mov	sp, r7
    5b6a:	bc80      	pop	{r7}
    5b6c:	4770      	bx	lr
    5b6e:	46c0      	nop			(mov r8, r8)

00005b70 <TIM_ForcedOC2Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    5b70:	b480      	push	{r7}
    5b72:	b083      	sub	sp, #12
    5b74:	af00      	add	r7, sp, #0
    5b76:	6078      	str	r0, [r7, #4]
    5b78:	460b      	mov	r3, r1
    5b7a:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr1 = 0;
    5b7c:	f04f 0300 	mov.w	r3, #0	; 0x0
    5b80:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
    5b82:	687b      	ldr	r3, [r7, #4]
    5b84:	8b1b      	ldrh	r3, [r3, #24]
    5b86:	817b      	strh	r3, [r7, #10]
  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
    5b88:	897b      	ldrh	r3, [r7, #10]
    5b8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    5b8e:	817b      	strh	r3, [r7, #10]
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
    5b90:	883b      	ldrh	r3, [r7, #0]
    5b92:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5b96:	b29a      	uxth	r2, r3
    5b98:	897b      	ldrh	r3, [r7, #10]
    5b9a:	ea42 0303 	orr.w	r3, r2, r3
    5b9e:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    5ba0:	687b      	ldr	r3, [r7, #4]
    5ba2:	897a      	ldrh	r2, [r7, #10]
    5ba4:	831a      	strh	r2, [r3, #24]
}
    5ba6:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5baa:	46bd      	mov	sp, r7
    5bac:	bc80      	pop	{r7}
    5bae:	4770      	bx	lr

00005bb0 <TIM_ForcedOC3Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    5bb0:	b480      	push	{r7}
    5bb2:	b083      	sub	sp, #12
    5bb4:	af00      	add	r7, sp, #0
    5bb6:	6078      	str	r0, [r7, #4]
    5bb8:	460b      	mov	r3, r1
    5bba:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr2 = 0;
    5bbc:	f04f 0300 	mov.w	r3, #0	; 0x0
    5bc0:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
    5bc2:	687b      	ldr	r3, [r7, #4]
    5bc4:	8b9b      	ldrh	r3, [r3, #28]
    5bc6:	817b      	strh	r3, [r7, #10]
  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
    5bc8:	897b      	ldrh	r3, [r7, #10]
    5bca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    5bce:	817b      	strh	r3, [r7, #10]
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
    5bd0:	897a      	ldrh	r2, [r7, #10]
    5bd2:	883b      	ldrh	r3, [r7, #0]
    5bd4:	ea42 0303 	orr.w	r3, r2, r3
    5bd8:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    5bda:	687b      	ldr	r3, [r7, #4]
    5bdc:	897a      	ldrh	r2, [r7, #10]
    5bde:	839a      	strh	r2, [r3, #28]
}
    5be0:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5be4:	46bd      	mov	sp, r7
    5be6:	bc80      	pop	{r7}
    5be8:	4770      	bx	lr
    5bea:	46c0      	nop			(mov r8, r8)

00005bec <TIM_ForcedOC4Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
    5bec:	b480      	push	{r7}
    5bee:	b083      	sub	sp, #12
    5bf0:	af00      	add	r7, sp, #0
    5bf2:	6078      	str	r0, [r7, #4]
    5bf4:	460b      	mov	r3, r1
    5bf6:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr2 = 0;
    5bf8:	f04f 0300 	mov.w	r3, #0	; 0x0
    5bfc:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
    5bfe:	687b      	ldr	r3, [r7, #4]
    5c00:	8b9b      	ldrh	r3, [r3, #28]
    5c02:	817b      	strh	r3, [r7, #10]
  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
    5c04:	897b      	ldrh	r3, [r7, #10]
    5c06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
    5c0a:	817b      	strh	r3, [r7, #10]
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
    5c0c:	883b      	ldrh	r3, [r7, #0]
    5c0e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5c12:	b29a      	uxth	r2, r3
    5c14:	897b      	ldrh	r3, [r7, #10]
    5c16:	ea42 0303 	orr.w	r3, r2, r3
    5c1a:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    5c1c:	687b      	ldr	r3, [r7, #4]
    5c1e:	897a      	ldrh	r2, [r7, #10]
    5c20:	839a      	strh	r2, [r3, #28]
}
    5c22:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5c26:	46bd      	mov	sp, r7
    5c28:	bc80      	pop	{r7}
    5c2a:	4770      	bx	lr

00005c2c <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    5c2c:	b480      	push	{r7}
    5c2e:	b082      	sub	sp, #8
    5c30:	af00      	add	r7, sp, #0
    5c32:	6078      	str	r0, [r7, #4]
    5c34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5c36:	683b      	ldr	r3, [r7, #0]
    5c38:	2b00      	cmp	r3, #0
    5c3a:	d008      	beq.n	5c4e <TIM_ARRPreloadConfig+0x22>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
    5c3c:	687b      	ldr	r3, [r7, #4]
    5c3e:	881b      	ldrh	r3, [r3, #0]
    5c40:	b29b      	uxth	r3, r3
    5c42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    5c46:	b29a      	uxth	r2, r3
    5c48:	687b      	ldr	r3, [r7, #4]
    5c4a:	801a      	strh	r2, [r3, #0]
    5c4c:	e00c      	b.n	5c68 <TIM_ARRPreloadConfig+0x3c>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
    5c4e:	687b      	ldr	r3, [r7, #4]
    5c50:	881b      	ldrh	r3, [r3, #0]
    5c52:	b29b      	uxth	r3, r3
    5c54:	461a      	mov	r2, r3
    5c56:	f240 337f 	movw	r3, #895	; 0x37f
    5c5a:	f2c0 0300 	movt	r3, #0	; 0x0
    5c5e:	ea02 0303 	and.w	r3, r2, r3
    5c62:	461a      	mov	r2, r3
    5c64:	687b      	ldr	r3, [r7, #4]
    5c66:	801a      	strh	r2, [r3, #0]
  }
}
    5c68:	f107 0708 	add.w	r7, r7, #8	; 0x8
    5c6c:	46bd      	mov	sp, r7
    5c6e:	bc80      	pop	{r7}
    5c70:	4770      	bx	lr
    5c72:	46c0      	nop			(mov r8, r8)

00005c74 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    5c74:	b480      	push	{r7}
    5c76:	b082      	sub	sp, #8
    5c78:	af00      	add	r7, sp, #0
    5c7a:	6078      	str	r0, [r7, #4]
    5c7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5c7e:	683b      	ldr	r3, [r7, #0]
    5c80:	2b00      	cmp	r3, #0
    5c82:	d008      	beq.n	5c96 <TIM_SelectCOM+0x22>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
    5c84:	687b      	ldr	r3, [r7, #4]
    5c86:	889b      	ldrh	r3, [r3, #4]
    5c88:	b29b      	uxth	r3, r3
    5c8a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
    5c8e:	b29a      	uxth	r2, r3
    5c90:	687b      	ldr	r3, [r7, #4]
    5c92:	809a      	strh	r2, [r3, #4]
    5c94:	e00c      	b.n	5cb0 <TIM_SelectCOM+0x3c>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
    5c96:	687b      	ldr	r3, [r7, #4]
    5c98:	889b      	ldrh	r3, [r3, #4]
    5c9a:	b29b      	uxth	r3, r3
    5c9c:	461a      	mov	r2, r3
    5c9e:	f64f 73fb 	movw	r3, #65531	; 0xfffb
    5ca2:	f2c0 0300 	movt	r3, #0	; 0x0
    5ca6:	ea02 0303 	and.w	r3, r2, r3
    5caa:	461a      	mov	r2, r3
    5cac:	687b      	ldr	r3, [r7, #4]
    5cae:	809a      	strh	r2, [r3, #4]
  }
}
    5cb0:	f107 0708 	add.w	r7, r7, #8	; 0x8
    5cb4:	46bd      	mov	sp, r7
    5cb6:	bc80      	pop	{r7}
    5cb8:	4770      	bx	lr
    5cba:	46c0      	nop			(mov r8, r8)

00005cbc <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    5cbc:	b480      	push	{r7}
    5cbe:	b082      	sub	sp, #8
    5cc0:	af00      	add	r7, sp, #0
    5cc2:	6078      	str	r0, [r7, #4]
    5cc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5cc6:	683b      	ldr	r3, [r7, #0]
    5cc8:	2b00      	cmp	r3, #0
    5cca:	d008      	beq.n	5cde <TIM_SelectCCDMA+0x22>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
    5ccc:	687b      	ldr	r3, [r7, #4]
    5cce:	889b      	ldrh	r3, [r3, #4]
    5cd0:	b29b      	uxth	r3, r3
    5cd2:	f043 0308 	orr.w	r3, r3, #8	; 0x8
    5cd6:	b29a      	uxth	r2, r3
    5cd8:	687b      	ldr	r3, [r7, #4]
    5cda:	809a      	strh	r2, [r3, #4]
    5cdc:	e00c      	b.n	5cf8 <TIM_SelectCCDMA+0x3c>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
    5cde:	687b      	ldr	r3, [r7, #4]
    5ce0:	889b      	ldrh	r3, [r3, #4]
    5ce2:	b29b      	uxth	r3, r3
    5ce4:	461a      	mov	r2, r3
    5ce6:	f64f 73f7 	movw	r3, #65527	; 0xfff7
    5cea:	f2c0 0300 	movt	r3, #0	; 0x0
    5cee:	ea02 0303 	and.w	r3, r2, r3
    5cf2:	461a      	mov	r2, r3
    5cf4:	687b      	ldr	r3, [r7, #4]
    5cf6:	809a      	strh	r2, [r3, #4]
  }
}
    5cf8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    5cfc:	46bd      	mov	sp, r7
    5cfe:	bc80      	pop	{r7}
    5d00:	4770      	bx	lr
    5d02:	46c0      	nop			(mov r8, r8)

00005d04 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
    5d04:	b480      	push	{r7}
    5d06:	b082      	sub	sp, #8
    5d08:	af00      	add	r7, sp, #0
    5d0a:	6078      	str	r0, [r7, #4]
    5d0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    5d0e:	683b      	ldr	r3, [r7, #0]
    5d10:	2b00      	cmp	r3, #0
    5d12:	d008      	beq.n	5d26 <TIM_CCPreloadControl+0x22>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
    5d14:	687b      	ldr	r3, [r7, #4]
    5d16:	889b      	ldrh	r3, [r3, #4]
    5d18:	b29b      	uxth	r3, r3
    5d1a:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    5d1e:	b29a      	uxth	r2, r3
    5d20:	687b      	ldr	r3, [r7, #4]
    5d22:	809a      	strh	r2, [r3, #4]
    5d24:	e00c      	b.n	5d40 <TIM_CCPreloadControl+0x3c>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
    5d26:	687b      	ldr	r3, [r7, #4]
    5d28:	889b      	ldrh	r3, [r3, #4]
    5d2a:	b29b      	uxth	r3, r3
    5d2c:	461a      	mov	r2, r3
    5d2e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    5d32:	f2c0 0300 	movt	r3, #0	; 0x0
    5d36:	ea02 0303 	and.w	r3, r2, r3
    5d3a:	461a      	mov	r2, r3
    5d3c:	687b      	ldr	r3, [r7, #4]
    5d3e:	809a      	strh	r2, [r3, #4]
  }
}
    5d40:	f107 0708 	add.w	r7, r7, #8	; 0x8
    5d44:	46bd      	mov	sp, r7
    5d46:	bc80      	pop	{r7}
    5d48:	4770      	bx	lr
    5d4a:	46c0      	nop			(mov r8, r8)

00005d4c <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    5d4c:	b480      	push	{r7}
    5d4e:	b083      	sub	sp, #12
    5d50:	af00      	add	r7, sp, #0
    5d52:	6078      	str	r0, [r7, #4]
    5d54:	460b      	mov	r3, r1
    5d56:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr1 = 0;
    5d58:	f04f 0300 	mov.w	r3, #0	; 0x0
    5d5c:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
    5d5e:	687b      	ldr	r3, [r7, #4]
    5d60:	8b1b      	ldrh	r3, [r3, #24]
    5d62:	817b      	strh	r3, [r7, #10]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
    5d64:	897b      	ldrh	r3, [r7, #10]
    5d66:	f023 0308 	bic.w	r3, r3, #8	; 0x8
    5d6a:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
    5d6c:	897a      	ldrh	r2, [r7, #10]
    5d6e:	883b      	ldrh	r3, [r7, #0]
    5d70:	ea42 0303 	orr.w	r3, r2, r3
    5d74:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    5d76:	687b      	ldr	r3, [r7, #4]
    5d78:	897a      	ldrh	r2, [r7, #10]
    5d7a:	831a      	strh	r2, [r3, #24]
}
    5d7c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5d80:	46bd      	mov	sp, r7
    5d82:	bc80      	pop	{r7}
    5d84:	4770      	bx	lr
    5d86:	46c0      	nop			(mov r8, r8)

00005d88 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    5d88:	b480      	push	{r7}
    5d8a:	b083      	sub	sp, #12
    5d8c:	af00      	add	r7, sp, #0
    5d8e:	6078      	str	r0, [r7, #4]
    5d90:	460b      	mov	r3, r1
    5d92:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr1 = 0;
    5d94:	f04f 0300 	mov.w	r3, #0	; 0x0
    5d98:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
    5d9a:	687b      	ldr	r3, [r7, #4]
    5d9c:	8b1b      	ldrh	r3, [r3, #24]
    5d9e:	817b      	strh	r3, [r7, #10]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
    5da0:	897b      	ldrh	r3, [r7, #10]
    5da2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    5da6:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
    5da8:	883b      	ldrh	r3, [r7, #0]
    5daa:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5dae:	b29a      	uxth	r2, r3
    5db0:	897b      	ldrh	r3, [r7, #10]
    5db2:	ea42 0303 	orr.w	r3, r2, r3
    5db6:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    5db8:	687b      	ldr	r3, [r7, #4]
    5dba:	897a      	ldrh	r2, [r7, #10]
    5dbc:	831a      	strh	r2, [r3, #24]
}
    5dbe:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5dc2:	46bd      	mov	sp, r7
    5dc4:	bc80      	pop	{r7}
    5dc6:	4770      	bx	lr

00005dc8 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    5dc8:	b480      	push	{r7}
    5dca:	b083      	sub	sp, #12
    5dcc:	af00      	add	r7, sp, #0
    5dce:	6078      	str	r0, [r7, #4]
    5dd0:	460b      	mov	r3, r1
    5dd2:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr2 = 0;
    5dd4:	f04f 0300 	mov.w	r3, #0	; 0x0
    5dd8:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
    5dda:	687b      	ldr	r3, [r7, #4]
    5ddc:	8b9b      	ldrh	r3, [r3, #28]
    5dde:	817b      	strh	r3, [r7, #10]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
    5de0:	897b      	ldrh	r3, [r7, #10]
    5de2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
    5de6:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
    5de8:	897a      	ldrh	r2, [r7, #10]
    5dea:	883b      	ldrh	r3, [r7, #0]
    5dec:	ea42 0303 	orr.w	r3, r2, r3
    5df0:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    5df2:	687b      	ldr	r3, [r7, #4]
    5df4:	897a      	ldrh	r2, [r7, #10]
    5df6:	839a      	strh	r2, [r3, #28]
}
    5df8:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5dfc:	46bd      	mov	sp, r7
    5dfe:	bc80      	pop	{r7}
    5e00:	4770      	bx	lr
    5e02:	46c0      	nop			(mov r8, r8)

00005e04 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    5e04:	b480      	push	{r7}
    5e06:	b083      	sub	sp, #12
    5e08:	af00      	add	r7, sp, #0
    5e0a:	6078      	str	r0, [r7, #4]
    5e0c:	460b      	mov	r3, r1
    5e0e:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr2 = 0;
    5e10:	f04f 0300 	mov.w	r3, #0	; 0x0
    5e14:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
    5e16:	687b      	ldr	r3, [r7, #4]
    5e18:	8b9b      	ldrh	r3, [r3, #28]
    5e1a:	817b      	strh	r3, [r7, #10]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
    5e1c:	897b      	ldrh	r3, [r7, #10]
    5e1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    5e22:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
    5e24:	883b      	ldrh	r3, [r7, #0]
    5e26:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5e2a:	b29a      	uxth	r2, r3
    5e2c:	897b      	ldrh	r3, [r7, #10]
    5e2e:	ea42 0303 	orr.w	r3, r2, r3
    5e32:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    5e34:	687b      	ldr	r3, [r7, #4]
    5e36:	897a      	ldrh	r2, [r7, #10]
    5e38:	839a      	strh	r2, [r3, #28]
}
    5e3a:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5e3e:	46bd      	mov	sp, r7
    5e40:	bc80      	pop	{r7}
    5e42:	4770      	bx	lr

00005e44 <TIM_OC1FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    5e44:	b480      	push	{r7}
    5e46:	b083      	sub	sp, #12
    5e48:	af00      	add	r7, sp, #0
    5e4a:	6078      	str	r0, [r7, #4]
    5e4c:	460b      	mov	r3, r1
    5e4e:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr1 = 0;
    5e50:	f04f 0300 	mov.w	r3, #0	; 0x0
    5e54:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    5e56:	687b      	ldr	r3, [r7, #4]
    5e58:	8b1b      	ldrh	r3, [r3, #24]
    5e5a:	817b      	strh	r3, [r7, #10]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
    5e5c:	897b      	ldrh	r3, [r7, #10]
    5e5e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
    5e62:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
    5e64:	897a      	ldrh	r2, [r7, #10]
    5e66:	883b      	ldrh	r3, [r7, #0]
    5e68:	ea42 0303 	orr.w	r3, r2, r3
    5e6c:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    5e6e:	687b      	ldr	r3, [r7, #4]
    5e70:	897a      	ldrh	r2, [r7, #10]
    5e72:	831a      	strh	r2, [r3, #24]
}
    5e74:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5e78:	46bd      	mov	sp, r7
    5e7a:	bc80      	pop	{r7}
    5e7c:	4770      	bx	lr
    5e7e:	46c0      	nop			(mov r8, r8)

00005e80 <TIM_OC2FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    5e80:	b480      	push	{r7}
    5e82:	b083      	sub	sp, #12
    5e84:	af00      	add	r7, sp, #0
    5e86:	6078      	str	r0, [r7, #4]
    5e88:	460b      	mov	r3, r1
    5e8a:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr1 = 0;
    5e8c:	f04f 0300 	mov.w	r3, #0	; 0x0
    5e90:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
    5e92:	687b      	ldr	r3, [r7, #4]
    5e94:	8b1b      	ldrh	r3, [r3, #24]
    5e96:	817b      	strh	r3, [r7, #10]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
    5e98:	897b      	ldrh	r3, [r7, #10]
    5e9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    5e9e:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
    5ea0:	883b      	ldrh	r3, [r7, #0]
    5ea2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5ea6:	b29a      	uxth	r2, r3
    5ea8:	897b      	ldrh	r3, [r7, #10]
    5eaa:	ea42 0303 	orr.w	r3, r2, r3
    5eae:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
    5eb0:	687b      	ldr	r3, [r7, #4]
    5eb2:	897a      	ldrh	r2, [r7, #10]
    5eb4:	831a      	strh	r2, [r3, #24]
}
    5eb6:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5eba:	46bd      	mov	sp, r7
    5ebc:	bc80      	pop	{r7}
    5ebe:	4770      	bx	lr

00005ec0 <TIM_OC3FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    5ec0:	b480      	push	{r7}
    5ec2:	b083      	sub	sp, #12
    5ec4:	af00      	add	r7, sp, #0
    5ec6:	6078      	str	r0, [r7, #4]
    5ec8:	460b      	mov	r3, r1
    5eca:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr2 = 0;
    5ecc:	f04f 0300 	mov.w	r3, #0	; 0x0
    5ed0:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
    5ed2:	687b      	ldr	r3, [r7, #4]
    5ed4:	8b9b      	ldrh	r3, [r3, #28]
    5ed6:	817b      	strh	r3, [r7, #10]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
    5ed8:	897b      	ldrh	r3, [r7, #10]
    5eda:	f023 0304 	bic.w	r3, r3, #4	; 0x4
    5ede:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
    5ee0:	897a      	ldrh	r2, [r7, #10]
    5ee2:	883b      	ldrh	r3, [r7, #0]
    5ee4:	ea42 0303 	orr.w	r3, r2, r3
    5ee8:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
    5eea:	687b      	ldr	r3, [r7, #4]
    5eec:	897a      	ldrh	r2, [r7, #10]
    5eee:	839a      	strh	r2, [r3, #28]
}
    5ef0:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5ef4:	46bd      	mov	sp, r7
    5ef6:	bc80      	pop	{r7}
    5ef8:	4770      	bx	lr
    5efa:	46c0      	nop			(mov r8, r8)

00005efc <TIM_OC4FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    5efc:	b480      	push	{r7}
    5efe:	b083      	sub	sp, #12
    5f00:	af00      	add	r7, sp, #0
    5f02:	6078      	str	r0, [r7, #4]
    5f04:	460b      	mov	r3, r1
    5f06:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr2 = 0;
    5f08:	f04f 0300 	mov.w	r3, #0	; 0x0
    5f0c:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
    5f0e:	687b      	ldr	r3, [r7, #4]
    5f10:	8b9b      	ldrh	r3, [r3, #28]
    5f12:	817b      	strh	r3, [r7, #10]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
    5f14:	897b      	ldrh	r3, [r7, #10]
    5f16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    5f1a:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
    5f1c:	883b      	ldrh	r3, [r7, #0]
    5f1e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5f22:	b29a      	uxth	r2, r3
    5f24:	897b      	ldrh	r3, [r7, #10]
    5f26:	ea42 0303 	orr.w	r3, r2, r3
    5f2a:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
    5f2c:	687b      	ldr	r3, [r7, #4]
    5f2e:	897a      	ldrh	r2, [r7, #10]
    5f30:	839a      	strh	r2, [r3, #28]
}
    5f32:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5f36:	46bd      	mov	sp, r7
    5f38:	bc80      	pop	{r7}
    5f3a:	4770      	bx	lr

00005f3c <TIM_ClearOC1Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    5f3c:	b480      	push	{r7}
    5f3e:	b083      	sub	sp, #12
    5f40:	af00      	add	r7, sp, #0
    5f42:	6078      	str	r0, [r7, #4]
    5f44:	460b      	mov	r3, r1
    5f46:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr1 = 0;
    5f48:	f04f 0300 	mov.w	r3, #0	; 0x0
    5f4c:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
    5f4e:	687b      	ldr	r3, [r7, #4]
    5f50:	8b1b      	ldrh	r3, [r3, #24]
    5f52:	817b      	strh	r3, [r7, #10]
  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
    5f54:	897b      	ldrh	r3, [r7, #10]
    5f56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    5f5a:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
    5f5c:	897a      	ldrh	r2, [r7, #10]
    5f5e:	883b      	ldrh	r3, [r7, #0]
    5f60:	ea42 0303 	orr.w	r3, r2, r3
    5f64:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    5f66:	687b      	ldr	r3, [r7, #4]
    5f68:	897a      	ldrh	r2, [r7, #10]
    5f6a:	831a      	strh	r2, [r3, #24]
}
    5f6c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5f70:	46bd      	mov	sp, r7
    5f72:	bc80      	pop	{r7}
    5f74:	4770      	bx	lr
    5f76:	46c0      	nop			(mov r8, r8)

00005f78 <TIM_ClearOC2Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    5f78:	b480      	push	{r7}
    5f7a:	b083      	sub	sp, #12
    5f7c:	af00      	add	r7, sp, #0
    5f7e:	6078      	str	r0, [r7, #4]
    5f80:	460b      	mov	r3, r1
    5f82:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr1 = 0;
    5f84:	f04f 0300 	mov.w	r3, #0	; 0x0
    5f88:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
    5f8a:	687b      	ldr	r3, [r7, #4]
    5f8c:	8b1b      	ldrh	r3, [r3, #24]
    5f8e:	817b      	strh	r3, [r7, #10]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
    5f90:	897b      	ldrh	r3, [r7, #10]
    5f92:	ea4f 4343 	mov.w	r3, r3, lsl #17
    5f96:	ea4f 4353 	mov.w	r3, r3, lsr #17
    5f9a:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
    5f9c:	883b      	ldrh	r3, [r7, #0]
    5f9e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    5fa2:	b29a      	uxth	r2, r3
    5fa4:	897b      	ldrh	r3, [r7, #10]
    5fa6:	ea42 0303 	orr.w	r3, r2, r3
    5faa:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
    5fac:	687b      	ldr	r3, [r7, #4]
    5fae:	897a      	ldrh	r2, [r7, #10]
    5fb0:	831a      	strh	r2, [r3, #24]
}
    5fb2:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5fb6:	46bd      	mov	sp, r7
    5fb8:	bc80      	pop	{r7}
    5fba:	4770      	bx	lr

00005fbc <TIM_ClearOC3Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    5fbc:	b480      	push	{r7}
    5fbe:	b083      	sub	sp, #12
    5fc0:	af00      	add	r7, sp, #0
    5fc2:	6078      	str	r0, [r7, #4]
    5fc4:	460b      	mov	r3, r1
    5fc6:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr2 = 0;
    5fc8:	f04f 0300 	mov.w	r3, #0	; 0x0
    5fcc:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
    5fce:	687b      	ldr	r3, [r7, #4]
    5fd0:	8b9b      	ldrh	r3, [r3, #28]
    5fd2:	817b      	strh	r3, [r7, #10]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
    5fd4:	897b      	ldrh	r3, [r7, #10]
    5fd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    5fda:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
    5fdc:	897a      	ldrh	r2, [r7, #10]
    5fde:	883b      	ldrh	r3, [r7, #0]
    5fe0:	ea42 0303 	orr.w	r3, r2, r3
    5fe4:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    5fe6:	687b      	ldr	r3, [r7, #4]
    5fe8:	897a      	ldrh	r2, [r7, #10]
    5fea:	839a      	strh	r2, [r3, #28]
}
    5fec:	f107 070c 	add.w	r7, r7, #12	; 0xc
    5ff0:	46bd      	mov	sp, r7
    5ff2:	bc80      	pop	{r7}
    5ff4:	4770      	bx	lr
    5ff6:	46c0      	nop			(mov r8, r8)

00005ff8 <TIM_ClearOC4Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
    5ff8:	b480      	push	{r7}
    5ffa:	b083      	sub	sp, #12
    5ffc:	af00      	add	r7, sp, #0
    5ffe:	6078      	str	r0, [r7, #4]
    6000:	460b      	mov	r3, r1
    6002:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr2 = 0;
    6004:	f04f 0300 	mov.w	r3, #0	; 0x0
    6008:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
    600a:	687b      	ldr	r3, [r7, #4]
    600c:	8b9b      	ldrh	r3, [r3, #28]
    600e:	817b      	strh	r3, [r7, #10]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
    6010:	897b      	ldrh	r3, [r7, #10]
    6012:	ea4f 4343 	mov.w	r3, r3, lsl #17
    6016:	ea4f 4353 	mov.w	r3, r3, lsr #17
    601a:	817b      	strh	r3, [r7, #10]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
    601c:	883b      	ldrh	r3, [r7, #0]
    601e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    6022:	b29a      	uxth	r2, r3
    6024:	897b      	ldrh	r3, [r7, #10]
    6026:	ea42 0303 	orr.w	r3, r2, r3
    602a:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
    602c:	687b      	ldr	r3, [r7, #4]
    602e:	897a      	ldrh	r2, [r7, #10]
    6030:	839a      	strh	r2, [r3, #28]
}
    6032:	f107 070c 	add.w	r7, r7, #12	; 0xc
    6036:	46bd      	mov	sp, r7
    6038:	bc80      	pop	{r7}
    603a:	4770      	bx	lr

0000603c <TIM_OC1PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    603c:	b480      	push	{r7}
    603e:	b083      	sub	sp, #12
    6040:	af00      	add	r7, sp, #0
    6042:	6078      	str	r0, [r7, #4]
    6044:	460b      	mov	r3, r1
    6046:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccer = 0;
    6048:	f04f 0300 	mov.w	r3, #0	; 0x0
    604c:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    604e:	687b      	ldr	r3, [r7, #4]
    6050:	8c1b      	ldrh	r3, [r3, #32]
    6052:	817b      	strh	r3, [r7, #10]
  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
    6054:	897b      	ldrh	r3, [r7, #10]
    6056:	f023 0302 	bic.w	r3, r3, #2	; 0x2
    605a:	817b      	strh	r3, [r7, #10]
  tmpccer |= TIM_OCPolarity;
    605c:	897a      	ldrh	r2, [r7, #10]
    605e:	883b      	ldrh	r3, [r7, #0]
    6060:	ea42 0303 	orr.w	r3, r2, r3
    6064:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    6066:	687b      	ldr	r3, [r7, #4]
    6068:	897a      	ldrh	r2, [r7, #10]
    606a:	841a      	strh	r2, [r3, #32]
}
    606c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    6070:	46bd      	mov	sp, r7
    6072:	bc80      	pop	{r7}
    6074:	4770      	bx	lr
    6076:	46c0      	nop			(mov r8, r8)

00006078 <TIM_OC1NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    6078:	b480      	push	{r7}
    607a:	b083      	sub	sp, #12
    607c:	af00      	add	r7, sp, #0
    607e:	6078      	str	r0, [r7, #4]
    6080:	460b      	mov	r3, r1
    6082:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccer = 0;
    6084:	f04f 0300 	mov.w	r3, #0	; 0x0
    6088:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
    608a:	687b      	ldr	r3, [r7, #4]
    608c:	8c1b      	ldrh	r3, [r3, #32]
    608e:	817b      	strh	r3, [r7, #10]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
    6090:	897b      	ldrh	r3, [r7, #10]
    6092:	f023 0308 	bic.w	r3, r3, #8	; 0x8
    6096:	817b      	strh	r3, [r7, #10]
  tmpccer |= TIM_OCNPolarity;
    6098:	897a      	ldrh	r2, [r7, #10]
    609a:	883b      	ldrh	r3, [r7, #0]
    609c:	ea42 0303 	orr.w	r3, r2, r3
    60a0:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    60a2:	687b      	ldr	r3, [r7, #4]
    60a4:	897a      	ldrh	r2, [r7, #10]
    60a6:	841a      	strh	r2, [r3, #32]
}
    60a8:	f107 070c 	add.w	r7, r7, #12	; 0xc
    60ac:	46bd      	mov	sp, r7
    60ae:	bc80      	pop	{r7}
    60b0:	4770      	bx	lr
    60b2:	46c0      	nop			(mov r8, r8)

000060b4 <TIM_OC2PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    60b4:	b480      	push	{r7}
    60b6:	b083      	sub	sp, #12
    60b8:	af00      	add	r7, sp, #0
    60ba:	6078      	str	r0, [r7, #4]
    60bc:	460b      	mov	r3, r1
    60be:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccer = 0;
    60c0:	f04f 0300 	mov.w	r3, #0	; 0x0
    60c4:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    60c6:	687b      	ldr	r3, [r7, #4]
    60c8:	8c1b      	ldrh	r3, [r3, #32]
    60ca:	817b      	strh	r3, [r7, #10]
  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
    60cc:	897b      	ldrh	r3, [r7, #10]
    60ce:	f023 0320 	bic.w	r3, r3, #32	; 0x20
    60d2:	817b      	strh	r3, [r7, #10]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
    60d4:	883b      	ldrh	r3, [r7, #0]
    60d6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    60da:	b29a      	uxth	r2, r3
    60dc:	897b      	ldrh	r3, [r7, #10]
    60de:	ea42 0303 	orr.w	r3, r2, r3
    60e2:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    60e4:	687b      	ldr	r3, [r7, #4]
    60e6:	897a      	ldrh	r2, [r7, #10]
    60e8:	841a      	strh	r2, [r3, #32]
}
    60ea:	f107 070c 	add.w	r7, r7, #12	; 0xc
    60ee:	46bd      	mov	sp, r7
    60f0:	bc80      	pop	{r7}
    60f2:	4770      	bx	lr

000060f4 <TIM_OC2NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    60f4:	b480      	push	{r7}
    60f6:	b083      	sub	sp, #12
    60f8:	af00      	add	r7, sp, #0
    60fa:	6078      	str	r0, [r7, #4]
    60fc:	460b      	mov	r3, r1
    60fe:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccer = 0;
    6100:	f04f 0300 	mov.w	r3, #0	; 0x0
    6104:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
    6106:	687b      	ldr	r3, [r7, #4]
    6108:	8c1b      	ldrh	r3, [r3, #32]
    610a:	817b      	strh	r3, [r7, #10]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
    610c:	897b      	ldrh	r3, [r7, #10]
    610e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    6112:	817b      	strh	r3, [r7, #10]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
    6114:	883b      	ldrh	r3, [r7, #0]
    6116:	ea4f 1303 	mov.w	r3, r3, lsl #4
    611a:	b29a      	uxth	r2, r3
    611c:	897b      	ldrh	r3, [r7, #10]
    611e:	ea42 0303 	orr.w	r3, r2, r3
    6122:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    6124:	687b      	ldr	r3, [r7, #4]
    6126:	897a      	ldrh	r2, [r7, #10]
    6128:	841a      	strh	r2, [r3, #32]
}
    612a:	f107 070c 	add.w	r7, r7, #12	; 0xc
    612e:	46bd      	mov	sp, r7
    6130:	bc80      	pop	{r7}
    6132:	4770      	bx	lr

00006134 <TIM_OC3PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    6134:	b480      	push	{r7}
    6136:	b083      	sub	sp, #12
    6138:	af00      	add	r7, sp, #0
    613a:	6078      	str	r0, [r7, #4]
    613c:	460b      	mov	r3, r1
    613e:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccer = 0;
    6140:	f04f 0300 	mov.w	r3, #0	; 0x0
    6144:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    6146:	687b      	ldr	r3, [r7, #4]
    6148:	8c1b      	ldrh	r3, [r3, #32]
    614a:	817b      	strh	r3, [r7, #10]
  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
    614c:	897b      	ldrh	r3, [r7, #10]
    614e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    6152:	817b      	strh	r3, [r7, #10]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
    6154:	883b      	ldrh	r3, [r7, #0]
    6156:	ea4f 2303 	mov.w	r3, r3, lsl #8
    615a:	b29a      	uxth	r2, r3
    615c:	897b      	ldrh	r3, [r7, #10]
    615e:	ea42 0303 	orr.w	r3, r2, r3
    6162:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    6164:	687b      	ldr	r3, [r7, #4]
    6166:	897a      	ldrh	r2, [r7, #10]
    6168:	841a      	strh	r2, [r3, #32]
}
    616a:	f107 070c 	add.w	r7, r7, #12	; 0xc
    616e:	46bd      	mov	sp, r7
    6170:	bc80      	pop	{r7}
    6172:	4770      	bx	lr

00006174 <TIM_OC3NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
    6174:	b480      	push	{r7}
    6176:	b083      	sub	sp, #12
    6178:	af00      	add	r7, sp, #0
    617a:	6078      	str	r0, [r7, #4]
    617c:	460b      	mov	r3, r1
    617e:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccer = 0;
    6180:	f04f 0300 	mov.w	r3, #0	; 0x0
    6184:	817b      	strh	r3, [r7, #10]
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
    6186:	687b      	ldr	r3, [r7, #4]
    6188:	8c1b      	ldrh	r3, [r3, #32]
    618a:	817b      	strh	r3, [r7, #10]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
    618c:	897b      	ldrh	r3, [r7, #10]
    618e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    6192:	817b      	strh	r3, [r7, #10]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
    6194:	883b      	ldrh	r3, [r7, #0]
    6196:	ea4f 2303 	mov.w	r3, r3, lsl #8
    619a:	b29a      	uxth	r2, r3
    619c:	897b      	ldrh	r3, [r7, #10]
    619e:	ea42 0303 	orr.w	r3, r2, r3
    61a2:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    61a4:	687b      	ldr	r3, [r7, #4]
    61a6:	897a      	ldrh	r2, [r7, #10]
    61a8:	841a      	strh	r2, [r3, #32]
}
    61aa:	f107 070c 	add.w	r7, r7, #12	; 0xc
    61ae:	46bd      	mov	sp, r7
    61b0:	bc80      	pop	{r7}
    61b2:	4770      	bx	lr

000061b4 <TIM_OC4PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
    61b4:	b480      	push	{r7}
    61b6:	b083      	sub	sp, #12
    61b8:	af00      	add	r7, sp, #0
    61ba:	6078      	str	r0, [r7, #4]
    61bc:	460b      	mov	r3, r1
    61be:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccer = 0;
    61c0:	f04f 0300 	mov.w	r3, #0	; 0x0
    61c4:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
    61c6:	687b      	ldr	r3, [r7, #4]
    61c8:	8c1b      	ldrh	r3, [r3, #32]
    61ca:	817b      	strh	r3, [r7, #10]
  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
    61cc:	897b      	ldrh	r3, [r7, #10]
    61ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    61d2:	817b      	strh	r3, [r7, #10]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
    61d4:	883b      	ldrh	r3, [r7, #0]
    61d6:	ea4f 3303 	mov.w	r3, r3, lsl #12
    61da:	b29a      	uxth	r2, r3
    61dc:	897b      	ldrh	r3, [r7, #10]
    61de:	ea42 0303 	orr.w	r3, r2, r3
    61e2:	817b      	strh	r3, [r7, #10]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
    61e4:	687b      	ldr	r3, [r7, #4]
    61e6:	897a      	ldrh	r2, [r7, #10]
    61e8:	841a      	strh	r2, [r3, #32]
}
    61ea:	f107 070c 	add.w	r7, r7, #12	; 0xc
    61ee:	46bd      	mov	sp, r7
    61f0:	bc80      	pop	{r7}
    61f2:	4770      	bx	lr

000061f4 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
    61f4:	b480      	push	{r7}
    61f6:	b084      	sub	sp, #16
    61f8:	af00      	add	r7, sp, #0
    61fa:	60b8      	str	r0, [r7, #8]
    61fc:	4613      	mov	r3, r2
    61fe:	460a      	mov	r2, r1
    6200:	80ba      	strh	r2, [r7, #4]
    6202:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
    6204:	f04f 0300 	mov.w	r3, #0	; 0x0
    6208:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;
    620a:	88bb      	ldrh	r3, [r7, #4]
    620c:	f04f 0201 	mov.w	r2, #1	; 0x1
    6210:	fa02 f303 	lsl.w	r3, r2, r3
    6214:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
    6216:	68bb      	ldr	r3, [r7, #8]
    6218:	8c1b      	ldrh	r3, [r3, #32]
    621a:	b29a      	uxth	r2, r3
    621c:	89fb      	ldrh	r3, [r7, #14]
    621e:	ea6f 0303 	mvn.w	r3, r3
    6222:	b29b      	uxth	r3, r3
    6224:	ea02 0303 	and.w	r3, r2, r3
    6228:	b29a      	uxth	r2, r3
    622a:	68bb      	ldr	r3, [r7, #8]
    622c:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
    622e:	68bb      	ldr	r3, [r7, #8]
    6230:	8c1b      	ldrh	r3, [r3, #32]
    6232:	b29a      	uxth	r2, r3
    6234:	8839      	ldrh	r1, [r7, #0]
    6236:	88bb      	ldrh	r3, [r7, #4]
    6238:	fa01 f303 	lsl.w	r3, r1, r3
    623c:	b29b      	uxth	r3, r3
    623e:	ea42 0303 	orr.w	r3, r2, r3
    6242:	b29a      	uxth	r2, r3
    6244:	68bb      	ldr	r3, [r7, #8]
    6246:	841a      	strh	r2, [r3, #32]
}
    6248:	f107 0710 	add.w	r7, r7, #16	; 0x10
    624c:	46bd      	mov	sp, r7
    624e:	bc80      	pop	{r7}
    6250:	4770      	bx	lr
    6252:	46c0      	nop			(mov r8, r8)

00006254 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
    6254:	b480      	push	{r7}
    6256:	b084      	sub	sp, #16
    6258:	af00      	add	r7, sp, #0
    625a:	60b8      	str	r0, [r7, #8]
    625c:	4613      	mov	r3, r2
    625e:	460a      	mov	r2, r1
    6260:	80ba      	strh	r2, [r7, #4]
    6262:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
    6264:	f04f 0300 	mov.w	r3, #0	; 0x0
    6268:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;
    626a:	88bb      	ldrh	r3, [r7, #4]
    626c:	f04f 0204 	mov.w	r2, #4	; 0x4
    6270:	fa02 f303 	lsl.w	r3, r2, r3
    6274:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
    6276:	68bb      	ldr	r3, [r7, #8]
    6278:	8c1b      	ldrh	r3, [r3, #32]
    627a:	b29a      	uxth	r2, r3
    627c:	89fb      	ldrh	r3, [r7, #14]
    627e:	ea6f 0303 	mvn.w	r3, r3
    6282:	b29b      	uxth	r3, r3
    6284:	ea02 0303 	and.w	r3, r2, r3
    6288:	b29a      	uxth	r2, r3
    628a:	68bb      	ldr	r3, [r7, #8]
    628c:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
    628e:	68bb      	ldr	r3, [r7, #8]
    6290:	8c1b      	ldrh	r3, [r3, #32]
    6292:	b29a      	uxth	r2, r3
    6294:	8839      	ldrh	r1, [r7, #0]
    6296:	88bb      	ldrh	r3, [r7, #4]
    6298:	fa01 f303 	lsl.w	r3, r1, r3
    629c:	b29b      	uxth	r3, r3
    629e:	ea42 0303 	orr.w	r3, r2, r3
    62a2:	b29a      	uxth	r2, r3
    62a4:	68bb      	ldr	r3, [r7, #8]
    62a6:	841a      	strh	r2, [r3, #32]
}
    62a8:	f107 0710 	add.w	r7, r7, #16	; 0x10
    62ac:	46bd      	mov	sp, r7
    62ae:	bc80      	pop	{r7}
    62b0:	4770      	bx	lr
    62b2:	46c0      	nop			(mov r8, r8)

000062b4 <TIM_SelectOCxM>:
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
    62b4:	b480      	push	{r7}
    62b6:	b085      	sub	sp, #20
    62b8:	af00      	add	r7, sp, #0
    62ba:	60b8      	str	r0, [r7, #8]
    62bc:	4613      	mov	r3, r2
    62be:	460a      	mov	r2, r1
    62c0:	80ba      	strh	r2, [r7, #4]
    62c2:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
    62c4:	f04f 0300 	mov.w	r3, #0	; 0x0
    62c8:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
    62ca:	f04f 0300 	mov.w	r3, #0	; 0x0
    62ce:	827b      	strh	r3, [r7, #18]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
    62d0:	68bb      	ldr	r3, [r7, #8]
    62d2:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_Offset;
    62d4:	68fb      	ldr	r3, [r7, #12]
    62d6:	f103 0318 	add.w	r3, r3, #24	; 0x18
    62da:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
    62dc:	88bb      	ldrh	r3, [r7, #4]
    62de:	f04f 0201 	mov.w	r2, #1	; 0x1
    62e2:	fa02 f303 	lsl.w	r3, r2, r3
    62e6:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
    62e8:	68bb      	ldr	r3, [r7, #8]
    62ea:	8c1b      	ldrh	r3, [r3, #32]
    62ec:	b29a      	uxth	r2, r3
    62ee:	8a7b      	ldrh	r3, [r7, #18]
    62f0:	ea6f 0303 	mvn.w	r3, r3
    62f4:	b29b      	uxth	r3, r3
    62f6:	ea02 0303 	and.w	r3, r2, r3
    62fa:	b29a      	uxth	r2, r3
    62fc:	68bb      	ldr	r3, [r7, #8]
    62fe:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
    6300:	88bb      	ldrh	r3, [r7, #4]
    6302:	2b00      	cmp	r3, #0
    6304:	d002      	beq.n	630c <TIM_SelectOCxM+0x58>
    6306:	88bb      	ldrh	r3, [r7, #4]
    6308:	2b08      	cmp	r3, #8
    630a:	d118      	bne.n	633e <TIM_SelectOCxM+0x8a>
  {
    tmp += (TIM_Channel>>1);
    630c:	88bb      	ldrh	r3, [r7, #4]
    630e:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6312:	b29b      	uxth	r3, r3
    6314:	68fa      	ldr	r2, [r7, #12]
    6316:	4413      	add	r3, r2
    6318:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_Mask;
    631a:	68fa      	ldr	r2, [r7, #12]
    631c:	68fb      	ldr	r3, [r7, #12]
    631e:	6819      	ldr	r1, [r3, #0]
    6320:	f64f 738f 	movw	r3, #65423	; 0xff8f
    6324:	f2c0 0300 	movt	r3, #0	; 0x0
    6328:	ea01 0303 	and.w	r3, r1, r3
    632c:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
    632e:	68fb      	ldr	r3, [r7, #12]
    6330:	68fa      	ldr	r2, [r7, #12]
    6332:	6811      	ldr	r1, [r2, #0]
    6334:	883a      	ldrh	r2, [r7, #0]
    6336:	ea41 0202 	orr.w	r2, r1, r2
    633a:	601a      	str	r2, [r3, #0]
  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
    633c:	e01d      	b.n	637a <TIM_SelectOCxM+0xc6>
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
    633e:	88bb      	ldrh	r3, [r7, #4]
    6340:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    6344:	b29b      	uxth	r3, r3
    6346:	ea4f 0353 	mov.w	r3, r3, lsr #1
    634a:	b29b      	uxth	r3, r3
    634c:	68fa      	ldr	r2, [r7, #12]
    634e:	4413      	add	r3, r2
    6350:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_Mask;
    6352:	68fa      	ldr	r2, [r7, #12]
    6354:	68fb      	ldr	r3, [r7, #12]
    6356:	6819      	ldr	r1, [r3, #0]
    6358:	f648 73ff 	movw	r3, #36863	; 0x8fff
    635c:	f2c0 0300 	movt	r3, #0	; 0x0
    6360:	ea01 0303 	and.w	r3, r1, r3
    6364:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
    6366:	68fb      	ldr	r3, [r7, #12]
    6368:	68fa      	ldr	r2, [r7, #12]
    636a:	6811      	ldr	r1, [r2, #0]
    636c:	883a      	ldrh	r2, [r7, #0]
    636e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6372:	b292      	uxth	r2, r2
    6374:	ea41 0202 	orr.w	r2, r1, r2
    6378:	601a      	str	r2, [r3, #0]
  }
}
    637a:	f107 0714 	add.w	r7, r7, #20	; 0x14
    637e:	46bd      	mov	sp, r7
    6380:	bc80      	pop	{r7}
    6382:	4770      	bx	lr

00006384 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    6384:	b480      	push	{r7}
    6386:	b082      	sub	sp, #8
    6388:	af00      	add	r7, sp, #0
    638a:	6078      	str	r0, [r7, #4]
    638c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    638e:	683b      	ldr	r3, [r7, #0]
    6390:	2b00      	cmp	r3, #0
    6392:	d008      	beq.n	63a6 <TIM_UpdateDisableConfig+0x22>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
    6394:	687b      	ldr	r3, [r7, #4]
    6396:	881b      	ldrh	r3, [r3, #0]
    6398:	b29b      	uxth	r3, r3
    639a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
    639e:	b29a      	uxth	r2, r3
    63a0:	687b      	ldr	r3, [r7, #4]
    63a2:	801a      	strh	r2, [r3, #0]
    63a4:	e00c      	b.n	63c0 <TIM_UpdateDisableConfig+0x3c>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
    63a6:	687b      	ldr	r3, [r7, #4]
    63a8:	881b      	ldrh	r3, [r3, #0]
    63aa:	b29b      	uxth	r3, r3
    63ac:	461a      	mov	r2, r3
    63ae:	f240 33fd 	movw	r3, #1021	; 0x3fd
    63b2:	f2c0 0300 	movt	r3, #0	; 0x0
    63b6:	ea02 0303 	and.w	r3, r2, r3
    63ba:	461a      	mov	r2, r3
    63bc:	687b      	ldr	r3, [r7, #4]
    63be:	801a      	strh	r2, [r3, #0]
  }
}
    63c0:	f107 0708 	add.w	r7, r7, #8	; 0x8
    63c4:	46bd      	mov	sp, r7
    63c6:	bc80      	pop	{r7}
    63c8:	4770      	bx	lr
    63ca:	46c0      	nop			(mov r8, r8)

000063cc <TIM_UpdateRequestConfig>:
                                       through the slave mode controller.
  *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
    63cc:	b480      	push	{r7}
    63ce:	b082      	sub	sp, #8
    63d0:	af00      	add	r7, sp, #0
    63d2:	6078      	str	r0, [r7, #4]
    63d4:	460b      	mov	r3, r1
    63d6:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
    63d8:	883b      	ldrh	r3, [r7, #0]
    63da:	2b00      	cmp	r3, #0
    63dc:	d008      	beq.n	63f0 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
    63de:	687b      	ldr	r3, [r7, #4]
    63e0:	881b      	ldrh	r3, [r3, #0]
    63e2:	b29b      	uxth	r3, r3
    63e4:	f043 0304 	orr.w	r3, r3, #4	; 0x4
    63e8:	b29a      	uxth	r2, r3
    63ea:	687b      	ldr	r3, [r7, #4]
    63ec:	801a      	strh	r2, [r3, #0]
    63ee:	e00c      	b.n	640a <TIM_UpdateRequestConfig+0x3e>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
    63f0:	687b      	ldr	r3, [r7, #4]
    63f2:	881b      	ldrh	r3, [r3, #0]
    63f4:	b29b      	uxth	r3, r3
    63f6:	461a      	mov	r2, r3
    63f8:	f240 33fb 	movw	r3, #1019	; 0x3fb
    63fc:	f2c0 0300 	movt	r3, #0	; 0x0
    6400:	ea02 0303 	and.w	r3, r2, r3
    6404:	461a      	mov	r2, r3
    6406:	687b      	ldr	r3, [r7, #4]
    6408:	801a      	strh	r2, [r3, #0]
  }
}
    640a:	f107 0708 	add.w	r7, r7, #8	; 0x8
    640e:	46bd      	mov	sp, r7
    6410:	bc80      	pop	{r7}
    6412:	4770      	bx	lr

00006414 <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    6414:	b480      	push	{r7}
    6416:	b082      	sub	sp, #8
    6418:	af00      	add	r7, sp, #0
    641a:	6078      	str	r0, [r7, #4]
    641c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
    641e:	683b      	ldr	r3, [r7, #0]
    6420:	2b00      	cmp	r3, #0
    6422:	d008      	beq.n	6436 <TIM_SelectHallSensor+0x22>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
    6424:	687b      	ldr	r3, [r7, #4]
    6426:	889b      	ldrh	r3, [r3, #4]
    6428:	b29b      	uxth	r3, r3
    642a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    642e:	b29a      	uxth	r2, r3
    6430:	687b      	ldr	r3, [r7, #4]
    6432:	809a      	strh	r2, [r3, #4]
    6434:	e00c      	b.n	6450 <TIM_SelectHallSensor+0x3c>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
    6436:	687b      	ldr	r3, [r7, #4]
    6438:	889b      	ldrh	r3, [r3, #4]
    643a:	b29b      	uxth	r3, r3
    643c:	461a      	mov	r2, r3
    643e:	f64f 737f 	movw	r3, #65407	; 0xff7f
    6442:	f2c0 0300 	movt	r3, #0	; 0x0
    6446:	ea02 0303 	and.w	r3, r2, r3
    644a:	461a      	mov	r2, r3
    644c:	687b      	ldr	r3, [r7, #4]
    644e:	809a      	strh	r2, [r3, #4]
  }
}
    6450:	f107 0708 	add.w	r7, r7, #8	; 0x8
    6454:	46bd      	mov	sp, r7
    6456:	bc80      	pop	{r7}
    6458:	4770      	bx	lr
    645a:	46c0      	nop			(mov r8, r8)

0000645c <TIM_SelectOnePulseMode>:
  *     @arg TIM_OPMode_Single
  *     @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
    645c:	b480      	push	{r7}
    645e:	b082      	sub	sp, #8
    6460:	af00      	add	r7, sp, #0
    6462:	6078      	str	r0, [r7, #4]
    6464:	460b      	mov	r3, r1
    6466:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
    6468:	687b      	ldr	r3, [r7, #4]
    646a:	881b      	ldrh	r3, [r3, #0]
    646c:	b29b      	uxth	r3, r3
    646e:	461a      	mov	r2, r3
    6470:	f240 33f7 	movw	r3, #1015	; 0x3f7
    6474:	f2c0 0300 	movt	r3, #0	; 0x0
    6478:	ea02 0303 	and.w	r3, r2, r3
    647c:	461a      	mov	r2, r3
    647e:	687b      	ldr	r3, [r7, #4]
    6480:	801a      	strh	r2, [r3, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
    6482:	687b      	ldr	r3, [r7, #4]
    6484:	881b      	ldrh	r3, [r3, #0]
    6486:	b29a      	uxth	r2, r3
    6488:	883b      	ldrh	r3, [r7, #0]
    648a:	ea42 0303 	orr.w	r3, r2, r3
    648e:	b29a      	uxth	r2, r3
    6490:	687b      	ldr	r3, [r7, #4]
    6492:	801a      	strh	r2, [r3, #0]
}
    6494:	f107 0708 	add.w	r7, r7, #8	; 0x8
    6498:	46bd      	mov	sp, r7
    649a:	bc80      	pop	{r7}
    649c:	4770      	bx	lr
    649e:	46c0      	nop			(mov r8, r8)

000064a0 <TIM_SelectOutputTrigger>:
  *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
    64a0:	b480      	push	{r7}
    64a2:	b082      	sub	sp, #8
    64a4:	af00      	add	r7, sp, #0
    64a6:	6078      	str	r0, [r7, #4]
    64a8:	460b      	mov	r3, r1
    64aa:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
    64ac:	687b      	ldr	r3, [r7, #4]
    64ae:	889b      	ldrh	r3, [r3, #4]
    64b0:	b29b      	uxth	r3, r3
    64b2:	461a      	mov	r2, r3
    64b4:	f64f 738f 	movw	r3, #65423	; 0xff8f
    64b8:	f2c0 0300 	movt	r3, #0	; 0x0
    64bc:	ea02 0303 	and.w	r3, r2, r3
    64c0:	461a      	mov	r2, r3
    64c2:	687b      	ldr	r3, [r7, #4]
    64c4:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
    64c6:	687b      	ldr	r3, [r7, #4]
    64c8:	889b      	ldrh	r3, [r3, #4]
    64ca:	b29a      	uxth	r2, r3
    64cc:	883b      	ldrh	r3, [r7, #0]
    64ce:	ea42 0303 	orr.w	r3, r2, r3
    64d2:	b29a      	uxth	r2, r3
    64d4:	687b      	ldr	r3, [r7, #4]
    64d6:	809a      	strh	r2, [r3, #4]
}
    64d8:	f107 0708 	add.w	r7, r7, #8	; 0x8
    64dc:	46bd      	mov	sp, r7
    64de:	bc80      	pop	{r7}
    64e0:	4770      	bx	lr
    64e2:	46c0      	nop			(mov r8, r8)

000064e4 <TIM_SelectSlaveMode>:
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
    64e4:	b480      	push	{r7}
    64e6:	b082      	sub	sp, #8
    64e8:	af00      	add	r7, sp, #0
    64ea:	6078      	str	r0, [r7, #4]
    64ec:	460b      	mov	r3, r1
    64ee:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
    64f0:	687b      	ldr	r3, [r7, #4]
    64f2:	891b      	ldrh	r3, [r3, #8]
    64f4:	b29b      	uxth	r3, r3
    64f6:	461a      	mov	r2, r3
    64f8:	f64f 73f8 	movw	r3, #65528	; 0xfff8
    64fc:	f2c0 0300 	movt	r3, #0	; 0x0
    6500:	ea02 0303 	and.w	r3, r2, r3
    6504:	461a      	mov	r2, r3
    6506:	687b      	ldr	r3, [r7, #4]
    6508:	811a      	strh	r2, [r3, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
    650a:	687b      	ldr	r3, [r7, #4]
    650c:	891b      	ldrh	r3, [r3, #8]
    650e:	b29a      	uxth	r2, r3
    6510:	883b      	ldrh	r3, [r7, #0]
    6512:	ea42 0303 	orr.w	r3, r2, r3
    6516:	b29a      	uxth	r2, r3
    6518:	687b      	ldr	r3, [r7, #4]
    651a:	811a      	strh	r2, [r3, #8]
}
    651c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    6520:	46bd      	mov	sp, r7
    6522:	bc80      	pop	{r7}
    6524:	4770      	bx	lr
    6526:	46c0      	nop			(mov r8, r8)

00006528 <TIM_SelectMasterSlaveMode>:
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
    6528:	b480      	push	{r7}
    652a:	b082      	sub	sp, #8
    652c:	af00      	add	r7, sp, #0
    652e:	6078      	str	r0, [r7, #4]
    6530:	460b      	mov	r3, r1
    6532:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
    6534:	687b      	ldr	r3, [r7, #4]
    6536:	891b      	ldrh	r3, [r3, #8]
    6538:	b29b      	uxth	r3, r3
    653a:	461a      	mov	r2, r3
    653c:	f64f 737f 	movw	r3, #65407	; 0xff7f
    6540:	f2c0 0300 	movt	r3, #0	; 0x0
    6544:	ea02 0303 	and.w	r3, r2, r3
    6548:	461a      	mov	r2, r3
    654a:	687b      	ldr	r3, [r7, #4]
    654c:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
    654e:	687b      	ldr	r3, [r7, #4]
    6550:	891b      	ldrh	r3, [r3, #8]
    6552:	b29a      	uxth	r2, r3
    6554:	883b      	ldrh	r3, [r7, #0]
    6556:	ea42 0303 	orr.w	r3, r2, r3
    655a:	b29a      	uxth	r2, r3
    655c:	687b      	ldr	r3, [r7, #4]
    655e:	811a      	strh	r2, [r3, #8]
}
    6560:	f107 0708 	add.w	r7, r7, #8	; 0x8
    6564:	46bd      	mov	sp, r7
    6566:	bc80      	pop	{r7}
    6568:	4770      	bx	lr
    656a:	46c0      	nop			(mov r8, r8)

0000656c <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
    656c:	b480      	push	{r7}
    656e:	b082      	sub	sp, #8
    6570:	af00      	add	r7, sp, #0
    6572:	6078      	str	r0, [r7, #4]
    6574:	460b      	mov	r3, r1
    6576:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
    6578:	687b      	ldr	r3, [r7, #4]
    657a:	883a      	ldrh	r2, [r7, #0]
    657c:	849a      	strh	r2, [r3, #36]
}
    657e:	f107 0708 	add.w	r7, r7, #8	; 0x8
    6582:	46bd      	mov	sp, r7
    6584:	bc80      	pop	{r7}
    6586:	4770      	bx	lr

00006588 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
    6588:	b480      	push	{r7}
    658a:	b082      	sub	sp, #8
    658c:	af00      	add	r7, sp, #0
    658e:	6078      	str	r0, [r7, #4]
    6590:	460b      	mov	r3, r1
    6592:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
    6594:	687b      	ldr	r3, [r7, #4]
    6596:	883a      	ldrh	r2, [r7, #0]
    6598:	859a      	strh	r2, [r3, #44]
}
    659a:	f107 0708 	add.w	r7, r7, #8	; 0x8
    659e:	46bd      	mov	sp, r7
    65a0:	bc80      	pop	{r7}
    65a2:	4770      	bx	lr

000065a4 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
    65a4:	b480      	push	{r7}
    65a6:	b082      	sub	sp, #8
    65a8:	af00      	add	r7, sp, #0
    65aa:	6078      	str	r0, [r7, #4]
    65ac:	460b      	mov	r3, r1
    65ae:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
    65b0:	687b      	ldr	r3, [r7, #4]
    65b2:	883a      	ldrh	r2, [r7, #0]
    65b4:	869a      	strh	r2, [r3, #52]
}
    65b6:	f107 0708 	add.w	r7, r7, #8	; 0x8
    65ba:	46bd      	mov	sp, r7
    65bc:	bc80      	pop	{r7}
    65be:	4770      	bx	lr

000065c0 <TIM_SetCompare2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
    65c0:	b480      	push	{r7}
    65c2:	b082      	sub	sp, #8
    65c4:	af00      	add	r7, sp, #0
    65c6:	6078      	str	r0, [r7, #4]
    65c8:	460b      	mov	r3, r1
    65ca:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
    65cc:	687b      	ldr	r3, [r7, #4]
    65ce:	883a      	ldrh	r2, [r7, #0]
    65d0:	871a      	strh	r2, [r3, #56]
}
    65d2:	f107 0708 	add.w	r7, r7, #8	; 0x8
    65d6:	46bd      	mov	sp, r7
    65d8:	bc80      	pop	{r7}
    65da:	4770      	bx	lr

000065dc <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
    65dc:	b480      	push	{r7}
    65de:	b082      	sub	sp, #8
    65e0:	af00      	add	r7, sp, #0
    65e2:	6078      	str	r0, [r7, #4]
    65e4:	460b      	mov	r3, r1
    65e6:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
    65e8:	687b      	ldr	r3, [r7, #4]
    65ea:	883a      	ldrh	r2, [r7, #0]
    65ec:	879a      	strh	r2, [r3, #60]
}
    65ee:	f107 0708 	add.w	r7, r7, #8	; 0x8
    65f2:	46bd      	mov	sp, r7
    65f4:	bc80      	pop	{r7}
    65f6:	4770      	bx	lr

000065f8 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
    65f8:	b480      	push	{r7}
    65fa:	b082      	sub	sp, #8
    65fc:	af00      	add	r7, sp, #0
    65fe:	6078      	str	r0, [r7, #4]
    6600:	460b      	mov	r3, r1
    6602:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
    6604:	687b      	ldr	r3, [r7, #4]
    6606:	883a      	ldrh	r2, [r7, #0]
    6608:	f8a3 2040 	strh.w	r2, [r3, #64]
}
    660c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    6610:	46bd      	mov	sp, r7
    6612:	bc80      	pop	{r7}
    6614:	4770      	bx	lr
    6616:	46c0      	nop			(mov r8, r8)

00006618 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    6618:	b480      	push	{r7}
    661a:	b082      	sub	sp, #8
    661c:	af00      	add	r7, sp, #0
    661e:	6078      	str	r0, [r7, #4]
    6620:	460b      	mov	r3, r1
    6622:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
    6624:	687b      	ldr	r3, [r7, #4]
    6626:	8b1b      	ldrh	r3, [r3, #24]
    6628:	b29b      	uxth	r3, r3
    662a:	461a      	mov	r2, r3
    662c:	f64f 73f3 	movw	r3, #65523	; 0xfff3
    6630:	f2c0 0300 	movt	r3, #0	; 0x0
    6634:	ea02 0303 	and.w	r3, r2, r3
    6638:	461a      	mov	r2, r3
    663a:	687b      	ldr	r3, [r7, #4]
    663c:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
    663e:	687b      	ldr	r3, [r7, #4]
    6640:	8b1b      	ldrh	r3, [r3, #24]
    6642:	b29a      	uxth	r2, r3
    6644:	883b      	ldrh	r3, [r7, #0]
    6646:	ea42 0303 	orr.w	r3, r2, r3
    664a:	b29a      	uxth	r2, r3
    664c:	687b      	ldr	r3, [r7, #4]
    664e:	831a      	strh	r2, [r3, #24]
}
    6650:	f107 0708 	add.w	r7, r7, #8	; 0x8
    6654:	46bd      	mov	sp, r7
    6656:	bc80      	pop	{r7}
    6658:	4770      	bx	lr
    665a:	46c0      	nop			(mov r8, r8)

0000665c <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    665c:	b480      	push	{r7}
    665e:	b082      	sub	sp, #8
    6660:	af00      	add	r7, sp, #0
    6662:	6078      	str	r0, [r7, #4]
    6664:	460b      	mov	r3, r1
    6666:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
    6668:	687b      	ldr	r3, [r7, #4]
    666a:	8b1b      	ldrh	r3, [r3, #24]
    666c:	b29b      	uxth	r3, r3
    666e:	461a      	mov	r2, r3
    6670:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
    6674:	f2c0 0300 	movt	r3, #0	; 0x0
    6678:	ea02 0303 	and.w	r3, r2, r3
    667c:	461a      	mov	r2, r3
    667e:	687b      	ldr	r3, [r7, #4]
    6680:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
    6682:	687b      	ldr	r3, [r7, #4]
    6684:	8b1b      	ldrh	r3, [r3, #24]
    6686:	b29a      	uxth	r2, r3
    6688:	883b      	ldrh	r3, [r7, #0]
    668a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    668e:	b29b      	uxth	r3, r3
    6690:	ea42 0303 	orr.w	r3, r2, r3
    6694:	b29a      	uxth	r2, r3
    6696:	687b      	ldr	r3, [r7, #4]
    6698:	831a      	strh	r2, [r3, #24]
}
    669a:	f107 0708 	add.w	r7, r7, #8	; 0x8
    669e:	46bd      	mov	sp, r7
    66a0:	bc80      	pop	{r7}
    66a2:	4770      	bx	lr

000066a4 <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
    66a4:	b480      	push	{r7}
    66a6:	b082      	sub	sp, #8
    66a8:	af00      	add	r7, sp, #0
    66aa:	6078      	str	r0, [r7, #4]
    66ac:	460b      	mov	r3, r1
    66ae:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
    66b0:	687b      	ldr	r3, [r7, #4]
    66b2:	8b9b      	ldrh	r3, [r3, #28]
    66b4:	b29b      	uxth	r3, r3
    66b6:	461a      	mov	r2, r3
    66b8:	f64f 73f3 	movw	r3, #65523	; 0xfff3
    66bc:	f2c0 0300 	movt	r3, #0	; 0x0
    66c0:	ea02 0303 	and.w	r3, r2, r3
    66c4:	461a      	mov	r2, r3
    66c6:	687b      	ldr	r3, [r7, #4]
    66c8:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
    66ca:	687b      	ldr	r3, [r7, #4]
    66cc:	8b9b      	ldrh	r3, [r3, #28]
    66ce:	b29a      	uxth	r2, r3
    66d0:	883b      	ldrh	r3, [r7, #0]
    66d2:	ea42 0303 	orr.w	r3, r2, r3
    66d6:	b29a      	uxth	r2, r3
    66d8:	687b      	ldr	r3, [r7, #4]
    66da:	839a      	strh	r2, [r3, #28]
}
    66dc:	f107 0708 	add.w	r7, r7, #8	; 0x8
    66e0:	46bd      	mov	sp, r7
    66e2:	bc80      	pop	{r7}
    66e4:	4770      	bx	lr
    66e6:	46c0      	nop			(mov r8, r8)

000066e8 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
    66e8:	b480      	push	{r7}
    66ea:	b082      	sub	sp, #8
    66ec:	af00      	add	r7, sp, #0
    66ee:	6078      	str	r0, [r7, #4]
    66f0:	460b      	mov	r3, r1
    66f2:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
    66f4:	687b      	ldr	r3, [r7, #4]
    66f6:	8b9b      	ldrh	r3, [r3, #28]
    66f8:	b29b      	uxth	r3, r3
    66fa:	461a      	mov	r2, r3
    66fc:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
    6700:	f2c0 0300 	movt	r3, #0	; 0x0
    6704:	ea02 0303 	and.w	r3, r2, r3
    6708:	461a      	mov	r2, r3
    670a:	687b      	ldr	r3, [r7, #4]
    670c:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
    670e:	687b      	ldr	r3, [r7, #4]
    6710:	8b9b      	ldrh	r3, [r3, #28]
    6712:	b29a      	uxth	r2, r3
    6714:	883b      	ldrh	r3, [r7, #0]
    6716:	ea4f 2303 	mov.w	r3, r3, lsl #8
    671a:	b29b      	uxth	r3, r3
    671c:	ea42 0303 	orr.w	r3, r2, r3
    6720:	b29a      	uxth	r2, r3
    6722:	687b      	ldr	r3, [r7, #4]
    6724:	839a      	strh	r2, [r3, #28]
}
    6726:	f107 0708 	add.w	r7, r7, #8	; 0x8
    672a:	46bd      	mov	sp, r7
    672c:	bc80      	pop	{r7}
    672e:	4770      	bx	lr

00006730 <TIM_SetClockDivision>:
  *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
    6730:	b480      	push	{r7}
    6732:	b082      	sub	sp, #8
    6734:	af00      	add	r7, sp, #0
    6736:	6078      	str	r0, [r7, #4]
    6738:	460b      	mov	r3, r1
    673a:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
    673c:	687b      	ldr	r3, [r7, #4]
    673e:	881b      	ldrh	r3, [r3, #0]
    6740:	b29b      	uxth	r3, r3
    6742:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    6746:	687a      	ldr	r2, [r7, #4]
    6748:	8013      	strh	r3, [r2, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
    674a:	687b      	ldr	r3, [r7, #4]
    674c:	881b      	ldrh	r3, [r3, #0]
    674e:	b29a      	uxth	r2, r3
    6750:	883b      	ldrh	r3, [r7, #0]
    6752:	ea42 0303 	orr.w	r3, r2, r3
    6756:	b29a      	uxth	r2, r3
    6758:	687b      	ldr	r3, [r7, #4]
    675a:	801a      	strh	r2, [r3, #0]
}
    675c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    6760:	46bd      	mov	sp, r7
    6762:	bc80      	pop	{r7}
    6764:	4770      	bx	lr
    6766:	46c0      	nop			(mov r8, r8)

00006768 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
    6768:	b480      	push	{r7}
    676a:	b081      	sub	sp, #4
    676c:	af00      	add	r7, sp, #0
    676e:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
    6770:	683b      	ldr	r3, [r7, #0]
    6772:	8e9b      	ldrh	r3, [r3, #52]
    6774:	b29b      	uxth	r3, r3
}
    6776:	4618      	mov	r0, r3
    6778:	f107 0704 	add.w	r7, r7, #4	; 0x4
    677c:	46bd      	mov	sp, r7
    677e:	bc80      	pop	{r7}
    6780:	4770      	bx	lr
    6782:	46c0      	nop			(mov r8, r8)

00006784 <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
    6784:	b480      	push	{r7}
    6786:	b081      	sub	sp, #4
    6788:	af00      	add	r7, sp, #0
    678a:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
    678c:	683b      	ldr	r3, [r7, #0]
    678e:	8f1b      	ldrh	r3, [r3, #56]
    6790:	b29b      	uxth	r3, r3
}
    6792:	4618      	mov	r0, r3
    6794:	f107 0704 	add.w	r7, r7, #4	; 0x4
    6798:	46bd      	mov	sp, r7
    679a:	bc80      	pop	{r7}
    679c:	4770      	bx	lr
    679e:	46c0      	nop			(mov r8, r8)

000067a0 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
    67a0:	b480      	push	{r7}
    67a2:	b081      	sub	sp, #4
    67a4:	af00      	add	r7, sp, #0
    67a6:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
    67a8:	683b      	ldr	r3, [r7, #0]
    67aa:	8f9b      	ldrh	r3, [r3, #60]
    67ac:	b29b      	uxth	r3, r3
}
    67ae:	4618      	mov	r0, r3
    67b0:	f107 0704 	add.w	r7, r7, #4	; 0x4
    67b4:	46bd      	mov	sp, r7
    67b6:	bc80      	pop	{r7}
    67b8:	4770      	bx	lr
    67ba:	46c0      	nop			(mov r8, r8)

000067bc <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
    67bc:	b480      	push	{r7}
    67be:	b081      	sub	sp, #4
    67c0:	af00      	add	r7, sp, #0
    67c2:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
    67c4:	683b      	ldr	r3, [r7, #0]
    67c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]
    67ca:	b29b      	uxth	r3, r3
}
    67cc:	4618      	mov	r0, r3
    67ce:	f107 0704 	add.w	r7, r7, #4	; 0x4
    67d2:	46bd      	mov	sp, r7
    67d4:	bc80      	pop	{r7}
    67d6:	4770      	bx	lr

000067d8 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
    67d8:	b480      	push	{r7}
    67da:	b081      	sub	sp, #4
    67dc:	af00      	add	r7, sp, #0
    67de:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
    67e0:	683b      	ldr	r3, [r7, #0]
    67e2:	8c9b      	ldrh	r3, [r3, #36]
    67e4:	b29b      	uxth	r3, r3
}
    67e6:	4618      	mov	r0, r3
    67e8:	f107 0704 	add.w	r7, r7, #4	; 0x4
    67ec:	46bd      	mov	sp, r7
    67ee:	bc80      	pop	{r7}
    67f0:	4770      	bx	lr
    67f2:	46c0      	nop			(mov r8, r8)

000067f4 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 8 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
    67f4:	b480      	push	{r7}
    67f6:	b081      	sub	sp, #4
    67f8:	af00      	add	r7, sp, #0
    67fa:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
    67fc:	683b      	ldr	r3, [r7, #0]
    67fe:	8d1b      	ldrh	r3, [r3, #40]
    6800:	b29b      	uxth	r3, r3
}
    6802:	4618      	mov	r0, r3
    6804:	f107 0704 	add.w	r7, r7, #4	; 0x4
    6808:	46bd      	mov	sp, r7
    680a:	bc80      	pop	{r7}
    680c:	4770      	bx	lr
    680e:	46c0      	nop			(mov r8, r8)

00006810 <TIM_GetFlagStatus>:
  *   - TIM6 and TIM7 can have only one update flag. 
  *   - TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
    6810:	b480      	push	{r7}
    6812:	b083      	sub	sp, #12
    6814:	af00      	add	r7, sp, #0
    6816:	6078      	str	r0, [r7, #4]
    6818:	460b      	mov	r3, r1
    681a:	803b      	strh	r3, [r7, #0]
  ITStatus bitstatus = RESET;  
    681c:	f04f 0300 	mov.w	r3, #0	; 0x0
    6820:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
    6822:	687b      	ldr	r3, [r7, #4]
    6824:	8a1b      	ldrh	r3, [r3, #16]
    6826:	b29a      	uxth	r2, r3
    6828:	883b      	ldrh	r3, [r7, #0]
    682a:	ea02 0303 	and.w	r3, r2, r3
    682e:	b29b      	uxth	r3, r3
    6830:	2b00      	cmp	r3, #0
    6832:	d003      	beq.n	683c <TIM_GetFlagStatus+0x2c>
  {
    bitstatus = SET;
    6834:	f04f 0301 	mov.w	r3, #1	; 0x1
    6838:	60bb      	str	r3, [r7, #8]
    683a:	e002      	b.n	6842 <TIM_GetFlagStatus+0x32>
  }
  else
  {
    bitstatus = RESET;
    683c:	f04f 0300 	mov.w	r3, #0	; 0x0
    6840:	60bb      	str	r3, [r7, #8]
  }
  return bitstatus;
    6842:	68bb      	ldr	r3, [r7, #8]
}
    6844:	4618      	mov	r0, r3
    6846:	f107 070c 	add.w	r7, r7, #12	; 0xc
    684a:	46bd      	mov	sp, r7
    684c:	bc80      	pop	{r7}
    684e:	4770      	bx	lr

00006850 <TIM_ClearFlag>:
  *   - TIM6 and TIM7 can have only one update flag. 
  *   - TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.  
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
    6850:	b480      	push	{r7}
    6852:	b082      	sub	sp, #8
    6854:	af00      	add	r7, sp, #0
    6856:	6078      	str	r0, [r7, #4]
    6858:	460b      	mov	r3, r1
    685a:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
    685c:	883b      	ldrh	r3, [r7, #0]
    685e:	ea6f 0303 	mvn.w	r3, r3
    6862:	b29a      	uxth	r2, r3
    6864:	687b      	ldr	r3, [r7, #4]
    6866:	821a      	strh	r2, [r3, #16]
}
    6868:	f107 0708 	add.w	r7, r7, #8	; 0x8
    686c:	46bd      	mov	sp, r7
    686e:	bc80      	pop	{r7}
    6870:	4770      	bx	lr
    6872:	46c0      	nop			(mov r8, r8)

00006874 <TIM_GetITStatus>:
  *   - TIM6 and TIM7 can generate only an update interrupt.
  *   - TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    6874:	b480      	push	{r7}
    6876:	b084      	sub	sp, #16
    6878:	af00      	add	r7, sp, #0
    687a:	6078      	str	r0, [r7, #4]
    687c:	460b      	mov	r3, r1
    687e:	803b      	strh	r3, [r7, #0]
  ITStatus bitstatus = RESET;  
    6880:	f04f 0300 	mov.w	r3, #0	; 0x0
    6884:	60bb      	str	r3, [r7, #8]
  uint16_t itstatus = 0x0, itenable = 0x0;
    6886:	f04f 0300 	mov.w	r3, #0	; 0x0
    688a:	81bb      	strh	r3, [r7, #12]
    688c:	f04f 0300 	mov.w	r3, #0	; 0x0
    6890:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
    6892:	687b      	ldr	r3, [r7, #4]
    6894:	8a1b      	ldrh	r3, [r3, #16]
    6896:	b29a      	uxth	r2, r3
    6898:	883b      	ldrh	r3, [r7, #0]
    689a:	ea02 0303 	and.w	r3, r2, r3
    689e:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
    68a0:	687b      	ldr	r3, [r7, #4]
    68a2:	899b      	ldrh	r3, [r3, #12]
    68a4:	b29a      	uxth	r2, r3
    68a6:	883b      	ldrh	r3, [r7, #0]
    68a8:	ea02 0303 	and.w	r3, r2, r3
    68ac:	81fb      	strh	r3, [r7, #14]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
    68ae:	89bb      	ldrh	r3, [r7, #12]
    68b0:	2b00      	cmp	r3, #0
    68b2:	d006      	beq.n	68c2 <TIM_GetITStatus+0x4e>
    68b4:	89fb      	ldrh	r3, [r7, #14]
    68b6:	2b00      	cmp	r3, #0
    68b8:	d003      	beq.n	68c2 <TIM_GetITStatus+0x4e>
  {
    bitstatus = SET;
    68ba:	f04f 0301 	mov.w	r3, #1	; 0x1
    68be:	60bb      	str	r3, [r7, #8]
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
    68c0:	e002      	b.n	68c8 <TIM_GetITStatus+0x54>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
    68c2:	f04f 0300 	mov.w	r3, #0	; 0x0
    68c6:	60bb      	str	r3, [r7, #8]
  }
  return bitstatus;
    68c8:	68bb      	ldr	r3, [r7, #8]
}
    68ca:	4618      	mov	r0, r3
    68cc:	f107 0710 	add.w	r7, r7, #16	; 0x10
    68d0:	46bd      	mov	sp, r7
    68d2:	bc80      	pop	{r7}
    68d4:	4770      	bx	lr
    68d6:	46c0      	nop			(mov r8, r8)

000068d8 <TIM_ClearITPendingBit>:
  *   - TIM6 and TIM7 can generate only an update interrupt.
  *   - TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    68d8:	b480      	push	{r7}
    68da:	b082      	sub	sp, #8
    68dc:	af00      	add	r7, sp, #0
    68de:	6078      	str	r0, [r7, #4]
    68e0:	460b      	mov	r3, r1
    68e2:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
    68e4:	883b      	ldrh	r3, [r7, #0]
    68e6:	ea6f 0303 	mvn.w	r3, r3
    68ea:	b29a      	uxth	r2, r3
    68ec:	687b      	ldr	r3, [r7, #4]
    68ee:	821a      	strh	r2, [r3, #16]
}
    68f0:	f107 0708 	add.w	r7, r7, #8	; 0x8
    68f4:	46bd      	mov	sp, r7
    68f6:	bc80      	pop	{r7}
    68f8:	4770      	bx	lr
    68fa:	46c0      	nop			(mov r8, r8)

000068fc <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    68fc:	b480      	push	{r7}
    68fe:	b085      	sub	sp, #20
    6900:	af00      	add	r7, sp, #0
    6902:	60f8      	str	r0, [r7, #12]
    6904:	8139      	strh	r1, [r7, #8]
    6906:	80ba      	strh	r2, [r7, #4]
    6908:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
    690a:	f04f 0300 	mov.w	r3, #0	; 0x0
    690e:	823b      	strh	r3, [r7, #16]
    6910:	f04f 0300 	mov.w	r3, #0	; 0x0
    6914:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
    6916:	68fb      	ldr	r3, [r7, #12]
    6918:	8c1b      	ldrh	r3, [r3, #32]
    691a:	b29b      	uxth	r3, r3
    691c:	461a      	mov	r2, r3
    691e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    6922:	f2c0 0300 	movt	r3, #0	; 0x0
    6926:	ea02 0303 	and.w	r3, r2, r3
    692a:	461a      	mov	r2, r3
    692c:	68fb      	ldr	r3, [r7, #12]
    692e:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
    6930:	68fb      	ldr	r3, [r7, #12]
    6932:	8b1b      	ldrh	r3, [r3, #24]
    6934:	823b      	strh	r3, [r7, #16]
  tmpccer = TIMx->CCER;
    6936:	68fb      	ldr	r3, [r7, #12]
    6938:	8c1b      	ldrh	r3, [r3, #32]
    693a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
    693c:	8a3b      	ldrh	r3, [r7, #16]
    693e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
    6942:	823b      	strh	r3, [r7, #16]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    6944:	883b      	ldrh	r3, [r7, #0]
    6946:	ea4f 1303 	mov.w	r3, r3, lsl #4
    694a:	b29a      	uxth	r2, r3
    694c:	88bb      	ldrh	r3, [r7, #4]
    694e:	ea42 0303 	orr.w	r3, r2, r3
    6952:	b29a      	uxth	r2, r3
    6954:	8a3b      	ldrh	r3, [r7, #16]
    6956:	ea42 0303 	orr.w	r3, r2, r3
    695a:	823b      	strh	r3, [r7, #16]
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
    695c:	8a7b      	ldrh	r3, [r7, #18]
    695e:	f023 0302 	bic.w	r3, r3, #2	; 0x2
    6962:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)CCER_CC1E_Set);
    6964:	893a      	ldrh	r2, [r7, #8]
    6966:	8a7b      	ldrh	r3, [r7, #18]
    6968:	ea42 0303 	orr.w	r3, r2, r3
    696c:	b29b      	uxth	r3, r3
    696e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    6972:	827b      	strh	r3, [r7, #18]
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
    6974:	68fb      	ldr	r3, [r7, #12]
    6976:	8a3a      	ldrh	r2, [r7, #16]
    6978:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
    697a:	68fb      	ldr	r3, [r7, #12]
    697c:	8a7a      	ldrh	r2, [r7, #18]
    697e:	841a      	strh	r2, [r3, #32]
}
    6980:	f107 0714 	add.w	r7, r7, #20	; 0x14
    6984:	46bd      	mov	sp, r7
    6986:	bc80      	pop	{r7}
    6988:	4770      	bx	lr
    698a:	46c0      	nop			(mov r8, r8)

0000698c <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    698c:	b480      	push	{r7}
    698e:	b086      	sub	sp, #24
    6990:	af00      	add	r7, sp, #0
    6992:	60f8      	str	r0, [r7, #12]
    6994:	8139      	strh	r1, [r7, #8]
    6996:	80ba      	strh	r2, [r7, #4]
    6998:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
    699a:	f04f 0300 	mov.w	r3, #0	; 0x0
    699e:	827b      	strh	r3, [r7, #18]
    69a0:	f04f 0300 	mov.w	r3, #0	; 0x0
    69a4:	82bb      	strh	r3, [r7, #20]
    69a6:	f04f 0300 	mov.w	r3, #0	; 0x0
    69aa:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
    69ac:	68fb      	ldr	r3, [r7, #12]
    69ae:	8c1b      	ldrh	r3, [r3, #32]
    69b0:	b29b      	uxth	r3, r3
    69b2:	461a      	mov	r2, r3
    69b4:	f64f 73ef 	movw	r3, #65519	; 0xffef
    69b8:	f2c0 0300 	movt	r3, #0	; 0x0
    69bc:	ea02 0303 	and.w	r3, r2, r3
    69c0:	461a      	mov	r2, r3
    69c2:	68fb      	ldr	r3, [r7, #12]
    69c4:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
    69c6:	68fb      	ldr	r3, [r7, #12]
    69c8:	8b1b      	ldrh	r3, [r3, #24]
    69ca:	827b      	strh	r3, [r7, #18]
  tmpccer = TIMx->CCER;
    69cc:	68fb      	ldr	r3, [r7, #12]
    69ce:	8c1b      	ldrh	r3, [r3, #32]
    69d0:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
    69d2:	893b      	ldrh	r3, [r7, #8]
    69d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    69d8:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
    69da:	8a7b      	ldrh	r3, [r7, #18]
    69dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    69e0:	ea4f 5303 	mov.w	r3, r3, lsl #20
    69e4:	ea4f 5313 	mov.w	r3, r3, lsr #20
    69e8:	827b      	strh	r3, [r7, #18]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
    69ea:	883b      	ldrh	r3, [r7, #0]
    69ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
    69f0:	b29a      	uxth	r2, r3
    69f2:	8a7b      	ldrh	r3, [r7, #18]
    69f4:	ea42 0303 	orr.w	r3, r2, r3
    69f8:	827b      	strh	r3, [r7, #18]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
    69fa:	88bb      	ldrh	r3, [r7, #4]
    69fc:	ea4f 2303 	mov.w	r3, r3, lsl #8
    6a00:	b29a      	uxth	r2, r3
    6a02:	8a7b      	ldrh	r3, [r7, #18]
    6a04:	ea42 0303 	orr.w	r3, r2, r3
    6a08:	827b      	strh	r3, [r7, #18]
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
    6a0a:	8abb      	ldrh	r3, [r7, #20]
    6a0c:	f023 0320 	bic.w	r3, r3, #32	; 0x20
    6a10:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)CCER_CC2E_Set);
    6a12:	8afa      	ldrh	r2, [r7, #22]
    6a14:	8abb      	ldrh	r3, [r7, #20]
    6a16:	ea42 0303 	orr.w	r3, r2, r3
    6a1a:	b29b      	uxth	r3, r3
    6a1c:	f043 0310 	orr.w	r3, r3, #16	; 0x10
    6a20:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
    6a22:	68fb      	ldr	r3, [r7, #12]
    6a24:	8a7a      	ldrh	r2, [r7, #18]
    6a26:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
    6a28:	68fb      	ldr	r3, [r7, #12]
    6a2a:	8aba      	ldrh	r2, [r7, #20]
    6a2c:	841a      	strh	r2, [r3, #32]
}
    6a2e:	f107 0718 	add.w	r7, r7, #24	; 0x18
    6a32:	46bd      	mov	sp, r7
    6a34:	bc80      	pop	{r7}
    6a36:	4770      	bx	lr

00006a38 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    6a38:	b480      	push	{r7}
    6a3a:	b086      	sub	sp, #24
    6a3c:	af00      	add	r7, sp, #0
    6a3e:	60f8      	str	r0, [r7, #12]
    6a40:	8139      	strh	r1, [r7, #8]
    6a42:	80ba      	strh	r2, [r7, #4]
    6a44:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
    6a46:	f04f 0300 	mov.w	r3, #0	; 0x0
    6a4a:	827b      	strh	r3, [r7, #18]
    6a4c:	f04f 0300 	mov.w	r3, #0	; 0x0
    6a50:	82bb      	strh	r3, [r7, #20]
    6a52:	f04f 0300 	mov.w	r3, #0	; 0x0
    6a56:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
    6a58:	68fb      	ldr	r3, [r7, #12]
    6a5a:	8c1b      	ldrh	r3, [r3, #32]
    6a5c:	b29b      	uxth	r3, r3
    6a5e:	461a      	mov	r2, r3
    6a60:	f64f 63ff 	movw	r3, #65279	; 0xfeff
    6a64:	f2c0 0300 	movt	r3, #0	; 0x0
    6a68:	ea02 0303 	and.w	r3, r2, r3
    6a6c:	461a      	mov	r2, r3
    6a6e:	68fb      	ldr	r3, [r7, #12]
    6a70:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
    6a72:	68fb      	ldr	r3, [r7, #12]
    6a74:	8b9b      	ldrh	r3, [r3, #28]
    6a76:	827b      	strh	r3, [r7, #18]
  tmpccer = TIMx->CCER;
    6a78:	68fb      	ldr	r3, [r7, #12]
    6a7a:	8c1b      	ldrh	r3, [r3, #32]
    6a7c:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
    6a7e:	893b      	ldrh	r3, [r7, #8]
    6a80:	ea4f 2303 	mov.w	r3, r3, lsl #8
    6a84:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
    6a86:	8a7b      	ldrh	r3, [r7, #18]
    6a88:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
    6a8c:	827b      	strh	r3, [r7, #18]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
    6a8e:	883b      	ldrh	r3, [r7, #0]
    6a90:	ea4f 1303 	mov.w	r3, r3, lsl #4
    6a94:	b29a      	uxth	r2, r3
    6a96:	88bb      	ldrh	r3, [r7, #4]
    6a98:	ea42 0303 	orr.w	r3, r2, r3
    6a9c:	b29a      	uxth	r2, r3
    6a9e:	8a7b      	ldrh	r3, [r7, #18]
    6aa0:	ea42 0303 	orr.w	r3, r2, r3
    6aa4:	827b      	strh	r3, [r7, #18]
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
    6aa6:	8abb      	ldrh	r3, [r7, #20]
    6aa8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    6aac:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC3E_Set);
    6aae:	8afa      	ldrh	r2, [r7, #22]
    6ab0:	8abb      	ldrh	r3, [r7, #20]
    6ab2:	ea42 0303 	orr.w	r3, r2, r3
    6ab6:	b29b      	uxth	r3, r3
    6ab8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    6abc:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
    6abe:	68fb      	ldr	r3, [r7, #12]
    6ac0:	8a7a      	ldrh	r2, [r7, #18]
    6ac2:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
    6ac4:	68fb      	ldr	r3, [r7, #12]
    6ac6:	8aba      	ldrh	r2, [r7, #20]
    6ac8:	841a      	strh	r2, [r3, #32]
}
    6aca:	f107 0718 	add.w	r7, r7, #24	; 0x18
    6ace:	46bd      	mov	sp, r7
    6ad0:	bc80      	pop	{r7}
    6ad2:	4770      	bx	lr

00006ad4 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
    6ad4:	b480      	push	{r7}
    6ad6:	b086      	sub	sp, #24
    6ad8:	af00      	add	r7, sp, #0
    6ada:	60f8      	str	r0, [r7, #12]
    6adc:	8139      	strh	r1, [r7, #8]
    6ade:	80ba      	strh	r2, [r7, #4]
    6ae0:	803b      	strh	r3, [r7, #0]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
    6ae2:	f04f 0300 	mov.w	r3, #0	; 0x0
    6ae6:	827b      	strh	r3, [r7, #18]
    6ae8:	f04f 0300 	mov.w	r3, #0	; 0x0
    6aec:	82bb      	strh	r3, [r7, #20]
    6aee:	f04f 0300 	mov.w	r3, #0	; 0x0
    6af2:	82fb      	strh	r3, [r7, #22]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
    6af4:	68fb      	ldr	r3, [r7, #12]
    6af6:	8c1b      	ldrh	r3, [r3, #32]
    6af8:	b29b      	uxth	r3, r3
    6afa:	461a      	mov	r2, r3
    6afc:	f64e 73ff 	movw	r3, #61439	; 0xefff
    6b00:	f2c0 0300 	movt	r3, #0	; 0x0
    6b04:	ea02 0303 	and.w	r3, r2, r3
    6b08:	461a      	mov	r2, r3
    6b0a:	68fb      	ldr	r3, [r7, #12]
    6b0c:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
    6b0e:	68fb      	ldr	r3, [r7, #12]
    6b10:	8b9b      	ldrh	r3, [r3, #28]
    6b12:	827b      	strh	r3, [r7, #18]
  tmpccer = TIMx->CCER;
    6b14:	68fb      	ldr	r3, [r7, #12]
    6b16:	8c1b      	ldrh	r3, [r3, #32]
    6b18:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
    6b1a:	893b      	ldrh	r3, [r7, #8]
    6b1c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    6b20:	82fb      	strh	r3, [r7, #22]

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
    6b22:	8a7b      	ldrh	r3, [r7, #18]
    6b24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    6b28:	ea4f 5303 	mov.w	r3, r3, lsl #20
    6b2c:	ea4f 5313 	mov.w	r3, r3, lsr #20
    6b30:	827b      	strh	r3, [r7, #18]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
    6b32:	88bb      	ldrh	r3, [r7, #4]
    6b34:	ea4f 2303 	mov.w	r3, r3, lsl #8
    6b38:	b29a      	uxth	r2, r3
    6b3a:	8a7b      	ldrh	r3, [r7, #18]
    6b3c:	ea42 0303 	orr.w	r3, r2, r3
    6b40:	827b      	strh	r3, [r7, #18]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
    6b42:	883b      	ldrh	r3, [r7, #0]
    6b44:	ea4f 3303 	mov.w	r3, r3, lsl #12
    6b48:	b29a      	uxth	r2, r3
    6b4a:	8a7b      	ldrh	r3, [r7, #18]
    6b4c:	ea42 0303 	orr.w	r3, r2, r3
    6b50:	827b      	strh	r3, [r7, #18]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
    6b52:	8abb      	ldrh	r3, [r7, #20]
    6b54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    6b58:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)CCER_CC4E_Set);
    6b5a:	8afa      	ldrh	r2, [r7, #22]
    6b5c:	8abb      	ldrh	r3, [r7, #20]
    6b5e:	ea42 0303 	orr.w	r3, r2, r3
    6b62:	b29b      	uxth	r3, r3
    6b64:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    6b68:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
    6b6a:	68fb      	ldr	r3, [r7, #12]
    6b6c:	8a7a      	ldrh	r2, [r7, #18]
    6b6e:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
    6b70:	68fb      	ldr	r3, [r7, #12]
    6b72:	8aba      	ldrh	r2, [r7, #20]
    6b74:	841a      	strh	r2, [r3, #32]
}
    6b76:	f107 0718 	add.w	r7, r7, #24	; 0x18
    6b7a:	46bd      	mov	sp, r7
    6b7c:	bc80      	pop	{r7}
    6b7e:	4770      	bx	lr

00006b80 <FSMC_NORSRAMDeInit>:
  *     @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
    6b80:	b480      	push	{r7}
    6b82:	b081      	sub	sp, #4
    6b84:	af00      	add	r7, sp, #0
    6b86:	6038      	str	r0, [r7, #0]
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
    6b88:	683b      	ldr	r3, [r7, #0]
    6b8a:	2b00      	cmp	r3, #0
    6b8c:	d107      	bne.n	6b9e <FSMC_NORSRAMDeInit+0x1e>
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
    6b8e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
    6b92:	683a      	ldr	r2, [r7, #0]
    6b94:	f243 01db 	movw	r1, #12507	; 0x30db
    6b98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    6b9c:	e006      	b.n	6bac <FSMC_NORSRAMDeInit+0x2c>
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
    6b9e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
    6ba2:	683a      	ldr	r2, [r7, #0]
    6ba4:	f243 01d2 	movw	r1, #12498	; 0x30d2
    6ba8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
    6bac:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
    6bb0:	683a      	ldr	r2, [r7, #0]
    6bb2:	f102 0201 	add.w	r2, r2, #1	; 0x1
    6bb6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
    6bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
    6bbe:	f240 1304 	movw	r3, #260	; 0x104
    6bc2:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6bc6:	683a      	ldr	r2, [r7, #0]
    6bc8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
    6bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    6bd0:	f107 0704 	add.w	r7, r7, #4	; 0x4
    6bd4:	46bd      	mov	sp, r7
    6bd6:	bc80      	pop	{r7}
    6bd8:	4770      	bx	lr
    6bda:	46c0      	nop			(mov r8, r8)

00006bdc <FSMC_NANDDeInit>:
  *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
  *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
  * @retval None
  */
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
    6bdc:	b480      	push	{r7}
    6bde:	b081      	sub	sp, #4
    6be0:	af00      	add	r7, sp, #0
    6be2:	6038      	str	r0, [r7, #0]
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
    6be4:	683b      	ldr	r3, [r7, #0]
    6be6:	2b10      	cmp	r3, #16
    6be8:	d11c      	bne.n	6c24 <FSMC_NANDDeInit+0x48>
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
    6bea:	f240 0360 	movw	r3, #96	; 0x60
    6bee:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6bf2:	f04f 0218 	mov.w	r2, #24	; 0x18
    6bf6:	601a      	str	r2, [r3, #0]
    FSMC_Bank2->SR2 = 0x00000040;
    6bf8:	f240 0360 	movw	r3, #96	; 0x60
    6bfc:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c00:	f04f 0240 	mov.w	r2, #64	; 0x40
    6c04:	605a      	str	r2, [r3, #4]
    FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
    6c06:	f240 0360 	movw	r3, #96	; 0x60
    6c0a:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c0e:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
    6c12:	609a      	str	r2, [r3, #8]
    FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
    6c14:	f240 0360 	movw	r3, #96	; 0x60
    6c18:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c1c:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
    6c20:	60da      	str	r2, [r3, #12]
    6c22:	e01b      	b.n	6c5c <FSMC_NANDDeInit+0x80>
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
    6c24:	f240 0380 	movw	r3, #128	; 0x80
    6c28:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c2c:	f04f 0218 	mov.w	r2, #24	; 0x18
    6c30:	601a      	str	r2, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
    6c32:	f240 0380 	movw	r3, #128	; 0x80
    6c36:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c3a:	f04f 0240 	mov.w	r2, #64	; 0x40
    6c3e:	605a      	str	r2, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
    6c40:	f240 0380 	movw	r3, #128	; 0x80
    6c44:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c48:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
    6c4c:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
    6c4e:	f240 0380 	movw	r3, #128	; 0x80
    6c52:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c56:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
    6c5a:	60da      	str	r2, [r3, #12]
  }  
}
    6c5c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    6c60:	46bd      	mov	sp, r7
    6c62:	bc80      	pop	{r7}
    6c64:	4770      	bx	lr
    6c66:	46c0      	nop			(mov r8, r8)

00006c68 <FSMC_PCCARDDeInit>:
  * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.
  * @param  None                       
  * @retval None
  */
void FSMC_PCCARDDeInit(void)
{
    6c68:	b480      	push	{r7}
    6c6a:	af00      	add	r7, sp, #0
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
    6c6c:	f240 03a0 	movw	r3, #160	; 0xa0
    6c70:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c74:	f04f 0218 	mov.w	r2, #24	; 0x18
    6c78:	601a      	str	r2, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
    6c7a:	f240 03a0 	movw	r3, #160	; 0xa0
    6c7e:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c82:	f04f 0200 	mov.w	r2, #0	; 0x0
    6c86:	605a      	str	r2, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
    6c88:	f240 03a0 	movw	r3, #160	; 0xa0
    6c8c:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c90:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
    6c94:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
    6c96:	f240 03a0 	movw	r3, #160	; 0xa0
    6c9a:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6c9e:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
    6ca2:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
    6ca4:	f240 03a0 	movw	r3, #160	; 0xa0
    6ca8:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6cac:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
    6cb0:	611a      	str	r2, [r3, #16]
}
    6cb2:	46bd      	mov	sp, r7
    6cb4:	bc80      	pop	{r7}
    6cb6:	4770      	bx	lr

00006cb8 <FSMC_NORSRAMInit>:
  *   structure that contains the configuration information for 
  *   the FSMC NOR/SRAM specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
    6cb8:	b480      	push	{r7}
    6cba:	b081      	sub	sp, #4
    6cbc:	af00      	add	r7, sp, #0
    6cbe:	6038      	str	r0, [r7, #0]
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
    6cc0:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
    6cc4:	683a      	ldr	r2, [r7, #0]
    6cc6:	6812      	ldr	r2, [r2, #0]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
    6cc8:	6839      	ldr	r1, [r7, #0]
    6cca:	6848      	ldr	r0, [r1, #4]
    6ccc:	6839      	ldr	r1, [r7, #0]
    6cce:	6889      	ldr	r1, [r1, #8]
    6cd0:	ea40 0001 	orr.w	r0, r0, r1
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
    6cd4:	6839      	ldr	r1, [r7, #0]
    6cd6:	68c9      	ldr	r1, [r1, #12]
    6cd8:	ea40 0001 	orr.w	r0, r0, r1
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
    6cdc:	6839      	ldr	r1, [r7, #0]
    6cde:	6909      	ldr	r1, [r1, #16]
    6ce0:	ea40 0001 	orr.w	r0, r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
    6ce4:	6839      	ldr	r1, [r7, #0]
    6ce6:	6949      	ldr	r1, [r1, #20]
    6ce8:	ea40 0001 	orr.w	r0, r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
    6cec:	6839      	ldr	r1, [r7, #0]
    6cee:	6989      	ldr	r1, [r1, #24]
    6cf0:	ea40 0001 	orr.w	r0, r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
    6cf4:	6839      	ldr	r1, [r7, #0]
    6cf6:	69c9      	ldr	r1, [r1, #28]
    6cf8:	ea40 0001 	orr.w	r0, r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
    6cfc:	6839      	ldr	r1, [r7, #0]
    6cfe:	6a09      	ldr	r1, [r1, #32]
    6d00:	ea40 0001 	orr.w	r0, r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
    6d04:	6839      	ldr	r1, [r7, #0]
    6d06:	6a49      	ldr	r1, [r1, #36]
    6d08:	ea40 0001 	orr.w	r0, r0, r1
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
    6d0c:	6839      	ldr	r1, [r7, #0]
    6d0e:	6a89      	ldr	r1, [r1, #40]
    6d10:	ea40 0001 	orr.w	r0, r0, r1
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
    6d14:	6839      	ldr	r1, [r7, #0]
    6d16:	6ac9      	ldr	r1, [r1, #44]
    6d18:	ea40 0101 	orr.w	r1, r0, r1
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
    6d1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
    6d20:	683b      	ldr	r3, [r7, #0]
    6d22:	689b      	ldr	r3, [r3, #8]
    6d24:	2b08      	cmp	r3, #8
    6d26:	d10d      	bne.n	6d44 <FSMC_NORSRAMInit+0x8c>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
    6d28:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
    6d2c:	683a      	ldr	r2, [r7, #0]
    6d2e:	6812      	ldr	r2, [r2, #0]
    6d30:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
    6d34:	6838      	ldr	r0, [r7, #0]
    6d36:	6800      	ldr	r0, [r0, #0]
    6d38:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    6d3c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    6d40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
    6d44:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
    6d48:	683a      	ldr	r2, [r7, #0]
    6d4a:	6812      	ldr	r2, [r2, #0]
    6d4c:	f102 0201 	add.w	r2, r2, #1	; 0x1
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
    6d50:	6839      	ldr	r1, [r7, #0]
    6d52:	6b09      	ldr	r1, [r1, #48]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
    6d54:	6808      	ldr	r0, [r1, #0]
    6d56:	6839      	ldr	r1, [r7, #0]
    6d58:	6b09      	ldr	r1, [r1, #48]
    6d5a:	6849      	ldr	r1, [r1, #4]
    6d5c:	ea4f 1101 	mov.w	r1, r1, lsl #4
    6d60:	ea40 0001 	orr.w	r0, r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
    6d64:	6839      	ldr	r1, [r7, #0]
    6d66:	6b09      	ldr	r1, [r1, #48]
    6d68:	6889      	ldr	r1, [r1, #8]
    6d6a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    6d6e:	ea40 0001 	orr.w	r0, r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
    6d72:	6839      	ldr	r1, [r7, #0]
    6d74:	6b09      	ldr	r1, [r1, #48]
    6d76:	68c9      	ldr	r1, [r1, #12]
    6d78:	ea4f 4101 	mov.w	r1, r1, lsl #16
    6d7c:	ea40 0001 	orr.w	r0, r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
    6d80:	6839      	ldr	r1, [r7, #0]
    6d82:	6b09      	ldr	r1, [r1, #48]
    6d84:	6909      	ldr	r1, [r1, #16]
    6d86:	ea4f 5101 	mov.w	r1, r1, lsl #20
    6d8a:	ea40 0001 	orr.w	r0, r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
    6d8e:	6839      	ldr	r1, [r7, #0]
    6d90:	6b09      	ldr	r1, [r1, #48]
    6d92:	6949      	ldr	r1, [r1, #20]
    6d94:	ea4f 6101 	mov.w	r1, r1, lsl #24
    6d98:	ea40 0001 	orr.w	r0, r0, r1
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
    6d9c:	6839      	ldr	r1, [r7, #0]
    6d9e:	6b09      	ldr	r1, [r1, #48]
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
    6da0:	6989      	ldr	r1, [r1, #24]
    6da2:	ea40 0101 	orr.w	r1, r0, r1
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
    6da6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
    6daa:	683b      	ldr	r3, [r7, #0]
    6dac:	6a9b      	ldr	r3, [r3, #40]
    6dae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
    6db2:	d12c      	bne.n	6e0e <FSMC_NORSRAMInit+0x156>
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
    6db4:	f240 1304 	movw	r3, #260	; 0x104
    6db8:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6dbc:	683a      	ldr	r2, [r7, #0]
    6dbe:	6812      	ldr	r2, [r2, #0]
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
    6dc0:	6839      	ldr	r1, [r7, #0]
    6dc2:	6b49      	ldr	r1, [r1, #52]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
    6dc4:	6808      	ldr	r0, [r1, #0]
    6dc6:	6839      	ldr	r1, [r7, #0]
    6dc8:	6b49      	ldr	r1, [r1, #52]
    6dca:	6849      	ldr	r1, [r1, #4]
    6dcc:	ea4f 1101 	mov.w	r1, r1, lsl #4
    6dd0:	ea40 0001 	orr.w	r0, r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
    6dd4:	6839      	ldr	r1, [r7, #0]
    6dd6:	6b49      	ldr	r1, [r1, #52]
    6dd8:	6889      	ldr	r1, [r1, #8]
    6dda:	ea4f 2101 	mov.w	r1, r1, lsl #8
    6dde:	ea40 0001 	orr.w	r0, r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
    6de2:	6839      	ldr	r1, [r7, #0]
    6de4:	6b49      	ldr	r1, [r1, #52]
    6de6:	6909      	ldr	r1, [r1, #16]
    6de8:	ea4f 5101 	mov.w	r1, r1, lsl #20
    6dec:	ea40 0001 	orr.w	r0, r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
    6df0:	6839      	ldr	r1, [r7, #0]
    6df2:	6b49      	ldr	r1, [r1, #52]
    6df4:	6949      	ldr	r1, [r1, #20]
    6df6:	ea4f 6101 	mov.w	r1, r1, lsl #24
    6dfa:	ea40 0001 	orr.w	r0, r0, r1
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
    6dfe:	6839      	ldr	r1, [r7, #0]
    6e00:	6b49      	ldr	r1, [r1, #52]
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
    6e02:	6989      	ldr	r1, [r1, #24]
    6e04:	ea40 0101 	orr.w	r1, r0, r1
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
    6e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    6e0c:	e009      	b.n	6e22 <FSMC_NORSRAMInit+0x16a>
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
    6e0e:	f240 1304 	movw	r3, #260	; 0x104
    6e12:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6e16:	683a      	ldr	r2, [r7, #0]
    6e18:	6812      	ldr	r2, [r2, #0]
    6e1a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
    6e1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
}
    6e22:	f107 0704 	add.w	r7, r7, #4	; 0x4
    6e26:	46bd      	mov	sp, r7
    6e28:	bc80      	pop	{r7}
    6e2a:	4770      	bx	lr

00006e2c <FSMC_NANDInit>:
  * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef 
  *   structure that contains the configuration information for the FSMC NAND specified Banks.                       
  * @retval None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
    6e2c:	b480      	push	{r7}
    6e2e:	b084      	sub	sp, #16
    6e30:	af00      	add	r7, sp, #0
    6e32:	6038      	str	r0, [r7, #0]
  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
    6e34:	f04f 0300 	mov.w	r3, #0	; 0x0
    6e38:	607b      	str	r3, [r7, #4]
    6e3a:	f04f 0300 	mov.w	r3, #0	; 0x0
    6e3e:	60bb      	str	r3, [r7, #8]
    6e40:	f04f 0300 	mov.w	r3, #0	; 0x0
    6e44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
    6e46:	683b      	ldr	r3, [r7, #0]
    6e48:	685a      	ldr	r2, [r3, #4]
    6e4a:	683b      	ldr	r3, [r7, #0]
    6e4c:	689b      	ldr	r3, [r3, #8]
    6e4e:	ea42 0203 	orr.w	r2, r2, r3
    6e52:	683b      	ldr	r3, [r7, #0]
    6e54:	68db      	ldr	r3, [r3, #12]
    6e56:	ea42 0203 	orr.w	r2, r2, r3
    6e5a:	683b      	ldr	r3, [r7, #0]
    6e5c:	691b      	ldr	r3, [r3, #16]
    6e5e:	ea42 0203 	orr.w	r2, r2, r3
    6e62:	683b      	ldr	r3, [r7, #0]
    6e64:	695b      	ldr	r3, [r3, #20]
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
    6e66:	ea4f 2343 	mov.w	r3, r3, lsl #9
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
    6e6a:	ea42 0203 	orr.w	r2, r2, r3
    6e6e:	683b      	ldr	r3, [r7, #0]
    6e70:	699b      	ldr	r3, [r3, #24]
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
    6e72:	ea4f 3343 	mov.w	r3, r3, lsl #13
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
    6e76:	ea42 0303 	orr.w	r3, r2, r3
    6e7a:	f043 0308 	orr.w	r3, r3, #8	; 0x8
    6e7e:	607b      	str	r3, [r7, #4]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
    6e80:	683b      	ldr	r3, [r7, #0]
    6e82:	69db      	ldr	r3, [r3, #28]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    6e84:	681a      	ldr	r2, [r3, #0]
    6e86:	683b      	ldr	r3, [r7, #0]
    6e88:	69db      	ldr	r3, [r3, #28]
    6e8a:	685b      	ldr	r3, [r3, #4]
    6e8c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    6e90:	ea42 0203 	orr.w	r2, r2, r3
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    6e94:	683b      	ldr	r3, [r7, #0]
    6e96:	69db      	ldr	r3, [r3, #28]
    6e98:	689b      	ldr	r3, [r3, #8]
    6e9a:	ea4f 4303 	mov.w	r3, r3, lsl #16
    6e9e:	ea42 0203 	orr.w	r2, r2, r3
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
    6ea2:	683b      	ldr	r3, [r7, #0]
    6ea4:	69db      	ldr	r3, [r3, #28]
    6ea6:	68db      	ldr	r3, [r3, #12]
    6ea8:	ea4f 6303 	mov.w	r3, r3, lsl #24
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
    6eac:	ea42 0303 	orr.w	r3, r2, r3
    6eb0:	60bb      	str	r3, [r7, #8]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
    6eb2:	683b      	ldr	r3, [r7, #0]
    6eb4:	6a1b      	ldr	r3, [r3, #32]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    6eb6:	681a      	ldr	r2, [r3, #0]
    6eb8:	683b      	ldr	r3, [r7, #0]
    6eba:	6a1b      	ldr	r3, [r3, #32]
    6ebc:	685b      	ldr	r3, [r3, #4]
    6ebe:	ea4f 2303 	mov.w	r3, r3, lsl #8
    6ec2:	ea42 0203 	orr.w	r2, r2, r3
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    6ec6:	683b      	ldr	r3, [r7, #0]
    6ec8:	6a1b      	ldr	r3, [r3, #32]
    6eca:	689b      	ldr	r3, [r3, #8]
    6ecc:	ea4f 4303 	mov.w	r3, r3, lsl #16
    6ed0:	ea42 0203 	orr.w	r2, r2, r3
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
    6ed4:	683b      	ldr	r3, [r7, #0]
    6ed6:	6a1b      	ldr	r3, [r3, #32]
    6ed8:	68db      	ldr	r3, [r3, #12]
    6eda:	ea4f 6303 	mov.w	r3, r3, lsl #24
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
    6ede:	ea42 0303 	orr.w	r3, r2, r3
    6ee2:	60fb      	str	r3, [r7, #12]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
    6ee4:	683b      	ldr	r3, [r7, #0]
    6ee6:	681b      	ldr	r3, [r3, #0]
    6ee8:	2b10      	cmp	r3, #16
    6eea:	d112      	bne.n	6f12 <FSMC_NANDInit+0xe6>
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
    6eec:	f240 0360 	movw	r3, #96	; 0x60
    6ef0:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6ef4:	687a      	ldr	r2, [r7, #4]
    6ef6:	601a      	str	r2, [r3, #0]
    FSMC_Bank2->PMEM2 = tmppmem;
    6ef8:	f240 0360 	movw	r3, #96	; 0x60
    6efc:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6f00:	68ba      	ldr	r2, [r7, #8]
    6f02:	609a      	str	r2, [r3, #8]
    FSMC_Bank2->PATT2 = tmppatt;
    6f04:	f240 0360 	movw	r3, #96	; 0x60
    6f08:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6f0c:	68fa      	ldr	r2, [r7, #12]
    6f0e:	60da      	str	r2, [r3, #12]
    6f10:	e011      	b.n	6f36 <FSMC_NANDInit+0x10a>
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
    6f12:	f240 0380 	movw	r3, #128	; 0x80
    6f16:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6f1a:	687a      	ldr	r2, [r7, #4]
    6f1c:	601a      	str	r2, [r3, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
    6f1e:	f240 0380 	movw	r3, #128	; 0x80
    6f22:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6f26:	68ba      	ldr	r2, [r7, #8]
    6f28:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = tmppatt;
    6f2a:	f240 0380 	movw	r3, #128	; 0x80
    6f2e:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6f32:	68fa      	ldr	r2, [r7, #12]
    6f34:	60da      	str	r2, [r3, #12]
  }
}
    6f36:	f107 0710 	add.w	r7, r7, #16	; 0x10
    6f3a:	46bd      	mov	sp, r7
    6f3c:	bc80      	pop	{r7}
    6f3e:	4770      	bx	lr

00006f40 <FSMC_PCCARDInit>:
  * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef
  *   structure that contains the configuration information for the FSMC PCCARD Bank.                       
  * @retval None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
    6f40:	b480      	push	{r7}
    6f42:	b081      	sub	sp, #4
    6f44:	af00      	add	r7, sp, #0
    6f46:	6038      	str	r0, [r7, #0]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
    6f48:	f240 03a0 	movw	r3, #160	; 0xa0
    6f4c:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6f50:	683a      	ldr	r2, [r7, #0]
    6f52:	6811      	ldr	r1, [r2, #0]
    6f54:	683a      	ldr	r2, [r7, #0]
    6f56:	6852      	ldr	r2, [r2, #4]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
    6f58:	ea4f 2242 	mov.w	r2, r2, lsl #9
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
    6f5c:	ea41 0102 	orr.w	r1, r1, r2
    6f60:	683a      	ldr	r2, [r7, #0]
    6f62:	6892      	ldr	r2, [r2, #8]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
    6f64:	ea4f 3242 	mov.w	r2, r2, lsl #13
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
    6f68:	ea41 0202 	orr.w	r2, r1, r2
    6f6c:	f042 0210 	orr.w	r2, r2, #16	; 0x10
    6f70:	601a      	str	r2, [r3, #0]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
    6f72:	f240 03a0 	movw	r3, #160	; 0xa0
    6f76:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6f7a:	683a      	ldr	r2, [r7, #0]
    6f7c:	68d2      	ldr	r2, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    6f7e:	6811      	ldr	r1, [r2, #0]
    6f80:	683a      	ldr	r2, [r7, #0]
    6f82:	68d2      	ldr	r2, [r2, #12]
    6f84:	6852      	ldr	r2, [r2, #4]
    6f86:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6f8a:	ea41 0102 	orr.w	r1, r1, r2
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    6f8e:	683a      	ldr	r2, [r7, #0]
    6f90:	68d2      	ldr	r2, [r2, #12]
    6f92:	6892      	ldr	r2, [r2, #8]
    6f94:	ea4f 4202 	mov.w	r2, r2, lsl #16
    6f98:	ea41 0102 	orr.w	r1, r1, r2
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
    6f9c:	683a      	ldr	r2, [r7, #0]
    6f9e:	68d2      	ldr	r2, [r2, #12]
    6fa0:	68d2      	ldr	r2, [r2, #12]
    6fa2:	ea4f 6202 	mov.w	r2, r2, lsl #24
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
    6fa6:	ea41 0202 	orr.w	r2, r1, r2
    6faa:	609a      	str	r2, [r3, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
    6fac:	f240 03a0 	movw	r3, #160	; 0xa0
    6fb0:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6fb4:	683a      	ldr	r2, [r7, #0]
    6fb6:	6912      	ldr	r2, [r2, #16]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    6fb8:	6811      	ldr	r1, [r2, #0]
    6fba:	683a      	ldr	r2, [r7, #0]
    6fbc:	6912      	ldr	r2, [r2, #16]
    6fbe:	6852      	ldr	r2, [r2, #4]
    6fc0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6fc4:	ea41 0102 	orr.w	r1, r1, r2
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    6fc8:	683a      	ldr	r2, [r7, #0]
    6fca:	6912      	ldr	r2, [r2, #16]
    6fcc:	6892      	ldr	r2, [r2, #8]
    6fce:	ea4f 4202 	mov.w	r2, r2, lsl #16
    6fd2:	ea41 0102 	orr.w	r1, r1, r2
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
    6fd6:	683a      	ldr	r2, [r7, #0]
    6fd8:	6912      	ldr	r2, [r2, #16]
    6fda:	68d2      	ldr	r2, [r2, #12]
    6fdc:	ea4f 6202 	mov.w	r2, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
    6fe0:	ea41 0202 	orr.w	r2, r1, r2
    6fe4:	60da      	str	r2, [r3, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
    6fe6:	f240 03a0 	movw	r3, #160	; 0xa0
    6fea:	f2ca 0300 	movt	r3, #40960	; 0xa000
    6fee:	683a      	ldr	r2, [r7, #0]
    6ff0:	6952      	ldr	r2, [r2, #20]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
    6ff2:	6811      	ldr	r1, [r2, #0]
    6ff4:	683a      	ldr	r2, [r7, #0]
    6ff6:	6952      	ldr	r2, [r2, #20]
    6ff8:	6852      	ldr	r2, [r2, #4]
    6ffa:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6ffe:	ea41 0102 	orr.w	r1, r1, r2
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
    7002:	683a      	ldr	r2, [r7, #0]
    7004:	6952      	ldr	r2, [r2, #20]
    7006:	6892      	ldr	r2, [r2, #8]
    7008:	ea4f 4202 	mov.w	r2, r2, lsl #16
    700c:	ea41 0102 	orr.w	r1, r1, r2
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
    7010:	683a      	ldr	r2, [r7, #0]
    7012:	6952      	ldr	r2, [r2, #20]
    7014:	68d2      	ldr	r2, [r2, #12]
    7016:	ea4f 6202 	mov.w	r2, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
    701a:	ea41 0202 	orr.w	r2, r1, r2
    701e:	611a      	str	r2, [r3, #16]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
}
    7020:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7024:	46bd      	mov	sp, r7
    7026:	bc80      	pop	{r7}
    7028:	4770      	bx	lr
    702a:	46c0      	nop			(mov r8, r8)

0000702c <FSMC_NORSRAMStructInit>:
  * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
  *   structure which will be initialized.
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
    702c:	b480      	push	{r7}
    702e:	b081      	sub	sp, #4
    7030:	af00      	add	r7, sp, #0
    7032:	6038      	str	r0, [r7, #0]
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
    7034:	683b      	ldr	r3, [r7, #0]
    7036:	f04f 0200 	mov.w	r2, #0	; 0x0
    703a:	601a      	str	r2, [r3, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
    703c:	683b      	ldr	r3, [r7, #0]
    703e:	f04f 0202 	mov.w	r2, #2	; 0x2
    7042:	605a      	str	r2, [r3, #4]
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
    7044:	683b      	ldr	r3, [r7, #0]
    7046:	f04f 0200 	mov.w	r2, #0	; 0x0
    704a:	609a      	str	r2, [r3, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
    704c:	683b      	ldr	r3, [r7, #0]
    704e:	f04f 0200 	mov.w	r2, #0	; 0x0
    7052:	60da      	str	r2, [r3, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
    7054:	683b      	ldr	r3, [r7, #0]
    7056:	f04f 0200 	mov.w	r2, #0	; 0x0
    705a:	611a      	str	r2, [r3, #16]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
    705c:	683b      	ldr	r3, [r7, #0]
    705e:	f04f 0200 	mov.w	r2, #0	; 0x0
    7062:	615a      	str	r2, [r3, #20]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
    7064:	683b      	ldr	r3, [r7, #0]
    7066:	f04f 0200 	mov.w	r2, #0	; 0x0
    706a:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
    706c:	683b      	ldr	r3, [r7, #0]
    706e:	f04f 0200 	mov.w	r2, #0	; 0x0
    7072:	61da      	str	r2, [r3, #28]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
    7074:	683b      	ldr	r3, [r7, #0]
    7076:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    707a:	621a      	str	r2, [r3, #32]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
    707c:	683b      	ldr	r3, [r7, #0]
    707e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    7082:	625a      	str	r2, [r3, #36]
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
    7084:	683b      	ldr	r3, [r7, #0]
    7086:	f04f 0200 	mov.w	r2, #0	; 0x0
    708a:	629a      	str	r2, [r3, #40]
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
    708c:	683b      	ldr	r3, [r7, #0]
    708e:	f04f 0200 	mov.w	r2, #0	; 0x0
    7092:	62da      	str	r2, [r3, #44]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
    7094:	683b      	ldr	r3, [r7, #0]
    7096:	6b1b      	ldr	r3, [r3, #48]
    7098:	f04f 020f 	mov.w	r2, #15	; 0xf
    709c:	601a      	str	r2, [r3, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
    709e:	683b      	ldr	r3, [r7, #0]
    70a0:	6b1b      	ldr	r3, [r3, #48]
    70a2:	f04f 020f 	mov.w	r2, #15	; 0xf
    70a6:	605a      	str	r2, [r3, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
    70a8:	683b      	ldr	r3, [r7, #0]
    70aa:	6b1b      	ldr	r3, [r3, #48]
    70ac:	f04f 02ff 	mov.w	r2, #255	; 0xff
    70b0:	609a      	str	r2, [r3, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
    70b2:	683b      	ldr	r3, [r7, #0]
    70b4:	6b1b      	ldr	r3, [r3, #48]
    70b6:	f04f 020f 	mov.w	r2, #15	; 0xf
    70ba:	60da      	str	r2, [r3, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
    70bc:	683b      	ldr	r3, [r7, #0]
    70be:	6b1b      	ldr	r3, [r3, #48]
    70c0:	f04f 020f 	mov.w	r2, #15	; 0xf
    70c4:	611a      	str	r2, [r3, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
    70c6:	683b      	ldr	r3, [r7, #0]
    70c8:	6b1b      	ldr	r3, [r3, #48]
    70ca:	f04f 020f 	mov.w	r2, #15	; 0xf
    70ce:	615a      	str	r2, [r3, #20]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
    70d0:	683b      	ldr	r3, [r7, #0]
    70d2:	6b1b      	ldr	r3, [r3, #48]
    70d4:	f04f 0200 	mov.w	r2, #0	; 0x0
    70d8:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
    70da:	683b      	ldr	r3, [r7, #0]
    70dc:	6b5b      	ldr	r3, [r3, #52]
    70de:	f04f 020f 	mov.w	r2, #15	; 0xf
    70e2:	601a      	str	r2, [r3, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
    70e4:	683b      	ldr	r3, [r7, #0]
    70e6:	6b5b      	ldr	r3, [r3, #52]
    70e8:	f04f 020f 	mov.w	r2, #15	; 0xf
    70ec:	605a      	str	r2, [r3, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
    70ee:	683b      	ldr	r3, [r7, #0]
    70f0:	6b5b      	ldr	r3, [r3, #52]
    70f2:	f04f 02ff 	mov.w	r2, #255	; 0xff
    70f6:	609a      	str	r2, [r3, #8]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
    70f8:	683b      	ldr	r3, [r7, #0]
    70fa:	6b5b      	ldr	r3, [r3, #52]
    70fc:	f04f 020f 	mov.w	r2, #15	; 0xf
    7100:	60da      	str	r2, [r3, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
    7102:	683b      	ldr	r3, [r7, #0]
    7104:	6b5b      	ldr	r3, [r3, #52]
    7106:	f04f 020f 	mov.w	r2, #15	; 0xf
    710a:	611a      	str	r2, [r3, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
    710c:	683b      	ldr	r3, [r7, #0]
    710e:	6b5b      	ldr	r3, [r3, #52]
    7110:	f04f 020f 	mov.w	r2, #15	; 0xf
    7114:	615a      	str	r2, [r3, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
    7116:	683b      	ldr	r3, [r7, #0]
    7118:	6b5b      	ldr	r3, [r3, #52]
    711a:	f04f 0200 	mov.w	r2, #0	; 0x0
    711e:	619a      	str	r2, [r3, #24]
}
    7120:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7124:	46bd      	mov	sp, r7
    7126:	bc80      	pop	{r7}
    7128:	4770      	bx	lr
    712a:	46c0      	nop			(mov r8, r8)

0000712c <FSMC_NANDStructInit>:
  * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef 
  *   structure which will be initialized.
  * @retval None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
    712c:	b480      	push	{r7}
    712e:	b081      	sub	sp, #4
    7130:	af00      	add	r7, sp, #0
    7132:	6038      	str	r0, [r7, #0]
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
    7134:	683b      	ldr	r3, [r7, #0]
    7136:	f04f 0210 	mov.w	r2, #16	; 0x10
    713a:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
    713c:	683b      	ldr	r3, [r7, #0]
    713e:	f04f 0200 	mov.w	r2, #0	; 0x0
    7142:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
    7144:	683b      	ldr	r3, [r7, #0]
    7146:	f04f 0200 	mov.w	r2, #0	; 0x0
    714a:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
    714c:	683b      	ldr	r3, [r7, #0]
    714e:	f04f 0200 	mov.w	r2, #0	; 0x0
    7152:	60da      	str	r2, [r3, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
    7154:	683b      	ldr	r3, [r7, #0]
    7156:	f04f 0200 	mov.w	r2, #0	; 0x0
    715a:	611a      	str	r2, [r3, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
    715c:	683b      	ldr	r3, [r7, #0]
    715e:	f04f 0200 	mov.w	r2, #0	; 0x0
    7162:	615a      	str	r2, [r3, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
    7164:	683b      	ldr	r3, [r7, #0]
    7166:	f04f 0200 	mov.w	r2, #0	; 0x0
    716a:	619a      	str	r2, [r3, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
    716c:	683b      	ldr	r3, [r7, #0]
    716e:	69db      	ldr	r3, [r3, #28]
    7170:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    7174:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
    7176:	683b      	ldr	r3, [r7, #0]
    7178:	69db      	ldr	r3, [r3, #28]
    717a:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    717e:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
    7180:	683b      	ldr	r3, [r7, #0]
    7182:	69db      	ldr	r3, [r3, #28]
    7184:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    7188:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
    718a:	683b      	ldr	r3, [r7, #0]
    718c:	69db      	ldr	r3, [r3, #28]
    718e:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    7192:	60da      	str	r2, [r3, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
    7194:	683b      	ldr	r3, [r7, #0]
    7196:	6a1b      	ldr	r3, [r3, #32]
    7198:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    719c:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
    719e:	683b      	ldr	r3, [r7, #0]
    71a0:	6a1b      	ldr	r3, [r3, #32]
    71a2:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    71a6:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
    71a8:	683b      	ldr	r3, [r7, #0]
    71aa:	6a1b      	ldr	r3, [r3, #32]
    71ac:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    71b0:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
    71b2:	683b      	ldr	r3, [r7, #0]
    71b4:	6a1b      	ldr	r3, [r3, #32]
    71b6:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    71ba:	60da      	str	r2, [r3, #12]
}
    71bc:	f107 0704 	add.w	r7, r7, #4	; 0x4
    71c0:	46bd      	mov	sp, r7
    71c2:	bc80      	pop	{r7}
    71c4:	4770      	bx	lr
    71c6:	46c0      	nop			(mov r8, r8)

000071c8 <FSMC_PCCARDStructInit>:
  * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
  *   structure which will be initialized.
  * @retval None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
    71c8:	b480      	push	{r7}
    71ca:	b081      	sub	sp, #4
    71cc:	af00      	add	r7, sp, #0
    71ce:	6038      	str	r0, [r7, #0]
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
    71d0:	683b      	ldr	r3, [r7, #0]
    71d2:	f04f 0200 	mov.w	r2, #0	; 0x0
    71d6:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
    71d8:	683b      	ldr	r3, [r7, #0]
    71da:	f04f 0200 	mov.w	r2, #0	; 0x0
    71de:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
    71e0:	683b      	ldr	r3, [r7, #0]
    71e2:	f04f 0200 	mov.w	r2, #0	; 0x0
    71e6:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
    71e8:	683b      	ldr	r3, [r7, #0]
    71ea:	68db      	ldr	r3, [r3, #12]
    71ec:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    71f0:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
    71f2:	683b      	ldr	r3, [r7, #0]
    71f4:	68db      	ldr	r3, [r3, #12]
    71f6:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    71fa:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
    71fc:	683b      	ldr	r3, [r7, #0]
    71fe:	68db      	ldr	r3, [r3, #12]
    7200:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    7204:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
    7206:	683b      	ldr	r3, [r7, #0]
    7208:	68db      	ldr	r3, [r3, #12]
    720a:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    720e:	60da      	str	r2, [r3, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
    7210:	683b      	ldr	r3, [r7, #0]
    7212:	691b      	ldr	r3, [r3, #16]
    7214:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    7218:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
    721a:	683b      	ldr	r3, [r7, #0]
    721c:	691b      	ldr	r3, [r3, #16]
    721e:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    7222:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
    7224:	683b      	ldr	r3, [r7, #0]
    7226:	691b      	ldr	r3, [r3, #16]
    7228:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    722c:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
    722e:	683b      	ldr	r3, [r7, #0]
    7230:	691b      	ldr	r3, [r3, #16]
    7232:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    7236:	60da      	str	r2, [r3, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
    7238:	683b      	ldr	r3, [r7, #0]
    723a:	695b      	ldr	r3, [r3, #20]
    723c:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    7240:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
    7242:	683b      	ldr	r3, [r7, #0]
    7244:	695b      	ldr	r3, [r3, #20]
    7246:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    724a:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
    724c:	683b      	ldr	r3, [r7, #0]
    724e:	695b      	ldr	r3, [r3, #20]
    7250:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    7254:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
    7256:	683b      	ldr	r3, [r7, #0]
    7258:	695b      	ldr	r3, [r3, #20]
    725a:	f04f 02fc 	mov.w	r2, #252	; 0xfc
    725e:	60da      	str	r2, [r3, #12]
}
    7260:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7264:	46bd      	mov	sp, r7
    7266:	bc80      	pop	{r7}
    7268:	4770      	bx	lr
    726a:	46c0      	nop			(mov r8, r8)

0000726c <FSMC_NORSRAMCmd>:
  *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
    726c:	b480      	push	{r7}
    726e:	b082      	sub	sp, #8
    7270:	af00      	add	r7, sp, #0
    7272:	6078      	str	r0, [r7, #4]
    7274:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    7276:	683b      	ldr	r3, [r7, #0]
    7278:	2b00      	cmp	r3, #0
    727a:	d00c      	beq.n	7296 <FSMC_NORSRAMCmd+0x2a>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
    727c:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
    7280:	687a      	ldr	r2, [r7, #4]
    7282:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
    7286:	6878      	ldr	r0, [r7, #4]
    7288:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    728c:	f041 0101 	orr.w	r1, r1, #1	; 0x1
    7290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    7294:	e00f      	b.n	72b6 <FSMC_NORSRAMCmd+0x4a>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
    7296:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
    729a:	6879      	ldr	r1, [r7, #4]
    729c:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
    72a0:	6878      	ldr	r0, [r7, #4]
    72a2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    72a6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    72aa:	f2c0 030f 	movt	r3, #15	; 0xf
    72ae:	ea00 0303 	and.w	r3, r0, r3
    72b2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  }
}
    72b6:	f107 0708 	add.w	r7, r7, #8	; 0x8
    72ba:	46bd      	mov	sp, r7
    72bc:	bc80      	pop	{r7}
    72be:	4770      	bx	lr

000072c0 <FSMC_NANDCmd>:
  *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
    72c0:	b480      	push	{r7}
    72c2:	b082      	sub	sp, #8
    72c4:	af00      	add	r7, sp, #0
    72c6:	6078      	str	r0, [r7, #4]
    72c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    72ca:	683b      	ldr	r3, [r7, #0]
    72cc:	2b00      	cmp	r3, #0
    72ce:	d01c      	beq.n	730a <FSMC_NANDCmd+0x4a>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    72d0:	687b      	ldr	r3, [r7, #4]
    72d2:	2b10      	cmp	r3, #16
    72d4:	d10c      	bne.n	72f0 <FSMC_NANDCmd+0x30>
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
    72d6:	f240 0360 	movw	r3, #96	; 0x60
    72da:	f2ca 0300 	movt	r3, #40960	; 0xa000
    72de:	f240 0260 	movw	r2, #96	; 0x60
    72e2:	f2ca 0200 	movt	r2, #40960	; 0xa000
    72e6:	6812      	ldr	r2, [r2, #0]
    72e8:	f042 0204 	orr.w	r2, r2, #4	; 0x4
    72ec:	601a      	str	r2, [r3, #0]
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
    72ee:	e030      	b.n	7352 <FSMC_NANDCmd+0x92>
    72f0:	f240 0380 	movw	r3, #128	; 0x80
    72f4:	f2ca 0300 	movt	r3, #40960	; 0xa000
    72f8:	f240 0280 	movw	r2, #128	; 0x80
    72fc:	f2ca 0200 	movt	r2, #40960	; 0xa000
    7300:	6812      	ldr	r2, [r2, #0]
    7302:	f042 0204 	orr.w	r2, r2, #4	; 0x4
    7306:	601a      	str	r2, [r3, #0]
    7308:	e023      	b.n	7352 <FSMC_NANDCmd+0x92>
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    730a:	687b      	ldr	r3, [r7, #4]
    730c:	2b10      	cmp	r3, #16
    730e:	d110      	bne.n	7332 <FSMC_NANDCmd+0x72>
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
    7310:	f240 0260 	movw	r2, #96	; 0x60
    7314:	f2ca 0200 	movt	r2, #40960	; 0xa000
    7318:	f240 0360 	movw	r3, #96	; 0x60
    731c:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7320:	6819      	ldr	r1, [r3, #0]
    7322:	f64f 73fb 	movw	r3, #65531	; 0xfffb
    7326:	f2c0 030f 	movt	r3, #15	; 0xf
    732a:	ea01 0303 	and.w	r3, r1, r3
    732e:	6013      	str	r3, [r2, #0]
    7330:	e00f      	b.n	7352 <FSMC_NANDCmd+0x92>
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
    7332:	f240 0280 	movw	r2, #128	; 0x80
    7336:	f2ca 0200 	movt	r2, #40960	; 0xa000
    733a:	f240 0380 	movw	r3, #128	; 0x80
    733e:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7342:	6819      	ldr	r1, [r3, #0]
    7344:	f64f 73fb 	movw	r3, #65531	; 0xfffb
    7348:	f2c0 030f 	movt	r3, #15	; 0xf
    734c:	ea01 0303 	and.w	r3, r1, r3
    7350:	6013      	str	r3, [r2, #0]
    }
  }
}
    7352:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7356:	46bd      	mov	sp, r7
    7358:	bc80      	pop	{r7}
    735a:	4770      	bx	lr

0000735c <FSMC_PCCARDCmd>:
  * @param  NewState: new state of the PCCARD Memory Bank.  
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
    735c:	b480      	push	{r7}
    735e:	b081      	sub	sp, #4
    7360:	af00      	add	r7, sp, #0
    7362:	6038      	str	r0, [r7, #0]
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    7364:	683b      	ldr	r3, [r7, #0]
    7366:	2b00      	cmp	r3, #0
    7368:	d00c      	beq.n	7384 <FSMC_PCCARDCmd+0x28>
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
    736a:	f240 03a0 	movw	r3, #160	; 0xa0
    736e:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7372:	f240 02a0 	movw	r2, #160	; 0xa0
    7376:	f2ca 0200 	movt	r2, #40960	; 0xa000
    737a:	6812      	ldr	r2, [r2, #0]
    737c:	f042 0204 	orr.w	r2, r2, #4	; 0x4
    7380:	601a      	str	r2, [r3, #0]
    7382:	e00f      	b.n	73a4 <FSMC_PCCARDCmd+0x48>
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
    7384:	f240 02a0 	movw	r2, #160	; 0xa0
    7388:	f2ca 0200 	movt	r2, #40960	; 0xa000
    738c:	f240 03a0 	movw	r3, #160	; 0xa0
    7390:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7394:	6819      	ldr	r1, [r3, #0]
    7396:	f64f 73fb 	movw	r3, #65531	; 0xfffb
    739a:	f2c0 030f 	movt	r3, #15	; 0xf
    739e:	ea01 0303 	and.w	r3, r1, r3
    73a2:	6013      	str	r3, [r2, #0]
  }
}
    73a4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    73a8:	46bd      	mov	sp, r7
    73aa:	bc80      	pop	{r7}
    73ac:	4770      	bx	lr
    73ae:	46c0      	nop			(mov r8, r8)

000073b0 <FSMC_NANDECCCmd>:
  * @param  NewState: new state of the FSMC NAND ECC feature.  
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
    73b0:	b480      	push	{r7}
    73b2:	b082      	sub	sp, #8
    73b4:	af00      	add	r7, sp, #0
    73b6:	6078      	str	r0, [r7, #4]
    73b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    73ba:	683b      	ldr	r3, [r7, #0]
    73bc:	2b00      	cmp	r3, #0
    73be:	d01c      	beq.n	73fa <FSMC_NANDECCCmd+0x4a>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    73c0:	687b      	ldr	r3, [r7, #4]
    73c2:	2b10      	cmp	r3, #16
    73c4:	d10c      	bne.n	73e0 <FSMC_NANDECCCmd+0x30>
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
    73c6:	f240 0360 	movw	r3, #96	; 0x60
    73ca:	f2ca 0300 	movt	r3, #40960	; 0xa000
    73ce:	f240 0260 	movw	r2, #96	; 0x60
    73d2:	f2ca 0200 	movt	r2, #40960	; 0xa000
    73d6:	6812      	ldr	r2, [r2, #0]
    73d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    73dc:	601a      	str	r2, [r3, #0]
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
    73de:	e030      	b.n	7442 <FSMC_NANDECCCmd+0x92>
    73e0:	f240 0380 	movw	r3, #128	; 0x80
    73e4:	f2ca 0300 	movt	r3, #40960	; 0xa000
    73e8:	f240 0280 	movw	r2, #128	; 0x80
    73ec:	f2ca 0200 	movt	r2, #40960	; 0xa000
    73f0:	6812      	ldr	r2, [r2, #0]
    73f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    73f6:	601a      	str	r2, [r3, #0]
    73f8:	e023      	b.n	7442 <FSMC_NANDECCCmd+0x92>
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    73fa:	687b      	ldr	r3, [r7, #4]
    73fc:	2b10      	cmp	r3, #16
    73fe:	d110      	bne.n	7422 <FSMC_NANDECCCmd+0x72>
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
    7400:	f240 0260 	movw	r2, #96	; 0x60
    7404:	f2ca 0200 	movt	r2, #40960	; 0xa000
    7408:	f240 0360 	movw	r3, #96	; 0x60
    740c:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7410:	6819      	ldr	r1, [r3, #0]
    7412:	f64f 73bf 	movw	r3, #65471	; 0xffbf
    7416:	f2c0 030f 	movt	r3, #15	; 0xf
    741a:	ea01 0303 	and.w	r3, r1, r3
    741e:	6013      	str	r3, [r2, #0]
    7420:	e00f      	b.n	7442 <FSMC_NANDECCCmd+0x92>
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
    7422:	f240 0280 	movw	r2, #128	; 0x80
    7426:	f2ca 0200 	movt	r2, #40960	; 0xa000
    742a:	f240 0380 	movw	r3, #128	; 0x80
    742e:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7432:	6819      	ldr	r1, [r3, #0]
    7434:	f64f 73bf 	movw	r3, #65471	; 0xffbf
    7438:	f2c0 030f 	movt	r3, #15	; 0xf
    743c:	ea01 0303 	and.w	r3, r1, r3
    7440:	6013      	str	r3, [r2, #0]
    }
  }
}
    7442:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7446:	46bd      	mov	sp, r7
    7448:	bc80      	pop	{r7}
    744a:	4770      	bx	lr

0000744c <FSMC_GetECC>:
  *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
  *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
  * @retval The Error Correction Code (ECC) value.
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
    744c:	b480      	push	{r7}
    744e:	b082      	sub	sp, #8
    7450:	af00      	add	r7, sp, #0
    7452:	6038      	str	r0, [r7, #0]
  uint32_t eccval = 0x00000000;
    7454:	f04f 0300 	mov.w	r3, #0	; 0x0
    7458:	607b      	str	r3, [r7, #4]
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
    745a:	683b      	ldr	r3, [r7, #0]
    745c:	2b10      	cmp	r3, #16
    745e:	d106      	bne.n	746e <FSMC_GetECC+0x22>
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
    7460:	f240 0360 	movw	r3, #96	; 0x60
    7464:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7468:	695b      	ldr	r3, [r3, #20]
    746a:	607b      	str	r3, [r7, #4]
    746c:	e005      	b.n	747a <FSMC_GetECC+0x2e>
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
    746e:	f240 0380 	movw	r3, #128	; 0x80
    7472:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7476:	695b      	ldr	r3, [r3, #20]
    7478:	607b      	str	r3, [r7, #4]
  }
  /* Return the error correction code value */
  return(eccval);
    747a:	687b      	ldr	r3, [r7, #4]
}
    747c:	4618      	mov	r0, r3
    747e:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7482:	46bd      	mov	sp, r7
    7484:	bc80      	pop	{r7}
    7486:	4770      	bx	lr

00007488 <FSMC_ITConfig>:
  * @param  NewState: new state of the specified FSMC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
{
    7488:	b480      	push	{r7}
    748a:	b083      	sub	sp, #12
    748c:	af00      	add	r7, sp, #0
    748e:	60b8      	str	r0, [r7, #8]
    7490:	6079      	str	r1, [r7, #4]
    7492:	603a      	str	r2, [r7, #0]
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
    7494:	683b      	ldr	r3, [r7, #0]
    7496:	2b00      	cmp	r3, #0
    7498:	d030      	beq.n	74fc <FSMC_ITConfig+0x74>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    749a:	68bb      	ldr	r3, [r7, #8]
    749c:	2b10      	cmp	r3, #16
    749e:	d10d      	bne.n	74bc <FSMC_ITConfig+0x34>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
    74a0:	f240 0360 	movw	r3, #96	; 0x60
    74a4:	f2ca 0300 	movt	r3, #40960	; 0xa000
    74a8:	f240 0260 	movw	r2, #96	; 0x60
    74ac:	f2ca 0200 	movt	r2, #40960	; 0xa000
    74b0:	6851      	ldr	r1, [r2, #4]
    74b2:	687a      	ldr	r2, [r7, #4]
    74b4:	ea41 0202 	orr.w	r2, r1, r2
    74b8:	605a      	str	r2, [r3, #4]
      FSMC_Bank3->SR3 |= FSMC_IT;
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
    74ba:	e055      	b.n	7568 <FSMC_ITConfig+0xe0>
    if(FSMC_Bank == FSMC_Bank2_NAND)
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
    74bc:	68bb      	ldr	r3, [r7, #8]
    74be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    74c2:	d10d      	bne.n	74e0 <FSMC_ITConfig+0x58>
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
    74c4:	f240 0380 	movw	r3, #128	; 0x80
    74c8:	f2ca 0300 	movt	r3, #40960	; 0xa000
    74cc:	f240 0280 	movw	r2, #128	; 0x80
    74d0:	f2ca 0200 	movt	r2, #40960	; 0xa000
    74d4:	6851      	ldr	r1, [r2, #4]
    74d6:	687a      	ldr	r2, [r7, #4]
    74d8:	ea41 0202 	orr.w	r2, r1, r2
    74dc:	605a      	str	r2, [r3, #4]
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
    74de:	e043      	b.n	7568 <FSMC_ITConfig+0xe0>
    74e0:	f240 03a0 	movw	r3, #160	; 0xa0
    74e4:	f2ca 0300 	movt	r3, #40960	; 0xa000
    74e8:	f240 02a0 	movw	r2, #160	; 0xa0
    74ec:	f2ca 0200 	movt	r2, #40960	; 0xa000
    74f0:	6851      	ldr	r1, [r2, #4]
    74f2:	687a      	ldr	r2, [r7, #4]
    74f4:	ea41 0202 	orr.w	r2, r1, r2
    74f8:	605a      	str	r2, [r3, #4]
    74fa:	e035      	b.n	7568 <FSMC_ITConfig+0xe0>
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
    74fc:	68bb      	ldr	r3, [r7, #8]
    74fe:	2b10      	cmp	r3, #16
    7500:	d10f      	bne.n	7522 <FSMC_ITConfig+0x9a>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
    7502:	f240 0360 	movw	r3, #96	; 0x60
    7506:	f2ca 0300 	movt	r3, #40960	; 0xa000
    750a:	f240 0260 	movw	r2, #96	; 0x60
    750e:	f2ca 0200 	movt	r2, #40960	; 0xa000
    7512:	6851      	ldr	r1, [r2, #4]
    7514:	687a      	ldr	r2, [r7, #4]
    7516:	ea6f 0202 	mvn.w	r2, r2
    751a:	ea01 0202 	and.w	r2, r1, r2
    751e:	605a      	str	r2, [r3, #4]
    7520:	e022      	b.n	7568 <FSMC_ITConfig+0xe0>
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
    7522:	68bb      	ldr	r3, [r7, #8]
    7524:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    7528:	d10f      	bne.n	754a <FSMC_ITConfig+0xc2>
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
    752a:	f240 0380 	movw	r3, #128	; 0x80
    752e:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7532:	f240 0280 	movw	r2, #128	; 0x80
    7536:	f2ca 0200 	movt	r2, #40960	; 0xa000
    753a:	6851      	ldr	r1, [r2, #4]
    753c:	687a      	ldr	r2, [r7, #4]
    753e:	ea6f 0202 	mvn.w	r2, r2
    7542:	ea01 0202 	and.w	r2, r1, r2
    7546:	605a      	str	r2, [r3, #4]
    7548:	e00e      	b.n	7568 <FSMC_ITConfig+0xe0>
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
    754a:	f240 03a0 	movw	r3, #160	; 0xa0
    754e:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7552:	f240 02a0 	movw	r2, #160	; 0xa0
    7556:	f2ca 0200 	movt	r2, #40960	; 0xa000
    755a:	6851      	ldr	r1, [r2, #4]
    755c:	687a      	ldr	r2, [r7, #4]
    755e:	ea6f 0202 	mvn.w	r2, r2
    7562:	ea01 0202 	and.w	r2, r1, r2
    7566:	605a      	str	r2, [r3, #4]
    }
  }
}
    7568:	f107 070c 	add.w	r7, r7, #12	; 0xc
    756c:	46bd      	mov	sp, r7
    756e:	bc80      	pop	{r7}
    7570:	4770      	bx	lr
    7572:	46c0      	nop			(mov r8, r8)

00007574 <FSMC_GetFlagStatus>:
  *     @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag.
  *     @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
  * @retval The new state of FSMC_FLAG (SET or RESET).
  */
FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
{
    7574:	b480      	push	{r7}
    7576:	b084      	sub	sp, #16
    7578:	af00      	add	r7, sp, #0
    757a:	6078      	str	r0, [r7, #4]
    757c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
    757e:	f04f 0300 	mov.w	r3, #0	; 0x0
    7582:	60bb      	str	r3, [r7, #8]
  uint32_t tmpsr = 0x00000000;
    7584:	f04f 0300 	mov.w	r3, #0	; 0x0
    7588:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
    758a:	687b      	ldr	r3, [r7, #4]
    758c:	2b10      	cmp	r3, #16
    758e:	d106      	bne.n	759e <FSMC_GetFlagStatus+0x2a>
  {
    tmpsr = FSMC_Bank2->SR2;
    7590:	f240 0360 	movw	r3, #96	; 0x60
    7594:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7598:	685b      	ldr	r3, [r3, #4]
    759a:	60fb      	str	r3, [r7, #12]
    759c:	e010      	b.n	75c0 <FSMC_GetFlagStatus+0x4c>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
    759e:	687b      	ldr	r3, [r7, #4]
    75a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    75a4:	d106      	bne.n	75b4 <FSMC_GetFlagStatus+0x40>
  {
    tmpsr = FSMC_Bank3->SR3;
    75a6:	f240 0380 	movw	r3, #128	; 0x80
    75aa:	f2ca 0300 	movt	r3, #40960	; 0xa000
    75ae:	685b      	ldr	r3, [r3, #4]
    75b0:	60fb      	str	r3, [r7, #12]
    75b2:	e005      	b.n	75c0 <FSMC_GetFlagStatus+0x4c>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
    75b4:	f240 03a0 	movw	r3, #160	; 0xa0
    75b8:	f2ca 0300 	movt	r3, #40960	; 0xa000
    75bc:	685b      	ldr	r3, [r3, #4]
    75be:	60fb      	str	r3, [r7, #12]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
    75c0:	68fa      	ldr	r2, [r7, #12]
    75c2:	683b      	ldr	r3, [r7, #0]
    75c4:	ea02 0303 	and.w	r3, r2, r3
    75c8:	2b00      	cmp	r3, #0
    75ca:	d003      	beq.n	75d4 <FSMC_GetFlagStatus+0x60>
  {
    bitstatus = SET;
    75cc:	f04f 0301 	mov.w	r3, #1	; 0x1
    75d0:	60bb      	str	r3, [r7, #8]
    75d2:	e002      	b.n	75da <FSMC_GetFlagStatus+0x66>
  }
  else
  {
    bitstatus = RESET;
    75d4:	f04f 0300 	mov.w	r3, #0	; 0x0
    75d8:	60bb      	str	r3, [r7, #8]
  }
  /* Return the flag status */
  return bitstatus;
    75da:	68bb      	ldr	r3, [r7, #8]
}
    75dc:	4618      	mov	r0, r3
    75de:	f107 0710 	add.w	r7, r7, #16	; 0x10
    75e2:	46bd      	mov	sp, r7
    75e4:	bc80      	pop	{r7}
    75e6:	4770      	bx	lr

000075e8 <FSMC_ClearFlag>:
  *     @arg FSMC_FLAG_Level: Level detection Flag.
  *     @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag.
  * @retval None
  */
void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
{
    75e8:	b480      	push	{r7}
    75ea:	b082      	sub	sp, #8
    75ec:	af00      	add	r7, sp, #0
    75ee:	6078      	str	r0, [r7, #4]
    75f0:	6039      	str	r1, [r7, #0]
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
    75f2:	687b      	ldr	r3, [r7, #4]
    75f4:	2b10      	cmp	r3, #16
    75f6:	d10f      	bne.n	7618 <FSMC_ClearFlag+0x30>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
    75f8:	f240 0360 	movw	r3, #96	; 0x60
    75fc:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7600:	f240 0260 	movw	r2, #96	; 0x60
    7604:	f2ca 0200 	movt	r2, #40960	; 0xa000
    7608:	6851      	ldr	r1, [r2, #4]
    760a:	683a      	ldr	r2, [r7, #0]
    760c:	ea6f 0202 	mvn.w	r2, r2
    7610:	ea01 0202 	and.w	r2, r1, r2
    7614:	605a      	str	r2, [r3, #4]
    7616:	e022      	b.n	765e <FSMC_ClearFlag+0x76>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
    7618:	687b      	ldr	r3, [r7, #4]
    761a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    761e:	d10f      	bne.n	7640 <FSMC_ClearFlag+0x58>
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
    7620:	f240 0380 	movw	r3, #128	; 0x80
    7624:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7628:	f240 0280 	movw	r2, #128	; 0x80
    762c:	f2ca 0200 	movt	r2, #40960	; 0xa000
    7630:	6851      	ldr	r1, [r2, #4]
    7632:	683a      	ldr	r2, [r7, #0]
    7634:	ea6f 0202 	mvn.w	r2, r2
    7638:	ea01 0202 	and.w	r2, r1, r2
    763c:	605a      	str	r2, [r3, #4]
    763e:	e00e      	b.n	765e <FSMC_ClearFlag+0x76>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
    7640:	f240 03a0 	movw	r3, #160	; 0xa0
    7644:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7648:	f240 02a0 	movw	r2, #160	; 0xa0
    764c:	f2ca 0200 	movt	r2, #40960	; 0xa000
    7650:	6851      	ldr	r1, [r2, #4]
    7652:	683a      	ldr	r2, [r7, #0]
    7654:	ea6f 0202 	mvn.w	r2, r2
    7658:	ea01 0202 	and.w	r2, r1, r2
    765c:	605a      	str	r2, [r3, #4]
  }
}
    765e:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7662:	46bd      	mov	sp, r7
    7664:	bc80      	pop	{r7}
    7666:	4770      	bx	lr

00007668 <FSMC_GetITStatus>:
  *     @arg FSMC_IT_Level: Level edge detection interrupt.
  *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
  * @retval The new state of FSMC_IT (SET or RESET).
  */
ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
{
    7668:	b480      	push	{r7}
    766a:	b086      	sub	sp, #24
    766c:	af00      	add	r7, sp, #0
    766e:	6078      	str	r0, [r7, #4]
    7670:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
    7672:	f04f 0300 	mov.w	r3, #0	; 0x0
    7676:	60bb      	str	r3, [r7, #8]
  uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
    7678:	f04f 0300 	mov.w	r3, #0	; 0x0
    767c:	60fb      	str	r3, [r7, #12]
    767e:	f04f 0300 	mov.w	r3, #0	; 0x0
    7682:	613b      	str	r3, [r7, #16]
    7684:	f04f 0300 	mov.w	r3, #0	; 0x0
    7688:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
    768a:	687b      	ldr	r3, [r7, #4]
    768c:	2b10      	cmp	r3, #16
    768e:	d106      	bne.n	769e <FSMC_GetITStatus+0x36>
  {
    tmpsr = FSMC_Bank2->SR2;
    7690:	f240 0360 	movw	r3, #96	; 0x60
    7694:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7698:	685b      	ldr	r3, [r3, #4]
    769a:	60fb      	str	r3, [r7, #12]
    769c:	e010      	b.n	76c0 <FSMC_GetITStatus+0x58>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
    769e:	687b      	ldr	r3, [r7, #4]
    76a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    76a4:	d106      	bne.n	76b4 <FSMC_GetITStatus+0x4c>
  {
    tmpsr = FSMC_Bank3->SR3;
    76a6:	f240 0380 	movw	r3, #128	; 0x80
    76aa:	f2ca 0300 	movt	r3, #40960	; 0xa000
    76ae:	685b      	ldr	r3, [r3, #4]
    76b0:	60fb      	str	r3, [r7, #12]
    76b2:	e005      	b.n	76c0 <FSMC_GetITStatus+0x58>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
    76b4:	f240 03a0 	movw	r3, #160	; 0xa0
    76b8:	f2ca 0300 	movt	r3, #40960	; 0xa000
    76bc:	685b      	ldr	r3, [r3, #4]
    76be:	60fb      	str	r3, [r7, #12]
  } 
  
  itstatus = tmpsr & FSMC_IT;
    76c0:	68fa      	ldr	r2, [r7, #12]
    76c2:	683b      	ldr	r3, [r7, #0]
    76c4:	ea02 0303 	and.w	r3, r2, r3
    76c8:	613b      	str	r3, [r7, #16]
  
  itenable = tmpsr & (FSMC_IT >> 3);
    76ca:	683b      	ldr	r3, [r7, #0]
    76cc:	ea4f 02d3 	mov.w	r2, r3, lsr #3
    76d0:	68fb      	ldr	r3, [r7, #12]
    76d2:	ea02 0303 	and.w	r3, r2, r3
    76d6:	617b      	str	r3, [r7, #20]
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
    76d8:	693b      	ldr	r3, [r7, #16]
    76da:	2b00      	cmp	r3, #0
    76dc:	d006      	beq.n	76ec <FSMC_GetITStatus+0x84>
    76de:	697b      	ldr	r3, [r7, #20]
    76e0:	2b00      	cmp	r3, #0
    76e2:	d003      	beq.n	76ec <FSMC_GetITStatus+0x84>
  {
    bitstatus = SET;
    76e4:	f04f 0301 	mov.w	r3, #1	; 0x1
    76e8:	60bb      	str	r3, [r7, #8]
  } 
  
  itstatus = tmpsr & FSMC_IT;
  
  itenable = tmpsr & (FSMC_IT >> 3);
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
    76ea:	e002      	b.n	76f2 <FSMC_GetITStatus+0x8a>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
    76ec:	f04f 0300 	mov.w	r3, #0	; 0x0
    76f0:	60bb      	str	r3, [r7, #8]
  }
  return bitstatus; 
    76f2:	68bb      	ldr	r3, [r7, #8]
}
    76f4:	4618      	mov	r0, r3
    76f6:	f107 0718 	add.w	r7, r7, #24	; 0x18
    76fa:	46bd      	mov	sp, r7
    76fc:	bc80      	pop	{r7}
    76fe:	4770      	bx	lr

00007700 <FSMC_ClearITPendingBit>:
  *     @arg FSMC_IT_Level: Level edge detection interrupt.
  *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
  * @retval None
  */
void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
{
    7700:	b480      	push	{r7}
    7702:	b082      	sub	sp, #8
    7704:	af00      	add	r7, sp, #0
    7706:	6078      	str	r0, [r7, #4]
    7708:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
    770a:	687b      	ldr	r3, [r7, #4]
    770c:	2b10      	cmp	r3, #16
    770e:	d111      	bne.n	7734 <FSMC_ClearITPendingBit+0x34>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
    7710:	f240 0360 	movw	r3, #96	; 0x60
    7714:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7718:	f240 0260 	movw	r2, #96	; 0x60
    771c:	f2ca 0200 	movt	r2, #40960	; 0xa000
    7720:	6851      	ldr	r1, [r2, #4]
    7722:	683a      	ldr	r2, [r7, #0]
    7724:	ea4f 02d2 	mov.w	r2, r2, lsr #3
    7728:	ea6f 0202 	mvn.w	r2, r2
    772c:	ea01 0202 	and.w	r2, r1, r2
    7730:	605a      	str	r2, [r3, #4]
    7732:	e026      	b.n	7782 <FSMC_ClearITPendingBit+0x82>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
    7734:	687b      	ldr	r3, [r7, #4]
    7736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    773a:	d111      	bne.n	7760 <FSMC_ClearITPendingBit+0x60>
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
    773c:	f240 0380 	movw	r3, #128	; 0x80
    7740:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7744:	f240 0280 	movw	r2, #128	; 0x80
    7748:	f2ca 0200 	movt	r2, #40960	; 0xa000
    774c:	6851      	ldr	r1, [r2, #4]
    774e:	683a      	ldr	r2, [r7, #0]
    7750:	ea4f 02d2 	mov.w	r2, r2, lsr #3
    7754:	ea6f 0202 	mvn.w	r2, r2
    7758:	ea01 0202 	and.w	r2, r1, r2
    775c:	605a      	str	r2, [r3, #4]
    775e:	e010      	b.n	7782 <FSMC_ClearITPendingBit+0x82>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
    7760:	f240 03a0 	movw	r3, #160	; 0xa0
    7764:	f2ca 0300 	movt	r3, #40960	; 0xa000
    7768:	f240 02a0 	movw	r2, #160	; 0xa0
    776c:	f2ca 0200 	movt	r2, #40960	; 0xa000
    7770:	6851      	ldr	r1, [r2, #4]
    7772:	683a      	ldr	r2, [r7, #0]
    7774:	ea4f 02d2 	mov.w	r2, r2, lsr #3
    7778:	ea6f 0202 	mvn.w	r2, r2
    777c:	ea01 0202 	and.w	r2, r1, r2
    7780:	605a      	str	r2, [r3, #4]
  }
}
    7782:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7786:	46bd      	mov	sp, r7
    7788:	bc80      	pop	{r7}
    778a:	4770      	bx	lr

0000778c <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
    778c:	b480      	push	{r7}
    778e:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
    7790:	f240 4300 	movw	r3, #1024	; 0x400
    7794:	f2c4 0301 	movt	r3, #16385	; 0x4001
    7798:	f04f 0200 	mov.w	r2, #0	; 0x0
    779c:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
    779e:	f240 4300 	movw	r3, #1024	; 0x400
    77a2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    77a6:	f04f 0200 	mov.w	r2, #0	; 0x0
    77aa:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
    77ac:	f240 4300 	movw	r3, #1024	; 0x400
    77b0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    77b4:	f04f 0200 	mov.w	r2, #0	; 0x0
    77b8:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
    77ba:	f240 4300 	movw	r3, #1024	; 0x400
    77be:	f2c4 0301 	movt	r3, #16385	; 0x4001
    77c2:	f04f 0200 	mov.w	r2, #0	; 0x0
    77c6:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
    77c8:	f240 4300 	movw	r3, #1024	; 0x400
    77cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    77d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
    77d4:	f2c0 020f 	movt	r2, #15	; 0xf
    77d8:	615a      	str	r2, [r3, #20]
}
    77da:	46bd      	mov	sp, r7
    77dc:	bc80      	pop	{r7}
    77de:	4770      	bx	lr

000077e0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *   that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
    77e0:	b480      	push	{r7}
    77e2:	b082      	sub	sp, #8
    77e4:	af00      	add	r7, sp, #0
    77e6:	6038      	str	r0, [r7, #0]
  uint32_t tmp = 0;
    77e8:	f04f 0300 	mov.w	r3, #0	; 0x0
    77ec:	607b      	str	r3, [r7, #4]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
    77ee:	f240 4300 	movw	r3, #1024	; 0x400
    77f2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    77f6:	607b      	str	r3, [r7, #4]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
    77f8:	683b      	ldr	r3, [r7, #0]
    77fa:	68db      	ldr	r3, [r3, #12]
    77fc:	2b00      	cmp	r3, #0
    77fe:	f000 8081 	beq.w	7904 <EXTI_Init+0x124>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    7802:	f240 4300 	movw	r3, #1024	; 0x400
    7806:	f2c4 0301 	movt	r3, #16385	; 0x4001
    780a:	f240 4200 	movw	r2, #1024	; 0x400
    780e:	f2c4 0201 	movt	r2, #16385	; 0x4001
    7812:	6811      	ldr	r1, [r2, #0]
    7814:	683a      	ldr	r2, [r7, #0]
    7816:	6812      	ldr	r2, [r2, #0]
    7818:	ea6f 0202 	mvn.w	r2, r2
    781c:	ea01 0202 	and.w	r2, r1, r2
    7820:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    7822:	f240 4300 	movw	r3, #1024	; 0x400
    7826:	f2c4 0301 	movt	r3, #16385	; 0x4001
    782a:	f240 4200 	movw	r2, #1024	; 0x400
    782e:	f2c4 0201 	movt	r2, #16385	; 0x4001
    7832:	6851      	ldr	r1, [r2, #4]
    7834:	683a      	ldr	r2, [r7, #0]
    7836:	6812      	ldr	r2, [r2, #0]
    7838:	ea6f 0202 	mvn.w	r2, r2
    783c:	ea01 0202 	and.w	r2, r1, r2
    7840:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
    7842:	683b      	ldr	r3, [r7, #0]
    7844:	685b      	ldr	r3, [r3, #4]
    7846:	687a      	ldr	r2, [r7, #4]
    7848:	4413      	add	r3, r2
    784a:	607b      	str	r3, [r7, #4]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    784c:	687b      	ldr	r3, [r7, #4]
    784e:	687a      	ldr	r2, [r7, #4]
    7850:	6811      	ldr	r1, [r2, #0]
    7852:	683a      	ldr	r2, [r7, #0]
    7854:	6812      	ldr	r2, [r2, #0]
    7856:	ea41 0202 	orr.w	r2, r1, r2
    785a:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    785c:	f240 4300 	movw	r3, #1024	; 0x400
    7860:	f2c4 0301 	movt	r3, #16385	; 0x4001
    7864:	f240 4200 	movw	r2, #1024	; 0x400
    7868:	f2c4 0201 	movt	r2, #16385	; 0x4001
    786c:	6891      	ldr	r1, [r2, #8]
    786e:	683a      	ldr	r2, [r7, #0]
    7870:	6812      	ldr	r2, [r2, #0]
    7872:	ea6f 0202 	mvn.w	r2, r2
    7876:	ea01 0202 	and.w	r2, r1, r2
    787a:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    787c:	f240 4300 	movw	r3, #1024	; 0x400
    7880:	f2c4 0301 	movt	r3, #16385	; 0x4001
    7884:	f240 4200 	movw	r2, #1024	; 0x400
    7888:	f2c4 0201 	movt	r2, #16385	; 0x4001
    788c:	68d1      	ldr	r1, [r2, #12]
    788e:	683a      	ldr	r2, [r7, #0]
    7890:	6812      	ldr	r2, [r2, #0]
    7892:	ea6f 0202 	mvn.w	r2, r2
    7896:	ea01 0202 	and.w	r2, r1, r2
    789a:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    789c:	683b      	ldr	r3, [r7, #0]
    789e:	689b      	ldr	r3, [r3, #8]
    78a0:	2b10      	cmp	r3, #16
    78a2:	d11c      	bne.n	78de <EXTI_Init+0xfe>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
    78a4:	f240 4300 	movw	r3, #1024	; 0x400
    78a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    78ac:	f240 4200 	movw	r2, #1024	; 0x400
    78b0:	f2c4 0201 	movt	r2, #16385	; 0x4001
    78b4:	6891      	ldr	r1, [r2, #8]
    78b6:	683a      	ldr	r2, [r7, #0]
    78b8:	6812      	ldr	r2, [r2, #0]
    78ba:	ea41 0202 	orr.w	r2, r1, r2
    78be:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    78c0:	f240 4300 	movw	r3, #1024	; 0x400
    78c4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    78c8:	f240 4200 	movw	r2, #1024	; 0x400
    78cc:	f2c4 0201 	movt	r2, #16385	; 0x4001
    78d0:	68d1      	ldr	r1, [r2, #12]
    78d2:	683a      	ldr	r2, [r7, #0]
    78d4:	6812      	ldr	r2, [r2, #0]
    78d6:	ea41 0202 	orr.w	r2, r1, r2
    78da:	60da      	str	r2, [r3, #12]
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    78dc:	e021      	b.n	7922 <EXTI_Init+0x142>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
    78de:	f240 4300 	movw	r3, #1024	; 0x400
    78e2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    78e6:	607b      	str	r3, [r7, #4]
      tmp += EXTI_InitStruct->EXTI_Trigger;
    78e8:	683b      	ldr	r3, [r7, #0]
    78ea:	689b      	ldr	r3, [r3, #8]
    78ec:	687a      	ldr	r2, [r7, #4]
    78ee:	4413      	add	r3, r2
    78f0:	607b      	str	r3, [r7, #4]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    78f2:	687b      	ldr	r3, [r7, #4]
    78f4:	687a      	ldr	r2, [r7, #4]
    78f6:	6811      	ldr	r1, [r2, #0]
    78f8:	683a      	ldr	r2, [r7, #0]
    78fa:	6812      	ldr	r2, [r2, #0]
    78fc:	ea41 0202 	orr.w	r2, r1, r2
    7900:	601a      	str	r2, [r3, #0]
    7902:	e00e      	b.n	7922 <EXTI_Init+0x142>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
    7904:	683b      	ldr	r3, [r7, #0]
    7906:	685b      	ldr	r3, [r3, #4]
    7908:	687a      	ldr	r2, [r7, #4]
    790a:	4413      	add	r3, r2
    790c:	607b      	str	r3, [r7, #4]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
    790e:	687b      	ldr	r3, [r7, #4]
    7910:	687a      	ldr	r2, [r7, #4]
    7912:	6811      	ldr	r1, [r2, #0]
    7914:	683a      	ldr	r2, [r7, #0]
    7916:	6812      	ldr	r2, [r2, #0]
    7918:	ea6f 0202 	mvn.w	r2, r2
    791c:	ea01 0202 	and.w	r2, r1, r2
    7920:	601a      	str	r2, [r3, #0]
  }
}
    7922:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7926:	46bd      	mov	sp, r7
    7928:	bc80      	pop	{r7}
    792a:	4770      	bx	lr

0000792c <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *   be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
    792c:	b480      	push	{r7}
    792e:	b081      	sub	sp, #4
    7930:	af00      	add	r7, sp, #0
    7932:	6038      	str	r0, [r7, #0]
  EXTI_InitStruct->EXTI_Line = EXTI_LineNone;
    7934:	683b      	ldr	r3, [r7, #0]
    7936:	f04f 0200 	mov.w	r2, #0	; 0x0
    793a:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
    793c:	683b      	ldr	r3, [r7, #0]
    793e:	f04f 0200 	mov.w	r2, #0	; 0x0
    7942:	605a      	str	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
    7944:	683b      	ldr	r3, [r7, #0]
    7946:	f04f 020c 	mov.w	r2, #12	; 0xc
    794a:	609a      	str	r2, [r3, #8]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
    794c:	683b      	ldr	r3, [r7, #0]
    794e:	f04f 0200 	mov.w	r2, #0	; 0x0
    7952:	60da      	str	r2, [r3, #12]
}
    7954:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7958:	46bd      	mov	sp, r7
    795a:	bc80      	pop	{r7}
    795c:	4770      	bx	lr
    795e:	46c0      	nop			(mov r8, r8)

00007960 <EXTI_GenerateSWInterrupt>:
  * @param  EXTI_Line: specifies the EXTI lines to be enabled or disabled.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
    7960:	b480      	push	{r7}
    7962:	b081      	sub	sp, #4
    7964:	af00      	add	r7, sp, #0
    7966:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
    7968:	f240 4300 	movw	r3, #1024	; 0x400
    796c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    7970:	f240 4200 	movw	r2, #1024	; 0x400
    7974:	f2c4 0201 	movt	r2, #16385	; 0x4001
    7978:	6911      	ldr	r1, [r2, #16]
    797a:	683a      	ldr	r2, [r7, #0]
    797c:	ea41 0202 	orr.w	r2, r1, r2
    7980:	611a      	str	r2, [r3, #16]
}
    7982:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7986:	46bd      	mov	sp, r7
    7988:	bc80      	pop	{r7}
    798a:	4770      	bx	lr

0000798c <EXTI_GetFlagStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
    798c:	b480      	push	{r7}
    798e:	b082      	sub	sp, #8
    7990:	af00      	add	r7, sp, #0
    7992:	6038      	str	r0, [r7, #0]
  FlagStatus bitstatus = RESET;
    7994:	f04f 0300 	mov.w	r3, #0	; 0x0
    7998:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
    799a:	f240 4300 	movw	r3, #1024	; 0x400
    799e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    79a2:	695a      	ldr	r2, [r3, #20]
    79a4:	683b      	ldr	r3, [r7, #0]
    79a6:	ea02 0303 	and.w	r3, r2, r3
    79aa:	2b00      	cmp	r3, #0
    79ac:	d003      	beq.n	79b6 <EXTI_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
    79ae:	f04f 0301 	mov.w	r3, #1	; 0x1
    79b2:	607b      	str	r3, [r7, #4]
    79b4:	e002      	b.n	79bc <EXTI_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
    79b6:	f04f 0300 	mov.w	r3, #0	; 0x0
    79ba:	607b      	str	r3, [r7, #4]
  }
  return bitstatus;
    79bc:	687b      	ldr	r3, [r7, #4]
}
    79be:	4618      	mov	r0, r3
    79c0:	f107 0708 	add.w	r7, r7, #8	; 0x8
    79c4:	46bd      	mov	sp, r7
    79c6:	bc80      	pop	{r7}
    79c8:	4770      	bx	lr
    79ca:	46c0      	nop			(mov r8, r8)

000079cc <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
    79cc:	b480      	push	{r7}
    79ce:	b081      	sub	sp, #4
    79d0:	af00      	add	r7, sp, #0
    79d2:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
    79d4:	f240 4300 	movw	r3, #1024	; 0x400
    79d8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    79dc:	683a      	ldr	r2, [r7, #0]
    79de:	615a      	str	r2, [r3, #20]
}
    79e0:	f107 0704 	add.w	r7, r7, #4	; 0x4
    79e4:	46bd      	mov	sp, r7
    79e6:	bc80      	pop	{r7}
    79e8:	4770      	bx	lr
    79ea:	46c0      	nop			(mov r8, r8)

000079ec <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
    79ec:	b480      	push	{r7}
    79ee:	b083      	sub	sp, #12
    79f0:	af00      	add	r7, sp, #0
    79f2:	6038      	str	r0, [r7, #0]
  ITStatus bitstatus = RESET;
    79f4:	f04f 0300 	mov.w	r3, #0	; 0x0
    79f8:	607b      	str	r3, [r7, #4]
  uint32_t enablestatus = 0;
    79fa:	f04f 0300 	mov.w	r3, #0	; 0x0
    79fe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
    7a00:	f240 4300 	movw	r3, #1024	; 0x400
    7a04:	f2c4 0301 	movt	r3, #16385	; 0x4001
    7a08:	681a      	ldr	r2, [r3, #0]
    7a0a:	683b      	ldr	r3, [r7, #0]
    7a0c:	ea02 0303 	and.w	r3, r2, r3
    7a10:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
    7a12:	f240 4300 	movw	r3, #1024	; 0x400
    7a16:	f2c4 0301 	movt	r3, #16385	; 0x4001
    7a1a:	695a      	ldr	r2, [r3, #20]
    7a1c:	683b      	ldr	r3, [r7, #0]
    7a1e:	ea02 0303 	and.w	r3, r2, r3
    7a22:	2b00      	cmp	r3, #0
    7a24:	d006      	beq.n	7a34 <EXTI_GetITStatus+0x48>
    7a26:	68bb      	ldr	r3, [r7, #8]
    7a28:	2b00      	cmp	r3, #0
    7a2a:	d003      	beq.n	7a34 <EXTI_GetITStatus+0x48>
  {
    bitstatus = SET;
    7a2c:	f04f 0301 	mov.w	r3, #1	; 0x1
    7a30:	607b      	str	r3, [r7, #4]
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
    7a32:	e002      	b.n	7a3a <EXTI_GetITStatus+0x4e>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
    7a34:	f04f 0300 	mov.w	r3, #0	; 0x0
    7a38:	607b      	str	r3, [r7, #4]
  }
  return bitstatus;
    7a3a:	687b      	ldr	r3, [r7, #4]
}
    7a3c:	4618      	mov	r0, r3
    7a3e:	f107 070c 	add.w	r7, r7, #12	; 0xc
    7a42:	46bd      	mov	sp, r7
    7a44:	bc80      	pop	{r7}
    7a46:	4770      	bx	lr

00007a48 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
    7a48:	b480      	push	{r7}
    7a4a:	b081      	sub	sp, #4
    7a4c:	af00      	add	r7, sp, #0
    7a4e:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
    7a50:	f240 4300 	movw	r3, #1024	; 0x400
    7a54:	f2c4 0301 	movt	r3, #16385	; 0x4001
    7a58:	683a      	ldr	r2, [r7, #0]
    7a5a:	615a      	str	r2, [r3, #20]
}
    7a5c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7a60:	46bd      	mov	sp, r7
    7a62:	bc80      	pop	{r7}
    7a64:	4770      	bx	lr
    7a66:	46c0      	nop			(mov r8, r8)

00007a68 <BKP_DeInit>:
  * @brief  Deinitializes the BKP peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void BKP_DeInit(void)
{
    7a68:	b580      	push	{r7, lr}
    7a6a:	af00      	add	r7, sp, #0
  RCC_BackupResetCmd(ENABLE);
    7a6c:	f04f 0001 	mov.w	r0, #1	; 0x1
    7a70:	f7fa fa12 	bl	1e98 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
    7a74:	f04f 0000 	mov.w	r0, #0	; 0x0
    7a78:	f7fa fa0e 	bl	1e98 <RCC_BackupResetCmd>
}
    7a7c:	46bd      	mov	sp, r7
    7a7e:	bd80      	pop	{r7, pc}

00007a80 <BKP_TamperPinLevelConfig>:
  *     @arg BKP_TamperPinLevel_High: Tamper pin active on high level
  *     @arg BKP_TamperPinLevel_Low: Tamper pin active on low level
  * @retval None
  */
void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel)
{
    7a80:	b480      	push	{r7}
    7a82:	b081      	sub	sp, #4
    7a84:	af00      	add	r7, sp, #0
    7a86:	4603      	mov	r3, r0
    7a88:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));
  *(__IO uint32_t *) CR_TPAL_BB = BKP_TamperPinLevel;
    7a8a:	f248 6304 	movw	r3, #34308	; 0x8604
    7a8e:	f2c4 230d 	movt	r3, #16909	; 0x420d
    7a92:	883a      	ldrh	r2, [r7, #0]
    7a94:	601a      	str	r2, [r3, #0]
}
    7a96:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7a9a:	46bd      	mov	sp, r7
    7a9c:	bc80      	pop	{r7}
    7a9e:	4770      	bx	lr

00007aa0 <BKP_TamperPinCmd>:
  * @param  NewState: new state of the Tamper Pin activation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void BKP_TamperPinCmd(FunctionalState NewState)
{
    7aa0:	b480      	push	{r7}
    7aa2:	b081      	sub	sp, #4
    7aa4:	af00      	add	r7, sp, #0
    7aa6:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState;
    7aa8:	f248 6300 	movw	r3, #34304	; 0x8600
    7aac:	f2c4 230d 	movt	r3, #16909	; 0x420d
    7ab0:	683a      	ldr	r2, [r7, #0]
    7ab2:	601a      	str	r2, [r3, #0]
}
    7ab4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7ab8:	46bd      	mov	sp, r7
    7aba:	bc80      	pop	{r7}
    7abc:	4770      	bx	lr
    7abe:	46c0      	nop			(mov r8, r8)

00007ac0 <BKP_ITConfig>:
  * @param  NewState: new state of the Tamper Pin Interrupt.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void BKP_ITConfig(FunctionalState NewState)
{
    7ac0:	b480      	push	{r7}
    7ac2:	b081      	sub	sp, #4
    7ac4:	af00      	add	r7, sp, #0
    7ac6:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_TPIE_BB = (uint32_t)NewState;
    7ac8:	f248 6388 	movw	r3, #34440	; 0x8688
    7acc:	f2c4 230d 	movt	r3, #16909	; 0x420d
    7ad0:	683a      	ldr	r2, [r7, #0]
    7ad2:	601a      	str	r2, [r3, #0]
}
    7ad4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7ad8:	46bd      	mov	sp, r7
    7ada:	bc80      	pop	{r7}
    7adc:	4770      	bx	lr
    7ade:	46c0      	nop			(mov r8, r8)

00007ae0 <BKP_RTCOutputConfig>:
  *     @arg BKP_RTCOutputSource_Second: output the RTC Second pulse signal on
  *                                      the Tamper pin.  
  * @retval None
  */
void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource)
{
    7ae0:	b480      	push	{r7}
    7ae2:	b082      	sub	sp, #8
    7ae4:	af00      	add	r7, sp, #0
    7ae6:	4603      	mov	r3, r0
    7ae8:	803b      	strh	r3, [r7, #0]
  uint16_t tmpreg = 0;
    7aea:	f04f 0300 	mov.w	r3, #0	; 0x0
    7aee:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));
  tmpreg = BKP->RTCCR;
    7af0:	f646 4300 	movw	r3, #27648	; 0x6c00
    7af4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7af8:	8d9b      	ldrh	r3, [r3, #44]
    7afa:	80fb      	strh	r3, [r7, #6]
  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_Mask;
    7afc:	88fb      	ldrh	r3, [r7, #6]
    7afe:	f423 7360 	bic.w	r3, r3, #896	; 0x380
    7b02:	80fb      	strh	r3, [r7, #6]
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
    7b04:	88fa      	ldrh	r2, [r7, #6]
    7b06:	883b      	ldrh	r3, [r7, #0]
    7b08:	ea42 0303 	orr.w	r3, r2, r3
    7b0c:	80fb      	strh	r3, [r7, #6]
  /* Store the new value */
  BKP->RTCCR = tmpreg;
    7b0e:	f646 4300 	movw	r3, #27648	; 0x6c00
    7b12:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7b16:	88fa      	ldrh	r2, [r7, #6]
    7b18:	859a      	strh	r2, [r3, #44]
}
    7b1a:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7b1e:	46bd      	mov	sp, r7
    7b20:	bc80      	pop	{r7}
    7b22:	4770      	bx	lr

00007b24 <BKP_SetRTCCalibrationValue>:
  * @param  CalibrationValue: specifies the RTC Clock Calibration value.
  *   This parameter must be a number between 0 and 0x7F.
  * @retval None
  */
void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue)
{
    7b24:	b480      	push	{r7}
    7b26:	b082      	sub	sp, #8
    7b28:	af00      	add	r7, sp, #0
    7b2a:	4603      	mov	r3, r0
    7b2c:	703b      	strb	r3, [r7, #0]
  uint16_t tmpreg = 0;
    7b2e:	f04f 0300 	mov.w	r3, #0	; 0x0
    7b32:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));
  tmpreg = BKP->RTCCR;
    7b34:	f646 4300 	movw	r3, #27648	; 0x6c00
    7b38:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7b3c:	8d9b      	ldrh	r3, [r3, #44]
    7b3e:	80fb      	strh	r3, [r7, #6]
  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_Mask;
    7b40:	88fb      	ldrh	r3, [r7, #6]
    7b42:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    7b46:	80fb      	strh	r3, [r7, #6]
  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
    7b48:	783a      	ldrb	r2, [r7, #0]
    7b4a:	88fb      	ldrh	r3, [r7, #6]
    7b4c:	ea42 0303 	orr.w	r3, r2, r3
    7b50:	80fb      	strh	r3, [r7, #6]
  /* Store the new value */
  BKP->RTCCR = tmpreg;
    7b52:	f646 4300 	movw	r3, #27648	; 0x6c00
    7b56:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7b5a:	88fa      	ldrh	r2, [r7, #6]
    7b5c:	859a      	strh	r2, [r3, #44]
}
    7b5e:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7b62:	46bd      	mov	sp, r7
    7b64:	bc80      	pop	{r7}
    7b66:	4770      	bx	lr

00007b68 <BKP_WriteBackupRegister>:
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @param  Data: data to write
  * @retval None
  */
void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data)
{
    7b68:	b480      	push	{r7}
    7b6a:	b083      	sub	sp, #12
    7b6c:	af00      	add	r7, sp, #0
    7b6e:	4602      	mov	r2, r0
    7b70:	460b      	mov	r3, r1
    7b72:	80ba      	strh	r2, [r7, #4]
    7b74:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    7b76:	f04f 0300 	mov.w	r3, #0	; 0x0
    7b7a:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
    7b7c:	f646 4300 	movw	r3, #27648	; 0x6c00
    7b80:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7b84:	60bb      	str	r3, [r7, #8]
  tmp += BKP_DR;
    7b86:	88ba      	ldrh	r2, [r7, #4]
    7b88:	68bb      	ldr	r3, [r7, #8]
    7b8a:	4413      	add	r3, r2
    7b8c:	60bb      	str	r3, [r7, #8]

  *(__IO uint32_t *) tmp = Data;
    7b8e:	68bb      	ldr	r3, [r7, #8]
    7b90:	883a      	ldrh	r2, [r7, #0]
    7b92:	601a      	str	r2, [r3, #0]
}
    7b94:	f107 070c 	add.w	r7, r7, #12	; 0xc
    7b98:	46bd      	mov	sp, r7
    7b9a:	bc80      	pop	{r7}
    7b9c:	4770      	bx	lr
    7b9e:	46c0      	nop			(mov r8, r8)

00007ba0 <BKP_ReadBackupRegister>:
  * @param  BKP_DR: specifies the Data Backup Register.
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @retval The content of the specified Data Backup Register
  */
uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR)
{
    7ba0:	b480      	push	{r7}
    7ba2:	b082      	sub	sp, #8
    7ba4:	af00      	add	r7, sp, #0
    7ba6:	4603      	mov	r3, r0
    7ba8:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
    7baa:	f04f 0300 	mov.w	r3, #0	; 0x0
    7bae:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
    7bb0:	f646 4300 	movw	r3, #27648	; 0x6c00
    7bb4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7bb8:	607b      	str	r3, [r7, #4]
  tmp += BKP_DR;
    7bba:	883a      	ldrh	r2, [r7, #0]
    7bbc:	687b      	ldr	r3, [r7, #4]
    7bbe:	4413      	add	r3, r2
    7bc0:	607b      	str	r3, [r7, #4]

  return (*(__IO uint16_t *) tmp);
    7bc2:	687b      	ldr	r3, [r7, #4]
    7bc4:	881b      	ldrh	r3, [r3, #0]
    7bc6:	b29b      	uxth	r3, r3
}
    7bc8:	4618      	mov	r0, r3
    7bca:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7bce:	46bd      	mov	sp, r7
    7bd0:	bc80      	pop	{r7}
    7bd2:	4770      	bx	lr

00007bd4 <BKP_GetFlagStatus>:
  * @brief  Checks whether the Tamper Pin Event flag is set or not.
  * @param  None
  * @retval The new state of the Tamper Pin Event flag (SET or RESET).
  */
FlagStatus BKP_GetFlagStatus(void)
{
    7bd4:	b480      	push	{r7}
    7bd6:	af00      	add	r7, sp, #0
  return (FlagStatus)(*(__IO uint32_t *) CSR_TEF_BB);
    7bd8:	f248 63a0 	movw	r3, #34464	; 0x86a0
    7bdc:	f2c4 230d 	movt	r3, #16909	; 0x420d
    7be0:	681b      	ldr	r3, [r3, #0]
}
    7be2:	4618      	mov	r0, r3
    7be4:	46bd      	mov	sp, r7
    7be6:	bc80      	pop	{r7}
    7be8:	4770      	bx	lr
    7bea:	46c0      	nop			(mov r8, r8)

00007bec <BKP_ClearFlag>:
  * @brief  Clears Tamper Pin Event pending flag.
  * @param  None
  * @retval None
  */
void BKP_ClearFlag(void)
{
    7bec:	b480      	push	{r7}
    7bee:	af00      	add	r7, sp, #0
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= CSR_CTE_Set;
    7bf0:	f646 4300 	movw	r3, #27648	; 0x6c00
    7bf4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7bf8:	f646 4200 	movw	r2, #27648	; 0x6c00
    7bfc:	f2c4 0200 	movt	r2, #16384	; 0x4000
    7c00:	8e92      	ldrh	r2, [r2, #52]
    7c02:	b292      	uxth	r2, r2
    7c04:	f042 0201 	orr.w	r2, r2, #1	; 0x1
    7c08:	b292      	uxth	r2, r2
    7c0a:	869a      	strh	r2, [r3, #52]
}
    7c0c:	46bd      	mov	sp, r7
    7c0e:	bc80      	pop	{r7}
    7c10:	4770      	bx	lr
    7c12:	46c0      	nop			(mov r8, r8)

00007c14 <BKP_GetITStatus>:
  * @brief  Checks whether the Tamper Pin Interrupt has occurred or not.
  * @param  None
  * @retval The new state of the Tamper Pin Interrupt (SET or RESET).
  */
ITStatus BKP_GetITStatus(void)
{
    7c14:	b480      	push	{r7}
    7c16:	af00      	add	r7, sp, #0
  return (ITStatus)(*(__IO uint32_t *) CSR_TIF_BB);
    7c18:	f248 63a4 	movw	r3, #34468	; 0x86a4
    7c1c:	f2c4 230d 	movt	r3, #16909	; 0x420d
    7c20:	681b      	ldr	r3, [r3, #0]
}
    7c22:	4618      	mov	r0, r3
    7c24:	46bd      	mov	sp, r7
    7c26:	bc80      	pop	{r7}
    7c28:	4770      	bx	lr
    7c2a:	46c0      	nop			(mov r8, r8)

00007c2c <BKP_ClearITPendingBit>:
  * @brief  Clears Tamper Pin Interrupt pending bit.
  * @param  None
  * @retval None
  */
void BKP_ClearITPendingBit(void)
{
    7c2c:	b480      	push	{r7}
    7c2e:	af00      	add	r7, sp, #0
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= CSR_CTI_Set;
    7c30:	f646 4300 	movw	r3, #27648	; 0x6c00
    7c34:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7c38:	f646 4200 	movw	r2, #27648	; 0x6c00
    7c3c:	f2c4 0200 	movt	r2, #16384	; 0x4000
    7c40:	8e92      	ldrh	r2, [r2, #52]
    7c42:	b292      	uxth	r2, r2
    7c44:	f042 0202 	orr.w	r2, r2, #2	; 0x2
    7c48:	b292      	uxth	r2, r2
    7c4a:	869a      	strh	r2, [r3, #52]
}
    7c4c:	46bd      	mov	sp, r7
    7c4e:	bc80      	pop	{r7}
    7c50:	4770      	bx	lr
    7c52:	46c0      	nop			(mov r8, r8)

00007c54 <__WFI>:

static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }

static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
    7c54:	b480      	push	{r7}
    7c56:	af00      	add	r7, sp, #0
    7c58:	bf30      	wfi
    7c5a:	46bd      	mov	sp, r7
    7c5c:	bc80      	pop	{r7}
    7c5e:	4770      	bx	lr

00007c60 <__WFE>:
static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
    7c60:	b480      	push	{r7}
    7c62:	af00      	add	r7, sp, #0
    7c64:	bf20      	wfe
    7c66:	46bd      	mov	sp, r7
    7c68:	bc80      	pop	{r7}
    7c6a:	4770      	bx	lr

00007c6c <PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void PWR_DeInit(void)
{
    7c6c:	b580      	push	{r7, lr}
    7c6e:	af00      	add	r7, sp, #0
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
    7c70:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    7c74:	f04f 0101 	mov.w	r1, #1	; 0x1
    7c78:	f7fa f8e4 	bl	1e44 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
    7c7c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    7c80:	f04f 0100 	mov.w	r1, #0	; 0x0
    7c84:	f7fa f8de 	bl	1e44 <RCC_APB1PeriphResetCmd>
}
    7c88:	46bd      	mov	sp, r7
    7c8a:	bd80      	pop	{r7, pc}

00007c8c <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the RTC and backup registers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
    7c8c:	b480      	push	{r7}
    7c8e:	b081      	sub	sp, #4
    7c90:	af00      	add	r7, sp, #0
    7c92:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
    7c94:	f240 0320 	movw	r3, #32	; 0x20
    7c98:	f2c4 230e 	movt	r3, #16910	; 0x420e
    7c9c:	683a      	ldr	r2, [r7, #0]
    7c9e:	601a      	str	r2, [r3, #0]
}
    7ca0:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7ca4:	46bd      	mov	sp, r7
    7ca6:	bc80      	pop	{r7}
    7ca8:	4770      	bx	lr
    7caa:	46c0      	nop			(mov r8, r8)

00007cac <PWR_PVDCmd>:
  * @param  NewState: new state of the PVD.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_PVDCmd(FunctionalState NewState)
{
    7cac:	b480      	push	{r7}
    7cae:	b081      	sub	sp, #4
    7cb0:	af00      	add	r7, sp, #0
    7cb2:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
    7cb4:	f240 0310 	movw	r3, #16	; 0x10
    7cb8:	f2c4 230e 	movt	r3, #16910	; 0x420e
    7cbc:	683a      	ldr	r2, [r7, #0]
    7cbe:	601a      	str	r2, [r3, #0]
}
    7cc0:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7cc4:	46bd      	mov	sp, r7
    7cc6:	bc80      	pop	{r7}
    7cc8:	4770      	bx	lr
    7cca:	46c0      	nop			(mov r8, r8)

00007ccc <PWR_PVDLevelConfig>:
  *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
  *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
  * @retval None
  */
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
{
    7ccc:	b480      	push	{r7}
    7cce:	b082      	sub	sp, #8
    7cd0:	af00      	add	r7, sp, #0
    7cd2:	6038      	str	r0, [r7, #0]
  uint32_t tmpreg = 0;
    7cd4:	f04f 0300 	mov.w	r3, #0	; 0x0
    7cd8:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  tmpreg = PWR->CR;
    7cda:	f247 0300 	movw	r3, #28672	; 0x7000
    7cde:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7ce2:	681b      	ldr	r3, [r3, #0]
    7ce4:	607b      	str	r3, [r7, #4]
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
    7ce6:	687b      	ldr	r3, [r7, #4]
    7ce8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
    7cec:	607b      	str	r3, [r7, #4]
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
    7cee:	687a      	ldr	r2, [r7, #4]
    7cf0:	683b      	ldr	r3, [r7, #0]
    7cf2:	ea42 0303 	orr.w	r3, r2, r3
    7cf6:	607b      	str	r3, [r7, #4]
  /* Store the new value */
  PWR->CR = tmpreg;
    7cf8:	f247 0300 	movw	r3, #28672	; 0x7000
    7cfc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7d00:	687a      	ldr	r2, [r7, #4]
    7d02:	601a      	str	r2, [r3, #0]
}
    7d04:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7d08:	46bd      	mov	sp, r7
    7d0a:	bc80      	pop	{r7}
    7d0c:	4770      	bx	lr
    7d0e:	46c0      	nop			(mov r8, r8)

00007d10 <PWR_WakeUpPinCmd>:
  * @param  NewState: new state of the WakeUp Pin functionality.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
    7d10:	b480      	push	{r7}
    7d12:	b081      	sub	sp, #4
    7d14:	af00      	add	r7, sp, #0
    7d16:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
    7d18:	f240 03a0 	movw	r3, #160	; 0xa0
    7d1c:	f2c4 230e 	movt	r3, #16910	; 0x420e
    7d20:	683a      	ldr	r2, [r7, #0]
    7d22:	601a      	str	r2, [r3, #0]
}
    7d24:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7d28:	46bd      	mov	sp, r7
    7d2a:	bc80      	pop	{r7}
    7d2c:	4770      	bx	lr
    7d2e:	46c0      	nop			(mov r8, r8)

00007d30 <PWR_EnterSTOPMode>:
  *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
  *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
  * @retval None
  */
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
{
    7d30:	b580      	push	{r7, lr}
    7d32:	b083      	sub	sp, #12
    7d34:	af00      	add	r7, sp, #0
    7d36:	6078      	str	r0, [r7, #4]
    7d38:	460b      	mov	r3, r1
    7d3a:	703b      	strb	r3, [r7, #0]
  uint32_t tmpreg = 0;
    7d3c:	f04f 0300 	mov.w	r3, #0	; 0x0
    7d40:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
    7d42:	f247 0300 	movw	r3, #28672	; 0x7000
    7d46:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7d4a:	681b      	ldr	r3, [r3, #0]
    7d4c:	60bb      	str	r3, [r7, #8]
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
    7d4e:	68bb      	ldr	r3, [r7, #8]
    7d50:	f023 0303 	bic.w	r3, r3, #3	; 0x3
    7d54:	60bb      	str	r3, [r7, #8]
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
    7d56:	68ba      	ldr	r2, [r7, #8]
    7d58:	687b      	ldr	r3, [r7, #4]
    7d5a:	ea42 0303 	orr.w	r3, r2, r3
    7d5e:	60bb      	str	r3, [r7, #8]
  /* Store the new value */
  PWR->CR = tmpreg;
    7d60:	f247 0300 	movw	r3, #28672	; 0x7000
    7d64:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7d68:	68ba      	ldr	r2, [r7, #8]
    7d6a:	601a      	str	r2, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
    7d6c:	f64e 5310 	movw	r3, #60688	; 0xed10
    7d70:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7d74:	f64e 5210 	movw	r2, #60688	; 0xed10
    7d78:	f2ce 0200 	movt	r2, #57344	; 0xe000
    7d7c:	6812      	ldr	r2, [r2, #0]
    7d7e:	f042 0204 	orr.w	r2, r2, #4	; 0x4
    7d82:	601a      	str	r2, [r3, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
    7d84:	783b      	ldrb	r3, [r7, #0]
    7d86:	2b01      	cmp	r3, #1
    7d88:	d102      	bne.n	7d90 <PWR_EnterSTOPMode+0x60>
  {   
    /* Request Wait For Interrupt */
    __WFI();
    7d8a:	f7ff ff63 	bl	7c54 <__WFI>
    7d8e:	e001      	b.n	7d94 <PWR_EnterSTOPMode+0x64>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
    7d90:	f7ff ff66 	bl	7c60 <__WFE>
  }
}
    7d94:	f107 070c 	add.w	r7, r7, #12	; 0xc
    7d98:	46bd      	mov	sp, r7
    7d9a:	bd80      	pop	{r7, pc}

00007d9c <PWR_EnterSTANDBYMode>:
  * @brief  Enters STANDBY mode.
  * @param  None
  * @retval None
  */
void PWR_EnterSTANDBYMode(void)
{
    7d9c:	b580      	push	{r7, lr}
    7d9e:	af00      	add	r7, sp, #0
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
    7da0:	f247 0300 	movw	r3, #28672	; 0x7000
    7da4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7da8:	f247 0200 	movw	r2, #28672	; 0x7000
    7dac:	f2c4 0200 	movt	r2, #16384	; 0x4000
    7db0:	6812      	ldr	r2, [r2, #0]
    7db2:	f042 0204 	orr.w	r2, r2, #4	; 0x4
    7db6:	601a      	str	r2, [r3, #0]
  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
    7db8:	f247 0300 	movw	r3, #28672	; 0x7000
    7dbc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7dc0:	f247 0200 	movw	r2, #28672	; 0x7000
    7dc4:	f2c4 0200 	movt	r2, #16384	; 0x4000
    7dc8:	6812      	ldr	r2, [r2, #0]
    7dca:	f042 0202 	orr.w	r2, r2, #2	; 0x2
    7dce:	601a      	str	r2, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(__IO uint32_t *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
    7dd0:	f64e 5310 	movw	r3, #60688	; 0xed10
    7dd4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7dd8:	f64e 5210 	movw	r2, #60688	; 0xed10
    7ddc:	f2ce 0200 	movt	r2, #57344	; 0xe000
    7de0:	6812      	ldr	r2, [r2, #0]
    7de2:	f042 0204 	orr.w	r2, r2, #4	; 0x4
    7de6:	601a      	str	r2, [r3, #0]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM   )
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
    7de8:	f7ff ff34 	bl	7c54 <__WFI>
}
    7dec:	46bd      	mov	sp, r7
    7dee:	bd80      	pop	{r7, pc}

00007df0 <PWR_GetFlagStatus>:
  *     @arg PWR_FLAG_SB: StandBy flag
  *     @arg PWR_FLAG_PVDO: PVD Output
  * @retval The new state of PWR_FLAG (SET or RESET).
  */
FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
{
    7df0:	b480      	push	{r7}
    7df2:	b082      	sub	sp, #8
    7df4:	af00      	add	r7, sp, #0
    7df6:	6038      	str	r0, [r7, #0]
  FlagStatus bitstatus = RESET;
    7df8:	f04f 0300 	mov.w	r3, #0	; 0x0
    7dfc:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
    7dfe:	f247 0300 	movw	r3, #28672	; 0x7000
    7e02:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7e06:	685a      	ldr	r2, [r3, #4]
    7e08:	683b      	ldr	r3, [r7, #0]
    7e0a:	ea02 0303 	and.w	r3, r2, r3
    7e0e:	2b00      	cmp	r3, #0
    7e10:	d003      	beq.n	7e1a <PWR_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
    7e12:	f04f 0301 	mov.w	r3, #1	; 0x1
    7e16:	607b      	str	r3, [r7, #4]
    7e18:	e002      	b.n	7e20 <PWR_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
    7e1a:	f04f 0300 	mov.w	r3, #0	; 0x0
    7e1e:	607b      	str	r3, [r7, #4]
  }
  /* Return the flag status */
  return bitstatus;
    7e20:	687b      	ldr	r3, [r7, #4]
}
    7e22:	4618      	mov	r0, r3
    7e24:	f107 0708 	add.w	r7, r7, #8	; 0x8
    7e28:	46bd      	mov	sp, r7
    7e2a:	bc80      	pop	{r7}
    7e2c:	4770      	bx	lr
    7e2e:	46c0      	nop			(mov r8, r8)

00007e30 <PWR_ClearFlag>:
  *     @arg PWR_FLAG_WU: Wake Up flag
  *     @arg PWR_FLAG_SB: StandBy flag
  * @retval None
  */
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
    7e30:	b480      	push	{r7}
    7e32:	b081      	sub	sp, #4
    7e34:	af00      	add	r7, sp, #0
    7e36:	6038      	str	r0, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
    7e38:	f247 0300 	movw	r3, #28672	; 0x7000
    7e3c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    7e40:	f247 0200 	movw	r2, #28672	; 0x7000
    7e44:	f2c4 0200 	movt	r2, #16384	; 0x4000
    7e48:	6811      	ldr	r1, [r2, #0]
    7e4a:	683a      	ldr	r2, [r7, #0]
    7e4c:	ea4f 0282 	mov.w	r2, r2, lsl #2
    7e50:	ea41 0202 	orr.w	r2, r1, r2
    7e54:	601a      	str	r2, [r3, #0]
}
    7e56:	f107 0704 	add.w	r7, r7, #4	; 0x4
    7e5a:	46bd      	mov	sp, r7
    7e5c:	bc80      	pop	{r7}
    7e5e:	4770      	bx	lr

00007e60 <CPU_IntSrcDis>:
*                   COULD be valid.
*********************************************************************************************************
*/

void  CPU_IntSrcDis (CPU_INT08U  pos)
{
    7e60:	b580      	push	{r7, lr}
    7e62:	b083      	sub	sp, #12
    7e64:	af00      	add	r7, sp, #0
    7e66:	4603      	mov	r3, r0
    7e68:	703b      	strb	r3, [r7, #0]
    CPU_INT08U  group;
    CPU_INT08U  pos_max;
    CPU_INT08U  nbr;


    switch (pos) {
    7e6a:	783b      	ldrb	r3, [r7, #0]
    7e6c:	2b0f      	cmp	r3, #15
    7e6e:	d873      	bhi.n	7f58 <CPU_IntSrcDis+0xf8>
    7e70:	a201      	add	r2, pc, #4	(adr r2, 7e78 <CPU_IntSrcDis+0x18>)
    7e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7e76:	46c0      	nop			(mov r8, r8)
    7e78:	00007fdf 	.word	0x00007fdf
    7e7c:	00007fdf 	.word	0x00007fdf
    7e80:	00007fdf 	.word	0x00007fdf
    7e84:	00007fdf 	.word	0x00007fdf
    7e88:	00007eb9 	.word	0x00007eb9
    7e8c:	00007ee1 	.word	0x00007ee1
    7e90:	00007f09 	.word	0x00007f09
    7e94:	00007fdf 	.word	0x00007fdf
    7e98:	00007fdf 	.word	0x00007fdf
    7e9c:	00007fdf 	.word	0x00007fdf
    7ea0:	00007fdf 	.word	0x00007fdf
    7ea4:	00007fdf 	.word	0x00007fdf
    7ea8:	00007fdf 	.word	0x00007fdf
    7eac:	00007fdf 	.word	0x00007fdf
    7eb0:	00007fdf 	.word	0x00007fdf
    7eb4:	00007f31 	.word	0x00007f31
        case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).                         */
        case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).                                */
             break;

        case CPU_INT_MEM:                                       /* Memory management.                                   */
             CPU_CRITICAL_ENTER();
    7eb8:	f010 fea2 	bl	18c00 <CPU_SR_Save>
    7ebc:	4603      	mov	r3, r0
    7ebe:	607b      	str	r3, [r7, #4]
             CPU_REG_NVIC_SYS_HND_CTRL &= ~DEF_BIT_16;
    7ec0:	f64e 5324 	movw	r3, #60708	; 0xed24
    7ec4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7ec8:	f64e 5224 	movw	r2, #60708	; 0xed24
    7ecc:	f2ce 0200 	movt	r2, #57344	; 0xe000
    7ed0:	6812      	ldr	r2, [r2, #0]
    7ed2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    7ed6:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    7ed8:	6878      	ldr	r0, [r7, #4]
    7eda:	f010 fe95 	bl	18c08 <CPU_SR_Restore>
             break;
    7ede:	e07f      	b.n	7fe0 <CPU_IntSrcDis+0x180>

        case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
             CPU_CRITICAL_ENTER();
    7ee0:	f010 fe8e 	bl	18c00 <CPU_SR_Save>
    7ee4:	4603      	mov	r3, r0
    7ee6:	607b      	str	r3, [r7, #4]
             CPU_REG_NVIC_SYS_HND_CTRL &= ~DEF_BIT_17;
    7ee8:	f64e 5324 	movw	r3, #60708	; 0xed24
    7eec:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7ef0:	f64e 5224 	movw	r2, #60708	; 0xed24
    7ef4:	f2ce 0200 	movt	r2, #57344	; 0xe000
    7ef8:	6812      	ldr	r2, [r2, #0]
    7efa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
    7efe:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    7f00:	6878      	ldr	r0, [r7, #4]
    7f02:	f010 fe81 	bl	18c08 <CPU_SR_Restore>
             break;
    7f06:	e06b      	b.n	7fe0 <CPU_IntSrcDis+0x180>

        case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
             CPU_CRITICAL_ENTER();
    7f08:	f010 fe7a 	bl	18c00 <CPU_SR_Save>
    7f0c:	4603      	mov	r3, r0
    7f0e:	607b      	str	r3, [r7, #4]
             CPU_REG_NVIC_SYS_HND_CTRL &= ~DEF_BIT_18;
    7f10:	f64e 5324 	movw	r3, #60708	; 0xed24
    7f14:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7f18:	f64e 5224 	movw	r2, #60708	; 0xed24
    7f1c:	f2ce 0200 	movt	r2, #57344	; 0xe000
    7f20:	6812      	ldr	r2, [r2, #0]
    7f22:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
    7f26:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    7f28:	6878      	ldr	r0, [r7, #4]
    7f2a:	f010 fe6d 	bl	18c08 <CPU_SR_Restore>
             break;
    7f2e:	e057      	b.n	7fe0 <CPU_IntSrcDis+0x180>

        case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
             CPU_CRITICAL_ENTER();
    7f30:	f010 fe66 	bl	18c00 <CPU_SR_Save>
    7f34:	4603      	mov	r3, r0
    7f36:	607b      	str	r3, [r7, #4]
             CPU_REG_NVIC_ST_CTRL &= ~DEF_BIT_00;
    7f38:	f24e 0310 	movw	r3, #57360	; 0xe010
    7f3c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7f40:	f24e 0210 	movw	r2, #57360	; 0xe010
    7f44:	f2ce 0200 	movt	r2, #57344	; 0xe000
    7f48:	6812      	ldr	r2, [r2, #0]
    7f4a:	f022 0201 	bic.w	r2, r2, #1	; 0x1
    7f4e:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    7f50:	6878      	ldr	r0, [r7, #4]
    7f52:	f010 fe59 	bl	18c08 <CPU_SR_Restore>
             break;
    7f56:	e043      	b.n	7fe0 <CPU_IntSrcDis+0x180>


                                                                /* ---------------- EXTERNAL INTERRUPT ---------------- */
        default:
            pos_max = CPU_INT_SRC_POS_MAX;
    7f58:	f24e 0304 	movw	r3, #57348	; 0xe004
    7f5c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7f60:	681b      	ldr	r3, [r3, #0]
    7f62:	f103 0301 	add.w	r3, r3, #1	; 0x1
    7f66:	b2db      	uxtb	r3, r3
    7f68:	f003 031f 	and.w	r3, r3, #31	; 0x1f
    7f6c:	ea4f 1343 	mov.w	r3, r3, lsl #5
    7f70:	b2db      	uxtb	r3, r3
    7f72:	f103 0301 	add.w	r3, r3, #1	; 0x1
    7f76:	72bb      	strb	r3, [r7, #10]
            if (pos < pos_max) {                                /* See Note #3.                                         */
    7f78:	783a      	ldrb	r2, [r7, #0]
    7f7a:	7abb      	ldrb	r3, [r7, #10]
    7f7c:	429a      	cmp	r2, r3
    7f7e:	d22f      	bcs.n	7fe0 <CPU_IntSrcDis+0x180>
                 group = (pos - 16) / 32;
    7f80:	783b      	ldrb	r3, [r7, #0]
    7f82:	f1a3 0310 	sub.w	r3, r3, #16	; 0x10
    7f86:	f103 021f 	add.w	r2, r3, #31	; 0x1f
    7f8a:	2b00      	cmp	r3, #0
    7f8c:	bfb8      	it	lt
    7f8e:	4613      	movlt	r3, r2
    7f90:	ea4f 1363 	mov.w	r3, r3, asr #5
    7f94:	727b      	strb	r3, [r7, #9]
                 nbr   = (pos - 16) % 32;
    7f96:	783b      	ldrb	r3, [r7, #0]
    7f98:	f1a3 0210 	sub.w	r2, r3, #16	; 0x10
    7f9c:	ea4f 73e2 	mov.w	r3, r2, asr #31
    7fa0:	ea4f 63d3 	mov.w	r3, r3, lsr #27
    7fa4:	441a      	add	r2, r3
    7fa6:	f002 021f 	and.w	r2, r2, #31	; 0x1f
    7faa:	ebc3 0302 	rsb	r3, r3, r2
    7fae:	72fb      	strb	r3, [r7, #11]

                 CPU_CRITICAL_ENTER();
    7fb0:	f010 fe26 	bl	18c00 <CPU_SR_Save>
    7fb4:	4603      	mov	r3, r0
    7fb6:	607b      	str	r3, [r7, #4]
                 CPU_REG_NVIC_DIS(group) = DEF_BIT(nbr);
    7fb8:	7a7b      	ldrb	r3, [r7, #9]
    7fba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7fbe:	461a      	mov	r2, r3
    7fc0:	f24e 1380 	movw	r3, #57728	; 0xe180
    7fc4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7fc8:	4413      	add	r3, r2
    7fca:	7afa      	ldrb	r2, [r7, #11]
    7fcc:	f04f 0101 	mov.w	r1, #1	; 0x1
    7fd0:	fa01 f202 	lsl.w	r2, r1, r2
    7fd4:	601a      	str	r2, [r3, #0]
                 CPU_CRITICAL_EXIT();
    7fd6:	6878      	ldr	r0, [r7, #4]
    7fd8:	f010 fe16 	bl	18c08 <CPU_SR_Restore>
    7fdc:	e000      	b.n	7fe0 <CPU_IntSrcDis+0x180>
        case CPU_INT_RSVD_07:
        case CPU_INT_RSVD_08:
        case CPU_INT_RSVD_09:
        case CPU_INT_RSVD_10:
        case CPU_INT_RSVD_13:
             break;
    7fde:	bf00      	nop
                 CPU_REG_NVIC_DIS(group) = DEF_BIT(nbr);
                 CPU_CRITICAL_EXIT();
             }
             break;
    }
}
    7fe0:	f107 070c 	add.w	r7, r7, #12	; 0xc
    7fe4:	46bd      	mov	sp, r7
    7fe6:	bd80      	pop	{r7, pc}

00007fe8 <CPU_IntSrcEn>:
*               (3) See 'CPU_IntSrcDis() Note #3'.
*********************************************************************************************************
*/

void  CPU_IntSrcEn (CPU_INT08U  pos)
{
    7fe8:	b580      	push	{r7, lr}
    7fea:	b083      	sub	sp, #12
    7fec:	af00      	add	r7, sp, #0
    7fee:	4603      	mov	r3, r0
    7ff0:	703b      	strb	r3, [r7, #0]
    CPU_INT08U  group;
    CPU_INT08U  nbr;
    CPU_INT08U  pos_max;


    switch (pos) {
    7ff2:	783b      	ldrb	r3, [r7, #0]
    7ff4:	2b0f      	cmp	r3, #15
    7ff6:	d873      	bhi.n	80e0 <CPU_IntSrcEn+0xf8>
    7ff8:	a201      	add	r2, pc, #4	(adr r2, 8000 <CPU_IntSrcEn+0x18>)
    7ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    7ffe:	46c0      	nop			(mov r8, r8)
    8000:	00008167 	.word	0x00008167
    8004:	00008167 	.word	0x00008167
    8008:	00008167 	.word	0x00008167
    800c:	00008167 	.word	0x00008167
    8010:	00008041 	.word	0x00008041
    8014:	00008069 	.word	0x00008069
    8018:	00008091 	.word	0x00008091
    801c:	00008167 	.word	0x00008167
    8020:	00008167 	.word	0x00008167
    8024:	00008167 	.word	0x00008167
    8028:	00008167 	.word	0x00008167
    802c:	00008167 	.word	0x00008167
    8030:	00008167 	.word	0x00008167
    8034:	00008167 	.word	0x00008167
    8038:	00008167 	.word	0x00008167
    803c:	000080b9 	.word	0x000080b9
        case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).                         */
        case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).                                */
             break;

        case CPU_INT_MEM:                                       /* Memory management.                                   */
             CPU_CRITICAL_ENTER();
    8040:	f010 fdde 	bl	18c00 <CPU_SR_Save>
    8044:	4603      	mov	r3, r0
    8046:	607b      	str	r3, [r7, #4]
             CPU_REG_NVIC_SYS_HND_CTRL |= DEF_BIT_16;
    8048:	f64e 5324 	movw	r3, #60708	; 0xed24
    804c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8050:	f64e 5224 	movw	r2, #60708	; 0xed24
    8054:	f2ce 0200 	movt	r2, #57344	; 0xe000
    8058:	6812      	ldr	r2, [r2, #0]
    805a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
    805e:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    8060:	6878      	ldr	r0, [r7, #4]
    8062:	f010 fdd1 	bl	18c08 <CPU_SR_Restore>
             break;
    8066:	e07f      	b.n	8168 <CPU_IntSrcEn+0x180>

        case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
             CPU_CRITICAL_ENTER();
    8068:	f010 fdca 	bl	18c00 <CPU_SR_Save>
    806c:	4603      	mov	r3, r0
    806e:	607b      	str	r3, [r7, #4]
             CPU_REG_NVIC_SYS_HND_CTRL |= DEF_BIT_17;
    8070:	f64e 5324 	movw	r3, #60708	; 0xed24
    8074:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8078:	f64e 5224 	movw	r2, #60708	; 0xed24
    807c:	f2ce 0200 	movt	r2, #57344	; 0xe000
    8080:	6812      	ldr	r2, [r2, #0]
    8082:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
    8086:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    8088:	6878      	ldr	r0, [r7, #4]
    808a:	f010 fdbd 	bl	18c08 <CPU_SR_Restore>
             break;
    808e:	e06b      	b.n	8168 <CPU_IntSrcEn+0x180>

        case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
             CPU_CRITICAL_ENTER();
    8090:	f010 fdb6 	bl	18c00 <CPU_SR_Save>
    8094:	4603      	mov	r3, r0
    8096:	607b      	str	r3, [r7, #4]
             CPU_REG_NVIC_SYS_HND_CTRL |= DEF_BIT_18;
    8098:	f64e 5324 	movw	r3, #60708	; 0xed24
    809c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    80a0:	f64e 5224 	movw	r2, #60708	; 0xed24
    80a4:	f2ce 0200 	movt	r2, #57344	; 0xe000
    80a8:	6812      	ldr	r2, [r2, #0]
    80aa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    80ae:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    80b0:	6878      	ldr	r0, [r7, #4]
    80b2:	f010 fda9 	bl	18c08 <CPU_SR_Restore>
             break;
    80b6:	e057      	b.n	8168 <CPU_IntSrcEn+0x180>

        case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
             CPU_CRITICAL_ENTER();
    80b8:	f010 fda2 	bl	18c00 <CPU_SR_Save>
    80bc:	4603      	mov	r3, r0
    80be:	607b      	str	r3, [r7, #4]
             CPU_REG_NVIC_ST_CTRL |= DEF_BIT_00;
    80c0:	f24e 0310 	movw	r3, #57360	; 0xe010
    80c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    80c8:	f24e 0210 	movw	r2, #57360	; 0xe010
    80cc:	f2ce 0200 	movt	r2, #57344	; 0xe000
    80d0:	6812      	ldr	r2, [r2, #0]
    80d2:	f042 0201 	orr.w	r2, r2, #1	; 0x1
    80d6:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    80d8:	6878      	ldr	r0, [r7, #4]
    80da:	f010 fd95 	bl	18c08 <CPU_SR_Restore>
             break;
    80de:	e043      	b.n	8168 <CPU_IntSrcEn+0x180>


                                                                /* ---------------- EXTERNAL INTERRUPT ---------------- */
        default:
            pos_max = CPU_INT_SRC_POS_MAX;
    80e0:	f24e 0304 	movw	r3, #57348	; 0xe004
    80e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    80e8:	681b      	ldr	r3, [r3, #0]
    80ea:	f103 0301 	add.w	r3, r3, #1	; 0x1
    80ee:	b2db      	uxtb	r3, r3
    80f0:	f003 031f 	and.w	r3, r3, #31	; 0x1f
    80f4:	ea4f 1343 	mov.w	r3, r3, lsl #5
    80f8:	b2db      	uxtb	r3, r3
    80fa:	f103 0301 	add.w	r3, r3, #1	; 0x1
    80fe:	72fb      	strb	r3, [r7, #11]
            if (pos < pos_max) {                                /* See Note #3.                                         */
    8100:	783a      	ldrb	r2, [r7, #0]
    8102:	7afb      	ldrb	r3, [r7, #11]
    8104:	429a      	cmp	r2, r3
    8106:	d22f      	bcs.n	8168 <CPU_IntSrcEn+0x180>
                 group = (pos - 16) / 32;
    8108:	783b      	ldrb	r3, [r7, #0]
    810a:	f1a3 0310 	sub.w	r3, r3, #16	; 0x10
    810e:	f103 021f 	add.w	r2, r3, #31	; 0x1f
    8112:	2b00      	cmp	r3, #0
    8114:	bfb8      	it	lt
    8116:	4613      	movlt	r3, r2
    8118:	ea4f 1363 	mov.w	r3, r3, asr #5
    811c:	727b      	strb	r3, [r7, #9]
                 nbr   = (pos - 16) % 32;
    811e:	783b      	ldrb	r3, [r7, #0]
    8120:	f1a3 0210 	sub.w	r2, r3, #16	; 0x10
    8124:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8128:	ea4f 63d3 	mov.w	r3, r3, lsr #27
    812c:	441a      	add	r2, r3
    812e:	f002 021f 	and.w	r2, r2, #31	; 0x1f
    8132:	ebc3 0302 	rsb	r3, r3, r2
    8136:	72bb      	strb	r3, [r7, #10]

                 CPU_CRITICAL_ENTER();
    8138:	f010 fd62 	bl	18c00 <CPU_SR_Save>
    813c:	4603      	mov	r3, r0
    813e:	607b      	str	r3, [r7, #4]
                 CPU_REG_NVIC_EN(group) = DEF_BIT(nbr);
    8140:	7a7b      	ldrb	r3, [r7, #9]
    8142:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8146:	461a      	mov	r2, r3
    8148:	f24e 1300 	movw	r3, #57600	; 0xe100
    814c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8150:	4413      	add	r3, r2
    8152:	7aba      	ldrb	r2, [r7, #10]
    8154:	f04f 0101 	mov.w	r1, #1	; 0x1
    8158:	fa01 f202 	lsl.w	r2, r1, r2
    815c:	601a      	str	r2, [r3, #0]
                 CPU_CRITICAL_EXIT();
    815e:	6878      	ldr	r0, [r7, #4]
    8160:	f010 fd52 	bl	18c08 <CPU_SR_Restore>
    8164:	e000      	b.n	8168 <CPU_IntSrcEn+0x180>
        case CPU_INT_RSVD_07:
        case CPU_INT_RSVD_08:
        case CPU_INT_RSVD_09:
        case CPU_INT_RSVD_10:
        case CPU_INT_RSVD_13:
             break;
    8166:	bf00      	nop
                 CPU_REG_NVIC_EN(group) = DEF_BIT(nbr);
                 CPU_CRITICAL_EXIT();
             }
             break;
    }
}
    8168:	f107 070c 	add.w	r7, r7, #12	; 0xc
    816c:	46bd      	mov	sp, r7
    816e:	bd80      	pop	{r7, pc}

00008170 <CPU_IntSrcPrioSet>:
*********************************************************************************************************
*/

void  CPU_IntSrcPrioSet (CPU_INT08U  pos,
                         CPU_INT08U  prio)
{
    8170:	b580      	push	{r7, lr}
    8172:	b086      	sub	sp, #24
    8174:	af00      	add	r7, sp, #0
    8176:	4602      	mov	r2, r0
    8178:	460b      	mov	r3, r1
    817a:	713a      	strb	r2, [r7, #4]
    817c:	703b      	strb	r3, [r7, #0]
    CPU_INT08U  pos_max;
    CPU_INT32U  prio_32;
    CPU_INT32U  temp;


    prio_32 = CPU_RevBits((CPU_INT08U)prio);
    817e:	783b      	ldrb	r3, [r7, #0]
    8180:	4618      	mov	r0, r3
    8182:	f010 fd47 	bl	18c14 <CPU_RevBits>
    8186:	4603      	mov	r3, r0
    8188:	613b      	str	r3, [r7, #16]
    prio    = (CPU_INT08U)(prio_32 >> (3 * DEF_OCTET_NBR_BITS));
    818a:	693b      	ldr	r3, [r7, #16]
    818c:	ea4f 6313 	mov.w	r3, r3, lsr #24
    8190:	703b      	strb	r3, [r7, #0]

    switch (pos) {
    8192:	793b      	ldrb	r3, [r7, #4]
    8194:	2b0f      	cmp	r3, #15
    8196:	f200 80f8 	bhi.w	838a <CPU_IntSrcPrioSet+0x21a>
    819a:	a201      	add	r2, pc, #4	(adr r2, 81a0 <CPU_IntSrcPrioSet+0x30>)
    819c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    81a0:	00008445 	.word	0x00008445
    81a4:	00008445 	.word	0x00008445
    81a8:	00008445 	.word	0x00008445
    81ac:	00008445 	.word	0x00008445
    81b0:	000081e1 	.word	0x000081e1
    81b4:	0000821b 	.word	0x0000821b
    81b8:	00008259 	.word	0x00008259
    81bc:	00008445 	.word	0x00008445
    81c0:	00008445 	.word	0x00008445
    81c4:	00008445 	.word	0x00008445
    81c8:	00008445 	.word	0x00008445
    81cc:	00008297 	.word	0x00008297
    81d0:	000082d5 	.word	0x000082d5
    81d4:	00008445 	.word	0x00008445
    81d8:	0000830f 	.word	0x0000830f
    81dc:	0000834d 	.word	0x0000834d
        case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
        case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
             break;

        case CPU_INT_MEM:                                       /* Memory management.                                   */
             CPU_CRITICAL_ENTER();
    81e0:	f010 fd0e 	bl	18c00 <CPU_SR_Save>
    81e4:	4603      	mov	r3, r0
    81e6:	60bb      	str	r3, [r7, #8]
             temp                  = CPU_REG_NVIC_SYS_PRI1;
    81e8:	f64e 5318 	movw	r3, #60696	; 0xed18
    81ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
    81f0:	681b      	ldr	r3, [r3, #0]
    81f2:	617b      	str	r3, [r7, #20]
             temp                  &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
    81f4:	697b      	ldr	r3, [r7, #20]
    81f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    81fa:	617b      	str	r3, [r7, #20]
             temp                  |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
    81fc:	783b      	ldrb	r3, [r7, #0]
    81fe:	697a      	ldr	r2, [r7, #20]
    8200:	ea42 0303 	orr.w	r3, r2, r3
    8204:	617b      	str	r3, [r7, #20]
             CPU_REG_NVIC_SYS_PRI1  = temp;
    8206:	f64e 5318 	movw	r3, #60696	; 0xed18
    820a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    820e:	697a      	ldr	r2, [r7, #20]
    8210:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    8212:	68b8      	ldr	r0, [r7, #8]
    8214:	f010 fcf8 	bl	18c08 <CPU_SR_Restore>
             break;
    8218:	e115      	b.n	8446 <CPU_IntSrcPrioSet+0x2d6>

        case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
             CPU_CRITICAL_ENTER();
    821a:	f010 fcf1 	bl	18c00 <CPU_SR_Save>
    821e:	4603      	mov	r3, r0
    8220:	60bb      	str	r3, [r7, #8]
             temp                  = CPU_REG_NVIC_SYS_PRI1;
    8222:	f64e 5318 	movw	r3, #60696	; 0xed18
    8226:	f2ce 0300 	movt	r3, #57344	; 0xe000
    822a:	681b      	ldr	r3, [r3, #0]
    822c:	617b      	str	r3, [r7, #20]
             temp                  &= ~(DEF_OCTET_MASK << (1 * DEF_OCTET_NBR_BITS));
    822e:	697b      	ldr	r3, [r7, #20]
    8230:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
    8234:	617b      	str	r3, [r7, #20]
             temp                  |=  (prio           << (1 * DEF_OCTET_NBR_BITS));
    8236:	783b      	ldrb	r3, [r7, #0]
    8238:	ea4f 2303 	mov.w	r3, r3, lsl #8
    823c:	697a      	ldr	r2, [r7, #20]
    823e:	ea42 0303 	orr.w	r3, r2, r3
    8242:	617b      	str	r3, [r7, #20]
             CPU_REG_NVIC_SYS_PRI1  = temp;
    8244:	f64e 5318 	movw	r3, #60696	; 0xed18
    8248:	f2ce 0300 	movt	r3, #57344	; 0xe000
    824c:	697a      	ldr	r2, [r7, #20]
    824e:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    8250:	68b8      	ldr	r0, [r7, #8]
    8252:	f010 fcd9 	bl	18c08 <CPU_SR_Restore>
             break;
    8256:	e0f6      	b.n	8446 <CPU_IntSrcPrioSet+0x2d6>

        case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
             CPU_CRITICAL_ENTER();
    8258:	f010 fcd2 	bl	18c00 <CPU_SR_Save>
    825c:	4603      	mov	r3, r0
    825e:	60bb      	str	r3, [r7, #8]
             temp                  = CPU_REG_NVIC_SYS_PRI1;
    8260:	f64e 5318 	movw	r3, #60696	; 0xed18
    8264:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8268:	681b      	ldr	r3, [r3, #0]
    826a:	617b      	str	r3, [r7, #20]
             temp                  &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
    826c:	697b      	ldr	r3, [r7, #20]
    826e:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
    8272:	617b      	str	r3, [r7, #20]
             temp                  |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
    8274:	783b      	ldrb	r3, [r7, #0]
    8276:	ea4f 4303 	mov.w	r3, r3, lsl #16
    827a:	697a      	ldr	r2, [r7, #20]
    827c:	ea42 0303 	orr.w	r3, r2, r3
    8280:	617b      	str	r3, [r7, #20]
             CPU_REG_NVIC_SYS_PRI1  = temp;
    8282:	f64e 5318 	movw	r3, #60696	; 0xed18
    8286:	f2ce 0300 	movt	r3, #57344	; 0xe000
    828a:	697a      	ldr	r2, [r7, #20]
    828c:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    828e:	68b8      	ldr	r0, [r7, #8]
    8290:	f010 fcba 	bl	18c08 <CPU_SR_Restore>
             break;
    8294:	e0d7      	b.n	8446 <CPU_IntSrcPrioSet+0x2d6>

        case CPU_INT_SVCALL:                                    /* SVCall.                                              */
             CPU_CRITICAL_ENTER();
    8296:	f010 fcb3 	bl	18c00 <CPU_SR_Save>
    829a:	4603      	mov	r3, r0
    829c:	60bb      	str	r3, [r7, #8]
             temp                  = CPU_REG_NVIC_SYS_PRI2;
    829e:	f64e 531c 	movw	r3, #60700	; 0xed1c
    82a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    82a6:	681b      	ldr	r3, [r3, #0]
    82a8:	617b      	str	r3, [r7, #20]
             temp                  &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
    82aa:	697b      	ldr	r3, [r7, #20]
    82ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    82b0:	617b      	str	r3, [r7, #20]
             temp                  |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
    82b2:	783b      	ldrb	r3, [r7, #0]
    82b4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    82b8:	697a      	ldr	r2, [r7, #20]
    82ba:	ea42 0303 	orr.w	r3, r2, r3
    82be:	617b      	str	r3, [r7, #20]
             CPU_REG_NVIC_SYS_PRI2  = temp;
    82c0:	f64e 531c 	movw	r3, #60700	; 0xed1c
    82c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    82c8:	697a      	ldr	r2, [r7, #20]
    82ca:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    82cc:	68b8      	ldr	r0, [r7, #8]
    82ce:	f010 fc9b 	bl	18c08 <CPU_SR_Restore>
             break;
    82d2:	e0b8      	b.n	8446 <CPU_IntSrcPrioSet+0x2d6>

        case CPU_INT_DBGMON:                                    /* Debug monitor.                                       */
             CPU_CRITICAL_ENTER();
    82d4:	f010 fc94 	bl	18c00 <CPU_SR_Save>
    82d8:	4603      	mov	r3, r0
    82da:	60bb      	str	r3, [r7, #8]
             temp                  = CPU_REG_NVIC_SYS_PRI3;
    82dc:	f64e 5320 	movw	r3, #60704	; 0xed20
    82e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    82e4:	681b      	ldr	r3, [r3, #0]
    82e6:	617b      	str	r3, [r7, #20]
             temp                  &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
    82e8:	697b      	ldr	r3, [r7, #20]
    82ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    82ee:	617b      	str	r3, [r7, #20]
             temp                  |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
    82f0:	783b      	ldrb	r3, [r7, #0]
    82f2:	697a      	ldr	r2, [r7, #20]
    82f4:	ea42 0303 	orr.w	r3, r2, r3
    82f8:	617b      	str	r3, [r7, #20]
             CPU_REG_NVIC_SYS_PRI3  = temp;
    82fa:	f64e 5320 	movw	r3, #60704	; 0xed20
    82fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8302:	697a      	ldr	r2, [r7, #20]
    8304:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    8306:	68b8      	ldr	r0, [r7, #8]
    8308:	f010 fc7e 	bl	18c08 <CPU_SR_Restore>
             break;
    830c:	e09b      	b.n	8446 <CPU_IntSrcPrioSet+0x2d6>

        case CPU_INT_PENDSV:                                    /* PendSV.                                              */
             CPU_CRITICAL_ENTER();
    830e:	f010 fc77 	bl	18c00 <CPU_SR_Save>
    8312:	4603      	mov	r3, r0
    8314:	60bb      	str	r3, [r7, #8]
             temp                  = CPU_REG_NVIC_SYS_PRI3;
    8316:	f64e 5320 	movw	r3, #60704	; 0xed20
    831a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    831e:	681b      	ldr	r3, [r3, #0]
    8320:	617b      	str	r3, [r7, #20]
             temp                  &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
    8322:	697b      	ldr	r3, [r7, #20]
    8324:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
    8328:	617b      	str	r3, [r7, #20]
             temp                  |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
    832a:	783b      	ldrb	r3, [r7, #0]
    832c:	ea4f 4303 	mov.w	r3, r3, lsl #16
    8330:	697a      	ldr	r2, [r7, #20]
    8332:	ea42 0303 	orr.w	r3, r2, r3
    8336:	617b      	str	r3, [r7, #20]
             CPU_REG_NVIC_SYS_PRI3  = temp;
    8338:	f64e 5320 	movw	r3, #60704	; 0xed20
    833c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8340:	697a      	ldr	r2, [r7, #20]
    8342:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    8344:	68b8      	ldr	r0, [r7, #8]
    8346:	f010 fc5f 	bl	18c08 <CPU_SR_Restore>
             break;
    834a:	e07c      	b.n	8446 <CPU_IntSrcPrioSet+0x2d6>

        case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
             CPU_CRITICAL_ENTER();
    834c:	f010 fc58 	bl	18c00 <CPU_SR_Save>
    8350:	4603      	mov	r3, r0
    8352:	60bb      	str	r3, [r7, #8]
             temp                  = CPU_REG_NVIC_SYS_PRI3;
    8354:	f64e 5320 	movw	r3, #60704	; 0xed20
    8358:	f2ce 0300 	movt	r3, #57344	; 0xe000
    835c:	681b      	ldr	r3, [r3, #0]
    835e:	617b      	str	r3, [r7, #20]
             temp                  &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
    8360:	697b      	ldr	r3, [r7, #20]
    8362:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    8366:	617b      	str	r3, [r7, #20]
             temp                  |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
    8368:	783b      	ldrb	r3, [r7, #0]
    836a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    836e:	697a      	ldr	r2, [r7, #20]
    8370:	ea42 0303 	orr.w	r3, r2, r3
    8374:	617b      	str	r3, [r7, #20]
             CPU_REG_NVIC_SYS_PRI3  = temp;
    8376:	f64e 5320 	movw	r3, #60704	; 0xed20
    837a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    837e:	697a      	ldr	r2, [r7, #20]
    8380:	601a      	str	r2, [r3, #0]
             CPU_CRITICAL_EXIT();
    8382:	68b8      	ldr	r0, [r7, #8]
    8384:	f010 fc40 	bl	18c08 <CPU_SR_Restore>
             break;
    8388:	e05d      	b.n	8446 <CPU_IntSrcPrioSet+0x2d6>


                                                                /* ---------------- EXTERNAL INTERRUPT ---------------- */
        default:
            pos_max = CPU_INT_SRC_POS_MAX;
    838a:	f24e 0304 	movw	r3, #57348	; 0xe004
    838e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8392:	681b      	ldr	r3, [r3, #0]
    8394:	f103 0301 	add.w	r3, r3, #1	; 0x1
    8398:	b2db      	uxtb	r3, r3
    839a:	f003 031f 	and.w	r3, r3, #31	; 0x1f
    839e:	ea4f 1343 	mov.w	r3, r3, lsl #5
    83a2:	b2db      	uxtb	r3, r3
    83a4:	f103 0301 	add.w	r3, r3, #1	; 0x1
    83a8:	73fb      	strb	r3, [r7, #15]
            if (pos < pos_max) {                                /* See Note #3.                                         */
    83aa:	793a      	ldrb	r2, [r7, #4]
    83ac:	7bfb      	ldrb	r3, [r7, #15]
    83ae:	429a      	cmp	r2, r3
    83b0:	d249      	bcs.n	8446 <CPU_IntSrcPrioSet+0x2d6>
                 group                    = (pos - 16) / 4;
    83b2:	793b      	ldrb	r3, [r7, #4]
    83b4:	f1a3 0310 	sub.w	r3, r3, #16	; 0x10
    83b8:	f103 0203 	add.w	r2, r3, #3	; 0x3
    83bc:	2b00      	cmp	r3, #0
    83be:	bfb8      	it	lt
    83c0:	4613      	movlt	r3, r2
    83c2:	ea4f 03a3 	mov.w	r3, r3, asr #2
    83c6:	737b      	strb	r3, [r7, #13]
                 nbr                      = (pos - 16) % 4;
    83c8:	793b      	ldrb	r3, [r7, #4]
    83ca:	f1a3 0210 	sub.w	r2, r3, #16	; 0x10
    83ce:	ea4f 73e2 	mov.w	r3, r2, asr #31
    83d2:	ea4f 7393 	mov.w	r3, r3, lsr #30
    83d6:	441a      	add	r2, r3
    83d8:	f002 0203 	and.w	r2, r2, #3	; 0x3
    83dc:	ebc3 0302 	rsb	r3, r3, r2
    83e0:	73bb      	strb	r3, [r7, #14]

                 CPU_CRITICAL_ENTER();
    83e2:	f010 fc0d 	bl	18c00 <CPU_SR_Save>
    83e6:	4603      	mov	r3, r0
    83e8:	60bb      	str	r3, [r7, #8]
                 temp                     = CPU_REG_NVIC_PRIO(group);
    83ea:	7b7b      	ldrb	r3, [r7, #13]
    83ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83f0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    83f4:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
    83f8:	681b      	ldr	r3, [r3, #0]
    83fa:	617b      	str	r3, [r7, #20]
                 temp                    &= ~(DEF_OCTET_MASK << (nbr * DEF_OCTET_NBR_BITS));
    83fc:	7bbb      	ldrb	r3, [r7, #14]
    83fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8402:	f04f 02ff 	mov.w	r2, #255	; 0xff
    8406:	fa02 f303 	lsl.w	r3, r2, r3
    840a:	ea6f 0303 	mvn.w	r3, r3
    840e:	697a      	ldr	r2, [r7, #20]
    8410:	ea02 0303 	and.w	r3, r2, r3
    8414:	617b      	str	r3, [r7, #20]
                 temp                    |=  (prio           << (nbr * DEF_OCTET_NBR_BITS));
    8416:	783a      	ldrb	r2, [r7, #0]
    8418:	7bbb      	ldrb	r3, [r7, #14]
    841a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    841e:	fa02 f303 	lsl.w	r3, r2, r3
    8422:	697a      	ldr	r2, [r7, #20]
    8424:	ea42 0303 	orr.w	r3, r2, r3
    8428:	617b      	str	r3, [r7, #20]
                 CPU_REG_NVIC_PRIO(group) = temp;
    842a:	7b7b      	ldrb	r3, [r7, #13]
    842c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8430:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    8434:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
    8438:	697a      	ldr	r2, [r7, #20]
    843a:	601a      	str	r2, [r3, #0]
                 CPU_CRITICAL_EXIT();
    843c:	68b8      	ldr	r0, [r7, #8]
    843e:	f010 fbe3 	bl	18c08 <CPU_SR_Restore>
    8442:	e000      	b.n	8446 <CPU_IntSrcPrioSet+0x2d6>
        case CPU_INT_RSVD_07:
        case CPU_INT_RSVD_08:
        case CPU_INT_RSVD_09:
        case CPU_INT_RSVD_10:
        case CPU_INT_RSVD_13:
             break;
    8444:	bf00      	nop
                 CPU_REG_NVIC_PRIO(group) = temp;
                 CPU_CRITICAL_EXIT();
             }
             break;
    }
}
    8446:	f107 0718 	add.w	r7, r7, #24	; 0x18
    844a:	46bd      	mov	sp, r7
    844c:	bd80      	pop	{r7, pc}
    844e:	46c0      	nop			(mov r8, r8)

00008450 <CPU_IntSrcPrioGet>:
*               (3) See 'CPU_IntSrcDis() Note #3'.
*********************************************************************************************************
*/

CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)
{
    8450:	b580      	push	{r7, lr}
    8452:	b086      	sub	sp, #24
    8454:	af00      	add	r7, sp, #0
    8456:	4603      	mov	r3, r0
    8458:	703b      	strb	r3, [r7, #0]
    CPU_INT16S  prio;
    CPU_INT32U  prio_32;
    CPU_INT32U  temp;


    switch (pos) {
    845a:	783b      	ldrb	r3, [r7, #0]
    845c:	2b0f      	cmp	r3, #15
    845e:	f200 80b9 	bhi.w	85d4 <CPU_IntSrcPrioGet+0x184>
    8462:	a201      	add	r2, pc, #4	(adr r2, 8468 <CPU_IntSrcPrioGet+0x18>)
    8464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8468:	000084a9 	.word	0x000084a9
    846c:	000084b1 	.word	0x000084b1
    8470:	000084b9 	.word	0x000084b9
    8474:	000084c1 	.word	0x000084c1
    8478:	000084c9 	.word	0x000084c9
    847c:	000084ef 	.word	0x000084ef
    8480:	00008519 	.word	0x00008519
    8484:	000084a9 	.word	0x000084a9
    8488:	000084a9 	.word	0x000084a9
    848c:	000084a9 	.word	0x000084a9
    8490:	000084a9 	.word	0x000084a9
    8494:	0000853d 	.word	0x0000853d
    8498:	00008561 	.word	0x00008561
    849c:	000084a9 	.word	0x000084a9
    84a0:	00008587 	.word	0x00008587
    84a4:	000085b1 	.word	0x000085b1
        case CPU_INT_RSVD_07:
        case CPU_INT_RSVD_08:
        case CPU_INT_RSVD_09:
        case CPU_INT_RSVD_10:
        case CPU_INT_RSVD_13:
             prio = DEF_INT_16S_MIN_VAL;
    84a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    84ac:	81fb      	strh	r3, [r7, #14]
             break;
    84ae:	e0db      	b.n	8668 <CPU_IntSrcPrioGet+0x218>


                                                                /* ----------------- SYSTEM EXCEPTIONS ---------------- */
        case CPU_INT_RESET:                                     /* Reset (see Note #2).                                 */
             prio = -3;
    84b0:	f64f 73fd 	movw	r3, #65533	; 0xfffd
    84b4:	81fb      	strh	r3, [r7, #14]
             break;
    84b6:	e0d7      	b.n	8668 <CPU_IntSrcPrioGet+0x218>

        case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note #2).                */
             prio = -2;
    84b8:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    84bc:	81fb      	strh	r3, [r7, #14]
             break;
    84be:	e0d3      	b.n	8668 <CPU_IntSrcPrioGet+0x218>

        case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).                            */
             prio = -1;
    84c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    84c4:	81fb      	strh	r3, [r7, #14]
             break;
    84c6:	e0cf      	b.n	8668 <CPU_IntSrcPrioGet+0x218>


        case CPU_INT_MEM:                                       /* Memory management.                                   */
             CPU_CRITICAL_ENTER();
    84c8:	f010 fb9a 	bl	18c00 <CPU_SR_Save>
    84cc:	4603      	mov	r3, r0
    84ce:	607b      	str	r3, [r7, #4]
             temp = CPU_REG_NVIC_SYS_PRI1;
    84d0:	f64e 5318 	movw	r3, #60696	; 0xed18
    84d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    84d8:	681b      	ldr	r3, [r3, #0]
    84da:	617b      	str	r3, [r7, #20]
             prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
    84dc:	697b      	ldr	r3, [r7, #20]
    84de:	b29b      	uxth	r3, r3
    84e0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    84e4:	81fb      	strh	r3, [r7, #14]
             CPU_CRITICAL_EXIT();
    84e6:	6878      	ldr	r0, [r7, #4]
    84e8:	f010 fb8e 	bl	18c08 <CPU_SR_Restore>
             break;
    84ec:	e0bc      	b.n	8668 <CPU_IntSrcPrioGet+0x218>


        case CPU_INT_BUSFAULT:                                  /* Bus fault.                                           */
             CPU_CRITICAL_ENTER();
    84ee:	f010 fb87 	bl	18c00 <CPU_SR_Save>
    84f2:	4603      	mov	r3, r0
    84f4:	607b      	str	r3, [r7, #4]
             temp = CPU_REG_NVIC_SYS_PRI1;
    84f6:	f64e 5318 	movw	r3, #60696	; 0xed18
    84fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    84fe:	681b      	ldr	r3, [r3, #0]
    8500:	617b      	str	r3, [r7, #20]
             prio = (temp >> (1 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
    8502:	697b      	ldr	r3, [r7, #20]
    8504:	ea4f 2313 	mov.w	r3, r3, lsr #8
    8508:	b29b      	uxth	r3, r3
    850a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    850e:	81fb      	strh	r3, [r7, #14]
             CPU_CRITICAL_EXIT();
    8510:	6878      	ldr	r0, [r7, #4]
    8512:	f010 fb79 	bl	18c08 <CPU_SR_Restore>
             break;
    8516:	e0a7      	b.n	8668 <CPU_IntSrcPrioGet+0x218>


        case CPU_INT_USAGEFAULT:                                /* Usage fault.                                         */
             CPU_CRITICAL_ENTER();
    8518:	f010 fb72 	bl	18c00 <CPU_SR_Save>
    851c:	4603      	mov	r3, r0
    851e:	607b      	str	r3, [r7, #4]
             temp = CPU_REG_NVIC_SYS_PRI1;
    8520:	f64e 5318 	movw	r3, #60696	; 0xed18
    8524:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8528:	681b      	ldr	r3, [r3, #0]
    852a:	617b      	str	r3, [r7, #20]
             prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
    852c:	697b      	ldr	r3, [r7, #20]
    852e:	ea4f 4313 	mov.w	r3, r3, lsr #16
    8532:	b29b      	uxth	r3, r3
    8534:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    8538:	81fb      	strh	r3, [r7, #14]
             break;
    853a:	e095      	b.n	8668 <CPU_IntSrcPrioGet+0x218>

        case CPU_INT_SVCALL:                                    /* SVCall.                                              */
             CPU_CRITICAL_ENTER();
    853c:	f010 fb60 	bl	18c00 <CPU_SR_Save>
    8540:	4603      	mov	r3, r0
    8542:	607b      	str	r3, [r7, #4]
             temp = CPU_REG_NVIC_SYS_PRI2;
    8544:	f64e 531c 	movw	r3, #60700	; 0xed1c
    8548:	f2ce 0300 	movt	r3, #57344	; 0xe000
    854c:	681b      	ldr	r3, [r3, #0]
    854e:	617b      	str	r3, [r7, #20]
             prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
    8550:	697b      	ldr	r3, [r7, #20]
    8552:	ea4f 6313 	mov.w	r3, r3, lsr #24
    8556:	81fb      	strh	r3, [r7, #14]
             CPU_CRITICAL_EXIT();
    8558:	6878      	ldr	r0, [r7, #4]
    855a:	f010 fb55 	bl	18c08 <CPU_SR_Restore>
             break;
    855e:	e083      	b.n	8668 <CPU_IntSrcPrioGet+0x218>

        case CPU_INT_DBGMON:                                    /* Debug monitor.                                       */
             CPU_CRITICAL_ENTER();
    8560:	f010 fb4e 	bl	18c00 <CPU_SR_Save>
    8564:	4603      	mov	r3, r0
    8566:	607b      	str	r3, [r7, #4]
             temp = CPU_REG_NVIC_SYS_PRI3;
    8568:	f64e 5320 	movw	r3, #60704	; 0xed20
    856c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8570:	681b      	ldr	r3, [r3, #0]
    8572:	617b      	str	r3, [r7, #20]
             prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
    8574:	697b      	ldr	r3, [r7, #20]
    8576:	b29b      	uxth	r3, r3
    8578:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    857c:	81fb      	strh	r3, [r7, #14]
             CPU_CRITICAL_EXIT();
    857e:	6878      	ldr	r0, [r7, #4]
    8580:	f010 fb42 	bl	18c08 <CPU_SR_Restore>
             break;
    8584:	e070      	b.n	8668 <CPU_IntSrcPrioGet+0x218>

        case CPU_INT_PENDSV:                                    /* PendSV.                                              */
             CPU_CRITICAL_ENTER();
    8586:	f010 fb3b 	bl	18c00 <CPU_SR_Save>
    858a:	4603      	mov	r3, r0
    858c:	607b      	str	r3, [r7, #4]
             temp = CPU_REG_NVIC_SYS_PRI3;
    858e:	f64e 5320 	movw	r3, #60704	; 0xed20
    8592:	f2ce 0300 	movt	r3, #57344	; 0xe000
    8596:	681b      	ldr	r3, [r3, #0]
    8598:	617b      	str	r3, [r7, #20]
             prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
    859a:	697b      	ldr	r3, [r7, #20]
    859c:	ea4f 4313 	mov.w	r3, r3, lsr #16
    85a0:	b29b      	uxth	r3, r3
    85a2:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    85a6:	81fb      	strh	r3, [r7, #14]
             CPU_CRITICAL_EXIT();
    85a8:	6878      	ldr	r0, [r7, #4]
    85aa:	f010 fb2d 	bl	18c08 <CPU_SR_Restore>
             break;
    85ae:	e05b      	b.n	8668 <CPU_IntSrcPrioGet+0x218>

        case CPU_INT_SYSTICK:                                   /* SysTick.                                             */
             CPU_CRITICAL_ENTER();
    85b0:	f010 fb26 	bl	18c00 <CPU_SR_Save>
    85b4:	4603      	mov	r3, r0
    85b6:	607b      	str	r3, [r7, #4]
             temp = CPU_REG_NVIC_SYS_PRI3;
    85b8:	f64e 5320 	movw	r3, #60704	; 0xed20
    85bc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    85c0:	681b      	ldr	r3, [r3, #0]
    85c2:	617b      	str	r3, [r7, #20]
             prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
    85c4:	697b      	ldr	r3, [r7, #20]
    85c6:	ea4f 6313 	mov.w	r3, r3, lsr #24
    85ca:	81fb      	strh	r3, [r7, #14]
             CPU_CRITICAL_EXIT();
    85cc:	6878      	ldr	r0, [r7, #4]
    85ce:	f010 fb1b 	bl	18c08 <CPU_SR_Restore>
             break;
    85d2:	e049      	b.n	8668 <CPU_IntSrcPrioGet+0x218>


                                                                /* ---------------- EXTERNAL INTERRUPT ---------------- */
        default:
            pos_max = CPU_INT_SRC_POS_MAX;
    85d4:	f24e 0304 	movw	r3, #57348	; 0xe004
    85d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    85dc:	681b      	ldr	r3, [r3, #0]
    85de:	f103 0301 	add.w	r3, r3, #1	; 0x1
    85e2:	b2db      	uxtb	r3, r3
    85e4:	f003 031f 	and.w	r3, r3, #31	; 0x1f
    85e8:	ea4f 1343 	mov.w	r3, r3, lsl #5
    85ec:	b2db      	uxtb	r3, r3
    85ee:	f103 0301 	add.w	r3, r3, #1	; 0x1
    85f2:	737b      	strb	r3, [r7, #13]
            if (pos < pos_max) {                                /* See Note #3.                                         */
    85f4:	783a      	ldrb	r2, [r7, #0]
    85f6:	7b7b      	ldrb	r3, [r7, #13]
    85f8:	429a      	cmp	r2, r3
    85fa:	d232      	bcs.n	8662 <CPU_IntSrcPrioGet+0x212>
                 group = (pos - 16) / 4;
    85fc:	783b      	ldrb	r3, [r7, #0]
    85fe:	f1a3 0310 	sub.w	r3, r3, #16	; 0x10
    8602:	f103 0203 	add.w	r2, r3, #3	; 0x3
    8606:	2b00      	cmp	r3, #0
    8608:	bfb8      	it	lt
    860a:	4613      	movlt	r3, r2
    860c:	ea4f 03a3 	mov.w	r3, r3, asr #2
    8610:	72fb      	strb	r3, [r7, #11]
                 nbr   = (pos - 16) % 4;
    8612:	783b      	ldrb	r3, [r7, #0]
    8614:	f1a3 0210 	sub.w	r2, r3, #16	; 0x10
    8618:	ea4f 73e2 	mov.w	r3, r2, asr #31
    861c:	ea4f 7393 	mov.w	r3, r3, lsr #30
    8620:	441a      	add	r2, r3
    8622:	f002 0203 	and.w	r2, r2, #3	; 0x3
    8626:	ebc3 0302 	rsb	r3, r3, r2
    862a:	733b      	strb	r3, [r7, #12]

                 CPU_CRITICAL_ENTER();
    862c:	f010 fae8 	bl	18c00 <CPU_SR_Save>
    8630:	4603      	mov	r3, r0
    8632:	607b      	str	r3, [r7, #4]
                 temp  = CPU_REG_NVIC_PRIO(group);
    8634:	7afb      	ldrb	r3, [r7, #11]
    8636:	ea4f 0383 	mov.w	r3, r3, lsl #2
    863a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    863e:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
    8642:	681b      	ldr	r3, [r3, #0]
    8644:	617b      	str	r3, [r7, #20]
                 CPU_CRITICAL_EXIT();
    8646:	6878      	ldr	r0, [r7, #4]
    8648:	f010 fade 	bl	18c08 <CPU_SR_Restore>

                 prio  = (temp >> (nbr * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
    864c:	7b3b      	ldrb	r3, [r7, #12]
    864e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8652:	697a      	ldr	r2, [r7, #20]
    8654:	fa22 f303 	lsr.w	r3, r2, r3
    8658:	b29b      	uxth	r3, r3
    865a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    865e:	81fb      	strh	r3, [r7, #14]
    8660:	e002      	b.n	8668 <CPU_IntSrcPrioGet+0x218>
             } else {
                 prio  = DEF_INT_16S_MIN_VAL;
    8662:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    8666:	81fb      	strh	r3, [r7, #14]
             }
             break;
    }

    if (prio >= 0) {
    8668:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
    866c:	2b00      	cmp	r3, #0
    866e:	db0a      	blt.n	8686 <CPU_IntSrcPrioGet+0x236>
        prio_32 = CPU_RevBits((CPU_INT32U)prio);
    8670:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
    8674:	4618      	mov	r0, r3
    8676:	f010 facd 	bl	18c14 <CPU_RevBits>
    867a:	4603      	mov	r3, r0
    867c:	613b      	str	r3, [r7, #16]
        prio    = (CPU_INT16S)(prio_32 >> (3 * DEF_OCTET_NBR_BITS));
    867e:	693b      	ldr	r3, [r7, #16]
    8680:	ea4f 6313 	mov.w	r3, r3, lsr #24
    8684:	81fb      	strh	r3, [r7, #14]
    }

    return (prio);
    8686:	89fb      	ldrh	r3, [r7, #14]
    8688:	b21b      	sxth	r3, r3
}
    868a:	4618      	mov	r0, r3
    868c:	f107 0718 	add.w	r7, r7, #24	; 0x18
    8690:	46bd      	mov	sp, r7
    8692:	bd80      	pop	{r7, pc}

00008694 <OSInitHookBegin>:
* Note(s)    : 1) Interrupts should be disabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0 && OS_VERSION > 203
void  OSInitHookBegin (void)
{
    8694:	b480      	push	{r7}
    8696:	af00      	add	r7, sp, #0
#if OS_TMR_EN > 0
    OSTmrCtr = 0;
    8698:	f240 639c 	movw	r3, #1692	; 0x69c
    869c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    86a0:	f04f 0200 	mov.w	r2, #0	; 0x0
    86a4:	801a      	strh	r2, [r3, #0]
#endif
}
    86a6:	46bd      	mov	sp, r7
    86a8:	bc80      	pop	{r7}
    86aa:	4770      	bx	lr

000086ac <OSInitHookEnd>:
* Note(s)    : 1) Interrupts should be disabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0 && OS_VERSION > 203
void  OSInitHookEnd (void)
{
    86ac:	b480      	push	{r7}
    86ae:	af00      	add	r7, sp, #0
}
    86b0:	46bd      	mov	sp, r7
    86b2:	bc80      	pop	{r7}
    86b4:	4770      	bx	lr
    86b6:	46c0      	nop			(mov r8, r8)

000086b8 <OSTaskCreateHook>:
* Note(s)    : 1) Interrupts are disabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0
void  OSTaskCreateHook (OS_TCB *ptcb)
{
    86b8:	b480      	push	{r7}
    86ba:	b081      	sub	sp, #4
    86bc:	af00      	add	r7, sp, #0
    86be:	6038      	str	r0, [r7, #0]
#if OS_APP_HOOKS_EN > 0
    App_TaskCreateHook(ptcb);
#else
    (void)ptcb;                                  /* Prevent compiler warning                           */
#endif
}
    86c0:	f107 0704 	add.w	r7, r7, #4	; 0x4
    86c4:	46bd      	mov	sp, r7
    86c6:	bc80      	pop	{r7}
    86c8:	4770      	bx	lr
    86ca:	46c0      	nop			(mov r8, r8)

000086cc <OSTaskDelHook>:
* Note(s)    : 1) Interrupts are disabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0
void  OSTaskDelHook (OS_TCB *ptcb)
{
    86cc:	b480      	push	{r7}
    86ce:	b081      	sub	sp, #4
    86d0:	af00      	add	r7, sp, #0
    86d2:	6038      	str	r0, [r7, #0]
#if OS_APP_HOOKS_EN > 0
    App_TaskDelHook(ptcb);
#else
    (void)ptcb;                                  /* Prevent compiler warning                           */
#endif
}
    86d4:	f107 0704 	add.w	r7, r7, #4	; 0x4
    86d8:	46bd      	mov	sp, r7
    86da:	bc80      	pop	{r7}
    86dc:	4770      	bx	lr
    86de:	46c0      	nop			(mov r8, r8)

000086e0 <OSTaskIdleHook>:
* Note(s)    : 1) Interrupts are enabled during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0 && OS_VERSION >= 251
void  OSTaskIdleHook (void)
{
    86e0:	b480      	push	{r7}
    86e2:	af00      	add	r7, sp, #0
#if OS_APP_HOOKS_EN > 0
    App_TaskIdleHook();
#endif
}
    86e4:	46bd      	mov	sp, r7
    86e6:	bc80      	pop	{r7}
    86e8:	4770      	bx	lr
    86ea:	46c0      	nop			(mov r8, r8)

000086ec <OSTaskStatHook>:
*********************************************************************************************************
*/

#if OS_CPU_HOOKS_EN > 0
void  OSTaskStatHook (void)
{
    86ec:	b480      	push	{r7}
    86ee:	af00      	add	r7, sp, #0
#if OS_APP_HOOKS_EN > 0
    App_TaskStatHook();
#endif
}
    86f0:	46bd      	mov	sp, r7
    86f2:	bc80      	pop	{r7}
    86f4:	4770      	bx	lr
    86f6:	46c0      	nop			(mov r8, r8)

000086f8 <OSTaskStkInit>:
*              2) All tasks run in Thread mode, using process stack.
*********************************************************************************************************
*/

OS_STK *OSTaskStkInit (void (*task)(void *p_arg), void *p_arg, OS_STK *ptos, INT16U opt)
{
    86f8:	b480      	push	{r7}
    86fa:	b085      	sub	sp, #20
    86fc:	af00      	add	r7, sp, #0
    86fe:	60f8      	str	r0, [r7, #12]
    8700:	60b9      	str	r1, [r7, #8]
    8702:	607a      	str	r2, [r7, #4]
    8704:	803b      	strh	r3, [r7, #0]
    OS_STK *stk;


    (void)opt;                                   /* 'opt' is not used, prevent warning                 */
    stk       = ptos;                            /* Load stack pointer                                 */
    8706:	687b      	ldr	r3, [r7, #4]
    8708:	613b      	str	r3, [r7, #16]

                                                 /* Registers stacked as if auto-saved on exception    */
    *(stk)    = (INT32U)0x01000000L;             /* xPSR                                               */
    870a:	693b      	ldr	r3, [r7, #16]
    870c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    8710:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)task;                    /* Entry Point                                        */
    8712:	693b      	ldr	r3, [r7, #16]
    8714:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    8718:	613b      	str	r3, [r7, #16]
    871a:	68fa      	ldr	r2, [r7, #12]
    871c:	693b      	ldr	r3, [r7, #16]
    871e:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0xFFFFFFFEL;             /* R14 (LR) (init value will cause fault if ever used)*/
    8720:	693b      	ldr	r3, [r7, #16]
    8722:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    8726:	613b      	str	r3, [r7, #16]
    8728:	693b      	ldr	r3, [r7, #16]
    872a:	f06f 0201 	mvn.w	r2, #1	; 0x1
    872e:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x12121212L;             /* R12                                                */
    8730:	693b      	ldr	r3, [r7, #16]
    8732:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    8736:	613b      	str	r3, [r7, #16]
    8738:	693b      	ldr	r3, [r7, #16]
    873a:	f04f 3212 	mov.w	r2, #303174162	; 0x12121212
    873e:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x03030303L;             /* R3                                                 */
    8740:	693b      	ldr	r3, [r7, #16]
    8742:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    8746:	613b      	str	r3, [r7, #16]
    8748:	693b      	ldr	r3, [r7, #16]
    874a:	f04f 3203 	mov.w	r2, #50529027	; 0x3030303
    874e:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x02020202L;             /* R2                                                 */
    8750:	693b      	ldr	r3, [r7, #16]
    8752:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    8756:	613b      	str	r3, [r7, #16]
    8758:	693b      	ldr	r3, [r7, #16]
    875a:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
    875e:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x01010101L;             /* R1                                                 */
    8760:	693b      	ldr	r3, [r7, #16]
    8762:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    8766:	613b      	str	r3, [r7, #16]
    8768:	693b      	ldr	r3, [r7, #16]
    876a:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
    876e:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)p_arg;                   /* R0 : argument                                      */
    8770:	693b      	ldr	r3, [r7, #16]
    8772:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    8776:	613b      	str	r3, [r7, #16]
    8778:	68ba      	ldr	r2, [r7, #8]
    877a:	693b      	ldr	r3, [r7, #16]
    877c:	601a      	str	r2, [r3, #0]

                                                 /* Remaining registers saved on process stack         */
    *(--stk)  = (INT32U)0x11111111L;             /* R11                                                */
    877e:	693b      	ldr	r3, [r7, #16]
    8780:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    8784:	613b      	str	r3, [r7, #16]
    8786:	693b      	ldr	r3, [r7, #16]
    8788:	f04f 3211 	mov.w	r2, #286331153	; 0x11111111
    878c:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x10101010L;             /* R10                                                */
    878e:	693b      	ldr	r3, [r7, #16]
    8790:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    8794:	613b      	str	r3, [r7, #16]
    8796:	693b      	ldr	r3, [r7, #16]
    8798:	f04f 3210 	mov.w	r2, #269488144	; 0x10101010
    879c:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x09090909L;             /* R9                                                 */
    879e:	693b      	ldr	r3, [r7, #16]
    87a0:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    87a4:	613b      	str	r3, [r7, #16]
    87a6:	693b      	ldr	r3, [r7, #16]
    87a8:	f04f 3209 	mov.w	r2, #151587081	; 0x9090909
    87ac:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x08080808L;             /* R8                                                 */
    87ae:	693b      	ldr	r3, [r7, #16]
    87b0:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    87b4:	613b      	str	r3, [r7, #16]
    87b6:	693b      	ldr	r3, [r7, #16]
    87b8:	f04f 3208 	mov.w	r2, #134744072	; 0x8080808
    87bc:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x07070707L;             /* R7                                                 */
    87be:	693b      	ldr	r3, [r7, #16]
    87c0:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    87c4:	613b      	str	r3, [r7, #16]
    87c6:	693b      	ldr	r3, [r7, #16]
    87c8:	f04f 3207 	mov.w	r2, #117901063	; 0x7070707
    87cc:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x06060606L;             /* R6                                                 */
    87ce:	693b      	ldr	r3, [r7, #16]
    87d0:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    87d4:	613b      	str	r3, [r7, #16]
    87d6:	693b      	ldr	r3, [r7, #16]
    87d8:	f04f 3206 	mov.w	r2, #101058054	; 0x6060606
    87dc:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x05050505L;             /* R5                                                 */
    87de:	693b      	ldr	r3, [r7, #16]
    87e0:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    87e4:	613b      	str	r3, [r7, #16]
    87e6:	693b      	ldr	r3, [r7, #16]
    87e8:	f04f 3205 	mov.w	r2, #84215045	; 0x5050505
    87ec:	601a      	str	r2, [r3, #0]
    *(--stk)  = (INT32U)0x04040404L;             /* R4                                                 */
    87ee:	693b      	ldr	r3, [r7, #16]
    87f0:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
    87f4:	613b      	str	r3, [r7, #16]
    87f6:	693b      	ldr	r3, [r7, #16]
    87f8:	f04f 3204 	mov.w	r2, #67372036	; 0x4040404
    87fc:	601a      	str	r2, [r3, #0]

    return (stk);
    87fe:	693b      	ldr	r3, [r7, #16]
}
    8800:	4618      	mov	r0, r3
    8802:	f107 0714 	add.w	r7, r7, #20	; 0x14
    8806:	46bd      	mov	sp, r7
    8808:	bc80      	pop	{r7}
    880a:	4770      	bx	lr

0000880c <OSTaskSwHook>:
*                 task being switched out (i.e. the preempted task).
*********************************************************************************************************
*/
#if (OS_CPU_HOOKS_EN > 0) && (OS_TASK_SW_HOOK_EN > 0)
void  OSTaskSwHook (void)
{
    880c:	b480      	push	{r7}
    880e:	af00      	add	r7, sp, #0
#if OS_APP_HOOKS_EN > 0
    App_TaskSwHook();
#endif
}
    8810:	46bd      	mov	sp, r7
    8812:	bc80      	pop	{r7}
    8814:	4770      	bx	lr
    8816:	46c0      	nop			(mov r8, r8)

00008818 <OSTCBInitHook>:
* Note(s)    : 1) Interrupts may or may not be ENABLED during this call.
*********************************************************************************************************
*/
#if OS_CPU_HOOKS_EN > 0 && OS_VERSION > 203
void  OSTCBInitHook (OS_TCB *ptcb)
{
    8818:	b480      	push	{r7}
    881a:	b081      	sub	sp, #4
    881c:	af00      	add	r7, sp, #0
    881e:	6038      	str	r0, [r7, #0]
#if OS_APP_HOOKS_EN > 0
    App_TCBInitHook(ptcb);
#else
    (void)ptcb;                                  /* Prevent compiler warning                           */
#endif
}
    8820:	f107 0704 	add.w	r7, r7, #4	; 0x4
    8824:	46bd      	mov	sp, r7
    8826:	bc80      	pop	{r7}
    8828:	4770      	bx	lr
    882a:	46c0      	nop			(mov r8, r8)

0000882c <OSTimeTickHook>:
* Note(s)    : 1) Interrupts may or may not be ENABLED during this call.
*********************************************************************************************************
*/
#if (OS_CPU_HOOKS_EN > 0) && (OS_TIME_TICK_HOOK_EN > 0)
void  OSTimeTickHook (void)
{
    882c:	b580      	push	{r7, lr}
    882e:	af00      	add	r7, sp, #0
#if OS_APP_HOOKS_EN > 0
    App_TimeTickHook();
#endif

#if OS_TMR_EN > 0
    OSTmrCtr++;
    8830:	f240 639c 	movw	r3, #1692	; 0x69c
    8834:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8838:	881b      	ldrh	r3, [r3, #0]
    883a:	f103 0301 	add.w	r3, r3, #1	; 0x1
    883e:	b29a      	uxth	r2, r3
    8840:	f240 639c 	movw	r3, #1692	; 0x69c
    8844:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8848:	801a      	strh	r2, [r3, #0]
    if (OSTmrCtr >= (OS_TICKS_PER_SEC / OS_TMR_CFG_TICKS_PER_SEC)) {
    884a:	f240 639c 	movw	r3, #1692	; 0x69c
    884e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8852:	881b      	ldrh	r3, [r3, #0]
    8854:	2b09      	cmp	r3, #9
    8856:	d908      	bls.n	886a <OSTimeTickHook+0x3e>
        OSTmrCtr = 0;
    8858:	f240 639c 	movw	r3, #1692	; 0x69c
    885c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8860:	f04f 0200 	mov.w	r2, #0	; 0x0
    8864:	801a      	strh	r2, [r3, #0]
        OSTmrSignal();
    8866:	f006 f8eb 	bl	ea40 <OSTmrSignal>
    }
#endif
}
    886a:	46bd      	mov	sp, r7
    886c:	bd80      	pop	{r7, pc}
    886e:	46c0      	nop			(mov r8, r8)

00008870 <OS_CPU_SysTickHandler>:
* Note(s)    : 1) This function MUST be placed on entry 15 of the Cortex-M3 vector table.
*********************************************************************************************************
*/

void  OS_CPU_SysTickHandler (void)
{
    8870:	b580      	push	{r7, lr}
    8872:	b081      	sub	sp, #4
    8874:	af00      	add	r7, sp, #0
    OS_CPU_SR  cpu_sr;


    OS_ENTER_CRITICAL();                         /* Tell uC/OS-II that we are starting an ISR          */
    8876:	f010 fa43 	bl	18d00 <OS_CPU_SR_Save>
    887a:	4603      	mov	r3, r0
    887c:	603b      	str	r3, [r7, #0]
    OSIntNesting++;
    887e:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8882:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8886:	781b      	ldrb	r3, [r3, #0]
    8888:	f103 0301 	add.w	r3, r3, #1	; 0x1
    888c:	b2da      	uxtb	r2, r3
    888e:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8896:	701a      	strb	r2, [r3, #0]
    OS_EXIT_CRITICAL();
    8898:	6838      	ldr	r0, [r7, #0]
    889a:	f010 fa35 	bl	18d08 <OS_CPU_SR_Restore>

    OSTimeTick();                                /* Call uC/OS-II's OSTimeTick()                       */
    889e:	f000 fc77 	bl	9190 <OSTimeTick>

    OSIntExit();                                 /* Tell uC/OS-II that we are leaving the ISR          */
    88a2:	f000 fb1d 	bl	8ee0 <OSIntExit>
}
    88a6:	f107 0704 	add.w	r7, r7, #4	; 0x4
    88aa:	46bd      	mov	sp, r7
    88ac:	bd80      	pop	{r7, pc}
    88ae:	46c0      	nop			(mov r8, r8)

000088b0 <OS_CPU_SysTickInit>:
* Note(s)    : 1) This function MUST be called after OSStart() & after processor initialization.
*********************************************************************************************************
*/

void  OS_CPU_SysTickInit (void)
{
    88b0:	b580      	push	{r7, lr}
    88b2:	b081      	sub	sp, #4
    88b4:	af00      	add	r7, sp, #0
    INT32U  cnts;


    cnts = BSP_CPU_ClkFreq() / OS_TICKS_PER_SEC;
    88b6:	f00a f9e5 	bl	12c84 <BSP_CPU_ClkFreq>
    88ba:	4602      	mov	r2, r0
    88bc:	f248 531f 	movw	r3, #34079	; 0x851f
    88c0:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    88c4:	fba3 1302 	umull	r1, r3, r3, r2
    88c8:	ea4f 1353 	mov.w	r3, r3, lsr #5
    88cc:	603b      	str	r3, [r7, #0]

    OS_CPU_CM3_NVIC_ST_RELOAD = (cnts - 1);
    88ce:	f24e 0314 	movw	r3, #57364	; 0xe014
    88d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    88d6:	683a      	ldr	r2, [r7, #0]
    88d8:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
    88dc:	601a      	str	r2, [r3, #0]
                                                 /* Enable timer.                                      */
    OS_CPU_CM3_NVIC_ST_CTRL  |= OS_CPU_CM3_NVIC_ST_CTRL_CLK_SRC | OS_CPU_CM3_NVIC_ST_CTRL_ENABLE;
    88de:	f24e 0310 	movw	r3, #57360	; 0xe010
    88e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    88e6:	f24e 0210 	movw	r2, #57360	; 0xe010
    88ea:	f2ce 0200 	movt	r2, #57344	; 0xe000
    88ee:	6812      	ldr	r2, [r2, #0]
    88f0:	f042 0205 	orr.w	r2, r2, #5	; 0x5
    88f4:	601a      	str	r2, [r3, #0]
                                                 /* Enable timer interrupt.                            */
    OS_CPU_CM3_NVIC_ST_CTRL  |= OS_CPU_CM3_NVIC_ST_CTRL_INTEN;
    88f6:	f24e 0310 	movw	r3, #57360	; 0xe010
    88fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    88fe:	f24e 0210 	movw	r2, #57360	; 0xe010
    8902:	f2ce 0200 	movt	r2, #57344	; 0xe000
    8906:	6812      	ldr	r2, [r2, #0]
    8908:	f042 0202 	orr.w	r2, r2, #2	; 0x2
    890c:	601a      	str	r2, [r3, #0]
}
    890e:	f107 0704 	add.w	r7, r7, #4	; 0x4
    8912:	46bd      	mov	sp, r7
    8914:	bd80      	pop	{r7, pc}
    8916:	46c0      	nop			(mov r8, r8)

00008918 <OSDebugInit>:
*********************************************************************************************************
*/

#if OS_VERSION >= 270 && OS_DEBUG_EN > 0
void  OSDebugInit (void)
{
    8918:	b480      	push	{r7}
    891a:	af00      	add	r7, sp, #0
    ptemp = (void *)&OSVersionNbr;

    ptemp = (void *)&OSDataSize;

    ptemp = ptemp; */                            /* Prevent compiler warning for 'ptemp' not being used! */
}
    891c:	46bd      	mov	sp, r7
    891e:	bc80      	pop	{r7}
    8920:	4770      	bx	lr
    8922:	46c0      	nop			(mov r8, r8)

00008924 <OSEventNameGet>:
*********************************************************************************************************
*/

#if (OS_EVENT_EN) && (OS_EVENT_NAME_SIZE > 1)
INT8U  OSEventNameGet (OS_EVENT *pevent, INT8U *pname, INT8U *perr)
{
    8924:	b580      	push	{r7, lr}
    8926:	b085      	sub	sp, #20
    8928:	af00      	add	r7, sp, #0
    892a:	60b8      	str	r0, [r7, #8]
    892c:	6079      	str	r1, [r7, #4]
    892e:	603a      	str	r2, [r7, #0]
    INT8U      len;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    8930:	f04f 0300 	mov.w	r3, #0	; 0x0
    8934:	613b      	str	r3, [r7, #16]
    if (pname == (INT8U *)0) {                   /* Is 'pname' a NULL pointer?                         */
        *perr = OS_ERR_PNAME_NULL;
        return (0);
    }
#endif
    if (OSIntNesting > 0) {                      /* See if trying to call from an ISR                  */
    8936:	f241 33d0 	movw	r3, #5072	; 0x13d0
    893a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    893e:	781b      	ldrb	r3, [r3, #0]
    8940:	2b00      	cmp	r3, #0
    8942:	d006      	beq.n	8952 <OSEventNameGet+0x2e>
        *perr  = OS_ERR_NAME_GET_ISR;
    8944:	683b      	ldr	r3, [r7, #0]
    8946:	f04f 0211 	mov.w	r2, #17	; 0x11
    894a:	701a      	strb	r2, [r3, #0]
        return (0);
    894c:	f04f 0300 	mov.w	r3, #0	; 0x0
    8950:	e021      	b.n	8996 <OSEventNameGet+0x72>
    }
    switch (pevent->OSEventType) {
    8952:	68bb      	ldr	r3, [r7, #8]
    8954:	781b      	ldrb	r3, [r3, #0]
    8956:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    895a:	2b03      	cmp	r3, #3
    895c:	d815      	bhi.n	898a <OSEventNameGet+0x66>

        default:
             *perr = OS_ERR_EVENT_TYPE;
             return (0);
    }
    OS_ENTER_CRITICAL();
    895e:	f010 f9cf 	bl	18d00 <OS_CPU_SR_Save>
    8962:	4603      	mov	r3, r0
    8964:	613b      	str	r3, [r7, #16]
    len   = OS_StrCopy(pname, pevent->OSEventName);   /* Copy name from OS_EVENT                       */
    8966:	68bb      	ldr	r3, [r7, #8]
    8968:	f103 0313 	add.w	r3, r3, #19	; 0x13
    896c:	6878      	ldr	r0, [r7, #4]
    896e:	4619      	mov	r1, r3
    8970:	f001 f980 	bl	9c74 <OS_StrCopy>
    8974:	4603      	mov	r3, r0
    8976:	73fb      	strb	r3, [r7, #15]
    OS_EXIT_CRITICAL();
    8978:	6938      	ldr	r0, [r7, #16]
    897a:	f010 f9c5 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    897e:	683b      	ldr	r3, [r7, #0]
    8980:	f04f 0200 	mov.w	r2, #0	; 0x0
    8984:	701a      	strb	r2, [r3, #0]
    return (len);
    8986:	7bfb      	ldrb	r3, [r7, #15]
    8988:	e005      	b.n	8996 <OSEventNameGet+0x72>
        case OS_EVENT_TYPE_MBOX:
        case OS_EVENT_TYPE_Q:
             break;

        default:
             *perr = OS_ERR_EVENT_TYPE;
    898a:	683b      	ldr	r3, [r7, #0]
    898c:	f04f 0201 	mov.w	r2, #1	; 0x1
    8990:	701a      	strb	r2, [r3, #0]
             return (0);
    8992:	f04f 0300 	mov.w	r3, #0	; 0x0
    OS_ENTER_CRITICAL();
    len   = OS_StrCopy(pname, pevent->OSEventName);   /* Copy name from OS_EVENT                       */
    OS_EXIT_CRITICAL();
    *perr = OS_ERR_NONE;
    return (len);
}
    8996:	4618      	mov	r0, r3
    8998:	f107 0714 	add.w	r7, r7, #20	; 0x14
    899c:	46bd      	mov	sp, r7
    899e:	bd80      	pop	{r7, pc}

000089a0 <OSEventNameSet>:
*********************************************************************************************************
*/

#if (OS_EVENT_EN) && (OS_EVENT_NAME_SIZE > 1)
void  OSEventNameSet (OS_EVENT *pevent, INT8U *pname, INT8U *perr)
{
    89a0:	b580      	push	{r7, lr}
    89a2:	b085      	sub	sp, #20
    89a4:	af00      	add	r7, sp, #0
    89a6:	60b8      	str	r0, [r7, #8]
    89a8:	6079      	str	r1, [r7, #4]
    89aa:	603a      	str	r2, [r7, #0]
    INT8U      len;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    89ac:	f04f 0300 	mov.w	r3, #0	; 0x0
    89b0:	613b      	str	r3, [r7, #16]
    if (pname == (INT8U *)0) {                   /* Is 'pname' a NULL pointer?                         */
        *perr = OS_ERR_PNAME_NULL;
        return;
    }
#endif
    if (OSIntNesting > 0) {                      /* See if trying to call from an ISR                  */
    89b2:	f241 33d0 	movw	r3, #5072	; 0x13d0
    89b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    89ba:	781b      	ldrb	r3, [r3, #0]
    89bc:	2b00      	cmp	r3, #0
    89be:	d004      	beq.n	89ca <OSEventNameSet+0x2a>
        *perr = OS_ERR_NAME_SET_ISR;
    89c0:	683b      	ldr	r3, [r7, #0]
    89c2:	f04f 0212 	mov.w	r2, #18	; 0x12
    89c6:	701a      	strb	r2, [r3, #0]
        return;
    89c8:	e02d      	b.n	8a26 <OSEventNameSet+0x86>
    }
    switch (pevent->OSEventType) {
    89ca:	68bb      	ldr	r3, [r7, #8]
    89cc:	781b      	ldrb	r3, [r3, #0]
    89ce:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    89d2:	2b03      	cmp	r3, #3
    89d4:	d80c      	bhi.n	89f0 <OSEventNameSet+0x50>

        default:
             *perr = OS_ERR_EVENT_TYPE;
             return;
    }
    OS_ENTER_CRITICAL();
    89d6:	f010 f993 	bl	18d00 <OS_CPU_SR_Save>
    89da:	4603      	mov	r3, r0
    89dc:	613b      	str	r3, [r7, #16]
    len = OS_StrLen(pname);                           /* Can we fit the string in the storage area?    */
    89de:	6878      	ldr	r0, [r7, #4]
    89e0:	f001 f970 	bl	9cc4 <OS_StrLen>
    89e4:	4603      	mov	r3, r0
    89e6:	73fb      	strb	r3, [r7, #15]
    if (len > (OS_EVENT_NAME_SIZE - 1)) {             /* No                                            */
    89e8:	7bfb      	ldrb	r3, [r7, #15]
    89ea:	2b0f      	cmp	r3, #15
    89ec:	d805      	bhi.n	89fa <OSEventNameSet+0x5a>
    89ee:	e00c      	b.n	8a0a <OSEventNameSet+0x6a>
        case OS_EVENT_TYPE_MBOX:
        case OS_EVENT_TYPE_Q:
             break;

        default:
             *perr = OS_ERR_EVENT_TYPE;
    89f0:	683b      	ldr	r3, [r7, #0]
    89f2:	f04f 0201 	mov.w	r2, #1	; 0x1
    89f6:	701a      	strb	r2, [r3, #0]
             return;
    89f8:	e015      	b.n	8a26 <OSEventNameSet+0x86>
    }
    OS_ENTER_CRITICAL();
    len = OS_StrLen(pname);                           /* Can we fit the string in the storage area?    */
    if (len > (OS_EVENT_NAME_SIZE - 1)) {             /* No                                            */
        OS_EXIT_CRITICAL();
    89fa:	6938      	ldr	r0, [r7, #16]
    89fc:	f010 f984 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_EVENT_NAME_TOO_LONG;
    8a00:	683b      	ldr	r3, [r7, #0]
    8a02:	f04f 020b 	mov.w	r2, #11	; 0xb
    8a06:	701a      	strb	r2, [r3, #0]
        return;
    8a08:	e00d      	b.n	8a26 <OSEventNameSet+0x86>
    }
    (void)OS_StrCopy(pevent->OSEventName, pname);     /* Yes, copy name to the event control block     */
    8a0a:	68bb      	ldr	r3, [r7, #8]
    8a0c:	f103 0313 	add.w	r3, r3, #19	; 0x13
    8a10:	4618      	mov	r0, r3
    8a12:	6879      	ldr	r1, [r7, #4]
    8a14:	f001 f92e 	bl	9c74 <OS_StrCopy>
    OS_EXIT_CRITICAL();
    8a18:	6938      	ldr	r0, [r7, #16]
    8a1a:	f010 f975 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    8a1e:	683b      	ldr	r3, [r7, #0]
    8a20:	f04f 0200 	mov.w	r2, #0	; 0x0
    8a24:	701a      	strb	r2, [r3, #0]
}
    8a26:	f107 0714 	add.w	r7, r7, #20	; 0x14
    8a2a:	46bd      	mov	sp, r7
    8a2c:	bd80      	pop	{r7, pc}
    8a2e:	46c0      	nop			(mov r8, r8)

00008a30 <OSEventPendMulti>:
*********************************************************************************************************
*/
/*$PAGE*/
#if ((OS_EVENT_EN) && (OS_EVENT_MULTI_EN > 0))
INT16U  OSEventPendMulti (OS_EVENT **pevents_pend, OS_EVENT **pevents_rdy, void **pmsgs_rdy, INT16U timeout, INT8U *perr)
{
    8a30:	b580      	push	{r7, lr}
    8a32:	b08a      	sub	sp, #40
    8a34:	af00      	add	r7, sp, #0
    8a36:	60f8      	str	r0, [r7, #12]
    8a38:	60b9      	str	r1, [r7, #8]
    8a3a:	607a      	str	r2, [r7, #4]
    8a3c:	803b      	strh	r3, [r7, #0]
#endif
    BOOLEAN     events_rdy;
    INT16U      events_rdy_nbr;
    INT8U       events_stat;
#if (OS_CRITICAL_METHOD == 3)                           /* Allocate storage for CPU status register    */
    OS_CPU_SR   cpu_sr = 0;
    8a3e:	f04f 0300 	mov.w	r3, #0	; 0x0
    8a42:	627b      	str	r3, [r7, #36]
       *perr =  OS_ERR_PEVENT_NULL;
        return (0);
    }
#endif

   *pevents_rdy = (OS_EVENT *)0;                        /* Init array to NULL in case of errors        */
    8a44:	68bb      	ldr	r3, [r7, #8]
    8a46:	f04f 0200 	mov.w	r2, #0	; 0x0
    8a4a:	601a      	str	r2, [r3, #0]

    pevents     =  pevents_pend;
    8a4c:	68fb      	ldr	r3, [r7, #12]
    8a4e:	613b      	str	r3, [r7, #16]
    pevent      = *pevents;
    8a50:	693b      	ldr	r3, [r7, #16]
    8a52:	681b      	ldr	r3, [r3, #0]
    8a54:	617b      	str	r3, [r7, #20]
    while  (pevent != (OS_EVENT *)0) {
    8a56:	e01a      	b.n	8a8e <OSEventPendMulti+0x5e>
        switch (pevent->OSEventType) {                  /* Validate event block types                  */
    8a58:	697b      	ldr	r3, [r7, #20]
    8a5a:	781b      	ldrb	r3, [r3, #0]
    8a5c:	2b02      	cmp	r3, #2
    8a5e:	d00a      	beq.n	8a76 <OSEventPendMulti+0x46>
    8a60:	2b03      	cmp	r3, #3
    8a62:	d00a      	beq.n	8a7a <OSEventPendMulti+0x4a>
    8a64:	2b01      	cmp	r3, #1
    8a66:	d00a      	beq.n	8a7e <OSEventPendMulti+0x4e>
#endif

            case OS_EVENT_TYPE_MUTEX:                                            
            case OS_EVENT_TYPE_FLAG:
            default:           
                *perr = OS_ERR_EVENT_TYPE;
    8a68:	6b3b      	ldr	r3, [r7, #48]
    8a6a:	f04f 0201 	mov.w	r2, #1	; 0x1
    8a6e:	701a      	strb	r2, [r3, #0]
                 return (0);
    8a70:	f04f 0300 	mov.w	r3, #0	; 0x0
    8a74:	e1f1      	b.n	8e5a <OSEventPendMulti+0x42a>
            case OS_EVENT_TYPE_MBOX:
                 break;
#endif
#if ((OS_Q_EN   > 0) && (OS_MAX_QS > 0))
            case OS_EVENT_TYPE_Q:
                 break;
    8a76:	bf00      	nop
    8a78:	e002      	b.n	8a80 <OSEventPendMulti+0x50>
    pevent      = *pevents;
    while  (pevent != (OS_EVENT *)0) {
        switch (pevent->OSEventType) {                  /* Validate event block types                  */
#if (OS_SEM_EN  > 0)
            case OS_EVENT_TYPE_SEM:
                 break;
    8a7a:	bf00      	nop
    8a7c:	e000      	b.n	8a80 <OSEventPendMulti+0x50>
#endif
#if (OS_MBOX_EN > 0)
            case OS_EVENT_TYPE_MBOX:
                 break;
    8a7e:	bf00      	nop
            case OS_EVENT_TYPE_FLAG:
            default:           
                *perr = OS_ERR_EVENT_TYPE;
                 return (0);
        }
        pevents++;
    8a80:	693b      	ldr	r3, [r7, #16]
    8a82:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8a86:	613b      	str	r3, [r7, #16]
        pevent = *pevents;
    8a88:	693b      	ldr	r3, [r7, #16]
    8a8a:	681b      	ldr	r3, [r3, #0]
    8a8c:	617b      	str	r3, [r7, #20]

   *pevents_rdy = (OS_EVENT *)0;                        /* Init array to NULL in case of errors        */

    pevents     =  pevents_pend;
    pevent      = *pevents;
    while  (pevent != (OS_EVENT *)0) {
    8a8e:	697b      	ldr	r3, [r7, #20]
    8a90:	2b00      	cmp	r3, #0
    8a92:	d1e1      	bne.n	8a58 <OSEventPendMulti+0x28>
        }
        pevents++;
        pevent = *pevents;
    }

    if (OSIntNesting  > 0) {                            /* See if called from ISR ...                  */
    8a94:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8a9c:	781b      	ldrb	r3, [r3, #0]
    8a9e:	2b00      	cmp	r3, #0
    8aa0:	d006      	beq.n	8ab0 <OSEventPendMulti+0x80>
       *perr =  OS_ERR_PEND_ISR;                        /* ... can't PEND from an ISR                  */
    8aa2:	6b3b      	ldr	r3, [r7, #48]
    8aa4:	f04f 0202 	mov.w	r2, #2	; 0x2
    8aa8:	701a      	strb	r2, [r3, #0]
        return (0);
    8aaa:	f04f 0300 	mov.w	r3, #0	; 0x0
    8aae:	e1d4      	b.n	8e5a <OSEventPendMulti+0x42a>
    }
    if (OSLockNesting > 0) {                            /* See if called with scheduler locked ...     */
    8ab0:	f640 23a0 	movw	r3, #2720	; 0xaa0
    8ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ab8:	781b      	ldrb	r3, [r3, #0]
    8aba:	2b00      	cmp	r3, #0
    8abc:	d006      	beq.n	8acc <OSEventPendMulti+0x9c>
       *perr =  OS_ERR_PEND_LOCKED;                     /* ... can't PEND when locked                  */
    8abe:	6b3b      	ldr	r3, [r7, #48]
    8ac0:	f04f 020d 	mov.w	r2, #13	; 0xd
    8ac4:	701a      	strb	r2, [r3, #0]
        return (0);
    8ac6:	f04f 0300 	mov.w	r3, #0	; 0x0
    8aca:	e1c6      	b.n	8e5a <OSEventPendMulti+0x42a>
    }

/*$PAGE*/
    OS_ENTER_CRITICAL();
    8acc:	f010 f918 	bl	18d00 <OS_CPU_SR_Save>
    8ad0:	4603      	mov	r3, r0
    8ad2:	627b      	str	r3, [r7, #36]
    events_rdy     =  OS_FALSE;
    8ad4:	f04f 0300 	mov.w	r3, #0	; 0x0
    8ad8:	77fb      	strb	r3, [r7, #31]
    events_rdy_nbr =  0;
    8ada:	f04f 0300 	mov.w	r3, #0	; 0x0
    8ade:	843b      	strh	r3, [r7, #32]
    events_stat    =  OS_STAT_RDY;
    8ae0:	f04f 0300 	mov.w	r3, #0	; 0x0
    8ae4:	f887 3023 	strb.w	r3, [r7, #35]
    pevents        =  pevents_pend;
    8ae8:	68fb      	ldr	r3, [r7, #12]
    8aea:	613b      	str	r3, [r7, #16]
    pevent         = *pevents;
    8aec:	693b      	ldr	r3, [r7, #16]
    8aee:	681b      	ldr	r3, [r3, #0]
    8af0:	617b      	str	r3, [r7, #20]
    while (pevent != (OS_EVENT *)0) {                   /* See if any events already available         */
    8af2:	e0a6      	b.n	8c42 <OSEventPendMulti+0x212>
        switch (pevent->OSEventType) {
    8af4:	697b      	ldr	r3, [r7, #20]
    8af6:	781b      	ldrb	r3, [r3, #0]
    8af8:	2b02      	cmp	r3, #2
    8afa:	d053      	beq.n	8ba4 <OSEventPendMulti+0x174>
    8afc:	2b03      	cmp	r3, #3
    8afe:	d002      	beq.n	8b06 <OSEventPendMulti+0xd6>
    8b00:	2b01      	cmp	r3, #1
    8b02:	d029      	beq.n	8b58 <OSEventPendMulti+0x128>
    8b04:	e089      	b.n	8c1a <OSEventPendMulti+0x1ea>
#if (OS_SEM_EN > 0)
            case OS_EVENT_TYPE_SEM:
                 if (pevent->OSEventCnt > 0) {          /* If semaphore count > 0, resource available; */
    8b06:	697b      	ldr	r3, [r7, #20]
    8b08:	891b      	ldrh	r3, [r3, #8]
    8b0a:	2b00      	cmp	r3, #0
    8b0c:	d01d      	beq.n	8b4a <OSEventPendMulti+0x11a>
                     pevent->OSEventCnt--;              /* ... decrement semaphore,                ... */
    8b0e:	697b      	ldr	r3, [r7, #20]
    8b10:	891b      	ldrh	r3, [r3, #8]
    8b12:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    8b16:	b29a      	uxth	r2, r3
    8b18:	697b      	ldr	r3, [r7, #20]
    8b1a:	811a      	strh	r2, [r3, #8]
                    *pevents_rdy++ =  pevent;           /* ... and return available semaphore event    */
    8b1c:	68bb      	ldr	r3, [r7, #8]
    8b1e:	697a      	ldr	r2, [r7, #20]
    8b20:	601a      	str	r2, [r3, #0]
    8b22:	68bb      	ldr	r3, [r7, #8]
    8b24:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8b28:	60bb      	str	r3, [r7, #8]
                      events_rdy   =  OS_TRUE;
    8b2a:	f04f 0301 	mov.w	r3, #1	; 0x1
    8b2e:	77fb      	strb	r3, [r7, #31]
                    *pmsgs_rdy++   = (void *)0;         /* NO message returned  for semaphores         */
    8b30:	687b      	ldr	r3, [r7, #4]
    8b32:	f04f 0200 	mov.w	r2, #0	; 0x0
    8b36:	601a      	str	r2, [r3, #0]
    8b38:	687b      	ldr	r3, [r7, #4]
    8b3a:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8b3e:	607b      	str	r3, [r7, #4]
                      events_rdy_nbr++;
    8b40:	8c3b      	ldrh	r3, [r7, #32]
    8b42:	f103 0301 	add.w	r3, r3, #1	; 0x1
    8b46:	843b      	strh	r3, [r7, #32]

                 } else {
                      events_stat |=  OS_STAT_SEM;      /* Configure multi-pend for semaphore events   */
                 }
                 break;
    8b48:	e074      	b.n	8c34 <OSEventPendMulti+0x204>
                      events_rdy   =  OS_TRUE;
                    *pmsgs_rdy++   = (void *)0;         /* NO message returned  for semaphores         */
                      events_rdy_nbr++;

                 } else {
                      events_stat |=  OS_STAT_SEM;      /* Configure multi-pend for semaphore events   */
    8b4a:	f897 3023 	ldrb.w	r3, [r7, #35]
    8b4e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    8b52:	f887 3023 	strb.w	r3, [r7, #35]
                 }
                 break;
    8b56:	e06d      	b.n	8c34 <OSEventPendMulti+0x204>
#endif

#if (OS_MBOX_EN > 0)
            case OS_EVENT_TYPE_MBOX:
                 if (pevent->OSEventPtr != (void *)0) { /* If mailbox NOT empty;                   ... */
    8b58:	697b      	ldr	r3, [r7, #20]
    8b5a:	685b      	ldr	r3, [r3, #4]
    8b5c:	2b00      	cmp	r3, #0
    8b5e:	d01a      	beq.n	8b96 <OSEventPendMulti+0x166>
                                                        /* ... return available message,           ... */
                    *pmsgs_rdy++         = (void *)pevent->OSEventPtr;
    8b60:	697b      	ldr	r3, [r7, #20]
    8b62:	685a      	ldr	r2, [r3, #4]
    8b64:	687b      	ldr	r3, [r7, #4]
    8b66:	601a      	str	r2, [r3, #0]
    8b68:	687b      	ldr	r3, [r7, #4]
    8b6a:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8b6e:	607b      	str	r3, [r7, #4]
                     pevent->OSEventPtr  = (void *)0;
    8b70:	697b      	ldr	r3, [r7, #20]
    8b72:	f04f 0200 	mov.w	r2, #0	; 0x0
    8b76:	605a      	str	r2, [r3, #4]
                    *pevents_rdy++       =  pevent;     /* ... and return available mailbox event      */
    8b78:	68bb      	ldr	r3, [r7, #8]
    8b7a:	697a      	ldr	r2, [r7, #20]
    8b7c:	601a      	str	r2, [r3, #0]
    8b7e:	68bb      	ldr	r3, [r7, #8]
    8b80:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8b84:	60bb      	str	r3, [r7, #8]
                      events_rdy         =  OS_TRUE;
    8b86:	f04f 0301 	mov.w	r3, #1	; 0x1
    8b8a:	77fb      	strb	r3, [r7, #31]
                      events_rdy_nbr++;
    8b8c:	8c3b      	ldrh	r3, [r7, #32]
    8b8e:	f103 0301 	add.w	r3, r3, #1	; 0x1
    8b92:	843b      	strh	r3, [r7, #32]

                 } else {
                      events_stat |= OS_STAT_MBOX;      /* Configure multi-pend for mailbox events     */
                 }
                 break;
    8b94:	e04e      	b.n	8c34 <OSEventPendMulti+0x204>
                    *pevents_rdy++       =  pevent;     /* ... and return available mailbox event      */
                      events_rdy         =  OS_TRUE;
                      events_rdy_nbr++;

                 } else {
                      events_stat |= OS_STAT_MBOX;      /* Configure multi-pend for mailbox events     */
    8b96:	f897 3023 	ldrb.w	r3, [r7, #35]
    8b9a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
    8b9e:	f887 3023 	strb.w	r3, [r7, #35]
                 }
                 break;
    8ba2:	e047      	b.n	8c34 <OSEventPendMulti+0x204>
#endif

#if ((OS_Q_EN > 0) && (OS_MAX_QS > 0))
            case OS_EVENT_TYPE_Q:
                 pq = (OS_Q *)pevent->OSEventPtr;
    8ba4:	697b      	ldr	r3, [r7, #20]
    8ba6:	685b      	ldr	r3, [r3, #4]
    8ba8:	61bb      	str	r3, [r7, #24]
                 if (pq->OSQEntries > 0) {              /* If queue NOT empty;                     ... */
    8baa:	69bb      	ldr	r3, [r7, #24]
    8bac:	8adb      	ldrh	r3, [r3, #22]
    8bae:	2b00      	cmp	r3, #0
    8bb0:	d02c      	beq.n	8c0c <OSEventPendMulti+0x1dc>
                                                        /* ... return available message,           ... */
                    *pmsgs_rdy++ = (void *)*pq->OSQOut++;
    8bb2:	69bb      	ldr	r3, [r7, #24]
    8bb4:	691b      	ldr	r3, [r3, #16]
    8bb6:	6819      	ldr	r1, [r3, #0]
    8bb8:	687a      	ldr	r2, [r7, #4]
    8bba:	6011      	str	r1, [r2, #0]
    8bbc:	687a      	ldr	r2, [r7, #4]
    8bbe:	f102 0204 	add.w	r2, r2, #4	; 0x4
    8bc2:	607a      	str	r2, [r7, #4]
    8bc4:	f103 0204 	add.w	r2, r3, #4	; 0x4
    8bc8:	69bb      	ldr	r3, [r7, #24]
    8bca:	611a      	str	r2, [r3, #16]
                     if (pq->OSQOut == pq->OSQEnd) {    /* If OUT ptr at queue end, ...                */
    8bcc:	69bb      	ldr	r3, [r7, #24]
    8bce:	691a      	ldr	r2, [r3, #16]
    8bd0:	69bb      	ldr	r3, [r7, #24]
    8bd2:	689b      	ldr	r3, [r3, #8]
    8bd4:	429a      	cmp	r2, r3
    8bd6:	d103      	bne.n	8be0 <OSEventPendMulti+0x1b0>
                         pq->OSQOut  = pq->OSQStart;    /* ... wrap   to queue start                   */
    8bd8:	69bb      	ldr	r3, [r7, #24]
    8bda:	685a      	ldr	r2, [r3, #4]
    8bdc:	69bb      	ldr	r3, [r7, #24]
    8bde:	611a      	str	r2, [r3, #16]
                     }
                     pq->OSQEntries--;                  /* Update number of queue entries              */
    8be0:	69bb      	ldr	r3, [r7, #24]
    8be2:	8adb      	ldrh	r3, [r3, #22]
    8be4:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    8be8:	b29a      	uxth	r2, r3
    8bea:	69bb      	ldr	r3, [r7, #24]
    8bec:	82da      	strh	r2, [r3, #22]
                    *pevents_rdy++ = pevent;            /* ... and return available queue event        */
    8bee:	68bb      	ldr	r3, [r7, #8]
    8bf0:	697a      	ldr	r2, [r7, #20]
    8bf2:	601a      	str	r2, [r3, #0]
    8bf4:	68bb      	ldr	r3, [r7, #8]
    8bf6:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8bfa:	60bb      	str	r3, [r7, #8]
                      events_rdy   = OS_TRUE;
    8bfc:	f04f 0301 	mov.w	r3, #1	; 0x1
    8c00:	77fb      	strb	r3, [r7, #31]
                      events_rdy_nbr++;
    8c02:	8c3b      	ldrh	r3, [r7, #32]
    8c04:	f103 0301 	add.w	r3, r3, #1	; 0x1
    8c08:	843b      	strh	r3, [r7, #32]

                 } else {
                      events_stat |= OS_STAT_Q;         /* Configure multi-pend for queue events       */
                 }
                 break;
    8c0a:	e013      	b.n	8c34 <OSEventPendMulti+0x204>
                    *pevents_rdy++ = pevent;            /* ... and return available queue event        */
                      events_rdy   = OS_TRUE;
                      events_rdy_nbr++;

                 } else {
                      events_stat |= OS_STAT_Q;         /* Configure multi-pend for queue events       */
    8c0c:	f897 3023 	ldrb.w	r3, [r7, #35]
    8c10:	f043 0304 	orr.w	r3, r3, #4	; 0x4
    8c14:	f887 3023 	strb.w	r3, [r7, #35]
                 }
                 break;
    8c18:	e00c      	b.n	8c34 <OSEventPendMulti+0x204>
#endif

            case OS_EVENT_TYPE_MUTEX:                                            
            case OS_EVENT_TYPE_FLAG:
            default:           
                 OS_EXIT_CRITICAL();
    8c1a:	6a78      	ldr	r0, [r7, #36]
    8c1c:	f010 f874 	bl	18d08 <OS_CPU_SR_Restore>
                *pevents_rdy = (OS_EVENT *)0;           /* NULL terminate return event array           */
    8c20:	68bb      	ldr	r3, [r7, #8]
    8c22:	f04f 0200 	mov.w	r2, #0	; 0x0
    8c26:	601a      	str	r2, [r3, #0]
                *perr        =  OS_ERR_EVENT_TYPE;
    8c28:	6b3b      	ldr	r3, [r7, #48]
    8c2a:	f04f 0201 	mov.w	r2, #1	; 0x1
    8c2e:	701a      	strb	r2, [r3, #0]
                 return (events_rdy_nbr);
    8c30:	8c3b      	ldrh	r3, [r7, #32]
    8c32:	e112      	b.n	8e5a <OSEventPendMulti+0x42a>
        }
        pevents++;
    8c34:	693b      	ldr	r3, [r7, #16]
    8c36:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8c3a:	613b      	str	r3, [r7, #16]
        pevent = *pevents;
    8c3c:	693b      	ldr	r3, [r7, #16]
    8c3e:	681b      	ldr	r3, [r3, #0]
    8c40:	617b      	str	r3, [r7, #20]
    events_rdy     =  OS_FALSE;
    events_rdy_nbr =  0;
    events_stat    =  OS_STAT_RDY;
    pevents        =  pevents_pend;
    pevent         = *pevents;
    while (pevent != (OS_EVENT *)0) {                   /* See if any events already available         */
    8c42:	697b      	ldr	r3, [r7, #20]
    8c44:	2b00      	cmp	r3, #0
    8c46:	f47f af55 	bne.w	8af4 <OSEventPendMulti+0xc4>
        }
        pevents++;
        pevent = *pevents;
    }

    if ( events_rdy == OS_TRUE) {                       /* Return any events already available         */
    8c4a:	7ffb      	ldrb	r3, [r7, #31]
    8c4c:	2b01      	cmp	r3, #1
    8c4e:	d10c      	bne.n	8c6a <OSEventPendMulti+0x23a>
       *pevents_rdy = (OS_EVENT *)0;                    /* NULL terminate return event array           */
    8c50:	68bb      	ldr	r3, [r7, #8]
    8c52:	f04f 0200 	mov.w	r2, #0	; 0x0
    8c56:	601a      	str	r2, [r3, #0]
        OS_EXIT_CRITICAL();
    8c58:	6a78      	ldr	r0, [r7, #36]
    8c5a:	f010 f855 	bl	18d08 <OS_CPU_SR_Restore>
       *perr        =  OS_ERR_NONE;
    8c5e:	6b3b      	ldr	r3, [r7, #48]
    8c60:	f04f 0200 	mov.w	r2, #0	; 0x0
    8c64:	701a      	strb	r2, [r3, #0]
        return (events_rdy_nbr);
    8c66:	8c3b      	ldrh	r3, [r7, #32]
    8c68:	e0f7      	b.n	8e5a <OSEventPendMulti+0x42a>
    }
/*$PAGE*/
                                                        /* Otherwise, must wait until any event occurs */
    OSTCBCur->OSTCBStat     |= events_stat  |           /* Resource not available, ...                 */
    8c6a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8c72:	681a      	ldr	r2, [r3, #0]
    8c74:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8c7c:	681b      	ldr	r3, [r3, #0]
    8c7e:	f893 1030 	ldrb.w	r1, [r3, #48]
    8c82:	f897 3023 	ldrb.w	r3, [r7, #35]
    8c86:	ea41 0303 	orr.w	r3, r1, r3
    8c8a:	b2db      	uxtb	r3, r3
    8c8c:	ea6f 6343 	mvn.w	r3, r3, lsl #25
    8c90:	ea6f 6353 	mvn.w	r3, r3, lsr #25
    8c94:	b2db      	uxtb	r3, r3
    8c96:	f882 3030 	strb.w	r3, [r2, #48]
                               OS_STAT_MULTI;           /* ... pend on multiple events                 */
    OSTCBCur->OSTCBStatPend  = OS_STAT_PEND_OK;
    8c9a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ca2:	681b      	ldr	r3, [r3, #0]
    8ca4:	f04f 0200 	mov.w	r2, #0	; 0x0
    8ca8:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBDly       = timeout;                 /* Store pend timeout in TCB                   */
    8cac:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8cb4:	681b      	ldr	r3, [r3, #0]
    8cb6:	883a      	ldrh	r2, [r7, #0]
    8cb8:	85da      	strh	r2, [r3, #46]
    OS_EventTaskWaitMulti(pevents_pend);                /* Suspend task until events or timeout occurs */
    8cba:	68f8      	ldr	r0, [r7, #12]
    8cbc:	f000 fc3c 	bl	9538 <OS_EventTaskWaitMulti>

    OS_EXIT_CRITICAL();
    8cc0:	6a78      	ldr	r0, [r7, #36]
    8cc2:	f010 f821 	bl	18d08 <OS_CPU_SR_Restore>
    OS_Sched();                                         /* Find next highest priority task ready       */
    8cc6:	f000 ff53 	bl	9b70 <OS_Sched>
    OS_ENTER_CRITICAL();
    8cca:	f010 f819 	bl	18d00 <OS_CPU_SR_Save>
    8cce:	4603      	mov	r3, r0
    8cd0:	627b      	str	r3, [r7, #36]

    switch (OSTCBCur->OSTCBStatPend) {                  /* Handle event posted, aborted, or timed-out  */
    8cd2:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8cda:	681b      	ldr	r3, [r3, #0]
    8cdc:	f893 3031 	ldrb.w	r3, [r3, #49]
    8ce0:	2b00      	cmp	r3, #0
    8ce2:	d001      	beq.n	8ce8 <OSEventPendMulti+0x2b8>
    8ce4:	2b02      	cmp	r3, #2
    8ce6:	d12c      	bne.n	8d42 <OSEventPendMulti+0x312>
        case OS_STAT_PEND_OK:
        case OS_STAT_PEND_ABORT:
             pevent = OSTCBCur->OSTCBEventPtr;
    8ce8:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8cf0:	681b      	ldr	r3, [r3, #0]
    8cf2:	69db      	ldr	r3, [r3, #28]
    8cf4:	617b      	str	r3, [r7, #20]
             if (pevent != (OS_EVENT *)0) {             /* If task event ptr != NULL, ...              */
    8cf6:	697b      	ldr	r3, [r7, #20]
    8cf8:	2b00      	cmp	r3, #0
    8cfa:	d00f      	beq.n	8d1c <OSEventPendMulti+0x2ec>
                *pevents_rdy++ =  pevent;               /* ... return available event ...              */
    8cfc:	68bb      	ldr	r3, [r7, #8]
    8cfe:	697a      	ldr	r2, [r7, #20]
    8d00:	601a      	str	r2, [r3, #0]
    8d02:	68bb      	ldr	r3, [r7, #8]
    8d04:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8d08:	60bb      	str	r3, [r7, #8]
                *pevents_rdy   = (OS_EVENT *)0;         /* ... & NULL terminate return event array     */
    8d0a:	68bb      	ldr	r3, [r7, #8]
    8d0c:	f04f 0200 	mov.w	r2, #0	; 0x0
    8d10:	601a      	str	r2, [r3, #0]
                  events_rdy_nbr++;
    8d12:	8c3b      	ldrh	r3, [r7, #32]
    8d14:	f103 0301 	add.w	r3, r3, #1	; 0x1
    8d18:	843b      	strh	r3, [r7, #32]

             } else {                                   /* Else NO event available, handle as timeout  */
                 OSTCBCur->OSTCBStatPend = OS_STAT_PEND_TO;
                 OS_EventTaskRemoveMulti(OSTCBCur, pevents_pend);
             }
			 break;
    8d1a:	e01b      	b.n	8d54 <OSEventPendMulti+0x324>
                *pevents_rdy++ =  pevent;               /* ... return available event ...              */
                *pevents_rdy   = (OS_EVENT *)0;         /* ... & NULL terminate return event array     */
                  events_rdy_nbr++;

             } else {                                   /* Else NO event available, handle as timeout  */
                 OSTCBCur->OSTCBStatPend = OS_STAT_PEND_TO;
    8d1c:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8d24:	681b      	ldr	r3, [r3, #0]
    8d26:	f04f 0201 	mov.w	r2, #1	; 0x1
    8d2a:	f883 2031 	strb.w	r2, [r3, #49]
                 OS_EventTaskRemoveMulti(OSTCBCur, pevents_pend);
    8d2e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8d36:	681b      	ldr	r3, [r3, #0]
    8d38:	4618      	mov	r0, r3
    8d3a:	68f9      	ldr	r1, [r7, #12]
    8d3c:	f000 fcca 	bl	96d4 <OS_EventTaskRemoveMulti>
             }
			 break;
    8d40:	e008      	b.n	8d54 <OSEventPendMulti+0x324>

        case OS_STAT_PEND_TO:                           /* If events timed out, ...                    */
        default:                                        /* ... remove task from events' wait lists     */
             OS_EventTaskRemoveMulti(OSTCBCur, pevents_pend);
    8d42:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8d4a:	681b      	ldr	r3, [r3, #0]
    8d4c:	4618      	mov	r0, r3
    8d4e:	68f9      	ldr	r1, [r7, #12]
    8d50:	f000 fcc0 	bl	96d4 <OS_EventTaskRemoveMulti>
             break;
    }

    switch (OSTCBCur->OSTCBStatPend) {
    8d54:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8d5c:	681b      	ldr	r3, [r3, #0]
    8d5e:	f893 3031 	ldrb.w	r3, [r3, #49]
    8d62:	2b00      	cmp	r3, #0
    8d64:	d002      	beq.n	8d6c <OSEventPendMulti+0x33c>
    8d66:	2b02      	cmp	r3, #2
    8d68:	d030      	beq.n	8dcc <OSEventPendMulti+0x39c>
    8d6a:	e03c      	b.n	8de6 <OSEventPendMulti+0x3b6>
        case OS_STAT_PEND_OK:
             switch (pevent->OSEventType) {             /* Return event's message                      */
    8d6c:	697b      	ldr	r3, [r7, #20]
    8d6e:	781b      	ldrb	r3, [r3, #0]
    8d70:	2b01      	cmp	r3, #1
    8d72:	db19      	blt.n	8da8 <OSEventPendMulti+0x378>
    8d74:	2b02      	cmp	r3, #2
    8d76:	dd0a      	ble.n	8d8e <OSEventPendMulti+0x35e>
    8d78:	2b03      	cmp	r3, #3
    8d7a:	d115      	bne.n	8da8 <OSEventPendMulti+0x378>
#if (OS_SEM_EN > 0)
                 case OS_EVENT_TYPE_SEM:
                     *pmsgs_rdy++ = (void *)0;          /* NO message returned for semaphores          */
    8d7c:	687b      	ldr	r3, [r7, #4]
    8d7e:	f04f 0200 	mov.w	r2, #0	; 0x0
    8d82:	601a      	str	r2, [r3, #0]
    8d84:	687b      	ldr	r3, [r7, #4]
    8d86:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8d8a:	607b      	str	r3, [r7, #4]
                      break;
    8d8c:	e019      	b.n	8dc2 <OSEventPendMulti+0x392>

#if ((OS_MBOX_EN > 0) ||                 \
    ((OS_Q_EN    > 0) && (OS_MAX_QS > 0)))
                 case OS_EVENT_TYPE_MBOX:
                 case OS_EVENT_TYPE_Q:
                     *pmsgs_rdy++ = (void *)OSTCBCur->OSTCBMsg;     /* Return received message         */
    8d8e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8d96:	681b      	ldr	r3, [r3, #0]
    8d98:	6a5a      	ldr	r2, [r3, #36]
    8d9a:	687b      	ldr	r3, [r7, #4]
    8d9c:	601a      	str	r2, [r3, #0]
    8d9e:	687b      	ldr	r3, [r7, #4]
    8da0:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8da4:	607b      	str	r3, [r7, #4]
                      break;
    8da6:	e00c      	b.n	8dc2 <OSEventPendMulti+0x392>
#endif

                 case OS_EVENT_TYPE_MUTEX:                                       
                 case OS_EVENT_TYPE_FLAG:
                 default:           
                      OS_EXIT_CRITICAL();
    8da8:	6a78      	ldr	r0, [r7, #36]
    8daa:	f00f ffad 	bl	18d08 <OS_CPU_SR_Restore>
                     *pevents_rdy = (OS_EVENT *)0;      /* NULL terminate return event array           */
    8dae:	68bb      	ldr	r3, [r7, #8]
    8db0:	f04f 0200 	mov.w	r2, #0	; 0x0
    8db4:	601a      	str	r2, [r3, #0]
                     *perr        =  OS_ERR_EVENT_TYPE;
    8db6:	6b3b      	ldr	r3, [r7, #48]
    8db8:	f04f 0201 	mov.w	r2, #1	; 0x1
    8dbc:	701a      	strb	r2, [r3, #0]
                      return (events_rdy_nbr);
    8dbe:	8c3b      	ldrh	r3, [r7, #32]
    8dc0:	e04b      	b.n	8e5a <OSEventPendMulti+0x42a>
             }
            *perr = OS_ERR_NONE;
    8dc2:	6b3b      	ldr	r3, [r7, #48]
    8dc4:	f04f 0200 	mov.w	r2, #0	; 0x0
    8dc8:	701a      	strb	r2, [r3, #0]
             break;
    8dca:	e018      	b.n	8dfe <OSEventPendMulti+0x3ce>

        case OS_STAT_PEND_ABORT:
            *pmsgs_rdy++ = (void *)0;                   /* NO message returned for abort               */
    8dcc:	687b      	ldr	r3, [r7, #4]
    8dce:	f04f 0200 	mov.w	r2, #0	; 0x0
    8dd2:	601a      	str	r2, [r3, #0]
    8dd4:	687b      	ldr	r3, [r7, #4]
    8dd6:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8dda:	607b      	str	r3, [r7, #4]
            *perr        =  OS_ERR_PEND_ABORT;          /* Indicate that event  aborted                */
    8ddc:	6b3b      	ldr	r3, [r7, #48]
    8dde:	f04f 020e 	mov.w	r2, #14	; 0xe
    8de2:	701a      	strb	r2, [r3, #0]
             break;
    8de4:	e00b      	b.n	8dfe <OSEventPendMulti+0x3ce>
                                                        
        case OS_STAT_PEND_TO:                                                
        default:        
            *pmsgs_rdy++ = (void *)0;                   /* NO message returned for timeout             */
    8de6:	687b      	ldr	r3, [r7, #4]
    8de8:	f04f 0200 	mov.w	r2, #0	; 0x0
    8dec:	601a      	str	r2, [r3, #0]
    8dee:	687b      	ldr	r3, [r7, #4]
    8df0:	f103 0304 	add.w	r3, r3, #4	; 0x4
    8df4:	607b      	str	r3, [r7, #4]
            *perr        =  OS_ERR_TIMEOUT;             /* Indicate that events timed out              */
    8df6:	6b3b      	ldr	r3, [r7, #48]
    8df8:	f04f 020a 	mov.w	r2, #10	; 0xa
    8dfc:	701a      	strb	r2, [r3, #0]
             break;
    }

    OSTCBCur->OSTCBStat          =  OS_STAT_RDY;        /* Set   task  status to ready                 */
    8dfe:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8e06:	681b      	ldr	r3, [r3, #0]
    8e08:	f04f 0200 	mov.w	r2, #0	; 0x0
    8e0c:	f883 2030 	strb.w	r2, [r3, #48]
    OSTCBCur->OSTCBStatPend      =  OS_STAT_PEND_OK;    /* Clear pend  status                          */
    8e10:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8e18:	681b      	ldr	r3, [r3, #0]
    8e1a:	f04f 0200 	mov.w	r2, #0	; 0x0
    8e1e:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBEventPtr      = (OS_EVENT  *)0;      /* Clear event pointers                        */
    8e22:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8e2a:	681b      	ldr	r3, [r3, #0]
    8e2c:	f04f 0200 	mov.w	r2, #0	; 0x0
    8e30:	61da      	str	r2, [r3, #28]
    OSTCBCur->OSTCBEventMultiPtr = (OS_EVENT **)0;
    8e32:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8e3a:	681b      	ldr	r3, [r3, #0]
    8e3c:	f04f 0200 	mov.w	r2, #0	; 0x0
    8e40:	621a      	str	r2, [r3, #32]
    OSTCBCur->OSTCBMsg           = (void      *)0;      /* Clear task  message                         */
    8e42:	f241 33d4 	movw	r3, #5076	; 0x13d4
    8e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8e4a:	681b      	ldr	r3, [r3, #0]
    8e4c:	f04f 0200 	mov.w	r2, #0	; 0x0
    8e50:	625a      	str	r2, [r3, #36]
    OS_EXIT_CRITICAL();
    8e52:	6a78      	ldr	r0, [r7, #36]
    8e54:	f00f ff58 	bl	18d08 <OS_CPU_SR_Restore>

    return (events_rdy_nbr);
    8e58:	8c3b      	ldrh	r3, [r7, #32]
}
    8e5a:	4618      	mov	r0, r3
    8e5c:	f107 0728 	add.w	r7, r7, #40	; 0x28
    8e60:	46bd      	mov	sp, r7
    8e62:	bd80      	pop	{r7, pc}

00008e64 <OSInit>:
* Returns    : none
*********************************************************************************************************
*/

void  OSInit (void)
{
    8e64:	b580      	push	{r7, lr}
    8e66:	af00      	add	r7, sp, #0
    OSInitHookBegin();                                           /* Call port specific initialization code   */
    8e68:	f7ff fc14 	bl	8694 <OSInitHookBegin>

    OS_InitMisc();                                               /* Initialize miscellaneous variables       */
    8e6c:	f000 fcf4 	bl	9858 <OS_InitMisc>

    OS_InitRdyList();                                            /* Initialize the Ready List                */
    8e70:	f000 fd3e 	bl	98f0 <OS_InitRdyList>

    OS_InitTCBList();                                            /* Initialize the free list of OS_TCBs      */
    8e74:	f000 fde0 	bl	9a38 <OS_InitTCBList>

    OS_InitEventList();                                          /* Initialize the free list of OS_EVENTs    */
    8e78:	f000 fc9a 	bl	97b0 <OS_InitEventList>

#if (OS_FLAG_EN > 0) && (OS_MAX_FLAGS > 0)
    OS_FlagInit();                                               /* Initialize the event flag structures     */
    8e7c:	f001 ff3e 	bl	acfc <OS_FlagInit>
#endif

#if (OS_MEM_EN > 0) && (OS_MAX_MEM_PART > 0)
    OS_MemInit();                                                /* Initialize the memory manager            */
    8e80:	f002 fcc8 	bl	b814 <OS_MemInit>
#endif

#if (OS_Q_EN > 0) && (OS_MAX_QS > 0)
    OS_QInit();                                                  /* Initialize the message queue structures  */
    8e84:	f003 ff6e 	bl	cd64 <OS_QInit>
#endif

    OS_InitTaskIdle();                                           /* Create the Idle Task                     */
    8e88:	f000 fd76 	bl	9978 <OS_InitTaskIdle>
#if OS_TASK_STAT_EN > 0
    OS_InitTaskStat();                                           /* Create the Statistic Task                */
    8e8c:	f000 fda4 	bl	99d8 <OS_InitTaskStat>
#endif

#if OS_TMR_EN > 0
    OSTmr_Init();                                                /* Initialize the Timer Manager             */
    8e90:	f005 fe86 	bl	eba0 <OSTmr_Init>
#endif

    OSInitHookEnd();                                             /* Call port specific init. code            */
    8e94:	f7ff fc0a 	bl	86ac <OSInitHookEnd>

#if OS_DEBUG_EN > 0
    OSDebugInit();
    8e98:	f7ff fd3e 	bl	8918 <OSDebugInit>
#endif
}
    8e9c:	46bd      	mov	sp, r7
    8e9e:	bd80      	pop	{r7, pc}

00008ea0 <OSIntEnter>:
*                 OSIntEnter() is always called with interrupts disabled.
*********************************************************************************************************
*/

void  OSIntEnter (void)
{
    8ea0:	b480      	push	{r7}
    8ea2:	af00      	add	r7, sp, #0
    if (OSRunning == OS_TRUE) {
    8ea4:	f640 23a8 	movw	r3, #2728	; 0xaa8
    8ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8eac:	781b      	ldrb	r3, [r3, #0]
    8eae:	2b01      	cmp	r3, #1
    8eb0:	d113      	bne.n	8eda <OSIntEnter+0x3a>
        if (OSIntNesting < 255u) {
    8eb2:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8eba:	781b      	ldrb	r3, [r3, #0]
    8ebc:	2bff      	cmp	r3, #255
    8ebe:	d00c      	beq.n	8eda <OSIntEnter+0x3a>
            OSIntNesting++;                      /* Increment ISR nesting level                        */
    8ec0:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ec8:	781b      	ldrb	r3, [r3, #0]
    8eca:	f103 0301 	add.w	r3, r3, #1	; 0x1
    8ece:	b2da      	uxtb	r2, r3
    8ed0:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ed8:	701a      	strb	r2, [r3, #0]
        }
    }
}
    8eda:	46bd      	mov	sp, r7
    8edc:	bc80      	pop	{r7}
    8ede:	4770      	bx	lr

00008ee0 <OSIntExit>:
*              2) Rescheduling is prevented when the scheduler is locked (see OS_SchedLock())
*********************************************************************************************************
*/

void  OSIntExit (void)
{
    8ee0:	b580      	push	{r7, lr}
    8ee2:	b081      	sub	sp, #4
    8ee4:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    8ee6:	f04f 0300 	mov.w	r3, #0	; 0x0
    8eea:	603b      	str	r3, [r7, #0]
#endif



    if (OSRunning == OS_TRUE) {
    8eec:	f640 23a8 	movw	r3, #2728	; 0xaa8
    8ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ef4:	781b      	ldrb	r3, [r3, #0]
    8ef6:	2b01      	cmp	r3, #1
    8ef8:	d15e      	bne.n	8fb8 <OSIntExit+0xd8>
        OS_ENTER_CRITICAL();
    8efa:	f00f ff01 	bl	18d00 <OS_CPU_SR_Save>
    8efe:	4603      	mov	r3, r0
    8f00:	603b      	str	r3, [r7, #0]
        if (OSIntNesting > 0) {                            /* Prevent OSIntNesting from wrapping       */
    8f02:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f0a:	781b      	ldrb	r3, [r3, #0]
    8f0c:	2b00      	cmp	r3, #0
    8f0e:	d00c      	beq.n	8f2a <OSIntExit+0x4a>
            OSIntNesting--;
    8f10:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f18:	781b      	ldrb	r3, [r3, #0]
    8f1a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    8f1e:	b2da      	uxtb	r2, r3
    8f20:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f28:	701a      	strb	r2, [r3, #0]
        }
        if (OSIntNesting == 0) {                           /* Reschedule only if all ISRs complete ... */
    8f2a:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f32:	781b      	ldrb	r3, [r3, #0]
    8f34:	2b00      	cmp	r3, #0
    8f36:	d13c      	bne.n	8fb2 <OSIntExit+0xd2>
            if (OSLockNesting == 0) {                      /* ... and not locked.                      */
    8f38:	f640 23a0 	movw	r3, #2720	; 0xaa0
    8f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f40:	781b      	ldrb	r3, [r3, #0]
    8f42:	2b00      	cmp	r3, #0
    8f44:	d135      	bne.n	8fb2 <OSIntExit+0xd2>
                OS_SchedNew();
    8f46:	f000 fe69 	bl	9c1c <OS_SchedNew>
                if (OSPrioHighRdy != OSPrioCur) {          /* No Ctx Sw if current task is highest rdy */
    8f4a:	f640 23b2 	movw	r3, #2738	; 0xab2
    8f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f52:	781a      	ldrb	r2, [r3, #0]
    8f54:	f640 6380 	movw	r3, #3712	; 0xe80
    8f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f5c:	781b      	ldrb	r3, [r3, #0]
    8f5e:	429a      	cmp	r2, r3
    8f60:	d027      	beq.n	8fb2 <OSIntExit+0xd2>
                    OSTCBHighRdy  = OSTCBPrioTbl[OSPrioHighRdy];
    8f62:	f640 23b2 	movw	r3, #2738	; 0xab2
    8f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f6a:	781b      	ldrb	r3, [r3, #0]
    8f6c:	461a      	mov	r2, r3
    8f6e:	f641 733c 	movw	r3, #7996	; 0x1f3c
    8f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f76:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    8f7a:	f241 13b8 	movw	r3, #4536	; 0x11b8
    8f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f82:	601a      	str	r2, [r3, #0]
#if OS_TASK_PROFILE_EN > 0
                    OSTCBHighRdy->OSTCBCtxSwCtr++;         /* Inc. # of context switches to this task  */
    8f84:	f241 13b8 	movw	r3, #4536	; 0x11b8
    8f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f8c:	681b      	ldr	r3, [r3, #0]
    8f8e:	6b9a      	ldr	r2, [r3, #56]
    8f90:	f102 0201 	add.w	r2, r2, #1	; 0x1
    8f94:	639a      	str	r2, [r3, #56]
#endif
                    OSCtxSwCtr++;                          /* Keep track of the number of ctx switches */
    8f96:	f241 1340 	movw	r3, #4416	; 0x1140
    8f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8f9e:	681b      	ldr	r3, [r3, #0]
    8fa0:	f103 0201 	add.w	r2, r3, #1	; 0x1
    8fa4:	f241 1340 	movw	r3, #4416	; 0x1140
    8fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8fac:	601a      	str	r2, [r3, #0]
                    OSIntCtxSw();                          /* Perform interrupt level ctx switch       */
    8fae:	f00f fec0 	bl	18d32 <OSIntCtxSw>
                }
            }
        }
        OS_EXIT_CRITICAL();
    8fb2:	6838      	ldr	r0, [r7, #0]
    8fb4:	f00f fea8 	bl	18d08 <OS_CPU_SR_Restore>
    }
}
    8fb8:	f107 0704 	add.w	r7, r7, #4	; 0x4
    8fbc:	46bd      	mov	sp, r7
    8fbe:	bd80      	pop	{r7, pc}

00008fc0 <OSSchedLock>:
*********************************************************************************************************
*/

#if OS_SCHED_LOCK_EN > 0
void  OSSchedLock (void)
{
    8fc0:	b580      	push	{r7, lr}
    8fc2:	b081      	sub	sp, #4
    8fc4:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    8fc6:	f04f 0300 	mov.w	r3, #0	; 0x0
    8fca:	603b      	str	r3, [r7, #0]
#endif



    if (OSRunning == OS_TRUE) {                  /* Make sure multitasking is running                  */
    8fcc:	f640 23a8 	movw	r3, #2728	; 0xaa8
    8fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8fd4:	781b      	ldrb	r3, [r3, #0]
    8fd6:	2b01      	cmp	r3, #1
    8fd8:	d121      	bne.n	901e <OSSchedLock+0x5e>
        OS_ENTER_CRITICAL();
    8fda:	f00f fe91 	bl	18d00 <OS_CPU_SR_Save>
    8fde:	4603      	mov	r3, r0
    8fe0:	603b      	str	r3, [r7, #0]
        if (OSIntNesting == 0) {                 /* Can't call from an ISR                             */
    8fe2:	f241 33d0 	movw	r3, #5072	; 0x13d0
    8fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8fea:	781b      	ldrb	r3, [r3, #0]
    8fec:	2b00      	cmp	r3, #0
    8fee:	d113      	bne.n	9018 <OSSchedLock+0x58>
            if (OSLockNesting < 255u) {          /* Prevent OSLockNesting from wrapping back to 0      */
    8ff0:	f640 23a0 	movw	r3, #2720	; 0xaa0
    8ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ff8:	781b      	ldrb	r3, [r3, #0]
    8ffa:	2bff      	cmp	r3, #255
    8ffc:	d00c      	beq.n	9018 <OSSchedLock+0x58>
                OSLockNesting++;                 /* Increment lock nesting level                       */
    8ffe:	f640 23a0 	movw	r3, #2720	; 0xaa0
    9002:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9006:	781b      	ldrb	r3, [r3, #0]
    9008:	f103 0301 	add.w	r3, r3, #1	; 0x1
    900c:	b2da      	uxtb	r2, r3
    900e:	f640 23a0 	movw	r3, #2720	; 0xaa0
    9012:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9016:	701a      	strb	r2, [r3, #0]
            }
        }
        OS_EXIT_CRITICAL();
    9018:	6838      	ldr	r0, [r7, #0]
    901a:	f00f fe75 	bl	18d08 <OS_CPU_SR_Restore>
    }
}
    901e:	f107 0704 	add.w	r7, r7, #4	; 0x4
    9022:	46bd      	mov	sp, r7
    9024:	bd80      	pop	{r7, pc}
    9026:	46c0      	nop			(mov r8, r8)

00009028 <OSSchedUnlock>:
*********************************************************************************************************
*/

#if OS_SCHED_LOCK_EN > 0
void  OSSchedUnlock (void)
{
    9028:	b580      	push	{r7, lr}
    902a:	b081      	sub	sp, #4
    902c:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    902e:	f04f 0300 	mov.w	r3, #0	; 0x0
    9032:	603b      	str	r3, [r7, #0]
#endif



    if (OSRunning == OS_TRUE) {                            /* Make sure multitasking is running        */
    9034:	f640 23a8 	movw	r3, #2728	; 0xaa8
    9038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    903c:	781b      	ldrb	r3, [r3, #0]
    903e:	2b01      	cmp	r3, #1
    9040:	d136      	bne.n	90b0 <OSSchedUnlock+0x88>
        OS_ENTER_CRITICAL();
    9042:	f00f fe5d 	bl	18d00 <OS_CPU_SR_Save>
    9046:	4603      	mov	r3, r0
    9048:	603b      	str	r3, [r7, #0]
        if (OSLockNesting > 0) {                           /* Do not decrement if already 0            */
    904a:	f640 23a0 	movw	r3, #2720	; 0xaa0
    904e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9052:	781b      	ldrb	r3, [r3, #0]
    9054:	2b00      	cmp	r3, #0
    9056:	d028      	beq.n	90aa <OSSchedUnlock+0x82>
            OSLockNesting--;                               /* Decrement lock nesting level             */
    9058:	f640 23a0 	movw	r3, #2720	; 0xaa0
    905c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9060:	781b      	ldrb	r3, [r3, #0]
    9062:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    9066:	b2da      	uxtb	r2, r3
    9068:	f640 23a0 	movw	r3, #2720	; 0xaa0
    906c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9070:	701a      	strb	r2, [r3, #0]
            if (OSLockNesting == 0) {                      /* See if scheduler is enabled and ...      */
    9072:	f640 23a0 	movw	r3, #2720	; 0xaa0
    9076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    907a:	781b      	ldrb	r3, [r3, #0]
    907c:	2b00      	cmp	r3, #0
    907e:	d110      	bne.n	90a2 <OSSchedUnlock+0x7a>
                if (OSIntNesting == 0) {                   /* ... not in an ISR                        */
    9080:	f241 33d0 	movw	r3, #5072	; 0x13d0
    9084:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9088:	781b      	ldrb	r3, [r3, #0]
    908a:	2b00      	cmp	r3, #0
    908c:	d105      	bne.n	909a <OSSchedUnlock+0x72>
                    OS_EXIT_CRITICAL();
    908e:	6838      	ldr	r0, [r7, #0]
    9090:	f00f fe3a 	bl	18d08 <OS_CPU_SR_Restore>
                    OS_Sched();                            /* See if a HPT is ready                    */
    9094:	f000 fd6c 	bl	9b70 <OS_Sched>
                } else {
                    OS_EXIT_CRITICAL();
                }
            } else {
                OS_EXIT_CRITICAL();
    9098:	e00a      	b.n	90b0 <OSSchedUnlock+0x88>
            if (OSLockNesting == 0) {                      /* See if scheduler is enabled and ...      */
                if (OSIntNesting == 0) {                   /* ... not in an ISR                        */
                    OS_EXIT_CRITICAL();
                    OS_Sched();                            /* See if a HPT is ready                    */
                } else {
                    OS_EXIT_CRITICAL();
    909a:	6838      	ldr	r0, [r7, #0]
    909c:	f00f fe34 	bl	18d08 <OS_CPU_SR_Restore>
                }
            } else {
                OS_EXIT_CRITICAL();
    90a0:	e006      	b.n	90b0 <OSSchedUnlock+0x88>
    90a2:	6838      	ldr	r0, [r7, #0]
    90a4:	f00f fe30 	bl	18d08 <OS_CPU_SR_Restore>
    90a8:	e002      	b.n	90b0 <OSSchedUnlock+0x88>
            }
        } else {
            OS_EXIT_CRITICAL();
    90aa:	6838      	ldr	r0, [r7, #0]
    90ac:	f00f fe2c 	bl	18d08 <OS_CPU_SR_Restore>
        }
    }
}
    90b0:	f107 0704 	add.w	r7, r7, #4	; 0x4
    90b4:	46bd      	mov	sp, r7
    90b6:	bd80      	pop	{r7, pc}

000090b8 <OSStart>:
*                 d_ Execute the task.
*********************************************************************************************************
*/

void  OSStart (void)
{
    90b8:	b580      	push	{r7, lr}
    90ba:	af00      	add	r7, sp, #0
    if (OSRunning == OS_FALSE) {
    90bc:	f640 23a8 	movw	r3, #2728	; 0xaa8
    90c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    90c4:	781b      	ldrb	r3, [r3, #0]
    90c6:	2b00      	cmp	r3, #0
    90c8:	d128      	bne.n	911c <OSStart+0x64>
        OS_SchedNew();                               /* Find highest priority's task priority number   */
    90ca:	f000 fda7 	bl	9c1c <OS_SchedNew>
        OSPrioCur     = OSPrioHighRdy;
    90ce:	f640 23b2 	movw	r3, #2738	; 0xab2
    90d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    90d6:	781a      	ldrb	r2, [r3, #0]
    90d8:	f640 6380 	movw	r3, #3712	; 0xe80
    90dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    90e0:	701a      	strb	r2, [r3, #0]
        OSTCBHighRdy  = OSTCBPrioTbl[OSPrioHighRdy]; /* Point to highest priority task ready to run    */
    90e2:	f640 23b2 	movw	r3, #2738	; 0xab2
    90e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    90ea:	781b      	ldrb	r3, [r3, #0]
    90ec:	461a      	mov	r2, r3
    90ee:	f641 733c 	movw	r3, #7996	; 0x1f3c
    90f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    90f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    90fa:	f241 13b8 	movw	r3, #4536	; 0x11b8
    90fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9102:	601a      	str	r2, [r3, #0]
        OSTCBCur      = OSTCBHighRdy;
    9104:	f241 13b8 	movw	r3, #4536	; 0x11b8
    9108:	f2c2 0300 	movt	r3, #8192	; 0x2000
    910c:	681a      	ldr	r2, [r3, #0]
    910e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9112:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9116:	601a      	str	r2, [r3, #0]
        OSStartHighRdy();                            /* Execute target specific code to start task     */
    9118:	f00f fdf9 	bl	18d0e <OSStartHighRdy>
    }
}
    911c:	46bd      	mov	sp, r7
    911e:	bd80      	pop	{r7, pc}

00009120 <OSStatInit>:
*********************************************************************************************************
*/

#if OS_TASK_STAT_EN > 0
void  OSStatInit (void)
{
    9120:	b580      	push	{r7, lr}
    9122:	b081      	sub	sp, #4
    9124:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    9126:	f04f 0300 	mov.w	r3, #0	; 0x0
    912a:	603b      	str	r3, [r7, #0]
#endif



    OSTimeDly(2);                                /* Synchronize with clock tick                        */
    912c:	f04f 0002 	mov.w	r0, #2	; 0x2
    9130:	f005 f822 	bl	e178 <OSTimeDly>
    OS_ENTER_CRITICAL();
    9134:	f00f fde4 	bl	18d00 <OS_CPU_SR_Save>
    9138:	4603      	mov	r3, r0
    913a:	603b      	str	r3, [r7, #0]
    OSIdleCtr    = 0L;                           /* Clear idle counter                                 */
    913c:	f640 23ac 	movw	r3, #2732	; 0xaac
    9140:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9144:	f04f 0200 	mov.w	r2, #0	; 0x0
    9148:	601a      	str	r2, [r3, #0]
    OS_EXIT_CRITICAL();
    914a:	6838      	ldr	r0, [r7, #0]
    914c:	f00f fddc 	bl	18d08 <OS_CPU_SR_Restore>
    OSTimeDly(OS_TICKS_PER_SEC / 10);            /* Determine MAX. idle counter value for 1/10 second  */
    9150:	f04f 000a 	mov.w	r0, #10	; 0xa
    9154:	f005 f810 	bl	e178 <OSTimeDly>
    OS_ENTER_CRITICAL();
    9158:	f00f fdd2 	bl	18d00 <OS_CPU_SR_Save>
    915c:	4603      	mov	r3, r0
    915e:	603b      	str	r3, [r7, #0]
    OSIdleCtrMax = OSIdleCtr;                    /* Store maximum idle counter count in 1/10 second    */
    9160:	f640 23ac 	movw	r3, #2732	; 0xaac
    9164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9168:	681a      	ldr	r2, [r3, #0]
    916a:	f241 1348 	movw	r3, #4424	; 0x1148
    916e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9172:	601a      	str	r2, [r3, #0]
    OSStatRdy    = OS_TRUE;
    9174:	f641 7338 	movw	r3, #7992	; 0x1f38
    9178:	f2c2 0300 	movt	r3, #8192	; 0x2000
    917c:	f04f 0201 	mov.w	r2, #1	; 0x1
    9180:	701a      	strb	r2, [r3, #0]
    OS_EXIT_CRITICAL();
    9182:	6838      	ldr	r0, [r7, #0]
    9184:	f00f fdc0 	bl	18d08 <OS_CPU_SR_Restore>
}
    9188:	f107 0704 	add.w	r7, r7, #4	; 0x4
    918c:	46bd      	mov	sp, r7
    918e:	bd80      	pop	{r7, pc}

00009190 <OSTimeTick>:
* Returns    : none
*********************************************************************************************************
*/

void  OSTimeTick (void)
{
    9190:	b580      	push	{r7, lr}
    9192:	b083      	sub	sp, #12
    9194:	af00      	add	r7, sp, #0
    OS_TCB    *ptcb;
#if OS_TICK_STEP_EN > 0
    BOOLEAN    step;
#endif
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0;
    9196:	f04f 0300 	mov.w	r3, #0	; 0x0
    919a:	60bb      	str	r3, [r7, #8]
#endif



#if OS_TIME_TICK_HOOK_EN > 0
    OSTimeTickHook();                                      /* Call user definable hook                     */
    919c:	f7ff fb46 	bl	882c <OSTimeTickHook>
#endif
#if OS_TIME_GET_SET_EN > 0
    OS_ENTER_CRITICAL();                                   /* Update the 32-bit tick counter               */
    91a0:	f00f fdae 	bl	18d00 <OS_CPU_SR_Save>
    91a4:	4603      	mov	r3, r0
    91a6:	60bb      	str	r3, [r7, #8]
    OSTime++;
    91a8:	f241 33dc 	movw	r3, #5084	; 0x13dc
    91ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    91b0:	681b      	ldr	r3, [r3, #0]
    91b2:	f103 0201 	add.w	r2, r3, #1	; 0x1
    91b6:	f241 33dc 	movw	r3, #5084	; 0x13dc
    91ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    91be:	601a      	str	r2, [r3, #0]
    OS_EXIT_CRITICAL();
    91c0:	68b8      	ldr	r0, [r7, #8]
    91c2:	f00f fda1 	bl	18d08 <OS_CPU_SR_Restore>
#endif
    if (OSRunning == OS_TRUE) {
    91c6:	f640 23a8 	movw	r3, #2728	; 0xaa8
    91ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    91ce:	781b      	ldrb	r3, [r3, #0]
    91d0:	2b01      	cmp	r3, #1
    91d2:	f040 809b 	bne.w	930c <OSTimeTick+0x17c>
#if OS_TICK_STEP_EN > 0
        switch (OSTickStepState) {                         /* Determine whether we need to process a tick  */
    91d6:	f640 733c 	movw	r3, #3900	; 0xf3c
    91da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    91de:	781b      	ldrb	r3, [r3, #0]
    91e0:	2b01      	cmp	r3, #1
    91e2:	d007      	beq.n	91f4 <OSTimeTick+0x64>
    91e4:	2b02      	cmp	r3, #2
    91e6:	d009      	beq.n	91fc <OSTimeTick+0x6c>
    91e8:	2b00      	cmp	r3, #0
    91ea:	d112      	bne.n	9212 <OSTimeTick+0x82>
            case OS_TICK_STEP_DIS:                         /* Yes, stepping is disabled                    */
                 step = OS_TRUE;
    91ec:	f04f 0301 	mov.w	r3, #1	; 0x1
    91f0:	71fb      	strb	r3, [r7, #7]
                 break;
    91f2:	e018      	b.n	9226 <OSTimeTick+0x96>

            case OS_TICK_STEP_WAIT:                        /* No,  waiting for uC/OS-View to set ...       */
                 step = OS_FALSE;                          /*      .. OSTickStepState to OS_TICK_STEP_ONCE */
    91f4:	f04f 0300 	mov.w	r3, #0	; 0x0
    91f8:	71fb      	strb	r3, [r7, #7]
                 break;
    91fa:	e014      	b.n	9226 <OSTimeTick+0x96>

            case OS_TICK_STEP_ONCE:                        /* Yes, process tick once and wait for next ... */
                 step            = OS_TRUE;                /*      ... step command from uC/OS-View        */
    91fc:	f04f 0301 	mov.w	r3, #1	; 0x1
    9200:	71fb      	strb	r3, [r7, #7]
                 OSTickStepState = OS_TICK_STEP_WAIT;
    9202:	f640 733c 	movw	r3, #3900	; 0xf3c
    9206:	f2c2 0300 	movt	r3, #8192	; 0x2000
    920a:	f04f 0201 	mov.w	r2, #1	; 0x1
    920e:	701a      	strb	r2, [r3, #0]
                 break;
    9210:	e009      	b.n	9226 <OSTimeTick+0x96>

            default:                                       /* Invalid case, correct situation              */
                 step            = OS_TRUE;
    9212:	f04f 0301 	mov.w	r3, #1	; 0x1
    9216:	71fb      	strb	r3, [r7, #7]
                 OSTickStepState = OS_TICK_STEP_DIS;
    9218:	f640 733c 	movw	r3, #3900	; 0xf3c
    921c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9220:	f04f 0200 	mov.w	r2, #0	; 0x0
    9224:	701a      	strb	r2, [r3, #0]
                 break;
        }
        if (step == OS_FALSE) {                            /* Return if waiting for step command           */
    9226:	79fb      	ldrb	r3, [r7, #7]
    9228:	2b00      	cmp	r3, #0
    922a:	d06e      	beq.n	930a <OSTimeTick+0x17a>
            return;
        }
#endif
        ptcb = OSTCBList;                                  /* Point at first TCB in TCB list               */
    922c:	f640 6384 	movw	r3, #3716	; 0xe84
    9230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9234:	681b      	ldr	r3, [r3, #0]
    9236:	603b      	str	r3, [r7, #0]
        while (ptcb->OSTCBPrio != OS_TASK_IDLE_PRIO) {     /* Go through all TCBs in TCB list              */
    9238:	e061      	b.n	92fe <OSTimeTick+0x16e>
            OS_ENTER_CRITICAL();
    923a:	f00f fd61 	bl	18d00 <OS_CPU_SR_Save>
    923e:	4603      	mov	r3, r0
    9240:	60bb      	str	r3, [r7, #8]
            if (ptcb->OSTCBDly != 0) {                     /* No, Delayed or waiting for event with TO     */
    9242:	683b      	ldr	r3, [r7, #0]
    9244:	8ddb      	ldrh	r3, [r3, #46]
    9246:	2b00      	cmp	r3, #0
    9248:	d053      	beq.n	92f2 <OSTimeTick+0x162>
                if (--ptcb->OSTCBDly == 0) {               /* Decrement nbr of ticks to end of delay       */
    924a:	683b      	ldr	r3, [r7, #0]
    924c:	8ddb      	ldrh	r3, [r3, #46]
    924e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    9252:	b29a      	uxth	r2, r3
    9254:	683b      	ldr	r3, [r7, #0]
    9256:	85da      	strh	r2, [r3, #46]
    9258:	683b      	ldr	r3, [r7, #0]
    925a:	8ddb      	ldrh	r3, [r3, #46]
    925c:	2b00      	cmp	r3, #0
    925e:	d148      	bne.n	92f2 <OSTimeTick+0x162>
                                                           /* Check for timeout                            */
                    if ((ptcb->OSTCBStat & OS_STAT_PEND_ANY) != OS_STAT_RDY) {
    9260:	683b      	ldr	r3, [r7, #0]
    9262:	f893 3030 	ldrb.w	r3, [r3, #48]
    9266:	f003 0337 	and.w	r3, r3, #55	; 0x37
    926a:	2b00      	cmp	r3, #0
    926c:	d00d      	beq.n	928a <OSTimeTick+0xfa>
                        ptcb->OSTCBStat  &= ~(INT8U)OS_STAT_PEND_ANY;          /* Yes, Clear status flag   */
    926e:	683b      	ldr	r3, [r7, #0]
    9270:	f893 3030 	ldrb.w	r3, [r3, #48]
    9274:	f003 03c8 	and.w	r3, r3, #200	; 0xc8
    9278:	683a      	ldr	r2, [r7, #0]
    927a:	f882 3030 	strb.w	r3, [r2, #48]
                        ptcb->OSTCBStatPend = OS_STAT_PEND_TO;                 /* Indicate PEND timeout    */
    927e:	683b      	ldr	r3, [r7, #0]
    9280:	f04f 0201 	mov.w	r2, #1	; 0x1
    9284:	f883 2031 	strb.w	r2, [r3, #49]
    9288:	e004      	b.n	9294 <OSTimeTick+0x104>
                    } else {
                        ptcb->OSTCBStatPend = OS_STAT_PEND_OK;
    928a:	683b      	ldr	r3, [r7, #0]
    928c:	f04f 0200 	mov.w	r2, #0	; 0x0
    9290:	f883 2031 	strb.w	r2, [r3, #49]
                    }

                    if ((ptcb->OSTCBStat & OS_STAT_SUSPEND) == OS_STAT_RDY) {  /* Is task suspended?       */
    9294:	683b      	ldr	r3, [r7, #0]
    9296:	f893 3030 	ldrb.w	r3, [r3, #48]
    929a:	f003 0308 	and.w	r3, r3, #8	; 0x8
    929e:	2b00      	cmp	r3, #0
    92a0:	d127      	bne.n	92f2 <OSTimeTick+0x162>
                        OSRdyGrp               |= ptcb->OSTCBBitY;             /* No,  Make ready          */
    92a2:	683b      	ldr	r3, [r7, #0]
    92a4:	f893 2036 	ldrb.w	r2, [r3, #54]
    92a8:	f241 13c0 	movw	r3, #4544	; 0x11c0
    92ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92b0:	781b      	ldrb	r3, [r3, #0]
    92b2:	ea42 0303 	orr.w	r3, r2, r3
    92b6:	b2da      	uxtb	r2, r3
    92b8:	f241 13c0 	movw	r3, #4544	; 0x11c0
    92bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92c0:	701a      	strb	r2, [r3, #0]
                        OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
    92c2:	683b      	ldr	r3, [r7, #0]
    92c4:	f893 3034 	ldrb.w	r3, [r3, #52]
    92c8:	461a      	mov	r2, r3
    92ca:	683b      	ldr	r3, [r7, #0]
    92cc:	f893 3034 	ldrb.w	r3, [r3, #52]
    92d0:	4619      	mov	r1, r3
    92d2:	f241 13c4 	movw	r3, #4548	; 0x11c4
    92d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92da:	5c59      	ldrb	r1, [r3, r1]
    92dc:	683b      	ldr	r3, [r7, #0]
    92de:	f893 3035 	ldrb.w	r3, [r3, #53]
    92e2:	ea41 0303 	orr.w	r3, r1, r3
    92e6:	b2d9      	uxtb	r1, r3
    92e8:	f241 13c4 	movw	r3, #4548	; 0x11c4
    92ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    92f0:	5499      	strb	r1, [r3, r2]
                    }
                }
            }
            ptcb = ptcb->OSTCBNext;                        /* Point at next TCB in TCB list                */
    92f2:	683b      	ldr	r3, [r7, #0]
    92f4:	695b      	ldr	r3, [r3, #20]
    92f6:	603b      	str	r3, [r7, #0]
            OS_EXIT_CRITICAL();
    92f8:	68b8      	ldr	r0, [r7, #8]
    92fa:	f00f fd05 	bl	18d08 <OS_CPU_SR_Restore>
        if (step == OS_FALSE) {                            /* Return if waiting for step command           */
            return;
        }
#endif
        ptcb = OSTCBList;                                  /* Point at first TCB in TCB list               */
        while (ptcb->OSTCBPrio != OS_TASK_IDLE_PRIO) {     /* Go through all TCBs in TCB list              */
    92fe:	683b      	ldr	r3, [r7, #0]
    9300:	f893 3032 	ldrb.w	r3, [r3, #50]
    9304:	2b3f      	cmp	r3, #63
    9306:	d198      	bne.n	923a <OSTimeTick+0xaa>
    9308:	e000      	b.n	930c <OSTimeTick+0x17c>
                 step            = OS_TRUE;
                 OSTickStepState = OS_TICK_STEP_DIS;
                 break;
        }
        if (step == OS_FALSE) {                            /* Return if waiting for step command           */
            return;
    930a:	bf00      	nop
            }
            ptcb = ptcb->OSTCBNext;                        /* Point at next TCB in TCB list                */
            OS_EXIT_CRITICAL();
        }
    }
}
    930c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    9310:	46bd      	mov	sp, r7
    9312:	bd80      	pop	{r7, pc}

00009314 <OSVersion>:
* Returns    : the version number of uC/OS-II multiplied by 100.
*********************************************************************************************************
*/

INT16U  OSVersion (void)
{
    9314:	b480      	push	{r7}
    9316:	af00      	add	r7, sp, #0
    return (OS_VERSION);
    9318:	f44f 738f 	mov.w	r3, #286	; 0x11e
}
    931c:	4618      	mov	r0, r3
    931e:	46bd      	mov	sp, r7
    9320:	bc80      	pop	{r7}
    9322:	4770      	bx	lr

00009324 <OS_Dummy>:
*********************************************************************************************************
*/

#if OS_TASK_DEL_EN > 0
void  OS_Dummy (void)
{
    9324:	b480      	push	{r7}
    9326:	af00      	add	r7, sp, #0
}
    9328:	46bd      	mov	sp, r7
    932a:	bc80      	pop	{r7}
    932c:	4770      	bx	lr
    932e:	46c0      	nop			(mov r8, r8)

00009330 <OS_EventTaskRdy>:
* Note       : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/
#if (OS_EVENT_EN)
INT8U  OS_EventTaskRdy (OS_EVENT *pevent, void *pmsg, INT8U msk, INT8U pend_stat)
{
    9330:	b580      	push	{r7, lr}
    9332:	b086      	sub	sp, #24
    9334:	af00      	add	r7, sp, #0
    9336:	60f8      	str	r0, [r7, #12]
    9338:	60b9      	str	r1, [r7, #8]
    933a:	713a      	strb	r2, [r7, #4]
    933c:	703b      	strb	r3, [r7, #0]
    INT16U  *ptbl;
#endif


#if OS_LOWEST_PRIO <= 63
    y    = OSUnMapTbl[pevent->OSEventGrp];              /* Find HPT waiting for message                */
    933e:	68fb      	ldr	r3, [r7, #12]
    9340:	7a9b      	ldrb	r3, [r3, #10]
    9342:	461a      	mov	r2, r3
    9344:	f64e 3390 	movw	r3, #60304	; 0xeb90
    9348:	f2c0 0301 	movt	r3, #1	; 0x1
    934c:	5c9b      	ldrb	r3, [r3, r2]
    934e:	757b      	strb	r3, [r7, #21]
    x    = OSUnMapTbl[pevent->OSEventTbl[y]];
    9350:	7d7b      	ldrb	r3, [r7, #21]
    9352:	68fa      	ldr	r2, [r7, #12]
    9354:	4413      	add	r3, r2
    9356:	7adb      	ldrb	r3, [r3, #11]
    9358:	461a      	mov	r2, r3
    935a:	f64e 3390 	movw	r3, #60304	; 0xeb90
    935e:	f2c0 0301 	movt	r3, #1	; 0x1
    9362:	5c9b      	ldrb	r3, [r3, r2]
    9364:	75bb      	strb	r3, [r7, #22]
    prio = (INT8U)((y << 3) + x);                       /* Find priority of task getting the msg       */
    9366:	7d7b      	ldrb	r3, [r7, #21]
    9368:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    936c:	b2da      	uxtb	r2, r3
    936e:	7dbb      	ldrb	r3, [r7, #22]
    9370:	4413      	add	r3, r2
    9372:	75fb      	strb	r3, [r7, #23]
        x = OSUnMapTbl[(*ptbl >> 8) & 0xFF] + 8;
    }
    prio = (INT8U)((y << 4) + x);                       /* Find priority of task getting the msg       */
#endif

    ptcb                  =  OSTCBPrioTbl[prio];        /* Point to this task's OS_TCB                 */
    9374:	7dfa      	ldrb	r2, [r7, #23]
    9376:	f641 733c 	movw	r3, #7996	; 0x1f3c
    937a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    937e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9382:	613b      	str	r3, [r7, #16]
    ptcb->OSTCBDly        =  0;                         /* Prevent OSTimeTick() from readying task     */
    9384:	693b      	ldr	r3, [r7, #16]
    9386:	f04f 0200 	mov.w	r2, #0	; 0x0
    938a:	85da      	strh	r2, [r3, #46]
#if ((OS_Q_EN > 0) && (OS_MAX_QS > 0)) || (OS_MBOX_EN > 0)
    ptcb->OSTCBMsg        =  pmsg;                      /* Send message directly to waiting task       */
    938c:	693b      	ldr	r3, [r7, #16]
    938e:	68ba      	ldr	r2, [r7, #8]
    9390:	625a      	str	r2, [r3, #36]
#else
    pmsg                  =  pmsg;                      /* Prevent compiler warning if not used        */
#endif
    ptcb->OSTCBStat      &= ~msk;                       /* Clear bit associated with event type        */
    9392:	693b      	ldr	r3, [r7, #16]
    9394:	f893 3030 	ldrb.w	r3, [r3, #48]
    9398:	461a      	mov	r2, r3
    939a:	793b      	ldrb	r3, [r7, #4]
    939c:	ea6f 0303 	mvn.w	r3, r3
    93a0:	b2db      	uxtb	r3, r3
    93a2:	ea02 0303 	and.w	r3, r2, r3
    93a6:	b2db      	uxtb	r3, r3
    93a8:	b2da      	uxtb	r2, r3
    93aa:	693b      	ldr	r3, [r7, #16]
    93ac:	f883 2030 	strb.w	r2, [r3, #48]
    ptcb->OSTCBStatPend   =  pend_stat;                 /* Set pend status of post or abort            */
    93b0:	693b      	ldr	r3, [r7, #16]
    93b2:	783a      	ldrb	r2, [r7, #0]
    93b4:	f883 2031 	strb.w	r2, [r3, #49]
                                                        /* See if task is ready (could be susp'd)      */
    if ((ptcb->OSTCBStat &   OS_STAT_SUSPEND) == OS_STAT_RDY) {
    93b8:	693b      	ldr	r3, [r7, #16]
    93ba:	f893 3030 	ldrb.w	r3, [r3, #48]
    93be:	f003 0308 	and.w	r3, r3, #8	; 0x8
    93c2:	2b00      	cmp	r3, #0
    93c4:	d121      	bne.n	940a <OS_EventTaskRdy+0xda>
        OSRdyGrp         |=  ptcb->OSTCBBitY;           /* Put task in the ready to run list           */
    93c6:	693b      	ldr	r3, [r7, #16]
    93c8:	f893 2036 	ldrb.w	r2, [r3, #54]
    93cc:	f241 13c0 	movw	r3, #4544	; 0x11c0
    93d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    93d4:	781b      	ldrb	r3, [r3, #0]
    93d6:	ea42 0303 	orr.w	r3, r2, r3
    93da:	b2da      	uxtb	r2, r3
    93dc:	f241 13c0 	movw	r3, #4544	; 0x11c0
    93e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    93e4:	701a      	strb	r2, [r3, #0]
        OSRdyTbl[y]      |=  ptcb->OSTCBBitX;
    93e6:	7d7a      	ldrb	r2, [r7, #21]
    93e8:	7d79      	ldrb	r1, [r7, #21]
    93ea:	f241 13c4 	movw	r3, #4548	; 0x11c4
    93ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    93f2:	5c59      	ldrb	r1, [r3, r1]
    93f4:	693b      	ldr	r3, [r7, #16]
    93f6:	f893 3035 	ldrb.w	r3, [r3, #53]
    93fa:	ea41 0303 	orr.w	r3, r1, r3
    93fe:	b2d9      	uxtb	r1, r3
    9400:	f241 13c4 	movw	r3, #4548	; 0x11c4
    9404:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9408:	5499      	strb	r1, [r3, r2]
    }

    OS_EventTaskRemove(ptcb, pevent);                   /* Remove this task from event   wait list     */
    940a:	6938      	ldr	r0, [r7, #16]
    940c:	68f9      	ldr	r1, [r7, #12]
    940e:	f000 f92b 	bl	9668 <OS_EventTaskRemove>
#if (OS_EVENT_MULTI_EN > 0)
    if (ptcb->OSTCBEventMultiPtr != (OS_EVENT **)0) {   /* Remove this task from events' wait lists    */
    9412:	693b      	ldr	r3, [r7, #16]
    9414:	6a1b      	ldr	r3, [r3, #32]
    9416:	2b00      	cmp	r3, #0
    9418:	d008      	beq.n	942c <OS_EventTaskRdy+0xfc>
        OS_EventTaskRemoveMulti(ptcb, ptcb->OSTCBEventMultiPtr);
    941a:	693b      	ldr	r3, [r7, #16]
    941c:	6a1b      	ldr	r3, [r3, #32]
    941e:	6938      	ldr	r0, [r7, #16]
    9420:	4619      	mov	r1, r3
    9422:	f000 f957 	bl	96d4 <OS_EventTaskRemoveMulti>
        ptcb->OSTCBEventPtr       = (OS_EVENT  *)pevent;/* Return event as first multi-pend event ready*/
    9426:	693b      	ldr	r3, [r7, #16]
    9428:	68fa      	ldr	r2, [r7, #12]
    942a:	61da      	str	r2, [r3, #28]
    }
#endif

    return (prio);
    942c:	7dfb      	ldrb	r3, [r7, #23]
}
    942e:	4618      	mov	r0, r3
    9430:	f107 0718 	add.w	r7, r7, #24	; 0x18
    9434:	46bd      	mov	sp, r7
    9436:	bd80      	pop	{r7, pc}

00009438 <OS_EventTaskWait>:
* Note       : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/
#if (OS_EVENT_EN)
void  OS_EventTaskWait (OS_EVENT *pevent)
{
    9438:	b480      	push	{r7}
    943a:	b082      	sub	sp, #8
    943c:	af00      	add	r7, sp, #0
    943e:	6038      	str	r0, [r7, #0]
    INT8U  y;


    OSTCBCur->OSTCBEventPtr               = pevent;                 /* Store ptr to ECB in TCB         */
    9440:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9444:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9448:	681b      	ldr	r3, [r3, #0]
    944a:	683a      	ldr	r2, [r7, #0]
    944c:	61da      	str	r2, [r3, #28]

    pevent->OSEventTbl[OSTCBCur->OSTCBY] |= OSTCBCur->OSTCBBitX;    /* Put task in waiting list        */
    944e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9452:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9456:	681b      	ldr	r3, [r3, #0]
    9458:	f893 3034 	ldrb.w	r3, [r3, #52]
    945c:	4619      	mov	r1, r3
    945e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9462:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9466:	681b      	ldr	r3, [r3, #0]
    9468:	f893 3034 	ldrb.w	r3, [r3, #52]
    946c:	683a      	ldr	r2, [r7, #0]
    946e:	4413      	add	r3, r2
    9470:	7ada      	ldrb	r2, [r3, #11]
    9472:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    947a:	681b      	ldr	r3, [r3, #0]
    947c:	f893 3035 	ldrb.w	r3, [r3, #53]
    9480:	ea42 0303 	orr.w	r3, r2, r3
    9484:	b2da      	uxtb	r2, r3
    9486:	683b      	ldr	r3, [r7, #0]
    9488:	440b      	add	r3, r1
    948a:	72da      	strb	r2, [r3, #11]
    pevent->OSEventGrp                   |= OSTCBCur->OSTCBBitY;
    948c:	683b      	ldr	r3, [r7, #0]
    948e:	7a9a      	ldrb	r2, [r3, #10]
    9490:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9494:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9498:	681b      	ldr	r3, [r3, #0]
    949a:	f893 3036 	ldrb.w	r3, [r3, #54]
    949e:	ea42 0303 	orr.w	r3, r2, r3
    94a2:	b2da      	uxtb	r2, r3
    94a4:	683b      	ldr	r3, [r7, #0]
    94a6:	729a      	strb	r2, [r3, #10]

    y             =  OSTCBCur->OSTCBY;            /* Task no longer ready                              */
    94a8:	f241 33d4 	movw	r3, #5076	; 0x13d4
    94ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94b0:	681b      	ldr	r3, [r3, #0]
    94b2:	f893 3034 	ldrb.w	r3, [r3, #52]
    94b6:	71fb      	strb	r3, [r7, #7]
    OSRdyTbl[y]  &= ~OSTCBCur->OSTCBBitX;
    94b8:	79fa      	ldrb	r2, [r7, #7]
    94ba:	79f9      	ldrb	r1, [r7, #7]
    94bc:	f241 13c4 	movw	r3, #4548	; 0x11c4
    94c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94c4:	5c5b      	ldrb	r3, [r3, r1]
    94c6:	4619      	mov	r1, r3
    94c8:	f241 33d4 	movw	r3, #5076	; 0x13d4
    94cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94d0:	681b      	ldr	r3, [r3, #0]
    94d2:	f893 3035 	ldrb.w	r3, [r3, #53]
    94d6:	ea6f 0303 	mvn.w	r3, r3
    94da:	b2db      	uxtb	r3, r3
    94dc:	ea01 0303 	and.w	r3, r1, r3
    94e0:	b2db      	uxtb	r3, r3
    94e2:	b2d9      	uxtb	r1, r3
    94e4:	f241 13c4 	movw	r3, #4548	; 0x11c4
    94e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94ec:	5499      	strb	r1, [r3, r2]
    if (OSRdyTbl[y] == 0) {
    94ee:	79fa      	ldrb	r2, [r7, #7]
    94f0:	f241 13c4 	movw	r3, #4548	; 0x11c4
    94f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    94f8:	5c9b      	ldrb	r3, [r3, r2]
    94fa:	2b00      	cmp	r3, #0
    94fc:	d117      	bne.n	952e <OS_EventTaskWait+0xf6>
        OSRdyGrp &= ~OSTCBCur->OSTCBBitY;         /* Clear event grp bit if this was only task pending */
    94fe:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9502:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9506:	681b      	ldr	r3, [r3, #0]
    9508:	f893 3036 	ldrb.w	r3, [r3, #54]
    950c:	ea6f 0303 	mvn.w	r3, r3
    9510:	b2da      	uxtb	r2, r3
    9512:	f241 13c0 	movw	r3, #4544	; 0x11c0
    9516:	f2c2 0300 	movt	r3, #8192	; 0x2000
    951a:	781b      	ldrb	r3, [r3, #0]
    951c:	ea02 0303 	and.w	r3, r2, r3
    9520:	b2db      	uxtb	r3, r3
    9522:	b2da      	uxtb	r2, r3
    9524:	f241 13c0 	movw	r3, #4544	; 0x11c0
    9528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    952c:	701a      	strb	r2, [r3, #0]
    }
}
    952e:	f107 0708 	add.w	r7, r7, #8	; 0x8
    9532:	46bd      	mov	sp, r7
    9534:	bc80      	pop	{r7}
    9536:	4770      	bx	lr

00009538 <OS_EventTaskWaitMulti>:
* Note       : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/
#if ((OS_EVENT_EN) && (OS_EVENT_MULTI_EN > 0))
void  OS_EventTaskWaitMulti (OS_EVENT **pevents_wait)
{
    9538:	b480      	push	{r7}
    953a:	b084      	sub	sp, #16
    953c:	af00      	add	r7, sp, #0
    953e:	6038      	str	r0, [r7, #0]
    OS_EVENT **pevents;
    OS_EVENT  *pevent;
    INT8U      y;


    OSTCBCur->OSTCBEventPtr      = (OS_EVENT  *)0;
    9540:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9544:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9548:	681b      	ldr	r3, [r3, #0]
    954a:	f04f 0200 	mov.w	r2, #0	; 0x0
    954e:	61da      	str	r2, [r3, #28]
    OSTCBCur->OSTCBEventMultiPtr = (OS_EVENT **)pevents_wait;       /* Store ptr to ECBs in TCB        */
    9550:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9558:	681b      	ldr	r3, [r3, #0]
    955a:	683a      	ldr	r2, [r7, #0]
    955c:	621a      	str	r2, [r3, #32]

    pevents =  pevents_wait;
    955e:	683b      	ldr	r3, [r7, #0]
    9560:	607b      	str	r3, [r7, #4]
    pevent  = *pevents;
    9562:	687b      	ldr	r3, [r7, #4]
    9564:	681b      	ldr	r3, [r3, #0]
    9566:	60bb      	str	r3, [r7, #8]
    while (pevent != (OS_EVENT *)0) {                               /* Put task in waiting lists       */
    9568:	e033      	b.n	95d2 <OS_EventTaskWaitMulti+0x9a>
        pevent->OSEventTbl[OSTCBCur->OSTCBY] |= OSTCBCur->OSTCBBitX;
    956a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    956e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9572:	681b      	ldr	r3, [r3, #0]
    9574:	f893 3034 	ldrb.w	r3, [r3, #52]
    9578:	4619      	mov	r1, r3
    957a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    957e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9582:	681b      	ldr	r3, [r3, #0]
    9584:	f893 3034 	ldrb.w	r3, [r3, #52]
    9588:	68ba      	ldr	r2, [r7, #8]
    958a:	4413      	add	r3, r2
    958c:	7ada      	ldrb	r2, [r3, #11]
    958e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9592:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9596:	681b      	ldr	r3, [r3, #0]
    9598:	f893 3035 	ldrb.w	r3, [r3, #53]
    959c:	ea42 0303 	orr.w	r3, r2, r3
    95a0:	b2da      	uxtb	r2, r3
    95a2:	68bb      	ldr	r3, [r7, #8]
    95a4:	440b      	add	r3, r1
    95a6:	72da      	strb	r2, [r3, #11]
        pevent->OSEventGrp                   |= OSTCBCur->OSTCBBitY;
    95a8:	68bb      	ldr	r3, [r7, #8]
    95aa:	7a9a      	ldrb	r2, [r3, #10]
    95ac:	f241 33d4 	movw	r3, #5076	; 0x13d4
    95b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    95b4:	681b      	ldr	r3, [r3, #0]
    95b6:	f893 3036 	ldrb.w	r3, [r3, #54]
    95ba:	ea42 0303 	orr.w	r3, r2, r3
    95be:	b2da      	uxtb	r2, r3
    95c0:	68bb      	ldr	r3, [r7, #8]
    95c2:	729a      	strb	r2, [r3, #10]
        pevents++;
    95c4:	687b      	ldr	r3, [r7, #4]
    95c6:	f103 0304 	add.w	r3, r3, #4	; 0x4
    95ca:	607b      	str	r3, [r7, #4]
        pevent = *pevents;
    95cc:	687b      	ldr	r3, [r7, #4]
    95ce:	681b      	ldr	r3, [r3, #0]
    95d0:	60bb      	str	r3, [r7, #8]
    OSTCBCur->OSTCBEventPtr      = (OS_EVENT  *)0;
    OSTCBCur->OSTCBEventMultiPtr = (OS_EVENT **)pevents_wait;       /* Store ptr to ECBs in TCB        */

    pevents =  pevents_wait;
    pevent  = *pevents;
    while (pevent != (OS_EVENT *)0) {                               /* Put task in waiting lists       */
    95d2:	68bb      	ldr	r3, [r7, #8]
    95d4:	2b00      	cmp	r3, #0
    95d6:	d1c8      	bne.n	956a <OS_EventTaskWaitMulti+0x32>
        pevent->OSEventGrp                   |= OSTCBCur->OSTCBBitY;
        pevents++;
        pevent = *pevents;
    }

    y             =  OSTCBCur->OSTCBY;            /* Task no longer ready                              */
    95d8:	f241 33d4 	movw	r3, #5076	; 0x13d4
    95dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    95e0:	681b      	ldr	r3, [r3, #0]
    95e2:	f893 3034 	ldrb.w	r3, [r3, #52]
    95e6:	73fb      	strb	r3, [r7, #15]
    OSRdyTbl[y]  &= ~OSTCBCur->OSTCBBitX;
    95e8:	7bfa      	ldrb	r2, [r7, #15]
    95ea:	7bf9      	ldrb	r1, [r7, #15]
    95ec:	f241 13c4 	movw	r3, #4548	; 0x11c4
    95f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    95f4:	5c5b      	ldrb	r3, [r3, r1]
    95f6:	4619      	mov	r1, r3
    95f8:	f241 33d4 	movw	r3, #5076	; 0x13d4
    95fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9600:	681b      	ldr	r3, [r3, #0]
    9602:	f893 3035 	ldrb.w	r3, [r3, #53]
    9606:	ea6f 0303 	mvn.w	r3, r3
    960a:	b2db      	uxtb	r3, r3
    960c:	ea01 0303 	and.w	r3, r1, r3
    9610:	b2db      	uxtb	r3, r3
    9612:	b2d9      	uxtb	r1, r3
    9614:	f241 13c4 	movw	r3, #4548	; 0x11c4
    9618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    961c:	5499      	strb	r1, [r3, r2]
    if (OSRdyTbl[y] == 0) {
    961e:	7bfa      	ldrb	r2, [r7, #15]
    9620:	f241 13c4 	movw	r3, #4548	; 0x11c4
    9624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9628:	5c9b      	ldrb	r3, [r3, r2]
    962a:	2b00      	cmp	r3, #0
    962c:	d117      	bne.n	965e <OS_EventTaskWaitMulti+0x126>
        OSRdyGrp &= ~OSTCBCur->OSTCBBitY;         /* Clear event grp bit if this was only task pending */
    962e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9632:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9636:	681b      	ldr	r3, [r3, #0]
    9638:	f893 3036 	ldrb.w	r3, [r3, #54]
    963c:	ea6f 0303 	mvn.w	r3, r3
    9640:	b2da      	uxtb	r2, r3
    9642:	f241 13c0 	movw	r3, #4544	; 0x11c0
    9646:	f2c2 0300 	movt	r3, #8192	; 0x2000
    964a:	781b      	ldrb	r3, [r3, #0]
    964c:	ea02 0303 	and.w	r3, r2, r3
    9650:	b2db      	uxtb	r3, r3
    9652:	b2da      	uxtb	r2, r3
    9654:	f241 13c0 	movw	r3, #4544	; 0x11c0
    9658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    965c:	701a      	strb	r2, [r3, #0]
    }
}
    965e:	f107 0710 	add.w	r7, r7, #16	; 0x10
    9662:	46bd      	mov	sp, r7
    9664:	bc80      	pop	{r7}
    9666:	4770      	bx	lr

00009668 <OS_EventTaskRemove>:
*********************************************************************************************************
*/
#if (OS_EVENT_EN)
void  OS_EventTaskRemove (OS_TCB   *ptcb,
                          OS_EVENT *pevent)
{
    9668:	b480      	push	{r7}
    966a:	b083      	sub	sp, #12
    966c:	af00      	add	r7, sp, #0
    966e:	6078      	str	r0, [r7, #4]
    9670:	6039      	str	r1, [r7, #0]
    INT8U  y;


    y                       =  ptcb->OSTCBY;
    9672:	687b      	ldr	r3, [r7, #4]
    9674:	f893 3034 	ldrb.w	r3, [r3, #52]
    9678:	72fb      	strb	r3, [r7, #11]
    pevent->OSEventTbl[y]  &= ~ptcb->OSTCBBitX;         /* Remove task from wait list                  */
    967a:	7afb      	ldrb	r3, [r7, #11]
    967c:	7afa      	ldrb	r2, [r7, #11]
    967e:	6839      	ldr	r1, [r7, #0]
    9680:	440a      	add	r2, r1
    9682:	7ad2      	ldrb	r2, [r2, #11]
    9684:	4611      	mov	r1, r2
    9686:	687a      	ldr	r2, [r7, #4]
    9688:	f892 2035 	ldrb.w	r2, [r2, #53]
    968c:	ea6f 0202 	mvn.w	r2, r2
    9690:	b2d2      	uxtb	r2, r2
    9692:	ea01 0202 	and.w	r2, r1, r2
    9696:	b2d2      	uxtb	r2, r2
    9698:	b2d2      	uxtb	r2, r2
    969a:	6839      	ldr	r1, [r7, #0]
    969c:	440b      	add	r3, r1
    969e:	72da      	strb	r2, [r3, #11]
    if (pevent->OSEventTbl[y] == 0) {
    96a0:	7afb      	ldrb	r3, [r7, #11]
    96a2:	683a      	ldr	r2, [r7, #0]
    96a4:	4413      	add	r3, r2
    96a6:	7adb      	ldrb	r3, [r3, #11]
    96a8:	2b00      	cmp	r3, #0
    96aa:	d10e      	bne.n	96ca <OS_EventTaskRemove+0x62>
        pevent->OSEventGrp &= ~ptcb->OSTCBBitY;
    96ac:	683b      	ldr	r3, [r7, #0]
    96ae:	7a9b      	ldrb	r3, [r3, #10]
    96b0:	461a      	mov	r2, r3
    96b2:	687b      	ldr	r3, [r7, #4]
    96b4:	f893 3036 	ldrb.w	r3, [r3, #54]
    96b8:	ea6f 0303 	mvn.w	r3, r3
    96bc:	b2db      	uxtb	r3, r3
    96be:	ea02 0303 	and.w	r3, r2, r3
    96c2:	b2db      	uxtb	r3, r3
    96c4:	b2da      	uxtb	r2, r3
    96c6:	683b      	ldr	r3, [r7, #0]
    96c8:	729a      	strb	r2, [r3, #10]
    }
}
    96ca:	f107 070c 	add.w	r7, r7, #12	; 0xc
    96ce:	46bd      	mov	sp, r7
    96d0:	bc80      	pop	{r7}
    96d2:	4770      	bx	lr

000096d4 <OS_EventTaskRemoveMulti>:
*********************************************************************************************************
*/
#if ((OS_EVENT_EN) && (OS_EVENT_MULTI_EN > 0))
void  OS_EventTaskRemoveMulti (OS_TCB    *ptcb,
                               OS_EVENT **pevents_multi)
{
    96d4:	b480      	push	{r7}
    96d6:	b085      	sub	sp, #20
    96d8:	af00      	add	r7, sp, #0
    96da:	6078      	str	r0, [r7, #4]
    96dc:	6039      	str	r1, [r7, #0]
    INT16U     bity;
    INT16U     bitx;
#endif


    y       =  ptcb->OSTCBY;
    96de:	687b      	ldr	r3, [r7, #4]
    96e0:	f893 3034 	ldrb.w	r3, [r3, #52]
    96e4:	747b      	strb	r3, [r7, #17]
    bity    =  ptcb->OSTCBBitY;
    96e6:	687b      	ldr	r3, [r7, #4]
    96e8:	f893 3036 	ldrb.w	r3, [r3, #54]
    96ec:	74bb      	strb	r3, [r7, #18]
    bitx    =  ptcb->OSTCBBitX;
    96ee:	687b      	ldr	r3, [r7, #4]
    96f0:	f893 3035 	ldrb.w	r3, [r3, #53]
    96f4:	74fb      	strb	r3, [r7, #19]
    pevents =  pevents_multi;
    96f6:	683b      	ldr	r3, [r7, #0]
    96f8:	60bb      	str	r3, [r7, #8]
    pevent  = *pevents;
    96fa:	68bb      	ldr	r3, [r7, #8]
    96fc:	681b      	ldr	r3, [r3, #0]
    96fe:	60fb      	str	r3, [r7, #12]
    while (pevent != (OS_EVENT *)0) {                   /* Remove task from all events' wait lists     */
    9700:	e02a      	b.n	9758 <OS_EventTaskRemoveMulti+0x84>
        pevent->OSEventTbl[y]  &= ~bitx;
    9702:	7c7b      	ldrb	r3, [r7, #17]
    9704:	7c7a      	ldrb	r2, [r7, #17]
    9706:	68f9      	ldr	r1, [r7, #12]
    9708:	440a      	add	r2, r1
    970a:	7ad2      	ldrb	r2, [r2, #11]
    970c:	4611      	mov	r1, r2
    970e:	7cfa      	ldrb	r2, [r7, #19]
    9710:	ea6f 0202 	mvn.w	r2, r2
    9714:	b2d2      	uxtb	r2, r2
    9716:	ea01 0202 	and.w	r2, r1, r2
    971a:	b2d2      	uxtb	r2, r2
    971c:	b2d2      	uxtb	r2, r2
    971e:	68f9      	ldr	r1, [r7, #12]
    9720:	440b      	add	r3, r1
    9722:	72da      	strb	r2, [r3, #11]
        if (pevent->OSEventTbl[y] == 0) {
    9724:	7c7b      	ldrb	r3, [r7, #17]
    9726:	68fa      	ldr	r2, [r7, #12]
    9728:	4413      	add	r3, r2
    972a:	7adb      	ldrb	r3, [r3, #11]
    972c:	2b00      	cmp	r3, #0
    972e:	d10c      	bne.n	974a <OS_EventTaskRemoveMulti+0x76>
            pevent->OSEventGrp &= ~bity;
    9730:	68fb      	ldr	r3, [r7, #12]
    9732:	7a9b      	ldrb	r3, [r3, #10]
    9734:	461a      	mov	r2, r3
    9736:	7cbb      	ldrb	r3, [r7, #18]
    9738:	ea6f 0303 	mvn.w	r3, r3
    973c:	b2db      	uxtb	r3, r3
    973e:	ea02 0303 	and.w	r3, r2, r3
    9742:	b2db      	uxtb	r3, r3
    9744:	b2da      	uxtb	r2, r3
    9746:	68fb      	ldr	r3, [r7, #12]
    9748:	729a      	strb	r2, [r3, #10]
        }
        pevents++;
    974a:	68bb      	ldr	r3, [r7, #8]
    974c:	f103 0304 	add.w	r3, r3, #4	; 0x4
    9750:	60bb      	str	r3, [r7, #8]
        pevent = *pevents;
    9752:	68bb      	ldr	r3, [r7, #8]
    9754:	681b      	ldr	r3, [r3, #0]
    9756:	60fb      	str	r3, [r7, #12]
    y       =  ptcb->OSTCBY;
    bity    =  ptcb->OSTCBBitY;
    bitx    =  ptcb->OSTCBBitX;
    pevents =  pevents_multi;
    pevent  = *pevents;
    while (pevent != (OS_EVENT *)0) {                   /* Remove task from all events' wait lists     */
    9758:	68fb      	ldr	r3, [r7, #12]
    975a:	2b00      	cmp	r3, #0
    975c:	d1d1      	bne.n	9702 <OS_EventTaskRemoveMulti+0x2e>
            pevent->OSEventGrp &= ~bity;
        }
        pevents++;
        pevent = *pevents;
    }
}
    975e:	f107 0714 	add.w	r7, r7, #20	; 0x14
    9762:	46bd      	mov	sp, r7
    9764:	bc80      	pop	{r7}
    9766:	4770      	bx	lr

00009768 <OS_EventWaitListInit>:
* Note       : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/
#if (OS_EVENT_EN)
void  OS_EventWaitListInit (OS_EVENT *pevent)
{
    9768:	b480      	push	{r7}
    976a:	b083      	sub	sp, #12
    976c:	af00      	add	r7, sp, #0
    976e:	6038      	str	r0, [r7, #0]
    INT16U *ptbl;
#endif
    INT8U   i;


    pevent->OSEventGrp = 0;                      /* No task waiting on event                           */
    9770:	683b      	ldr	r3, [r7, #0]
    9772:	f04f 0200 	mov.w	r2, #0	; 0x0
    9776:	729a      	strb	r2, [r3, #10]
    ptbl               = &pevent->OSEventTbl[0];
    9778:	683b      	ldr	r3, [r7, #0]
    977a:	f103 030b 	add.w	r3, r3, #11	; 0xb
    977e:	607b      	str	r3, [r7, #4]

    for (i = 0; i < OS_EVENT_TBL_SIZE; i++) {
    9780:	f04f 0300 	mov.w	r3, #0	; 0x0
    9784:	72fb      	strb	r3, [r7, #11]
    9786:	e00b      	b.n	97a0 <OS_EventWaitListInit+0x38>
        *ptbl++ = 0;
    9788:	687b      	ldr	r3, [r7, #4]
    978a:	f04f 0200 	mov.w	r2, #0	; 0x0
    978e:	701a      	strb	r2, [r3, #0]
    9790:	687b      	ldr	r3, [r7, #4]
    9792:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9796:	607b      	str	r3, [r7, #4]


    pevent->OSEventGrp = 0;                      /* No task waiting on event                           */
    ptbl               = &pevent->OSEventTbl[0];

    for (i = 0; i < OS_EVENT_TBL_SIZE; i++) {
    9798:	7afb      	ldrb	r3, [r7, #11]
    979a:	f103 0301 	add.w	r3, r3, #1	; 0x1
    979e:	72fb      	strb	r3, [r7, #11]
    97a0:	7afb      	ldrb	r3, [r7, #11]
    97a2:	2b07      	cmp	r3, #7
    97a4:	d9f0      	bls.n	9788 <OS_EventWaitListInit+0x20>
        *ptbl++ = 0;
    }
}
    97a6:	f107 070c 	add.w	r7, r7, #12	; 0xc
    97aa:	46bd      	mov	sp, r7
    97ac:	bc80      	pop	{r7}
    97ae:	4770      	bx	lr

000097b0 <OS_InitEventList>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitEventList (void)
{
    97b0:	b580      	push	{r7, lr}
    97b2:	b083      	sub	sp, #12
    97b4:	af00      	add	r7, sp, #0
    INT16U     i;
    OS_EVENT  *pevent1;
    OS_EVENT  *pevent2;


    OS_MemClr((INT8U *)&OSEventTbl[0], sizeof(OSEventTbl)); /* Clear the event table                   */
    97b6:	f241 53e4 	movw	r3, #5604	; 0x15e4
    97ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    97be:	4618      	mov	r0, r3
    97c0:	f44f 71b4 	mov.w	r1, #360	; 0x168
    97c4:	f000 f998 	bl	9af8 <OS_MemClr>
    pevent1 = &OSEventTbl[0];
    97c8:	f241 53e4 	movw	r3, #5604	; 0x15e4
    97cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    97d0:	607b      	str	r3, [r7, #4]
    pevent2 = &OSEventTbl[1];
    97d2:	4b20      	ldr	r3, [pc, #128]	(9854 <OS_InitEventList+0xa4>)
    97d4:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < (OS_MAX_EVENTS - 1); i++) {             /* Init. list of free EVENT control blocks */
    97d6:	f04f 0300 	mov.w	r3, #0	; 0x0
    97da:	807b      	strh	r3, [r7, #2]
    97dc:	e01a      	b.n	9814 <OS_InitEventList+0x64>
        pevent1->OSEventType    = OS_EVENT_TYPE_UNUSED;
    97de:	687b      	ldr	r3, [r7, #4]
    97e0:	f04f 0200 	mov.w	r2, #0	; 0x0
    97e4:	701a      	strb	r2, [r3, #0]
        pevent1->OSEventPtr     = pevent2;
    97e6:	687b      	ldr	r3, [r7, #4]
    97e8:	68ba      	ldr	r2, [r7, #8]
    97ea:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_SIZE > 1
        pevent1->OSEventName[0] = '?';                      /* Unknown name                            */
    97ec:	687b      	ldr	r3, [r7, #4]
    97ee:	f04f 023f 	mov.w	r2, #63	; 0x3f
    97f2:	74da      	strb	r2, [r3, #19]
        pevent1->OSEventName[1] = OS_ASCII_NUL;
    97f4:	687b      	ldr	r3, [r7, #4]
    97f6:	f04f 0200 	mov.w	r2, #0	; 0x0
    97fa:	751a      	strb	r2, [r3, #20]
#endif
        pevent1++;
    97fc:	687b      	ldr	r3, [r7, #4]
    97fe:	f103 0324 	add.w	r3, r3, #36	; 0x24
    9802:	607b      	str	r3, [r7, #4]
        pevent2++;
    9804:	68bb      	ldr	r3, [r7, #8]
    9806:	f103 0324 	add.w	r3, r3, #36	; 0x24
    980a:	60bb      	str	r3, [r7, #8]


    OS_MemClr((INT8U *)&OSEventTbl[0], sizeof(OSEventTbl)); /* Clear the event table                   */
    pevent1 = &OSEventTbl[0];
    pevent2 = &OSEventTbl[1];
    for (i = 0; i < (OS_MAX_EVENTS - 1); i++) {             /* Init. list of free EVENT control blocks */
    980c:	887b      	ldrh	r3, [r7, #2]
    980e:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9812:	807b      	strh	r3, [r7, #2]
    9814:	887b      	ldrh	r3, [r7, #2]
    9816:	2b08      	cmp	r3, #8
    9818:	d9e1      	bls.n	97de <OS_InitEventList+0x2e>
        pevent1->OSEventName[1] = OS_ASCII_NUL;
#endif
        pevent1++;
        pevent2++;
    }
    pevent1->OSEventType            = OS_EVENT_TYPE_UNUSED;
    981a:	687b      	ldr	r3, [r7, #4]
    981c:	f04f 0200 	mov.w	r2, #0	; 0x0
    9820:	701a      	strb	r2, [r3, #0]
    pevent1->OSEventPtr             = (OS_EVENT *)0;
    9822:	687b      	ldr	r3, [r7, #4]
    9824:	f04f 0200 	mov.w	r2, #0	; 0x0
    9828:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_SIZE > 1
    pevent1->OSEventName[0]         = '?';
    982a:	687b      	ldr	r3, [r7, #4]
    982c:	f04f 023f 	mov.w	r2, #63	; 0x3f
    9830:	74da      	strb	r2, [r3, #19]
    pevent1->OSEventName[1]         = OS_ASCII_NUL;
    9832:	687b      	ldr	r3, [r7, #4]
    9834:	f04f 0200 	mov.w	r2, #0	; 0x0
    9838:	751a      	strb	r2, [r3, #20]
#endif
    OSEventFreeList                 = &OSEventTbl[0];
    983a:	f241 33cc 	movw	r3, #5068	; 0x13cc
    983e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9842:	f241 52e4 	movw	r2, #5604	; 0x15e4
    9846:	f2c2 0200 	movt	r2, #8192	; 0x2000
    984a:	601a      	str	r2, [r3, #0]
    OSEventFreeList->OSEventName[0] = '?';                  /* Unknown name                            */
    OSEventFreeList->OSEventName[1] = OS_ASCII_NUL;
#endif
#endif
#endif
}
    984c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    9850:	46bd      	mov	sp, r7
    9852:	bd80      	pop	{r7, pc}
    9854:	20001608 	.word	0x20001608

00009858 <OS_InitMisc>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitMisc (void)
{
    9858:	b480      	push	{r7}
    985a:	af00      	add	r7, sp, #0
#if OS_TIME_GET_SET_EN > 0
    OSTime        = 0L;                                    /* Clear the 32-bit system clock            */
    985c:	f241 33dc 	movw	r3, #5084	; 0x13dc
    9860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9864:	f04f 0200 	mov.w	r2, #0	; 0x0
    9868:	601a      	str	r2, [r3, #0]
#endif

    OSIntNesting  = 0;                                     /* Clear the interrupt nesting counter      */
    986a:	f241 33d0 	movw	r3, #5072	; 0x13d0
    986e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9872:	f04f 0200 	mov.w	r2, #0	; 0x0
    9876:	701a      	strb	r2, [r3, #0]
    OSLockNesting = 0;                                     /* Clear the scheduling lock counter        */
    9878:	f640 23a0 	movw	r3, #2720	; 0xaa0
    987c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9880:	f04f 0200 	mov.w	r2, #0	; 0x0
    9884:	701a      	strb	r2, [r3, #0]

    OSTaskCtr     = 0;                                     /* Clear the number of tasks                */
    9886:	f241 1351 	movw	r3, #4433	; 0x1151
    988a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    988e:	f04f 0200 	mov.w	r2, #0	; 0x0
    9892:	701a      	strb	r2, [r3, #0]

    OSRunning     = OS_FALSE;                              /* Indicate that multitasking not started   */
    9894:	f640 23a8 	movw	r3, #2728	; 0xaa8
    9898:	f2c2 0300 	movt	r3, #8192	; 0x2000
    989c:	f04f 0200 	mov.w	r2, #0	; 0x0
    98a0:	701a      	strb	r2, [r3, #0]

    OSCtxSwCtr    = 0;                                     /* Clear the context switch counter         */
    98a2:	f241 1340 	movw	r3, #4416	; 0x1140
    98a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98aa:	f04f 0200 	mov.w	r2, #0	; 0x0
    98ae:	601a      	str	r2, [r3, #0]
    OSIdleCtr     = 0L;                                    /* Clear the 32-bit idle counter            */
    98b0:	f640 23ac 	movw	r3, #2732	; 0xaac
    98b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98b8:	f04f 0200 	mov.w	r2, #0	; 0x0
    98bc:	601a      	str	r2, [r3, #0]

#if OS_TASK_STAT_EN > 0
    OSIdleCtrRun  = 0L;
    98be:	f242 033c 	movw	r3, #8252	; 0x203c
    98c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98c6:	f04f 0200 	mov.w	r2, #0	; 0x0
    98ca:	601a      	str	r2, [r3, #0]
    OSIdleCtrMax  = 0L;
    98cc:	f241 1348 	movw	r3, #4424	; 0x1148
    98d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98d4:	f04f 0200 	mov.w	r2, #0	; 0x0
    98d8:	601a      	str	r2, [r3, #0]
    OSStatRdy     = OS_FALSE;                              /* Statistic task is not ready              */
    98da:	f641 7338 	movw	r3, #7992	; 0x1f38
    98de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98e2:	f04f 0200 	mov.w	r2, #0	; 0x0
    98e6:	701a      	strb	r2, [r3, #0]
#endif
}
    98e8:	46bd      	mov	sp, r7
    98ea:	bc80      	pop	{r7}
    98ec:	4770      	bx	lr
    98ee:	46c0      	nop			(mov r8, r8)

000098f0 <OS_InitRdyList>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitRdyList (void)
{
    98f0:	b480      	push	{r7}
    98f2:	b082      	sub	sp, #8
    98f4:	af00      	add	r7, sp, #0
#else
    INT16U  *prdytbl;
#endif


    OSRdyGrp      = 0;                                     /* Clear the ready list                     */
    98f6:	f241 13c0 	movw	r3, #4544	; 0x11c0
    98fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    98fe:	f04f 0200 	mov.w	r2, #0	; 0x0
    9902:	701a      	strb	r2, [r3, #0]
    prdytbl       = &OSRdyTbl[0];
    9904:	f241 13c4 	movw	r3, #4548	; 0x11c4
    9908:	f2c2 0300 	movt	r3, #8192	; 0x2000
    990c:	607b      	str	r3, [r7, #4]
    for (i = 0; i < OS_RDY_TBL_SIZE; i++) {
    990e:	f04f 0300 	mov.w	r3, #0	; 0x0
    9912:	70fb      	strb	r3, [r7, #3]
    9914:	e00b      	b.n	992e <OS_InitRdyList+0x3e>
        *prdytbl++ = 0;
    9916:	687b      	ldr	r3, [r7, #4]
    9918:	f04f 0200 	mov.w	r2, #0	; 0x0
    991c:	701a      	strb	r2, [r3, #0]
    991e:	687b      	ldr	r3, [r7, #4]
    9920:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9924:	607b      	str	r3, [r7, #4]
#endif


    OSRdyGrp      = 0;                                     /* Clear the ready list                     */
    prdytbl       = &OSRdyTbl[0];
    for (i = 0; i < OS_RDY_TBL_SIZE; i++) {
    9926:	78fb      	ldrb	r3, [r7, #3]
    9928:	f103 0301 	add.w	r3, r3, #1	; 0x1
    992c:	70fb      	strb	r3, [r7, #3]
    992e:	78fb      	ldrb	r3, [r7, #3]
    9930:	2b07      	cmp	r3, #7
    9932:	d9f0      	bls.n	9916 <OS_InitRdyList+0x26>
        *prdytbl++ = 0;
    }

    OSPrioCur     = 0;
    9934:	f640 6380 	movw	r3, #3712	; 0xe80
    9938:	f2c2 0300 	movt	r3, #8192	; 0x2000
    993c:	f04f 0200 	mov.w	r2, #0	; 0x0
    9940:	701a      	strb	r2, [r3, #0]
    OSPrioHighRdy = 0;
    9942:	f640 23b2 	movw	r3, #2738	; 0xab2
    9946:	f2c2 0300 	movt	r3, #8192	; 0x2000
    994a:	f04f 0200 	mov.w	r2, #0	; 0x0
    994e:	701a      	strb	r2, [r3, #0]

    OSTCBHighRdy  = (OS_TCB *)0;
    9950:	f241 13b8 	movw	r3, #4536	; 0x11b8
    9954:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9958:	f04f 0200 	mov.w	r2, #0	; 0x0
    995c:	601a      	str	r2, [r3, #0]
    OSTCBCur      = (OS_TCB *)0;
    995e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    9962:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9966:	f04f 0200 	mov.w	r2, #0	; 0x0
    996a:	601a      	str	r2, [r3, #0]
}
    996c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    9970:	46bd      	mov	sp, r7
    9972:	bc80      	pop	{r7}
    9974:	4770      	bx	lr
    9976:	46c0      	nop			(mov r8, r8)

00009978 <OS_InitTaskIdle>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitTaskIdle (void)
{
    9978:	b580      	push	{r7, lr}
    997a:	b086      	sub	sp, #24
    997c:	af05      	add	r7, sp, #20
#endif


#if OS_TASK_CREATE_EXT_EN > 0
    #if OS_STK_GROWTH == 1
    (void)OSTaskCreateExt(OS_TaskIdle,
    997e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    9982:	9300      	str	r3, [sp, #0]
    9984:	f241 33e4 	movw	r3, #5092	; 0x13e4
    9988:	f2c2 0300 	movt	r3, #8192	; 0x2000
    998c:	9301      	str	r3, [sp, #4]
    998e:	f04f 0380 	mov.w	r3, #128	; 0x80
    9992:	9302      	str	r3, [sp, #8]
    9994:	f04f 0300 	mov.w	r3, #0	; 0x0
    9998:	9303      	str	r3, [sp, #12]
    999a:	f04f 0303 	mov.w	r3, #3	; 0x3
    999e:	9304      	str	r3, [sp, #16]
    99a0:	f649 40fd 	movw	r0, #40189	; 0x9cfd
    99a4:	f2c0 0000 	movt	r0, #0	; 0x0
    99a8:	f04f 0100 	mov.w	r1, #0	; 0x0
    99ac:	4a09      	ldr	r2, [pc, #36]	(99d4 <OS_InitTaskIdle+0x5c>)
    99ae:	f04f 033f 	mov.w	r3, #63	; 0x3f
    99b2:	f003 ff11 	bl	d7d8 <OSTaskCreateExt>
                       OS_TASK_IDLE_PRIO);
    #endif
#endif

#if OS_TASK_NAME_SIZE > 14
    OSTaskNameSet(OS_TASK_IDLE_PRIO, (INT8U *)"uC/OS-II Idle", &err);
    99b6:	f107 0303 	add.w	r3, r7, #3	; 0x3
    99ba:	f04f 003f 	mov.w	r0, #63	; 0x3f
    99be:	f64e 4190 	movw	r1, #60560	; 0xec90
    99c2:	f2c0 0101 	movt	r1, #1	; 0x1
    99c6:	461a      	mov	r2, r3
    99c8:	f004 f96c 	bl	dca4 <OSTaskNameSet>
#else
#if OS_TASK_NAME_SIZE > 7
    OSTaskNameSet(OS_TASK_IDLE_PRIO, (INT8U *)"OS-Idle", &err);
#endif
#endif
}
    99cc:	f107 0704 	add.w	r7, r7, #4	; 0x4
    99d0:	46bd      	mov	sp, r7
    99d2:	bd80      	pop	{r7, pc}
    99d4:	200015e0 	.word	0x200015e0

000099d8 <OS_InitTaskStat>:
*********************************************************************************************************
*/

#if OS_TASK_STAT_EN > 0
static  void  OS_InitTaskStat (void)
{
    99d8:	b580      	push	{r7, lr}
    99da:	b086      	sub	sp, #24
    99dc:	af05      	add	r7, sp, #20
#endif


#if OS_TASK_CREATE_EXT_EN > 0
    #if OS_STK_GROWTH == 1
    (void)OSTaskCreateExt(OS_TaskStat,
    99de:	f64f 73fe 	movw	r3, #65534	; 0xfffe
    99e2:	9300      	str	r3, [sp, #0]
    99e4:	f640 7340 	movw	r3, #3904	; 0xf40
    99e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    99ec:	9301      	str	r3, [sp, #4]
    99ee:	f04f 0380 	mov.w	r3, #128	; 0x80
    99f2:	9302      	str	r3, [sp, #8]
    99f4:	f04f 0300 	mov.w	r3, #0	; 0x0
    99f8:	9303      	str	r3, [sp, #12]
    99fa:	f04f 0303 	mov.w	r3, #3	; 0x3
    99fe:	9304      	str	r3, [sp, #16]
    9a00:	f649 5039 	movw	r0, #40249	; 0x9d39
    9a04:	f2c0 0000 	movt	r0, #0	; 0x0
    9a08:	f04f 0100 	mov.w	r1, #0	; 0x0
    9a0c:	4a09      	ldr	r2, [pc, #36]	(9a34 <OS_InitTaskStat+0x5c>)
    9a0e:	f04f 033e 	mov.w	r3, #62	; 0x3e
    9a12:	f003 fee1 	bl	d7d8 <OSTaskCreateExt>
                       OS_TASK_STAT_PRIO);                             /* One higher than the idle task  */
    #endif
#endif

#if OS_TASK_NAME_SIZE > 14
    OSTaskNameSet(OS_TASK_STAT_PRIO, (INT8U *)"uC/OS-II Stat", &err);
    9a16:	f107 0303 	add.w	r3, r7, #3	; 0x3
    9a1a:	f04f 003e 	mov.w	r0, #62	; 0x3e
    9a1e:	f64e 41a0 	movw	r1, #60576	; 0xeca0
    9a22:	f2c0 0101 	movt	r1, #1	; 0x1
    9a26:	461a      	mov	r2, r3
    9a28:	f004 f93c 	bl	dca4 <OSTaskNameSet>
#else
#if OS_TASK_NAME_SIZE > 7
    OSTaskNameSet(OS_TASK_STAT_PRIO, (INT8U *)"OS-Stat", &err);
#endif
#endif
}
    9a2c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    9a30:	46bd      	mov	sp, r7
    9a32:	bd80      	pop	{r7, pc}
    9a34:	2000113c 	.word	0x2000113c

00009a38 <OS_InitTCBList>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OS_InitTCBList (void)
{
    9a38:	b580      	push	{r7, lr}
    9a3a:	b083      	sub	sp, #12
    9a3c:	af00      	add	r7, sp, #0
    INT8U    i;
    OS_TCB  *ptcb1;
    OS_TCB  *ptcb2;


    OS_MemClr((INT8U *)&OSTCBTbl[0],     sizeof(OSTCBTbl));      /* Clear all the TCBs                 */
    9a3e:	f241 734c 	movw	r3, #5964	; 0x174c
    9a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9a46:	4618      	mov	r0, r3
    9a48:	f44f 61fd 	mov.w	r1, #2024	; 0x7e8
    9a4c:	f000 f854 	bl	9af8 <OS_MemClr>
    OS_MemClr((INT8U *)&OSTCBPrioTbl[0], sizeof(OSTCBPrioTbl));  /* Clear the priority table           */
    9a50:	f641 733c 	movw	r3, #7996	; 0x1f3c
    9a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9a58:	4618      	mov	r0, r3
    9a5a:	f44f 7180 	mov.w	r1, #256	; 0x100
    9a5e:	f000 f84b 	bl	9af8 <OS_MemClr>
    ptcb1 = &OSTCBTbl[0];
    9a62:	f241 734c 	movw	r3, #5964	; 0x174c
    9a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9a6a:	607b      	str	r3, [r7, #4]
    ptcb2 = &OSTCBTbl[1];
    9a6c:	4b21      	ldr	r3, [pc, #132]	(9af4 <OS_InitTCBList+0xbc>)
    9a6e:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < (OS_MAX_TASKS + OS_N_SYS_TASKS - 1); i++) {  /* Init. list of free TCBs            */
    9a70:	f04f 0300 	mov.w	r3, #0	; 0x0
    9a74:	70fb      	strb	r3, [r7, #3]
    9a76:	e018      	b.n	9aaa <OS_InitTCBList+0x72>
        ptcb1->OSTCBNext = ptcb2;
    9a78:	687b      	ldr	r3, [r7, #4]
    9a7a:	68ba      	ldr	r2, [r7, #8]
    9a7c:	615a      	str	r2, [r3, #20]
#if OS_TASK_NAME_SIZE > 1
        ptcb1->OSTCBTaskName[0] = '?';                           /* Unknown name                       */
    9a7e:	687b      	ldr	r3, [r7, #4]
    9a80:	f04f 023f 	mov.w	r2, #63	; 0x3f
    9a84:	f883 204c 	strb.w	r2, [r3, #76]
        ptcb1->OSTCBTaskName[1] = OS_ASCII_NUL;
    9a88:	687b      	ldr	r3, [r7, #4]
    9a8a:	f04f 0200 	mov.w	r2, #0	; 0x0
    9a8e:	f883 204d 	strb.w	r2, [r3, #77]
#endif
        ptcb1++;
    9a92:	687b      	ldr	r3, [r7, #4]
    9a94:	f103 035c 	add.w	r3, r3, #92	; 0x5c
    9a98:	607b      	str	r3, [r7, #4]
        ptcb2++;
    9a9a:	68bb      	ldr	r3, [r7, #8]
    9a9c:	f103 035c 	add.w	r3, r3, #92	; 0x5c
    9aa0:	60bb      	str	r3, [r7, #8]

    OS_MemClr((INT8U *)&OSTCBTbl[0],     sizeof(OSTCBTbl));      /* Clear all the TCBs                 */
    OS_MemClr((INT8U *)&OSTCBPrioTbl[0], sizeof(OSTCBPrioTbl));  /* Clear the priority table           */
    ptcb1 = &OSTCBTbl[0];
    ptcb2 = &OSTCBTbl[1];
    for (i = 0; i < (OS_MAX_TASKS + OS_N_SYS_TASKS - 1); i++) {  /* Init. list of free TCBs            */
    9aa2:	78fb      	ldrb	r3, [r7, #3]
    9aa4:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9aa8:	70fb      	strb	r3, [r7, #3]
    9aaa:	78fb      	ldrb	r3, [r7, #3]
    9aac:	2b14      	cmp	r3, #20
    9aae:	d9e3      	bls.n	9a78 <OS_InitTCBList+0x40>
        ptcb1->OSTCBTaskName[1] = OS_ASCII_NUL;
#endif
        ptcb1++;
        ptcb2++;
    }
    ptcb1->OSTCBNext = (OS_TCB *)0;                              /* Last OS_TCB                        */
    9ab0:	687b      	ldr	r3, [r7, #4]
    9ab2:	f04f 0200 	mov.w	r2, #0	; 0x0
    9ab6:	615a      	str	r2, [r3, #20]
#if OS_TASK_NAME_SIZE > 1
    ptcb1->OSTCBTaskName[0] = '?';                               /* Unknown name                       */
    9ab8:	687b      	ldr	r3, [r7, #4]
    9aba:	f04f 023f 	mov.w	r2, #63	; 0x3f
    9abe:	f883 204c 	strb.w	r2, [r3, #76]
    ptcb1->OSTCBTaskName[1] = OS_ASCII_NUL;
    9ac2:	687b      	ldr	r3, [r7, #4]
    9ac4:	f04f 0200 	mov.w	r2, #0	; 0x0
    9ac8:	f883 204d 	strb.w	r2, [r3, #77]
#endif
    OSTCBList               = (OS_TCB *)0;                       /* TCB lists initializations          */
    9acc:	f640 6384 	movw	r3, #3716	; 0xe84
    9ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9ad4:	f04f 0200 	mov.w	r2, #0	; 0x0
    9ad8:	601a      	str	r2, [r3, #0]
    OSTCBFreeList           = &OSTCBTbl[0];
    9ada:	f241 134c 	movw	r3, #4428	; 0x114c
    9ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9ae2:	f241 724c 	movw	r2, #5964	; 0x174c
    9ae6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    9aea:	601a      	str	r2, [r3, #0]
}
    9aec:	f107 070c 	add.w	r7, r7, #12	; 0xc
    9af0:	46bd      	mov	sp, r7
    9af2:	bd80      	pop	{r7, pc}
    9af4:	200017a8 	.word	0x200017a8

00009af8 <OS_MemClr>:
*                 of the alignment of the destination.
*********************************************************************************************************
*/

void  OS_MemClr (INT8U *pdest, INT16U size)
{
    9af8:	b480      	push	{r7}
    9afa:	b082      	sub	sp, #8
    9afc:	af00      	add	r7, sp, #0
    9afe:	6078      	str	r0, [r7, #4]
    9b00:	460b      	mov	r3, r1
    9b02:	803b      	strh	r3, [r7, #0]
    while (size > 0) {
    9b04:	e00b      	b.n	9b1e <OS_MemClr+0x26>
        *pdest++ = (INT8U)0;
    9b06:	687b      	ldr	r3, [r7, #4]
    9b08:	f04f 0200 	mov.w	r2, #0	; 0x0
    9b0c:	701a      	strb	r2, [r3, #0]
    9b0e:	687b      	ldr	r3, [r7, #4]
    9b10:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9b14:	607b      	str	r3, [r7, #4]
        size--;
    9b16:	883b      	ldrh	r3, [r7, #0]
    9b18:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    9b1c:	803b      	strh	r3, [r7, #0]
*********************************************************************************************************
*/

void  OS_MemClr (INT8U *pdest, INT16U size)
{
    while (size > 0) {
    9b1e:	883b      	ldrh	r3, [r7, #0]
    9b20:	2b00      	cmp	r3, #0
    9b22:	d1f0      	bne.n	9b06 <OS_MemClr+0xe>
        *pdest++ = (INT8U)0;
        size--;
    }
}
    9b24:	f107 0708 	add.w	r7, r7, #8	; 0x8
    9b28:	46bd      	mov	sp, r7
    9b2a:	bc80      	pop	{r7}
    9b2c:	4770      	bx	lr
    9b2e:	46c0      	nop			(mov r8, r8)

00009b30 <OS_MemCopy>:
*                 of the alignment of the source and destination.
*********************************************************************************************************
*/

void  OS_MemCopy (INT8U *pdest, INT8U *psrc, INT16U size)
{
    9b30:	b480      	push	{r7}
    9b32:	b083      	sub	sp, #12
    9b34:	af00      	add	r7, sp, #0
    9b36:	60b8      	str	r0, [r7, #8]
    9b38:	6079      	str	r1, [r7, #4]
    9b3a:	4613      	mov	r3, r2
    9b3c:	803b      	strh	r3, [r7, #0]
    while (size > 0) {
    9b3e:	e00f      	b.n	9b60 <OS_MemCopy+0x30>
        *pdest++ = *psrc++;
    9b40:	687b      	ldr	r3, [r7, #4]
    9b42:	781a      	ldrb	r2, [r3, #0]
    9b44:	68bb      	ldr	r3, [r7, #8]
    9b46:	701a      	strb	r2, [r3, #0]
    9b48:	68bb      	ldr	r3, [r7, #8]
    9b4a:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9b4e:	60bb      	str	r3, [r7, #8]
    9b50:	687b      	ldr	r3, [r7, #4]
    9b52:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9b56:	607b      	str	r3, [r7, #4]
        size--;
    9b58:	883b      	ldrh	r3, [r7, #0]
    9b5a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    9b5e:	803b      	strh	r3, [r7, #0]
*********************************************************************************************************
*/

void  OS_MemCopy (INT8U *pdest, INT8U *psrc, INT16U size)
{
    while (size > 0) {
    9b60:	883b      	ldrh	r3, [r7, #0]
    9b62:	2b00      	cmp	r3, #0
    9b64:	d1ec      	bne.n	9b40 <OS_MemCopy+0x10>
        *pdest++ = *psrc++;
        size--;
    }
}
    9b66:	f107 070c 	add.w	r7, r7, #12	; 0xc
    9b6a:	46bd      	mov	sp, r7
    9b6c:	bc80      	pop	{r7}
    9b6e:	4770      	bx	lr

00009b70 <OS_Sched>:
*              2) Rescheduling is prevented when the scheduler is locked (see OS_SchedLock())
*********************************************************************************************************
*/

void  OS_Sched (void)
{
    9b70:	b580      	push	{r7, lr}
    9b72:	b081      	sub	sp, #4
    9b74:	af00      	add	r7, sp, #0
#if OS_CRITICAL_METHOD == 3                            /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0;
    9b76:	f04f 0300 	mov.w	r3, #0	; 0x0
    9b7a:	603b      	str	r3, [r7, #0]
#endif



    OS_ENTER_CRITICAL();
    9b7c:	f00f f8c0 	bl	18d00 <OS_CPU_SR_Save>
    9b80:	4603      	mov	r3, r0
    9b82:	603b      	str	r3, [r7, #0]
    if (OSIntNesting == 0) {                           /* Schedule only if all ISRs done and ...       */
    9b84:	f241 33d0 	movw	r3, #5072	; 0x13d0
    9b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b8c:	781b      	ldrb	r3, [r3, #0]
    9b8e:	2b00      	cmp	r3, #0
    9b90:	d13c      	bne.n	9c0c <OS_Sched+0x9c>
        if (OSLockNesting == 0) {                      /* ... scheduler is not locked                  */
    9b92:	f640 23a0 	movw	r3, #2720	; 0xaa0
    9b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b9a:	781b      	ldrb	r3, [r3, #0]
    9b9c:	2b00      	cmp	r3, #0
    9b9e:	d135      	bne.n	9c0c <OS_Sched+0x9c>
            OS_SchedNew();
    9ba0:	f000 f83c 	bl	9c1c <OS_SchedNew>
            if (OSPrioHighRdy != OSPrioCur) {          /* No Ctx Sw if current task is highest rdy     */
    9ba4:	f640 23b2 	movw	r3, #2738	; 0xab2
    9ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9bac:	781a      	ldrb	r2, [r3, #0]
    9bae:	f640 6380 	movw	r3, #3712	; 0xe80
    9bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9bb6:	781b      	ldrb	r3, [r3, #0]
    9bb8:	429a      	cmp	r2, r3
    9bba:	d027      	beq.n	9c0c <OS_Sched+0x9c>
                OSTCBHighRdy = OSTCBPrioTbl[OSPrioHighRdy];
    9bbc:	f640 23b2 	movw	r3, #2738	; 0xab2
    9bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9bc4:	781b      	ldrb	r3, [r3, #0]
    9bc6:	461a      	mov	r2, r3
    9bc8:	f641 733c 	movw	r3, #7996	; 0x1f3c
    9bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9bd0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9bd4:	f241 13b8 	movw	r3, #4536	; 0x11b8
    9bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9bdc:	601a      	str	r2, [r3, #0]
#if OS_TASK_PROFILE_EN > 0
                OSTCBHighRdy->OSTCBCtxSwCtr++;         /* Inc. # of context switches to this task      */
    9bde:	f241 13b8 	movw	r3, #4536	; 0x11b8
    9be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9be6:	681b      	ldr	r3, [r3, #0]
    9be8:	6b9a      	ldr	r2, [r3, #56]
    9bea:	f102 0201 	add.w	r2, r2, #1	; 0x1
    9bee:	639a      	str	r2, [r3, #56]
#endif
                OSCtxSwCtr++;                          /* Increment context switch counter             */
    9bf0:	f241 1340 	movw	r3, #4416	; 0x1140
    9bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9bf8:	681b      	ldr	r3, [r3, #0]
    9bfa:	f103 0201 	add.w	r2, r3, #1	; 0x1
    9bfe:	f241 1340 	movw	r3, #4416	; 0x1140
    9c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9c06:	601a      	str	r2, [r3, #0]
                OS_TASK_SW();                          /* Perform a context switch                     */
    9c08:	f00f f88f 	bl	18d2a <OSCtxSw>
            }
        }
    }
    OS_EXIT_CRITICAL();
    9c0c:	6838      	ldr	r0, [r7, #0]
    9c0e:	f00f f87b 	bl	18d08 <OS_CPU_SR_Restore>
}
    9c12:	f107 0704 	add.w	r7, r7, #4	; 0x4
    9c16:	46bd      	mov	sp, r7
    9c18:	bd80      	pop	{r7, pc}
    9c1a:	46c0      	nop			(mov r8, r8)

00009c1c <OS_SchedNew>:
*              2) Interrupts are assumed to be disabled when this function is called.
*********************************************************************************************************
*/

static  void  OS_SchedNew (void)
{
    9c1c:	b480      	push	{r7}
    9c1e:	b081      	sub	sp, #4
    9c20:	af00      	add	r7, sp, #0
#if OS_LOWEST_PRIO <= 63                         /* See if we support up to 64 tasks                   */
    INT8U   y;


    y             = OSUnMapTbl[OSRdyGrp];
    9c22:	f241 13c0 	movw	r3, #4544	; 0x11c0
    9c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9c2a:	781b      	ldrb	r3, [r3, #0]
    9c2c:	461a      	mov	r2, r3
    9c2e:	f64e 3390 	movw	r3, #60304	; 0xeb90
    9c32:	f2c0 0301 	movt	r3, #1	; 0x1
    9c36:	5c9b      	ldrb	r3, [r3, r2]
    9c38:	70fb      	strb	r3, [r7, #3]
    OSPrioHighRdy = (INT8U)((y << 3) + OSUnMapTbl[OSRdyTbl[y]]);
    9c3a:	78fb      	ldrb	r3, [r7, #3]
    9c3c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    9c40:	b2da      	uxtb	r2, r3
    9c42:	78f9      	ldrb	r1, [r7, #3]
    9c44:	f241 13c4 	movw	r3, #4548	; 0x11c4
    9c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9c4c:	5c5b      	ldrb	r3, [r3, r1]
    9c4e:	4619      	mov	r1, r3
    9c50:	f64e 3390 	movw	r3, #60304	; 0xeb90
    9c54:	f2c0 0301 	movt	r3, #1	; 0x1
    9c58:	5c5b      	ldrb	r3, [r3, r1]
    9c5a:	4413      	add	r3, r2
    9c5c:	b2da      	uxtb	r2, r3
    9c5e:	f640 23b2 	movw	r3, #2738	; 0xab2
    9c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9c66:	701a      	strb	r2, [r3, #0]
        OSPrioHighRdy = (INT8U)((y << 4) + OSUnMapTbl[(*ptbl & 0xFF)]);
    } else {
        OSPrioHighRdy = (INT8U)((y << 4) + OSUnMapTbl[(*ptbl >> 8) & 0xFF] + 8);
    }
#endif
}
    9c68:	f107 0704 	add.w	r7, r7, #4	; 0x4
    9c6c:	46bd      	mov	sp, r7
    9c6e:	bc80      	pop	{r7}
    9c70:	4770      	bx	lr
    9c72:	46c0      	nop			(mov r8, r8)

00009c74 <OS_StrCopy>:
*********************************************************************************************************
*/

#if (OS_EVENT_NAME_SIZE > 1) || (OS_FLAG_NAME_SIZE > 1) || (OS_MEM_NAME_SIZE > 1) || (OS_TASK_NAME_SIZE > 1) || (OS_TMR_CFG_NAME_SIZE > 1)
INT8U  OS_StrCopy (INT8U *pdest, INT8U *psrc)
{
    9c74:	b480      	push	{r7}
    9c76:	b083      	sub	sp, #12
    9c78:	af00      	add	r7, sp, #0
    9c7a:	6078      	str	r0, [r7, #4]
    9c7c:	6039      	str	r1, [r7, #0]
    INT8U  len;


    len = 0;
    9c7e:	f04f 0300 	mov.w	r3, #0	; 0x0
    9c82:	72fb      	strb	r3, [r7, #11]
    while (*psrc != OS_ASCII_NUL) {
    9c84:	e00f      	b.n	9ca6 <OS_StrCopy+0x32>
        *pdest++ = *psrc++;
    9c86:	683b      	ldr	r3, [r7, #0]
    9c88:	781a      	ldrb	r2, [r3, #0]
    9c8a:	687b      	ldr	r3, [r7, #4]
    9c8c:	701a      	strb	r2, [r3, #0]
    9c8e:	687b      	ldr	r3, [r7, #4]
    9c90:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9c94:	607b      	str	r3, [r7, #4]
    9c96:	683b      	ldr	r3, [r7, #0]
    9c98:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9c9c:	603b      	str	r3, [r7, #0]
        len++;
    9c9e:	7afb      	ldrb	r3, [r7, #11]
    9ca0:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9ca4:	72fb      	strb	r3, [r7, #11]
{
    INT8U  len;


    len = 0;
    while (*psrc != OS_ASCII_NUL) {
    9ca6:	683b      	ldr	r3, [r7, #0]
    9ca8:	781b      	ldrb	r3, [r3, #0]
    9caa:	2b00      	cmp	r3, #0
    9cac:	d1eb      	bne.n	9c86 <OS_StrCopy+0x12>
        *pdest++ = *psrc++;
        len++;
    }
    *pdest = OS_ASCII_NUL;
    9cae:	687b      	ldr	r3, [r7, #4]
    9cb0:	f04f 0200 	mov.w	r2, #0	; 0x0
    9cb4:	701a      	strb	r2, [r3, #0]
    return (len);
    9cb6:	7afb      	ldrb	r3, [r7, #11]
}
    9cb8:	4618      	mov	r0, r3
    9cba:	f107 070c 	add.w	r7, r7, #12	; 0xc
    9cbe:	46bd      	mov	sp, r7
    9cc0:	bc80      	pop	{r7}
    9cc2:	4770      	bx	lr

00009cc4 <OS_StrLen>:
*********************************************************************************************************
*/

#if (OS_EVENT_NAME_SIZE > 1) || (OS_FLAG_NAME_SIZE > 1) || (OS_MEM_NAME_SIZE > 1) || (OS_TASK_NAME_SIZE > 1) || (OS_TMR_CFG_NAME_SIZE > 1)
INT8U  OS_StrLen (INT8U *psrc)
{
    9cc4:	b480      	push	{r7}
    9cc6:	b082      	sub	sp, #8
    9cc8:	af00      	add	r7, sp, #0
    9cca:	6038      	str	r0, [r7, #0]
    INT8U  len;


    len = 0;
    9ccc:	f04f 0300 	mov.w	r3, #0	; 0x0
    9cd0:	71fb      	strb	r3, [r7, #7]
    while (*psrc != OS_ASCII_NUL) {
    9cd2:	e007      	b.n	9ce4 <OS_StrLen+0x20>
        psrc++;
    9cd4:	683b      	ldr	r3, [r7, #0]
    9cd6:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9cda:	603b      	str	r3, [r7, #0]
        len++;
    9cdc:	79fb      	ldrb	r3, [r7, #7]
    9cde:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9ce2:	71fb      	strb	r3, [r7, #7]
{
    INT8U  len;


    len = 0;
    while (*psrc != OS_ASCII_NUL) {
    9ce4:	683b      	ldr	r3, [r7, #0]
    9ce6:	781b      	ldrb	r3, [r3, #0]
    9ce8:	2b00      	cmp	r3, #0
    9cea:	d1f3      	bne.n	9cd4 <OS_StrLen+0x10>
        psrc++;
        len++;
    }
    return (len);
    9cec:	79fb      	ldrb	r3, [r7, #7]
}
    9cee:	4618      	mov	r0, r3
    9cf0:	f107 0708 	add.w	r7, r7, #8	; 0x8
    9cf4:	46bd      	mov	sp, r7
    9cf6:	bc80      	pop	{r7}
    9cf8:	4770      	bx	lr
    9cfa:	46c0      	nop			(mov r8, r8)

00009cfc <OS_TaskIdle>:
*                 power.
*********************************************************************************************************
*/

void  OS_TaskIdle (void *p_arg)
{
    9cfc:	b580      	push	{r7, lr}
    9cfe:	b082      	sub	sp, #8
    9d00:	af00      	add	r7, sp, #0
    9d02:	6038      	str	r0, [r7, #0]
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    9d04:	f04f 0300 	mov.w	r3, #0	; 0x0
    9d08:	607b      	str	r3, [r7, #4]



    (void)p_arg;                                 /* Prevent compiler warning for not using 'p_arg'     */
    for (;;) {
        OS_ENTER_CRITICAL();
    9d0a:	f00e fff9 	bl	18d00 <OS_CPU_SR_Save>
    9d0e:	4603      	mov	r3, r0
    9d10:	607b      	str	r3, [r7, #4]
        OSIdleCtr++;
    9d12:	f640 23ac 	movw	r3, #2732	; 0xaac
    9d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d1a:	681b      	ldr	r3, [r3, #0]
    9d1c:	f103 0201 	add.w	r2, r3, #1	; 0x1
    9d20:	f640 23ac 	movw	r3, #2732	; 0xaac
    9d24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d28:	601a      	str	r2, [r3, #0]
        OS_EXIT_CRITICAL();
    9d2a:	6878      	ldr	r0, [r7, #4]
    9d2c:	f00e ffec 	bl	18d08 <OS_CPU_SR_Restore>
        OSTaskIdleHook();                        /* Call user definable HOOK                           */
    9d30:	f7fe fcd6 	bl	86e0 <OSTaskIdleHook>
    }
    9d34:	e7e9      	b.n	9d0a <OS_TaskIdle+0xe>
    9d36:	46c0      	nop			(mov r8, r8)

00009d38 <OS_TaskStat>:
*********************************************************************************************************
*/

#if OS_TASK_STAT_EN > 0
void  OS_TaskStat (void *p_arg)
{
    9d38:	b580      	push	{r7, lr}
    9d3a:	b082      	sub	sp, #8
    9d3c:	af00      	add	r7, sp, #0
    9d3e:	6038      	str	r0, [r7, #0]
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    9d40:	f04f 0300 	mov.w	r3, #0	; 0x0
    9d44:	607b      	str	r3, [r7, #4]
#endif



    (void)p_arg;                                 /* Prevent compiler warning for not using 'p_arg'     */
    while (OSStatRdy == OS_FALSE) {
    9d46:	e003      	b.n	9d50 <OS_TaskStat+0x18>
        OSTimeDly(2 * OS_TICKS_PER_SEC / 10);    /* Wait until statistic task is ready                 */
    9d48:	f04f 0014 	mov.w	r0, #20	; 0x14
    9d4c:	f004 fa14 	bl	e178 <OSTimeDly>
#endif



    (void)p_arg;                                 /* Prevent compiler warning for not using 'p_arg'     */
    while (OSStatRdy == OS_FALSE) {
    9d50:	f641 7338 	movw	r3, #7992	; 0x1f38
    9d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d58:	781b      	ldrb	r3, [r3, #0]
    9d5a:	2b00      	cmp	r3, #0
    9d5c:	d0f4      	beq.n	9d48 <OS_TaskStat+0x10>
        OSTimeDly(2 * OS_TICKS_PER_SEC / 10);    /* Wait until statistic task is ready                 */
    }
    OSIdleCtrMax /= 100L;
    9d5e:	f241 1348 	movw	r3, #4424	; 0x1148
    9d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d66:	681a      	ldr	r2, [r3, #0]
    9d68:	f248 531f 	movw	r3, #34079	; 0x851f
    9d6c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    9d70:	fba3 1302 	umull	r1, r3, r3, r2
    9d74:	ea4f 1253 	mov.w	r2, r3, lsr #5
    9d78:	f241 1348 	movw	r3, #4424	; 0x1148
    9d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d80:	601a      	str	r2, [r3, #0]
    if (OSIdleCtrMax == 0L) {
    9d82:	f241 1348 	movw	r3, #4424	; 0x1148
    9d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d8a:	681b      	ldr	r3, [r3, #0]
    9d8c:	2b00      	cmp	r3, #0
    9d8e:	d10a      	bne.n	9da6 <OS_TaskStat+0x6e>
        OSCPUUsage = 0;
    9d90:	f241 1350 	movw	r3, #4432	; 0x1150
    9d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d98:	f04f 0200 	mov.w	r2, #0	; 0x0
    9d9c:	701a      	strb	r2, [r3, #0]
        (void)OSTaskSuspend(OS_PRIO_SELF);
    9d9e:	f04f 00ff 	mov.w	r0, #255	; 0xff
    9da2:	f004 f8e7 	bl	df74 <OSTaskSuspend>
    }
    for (;;) {
        OS_ENTER_CRITICAL();
    9da6:	f00e ffab 	bl	18d00 <OS_CPU_SR_Save>
    9daa:	4603      	mov	r3, r0
    9dac:	607b      	str	r3, [r7, #4]
        OSIdleCtrRun = OSIdleCtr;                /* Obtain the of the idle counter for the past second */
    9dae:	f640 23ac 	movw	r3, #2732	; 0xaac
    9db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9db6:	681a      	ldr	r2, [r3, #0]
    9db8:	f242 033c 	movw	r3, #8252	; 0x203c
    9dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9dc0:	601a      	str	r2, [r3, #0]
        OSIdleCtr    = 0L;                       /* Reset the idle counter for the next second         */
    9dc2:	f640 23ac 	movw	r3, #2732	; 0xaac
    9dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9dca:	f04f 0200 	mov.w	r2, #0	; 0x0
    9dce:	601a      	str	r2, [r3, #0]
        OS_EXIT_CRITICAL();
    9dd0:	6878      	ldr	r0, [r7, #4]
    9dd2:	f00e ff99 	bl	18d08 <OS_CPU_SR_Restore>
        OSCPUUsage   = (INT8U)(100L - OSIdleCtrRun / OSIdleCtrMax);
    9dd6:	f242 033c 	movw	r3, #8252	; 0x203c
    9dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9dde:	681a      	ldr	r2, [r3, #0]
    9de0:	f241 1348 	movw	r3, #4424	; 0x1148
    9de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9de8:	681b      	ldr	r3, [r3, #0]
    9dea:	fbb2 f3f3 	udiv	r3, r2, r3
    9dee:	b2db      	uxtb	r3, r3
    9df0:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
    9df4:	b2da      	uxtb	r2, r3
    9df6:	f241 1350 	movw	r3, #4432	; 0x1150
    9dfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9dfe:	701a      	strb	r2, [r3, #0]
        OSTaskStatHook();                        /* Invoke user definable hook                         */
    9e00:	f7fe fc74 	bl	86ec <OSTaskStatHook>
#if (OS_TASK_STAT_STK_CHK_EN > 0) && (OS_TASK_CREATE_EXT_EN > 0)
        OS_TaskStatStkChk();                     /* Check the stacks for each task                     */
    9e04:	f000 f806 	bl	9e14 <OS_TaskStatStkChk>
#endif
        OSTimeDly(OS_TICKS_PER_SEC / 10);        /* Accumulate OSIdleCtr for the next 1/10 second      */
    9e08:	f04f 000a 	mov.w	r0, #10	; 0xa
    9e0c:	f004 f9b4 	bl	e178 <OSTimeDly>
    }
    9e10:	e7c9      	b.n	9da6 <OS_TaskStat+0x6e>
    9e12:	46c0      	nop			(mov r8, r8)

00009e14 <OS_TaskStatStkChk>:
*********************************************************************************************************
*/

#if (OS_TASK_STAT_STK_CHK_EN > 0) && (OS_TASK_CREATE_EXT_EN > 0)
void  OS_TaskStatStkChk (void)
{
    9e14:	b580      	push	{r7, lr}
    9e16:	b084      	sub	sp, #16
    9e18:	af00      	add	r7, sp, #0
    OS_STK_DATA  stk_data;
    INT8U        err;
    INT8U        prio;


    for (prio = 0; prio <= OS_TASK_IDLE_PRIO; prio++) {
    9e1a:	f04f 0300 	mov.w	r3, #0	; 0x0
    9e1e:	73fb      	strb	r3, [r7, #15]
    9e20:	e028      	b.n	9e74 <OS_TaskStatStkChk+0x60>
        err = OSTaskStkChk(prio, &stk_data);
    9e22:	7bfa      	ldrb	r2, [r7, #15]
    9e24:	463b      	mov	r3, r7
    9e26:	4610      	mov	r0, r2
    9e28:	4619      	mov	r1, r3
    9e2a:	f004 f82b 	bl	de84 <OSTaskStkChk>
    9e2e:	4603      	mov	r3, r0
    9e30:	73bb      	strb	r3, [r7, #14]
        if (err == OS_ERR_NONE) {
    9e32:	7bbb      	ldrb	r3, [r7, #14]
    9e34:	2b00      	cmp	r3, #0
    9e36:	d119      	bne.n	9e6c <OS_TaskStatStkChk+0x58>
            ptcb = OSTCBPrioTbl[prio];
    9e38:	7bfa      	ldrb	r2, [r7, #15]
    9e3a:	f641 733c 	movw	r3, #7996	; 0x1f3c
    9e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9e42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9e46:	60bb      	str	r3, [r7, #8]
            if (ptcb != (OS_TCB *)0) {                               /* Make sure task 'ptcb' is ...   */
    9e48:	68bb      	ldr	r3, [r7, #8]
    9e4a:	2b00      	cmp	r3, #0
    9e4c:	d00e      	beq.n	9e6c <OS_TaskStatStkChk+0x58>
                if (ptcb != OS_TCB_RESERVED) {                       /* ... still valid.               */
    9e4e:	68bb      	ldr	r3, [r7, #8]
    9e50:	2b01      	cmp	r3, #1
    9e52:	d00b      	beq.n	9e6c <OS_TaskStatStkChk+0x58>
#if OS_TASK_PROFILE_EN > 0
                    #if OS_STK_GROWTH == 1
                    ptcb->OSTCBStkBase = ptcb->OSTCBStkBottom + ptcb->OSTCBStkSize;
    9e54:	68bb      	ldr	r3, [r7, #8]
    9e56:	689a      	ldr	r2, [r3, #8]
    9e58:	68bb      	ldr	r3, [r7, #8]
    9e5a:	68db      	ldr	r3, [r3, #12]
    9e5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9e60:	441a      	add	r2, r3
    9e62:	68bb      	ldr	r3, [r7, #8]
    9e64:	645a      	str	r2, [r3, #68]
                    #else
                    ptcb->OSTCBStkBase = ptcb->OSTCBStkBottom - ptcb->OSTCBStkSize;
                    #endif
                    ptcb->OSTCBStkUsed = stk_data.OSUsed;            /* Store the number of bytes used */
    9e66:	687a      	ldr	r2, [r7, #4]
    9e68:	68bb      	ldr	r3, [r7, #8]
    9e6a:	649a      	str	r2, [r3, #72]
    OS_STK_DATA  stk_data;
    INT8U        err;
    INT8U        prio;


    for (prio = 0; prio <= OS_TASK_IDLE_PRIO; prio++) {
    9e6c:	7bfb      	ldrb	r3, [r7, #15]
    9e6e:	f103 0301 	add.w	r3, r3, #1	; 0x1
    9e72:	73fb      	strb	r3, [r7, #15]
    9e74:	7bfb      	ldrb	r3, [r7, #15]
    9e76:	2b3f      	cmp	r3, #63
    9e78:	d9d3      	bls.n	9e22 <OS_TaskStatStkChk+0xe>
#endif
                }
            }
        }
    }
}
    9e7a:	f107 0710 	add.w	r7, r7, #16	; 0x10
    9e7e:	46bd      	mov	sp, r7
    9e80:	bd80      	pop	{r7, pc}
    9e82:	46c0      	nop			(mov r8, r8)

00009e84 <OS_TCBInit>:
* Note       : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

INT8U  OS_TCBInit (INT8U prio, OS_STK *ptos, OS_STK *pbos, INT16U id, INT32U stk_size, void *pext, INT16U opt)
{
    9e84:	b580      	push	{r7, lr}
    9e86:	b087      	sub	sp, #28
    9e88:	af00      	add	r7, sp, #0
    9e8a:	60f9      	str	r1, [r7, #12]
    9e8c:	60ba      	str	r2, [r7, #8]
    9e8e:	461a      	mov	r2, r3
    9e90:	6afb      	ldr	r3, [r7, #44]
    9e92:	4601      	mov	r1, r0
    9e94:	7439      	strb	r1, [r7, #16]
    9e96:	80ba      	strh	r2, [r7, #4]
    9e98:	803b      	strh	r3, [r7, #0]
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    9e9a:	f04f 0300 	mov.w	r3, #0	; 0x0
    9e9e:	61bb      	str	r3, [r7, #24]
#endif



    OS_ENTER_CRITICAL();
    9ea0:	f00e ff2e 	bl	18d00 <OS_CPU_SR_Save>
    9ea4:	4603      	mov	r3, r0
    9ea6:	61bb      	str	r3, [r7, #24]
    ptcb = OSTCBFreeList;                                  /* Get a free TCB from the free TCB list    */
    9ea8:	f241 134c 	movw	r3, #4428	; 0x114c
    9eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9eb0:	681b      	ldr	r3, [r3, #0]
    9eb2:	617b      	str	r3, [r7, #20]
    if (ptcb != (OS_TCB *)0) {
    9eb4:	697b      	ldr	r3, [r7, #20]
    9eb6:	2b00      	cmp	r3, #0
    9eb8:	f000 80f0 	beq.w	a09c <OS_TCBInit+0x218>
        OSTCBFreeList            = ptcb->OSTCBNext;        /* Update pointer to free TCB list          */
    9ebc:	697b      	ldr	r3, [r7, #20]
    9ebe:	695a      	ldr	r2, [r3, #20]
    9ec0:	f241 134c 	movw	r3, #4428	; 0x114c
    9ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9ec8:	601a      	str	r2, [r3, #0]
        OS_EXIT_CRITICAL();
    9eca:	69b8      	ldr	r0, [r7, #24]
    9ecc:	f00e ff1c 	bl	18d08 <OS_CPU_SR_Restore>
        ptcb->OSTCBStkPtr        = ptos;                   /* Load Stack pointer in TCB                */
    9ed0:	697b      	ldr	r3, [r7, #20]
    9ed2:	68fa      	ldr	r2, [r7, #12]
    9ed4:	601a      	str	r2, [r3, #0]
        ptcb->OSTCBPrio          = prio;                   /* Load task priority into TCB              */
    9ed6:	697b      	ldr	r3, [r7, #20]
    9ed8:	7c3a      	ldrb	r2, [r7, #16]
    9eda:	f883 2032 	strb.w	r2, [r3, #50]
        ptcb->OSTCBStat          = OS_STAT_RDY;            /* Task is ready to run                     */
    9ede:	697b      	ldr	r3, [r7, #20]
    9ee0:	f04f 0200 	mov.w	r2, #0	; 0x0
    9ee4:	f883 2030 	strb.w	r2, [r3, #48]
        ptcb->OSTCBStatPend      = OS_STAT_PEND_OK;        /* Clear pend status                        */
    9ee8:	697b      	ldr	r3, [r7, #20]
    9eea:	f04f 0200 	mov.w	r2, #0	; 0x0
    9eee:	f883 2031 	strb.w	r2, [r3, #49]
        ptcb->OSTCBDly           = 0;                      /* Task is not delayed                      */
    9ef2:	697b      	ldr	r3, [r7, #20]
    9ef4:	f04f 0200 	mov.w	r2, #0	; 0x0
    9ef8:	85da      	strh	r2, [r3, #46]

#if OS_TASK_CREATE_EXT_EN > 0
        ptcb->OSTCBExtPtr        = pext;                   /* Store pointer to TCB extension           */
    9efa:	697b      	ldr	r3, [r7, #20]
    9efc:	6aba      	ldr	r2, [r7, #40]
    9efe:	605a      	str	r2, [r3, #4]
        ptcb->OSTCBStkSize       = stk_size;               /* Store stack size                         */
    9f00:	697b      	ldr	r3, [r7, #20]
    9f02:	6a7a      	ldr	r2, [r7, #36]
    9f04:	60da      	str	r2, [r3, #12]
        ptcb->OSTCBStkBottom     = pbos;                   /* Store pointer to bottom of stack         */
    9f06:	697b      	ldr	r3, [r7, #20]
    9f08:	68ba      	ldr	r2, [r7, #8]
    9f0a:	609a      	str	r2, [r3, #8]
        ptcb->OSTCBOpt           = opt;                    /* Store task options                       */
    9f0c:	697b      	ldr	r3, [r7, #20]
    9f0e:	883a      	ldrh	r2, [r7, #0]
    9f10:	821a      	strh	r2, [r3, #16]
        ptcb->OSTCBId            = id;                     /* Store task ID                            */
    9f12:	697b      	ldr	r3, [r7, #20]
    9f14:	88ba      	ldrh	r2, [r7, #4]
    9f16:	825a      	strh	r2, [r3, #18]
        opt                      = opt;
        id                       = id;
#endif

#if OS_TASK_DEL_EN > 0
        ptcb->OSTCBDelReq        = OS_ERR_NONE;
    9f18:	697b      	ldr	r3, [r7, #20]
    9f1a:	f04f 0200 	mov.w	r2, #0	; 0x0
    9f1e:	f883 2037 	strb.w	r2, [r3, #55]
#endif

#if OS_LOWEST_PRIO <= 63
        ptcb->OSTCBY             = (INT8U)(prio >> 3);          /* Pre-compute X, Y, BitX and BitY     */
    9f22:	7c3b      	ldrb	r3, [r7, #16]
    9f24:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    9f28:	b2da      	uxtb	r2, r3
    9f2a:	697b      	ldr	r3, [r7, #20]
    9f2c:	f883 2034 	strb.w	r2, [r3, #52]
        ptcb->OSTCBX             = (INT8U)(prio & 0x07);
    9f30:	7c3b      	ldrb	r3, [r7, #16]
    9f32:	f003 0307 	and.w	r3, r3, #7	; 0x7
    9f36:	697a      	ldr	r2, [r7, #20]
    9f38:	f882 3033 	strb.w	r3, [r2, #51]
        ptcb->OSTCBBitY          = (INT8U)(1 << ptcb->OSTCBY);
    9f3c:	697b      	ldr	r3, [r7, #20]
    9f3e:	f893 3034 	ldrb.w	r3, [r3, #52]
    9f42:	f04f 0201 	mov.w	r2, #1	; 0x1
    9f46:	fa02 f303 	lsl.w	r3, r2, r3
    9f4a:	b2da      	uxtb	r2, r3
    9f4c:	697b      	ldr	r3, [r7, #20]
    9f4e:	f883 2036 	strb.w	r2, [r3, #54]
        ptcb->OSTCBBitX          = (INT8U)(1 << ptcb->OSTCBX);
    9f52:	697b      	ldr	r3, [r7, #20]
    9f54:	f893 3033 	ldrb.w	r3, [r3, #51]
    9f58:	f04f 0201 	mov.w	r2, #1	; 0x1
    9f5c:	fa02 f303 	lsl.w	r3, r2, r3
    9f60:	b2da      	uxtb	r2, r3
    9f62:	697b      	ldr	r3, [r7, #20]
    9f64:	f883 2035 	strb.w	r2, [r3, #53]
        ptcb->OSTCBBitY          = (INT16U)(1 << ptcb->OSTCBY);
        ptcb->OSTCBBitX          = (INT16U)(1 << ptcb->OSTCBX);
#endif

#if (OS_EVENT_EN)
        ptcb->OSTCBEventPtr      = (OS_EVENT  *)0;         /* Task is not pending on an  event         */
    9f68:	697b      	ldr	r3, [r7, #20]
    9f6a:	f04f 0200 	mov.w	r2, #0	; 0x0
    9f6e:	61da      	str	r2, [r3, #28]
#if (OS_EVENT_MULTI_EN > 0)
        ptcb->OSTCBEventMultiPtr = (OS_EVENT **)0;         /* Task is not pending on any events        */
    9f70:	697b      	ldr	r3, [r7, #20]
    9f72:	f04f 0200 	mov.w	r2, #0	; 0x0
    9f76:	621a      	str	r2, [r3, #32]
#endif
#endif

#if (OS_FLAG_EN > 0) && (OS_MAX_FLAGS > 0) && (OS_TASK_DEL_EN > 0)
        ptcb->OSTCBFlagNode  = (OS_FLAG_NODE *)0;          /* Task is not pending on an event flag     */
    9f78:	697b      	ldr	r3, [r7, #20]
    9f7a:	f04f 0200 	mov.w	r2, #0	; 0x0
    9f7e:	629a      	str	r2, [r3, #40]
#endif

#if (OS_MBOX_EN > 0) || ((OS_Q_EN > 0) && (OS_MAX_QS > 0))
        ptcb->OSTCBMsg       = (void *)0;                  /* No message received                      */
    9f80:	697b      	ldr	r3, [r7, #20]
    9f82:	f04f 0200 	mov.w	r2, #0	; 0x0
    9f86:	625a      	str	r2, [r3, #36]
#endif

#if OS_TASK_PROFILE_EN > 0
        ptcb->OSTCBCtxSwCtr    = 0L;                       /* Initialize profiling variables           */
    9f88:	697b      	ldr	r3, [r7, #20]
    9f8a:	f04f 0200 	mov.w	r2, #0	; 0x0
    9f8e:	639a      	str	r2, [r3, #56]
        ptcb->OSTCBCyclesStart = 0L;
    9f90:	697b      	ldr	r3, [r7, #20]
    9f92:	f04f 0200 	mov.w	r2, #0	; 0x0
    9f96:	641a      	str	r2, [r3, #64]
        ptcb->OSTCBCyclesTot   = 0L;
    9f98:	697b      	ldr	r3, [r7, #20]
    9f9a:	f04f 0200 	mov.w	r2, #0	; 0x0
    9f9e:	63da      	str	r2, [r3, #60]
        ptcb->OSTCBStkBase     = (OS_STK *)0;
    9fa0:	697b      	ldr	r3, [r7, #20]
    9fa2:	f04f 0200 	mov.w	r2, #0	; 0x0
    9fa6:	645a      	str	r2, [r3, #68]
        ptcb->OSTCBStkUsed     = 0L;
    9fa8:	697b      	ldr	r3, [r7, #20]
    9faa:	f04f 0200 	mov.w	r2, #0	; 0x0
    9fae:	649a      	str	r2, [r3, #72]
#endif

#if OS_TASK_NAME_SIZE > 1
        ptcb->OSTCBTaskName[0] = '?';                      /* Unknown name at task creation            */
    9fb0:	697b      	ldr	r3, [r7, #20]
    9fb2:	f04f 023f 	mov.w	r2, #63	; 0x3f
    9fb6:	f883 204c 	strb.w	r2, [r3, #76]
        ptcb->OSTCBTaskName[1] = OS_ASCII_NUL;
    9fba:	697b      	ldr	r3, [r7, #20]
    9fbc:	f04f 0200 	mov.w	r2, #0	; 0x0
    9fc0:	f883 204d 	strb.w	r2, [r3, #77]
#endif

        OSTCBInitHook(ptcb);
    9fc4:	6978      	ldr	r0, [r7, #20]
    9fc6:	f7fe fc27 	bl	8818 <OSTCBInitHook>

        OSTaskCreateHook(ptcb);                            /* Call user defined hook                   */
    9fca:	6978      	ldr	r0, [r7, #20]
    9fcc:	f7fe fb74 	bl	86b8 <OSTaskCreateHook>

        OS_ENTER_CRITICAL();
    9fd0:	f00e fe96 	bl	18d00 <OS_CPU_SR_Save>
    9fd4:	4603      	mov	r3, r0
    9fd6:	61bb      	str	r3, [r7, #24]
        OSTCBPrioTbl[prio] = ptcb;
    9fd8:	7c3a      	ldrb	r2, [r7, #16]
    9fda:	f641 733c 	movw	r3, #7996	; 0x1f3c
    9fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9fe2:	6979      	ldr	r1, [r7, #20]
    9fe4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        ptcb->OSTCBNext    = OSTCBList;                    /* Link into TCB chain                      */
    9fe8:	f640 6384 	movw	r3, #3716	; 0xe84
    9fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9ff0:	681a      	ldr	r2, [r3, #0]
    9ff2:	697b      	ldr	r3, [r7, #20]
    9ff4:	615a      	str	r2, [r3, #20]
        ptcb->OSTCBPrev    = (OS_TCB *)0;
    9ff6:	697b      	ldr	r3, [r7, #20]
    9ff8:	f04f 0200 	mov.w	r2, #0	; 0x0
    9ffc:	619a      	str	r2, [r3, #24]
        if (OSTCBList != (OS_TCB *)0) {
    9ffe:	f640 6384 	movw	r3, #3716	; 0xe84
    a002:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a006:	681b      	ldr	r3, [r3, #0]
    a008:	2b00      	cmp	r3, #0
    a00a:	d006      	beq.n	a01a <OS_TCBInit+0x196>
            OSTCBList->OSTCBPrev = ptcb;
    a00c:	f640 6384 	movw	r3, #3716	; 0xe84
    a010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a014:	681b      	ldr	r3, [r3, #0]
    a016:	697a      	ldr	r2, [r7, #20]
    a018:	619a      	str	r2, [r3, #24]
        }
        OSTCBList               = ptcb;
    a01a:	f640 6384 	movw	r3, #3716	; 0xe84
    a01e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a022:	697a      	ldr	r2, [r7, #20]
    a024:	601a      	str	r2, [r3, #0]
        OSRdyGrp               |= ptcb->OSTCBBitY;         /* Make task ready to run                   */
    a026:	697b      	ldr	r3, [r7, #20]
    a028:	f893 2036 	ldrb.w	r2, [r3, #54]
    a02c:	f241 13c0 	movw	r3, #4544	; 0x11c0
    a030:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a034:	781b      	ldrb	r3, [r3, #0]
    a036:	ea42 0303 	orr.w	r3, r2, r3
    a03a:	b2da      	uxtb	r2, r3
    a03c:	f241 13c0 	movw	r3, #4544	; 0x11c0
    a040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a044:	701a      	strb	r2, [r3, #0]
        OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
    a046:	697b      	ldr	r3, [r7, #20]
    a048:	f893 3034 	ldrb.w	r3, [r3, #52]
    a04c:	461a      	mov	r2, r3
    a04e:	697b      	ldr	r3, [r7, #20]
    a050:	f893 3034 	ldrb.w	r3, [r3, #52]
    a054:	4619      	mov	r1, r3
    a056:	f241 13c4 	movw	r3, #4548	; 0x11c4
    a05a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a05e:	5c59      	ldrb	r1, [r3, r1]
    a060:	697b      	ldr	r3, [r7, #20]
    a062:	f893 3035 	ldrb.w	r3, [r3, #53]
    a066:	ea41 0303 	orr.w	r3, r1, r3
    a06a:	b2d9      	uxtb	r1, r3
    a06c:	f241 13c4 	movw	r3, #4548	; 0x11c4
    a070:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a074:	5499      	strb	r1, [r3, r2]
        OSTaskCtr++;                                       /* Increment the #tasks counter             */
    a076:	f241 1351 	movw	r3, #4433	; 0x1151
    a07a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a07e:	781b      	ldrb	r3, [r3, #0]
    a080:	f103 0301 	add.w	r3, r3, #1	; 0x1
    a084:	b2da      	uxtb	r2, r3
    a086:	f241 1351 	movw	r3, #4433	; 0x1151
    a08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a08e:	701a      	strb	r2, [r3, #0]
        OS_EXIT_CRITICAL();
    a090:	69b8      	ldr	r0, [r7, #24]
    a092:	f00e fe39 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_NONE);
    a096:	f04f 0300 	mov.w	r3, #0	; 0x0
    a09a:	e004      	b.n	a0a6 <OS_TCBInit+0x222>
    }
    OS_EXIT_CRITICAL();
    a09c:	69b8      	ldr	r0, [r7, #24]
    a09e:	f00e fe33 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_TASK_NO_MORE_TCB);
    a0a2:	f04f 0342 	mov.w	r3, #66	; 0x42
}
    a0a6:	4618      	mov	r0, r3
    a0a8:	f107 071c 	add.w	r7, r7, #28	; 0x1c
    a0ac:	46bd      	mov	sp, r7
    a0ae:	bd80      	pop	{r7, pc}

0000a0b0 <OSFlagAccept>:
*********************************************************************************************************
*/

#if OS_FLAG_ACCEPT_EN > 0
OS_FLAGS  OSFlagAccept (OS_FLAG_GRP *pgrp, OS_FLAGS flags, INT8U wait_type, INT8U *perr)
{
    a0b0:	b580      	push	{r7, lr}
    a0b2:	b086      	sub	sp, #24
    a0b4:	af00      	add	r7, sp, #0
    a0b6:	60f8      	str	r0, [r7, #12]
    a0b8:	603b      	str	r3, [r7, #0]
    a0ba:	460b      	mov	r3, r1
    a0bc:	813b      	strh	r3, [r7, #8]
    a0be:	4613      	mov	r3, r2
    a0c0:	713b      	strb	r3, [r7, #4]
    OS_FLAGS      flags_rdy;
    INT8U         result;
    BOOLEAN       consume;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR     cpu_sr = 0;
    a0c2:	f04f 0300 	mov.w	r3, #0	; 0x0
    a0c6:	617b      	str	r3, [r7, #20]
    if (pgrp == (OS_FLAG_GRP *)0) {                        /* Validate 'pgrp'                          */
        *perr = OS_ERR_FLAG_INVALID_PGRP;
        return ((OS_FLAGS)0);
    }
#endif
    if (pgrp->OSFlagType != OS_EVENT_TYPE_FLAG) {          /* Validate event block type                */
    a0c8:	68fb      	ldr	r3, [r7, #12]
    a0ca:	781b      	ldrb	r3, [r3, #0]
    a0cc:	2b05      	cmp	r3, #5
    a0ce:	d006      	beq.n	a0de <OSFlagAccept+0x2e>
        *perr = OS_ERR_EVENT_TYPE;
    a0d0:	683b      	ldr	r3, [r7, #0]
    a0d2:	f04f 0201 	mov.w	r2, #1	; 0x1
    a0d6:	701a      	strb	r2, [r3, #0]
        return ((OS_FLAGS)0);
    a0d8:	f04f 0300 	mov.w	r3, #0	; 0x0
    a0dc:	e0c3      	b.n	a266 <OSFlagAccept+0x1b6>
    }
    result = (INT8U)(wait_type & OS_FLAG_CONSUME);
    a0de:	793b      	ldrb	r3, [r7, #4]
    a0e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    a0e4:	74bb      	strb	r3, [r7, #18]
    if (result != (INT8U)0) {                              /* See if we need to consume the flags      */
    a0e6:	7cbb      	ldrb	r3, [r7, #18]
    a0e8:	2b00      	cmp	r3, #0
    a0ea:	d007      	beq.n	a0fc <OSFlagAccept+0x4c>
        wait_type &= ~OS_FLAG_CONSUME;
    a0ec:	793b      	ldrb	r3, [r7, #4]
    a0ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    a0f2:	713b      	strb	r3, [r7, #4]
        consume    = OS_TRUE;
    a0f4:	f04f 0301 	mov.w	r3, #1	; 0x1
    a0f8:	74fb      	strb	r3, [r7, #19]
    a0fa:	e002      	b.n	a102 <OSFlagAccept+0x52>
    } else {
        consume    = OS_FALSE;
    a0fc:	f04f 0300 	mov.w	r3, #0	; 0x0
    a100:	74fb      	strb	r3, [r7, #19]
    }
/*$PAGE*/
    *perr = OS_ERR_NONE;                                   /* Assume NO error until proven otherwise.  */
    a102:	683b      	ldr	r3, [r7, #0]
    a104:	f04f 0200 	mov.w	r2, #0	; 0x0
    a108:	701a      	strb	r2, [r3, #0]
    OS_ENTER_CRITICAL();
    a10a:	f00e fdf9 	bl	18d00 <OS_CPU_SR_Save>
    a10e:	4603      	mov	r3, r0
    a110:	617b      	str	r3, [r7, #20]
    switch (wait_type) {
    a112:	793b      	ldrb	r3, [r7, #4]
    a114:	2b03      	cmp	r3, #3
    a116:	f200 809b 	bhi.w	a250 <OSFlagAccept+0x1a0>
    a11a:	a201      	add	r2, pc, #4	(adr r2, a120 <OSFlagAccept+0x70>)
    a11c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    a120:	0000a1c3 	.word	0x0000a1c3
    a124:	0000a20b 	.word	0x0000a20b
    a128:	0000a131 	.word	0x0000a131
    a12c:	0000a17b 	.word	0x0000a17b
        case OS_FLAG_WAIT_SET_ALL:                         /* See if all required flags are set        */
             flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & flags);     /* Extract only the bits we want   */
    a130:	68fb      	ldr	r3, [r7, #12]
    a132:	891a      	ldrh	r2, [r3, #8]
    a134:	893b      	ldrh	r3, [r7, #8]
    a136:	ea02 0303 	and.w	r3, r2, r3
    a13a:	823b      	strh	r3, [r7, #16]
             if (flags_rdy == flags) {                     /* Must match ALL the bits that we want     */
    a13c:	8a3a      	ldrh	r2, [r7, #16]
    a13e:	893b      	ldrh	r3, [r7, #8]
    a140:	429a      	cmp	r2, r3
    a142:	d110      	bne.n	a166 <OSFlagAccept+0xb6>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
    a144:	7cfb      	ldrb	r3, [r7, #19]
    a146:	2b01      	cmp	r3, #1
    a148:	d112      	bne.n	a170 <OSFlagAccept+0xc0>
                     pgrp->OSFlagFlags &= ~flags_rdy;      /* Clear ONLY the flags that we wanted      */
    a14a:	68fb      	ldr	r3, [r7, #12]
    a14c:	891b      	ldrh	r3, [r3, #8]
    a14e:	461a      	mov	r2, r3
    a150:	8a3b      	ldrh	r3, [r7, #16]
    a152:	ea6f 0303 	mvn.w	r3, r3
    a156:	b29b      	uxth	r3, r3
    a158:	ea02 0303 	and.w	r3, r2, r3
    a15c:	b29b      	uxth	r3, r3
    a15e:	b29a      	uxth	r2, r3
    a160:	68fb      	ldr	r3, [r7, #12]
    a162:	811a      	strh	r2, [r3, #8]
    a164:	e005      	b.n	a172 <OSFlagAccept+0xc2>
                 }
             } else {
                 *perr = OS_ERR_FLAG_NOT_RDY;
    a166:	683b      	ldr	r3, [r7, #0]
    a168:	f04f 0270 	mov.w	r2, #112	; 0x70
    a16c:	701a      	strb	r2, [r3, #0]
    a16e:	e000      	b.n	a172 <OSFlagAccept+0xc2>
    switch (wait_type) {
        case OS_FLAG_WAIT_SET_ALL:                         /* See if all required flags are set        */
             flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & flags);     /* Extract only the bits we want   */
             if (flags_rdy == flags) {                     /* Must match ALL the bits that we want     */
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
                     pgrp->OSFlagFlags &= ~flags_rdy;      /* Clear ONLY the flags that we wanted      */
    a170:	bf00      	nop
                 }
             } else {
                 *perr = OS_ERR_FLAG_NOT_RDY;
             }
             OS_EXIT_CRITICAL();
    a172:	6978      	ldr	r0, [r7, #20]
    a174:	f00e fdc8 	bl	18d08 <OS_CPU_SR_Restore>
             break;
    a178:	e074      	b.n	a264 <OSFlagAccept+0x1b4>

        case OS_FLAG_WAIT_SET_ANY:
             flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & flags);     /* Extract only the bits we want   */
    a17a:	68fb      	ldr	r3, [r7, #12]
    a17c:	891a      	ldrh	r2, [r3, #8]
    a17e:	893b      	ldrh	r3, [r7, #8]
    a180:	ea02 0303 	and.w	r3, r2, r3
    a184:	823b      	strh	r3, [r7, #16]
             if (flags_rdy != (OS_FLAGS)0) {               /* See if any flag set                      */
    a186:	8a3b      	ldrh	r3, [r7, #16]
    a188:	2b00      	cmp	r3, #0
    a18a:	d010      	beq.n	a1ae <OSFlagAccept+0xfe>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
    a18c:	7cfb      	ldrb	r3, [r7, #19]
    a18e:	2b01      	cmp	r3, #1
    a190:	d112      	bne.n	a1b8 <OSFlagAccept+0x108>
                     pgrp->OSFlagFlags &= ~flags_rdy;      /* Clear ONLY the flags that we got         */
    a192:	68fb      	ldr	r3, [r7, #12]
    a194:	891b      	ldrh	r3, [r3, #8]
    a196:	461a      	mov	r2, r3
    a198:	8a3b      	ldrh	r3, [r7, #16]
    a19a:	ea6f 0303 	mvn.w	r3, r3
    a19e:	b29b      	uxth	r3, r3
    a1a0:	ea02 0303 	and.w	r3, r2, r3
    a1a4:	b29b      	uxth	r3, r3
    a1a6:	b29a      	uxth	r2, r3
    a1a8:	68fb      	ldr	r3, [r7, #12]
    a1aa:	811a      	strh	r2, [r3, #8]
    a1ac:	e005      	b.n	a1ba <OSFlagAccept+0x10a>
                 }
             } else {
                 *perr = OS_ERR_FLAG_NOT_RDY;
    a1ae:	683b      	ldr	r3, [r7, #0]
    a1b0:	f04f 0270 	mov.w	r2, #112	; 0x70
    a1b4:	701a      	strb	r2, [r3, #0]
    a1b6:	e000      	b.n	a1ba <OSFlagAccept+0x10a>

        case OS_FLAG_WAIT_SET_ANY:
             flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & flags);     /* Extract only the bits we want   */
             if (flags_rdy != (OS_FLAGS)0) {               /* See if any flag set                      */
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
                     pgrp->OSFlagFlags &= ~flags_rdy;      /* Clear ONLY the flags that we got         */
    a1b8:	bf00      	nop
                 }
             } else {
                 *perr = OS_ERR_FLAG_NOT_RDY;
             }
             OS_EXIT_CRITICAL();
    a1ba:	6978      	ldr	r0, [r7, #20]
    a1bc:	f00e fda4 	bl	18d08 <OS_CPU_SR_Restore>
             break;
    a1c0:	e050      	b.n	a264 <OSFlagAccept+0x1b4>

#if OS_FLAG_WAIT_CLR_EN > 0
        case OS_FLAG_WAIT_CLR_ALL:                         /* See if all required flags are cleared    */
             flags_rdy = (OS_FLAGS)(~pgrp->OSFlagFlags & flags);  /* Extract only the bits we want     */
    a1c2:	68fb      	ldr	r3, [r7, #12]
    a1c4:	891b      	ldrh	r3, [r3, #8]
    a1c6:	ea6f 0303 	mvn.w	r3, r3
    a1ca:	b29a      	uxth	r2, r3
    a1cc:	893b      	ldrh	r3, [r7, #8]
    a1ce:	ea02 0303 	and.w	r3, r2, r3
    a1d2:	b29b      	uxth	r3, r3
    a1d4:	823b      	strh	r3, [r7, #16]
             if (flags_rdy == flags) {                     /* Must match ALL the bits that we want     */
    a1d6:	8a3a      	ldrh	r2, [r7, #16]
    a1d8:	893b      	ldrh	r3, [r7, #8]
    a1da:	429a      	cmp	r2, r3
    a1dc:	d10b      	bne.n	a1f6 <OSFlagAccept+0x146>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
    a1de:	7cfb      	ldrb	r3, [r7, #19]
    a1e0:	2b01      	cmp	r3, #1
    a1e2:	d10d      	bne.n	a200 <OSFlagAccept+0x150>
                     pgrp->OSFlagFlags |= flags_rdy;       /* Set ONLY the flags that we wanted        */
    a1e4:	68fb      	ldr	r3, [r7, #12]
    a1e6:	891a      	ldrh	r2, [r3, #8]
    a1e8:	8a3b      	ldrh	r3, [r7, #16]
    a1ea:	ea42 0303 	orr.w	r3, r2, r3
    a1ee:	b29a      	uxth	r2, r3
    a1f0:	68fb      	ldr	r3, [r7, #12]
    a1f2:	811a      	strh	r2, [r3, #8]
    a1f4:	e005      	b.n	a202 <OSFlagAccept+0x152>
                 }
             } else {
                 *perr = OS_ERR_FLAG_NOT_RDY;
    a1f6:	683b      	ldr	r3, [r7, #0]
    a1f8:	f04f 0270 	mov.w	r2, #112	; 0x70
    a1fc:	701a      	strb	r2, [r3, #0]
    a1fe:	e000      	b.n	a202 <OSFlagAccept+0x152>
#if OS_FLAG_WAIT_CLR_EN > 0
        case OS_FLAG_WAIT_CLR_ALL:                         /* See if all required flags are cleared    */
             flags_rdy = (OS_FLAGS)(~pgrp->OSFlagFlags & flags);  /* Extract only the bits we want     */
             if (flags_rdy == flags) {                     /* Must match ALL the bits that we want     */
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
                     pgrp->OSFlagFlags |= flags_rdy;       /* Set ONLY the flags that we wanted        */
    a200:	bf00      	nop
                 }
             } else {
                 *perr = OS_ERR_FLAG_NOT_RDY;
             }
             OS_EXIT_CRITICAL();
    a202:	6978      	ldr	r0, [r7, #20]
    a204:	f00e fd80 	bl	18d08 <OS_CPU_SR_Restore>
             break;
    a208:	e02c      	b.n	a264 <OSFlagAccept+0x1b4>

        case OS_FLAG_WAIT_CLR_ANY:
             flags_rdy = (OS_FLAGS)(~pgrp->OSFlagFlags & flags); /* Extract only the bits we want      */
    a20a:	68fb      	ldr	r3, [r7, #12]
    a20c:	891b      	ldrh	r3, [r3, #8]
    a20e:	ea6f 0303 	mvn.w	r3, r3
    a212:	b29a      	uxth	r2, r3
    a214:	893b      	ldrh	r3, [r7, #8]
    a216:	ea02 0303 	and.w	r3, r2, r3
    a21a:	b29b      	uxth	r3, r3
    a21c:	823b      	strh	r3, [r7, #16]
             if (flags_rdy != (OS_FLAGS)0) {               /* See if any flag cleared                  */
    a21e:	8a3b      	ldrh	r3, [r7, #16]
    a220:	2b00      	cmp	r3, #0
    a222:	d00b      	beq.n	a23c <OSFlagAccept+0x18c>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
    a224:	7cfb      	ldrb	r3, [r7, #19]
    a226:	2b01      	cmp	r3, #1
    a228:	d10d      	bne.n	a246 <OSFlagAccept+0x196>
                     pgrp->OSFlagFlags |= flags_rdy;       /* Set ONLY the flags that we got           */
    a22a:	68fb      	ldr	r3, [r7, #12]
    a22c:	891a      	ldrh	r2, [r3, #8]
    a22e:	8a3b      	ldrh	r3, [r7, #16]
    a230:	ea42 0303 	orr.w	r3, r2, r3
    a234:	b29a      	uxth	r2, r3
    a236:	68fb      	ldr	r3, [r7, #12]
    a238:	811a      	strh	r2, [r3, #8]
    a23a:	e005      	b.n	a248 <OSFlagAccept+0x198>
                 }
             } else {
                 *perr = OS_ERR_FLAG_NOT_RDY;
    a23c:	683b      	ldr	r3, [r7, #0]
    a23e:	f04f 0270 	mov.w	r2, #112	; 0x70
    a242:	701a      	strb	r2, [r3, #0]
    a244:	e000      	b.n	a248 <OSFlagAccept+0x198>

        case OS_FLAG_WAIT_CLR_ANY:
             flags_rdy = (OS_FLAGS)(~pgrp->OSFlagFlags & flags); /* Extract only the bits we want      */
             if (flags_rdy != (OS_FLAGS)0) {               /* See if any flag cleared                  */
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
                     pgrp->OSFlagFlags |= flags_rdy;       /* Set ONLY the flags that we got           */
    a246:	bf00      	nop
                 }
             } else {
                 *perr = OS_ERR_FLAG_NOT_RDY;
             }
             OS_EXIT_CRITICAL();
    a248:	6978      	ldr	r0, [r7, #20]
    a24a:	f00e fd5d 	bl	18d08 <OS_CPU_SR_Restore>
             break;
    a24e:	e009      	b.n	a264 <OSFlagAccept+0x1b4>
#endif

        default:
             OS_EXIT_CRITICAL();
    a250:	6978      	ldr	r0, [r7, #20]
    a252:	f00e fd59 	bl	18d08 <OS_CPU_SR_Restore>
             flags_rdy = (OS_FLAGS)0;
    a256:	f04f 0300 	mov.w	r3, #0	; 0x0
    a25a:	823b      	strh	r3, [r7, #16]
             *perr     = OS_ERR_FLAG_WAIT_TYPE;
    a25c:	683b      	ldr	r3, [r7, #0]
    a25e:	f04f 026f 	mov.w	r2, #111	; 0x6f
    a262:	701a      	strb	r2, [r3, #0]
             break;
    }
    return (flags_rdy);
    a264:	8a3b      	ldrh	r3, [r7, #16]
}
    a266:	4618      	mov	r0, r3
    a268:	f107 0718 	add.w	r7, r7, #24	; 0x18
    a26c:	46bd      	mov	sp, r7
    a26e:	bd80      	pop	{r7, pc}

0000a270 <OSFlagCreate>:
* Called from: Task ONLY
*********************************************************************************************************
*/

OS_FLAG_GRP  *OSFlagCreate (OS_FLAGS flags, INT8U *perr)
{
    a270:	b580      	push	{r7, lr}
    a272:	b084      	sub	sp, #16
    a274:	af00      	add	r7, sp, #0
    a276:	4603      	mov	r3, r0
    a278:	6039      	str	r1, [r7, #0]
    a27a:	80bb      	strh	r3, [r7, #4]
    OS_FLAG_GRP *pgrp;
#if OS_CRITICAL_METHOD == 3                         /* Allocate storage for CPU status register        */
    OS_CPU_SR    cpu_sr = 0;
    a27c:	f04f 0300 	mov.w	r3, #0	; 0x0
    a280:	60fb      	str	r3, [r7, #12]
#if OS_ARG_CHK_EN > 0
    if (perr == (INT8U *)0) {                       /* Validate 'perr'                                 */
        return ((OS_FLAG_GRP *)0);
    }
#endif
    if (OSIntNesting > 0) {                         /* See if called from ISR ...                      */
    a282:	f241 33d0 	movw	r3, #5072	; 0x13d0
    a286:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a28a:	781b      	ldrb	r3, [r3, #0]
    a28c:	2b00      	cmp	r3, #0
    a28e:	d006      	beq.n	a29e <OSFlagCreate+0x2e>
        *perr = OS_ERR_CREATE_ISR;                  /* ... can't CREATE from an ISR                    */
    a290:	683b      	ldr	r3, [r7, #0]
    a292:	f04f 0210 	mov.w	r2, #16	; 0x10
    a296:	701a      	strb	r2, [r3, #0]
        return ((OS_FLAG_GRP *)0);
    a298:	f04f 0300 	mov.w	r3, #0	; 0x0
    a29c:	e03b      	b.n	a316 <OSFlagCreate+0xa6>
    }
    OS_ENTER_CRITICAL();
    a29e:	f00e fd2f 	bl	18d00 <OS_CPU_SR_Save>
    a2a2:	4603      	mov	r3, r0
    a2a4:	60fb      	str	r3, [r7, #12]
    pgrp = OSFlagFreeList;                          /* Get next free event flag                        */
    a2a6:	f641 7334 	movw	r3, #7988	; 0x1f34
    a2aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2ae:	681b      	ldr	r3, [r3, #0]
    a2b0:	60bb      	str	r3, [r7, #8]
    if (pgrp != (OS_FLAG_GRP *)0) {                 /* See if we have event flag groups available      */
    a2b2:	68bb      	ldr	r3, [r7, #8]
    a2b4:	2b00      	cmp	r3, #0
    a2b6:	d026      	beq.n	a306 <OSFlagCreate+0x96>
                                                    /* Adjust free list                                */
        OSFlagFreeList       = (OS_FLAG_GRP *)OSFlagFreeList->OSFlagWaitList;
    a2b8:	f641 7334 	movw	r3, #7988	; 0x1f34
    a2bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2c0:	681b      	ldr	r3, [r3, #0]
    a2c2:	685b      	ldr	r3, [r3, #4]
    a2c4:	461a      	mov	r2, r3
    a2c6:	f641 7334 	movw	r3, #7988	; 0x1f34
    a2ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a2ce:	601a      	str	r2, [r3, #0]
        pgrp->OSFlagType     = OS_EVENT_TYPE_FLAG;  /* Set to event flag group type                    */
    a2d0:	68bb      	ldr	r3, [r7, #8]
    a2d2:	f04f 0205 	mov.w	r2, #5	; 0x5
    a2d6:	701a      	strb	r2, [r3, #0]
        pgrp->OSFlagFlags    = flags;               /* Set to desired initial value                    */
    a2d8:	68bb      	ldr	r3, [r7, #8]
    a2da:	88ba      	ldrh	r2, [r7, #4]
    a2dc:	811a      	strh	r2, [r3, #8]
        pgrp->OSFlagWaitList = (void *)0;           /* Clear list of tasks waiting on flags            */
    a2de:	68bb      	ldr	r3, [r7, #8]
    a2e0:	f04f 0200 	mov.w	r2, #0	; 0x0
    a2e4:	605a      	str	r2, [r3, #4]
#if OS_FLAG_NAME_SIZE > 1
        pgrp->OSFlagName[0]  = '?';
    a2e6:	68bb      	ldr	r3, [r7, #8]
    a2e8:	f04f 023f 	mov.w	r2, #63	; 0x3f
    a2ec:	729a      	strb	r2, [r3, #10]
        pgrp->OSFlagName[1]  = OS_ASCII_NUL;
    a2ee:	68bb      	ldr	r3, [r7, #8]
    a2f0:	f04f 0200 	mov.w	r2, #0	; 0x0
    a2f4:	72da      	strb	r2, [r3, #11]
#endif
        OS_EXIT_CRITICAL();
    a2f6:	68f8      	ldr	r0, [r7, #12]
    a2f8:	f00e fd06 	bl	18d08 <OS_CPU_SR_Restore>
        *perr                = OS_ERR_NONE;
    a2fc:	683b      	ldr	r3, [r7, #0]
    a2fe:	f04f 0200 	mov.w	r2, #0	; 0x0
    a302:	701a      	strb	r2, [r3, #0]
    a304:	e006      	b.n	a314 <OSFlagCreate+0xa4>
    } else {
        OS_EXIT_CRITICAL();
    a306:	68f8      	ldr	r0, [r7, #12]
    a308:	f00e fcfe 	bl	18d08 <OS_CPU_SR_Restore>
        *perr                = OS_ERR_FLAG_GRP_DEPLETED;
    a30c:	683b      	ldr	r3, [r7, #0]
    a30e:	f04f 0272 	mov.w	r2, #114	; 0x72
    a312:	701a      	strb	r2, [r3, #0]
    }
    return (pgrp);                                  /* Return pointer to event flag group              */
    a314:	68bb      	ldr	r3, [r7, #8]
}
    a316:	4618      	mov	r0, r3
    a318:	f107 0710 	add.w	r7, r7, #16	; 0x10
    a31c:	46bd      	mov	sp, r7
    a31e:	bd80      	pop	{r7, pc}

0000a320 <OSFlagDel>:
*********************************************************************************************************
*/

#if OS_FLAG_DEL_EN > 0
OS_FLAG_GRP  *OSFlagDel (OS_FLAG_GRP *pgrp, INT8U opt, INT8U *perr)
{
    a320:	b580      	push	{r7, lr}
    a322:	b087      	sub	sp, #28
    a324:	af00      	add	r7, sp, #0
    a326:	60b8      	str	r0, [r7, #8]
    a328:	460b      	mov	r3, r1
    a32a:	603a      	str	r2, [r7, #0]
    a32c:	713b      	strb	r3, [r7, #4]
    BOOLEAN       tasks_waiting;
    OS_FLAG_NODE *pnode;
    OS_FLAG_GRP  *pgrp_return;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR     cpu_sr = 0;
    a32e:	f04f 0300 	mov.w	r3, #0	; 0x0
    a332:	61bb      	str	r3, [r7, #24]
    if (pgrp == (OS_FLAG_GRP *)0) {                        /* Validate 'pgrp'                          */
        *perr = OS_ERR_FLAG_INVALID_PGRP;
        return (pgrp);
    }
#endif
    if (OSIntNesting > 0) {                                /* See if called from ISR ...               */
    a334:	f241 33d0 	movw	r3, #5072	; 0x13d0
    a338:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a33c:	781b      	ldrb	r3, [r3, #0]
    a33e:	2b00      	cmp	r3, #0
    a340:	d005      	beq.n	a34e <OSFlagDel+0x2e>
        *perr = OS_ERR_DEL_ISR;                            /* ... can't DELETE from an ISR             */
    a342:	683b      	ldr	r3, [r7, #0]
    a344:	f04f 020f 	mov.w	r2, #15	; 0xf
    a348:	701a      	strb	r2, [r3, #0]
        return (pgrp);
    a34a:	68bb      	ldr	r3, [r7, #8]
    a34c:	e099      	b.n	a482 <OSFlagDel+0x162>
    }
    if (pgrp->OSFlagType != OS_EVENT_TYPE_FLAG) {          /* Validate event group type                */
    a34e:	68bb      	ldr	r3, [r7, #8]
    a350:	781b      	ldrb	r3, [r3, #0]
    a352:	2b05      	cmp	r3, #5
    a354:	d005      	beq.n	a362 <OSFlagDel+0x42>
        *perr = OS_ERR_EVENT_TYPE;
    a356:	683b      	ldr	r3, [r7, #0]
    a358:	f04f 0201 	mov.w	r2, #1	; 0x1
    a35c:	701a      	strb	r2, [r3, #0]
        return (pgrp);
    a35e:	68bb      	ldr	r3, [r7, #8]
    a360:	e08f      	b.n	a482 <OSFlagDel+0x162>
    }
    OS_ENTER_CRITICAL();
    a362:	f00e fccd 	bl	18d00 <OS_CPU_SR_Save>
    a366:	4603      	mov	r3, r0
    a368:	61bb      	str	r3, [r7, #24]
    if (pgrp->OSFlagWaitList != (void *)0) {               /* See if any tasks waiting on event flags  */
    a36a:	68bb      	ldr	r3, [r7, #8]
    a36c:	685b      	ldr	r3, [r3, #4]
    a36e:	2b00      	cmp	r3, #0
    a370:	d003      	beq.n	a37a <OSFlagDel+0x5a>
        tasks_waiting = OS_TRUE;                           /* Yes                                      */
    a372:	f04f 0301 	mov.w	r3, #1	; 0x1
    a376:	73fb      	strb	r3, [r7, #15]
    a378:	e002      	b.n	a380 <OSFlagDel+0x60>
    } else {
        tasks_waiting = OS_FALSE;                          /* No                                       */
    a37a:	f04f 0300 	mov.w	r3, #0	; 0x0
    a37e:	73fb      	strb	r3, [r7, #15]
    }
    switch (opt) {
    a380:	793b      	ldrb	r3, [r7, #4]
    a382:	2b00      	cmp	r3, #0
    a384:	d002      	beq.n	a38c <OSFlagDel+0x6c>
    a386:	2b01      	cmp	r3, #1
    a388:	d035      	beq.n	a3f6 <OSFlagDel+0xd6>
    a38a:	e070      	b.n	a46e <OSFlagDel+0x14e>
        case OS_DEL_NO_PEND:                               /* Delete group if no task waiting          */
             if (tasks_waiting == OS_FALSE) {
    a38c:	7bfb      	ldrb	r3, [r7, #15]
    a38e:	2b00      	cmp	r3, #0
    a390:	d127      	bne.n	a3e2 <OSFlagDel+0xc2>
#if OS_FLAG_NAME_SIZE > 1
                 pgrp->OSFlagName[0]  = '?';               /* Unknown name                             */
    a392:	68bb      	ldr	r3, [r7, #8]
    a394:	f04f 023f 	mov.w	r2, #63	; 0x3f
    a398:	729a      	strb	r2, [r3, #10]
                 pgrp->OSFlagName[1]  = OS_ASCII_NUL;
    a39a:	68bb      	ldr	r3, [r7, #8]
    a39c:	f04f 0200 	mov.w	r2, #0	; 0x0
    a3a0:	72da      	strb	r2, [r3, #11]
#endif
                 pgrp->OSFlagType     = OS_EVENT_TYPE_UNUSED;
    a3a2:	68bb      	ldr	r3, [r7, #8]
    a3a4:	f04f 0200 	mov.w	r2, #0	; 0x0
    a3a8:	701a      	strb	r2, [r3, #0]
                 pgrp->OSFlagWaitList = (void *)OSFlagFreeList; /* Return group to free list           */
    a3aa:	f641 7334 	movw	r3, #7988	; 0x1f34
    a3ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a3b2:	681a      	ldr	r2, [r3, #0]
    a3b4:	68bb      	ldr	r3, [r7, #8]
    a3b6:	605a      	str	r2, [r3, #4]
                 pgrp->OSFlagFlags    = (OS_FLAGS)0;
    a3b8:	68bb      	ldr	r3, [r7, #8]
    a3ba:	f04f 0200 	mov.w	r2, #0	; 0x0
    a3be:	811a      	strh	r2, [r3, #8]
                 OSFlagFreeList       = pgrp;
    a3c0:	f641 7334 	movw	r3, #7988	; 0x1f34
    a3c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a3c8:	68ba      	ldr	r2, [r7, #8]
    a3ca:	601a      	str	r2, [r3, #0]
                 OS_EXIT_CRITICAL();
    a3cc:	69b8      	ldr	r0, [r7, #24]
    a3ce:	f00e fc9b 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr                = OS_ERR_NONE;
    a3d2:	683b      	ldr	r3, [r7, #0]
    a3d4:	f04f 0200 	mov.w	r2, #0	; 0x0
    a3d8:	701a      	strb	r2, [r3, #0]
                 pgrp_return          = (OS_FLAG_GRP *)0;  /* Event Flag Group has been deleted        */
    a3da:	f04f 0300 	mov.w	r3, #0	; 0x0
    a3de:	617b      	str	r3, [r7, #20]
             } else {
                 OS_EXIT_CRITICAL();
                 *perr                = OS_ERR_TASK_WAITING;
                 pgrp_return          = pgrp;
             }
             break;
    a3e0:	e04e      	b.n	a480 <OSFlagDel+0x160>
                 OSFlagFreeList       = pgrp;
                 OS_EXIT_CRITICAL();
                 *perr                = OS_ERR_NONE;
                 pgrp_return          = (OS_FLAG_GRP *)0;  /* Event Flag Group has been deleted        */
             } else {
                 OS_EXIT_CRITICAL();
    a3e2:	69b8      	ldr	r0, [r7, #24]
    a3e4:	f00e fc90 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr                = OS_ERR_TASK_WAITING;
    a3e8:	683b      	ldr	r3, [r7, #0]
    a3ea:	f04f 0249 	mov.w	r2, #73	; 0x49
    a3ee:	701a      	strb	r2, [r3, #0]
                 pgrp_return          = pgrp;
    a3f0:	68bb      	ldr	r3, [r7, #8]
    a3f2:	617b      	str	r3, [r7, #20]
             }
             break;
    a3f4:	e044      	b.n	a480 <OSFlagDel+0x160>

        case OS_DEL_ALWAYS:                                /* Always delete the event flag group       */
             pnode = (OS_FLAG_NODE *)pgrp->OSFlagWaitList;
    a3f6:	68bb      	ldr	r3, [r7, #8]
    a3f8:	685b      	ldr	r3, [r3, #4]
    a3fa:	613b      	str	r3, [r7, #16]
             while (pnode != (OS_FLAG_NODE *)0) {          /* Ready ALL tasks waiting for flags        */
    a3fc:	e007      	b.n	a40e <OSFlagDel+0xee>
                 (void)OS_FlagTaskRdy(pnode, (OS_FLAGS)0);
    a3fe:	6938      	ldr	r0, [r7, #16]
    a400:	f04f 0100 	mov.w	r1, #0	; 0x0
    a404:	f000 fcce 	bl	ada4 <OS_FlagTaskRdy>
                 pnode = (OS_FLAG_NODE *)pnode->OSFlagNodeNext;
    a408:	693b      	ldr	r3, [r7, #16]
    a40a:	681b      	ldr	r3, [r3, #0]
    a40c:	613b      	str	r3, [r7, #16]
             }
             break;

        case OS_DEL_ALWAYS:                                /* Always delete the event flag group       */
             pnode = (OS_FLAG_NODE *)pgrp->OSFlagWaitList;
             while (pnode != (OS_FLAG_NODE *)0) {          /* Ready ALL tasks waiting for flags        */
    a40e:	693b      	ldr	r3, [r7, #16]
    a410:	2b00      	cmp	r3, #0
    a412:	d1f4      	bne.n	a3fe <OSFlagDel+0xde>
                 (void)OS_FlagTaskRdy(pnode, (OS_FLAGS)0);
                 pnode = (OS_FLAG_NODE *)pnode->OSFlagNodeNext;
             }
#if OS_FLAG_NAME_SIZE > 1
             pgrp->OSFlagName[0]  = '?';                   /* Unknown name                             */
    a414:	68bb      	ldr	r3, [r7, #8]
    a416:	f04f 023f 	mov.w	r2, #63	; 0x3f
    a41a:	729a      	strb	r2, [r3, #10]
             pgrp->OSFlagName[1]  = OS_ASCII_NUL;
    a41c:	68bb      	ldr	r3, [r7, #8]
    a41e:	f04f 0200 	mov.w	r2, #0	; 0x0
    a422:	72da      	strb	r2, [r3, #11]
#endif
             pgrp->OSFlagType     = OS_EVENT_TYPE_UNUSED;
    a424:	68bb      	ldr	r3, [r7, #8]
    a426:	f04f 0200 	mov.w	r2, #0	; 0x0
    a42a:	701a      	strb	r2, [r3, #0]
             pgrp->OSFlagWaitList = (void *)OSFlagFreeList;/* Return group to free list                */
    a42c:	f641 7334 	movw	r3, #7988	; 0x1f34
    a430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a434:	681a      	ldr	r2, [r3, #0]
    a436:	68bb      	ldr	r3, [r7, #8]
    a438:	605a      	str	r2, [r3, #4]
             pgrp->OSFlagFlags    = (OS_FLAGS)0;
    a43a:	68bb      	ldr	r3, [r7, #8]
    a43c:	f04f 0200 	mov.w	r2, #0	; 0x0
    a440:	811a      	strh	r2, [r3, #8]
             OSFlagFreeList       = pgrp;
    a442:	f641 7334 	movw	r3, #7988	; 0x1f34
    a446:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a44a:	68ba      	ldr	r2, [r7, #8]
    a44c:	601a      	str	r2, [r3, #0]
             OS_EXIT_CRITICAL();
    a44e:	69b8      	ldr	r0, [r7, #24]
    a450:	f00e fc5a 	bl	18d08 <OS_CPU_SR_Restore>
             if (tasks_waiting == OS_TRUE) {               /* Reschedule only if task(s) were waiting  */
    a454:	7bfb      	ldrb	r3, [r7, #15]
    a456:	2b01      	cmp	r3, #1
    a458:	d101      	bne.n	a45e <OSFlagDel+0x13e>
                 OS_Sched();                               /* Find highest priority task ready to run  */
    a45a:	f7ff fb89 	bl	9b70 <OS_Sched>
             }
             *perr = OS_ERR_NONE;
    a45e:	683b      	ldr	r3, [r7, #0]
    a460:	f04f 0200 	mov.w	r2, #0	; 0x0
    a464:	701a      	strb	r2, [r3, #0]
             pgrp_return          = (OS_FLAG_GRP *)0;      /* Event Flag Group has been deleted        */
    a466:	f04f 0300 	mov.w	r3, #0	; 0x0
    a46a:	617b      	str	r3, [r7, #20]
             break;
    a46c:	e008      	b.n	a480 <OSFlagDel+0x160>

        default:
             OS_EXIT_CRITICAL();
    a46e:	69b8      	ldr	r0, [r7, #24]
    a470:	f00e fc4a 	bl	18d08 <OS_CPU_SR_Restore>
             *perr                = OS_ERR_INVALID_OPT;
    a474:	683b      	ldr	r3, [r7, #0]
    a476:	f04f 0207 	mov.w	r2, #7	; 0x7
    a47a:	701a      	strb	r2, [r3, #0]
             pgrp_return          = pgrp;
    a47c:	68bb      	ldr	r3, [r7, #8]
    a47e:	617b      	str	r3, [r7, #20]
             break;
    }
    return (pgrp_return);
    a480:	697b      	ldr	r3, [r7, #20]
}
    a482:	4618      	mov	r0, r3
    a484:	f107 071c 	add.w	r7, r7, #28	; 0x1c
    a488:	46bd      	mov	sp, r7
    a48a:	bd80      	pop	{r7, pc}

0000a48c <OSFlagNameGet>:
*********************************************************************************************************
*/

#if OS_FLAG_NAME_SIZE > 1
INT8U  OSFlagNameGet (OS_FLAG_GRP *pgrp, INT8U *pname, INT8U *perr)
{
    a48c:	b580      	push	{r7, lr}
    a48e:	b085      	sub	sp, #20
    a490:	af00      	add	r7, sp, #0
    a492:	60b8      	str	r0, [r7, #8]
    a494:	6079      	str	r1, [r7, #4]
    a496:	603a      	str	r2, [r7, #0]
    INT8U      len;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    a498:	f04f 0300 	mov.w	r3, #0	; 0x0
    a49c:	613b      	str	r3, [r7, #16]
    if (pname == (INT8U *)0) {                   /* Is 'pname' a NULL pointer?                         */
        *perr = OS_ERR_PNAME_NULL;
        return (0);
    }
#endif
    if (OSIntNesting > 0) {                      /* See if trying to call from an ISR                  */
    a49e:	f241 33d0 	movw	r3, #5072	; 0x13d0
    a4a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4a6:	781b      	ldrb	r3, [r3, #0]
    a4a8:	2b00      	cmp	r3, #0
    a4aa:	d006      	beq.n	a4ba <OSFlagNameGet+0x2e>
        *perr = OS_ERR_NAME_GET_ISR;
    a4ac:	683b      	ldr	r3, [r7, #0]
    a4ae:	f04f 0211 	mov.w	r2, #17	; 0x11
    a4b2:	701a      	strb	r2, [r3, #0]
        return (0);
    a4b4:	f04f 0300 	mov.w	r3, #0	; 0x0
    a4b8:	e022      	b.n	a500 <OSFlagNameGet+0x74>
    }
    OS_ENTER_CRITICAL();
    a4ba:	f00e fc21 	bl	18d00 <OS_CPU_SR_Save>
    a4be:	4603      	mov	r3, r0
    a4c0:	613b      	str	r3, [r7, #16]
    if (pgrp->OSFlagType != OS_EVENT_TYPE_FLAG) {
    a4c2:	68bb      	ldr	r3, [r7, #8]
    a4c4:	781b      	ldrb	r3, [r3, #0]
    a4c6:	2b05      	cmp	r3, #5
    a4c8:	d009      	beq.n	a4de <OSFlagNameGet+0x52>
        OS_EXIT_CRITICAL();
    a4ca:	6938      	ldr	r0, [r7, #16]
    a4cc:	f00e fc1c 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_EVENT_TYPE;
    a4d0:	683b      	ldr	r3, [r7, #0]
    a4d2:	f04f 0201 	mov.w	r2, #1	; 0x1
    a4d6:	701a      	strb	r2, [r3, #0]
        return (0);
    a4d8:	f04f 0300 	mov.w	r3, #0	; 0x0
    a4dc:	e010      	b.n	a500 <OSFlagNameGet+0x74>
    }
    len   = OS_StrCopy(pname, pgrp->OSFlagName); /* Copy name from OS_FLAG_GRP                         */
    a4de:	68bb      	ldr	r3, [r7, #8]
    a4e0:	f103 030a 	add.w	r3, r3, #10	; 0xa
    a4e4:	6878      	ldr	r0, [r7, #4]
    a4e6:	4619      	mov	r1, r3
    a4e8:	f7ff fbc4 	bl	9c74 <OS_StrCopy>
    a4ec:	4603      	mov	r3, r0
    a4ee:	73fb      	strb	r3, [r7, #15]
    OS_EXIT_CRITICAL();
    a4f0:	6938      	ldr	r0, [r7, #16]
    a4f2:	f00e fc09 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    a4f6:	683b      	ldr	r3, [r7, #0]
    a4f8:	f04f 0200 	mov.w	r2, #0	; 0x0
    a4fc:	701a      	strb	r2, [r3, #0]
    return (len);
    a4fe:	7bfb      	ldrb	r3, [r7, #15]
}
    a500:	4618      	mov	r0, r3
    a502:	f107 0714 	add.w	r7, r7, #20	; 0x14
    a506:	46bd      	mov	sp, r7
    a508:	bd80      	pop	{r7, pc}
    a50a:	46c0      	nop			(mov r8, r8)

0000a50c <OSFlagNameSet>:
*********************************************************************************************************
*/

#if OS_FLAG_NAME_SIZE > 1
void  OSFlagNameSet (OS_FLAG_GRP *pgrp, INT8U *pname, INT8U *perr)
{
    a50c:	b580      	push	{r7, lr}
    a50e:	b085      	sub	sp, #20
    a510:	af00      	add	r7, sp, #0
    a512:	60b8      	str	r0, [r7, #8]
    a514:	6079      	str	r1, [r7, #4]
    a516:	603a      	str	r2, [r7, #0]
    INT8U      len;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    a518:	f04f 0300 	mov.w	r3, #0	; 0x0
    a51c:	613b      	str	r3, [r7, #16]
    if (pname == (INT8U *)0) {                   /* Is 'pname' a NULL pointer?                         */
        *perr = OS_ERR_PNAME_NULL;
        return;
    }
#endif
    if (OSIntNesting > 0) {                      /* See if trying to call from an ISR                  */
    a51e:	f241 33d0 	movw	r3, #5072	; 0x13d0
    a522:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a526:	781b      	ldrb	r3, [r3, #0]
    a528:	2b00      	cmp	r3, #0
    a52a:	d004      	beq.n	a536 <OSFlagNameSet+0x2a>
        *perr = OS_ERR_NAME_SET_ISR;
    a52c:	683b      	ldr	r3, [r7, #0]
    a52e:	f04f 0212 	mov.w	r2, #18	; 0x12
    a532:	701a      	strb	r2, [r3, #0]
        return;
    a534:	e02e      	b.n	a594 <OSFlagNameSet+0x88>
    }
    OS_ENTER_CRITICAL();
    a536:	f00e fbe3 	bl	18d00 <OS_CPU_SR_Save>
    a53a:	4603      	mov	r3, r0
    a53c:	613b      	str	r3, [r7, #16]
    if (pgrp->OSFlagType != OS_EVENT_TYPE_FLAG) {
    a53e:	68bb      	ldr	r3, [r7, #8]
    a540:	781b      	ldrb	r3, [r3, #0]
    a542:	2b05      	cmp	r3, #5
    a544:	d007      	beq.n	a556 <OSFlagNameSet+0x4a>
        OS_EXIT_CRITICAL();
    a546:	6938      	ldr	r0, [r7, #16]
    a548:	f00e fbde 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_EVENT_TYPE;
    a54c:	683b      	ldr	r3, [r7, #0]
    a54e:	f04f 0201 	mov.w	r2, #1	; 0x1
    a552:	701a      	strb	r2, [r3, #0]
        return;
    a554:	e01e      	b.n	a594 <OSFlagNameSet+0x88>
    }
    len = OS_StrLen(pname);                      /* Can we fit the string in the storage area?         */
    a556:	6878      	ldr	r0, [r7, #4]
    a558:	f7ff fbb4 	bl	9cc4 <OS_StrLen>
    a55c:	4603      	mov	r3, r0
    a55e:	73fb      	strb	r3, [r7, #15]
    if (len > (OS_FLAG_NAME_SIZE - 1)) {         /* No                                                 */
    a560:	7bfb      	ldrb	r3, [r7, #15]
    a562:	2b0f      	cmp	r3, #15
    a564:	d907      	bls.n	a576 <OSFlagNameSet+0x6a>
        OS_EXIT_CRITICAL();
    a566:	6938      	ldr	r0, [r7, #16]
    a568:	f00e fbce 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_FLAG_NAME_TOO_LONG;
    a56c:	683b      	ldr	r3, [r7, #0]
    a56e:	f04f 0273 	mov.w	r2, #115	; 0x73
    a572:	701a      	strb	r2, [r3, #0]
        return;
    a574:	e00e      	b.n	a594 <OSFlagNameSet+0x88>
    }
    (void)OS_StrCopy(pgrp->OSFlagName, pname);   /* Yes, copy name from OS_FLAG_GRP                    */
    a576:	68bb      	ldr	r3, [r7, #8]
    a578:	f103 030a 	add.w	r3, r3, #10	; 0xa
    a57c:	4618      	mov	r0, r3
    a57e:	6879      	ldr	r1, [r7, #4]
    a580:	f7ff fb78 	bl	9c74 <OS_StrCopy>
    OS_EXIT_CRITICAL();
    a584:	6938      	ldr	r0, [r7, #16]
    a586:	f00e fbbf 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    a58a:	683b      	ldr	r3, [r7, #0]
    a58c:	f04f 0200 	mov.w	r2, #0	; 0x0
    a590:	701a      	strb	r2, [r3, #0]
    return;
    a592:	bf00      	nop
}
    a594:	f107 0714 	add.w	r7, r7, #20	; 0x14
    a598:	46bd      	mov	sp, r7
    a59a:	bd80      	pop	{r7, pc}

0000a59c <OSFlagPend>:
*                 event flags.
*********************************************************************************************************
*/

OS_FLAGS  OSFlagPend (OS_FLAG_GRP *pgrp, OS_FLAGS flags, INT8U wait_type, INT16U timeout, INT8U *perr)
{
    a59c:	b580      	push	{r7, lr}
    a59e:	b08d      	sub	sp, #52
    a5a0:	af01      	add	r7, sp, #4
    a5a2:	60f8      	str	r0, [r7, #12]
    a5a4:	8139      	strh	r1, [r7, #8]
    a5a6:	713a      	strb	r2, [r7, #4]
    a5a8:	803b      	strh	r3, [r7, #0]
    OS_FLAGS      flags_rdy;
    INT8U         result;
    INT8U         pend_stat;
    BOOLEAN       consume;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR     cpu_sr = 0;
    a5aa:	f04f 0300 	mov.w	r3, #0	; 0x0
    a5ae:	62fb      	str	r3, [r7, #44]
    if (pgrp == (OS_FLAG_GRP *)0) {                        /* Validate 'pgrp'                          */
        *perr = OS_ERR_FLAG_INVALID_PGRP;
        return ((OS_FLAGS)0);
    }
#endif
    if (OSIntNesting > 0) {                                /* See if called from ISR ...               */
    a5b0:	f241 33d0 	movw	r3, #5072	; 0x13d0
    a5b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5b8:	781b      	ldrb	r3, [r3, #0]
    a5ba:	2b00      	cmp	r3, #0
    a5bc:	d006      	beq.n	a5cc <OSFlagPend+0x30>
        *perr = OS_ERR_PEND_ISR;                           /* ... can't PEND from an ISR               */
    a5be:	6bbb      	ldr	r3, [r7, #56]
    a5c0:	f04f 0202 	mov.w	r2, #2	; 0x2
    a5c4:	701a      	strb	r2, [r3, #0]
        return ((OS_FLAGS)0);
    a5c6:	f04f 0300 	mov.w	r3, #0	; 0x0
    a5ca:	e1b0      	b.n	a92e <OSFlagPend+0x392>
    }
    if (OSLockNesting > 0) {                               /* See if called with scheduler locked ...  */
    a5cc:	f640 23a0 	movw	r3, #2720	; 0xaa0
    a5d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a5d4:	781b      	ldrb	r3, [r3, #0]
    a5d6:	2b00      	cmp	r3, #0
    a5d8:	d006      	beq.n	a5e8 <OSFlagPend+0x4c>
        *perr = OS_ERR_PEND_LOCKED;                        /* ... can't PEND when locked               */
    a5da:	6bbb      	ldr	r3, [r7, #56]
    a5dc:	f04f 020d 	mov.w	r2, #13	; 0xd
    a5e0:	701a      	strb	r2, [r3, #0]
        return ((OS_FLAGS)0);
    a5e2:	f04f 0300 	mov.w	r3, #0	; 0x0
    a5e6:	e1a2      	b.n	a92e <OSFlagPend+0x392>
    }
    if (pgrp->OSFlagType != OS_EVENT_TYPE_FLAG) {          /* Validate event block type                */
    a5e8:	68fb      	ldr	r3, [r7, #12]
    a5ea:	781b      	ldrb	r3, [r3, #0]
    a5ec:	2b05      	cmp	r3, #5
    a5ee:	d006      	beq.n	a5fe <OSFlagPend+0x62>
        *perr = OS_ERR_EVENT_TYPE;
    a5f0:	6bbb      	ldr	r3, [r7, #56]
    a5f2:	f04f 0201 	mov.w	r2, #1	; 0x1
    a5f6:	701a      	strb	r2, [r3, #0]
        return ((OS_FLAGS)0);
    a5f8:	f04f 0300 	mov.w	r3, #0	; 0x0
    a5fc:	e197      	b.n	a92e <OSFlagPend+0x392>
    }
    result = (INT8U)(wait_type & OS_FLAG_CONSUME);
    a5fe:	793b      	ldrb	r3, [r7, #4]
    a600:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
    a604:	f887 3029 	strb.w	r3, [r7, #41]
    if (result != (INT8U)0) {                             /* See if we need to consume the flags      */
    a608:	f897 3029 	ldrb.w	r3, [r7, #41]
    a60c:	2b00      	cmp	r3, #0
    a60e:	d008      	beq.n	a622 <OSFlagPend+0x86>
        wait_type &= ~(INT8U)OS_FLAG_CONSUME;
    a610:	793b      	ldrb	r3, [r7, #4]
    a612:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    a616:	713b      	strb	r3, [r7, #4]
        consume    = OS_TRUE;
    a618:	f04f 0301 	mov.w	r3, #1	; 0x1
    a61c:	f887 302b 	strb.w	r3, [r7, #43]
    a620:	e003      	b.n	a62a <OSFlagPend+0x8e>
    } else {
        consume    = OS_FALSE;
    a622:	f04f 0300 	mov.w	r3, #0	; 0x0
    a626:	f887 302b 	strb.w	r3, [r7, #43]
    }
/*$PAGE*/
    OS_ENTER_CRITICAL();
    a62a:	f00e fb69 	bl	18d00 <OS_CPU_SR_Save>
    a62e:	4603      	mov	r3, r0
    a630:	62fb      	str	r3, [r7, #44]
    switch (wait_type) {
    a632:	793b      	ldrb	r3, [r7, #4]
    a634:	2b03      	cmp	r3, #3
    a636:	f200 80e7 	bhi.w	a808 <OSFlagPend+0x26c>
    a63a:	a201      	add	r2, pc, #4	(adr r2, a640 <OSFlagPend+0xa4>)
    a63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    a640:	0000a72f 	.word	0x0000a72f
    a644:	0000a79d 	.word	0x0000a79d
    a648:	0000a651 	.word	0x0000a651
    a64c:	0000a6c1 	.word	0x0000a6c1
        case OS_FLAG_WAIT_SET_ALL:                         /* See if all required flags are set        */
             flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & flags);   /* Extract only the bits we want     */
    a650:	68fb      	ldr	r3, [r7, #12]
    a652:	891a      	ldrh	r2, [r3, #8]
    a654:	893b      	ldrh	r3, [r7, #8]
    a656:	ea02 0303 	and.w	r3, r2, r3
    a65a:	84fb      	strh	r3, [r7, #38]
             if (flags_rdy == flags) {                     /* Must match ALL the bits that we want     */
    a65c:	8cfa      	ldrh	r2, [r7, #38]
    a65e:	893b      	ldrh	r3, [r7, #8]
    a660:	429a      	cmp	r2, r3
    a662:	d120      	bne.n	a6a6 <OSFlagPend+0x10a>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
    a664:	f897 302b 	ldrb.w	r3, [r7, #43]
    a668:	2b01      	cmp	r3, #1
    a66a:	d10c      	bne.n	a686 <OSFlagPend+0xea>
                     pgrp->OSFlagFlags &= ~flags_rdy;      /* Clear ONLY the flags that we wanted      */
    a66c:	68fb      	ldr	r3, [r7, #12]
    a66e:	891b      	ldrh	r3, [r3, #8]
    a670:	461a      	mov	r2, r3
    a672:	8cfb      	ldrh	r3, [r7, #38]
    a674:	ea6f 0303 	mvn.w	r3, r3
    a678:	b29b      	uxth	r3, r3
    a67a:	ea02 0303 	and.w	r3, r2, r3
    a67e:	b29b      	uxth	r3, r3
    a680:	b29a      	uxth	r2, r3
    a682:	68fb      	ldr	r3, [r7, #12]
    a684:	811a      	strh	r2, [r3, #8]
                 }
                 OSTCBCur->OSTCBFlagsRdy = flags_rdy;      /* Save flags that were ready               */
    a686:	f241 33d4 	movw	r3, #5076	; 0x13d4
    a68a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a68e:	681b      	ldr	r3, [r3, #0]
    a690:	8cfa      	ldrh	r2, [r7, #38]
    a692:	859a      	strh	r2, [r3, #44]
                 OS_EXIT_CRITICAL();                       /* Yes, condition met, return to caller     */
    a694:	6af8      	ldr	r0, [r7, #44]
    a696:	f00e fb37 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr                   = OS_ERR_NONE;
    a69a:	6bbb      	ldr	r3, [r7, #56]
    a69c:	f04f 0200 	mov.w	r2, #0	; 0x0
    a6a0:	701a      	strb	r2, [r3, #0]
                 return (flags_rdy);
    a6a2:	8cfb      	ldrh	r3, [r7, #38]
    a6a4:	e143      	b.n	a92e <OSFlagPend+0x392>
             } else {                                      /* Block task until events occur or timeout */
                 OS_FlagBlock(pgrp, &node, flags, wait_type, timeout);
    a6a6:	893a      	ldrh	r2, [r7, #8]
    a6a8:	793b      	ldrb	r3, [r7, #4]
    a6aa:	8838      	ldrh	r0, [r7, #0]
    a6ac:	f107 0110 	add.w	r1, r7, #16	; 0x10
    a6b0:	9000      	str	r0, [sp, #0]
    a6b2:	68f8      	ldr	r0, [r7, #12]
    a6b4:	f000 fa82 	bl	abbc <OS_FlagBlock>
                 OS_EXIT_CRITICAL();
    a6b8:	6af8      	ldr	r0, [r7, #44]
    a6ba:	f00e fb25 	bl	18d08 <OS_CPU_SR_Restore>
             }
             break;
    a6be:	e0af      	b.n	a820 <OSFlagPend+0x284>

        case OS_FLAG_WAIT_SET_ANY:
             flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & flags);    /* Extract only the bits we want    */
    a6c0:	68fb      	ldr	r3, [r7, #12]
    a6c2:	891a      	ldrh	r2, [r3, #8]
    a6c4:	893b      	ldrh	r3, [r7, #8]
    a6c6:	ea02 0303 	and.w	r3, r2, r3
    a6ca:	84fb      	strh	r3, [r7, #38]
             if (flags_rdy != (OS_FLAGS)0) {               /* See if any flag set                      */
    a6cc:	8cfb      	ldrh	r3, [r7, #38]
    a6ce:	2b00      	cmp	r3, #0
    a6d0:	d020      	beq.n	a714 <OSFlagPend+0x178>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
    a6d2:	f897 302b 	ldrb.w	r3, [r7, #43]
    a6d6:	2b01      	cmp	r3, #1
    a6d8:	d10c      	bne.n	a6f4 <OSFlagPend+0x158>
                     pgrp->OSFlagFlags &= ~flags_rdy;      /* Clear ONLY the flags that we got         */
    a6da:	68fb      	ldr	r3, [r7, #12]
    a6dc:	891b      	ldrh	r3, [r3, #8]
    a6de:	461a      	mov	r2, r3
    a6e0:	8cfb      	ldrh	r3, [r7, #38]
    a6e2:	ea6f 0303 	mvn.w	r3, r3
    a6e6:	b29b      	uxth	r3, r3
    a6e8:	ea02 0303 	and.w	r3, r2, r3
    a6ec:	b29b      	uxth	r3, r3
    a6ee:	b29a      	uxth	r2, r3
    a6f0:	68fb      	ldr	r3, [r7, #12]
    a6f2:	811a      	strh	r2, [r3, #8]
                 }
                 OSTCBCur->OSTCBFlagsRdy = flags_rdy;      /* Save flags that were ready               */
    a6f4:	f241 33d4 	movw	r3, #5076	; 0x13d4
    a6f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6fc:	681b      	ldr	r3, [r3, #0]
    a6fe:	8cfa      	ldrh	r2, [r7, #38]
    a700:	859a      	strh	r2, [r3, #44]
                 OS_EXIT_CRITICAL();                       /* Yes, condition met, return to caller     */
    a702:	6af8      	ldr	r0, [r7, #44]
    a704:	f00e fb00 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr                   = OS_ERR_NONE;
    a708:	6bbb      	ldr	r3, [r7, #56]
    a70a:	f04f 0200 	mov.w	r2, #0	; 0x0
    a70e:	701a      	strb	r2, [r3, #0]
                 return (flags_rdy);
    a710:	8cfb      	ldrh	r3, [r7, #38]
    a712:	e10c      	b.n	a92e <OSFlagPend+0x392>
             } else {                                      /* Block task until events occur or timeout */
                 OS_FlagBlock(pgrp, &node, flags, wait_type, timeout);
    a714:	893a      	ldrh	r2, [r7, #8]
    a716:	793b      	ldrb	r3, [r7, #4]
    a718:	8838      	ldrh	r0, [r7, #0]
    a71a:	f107 0110 	add.w	r1, r7, #16	; 0x10
    a71e:	9000      	str	r0, [sp, #0]
    a720:	68f8      	ldr	r0, [r7, #12]
    a722:	f000 fa4b 	bl	abbc <OS_FlagBlock>
                 OS_EXIT_CRITICAL();
    a726:	6af8      	ldr	r0, [r7, #44]
    a728:	f00e faee 	bl	18d08 <OS_CPU_SR_Restore>
             }
             break;
    a72c:	e078      	b.n	a820 <OSFlagPend+0x284>

#if OS_FLAG_WAIT_CLR_EN > 0
        case OS_FLAG_WAIT_CLR_ALL:                         /* See if all required flags are cleared    */
             flags_rdy = (OS_FLAGS)(~pgrp->OSFlagFlags & flags);  /* Extract only the bits we want     */
    a72e:	68fb      	ldr	r3, [r7, #12]
    a730:	891b      	ldrh	r3, [r3, #8]
    a732:	ea6f 0303 	mvn.w	r3, r3
    a736:	b29a      	uxth	r2, r3
    a738:	893b      	ldrh	r3, [r7, #8]
    a73a:	ea02 0303 	and.w	r3, r2, r3
    a73e:	b29b      	uxth	r3, r3
    a740:	84fb      	strh	r3, [r7, #38]
             if (flags_rdy == flags) {                     /* Must match ALL the bits that we want     */
    a742:	8cfa      	ldrh	r2, [r7, #38]
    a744:	893b      	ldrh	r3, [r7, #8]
    a746:	429a      	cmp	r2, r3
    a748:	d11b      	bne.n	a782 <OSFlagPend+0x1e6>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
    a74a:	f897 302b 	ldrb.w	r3, [r7, #43]
    a74e:	2b01      	cmp	r3, #1
    a750:	d107      	bne.n	a762 <OSFlagPend+0x1c6>
                     pgrp->OSFlagFlags |= flags_rdy;       /* Set ONLY the flags that we wanted        */
    a752:	68fb      	ldr	r3, [r7, #12]
    a754:	891a      	ldrh	r2, [r3, #8]
    a756:	8cfb      	ldrh	r3, [r7, #38]
    a758:	ea42 0303 	orr.w	r3, r2, r3
    a75c:	b29a      	uxth	r2, r3
    a75e:	68fb      	ldr	r3, [r7, #12]
    a760:	811a      	strh	r2, [r3, #8]
                 }
                 OSTCBCur->OSTCBFlagsRdy = flags_rdy;      /* Save flags that were ready               */
    a762:	f241 33d4 	movw	r3, #5076	; 0x13d4
    a766:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a76a:	681b      	ldr	r3, [r3, #0]
    a76c:	8cfa      	ldrh	r2, [r7, #38]
    a76e:	859a      	strh	r2, [r3, #44]
                 OS_EXIT_CRITICAL();                       /* Yes, condition met, return to caller     */
    a770:	6af8      	ldr	r0, [r7, #44]
    a772:	f00e fac9 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr                   = OS_ERR_NONE;
    a776:	6bbb      	ldr	r3, [r7, #56]
    a778:	f04f 0200 	mov.w	r2, #0	; 0x0
    a77c:	701a      	strb	r2, [r3, #0]
                 return (flags_rdy);
    a77e:	8cfb      	ldrh	r3, [r7, #38]
    a780:	e0d5      	b.n	a92e <OSFlagPend+0x392>
             } else {                                      /* Block task until events occur or timeout */
                 OS_FlagBlock(pgrp, &node, flags, wait_type, timeout);
    a782:	893a      	ldrh	r2, [r7, #8]
    a784:	793b      	ldrb	r3, [r7, #4]
    a786:	8838      	ldrh	r0, [r7, #0]
    a788:	f107 0110 	add.w	r1, r7, #16	; 0x10
    a78c:	9000      	str	r0, [sp, #0]
    a78e:	68f8      	ldr	r0, [r7, #12]
    a790:	f000 fa14 	bl	abbc <OS_FlagBlock>
                 OS_EXIT_CRITICAL();
    a794:	6af8      	ldr	r0, [r7, #44]
    a796:	f00e fab7 	bl	18d08 <OS_CPU_SR_Restore>
             }
             break;
    a79a:	e041      	b.n	a820 <OSFlagPend+0x284>

        case OS_FLAG_WAIT_CLR_ANY:
             flags_rdy = (OS_FLAGS)(~pgrp->OSFlagFlags & flags); /* Extract only the bits we want      */
    a79c:	68fb      	ldr	r3, [r7, #12]
    a79e:	891b      	ldrh	r3, [r3, #8]
    a7a0:	ea6f 0303 	mvn.w	r3, r3
    a7a4:	b29a      	uxth	r2, r3
    a7a6:	893b      	ldrh	r3, [r7, #8]
    a7a8:	ea02 0303 	and.w	r3, r2, r3
    a7ac:	b29b      	uxth	r3, r3
    a7ae:	84fb      	strh	r3, [r7, #38]
             if (flags_rdy != (OS_FLAGS)0) {               /* See if any flag cleared                  */
    a7b0:	8cfb      	ldrh	r3, [r7, #38]
    a7b2:	2b00      	cmp	r3, #0
    a7b4:	d01b      	beq.n	a7ee <OSFlagPend+0x252>
                 if (consume == OS_TRUE) {                 /* See if we need to consume the flags      */
    a7b6:	f897 302b 	ldrb.w	r3, [r7, #43]
    a7ba:	2b01      	cmp	r3, #1
    a7bc:	d107      	bne.n	a7ce <OSFlagPend+0x232>
                     pgrp->OSFlagFlags |= flags_rdy;       /* Set ONLY the flags that we got           */
    a7be:	68fb      	ldr	r3, [r7, #12]
    a7c0:	891a      	ldrh	r2, [r3, #8]
    a7c2:	8cfb      	ldrh	r3, [r7, #38]
    a7c4:	ea42 0303 	orr.w	r3, r2, r3
    a7c8:	b29a      	uxth	r2, r3
    a7ca:	68fb      	ldr	r3, [r7, #12]
    a7cc:	811a      	strh	r2, [r3, #8]
                 }
                 OSTCBCur->OSTCBFlagsRdy = flags_rdy;      /* Save flags that were ready               */
    a7ce:	f241 33d4 	movw	r3, #5076	; 0x13d4
    a7d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a7d6:	681b      	ldr	r3, [r3, #0]
    a7d8:	8cfa      	ldrh	r2, [r7, #38]
    a7da:	859a      	strh	r2, [r3, #44]
                 OS_EXIT_CRITICAL();                       /* Yes, condition met, return to caller     */
    a7dc:	6af8      	ldr	r0, [r7, #44]
    a7de:	f00e fa93 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr                   = OS_ERR_NONE;
    a7e2:	6bbb      	ldr	r3, [r7, #56]
    a7e4:	f04f 0200 	mov.w	r2, #0	; 0x0
    a7e8:	701a      	strb	r2, [r3, #0]
                 return (flags_rdy);
    a7ea:	8cfb      	ldrh	r3, [r7, #38]
    a7ec:	e09f      	b.n	a92e <OSFlagPend+0x392>
             } else {                                      /* Block task until events occur or timeout */
                 OS_FlagBlock(pgrp, &node, flags, wait_type, timeout);
    a7ee:	893a      	ldrh	r2, [r7, #8]
    a7f0:	793b      	ldrb	r3, [r7, #4]
    a7f2:	8838      	ldrh	r0, [r7, #0]
    a7f4:	f107 0110 	add.w	r1, r7, #16	; 0x10
    a7f8:	9000      	str	r0, [sp, #0]
    a7fa:	68f8      	ldr	r0, [r7, #12]
    a7fc:	f000 f9de 	bl	abbc <OS_FlagBlock>
                 OS_EXIT_CRITICAL();
    a800:	6af8      	ldr	r0, [r7, #44]
    a802:	f00e fa81 	bl	18d08 <OS_CPU_SR_Restore>
             }
             break;
    a806:	e00b      	b.n	a820 <OSFlagPend+0x284>
#endif

        default:
             OS_EXIT_CRITICAL();
    a808:	6af8      	ldr	r0, [r7, #44]
    a80a:	f00e fa7d 	bl	18d08 <OS_CPU_SR_Restore>
             flags_rdy = (OS_FLAGS)0;
    a80e:	f04f 0300 	mov.w	r3, #0	; 0x0
    a812:	84fb      	strh	r3, [r7, #38]
             *perr      = OS_ERR_FLAG_WAIT_TYPE;
    a814:	6bbb      	ldr	r3, [r7, #56]
    a816:	f04f 026f 	mov.w	r2, #111	; 0x6f
    a81a:	701a      	strb	r2, [r3, #0]
             return (flags_rdy);
    a81c:	8cfb      	ldrh	r3, [r7, #38]
    a81e:	e086      	b.n	a92e <OSFlagPend+0x392>
    }
/*$PAGE*/
    OS_Sched();                                            /* Find next HPT ready to run               */
    a820:	f7ff f9a6 	bl	9b70 <OS_Sched>
    OS_ENTER_CRITICAL();
    a824:	f00e fa6c 	bl	18d00 <OS_CPU_SR_Save>
    a828:	4603      	mov	r3, r0
    a82a:	62fb      	str	r3, [r7, #44]
    if (OSTCBCur->OSTCBStatPend != OS_STAT_PEND_OK) {      /* Have we timed-out or aborted?            */
    a82c:	f241 33d4 	movw	r3, #5076	; 0x13d4
    a830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a834:	681b      	ldr	r3, [r3, #0]
    a836:	f893 3031 	ldrb.w	r3, [r3, #49]
    a83a:	2b00      	cmp	r3, #0
    a83c:	d034      	beq.n	a8a8 <OSFlagPend+0x30c>
        pend_stat                = OSTCBCur->OSTCBStatPend;
    a83e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    a842:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a846:	681b      	ldr	r3, [r3, #0]
    a848:	f893 3031 	ldrb.w	r3, [r3, #49]
    a84c:	f887 302a 	strb.w	r3, [r7, #42]
        OSTCBCur->OSTCBStatPend  = OS_STAT_PEND_OK;
    a850:	f241 33d4 	movw	r3, #5076	; 0x13d4
    a854:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a858:	681b      	ldr	r3, [r3, #0]
    a85a:	f04f 0200 	mov.w	r2, #0	; 0x0
    a85e:	f883 2031 	strb.w	r2, [r3, #49]
        OS_FlagUnlink(&node);
    a862:	f107 0310 	add.w	r3, r7, #16	; 0x10
    a866:	4618      	mov	r0, r3
    a868:	f000 faf6 	bl	ae58 <OS_FlagUnlink>
        OSTCBCur->OSTCBStat      = OS_STAT_RDY;            /* Yes, make task ready-to-run              */
    a86c:	f241 33d4 	movw	r3, #5076	; 0x13d4
    a870:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a874:	681b      	ldr	r3, [r3, #0]
    a876:	f04f 0200 	mov.w	r2, #0	; 0x0
    a87a:	f883 2030 	strb.w	r2, [r3, #48]
        OS_EXIT_CRITICAL();
    a87e:	6af8      	ldr	r0, [r7, #44]
    a880:	f00e fa42 	bl	18d08 <OS_CPU_SR_Restore>
        flags_rdy                = (OS_FLAGS)0;
    a884:	f04f 0300 	mov.w	r3, #0	; 0x0
    a888:	84fb      	strh	r3, [r7, #38]
        switch (pend_stat) {
    a88a:	f897 302a 	ldrb.w	r3, [r7, #42]
    a88e:	2b02      	cmp	r3, #2
    a890:	d104      	bne.n	a89c <OSFlagPend+0x300>
            case OS_STAT_PEND_ABORT:
                 *perr = OS_ERR_PEND_ABORT;                 /* Indicate that we aborted   waiting       */
    a892:	6bbb      	ldr	r3, [r7, #56]
    a894:	f04f 020e 	mov.w	r2, #14	; 0xe
    a898:	701a      	strb	r2, [r3, #0]
                 break;
    a89a:	e003      	b.n	a8a4 <OSFlagPend+0x308>

            case OS_STAT_PEND_TO:
            default:
                 *perr = OS_ERR_TIMEOUT;                    /* Indicate that we timed-out waiting       */
    a89c:	6bbb      	ldr	r3, [r7, #56]
    a89e:	f04f 020a 	mov.w	r2, #10	; 0xa
    a8a2:	701a      	strb	r2, [r3, #0]
                 break;
        }
        return (flags_rdy);
    a8a4:	8cfb      	ldrh	r3, [r7, #38]
    a8a6:	e042      	b.n	a92e <OSFlagPend+0x392>
    }
    flags_rdy = OSTCBCur->OSTCBFlagsRdy;
    a8a8:	f241 33d4 	movw	r3, #5076	; 0x13d4
    a8ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a8b0:	681b      	ldr	r3, [r3, #0]
    a8b2:	8d9b      	ldrh	r3, [r3, #44]
    a8b4:	84fb      	strh	r3, [r7, #38]
    if (consume == OS_TRUE) {                              /* See if we need to consume the flags      */
    a8b6:	f897 302b 	ldrb.w	r3, [r7, #43]
    a8ba:	2b01      	cmp	r3, #1
    a8bc:	d12f      	bne.n	a91e <OSFlagPend+0x382>
        switch (wait_type) {
    a8be:	793b      	ldrb	r3, [r7, #4]
    a8c0:	2b03      	cmp	r3, #3
    a8c2:	d822      	bhi.n	a90a <OSFlagPend+0x36e>
    a8c4:	a201      	add	r2, pc, #4	(adr r2, a8cc <OSFlagPend+0x330>)
    a8c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    a8ca:	46c0      	nop			(mov r8, r8)
    a8cc:	0000a8f9 	.word	0x0000a8f9
    a8d0:	0000a8f9 	.word	0x0000a8f9
    a8d4:	0000a8dd 	.word	0x0000a8dd
    a8d8:	0000a8dd 	.word	0x0000a8dd
            case OS_FLAG_WAIT_SET_ALL:
            case OS_FLAG_WAIT_SET_ANY:                     /* Clear ONLY the flags we got              */
                 pgrp->OSFlagFlags &= ~flags_rdy;
    a8dc:	68fb      	ldr	r3, [r7, #12]
    a8de:	891b      	ldrh	r3, [r3, #8]
    a8e0:	461a      	mov	r2, r3
    a8e2:	8cfb      	ldrh	r3, [r7, #38]
    a8e4:	ea6f 0303 	mvn.w	r3, r3
    a8e8:	b29b      	uxth	r3, r3
    a8ea:	ea02 0303 	and.w	r3, r2, r3
    a8ee:	b29b      	uxth	r3, r3
    a8f0:	b29a      	uxth	r2, r3
    a8f2:	68fb      	ldr	r3, [r7, #12]
    a8f4:	811a      	strh	r2, [r3, #8]
                 break;
    a8f6:	e012      	b.n	a91e <OSFlagPend+0x382>

#if OS_FLAG_WAIT_CLR_EN > 0
            case OS_FLAG_WAIT_CLR_ALL:
            case OS_FLAG_WAIT_CLR_ANY:                     /* Set   ONLY the flags we got              */
                 pgrp->OSFlagFlags |=  flags_rdy;
    a8f8:	68fb      	ldr	r3, [r7, #12]
    a8fa:	891a      	ldrh	r2, [r3, #8]
    a8fc:	8cfb      	ldrh	r3, [r7, #38]
    a8fe:	ea42 0303 	orr.w	r3, r2, r3
    a902:	b29a      	uxth	r2, r3
    a904:	68fb      	ldr	r3, [r7, #12]
    a906:	811a      	strh	r2, [r3, #8]
                 break;
    a908:	e009      	b.n	a91e <OSFlagPend+0x382>
#endif
            default:
                 OS_EXIT_CRITICAL();
    a90a:	6af8      	ldr	r0, [r7, #44]
    a90c:	f00e f9fc 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr = OS_ERR_FLAG_WAIT_TYPE;
    a910:	6bbb      	ldr	r3, [r7, #56]
    a912:	f04f 026f 	mov.w	r2, #111	; 0x6f
    a916:	701a      	strb	r2, [r3, #0]
                 return ((OS_FLAGS)0);
    a918:	f04f 0300 	mov.w	r3, #0	; 0x0
    a91c:	e007      	b.n	a92e <OSFlagPend+0x392>
        }
    }
    OS_EXIT_CRITICAL();
    a91e:	6af8      	ldr	r0, [r7, #44]
    a920:	f00e f9f2 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;                                   /* Event(s) must have occurred              */
    a924:	6bbb      	ldr	r3, [r7, #56]
    a926:	f04f 0200 	mov.w	r2, #0	; 0x0
    a92a:	701a      	strb	r2, [r3, #0]
    return (flags_rdy);
    a92c:	8cfb      	ldrh	r3, [r7, #38]
}
    a92e:	4618      	mov	r0, r3
    a930:	f107 0730 	add.w	r7, r7, #48	; 0x30
    a934:	46bd      	mov	sp, r7
    a936:	bd80      	pop	{r7, pc}

0000a938 <OSFlagPendGetFlagsRdy>:
* Called from: Task ONLY
*********************************************************************************************************
*/

OS_FLAGS  OSFlagPendGetFlagsRdy (void)
{
    a938:	b580      	push	{r7, lr}
    a93a:	b082      	sub	sp, #8
    a93c:	af00      	add	r7, sp, #0
    OS_FLAGS      flags;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR     cpu_sr = 0;
    a93e:	f04f 0300 	mov.w	r3, #0	; 0x0
    a942:	607b      	str	r3, [r7, #4]
#endif



    OS_ENTER_CRITICAL();
    a944:	f00e f9dc 	bl	18d00 <OS_CPU_SR_Save>
    a948:	4603      	mov	r3, r0
    a94a:	607b      	str	r3, [r7, #4]
    flags = OSTCBCur->OSTCBFlagsRdy;
    a94c:	f241 33d4 	movw	r3, #5076	; 0x13d4
    a950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a954:	681b      	ldr	r3, [r3, #0]
    a956:	8d9b      	ldrh	r3, [r3, #44]
    a958:	807b      	strh	r3, [r7, #2]
    OS_EXIT_CRITICAL();
    a95a:	6878      	ldr	r0, [r7, #4]
    a95c:	f00e f9d4 	bl	18d08 <OS_CPU_SR_Restore>
    return (flags);
    a960:	887b      	ldrh	r3, [r7, #2]
}
    a962:	4618      	mov	r0, r3
    a964:	f107 0708 	add.w	r7, r7, #8	; 0x8
    a968:	46bd      	mov	sp, r7
    a96a:	bd80      	pop	{r7, pc}

0000a96c <OSFlagPost>:
*              2) The amount of time interrupts are DISABLED depends on the number of tasks waiting on
*                 the event flag group.
*********************************************************************************************************
*/
OS_FLAGS  OSFlagPost (OS_FLAG_GRP *pgrp, OS_FLAGS flags, INT8U opt, INT8U *perr)
{
    a96c:	b580      	push	{r7, lr}
    a96e:	b088      	sub	sp, #32
    a970:	af00      	add	r7, sp, #0
    a972:	60f8      	str	r0, [r7, #12]
    a974:	603b      	str	r3, [r7, #0]
    a976:	460b      	mov	r3, r1
    a978:	813b      	strh	r3, [r7, #8]
    a97a:	4613      	mov	r3, r2
    a97c:	713b      	strb	r3, [r7, #4]
    BOOLEAN       sched;
    OS_FLAGS      flags_cur;
    OS_FLAGS      flags_rdy;
    BOOLEAN       rdy;
#if OS_CRITICAL_METHOD == 3                          /* Allocate storage for CPU status register       */
    OS_CPU_SR     cpu_sr = 0;
    a97e:	f04f 0300 	mov.w	r3, #0	; 0x0
    a982:	61fb      	str	r3, [r7, #28]
    if (pgrp == (OS_FLAG_GRP *)0) {                  /* Validate 'pgrp'                                */
        *perr = OS_ERR_FLAG_INVALID_PGRP;
        return ((OS_FLAGS)0);
    }
#endif
    if (pgrp->OSFlagType != OS_EVENT_TYPE_FLAG) {    /* Make sure we are pointing to an event flag grp */
    a984:	68fb      	ldr	r3, [r7, #12]
    a986:	781b      	ldrb	r3, [r3, #0]
    a988:	2b05      	cmp	r3, #5
    a98a:	d006      	beq.n	a99a <OSFlagPost+0x2e>
        *perr = OS_ERR_EVENT_TYPE;
    a98c:	683b      	ldr	r3, [r7, #0]
    a98e:	f04f 0201 	mov.w	r2, #1	; 0x1
    a992:	701a      	strb	r2, [r3, #0]
        return ((OS_FLAGS)0);
    a994:	f04f 0300 	mov.w	r3, #0	; 0x0
    a998:	e0e3      	b.n	ab62 <OSFlagPost+0x1f6>
    }
/*$PAGE*/
    OS_ENTER_CRITICAL();
    a99a:	f00e f9b1 	bl	18d00 <OS_CPU_SR_Save>
    a99e:	4603      	mov	r3, r0
    a9a0:	61fb      	str	r3, [r7, #28]
    switch (opt) {
    a9a2:	793b      	ldrb	r3, [r7, #4]
    a9a4:	2b00      	cmp	r3, #0
    a9a6:	d002      	beq.n	a9ae <OSFlagPost+0x42>
    a9a8:	2b01      	cmp	r3, #1
    a9aa:	d00e      	beq.n	a9ca <OSFlagPost+0x5e>
    a9ac:	e016      	b.n	a9dc <OSFlagPost+0x70>
        case OS_FLAG_CLR:
             pgrp->OSFlagFlags &= ~flags;            /* Clear the flags specified in the group         */
    a9ae:	68fb      	ldr	r3, [r7, #12]
    a9b0:	891b      	ldrh	r3, [r3, #8]
    a9b2:	461a      	mov	r2, r3
    a9b4:	893b      	ldrh	r3, [r7, #8]
    a9b6:	ea6f 0303 	mvn.w	r3, r3
    a9ba:	b29b      	uxth	r3, r3
    a9bc:	ea02 0303 	and.w	r3, r2, r3
    a9c0:	b29b      	uxth	r3, r3
    a9c2:	b29a      	uxth	r2, r3
    a9c4:	68fb      	ldr	r3, [r7, #12]
    a9c6:	811a      	strh	r2, [r3, #8]
             break;
    a9c8:	e012      	b.n	a9f0 <OSFlagPost+0x84>

        case OS_FLAG_SET:
             pgrp->OSFlagFlags |=  flags;            /* Set   the flags specified in the group         */
    a9ca:	68fb      	ldr	r3, [r7, #12]
    a9cc:	891a      	ldrh	r2, [r3, #8]
    a9ce:	893b      	ldrh	r3, [r7, #8]
    a9d0:	ea42 0303 	orr.w	r3, r2, r3
    a9d4:	b29a      	uxth	r2, r3
    a9d6:	68fb      	ldr	r3, [r7, #12]
    a9d8:	811a      	strh	r2, [r3, #8]
             break;
    a9da:	e009      	b.n	a9f0 <OSFlagPost+0x84>

        default:
             OS_EXIT_CRITICAL();                     /* INVALID option                                 */
    a9dc:	69f8      	ldr	r0, [r7, #28]
    a9de:	f00e f993 	bl	18d08 <OS_CPU_SR_Restore>
             *perr = OS_ERR_FLAG_INVALID_OPT;
    a9e2:	683b      	ldr	r3, [r7, #0]
    a9e4:	f04f 0271 	mov.w	r2, #113	; 0x71
    a9e8:	701a      	strb	r2, [r3, #0]
             return ((OS_FLAGS)0);
    a9ea:	f04f 0300 	mov.w	r3, #0	; 0x0
    a9ee:	e0b8      	b.n	ab62 <OSFlagPost+0x1f6>
    }
    sched = OS_FALSE;                                /* Indicate that we don't need rescheduling       */
    a9f0:	f04f 0300 	mov.w	r3, #0	; 0x0
    a9f4:	757b      	strb	r3, [r7, #21]
    pnode = (OS_FLAG_NODE *)pgrp->OSFlagWaitList;
    a9f6:	68fb      	ldr	r3, [r7, #12]
    a9f8:	685b      	ldr	r3, [r3, #4]
    a9fa:	613b      	str	r3, [r7, #16]
    while (pnode != (OS_FLAG_NODE *)0) {             /* Go through all tasks waiting on event flag(s)  */
    a9fc:	e096      	b.n	ab2c <OSFlagPost+0x1c0>
        switch (pnode->OSFlagNodeWaitType) {
    a9fe:	693b      	ldr	r3, [r7, #16]
    aa00:	7c9b      	ldrb	r3, [r3, #18]
    aa02:	2b03      	cmp	r3, #3
    aa04:	d876      	bhi.n	aaf4 <OSFlagPost+0x188>
    aa06:	a201      	add	r2, pc, #4	(adr r2, aa0c <OSFlagPost+0xa0>)
    aa08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    aa0c:	0000aa81 	.word	0x0000aa81
    aa10:	0000aabd 	.word	0x0000aabd
    aa14:	0000aa1d 	.word	0x0000aa1d
    aa18:	0000aa51 	.word	0x0000aa51
            case OS_FLAG_WAIT_SET_ALL:               /* See if all req. flags are set for current node */
                 flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & pnode->OSFlagNodeFlags);
    aa1c:	68fb      	ldr	r3, [r7, #12]
    aa1e:	891a      	ldrh	r2, [r3, #8]
    aa20:	693b      	ldr	r3, [r7, #16]
    aa22:	8a1b      	ldrh	r3, [r3, #16]
    aa24:	ea02 0303 	and.w	r3, r2, r3
    aa28:	833b      	strh	r3, [r7, #24]
                 if (flags_rdy == pnode->OSFlagNodeFlags) {
    aa2a:	693b      	ldr	r3, [r7, #16]
    aa2c:	8a1b      	ldrh	r3, [r3, #16]
    aa2e:	8b3a      	ldrh	r2, [r7, #24]
    aa30:	429a      	cmp	r2, r3
    aa32:	d169      	bne.n	ab08 <OSFlagPost+0x19c>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy);  /* Make task RTR, event(s) Rx'd          */
    aa34:	8b3b      	ldrh	r3, [r7, #24]
    aa36:	6938      	ldr	r0, [r7, #16]
    aa38:	4619      	mov	r1, r3
    aa3a:	f000 f9b3 	bl	ada4 <OS_FlagTaskRdy>
    aa3e:	4603      	mov	r3, r0
    aa40:	76fb      	strb	r3, [r7, #27]
                     if (rdy == OS_TRUE) {
    aa42:	7efb      	ldrb	r3, [r7, #27]
    aa44:	2b01      	cmp	r3, #1
    aa46:	d161      	bne.n	ab0c <OSFlagPost+0x1a0>
                         sched = OS_TRUE;                     /* When done we will reschedule          */
    aa48:	f04f 0301 	mov.w	r3, #1	; 0x1
    aa4c:	757b      	strb	r3, [r7, #21]
                     }
                 }
                 break;
    aa4e:	e06a      	b.n	ab26 <OSFlagPost+0x1ba>

            case OS_FLAG_WAIT_SET_ANY:               /* See if any flag set                            */
                 flags_rdy = (OS_FLAGS)(pgrp->OSFlagFlags & pnode->OSFlagNodeFlags);
    aa50:	68fb      	ldr	r3, [r7, #12]
    aa52:	891a      	ldrh	r2, [r3, #8]
    aa54:	693b      	ldr	r3, [r7, #16]
    aa56:	8a1b      	ldrh	r3, [r3, #16]
    aa58:	ea02 0303 	and.w	r3, r2, r3
    aa5c:	833b      	strh	r3, [r7, #24]
                 if (flags_rdy != (OS_FLAGS)0) {
    aa5e:	8b3b      	ldrh	r3, [r7, #24]
    aa60:	2b00      	cmp	r3, #0
    aa62:	d055      	beq.n	ab10 <OSFlagPost+0x1a4>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy);  /* Make task RTR, event(s) Rx'd          */
    aa64:	8b3b      	ldrh	r3, [r7, #24]
    aa66:	6938      	ldr	r0, [r7, #16]
    aa68:	4619      	mov	r1, r3
    aa6a:	f000 f99b 	bl	ada4 <OS_FlagTaskRdy>
    aa6e:	4603      	mov	r3, r0
    aa70:	76fb      	strb	r3, [r7, #27]
                     if (rdy == OS_TRUE) {
    aa72:	7efb      	ldrb	r3, [r7, #27]
    aa74:	2b01      	cmp	r3, #1
    aa76:	d14d      	bne.n	ab14 <OSFlagPost+0x1a8>
                         sched = OS_TRUE;                     /* When done we will reschedule          */
    aa78:	f04f 0301 	mov.w	r3, #1	; 0x1
    aa7c:	757b      	strb	r3, [r7, #21]
                     }
                 }
                 break;
    aa7e:	e052      	b.n	ab26 <OSFlagPost+0x1ba>

#if OS_FLAG_WAIT_CLR_EN > 0
            case OS_FLAG_WAIT_CLR_ALL:               /* See if all req. flags are set for current node */
                 flags_rdy = (OS_FLAGS)(~pgrp->OSFlagFlags & pnode->OSFlagNodeFlags);
    aa80:	68fb      	ldr	r3, [r7, #12]
    aa82:	891b      	ldrh	r3, [r3, #8]
    aa84:	ea6f 0303 	mvn.w	r3, r3
    aa88:	b29a      	uxth	r2, r3
    aa8a:	693b      	ldr	r3, [r7, #16]
    aa8c:	8a1b      	ldrh	r3, [r3, #16]
    aa8e:	ea02 0303 	and.w	r3, r2, r3
    aa92:	b29b      	uxth	r3, r3
    aa94:	833b      	strh	r3, [r7, #24]
                 if (flags_rdy == pnode->OSFlagNodeFlags) {
    aa96:	693b      	ldr	r3, [r7, #16]
    aa98:	8a1b      	ldrh	r3, [r3, #16]
    aa9a:	8b3a      	ldrh	r2, [r7, #24]
    aa9c:	429a      	cmp	r2, r3
    aa9e:	d13b      	bne.n	ab18 <OSFlagPost+0x1ac>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy);  /* Make task RTR, event(s) Rx'd          */
    aaa0:	8b3b      	ldrh	r3, [r7, #24]
    aaa2:	6938      	ldr	r0, [r7, #16]
    aaa4:	4619      	mov	r1, r3
    aaa6:	f000 f97d 	bl	ada4 <OS_FlagTaskRdy>
    aaaa:	4603      	mov	r3, r0
    aaac:	76fb      	strb	r3, [r7, #27]
                     if (rdy == OS_TRUE) {
    aaae:	7efb      	ldrb	r3, [r7, #27]
    aab0:	2b01      	cmp	r3, #1
    aab2:	d133      	bne.n	ab1c <OSFlagPost+0x1b0>
                         sched = OS_TRUE;                     /* When done we will reschedule          */
    aab4:	f04f 0301 	mov.w	r3, #1	; 0x1
    aab8:	757b      	strb	r3, [r7, #21]
                     }
                 }
                 break;
    aaba:	e034      	b.n	ab26 <OSFlagPost+0x1ba>

            case OS_FLAG_WAIT_CLR_ANY:               /* See if any flag set                            */
                 flags_rdy = (OS_FLAGS)(~pgrp->OSFlagFlags & pnode->OSFlagNodeFlags);
    aabc:	68fb      	ldr	r3, [r7, #12]
    aabe:	891b      	ldrh	r3, [r3, #8]
    aac0:	ea6f 0303 	mvn.w	r3, r3
    aac4:	b29a      	uxth	r2, r3
    aac6:	693b      	ldr	r3, [r7, #16]
    aac8:	8a1b      	ldrh	r3, [r3, #16]
    aaca:	ea02 0303 	and.w	r3, r2, r3
    aace:	b29b      	uxth	r3, r3
    aad0:	833b      	strh	r3, [r7, #24]
                 if (flags_rdy != (OS_FLAGS)0) {
    aad2:	8b3b      	ldrh	r3, [r7, #24]
    aad4:	2b00      	cmp	r3, #0
    aad6:	d023      	beq.n	ab20 <OSFlagPost+0x1b4>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy);  /* Make task RTR, event(s) Rx'd          */
    aad8:	8b3b      	ldrh	r3, [r7, #24]
    aada:	6938      	ldr	r0, [r7, #16]
    aadc:	4619      	mov	r1, r3
    aade:	f000 f961 	bl	ada4 <OS_FlagTaskRdy>
    aae2:	4603      	mov	r3, r0
    aae4:	76fb      	strb	r3, [r7, #27]
                     if (rdy == OS_TRUE) {
    aae6:	7efb      	ldrb	r3, [r7, #27]
    aae8:	2b01      	cmp	r3, #1
    aaea:	d11b      	bne.n	ab24 <OSFlagPost+0x1b8>
                         sched = OS_TRUE;                     /* When done we will reschedule          */
    aaec:	f04f 0301 	mov.w	r3, #1	; 0x1
    aaf0:	757b      	strb	r3, [r7, #21]
                     }
                 }
                 break;
    aaf2:	e018      	b.n	ab26 <OSFlagPost+0x1ba>
#endif
            default:
                 OS_EXIT_CRITICAL();
    aaf4:	69f8      	ldr	r0, [r7, #28]
    aaf6:	f00e f907 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr = OS_ERR_FLAG_WAIT_TYPE;
    aafa:	683b      	ldr	r3, [r7, #0]
    aafc:	f04f 026f 	mov.w	r2, #111	; 0x6f
    ab00:	701a      	strb	r2, [r3, #0]
                 return ((OS_FLAGS)0);
    ab02:	f04f 0300 	mov.w	r3, #0	; 0x0
    ab06:	e02c      	b.n	ab62 <OSFlagPost+0x1f6>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy);  /* Make task RTR, event(s) Rx'd          */
                     if (rdy == OS_TRUE) {
                         sched = OS_TRUE;                     /* When done we will reschedule          */
                     }
                 }
                 break;
    ab08:	bf00      	nop
    ab0a:	e00c      	b.n	ab26 <OSFlagPost+0x1ba>
    ab0c:	bf00      	nop
    ab0e:	e00a      	b.n	ab26 <OSFlagPost+0x1ba>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy);  /* Make task RTR, event(s) Rx'd          */
                     if (rdy == OS_TRUE) {
                         sched = OS_TRUE;                     /* When done we will reschedule          */
                     }
                 }
                 break;
    ab10:	bf00      	nop
    ab12:	e008      	b.n	ab26 <OSFlagPost+0x1ba>
    ab14:	bf00      	nop
    ab16:	e006      	b.n	ab26 <OSFlagPost+0x1ba>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy);  /* Make task RTR, event(s) Rx'd          */
                     if (rdy == OS_TRUE) {
                         sched = OS_TRUE;                     /* When done we will reschedule          */
                     }
                 }
                 break;
    ab18:	bf00      	nop
    ab1a:	e004      	b.n	ab26 <OSFlagPost+0x1ba>
    ab1c:	bf00      	nop
    ab1e:	e002      	b.n	ab26 <OSFlagPost+0x1ba>
                     rdy = OS_FlagTaskRdy(pnode, flags_rdy);  /* Make task RTR, event(s) Rx'd          */
                     if (rdy == OS_TRUE) {
                         sched = OS_TRUE;                     /* When done we will reschedule          */
                     }
                 }
                 break;
    ab20:	bf00      	nop
    ab22:	e000      	b.n	ab26 <OSFlagPost+0x1ba>
    ab24:	bf00      	nop
            default:
                 OS_EXIT_CRITICAL();
                 *perr = OS_ERR_FLAG_WAIT_TYPE;
                 return ((OS_FLAGS)0);
        }
        pnode = (OS_FLAG_NODE *)pnode->OSFlagNodeNext; /* Point to next task waiting for event flag(s) */
    ab26:	693b      	ldr	r3, [r7, #16]
    ab28:	681b      	ldr	r3, [r3, #0]
    ab2a:	613b      	str	r3, [r7, #16]
             *perr = OS_ERR_FLAG_INVALID_OPT;
             return ((OS_FLAGS)0);
    }
    sched = OS_FALSE;                                /* Indicate that we don't need rescheduling       */
    pnode = (OS_FLAG_NODE *)pgrp->OSFlagWaitList;
    while (pnode != (OS_FLAG_NODE *)0) {             /* Go through all tasks waiting on event flag(s)  */
    ab2c:	693b      	ldr	r3, [r7, #16]
    ab2e:	2b00      	cmp	r3, #0
    ab30:	f47f af65 	bne.w	a9fe <OSFlagPost+0x92>
                 *perr = OS_ERR_FLAG_WAIT_TYPE;
                 return ((OS_FLAGS)0);
        }
        pnode = (OS_FLAG_NODE *)pnode->OSFlagNodeNext; /* Point to next task waiting for event flag(s) */
    }
    OS_EXIT_CRITICAL();
    ab34:	69f8      	ldr	r0, [r7, #28]
    ab36:	f00e f8e7 	bl	18d08 <OS_CPU_SR_Restore>
    if (sched == OS_TRUE) {
    ab3a:	7d7b      	ldrb	r3, [r7, #21]
    ab3c:	2b01      	cmp	r3, #1
    ab3e:	d101      	bne.n	ab44 <OSFlagPost+0x1d8>
        OS_Sched();
    ab40:	f7ff f816 	bl	9b70 <OS_Sched>
    }
    OS_ENTER_CRITICAL();
    ab44:	f00e f8dc 	bl	18d00 <OS_CPU_SR_Save>
    ab48:	4603      	mov	r3, r0
    ab4a:	61fb      	str	r3, [r7, #28]
    flags_cur = pgrp->OSFlagFlags;
    ab4c:	68fb      	ldr	r3, [r7, #12]
    ab4e:	891b      	ldrh	r3, [r3, #8]
    ab50:	82fb      	strh	r3, [r7, #22]
    OS_EXIT_CRITICAL();
    ab52:	69f8      	ldr	r0, [r7, #28]
    ab54:	f00e f8d8 	bl	18d08 <OS_CPU_SR_Restore>
    *perr     = OS_ERR_NONE;
    ab58:	683b      	ldr	r3, [r7, #0]
    ab5a:	f04f 0200 	mov.w	r2, #0	; 0x0
    ab5e:	701a      	strb	r2, [r3, #0]
    return (flags_cur);
    ab60:	8afb      	ldrh	r3, [r7, #22]
}
    ab62:	4618      	mov	r0, r3
    ab64:	f107 0720 	add.w	r7, r7, #32	; 0x20
    ab68:	46bd      	mov	sp, r7
    ab6a:	bd80      	pop	{r7, pc}

0000ab6c <OSFlagQuery>:
*********************************************************************************************************
*/

#if OS_FLAG_QUERY_EN > 0
OS_FLAGS  OSFlagQuery (OS_FLAG_GRP *pgrp, INT8U *perr)
{
    ab6c:	b580      	push	{r7, lr}
    ab6e:	b084      	sub	sp, #16
    ab70:	af00      	add	r7, sp, #0
    ab72:	6078      	str	r0, [r7, #4]
    ab74:	6039      	str	r1, [r7, #0]
    OS_FLAGS   flags;
#if OS_CRITICAL_METHOD == 3                       /* Allocate storage for CPU status register          */
    OS_CPU_SR  cpu_sr = 0;
    ab76:	f04f 0300 	mov.w	r3, #0	; 0x0
    ab7a:	60fb      	str	r3, [r7, #12]
    if (pgrp == (OS_FLAG_GRP *)0) {               /* Validate 'pgrp'                                   */
        *perr = OS_ERR_FLAG_INVALID_PGRP;
        return ((OS_FLAGS)0);
    }
#endif
    if (pgrp->OSFlagType != OS_EVENT_TYPE_FLAG) { /* Validate event block type                         */
    ab7c:	687b      	ldr	r3, [r7, #4]
    ab7e:	781b      	ldrb	r3, [r3, #0]
    ab80:	2b05      	cmp	r3, #5
    ab82:	d006      	beq.n	ab92 <OSFlagQuery+0x26>
        *perr = OS_ERR_EVENT_TYPE;
    ab84:	683b      	ldr	r3, [r7, #0]
    ab86:	f04f 0201 	mov.w	r2, #1	; 0x1
    ab8a:	701a      	strb	r2, [r3, #0]
        return ((OS_FLAGS)0);
    ab8c:	f04f 0300 	mov.w	r3, #0	; 0x0
    ab90:	e00e      	b.n	abb0 <OSFlagQuery+0x44>
    }
    OS_ENTER_CRITICAL();
    ab92:	f00e f8b5 	bl	18d00 <OS_CPU_SR_Save>
    ab96:	4603      	mov	r3, r0
    ab98:	60fb      	str	r3, [r7, #12]
    flags = pgrp->OSFlagFlags;
    ab9a:	687b      	ldr	r3, [r7, #4]
    ab9c:	891b      	ldrh	r3, [r3, #8]
    ab9e:	817b      	strh	r3, [r7, #10]
    OS_EXIT_CRITICAL();
    aba0:	68f8      	ldr	r0, [r7, #12]
    aba2:	f00e f8b1 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    aba6:	683b      	ldr	r3, [r7, #0]
    aba8:	f04f 0200 	mov.w	r2, #0	; 0x0
    abac:	701a      	strb	r2, [r3, #0]
    return (flags);                               /* Return the current value of the event flags       */
    abae:	897b      	ldrh	r3, [r7, #10]
}
    abb0:	4618      	mov	r0, r3
    abb2:	f107 0710 	add.w	r7, r7, #16	; 0x10
    abb6:	46bd      	mov	sp, r7
    abb8:	bd80      	pop	{r7, pc}
    abba:	46c0      	nop			(mov r8, r8)

0000abbc <OS_FlagBlock>:
* Note(s)    : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

static  void  OS_FlagBlock (OS_FLAG_GRP *pgrp, OS_FLAG_NODE *pnode, OS_FLAGS flags, INT8U wait_type, INT16U timeout)
{
    abbc:	b480      	push	{r7}
    abbe:	b087      	sub	sp, #28
    abc0:	af00      	add	r7, sp, #0
    abc2:	6138      	str	r0, [r7, #16]
    abc4:	60f9      	str	r1, [r7, #12]
    abc6:	4611      	mov	r1, r2
    abc8:	461a      	mov	r2, r3
    abca:	6a3b      	ldr	r3, [r7, #32]
    abcc:	8139      	strh	r1, [r7, #8]
    abce:	713a      	strb	r2, [r7, #4]
    abd0:	803b      	strh	r3, [r7, #0]
    OS_FLAG_NODE  *pnode_next;
    INT8U          y;


    OSTCBCur->OSTCBStat      |= OS_STAT_FLAG;
    abd2:	f241 33d4 	movw	r3, #5076	; 0x13d4
    abd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abda:	681a      	ldr	r2, [r3, #0]
    abdc:	f241 33d4 	movw	r3, #5076	; 0x13d4
    abe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abe4:	681b      	ldr	r3, [r3, #0]
    abe6:	f893 3030 	ldrb.w	r3, [r3, #48]
    abea:	f043 0320 	orr.w	r3, r3, #32	; 0x20
    abee:	b2db      	uxtb	r3, r3
    abf0:	f882 3030 	strb.w	r3, [r2, #48]
    OSTCBCur->OSTCBStatPend   = OS_STAT_PEND_OK;
    abf4:	f241 33d4 	movw	r3, #5076	; 0x13d4
    abf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abfc:	681b      	ldr	r3, [r3, #0]
    abfe:	f04f 0200 	mov.w	r2, #0	; 0x0
    ac02:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBDly        = timeout;              /* Store timeout in task's TCB                   */
    ac06:	f241 33d4 	movw	r3, #5076	; 0x13d4
    ac0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac0e:	681b      	ldr	r3, [r3, #0]
    ac10:	883a      	ldrh	r2, [r7, #0]
    ac12:	85da      	strh	r2, [r3, #46]
#if OS_TASK_DEL_EN > 0
    OSTCBCur->OSTCBFlagNode   = pnode;                /* TCB to link to node                           */
    ac14:	f241 33d4 	movw	r3, #5076	; 0x13d4
    ac18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac1c:	681b      	ldr	r3, [r3, #0]
    ac1e:	68fa      	ldr	r2, [r7, #12]
    ac20:	629a      	str	r2, [r3, #40]
#endif
    pnode->OSFlagNodeFlags    = flags;                /* Save the flags that we need to wait for       */
    ac22:	68fb      	ldr	r3, [r7, #12]
    ac24:	893a      	ldrh	r2, [r7, #8]
    ac26:	821a      	strh	r2, [r3, #16]
    pnode->OSFlagNodeWaitType = wait_type;            /* Save the type of wait we are doing            */
    ac28:	68fb      	ldr	r3, [r7, #12]
    ac2a:	793a      	ldrb	r2, [r7, #4]
    ac2c:	749a      	strb	r2, [r3, #18]
    pnode->OSFlagNodeTCB      = (void *)OSTCBCur;     /* Link to task's TCB                            */
    ac2e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    ac32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac36:	681a      	ldr	r2, [r3, #0]
    ac38:	68fb      	ldr	r3, [r7, #12]
    ac3a:	609a      	str	r2, [r3, #8]
    pnode->OSFlagNodeNext     = pgrp->OSFlagWaitList; /* Add node at beginning of event flag wait list */
    ac3c:	693b      	ldr	r3, [r7, #16]
    ac3e:	685a      	ldr	r2, [r3, #4]
    ac40:	68fb      	ldr	r3, [r7, #12]
    ac42:	601a      	str	r2, [r3, #0]
    pnode->OSFlagNodePrev     = (void *)0;
    ac44:	68fb      	ldr	r3, [r7, #12]
    ac46:	f04f 0200 	mov.w	r2, #0	; 0x0
    ac4a:	605a      	str	r2, [r3, #4]
    pnode->OSFlagNodeFlagGrp  = (void *)pgrp;         /* Link to Event Flag Group                      */
    ac4c:	68fb      	ldr	r3, [r7, #12]
    ac4e:	693a      	ldr	r2, [r7, #16]
    ac50:	60da      	str	r2, [r3, #12]
    pnode_next                = (OS_FLAG_NODE *)pgrp->OSFlagWaitList;
    ac52:	693b      	ldr	r3, [r7, #16]
    ac54:	685b      	ldr	r3, [r3, #4]
    ac56:	617b      	str	r3, [r7, #20]
    if (pnode_next != (void *)0) {                    /* Is this the first NODE to insert?             */
    ac58:	697b      	ldr	r3, [r7, #20]
    ac5a:	2b00      	cmp	r3, #0
    ac5c:	d002      	beq.n	ac64 <OS_FlagBlock+0xa8>
        pnode_next->OSFlagNodePrev = pnode;           /* No, link in doubly linked list                */
    ac5e:	697b      	ldr	r3, [r7, #20]
    ac60:	68fa      	ldr	r2, [r7, #12]
    ac62:	605a      	str	r2, [r3, #4]
    }
    pgrp->OSFlagWaitList = (void *)pnode;
    ac64:	693b      	ldr	r3, [r7, #16]
    ac66:	68fa      	ldr	r2, [r7, #12]
    ac68:	605a      	str	r2, [r3, #4]

    y            =  OSTCBCur->OSTCBY;                 /* Suspend current task until flag(s) received   */
    ac6a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    ac6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac72:	681b      	ldr	r3, [r3, #0]
    ac74:	f893 3034 	ldrb.w	r3, [r3, #52]
    ac78:	76fb      	strb	r3, [r7, #27]
    OSRdyTbl[y] &= ~OSTCBCur->OSTCBBitX;
    ac7a:	7efa      	ldrb	r2, [r7, #27]
    ac7c:	7ef9      	ldrb	r1, [r7, #27]
    ac7e:	f241 13c4 	movw	r3, #4548	; 0x11c4
    ac82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac86:	5c5b      	ldrb	r3, [r3, r1]
    ac88:	4619      	mov	r1, r3
    ac8a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    ac8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac92:	681b      	ldr	r3, [r3, #0]
    ac94:	f893 3035 	ldrb.w	r3, [r3, #53]
    ac98:	ea6f 0303 	mvn.w	r3, r3
    ac9c:	b2db      	uxtb	r3, r3
    ac9e:	ea01 0303 	and.w	r3, r1, r3
    aca2:	b2db      	uxtb	r3, r3
    aca4:	b2d9      	uxtb	r1, r3
    aca6:	f241 13c4 	movw	r3, #4548	; 0x11c4
    acaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acae:	5499      	strb	r1, [r3, r2]
    if (OSRdyTbl[y] == 0x00) {
    acb0:	7efa      	ldrb	r2, [r7, #27]
    acb2:	f241 13c4 	movw	r3, #4548	; 0x11c4
    acb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acba:	5c9b      	ldrb	r3, [r3, r2]
    acbc:	2b00      	cmp	r3, #0
    acbe:	d117      	bne.n	acf0 <OS_FlagBlock+0x134>
        OSRdyGrp &= ~OSTCBCur->OSTCBBitY;
    acc0:	f241 33d4 	movw	r3, #5076	; 0x13d4
    acc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acc8:	681b      	ldr	r3, [r3, #0]
    acca:	f893 3036 	ldrb.w	r3, [r3, #54]
    acce:	ea6f 0303 	mvn.w	r3, r3
    acd2:	b2da      	uxtb	r2, r3
    acd4:	f241 13c0 	movw	r3, #4544	; 0x11c0
    acd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acdc:	781b      	ldrb	r3, [r3, #0]
    acde:	ea02 0303 	and.w	r3, r2, r3
    ace2:	b2db      	uxtb	r3, r3
    ace4:	b2da      	uxtb	r2, r3
    ace6:	f241 13c0 	movw	r3, #4544	; 0x11c0
    acea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acee:	701a      	strb	r2, [r3, #0]
    }
}
    acf0:	f107 071c 	add.w	r7, r7, #28	; 0x1c
    acf4:	46bd      	mov	sp, r7
    acf6:	bc80      	pop	{r7}
    acf8:	4770      	bx	lr
    acfa:	46c0      	nop			(mov r8, r8)

0000acfc <OS_FlagInit>:
* WARNING    : You MUST NOT call this function from your code.  This is an INTERNAL function to uC/OS-II.
*********************************************************************************************************
*/

void  OS_FlagInit (void)
{
    acfc:	b580      	push	{r7, lr}
    acfe:	b083      	sub	sp, #12
    ad00:	af00      	add	r7, sp, #0
    INT16U       i;
    OS_FLAG_GRP *pgrp1;
    OS_FLAG_GRP *pgrp2;


    OS_MemClr((INT8U *)&OSFlagTbl[0], sizeof(OSFlagTbl));           /* Clear the flag group table      */
    ad02:	f640 23b4 	movw	r3, #2740	; 0xab4
    ad06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad0a:	4618      	mov	r0, r3
    ad0c:	f04f 018c 	mov.w	r1, #140	; 0x8c
    ad10:	f7fe fef2 	bl	9af8 <OS_MemClr>
    pgrp1 = &OSFlagTbl[0];
    ad14:	f640 23b4 	movw	r3, #2740	; 0xab4
    ad18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad1c:	607b      	str	r3, [r7, #4]
    pgrp2 = &OSFlagTbl[1];
    ad1e:	4b20      	ldr	r3, [pc, #128]	(ada0 <OS_FlagInit+0xa4>)
    ad20:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < (OS_MAX_FLAGS - 1); i++) {                      /* Init. list of free EVENT FLAGS  */
    ad22:	f04f 0300 	mov.w	r3, #0	; 0x0
    ad26:	807b      	strh	r3, [r7, #2]
    ad28:	e01a      	b.n	ad60 <OS_FlagInit+0x64>
        pgrp1->OSFlagType     = OS_EVENT_TYPE_UNUSED;
    ad2a:	687b      	ldr	r3, [r7, #4]
    ad2c:	f04f 0200 	mov.w	r2, #0	; 0x0
    ad30:	701a      	strb	r2, [r3, #0]
        pgrp1->OSFlagWaitList = (void *)pgrp2;
    ad32:	687b      	ldr	r3, [r7, #4]
    ad34:	68ba      	ldr	r2, [r7, #8]
    ad36:	605a      	str	r2, [r3, #4]
#if OS_FLAG_NAME_SIZE > 1
        pgrp1->OSFlagName[0]  = '?';                                /* Unknown name                    */
    ad38:	687b      	ldr	r3, [r7, #4]
    ad3a:	f04f 023f 	mov.w	r2, #63	; 0x3f
    ad3e:	729a      	strb	r2, [r3, #10]
        pgrp1->OSFlagName[1]  = OS_ASCII_NUL;
    ad40:	687b      	ldr	r3, [r7, #4]
    ad42:	f04f 0200 	mov.w	r2, #0	; 0x0
    ad46:	72da      	strb	r2, [r3, #11]
#endif
        pgrp1++;
    ad48:	687b      	ldr	r3, [r7, #4]
    ad4a:	f103 031c 	add.w	r3, r3, #28	; 0x1c
    ad4e:	607b      	str	r3, [r7, #4]
        pgrp2++;
    ad50:	68bb      	ldr	r3, [r7, #8]
    ad52:	f103 031c 	add.w	r3, r3, #28	; 0x1c
    ad56:	60bb      	str	r3, [r7, #8]


    OS_MemClr((INT8U *)&OSFlagTbl[0], sizeof(OSFlagTbl));           /* Clear the flag group table      */
    pgrp1 = &OSFlagTbl[0];
    pgrp2 = &OSFlagTbl[1];
    for (i = 0; i < (OS_MAX_FLAGS - 1); i++) {                      /* Init. list of free EVENT FLAGS  */
    ad58:	887b      	ldrh	r3, [r7, #2]
    ad5a:	f103 0301 	add.w	r3, r3, #1	; 0x1
    ad5e:	807b      	strh	r3, [r7, #2]
    ad60:	887b      	ldrh	r3, [r7, #2]
    ad62:	2b03      	cmp	r3, #3
    ad64:	d9e1      	bls.n	ad2a <OS_FlagInit+0x2e>
        pgrp1->OSFlagName[1]  = OS_ASCII_NUL;
#endif
        pgrp1++;
        pgrp2++;
    }
    pgrp1->OSFlagType     = OS_EVENT_TYPE_UNUSED;
    ad66:	687b      	ldr	r3, [r7, #4]
    ad68:	f04f 0200 	mov.w	r2, #0	; 0x0
    ad6c:	701a      	strb	r2, [r3, #0]
    pgrp1->OSFlagWaitList = (void *)0;
    ad6e:	687b      	ldr	r3, [r7, #4]
    ad70:	f04f 0200 	mov.w	r2, #0	; 0x0
    ad74:	605a      	str	r2, [r3, #4]
#if OS_FLAG_NAME_SIZE > 1
    pgrp1->OSFlagName[0]  = '?';                                    /* Unknown name                    */
    ad76:	687b      	ldr	r3, [r7, #4]
    ad78:	f04f 023f 	mov.w	r2, #63	; 0x3f
    ad7c:	729a      	strb	r2, [r3, #10]
    pgrp1->OSFlagName[1]  = OS_ASCII_NUL;
    ad7e:	687b      	ldr	r3, [r7, #4]
    ad80:	f04f 0200 	mov.w	r2, #0	; 0x0
    ad84:	72da      	strb	r2, [r3, #11]
#endif
    OSFlagFreeList        = &OSFlagTbl[0];
    ad86:	f641 7334 	movw	r3, #7988	; 0x1f34
    ad8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad8e:	f640 22b4 	movw	r2, #2740	; 0xab4
    ad92:	f2c2 0200 	movt	r2, #8192	; 0x2000
    ad96:	601a      	str	r2, [r3, #0]
#endif
}
    ad98:	f107 070c 	add.w	r7, r7, #12	; 0xc
    ad9c:	46bd      	mov	sp, r7
    ad9e:	bd80      	pop	{r7, pc}
    ada0:	20000ad0 	.word	0x20000ad0

0000ada4 <OS_FlagTaskRdy>:
*              2) This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

static  BOOLEAN  OS_FlagTaskRdy (OS_FLAG_NODE *pnode, OS_FLAGS flags_rdy)
{
    ada4:	b580      	push	{r7, lr}
    ada6:	b084      	sub	sp, #16
    ada8:	af00      	add	r7, sp, #0
    adaa:	6078      	str	r0, [r7, #4]
    adac:	460b      	mov	r3, r1
    adae:	803b      	strh	r3, [r7, #0]
    OS_TCB   *ptcb;
    BOOLEAN   sched;


    ptcb                 = (OS_TCB *)pnode->OSFlagNodeTCB; /* Point to TCB of waiting task             */
    adb0:	687b      	ldr	r3, [r7, #4]
    adb2:	689b      	ldr	r3, [r3, #8]
    adb4:	60bb      	str	r3, [r7, #8]
    ptcb->OSTCBDly       = 0;
    adb6:	68bb      	ldr	r3, [r7, #8]
    adb8:	f04f 0200 	mov.w	r2, #0	; 0x0
    adbc:	85da      	strh	r2, [r3, #46]
    ptcb->OSTCBFlagsRdy  = flags_rdy;
    adbe:	68bb      	ldr	r3, [r7, #8]
    adc0:	883a      	ldrh	r2, [r7, #0]
    adc2:	859a      	strh	r2, [r3, #44]
    ptcb->OSTCBStat     &= ~(INT8U)OS_STAT_FLAG;
    adc4:	68bb      	ldr	r3, [r7, #8]
    adc6:	f893 3030 	ldrb.w	r3, [r3, #48]
    adca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    adce:	68ba      	ldr	r2, [r7, #8]
    add0:	f882 3030 	strb.w	r3, [r2, #48]
    ptcb->OSTCBStatPend  = OS_STAT_PEND_OK;
    add4:	68bb      	ldr	r3, [r7, #8]
    add6:	f04f 0200 	mov.w	r2, #0	; 0x0
    adda:	f883 2031 	strb.w	r2, [r3, #49]
    if (ptcb->OSTCBStat == OS_STAT_RDY) {                  /* Task now ready?                          */
    adde:	68bb      	ldr	r3, [r7, #8]
    ade0:	f893 3030 	ldrb.w	r3, [r3, #48]
    ade4:	2b00      	cmp	r3, #0
    ade6:	d12b      	bne.n	ae40 <OS_FlagTaskRdy+0x9c>
        OSRdyGrp               |= ptcb->OSTCBBitY;         /* Put task into ready list                 */
    ade8:	68bb      	ldr	r3, [r7, #8]
    adea:	f893 2036 	ldrb.w	r2, [r3, #54]
    adee:	f241 13c0 	movw	r3, #4544	; 0x11c0
    adf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adf6:	781b      	ldrb	r3, [r3, #0]
    adf8:	ea42 0303 	orr.w	r3, r2, r3
    adfc:	b2da      	uxtb	r2, r3
    adfe:	f241 13c0 	movw	r3, #4544	; 0x11c0
    ae02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae06:	701a      	strb	r2, [r3, #0]
        OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
    ae08:	68bb      	ldr	r3, [r7, #8]
    ae0a:	f893 3034 	ldrb.w	r3, [r3, #52]
    ae0e:	461a      	mov	r2, r3
    ae10:	68bb      	ldr	r3, [r7, #8]
    ae12:	f893 3034 	ldrb.w	r3, [r3, #52]
    ae16:	4619      	mov	r1, r3
    ae18:	f241 13c4 	movw	r3, #4548	; 0x11c4
    ae1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae20:	5c59      	ldrb	r1, [r3, r1]
    ae22:	68bb      	ldr	r3, [r7, #8]
    ae24:	f893 3035 	ldrb.w	r3, [r3, #53]
    ae28:	ea41 0303 	orr.w	r3, r1, r3
    ae2c:	b2d9      	uxtb	r1, r3
    ae2e:	f241 13c4 	movw	r3, #4548	; 0x11c4
    ae32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae36:	5499      	strb	r1, [r3, r2]
        sched                   = OS_TRUE;
    ae38:	f04f 0301 	mov.w	r3, #1	; 0x1
    ae3c:	73fb      	strb	r3, [r7, #15]
    ae3e:	e002      	b.n	ae46 <OS_FlagTaskRdy+0xa2>
    } else {
        sched                   = OS_FALSE;
    ae40:	f04f 0300 	mov.w	r3, #0	; 0x0
    ae44:	73fb      	strb	r3, [r7, #15]
    }
    OS_FlagUnlink(pnode);
    ae46:	6878      	ldr	r0, [r7, #4]
    ae48:	f000 f806 	bl	ae58 <OS_FlagUnlink>
    return (sched);
    ae4c:	7bfb      	ldrb	r3, [r7, #15]
}
    ae4e:	4618      	mov	r0, r3
    ae50:	f107 0710 	add.w	r7, r7, #16	; 0x10
    ae54:	46bd      	mov	sp, r7
    ae56:	bd80      	pop	{r7, pc}

0000ae58 <OS_FlagUnlink>:
*              2) This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_FlagUnlink (OS_FLAG_NODE *pnode)
{
    ae58:	b480      	push	{r7}
    ae5a:	b085      	sub	sp, #20
    ae5c:	af00      	add	r7, sp, #0
    ae5e:	6038      	str	r0, [r7, #0]
    OS_FLAG_GRP  *pgrp;
    OS_FLAG_NODE *pnode_prev;
    OS_FLAG_NODE *pnode_next;


    pnode_prev = (OS_FLAG_NODE *)pnode->OSFlagNodePrev;
    ae60:	683b      	ldr	r3, [r7, #0]
    ae62:	685b      	ldr	r3, [r3, #4]
    ae64:	60fb      	str	r3, [r7, #12]
    pnode_next = (OS_FLAG_NODE *)pnode->OSFlagNodeNext;
    ae66:	683b      	ldr	r3, [r7, #0]
    ae68:	681b      	ldr	r3, [r3, #0]
    ae6a:	613b      	str	r3, [r7, #16]
    if (pnode_prev == (OS_FLAG_NODE *)0) {                      /* Is it first node in wait list?      */
    ae6c:	68fb      	ldr	r3, [r7, #12]
    ae6e:	2b00      	cmp	r3, #0
    ae70:	d10d      	bne.n	ae8e <OS_FlagUnlink+0x36>
        pgrp                 = (OS_FLAG_GRP *)pnode->OSFlagNodeFlagGrp;
    ae72:	683b      	ldr	r3, [r7, #0]
    ae74:	68db      	ldr	r3, [r3, #12]
    ae76:	60bb      	str	r3, [r7, #8]
        pgrp->OSFlagWaitList = (void *)pnode_next;              /*      Update list for new 1st node   */
    ae78:	68bb      	ldr	r3, [r7, #8]
    ae7a:	693a      	ldr	r2, [r7, #16]
    ae7c:	605a      	str	r2, [r3, #4]
        if (pnode_next != (OS_FLAG_NODE *)0) {
    ae7e:	693b      	ldr	r3, [r7, #16]
    ae80:	2b00      	cmp	r3, #0
    ae82:	d00e      	beq.n	aea2 <OS_FlagUnlink+0x4a>
            pnode_next->OSFlagNodePrev = (OS_FLAG_NODE *)0;     /*      Link new 1st node PREV to NULL */
    ae84:	693b      	ldr	r3, [r7, #16]
    ae86:	f04f 0200 	mov.w	r2, #0	; 0x0
    ae8a:	605a      	str	r2, [r3, #4]
    ae8c:	e00a      	b.n	aea4 <OS_FlagUnlink+0x4c>
        }
    } else {                                                    /* No,  A node somewhere in the list   */
        pnode_prev->OSFlagNodeNext = pnode_next;                /*      Link around the node to unlink */
    ae8e:	68fb      	ldr	r3, [r7, #12]
    ae90:	693a      	ldr	r2, [r7, #16]
    ae92:	601a      	str	r2, [r3, #0]
        if (pnode_next != (OS_FLAG_NODE *)0) {                  /*      Was this the LAST node?        */
    ae94:	693b      	ldr	r3, [r7, #16]
    ae96:	2b00      	cmp	r3, #0
    ae98:	d004      	beq.n	aea4 <OS_FlagUnlink+0x4c>
            pnode_next->OSFlagNodePrev = pnode_prev;            /*      No, Link around current node   */
    ae9a:	693b      	ldr	r3, [r7, #16]
    ae9c:	68fa      	ldr	r2, [r7, #12]
    ae9e:	605a      	str	r2, [r3, #4]
    aea0:	e000      	b.n	aea4 <OS_FlagUnlink+0x4c>
    pnode_next = (OS_FLAG_NODE *)pnode->OSFlagNodeNext;
    if (pnode_prev == (OS_FLAG_NODE *)0) {                      /* Is it first node in wait list?      */
        pgrp                 = (OS_FLAG_GRP *)pnode->OSFlagNodeFlagGrp;
        pgrp->OSFlagWaitList = (void *)pnode_next;              /*      Update list for new 1st node   */
        if (pnode_next != (OS_FLAG_NODE *)0) {
            pnode_next->OSFlagNodePrev = (OS_FLAG_NODE *)0;     /*      Link new 1st node PREV to NULL */
    aea2:	bf00      	nop
        if (pnode_next != (OS_FLAG_NODE *)0) {                  /*      Was this the LAST node?        */
            pnode_next->OSFlagNodePrev = pnode_prev;            /*      No, Link around current node   */
        }
    }
#if OS_TASK_DEL_EN > 0
    ptcb                = (OS_TCB *)pnode->OSFlagNodeTCB;
    aea4:	683b      	ldr	r3, [r7, #0]
    aea6:	689b      	ldr	r3, [r3, #8]
    aea8:	607b      	str	r3, [r7, #4]
    ptcb->OSTCBFlagNode = (OS_FLAG_NODE *)0;
    aeaa:	687b      	ldr	r3, [r7, #4]
    aeac:	f04f 0200 	mov.w	r2, #0	; 0x0
    aeb0:	629a      	str	r2, [r3, #40]
#endif
}
    aeb2:	f107 0714 	add.w	r7, r7, #20	; 0x14
    aeb6:	46bd      	mov	sp, r7
    aeb8:	bc80      	pop	{r7}
    aeba:	4770      	bx	lr

0000aebc <OSMboxAccept>:
*********************************************************************************************************
*/

#if OS_MBOX_ACCEPT_EN > 0
void  *OSMboxAccept (OS_EVENT *pevent)
{
    aebc:	b580      	push	{r7, lr}
    aebe:	b083      	sub	sp, #12
    aec0:	af00      	add	r7, sp, #0
    aec2:	6038      	str	r0, [r7, #0]
    void      *pmsg;
#if OS_CRITICAL_METHOD == 3                               /* Allocate storage for CPU status register  */
    OS_CPU_SR  cpu_sr = 0;
    aec4:	f04f 0300 	mov.w	r3, #0	; 0x0
    aec8:	60bb      	str	r3, [r7, #8]
#if OS_ARG_CHK_EN > 0
    if (pevent == (OS_EVENT *)0) {                        /* Validate 'pevent'                         */
        return ((void *)0);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MBOX) {      /* Validate event block type                 */
    aeca:	683b      	ldr	r3, [r7, #0]
    aecc:	781b      	ldrb	r3, [r3, #0]
    aece:	2b01      	cmp	r3, #1
    aed0:	d002      	beq.n	aed8 <OSMboxAccept+0x1c>
        return ((void *)0);
    aed2:	f04f 0300 	mov.w	r3, #0	; 0x0
    aed6:	e00e      	b.n	aef6 <OSMboxAccept+0x3a>
    }
    OS_ENTER_CRITICAL();
    aed8:	f00d ff12 	bl	18d00 <OS_CPU_SR_Save>
    aedc:	4603      	mov	r3, r0
    aede:	60bb      	str	r3, [r7, #8]
    pmsg               = pevent->OSEventPtr;
    aee0:	683b      	ldr	r3, [r7, #0]
    aee2:	685b      	ldr	r3, [r3, #4]
    aee4:	607b      	str	r3, [r7, #4]
    pevent->OSEventPtr = (void *)0;                       /* Clear the mailbox                         */
    aee6:	683b      	ldr	r3, [r7, #0]
    aee8:	f04f 0200 	mov.w	r2, #0	; 0x0
    aeec:	605a      	str	r2, [r3, #4]
    OS_EXIT_CRITICAL();
    aeee:	68b8      	ldr	r0, [r7, #8]
    aef0:	f00d ff0a 	bl	18d08 <OS_CPU_SR_Restore>
    return (pmsg);                                        /* Return the message received (or NULL)     */
    aef4:	687b      	ldr	r3, [r7, #4]
}
    aef6:	4618      	mov	r0, r3
    aef8:	f107 070c 	add.w	r7, r7, #12	; 0xc
    aefc:	46bd      	mov	sp, r7
    aefe:	bd80      	pop	{r7, pc}

0000af00 <OSMboxCreate>:
*              == (OS_EVENT *)0  if no event control blocks were available
*********************************************************************************************************
*/

OS_EVENT  *OSMboxCreate (void *pmsg)
{
    af00:	b580      	push	{r7, lr}
    af02:	b083      	sub	sp, #12
    af04:	af00      	add	r7, sp, #0
    af06:	6038      	str	r0, [r7, #0]
    OS_EVENT  *pevent;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    af08:	f04f 0300 	mov.w	r3, #0	; 0x0
    af0c:	60bb      	str	r3, [r7, #8]
#endif



    if (OSIntNesting > 0) {                      /* See if called from ISR ...                         */
    af0e:	f241 33d0 	movw	r3, #5072	; 0x13d0
    af12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af16:	781b      	ldrb	r3, [r3, #0]
    af18:	2b00      	cmp	r3, #0
    af1a:	d002      	beq.n	af22 <OSMboxCreate+0x22>
        return ((OS_EVENT *)0);                  /* ... can't CREATE from an ISR                       */
    af1c:	f04f 0300 	mov.w	r3, #0	; 0x0
    af20:	e039      	b.n	af96 <OSMboxCreate+0x96>
    }
    OS_ENTER_CRITICAL();
    af22:	f00d feed 	bl	18d00 <OS_CPU_SR_Save>
    af26:	4603      	mov	r3, r0
    af28:	60bb      	str	r3, [r7, #8]
    pevent = OSEventFreeList;                    /* Get next free event control block                  */
    af2a:	f241 33cc 	movw	r3, #5068	; 0x13cc
    af2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af32:	681b      	ldr	r3, [r3, #0]
    af34:	607b      	str	r3, [r7, #4]
    if (OSEventFreeList != (OS_EVENT *)0) {      /* See if pool of free ECB pool was empty             */
    af36:	f241 33cc 	movw	r3, #5068	; 0x13cc
    af3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af3e:	681b      	ldr	r3, [r3, #0]
    af40:	2b00      	cmp	r3, #0
    af42:	d00b      	beq.n	af5c <OSMboxCreate+0x5c>
        OSEventFreeList = (OS_EVENT *)OSEventFreeList->OSEventPtr;
    af44:	f241 33cc 	movw	r3, #5068	; 0x13cc
    af48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af4c:	681b      	ldr	r3, [r3, #0]
    af4e:	685b      	ldr	r3, [r3, #4]
    af50:	461a      	mov	r2, r3
    af52:	f241 33cc 	movw	r3, #5068	; 0x13cc
    af56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af5a:	601a      	str	r2, [r3, #0]
    }
    OS_EXIT_CRITICAL();
    af5c:	68b8      	ldr	r0, [r7, #8]
    af5e:	f00d fed3 	bl	18d08 <OS_CPU_SR_Restore>
    if (pevent != (OS_EVENT *)0) {
    af62:	687b      	ldr	r3, [r7, #4]
    af64:	2b00      	cmp	r3, #0
    af66:	d015      	beq.n	af94 <OSMboxCreate+0x94>
        pevent->OSEventType    = OS_EVENT_TYPE_MBOX;
    af68:	687b      	ldr	r3, [r7, #4]
    af6a:	f04f 0201 	mov.w	r2, #1	; 0x1
    af6e:	701a      	strb	r2, [r3, #0]
        pevent->OSEventCnt     = 0;
    af70:	687b      	ldr	r3, [r7, #4]
    af72:	f04f 0200 	mov.w	r2, #0	; 0x0
    af76:	811a      	strh	r2, [r3, #8]
        pevent->OSEventPtr     = pmsg;           /* Deposit message in event control block             */
    af78:	687b      	ldr	r3, [r7, #4]
    af7a:	683a      	ldr	r2, [r7, #0]
    af7c:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_SIZE > 1
        pevent->OSEventName[0] = '?';
    af7e:	687b      	ldr	r3, [r7, #4]
    af80:	f04f 023f 	mov.w	r2, #63	; 0x3f
    af84:	74da      	strb	r2, [r3, #19]
        pevent->OSEventName[1] = OS_ASCII_NUL;
    af86:	687b      	ldr	r3, [r7, #4]
    af88:	f04f 0200 	mov.w	r2, #0	; 0x0
    af8c:	751a      	strb	r2, [r3, #20]
#endif
        OS_EventWaitListInit(pevent);
    af8e:	6878      	ldr	r0, [r7, #4]
    af90:	f7fe fbea 	bl	9768 <OS_EventWaitListInit>
    }
    return (pevent);                             /* Return pointer to event control block              */
    af94:	687b      	ldr	r3, [r7, #4]
}
    af96:	4618      	mov	r0, r3
    af98:	f107 070c 	add.w	r7, r7, #12	; 0xc
    af9c:	46bd      	mov	sp, r7
    af9e:	bd80      	pop	{r7, pc}

0000afa0 <OSMboxDel>:
*********************************************************************************************************
*/

#if OS_MBOX_DEL_EN > 0
OS_EVENT  *OSMboxDel (OS_EVENT *pevent, INT8U opt, INT8U *perr)
{
    afa0:	b580      	push	{r7, lr}
    afa2:	b086      	sub	sp, #24
    afa4:	af00      	add	r7, sp, #0
    afa6:	60b8      	str	r0, [r7, #8]
    afa8:	460b      	mov	r3, r1
    afaa:	603a      	str	r2, [r7, #0]
    afac:	713b      	strb	r3, [r7, #4]
    BOOLEAN    tasks_waiting;
    OS_EVENT  *pevent_return;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    afae:	f04f 0300 	mov.w	r3, #0	; 0x0
    afb2:	617b      	str	r3, [r7, #20]
    if (pevent == (OS_EVENT *)0) {                         /* Validate 'pevent'                        */
        *perr = OS_ERR_PEVENT_NULL;
        return (pevent);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MBOX) {       /* Validate event block type                */
    afb4:	68bb      	ldr	r3, [r7, #8]
    afb6:	781b      	ldrb	r3, [r3, #0]
    afb8:	2b01      	cmp	r3, #1
    afba:	d005      	beq.n	afc8 <OSMboxDel+0x28>
        *perr = OS_ERR_EVENT_TYPE;
    afbc:	683b      	ldr	r3, [r7, #0]
    afbe:	f04f 0201 	mov.w	r2, #1	; 0x1
    afc2:	701a      	strb	r2, [r3, #0]
        return (pevent);
    afc4:	68bb      	ldr	r3, [r7, #8]
    afc6:	e09c      	b.n	b102 <OSMboxDel+0x162>
    }
    if (OSIntNesting > 0) {                                /* See if called from ISR ...               */
    afc8:	f241 33d0 	movw	r3, #5072	; 0x13d0
    afcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afd0:	781b      	ldrb	r3, [r3, #0]
    afd2:	2b00      	cmp	r3, #0
    afd4:	d005      	beq.n	afe2 <OSMboxDel+0x42>
        *perr = OS_ERR_DEL_ISR;                            /* ... can't DELETE from an ISR             */
    afd6:	683b      	ldr	r3, [r7, #0]
    afd8:	f04f 020f 	mov.w	r2, #15	; 0xf
    afdc:	701a      	strb	r2, [r3, #0]
        return (pevent);
    afde:	68bb      	ldr	r3, [r7, #8]
    afe0:	e08f      	b.n	b102 <OSMboxDel+0x162>
    }
    OS_ENTER_CRITICAL();
    afe2:	f00d fe8d 	bl	18d00 <OS_CPU_SR_Save>
    afe6:	4603      	mov	r3, r0
    afe8:	617b      	str	r3, [r7, #20]
    if (pevent->OSEventGrp != 0) {                         /* See if any tasks waiting on mailbox      */
    afea:	68bb      	ldr	r3, [r7, #8]
    afec:	7a9b      	ldrb	r3, [r3, #10]
    afee:	2b00      	cmp	r3, #0
    aff0:	d003      	beq.n	affa <OSMboxDel+0x5a>
        tasks_waiting = OS_TRUE;                           /* Yes                                      */
    aff2:	f04f 0301 	mov.w	r3, #1	; 0x1
    aff6:	73fb      	strb	r3, [r7, #15]
    aff8:	e002      	b.n	b000 <OSMboxDel+0x60>
    } else {
        tasks_waiting = OS_FALSE;                          /* No                                       */
    affa:	f04f 0300 	mov.w	r3, #0	; 0x0
    affe:	73fb      	strb	r3, [r7, #15]
    }
    switch (opt) {
    b000:	793b      	ldrb	r3, [r7, #4]
    b002:	2b00      	cmp	r3, #0
    b004:	d002      	beq.n	b00c <OSMboxDel+0x6c>
    b006:	2b01      	cmp	r3, #1
    b008:	d03f      	beq.n	b08a <OSMboxDel+0xea>
    b00a:	e070      	b.n	b0ee <OSMboxDel+0x14e>
        case OS_DEL_NO_PEND:                               /* Delete mailbox only if no task waiting   */
             if (tasks_waiting == OS_FALSE) {
    b00c:	7bfb      	ldrb	r3, [r7, #15]
    b00e:	2b00      	cmp	r3, #0
    b010:	d127      	bne.n	b062 <OSMboxDel+0xc2>
#if OS_EVENT_NAME_SIZE > 1
                 pevent->OSEventName[0] = '?';             /* Unknown name                             */
    b012:	68bb      	ldr	r3, [r7, #8]
    b014:	f04f 023f 	mov.w	r2, #63	; 0x3f
    b018:	74da      	strb	r2, [r3, #19]
                 pevent->OSEventName[1] = OS_ASCII_NUL;
    b01a:	68bb      	ldr	r3, [r7, #8]
    b01c:	f04f 0200 	mov.w	r2, #0	; 0x0
    b020:	751a      	strb	r2, [r3, #20]
#endif
                 pevent->OSEventType = OS_EVENT_TYPE_UNUSED;
    b022:	68bb      	ldr	r3, [r7, #8]
    b024:	f04f 0200 	mov.w	r2, #0	; 0x0
    b028:	701a      	strb	r2, [r3, #0]
                 pevent->OSEventPtr  = OSEventFreeList;    /* Return Event Control Block to free list  */
    b02a:	f241 33cc 	movw	r3, #5068	; 0x13cc
    b02e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b032:	681a      	ldr	r2, [r3, #0]
    b034:	68bb      	ldr	r3, [r7, #8]
    b036:	605a      	str	r2, [r3, #4]
                 pevent->OSEventCnt  = 0;
    b038:	68bb      	ldr	r3, [r7, #8]
    b03a:	f04f 0200 	mov.w	r2, #0	; 0x0
    b03e:	811a      	strh	r2, [r3, #8]
                 OSEventFreeList     = pevent;             /* Get next free event control block        */
    b040:	f241 33cc 	movw	r3, #5068	; 0x13cc
    b044:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b048:	68ba      	ldr	r2, [r7, #8]
    b04a:	601a      	str	r2, [r3, #0]
                 OS_EXIT_CRITICAL();
    b04c:	6978      	ldr	r0, [r7, #20]
    b04e:	f00d fe5b 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr               = OS_ERR_NONE;
    b052:	683b      	ldr	r3, [r7, #0]
    b054:	f04f 0200 	mov.w	r2, #0	; 0x0
    b058:	701a      	strb	r2, [r3, #0]
                 pevent_return       = (OS_EVENT *)0;      /* Mailbox has been deleted                 */
    b05a:	f04f 0300 	mov.w	r3, #0	; 0x0
    b05e:	613b      	str	r3, [r7, #16]
             } else {
                 OS_EXIT_CRITICAL();
                 *perr               = OS_ERR_TASK_WAITING;
                 pevent_return       = pevent;
             }
             break;
    b060:	e04e      	b.n	b100 <OSMboxDel+0x160>
                 OSEventFreeList     = pevent;             /* Get next free event control block        */
                 OS_EXIT_CRITICAL();
                 *perr               = OS_ERR_NONE;
                 pevent_return       = (OS_EVENT *)0;      /* Mailbox has been deleted                 */
             } else {
                 OS_EXIT_CRITICAL();
    b062:	6978      	ldr	r0, [r7, #20]
    b064:	f00d fe50 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr               = OS_ERR_TASK_WAITING;
    b068:	683b      	ldr	r3, [r7, #0]
    b06a:	f04f 0249 	mov.w	r2, #73	; 0x49
    b06e:	701a      	strb	r2, [r3, #0]
                 pevent_return       = pevent;
    b070:	68bb      	ldr	r3, [r7, #8]
    b072:	613b      	str	r3, [r7, #16]
             }
             break;
    b074:	e044      	b.n	b100 <OSMboxDel+0x160>

        case OS_DEL_ALWAYS:                                /* Always delete the mailbox                */
             while (pevent->OSEventGrp != 0) {             /* Ready ALL tasks waiting for mailbox      */
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_MBOX, OS_STAT_PEND_OK);
    b076:	68b8      	ldr	r0, [r7, #8]
    b078:	f04f 0100 	mov.w	r1, #0	; 0x0
    b07c:	f04f 0202 	mov.w	r2, #2	; 0x2
    b080:	f04f 0300 	mov.w	r3, #0	; 0x0
    b084:	f7fe f954 	bl	9330 <OS_EventTaskRdy>
    b088:	e000      	b.n	b08c <OSMboxDel+0xec>
                 pevent_return       = pevent;
             }
             break;

        case OS_DEL_ALWAYS:                                /* Always delete the mailbox                */
             while (pevent->OSEventGrp != 0) {             /* Ready ALL tasks waiting for mailbox      */
    b08a:	bf00      	nop
    b08c:	68bb      	ldr	r3, [r7, #8]
    b08e:	7a9b      	ldrb	r3, [r3, #10]
    b090:	2b00      	cmp	r3, #0
    b092:	d1f0      	bne.n	b076 <OSMboxDel+0xd6>
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_MBOX, OS_STAT_PEND_OK);
             }
#if OS_EVENT_NAME_SIZE > 1
             pevent->OSEventName[0] = '?';                 /* Unknown name                             */
    b094:	68bb      	ldr	r3, [r7, #8]
    b096:	f04f 023f 	mov.w	r2, #63	; 0x3f
    b09a:	74da      	strb	r2, [r3, #19]
             pevent->OSEventName[1] = OS_ASCII_NUL;
    b09c:	68bb      	ldr	r3, [r7, #8]
    b09e:	f04f 0200 	mov.w	r2, #0	; 0x0
    b0a2:	751a      	strb	r2, [r3, #20]
#endif
             pevent->OSEventType    = OS_EVENT_TYPE_UNUSED;
    b0a4:	68bb      	ldr	r3, [r7, #8]
    b0a6:	f04f 0200 	mov.w	r2, #0	; 0x0
    b0aa:	701a      	strb	r2, [r3, #0]
             pevent->OSEventPtr     = OSEventFreeList;     /* Return Event Control Block to free list  */
    b0ac:	f241 33cc 	movw	r3, #5068	; 0x13cc
    b0b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0b4:	681a      	ldr	r2, [r3, #0]
    b0b6:	68bb      	ldr	r3, [r7, #8]
    b0b8:	605a      	str	r2, [r3, #4]
             pevent->OSEventCnt     = 0;
    b0ba:	68bb      	ldr	r3, [r7, #8]
    b0bc:	f04f 0200 	mov.w	r2, #0	; 0x0
    b0c0:	811a      	strh	r2, [r3, #8]
             OSEventFreeList        = pevent;              /* Get next free event control block        */
    b0c2:	f241 33cc 	movw	r3, #5068	; 0x13cc
    b0c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0ca:	68ba      	ldr	r2, [r7, #8]
    b0cc:	601a      	str	r2, [r3, #0]
             OS_EXIT_CRITICAL();
    b0ce:	6978      	ldr	r0, [r7, #20]
    b0d0:	f00d fe1a 	bl	18d08 <OS_CPU_SR_Restore>
             if (tasks_waiting == OS_TRUE) {               /* Reschedule only if task(s) were waiting  */
    b0d4:	7bfb      	ldrb	r3, [r7, #15]
    b0d6:	2b01      	cmp	r3, #1
    b0d8:	d101      	bne.n	b0de <OSMboxDel+0x13e>
                 OS_Sched();                               /* Find highest priority task ready to run  */
    b0da:	f7fe fd49 	bl	9b70 <OS_Sched>
             }
             *perr         = OS_ERR_NONE;
    b0de:	683b      	ldr	r3, [r7, #0]
    b0e0:	f04f 0200 	mov.w	r2, #0	; 0x0
    b0e4:	701a      	strb	r2, [r3, #0]
             pevent_return = (OS_EVENT *)0;                /* Mailbox has been deleted                 */
    b0e6:	f04f 0300 	mov.w	r3, #0	; 0x0
    b0ea:	613b      	str	r3, [r7, #16]
             break;
    b0ec:	e008      	b.n	b100 <OSMboxDel+0x160>

        default:
             OS_EXIT_CRITICAL();
    b0ee:	6978      	ldr	r0, [r7, #20]
    b0f0:	f00d fe0a 	bl	18d08 <OS_CPU_SR_Restore>
             *perr         = OS_ERR_INVALID_OPT;
    b0f4:	683b      	ldr	r3, [r7, #0]
    b0f6:	f04f 0207 	mov.w	r2, #7	; 0x7
    b0fa:	701a      	strb	r2, [r3, #0]
             pevent_return = pevent;
    b0fc:	68bb      	ldr	r3, [r7, #8]
    b0fe:	613b      	str	r3, [r7, #16]
             break;
    }
    return (pevent_return);
    b100:	693b      	ldr	r3, [r7, #16]
}
    b102:	4618      	mov	r0, r3
    b104:	f107 0718 	add.w	r7, r7, #24	; 0x18
    b108:	46bd      	mov	sp, r7
    b10a:	bd80      	pop	{r7, pc}

0000b10c <OSMboxPend>:
*                            if you didn't pass the proper pointer to the event control block.
*********************************************************************************************************
*/
/*$PAGE*/
void  *OSMboxPend (OS_EVENT *pevent, INT16U timeout, INT8U *perr)
{
    b10c:	b580      	push	{r7, lr}
    b10e:	b085      	sub	sp, #20
    b110:	af00      	add	r7, sp, #0
    b112:	60b8      	str	r0, [r7, #8]
    b114:	460b      	mov	r3, r1
    b116:	603a      	str	r2, [r7, #0]
    b118:	80bb      	strh	r3, [r7, #4]
    void      *pmsg;
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    b11a:	f04f 0300 	mov.w	r3, #0	; 0x0
    b11e:	613b      	str	r3, [r7, #16]
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
        *perr = OS_ERR_PEVENT_NULL;
        return ((void *)0);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MBOX) {  /* Validate event block type                     */
    b120:	68bb      	ldr	r3, [r7, #8]
    b122:	781b      	ldrb	r3, [r3, #0]
    b124:	2b01      	cmp	r3, #1
    b126:	d006      	beq.n	b136 <OSMboxPend+0x2a>
        *perr = OS_ERR_EVENT_TYPE;
    b128:	683b      	ldr	r3, [r7, #0]
    b12a:	f04f 0201 	mov.w	r2, #1	; 0x1
    b12e:	701a      	strb	r2, [r3, #0]
        return ((void *)0);
    b130:	f04f 0300 	mov.w	r3, #0	; 0x0
    b134:	e0bd      	b.n	b2b2 <OSMboxPend+0x1a6>
    }
    if (OSIntNesting > 0) {                           /* See if called from ISR ...                    */
    b136:	f241 33d0 	movw	r3, #5072	; 0x13d0
    b13a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b13e:	781b      	ldrb	r3, [r3, #0]
    b140:	2b00      	cmp	r3, #0
    b142:	d006      	beq.n	b152 <OSMboxPend+0x46>
        *perr = OS_ERR_PEND_ISR;                      /* ... can't PEND from an ISR                    */
    b144:	683b      	ldr	r3, [r7, #0]
    b146:	f04f 0202 	mov.w	r2, #2	; 0x2
    b14a:	701a      	strb	r2, [r3, #0]
        return ((void *)0);
    b14c:	f04f 0300 	mov.w	r3, #0	; 0x0
    b150:	e0af      	b.n	b2b2 <OSMboxPend+0x1a6>
    }
    if (OSLockNesting > 0) {                          /* See if called with scheduler locked ...       */
    b152:	f640 23a0 	movw	r3, #2720	; 0xaa0
    b156:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b15a:	781b      	ldrb	r3, [r3, #0]
    b15c:	2b00      	cmp	r3, #0
    b15e:	d006      	beq.n	b16e <OSMboxPend+0x62>
        *perr = OS_ERR_PEND_LOCKED;                   /* ... can't PEND when locked                    */
    b160:	683b      	ldr	r3, [r7, #0]
    b162:	f04f 020d 	mov.w	r2, #13	; 0xd
    b166:	701a      	strb	r2, [r3, #0]
        return ((void *)0);
    b168:	f04f 0300 	mov.w	r3, #0	; 0x0
    b16c:	e0a1      	b.n	b2b2 <OSMboxPend+0x1a6>
    }
    OS_ENTER_CRITICAL();
    b16e:	f00d fdc7 	bl	18d00 <OS_CPU_SR_Save>
    b172:	4603      	mov	r3, r0
    b174:	613b      	str	r3, [r7, #16]
    pmsg = pevent->OSEventPtr;
    b176:	68bb      	ldr	r3, [r7, #8]
    b178:	685b      	ldr	r3, [r3, #4]
    b17a:	60fb      	str	r3, [r7, #12]
    if (pmsg != (void *)0) {                          /* See if there is already a message             */
    b17c:	68fb      	ldr	r3, [r7, #12]
    b17e:	2b00      	cmp	r3, #0
    b180:	d00c      	beq.n	b19c <OSMboxPend+0x90>
        pevent->OSEventPtr = (void *)0;               /* Clear the mailbox                             */
    b182:	68bb      	ldr	r3, [r7, #8]
    b184:	f04f 0200 	mov.w	r2, #0	; 0x0
    b188:	605a      	str	r2, [r3, #4]
        OS_EXIT_CRITICAL();
    b18a:	6938      	ldr	r0, [r7, #16]
    b18c:	f00d fdbc 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_NONE;
    b190:	683b      	ldr	r3, [r7, #0]
    b192:	f04f 0200 	mov.w	r2, #0	; 0x0
    b196:	701a      	strb	r2, [r3, #0]
        return (pmsg);                                /* Return the message received (or NULL)         */
    b198:	68fb      	ldr	r3, [r7, #12]
    b19a:	e08a      	b.n	b2b2 <OSMboxPend+0x1a6>
    }
    OSTCBCur->OSTCBStat     |= OS_STAT_MBOX;          /* Message not available, task will pend         */
    b19c:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b1a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1a4:	681a      	ldr	r2, [r3, #0]
    b1a6:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b1aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1ae:	681b      	ldr	r3, [r3, #0]
    b1b0:	f893 3030 	ldrb.w	r3, [r3, #48]
    b1b4:	f043 0302 	orr.w	r3, r3, #2	; 0x2
    b1b8:	b2db      	uxtb	r3, r3
    b1ba:	f882 3030 	strb.w	r3, [r2, #48]
    OSTCBCur->OSTCBStatPend  = OS_STAT_PEND_OK;
    b1be:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b1c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1c6:	681b      	ldr	r3, [r3, #0]
    b1c8:	f04f 0200 	mov.w	r2, #0	; 0x0
    b1cc:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBDly       = timeout;               /* Load timeout in TCB                           */
    b1d0:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b1d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1d8:	681b      	ldr	r3, [r3, #0]
    b1da:	88ba      	ldrh	r2, [r7, #4]
    b1dc:	85da      	strh	r2, [r3, #46]
    OS_EventTaskWait(pevent);                         /* Suspend task until event or timeout occurs    */
    b1de:	68b8      	ldr	r0, [r7, #8]
    b1e0:	f7fe f92a 	bl	9438 <OS_EventTaskWait>
    OS_EXIT_CRITICAL();
    b1e4:	6938      	ldr	r0, [r7, #16]
    b1e6:	f00d fd8f 	bl	18d08 <OS_CPU_SR_Restore>
    OS_Sched();                                       /* Find next highest priority task ready to run  */
    b1ea:	f7fe fcc1 	bl	9b70 <OS_Sched>
    OS_ENTER_CRITICAL();
    b1ee:	f00d fd87 	bl	18d00 <OS_CPU_SR_Save>
    b1f2:	4603      	mov	r3, r0
    b1f4:	613b      	str	r3, [r7, #16]
    switch (OSTCBCur->OSTCBStatPend) {                /* See if we timed-out or aborted                */
    b1f6:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b1fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1fe:	681b      	ldr	r3, [r3, #0]
    b200:	f893 3031 	ldrb.w	r3, [r3, #49]
    b204:	2b00      	cmp	r3, #0
    b206:	d002      	beq.n	b20e <OSMboxPend+0x102>
    b208:	2b02      	cmp	r3, #2
    b20a:	d00c      	beq.n	b226 <OSMboxPend+0x11a>
    b20c:	e013      	b.n	b236 <OSMboxPend+0x12a>
        case OS_STAT_PEND_OK:
             pmsg =  OSTCBCur->OSTCBMsg;
    b20e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b216:	681b      	ldr	r3, [r3, #0]
    b218:	6a5b      	ldr	r3, [r3, #36]
    b21a:	60fb      	str	r3, [r7, #12]
            *perr =  OS_ERR_NONE;
    b21c:	683b      	ldr	r3, [r7, #0]
    b21e:	f04f 0200 	mov.w	r2, #0	; 0x0
    b222:	701a      	strb	r2, [r3, #0]
             break;
    b224:	e017      	b.n	b256 <OSMboxPend+0x14a>

        case OS_STAT_PEND_ABORT:
             pmsg = (void *)0;
    b226:	f04f 0300 	mov.w	r3, #0	; 0x0
    b22a:	60fb      	str	r3, [r7, #12]
            *perr =  OS_ERR_PEND_ABORT;               /* Indicate that we aborted                      */
    b22c:	683b      	ldr	r3, [r7, #0]
    b22e:	f04f 020e 	mov.w	r2, #14	; 0xe
    b232:	701a      	strb	r2, [r3, #0]
             break;
    b234:	e00f      	b.n	b256 <OSMboxPend+0x14a>

        case OS_STAT_PEND_TO:
        default:
             OS_EventTaskRemove(OSTCBCur, pevent);
    b236:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b23a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b23e:	681b      	ldr	r3, [r3, #0]
    b240:	4618      	mov	r0, r3
    b242:	68b9      	ldr	r1, [r7, #8]
    b244:	f7fe fa10 	bl	9668 <OS_EventTaskRemove>
             pmsg = (void *)0;
    b248:	f04f 0300 	mov.w	r3, #0	; 0x0
    b24c:	60fb      	str	r3, [r7, #12]
            *perr =  OS_ERR_TIMEOUT;                  /* Indicate that we didn't get event within TO   */
    b24e:	683b      	ldr	r3, [r7, #0]
    b250:	f04f 020a 	mov.w	r2, #10	; 0xa
    b254:	701a      	strb	r2, [r3, #0]
             break;
    }
    OSTCBCur->OSTCBStat          =  OS_STAT_RDY;      /* Set   task  status to ready                   */
    b256:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b25a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b25e:	681b      	ldr	r3, [r3, #0]
    b260:	f04f 0200 	mov.w	r2, #0	; 0x0
    b264:	f883 2030 	strb.w	r2, [r3, #48]
    OSTCBCur->OSTCBStatPend      =  OS_STAT_PEND_OK;  /* Clear pend  status                            */
    b268:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b26c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b270:	681b      	ldr	r3, [r3, #0]
    b272:	f04f 0200 	mov.w	r2, #0	; 0x0
    b276:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBEventPtr      = (OS_EVENT  *)0;    /* Clear event pointers                          */
    b27a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b27e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b282:	681b      	ldr	r3, [r3, #0]
    b284:	f04f 0200 	mov.w	r2, #0	; 0x0
    b288:	61da      	str	r2, [r3, #28]
#if (OS_EVENT_MULTI_EN > 0)
    OSTCBCur->OSTCBEventMultiPtr = (OS_EVENT **)0;
    b28a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b292:	681b      	ldr	r3, [r3, #0]
    b294:	f04f 0200 	mov.w	r2, #0	; 0x0
    b298:	621a      	str	r2, [r3, #32]
#endif
    OSTCBCur->OSTCBMsg           = (void      *)0;    /* Clear  received message                       */
    b29a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b29e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2a2:	681b      	ldr	r3, [r3, #0]
    b2a4:	f04f 0200 	mov.w	r2, #0	; 0x0
    b2a8:	625a      	str	r2, [r3, #36]
    OS_EXIT_CRITICAL();
    b2aa:	6938      	ldr	r0, [r7, #16]
    b2ac:	f00d fd2c 	bl	18d08 <OS_CPU_SR_Restore>
    return (pmsg);                                    /* Return received message                       */
    b2b0:	68fb      	ldr	r3, [r7, #12]
}
    b2b2:	4618      	mov	r0, r3
    b2b4:	f107 0714 	add.w	r7, r7, #20	; 0x14
    b2b8:	46bd      	mov	sp, r7
    b2ba:	bd80      	pop	{r7, pc}

0000b2bc <OSMboxPendAbort>:
*********************************************************************************************************
*/

#if OS_MBOX_PEND_ABORT_EN > 0
INT8U  OSMboxPendAbort (OS_EVENT *pevent, INT8U opt, INT8U *perr)
{
    b2bc:	b580      	push	{r7, lr}
    b2be:	b085      	sub	sp, #20
    b2c0:	af00      	add	r7, sp, #0
    b2c2:	60b8      	str	r0, [r7, #8]
    b2c4:	460b      	mov	r3, r1
    b2c6:	603a      	str	r2, [r7, #0]
    b2c8:	713b      	strb	r3, [r7, #4]
    INT8U      nbr_tasks;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    b2ca:	f04f 0300 	mov.w	r3, #0	; 0x0
    b2ce:	613b      	str	r3, [r7, #16]
    if (pevent == (OS_EVENT *)0) {                         /* Validate 'pevent'                        */
        *perr = OS_ERR_PEVENT_NULL;
        return (0);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MBOX) {       /* Validate event block type                */
    b2d0:	68bb      	ldr	r3, [r7, #8]
    b2d2:	781b      	ldrb	r3, [r3, #0]
    b2d4:	2b01      	cmp	r3, #1
    b2d6:	d006      	beq.n	b2e6 <OSMboxPendAbort+0x2a>
        *perr = OS_ERR_EVENT_TYPE;
    b2d8:	683b      	ldr	r3, [r7, #0]
    b2da:	f04f 0201 	mov.w	r2, #1	; 0x1
    b2de:	701a      	strb	r2, [r3, #0]
        return (0);
    b2e0:	f04f 0300 	mov.w	r3, #0	; 0x0
    b2e4:	e043      	b.n	b36e <OSMboxPendAbort+0xb2>
    }
    OS_ENTER_CRITICAL();
    b2e6:	f00d fd0b 	bl	18d00 <OS_CPU_SR_Save>
    b2ea:	4603      	mov	r3, r0
    b2ec:	613b      	str	r3, [r7, #16]
    if (pevent->OSEventGrp != 0) {                         /* See if any task waiting on mailbox?      */
    b2ee:	68bb      	ldr	r3, [r7, #8]
    b2f0:	7a9b      	ldrb	r3, [r3, #10]
    b2f2:	2b00      	cmp	r3, #0
    b2f4:	d032      	beq.n	b35c <OSMboxPendAbort+0xa0>
        nbr_tasks = 0;
    b2f6:	f04f 0300 	mov.w	r3, #0	; 0x0
    b2fa:	73fb      	strb	r3, [r7, #15]
        switch (opt) {
    b2fc:	793b      	ldrb	r3, [r7, #4]
    b2fe:	2b01      	cmp	r3, #1
    b300:	d00e      	beq.n	b320 <OSMboxPendAbort+0x64>
    b302:	e013      	b.n	b32c <OSMboxPendAbort+0x70>
            case OS_PEND_OPT_BROADCAST:                    /* Do we need to abort ALL waiting tasks?   */
                 while (pevent->OSEventGrp != 0) {         /* Yes, ready ALL tasks waiting on mailbox  */
                     (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_MBOX, OS_STAT_PEND_ABORT);
    b304:	68b8      	ldr	r0, [r7, #8]
    b306:	f04f 0100 	mov.w	r1, #0	; 0x0
    b30a:	f04f 0202 	mov.w	r2, #2	; 0x2
    b30e:	f04f 0302 	mov.w	r3, #2	; 0x2
    b312:	f7fe f80d 	bl	9330 <OS_EventTaskRdy>
                     nbr_tasks++;
    b316:	7bfb      	ldrb	r3, [r7, #15]
    b318:	f103 0301 	add.w	r3, r3, #1	; 0x1
    b31c:	73fb      	strb	r3, [r7, #15]
    b31e:	e000      	b.n	b322 <OSMboxPendAbort+0x66>
    OS_ENTER_CRITICAL();
    if (pevent->OSEventGrp != 0) {                         /* See if any task waiting on mailbox?      */
        nbr_tasks = 0;
        switch (opt) {
            case OS_PEND_OPT_BROADCAST:                    /* Do we need to abort ALL waiting tasks?   */
                 while (pevent->OSEventGrp != 0) {         /* Yes, ready ALL tasks waiting on mailbox  */
    b320:	bf00      	nop
    b322:	68bb      	ldr	r3, [r7, #8]
    b324:	7a9b      	ldrb	r3, [r3, #10]
    b326:	2b00      	cmp	r3, #0
    b328:	d1ec      	bne.n	b304 <OSMboxPendAbort+0x48>
                     (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_MBOX, OS_STAT_PEND_ABORT);
                     nbr_tasks++;
                 }
                 break;
    b32a:	e00c      	b.n	b346 <OSMboxPendAbort+0x8a>
             
            case OS_PEND_OPT_NONE:
            default:                                       /* No,  ready HPT       waiting on mailbox  */
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_MBOX, OS_STAT_PEND_ABORT);
    b32c:	68b8      	ldr	r0, [r7, #8]
    b32e:	f04f 0100 	mov.w	r1, #0	; 0x0
    b332:	f04f 0202 	mov.w	r2, #2	; 0x2
    b336:	f04f 0302 	mov.w	r3, #2	; 0x2
    b33a:	f7fd fff9 	bl	9330 <OS_EventTaskRdy>
                 nbr_tasks++;
    b33e:	7bfb      	ldrb	r3, [r7, #15]
    b340:	f103 0301 	add.w	r3, r3, #1	; 0x1
    b344:	73fb      	strb	r3, [r7, #15]
                 break;
        }
        OS_EXIT_CRITICAL();
    b346:	6938      	ldr	r0, [r7, #16]
    b348:	f00d fcde 	bl	18d08 <OS_CPU_SR_Restore>
        OS_Sched();                                        /* Find HPT ready to run                    */
    b34c:	f7fe fc10 	bl	9b70 <OS_Sched>
        *perr = OS_ERR_PEND_ABORT;
    b350:	683b      	ldr	r3, [r7, #0]
    b352:	f04f 020e 	mov.w	r2, #14	; 0xe
    b356:	701a      	strb	r2, [r3, #0]
        return (nbr_tasks);
    b358:	7bfb      	ldrb	r3, [r7, #15]
    b35a:	e008      	b.n	b36e <OSMboxPendAbort+0xb2>
    }
    OS_EXIT_CRITICAL();
    b35c:	6938      	ldr	r0, [r7, #16]
    b35e:	f00d fcd3 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    b362:	683b      	ldr	r3, [r7, #0]
    b364:	f04f 0200 	mov.w	r2, #0	; 0x0
    b368:	701a      	strb	r2, [r3, #0]
    return (0);                                            /* No tasks waiting on mailbox              */
    b36a:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    b36e:	4618      	mov	r0, r3
    b370:	f107 0714 	add.w	r7, r7, #20	; 0x14
    b374:	46bd      	mov	sp, r7
    b376:	bd80      	pop	{r7, pc}

0000b378 <OSMboxPost>:
*********************************************************************************************************
*/

#if OS_MBOX_POST_EN > 0
INT8U  OSMboxPost (OS_EVENT *pevent, void *pmsg)
{
    b378:	b580      	push	{r7, lr}
    b37a:	b083      	sub	sp, #12
    b37c:	af00      	add	r7, sp, #0
    b37e:	6078      	str	r0, [r7, #4]
    b380:	6039      	str	r1, [r7, #0]
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    b382:	f04f 0300 	mov.w	r3, #0	; 0x0
    b386:	60bb      	str	r3, [r7, #8]
    }
    if (pmsg == (void *)0) {                          /* Make sure we are not posting a NULL pointer   */
        return (OS_ERR_POST_NULL_PTR);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MBOX) {  /* Validate event block type                     */
    b388:	687b      	ldr	r3, [r7, #4]
    b38a:	781b      	ldrb	r3, [r3, #0]
    b38c:	2b01      	cmp	r3, #1
    b38e:	d002      	beq.n	b396 <OSMboxPost+0x1e>
        return (OS_ERR_EVENT_TYPE);
    b390:	f04f 0301 	mov.w	r3, #1	; 0x1
    b394:	e029      	b.n	b3ea <OSMboxPost+0x72>
    }
    OS_ENTER_CRITICAL();
    b396:	f00d fcb3 	bl	18d00 <OS_CPU_SR_Save>
    b39a:	4603      	mov	r3, r0
    b39c:	60bb      	str	r3, [r7, #8]
    if (pevent->OSEventGrp != 0) {                    /* See if any task pending on mailbox            */
    b39e:	687b      	ldr	r3, [r7, #4]
    b3a0:	7a9b      	ldrb	r3, [r3, #10]
    b3a2:	2b00      	cmp	r3, #0
    b3a4:	d00f      	beq.n	b3c6 <OSMboxPost+0x4e>
                                                      /* Ready HPT waiting on event                    */
        (void)OS_EventTaskRdy(pevent, pmsg, OS_STAT_MBOX, OS_STAT_PEND_OK);
    b3a6:	6878      	ldr	r0, [r7, #4]
    b3a8:	6839      	ldr	r1, [r7, #0]
    b3aa:	f04f 0202 	mov.w	r2, #2	; 0x2
    b3ae:	f04f 0300 	mov.w	r3, #0	; 0x0
    b3b2:	f7fd ffbd 	bl	9330 <OS_EventTaskRdy>
        OS_EXIT_CRITICAL();
    b3b6:	68b8      	ldr	r0, [r7, #8]
    b3b8:	f00d fca6 	bl	18d08 <OS_CPU_SR_Restore>
        OS_Sched();                                   /* Find highest priority task ready to run       */
    b3bc:	f7fe fbd8 	bl	9b70 <OS_Sched>
        return (OS_ERR_NONE);
    b3c0:	f04f 0300 	mov.w	r3, #0	; 0x0
    b3c4:	e011      	b.n	b3ea <OSMboxPost+0x72>
    }
    if (pevent->OSEventPtr != (void *)0) {            /* Make sure mailbox doesn't already have a msg  */
    b3c6:	687b      	ldr	r3, [r7, #4]
    b3c8:	685b      	ldr	r3, [r3, #4]
    b3ca:	2b00      	cmp	r3, #0
    b3cc:	d005      	beq.n	b3da <OSMboxPost+0x62>
        OS_EXIT_CRITICAL();
    b3ce:	68b8      	ldr	r0, [r7, #8]
    b3d0:	f00d fc9a 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_MBOX_FULL);
    b3d4:	f04f 0314 	mov.w	r3, #20	; 0x14
    b3d8:	e007      	b.n	b3ea <OSMboxPost+0x72>
    }
    pevent->OSEventPtr = pmsg;                        /* Place message in mailbox                      */
    b3da:	687b      	ldr	r3, [r7, #4]
    b3dc:	683a      	ldr	r2, [r7, #0]
    b3de:	605a      	str	r2, [r3, #4]
    OS_EXIT_CRITICAL();
    b3e0:	68b8      	ldr	r0, [r7, #8]
    b3e2:	f00d fc91 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    b3e6:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    b3ea:	4618      	mov	r0, r3
    b3ec:	f107 070c 	add.w	r7, r7, #12	; 0xc
    b3f0:	46bd      	mov	sp, r7
    b3f2:	bd80      	pop	{r7, pc}

0000b3f4 <OSMboxPostOpt>:
*********************************************************************************************************
*/

#if OS_MBOX_POST_OPT_EN > 0
INT8U  OSMboxPostOpt (OS_EVENT *pevent, void *pmsg, INT8U opt)
{
    b3f4:	b580      	push	{r7, lr}
    b3f6:	b084      	sub	sp, #16
    b3f8:	af00      	add	r7, sp, #0
    b3fa:	60b8      	str	r0, [r7, #8]
    b3fc:	6079      	str	r1, [r7, #4]
    b3fe:	4613      	mov	r3, r2
    b400:	703b      	strb	r3, [r7, #0]
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    b402:	f04f 0300 	mov.w	r3, #0	; 0x0
    b406:	60fb      	str	r3, [r7, #12]
    }
    if (pmsg == (void *)0) {                          /* Make sure we are not posting a NULL pointer   */
        return (OS_ERR_POST_NULL_PTR);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MBOX) {  /* Validate event block type                     */
    b408:	68bb      	ldr	r3, [r7, #8]
    b40a:	781b      	ldrb	r3, [r3, #0]
    b40c:	2b01      	cmp	r3, #1
    b40e:	d002      	beq.n	b416 <OSMboxPostOpt+0x22>
        return (OS_ERR_EVENT_TYPE);
    b410:	f04f 0301 	mov.w	r3, #1	; 0x1
    b414:	e042      	b.n	b49c <OSMboxPostOpt+0xa8>
    }
    OS_ENTER_CRITICAL();
    b416:	f00d fc73 	bl	18d00 <OS_CPU_SR_Save>
    b41a:	4603      	mov	r3, r0
    b41c:	60fb      	str	r3, [r7, #12]
    if (pevent->OSEventGrp != 0) {                    /* See if any task pending on mailbox            */
    b41e:	68bb      	ldr	r3, [r7, #8]
    b420:	7a9b      	ldrb	r3, [r3, #10]
    b422:	2b00      	cmp	r3, #0
    b424:	d028      	beq.n	b478 <OSMboxPostOpt+0x84>
        if ((opt & OS_POST_OPT_BROADCAST) != 0x00) {  /* Do we need to post msg to ALL waiting tasks ? */
    b426:	783b      	ldrb	r3, [r7, #0]
    b428:	f003 0301 	and.w	r3, r3, #1	; 0x1
    b42c:	b2db      	uxtb	r3, r3
    b42e:	2b00      	cmp	r3, #0
    b430:	d00d      	beq.n	b44e <OSMboxPostOpt+0x5a>
            while (pevent->OSEventGrp != 0) {         /* Yes, Post to ALL tasks waiting on mailbox     */
    b432:	e007      	b.n	b444 <OSMboxPostOpt+0x50>
                (void)OS_EventTaskRdy(pevent, pmsg, OS_STAT_MBOX, OS_STAT_PEND_OK);
    b434:	68b8      	ldr	r0, [r7, #8]
    b436:	6879      	ldr	r1, [r7, #4]
    b438:	f04f 0202 	mov.w	r2, #2	; 0x2
    b43c:	f04f 0300 	mov.w	r3, #0	; 0x0
    b440:	f7fd ff76 	bl	9330 <OS_EventTaskRdy>
        return (OS_ERR_EVENT_TYPE);
    }
    OS_ENTER_CRITICAL();
    if (pevent->OSEventGrp != 0) {                    /* See if any task pending on mailbox            */
        if ((opt & OS_POST_OPT_BROADCAST) != 0x00) {  /* Do we need to post msg to ALL waiting tasks ? */
            while (pevent->OSEventGrp != 0) {         /* Yes, Post to ALL tasks waiting on mailbox     */
    b444:	68bb      	ldr	r3, [r7, #8]
    b446:	7a9b      	ldrb	r3, [r3, #10]
    b448:	2b00      	cmp	r3, #0
    b44a:	d1f3      	bne.n	b434 <OSMboxPostOpt+0x40>
    b44c:	e007      	b.n	b45e <OSMboxPostOpt+0x6a>
                (void)OS_EventTaskRdy(pevent, pmsg, OS_STAT_MBOX, OS_STAT_PEND_OK);
            }
        } else {                                      /* No,  Post to HPT waiting on mbox              */
            (void)OS_EventTaskRdy(pevent, pmsg, OS_STAT_MBOX, OS_STAT_PEND_OK);
    b44e:	68b8      	ldr	r0, [r7, #8]
    b450:	6879      	ldr	r1, [r7, #4]
    b452:	f04f 0202 	mov.w	r2, #2	; 0x2
    b456:	f04f 0300 	mov.w	r3, #0	; 0x0
    b45a:	f7fd ff69 	bl	9330 <OS_EventTaskRdy>
        }
        OS_EXIT_CRITICAL();
    b45e:	68f8      	ldr	r0, [r7, #12]
    b460:	f00d fc52 	bl	18d08 <OS_CPU_SR_Restore>
        if ((opt & OS_POST_OPT_NO_SCHED) == 0) {	  /* See if scheduler needs to be invoked          */
    b464:	783b      	ldrb	r3, [r7, #0]
    b466:	f003 0304 	and.w	r3, r3, #4	; 0x4
    b46a:	2b00      	cmp	r3, #0
    b46c:	d101      	bne.n	b472 <OSMboxPostOpt+0x7e>
            OS_Sched();                               /* Find HPT ready to run                         */
    b46e:	f7fe fb7f 	bl	9b70 <OS_Sched>
        }
        return (OS_ERR_NONE);
    b472:	f04f 0300 	mov.w	r3, #0	; 0x0
    b476:	e011      	b.n	b49c <OSMboxPostOpt+0xa8>
    }
    if (pevent->OSEventPtr != (void *)0) {            /* Make sure mailbox doesn't already have a msg  */
    b478:	68bb      	ldr	r3, [r7, #8]
    b47a:	685b      	ldr	r3, [r3, #4]
    b47c:	2b00      	cmp	r3, #0
    b47e:	d005      	beq.n	b48c <OSMboxPostOpt+0x98>
        OS_EXIT_CRITICAL();
    b480:	68f8      	ldr	r0, [r7, #12]
    b482:	f00d fc41 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_MBOX_FULL);
    b486:	f04f 0314 	mov.w	r3, #20	; 0x14
    b48a:	e007      	b.n	b49c <OSMboxPostOpt+0xa8>
    }
    pevent->OSEventPtr = pmsg;                        /* Place message in mailbox                      */
    b48c:	68bb      	ldr	r3, [r7, #8]
    b48e:	687a      	ldr	r2, [r7, #4]
    b490:	605a      	str	r2, [r3, #4]
    OS_EXIT_CRITICAL();
    b492:	68f8      	ldr	r0, [r7, #12]
    b494:	f00d fc38 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    b498:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    b49c:	4618      	mov	r0, r3
    b49e:	f107 0710 	add.w	r7, r7, #16	; 0x10
    b4a2:	46bd      	mov	sp, r7
    b4a4:	bd80      	pop	{r7, pc}
    b4a6:	46c0      	nop			(mov r8, r8)

0000b4a8 <OSMboxQuery>:
*********************************************************************************************************
*/

#if OS_MBOX_QUERY_EN > 0
INT8U  OSMboxQuery (OS_EVENT *pevent, OS_MBOX_DATA *p_mbox_data)
{
    b4a8:	b580      	push	{r7, lr}
    b4aa:	b086      	sub	sp, #24
    b4ac:	af00      	add	r7, sp, #0
    b4ae:	6078      	str	r0, [r7, #4]
    b4b0:	6039      	str	r1, [r7, #0]
#else
    INT16U    *psrc;
    INT16U    *pdest;
#endif
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    b4b2:	f04f 0300 	mov.w	r3, #0	; 0x0
    b4b6:	617b      	str	r3, [r7, #20]
    }
    if (p_mbox_data == (OS_MBOX_DATA *)0) {                /* Validate 'p_mbox_data'                   */
        return (OS_ERR_PDATA_NULL);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MBOX) {       /* Validate event block type                */
    b4b8:	687b      	ldr	r3, [r7, #4]
    b4ba:	781b      	ldrb	r3, [r3, #0]
    b4bc:	2b01      	cmp	r3, #1
    b4be:	d002      	beq.n	b4c6 <OSMboxQuery+0x1e>
        return (OS_ERR_EVENT_TYPE);
    b4c0:	f04f 0301 	mov.w	r3, #1	; 0x1
    b4c4:	e02f      	b.n	b526 <OSMboxQuery+0x7e>
    }
    OS_ENTER_CRITICAL();
    b4c6:	f00d fc1b 	bl	18d00 <OS_CPU_SR_Save>
    b4ca:	4603      	mov	r3, r0
    b4cc:	617b      	str	r3, [r7, #20]
    p_mbox_data->OSEventGrp = pevent->OSEventGrp;          /* Copy message mailbox wait list           */
    b4ce:	687b      	ldr	r3, [r7, #4]
    b4d0:	7a9a      	ldrb	r2, [r3, #10]
    b4d2:	683b      	ldr	r3, [r7, #0]
    b4d4:	731a      	strb	r2, [r3, #12]
    psrc                    = &pevent->OSEventTbl[0];
    b4d6:	687b      	ldr	r3, [r7, #4]
    b4d8:	f103 030b 	add.w	r3, r3, #11	; 0xb
    b4dc:	60fb      	str	r3, [r7, #12]
    pdest                   = &p_mbox_data->OSEventTbl[0];
    b4de:	683b      	ldr	r3, [r7, #0]
    b4e0:	f103 0304 	add.w	r3, r3, #4	; 0x4
    b4e4:	613b      	str	r3, [r7, #16]
    for (i = 0; i < OS_EVENT_TBL_SIZE; i++) {
    b4e6:	f04f 0300 	mov.w	r3, #0	; 0x0
    b4ea:	72fb      	strb	r3, [r7, #11]
    b4ec:	e00f      	b.n	b50e <OSMboxQuery+0x66>
        *pdest++ = *psrc++;
    b4ee:	68fb      	ldr	r3, [r7, #12]
    b4f0:	781a      	ldrb	r2, [r3, #0]
    b4f2:	693b      	ldr	r3, [r7, #16]
    b4f4:	701a      	strb	r2, [r3, #0]
    b4f6:	693b      	ldr	r3, [r7, #16]
    b4f8:	f103 0301 	add.w	r3, r3, #1	; 0x1
    b4fc:	613b      	str	r3, [r7, #16]
    b4fe:	68fb      	ldr	r3, [r7, #12]
    b500:	f103 0301 	add.w	r3, r3, #1	; 0x1
    b504:	60fb      	str	r3, [r7, #12]
    }
    OS_ENTER_CRITICAL();
    p_mbox_data->OSEventGrp = pevent->OSEventGrp;          /* Copy message mailbox wait list           */
    psrc                    = &pevent->OSEventTbl[0];
    pdest                   = &p_mbox_data->OSEventTbl[0];
    for (i = 0; i < OS_EVENT_TBL_SIZE; i++) {
    b506:	7afb      	ldrb	r3, [r7, #11]
    b508:	f103 0301 	add.w	r3, r3, #1	; 0x1
    b50c:	72fb      	strb	r3, [r7, #11]
    b50e:	7afb      	ldrb	r3, [r7, #11]
    b510:	2b07      	cmp	r3, #7
    b512:	d9ec      	bls.n	b4ee <OSMboxQuery+0x46>
        *pdest++ = *psrc++;
    }
    p_mbox_data->OSMsg = pevent->OSEventPtr;               /* Get message from mailbox                 */
    b514:	687b      	ldr	r3, [r7, #4]
    b516:	685a      	ldr	r2, [r3, #4]
    b518:	683b      	ldr	r3, [r7, #0]
    b51a:	601a      	str	r2, [r3, #0]
    OS_EXIT_CRITICAL();
    b51c:	6978      	ldr	r0, [r7, #20]
    b51e:	f00d fbf3 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    b522:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    b526:	4618      	mov	r0, r3
    b528:	f107 0718 	add.w	r7, r7, #24	; 0x18
    b52c:	46bd      	mov	sp, r7
    b52e:	bd80      	pop	{r7, pc}

0000b530 <OSMemCreate>:
*                              free partition is available.
*********************************************************************************************************
*/

OS_MEM  *OSMemCreate (void *addr, INT32U nblks, INT32U blksize, INT8U *perr)
{
    b530:	b580      	push	{r7, lr}
    b532:	b089      	sub	sp, #36
    b534:	af00      	add	r7, sp, #0
    b536:	60f8      	str	r0, [r7, #12]
    b538:	60b9      	str	r1, [r7, #8]
    b53a:	607a      	str	r2, [r7, #4]
    b53c:	603b      	str	r3, [r7, #0]
    OS_MEM    *pmem;
    INT8U     *pblk;
    void     **plink;
    INT32U     i;
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    b53e:	f04f 0300 	mov.w	r3, #0	; 0x0
    b542:	623b      	str	r3, [r7, #32]
    if (blksize < sizeof(void *)) {                   /* Must contain space for at least a pointer     */
        *perr = OS_ERR_MEM_INVALID_SIZE;
        return ((OS_MEM *)0);
    }
#endif
    OS_ENTER_CRITICAL();
    b544:	f00d fbdc 	bl	18d00 <OS_CPU_SR_Save>
    b548:	4603      	mov	r3, r0
    b54a:	623b      	str	r3, [r7, #32]
    pmem = OSMemFreeList;                             /* Get next free memory partition                */
    b54c:	f241 1354 	movw	r3, #4436	; 0x1154
    b550:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b554:	681b      	ldr	r3, [r3, #0]
    b556:	613b      	str	r3, [r7, #16]
    if (OSMemFreeList != (OS_MEM *)0) {               /* See if pool of free partitions was empty      */
    b558:	f241 1354 	movw	r3, #4436	; 0x1154
    b55c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b560:	681b      	ldr	r3, [r3, #0]
    b562:	2b00      	cmp	r3, #0
    b564:	d00b      	beq.n	b57e <OSMemCreate+0x4e>
        OSMemFreeList = (OS_MEM *)OSMemFreeList->OSMemFreeList;
    b566:	f241 1354 	movw	r3, #4436	; 0x1154
    b56a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b56e:	681b      	ldr	r3, [r3, #0]
    b570:	685b      	ldr	r3, [r3, #4]
    b572:	461a      	mov	r2, r3
    b574:	f241 1354 	movw	r3, #4436	; 0x1154
    b578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b57c:	601a      	str	r2, [r3, #0]
    }
    OS_EXIT_CRITICAL();
    b57e:	6a38      	ldr	r0, [r7, #32]
    b580:	f00d fbc2 	bl	18d08 <OS_CPU_SR_Restore>
    if (pmem == (OS_MEM *)0) {                        /* See if we have a memory partition             */
    b584:	693b      	ldr	r3, [r7, #16]
    b586:	2b00      	cmp	r3, #0
    b588:	d106      	bne.n	b598 <OSMemCreate+0x68>
        *perr = OS_ERR_MEM_INVALID_PART;
    b58a:	683b      	ldr	r3, [r7, #0]
    b58c:	f04f 025a 	mov.w	r2, #90	; 0x5a
    b590:	701a      	strb	r2, [r3, #0]
        return ((OS_MEM *)0);
    b592:	f04f 0300 	mov.w	r3, #0	; 0x0
    b596:	e034      	b.n	b602 <OSMemCreate+0xd2>
    }
    plink = (void **)addr;                            /* Create linked list of free memory blocks      */
    b598:	68fb      	ldr	r3, [r7, #12]
    b59a:	61bb      	str	r3, [r7, #24]
    pblk  = (INT8U *)((INT32U)addr + blksize);
    b59c:	68fa      	ldr	r2, [r7, #12]
    b59e:	687b      	ldr	r3, [r7, #4]
    b5a0:	4413      	add	r3, r2
    b5a2:	617b      	str	r3, [r7, #20]
    for (i = 0; i < (nblks - 1); i++) {
    b5a4:	f04f 0300 	mov.w	r3, #0	; 0x0
    b5a8:	61fb      	str	r3, [r7, #28]
    b5aa:	e00c      	b.n	b5c6 <OSMemCreate+0x96>
       *plink = (void *)pblk;                         /* Save pointer to NEXT block in CURRENT block   */
    b5ac:	69bb      	ldr	r3, [r7, #24]
    b5ae:	697a      	ldr	r2, [r7, #20]
    b5b0:	601a      	str	r2, [r3, #0]
        plink = (void **)pblk;                        /* Position to  NEXT      block                  */
    b5b2:	697b      	ldr	r3, [r7, #20]
    b5b4:	61bb      	str	r3, [r7, #24]
        pblk  = (INT8U *)((INT32U)pblk + blksize);    /* Point to the FOLLOWING block                  */
    b5b6:	697a      	ldr	r2, [r7, #20]
    b5b8:	687b      	ldr	r3, [r7, #4]
    b5ba:	4413      	add	r3, r2
    b5bc:	617b      	str	r3, [r7, #20]
        *perr = OS_ERR_MEM_INVALID_PART;
        return ((OS_MEM *)0);
    }
    plink = (void **)addr;                            /* Create linked list of free memory blocks      */
    pblk  = (INT8U *)((INT32U)addr + blksize);
    for (i = 0; i < (nblks - 1); i++) {
    b5be:	69fb      	ldr	r3, [r7, #28]
    b5c0:	f103 0301 	add.w	r3, r3, #1	; 0x1
    b5c4:	61fb      	str	r3, [r7, #28]
    b5c6:	68bb      	ldr	r3, [r7, #8]
    b5c8:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
    b5cc:	69fb      	ldr	r3, [r7, #28]
    b5ce:	429a      	cmp	r2, r3
    b5d0:	d8ec      	bhi.n	b5ac <OSMemCreate+0x7c>
       *plink = (void *)pblk;                         /* Save pointer to NEXT block in CURRENT block   */
        plink = (void **)pblk;                        /* Position to  NEXT      block                  */
        pblk  = (INT8U *)((INT32U)pblk + blksize);    /* Point to the FOLLOWING block                  */
    }
    *plink              = (void *)0;                  /* Last memory block points to NULL              */
    b5d2:	69bb      	ldr	r3, [r7, #24]
    b5d4:	f04f 0200 	mov.w	r2, #0	; 0x0
    b5d8:	601a      	str	r2, [r3, #0]
    pmem->OSMemAddr     = addr;                       /* Store start address of memory partition       */
    b5da:	693b      	ldr	r3, [r7, #16]
    b5dc:	68fa      	ldr	r2, [r7, #12]
    b5de:	601a      	str	r2, [r3, #0]
    pmem->OSMemFreeList = addr;                       /* Initialize pointer to pool of free blocks     */
    b5e0:	693b      	ldr	r3, [r7, #16]
    b5e2:	68fa      	ldr	r2, [r7, #12]
    b5e4:	605a      	str	r2, [r3, #4]
    pmem->OSMemNFree    = nblks;                      /* Store number of free blocks in MCB            */
    b5e6:	693b      	ldr	r3, [r7, #16]
    b5e8:	68ba      	ldr	r2, [r7, #8]
    b5ea:	611a      	str	r2, [r3, #16]
    pmem->OSMemNBlks    = nblks;
    b5ec:	693b      	ldr	r3, [r7, #16]
    b5ee:	68ba      	ldr	r2, [r7, #8]
    b5f0:	60da      	str	r2, [r3, #12]
    pmem->OSMemBlkSize  = blksize;                    /* Store block size of each memory blocks        */
    b5f2:	693b      	ldr	r3, [r7, #16]
    b5f4:	687a      	ldr	r2, [r7, #4]
    b5f6:	609a      	str	r2, [r3, #8]
    *perr               = OS_ERR_NONE;
    b5f8:	683b      	ldr	r3, [r7, #0]
    b5fa:	f04f 0200 	mov.w	r2, #0	; 0x0
    b5fe:	701a      	strb	r2, [r3, #0]
    return (pmem);
    b600:	693b      	ldr	r3, [r7, #16]
}
    b602:	4618      	mov	r0, r3
    b604:	f107 0724 	add.w	r7, r7, #36	; 0x24
    b608:	46bd      	mov	sp, r7
    b60a:	bd80      	pop	{r7, pc}

0000b60c <OSMemGet>:
*               A pointer to NULL if an error is detected
*********************************************************************************************************
*/

void  *OSMemGet (OS_MEM *pmem, INT8U *perr)
{
    b60c:	b580      	push	{r7, lr}
    b60e:	b084      	sub	sp, #16
    b610:	af00      	add	r7, sp, #0
    b612:	6078      	str	r0, [r7, #4]
    b614:	6039      	str	r1, [r7, #0]
    void      *pblk;
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    b616:	f04f 0300 	mov.w	r3, #0	; 0x0
    b61a:	60fb      	str	r3, [r7, #12]
    if (pmem == (OS_MEM *)0) {                        /* Must point to a valid memory partition        */
        *perr = OS_ERR_MEM_INVALID_PMEM;
        return ((void *)0);
    }
#endif
    OS_ENTER_CRITICAL();
    b61c:	f00d fb70 	bl	18d00 <OS_CPU_SR_Save>
    b620:	4603      	mov	r3, r0
    b622:	60fb      	str	r3, [r7, #12]
    if (pmem->OSMemNFree > 0) {                       /* See if there are any free memory blocks       */
    b624:	687b      	ldr	r3, [r7, #4]
    b626:	691b      	ldr	r3, [r3, #16]
    b628:	2b00      	cmp	r3, #0
    b62a:	d015      	beq.n	b658 <OSMemGet+0x4c>
        pblk                = pmem->OSMemFreeList;    /* Yes, point to next free memory block          */
    b62c:	687b      	ldr	r3, [r7, #4]
    b62e:	685b      	ldr	r3, [r3, #4]
    b630:	60bb      	str	r3, [r7, #8]
        pmem->OSMemFreeList = *(void **)pblk;         /*      Adjust pointer to new free list          */
    b632:	68bb      	ldr	r3, [r7, #8]
    b634:	681a      	ldr	r2, [r3, #0]
    b636:	687b      	ldr	r3, [r7, #4]
    b638:	605a      	str	r2, [r3, #4]
        pmem->OSMemNFree--;                           /*      One less memory block in this partition  */
    b63a:	687b      	ldr	r3, [r7, #4]
    b63c:	691b      	ldr	r3, [r3, #16]
    b63e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
    b642:	687b      	ldr	r3, [r7, #4]
    b644:	611a      	str	r2, [r3, #16]
        OS_EXIT_CRITICAL();
    b646:	68f8      	ldr	r0, [r7, #12]
    b648:	f00d fb5e 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_NONE;                          /*      No error                                 */
    b64c:	683b      	ldr	r3, [r7, #0]
    b64e:	f04f 0200 	mov.w	r2, #0	; 0x0
    b652:	701a      	strb	r2, [r3, #0]
        return (pblk);                                /*      Return memory block to caller            */
    b654:	68bb      	ldr	r3, [r7, #8]
    b656:	e008      	b.n	b66a <OSMemGet+0x5e>
    }
    OS_EXIT_CRITICAL();
    b658:	68f8      	ldr	r0, [r7, #12]
    b65a:	f00d fb55 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_MEM_NO_FREE_BLKS;                  /* No,  Notify caller of empty memory partition  */
    b65e:	683b      	ldr	r3, [r7, #0]
    b660:	f04f 025d 	mov.w	r2, #93	; 0x5d
    b664:	701a      	strb	r2, [r3, #0]
    return ((void *)0);                               /*      Return NULL pointer to caller            */
    b666:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    b66a:	4618      	mov	r0, r3
    b66c:	f107 0710 	add.w	r7, r7, #16	; 0x10
    b670:	46bd      	mov	sp, r7
    b672:	bd80      	pop	{r7, pc}

0000b674 <OSMemNameGet>:
*********************************************************************************************************
*/

#if OS_MEM_NAME_SIZE > 1
INT8U  OSMemNameGet (OS_MEM *pmem, INT8U *pname, INT8U *perr)
{
    b674:	b580      	push	{r7, lr}
    b676:	b085      	sub	sp, #20
    b678:	af00      	add	r7, sp, #0
    b67a:	60b8      	str	r0, [r7, #8]
    b67c:	6079      	str	r1, [r7, #4]
    b67e:	603a      	str	r2, [r7, #0]
    INT8U      len;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    b680:	f04f 0300 	mov.w	r3, #0	; 0x0
    b684:	613b      	str	r3, [r7, #16]
    if (pname == (INT8U *)0) {                   /* Is 'pname' a NULL pointer?                         */
        *perr = OS_ERR_PNAME_NULL;
        return (0);
    }
#endif
    if (OSIntNesting > 0) {                      /* See if trying to call from an ISR                  */
    b686:	f241 33d0 	movw	r3, #5072	; 0x13d0
    b68a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b68e:	781b      	ldrb	r3, [r3, #0]
    b690:	2b00      	cmp	r3, #0
    b692:	d006      	beq.n	b6a2 <OSMemNameGet+0x2e>
        *perr = OS_ERR_NAME_GET_ISR;
    b694:	683b      	ldr	r3, [r7, #0]
    b696:	f04f 0211 	mov.w	r2, #17	; 0x11
    b69a:	701a      	strb	r2, [r3, #0]
        return (0);
    b69c:	f04f 0300 	mov.w	r3, #0	; 0x0
    b6a0:	e014      	b.n	b6cc <OSMemNameGet+0x58>
    }
    OS_ENTER_CRITICAL();
    b6a2:	f00d fb2d 	bl	18d00 <OS_CPU_SR_Save>
    b6a6:	4603      	mov	r3, r0
    b6a8:	613b      	str	r3, [r7, #16]
    len   = OS_StrCopy(pname, pmem->OSMemName);  /* Copy name from OS_MEM                              */
    b6aa:	68bb      	ldr	r3, [r7, #8]
    b6ac:	f103 0314 	add.w	r3, r3, #20	; 0x14
    b6b0:	6878      	ldr	r0, [r7, #4]
    b6b2:	4619      	mov	r1, r3
    b6b4:	f7fe fade 	bl	9c74 <OS_StrCopy>
    b6b8:	4603      	mov	r3, r0
    b6ba:	73fb      	strb	r3, [r7, #15]
    OS_EXIT_CRITICAL();
    b6bc:	6938      	ldr	r0, [r7, #16]
    b6be:	f00d fb23 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    b6c2:	683b      	ldr	r3, [r7, #0]
    b6c4:	f04f 0200 	mov.w	r2, #0	; 0x0
    b6c8:	701a      	strb	r2, [r3, #0]
    return (len);
    b6ca:	7bfb      	ldrb	r3, [r7, #15]
}
    b6cc:	4618      	mov	r0, r3
    b6ce:	f107 0714 	add.w	r7, r7, #20	; 0x14
    b6d2:	46bd      	mov	sp, r7
    b6d4:	bd80      	pop	{r7, pc}
    b6d6:	46c0      	nop			(mov r8, r8)

0000b6d8 <OSMemNameSet>:
*********************************************************************************************************
*/

#if OS_MEM_NAME_SIZE > 1
void  OSMemNameSet (OS_MEM *pmem, INT8U *pname, INT8U *perr)
{
    b6d8:	b580      	push	{r7, lr}
    b6da:	b085      	sub	sp, #20
    b6dc:	af00      	add	r7, sp, #0
    b6de:	60b8      	str	r0, [r7, #8]
    b6e0:	6079      	str	r1, [r7, #4]
    b6e2:	603a      	str	r2, [r7, #0]
    INT8U      len;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    b6e4:	f04f 0300 	mov.w	r3, #0	; 0x0
    b6e8:	613b      	str	r3, [r7, #16]
    if (pname == (INT8U *)0) {                   /* Is 'pname' a NULL pointer?                         */
        *perr = OS_ERR_PNAME_NULL;
        return;
    }
#endif
    if (OSIntNesting > 0) {                      /* See if trying to call from an ISR                  */
    b6ea:	f241 33d0 	movw	r3, #5072	; 0x13d0
    b6ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6f2:	781b      	ldrb	r3, [r3, #0]
    b6f4:	2b00      	cmp	r3, #0
    b6f6:	d004      	beq.n	b702 <OSMemNameSet+0x2a>
        *perr = OS_ERR_NAME_SET_ISR;
    b6f8:	683b      	ldr	r3, [r7, #0]
    b6fa:	f04f 0212 	mov.w	r2, #18	; 0x12
    b6fe:	701a      	strb	r2, [r3, #0]
        return;
    b700:	e021      	b.n	b746 <OSMemNameSet+0x6e>
    }
    OS_ENTER_CRITICAL();
    b702:	f00d fafd 	bl	18d00 <OS_CPU_SR_Save>
    b706:	4603      	mov	r3, r0
    b708:	613b      	str	r3, [r7, #16]
    len = OS_StrLen(pname);                      /* Can we fit the string in the storage area?         */
    b70a:	6878      	ldr	r0, [r7, #4]
    b70c:	f7fe fada 	bl	9cc4 <OS_StrLen>
    b710:	4603      	mov	r3, r0
    b712:	73fb      	strb	r3, [r7, #15]
    if (len > (OS_MEM_NAME_SIZE - 1)) {          /* No                                                 */
    b714:	7bfb      	ldrb	r3, [r7, #15]
    b716:	2b0f      	cmp	r3, #15
    b718:	d907      	bls.n	b72a <OSMemNameSet+0x52>
        OS_EXIT_CRITICAL();
    b71a:	6938      	ldr	r0, [r7, #16]
    b71c:	f00d faf4 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_MEM_NAME_TOO_LONG;
    b720:	683b      	ldr	r3, [r7, #0]
    b722:	f04f 0263 	mov.w	r2, #99	; 0x63
    b726:	701a      	strb	r2, [r3, #0]
        return;
    b728:	e00d      	b.n	b746 <OSMemNameSet+0x6e>
    }
    (void)OS_StrCopy(pmem->OSMemName, pname);    /* Yes, copy name to the memory partition header      */
    b72a:	68bb      	ldr	r3, [r7, #8]
    b72c:	f103 0314 	add.w	r3, r3, #20	; 0x14
    b730:	4618      	mov	r0, r3
    b732:	6879      	ldr	r1, [r7, #4]
    b734:	f7fe fa9e 	bl	9c74 <OS_StrCopy>
    OS_EXIT_CRITICAL();
    b738:	6938      	ldr	r0, [r7, #16]
    b73a:	f00d fae5 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    b73e:	683b      	ldr	r3, [r7, #0]
    b740:	f04f 0200 	mov.w	r2, #0	; 0x0
    b744:	701a      	strb	r2, [r3, #0]
}
    b746:	f107 0714 	add.w	r7, r7, #20	; 0x14
    b74a:	46bd      	mov	sp, r7
    b74c:	bd80      	pop	{r7, pc}
    b74e:	46c0      	nop			(mov r8, r8)

0000b750 <OSMemPut>:
*               OS_ERR_MEM_INVALID_PBLK  if you passed a NULL pointer for the block to release.
*********************************************************************************************************
*/

INT8U  OSMemPut (OS_MEM *pmem, void *pblk)
{
    b750:	b580      	push	{r7, lr}
    b752:	b083      	sub	sp, #12
    b754:	af00      	add	r7, sp, #0
    b756:	6078      	str	r0, [r7, #4]
    b758:	6039      	str	r1, [r7, #0]
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    b75a:	f04f 0300 	mov.w	r3, #0	; 0x0
    b75e:	60bb      	str	r3, [r7, #8]
    }
    if (pblk == (void *)0) {                     /* Must release a valid block                         */
        return (OS_ERR_MEM_INVALID_PBLK);
    }
#endif
    OS_ENTER_CRITICAL();
    b760:	f00d face 	bl	18d00 <OS_CPU_SR_Save>
    b764:	4603      	mov	r3, r0
    b766:	60bb      	str	r3, [r7, #8]
    if (pmem->OSMemNFree >= pmem->OSMemNBlks) {  /* Make sure all blocks not already returned          */
    b768:	687b      	ldr	r3, [r7, #4]
    b76a:	691a      	ldr	r2, [r3, #16]
    b76c:	687b      	ldr	r3, [r7, #4]
    b76e:	68db      	ldr	r3, [r3, #12]
    b770:	429a      	cmp	r2, r3
    b772:	d305      	bcc.n	b780 <OSMemPut+0x30>
        OS_EXIT_CRITICAL();
    b774:	68b8      	ldr	r0, [r7, #8]
    b776:	f00d fac7 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_MEM_FULL);
    b77a:	f04f 035e 	mov.w	r3, #94	; 0x5e
    b77e:	e011      	b.n	b7a4 <OSMemPut+0x54>
    }
    *(void **)pblk      = pmem->OSMemFreeList;   /* Insert released block into free block list         */
    b780:	683b      	ldr	r3, [r7, #0]
    b782:	687a      	ldr	r2, [r7, #4]
    b784:	6852      	ldr	r2, [r2, #4]
    b786:	601a      	str	r2, [r3, #0]
    pmem->OSMemFreeList = pblk;
    b788:	687b      	ldr	r3, [r7, #4]
    b78a:	683a      	ldr	r2, [r7, #0]
    b78c:	605a      	str	r2, [r3, #4]
    pmem->OSMemNFree++;                          /* One more memory block in this partition            */
    b78e:	687b      	ldr	r3, [r7, #4]
    b790:	691b      	ldr	r3, [r3, #16]
    b792:	f103 0201 	add.w	r2, r3, #1	; 0x1
    b796:	687b      	ldr	r3, [r7, #4]
    b798:	611a      	str	r2, [r3, #16]
    OS_EXIT_CRITICAL();
    b79a:	68b8      	ldr	r0, [r7, #8]
    b79c:	f00d fab4 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);                        /* Notify caller that memory block was released       */
    b7a0:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    b7a4:	4618      	mov	r0, r3
    b7a6:	f107 070c 	add.w	r7, r7, #12	; 0xc
    b7aa:	46bd      	mov	sp, r7
    b7ac:	bd80      	pop	{r7, pc}
    b7ae:	46c0      	nop			(mov r8, r8)

0000b7b0 <OSMemQuery>:
*********************************************************************************************************
*/

#if OS_MEM_QUERY_EN > 0
INT8U  OSMemQuery (OS_MEM *pmem, OS_MEM_DATA *p_mem_data)
{
    b7b0:	b580      	push	{r7, lr}
    b7b2:	b083      	sub	sp, #12
    b7b4:	af00      	add	r7, sp, #0
    b7b6:	6078      	str	r0, [r7, #4]
    b7b8:	6039      	str	r1, [r7, #0]
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    b7ba:	f04f 0300 	mov.w	r3, #0	; 0x0
    b7be:	60bb      	str	r3, [r7, #8]
    }
    if (p_mem_data == (OS_MEM_DATA *)0) {        /* Must release a valid storage area for the data     */
        return (OS_ERR_MEM_INVALID_PDATA);
    }
#endif
    OS_ENTER_CRITICAL();
    b7c0:	f00d fa9e 	bl	18d00 <OS_CPU_SR_Save>
    b7c4:	4603      	mov	r3, r0
    b7c6:	60bb      	str	r3, [r7, #8]
    p_mem_data->OSAddr     = pmem->OSMemAddr;
    b7c8:	687b      	ldr	r3, [r7, #4]
    b7ca:	681a      	ldr	r2, [r3, #0]
    b7cc:	683b      	ldr	r3, [r7, #0]
    b7ce:	601a      	str	r2, [r3, #0]
    p_mem_data->OSFreeList = pmem->OSMemFreeList;
    b7d0:	687b      	ldr	r3, [r7, #4]
    b7d2:	685a      	ldr	r2, [r3, #4]
    b7d4:	683b      	ldr	r3, [r7, #0]
    b7d6:	605a      	str	r2, [r3, #4]
    p_mem_data->OSBlkSize  = pmem->OSMemBlkSize;
    b7d8:	687b      	ldr	r3, [r7, #4]
    b7da:	689a      	ldr	r2, [r3, #8]
    b7dc:	683b      	ldr	r3, [r7, #0]
    b7de:	609a      	str	r2, [r3, #8]
    p_mem_data->OSNBlks    = pmem->OSMemNBlks;
    b7e0:	687b      	ldr	r3, [r7, #4]
    b7e2:	68da      	ldr	r2, [r3, #12]
    b7e4:	683b      	ldr	r3, [r7, #0]
    b7e6:	60da      	str	r2, [r3, #12]
    p_mem_data->OSNFree    = pmem->OSMemNFree;
    b7e8:	687b      	ldr	r3, [r7, #4]
    b7ea:	691a      	ldr	r2, [r3, #16]
    b7ec:	683b      	ldr	r3, [r7, #0]
    b7ee:	611a      	str	r2, [r3, #16]
    OS_EXIT_CRITICAL();
    b7f0:	68b8      	ldr	r0, [r7, #8]
    b7f2:	f00d fa89 	bl	18d08 <OS_CPU_SR_Restore>
    p_mem_data->OSNUsed    = p_mem_data->OSNBlks - p_mem_data->OSNFree;
    b7f6:	683b      	ldr	r3, [r7, #0]
    b7f8:	68da      	ldr	r2, [r3, #12]
    b7fa:	683b      	ldr	r3, [r7, #0]
    b7fc:	691b      	ldr	r3, [r3, #16]
    b7fe:	ebc3 0202 	rsb	r2, r3, r2
    b802:	683b      	ldr	r3, [r7, #0]
    b804:	615a      	str	r2, [r3, #20]
    return (OS_ERR_NONE);
    b806:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    b80a:	4618      	mov	r0, r3
    b80c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    b810:	46bd      	mov	sp, r7
    b812:	bd80      	pop	{r7, pc}

0000b814 <OS_MemInit>:
* Note(s)    : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_MemInit (void)
{
    b814:	b580      	push	{r7, lr}
    b816:	b082      	sub	sp, #8
    b818:	af00      	add	r7, sp, #0
#if OS_MAX_MEM_PART >= 2
    OS_MEM  *pmem;
    INT16U   i;


    OS_MemClr((INT8U *)&OSMemTbl[0], sizeof(OSMemTbl));   /* Clear the memory partition table          */
    b81a:	f640 6388 	movw	r3, #3720	; 0xe88
    b81e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b822:	4618      	mov	r0, r3
    b824:	f04f 01b4 	mov.w	r1, #180	; 0xb4
    b828:	f7fe f966 	bl	9af8 <OS_MemClr>
    pmem = &OSMemTbl[0];                                  /* Point to memory control block (MCB)       */
    b82c:	f640 6388 	movw	r3, #3720	; 0xe88
    b830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b834:	603b      	str	r3, [r7, #0]
    for (i = 0; i < (OS_MAX_MEM_PART - 1); i++) {         /* Init. list of free memory partitions      */
    b836:	f04f 0300 	mov.w	r3, #0	; 0x0
    b83a:	80fb      	strh	r3, [r7, #6]
    b83c:	e020      	b.n	b880 <OS_MemInit+0x6c>
        pmem->OSMemFreeList = (void *)&OSMemTbl[i+1];     /* Chain list of free partitions             */
    b83e:	88fb      	ldrh	r3, [r7, #6]
    b840:	f103 0201 	add.w	r2, r3, #1	; 0x1
    b844:	4613      	mov	r3, r2
    b846:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    b84a:	4413      	add	r3, r2
    b84c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    b850:	461a      	mov	r2, r3
    b852:	f640 6388 	movw	r3, #3720	; 0xe88
    b856:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b85a:	441a      	add	r2, r3
    b85c:	683b      	ldr	r3, [r7, #0]
    b85e:	605a      	str	r2, [r3, #4]
#if OS_MEM_NAME_SIZE > 1
        pmem->OSMemName[0]  = '?';                        /* Unknown name                              */
    b860:	683b      	ldr	r3, [r7, #0]
    b862:	f04f 023f 	mov.w	r2, #63	; 0x3f
    b866:	751a      	strb	r2, [r3, #20]
        pmem->OSMemName[1]  = OS_ASCII_NUL;
    b868:	683b      	ldr	r3, [r7, #0]
    b86a:	f04f 0200 	mov.w	r2, #0	; 0x0
    b86e:	755a      	strb	r2, [r3, #21]
#endif
        pmem++;
    b870:	683b      	ldr	r3, [r7, #0]
    b872:	f103 0324 	add.w	r3, r3, #36	; 0x24
    b876:	603b      	str	r3, [r7, #0]
    INT16U   i;


    OS_MemClr((INT8U *)&OSMemTbl[0], sizeof(OSMemTbl));   /* Clear the memory partition table          */
    pmem = &OSMemTbl[0];                                  /* Point to memory control block (MCB)       */
    for (i = 0; i < (OS_MAX_MEM_PART - 1); i++) {         /* Init. list of free memory partitions      */
    b878:	88fb      	ldrh	r3, [r7, #6]
    b87a:	f103 0301 	add.w	r3, r3, #1	; 0x1
    b87e:	80fb      	strh	r3, [r7, #6]
    b880:	88fb      	ldrh	r3, [r7, #6]
    b882:	2b03      	cmp	r3, #3
    b884:	d9db      	bls.n	b83e <OS_MemInit+0x2a>
        pmem->OSMemName[0]  = '?';                        /* Unknown name                              */
        pmem->OSMemName[1]  = OS_ASCII_NUL;
#endif
        pmem++;
    }
    pmem->OSMemFreeList = (void *)0;                      /* Initialize last node                      */
    b886:	683b      	ldr	r3, [r7, #0]
    b888:	f04f 0200 	mov.w	r2, #0	; 0x0
    b88c:	605a      	str	r2, [r3, #4]
#if OS_MEM_NAME_SIZE > 1
    pmem->OSMemName[0]  = '?';                            /* Unknown name                              */
    b88e:	683b      	ldr	r3, [r7, #0]
    b890:	f04f 023f 	mov.w	r2, #63	; 0x3f
    b894:	751a      	strb	r2, [r3, #20]
    pmem->OSMemName[1]  = OS_ASCII_NUL;
    b896:	683b      	ldr	r3, [r7, #0]
    b898:	f04f 0200 	mov.w	r2, #0	; 0x0
    b89c:	755a      	strb	r2, [r3, #21]
#endif

    OSMemFreeList       = &OSMemTbl[0];                   /* Point to beginning of free list           */
    b89e:	f241 1354 	movw	r3, #4436	; 0x1154
    b8a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8a6:	f640 6288 	movw	r2, #3720	; 0xe88
    b8aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    b8ae:	601a      	str	r2, [r3, #0]
#endif
}
    b8b0:	f107 0708 	add.w	r7, r7, #8	; 0x8
    b8b4:	46bd      	mov	sp, r7
    b8b6:	bd80      	pop	{r7, pc}

0000b8b8 <OSMutexAccept>:
*********************************************************************************************************
*/

#if OS_MUTEX_ACCEPT_EN > 0
BOOLEAN  OSMutexAccept (OS_EVENT *pevent, INT8U *perr)
{
    b8b8:	b580      	push	{r7, lr}
    b8ba:	b084      	sub	sp, #16
    b8bc:	af00      	add	r7, sp, #0
    b8be:	6078      	str	r0, [r7, #4]
    b8c0:	6039      	str	r1, [r7, #0]
    INT8U      pip;                                    /* Priority Inheritance Priority (PIP)          */
#if OS_CRITICAL_METHOD == 3                            /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0;
    b8c2:	f04f 0300 	mov.w	r3, #0	; 0x0
    b8c6:	60fb      	str	r3, [r7, #12]
    if (pevent == (OS_EVENT *)0) {                     /* Validate 'pevent'                            */
        *perr = OS_ERR_PEVENT_NULL;
        return (OS_FALSE);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MUTEX) {  /* Validate event block type                    */
    b8c8:	687b      	ldr	r3, [r7, #4]
    b8ca:	781b      	ldrb	r3, [r3, #0]
    b8cc:	2b04      	cmp	r3, #4
    b8ce:	d006      	beq.n	b8de <OSMutexAccept+0x26>
        *perr = OS_ERR_EVENT_TYPE;
    b8d0:	683b      	ldr	r3, [r7, #0]
    b8d2:	f04f 0201 	mov.w	r2, #1	; 0x1
    b8d6:	701a      	strb	r2, [r3, #0]
        return (OS_FALSE);
    b8d8:	f04f 0300 	mov.w	r3, #0	; 0x0
    b8dc:	e05d      	b.n	b99a <OSMutexAccept+0xe2>
    }
    if (OSIntNesting > 0) {                            /* Make sure it's not called from an ISR        */
    b8de:	f241 33d0 	movw	r3, #5072	; 0x13d0
    b8e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8e6:	781b      	ldrb	r3, [r3, #0]
    b8e8:	2b00      	cmp	r3, #0
    b8ea:	d006      	beq.n	b8fa <OSMutexAccept+0x42>
        *perr = OS_ERR_PEND_ISR;
    b8ec:	683b      	ldr	r3, [r7, #0]
    b8ee:	f04f 0202 	mov.w	r2, #2	; 0x2
    b8f2:	701a      	strb	r2, [r3, #0]
        return (OS_FALSE);
    b8f4:	f04f 0300 	mov.w	r3, #0	; 0x0
    b8f8:	e04f      	b.n	b99a <OSMutexAccept+0xe2>
    }
    OS_ENTER_CRITICAL();                               /* Get value (0 or 1) of Mutex                  */
    b8fa:	f00d fa01 	bl	18d00 <OS_CPU_SR_Save>
    b8fe:	4603      	mov	r3, r0
    b900:	60fb      	str	r3, [r7, #12]
    pip = (INT8U)(pevent->OSEventCnt >> 8);            /* Get PIP from mutex                           */
    b902:	687b      	ldr	r3, [r7, #4]
    b904:	891b      	ldrh	r3, [r3, #8]
    b906:	ea4f 2313 	mov.w	r3, r3, lsr #8
    b90a:	b29b      	uxth	r3, r3
    b90c:	72fb      	strb	r3, [r7, #11]
    if ((pevent->OSEventCnt & OS_MUTEX_KEEP_LOWER_8) == OS_MUTEX_AVAILABLE) {
    b90e:	687b      	ldr	r3, [r7, #4]
    b910:	891b      	ldrh	r3, [r3, #8]
    b912:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    b916:	2bff      	cmp	r3, #255
    b918:	d136      	bne.n	b988 <OSMutexAccept+0xd0>
        pevent->OSEventCnt &= OS_MUTEX_KEEP_UPPER_8;   /*      Mask off LSByte (Acquire Mutex)         */
    b91a:	687b      	ldr	r3, [r7, #4]
    b91c:	891b      	ldrh	r3, [r3, #8]
    b91e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    b922:	687a      	ldr	r2, [r7, #4]
    b924:	8113      	strh	r3, [r2, #8]
        pevent->OSEventCnt |= OSTCBCur->OSTCBPrio;     /*      Save current task priority in LSByte    */
    b926:	687b      	ldr	r3, [r7, #4]
    b928:	891a      	ldrh	r2, [r3, #8]
    b92a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b92e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b932:	681b      	ldr	r3, [r3, #0]
    b934:	f893 3032 	ldrb.w	r3, [r3, #50]
    b938:	ea42 0303 	orr.w	r3, r2, r3
    b93c:	b29a      	uxth	r2, r3
    b93e:	687b      	ldr	r3, [r7, #4]
    b940:	811a      	strh	r2, [r3, #8]
        pevent->OSEventPtr  = (void *)OSTCBCur;        /*      Link TCB of task owning Mutex           */
    b942:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b946:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b94a:	681a      	ldr	r2, [r3, #0]
    b94c:	687b      	ldr	r3, [r7, #4]
    b94e:	605a      	str	r2, [r3, #4]
        if (OSTCBCur->OSTCBPrio <= pip) {              /*      PIP 'must' have a SMALLER prio ...      */
    b950:	f241 33d4 	movw	r3, #5076	; 0x13d4
    b954:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b958:	681b      	ldr	r3, [r3, #0]
    b95a:	f893 3032 	ldrb.w	r3, [r3, #50]
    b95e:	7afa      	ldrb	r2, [r7, #11]
    b960:	429a      	cmp	r2, r3
    b962:	d307      	bcc.n	b974 <OSMutexAccept+0xbc>
            OS_EXIT_CRITICAL();                        /*      ... than current task!                  */
    b964:	68f8      	ldr	r0, [r7, #12]
    b966:	f00d f9cf 	bl	18d08 <OS_CPU_SR_Restore>
            *perr = OS_ERR_PIP_LOWER;
    b96a:	683b      	ldr	r3, [r7, #0]
    b96c:	f04f 0278 	mov.w	r2, #120	; 0x78
    b970:	701a      	strb	r2, [r3, #0]
    b972:	e006      	b.n	b982 <OSMutexAccept+0xca>
        } else {
            OS_EXIT_CRITICAL();
    b974:	68f8      	ldr	r0, [r7, #12]
    b976:	f00d f9c7 	bl	18d08 <OS_CPU_SR_Restore>
            *perr = OS_ERR_NONE;
    b97a:	683b      	ldr	r3, [r7, #0]
    b97c:	f04f 0200 	mov.w	r2, #0	; 0x0
    b980:	701a      	strb	r2, [r3, #0]
        }
        return (OS_TRUE);
    b982:	f04f 0301 	mov.w	r3, #1	; 0x1
    b986:	e008      	b.n	b99a <OSMutexAccept+0xe2>
    }
    OS_EXIT_CRITICAL();
    b988:	68f8      	ldr	r0, [r7, #12]
    b98a:	f00d f9bd 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    b98e:	683b      	ldr	r3, [r7, #0]
    b990:	f04f 0200 	mov.w	r2, #0	; 0x0
    b994:	701a      	strb	r2, [r3, #0]
    return (OS_FALSE);
    b996:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    b99a:	4618      	mov	r0, r3
    b99c:	f107 0710 	add.w	r7, r7, #16	; 0x10
    b9a0:	46bd      	mov	sp, r7
    b9a2:	bd80      	pop	{r7, pc}

0000b9a4 <OSMutexCreate>:
*                 to use to reduce priority inversion.
*********************************************************************************************************
*/

OS_EVENT  *OSMutexCreate (INT8U prio, INT8U *perr)
{
    b9a4:	b580      	push	{r7, lr}
    b9a6:	b084      	sub	sp, #16
    b9a8:	af00      	add	r7, sp, #0
    b9aa:	4603      	mov	r3, r0
    b9ac:	6039      	str	r1, [r7, #0]
    b9ae:	713b      	strb	r3, [r7, #4]
    OS_EVENT  *pevent;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    b9b0:	f04f 0300 	mov.w	r3, #0	; 0x0
    b9b4:	60fb      	str	r3, [r7, #12]
    if (prio >= OS_LOWEST_PRIO) {                          /* Validate PIP                             */
        *perr = OS_ERR_PRIO_INVALID;
        return ((OS_EVENT *)0);
    }
#endif
    if (OSIntNesting > 0) {                                /* See if called from ISR ...               */
    b9b6:	f241 33d0 	movw	r3, #5072	; 0x13d0
    b9ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9be:	781b      	ldrb	r3, [r3, #0]
    b9c0:	2b00      	cmp	r3, #0
    b9c2:	d006      	beq.n	b9d2 <OSMutexCreate+0x2e>
        *perr = OS_ERR_CREATE_ISR;                         /* ... can't CREATE mutex from an ISR       */
    b9c4:	683b      	ldr	r3, [r7, #0]
    b9c6:	f04f 0210 	mov.w	r2, #16	; 0x10
    b9ca:	701a      	strb	r2, [r3, #0]
        return ((OS_EVENT *)0);
    b9cc:	f04f 0300 	mov.w	r3, #0	; 0x0
    b9d0:	e06a      	b.n	baa8 <OSMutexCreate+0x104>
    }
    OS_ENTER_CRITICAL();
    b9d2:	f00d f995 	bl	18d00 <OS_CPU_SR_Save>
    b9d6:	4603      	mov	r3, r0
    b9d8:	60fb      	str	r3, [r7, #12]
    if (OSTCBPrioTbl[prio] != (OS_TCB *)0) {               /* Mutex priority must not already exist    */
    b9da:	793a      	ldrb	r2, [r7, #4]
    b9dc:	f641 733c 	movw	r3, #7996	; 0x1f3c
    b9e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    b9e8:	2b00      	cmp	r3, #0
    b9ea:	d009      	beq.n	ba00 <OSMutexCreate+0x5c>
        OS_EXIT_CRITICAL();                                /* Task already exist at priority ...       */
    b9ec:	68f8      	ldr	r0, [r7, #12]
    b9ee:	f00d f98b 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_PRIO_EXIST;                         /* ... inheritance priority                 */
    b9f2:	683b      	ldr	r3, [r7, #0]
    b9f4:	f04f 0228 	mov.w	r2, #40	; 0x28
    b9f8:	701a      	strb	r2, [r3, #0]
        return ((OS_EVENT *)0);
    b9fa:	f04f 0300 	mov.w	r3, #0	; 0x0
    b9fe:	e053      	b.n	baa8 <OSMutexCreate+0x104>
    }
    OSTCBPrioTbl[prio] = OS_TCB_RESERVED;                  /* Reserve the table entry                  */
    ba00:	793a      	ldrb	r2, [r7, #4]
    ba02:	f641 733c 	movw	r3, #7996	; 0x1f3c
    ba06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba0a:	f04f 0101 	mov.w	r1, #1	; 0x1
    ba0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pevent             = OSEventFreeList;                  /* Get next free event control block        */
    ba12:	f241 33cc 	movw	r3, #5068	; 0x13cc
    ba16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba1a:	681b      	ldr	r3, [r3, #0]
    ba1c:	60bb      	str	r3, [r7, #8]
    if (pevent == (OS_EVENT *)0) {                         /* See if an ECB was available              */
    ba1e:	68bb      	ldr	r3, [r7, #8]
    ba20:	2b00      	cmp	r3, #0
    ba22:	d111      	bne.n	ba48 <OSMutexCreate+0xa4>
        OSTCBPrioTbl[prio] = (OS_TCB *)0;                  /* No, Release the table entry              */
    ba24:	793a      	ldrb	r2, [r7, #4]
    ba26:	f641 733c 	movw	r3, #7996	; 0x1f3c
    ba2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba2e:	f04f 0100 	mov.w	r1, #0	; 0x0
    ba32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        OS_EXIT_CRITICAL();
    ba36:	68f8      	ldr	r0, [r7, #12]
    ba38:	f00d f966 	bl	18d08 <OS_CPU_SR_Restore>
        *perr              = OS_ERR_PEVENT_NULL;           /* No more event control blocks             */
    ba3c:	683b      	ldr	r3, [r7, #0]
    ba3e:	f04f 0204 	mov.w	r2, #4	; 0x4
    ba42:	701a      	strb	r2, [r3, #0]
        return (pevent);
    ba44:	68bb      	ldr	r3, [r7, #8]
    ba46:	e02f      	b.n	baa8 <OSMutexCreate+0x104>
    }
    OSEventFreeList        = (OS_EVENT *)OSEventFreeList->OSEventPtr;   /* Adjust the free list        */
    ba48:	f241 33cc 	movw	r3, #5068	; 0x13cc
    ba4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba50:	681b      	ldr	r3, [r3, #0]
    ba52:	685b      	ldr	r3, [r3, #4]
    ba54:	461a      	mov	r2, r3
    ba56:	f241 33cc 	movw	r3, #5068	; 0x13cc
    ba5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba5e:	601a      	str	r2, [r3, #0]
    OS_EXIT_CRITICAL();
    ba60:	68f8      	ldr	r0, [r7, #12]
    ba62:	f00d f951 	bl	18d08 <OS_CPU_SR_Restore>
    pevent->OSEventType    = OS_EVENT_TYPE_MUTEX;
    ba66:	68bb      	ldr	r3, [r7, #8]
    ba68:	f04f 0204 	mov.w	r2, #4	; 0x4
    ba6c:	701a      	strb	r2, [r3, #0]
    pevent->OSEventCnt     = (INT16U)((INT16U)prio << 8) | OS_MUTEX_AVAILABLE; /* Resource is avail.   */
    ba6e:	793b      	ldrb	r3, [r7, #4]
    ba70:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ba74:	b29b      	uxth	r3, r3
    ba76:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    ba7a:	b29a      	uxth	r2, r3
    ba7c:	68bb      	ldr	r3, [r7, #8]
    ba7e:	811a      	strh	r2, [r3, #8]
    pevent->OSEventPtr     = (void *)0;                                 /* No task owning the mutex    */
    ba80:	68bb      	ldr	r3, [r7, #8]
    ba82:	f04f 0200 	mov.w	r2, #0	; 0x0
    ba86:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_SIZE > 1
    pevent->OSEventName[0] = '?';
    ba88:	68bb      	ldr	r3, [r7, #8]
    ba8a:	f04f 023f 	mov.w	r2, #63	; 0x3f
    ba8e:	74da      	strb	r2, [r3, #19]
    pevent->OSEventName[1] = OS_ASCII_NUL;
    ba90:	68bb      	ldr	r3, [r7, #8]
    ba92:	f04f 0200 	mov.w	r2, #0	; 0x0
    ba96:	751a      	strb	r2, [r3, #20]
#endif
    OS_EventWaitListInit(pevent);
    ba98:	68b8      	ldr	r0, [r7, #8]
    ba9a:	f7fd fe65 	bl	9768 <OS_EventWaitListInit>
    *perr                  = OS_ERR_NONE;
    ba9e:	683b      	ldr	r3, [r7, #0]
    baa0:	f04f 0200 	mov.w	r2, #0	; 0x0
    baa4:	701a      	strb	r2, [r3, #0]
    return (pevent);
    baa6:	68bb      	ldr	r3, [r7, #8]
}
    baa8:	4618      	mov	r0, r3
    baaa:	f107 0710 	add.w	r7, r7, #16	; 0x10
    baae:	46bd      	mov	sp, r7
    bab0:	bd80      	pop	{r7, pc}
    bab2:	46c0      	nop			(mov r8, r8)

0000bab4 <OSMutexDel>:
*********************************************************************************************************
*/

#if OS_MUTEX_DEL_EN
OS_EVENT  *OSMutexDel (OS_EVENT *pevent, INT8U opt, INT8U *perr)
{
    bab4:	b580      	push	{r7, lr}
    bab6:	b088      	sub	sp, #32
    bab8:	af00      	add	r7, sp, #0
    baba:	60b8      	str	r0, [r7, #8]
    babc:	460b      	mov	r3, r1
    babe:	603a      	str	r2, [r7, #0]
    bac0:	713b      	strb	r3, [r7, #4]
    OS_EVENT  *pevent_return;
    INT8U      pip;                                        /* Priority inheritance priority            */
    INT8U      prio;
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    bac2:	f04f 0300 	mov.w	r3, #0	; 0x0
    bac6:	61fb      	str	r3, [r7, #28]
    if (pevent == (OS_EVENT *)0) {                         /* Validate 'pevent'                        */
        *perr = OS_ERR_PEVENT_NULL;
        return (pevent);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MUTEX) {      /* Validate event block type                */
    bac8:	68bb      	ldr	r3, [r7, #8]
    baca:	781b      	ldrb	r3, [r3, #0]
    bacc:	2b04      	cmp	r3, #4
    bace:	d005      	beq.n	badc <OSMutexDel+0x28>
        *perr = OS_ERR_EVENT_TYPE;
    bad0:	683b      	ldr	r3, [r7, #0]
    bad2:	f04f 0201 	mov.w	r2, #1	; 0x1
    bad6:	701a      	strb	r2, [r3, #0]
        return (pevent);
    bad8:	68bb      	ldr	r3, [r7, #8]
    bada:	e0d7      	b.n	bc8c <OSMutexDel+0x1d8>
    }
    if (OSIntNesting > 0) {                                /* See if called from ISR ...               */
    badc:	f241 33d0 	movw	r3, #5072	; 0x13d0
    bae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bae4:	781b      	ldrb	r3, [r3, #0]
    bae6:	2b00      	cmp	r3, #0
    bae8:	d005      	beq.n	baf6 <OSMutexDel+0x42>
        *perr = OS_ERR_DEL_ISR;                             /* ... can't DELETE from an ISR             */
    baea:	683b      	ldr	r3, [r7, #0]
    baec:	f04f 020f 	mov.w	r2, #15	; 0xf
    baf0:	701a      	strb	r2, [r3, #0]
        return (pevent);
    baf2:	68bb      	ldr	r3, [r7, #8]
    baf4:	e0ca      	b.n	bc8c <OSMutexDel+0x1d8>
    }
    OS_ENTER_CRITICAL();
    baf6:	f00d f903 	bl	18d00 <OS_CPU_SR_Save>
    bafa:	4603      	mov	r3, r0
    bafc:	61fb      	str	r3, [r7, #28]
    if (pevent->OSEventGrp != 0) {                         /* See if any tasks waiting on mutex        */
    bafe:	68bb      	ldr	r3, [r7, #8]
    bb00:	7a9b      	ldrb	r3, [r3, #10]
    bb02:	2b00      	cmp	r3, #0
    bb04:	d003      	beq.n	bb0e <OSMutexDel+0x5a>
        tasks_waiting = OS_TRUE;                           /* Yes                                      */
    bb06:	f04f 0301 	mov.w	r3, #1	; 0x1
    bb0a:	73fb      	strb	r3, [r7, #15]
    bb0c:	e002      	b.n	bb14 <OSMutexDel+0x60>
    } else {
        tasks_waiting = OS_FALSE;                          /* No                                       */
    bb0e:	f04f 0300 	mov.w	r3, #0	; 0x0
    bb12:	73fb      	strb	r3, [r7, #15]
    }
    switch (opt) {
    bb14:	793b      	ldrb	r3, [r7, #4]
    bb16:	2b00      	cmp	r3, #0
    bb18:	d002      	beq.n	bb20 <OSMutexDel+0x6c>
    bb1a:	2b01      	cmp	r3, #1
    bb1c:	d044      	beq.n	bba8 <OSMutexDel+0xf4>
    bb1e:	e0ab      	b.n	bc78 <OSMutexDel+0x1c4>
        case OS_DEL_NO_PEND:                               /* DELETE MUTEX ONLY IF NO TASK WAITING --- */
             if (tasks_waiting == OS_FALSE) {
    bb20:	7bfb      	ldrb	r3, [r7, #15]
    bb22:	2b00      	cmp	r3, #0
    bb24:	d136      	bne.n	bb94 <OSMutexDel+0xe0>
#if OS_EVENT_NAME_SIZE > 1
                 pevent->OSEventName[0] = '?';             /* Unknown name                             */
    bb26:	68bb      	ldr	r3, [r7, #8]
    bb28:	f04f 023f 	mov.w	r2, #63	; 0x3f
    bb2c:	74da      	strb	r2, [r3, #19]
                 pevent->OSEventName[1] = OS_ASCII_NUL;
    bb2e:	68bb      	ldr	r3, [r7, #8]
    bb30:	f04f 0200 	mov.w	r2, #0	; 0x0
    bb34:	751a      	strb	r2, [r3, #20]
#endif
                 pip                 = (INT8U)(pevent->OSEventCnt >> 8);
    bb36:	68bb      	ldr	r3, [r7, #8]
    bb38:	891b      	ldrh	r3, [r3, #8]
    bb3a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bb3e:	b29b      	uxth	r3, r3
    bb40:	75bb      	strb	r3, [r7, #22]
                 OSTCBPrioTbl[pip]   = (OS_TCB *)0;        /* Free up the PIP                          */
    bb42:	7dba      	ldrb	r2, [r7, #22]
    bb44:	f641 733c 	movw	r3, #7996	; 0x1f3c
    bb48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb4c:	f04f 0100 	mov.w	r1, #0	; 0x0
    bb50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                 pevent->OSEventType = OS_EVENT_TYPE_UNUSED;
    bb54:	68bb      	ldr	r3, [r7, #8]
    bb56:	f04f 0200 	mov.w	r2, #0	; 0x0
    bb5a:	701a      	strb	r2, [r3, #0]
                 pevent->OSEventPtr  = OSEventFreeList;    /* Return Event Control Block to free list  */
    bb5c:	f241 33cc 	movw	r3, #5068	; 0x13cc
    bb60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb64:	681a      	ldr	r2, [r3, #0]
    bb66:	68bb      	ldr	r3, [r7, #8]
    bb68:	605a      	str	r2, [r3, #4]
                 pevent->OSEventCnt  = 0;
    bb6a:	68bb      	ldr	r3, [r7, #8]
    bb6c:	f04f 0200 	mov.w	r2, #0	; 0x0
    bb70:	811a      	strh	r2, [r3, #8]
                 OSEventFreeList     = pevent;
    bb72:	f241 33cc 	movw	r3, #5068	; 0x13cc
    bb76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb7a:	68ba      	ldr	r2, [r7, #8]
    bb7c:	601a      	str	r2, [r3, #0]
                 OS_EXIT_CRITICAL();
    bb7e:	69f8      	ldr	r0, [r7, #28]
    bb80:	f00d f8c2 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr               = OS_ERR_NONE;
    bb84:	683b      	ldr	r3, [r7, #0]
    bb86:	f04f 0200 	mov.w	r2, #0	; 0x0
    bb8a:	701a      	strb	r2, [r3, #0]
                 pevent_return       = (OS_EVENT *)0;      /* Mutex has been deleted                   */
    bb8c:	f04f 0300 	mov.w	r3, #0	; 0x0
    bb90:	613b      	str	r3, [r7, #16]
             } else {
                 OS_EXIT_CRITICAL();
                 *perr               = OS_ERR_TASK_WAITING;
                 pevent_return       = pevent;
             }
             break;
    bb92:	e07a      	b.n	bc8a <OSMutexDel+0x1d6>
                 OSEventFreeList     = pevent;
                 OS_EXIT_CRITICAL();
                 *perr               = OS_ERR_NONE;
                 pevent_return       = (OS_EVENT *)0;      /* Mutex has been deleted                   */
             } else {
                 OS_EXIT_CRITICAL();
    bb94:	69f8      	ldr	r0, [r7, #28]
    bb96:	f00d f8b7 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr               = OS_ERR_TASK_WAITING;
    bb9a:	683b      	ldr	r3, [r7, #0]
    bb9c:	f04f 0249 	mov.w	r2, #73	; 0x49
    bba0:	701a      	strb	r2, [r3, #0]
                 pevent_return       = pevent;
    bba2:	68bb      	ldr	r3, [r7, #8]
    bba4:	613b      	str	r3, [r7, #16]
             }
             break;
    bba6:	e070      	b.n	bc8a <OSMutexDel+0x1d6>

        case OS_DEL_ALWAYS:                                /* ALWAYS DELETE THE MUTEX ---------------- */
             pip  = (INT8U)(pevent->OSEventCnt >> 8);                     /* Get PIP of mutex          */
    bba8:	68bb      	ldr	r3, [r7, #8]
    bbaa:	891b      	ldrh	r3, [r3, #8]
    bbac:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bbb0:	b29b      	uxth	r3, r3
    bbb2:	75bb      	strb	r3, [r7, #22]
             prio = (INT8U)(pevent->OSEventCnt & OS_MUTEX_KEEP_LOWER_8);  /* Get owner's original prio */
    bbb4:	68bb      	ldr	r3, [r7, #8]
    bbb6:	891b      	ldrh	r3, [r3, #8]
    bbb8:	75fb      	strb	r3, [r7, #23]
             ptcb = (OS_TCB *)pevent->OSEventPtr;
    bbba:	68bb      	ldr	r3, [r7, #8]
    bbbc:	685b      	ldr	r3, [r3, #4]
    bbbe:	61bb      	str	r3, [r7, #24]
             if (ptcb != (OS_TCB *)0) {                    /* See if any task owns the mutex           */
    bbc0:	69bb      	ldr	r3, [r7, #24]
    bbc2:	2b00      	cmp	r3, #0
    bbc4:	d015      	beq.n	bbf2 <OSMutexDel+0x13e>
                 if (ptcb->OSTCBPrio == pip) {             /* See if original prio was changed         */
    bbc6:	69bb      	ldr	r3, [r7, #24]
    bbc8:	f893 3032 	ldrb.w	r3, [r3, #50]
    bbcc:	7dba      	ldrb	r2, [r7, #22]
    bbce:	429a      	cmp	r2, r3
    bbd0:	d111      	bne.n	bbf6 <OSMutexDel+0x142>
                     OSMutex_RdyAtPrio(ptcb, prio);        /* Yes, Restore the task's original prio    */
    bbd2:	7dfb      	ldrb	r3, [r7, #23]
    bbd4:	69b8      	ldr	r0, [r7, #24]
    bbd6:	4619      	mov	r1, r3
    bbd8:	f000 fb60 	bl	c29c <OSMutex_RdyAtPrio>
                 }
             }
             while (pevent->OSEventGrp != 0) {             /* Ready ALL tasks waiting for mutex        */
    bbdc:	e00c      	b.n	bbf8 <OSMutexDel+0x144>
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_MUTEX, OS_STAT_PEND_OK);
    bbde:	68b8      	ldr	r0, [r7, #8]
    bbe0:	f04f 0100 	mov.w	r1, #0	; 0x0
    bbe4:	f04f 0210 	mov.w	r2, #16	; 0x10
    bbe8:	f04f 0300 	mov.w	r3, #0	; 0x0
    bbec:	f7fd fba0 	bl	9330 <OS_EventTaskRdy>
    bbf0:	e002      	b.n	bbf8 <OSMutexDel+0x144>
             if (ptcb != (OS_TCB *)0) {                    /* See if any task owns the mutex           */
                 if (ptcb->OSTCBPrio == pip) {             /* See if original prio was changed         */
                     OSMutex_RdyAtPrio(ptcb, prio);        /* Yes, Restore the task's original prio    */
                 }
             }
             while (pevent->OSEventGrp != 0) {             /* Ready ALL tasks waiting for mutex        */
    bbf2:	bf00      	nop
    bbf4:	e000      	b.n	bbf8 <OSMutexDel+0x144>
    bbf6:	bf00      	nop
    bbf8:	68bb      	ldr	r3, [r7, #8]
    bbfa:	7a9b      	ldrb	r3, [r3, #10]
    bbfc:	2b00      	cmp	r3, #0
    bbfe:	d1ee      	bne.n	bbde <OSMutexDel+0x12a>
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_MUTEX, OS_STAT_PEND_OK);
             }
#if OS_EVENT_NAME_SIZE > 1
             pevent->OSEventName[0] = '?';                 /* Unknown name                             */
    bc00:	68bb      	ldr	r3, [r7, #8]
    bc02:	f04f 023f 	mov.w	r2, #63	; 0x3f
    bc06:	74da      	strb	r2, [r3, #19]
             pevent->OSEventName[1] = OS_ASCII_NUL;
    bc08:	68bb      	ldr	r3, [r7, #8]
    bc0a:	f04f 0200 	mov.w	r2, #0	; 0x0
    bc0e:	751a      	strb	r2, [r3, #20]
#endif
             pip                 = (INT8U)(pevent->OSEventCnt >> 8);
    bc10:	68bb      	ldr	r3, [r7, #8]
    bc12:	891b      	ldrh	r3, [r3, #8]
    bc14:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bc18:	b29b      	uxth	r3, r3
    bc1a:	75bb      	strb	r3, [r7, #22]
             OSTCBPrioTbl[pip]   = (OS_TCB *)0;            /* Free up the PIP                          */
    bc1c:	7dba      	ldrb	r2, [r7, #22]
    bc1e:	f641 733c 	movw	r3, #7996	; 0x1f3c
    bc22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc26:	f04f 0100 	mov.w	r1, #0	; 0x0
    bc2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
             pevent->OSEventType = OS_EVENT_TYPE_UNUSED;
    bc2e:	68bb      	ldr	r3, [r7, #8]
    bc30:	f04f 0200 	mov.w	r2, #0	; 0x0
    bc34:	701a      	strb	r2, [r3, #0]
             pevent->OSEventPtr  = OSEventFreeList;        /* Return Event Control Block to free list  */
    bc36:	f241 33cc 	movw	r3, #5068	; 0x13cc
    bc3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc3e:	681a      	ldr	r2, [r3, #0]
    bc40:	68bb      	ldr	r3, [r7, #8]
    bc42:	605a      	str	r2, [r3, #4]
             pevent->OSEventCnt  = 0;
    bc44:	68bb      	ldr	r3, [r7, #8]
    bc46:	f04f 0200 	mov.w	r2, #0	; 0x0
    bc4a:	811a      	strh	r2, [r3, #8]
             OSEventFreeList     = pevent;                 /* Get next free event control block        */
    bc4c:	f241 33cc 	movw	r3, #5068	; 0x13cc
    bc50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc54:	68ba      	ldr	r2, [r7, #8]
    bc56:	601a      	str	r2, [r3, #0]
             OS_EXIT_CRITICAL();
    bc58:	69f8      	ldr	r0, [r7, #28]
    bc5a:	f00d f855 	bl	18d08 <OS_CPU_SR_Restore>
             if (tasks_waiting == OS_TRUE) {               /* Reschedule only if task(s) were waiting  */
    bc5e:	7bfb      	ldrb	r3, [r7, #15]
    bc60:	2b01      	cmp	r3, #1
    bc62:	d101      	bne.n	bc68 <OSMutexDel+0x1b4>
                 OS_Sched();                               /* Find highest priority task ready to run  */
    bc64:	f7fd ff84 	bl	9b70 <OS_Sched>
             }
             *perr         = OS_ERR_NONE;
    bc68:	683b      	ldr	r3, [r7, #0]
    bc6a:	f04f 0200 	mov.w	r2, #0	; 0x0
    bc6e:	701a      	strb	r2, [r3, #0]
             pevent_return = (OS_EVENT *)0;                /* Mutex has been deleted                   */
    bc70:	f04f 0300 	mov.w	r3, #0	; 0x0
    bc74:	613b      	str	r3, [r7, #16]
             break;
    bc76:	e008      	b.n	bc8a <OSMutexDel+0x1d6>

        default:
             OS_EXIT_CRITICAL();
    bc78:	69f8      	ldr	r0, [r7, #28]
    bc7a:	f00d f845 	bl	18d08 <OS_CPU_SR_Restore>
             *perr         = OS_ERR_INVALID_OPT;
    bc7e:	683b      	ldr	r3, [r7, #0]
    bc80:	f04f 0207 	mov.w	r2, #7	; 0x7
    bc84:	701a      	strb	r2, [r3, #0]
             pevent_return = pevent;
    bc86:	68bb      	ldr	r3, [r7, #8]
    bc88:	613b      	str	r3, [r7, #16]
             break;
    }
    return (pevent_return);
    bc8a:	693b      	ldr	r3, [r7, #16]
}
    bc8c:	4618      	mov	r0, r3
    bc8e:	f107 0720 	add.w	r7, r7, #32	; 0x20
    bc92:	46bd      	mov	sp, r7
    bc94:	bd80      	pop	{r7, pc}
    bc96:	46c0      	nop			(mov r8, r8)

0000bc98 <OSMutexPend>:
*              2) You MUST NOT change the priority of the task that owns the mutex
*********************************************************************************************************
*/

void  OSMutexPend (OS_EVENT *pevent, INT16U timeout, INT8U *perr)
{
    bc98:	b580      	push	{r7, lr}
    bc9a:	b088      	sub	sp, #32
    bc9c:	af00      	add	r7, sp, #0
    bc9e:	60b8      	str	r0, [r7, #8]
    bca0:	460b      	mov	r3, r1
    bca2:	603a      	str	r2, [r7, #0]
    bca4:	80bb      	strh	r3, [r7, #4]
    BOOLEAN    rdy;                                        /* Flag indicating task was ready           */
    OS_TCB    *ptcb;
    OS_EVENT  *pevent2;
    INT8U      y;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    bca6:	f04f 0300 	mov.w	r3, #0	; 0x0
    bcaa:	61fb      	str	r3, [r7, #28]
    if (pevent == (OS_EVENT *)0) {                         /* Validate 'pevent'                        */
        *perr = OS_ERR_PEVENT_NULL;
        return;
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MUTEX) {      /* Validate event block type                */
    bcac:	68bb      	ldr	r3, [r7, #8]
    bcae:	781b      	ldrb	r3, [r3, #0]
    bcb0:	2b04      	cmp	r3, #4
    bcb2:	d004      	beq.n	bcbe <OSMutexPend+0x26>
        *perr = OS_ERR_EVENT_TYPE;
    bcb4:	683b      	ldr	r3, [r7, #0]
    bcb6:	f04f 0201 	mov.w	r2, #1	; 0x1
    bcba:	701a      	strb	r2, [r3, #0]
        return;
    bcbc:	e1e6      	b.n	c08c <OSMutexPend+0x3f4>
    }
    if (OSIntNesting > 0) {                                /* See if called from ISR ...               */
    bcbe:	f241 33d0 	movw	r3, #5072	; 0x13d0
    bcc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcc6:	781b      	ldrb	r3, [r3, #0]
    bcc8:	2b00      	cmp	r3, #0
    bcca:	d004      	beq.n	bcd6 <OSMutexPend+0x3e>
        *perr = OS_ERR_PEND_ISR;                           /* ... can't PEND from an ISR               */
    bccc:	683b      	ldr	r3, [r7, #0]
    bcce:	f04f 0202 	mov.w	r2, #2	; 0x2
    bcd2:	701a      	strb	r2, [r3, #0]
        return;
    bcd4:	e1da      	b.n	c08c <OSMutexPend+0x3f4>
    }
    if (OSLockNesting > 0) {                               /* See if called with scheduler locked ...  */
    bcd6:	f640 23a0 	movw	r3, #2720	; 0xaa0
    bcda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcde:	781b      	ldrb	r3, [r3, #0]
    bce0:	2b00      	cmp	r3, #0
    bce2:	d004      	beq.n	bcee <OSMutexPend+0x56>
        *perr = OS_ERR_PEND_LOCKED;                        /* ... can't PEND when locked               */
    bce4:	683b      	ldr	r3, [r7, #0]
    bce6:	f04f 020d 	mov.w	r2, #13	; 0xd
    bcea:	701a      	strb	r2, [r3, #0]
        return;
    bcec:	e1ce      	b.n	c08c <OSMutexPend+0x3f4>
    }
/*$PAGE*/
    OS_ENTER_CRITICAL();
    bcee:	f00d f807 	bl	18d00 <OS_CPU_SR_Save>
    bcf2:	4603      	mov	r3, r0
    bcf4:	61fb      	str	r3, [r7, #28]
    pip = (INT8U)(pevent->OSEventCnt >> 8);                /* Get PIP from mutex                       */
    bcf6:	68bb      	ldr	r3, [r7, #8]
    bcf8:	891b      	ldrh	r3, [r3, #8]
    bcfa:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bcfe:	b29b      	uxth	r3, r3
    bd00:	737b      	strb	r3, [r7, #13]
                                                           /* Is Mutex available?                      */
    if ((INT8U)(pevent->OSEventCnt & OS_MUTEX_KEEP_LOWER_8) == OS_MUTEX_AVAILABLE) {
    bd02:	68bb      	ldr	r3, [r7, #8]
    bd04:	891b      	ldrh	r3, [r3, #8]
    bd06:	b2db      	uxtb	r3, r3
    bd08:	2bff      	cmp	r3, #255
    bd0a:	d134      	bne.n	bd76 <OSMutexPend+0xde>
        pevent->OSEventCnt &= OS_MUTEX_KEEP_UPPER_8;       /* Yes, Acquire the resource                */
    bd0c:	68bb      	ldr	r3, [r7, #8]
    bd0e:	891b      	ldrh	r3, [r3, #8]
    bd10:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    bd14:	68ba      	ldr	r2, [r7, #8]
    bd16:	8113      	strh	r3, [r2, #8]
        pevent->OSEventCnt |= OSTCBCur->OSTCBPrio;         /*      Save priority of owning task        */
    bd18:	68bb      	ldr	r3, [r7, #8]
    bd1a:	891a      	ldrh	r2, [r3, #8]
    bd1c:	f241 33d4 	movw	r3, #5076	; 0x13d4
    bd20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd24:	681b      	ldr	r3, [r3, #0]
    bd26:	f893 3032 	ldrb.w	r3, [r3, #50]
    bd2a:	ea42 0303 	orr.w	r3, r2, r3
    bd2e:	b29a      	uxth	r2, r3
    bd30:	68bb      	ldr	r3, [r7, #8]
    bd32:	811a      	strh	r2, [r3, #8]
        pevent->OSEventPtr  = (void *)OSTCBCur;            /*      Point to owning task's OS_TCB       */
    bd34:	f241 33d4 	movw	r3, #5076	; 0x13d4
    bd38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd3c:	681a      	ldr	r2, [r3, #0]
    bd3e:	68bb      	ldr	r3, [r7, #8]
    bd40:	605a      	str	r2, [r3, #4]
        if (OSTCBCur->OSTCBPrio <= pip) {                  /*      PIP 'must' have a SMALLER prio ...  */
    bd42:	f241 33d4 	movw	r3, #5076	; 0x13d4
    bd46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd4a:	681b      	ldr	r3, [r3, #0]
    bd4c:	f893 3032 	ldrb.w	r3, [r3, #50]
    bd50:	7b7a      	ldrb	r2, [r7, #13]
    bd52:	429a      	cmp	r2, r3
    bd54:	d307      	bcc.n	bd66 <OSMutexPend+0xce>
            OS_EXIT_CRITICAL();                            /*      ... than current task!              */
    bd56:	69f8      	ldr	r0, [r7, #28]
    bd58:	f00c ffd6 	bl	18d08 <OS_CPU_SR_Restore>
            *perr = OS_ERR_PIP_LOWER;
    bd5c:	683b      	ldr	r3, [r7, #0]
    bd5e:	f04f 0278 	mov.w	r2, #120	; 0x78
    bd62:	701a      	strb	r2, [r3, #0]
        } else {
            OS_EXIT_CRITICAL();
            *perr = OS_ERR_NONE;
        }
        return;
    bd64:	e192      	b.n	c08c <OSMutexPend+0x3f4>
        pevent->OSEventPtr  = (void *)OSTCBCur;            /*      Point to owning task's OS_TCB       */
        if (OSTCBCur->OSTCBPrio <= pip) {                  /*      PIP 'must' have a SMALLER prio ...  */
            OS_EXIT_CRITICAL();                            /*      ... than current task!              */
            *perr = OS_ERR_PIP_LOWER;
        } else {
            OS_EXIT_CRITICAL();
    bd66:	69f8      	ldr	r0, [r7, #28]
    bd68:	f00c ffce 	bl	18d08 <OS_CPU_SR_Restore>
            *perr = OS_ERR_NONE;
    bd6c:	683b      	ldr	r3, [r7, #0]
    bd6e:	f04f 0200 	mov.w	r2, #0	; 0x0
    bd72:	701a      	strb	r2, [r3, #0]
        }
        return;
    bd74:	e18a      	b.n	c08c <OSMutexPend+0x3f4>
    }
    mprio = (INT8U)(pevent->OSEventCnt & OS_MUTEX_KEEP_LOWER_8);  /* No, Get priority of mutex owner   */
    bd76:	68bb      	ldr	r3, [r7, #8]
    bd78:	891b      	ldrh	r3, [r3, #8]
    bd7a:	73bb      	strb	r3, [r7, #14]
    ptcb  = (OS_TCB *)(pevent->OSEventPtr);                       /*     Point to TCB of mutex owner   */
    bd7c:	68bb      	ldr	r3, [r7, #8]
    bd7e:	685b      	ldr	r3, [r3, #4]
    bd80:	613b      	str	r3, [r7, #16]
    if (ptcb->OSTCBPrio > pip) {                                  /*     Need to promote prio of owner?*/
    bd82:	693b      	ldr	r3, [r7, #16]
    bd84:	f893 3032 	ldrb.w	r3, [r3, #50]
    bd88:	7b7a      	ldrb	r2, [r7, #13]
    bd8a:	429a      	cmp	r2, r3
    bd8c:	f080 8109 	bcs.w	bfa2 <OSMutexPend+0x30a>
        if (mprio > OSTCBCur->OSTCBPrio) {
    bd90:	f241 33d4 	movw	r3, #5076	; 0x13d4
    bd94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd98:	681b      	ldr	r3, [r3, #0]
    bd9a:	f893 3032 	ldrb.w	r3, [r3, #50]
    bd9e:	7bba      	ldrb	r2, [r7, #14]
    bda0:	429a      	cmp	r2, r3
    bda2:	f240 80fe 	bls.w	bfa2 <OSMutexPend+0x30a>
            y = ptcb->OSTCBY;
    bda6:	693b      	ldr	r3, [r7, #16]
    bda8:	f893 3034 	ldrb.w	r3, [r3, #52]
    bdac:	76fb      	strb	r3, [r7, #27]
            if ((OSRdyTbl[y] & ptcb->OSTCBBitX) != 0) {           /*     See if mutex owner is ready   */
    bdae:	7efa      	ldrb	r2, [r7, #27]
    bdb0:	f241 13c4 	movw	r3, #4548	; 0x11c4
    bdb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdb8:	5c9a      	ldrb	r2, [r3, r2]
    bdba:	693b      	ldr	r3, [r7, #16]
    bdbc:	f893 3035 	ldrb.w	r3, [r3, #53]
    bdc0:	ea02 0303 	and.w	r3, r2, r3
    bdc4:	b2db      	uxtb	r3, r3
    bdc6:	2b00      	cmp	r3, #0
    bdc8:	d036      	beq.n	be38 <OSMutexPend+0x1a0>
                OSRdyTbl[y] &= ~ptcb->OSTCBBitX;                  /*     Yes, Remove owner from Rdy ...*/
    bdca:	7efa      	ldrb	r2, [r7, #27]
    bdcc:	7ef9      	ldrb	r1, [r7, #27]
    bdce:	f241 13c4 	movw	r3, #4548	; 0x11c4
    bdd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdd6:	5c5b      	ldrb	r3, [r3, r1]
    bdd8:	4619      	mov	r1, r3
    bdda:	693b      	ldr	r3, [r7, #16]
    bddc:	f893 3035 	ldrb.w	r3, [r3, #53]
    bde0:	ea6f 0303 	mvn.w	r3, r3
    bde4:	b2db      	uxtb	r3, r3
    bde6:	ea01 0303 	and.w	r3, r1, r3
    bdea:	b2db      	uxtb	r3, r3
    bdec:	b2d9      	uxtb	r1, r3
    bdee:	f241 13c4 	movw	r3, #4548	; 0x11c4
    bdf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdf6:	5499      	strb	r1, [r3, r2]
                if (OSRdyTbl[y] == 0) {                           /*          ... list at current prio */
    bdf8:	7efa      	ldrb	r2, [r7, #27]
    bdfa:	f241 13c4 	movw	r3, #4548	; 0x11c4
    bdfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be02:	5c9b      	ldrb	r3, [r3, r2]
    be04:	2b00      	cmp	r3, #0
    be06:	d113      	bne.n	be30 <OSMutexPend+0x198>
                    OSRdyGrp &= ~ptcb->OSTCBBitY;
    be08:	693b      	ldr	r3, [r7, #16]
    be0a:	f893 3036 	ldrb.w	r3, [r3, #54]
    be0e:	ea6f 0303 	mvn.w	r3, r3
    be12:	b2da      	uxtb	r2, r3
    be14:	f241 13c0 	movw	r3, #4544	; 0x11c0
    be18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be1c:	781b      	ldrb	r3, [r3, #0]
    be1e:	ea02 0303 	and.w	r3, r2, r3
    be22:	b2db      	uxtb	r3, r3
    be24:	b2da      	uxtb	r2, r3
    be26:	f241 13c0 	movw	r3, #4544	; 0x11c0
    be2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be2e:	701a      	strb	r2, [r3, #0]
                }
                rdy = OS_TRUE;
    be30:	f04f 0301 	mov.w	r3, #1	; 0x1
    be34:	73fb      	strb	r3, [r7, #15]
    be36:	e033      	b.n	bea0 <OSMutexPend+0x208>
            } else {
                pevent2 = ptcb->OSTCBEventPtr;
    be38:	693b      	ldr	r3, [r7, #16]
    be3a:	69db      	ldr	r3, [r3, #28]
    be3c:	617b      	str	r3, [r7, #20]
                if (pevent2 != (OS_EVENT *)0) {                   /* Remove from event wait list       */
    be3e:	697b      	ldr	r3, [r7, #20]
    be40:	2b00      	cmp	r3, #0
    be42:	d02a      	beq.n	be9a <OSMutexPend+0x202>
                    if ((pevent2->OSEventTbl[ptcb->OSTCBY] &= ~ptcb->OSTCBBitX) == 0) {
    be44:	693b      	ldr	r3, [r7, #16]
    be46:	f893 3034 	ldrb.w	r3, [r3, #52]
    be4a:	693a      	ldr	r2, [r7, #16]
    be4c:	f892 2034 	ldrb.w	r2, [r2, #52]
    be50:	6979      	ldr	r1, [r7, #20]
    be52:	440a      	add	r2, r1
    be54:	7ad2      	ldrb	r2, [r2, #11]
    be56:	4611      	mov	r1, r2
    be58:	693a      	ldr	r2, [r7, #16]
    be5a:	f892 2035 	ldrb.w	r2, [r2, #53]
    be5e:	ea6f 0202 	mvn.w	r2, r2
    be62:	b2d2      	uxtb	r2, r2
    be64:	ea01 0202 	and.w	r2, r1, r2
    be68:	b2d2      	uxtb	r2, r2
    be6a:	b2d1      	uxtb	r1, r2
    be6c:	697a      	ldr	r2, [r7, #20]
    be6e:	441a      	add	r2, r3
    be70:	72d1      	strb	r1, [r2, #11]
    be72:	697a      	ldr	r2, [r7, #20]
    be74:	4413      	add	r3, r2
    be76:	7adb      	ldrb	r3, [r3, #11]
    be78:	2b00      	cmp	r3, #0
    be7a:	d10e      	bne.n	be9a <OSMutexPend+0x202>
                        pevent2->OSEventGrp &= ~ptcb->OSTCBBitY;
    be7c:	697b      	ldr	r3, [r7, #20]
    be7e:	7a9b      	ldrb	r3, [r3, #10]
    be80:	461a      	mov	r2, r3
    be82:	693b      	ldr	r3, [r7, #16]
    be84:	f893 3036 	ldrb.w	r3, [r3, #54]
    be88:	ea6f 0303 	mvn.w	r3, r3
    be8c:	b2db      	uxtb	r3, r3
    be8e:	ea02 0303 	and.w	r3, r2, r3
    be92:	b2db      	uxtb	r3, r3
    be94:	b2da      	uxtb	r2, r3
    be96:	697b      	ldr	r3, [r7, #20]
    be98:	729a      	strb	r2, [r3, #10]
                    }
                }
                rdy = OS_FALSE;                            /* No                                       */
    be9a:	f04f 0300 	mov.w	r3, #0	; 0x0
    be9e:	73fb      	strb	r3, [r7, #15]
            }
            ptcb->OSTCBPrio = pip;                         /* Change owner task prio to PIP            */
    bea0:	693b      	ldr	r3, [r7, #16]
    bea2:	7b7a      	ldrb	r2, [r7, #13]
    bea4:	f883 2032 	strb.w	r2, [r3, #50]
#if OS_LOWEST_PRIO <= 63
            ptcb->OSTCBY    = (INT8U)( ptcb->OSTCBPrio >> 3);
    bea8:	693b      	ldr	r3, [r7, #16]
    beaa:	f893 3032 	ldrb.w	r3, [r3, #50]
    beae:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    beb2:	b2da      	uxtb	r2, r3
    beb4:	693b      	ldr	r3, [r7, #16]
    beb6:	f883 2034 	strb.w	r2, [r3, #52]
            ptcb->OSTCBX    = (INT8U)( ptcb->OSTCBPrio & 0x07);
    beba:	693b      	ldr	r3, [r7, #16]
    bebc:	f893 3032 	ldrb.w	r3, [r3, #50]
    bec0:	f003 0307 	and.w	r3, r3, #7	; 0x7
    bec4:	693a      	ldr	r2, [r7, #16]
    bec6:	f882 3033 	strb.w	r3, [r2, #51]
            ptcb->OSTCBBitY = (INT8U)(1 << ptcb->OSTCBY);
    beca:	693b      	ldr	r3, [r7, #16]
    becc:	f893 3034 	ldrb.w	r3, [r3, #52]
    bed0:	f04f 0201 	mov.w	r2, #1	; 0x1
    bed4:	fa02 f303 	lsl.w	r3, r2, r3
    bed8:	b2da      	uxtb	r2, r3
    beda:	693b      	ldr	r3, [r7, #16]
    bedc:	f883 2036 	strb.w	r2, [r3, #54]
            ptcb->OSTCBBitX = (INT8U)(1 << ptcb->OSTCBX);
    bee0:	693b      	ldr	r3, [r7, #16]
    bee2:	f893 3033 	ldrb.w	r3, [r3, #51]
    bee6:	f04f 0201 	mov.w	r2, #1	; 0x1
    beea:	fa02 f303 	lsl.w	r3, r2, r3
    beee:	b2da      	uxtb	r2, r3
    bef0:	693b      	ldr	r3, [r7, #16]
    bef2:	f883 2035 	strb.w	r2, [r3, #53]
            ptcb->OSTCBY    = (INT8U)((ptcb->OSTCBPrio >> 4) & 0xFF);
            ptcb->OSTCBX    = (INT8U)( ptcb->OSTCBPrio & 0x0F);
            ptcb->OSTCBBitY = (INT16U)(1 << ptcb->OSTCBY);
            ptcb->OSTCBBitX = (INT16U)(1 << ptcb->OSTCBX);
#endif
            if (rdy == OS_TRUE) {                          /* If task was ready at owner's priority ...*/
    bef6:	7bfb      	ldrb	r3, [r7, #15]
    bef8:	2b01      	cmp	r3, #1
    befa:	d128      	bne.n	bf4e <OSMutexPend+0x2b6>
                OSRdyGrp               |= ptcb->OSTCBBitY; /* ... make it ready at new priority.       */
    befc:	693b      	ldr	r3, [r7, #16]
    befe:	f893 2036 	ldrb.w	r2, [r3, #54]
    bf02:	f241 13c0 	movw	r3, #4544	; 0x11c0
    bf06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf0a:	781b      	ldrb	r3, [r3, #0]
    bf0c:	ea42 0303 	orr.w	r3, r2, r3
    bf10:	b2da      	uxtb	r2, r3
    bf12:	f241 13c0 	movw	r3, #4544	; 0x11c0
    bf16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf1a:	701a      	strb	r2, [r3, #0]
                OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
    bf1c:	693b      	ldr	r3, [r7, #16]
    bf1e:	f893 3034 	ldrb.w	r3, [r3, #52]
    bf22:	461a      	mov	r2, r3
    bf24:	693b      	ldr	r3, [r7, #16]
    bf26:	f893 3034 	ldrb.w	r3, [r3, #52]
    bf2a:	4619      	mov	r1, r3
    bf2c:	f241 13c4 	movw	r3, #4548	; 0x11c4
    bf30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf34:	5c59      	ldrb	r1, [r3, r1]
    bf36:	693b      	ldr	r3, [r7, #16]
    bf38:	f893 3035 	ldrb.w	r3, [r3, #53]
    bf3c:	ea41 0303 	orr.w	r3, r1, r3
    bf40:	b2d9      	uxtb	r1, r3
    bf42:	f241 13c4 	movw	r3, #4548	; 0x11c4
    bf46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf4a:	5499      	strb	r1, [r3, r2]
    bf4c:	e021      	b.n	bf92 <OSMutexPend+0x2fa>
            } else {
                pevent2 = ptcb->OSTCBEventPtr;
    bf4e:	693b      	ldr	r3, [r7, #16]
    bf50:	69db      	ldr	r3, [r3, #28]
    bf52:	617b      	str	r3, [r7, #20]
                if (pevent2 != (OS_EVENT *)0) {            /* Add to event wait list                   */
    bf54:	697b      	ldr	r3, [r7, #20]
    bf56:	2b00      	cmp	r3, #0
    bf58:	d01b      	beq.n	bf92 <OSMutexPend+0x2fa>
                    pevent2->OSEventGrp               |= ptcb->OSTCBBitY;
    bf5a:	697b      	ldr	r3, [r7, #20]
    bf5c:	7a9a      	ldrb	r2, [r3, #10]
    bf5e:	693b      	ldr	r3, [r7, #16]
    bf60:	f893 3036 	ldrb.w	r3, [r3, #54]
    bf64:	ea42 0303 	orr.w	r3, r2, r3
    bf68:	b2da      	uxtb	r2, r3
    bf6a:	697b      	ldr	r3, [r7, #20]
    bf6c:	729a      	strb	r2, [r3, #10]
                    pevent2->OSEventTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
    bf6e:	693b      	ldr	r3, [r7, #16]
    bf70:	f893 3034 	ldrb.w	r3, [r3, #52]
    bf74:	693a      	ldr	r2, [r7, #16]
    bf76:	f892 2034 	ldrb.w	r2, [r2, #52]
    bf7a:	6979      	ldr	r1, [r7, #20]
    bf7c:	440a      	add	r2, r1
    bf7e:	7ad1      	ldrb	r1, [r2, #11]
    bf80:	693a      	ldr	r2, [r7, #16]
    bf82:	f892 2035 	ldrb.w	r2, [r2, #53]
    bf86:	ea41 0202 	orr.w	r2, r1, r2
    bf8a:	b2d2      	uxtb	r2, r2
    bf8c:	6979      	ldr	r1, [r7, #20]
    bf8e:	440b      	add	r3, r1
    bf90:	72da      	strb	r2, [r3, #11]
                }
            }
            OSTCBPrioTbl[pip] = ptcb;
    bf92:	7b7a      	ldrb	r2, [r7, #13]
    bf94:	f641 733c 	movw	r3, #7996	; 0x1f3c
    bf98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf9c:	6939      	ldr	r1, [r7, #16]
    bf9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }
    }
    OSTCBCur->OSTCBStat     |= OS_STAT_MUTEX;         /* Mutex not available, pend current task        */
    bfa2:	f241 33d4 	movw	r3, #5076	; 0x13d4
    bfa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfaa:	681a      	ldr	r2, [r3, #0]
    bfac:	f241 33d4 	movw	r3, #5076	; 0x13d4
    bfb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfb4:	681b      	ldr	r3, [r3, #0]
    bfb6:	f893 3030 	ldrb.w	r3, [r3, #48]
    bfba:	f043 0310 	orr.w	r3, r3, #16	; 0x10
    bfbe:	b2db      	uxtb	r3, r3
    bfc0:	f882 3030 	strb.w	r3, [r2, #48]
    OSTCBCur->OSTCBStatPend  = OS_STAT_PEND_OK;
    bfc4:	f241 33d4 	movw	r3, #5076	; 0x13d4
    bfc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfcc:	681b      	ldr	r3, [r3, #0]
    bfce:	f04f 0200 	mov.w	r2, #0	; 0x0
    bfd2:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBDly       = timeout;               /* Store timeout in current task's TCB           */
    bfd6:	f241 33d4 	movw	r3, #5076	; 0x13d4
    bfda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfde:	681b      	ldr	r3, [r3, #0]
    bfe0:	88ba      	ldrh	r2, [r7, #4]
    bfe2:	85da      	strh	r2, [r3, #46]
    OS_EventTaskWait(pevent);                         /* Suspend task until event or timeout occurs    */
    bfe4:	68b8      	ldr	r0, [r7, #8]
    bfe6:	f7fd fa27 	bl	9438 <OS_EventTaskWait>
    OS_EXIT_CRITICAL();
    bfea:	69f8      	ldr	r0, [r7, #28]
    bfec:	f00c fe8c 	bl	18d08 <OS_CPU_SR_Restore>
    OS_Sched();                                       /* Find next highest priority task ready         */
    bff0:	f7fd fdbe 	bl	9b70 <OS_Sched>
    OS_ENTER_CRITICAL();
    bff4:	f00c fe84 	bl	18d00 <OS_CPU_SR_Save>
    bff8:	4603      	mov	r3, r0
    bffa:	61fb      	str	r3, [r7, #28]
    switch (OSTCBCur->OSTCBStatPend) {                /* See if we timed-out or aborted                */
    bffc:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c000:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c004:	681b      	ldr	r3, [r3, #0]
    c006:	f893 3031 	ldrb.w	r3, [r3, #49]
    c00a:	2b00      	cmp	r3, #0
    c00c:	d002      	beq.n	c014 <OSMutexPend+0x37c>
    c00e:	2b02      	cmp	r3, #2
    c010:	d005      	beq.n	c01e <OSMutexPend+0x386>
    c012:	e009      	b.n	c028 <OSMutexPend+0x390>
        case OS_STAT_PEND_OK:
             *perr = OS_ERR_NONE;
    c014:	683b      	ldr	r3, [r7, #0]
    c016:	f04f 0200 	mov.w	r2, #0	; 0x0
    c01a:	701a      	strb	r2, [r3, #0]
             break;
    c01c:	e011      	b.n	c042 <OSMutexPend+0x3aa>

        case OS_STAT_PEND_ABORT:
             *perr = OS_ERR_PEND_ABORT;               /* Indicate that we aborted getting mutex        */
    c01e:	683b      	ldr	r3, [r7, #0]
    c020:	f04f 020e 	mov.w	r2, #14	; 0xe
    c024:	701a      	strb	r2, [r3, #0]
             break;
    c026:	e00c      	b.n	c042 <OSMutexPend+0x3aa>
             
        case OS_STAT_PEND_TO:
        default:
             OS_EventTaskRemove(OSTCBCur, pevent);
    c028:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c02c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c030:	681b      	ldr	r3, [r3, #0]
    c032:	4618      	mov	r0, r3
    c034:	68b9      	ldr	r1, [r7, #8]
    c036:	f7fd fb17 	bl	9668 <OS_EventTaskRemove>
             *perr = OS_ERR_TIMEOUT;                  /* Indicate that we didn't get mutex within TO   */
    c03a:	683b      	ldr	r3, [r7, #0]
    c03c:	f04f 020a 	mov.w	r2, #10	; 0xa
    c040:	701a      	strb	r2, [r3, #0]
             break;
    }
    OSTCBCur->OSTCBStat          =  OS_STAT_RDY;      /* Set   task  status to ready                   */
    c042:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c04a:	681b      	ldr	r3, [r3, #0]
    c04c:	f04f 0200 	mov.w	r2, #0	; 0x0
    c050:	f883 2030 	strb.w	r2, [r3, #48]
    OSTCBCur->OSTCBStatPend      =  OS_STAT_PEND_OK;  /* Clear pend  status                            */
    c054:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c058:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c05c:	681b      	ldr	r3, [r3, #0]
    c05e:	f04f 0200 	mov.w	r2, #0	; 0x0
    c062:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBEventPtr      = (OS_EVENT  *)0;    /* Clear event pointers                          */
    c066:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c06a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c06e:	681b      	ldr	r3, [r3, #0]
    c070:	f04f 0200 	mov.w	r2, #0	; 0x0
    c074:	61da      	str	r2, [r3, #28]
#if (OS_EVENT_MULTI_EN > 0)
    OSTCBCur->OSTCBEventMultiPtr = (OS_EVENT **)0;
    c076:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c07a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c07e:	681b      	ldr	r3, [r3, #0]
    c080:	f04f 0200 	mov.w	r2, #0	; 0x0
    c084:	621a      	str	r2, [r3, #32]
#endif
    OS_EXIT_CRITICAL();
    c086:	69f8      	ldr	r0, [r7, #28]
    c088:	f00c fe3e 	bl	18d08 <OS_CPU_SR_Restore>
}
    c08c:	f107 0720 	add.w	r7, r7, #32	; 0x20
    c090:	46bd      	mov	sp, r7
    c092:	bd80      	pop	{r7, pc}

0000c094 <OSMutexPost>:
*                                      what tasks will be using the Mutex.
*********************************************************************************************************
*/

INT8U  OSMutexPost (OS_EVENT *pevent)
{
    c094:	b580      	push	{r7, lr}
    c096:	b083      	sub	sp, #12
    c098:	af00      	add	r7, sp, #0
    c09a:	6038      	str	r0, [r7, #0]
    INT8U      pip;                                   /* Priority inheritance priority                 */
    INT8U      prio;
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    c09c:	f04f 0300 	mov.w	r3, #0	; 0x0
    c0a0:	60bb      	str	r3, [r7, #8]
#endif



    if (OSIntNesting > 0) {                           /* See if called from ISR ...                    */
    c0a2:	f241 33d0 	movw	r3, #5072	; 0x13d0
    c0a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0aa:	781b      	ldrb	r3, [r3, #0]
    c0ac:	2b00      	cmp	r3, #0
    c0ae:	d002      	beq.n	c0b6 <OSMutexPost+0x22>
        return (OS_ERR_POST_ISR);                     /* ... can't POST mutex from an ISR              */
    c0b0:	f04f 0305 	mov.w	r3, #5	; 0x5
    c0b4:	e08a      	b.n	c1cc <OSMutexPost+0x138>
#if OS_ARG_CHK_EN > 0
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
        return (OS_ERR_PEVENT_NULL);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MUTEX) { /* Validate event block type                     */
    c0b6:	683b      	ldr	r3, [r7, #0]
    c0b8:	781b      	ldrb	r3, [r3, #0]
    c0ba:	2b04      	cmp	r3, #4
    c0bc:	d002      	beq.n	c0c4 <OSMutexPost+0x30>
        return (OS_ERR_EVENT_TYPE);
    c0be:	f04f 0301 	mov.w	r3, #1	; 0x1
    c0c2:	e083      	b.n	c1cc <OSMutexPost+0x138>
    }
    OS_ENTER_CRITICAL();
    c0c4:	f00c fe1c 	bl	18d00 <OS_CPU_SR_Save>
    c0c8:	4603      	mov	r3, r0
    c0ca:	60bb      	str	r3, [r7, #8]
    pip  = (INT8U)(pevent->OSEventCnt >> 8);          /* Get priority inheritance priority of mutex    */
    c0cc:	683b      	ldr	r3, [r7, #0]
    c0ce:	891b      	ldrh	r3, [r3, #8]
    c0d0:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c0d4:	b29b      	uxth	r3, r3
    c0d6:	71bb      	strb	r3, [r7, #6]
    prio = (INT8U)(pevent->OSEventCnt & OS_MUTEX_KEEP_LOWER_8);  /* Get owner's original priority      */
    c0d8:	683b      	ldr	r3, [r7, #0]
    c0da:	891b      	ldrh	r3, [r3, #8]
    c0dc:	71fb      	strb	r3, [r7, #7]
    if (OSTCBCur != (OS_TCB *)pevent->OSEventPtr) {   /* See if posting task owns the MUTEX            */
    c0de:	683b      	ldr	r3, [r7, #0]
    c0e0:	685b      	ldr	r3, [r3, #4]
    c0e2:	461a      	mov	r2, r3
    c0e4:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c0e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0ec:	681b      	ldr	r3, [r3, #0]
    c0ee:	429a      	cmp	r2, r3
    c0f0:	d005      	beq.n	c0fe <OSMutexPost+0x6a>
        OS_EXIT_CRITICAL();
    c0f2:	68b8      	ldr	r0, [r7, #8]
    c0f4:	f00c fe08 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_NOT_MUTEX_OWNER);
    c0f8:	f04f 0364 	mov.w	r3, #100	; 0x64
    c0fc:	e066      	b.n	c1cc <OSMutexPost+0x138>
    }
    if (OSTCBCur->OSTCBPrio == pip) {                 /* Did we have to raise current task's priority? */
    c0fe:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c102:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c106:	681b      	ldr	r3, [r3, #0]
    c108:	f893 3032 	ldrb.w	r3, [r3, #50]
    c10c:	79ba      	ldrb	r2, [r7, #6]
    c10e:	429a      	cmp	r2, r3
    c110:	d109      	bne.n	c126 <OSMutexPost+0x92>
        OSMutex_RdyAtPrio(OSTCBCur, prio);            /* Restore the task's original priority          */
    c112:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c116:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c11a:	681a      	ldr	r2, [r3, #0]
    c11c:	79fb      	ldrb	r3, [r7, #7]
    c11e:	4610      	mov	r0, r2
    c120:	4619      	mov	r1, r3
    c122:	f000 f8bb 	bl	c29c <OSMutex_RdyAtPrio>
    }
    OSTCBPrioTbl[pip] = OS_TCB_RESERVED;              /* Reserve table entry                           */
    c126:	79ba      	ldrb	r2, [r7, #6]
    c128:	f641 733c 	movw	r3, #7996	; 0x1f3c
    c12c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c130:	f04f 0101 	mov.w	r1, #1	; 0x1
    c134:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    if (pevent->OSEventGrp != 0) {                    /* Any task waiting for the mutex?               */
    c138:	683b      	ldr	r3, [r7, #0]
    c13a:	7a9b      	ldrb	r3, [r3, #10]
    c13c:	2b00      	cmp	r3, #0
    c13e:	d035      	beq.n	c1ac <OSMutexPost+0x118>
                                                      /* Yes, Make HPT waiting for mutex ready         */
        prio                = OS_EventTaskRdy(pevent, (void *)0, OS_STAT_MUTEX, OS_STAT_PEND_OK);
    c140:	6838      	ldr	r0, [r7, #0]
    c142:	f04f 0100 	mov.w	r1, #0	; 0x0
    c146:	f04f 0210 	mov.w	r2, #16	; 0x10
    c14a:	f04f 0300 	mov.w	r3, #0	; 0x0
    c14e:	f7fd f8ef 	bl	9330 <OS_EventTaskRdy>
    c152:	4603      	mov	r3, r0
    c154:	71fb      	strb	r3, [r7, #7]
        pevent->OSEventCnt &= OS_MUTEX_KEEP_UPPER_8;  /*      Save priority of mutex's new owner       */
    c156:	683b      	ldr	r3, [r7, #0]
    c158:	891b      	ldrh	r3, [r3, #8]
    c15a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    c15e:	683a      	ldr	r2, [r7, #0]
    c160:	8113      	strh	r3, [r2, #8]
        pevent->OSEventCnt |= prio;
    c162:	683b      	ldr	r3, [r7, #0]
    c164:	891a      	ldrh	r2, [r3, #8]
    c166:	79fb      	ldrb	r3, [r7, #7]
    c168:	ea42 0303 	orr.w	r3, r2, r3
    c16c:	b29a      	uxth	r2, r3
    c16e:	683b      	ldr	r3, [r7, #0]
    c170:	811a      	strh	r2, [r3, #8]
        pevent->OSEventPtr  = OSTCBPrioTbl[prio];     /*      Link to new mutex owner's OS_TCB         */
    c172:	79fa      	ldrb	r2, [r7, #7]
    c174:	f641 733c 	movw	r3, #7996	; 0x1f3c
    c178:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c17c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    c180:	683b      	ldr	r3, [r7, #0]
    c182:	605a      	str	r2, [r3, #4]
        if (prio <= pip) {                            /*      PIP 'must' have a SMALLER prio ...       */
    c184:	79fa      	ldrb	r2, [r7, #7]
    c186:	79bb      	ldrb	r3, [r7, #6]
    c188:	429a      	cmp	r2, r3
    c18a:	d807      	bhi.n	c19c <OSMutexPost+0x108>
            OS_EXIT_CRITICAL();                       /*      ... than current task!                   */
    c18c:	68b8      	ldr	r0, [r7, #8]
    c18e:	f00c fdbb 	bl	18d08 <OS_CPU_SR_Restore>
            OS_Sched();                               /*      Find highest priority task ready to run  */
    c192:	f7fd fced 	bl	9b70 <OS_Sched>
            return (OS_ERR_PIP_LOWER);
    c196:	f04f 0378 	mov.w	r3, #120	; 0x78
    c19a:	e017      	b.n	c1cc <OSMutexPost+0x138>
        } else {
            OS_EXIT_CRITICAL();
    c19c:	68b8      	ldr	r0, [r7, #8]
    c19e:	f00c fdb3 	bl	18d08 <OS_CPU_SR_Restore>
            OS_Sched();                               /*      Find highest priority task ready to run  */
    c1a2:	f7fd fce5 	bl	9b70 <OS_Sched>
            return (OS_ERR_NONE);
    c1a6:	f04f 0300 	mov.w	r3, #0	; 0x0
    c1aa:	e00f      	b.n	c1cc <OSMutexPost+0x138>
        }
    }
    pevent->OSEventCnt |= OS_MUTEX_AVAILABLE;         /* No,  Mutex is now available                   */
    c1ac:	683b      	ldr	r3, [r7, #0]
    c1ae:	891b      	ldrh	r3, [r3, #8]
    c1b0:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    c1b4:	b29a      	uxth	r2, r3
    c1b6:	683b      	ldr	r3, [r7, #0]
    c1b8:	811a      	strh	r2, [r3, #8]
    pevent->OSEventPtr  = (void *)0;
    c1ba:	683b      	ldr	r3, [r7, #0]
    c1bc:	f04f 0200 	mov.w	r2, #0	; 0x0
    c1c0:	605a      	str	r2, [r3, #4]
    OS_EXIT_CRITICAL();
    c1c2:	68b8      	ldr	r0, [r7, #8]
    c1c4:	f00c fda0 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    c1c8:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    c1cc:	4618      	mov	r0, r3
    c1ce:	f107 070c 	add.w	r7, r7, #12	; 0xc
    c1d2:	46bd      	mov	sp, r7
    c1d4:	bd80      	pop	{r7, pc}
    c1d6:	46c0      	nop			(mov r8, r8)

0000c1d8 <OSMutexQuery>:
*********************************************************************************************************
*/

#if OS_MUTEX_QUERY_EN > 0
INT8U  OSMutexQuery (OS_EVENT *pevent, OS_MUTEX_DATA *p_mutex_data)
{
    c1d8:	b580      	push	{r7, lr}
    c1da:	b086      	sub	sp, #24
    c1dc:	af00      	add	r7, sp, #0
    c1de:	6078      	str	r0, [r7, #4]
    c1e0:	6039      	str	r1, [r7, #0]
#else
    INT16U    *psrc;
    INT16U    *pdest;
#endif
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    c1e2:	f04f 0300 	mov.w	r3, #0	; 0x0
    c1e6:	617b      	str	r3, [r7, #20]
#endif



    if (OSIntNesting > 0) {                                /* See if called from ISR ...               */
    c1e8:	f241 33d0 	movw	r3, #5072	; 0x13d0
    c1ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1f0:	781b      	ldrb	r3, [r3, #0]
    c1f2:	2b00      	cmp	r3, #0
    c1f4:	d002      	beq.n	c1fc <OSMutexQuery+0x24>
        return (OS_ERR_QUERY_ISR);                         /* ... can't QUERY mutex from an ISR        */
    c1f6:	f04f 0306 	mov.w	r3, #6	; 0x6
    c1fa:	e04a      	b.n	c292 <OSMutexQuery+0xba>
    }
    if (p_mutex_data == (OS_MUTEX_DATA *)0) {              /* Validate 'p_mutex_data'                  */
        return (OS_ERR_PDATA_NULL);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_MUTEX) {      /* Validate event block type                */
    c1fc:	687b      	ldr	r3, [r7, #4]
    c1fe:	781b      	ldrb	r3, [r3, #0]
    c200:	2b04      	cmp	r3, #4
    c202:	d002      	beq.n	c20a <OSMutexQuery+0x32>
        return (OS_ERR_EVENT_TYPE);
    c204:	f04f 0301 	mov.w	r3, #1	; 0x1
    c208:	e043      	b.n	c292 <OSMutexQuery+0xba>
    }
    OS_ENTER_CRITICAL();
    c20a:	f00c fd79 	bl	18d00 <OS_CPU_SR_Save>
    c20e:	4603      	mov	r3, r0
    c210:	617b      	str	r3, [r7, #20]
    p_mutex_data->OSMutexPIP  = (INT8U)(pevent->OSEventCnt >> 8);
    c212:	687b      	ldr	r3, [r7, #4]
    c214:	891b      	ldrh	r3, [r3, #8]
    c216:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c21a:	b29b      	uxth	r3, r3
    c21c:	b2da      	uxtb	r2, r3
    c21e:	683b      	ldr	r3, [r7, #0]
    c220:	72da      	strb	r2, [r3, #11]
    p_mutex_data->OSOwnerPrio = (INT8U)(pevent->OSEventCnt & OS_MUTEX_KEEP_LOWER_8);
    c222:	687b      	ldr	r3, [r7, #4]
    c224:	891b      	ldrh	r3, [r3, #8]
    c226:	b2da      	uxtb	r2, r3
    c228:	683b      	ldr	r3, [r7, #0]
    c22a:	729a      	strb	r2, [r3, #10]
    if (p_mutex_data->OSOwnerPrio == 0xFF) {
    c22c:	683b      	ldr	r3, [r7, #0]
    c22e:	7a9b      	ldrb	r3, [r3, #10]
    c230:	2bff      	cmp	r3, #255
    c232:	d104      	bne.n	c23e <OSMutexQuery+0x66>
        p_mutex_data->OSValue = OS_TRUE;
    c234:	683b      	ldr	r3, [r7, #0]
    c236:	f04f 0201 	mov.w	r2, #1	; 0x1
    c23a:	725a      	strb	r2, [r3, #9]
    c23c:	e003      	b.n	c246 <OSMutexQuery+0x6e>
    } else {
        p_mutex_data->OSValue = OS_FALSE;
    c23e:	683b      	ldr	r3, [r7, #0]
    c240:	f04f 0200 	mov.w	r2, #0	; 0x0
    c244:	725a      	strb	r2, [r3, #9]
    }
    p_mutex_data->OSEventGrp  = pevent->OSEventGrp;        /* Copy wait list                           */
    c246:	687b      	ldr	r3, [r7, #4]
    c248:	7a9a      	ldrb	r2, [r3, #10]
    c24a:	683b      	ldr	r3, [r7, #0]
    c24c:	721a      	strb	r2, [r3, #8]
    psrc                      = &pevent->OSEventTbl[0];
    c24e:	687b      	ldr	r3, [r7, #4]
    c250:	f103 030b 	add.w	r3, r3, #11	; 0xb
    c254:	60fb      	str	r3, [r7, #12]
    pdest                     = &p_mutex_data->OSEventTbl[0];
    c256:	683b      	ldr	r3, [r7, #0]
    c258:	613b      	str	r3, [r7, #16]
    for (i = 0; i < OS_EVENT_TBL_SIZE; i++) {
    c25a:	f04f 0300 	mov.w	r3, #0	; 0x0
    c25e:	72fb      	strb	r3, [r7, #11]
    c260:	e00f      	b.n	c282 <OSMutexQuery+0xaa>
        *pdest++ = *psrc++;
    c262:	68fb      	ldr	r3, [r7, #12]
    c264:	781a      	ldrb	r2, [r3, #0]
    c266:	693b      	ldr	r3, [r7, #16]
    c268:	701a      	strb	r2, [r3, #0]
    c26a:	693b      	ldr	r3, [r7, #16]
    c26c:	f103 0301 	add.w	r3, r3, #1	; 0x1
    c270:	613b      	str	r3, [r7, #16]
    c272:	68fb      	ldr	r3, [r7, #12]
    c274:	f103 0301 	add.w	r3, r3, #1	; 0x1
    c278:	60fb      	str	r3, [r7, #12]
        p_mutex_data->OSValue = OS_FALSE;
    }
    p_mutex_data->OSEventGrp  = pevent->OSEventGrp;        /* Copy wait list                           */
    psrc                      = &pevent->OSEventTbl[0];
    pdest                     = &p_mutex_data->OSEventTbl[0];
    for (i = 0; i < OS_EVENT_TBL_SIZE; i++) {
    c27a:	7afb      	ldrb	r3, [r7, #11]
    c27c:	f103 0301 	add.w	r3, r3, #1	; 0x1
    c280:	72fb      	strb	r3, [r7, #11]
    c282:	7afb      	ldrb	r3, [r7, #11]
    c284:	2b07      	cmp	r3, #7
    c286:	d9ec      	bls.n	c262 <OSMutexQuery+0x8a>
        *pdest++ = *psrc++;
    }
    OS_EXIT_CRITICAL();
    c288:	6978      	ldr	r0, [r7, #20]
    c28a:	f00c fd3d 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    c28e:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    c292:	4618      	mov	r0, r3
    c294:	f107 0718 	add.w	r7, r7, #24	; 0x18
    c298:	46bd      	mov	sp, r7
    c29a:	bd80      	pop	{r7, pc}

0000c29c <OSMutex_RdyAtPrio>:
* Returns    : none
*********************************************************************************************************
*/

static  void  OSMutex_RdyAtPrio (OS_TCB *ptcb, INT8U prio)
{
    c29c:	b480      	push	{r7}
    c29e:	b083      	sub	sp, #12
    c2a0:	af00      	add	r7, sp, #0
    c2a2:	6078      	str	r0, [r7, #4]
    c2a4:	460b      	mov	r3, r1
    c2a6:	703b      	strb	r3, [r7, #0]
    INT8U   y;


    y            =  ptcb->OSTCBY;                          /* Remove owner from ready list at 'pip'    */
    c2a8:	687b      	ldr	r3, [r7, #4]
    c2aa:	f893 3034 	ldrb.w	r3, [r3, #52]
    c2ae:	72fb      	strb	r3, [r7, #11]
    OSRdyTbl[y] &= ~ptcb->OSTCBBitX;
    c2b0:	7afa      	ldrb	r2, [r7, #11]
    c2b2:	7af9      	ldrb	r1, [r7, #11]
    c2b4:	f241 13c4 	movw	r3, #4548	; 0x11c4
    c2b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2bc:	5c5b      	ldrb	r3, [r3, r1]
    c2be:	4619      	mov	r1, r3
    c2c0:	687b      	ldr	r3, [r7, #4]
    c2c2:	f893 3035 	ldrb.w	r3, [r3, #53]
    c2c6:	ea6f 0303 	mvn.w	r3, r3
    c2ca:	b2db      	uxtb	r3, r3
    c2cc:	ea01 0303 	and.w	r3, r1, r3
    c2d0:	b2db      	uxtb	r3, r3
    c2d2:	b2d9      	uxtb	r1, r3
    c2d4:	f241 13c4 	movw	r3, #4548	; 0x11c4
    c2d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2dc:	5499      	strb	r1, [r3, r2]
    if (OSRdyTbl[y] == 0) {
    c2de:	7afa      	ldrb	r2, [r7, #11]
    c2e0:	f241 13c4 	movw	r3, #4548	; 0x11c4
    c2e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2e8:	5c9b      	ldrb	r3, [r3, r2]
    c2ea:	2b00      	cmp	r3, #0
    c2ec:	d113      	bne.n	c316 <OSMutex_RdyAtPrio+0x7a>
        OSRdyGrp &= ~ptcb->OSTCBBitY;
    c2ee:	687b      	ldr	r3, [r7, #4]
    c2f0:	f893 3036 	ldrb.w	r3, [r3, #54]
    c2f4:	ea6f 0303 	mvn.w	r3, r3
    c2f8:	b2da      	uxtb	r2, r3
    c2fa:	f241 13c0 	movw	r3, #4544	; 0x11c0
    c2fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c302:	781b      	ldrb	r3, [r3, #0]
    c304:	ea02 0303 	and.w	r3, r2, r3
    c308:	b2db      	uxtb	r3, r3
    c30a:	b2da      	uxtb	r2, r3
    c30c:	f241 13c0 	movw	r3, #4544	; 0x11c0
    c310:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c314:	701a      	strb	r2, [r3, #0]
    }
    ptcb->OSTCBPrio         = prio;
    c316:	687b      	ldr	r3, [r7, #4]
    c318:	783a      	ldrb	r2, [r7, #0]
    c31a:	f883 2032 	strb.w	r2, [r3, #50]
#if OS_LOWEST_PRIO <= 63
    ptcb->OSTCBY            = (INT8U)((prio >> (INT8U)3) & (INT8U)0x07);
    c31e:	783b      	ldrb	r3, [r7, #0]
    c320:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c324:	b2db      	uxtb	r3, r3
    c326:	f003 0307 	and.w	r3, r3, #7	; 0x7
    c32a:	687a      	ldr	r2, [r7, #4]
    c32c:	f882 3034 	strb.w	r3, [r2, #52]
    ptcb->OSTCBX            = (INT8U) (prio & (INT8U)0x07);
    c330:	783b      	ldrb	r3, [r7, #0]
    c332:	f003 0307 	and.w	r3, r3, #7	; 0x7
    c336:	687a      	ldr	r2, [r7, #4]
    c338:	f882 3033 	strb.w	r3, [r2, #51]
    ptcb->OSTCBBitY         = (INT8U)(1 << ptcb->OSTCBY);
    c33c:	687b      	ldr	r3, [r7, #4]
    c33e:	f893 3034 	ldrb.w	r3, [r3, #52]
    c342:	f04f 0201 	mov.w	r2, #1	; 0x1
    c346:	fa02 f303 	lsl.w	r3, r2, r3
    c34a:	b2da      	uxtb	r2, r3
    c34c:	687b      	ldr	r3, [r7, #4]
    c34e:	f883 2036 	strb.w	r2, [r3, #54]
    ptcb->OSTCBBitX         = (INT8U)(1 << ptcb->OSTCBX);
    c352:	687b      	ldr	r3, [r7, #4]
    c354:	f893 3033 	ldrb.w	r3, [r3, #51]
    c358:	f04f 0201 	mov.w	r2, #1	; 0x1
    c35c:	fa02 f303 	lsl.w	r3, r2, r3
    c360:	b2da      	uxtb	r2, r3
    c362:	687b      	ldr	r3, [r7, #4]
    c364:	f883 2035 	strb.w	r2, [r3, #53]
    ptcb->OSTCBY            = (INT8U)((prio >> (INT8U)4) & (INT8U)0x0F);
    ptcb->OSTCBX            = (INT8U) (prio & (INT8U)0x0F);
    ptcb->OSTCBBitY         = (INT16U)(1 << ptcb->OSTCBY);
    ptcb->OSTCBBitX         = (INT16U)(1 << ptcb->OSTCBX);
#endif
    OSRdyGrp               |= ptcb->OSTCBBitY;             /* Make task ready at original priority     */
    c368:	687b      	ldr	r3, [r7, #4]
    c36a:	f893 2036 	ldrb.w	r2, [r3, #54]
    c36e:	f241 13c0 	movw	r3, #4544	; 0x11c0
    c372:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c376:	781b      	ldrb	r3, [r3, #0]
    c378:	ea42 0303 	orr.w	r3, r2, r3
    c37c:	b2da      	uxtb	r2, r3
    c37e:	f241 13c0 	movw	r3, #4544	; 0x11c0
    c382:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c386:	701a      	strb	r2, [r3, #0]
    OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
    c388:	687b      	ldr	r3, [r7, #4]
    c38a:	f893 3034 	ldrb.w	r3, [r3, #52]
    c38e:	461a      	mov	r2, r3
    c390:	687b      	ldr	r3, [r7, #4]
    c392:	f893 3034 	ldrb.w	r3, [r3, #52]
    c396:	4619      	mov	r1, r3
    c398:	f241 13c4 	movw	r3, #4548	; 0x11c4
    c39c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3a0:	5c59      	ldrb	r1, [r3, r1]
    c3a2:	687b      	ldr	r3, [r7, #4]
    c3a4:	f893 3035 	ldrb.w	r3, [r3, #53]
    c3a8:	ea41 0303 	orr.w	r3, r1, r3
    c3ac:	b2d9      	uxtb	r1, r3
    c3ae:	f241 13c4 	movw	r3, #4548	; 0x11c4
    c3b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3b6:	5499      	strb	r1, [r3, r2]
    OSTCBPrioTbl[prio]      = ptcb;
    c3b8:	783a      	ldrb	r2, [r7, #0]
    c3ba:	f641 733c 	movw	r3, #7996	; 0x1f3c
    c3be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3c2:	6879      	ldr	r1, [r7, #4]
    c3c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    c3c8:	f107 070c 	add.w	r7, r7, #12	; 0xc
    c3cc:	46bd      	mov	sp, r7
    c3ce:	bc80      	pop	{r7}
    c3d0:	4770      	bx	lr
    c3d2:	46c0      	nop			(mov r8, r8)

0000c3d4 <OSQAccept>:
*********************************************************************************************************
*/

#if OS_Q_ACCEPT_EN > 0
void  *OSQAccept (OS_EVENT *pevent, INT8U *perr)
{
    c3d4:	b580      	push	{r7, lr}
    c3d6:	b085      	sub	sp, #20
    c3d8:	af00      	add	r7, sp, #0
    c3da:	6078      	str	r0, [r7, #4]
    c3dc:	6039      	str	r1, [r7, #0]
    void      *pmsg;
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    c3de:	f04f 0300 	mov.w	r3, #0	; 0x0
    c3e2:	613b      	str	r3, [r7, #16]
    if (pevent == (OS_EVENT *)0) {               /* Validate 'pevent'                                  */
        *perr = OS_ERR_PEVENT_NULL;
        return ((void *)0);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {/* Validate event block type                          */
    c3e4:	687b      	ldr	r3, [r7, #4]
    c3e6:	781b      	ldrb	r3, [r3, #0]
    c3e8:	2b02      	cmp	r3, #2
    c3ea:	d006      	beq.n	c3fa <OSQAccept+0x26>
        *perr = OS_ERR_EVENT_TYPE;
    c3ec:	683b      	ldr	r3, [r7, #0]
    c3ee:	f04f 0201 	mov.w	r2, #1	; 0x1
    c3f2:	701a      	strb	r2, [r3, #0]
        return ((void *)0);
    c3f4:	f04f 0300 	mov.w	r3, #0	; 0x0
    c3f8:	e033      	b.n	c462 <OSQAccept+0x8e>
    }
    OS_ENTER_CRITICAL();
    c3fa:	f00c fc81 	bl	18d00 <OS_CPU_SR_Save>
    c3fe:	4603      	mov	r3, r0
    c400:	613b      	str	r3, [r7, #16]
    pq = (OS_Q *)pevent->OSEventPtr;             /* Point at queue control block                       */
    c402:	687b      	ldr	r3, [r7, #4]
    c404:	685b      	ldr	r3, [r3, #4]
    c406:	60fb      	str	r3, [r7, #12]
    if (pq->OSQEntries > 0) {                    /* See if any messages in the queue                   */
    c408:	68fb      	ldr	r3, [r7, #12]
    c40a:	8adb      	ldrh	r3, [r3, #22]
    c40c:	2b00      	cmp	r3, #0
    c40e:	d01d      	beq.n	c44c <OSQAccept+0x78>
        pmsg = *pq->OSQOut++;                    /* Yes, extract oldest message from the queue         */
    c410:	68fb      	ldr	r3, [r7, #12]
    c412:	691b      	ldr	r3, [r3, #16]
    c414:	681a      	ldr	r2, [r3, #0]
    c416:	60ba      	str	r2, [r7, #8]
    c418:	f103 0204 	add.w	r2, r3, #4	; 0x4
    c41c:	68fb      	ldr	r3, [r7, #12]
    c41e:	611a      	str	r2, [r3, #16]
        pq->OSQEntries--;                        /* Update the number of entries in the queue          */
    c420:	68fb      	ldr	r3, [r7, #12]
    c422:	8adb      	ldrh	r3, [r3, #22]
    c424:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    c428:	b29a      	uxth	r2, r3
    c42a:	68fb      	ldr	r3, [r7, #12]
    c42c:	82da      	strh	r2, [r3, #22]
        if (pq->OSQOut == pq->OSQEnd) {          /* Wrap OUT pointer if we are at the end of the queue */
    c42e:	68fb      	ldr	r3, [r7, #12]
    c430:	691a      	ldr	r2, [r3, #16]
    c432:	68fb      	ldr	r3, [r7, #12]
    c434:	689b      	ldr	r3, [r3, #8]
    c436:	429a      	cmp	r2, r3
    c438:	d103      	bne.n	c442 <OSQAccept+0x6e>
            pq->OSQOut = pq->OSQStart;
    c43a:	68fb      	ldr	r3, [r7, #12]
    c43c:	685a      	ldr	r2, [r3, #4]
    c43e:	68fb      	ldr	r3, [r7, #12]
    c440:	611a      	str	r2, [r3, #16]
        }
        *perr = OS_ERR_NONE;
    c442:	683b      	ldr	r3, [r7, #0]
    c444:	f04f 0200 	mov.w	r2, #0	; 0x0
    c448:	701a      	strb	r2, [r3, #0]
    c44a:	e006      	b.n	c45a <OSQAccept+0x86>
    } else {
        *perr = OS_ERR_Q_EMPTY;
    c44c:	683b      	ldr	r3, [r7, #0]
    c44e:	f04f 021f 	mov.w	r2, #31	; 0x1f
    c452:	701a      	strb	r2, [r3, #0]
        pmsg  = (void *)0;                       /* Queue is empty                                     */
    c454:	f04f 0300 	mov.w	r3, #0	; 0x0
    c458:	60bb      	str	r3, [r7, #8]
    }
    OS_EXIT_CRITICAL();
    c45a:	6938      	ldr	r0, [r7, #16]
    c45c:	f00c fc54 	bl	18d08 <OS_CPU_SR_Restore>
    return (pmsg);                               /* Return message received (or NULL)                  */
    c460:	68bb      	ldr	r3, [r7, #8]
}
    c462:	4618      	mov	r0, r3
    c464:	f107 0714 	add.w	r7, r7, #20	; 0x14
    c468:	46bd      	mov	sp, r7
    c46a:	bd80      	pop	{r7, pc}

0000c46c <OSQCreate>:
*              == (OS_EVENT *)0  if no event control blocks were available or an error was detected
*********************************************************************************************************
*/

OS_EVENT  *OSQCreate (void **start, INT16U size)
{
    c46c:	b580      	push	{r7, lr}
    c46e:	b085      	sub	sp, #20
    c470:	af00      	add	r7, sp, #0
    c472:	6078      	str	r0, [r7, #4]
    c474:	460b      	mov	r3, r1
    c476:	803b      	strh	r3, [r7, #0]
    OS_EVENT  *pevent;
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    c478:	f04f 0300 	mov.w	r3, #0	; 0x0
    c47c:	613b      	str	r3, [r7, #16]
#endif



    if (OSIntNesting > 0) {                      /* See if called from ISR ...                         */
    c47e:	f241 33d0 	movw	r3, #5072	; 0x13d0
    c482:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c486:	781b      	ldrb	r3, [r3, #0]
    c488:	2b00      	cmp	r3, #0
    c48a:	d002      	beq.n	c492 <OSQCreate+0x26>
        return ((OS_EVENT *)0);                  /* ... can't CREATE from an ISR                       */
    c48c:	f04f 0300 	mov.w	r3, #0	; 0x0
    c490:	e07f      	b.n	c592 <OSQCreate+0x126>
    }
    OS_ENTER_CRITICAL();
    c492:	f00c fc35 	bl	18d00 <OS_CPU_SR_Save>
    c496:	4603      	mov	r3, r0
    c498:	613b      	str	r3, [r7, #16]
    pevent = OSEventFreeList;                    /* Get next free event control block                  */
    c49a:	f241 33cc 	movw	r3, #5068	; 0x13cc
    c49e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4a2:	681b      	ldr	r3, [r3, #0]
    c4a4:	60bb      	str	r3, [r7, #8]
    if (OSEventFreeList != (OS_EVENT *)0) {      /* See if pool of free ECB pool was empty             */
    c4a6:	f241 33cc 	movw	r3, #5068	; 0x13cc
    c4aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ae:	681b      	ldr	r3, [r3, #0]
    c4b0:	2b00      	cmp	r3, #0
    c4b2:	d00b      	beq.n	c4cc <OSQCreate+0x60>
        OSEventFreeList = (OS_EVENT *)OSEventFreeList->OSEventPtr;
    c4b4:	f241 33cc 	movw	r3, #5068	; 0x13cc
    c4b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4bc:	681b      	ldr	r3, [r3, #0]
    c4be:	685b      	ldr	r3, [r3, #4]
    c4c0:	461a      	mov	r2, r3
    c4c2:	f241 33cc 	movw	r3, #5068	; 0x13cc
    c4c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ca:	601a      	str	r2, [r3, #0]
    }
    OS_EXIT_CRITICAL();
    c4cc:	6938      	ldr	r0, [r7, #16]
    c4ce:	f00c fc1b 	bl	18d08 <OS_CPU_SR_Restore>
    if (pevent != (OS_EVENT *)0) {               /* See if we have an event control block              */
    c4d2:	68bb      	ldr	r3, [r7, #8]
    c4d4:	2b00      	cmp	r3, #0
    c4d6:	d05b      	beq.n	c590 <OSQCreate+0x124>
        OS_ENTER_CRITICAL();
    c4d8:	f00c fc12 	bl	18d00 <OS_CPU_SR_Save>
    c4dc:	4603      	mov	r3, r0
    c4de:	613b      	str	r3, [r7, #16]
        pq = OSQFreeList;                        /* Get a free queue control block                     */
    c4e0:	f241 13bc 	movw	r3, #4540	; 0x11bc
    c4e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4e8:	681b      	ldr	r3, [r3, #0]
    c4ea:	60fb      	str	r3, [r7, #12]
        if (pq != (OS_Q *)0) {                   /* Were we able to get a queue control block ?        */
    c4ec:	68fb      	ldr	r3, [r7, #12]
    c4ee:	2b00      	cmp	r3, #0
    c4f0:	d03b      	beq.n	c56a <OSQCreate+0xfe>
            OSQFreeList            = OSQFreeList->OSQPtr; /* Yes, Adjust free list pointer to next free*/
    c4f2:	f241 13bc 	movw	r3, #4540	; 0x11bc
    c4f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4fa:	681b      	ldr	r3, [r3, #0]
    c4fc:	681a      	ldr	r2, [r3, #0]
    c4fe:	f241 13bc 	movw	r3, #4540	; 0x11bc
    c502:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c506:	601a      	str	r2, [r3, #0]
            OS_EXIT_CRITICAL();
    c508:	6938      	ldr	r0, [r7, #16]
    c50a:	f00c fbfd 	bl	18d08 <OS_CPU_SR_Restore>
            pq->OSQStart           = start;               /*      Initialize the queue                 */
    c50e:	68fb      	ldr	r3, [r7, #12]
    c510:	687a      	ldr	r2, [r7, #4]
    c512:	605a      	str	r2, [r3, #4]
            pq->OSQEnd             = &start[size];
    c514:	883b      	ldrh	r3, [r7, #0]
    c516:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c51a:	687a      	ldr	r2, [r7, #4]
    c51c:	441a      	add	r2, r3
    c51e:	68fb      	ldr	r3, [r7, #12]
    c520:	609a      	str	r2, [r3, #8]
            pq->OSQIn              = start;
    c522:	68fb      	ldr	r3, [r7, #12]
    c524:	687a      	ldr	r2, [r7, #4]
    c526:	60da      	str	r2, [r3, #12]
            pq->OSQOut             = start;
    c528:	68fb      	ldr	r3, [r7, #12]
    c52a:	687a      	ldr	r2, [r7, #4]
    c52c:	611a      	str	r2, [r3, #16]
            pq->OSQSize            = size;
    c52e:	68fb      	ldr	r3, [r7, #12]
    c530:	883a      	ldrh	r2, [r7, #0]
    c532:	829a      	strh	r2, [r3, #20]
            pq->OSQEntries         = 0;
    c534:	68fb      	ldr	r3, [r7, #12]
    c536:	f04f 0200 	mov.w	r2, #0	; 0x0
    c53a:	82da      	strh	r2, [r3, #22]
            pevent->OSEventType    = OS_EVENT_TYPE_Q;
    c53c:	68bb      	ldr	r3, [r7, #8]
    c53e:	f04f 0202 	mov.w	r2, #2	; 0x2
    c542:	701a      	strb	r2, [r3, #0]
            pevent->OSEventCnt     = 0;
    c544:	68bb      	ldr	r3, [r7, #8]
    c546:	f04f 0200 	mov.w	r2, #0	; 0x0
    c54a:	811a      	strh	r2, [r3, #8]
            pevent->OSEventPtr     = pq;
    c54c:	68bb      	ldr	r3, [r7, #8]
    c54e:	68fa      	ldr	r2, [r7, #12]
    c550:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_SIZE > 1
            pevent->OSEventName[0] = '?';                  /* Unknown name                             */
    c552:	68bb      	ldr	r3, [r7, #8]
    c554:	f04f 023f 	mov.w	r2, #63	; 0x3f
    c558:	74da      	strb	r2, [r3, #19]
            pevent->OSEventName[1] = OS_ASCII_NUL;
    c55a:	68bb      	ldr	r3, [r7, #8]
    c55c:	f04f 0200 	mov.w	r2, #0	; 0x0
    c560:	751a      	strb	r2, [r3, #20]
#endif
            OS_EventWaitListInit(pevent);                 /*      Initalize the wait list              */
    c562:	68b8      	ldr	r0, [r7, #8]
    c564:	f7fd f900 	bl	9768 <OS_EventWaitListInit>
    c568:	e012      	b.n	c590 <OSQCreate+0x124>
        } else {
            pevent->OSEventPtr = (void *)OSEventFreeList; /* No,  Return event control block on error  */
    c56a:	f241 33cc 	movw	r3, #5068	; 0x13cc
    c56e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c572:	681a      	ldr	r2, [r3, #0]
    c574:	68bb      	ldr	r3, [r7, #8]
    c576:	605a      	str	r2, [r3, #4]
            OSEventFreeList    = pevent;
    c578:	f241 33cc 	movw	r3, #5068	; 0x13cc
    c57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c580:	68ba      	ldr	r2, [r7, #8]
    c582:	601a      	str	r2, [r3, #0]
            OS_EXIT_CRITICAL();
    c584:	6938      	ldr	r0, [r7, #16]
    c586:	f00c fbbf 	bl	18d08 <OS_CPU_SR_Restore>
            pevent = (OS_EVENT *)0;
    c58a:	f04f 0300 	mov.w	r3, #0	; 0x0
    c58e:	60bb      	str	r3, [r7, #8]
        }
    }
    return (pevent);
    c590:	68bb      	ldr	r3, [r7, #8]
}
    c592:	4618      	mov	r0, r3
    c594:	f107 0714 	add.w	r7, r7, #20	; 0x14
    c598:	46bd      	mov	sp, r7
    c59a:	bd80      	pop	{r7, pc}

0000c59c <OSQDel>:
*********************************************************************************************************
*/

#if OS_Q_DEL_EN > 0
OS_EVENT  *OSQDel (OS_EVENT *pevent, INT8U opt, INT8U *perr)
{
    c59c:	b580      	push	{r7, lr}
    c59e:	b087      	sub	sp, #28
    c5a0:	af00      	add	r7, sp, #0
    c5a2:	60b8      	str	r0, [r7, #8]
    c5a4:	460b      	mov	r3, r1
    c5a6:	603a      	str	r2, [r7, #0]
    c5a8:	713b      	strb	r3, [r7, #4]
    BOOLEAN    tasks_waiting;
    OS_EVENT  *pevent_return;
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    c5aa:	f04f 0300 	mov.w	r3, #0	; 0x0
    c5ae:	61bb      	str	r3, [r7, #24]
    if (pevent == (OS_EVENT *)0) {                         /* Validate 'pevent'                        */
        *perr = OS_ERR_PEVENT_NULL;
        return (pevent);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {          /* Validate event block type                */
    c5b0:	68bb      	ldr	r3, [r7, #8]
    c5b2:	781b      	ldrb	r3, [r3, #0]
    c5b4:	2b02      	cmp	r3, #2
    c5b6:	d005      	beq.n	c5c4 <OSQDel+0x28>
        *perr = OS_ERR_EVENT_TYPE;
    c5b8:	683b      	ldr	r3, [r7, #0]
    c5ba:	f04f 0201 	mov.w	r2, #1	; 0x1
    c5be:	701a      	strb	r2, [r3, #0]
        return (pevent);
    c5c0:	68bb      	ldr	r3, [r7, #8]
    c5c2:	e0bc      	b.n	c73e <OSQDel+0x1a2>
    }
    if (OSIntNesting > 0) {                                /* See if called from ISR ...               */
    c5c4:	f241 33d0 	movw	r3, #5072	; 0x13d0
    c5c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5cc:	781b      	ldrb	r3, [r3, #0]
    c5ce:	2b00      	cmp	r3, #0
    c5d0:	d005      	beq.n	c5de <OSQDel+0x42>
        *perr = OS_ERR_DEL_ISR;                            /* ... can't DELETE from an ISR             */
    c5d2:	683b      	ldr	r3, [r7, #0]
    c5d4:	f04f 020f 	mov.w	r2, #15	; 0xf
    c5d8:	701a      	strb	r2, [r3, #0]
        return (pevent);
    c5da:	68bb      	ldr	r3, [r7, #8]
    c5dc:	e0af      	b.n	c73e <OSQDel+0x1a2>
    }
    OS_ENTER_CRITICAL();
    c5de:	f00c fb8f 	bl	18d00 <OS_CPU_SR_Save>
    c5e2:	4603      	mov	r3, r0
    c5e4:	61bb      	str	r3, [r7, #24]
    if (pevent->OSEventGrp != 0) {                         /* See if any tasks waiting on queue        */
    c5e6:	68bb      	ldr	r3, [r7, #8]
    c5e8:	7a9b      	ldrb	r3, [r3, #10]
    c5ea:	2b00      	cmp	r3, #0
    c5ec:	d003      	beq.n	c5f6 <OSQDel+0x5a>
        tasks_waiting = OS_TRUE;                           /* Yes                                      */
    c5ee:	f04f 0301 	mov.w	r3, #1	; 0x1
    c5f2:	73fb      	strb	r3, [r7, #15]
    c5f4:	e002      	b.n	c5fc <OSQDel+0x60>
    } else {
        tasks_waiting = OS_FALSE;                          /* No                                       */
    c5f6:	f04f 0300 	mov.w	r3, #0	; 0x0
    c5fa:	73fb      	strb	r3, [r7, #15]
    }
    switch (opt) {
    c5fc:	793b      	ldrb	r3, [r7, #4]
    c5fe:	2b00      	cmp	r3, #0
    c600:	d002      	beq.n	c608 <OSQDel+0x6c>
    c602:	2b01      	cmp	r3, #1
    c604:	d04f      	beq.n	c6a6 <OSQDel+0x10a>
    c606:	e090      	b.n	c72a <OSQDel+0x18e>
        case OS_DEL_NO_PEND:                               /* Delete queue only if no task waiting     */
             if (tasks_waiting == OS_FALSE) {
    c608:	7bfb      	ldrb	r3, [r7, #15]
    c60a:	2b00      	cmp	r3, #0
    c60c:	d137      	bne.n	c67e <OSQDel+0xe2>
#if OS_EVENT_NAME_SIZE > 1
                 pevent->OSEventName[0] = '?';             /* Unknown name                             */
    c60e:	68bb      	ldr	r3, [r7, #8]
    c610:	f04f 023f 	mov.w	r2, #63	; 0x3f
    c614:	74da      	strb	r2, [r3, #19]
                 pevent->OSEventName[1] = OS_ASCII_NUL;
    c616:	68bb      	ldr	r3, [r7, #8]
    c618:	f04f 0200 	mov.w	r2, #0	; 0x0
    c61c:	751a      	strb	r2, [r3, #20]
#endif
                 pq                     = (OS_Q *)pevent->OSEventPtr;  /* Return OS_Q to free list     */
    c61e:	68bb      	ldr	r3, [r7, #8]
    c620:	685b      	ldr	r3, [r3, #4]
    c622:	617b      	str	r3, [r7, #20]
                 pq->OSQPtr             = OSQFreeList;
    c624:	f241 13bc 	movw	r3, #4540	; 0x11bc
    c628:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c62c:	681a      	ldr	r2, [r3, #0]
    c62e:	697b      	ldr	r3, [r7, #20]
    c630:	601a      	str	r2, [r3, #0]
                 OSQFreeList            = pq;
    c632:	f241 13bc 	movw	r3, #4540	; 0x11bc
    c636:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c63a:	697a      	ldr	r2, [r7, #20]
    c63c:	601a      	str	r2, [r3, #0]
                 pevent->OSEventType    = OS_EVENT_TYPE_UNUSED;
    c63e:	68bb      	ldr	r3, [r7, #8]
    c640:	f04f 0200 	mov.w	r2, #0	; 0x0
    c644:	701a      	strb	r2, [r3, #0]
                 pevent->OSEventPtr     = OSEventFreeList; /* Return Event Control Block to free list  */
    c646:	f241 33cc 	movw	r3, #5068	; 0x13cc
    c64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c64e:	681a      	ldr	r2, [r3, #0]
    c650:	68bb      	ldr	r3, [r7, #8]
    c652:	605a      	str	r2, [r3, #4]
                 pevent->OSEventCnt     = 0;
    c654:	68bb      	ldr	r3, [r7, #8]
    c656:	f04f 0200 	mov.w	r2, #0	; 0x0
    c65a:	811a      	strh	r2, [r3, #8]
                 OSEventFreeList        = pevent;          /* Get next free event control block        */
    c65c:	f241 33cc 	movw	r3, #5068	; 0x13cc
    c660:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c664:	68ba      	ldr	r2, [r7, #8]
    c666:	601a      	str	r2, [r3, #0]
                 OS_EXIT_CRITICAL();
    c668:	69b8      	ldr	r0, [r7, #24]
    c66a:	f00c fb4d 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr                  = OS_ERR_NONE;
    c66e:	683b      	ldr	r3, [r7, #0]
    c670:	f04f 0200 	mov.w	r2, #0	; 0x0
    c674:	701a      	strb	r2, [r3, #0]
                 pevent_return          = (OS_EVENT *)0;   /* Queue has been deleted                   */
    c676:	f04f 0300 	mov.w	r3, #0	; 0x0
    c67a:	613b      	str	r3, [r7, #16]
             } else {
                 OS_EXIT_CRITICAL();
                 *perr                  = OS_ERR_TASK_WAITING;
                 pevent_return          = pevent;
             }
             break;
    c67c:	e05e      	b.n	c73c <OSQDel+0x1a0>
                 OSEventFreeList        = pevent;          /* Get next free event control block        */
                 OS_EXIT_CRITICAL();
                 *perr                  = OS_ERR_NONE;
                 pevent_return          = (OS_EVENT *)0;   /* Queue has been deleted                   */
             } else {
                 OS_EXIT_CRITICAL();
    c67e:	69b8      	ldr	r0, [r7, #24]
    c680:	f00c fb42 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr                  = OS_ERR_TASK_WAITING;
    c684:	683b      	ldr	r3, [r7, #0]
    c686:	f04f 0249 	mov.w	r2, #73	; 0x49
    c68a:	701a      	strb	r2, [r3, #0]
                 pevent_return          = pevent;
    c68c:	68bb      	ldr	r3, [r7, #8]
    c68e:	613b      	str	r3, [r7, #16]
             }
             break;
    c690:	e054      	b.n	c73c <OSQDel+0x1a0>

        case OS_DEL_ALWAYS:                                /* Always delete the queue                  */
             while (pevent->OSEventGrp != 0) {             /* Ready ALL tasks waiting for queue        */
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_Q, OS_STAT_PEND_OK);
    c692:	68b8      	ldr	r0, [r7, #8]
    c694:	f04f 0100 	mov.w	r1, #0	; 0x0
    c698:	f04f 0204 	mov.w	r2, #4	; 0x4
    c69c:	f04f 0300 	mov.w	r3, #0	; 0x0
    c6a0:	f7fc fe46 	bl	9330 <OS_EventTaskRdy>
    c6a4:	e000      	b.n	c6a8 <OSQDel+0x10c>
                 pevent_return          = pevent;
             }
             break;

        case OS_DEL_ALWAYS:                                /* Always delete the queue                  */
             while (pevent->OSEventGrp != 0) {             /* Ready ALL tasks waiting for queue        */
    c6a6:	bf00      	nop
    c6a8:	68bb      	ldr	r3, [r7, #8]
    c6aa:	7a9b      	ldrb	r3, [r3, #10]
    c6ac:	2b00      	cmp	r3, #0
    c6ae:	d1f0      	bne.n	c692 <OSQDel+0xf6>
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_Q, OS_STAT_PEND_OK);
             }
#if OS_EVENT_NAME_SIZE > 1
             pevent->OSEventName[0] = '?';                 /* Unknown name                             */
    c6b0:	68bb      	ldr	r3, [r7, #8]
    c6b2:	f04f 023f 	mov.w	r2, #63	; 0x3f
    c6b6:	74da      	strb	r2, [r3, #19]
             pevent->OSEventName[1] = OS_ASCII_NUL;
    c6b8:	68bb      	ldr	r3, [r7, #8]
    c6ba:	f04f 0200 	mov.w	r2, #0	; 0x0
    c6be:	751a      	strb	r2, [r3, #20]
#endif
             pq                     = (OS_Q *)pevent->OSEventPtr;   /* Return OS_Q to free list        */
    c6c0:	68bb      	ldr	r3, [r7, #8]
    c6c2:	685b      	ldr	r3, [r3, #4]
    c6c4:	617b      	str	r3, [r7, #20]
             pq->OSQPtr             = OSQFreeList;
    c6c6:	f241 13bc 	movw	r3, #4540	; 0x11bc
    c6ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6ce:	681a      	ldr	r2, [r3, #0]
    c6d0:	697b      	ldr	r3, [r7, #20]
    c6d2:	601a      	str	r2, [r3, #0]
             OSQFreeList            = pq;
    c6d4:	f241 13bc 	movw	r3, #4540	; 0x11bc
    c6d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6dc:	697a      	ldr	r2, [r7, #20]
    c6de:	601a      	str	r2, [r3, #0]
             pevent->OSEventType    = OS_EVENT_TYPE_UNUSED;
    c6e0:	68bb      	ldr	r3, [r7, #8]
    c6e2:	f04f 0200 	mov.w	r2, #0	; 0x0
    c6e6:	701a      	strb	r2, [r3, #0]
             pevent->OSEventPtr     = OSEventFreeList;     /* Return Event Control Block to free list  */
    c6e8:	f241 33cc 	movw	r3, #5068	; 0x13cc
    c6ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6f0:	681a      	ldr	r2, [r3, #0]
    c6f2:	68bb      	ldr	r3, [r7, #8]
    c6f4:	605a      	str	r2, [r3, #4]
             pevent->OSEventCnt     = 0;
    c6f6:	68bb      	ldr	r3, [r7, #8]
    c6f8:	f04f 0200 	mov.w	r2, #0	; 0x0
    c6fc:	811a      	strh	r2, [r3, #8]
             OSEventFreeList        = pevent;              /* Get next free event control block        */
    c6fe:	f241 33cc 	movw	r3, #5068	; 0x13cc
    c702:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c706:	68ba      	ldr	r2, [r7, #8]
    c708:	601a      	str	r2, [r3, #0]
             OS_EXIT_CRITICAL();
    c70a:	69b8      	ldr	r0, [r7, #24]
    c70c:	f00c fafc 	bl	18d08 <OS_CPU_SR_Restore>
             if (tasks_waiting == OS_TRUE) {               /* Reschedule only if task(s) were waiting  */
    c710:	7bfb      	ldrb	r3, [r7, #15]
    c712:	2b01      	cmp	r3, #1
    c714:	d101      	bne.n	c71a <OSQDel+0x17e>
                 OS_Sched();                               /* Find highest priority task ready to run  */
    c716:	f7fd fa2b 	bl	9b70 <OS_Sched>
             }
             *perr                  = OS_ERR_NONE;
    c71a:	683b      	ldr	r3, [r7, #0]
    c71c:	f04f 0200 	mov.w	r2, #0	; 0x0
    c720:	701a      	strb	r2, [r3, #0]
             pevent_return          = (OS_EVENT *)0;       /* Queue has been deleted                   */
    c722:	f04f 0300 	mov.w	r3, #0	; 0x0
    c726:	613b      	str	r3, [r7, #16]
             break;
    c728:	e008      	b.n	c73c <OSQDel+0x1a0>

        default:
             OS_EXIT_CRITICAL();
    c72a:	69b8      	ldr	r0, [r7, #24]
    c72c:	f00c faec 	bl	18d08 <OS_CPU_SR_Restore>
             *perr                  = OS_ERR_INVALID_OPT;
    c730:	683b      	ldr	r3, [r7, #0]
    c732:	f04f 0207 	mov.w	r2, #7	; 0x7
    c736:	701a      	strb	r2, [r3, #0]
             pevent_return          = pevent;
    c738:	68bb      	ldr	r3, [r7, #8]
    c73a:	613b      	str	r3, [r7, #16]
             break;
    }
    return (pevent_return);
    c73c:	693b      	ldr	r3, [r7, #16]
}
    c73e:	4618      	mov	r0, r3
    c740:	f107 071c 	add.w	r7, r7, #28	; 0x1c
    c744:	46bd      	mov	sp, r7
    c746:	bd80      	pop	{r7, pc}

0000c748 <OSQFlush>:
*********************************************************************************************************
*/

#if OS_Q_FLUSH_EN > 0
INT8U  OSQFlush (OS_EVENT *pevent)
{
    c748:	b580      	push	{r7, lr}
    c74a:	b083      	sub	sp, #12
    c74c:	af00      	add	r7, sp, #0
    c74e:	6038      	str	r0, [r7, #0]
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    c750:	f04f 0300 	mov.w	r3, #0	; 0x0
    c754:	60bb      	str	r3, [r7, #8]
    }
    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {     /* Validate event block type                     */
        return (OS_ERR_EVENT_TYPE);
    }
#endif
    OS_ENTER_CRITICAL();
    c756:	f00c fad3 	bl	18d00 <OS_CPU_SR_Save>
    c75a:	4603      	mov	r3, r0
    c75c:	60bb      	str	r3, [r7, #8]
    pq             = (OS_Q *)pevent->OSEventPtr;      /* Point to queue storage structure              */
    c75e:	683b      	ldr	r3, [r7, #0]
    c760:	685b      	ldr	r3, [r3, #4]
    c762:	607b      	str	r3, [r7, #4]
    pq->OSQIn      = pq->OSQStart;
    c764:	687b      	ldr	r3, [r7, #4]
    c766:	685a      	ldr	r2, [r3, #4]
    c768:	687b      	ldr	r3, [r7, #4]
    c76a:	60da      	str	r2, [r3, #12]
    pq->OSQOut     = pq->OSQStart;
    c76c:	687b      	ldr	r3, [r7, #4]
    c76e:	685a      	ldr	r2, [r3, #4]
    c770:	687b      	ldr	r3, [r7, #4]
    c772:	611a      	str	r2, [r3, #16]
    pq->OSQEntries = 0;
    c774:	687b      	ldr	r3, [r7, #4]
    c776:	f04f 0200 	mov.w	r2, #0	; 0x0
    c77a:	82da      	strh	r2, [r3, #22]
    OS_EXIT_CRITICAL();
    c77c:	68b8      	ldr	r0, [r7, #8]
    c77e:	f00c fac3 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    c782:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    c786:	4618      	mov	r0, r3
    c788:	f107 070c 	add.w	r7, r7, #12	; 0xc
    c78c:	46bd      	mov	sp, r7
    c78e:	bd80      	pop	{r7, pc}

0000c790 <OSQPend>:
* Note(s)    : As of V2.60, this function allows you to receive NULL pointer messages.
*********************************************************************************************************
*/

void  *OSQPend (OS_EVENT *pevent, INT16U timeout, INT8U *perr)
{
    c790:	b580      	push	{r7, lr}
    c792:	b086      	sub	sp, #24
    c794:	af00      	add	r7, sp, #0
    c796:	60b8      	str	r0, [r7, #8]
    c798:	460b      	mov	r3, r1
    c79a:	603a      	str	r2, [r7, #0]
    c79c:	80bb      	strh	r3, [r7, #4]
    void      *pmsg;
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    c79e:	f04f 0300 	mov.w	r3, #0	; 0x0
    c7a2:	617b      	str	r3, [r7, #20]
    if (pevent == (OS_EVENT *)0) {               /* Validate 'pevent'                                  */
        *perr = OS_ERR_PEVENT_NULL;
        return ((void *)0);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {/* Validate event block type                          */
    c7a4:	68bb      	ldr	r3, [r7, #8]
    c7a6:	781b      	ldrb	r3, [r3, #0]
    c7a8:	2b02      	cmp	r3, #2
    c7aa:	d006      	beq.n	c7ba <OSQPend+0x2a>
        *perr = OS_ERR_EVENT_TYPE;
    c7ac:	683b      	ldr	r3, [r7, #0]
    c7ae:	f04f 0201 	mov.w	r2, #1	; 0x1
    c7b2:	701a      	strb	r2, [r3, #0]
        return ((void *)0);
    c7b4:	f04f 0300 	mov.w	r3, #0	; 0x0
    c7b8:	e0d3      	b.n	c962 <OSQPend+0x1d2>
    }
    if (OSIntNesting > 0) {                      /* See if called from ISR ...                         */
    c7ba:	f241 33d0 	movw	r3, #5072	; 0x13d0
    c7be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7c2:	781b      	ldrb	r3, [r3, #0]
    c7c4:	2b00      	cmp	r3, #0
    c7c6:	d006      	beq.n	c7d6 <OSQPend+0x46>
        *perr = OS_ERR_PEND_ISR;                 /* ... can't PEND from an ISR                         */
    c7c8:	683b      	ldr	r3, [r7, #0]
    c7ca:	f04f 0202 	mov.w	r2, #2	; 0x2
    c7ce:	701a      	strb	r2, [r3, #0]
        return ((void *)0);
    c7d0:	f04f 0300 	mov.w	r3, #0	; 0x0
    c7d4:	e0c5      	b.n	c962 <OSQPend+0x1d2>
    }
    if (OSLockNesting > 0) {                     /* See if called with scheduler locked ...            */
    c7d6:	f640 23a0 	movw	r3, #2720	; 0xaa0
    c7da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7de:	781b      	ldrb	r3, [r3, #0]
    c7e0:	2b00      	cmp	r3, #0
    c7e2:	d006      	beq.n	c7f2 <OSQPend+0x62>
        *perr = OS_ERR_PEND_LOCKED;              /* ... can't PEND when locked                         */
    c7e4:	683b      	ldr	r3, [r7, #0]
    c7e6:	f04f 020d 	mov.w	r2, #13	; 0xd
    c7ea:	701a      	strb	r2, [r3, #0]
        return ((void *)0);
    c7ec:	f04f 0300 	mov.w	r3, #0	; 0x0
    c7f0:	e0b7      	b.n	c962 <OSQPend+0x1d2>
    }
    OS_ENTER_CRITICAL();
    c7f2:	f00c fa85 	bl	18d00 <OS_CPU_SR_Save>
    c7f6:	4603      	mov	r3, r0
    c7f8:	617b      	str	r3, [r7, #20]
    pq = (OS_Q *)pevent->OSEventPtr;             /* Point at queue control block                       */
    c7fa:	68bb      	ldr	r3, [r7, #8]
    c7fc:	685b      	ldr	r3, [r3, #4]
    c7fe:	613b      	str	r3, [r7, #16]
    if (pq->OSQEntries > 0) {                    /* See if any messages in the queue                   */
    c800:	693b      	ldr	r3, [r7, #16]
    c802:	8adb      	ldrh	r3, [r3, #22]
    c804:	2b00      	cmp	r3, #0
    c806:	d021      	beq.n	c84c <OSQPend+0xbc>
        pmsg = *pq->OSQOut++;                    /* Yes, extract oldest message from the queue         */
    c808:	693b      	ldr	r3, [r7, #16]
    c80a:	691b      	ldr	r3, [r3, #16]
    c80c:	681a      	ldr	r2, [r3, #0]
    c80e:	60fa      	str	r2, [r7, #12]
    c810:	f103 0204 	add.w	r2, r3, #4	; 0x4
    c814:	693b      	ldr	r3, [r7, #16]
    c816:	611a      	str	r2, [r3, #16]
        pq->OSQEntries--;                        /* Update the number of entries in the queue          */
    c818:	693b      	ldr	r3, [r7, #16]
    c81a:	8adb      	ldrh	r3, [r3, #22]
    c81c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    c820:	b29a      	uxth	r2, r3
    c822:	693b      	ldr	r3, [r7, #16]
    c824:	82da      	strh	r2, [r3, #22]
        if (pq->OSQOut == pq->OSQEnd) {          /* Wrap OUT pointer if we are at the end of the queue */
    c826:	693b      	ldr	r3, [r7, #16]
    c828:	691a      	ldr	r2, [r3, #16]
    c82a:	693b      	ldr	r3, [r7, #16]
    c82c:	689b      	ldr	r3, [r3, #8]
    c82e:	429a      	cmp	r2, r3
    c830:	d103      	bne.n	c83a <OSQPend+0xaa>
            pq->OSQOut = pq->OSQStart;
    c832:	693b      	ldr	r3, [r7, #16]
    c834:	685a      	ldr	r2, [r3, #4]
    c836:	693b      	ldr	r3, [r7, #16]
    c838:	611a      	str	r2, [r3, #16]
        }
        OS_EXIT_CRITICAL();
    c83a:	6978      	ldr	r0, [r7, #20]
    c83c:	f00c fa64 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_NONE;
    c840:	683b      	ldr	r3, [r7, #0]
    c842:	f04f 0200 	mov.w	r2, #0	; 0x0
    c846:	701a      	strb	r2, [r3, #0]
        return (pmsg);                           /* Return message received                            */
    c848:	68fb      	ldr	r3, [r7, #12]
    c84a:	e08a      	b.n	c962 <OSQPend+0x1d2>
    }
    OSTCBCur->OSTCBStat     |= OS_STAT_Q;        /* Task will have to pend for a message to be posted  */
    c84c:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c854:	681a      	ldr	r2, [r3, #0]
    c856:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c85a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c85e:	681b      	ldr	r3, [r3, #0]
    c860:	f893 3030 	ldrb.w	r3, [r3, #48]
    c864:	f043 0304 	orr.w	r3, r3, #4	; 0x4
    c868:	b2db      	uxtb	r3, r3
    c86a:	f882 3030 	strb.w	r3, [r2, #48]
    OSTCBCur->OSTCBStatPend  = OS_STAT_PEND_OK;
    c86e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c872:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c876:	681b      	ldr	r3, [r3, #0]
    c878:	f04f 0200 	mov.w	r2, #0	; 0x0
    c87c:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBDly       = timeout;          /* Load timeout into TCB                              */
    c880:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c888:	681b      	ldr	r3, [r3, #0]
    c88a:	88ba      	ldrh	r2, [r7, #4]
    c88c:	85da      	strh	r2, [r3, #46]
    OS_EventTaskWait(pevent);                    /* Suspend task until event or timeout occurs         */
    c88e:	68b8      	ldr	r0, [r7, #8]
    c890:	f7fc fdd2 	bl	9438 <OS_EventTaskWait>
    OS_EXIT_CRITICAL();
    c894:	6978      	ldr	r0, [r7, #20]
    c896:	f00c fa37 	bl	18d08 <OS_CPU_SR_Restore>
    OS_Sched();                                  /* Find next highest priority task ready to run       */
    c89a:	f7fd f969 	bl	9b70 <OS_Sched>
    OS_ENTER_CRITICAL();
    c89e:	f00c fa2f 	bl	18d00 <OS_CPU_SR_Save>
    c8a2:	4603      	mov	r3, r0
    c8a4:	617b      	str	r3, [r7, #20]
    switch (OSTCBCur->OSTCBStatPend) {                /* See if we timed-out or aborted                */
    c8a6:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c8aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ae:	681b      	ldr	r3, [r3, #0]
    c8b0:	f893 3031 	ldrb.w	r3, [r3, #49]
    c8b4:	2b00      	cmp	r3, #0
    c8b6:	d002      	beq.n	c8be <OSQPend+0x12e>
    c8b8:	2b02      	cmp	r3, #2
    c8ba:	d00c      	beq.n	c8d6 <OSQPend+0x146>
    c8bc:	e013      	b.n	c8e6 <OSQPend+0x156>
        case OS_STAT_PEND_OK:                         /* Extract message from TCB (Put there by QPost) */
             pmsg =  OSTCBCur->OSTCBMsg;
    c8be:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c8c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8c6:	681b      	ldr	r3, [r3, #0]
    c8c8:	6a5b      	ldr	r3, [r3, #36]
    c8ca:	60fb      	str	r3, [r7, #12]
            *perr =  OS_ERR_NONE;
    c8cc:	683b      	ldr	r3, [r7, #0]
    c8ce:	f04f 0200 	mov.w	r2, #0	; 0x0
    c8d2:	701a      	strb	r2, [r3, #0]
             break;
    c8d4:	e017      	b.n	c906 <OSQPend+0x176>

        case OS_STAT_PEND_ABORT:
             pmsg = (void *)0;
    c8d6:	f04f 0300 	mov.w	r3, #0	; 0x0
    c8da:	60fb      	str	r3, [r7, #12]
            *perr =  OS_ERR_PEND_ABORT;               /* Indicate that we aborted                      */
    c8dc:	683b      	ldr	r3, [r7, #0]
    c8de:	f04f 020e 	mov.w	r2, #14	; 0xe
    c8e2:	701a      	strb	r2, [r3, #0]
             break;
    c8e4:	e00f      	b.n	c906 <OSQPend+0x176>

        case OS_STAT_PEND_TO:
        default:
             OS_EventTaskRemove(OSTCBCur, pevent);
    c8e6:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c8ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ee:	681b      	ldr	r3, [r3, #0]
    c8f0:	4618      	mov	r0, r3
    c8f2:	68b9      	ldr	r1, [r7, #8]
    c8f4:	f7fc feb8 	bl	9668 <OS_EventTaskRemove>
             pmsg = (void *)0;
    c8f8:	f04f 0300 	mov.w	r3, #0	; 0x0
    c8fc:	60fb      	str	r3, [r7, #12]
            *perr =  OS_ERR_TIMEOUT;                  /* Indicate that we didn't get event within TO   */
    c8fe:	683b      	ldr	r3, [r7, #0]
    c900:	f04f 020a 	mov.w	r2, #10	; 0xa
    c904:	701a      	strb	r2, [r3, #0]
             break;
    }
    OSTCBCur->OSTCBStat          =  OS_STAT_RDY;      /* Set   task  status to ready                   */
    c906:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c90a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c90e:	681b      	ldr	r3, [r3, #0]
    c910:	f04f 0200 	mov.w	r2, #0	; 0x0
    c914:	f883 2030 	strb.w	r2, [r3, #48]
    OSTCBCur->OSTCBStatPend      =  OS_STAT_PEND_OK;  /* Clear pend  status                            */
    c918:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c91c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c920:	681b      	ldr	r3, [r3, #0]
    c922:	f04f 0200 	mov.w	r2, #0	; 0x0
    c926:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBEventPtr      = (OS_EVENT  *)0;    /* Clear event pointers                          */
    c92a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c92e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c932:	681b      	ldr	r3, [r3, #0]
    c934:	f04f 0200 	mov.w	r2, #0	; 0x0
    c938:	61da      	str	r2, [r3, #28]
#if (OS_EVENT_MULTI_EN > 0)
    OSTCBCur->OSTCBEventMultiPtr = (OS_EVENT **)0;
    c93a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c93e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c942:	681b      	ldr	r3, [r3, #0]
    c944:	f04f 0200 	mov.w	r2, #0	; 0x0
    c948:	621a      	str	r2, [r3, #32]
#endif
    OSTCBCur->OSTCBMsg           = (void      *)0;    /* Clear  received message                       */
    c94a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    c94e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c952:	681b      	ldr	r3, [r3, #0]
    c954:	f04f 0200 	mov.w	r2, #0	; 0x0
    c958:	625a      	str	r2, [r3, #36]
    OS_EXIT_CRITICAL();
    c95a:	6978      	ldr	r0, [r7, #20]
    c95c:	f00c f9d4 	bl	18d08 <OS_CPU_SR_Restore>
    return (pmsg);                                    /* Return received message                       */
    c960:	68fb      	ldr	r3, [r7, #12]
}
    c962:	4618      	mov	r0, r3
    c964:	f107 0718 	add.w	r7, r7, #24	; 0x18
    c968:	46bd      	mov	sp, r7
    c96a:	bd80      	pop	{r7, pc}

0000c96c <OSQPendAbort>:
*********************************************************************************************************
*/

#if OS_Q_PEND_ABORT_EN > 0
INT8U  OSQPendAbort (OS_EVENT *pevent, INT8U opt, INT8U *perr)
{
    c96c:	b580      	push	{r7, lr}
    c96e:	b085      	sub	sp, #20
    c970:	af00      	add	r7, sp, #0
    c972:	60b8      	str	r0, [r7, #8]
    c974:	460b      	mov	r3, r1
    c976:	603a      	str	r2, [r7, #0]
    c978:	713b      	strb	r3, [r7, #4]
    INT8U      nbr_tasks;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    c97a:	f04f 0300 	mov.w	r3, #0	; 0x0
    c97e:	613b      	str	r3, [r7, #16]
    if (pevent == (OS_EVENT *)0) {                         /* Validate 'pevent'                        */
        *perr = OS_ERR_PEVENT_NULL;
        return (0);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {          /* Validate event block type                */
    c980:	68bb      	ldr	r3, [r7, #8]
    c982:	781b      	ldrb	r3, [r3, #0]
    c984:	2b02      	cmp	r3, #2
    c986:	d006      	beq.n	c996 <OSQPendAbort+0x2a>
        *perr = OS_ERR_EVENT_TYPE;
    c988:	683b      	ldr	r3, [r7, #0]
    c98a:	f04f 0201 	mov.w	r2, #1	; 0x1
    c98e:	701a      	strb	r2, [r3, #0]
        return (0);
    c990:	f04f 0300 	mov.w	r3, #0	; 0x0
    c994:	e043      	b.n	ca1e <OSQPendAbort+0xb2>
    }
    OS_ENTER_CRITICAL();
    c996:	f00c f9b3 	bl	18d00 <OS_CPU_SR_Save>
    c99a:	4603      	mov	r3, r0
    c99c:	613b      	str	r3, [r7, #16]
    if (pevent->OSEventGrp != 0) {                         /* See if any task waiting on queue?        */
    c99e:	68bb      	ldr	r3, [r7, #8]
    c9a0:	7a9b      	ldrb	r3, [r3, #10]
    c9a2:	2b00      	cmp	r3, #0
    c9a4:	d032      	beq.n	ca0c <OSQPendAbort+0xa0>
        nbr_tasks = 0;
    c9a6:	f04f 0300 	mov.w	r3, #0	; 0x0
    c9aa:	73fb      	strb	r3, [r7, #15]
        switch (opt) {
    c9ac:	793b      	ldrb	r3, [r7, #4]
    c9ae:	2b01      	cmp	r3, #1
    c9b0:	d00e      	beq.n	c9d0 <OSQPendAbort+0x64>
    c9b2:	e013      	b.n	c9dc <OSQPendAbort+0x70>
            case OS_PEND_OPT_BROADCAST:                    /* Do we need to abort ALL waiting tasks?   */
                 while (pevent->OSEventGrp != 0) {         /* Yes, ready ALL tasks waiting on queue    */
                     (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_Q, OS_STAT_PEND_ABORT);
    c9b4:	68b8      	ldr	r0, [r7, #8]
    c9b6:	f04f 0100 	mov.w	r1, #0	; 0x0
    c9ba:	f04f 0204 	mov.w	r2, #4	; 0x4
    c9be:	f04f 0302 	mov.w	r3, #2	; 0x2
    c9c2:	f7fc fcb5 	bl	9330 <OS_EventTaskRdy>
                     nbr_tasks++;
    c9c6:	7bfb      	ldrb	r3, [r7, #15]
    c9c8:	f103 0301 	add.w	r3, r3, #1	; 0x1
    c9cc:	73fb      	strb	r3, [r7, #15]
    c9ce:	e000      	b.n	c9d2 <OSQPendAbort+0x66>
    OS_ENTER_CRITICAL();
    if (pevent->OSEventGrp != 0) {                         /* See if any task waiting on queue?        */
        nbr_tasks = 0;
        switch (opt) {
            case OS_PEND_OPT_BROADCAST:                    /* Do we need to abort ALL waiting tasks?   */
                 while (pevent->OSEventGrp != 0) {         /* Yes, ready ALL tasks waiting on queue    */
    c9d0:	bf00      	nop
    c9d2:	68bb      	ldr	r3, [r7, #8]
    c9d4:	7a9b      	ldrb	r3, [r3, #10]
    c9d6:	2b00      	cmp	r3, #0
    c9d8:	d1ec      	bne.n	c9b4 <OSQPendAbort+0x48>
                     (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_Q, OS_STAT_PEND_ABORT);
                     nbr_tasks++;
                 }
                 break;
    c9da:	e00c      	b.n	c9f6 <OSQPendAbort+0x8a>
               
            case OS_PEND_OPT_NONE:
            default:                                       /* No,  ready HPT       waiting on queue    */
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_Q, OS_STAT_PEND_ABORT);
    c9dc:	68b8      	ldr	r0, [r7, #8]
    c9de:	f04f 0100 	mov.w	r1, #0	; 0x0
    c9e2:	f04f 0204 	mov.w	r2, #4	; 0x4
    c9e6:	f04f 0302 	mov.w	r3, #2	; 0x2
    c9ea:	f7fc fca1 	bl	9330 <OS_EventTaskRdy>
                 nbr_tasks++;
    c9ee:	7bfb      	ldrb	r3, [r7, #15]
    c9f0:	f103 0301 	add.w	r3, r3, #1	; 0x1
    c9f4:	73fb      	strb	r3, [r7, #15]
                 break;
        }
        OS_EXIT_CRITICAL();
    c9f6:	6938      	ldr	r0, [r7, #16]
    c9f8:	f00c f986 	bl	18d08 <OS_CPU_SR_Restore>
        OS_Sched();                                        /* Find HPT ready to run                    */
    c9fc:	f7fd f8b8 	bl	9b70 <OS_Sched>
        *perr = OS_ERR_PEND_ABORT;
    ca00:	683b      	ldr	r3, [r7, #0]
    ca02:	f04f 020e 	mov.w	r2, #14	; 0xe
    ca06:	701a      	strb	r2, [r3, #0]
        return (nbr_tasks);
    ca08:	7bfb      	ldrb	r3, [r7, #15]
    ca0a:	e008      	b.n	ca1e <OSQPendAbort+0xb2>
    }
    OS_EXIT_CRITICAL();
    ca0c:	6938      	ldr	r0, [r7, #16]
    ca0e:	f00c f97b 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    ca12:	683b      	ldr	r3, [r7, #0]
    ca14:	f04f 0200 	mov.w	r2, #0	; 0x0
    ca18:	701a      	strb	r2, [r3, #0]
    return (0);                                            /* No tasks waiting on queue                */
    ca1a:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    ca1e:	4618      	mov	r0, r3
    ca20:	f107 0714 	add.w	r7, r7, #20	; 0x14
    ca24:	46bd      	mov	sp, r7
    ca26:	bd80      	pop	{r7, pc}

0000ca28 <OSQPost>:
*********************************************************************************************************
*/

#if OS_Q_POST_EN > 0
INT8U  OSQPost (OS_EVENT *pevent, void *pmsg)
{
    ca28:	b580      	push	{r7, lr}
    ca2a:	b084      	sub	sp, #16
    ca2c:	af00      	add	r7, sp, #0
    ca2e:	6078      	str	r0, [r7, #4]
    ca30:	6039      	str	r1, [r7, #0]
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3                            /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0;
    ca32:	f04f 0300 	mov.w	r3, #0	; 0x0
    ca36:	60fb      	str	r3, [r7, #12]
#if OS_ARG_CHK_EN > 0
    if (pevent == (OS_EVENT *)0) {                     /* Validate 'pevent'                            */
        return (OS_ERR_PEVENT_NULL);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {      /* Validate event block type                    */
    ca38:	687b      	ldr	r3, [r7, #4]
    ca3a:	781b      	ldrb	r3, [r3, #0]
    ca3c:	2b02      	cmp	r3, #2
    ca3e:	d002      	beq.n	ca46 <OSQPost+0x1e>
        return (OS_ERR_EVENT_TYPE);
    ca40:	f04f 0301 	mov.w	r3, #1	; 0x1
    ca44:	e044      	b.n	cad0 <OSQPost+0xa8>
    }
    OS_ENTER_CRITICAL();
    ca46:	f00c f95b 	bl	18d00 <OS_CPU_SR_Save>
    ca4a:	4603      	mov	r3, r0
    ca4c:	60fb      	str	r3, [r7, #12]
    if (pevent->OSEventGrp != 0) {                     /* See if any task pending on queue             */
    ca4e:	687b      	ldr	r3, [r7, #4]
    ca50:	7a9b      	ldrb	r3, [r3, #10]
    ca52:	2b00      	cmp	r3, #0
    ca54:	d00f      	beq.n	ca76 <OSQPost+0x4e>
                                                       /* Ready highest priority task waiting on event */
        (void)OS_EventTaskRdy(pevent, pmsg, OS_STAT_Q, OS_STAT_PEND_OK);
    ca56:	6878      	ldr	r0, [r7, #4]
    ca58:	6839      	ldr	r1, [r7, #0]
    ca5a:	f04f 0204 	mov.w	r2, #4	; 0x4
    ca5e:	f04f 0300 	mov.w	r3, #0	; 0x0
    ca62:	f7fc fc65 	bl	9330 <OS_EventTaskRdy>
        OS_EXIT_CRITICAL();
    ca66:	68f8      	ldr	r0, [r7, #12]
    ca68:	f00c f94e 	bl	18d08 <OS_CPU_SR_Restore>
        OS_Sched();                                    /* Find highest priority task ready to run      */
    ca6c:	f7fd f880 	bl	9b70 <OS_Sched>
        return (OS_ERR_NONE);
    ca70:	f04f 0300 	mov.w	r3, #0	; 0x0
    ca74:	e02c      	b.n	cad0 <OSQPost+0xa8>
    }
    pq = (OS_Q *)pevent->OSEventPtr;                   /* Point to queue control block                 */
    ca76:	687b      	ldr	r3, [r7, #4]
    ca78:	685b      	ldr	r3, [r3, #4]
    ca7a:	60bb      	str	r3, [r7, #8]
    if (pq->OSQEntries >= pq->OSQSize) {               /* Make sure queue is not full                  */
    ca7c:	68bb      	ldr	r3, [r7, #8]
    ca7e:	8ada      	ldrh	r2, [r3, #22]
    ca80:	68bb      	ldr	r3, [r7, #8]
    ca82:	8a9b      	ldrh	r3, [r3, #20]
    ca84:	429a      	cmp	r2, r3
    ca86:	d305      	bcc.n	ca94 <OSQPost+0x6c>
        OS_EXIT_CRITICAL();
    ca88:	68f8      	ldr	r0, [r7, #12]
    ca8a:	f00c f93d 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_Q_FULL);
    ca8e:	f04f 031e 	mov.w	r3, #30	; 0x1e
    ca92:	e01d      	b.n	cad0 <OSQPost+0xa8>
    }
    *pq->OSQIn++ = pmsg;                               /* Insert message into queue                    */
    ca94:	68bb      	ldr	r3, [r7, #8]
    ca96:	68db      	ldr	r3, [r3, #12]
    ca98:	683a      	ldr	r2, [r7, #0]
    ca9a:	601a      	str	r2, [r3, #0]
    ca9c:	f103 0204 	add.w	r2, r3, #4	; 0x4
    caa0:	68bb      	ldr	r3, [r7, #8]
    caa2:	60da      	str	r2, [r3, #12]
    pq->OSQEntries++;                                  /* Update the nbr of entries in the queue       */
    caa4:	68bb      	ldr	r3, [r7, #8]
    caa6:	8adb      	ldrh	r3, [r3, #22]
    caa8:	f103 0301 	add.w	r3, r3, #1	; 0x1
    caac:	b29a      	uxth	r2, r3
    caae:	68bb      	ldr	r3, [r7, #8]
    cab0:	82da      	strh	r2, [r3, #22]
    if (pq->OSQIn == pq->OSQEnd) {                     /* Wrap IN ptr if we are at end of queue        */
    cab2:	68bb      	ldr	r3, [r7, #8]
    cab4:	68da      	ldr	r2, [r3, #12]
    cab6:	68bb      	ldr	r3, [r7, #8]
    cab8:	689b      	ldr	r3, [r3, #8]
    caba:	429a      	cmp	r2, r3
    cabc:	d103      	bne.n	cac6 <OSQPost+0x9e>
        pq->OSQIn = pq->OSQStart;
    cabe:	68bb      	ldr	r3, [r7, #8]
    cac0:	685a      	ldr	r2, [r3, #4]
    cac2:	68bb      	ldr	r3, [r7, #8]
    cac4:	60da      	str	r2, [r3, #12]
    }
    OS_EXIT_CRITICAL();
    cac6:	68f8      	ldr	r0, [r7, #12]
    cac8:	f00c f91e 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    cacc:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    cad0:	4618      	mov	r0, r3
    cad2:	f107 0710 	add.w	r7, r7, #16	; 0x10
    cad6:	46bd      	mov	sp, r7
    cad8:	bd80      	pop	{r7, pc}
    cada:	46c0      	nop			(mov r8, r8)

0000cadc <OSQPostFront>:
*********************************************************************************************************
*/

#if OS_Q_POST_FRONT_EN > 0
INT8U  OSQPostFront (OS_EVENT *pevent, void *pmsg)
{
    cadc:	b580      	push	{r7, lr}
    cade:	b084      	sub	sp, #16
    cae0:	af00      	add	r7, sp, #0
    cae2:	6078      	str	r0, [r7, #4]
    cae4:	6039      	str	r1, [r7, #0]
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    cae6:	f04f 0300 	mov.w	r3, #0	; 0x0
    caea:	60fb      	str	r3, [r7, #12]
#if OS_ARG_CHK_EN > 0
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
        return (OS_ERR_PEVENT_NULL);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {     /* Validate event block type                     */
    caec:	687b      	ldr	r3, [r7, #4]
    caee:	781b      	ldrb	r3, [r3, #0]
    caf0:	2b02      	cmp	r3, #2
    caf2:	d002      	beq.n	cafa <OSQPostFront+0x1e>
        return (OS_ERR_EVENT_TYPE);
    caf4:	f04f 0301 	mov.w	r3, #1	; 0x1
    caf8:	e046      	b.n	cb88 <OSQPostFront+0xac>
    }
    OS_ENTER_CRITICAL();
    cafa:	f00c f901 	bl	18d00 <OS_CPU_SR_Save>
    cafe:	4603      	mov	r3, r0
    cb00:	60fb      	str	r3, [r7, #12]
    if (pevent->OSEventGrp != 0) {                    /* See if any task pending on queue              */
    cb02:	687b      	ldr	r3, [r7, #4]
    cb04:	7a9b      	ldrb	r3, [r3, #10]
    cb06:	2b00      	cmp	r3, #0
    cb08:	d00f      	beq.n	cb2a <OSQPostFront+0x4e>
                                                      /* Ready highest priority task waiting on event  */
        (void)OS_EventTaskRdy(pevent, pmsg, OS_STAT_Q, OS_STAT_PEND_OK);
    cb0a:	6878      	ldr	r0, [r7, #4]
    cb0c:	6839      	ldr	r1, [r7, #0]
    cb0e:	f04f 0204 	mov.w	r2, #4	; 0x4
    cb12:	f04f 0300 	mov.w	r3, #0	; 0x0
    cb16:	f7fc fc0b 	bl	9330 <OS_EventTaskRdy>
        OS_EXIT_CRITICAL();
    cb1a:	68f8      	ldr	r0, [r7, #12]
    cb1c:	f00c f8f4 	bl	18d08 <OS_CPU_SR_Restore>
        OS_Sched();                                   /* Find highest priority task ready to run       */
    cb20:	f7fd f826 	bl	9b70 <OS_Sched>
        return (OS_ERR_NONE);
    cb24:	f04f 0300 	mov.w	r3, #0	; 0x0
    cb28:	e02e      	b.n	cb88 <OSQPostFront+0xac>
    }
    pq = (OS_Q *)pevent->OSEventPtr;                  /* Point to queue control block                  */
    cb2a:	687b      	ldr	r3, [r7, #4]
    cb2c:	685b      	ldr	r3, [r3, #4]
    cb2e:	60bb      	str	r3, [r7, #8]
    if (pq->OSQEntries >= pq->OSQSize) {              /* Make sure queue is not full                   */
    cb30:	68bb      	ldr	r3, [r7, #8]
    cb32:	8ada      	ldrh	r2, [r3, #22]
    cb34:	68bb      	ldr	r3, [r7, #8]
    cb36:	8a9b      	ldrh	r3, [r3, #20]
    cb38:	429a      	cmp	r2, r3
    cb3a:	d305      	bcc.n	cb48 <OSQPostFront+0x6c>
        OS_EXIT_CRITICAL();
    cb3c:	68f8      	ldr	r0, [r7, #12]
    cb3e:	f00c f8e3 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_Q_FULL);
    cb42:	f04f 031e 	mov.w	r3, #30	; 0x1e
    cb46:	e01f      	b.n	cb88 <OSQPostFront+0xac>
    }
    if (pq->OSQOut == pq->OSQStart) {                 /* Wrap OUT ptr if we are at the 1st queue entry */
    cb48:	68bb      	ldr	r3, [r7, #8]
    cb4a:	691a      	ldr	r2, [r3, #16]
    cb4c:	68bb      	ldr	r3, [r7, #8]
    cb4e:	685b      	ldr	r3, [r3, #4]
    cb50:	429a      	cmp	r2, r3
    cb52:	d103      	bne.n	cb5c <OSQPostFront+0x80>
        pq->OSQOut = pq->OSQEnd;
    cb54:	68bb      	ldr	r3, [r7, #8]
    cb56:	689a      	ldr	r2, [r3, #8]
    cb58:	68bb      	ldr	r3, [r7, #8]
    cb5a:	611a      	str	r2, [r3, #16]
    }
    pq->OSQOut--;
    cb5c:	68bb      	ldr	r3, [r7, #8]
    cb5e:	691b      	ldr	r3, [r3, #16]
    cb60:	f1a3 0204 	sub.w	r2, r3, #4	; 0x4
    cb64:	68bb      	ldr	r3, [r7, #8]
    cb66:	611a      	str	r2, [r3, #16]
    *pq->OSQOut = pmsg;                               /* Insert message into queue                     */
    cb68:	68bb      	ldr	r3, [r7, #8]
    cb6a:	691b      	ldr	r3, [r3, #16]
    cb6c:	683a      	ldr	r2, [r7, #0]
    cb6e:	601a      	str	r2, [r3, #0]
    pq->OSQEntries++;                                 /* Update the nbr of entries in the queue        */
    cb70:	68bb      	ldr	r3, [r7, #8]
    cb72:	8adb      	ldrh	r3, [r3, #22]
    cb74:	f103 0301 	add.w	r3, r3, #1	; 0x1
    cb78:	b29a      	uxth	r2, r3
    cb7a:	68bb      	ldr	r3, [r7, #8]
    cb7c:	82da      	strh	r2, [r3, #22]
    OS_EXIT_CRITICAL();
    cb7e:	68f8      	ldr	r0, [r7, #12]
    cb80:	f00c f8c2 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    cb84:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    cb88:	4618      	mov	r0, r3
    cb8a:	f107 0710 	add.w	r7, r7, #16	; 0x10
    cb8e:	46bd      	mov	sp, r7
    cb90:	bd80      	pop	{r7, pc}
    cb92:	46c0      	nop			(mov r8, r8)

0000cb94 <OSQPostOpt>:
*********************************************************************************************************
*/

#if OS_Q_POST_OPT_EN > 0
INT8U  OSQPostOpt (OS_EVENT *pevent, void *pmsg, INT8U opt)
{
    cb94:	b580      	push	{r7, lr}
    cb96:	b085      	sub	sp, #20
    cb98:	af00      	add	r7, sp, #0
    cb9a:	60b8      	str	r0, [r7, #8]
    cb9c:	6079      	str	r1, [r7, #4]
    cb9e:	4613      	mov	r3, r2
    cba0:	703b      	strb	r3, [r7, #0]
    OS_Q      *pq;
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    cba2:	f04f 0300 	mov.w	r3, #0	; 0x0
    cba6:	613b      	str	r3, [r7, #16]
#if OS_ARG_CHK_EN > 0
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
        return (OS_ERR_PEVENT_NULL);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {     /* Validate event block type                     */
    cba8:	68bb      	ldr	r3, [r7, #8]
    cbaa:	781b      	ldrb	r3, [r3, #0]
    cbac:	2b02      	cmp	r3, #2
    cbae:	d002      	beq.n	cbb6 <OSQPostOpt+0x22>
        return (OS_ERR_EVENT_TYPE);
    cbb0:	f04f 0301 	mov.w	r3, #1	; 0x1
    cbb4:	e077      	b.n	cca6 <OSQPostOpt+0x112>
    }
    OS_ENTER_CRITICAL();
    cbb6:	f00c f8a3 	bl	18d00 <OS_CPU_SR_Save>
    cbba:	4603      	mov	r3, r0
    cbbc:	613b      	str	r3, [r7, #16]
    if (pevent->OSEventGrp != 0x00) {                 /* See if any task pending on queue              */
    cbbe:	68bb      	ldr	r3, [r7, #8]
    cbc0:	7a9b      	ldrb	r3, [r3, #10]
    cbc2:	2b00      	cmp	r3, #0
    cbc4:	d028      	beq.n	cc18 <OSQPostOpt+0x84>
        if ((opt & OS_POST_OPT_BROADCAST) != 0x00) {  /* Do we need to post msg to ALL waiting tasks ? */
    cbc6:	783b      	ldrb	r3, [r7, #0]
    cbc8:	f003 0301 	and.w	r3, r3, #1	; 0x1
    cbcc:	b2db      	uxtb	r3, r3
    cbce:	2b00      	cmp	r3, #0
    cbd0:	d00d      	beq.n	cbee <OSQPostOpt+0x5a>
            while (pevent->OSEventGrp != 0) {         /* Yes, Post to ALL tasks waiting on queue       */
    cbd2:	e007      	b.n	cbe4 <OSQPostOpt+0x50>
                (void)OS_EventTaskRdy(pevent, pmsg, OS_STAT_Q, OS_STAT_PEND_OK);
    cbd4:	68b8      	ldr	r0, [r7, #8]
    cbd6:	6879      	ldr	r1, [r7, #4]
    cbd8:	f04f 0204 	mov.w	r2, #4	; 0x4
    cbdc:	f04f 0300 	mov.w	r3, #0	; 0x0
    cbe0:	f7fc fba6 	bl	9330 <OS_EventTaskRdy>
        return (OS_ERR_EVENT_TYPE);
    }
    OS_ENTER_CRITICAL();
    if (pevent->OSEventGrp != 0x00) {                 /* See if any task pending on queue              */
        if ((opt & OS_POST_OPT_BROADCAST) != 0x00) {  /* Do we need to post msg to ALL waiting tasks ? */
            while (pevent->OSEventGrp != 0) {         /* Yes, Post to ALL tasks waiting on queue       */
    cbe4:	68bb      	ldr	r3, [r7, #8]
    cbe6:	7a9b      	ldrb	r3, [r3, #10]
    cbe8:	2b00      	cmp	r3, #0
    cbea:	d1f3      	bne.n	cbd4 <OSQPostOpt+0x40>
    cbec:	e007      	b.n	cbfe <OSQPostOpt+0x6a>
                (void)OS_EventTaskRdy(pevent, pmsg, OS_STAT_Q, OS_STAT_PEND_OK);
            }
        } else {                                      /* No,  Post to HPT waiting on queue             */
            (void)OS_EventTaskRdy(pevent, pmsg, OS_STAT_Q, OS_STAT_PEND_OK);
    cbee:	68b8      	ldr	r0, [r7, #8]
    cbf0:	6879      	ldr	r1, [r7, #4]
    cbf2:	f04f 0204 	mov.w	r2, #4	; 0x4
    cbf6:	f04f 0300 	mov.w	r3, #0	; 0x0
    cbfa:	f7fc fb99 	bl	9330 <OS_EventTaskRdy>
        }
        OS_EXIT_CRITICAL();
    cbfe:	6938      	ldr	r0, [r7, #16]
    cc00:	f00c f882 	bl	18d08 <OS_CPU_SR_Restore>
        if ((opt & OS_POST_OPT_NO_SCHED) == 0) {	  /* See if scheduler needs to be invoked          */
    cc04:	783b      	ldrb	r3, [r7, #0]
    cc06:	f003 0304 	and.w	r3, r3, #4	; 0x4
    cc0a:	2b00      	cmp	r3, #0
    cc0c:	d101      	bne.n	cc12 <OSQPostOpt+0x7e>
            OS_Sched();                               /* Find highest priority task ready to run       */
    cc0e:	f7fc ffaf 	bl	9b70 <OS_Sched>
        }
        return (OS_ERR_NONE);
    cc12:	f04f 0300 	mov.w	r3, #0	; 0x0
    cc16:	e046      	b.n	cca6 <OSQPostOpt+0x112>
    }
    pq = (OS_Q *)pevent->OSEventPtr;                  /* Point to queue control block                  */
    cc18:	68bb      	ldr	r3, [r7, #8]
    cc1a:	685b      	ldr	r3, [r3, #4]
    cc1c:	60fb      	str	r3, [r7, #12]
    if (pq->OSQEntries >= pq->OSQSize) {              /* Make sure queue is not full                   */
    cc1e:	68fb      	ldr	r3, [r7, #12]
    cc20:	8ada      	ldrh	r2, [r3, #22]
    cc22:	68fb      	ldr	r3, [r7, #12]
    cc24:	8a9b      	ldrh	r3, [r3, #20]
    cc26:	429a      	cmp	r2, r3
    cc28:	d305      	bcc.n	cc36 <OSQPostOpt+0xa2>
        OS_EXIT_CRITICAL();
    cc2a:	6938      	ldr	r0, [r7, #16]
    cc2c:	f00c f86c 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_Q_FULL);
    cc30:	f04f 031e 	mov.w	r3, #30	; 0x1e
    cc34:	e037      	b.n	cca6 <OSQPostOpt+0x112>
    }
    if ((opt & OS_POST_OPT_FRONT) != 0x00) {          /* Do we post to the FRONT of the queue?         */
    cc36:	783b      	ldrb	r3, [r7, #0]
    cc38:	f003 0302 	and.w	r3, r3, #2	; 0x2
    cc3c:	2b00      	cmp	r3, #0
    cc3e:	d014      	beq.n	cc6a <OSQPostOpt+0xd6>
        if (pq->OSQOut == pq->OSQStart) {             /* Yes, Post as LIFO, Wrap OUT pointer if we ... */
    cc40:	68fb      	ldr	r3, [r7, #12]
    cc42:	691a      	ldr	r2, [r3, #16]
    cc44:	68fb      	ldr	r3, [r7, #12]
    cc46:	685b      	ldr	r3, [r3, #4]
    cc48:	429a      	cmp	r2, r3
    cc4a:	d103      	bne.n	cc54 <OSQPostOpt+0xc0>
            pq->OSQOut = pq->OSQEnd;                  /*      ... are at the 1st queue entry           */
    cc4c:	68fb      	ldr	r3, [r7, #12]
    cc4e:	689a      	ldr	r2, [r3, #8]
    cc50:	68fb      	ldr	r3, [r7, #12]
    cc52:	611a      	str	r2, [r3, #16]
        }
        pq->OSQOut--;
    cc54:	68fb      	ldr	r3, [r7, #12]
    cc56:	691b      	ldr	r3, [r3, #16]
    cc58:	f1a3 0204 	sub.w	r2, r3, #4	; 0x4
    cc5c:	68fb      	ldr	r3, [r7, #12]
    cc5e:	611a      	str	r2, [r3, #16]
        *pq->OSQOut = pmsg;                           /*      Insert message into queue                */
    cc60:	68fb      	ldr	r3, [r7, #12]
    cc62:	691b      	ldr	r3, [r3, #16]
    cc64:	687a      	ldr	r2, [r7, #4]
    cc66:	601a      	str	r2, [r3, #0]
    cc68:	e011      	b.n	cc8e <OSQPostOpt+0xfa>
    } else {                                          /* No,  Post as FIFO                             */
        *pq->OSQIn++ = pmsg;                          /*      Insert message into queue                */
    cc6a:	68fb      	ldr	r3, [r7, #12]
    cc6c:	68db      	ldr	r3, [r3, #12]
    cc6e:	687a      	ldr	r2, [r7, #4]
    cc70:	601a      	str	r2, [r3, #0]
    cc72:	f103 0204 	add.w	r2, r3, #4	; 0x4
    cc76:	68fb      	ldr	r3, [r7, #12]
    cc78:	60da      	str	r2, [r3, #12]
        if (pq->OSQIn == pq->OSQEnd) {                /*      Wrap IN ptr if we are at end of queue    */
    cc7a:	68fb      	ldr	r3, [r7, #12]
    cc7c:	68da      	ldr	r2, [r3, #12]
    cc7e:	68fb      	ldr	r3, [r7, #12]
    cc80:	689b      	ldr	r3, [r3, #8]
    cc82:	429a      	cmp	r2, r3
    cc84:	d103      	bne.n	cc8e <OSQPostOpt+0xfa>
            pq->OSQIn = pq->OSQStart;
    cc86:	68fb      	ldr	r3, [r7, #12]
    cc88:	685a      	ldr	r2, [r3, #4]
    cc8a:	68fb      	ldr	r3, [r7, #12]
    cc8c:	60da      	str	r2, [r3, #12]
        }
    }
    pq->OSQEntries++;                                 /* Update the nbr of entries in the queue        */
    cc8e:	68fb      	ldr	r3, [r7, #12]
    cc90:	8adb      	ldrh	r3, [r3, #22]
    cc92:	f103 0301 	add.w	r3, r3, #1	; 0x1
    cc96:	b29a      	uxth	r2, r3
    cc98:	68fb      	ldr	r3, [r7, #12]
    cc9a:	82da      	strh	r2, [r3, #22]
    OS_EXIT_CRITICAL();
    cc9c:	6938      	ldr	r0, [r7, #16]
    cc9e:	f00c f833 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    cca2:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    cca6:	4618      	mov	r0, r3
    cca8:	f107 0714 	add.w	r7, r7, #20	; 0x14
    ccac:	46bd      	mov	sp, r7
    ccae:	bd80      	pop	{r7, pc}

0000ccb0 <OSQQuery>:
*********************************************************************************************************
*/

#if OS_Q_QUERY_EN > 0
INT8U  OSQQuery (OS_EVENT *pevent, OS_Q_DATA *p_q_data)
{
    ccb0:	b580      	push	{r7, lr}
    ccb2:	b087      	sub	sp, #28
    ccb4:	af00      	add	r7, sp, #0
    ccb6:	6078      	str	r0, [r7, #4]
    ccb8:	6039      	str	r1, [r7, #0]
#else
    INT16U    *psrc;
    INT16U    *pdest;
#endif
#if OS_CRITICAL_METHOD == 3                            /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0;
    ccba:	f04f 0300 	mov.w	r3, #0	; 0x0
    ccbe:	61bb      	str	r3, [r7, #24]
    }
    if (p_q_data == (OS_Q_DATA *)0) {                  /* Validate 'p_q_data'                          */
        return (OS_ERR_PDATA_NULL);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_Q) {      /* Validate event block type                    */
    ccc0:	687b      	ldr	r3, [r7, #4]
    ccc2:	781b      	ldrb	r3, [r3, #0]
    ccc4:	2b02      	cmp	r3, #2
    ccc6:	d002      	beq.n	ccce <OSQQuery+0x1e>
        return (OS_ERR_EVENT_TYPE);
    ccc8:	f04f 0301 	mov.w	r3, #1	; 0x1
    cccc:	e044      	b.n	cd58 <OSQQuery+0xa8>
    }
    OS_ENTER_CRITICAL();
    ccce:	f00c f817 	bl	18d00 <OS_CPU_SR_Save>
    ccd2:	4603      	mov	r3, r0
    ccd4:	61bb      	str	r3, [r7, #24]
    p_q_data->OSEventGrp = pevent->OSEventGrp;         /* Copy message queue wait list                 */
    ccd6:	687b      	ldr	r3, [r7, #4]
    ccd8:	7a9a      	ldrb	r2, [r3, #10]
    ccda:	683b      	ldr	r3, [r7, #0]
    ccdc:	741a      	strb	r2, [r3, #16]
    psrc                 = &pevent->OSEventTbl[0];
    ccde:	687b      	ldr	r3, [r7, #4]
    cce0:	f103 030b 	add.w	r3, r3, #11	; 0xb
    cce4:	613b      	str	r3, [r7, #16]
    pdest                = &p_q_data->OSEventTbl[0];
    cce6:	683b      	ldr	r3, [r7, #0]
    cce8:	f103 0308 	add.w	r3, r3, #8	; 0x8
    ccec:	617b      	str	r3, [r7, #20]
    for (i = 0; i < OS_EVENT_TBL_SIZE; i++) {
    ccee:	f04f 0300 	mov.w	r3, #0	; 0x0
    ccf2:	73fb      	strb	r3, [r7, #15]
    ccf4:	e00f      	b.n	cd16 <OSQQuery+0x66>
        *pdest++ = *psrc++;
    ccf6:	693b      	ldr	r3, [r7, #16]
    ccf8:	781a      	ldrb	r2, [r3, #0]
    ccfa:	697b      	ldr	r3, [r7, #20]
    ccfc:	701a      	strb	r2, [r3, #0]
    ccfe:	697b      	ldr	r3, [r7, #20]
    cd00:	f103 0301 	add.w	r3, r3, #1	; 0x1
    cd04:	617b      	str	r3, [r7, #20]
    cd06:	693b      	ldr	r3, [r7, #16]
    cd08:	f103 0301 	add.w	r3, r3, #1	; 0x1
    cd0c:	613b      	str	r3, [r7, #16]
    }
    OS_ENTER_CRITICAL();
    p_q_data->OSEventGrp = pevent->OSEventGrp;         /* Copy message queue wait list                 */
    psrc                 = &pevent->OSEventTbl[0];
    pdest                = &p_q_data->OSEventTbl[0];
    for (i = 0; i < OS_EVENT_TBL_SIZE; i++) {
    cd0e:	7bfb      	ldrb	r3, [r7, #15]
    cd10:	f103 0301 	add.w	r3, r3, #1	; 0x1
    cd14:	73fb      	strb	r3, [r7, #15]
    cd16:	7bfb      	ldrb	r3, [r7, #15]
    cd18:	2b07      	cmp	r3, #7
    cd1a:	d9ec      	bls.n	ccf6 <OSQQuery+0x46>
        *pdest++ = *psrc++;
    }
    pq = (OS_Q *)pevent->OSEventPtr;
    cd1c:	687b      	ldr	r3, [r7, #4]
    cd1e:	685b      	ldr	r3, [r3, #4]
    cd20:	60bb      	str	r3, [r7, #8]
    if (pq->OSQEntries > 0) {
    cd22:	68bb      	ldr	r3, [r7, #8]
    cd24:	8adb      	ldrh	r3, [r3, #22]
    cd26:	2b00      	cmp	r3, #0
    cd28:	d005      	beq.n	cd36 <OSQQuery+0x86>
        p_q_data->OSMsg = *pq->OSQOut;                 /* Get next message to return if available      */
    cd2a:	68bb      	ldr	r3, [r7, #8]
    cd2c:	691b      	ldr	r3, [r3, #16]
    cd2e:	681a      	ldr	r2, [r3, #0]
    cd30:	683b      	ldr	r3, [r7, #0]
    cd32:	601a      	str	r2, [r3, #0]
    cd34:	e003      	b.n	cd3e <OSQQuery+0x8e>
    } else {
        p_q_data->OSMsg = (void *)0;
    cd36:	683b      	ldr	r3, [r7, #0]
    cd38:	f04f 0200 	mov.w	r2, #0	; 0x0
    cd3c:	601a      	str	r2, [r3, #0]
    }
    p_q_data->OSNMsgs = pq->OSQEntries;
    cd3e:	68bb      	ldr	r3, [r7, #8]
    cd40:	8ada      	ldrh	r2, [r3, #22]
    cd42:	683b      	ldr	r3, [r7, #0]
    cd44:	809a      	strh	r2, [r3, #4]
    p_q_data->OSQSize = pq->OSQSize;
    cd46:	68bb      	ldr	r3, [r7, #8]
    cd48:	8a9a      	ldrh	r2, [r3, #20]
    cd4a:	683b      	ldr	r3, [r7, #0]
    cd4c:	80da      	strh	r2, [r3, #6]
    OS_EXIT_CRITICAL();
    cd4e:	69b8      	ldr	r0, [r7, #24]
    cd50:	f00b ffda 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    cd54:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    cd58:	4618      	mov	r0, r3
    cd5a:	f107 071c 	add.w	r7, r7, #28	; 0x1c
    cd5e:	46bd      	mov	sp, r7
    cd60:	bd80      	pop	{r7, pc}
    cd62:	46c0      	nop			(mov r8, r8)

0000cd64 <OS_QInit>:
* Note(s)    : This function is INTERNAL to uC/OS-II and your application should not call it.
*********************************************************************************************************
*/

void  OS_QInit (void)
{
    cd64:	b580      	push	{r7, lr}
    cd66:	b083      	sub	sp, #12
    cd68:	af00      	add	r7, sp, #0
    OS_Q   *pq1;
    OS_Q   *pq2;



    OS_MemClr((INT8U *)&OSQTbl[0], sizeof(OSQTbl));  /* Clear the queue table                          */
    cd6a:	f241 1358 	movw	r3, #4440	; 0x1158
    cd6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd72:	4618      	mov	r0, r3
    cd74:	f04f 0160 	mov.w	r1, #96	; 0x60
    cd78:	f7fc febe 	bl	9af8 <OS_MemClr>
    pq1 = &OSQTbl[0];
    cd7c:	f241 1358 	movw	r3, #4440	; 0x1158
    cd80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd84:	607b      	str	r3, [r7, #4]
    pq2 = &OSQTbl[1];
    cd86:	4b14      	ldr	r3, [pc, #80]	(cdd8 <OS_QInit+0x74>)
    cd88:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < (OS_MAX_QS - 1); i++) {          /* Init. list of free QUEUE control blocks        */
    cd8a:	f04f 0300 	mov.w	r3, #0	; 0x0
    cd8e:	807b      	strh	r3, [r7, #2]
    cd90:	e00e      	b.n	cdb0 <OS_QInit+0x4c>
        pq1->OSQPtr = pq2;
    cd92:	687b      	ldr	r3, [r7, #4]
    cd94:	68ba      	ldr	r2, [r7, #8]
    cd96:	601a      	str	r2, [r3, #0]
        pq1++;
    cd98:	687b      	ldr	r3, [r7, #4]
    cd9a:	f103 0318 	add.w	r3, r3, #24	; 0x18
    cd9e:	607b      	str	r3, [r7, #4]
        pq2++;
    cda0:	68bb      	ldr	r3, [r7, #8]
    cda2:	f103 0318 	add.w	r3, r3, #24	; 0x18
    cda6:	60bb      	str	r3, [r7, #8]


    OS_MemClr((INT8U *)&OSQTbl[0], sizeof(OSQTbl));  /* Clear the queue table                          */
    pq1 = &OSQTbl[0];
    pq2 = &OSQTbl[1];
    for (i = 0; i < (OS_MAX_QS - 1); i++) {          /* Init. list of free QUEUE control blocks        */
    cda8:	887b      	ldrh	r3, [r7, #2]
    cdaa:	f103 0301 	add.w	r3, r3, #1	; 0x1
    cdae:	807b      	strh	r3, [r7, #2]
    cdb0:	887b      	ldrh	r3, [r7, #2]
    cdb2:	2b02      	cmp	r3, #2
    cdb4:	d9ed      	bls.n	cd92 <OS_QInit+0x2e>
        pq1->OSQPtr = pq2;
        pq1++;
        pq2++;
    }
    pq1->OSQPtr = (OS_Q *)0;
    cdb6:	687b      	ldr	r3, [r7, #4]
    cdb8:	f04f 0200 	mov.w	r2, #0	; 0x0
    cdbc:	601a      	str	r2, [r3, #0]
    OSQFreeList = &OSQTbl[0];
    cdbe:	f241 13bc 	movw	r3, #4540	; 0x11bc
    cdc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdc6:	f241 1258 	movw	r2, #4440	; 0x1158
    cdca:	f2c2 0200 	movt	r2, #8192	; 0x2000
    cdce:	601a      	str	r2, [r3, #0]
#endif
}
    cdd0:	f107 070c 	add.w	r7, r7, #12	; 0xc
    cdd4:	46bd      	mov	sp, r7
    cdd6:	bd80      	pop	{r7, pc}
    cdd8:	20001170 	.word	0x20001170

0000cddc <OSSemAccept>:
*********************************************************************************************************
*/

#if OS_SEM_ACCEPT_EN > 0
INT16U  OSSemAccept (OS_EVENT *pevent)
{
    cddc:	b580      	push	{r7, lr}
    cdde:	b083      	sub	sp, #12
    cde0:	af00      	add	r7, sp, #0
    cde2:	6038      	str	r0, [r7, #0]
    INT16U     cnt;
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    cde4:	f04f 0300 	mov.w	r3, #0	; 0x0
    cde8:	60bb      	str	r3, [r7, #8]
#if OS_ARG_CHK_EN > 0
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
        return (0);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {   /* Validate event block type                     */
    cdea:	683b      	ldr	r3, [r7, #0]
    cdec:	781b      	ldrb	r3, [r3, #0]
    cdee:	2b03      	cmp	r3, #3
    cdf0:	d002      	beq.n	cdf8 <OSSemAccept+0x1c>
        return (0);
    cdf2:	f04f 0300 	mov.w	r3, #0	; 0x0
    cdf6:	e014      	b.n	ce22 <OSSemAccept+0x46>
    }
    OS_ENTER_CRITICAL();
    cdf8:	f00b ff82 	bl	18d00 <OS_CPU_SR_Save>
    cdfc:	4603      	mov	r3, r0
    cdfe:	60bb      	str	r3, [r7, #8]
    cnt = pevent->OSEventCnt;
    ce00:	683b      	ldr	r3, [r7, #0]
    ce02:	891b      	ldrh	r3, [r3, #8]
    ce04:	80fb      	strh	r3, [r7, #6]
    if (cnt > 0) {                                    /* See if resource is available                  */
    ce06:	88fb      	ldrh	r3, [r7, #6]
    ce08:	2b00      	cmp	r3, #0
    ce0a:	d006      	beq.n	ce1a <OSSemAccept+0x3e>
        pevent->OSEventCnt--;                         /* Yes, decrement semaphore and notify caller    */
    ce0c:	683b      	ldr	r3, [r7, #0]
    ce0e:	891b      	ldrh	r3, [r3, #8]
    ce10:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    ce14:	b29a      	uxth	r2, r3
    ce16:	683b      	ldr	r3, [r7, #0]
    ce18:	811a      	strh	r2, [r3, #8]
    }
    OS_EXIT_CRITICAL();
    ce1a:	68b8      	ldr	r0, [r7, #8]
    ce1c:	f00b ff74 	bl	18d08 <OS_CPU_SR_Restore>
    return (cnt);                                     /* Return semaphore count                        */
    ce20:	88fb      	ldrh	r3, [r7, #6]
}
    ce22:	4618      	mov	r0, r3
    ce24:	f107 070c 	add.w	r7, r7, #12	; 0xc
    ce28:	46bd      	mov	sp, r7
    ce2a:	bd80      	pop	{r7, pc}

0000ce2c <OSSemCreate>:
*              == (void *)0  if no event control blocks were available
*********************************************************************************************************
*/

OS_EVENT  *OSSemCreate (INT16U cnt)
{
    ce2c:	b580      	push	{r7, lr}
    ce2e:	b083      	sub	sp, #12
    ce30:	af00      	add	r7, sp, #0
    ce32:	4603      	mov	r3, r0
    ce34:	803b      	strh	r3, [r7, #0]
    OS_EVENT  *pevent;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    ce36:	f04f 0300 	mov.w	r3, #0	; 0x0
    ce3a:	60bb      	str	r3, [r7, #8]
#endif



    if (OSIntNesting > 0) {                                /* See if called from ISR ...               */
    ce3c:	f241 33d0 	movw	r3, #5072	; 0x13d0
    ce40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce44:	781b      	ldrb	r3, [r3, #0]
    ce46:	2b00      	cmp	r3, #0
    ce48:	d002      	beq.n	ce50 <OSSemCreate+0x24>
        return ((OS_EVENT *)0);                            /* ... can't CREATE from an ISR             */
    ce4a:	f04f 0300 	mov.w	r3, #0	; 0x0
    ce4e:	e039      	b.n	cec4 <OSSemCreate+0x98>
    }
    OS_ENTER_CRITICAL();
    ce50:	f00b ff56 	bl	18d00 <OS_CPU_SR_Save>
    ce54:	4603      	mov	r3, r0
    ce56:	60bb      	str	r3, [r7, #8]
    pevent = OSEventFreeList;                              /* Get next free event control block        */
    ce58:	f241 33cc 	movw	r3, #5068	; 0x13cc
    ce5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce60:	681b      	ldr	r3, [r3, #0]
    ce62:	607b      	str	r3, [r7, #4]
    if (OSEventFreeList != (OS_EVENT *)0) {                /* See if pool of free ECB pool was empty   */
    ce64:	f241 33cc 	movw	r3, #5068	; 0x13cc
    ce68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce6c:	681b      	ldr	r3, [r3, #0]
    ce6e:	2b00      	cmp	r3, #0
    ce70:	d00b      	beq.n	ce8a <OSSemCreate+0x5e>
        OSEventFreeList = (OS_EVENT *)OSEventFreeList->OSEventPtr;
    ce72:	f241 33cc 	movw	r3, #5068	; 0x13cc
    ce76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce7a:	681b      	ldr	r3, [r3, #0]
    ce7c:	685b      	ldr	r3, [r3, #4]
    ce7e:	461a      	mov	r2, r3
    ce80:	f241 33cc 	movw	r3, #5068	; 0x13cc
    ce84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce88:	601a      	str	r2, [r3, #0]
    }
    OS_EXIT_CRITICAL();
    ce8a:	68b8      	ldr	r0, [r7, #8]
    ce8c:	f00b ff3c 	bl	18d08 <OS_CPU_SR_Restore>
    if (pevent != (OS_EVENT *)0) {                         /* Get an event control block               */
    ce90:	687b      	ldr	r3, [r7, #4]
    ce92:	2b00      	cmp	r3, #0
    ce94:	d015      	beq.n	cec2 <OSSemCreate+0x96>
        pevent->OSEventType    = OS_EVENT_TYPE_SEM;
    ce96:	687b      	ldr	r3, [r7, #4]
    ce98:	f04f 0203 	mov.w	r2, #3	; 0x3
    ce9c:	701a      	strb	r2, [r3, #0]
        pevent->OSEventCnt     = cnt;                      /* Set semaphore value                      */
    ce9e:	687b      	ldr	r3, [r7, #4]
    cea0:	883a      	ldrh	r2, [r7, #0]
    cea2:	811a      	strh	r2, [r3, #8]
        pevent->OSEventPtr     = (void *)0;                /* Unlink from ECB free list                */
    cea4:	687b      	ldr	r3, [r7, #4]
    cea6:	f04f 0200 	mov.w	r2, #0	; 0x0
    ceaa:	605a      	str	r2, [r3, #4]
#if OS_EVENT_NAME_SIZE > 1
        pevent->OSEventName[0] = '?';                      /* Unknown name                             */
    ceac:	687b      	ldr	r3, [r7, #4]
    ceae:	f04f 023f 	mov.w	r2, #63	; 0x3f
    ceb2:	74da      	strb	r2, [r3, #19]
        pevent->OSEventName[1] = OS_ASCII_NUL;
    ceb4:	687b      	ldr	r3, [r7, #4]
    ceb6:	f04f 0200 	mov.w	r2, #0	; 0x0
    ceba:	751a      	strb	r2, [r3, #20]
#endif
        OS_EventWaitListInit(pevent);                      /* Initialize to 'nobody waiting' on sem.   */
    cebc:	6878      	ldr	r0, [r7, #4]
    cebe:	f7fc fc53 	bl	9768 <OS_EventWaitListInit>
    }
    return (pevent);
    cec2:	687b      	ldr	r3, [r7, #4]
}
    cec4:	4618      	mov	r0, r3
    cec6:	f107 070c 	add.w	r7, r7, #12	; 0xc
    ceca:	46bd      	mov	sp, r7
    cecc:	bd80      	pop	{r7, pc}
    cece:	46c0      	nop			(mov r8, r8)

0000ced0 <OSSemDel>:
*********************************************************************************************************
*/

#if OS_SEM_DEL_EN > 0
OS_EVENT  *OSSemDel (OS_EVENT *pevent, INT8U opt, INT8U *perr)
{
    ced0:	b580      	push	{r7, lr}
    ced2:	b086      	sub	sp, #24
    ced4:	af00      	add	r7, sp, #0
    ced6:	60b8      	str	r0, [r7, #8]
    ced8:	460b      	mov	r3, r1
    ceda:	603a      	str	r2, [r7, #0]
    cedc:	713b      	strb	r3, [r7, #4]
    BOOLEAN    tasks_waiting;
    OS_EVENT  *pevent_return;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    cede:	f04f 0300 	mov.w	r3, #0	; 0x0
    cee2:	617b      	str	r3, [r7, #20]
    if (pevent == (OS_EVENT *)0) {                         /* Validate 'pevent'                        */
        *perr = OS_ERR_PEVENT_NULL;
        return (pevent);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {        /* Validate event block type                */
    cee4:	68bb      	ldr	r3, [r7, #8]
    cee6:	781b      	ldrb	r3, [r3, #0]
    cee8:	2b03      	cmp	r3, #3
    ceea:	d005      	beq.n	cef8 <OSSemDel+0x28>
        *perr = OS_ERR_EVENT_TYPE;
    ceec:	683b      	ldr	r3, [r7, #0]
    ceee:	f04f 0201 	mov.w	r2, #1	; 0x1
    cef2:	701a      	strb	r2, [r3, #0]
        return (pevent);
    cef4:	68bb      	ldr	r3, [r7, #8]
    cef6:	e09c      	b.n	d032 <OSSemDel+0x162>
    }
    if (OSIntNesting > 0) {                                /* See if called from ISR ...               */
    cef8:	f241 33d0 	movw	r3, #5072	; 0x13d0
    cefc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf00:	781b      	ldrb	r3, [r3, #0]
    cf02:	2b00      	cmp	r3, #0
    cf04:	d005      	beq.n	cf12 <OSSemDel+0x42>
        *perr = OS_ERR_DEL_ISR;                             /* ... can't DELETE from an ISR             */
    cf06:	683b      	ldr	r3, [r7, #0]
    cf08:	f04f 020f 	mov.w	r2, #15	; 0xf
    cf0c:	701a      	strb	r2, [r3, #0]
        return (pevent);
    cf0e:	68bb      	ldr	r3, [r7, #8]
    cf10:	e08f      	b.n	d032 <OSSemDel+0x162>
    }
    OS_ENTER_CRITICAL();
    cf12:	f00b fef5 	bl	18d00 <OS_CPU_SR_Save>
    cf16:	4603      	mov	r3, r0
    cf18:	617b      	str	r3, [r7, #20]
    if (pevent->OSEventGrp != 0) {                         /* See if any tasks waiting on semaphore    */
    cf1a:	68bb      	ldr	r3, [r7, #8]
    cf1c:	7a9b      	ldrb	r3, [r3, #10]
    cf1e:	2b00      	cmp	r3, #0
    cf20:	d003      	beq.n	cf2a <OSSemDel+0x5a>
        tasks_waiting = OS_TRUE;                           /* Yes                                      */
    cf22:	f04f 0301 	mov.w	r3, #1	; 0x1
    cf26:	73fb      	strb	r3, [r7, #15]
    cf28:	e002      	b.n	cf30 <OSSemDel+0x60>
    } else {
        tasks_waiting = OS_FALSE;                          /* No                                       */
    cf2a:	f04f 0300 	mov.w	r3, #0	; 0x0
    cf2e:	73fb      	strb	r3, [r7, #15]
    }
    switch (opt) {
    cf30:	793b      	ldrb	r3, [r7, #4]
    cf32:	2b00      	cmp	r3, #0
    cf34:	d002      	beq.n	cf3c <OSSemDel+0x6c>
    cf36:	2b01      	cmp	r3, #1
    cf38:	d03f      	beq.n	cfba <OSSemDel+0xea>
    cf3a:	e070      	b.n	d01e <OSSemDel+0x14e>
        case OS_DEL_NO_PEND:                               /* Delete semaphore only if no task waiting */
             if (tasks_waiting == OS_FALSE) {
    cf3c:	7bfb      	ldrb	r3, [r7, #15]
    cf3e:	2b00      	cmp	r3, #0
    cf40:	d127      	bne.n	cf92 <OSSemDel+0xc2>
#if OS_EVENT_NAME_SIZE > 1
                 pevent->OSEventName[0] = '?';             /* Unknown name                             */
    cf42:	68bb      	ldr	r3, [r7, #8]
    cf44:	f04f 023f 	mov.w	r2, #63	; 0x3f
    cf48:	74da      	strb	r2, [r3, #19]
                 pevent->OSEventName[1] = OS_ASCII_NUL;
    cf4a:	68bb      	ldr	r3, [r7, #8]
    cf4c:	f04f 0200 	mov.w	r2, #0	; 0x0
    cf50:	751a      	strb	r2, [r3, #20]
#endif
                 pevent->OSEventType    = OS_EVENT_TYPE_UNUSED;
    cf52:	68bb      	ldr	r3, [r7, #8]
    cf54:	f04f 0200 	mov.w	r2, #0	; 0x0
    cf58:	701a      	strb	r2, [r3, #0]
                 pevent->OSEventPtr     = OSEventFreeList; /* Return Event Control Block to free list  */
    cf5a:	f241 33cc 	movw	r3, #5068	; 0x13cc
    cf5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf62:	681a      	ldr	r2, [r3, #0]
    cf64:	68bb      	ldr	r3, [r7, #8]
    cf66:	605a      	str	r2, [r3, #4]
                 pevent->OSEventCnt     = 0;
    cf68:	68bb      	ldr	r3, [r7, #8]
    cf6a:	f04f 0200 	mov.w	r2, #0	; 0x0
    cf6e:	811a      	strh	r2, [r3, #8]
                 OSEventFreeList        = pevent;          /* Get next free event control block        */
    cf70:	f241 33cc 	movw	r3, #5068	; 0x13cc
    cf74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf78:	68ba      	ldr	r2, [r7, #8]
    cf7a:	601a      	str	r2, [r3, #0]
                 OS_EXIT_CRITICAL();
    cf7c:	6978      	ldr	r0, [r7, #20]
    cf7e:	f00b fec3 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr                  = OS_ERR_NONE;
    cf82:	683b      	ldr	r3, [r7, #0]
    cf84:	f04f 0200 	mov.w	r2, #0	; 0x0
    cf88:	701a      	strb	r2, [r3, #0]
                 pevent_return          = (OS_EVENT *)0;   /* Semaphore has been deleted               */
    cf8a:	f04f 0300 	mov.w	r3, #0	; 0x0
    cf8e:	613b      	str	r3, [r7, #16]
             } else {
                 OS_EXIT_CRITICAL();
                 *perr                  = OS_ERR_TASK_WAITING;
                 pevent_return          = pevent;
             }
             break;
    cf90:	e04e      	b.n	d030 <OSSemDel+0x160>
                 OSEventFreeList        = pevent;          /* Get next free event control block        */
                 OS_EXIT_CRITICAL();
                 *perr                  = OS_ERR_NONE;
                 pevent_return          = (OS_EVENT *)0;   /* Semaphore has been deleted               */
             } else {
                 OS_EXIT_CRITICAL();
    cf92:	6978      	ldr	r0, [r7, #20]
    cf94:	f00b feb8 	bl	18d08 <OS_CPU_SR_Restore>
                 *perr                  = OS_ERR_TASK_WAITING;
    cf98:	683b      	ldr	r3, [r7, #0]
    cf9a:	f04f 0249 	mov.w	r2, #73	; 0x49
    cf9e:	701a      	strb	r2, [r3, #0]
                 pevent_return          = pevent;
    cfa0:	68bb      	ldr	r3, [r7, #8]
    cfa2:	613b      	str	r3, [r7, #16]
             }
             break;
    cfa4:	e044      	b.n	d030 <OSSemDel+0x160>

        case OS_DEL_ALWAYS:                                /* Always delete the semaphore              */
             while (pevent->OSEventGrp != 0) {             /* Ready ALL tasks waiting for semaphore    */
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_SEM, OS_STAT_PEND_OK);
    cfa6:	68b8      	ldr	r0, [r7, #8]
    cfa8:	f04f 0100 	mov.w	r1, #0	; 0x0
    cfac:	f04f 0201 	mov.w	r2, #1	; 0x1
    cfb0:	f04f 0300 	mov.w	r3, #0	; 0x0
    cfb4:	f7fc f9bc 	bl	9330 <OS_EventTaskRdy>
    cfb8:	e000      	b.n	cfbc <OSSemDel+0xec>
                 pevent_return          = pevent;
             }
             break;

        case OS_DEL_ALWAYS:                                /* Always delete the semaphore              */
             while (pevent->OSEventGrp != 0) {             /* Ready ALL tasks waiting for semaphore    */
    cfba:	bf00      	nop
    cfbc:	68bb      	ldr	r3, [r7, #8]
    cfbe:	7a9b      	ldrb	r3, [r3, #10]
    cfc0:	2b00      	cmp	r3, #0
    cfc2:	d1f0      	bne.n	cfa6 <OSSemDel+0xd6>
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_SEM, OS_STAT_PEND_OK);
             }
#if OS_EVENT_NAME_SIZE > 1
             pevent->OSEventName[0] = '?';                 /* Unknown name                             */
    cfc4:	68bb      	ldr	r3, [r7, #8]
    cfc6:	f04f 023f 	mov.w	r2, #63	; 0x3f
    cfca:	74da      	strb	r2, [r3, #19]
             pevent->OSEventName[1] = OS_ASCII_NUL;
    cfcc:	68bb      	ldr	r3, [r7, #8]
    cfce:	f04f 0200 	mov.w	r2, #0	; 0x0
    cfd2:	751a      	strb	r2, [r3, #20]
#endif
             pevent->OSEventType    = OS_EVENT_TYPE_UNUSED;
    cfd4:	68bb      	ldr	r3, [r7, #8]
    cfd6:	f04f 0200 	mov.w	r2, #0	; 0x0
    cfda:	701a      	strb	r2, [r3, #0]
             pevent->OSEventPtr     = OSEventFreeList;     /* Return Event Control Block to free list  */
    cfdc:	f241 33cc 	movw	r3, #5068	; 0x13cc
    cfe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfe4:	681a      	ldr	r2, [r3, #0]
    cfe6:	68bb      	ldr	r3, [r7, #8]
    cfe8:	605a      	str	r2, [r3, #4]
             pevent->OSEventCnt     = 0;
    cfea:	68bb      	ldr	r3, [r7, #8]
    cfec:	f04f 0200 	mov.w	r2, #0	; 0x0
    cff0:	811a      	strh	r2, [r3, #8]
             OSEventFreeList        = pevent;              /* Get next free event control block        */
    cff2:	f241 33cc 	movw	r3, #5068	; 0x13cc
    cff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cffa:	68ba      	ldr	r2, [r7, #8]
    cffc:	601a      	str	r2, [r3, #0]
             OS_EXIT_CRITICAL();
    cffe:	6978      	ldr	r0, [r7, #20]
    d000:	f00b fe82 	bl	18d08 <OS_CPU_SR_Restore>
             if (tasks_waiting == OS_TRUE) {               /* Reschedule only if task(s) were waiting  */
    d004:	7bfb      	ldrb	r3, [r7, #15]
    d006:	2b01      	cmp	r3, #1
    d008:	d101      	bne.n	d00e <OSSemDel+0x13e>
                 OS_Sched();                               /* Find highest priority task ready to run  */
    d00a:	f7fc fdb1 	bl	9b70 <OS_Sched>
             }
             *perr                  = OS_ERR_NONE;
    d00e:	683b      	ldr	r3, [r7, #0]
    d010:	f04f 0200 	mov.w	r2, #0	; 0x0
    d014:	701a      	strb	r2, [r3, #0]
             pevent_return          = (OS_EVENT *)0;       /* Semaphore has been deleted               */
    d016:	f04f 0300 	mov.w	r3, #0	; 0x0
    d01a:	613b      	str	r3, [r7, #16]
             break;
    d01c:	e008      	b.n	d030 <OSSemDel+0x160>

        default:
             OS_EXIT_CRITICAL();
    d01e:	6978      	ldr	r0, [r7, #20]
    d020:	f00b fe72 	bl	18d08 <OS_CPU_SR_Restore>
             *perr                  = OS_ERR_INVALID_OPT;
    d024:	683b      	ldr	r3, [r7, #0]
    d026:	f04f 0207 	mov.w	r2, #7	; 0x7
    d02a:	701a      	strb	r2, [r3, #0]
             pevent_return          = pevent;
    d02c:	68bb      	ldr	r3, [r7, #8]
    d02e:	613b      	str	r3, [r7, #16]
             break;
    }
    return (pevent_return);
    d030:	693b      	ldr	r3, [r7, #16]
}
    d032:	4618      	mov	r0, r3
    d034:	f107 0718 	add.w	r7, r7, #24	; 0x18
    d038:	46bd      	mov	sp, r7
    d03a:	bd80      	pop	{r7, pc}

0000d03c <OSSemPend>:
* Returns    : none
*********************************************************************************************************
*/
/*$PAGE*/
void  OSSemPend (OS_EVENT *pevent, INT16U timeout, INT8U *perr)
{
    d03c:	b580      	push	{r7, lr}
    d03e:	b084      	sub	sp, #16
    d040:	af00      	add	r7, sp, #0
    d042:	60b8      	str	r0, [r7, #8]
    d044:	460b      	mov	r3, r1
    d046:	603a      	str	r2, [r7, #0]
    d048:	80bb      	strh	r3, [r7, #4]
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    d04a:	f04f 0300 	mov.w	r3, #0	; 0x0
    d04e:	60fb      	str	r3, [r7, #12]
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
        *perr = OS_ERR_PEVENT_NULL;
        return;
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {   /* Validate event block type                     */
    d050:	68bb      	ldr	r3, [r7, #8]
    d052:	781b      	ldrb	r3, [r3, #0]
    d054:	2b03      	cmp	r3, #3
    d056:	d004      	beq.n	d062 <OSSemPend+0x26>
        *perr = OS_ERR_EVENT_TYPE;
    d058:	683b      	ldr	r3, [r7, #0]
    d05a:	f04f 0201 	mov.w	r2, #1	; 0x1
    d05e:	701a      	strb	r2, [r3, #0]
        return;
    d060:	e0a3      	b.n	d1aa <OSSemPend+0x16e>
    }
    if (OSIntNesting > 0) {                           /* See if called from ISR ...                    */
    d062:	f241 33d0 	movw	r3, #5072	; 0x13d0
    d066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d06a:	781b      	ldrb	r3, [r3, #0]
    d06c:	2b00      	cmp	r3, #0
    d06e:	d004      	beq.n	d07a <OSSemPend+0x3e>
        *perr = OS_ERR_PEND_ISR;                      /* ... can't PEND from an ISR                    */
    d070:	683b      	ldr	r3, [r7, #0]
    d072:	f04f 0202 	mov.w	r2, #2	; 0x2
    d076:	701a      	strb	r2, [r3, #0]
        return;
    d078:	e097      	b.n	d1aa <OSSemPend+0x16e>
    }
    if (OSLockNesting > 0) {                          /* See if called with scheduler locked ...       */
    d07a:	f640 23a0 	movw	r3, #2720	; 0xaa0
    d07e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d082:	781b      	ldrb	r3, [r3, #0]
    d084:	2b00      	cmp	r3, #0
    d086:	d004      	beq.n	d092 <OSSemPend+0x56>
        *perr = OS_ERR_PEND_LOCKED;                   /* ... can't PEND when locked                    */
    d088:	683b      	ldr	r3, [r7, #0]
    d08a:	f04f 020d 	mov.w	r2, #13	; 0xd
    d08e:	701a      	strb	r2, [r3, #0]
        return;
    d090:	e08b      	b.n	d1aa <OSSemPend+0x16e>
    }
    OS_ENTER_CRITICAL();
    d092:	f00b fe35 	bl	18d00 <OS_CPU_SR_Save>
    d096:	4603      	mov	r3, r0
    d098:	60fb      	str	r3, [r7, #12]
    if (pevent->OSEventCnt > 0) {                     /* If sem. is positive, resource available ...   */
    d09a:	68bb      	ldr	r3, [r7, #8]
    d09c:	891b      	ldrh	r3, [r3, #8]
    d09e:	2b00      	cmp	r3, #0
    d0a0:	d00e      	beq.n	d0c0 <OSSemPend+0x84>
        pevent->OSEventCnt--;                         /* ... decrement semaphore only if positive.     */
    d0a2:	68bb      	ldr	r3, [r7, #8]
    d0a4:	891b      	ldrh	r3, [r3, #8]
    d0a6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    d0aa:	b29a      	uxth	r2, r3
    d0ac:	68bb      	ldr	r3, [r7, #8]
    d0ae:	811a      	strh	r2, [r3, #8]
        OS_EXIT_CRITICAL();
    d0b0:	68f8      	ldr	r0, [r7, #12]
    d0b2:	f00b fe29 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_NONE;
    d0b6:	683b      	ldr	r3, [r7, #0]
    d0b8:	f04f 0200 	mov.w	r2, #0	; 0x0
    d0bc:	701a      	strb	r2, [r3, #0]
        return;
    d0be:	e074      	b.n	d1aa <OSSemPend+0x16e>
    }
                                                      /* Otherwise, must wait until event occurs       */
    OSTCBCur->OSTCBStat     |= OS_STAT_SEM;           /* Resource not available, pend on semaphore     */
    d0c0:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d0c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0c8:	681a      	ldr	r2, [r3, #0]
    d0ca:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d0ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0d2:	681b      	ldr	r3, [r3, #0]
    d0d4:	f893 3030 	ldrb.w	r3, [r3, #48]
    d0d8:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    d0dc:	b2db      	uxtb	r3, r3
    d0de:	f882 3030 	strb.w	r3, [r2, #48]
    OSTCBCur->OSTCBStatPend  = OS_STAT_PEND_OK;
    d0e2:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d0e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0ea:	681b      	ldr	r3, [r3, #0]
    d0ec:	f04f 0200 	mov.w	r2, #0	; 0x0
    d0f0:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBDly       = timeout;               /* Store pend timeout in TCB                     */
    d0f4:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d0f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0fc:	681b      	ldr	r3, [r3, #0]
    d0fe:	88ba      	ldrh	r2, [r7, #4]
    d100:	85da      	strh	r2, [r3, #46]
    OS_EventTaskWait(pevent);                         /* Suspend task until event or timeout occurs    */
    d102:	68b8      	ldr	r0, [r7, #8]
    d104:	f7fc f998 	bl	9438 <OS_EventTaskWait>
    OS_EXIT_CRITICAL();
    d108:	68f8      	ldr	r0, [r7, #12]
    d10a:	f00b fdfd 	bl	18d08 <OS_CPU_SR_Restore>
    OS_Sched();                                       /* Find next highest priority task ready         */
    d10e:	f7fc fd2f 	bl	9b70 <OS_Sched>
    OS_ENTER_CRITICAL();
    d112:	f00b fdf5 	bl	18d00 <OS_CPU_SR_Save>
    d116:	4603      	mov	r3, r0
    d118:	60fb      	str	r3, [r7, #12]
    switch (OSTCBCur->OSTCBStatPend) {                /* See if we timed-out or aborted                */
    d11a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d11e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d122:	681b      	ldr	r3, [r3, #0]
    d124:	f893 3031 	ldrb.w	r3, [r3, #49]
    d128:	2b00      	cmp	r3, #0
    d12a:	d002      	beq.n	d132 <OSSemPend+0xf6>
    d12c:	2b02      	cmp	r3, #2
    d12e:	d005      	beq.n	d13c <OSSemPend+0x100>
    d130:	e009      	b.n	d146 <OSSemPend+0x10a>
        case OS_STAT_PEND_OK:
             *perr = OS_ERR_NONE;
    d132:	683b      	ldr	r3, [r7, #0]
    d134:	f04f 0200 	mov.w	r2, #0	; 0x0
    d138:	701a      	strb	r2, [r3, #0]
             break;
    d13a:	e011      	b.n	d160 <OSSemPend+0x124>

        case OS_STAT_PEND_ABORT:
             *perr = OS_ERR_PEND_ABORT;               /* Indicate that we aborted                      */
    d13c:	683b      	ldr	r3, [r7, #0]
    d13e:	f04f 020e 	mov.w	r2, #14	; 0xe
    d142:	701a      	strb	r2, [r3, #0]
             break;
    d144:	e00c      	b.n	d160 <OSSemPend+0x124>

        case OS_STAT_PEND_TO:
        default:        
             OS_EventTaskRemove(OSTCBCur, pevent);
    d146:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d14a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d14e:	681b      	ldr	r3, [r3, #0]
    d150:	4618      	mov	r0, r3
    d152:	68b9      	ldr	r1, [r7, #8]
    d154:	f7fc fa88 	bl	9668 <OS_EventTaskRemove>
             *perr = OS_ERR_TIMEOUT;                  /* Indicate that we didn't get event within TO   */
    d158:	683b      	ldr	r3, [r7, #0]
    d15a:	f04f 020a 	mov.w	r2, #10	; 0xa
    d15e:	701a      	strb	r2, [r3, #0]
             break;
    }
    OSTCBCur->OSTCBStat          =  OS_STAT_RDY;      /* Set   task  status to ready                   */
    d160:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d168:	681b      	ldr	r3, [r3, #0]
    d16a:	f04f 0200 	mov.w	r2, #0	; 0x0
    d16e:	f883 2030 	strb.w	r2, [r3, #48]
    OSTCBCur->OSTCBStatPend      =  OS_STAT_PEND_OK;  /* Clear pend  status                            */
    d172:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d176:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d17a:	681b      	ldr	r3, [r3, #0]
    d17c:	f04f 0200 	mov.w	r2, #0	; 0x0
    d180:	f883 2031 	strb.w	r2, [r3, #49]
    OSTCBCur->OSTCBEventPtr      = (OS_EVENT  *)0;    /* Clear event pointers                          */
    d184:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d18c:	681b      	ldr	r3, [r3, #0]
    d18e:	f04f 0200 	mov.w	r2, #0	; 0x0
    d192:	61da      	str	r2, [r3, #28]
#if (OS_EVENT_MULTI_EN > 0)
    OSTCBCur->OSTCBEventMultiPtr = (OS_EVENT **)0;
    d194:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d198:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d19c:	681b      	ldr	r3, [r3, #0]
    d19e:	f04f 0200 	mov.w	r2, #0	; 0x0
    d1a2:	621a      	str	r2, [r3, #32]
#endif
    OS_EXIT_CRITICAL();
    d1a4:	68f8      	ldr	r0, [r7, #12]
    d1a6:	f00b fdaf 	bl	18d08 <OS_CPU_SR_Restore>
}
    d1aa:	f107 0710 	add.w	r7, r7, #16	; 0x10
    d1ae:	46bd      	mov	sp, r7
    d1b0:	bd80      	pop	{r7, pc}
    d1b2:	46c0      	nop			(mov r8, r8)

0000d1b4 <OSSemPendAbort>:
*********************************************************************************************************
*/

#if OS_SEM_PEND_ABORT_EN > 0
INT8U  OSSemPendAbort (OS_EVENT *pevent, INT8U opt, INT8U *perr)
{
    d1b4:	b580      	push	{r7, lr}
    d1b6:	b085      	sub	sp, #20
    d1b8:	af00      	add	r7, sp, #0
    d1ba:	60b8      	str	r0, [r7, #8]
    d1bc:	460b      	mov	r3, r1
    d1be:	603a      	str	r2, [r7, #0]
    d1c0:	713b      	strb	r3, [r7, #4]
    INT8U      nbr_tasks;
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    d1c2:	f04f 0300 	mov.w	r3, #0	; 0x0
    d1c6:	613b      	str	r3, [r7, #16]
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
        *perr = OS_ERR_PEVENT_NULL;
        return (0);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {   /* Validate event block type                     */
    d1c8:	68bb      	ldr	r3, [r7, #8]
    d1ca:	781b      	ldrb	r3, [r3, #0]
    d1cc:	2b03      	cmp	r3, #3
    d1ce:	d006      	beq.n	d1de <OSSemPendAbort+0x2a>
        *perr = OS_ERR_EVENT_TYPE;
    d1d0:	683b      	ldr	r3, [r7, #0]
    d1d2:	f04f 0201 	mov.w	r2, #1	; 0x1
    d1d6:	701a      	strb	r2, [r3, #0]
        return (0);
    d1d8:	f04f 0300 	mov.w	r3, #0	; 0x0
    d1dc:	e043      	b.n	d266 <OSSemPendAbort+0xb2>
    }
    OS_ENTER_CRITICAL();
    d1de:	f00b fd8f 	bl	18d00 <OS_CPU_SR_Save>
    d1e2:	4603      	mov	r3, r0
    d1e4:	613b      	str	r3, [r7, #16]
    if (pevent->OSEventGrp != 0) {                    /* See if any task waiting on semaphore?         */
    d1e6:	68bb      	ldr	r3, [r7, #8]
    d1e8:	7a9b      	ldrb	r3, [r3, #10]
    d1ea:	2b00      	cmp	r3, #0
    d1ec:	d032      	beq.n	d254 <OSSemPendAbort+0xa0>
        nbr_tasks = 0;
    d1ee:	f04f 0300 	mov.w	r3, #0	; 0x0
    d1f2:	73fb      	strb	r3, [r7, #15]
        switch (opt) {
    d1f4:	793b      	ldrb	r3, [r7, #4]
    d1f6:	2b01      	cmp	r3, #1
    d1f8:	d00e      	beq.n	d218 <OSSemPendAbort+0x64>
    d1fa:	e013      	b.n	d224 <OSSemPendAbort+0x70>
            case OS_PEND_OPT_BROADCAST:               /* Do we need to abort ALL waiting tasks?        */
                 while (pevent->OSEventGrp != 0) {    /* Yes, ready ALL tasks waiting on semaphore     */
                     (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_SEM, OS_STAT_PEND_ABORT);
    d1fc:	68b8      	ldr	r0, [r7, #8]
    d1fe:	f04f 0100 	mov.w	r1, #0	; 0x0
    d202:	f04f 0201 	mov.w	r2, #1	; 0x1
    d206:	f04f 0302 	mov.w	r3, #2	; 0x2
    d20a:	f7fc f891 	bl	9330 <OS_EventTaskRdy>
                     nbr_tasks++;
    d20e:	7bfb      	ldrb	r3, [r7, #15]
    d210:	f103 0301 	add.w	r3, r3, #1	; 0x1
    d214:	73fb      	strb	r3, [r7, #15]
    d216:	e000      	b.n	d21a <OSSemPendAbort+0x66>
    OS_ENTER_CRITICAL();
    if (pevent->OSEventGrp != 0) {                    /* See if any task waiting on semaphore?         */
        nbr_tasks = 0;
        switch (opt) {
            case OS_PEND_OPT_BROADCAST:               /* Do we need to abort ALL waiting tasks?        */
                 while (pevent->OSEventGrp != 0) {    /* Yes, ready ALL tasks waiting on semaphore     */
    d218:	bf00      	nop
    d21a:	68bb      	ldr	r3, [r7, #8]
    d21c:	7a9b      	ldrb	r3, [r3, #10]
    d21e:	2b00      	cmp	r3, #0
    d220:	d1ec      	bne.n	d1fc <OSSemPendAbort+0x48>
                     (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_SEM, OS_STAT_PEND_ABORT);
                     nbr_tasks++;
                 }
                 break;
    d222:	e00c      	b.n	d23e <OSSemPendAbort+0x8a>
                 
            case OS_PEND_OPT_NONE:
            default:                                  /* No,  ready HPT       waiting on semaphore     */
                 (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_SEM, OS_STAT_PEND_ABORT);
    d224:	68b8      	ldr	r0, [r7, #8]
    d226:	f04f 0100 	mov.w	r1, #0	; 0x0
    d22a:	f04f 0201 	mov.w	r2, #1	; 0x1
    d22e:	f04f 0302 	mov.w	r3, #2	; 0x2
    d232:	f7fc f87d 	bl	9330 <OS_EventTaskRdy>
                 nbr_tasks++;
    d236:	7bfb      	ldrb	r3, [r7, #15]
    d238:	f103 0301 	add.w	r3, r3, #1	; 0x1
    d23c:	73fb      	strb	r3, [r7, #15]
                 break;
        }
        OS_EXIT_CRITICAL();
    d23e:	6938      	ldr	r0, [r7, #16]
    d240:	f00b fd62 	bl	18d08 <OS_CPU_SR_Restore>
        OS_Sched();                                   /* Find HPT ready to run                         */
    d244:	f7fc fc94 	bl	9b70 <OS_Sched>
        *perr = OS_ERR_PEND_ABORT;
    d248:	683b      	ldr	r3, [r7, #0]
    d24a:	f04f 020e 	mov.w	r2, #14	; 0xe
    d24e:	701a      	strb	r2, [r3, #0]
        return (nbr_tasks);
    d250:	7bfb      	ldrb	r3, [r7, #15]
    d252:	e008      	b.n	d266 <OSSemPendAbort+0xb2>
    }
    OS_EXIT_CRITICAL();
    d254:	6938      	ldr	r0, [r7, #16]
    d256:	f00b fd57 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    d25a:	683b      	ldr	r3, [r7, #0]
    d25c:	f04f 0200 	mov.w	r2, #0	; 0x0
    d260:	701a      	strb	r2, [r3, #0]
    return (0);                                       /* No tasks waiting on semaphore                 */
    d262:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    d266:	4618      	mov	r0, r3
    d268:	f107 0714 	add.w	r7, r7, #20	; 0x14
    d26c:	46bd      	mov	sp, r7
    d26e:	bd80      	pop	{r7, pc}

0000d270 <OSSemPost>:
*              OS_ERR_PEVENT_NULL  If 'pevent' is a NULL pointer.
*********************************************************************************************************
*/

INT8U  OSSemPost (OS_EVENT *pevent)
{
    d270:	b580      	push	{r7, lr}
    d272:	b082      	sub	sp, #8
    d274:	af00      	add	r7, sp, #0
    d276:	6038      	str	r0, [r7, #0]
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    d278:	f04f 0300 	mov.w	r3, #0	; 0x0
    d27c:	607b      	str	r3, [r7, #4]
#if OS_ARG_CHK_EN > 0
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
        return (OS_ERR_PEVENT_NULL);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {   /* Validate event block type                     */
    d27e:	683b      	ldr	r3, [r7, #0]
    d280:	781b      	ldrb	r3, [r3, #0]
    d282:	2b03      	cmp	r3, #3
    d284:	d002      	beq.n	d28c <OSSemPost+0x1c>
        return (OS_ERR_EVENT_TYPE);
    d286:	f04f 0301 	mov.w	r3, #1	; 0x1
    d28a:	e030      	b.n	d2ee <OSSemPost+0x7e>
    }
    OS_ENTER_CRITICAL();
    d28c:	f00b fd38 	bl	18d00 <OS_CPU_SR_Save>
    d290:	4603      	mov	r3, r0
    d292:	607b      	str	r3, [r7, #4]
    if (pevent->OSEventGrp != 0) {                    /* See if any task waiting for semaphore         */
    d294:	683b      	ldr	r3, [r7, #0]
    d296:	7a9b      	ldrb	r3, [r3, #10]
    d298:	2b00      	cmp	r3, #0
    d29a:	d010      	beq.n	d2be <OSSemPost+0x4e>
                                                      /* Ready HPT waiting on event                    */
        (void)OS_EventTaskRdy(pevent, (void *)0, OS_STAT_SEM, OS_STAT_PEND_OK);
    d29c:	6838      	ldr	r0, [r7, #0]
    d29e:	f04f 0100 	mov.w	r1, #0	; 0x0
    d2a2:	f04f 0201 	mov.w	r2, #1	; 0x1
    d2a6:	f04f 0300 	mov.w	r3, #0	; 0x0
    d2aa:	f7fc f841 	bl	9330 <OS_EventTaskRdy>
        OS_EXIT_CRITICAL();
    d2ae:	6878      	ldr	r0, [r7, #4]
    d2b0:	f00b fd2a 	bl	18d08 <OS_CPU_SR_Restore>
        OS_Sched();                                   /* Find HPT ready to run                         */
    d2b4:	f7fc fc5c 	bl	9b70 <OS_Sched>
        return (OS_ERR_NONE);
    d2b8:	f04f 0300 	mov.w	r3, #0	; 0x0
    d2bc:	e017      	b.n	d2ee <OSSemPost+0x7e>
    }
    if (pevent->OSEventCnt < 65535u) {                /* Make sure semaphore will not overflow         */
    d2be:	683b      	ldr	r3, [r7, #0]
    d2c0:	891a      	ldrh	r2, [r3, #8]
    d2c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    d2c6:	429a      	cmp	r2, r3
    d2c8:	d00c      	beq.n	d2e4 <OSSemPost+0x74>
        pevent->OSEventCnt++;                         /* Increment semaphore count to register event   */
    d2ca:	683b      	ldr	r3, [r7, #0]
    d2cc:	891b      	ldrh	r3, [r3, #8]
    d2ce:	f103 0301 	add.w	r3, r3, #1	; 0x1
    d2d2:	b29a      	uxth	r2, r3
    d2d4:	683b      	ldr	r3, [r7, #0]
    d2d6:	811a      	strh	r2, [r3, #8]
        OS_EXIT_CRITICAL();
    d2d8:	6878      	ldr	r0, [r7, #4]
    d2da:	f00b fd15 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_NONE);
    d2de:	f04f 0300 	mov.w	r3, #0	; 0x0
    d2e2:	e004      	b.n	d2ee <OSSemPost+0x7e>
    }
    OS_EXIT_CRITICAL();                               /* Semaphore value has reached its maximum       */
    d2e4:	6878      	ldr	r0, [r7, #4]
    d2e6:	f00b fd0f 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_SEM_OVF);
    d2ea:	f04f 0332 	mov.w	r3, #50	; 0x32
}
    d2ee:	4618      	mov	r0, r3
    d2f0:	f107 0708 	add.w	r7, r7, #8	; 0x8
    d2f4:	46bd      	mov	sp, r7
    d2f6:	bd80      	pop	{r7, pc}

0000d2f8 <OSSemQuery>:
*********************************************************************************************************
*/

#if OS_SEM_QUERY_EN > 0
INT8U  OSSemQuery (OS_EVENT *pevent, OS_SEM_DATA *p_sem_data)
{
    d2f8:	b580      	push	{r7, lr}
    d2fa:	b086      	sub	sp, #24
    d2fc:	af00      	add	r7, sp, #0
    d2fe:	6078      	str	r0, [r7, #4]
    d300:	6039      	str	r1, [r7, #0]
    INT16U    *psrc;
    INT16U    *pdest;
#endif
    INT8U      i;
#if OS_CRITICAL_METHOD == 3                                /* Allocate storage for CPU status register */
    OS_CPU_SR  cpu_sr = 0;
    d302:	f04f 0300 	mov.w	r3, #0	; 0x0
    d306:	617b      	str	r3, [r7, #20]
    }
    if (p_sem_data == (OS_SEM_DATA *)0) {                  /* Validate 'p_sem_data'                    */
        return (OS_ERR_PDATA_NULL);
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {        /* Validate event block type                */
    d308:	687b      	ldr	r3, [r7, #4]
    d30a:	781b      	ldrb	r3, [r3, #0]
    d30c:	2b03      	cmp	r3, #3
    d30e:	d002      	beq.n	d316 <OSSemQuery+0x1e>
        return (OS_ERR_EVENT_TYPE);
    d310:	f04f 0301 	mov.w	r3, #1	; 0x1
    d314:	e02f      	b.n	d376 <OSSemQuery+0x7e>
    }
    OS_ENTER_CRITICAL();
    d316:	f00b fcf3 	bl	18d00 <OS_CPU_SR_Save>
    d31a:	4603      	mov	r3, r0
    d31c:	617b      	str	r3, [r7, #20]
    p_sem_data->OSEventGrp = pevent->OSEventGrp;           /* Copy message mailbox wait list           */
    d31e:	687b      	ldr	r3, [r7, #4]
    d320:	7a9a      	ldrb	r2, [r3, #10]
    d322:	683b      	ldr	r3, [r7, #0]
    d324:	729a      	strb	r2, [r3, #10]
    psrc                   = &pevent->OSEventTbl[0];
    d326:	687b      	ldr	r3, [r7, #4]
    d328:	f103 030b 	add.w	r3, r3, #11	; 0xb
    d32c:	60bb      	str	r3, [r7, #8]
    pdest                  = &p_sem_data->OSEventTbl[0];
    d32e:	683b      	ldr	r3, [r7, #0]
    d330:	f103 0302 	add.w	r3, r3, #2	; 0x2
    d334:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < OS_EVENT_TBL_SIZE; i++) {
    d336:	f04f 0300 	mov.w	r3, #0	; 0x0
    d33a:	74fb      	strb	r3, [r7, #19]
    d33c:	e00f      	b.n	d35e <OSSemQuery+0x66>
        *pdest++ = *psrc++;
    d33e:	68bb      	ldr	r3, [r7, #8]
    d340:	781a      	ldrb	r2, [r3, #0]
    d342:	68fb      	ldr	r3, [r7, #12]
    d344:	701a      	strb	r2, [r3, #0]
    d346:	68fb      	ldr	r3, [r7, #12]
    d348:	f103 0301 	add.w	r3, r3, #1	; 0x1
    d34c:	60fb      	str	r3, [r7, #12]
    d34e:	68bb      	ldr	r3, [r7, #8]
    d350:	f103 0301 	add.w	r3, r3, #1	; 0x1
    d354:	60bb      	str	r3, [r7, #8]
    }
    OS_ENTER_CRITICAL();
    p_sem_data->OSEventGrp = pevent->OSEventGrp;           /* Copy message mailbox wait list           */
    psrc                   = &pevent->OSEventTbl[0];
    pdest                  = &p_sem_data->OSEventTbl[0];
    for (i = 0; i < OS_EVENT_TBL_SIZE; i++) {
    d356:	7cfb      	ldrb	r3, [r7, #19]
    d358:	f103 0301 	add.w	r3, r3, #1	; 0x1
    d35c:	74fb      	strb	r3, [r7, #19]
    d35e:	7cfb      	ldrb	r3, [r7, #19]
    d360:	2b07      	cmp	r3, #7
    d362:	d9ec      	bls.n	d33e <OSSemQuery+0x46>
        *pdest++ = *psrc++;
    }
    p_sem_data->OSCnt = pevent->OSEventCnt;                /* Get semaphore count                      */
    d364:	687b      	ldr	r3, [r7, #4]
    d366:	891a      	ldrh	r2, [r3, #8]
    d368:	683b      	ldr	r3, [r7, #0]
    d36a:	801a      	strh	r2, [r3, #0]
    OS_EXIT_CRITICAL();
    d36c:	6978      	ldr	r0, [r7, #20]
    d36e:	f00b fccb 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    d372:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    d376:	4618      	mov	r0, r3
    d378:	f107 0718 	add.w	r7, r7, #24	; 0x18
    d37c:	46bd      	mov	sp, r7
    d37e:	bd80      	pop	{r7, pc}

0000d380 <OSSemSet>:
*********************************************************************************************************
*/

#if OS_SEM_SET_EN > 0
void  OSSemSet (OS_EVENT *pevent, INT16U cnt, INT8U *perr)
{
    d380:	b580      	push	{r7, lr}
    d382:	b084      	sub	sp, #16
    d384:	af00      	add	r7, sp, #0
    d386:	60b8      	str	r0, [r7, #8]
    d388:	460b      	mov	r3, r1
    d38a:	603a      	str	r2, [r7, #0]
    d38c:	80bb      	strh	r3, [r7, #4]
#if OS_CRITICAL_METHOD == 3                           /* Allocate storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    d38e:	f04f 0300 	mov.w	r3, #0	; 0x0
    d392:	60fb      	str	r3, [r7, #12]
    if (pevent == (OS_EVENT *)0) {                    /* Validate 'pevent'                             */
        *perr = OS_ERR_PEVENT_NULL;
        return;
    }
#endif
    if (pevent->OSEventType != OS_EVENT_TYPE_SEM) {   /* Validate event block type                     */
    d394:	68bb      	ldr	r3, [r7, #8]
    d396:	781b      	ldrb	r3, [r3, #0]
    d398:	2b03      	cmp	r3, #3
    d39a:	d004      	beq.n	d3a6 <OSSemSet+0x26>
        *perr = OS_ERR_EVENT_TYPE;
    d39c:	683b      	ldr	r3, [r7, #0]
    d39e:	f04f 0201 	mov.w	r2, #1	; 0x1
    d3a2:	701a      	strb	r2, [r3, #0]
        return;
    d3a4:	e01e      	b.n	d3e4 <OSSemSet+0x64>
    }
    OS_ENTER_CRITICAL();
    d3a6:	f00b fcab 	bl	18d00 <OS_CPU_SR_Save>
    d3aa:	4603      	mov	r3, r0
    d3ac:	60fb      	str	r3, [r7, #12]
    *perr = OS_ERR_NONE;
    d3ae:	683b      	ldr	r3, [r7, #0]
    d3b0:	f04f 0200 	mov.w	r2, #0	; 0x0
    d3b4:	701a      	strb	r2, [r3, #0]
    if (pevent->OSEventCnt > 0) {                     /* See if semaphore already has a count          */
    d3b6:	68bb      	ldr	r3, [r7, #8]
    d3b8:	891b      	ldrh	r3, [r3, #8]
    d3ba:	2b00      	cmp	r3, #0
    d3bc:	d003      	beq.n	d3c6 <OSSemSet+0x46>
        pevent->OSEventCnt = cnt;                     /* Yes, set it to the new value specified.       */
    d3be:	68bb      	ldr	r3, [r7, #8]
    d3c0:	88ba      	ldrh	r2, [r7, #4]
    d3c2:	811a      	strh	r2, [r3, #8]
    d3c4:	e00b      	b.n	d3de <OSSemSet+0x5e>
    } else {                                          /* No                                            */
        if (pevent->OSEventGrp == 0) {                /*      See if task(s) waiting?                  */
    d3c6:	68bb      	ldr	r3, [r7, #8]
    d3c8:	7a9b      	ldrb	r3, [r3, #10]
    d3ca:	2b00      	cmp	r3, #0
    d3cc:	d103      	bne.n	d3d6 <OSSemSet+0x56>
            pevent->OSEventCnt = cnt;                 /*      No, OK to set the value                  */
    d3ce:	68bb      	ldr	r3, [r7, #8]
    d3d0:	88ba      	ldrh	r2, [r7, #4]
    d3d2:	811a      	strh	r2, [r3, #8]
    d3d4:	e003      	b.n	d3de <OSSemSet+0x5e>
        } else {
            *perr              = OS_ERR_TASK_WAITING;
    d3d6:	683b      	ldr	r3, [r7, #0]
    d3d8:	f04f 0249 	mov.w	r2, #73	; 0x49
    d3dc:	701a      	strb	r2, [r3, #0]
        }
    }
    OS_EXIT_CRITICAL();
    d3de:	68f8      	ldr	r0, [r7, #12]
    d3e0:	f00b fc92 	bl	18d08 <OS_CPU_SR_Restore>
}
    d3e4:	f107 0710 	add.w	r7, r7, #16	; 0x10
    d3e8:	46bd      	mov	sp, r7
    d3ea:	bd80      	pop	{r7, pc}

0000d3ec <OSTaskChangePrio>:
*********************************************************************************************************
*/

#if OS_TASK_CHANGE_PRIO_EN > 0
INT8U  OSTaskChangePrio (INT8U oldprio, INT8U newprio)
{
    d3ec:	b580      	push	{r7, lr}
    d3ee:	b088      	sub	sp, #32
    d3f0:	af00      	add	r7, sp, #0
    d3f2:	4602      	mov	r2, r0
    d3f4:	460b      	mov	r3, r1
    d3f6:	713a      	strb	r2, [r7, #4]
    d3f8:	703b      	strb	r3, [r7, #0]
    INT16U     bitx_new;
    INT16U     bity_old;
    INT16U     bitx_old;
#endif
#if OS_CRITICAL_METHOD == 3
    OS_CPU_SR  cpu_sr = 0;                                  /* Storage for CPU status register         */
    d3fa:	f04f 0300 	mov.w	r3, #0	; 0x0
    d3fe:	61fb      	str	r3, [r7, #28]
    }
    if (newprio >= OS_LOWEST_PRIO) {
        return (OS_ERR_PRIO_INVALID);
    }
#endif
    OS_ENTER_CRITICAL();
    d400:	f00b fc7e 	bl	18d00 <OS_CPU_SR_Save>
    d404:	4603      	mov	r3, r0
    d406:	61fb      	str	r3, [r7, #28]
    if (OSTCBPrioTbl[newprio] != (OS_TCB *)0) {             /* New priority must not already exist     */
    d408:	783a      	ldrb	r2, [r7, #0]
    d40a:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d40e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    d416:	2b00      	cmp	r3, #0
    d418:	d005      	beq.n	d426 <OSTaskChangePrio+0x3a>
        OS_EXIT_CRITICAL();
    d41a:	69f8      	ldr	r0, [r7, #28]
    d41c:	f00b fc74 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_PRIO_EXIST);
    d420:	f04f 0328 	mov.w	r3, #40	; 0x28
    d424:	e15b      	b.n	d6de <OSTaskChangePrio+0x2f2>
    }
    if (oldprio == OS_PRIO_SELF) {                          /* See if changing self                    */
    d426:	793b      	ldrb	r3, [r7, #4]
    d428:	2bff      	cmp	r3, #255
    d42a:	d107      	bne.n	d43c <OSTaskChangePrio+0x50>
        oldprio = OSTCBCur->OSTCBPrio;                      /* Yes, get priority                       */
    d42c:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d434:	681b      	ldr	r3, [r3, #0]
    d436:	f893 3032 	ldrb.w	r3, [r3, #50]
    d43a:	713b      	strb	r3, [r7, #4]
    }
    ptcb = OSTCBPrioTbl[oldprio];
    d43c:	793a      	ldrb	r2, [r7, #4]
    d43e:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d442:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d446:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    d44a:	613b      	str	r3, [r7, #16]
    if (ptcb == (OS_TCB *)0) {                              /* Does task to change exist?              */
    d44c:	693b      	ldr	r3, [r7, #16]
    d44e:	2b00      	cmp	r3, #0
    d450:	d105      	bne.n	d45e <OSTaskChangePrio+0x72>
        OS_EXIT_CRITICAL();                                 /* No, can't change its priority!          */
    d452:	69f8      	ldr	r0, [r7, #28]
    d454:	f00b fc58 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_PRIO);
    d458:	f04f 0329 	mov.w	r3, #41	; 0x29
    d45c:	e13f      	b.n	d6de <OSTaskChangePrio+0x2f2>
    }
    if (ptcb == OS_TCB_RESERVED) {                          /* Is task assigned to Mutex               */
    d45e:	693b      	ldr	r3, [r7, #16]
    d460:	2b01      	cmp	r3, #1
    d462:	d105      	bne.n	d470 <OSTaskChangePrio+0x84>
        OS_EXIT_CRITICAL();                                 /* No, can't change its priority!          */
    d464:	69f8      	ldr	r0, [r7, #28]
    d466:	f00b fc4f 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
    d46a:	f04f 0343 	mov.w	r3, #67	; 0x43
    d46e:	e136      	b.n	d6de <OSTaskChangePrio+0x2f2>
    }
#if OS_LOWEST_PRIO <= 63
    y_new                 = (INT8U)(newprio >> 3);          /* Yes, compute new TCB fields             */
    d470:	783b      	ldrb	r3, [r7, #0]
    d472:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    d476:	757b      	strb	r3, [r7, #21]
    x_new                 = (INT8U)(newprio & 0x07);
    d478:	783b      	ldrb	r3, [r7, #0]
    d47a:	f003 0307 	and.w	r3, r3, #7	; 0x7
    d47e:	75bb      	strb	r3, [r7, #22]
    bity_new              = (INT8U)(1 << y_new);
    d480:	7d7b      	ldrb	r3, [r7, #21]
    d482:	f04f 0201 	mov.w	r2, #1	; 0x1
    d486:	fa02 f303 	lsl.w	r3, r2, r3
    d48a:	763b      	strb	r3, [r7, #24]
    bitx_new              = (INT8U)(1 << x_new);
    d48c:	7dbb      	ldrb	r3, [r7, #22]
    d48e:	f04f 0201 	mov.w	r2, #1	; 0x1
    d492:	fa02 f303 	lsl.w	r3, r2, r3
    d496:	767b      	strb	r3, [r7, #25]
    x_new                 = (INT8U)( newprio & 0x0F);
    bity_new              = (INT16U)(1 << y_new);
    bitx_new              = (INT16U)(1 << x_new);
#endif

    OSTCBPrioTbl[oldprio] = (OS_TCB *)0;                    /* Remove TCB from old priority            */
    d498:	793a      	ldrb	r2, [r7, #4]
    d49a:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d49e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4a2:	f04f 0100 	mov.w	r1, #0	; 0x0
    d4a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    OSTCBPrioTbl[newprio] =  ptcb;                          /* Place pointer to TCB @ new priority     */
    d4aa:	783a      	ldrb	r2, [r7, #0]
    d4ac:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d4b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4b4:	6939      	ldr	r1, [r7, #16]
    d4b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    y_old                 =  ptcb->OSTCBY;
    d4ba:	693b      	ldr	r3, [r7, #16]
    d4bc:	f893 3034 	ldrb.w	r3, [r3, #52]
    d4c0:	75fb      	strb	r3, [r7, #23]
    bity_old              =  ptcb->OSTCBBitY;
    d4c2:	693b      	ldr	r3, [r7, #16]
    d4c4:	f893 3036 	ldrb.w	r3, [r3, #54]
    d4c8:	76bb      	strb	r3, [r7, #26]
    bitx_old              =  ptcb->OSTCBBitX;
    d4ca:	693b      	ldr	r3, [r7, #16]
    d4cc:	f893 3035 	ldrb.w	r3, [r3, #53]
    d4d0:	76fb      	strb	r3, [r7, #27]
    if ((OSRdyTbl[y_old] &   bitx_old) != 0) {              /* If task is ready make it not            */
    d4d2:	7dfa      	ldrb	r2, [r7, #23]
    d4d4:	f241 13c4 	movw	r3, #4548	; 0x11c4
    d4d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4dc:	5c9a      	ldrb	r2, [r3, r2]
    d4de:	7efb      	ldrb	r3, [r7, #27]
    d4e0:	ea02 0303 	and.w	r3, r2, r3
    d4e4:	b2db      	uxtb	r3, r3
    d4e6:	2b00      	cmp	r3, #0
    d4e8:	d04c      	beq.n	d584 <OSTaskChangePrio+0x198>
         OSRdyTbl[y_old] &= ~bitx_old;
    d4ea:	7dfa      	ldrb	r2, [r7, #23]
    d4ec:	7df9      	ldrb	r1, [r7, #23]
    d4ee:	f241 13c4 	movw	r3, #4548	; 0x11c4
    d4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4f6:	5c5b      	ldrb	r3, [r3, r1]
    d4f8:	4619      	mov	r1, r3
    d4fa:	7efb      	ldrb	r3, [r7, #27]
    d4fc:	ea6f 0303 	mvn.w	r3, r3
    d500:	b2db      	uxtb	r3, r3
    d502:	ea01 0303 	and.w	r3, r1, r3
    d506:	b2db      	uxtb	r3, r3
    d508:	b2d9      	uxtb	r1, r3
    d50a:	f241 13c4 	movw	r3, #4548	; 0x11c4
    d50e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d512:	5499      	strb	r1, [r3, r2]
         if (OSRdyTbl[y_old] == 0) {
    d514:	7dfa      	ldrb	r2, [r7, #23]
    d516:	f241 13c4 	movw	r3, #4548	; 0x11c4
    d51a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d51e:	5c9b      	ldrb	r3, [r3, r2]
    d520:	2b00      	cmp	r3, #0
    d522:	d111      	bne.n	d548 <OSTaskChangePrio+0x15c>
             OSRdyGrp &= ~bity_old;
    d524:	7ebb      	ldrb	r3, [r7, #26]
    d526:	ea6f 0303 	mvn.w	r3, r3
    d52a:	b2da      	uxtb	r2, r3
    d52c:	f241 13c0 	movw	r3, #4544	; 0x11c0
    d530:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d534:	781b      	ldrb	r3, [r3, #0]
    d536:	ea02 0303 	and.w	r3, r2, r3
    d53a:	b2db      	uxtb	r3, r3
    d53c:	b2da      	uxtb	r2, r3
    d53e:	f241 13c0 	movw	r3, #4544	; 0x11c0
    d542:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d546:	701a      	strb	r2, [r3, #0]
         }
         OSRdyGrp        |= bity_new;                       /* Make new priority ready to run          */
    d548:	f241 13c0 	movw	r3, #4544	; 0x11c0
    d54c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d550:	781a      	ldrb	r2, [r3, #0]
    d552:	7e3b      	ldrb	r3, [r7, #24]
    d554:	ea42 0303 	orr.w	r3, r2, r3
    d558:	b2da      	uxtb	r2, r3
    d55a:	f241 13c0 	movw	r3, #4544	; 0x11c0
    d55e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d562:	701a      	strb	r2, [r3, #0]
         OSRdyTbl[y_new] |= bitx_new;
    d564:	7d7a      	ldrb	r2, [r7, #21]
    d566:	7d79      	ldrb	r1, [r7, #21]
    d568:	f241 13c4 	movw	r3, #4548	; 0x11c4
    d56c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d570:	5c59      	ldrb	r1, [r3, r1]
    d572:	7e7b      	ldrb	r3, [r7, #25]
    d574:	ea41 0303 	orr.w	r3, r1, r3
    d578:	b2d9      	uxtb	r1, r3
    d57a:	f241 13c4 	movw	r3, #4548	; 0x11c4
    d57e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d582:	5499      	strb	r1, [r3, r2]
    }

#if (OS_EVENT_EN)
    pevent = ptcb->OSTCBEventPtr;
    d584:	693b      	ldr	r3, [r7, #16]
    d586:	69db      	ldr	r3, [r3, #28]
    d588:	60bb      	str	r3, [r7, #8]
    if (pevent != (OS_EVENT *)0) {
    d58a:	68bb      	ldr	r3, [r7, #8]
    d58c:	2b00      	cmp	r3, #0
    d58e:	d037      	beq.n	d600 <OSTaskChangePrio+0x214>
        pevent->OSEventTbl[y_old] &= ~bitx_old;             /* Remove old task prio from wait list     */
    d590:	7dfb      	ldrb	r3, [r7, #23]
    d592:	7dfa      	ldrb	r2, [r7, #23]
    d594:	68b9      	ldr	r1, [r7, #8]
    d596:	440a      	add	r2, r1
    d598:	7ad2      	ldrb	r2, [r2, #11]
    d59a:	4611      	mov	r1, r2
    d59c:	7efa      	ldrb	r2, [r7, #27]
    d59e:	ea6f 0202 	mvn.w	r2, r2
    d5a2:	b2d2      	uxtb	r2, r2
    d5a4:	ea01 0202 	and.w	r2, r1, r2
    d5a8:	b2d2      	uxtb	r2, r2
    d5aa:	b2d2      	uxtb	r2, r2
    d5ac:	68b9      	ldr	r1, [r7, #8]
    d5ae:	440b      	add	r3, r1
    d5b0:	72da      	strb	r2, [r3, #11]
        if (pevent->OSEventTbl[y_old] == 0) {
    d5b2:	7dfb      	ldrb	r3, [r7, #23]
    d5b4:	68ba      	ldr	r2, [r7, #8]
    d5b6:	4413      	add	r3, r2
    d5b8:	7adb      	ldrb	r3, [r3, #11]
    d5ba:	2b00      	cmp	r3, #0
    d5bc:	d10c      	bne.n	d5d8 <OSTaskChangePrio+0x1ec>
            pevent->OSEventGrp    &= ~bity_old;
    d5be:	68bb      	ldr	r3, [r7, #8]
    d5c0:	7a9b      	ldrb	r3, [r3, #10]
    d5c2:	461a      	mov	r2, r3
    d5c4:	7ebb      	ldrb	r3, [r7, #26]
    d5c6:	ea6f 0303 	mvn.w	r3, r3
    d5ca:	b2db      	uxtb	r3, r3
    d5cc:	ea02 0303 	and.w	r3, r2, r3
    d5d0:	b2db      	uxtb	r3, r3
    d5d2:	b2da      	uxtb	r2, r3
    d5d4:	68bb      	ldr	r3, [r7, #8]
    d5d6:	729a      	strb	r2, [r3, #10]
        }
        pevent->OSEventGrp        |= bity_new;              /* Add    new task prio to   wait list     */
    d5d8:	68bb      	ldr	r3, [r7, #8]
    d5da:	7a9a      	ldrb	r2, [r3, #10]
    d5dc:	7e3b      	ldrb	r3, [r7, #24]
    d5de:	ea42 0303 	orr.w	r3, r2, r3
    d5e2:	b2da      	uxtb	r2, r3
    d5e4:	68bb      	ldr	r3, [r7, #8]
    d5e6:	729a      	strb	r2, [r3, #10]
        pevent->OSEventTbl[y_new] |= bitx_new;
    d5e8:	7d7b      	ldrb	r3, [r7, #21]
    d5ea:	7d7a      	ldrb	r2, [r7, #21]
    d5ec:	68b9      	ldr	r1, [r7, #8]
    d5ee:	440a      	add	r2, r1
    d5f0:	7ad1      	ldrb	r1, [r2, #11]
    d5f2:	7e7a      	ldrb	r2, [r7, #25]
    d5f4:	ea41 0202 	orr.w	r2, r1, r2
    d5f8:	b2d2      	uxtb	r2, r2
    d5fa:	68b9      	ldr	r1, [r7, #8]
    d5fc:	440b      	add	r3, r1
    d5fe:	72da      	strb	r2, [r3, #11]
    }
#if (OS_EVENT_MULTI_EN > 0)
    if (ptcb->OSTCBEventMultiPtr != (OS_EVENT **)0) {
    d600:	693b      	ldr	r3, [r7, #16]
    d602:	6a1b      	ldr	r3, [r3, #32]
    d604:	2b00      	cmp	r3, #0
    d606:	d048      	beq.n	d69a <OSTaskChangePrio+0x2ae>
        pevents =  ptcb->OSTCBEventMultiPtr;
    d608:	693b      	ldr	r3, [r7, #16]
    d60a:	6a1b      	ldr	r3, [r3, #32]
    d60c:	60fb      	str	r3, [r7, #12]
        pevent  = *pevents;
    d60e:	68fb      	ldr	r3, [r7, #12]
    d610:	681b      	ldr	r3, [r3, #0]
    d612:	60bb      	str	r3, [r7, #8]
        while (pevent != (OS_EVENT *)0) {
    d614:	e03e      	b.n	d694 <OSTaskChangePrio+0x2a8>
            pevent->OSEventTbl[y_old] &= ~bitx_old;         /* Remove old task prio from wait lists    */
    d616:	7dfb      	ldrb	r3, [r7, #23]
    d618:	7dfa      	ldrb	r2, [r7, #23]
    d61a:	68b9      	ldr	r1, [r7, #8]
    d61c:	440a      	add	r2, r1
    d61e:	7ad2      	ldrb	r2, [r2, #11]
    d620:	4611      	mov	r1, r2
    d622:	7efa      	ldrb	r2, [r7, #27]
    d624:	ea6f 0202 	mvn.w	r2, r2
    d628:	b2d2      	uxtb	r2, r2
    d62a:	ea01 0202 	and.w	r2, r1, r2
    d62e:	b2d2      	uxtb	r2, r2
    d630:	b2d2      	uxtb	r2, r2
    d632:	68b9      	ldr	r1, [r7, #8]
    d634:	440b      	add	r3, r1
    d636:	72da      	strb	r2, [r3, #11]
            if (pevent->OSEventTbl[y_old] == 0) {
    d638:	7dfb      	ldrb	r3, [r7, #23]
    d63a:	68ba      	ldr	r2, [r7, #8]
    d63c:	4413      	add	r3, r2
    d63e:	7adb      	ldrb	r3, [r3, #11]
    d640:	2b00      	cmp	r3, #0
    d642:	d10c      	bne.n	d65e <OSTaskChangePrio+0x272>
                pevent->OSEventGrp    &= ~bity_old;
    d644:	68bb      	ldr	r3, [r7, #8]
    d646:	7a9b      	ldrb	r3, [r3, #10]
    d648:	461a      	mov	r2, r3
    d64a:	7ebb      	ldrb	r3, [r7, #26]
    d64c:	ea6f 0303 	mvn.w	r3, r3
    d650:	b2db      	uxtb	r3, r3
    d652:	ea02 0303 	and.w	r3, r2, r3
    d656:	b2db      	uxtb	r3, r3
    d658:	b2da      	uxtb	r2, r3
    d65a:	68bb      	ldr	r3, [r7, #8]
    d65c:	729a      	strb	r2, [r3, #10]
            }
            pevent->OSEventGrp        |= bity_new;          /* Add    new task prio to   wait lists    */
    d65e:	68bb      	ldr	r3, [r7, #8]
    d660:	7a9a      	ldrb	r2, [r3, #10]
    d662:	7e3b      	ldrb	r3, [r7, #24]
    d664:	ea42 0303 	orr.w	r3, r2, r3
    d668:	b2da      	uxtb	r2, r3
    d66a:	68bb      	ldr	r3, [r7, #8]
    d66c:	729a      	strb	r2, [r3, #10]
            pevent->OSEventTbl[y_new] |= bitx_new;
    d66e:	7d7b      	ldrb	r3, [r7, #21]
    d670:	7d7a      	ldrb	r2, [r7, #21]
    d672:	68b9      	ldr	r1, [r7, #8]
    d674:	440a      	add	r2, r1
    d676:	7ad1      	ldrb	r1, [r2, #11]
    d678:	7e7a      	ldrb	r2, [r7, #25]
    d67a:	ea41 0202 	orr.w	r2, r1, r2
    d67e:	b2d2      	uxtb	r2, r2
    d680:	68b9      	ldr	r1, [r7, #8]
    d682:	440b      	add	r3, r1
    d684:	72da      	strb	r2, [r3, #11]
            pevents++;
    d686:	68fb      	ldr	r3, [r7, #12]
    d688:	f103 0304 	add.w	r3, r3, #4	; 0x4
    d68c:	60fb      	str	r3, [r7, #12]
            pevent                     = *pevents;
    d68e:	68fb      	ldr	r3, [r7, #12]
    d690:	681b      	ldr	r3, [r3, #0]
    d692:	60bb      	str	r3, [r7, #8]
    }
#if (OS_EVENT_MULTI_EN > 0)
    if (ptcb->OSTCBEventMultiPtr != (OS_EVENT **)0) {
        pevents =  ptcb->OSTCBEventMultiPtr;
        pevent  = *pevents;
        while (pevent != (OS_EVENT *)0) {
    d694:	68bb      	ldr	r3, [r7, #8]
    d696:	2b00      	cmp	r3, #0
    d698:	d1bd      	bne.n	d616 <OSTaskChangePrio+0x22a>
        }
    }
#endif
#endif

    ptcb->OSTCBPrio = newprio;                              /* Set new task priority                   */
    d69a:	693b      	ldr	r3, [r7, #16]
    d69c:	783a      	ldrb	r2, [r7, #0]
    d69e:	f883 2032 	strb.w	r2, [r3, #50]
    ptcb->OSTCBY    = y_new;
    d6a2:	693b      	ldr	r3, [r7, #16]
    d6a4:	7d7a      	ldrb	r2, [r7, #21]
    d6a6:	f883 2034 	strb.w	r2, [r3, #52]
    ptcb->OSTCBX    = x_new;
    d6aa:	693b      	ldr	r3, [r7, #16]
    d6ac:	7dba      	ldrb	r2, [r7, #22]
    d6ae:	f883 2033 	strb.w	r2, [r3, #51]
    ptcb->OSTCBBitY = bity_new;
    d6b2:	693b      	ldr	r3, [r7, #16]
    d6b4:	7e3a      	ldrb	r2, [r7, #24]
    d6b6:	f883 2036 	strb.w	r2, [r3, #54]
    ptcb->OSTCBBitX = bitx_new;
    d6ba:	693b      	ldr	r3, [r7, #16]
    d6bc:	7e7a      	ldrb	r2, [r7, #25]
    d6be:	f883 2035 	strb.w	r2, [r3, #53]
    OS_EXIT_CRITICAL();
    d6c2:	69f8      	ldr	r0, [r7, #28]
    d6c4:	f00b fb20 	bl	18d08 <OS_CPU_SR_Restore>
    if (OSRunning == OS_TRUE) {
    d6c8:	f640 23a8 	movw	r3, #2728	; 0xaa8
    d6cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6d0:	781b      	ldrb	r3, [r3, #0]
    d6d2:	2b01      	cmp	r3, #1
    d6d4:	d101      	bne.n	d6da <OSTaskChangePrio+0x2ee>
        OS_Sched();                                         /* Find new highest priority task          */
    d6d6:	f7fc fa4b 	bl	9b70 <OS_Sched>
    }
    return (OS_ERR_NONE);
    d6da:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    d6de:	4618      	mov	r0, r3
    d6e0:	f107 0720 	add.w	r7, r7, #32	; 0x20
    d6e4:	46bd      	mov	sp, r7
    d6e6:	bd80      	pop	{r7, pc}

0000d6e8 <OSTaskCreate>:
*********************************************************************************************************
*/

#if OS_TASK_CREATE_EN > 0
INT8U  OSTaskCreate (void (*task)(void *p_arg), void *p_arg, OS_STK *ptos, INT8U prio)
{
    d6e8:	b580      	push	{r7, lr}
    d6ea:	b08a      	sub	sp, #40
    d6ec:	af03      	add	r7, sp, #12
    d6ee:	60f8      	str	r0, [r7, #12]
    d6f0:	60b9      	str	r1, [r7, #8]
    d6f2:	607a      	str	r2, [r7, #4]
    d6f4:	703b      	strb	r3, [r7, #0]
    OS_STK    *psp;
    INT8U      err;
#if OS_CRITICAL_METHOD == 3                  /* Allocate storage for CPU status register               */
    OS_CPU_SR  cpu_sr = 0;
    d6f6:	f04f 0300 	mov.w	r3, #0	; 0x0
    d6fa:	61bb      	str	r3, [r7, #24]
#if OS_ARG_CHK_EN > 0
    if (prio > OS_LOWEST_PRIO) {             /* Make sure priority is within allowable range           */
        return (OS_ERR_PRIO_INVALID);
    }
#endif
    OS_ENTER_CRITICAL();
    d6fc:	f00b fb00 	bl	18d00 <OS_CPU_SR_Save>
    d700:	4603      	mov	r3, r0
    d702:	61bb      	str	r3, [r7, #24]
    if (OSIntNesting > 0) {                  /* Make sure we don't create the task from within an ISR  */
    d704:	f241 33d0 	movw	r3, #5072	; 0x13d0
    d708:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d70c:	781b      	ldrb	r3, [r3, #0]
    d70e:	2b00      	cmp	r3, #0
    d710:	d005      	beq.n	d71e <OSTaskCreate+0x36>
        OS_EXIT_CRITICAL();
    d712:	69b8      	ldr	r0, [r7, #24]
    d714:	f00b faf8 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_CREATE_ISR);
    d718:	f04f 033c 	mov.w	r3, #60	; 0x3c
    d71c:	e057      	b.n	d7ce <OSTaskCreate+0xe6>
    }
    if (OSTCBPrioTbl[prio] == (OS_TCB *)0) { /* Make sure task doesn't already exist at this priority  */
    d71e:	783a      	ldrb	r2, [r7, #0]
    d720:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d724:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    d72c:	2b00      	cmp	r3, #0
    d72e:	d149      	bne.n	d7c4 <OSTaskCreate+0xdc>
        OSTCBPrioTbl[prio] = OS_TCB_RESERVED;/* Reserve the priority to prevent others from doing ...  */
    d730:	783a      	ldrb	r2, [r7, #0]
    d732:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d736:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d73a:	f04f 0101 	mov.w	r1, #1	; 0x1
    d73e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                             /* ... the same thing until task is created.              */
        OS_EXIT_CRITICAL();
    d742:	69b8      	ldr	r0, [r7, #24]
    d744:	f00b fae0 	bl	18d08 <OS_CPU_SR_Restore>
        psp = OSTaskStkInit(task, p_arg, ptos, 0);              /* Initialize the task's stack         */
    d748:	68f8      	ldr	r0, [r7, #12]
    d74a:	68b9      	ldr	r1, [r7, #8]
    d74c:	687a      	ldr	r2, [r7, #4]
    d74e:	f04f 0300 	mov.w	r3, #0	; 0x0
    d752:	f7fa ffd1 	bl	86f8 <OSTaskStkInit>
    d756:	4603      	mov	r3, r0
    d758:	613b      	str	r3, [r7, #16]
        err = OS_TCBInit(prio, psp, (OS_STK *)0, 0, 0, (void *)0, 0);
    d75a:	783b      	ldrb	r3, [r7, #0]
    d75c:	f04f 0200 	mov.w	r2, #0	; 0x0
    d760:	9200      	str	r2, [sp, #0]
    d762:	f04f 0200 	mov.w	r2, #0	; 0x0
    d766:	9201      	str	r2, [sp, #4]
    d768:	f04f 0200 	mov.w	r2, #0	; 0x0
    d76c:	9202      	str	r2, [sp, #8]
    d76e:	4618      	mov	r0, r3
    d770:	6939      	ldr	r1, [r7, #16]
    d772:	f04f 0200 	mov.w	r2, #0	; 0x0
    d776:	f04f 0300 	mov.w	r3, #0	; 0x0
    d77a:	f7fc fb83 	bl	9e84 <OS_TCBInit>
    d77e:	4603      	mov	r3, r0
    d780:	75fb      	strb	r3, [r7, #23]
        if (err == OS_ERR_NONE) {
    d782:	7dfb      	ldrb	r3, [r7, #23]
    d784:	2b00      	cmp	r3, #0
    d786:	d109      	bne.n	d79c <OSTaskCreate+0xb4>
            if (OSRunning == OS_TRUE) {      /* Find highest priority task if multitasking has started */
    d788:	f640 23a8 	movw	r3, #2728	; 0xaa8
    d78c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d790:	781b      	ldrb	r3, [r3, #0]
    d792:	2b01      	cmp	r3, #1
    d794:	d113      	bne.n	d7be <OSTaskCreate+0xd6>
                OS_Sched();
    d796:	f7fc f9eb 	bl	9b70 <OS_Sched>
    d79a:	e011      	b.n	d7c0 <OSTaskCreate+0xd8>
            }
        } else {
            OS_ENTER_CRITICAL();
    d79c:	f00b fab0 	bl	18d00 <OS_CPU_SR_Save>
    d7a0:	4603      	mov	r3, r0
    d7a2:	61bb      	str	r3, [r7, #24]
            OSTCBPrioTbl[prio] = (OS_TCB *)0;/* Make this priority available to others                 */
    d7a4:	783a      	ldrb	r2, [r7, #0]
    d7a6:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d7aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7ae:	f04f 0100 	mov.w	r1, #0	; 0x0
    d7b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            OS_EXIT_CRITICAL();
    d7b6:	69b8      	ldr	r0, [r7, #24]
    d7b8:	f00b faa6 	bl	18d08 <OS_CPU_SR_Restore>
    d7bc:	e000      	b.n	d7c0 <OSTaskCreate+0xd8>
        OS_EXIT_CRITICAL();
        psp = OSTaskStkInit(task, p_arg, ptos, 0);              /* Initialize the task's stack         */
        err = OS_TCBInit(prio, psp, (OS_STK *)0, 0, 0, (void *)0, 0);
        if (err == OS_ERR_NONE) {
            if (OSRunning == OS_TRUE) {      /* Find highest priority task if multitasking has started */
                OS_Sched();
    d7be:	bf00      	nop
        } else {
            OS_ENTER_CRITICAL();
            OSTCBPrioTbl[prio] = (OS_TCB *)0;/* Make this priority available to others                 */
            OS_EXIT_CRITICAL();
        }
        return (err);
    d7c0:	7dfb      	ldrb	r3, [r7, #23]
    d7c2:	e004      	b.n	d7ce <OSTaskCreate+0xe6>
    }
    OS_EXIT_CRITICAL();
    d7c4:	69b8      	ldr	r0, [r7, #24]
    d7c6:	f00b fa9f 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_PRIO_EXIST);
    d7ca:	f04f 0328 	mov.w	r3, #40	; 0x28
}
    d7ce:	4618      	mov	r0, r3
    d7d0:	f107 071c 	add.w	r7, r7, #28	; 0x1c
    d7d4:	46bd      	mov	sp, r7
    d7d6:	bd80      	pop	{r7, pc}

0000d7d8 <OSTaskCreateExt>:
                        INT16U   id,
                        OS_STK  *pbos,
                        INT32U   stk_size,
                        void    *pext,
                        INT16U   opt)
{
    d7d8:	b580      	push	{r7, lr}
    d7da:	b08c      	sub	sp, #48
    d7dc:	af03      	add	r7, sp, #12
    d7de:	6178      	str	r0, [r7, #20]
    d7e0:	6139      	str	r1, [r7, #16]
    d7e2:	60fa      	str	r2, [r7, #12]
    d7e4:	4619      	mov	r1, r3
    d7e6:	6afa      	ldr	r2, [r7, #44]
    d7e8:	6bfb      	ldr	r3, [r7, #60]
    d7ea:	7239      	strb	r1, [r7, #8]
    d7ec:	80ba      	strh	r2, [r7, #4]
    d7ee:	803b      	strh	r3, [r7, #0]
    OS_STK    *psp;
    INT8U      err;
#if OS_CRITICAL_METHOD == 3                  /* Allocate storage for CPU status register               */
    OS_CPU_SR  cpu_sr = 0;
    d7f0:	f04f 0300 	mov.w	r3, #0	; 0x0
    d7f4:	623b      	str	r3, [r7, #32]
#if OS_ARG_CHK_EN > 0
    if (prio > OS_LOWEST_PRIO) {             /* Make sure priority is within allowable range           */
        return (OS_ERR_PRIO_INVALID);
    }
#endif
    OS_ENTER_CRITICAL();
    d7f6:	f00b fa83 	bl	18d00 <OS_CPU_SR_Save>
    d7fa:	4603      	mov	r3, r0
    d7fc:	623b      	str	r3, [r7, #32]
    if (OSIntNesting > 0) {                  /* Make sure we don't create the task from within an ISR  */
    d7fe:	f241 33d0 	movw	r3, #5072	; 0x13d0
    d802:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d806:	781b      	ldrb	r3, [r3, #0]
    d808:	2b00      	cmp	r3, #0
    d80a:	d005      	beq.n	d818 <OSTaskCreateExt+0x40>
        OS_EXIT_CRITICAL();
    d80c:	6a38      	ldr	r0, [r7, #32]
    d80e:	f00b fa7b 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_CREATE_ISR);
    d812:	f04f 033c 	mov.w	r3, #60	; 0x3c
    d816:	e057      	b.n	d8c8 <OSTaskCreateExt+0xf0>
    }
    if (OSTCBPrioTbl[prio] == (OS_TCB *)0) { /* Make sure task doesn't already exist at this priority  */
    d818:	7a3a      	ldrb	r2, [r7, #8]
    d81a:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d81e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d822:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    d826:	2b00      	cmp	r3, #0
    d828:	d149      	bne.n	d8be <OSTaskCreateExt+0xe6>
        OSTCBPrioTbl[prio] = OS_TCB_RESERVED;/* Reserve the priority to prevent others from doing ...  */
    d82a:	7a3a      	ldrb	r2, [r7, #8]
    d82c:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d834:	f04f 0101 	mov.w	r1, #1	; 0x1
    d838:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                             /* ... the same thing until task is created.              */
        OS_EXIT_CRITICAL();
    d83c:	6a38      	ldr	r0, [r7, #32]
    d83e:	f00b fa63 	bl	18d08 <OS_CPU_SR_Restore>

#if (OS_TASK_STAT_STK_CHK_EN > 0)
        OS_TaskStkClr(pbos, stk_size, opt);                    /* Clear the task stack (if needed)     */
    d842:	883b      	ldrh	r3, [r7, #0]
    d844:	6b38      	ldr	r0, [r7, #48]
    d846:	6b79      	ldr	r1, [r7, #52]
    d848:	461a      	mov	r2, r3
    d84a:	f000 fc6d 	bl	e128 <OS_TaskStkClr>
#endif

        psp = OSTaskStkInit(task, p_arg, ptos, opt);           /* Initialize the task's stack          */
    d84e:	883b      	ldrh	r3, [r7, #0]
    d850:	6978      	ldr	r0, [r7, #20]
    d852:	6939      	ldr	r1, [r7, #16]
    d854:	68fa      	ldr	r2, [r7, #12]
    d856:	f7fa ff4f 	bl	86f8 <OSTaskStkInit>
    d85a:	4603      	mov	r3, r0
    d85c:	61bb      	str	r3, [r7, #24]
        err = OS_TCBInit(prio, psp, pbos, id, stk_size, pext, opt);
    d85e:	7a3a      	ldrb	r2, [r7, #8]
    d860:	88bb      	ldrh	r3, [r7, #4]
    d862:	8839      	ldrh	r1, [r7, #0]
    d864:	6b78      	ldr	r0, [r7, #52]
    d866:	9000      	str	r0, [sp, #0]
    d868:	6bb8      	ldr	r0, [r7, #56]
    d86a:	9001      	str	r0, [sp, #4]
    d86c:	9102      	str	r1, [sp, #8]
    d86e:	4610      	mov	r0, r2
    d870:	69b9      	ldr	r1, [r7, #24]
    d872:	6b3a      	ldr	r2, [r7, #48]
    d874:	f7fc fb06 	bl	9e84 <OS_TCBInit>
    d878:	4603      	mov	r3, r0
    d87a:	77fb      	strb	r3, [r7, #31]
        if (err == OS_ERR_NONE) {
    d87c:	7ffb      	ldrb	r3, [r7, #31]
    d87e:	2b00      	cmp	r3, #0
    d880:	d109      	bne.n	d896 <OSTaskCreateExt+0xbe>
            if (OSRunning == OS_TRUE) {                        /* Find HPT if multitasking has started */
    d882:	f640 23a8 	movw	r3, #2728	; 0xaa8
    d886:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d88a:	781b      	ldrb	r3, [r3, #0]
    d88c:	2b01      	cmp	r3, #1
    d88e:	d113      	bne.n	d8b8 <OSTaskCreateExt+0xe0>
                OS_Sched();
    d890:	f7fc f96e 	bl	9b70 <OS_Sched>
    d894:	e011      	b.n	d8ba <OSTaskCreateExt+0xe2>
            }
        } else {
            OS_ENTER_CRITICAL();
    d896:	f00b fa33 	bl	18d00 <OS_CPU_SR_Save>
    d89a:	4603      	mov	r3, r0
    d89c:	623b      	str	r3, [r7, #32]
            OSTCBPrioTbl[prio] = (OS_TCB *)0;                  /* Make this priority avail. to others  */
    d89e:	7a3a      	ldrb	r2, [r7, #8]
    d8a0:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d8a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8a8:	f04f 0100 	mov.w	r1, #0	; 0x0
    d8ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            OS_EXIT_CRITICAL();
    d8b0:	6a38      	ldr	r0, [r7, #32]
    d8b2:	f00b fa29 	bl	18d08 <OS_CPU_SR_Restore>
    d8b6:	e000      	b.n	d8ba <OSTaskCreateExt+0xe2>

        psp = OSTaskStkInit(task, p_arg, ptos, opt);           /* Initialize the task's stack          */
        err = OS_TCBInit(prio, psp, pbos, id, stk_size, pext, opt);
        if (err == OS_ERR_NONE) {
            if (OSRunning == OS_TRUE) {                        /* Find HPT if multitasking has started */
                OS_Sched();
    d8b8:	bf00      	nop
        } else {
            OS_ENTER_CRITICAL();
            OSTCBPrioTbl[prio] = (OS_TCB *)0;                  /* Make this priority avail. to others  */
            OS_EXIT_CRITICAL();
        }
        return (err);
    d8ba:	7ffb      	ldrb	r3, [r7, #31]
    d8bc:	e004      	b.n	d8c8 <OSTaskCreateExt+0xf0>
    }
    OS_EXIT_CRITICAL();
    d8be:	6a38      	ldr	r0, [r7, #32]
    d8c0:	f00b fa22 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_PRIO_EXIST);
    d8c4:	f04f 0328 	mov.w	r3, #40	; 0x28
}
    d8c8:	4618      	mov	r0, r3
    d8ca:	f107 0724 	add.w	r7, r7, #36	; 0x24
    d8ce:	46bd      	mov	sp, r7
    d8d0:	bd80      	pop	{r7, pc}
    d8d2:	46c0      	nop			(mov r8, r8)

0000d8d4 <OSTaskDel>:
*********************************************************************************************************
*/

#if OS_TASK_DEL_EN > 0
INT8U  OSTaskDel (INT8U prio)
{
    d8d4:	b580      	push	{r7, lr}
    d8d6:	b084      	sub	sp, #16
    d8d8:	af00      	add	r7, sp, #0
    d8da:	4603      	mov	r3, r0
    d8dc:	703b      	strb	r3, [r7, #0]
#if (OS_FLAG_EN > 0) && (OS_MAX_FLAGS > 0)
    OS_FLAG_NODE *pnode;
#endif
    OS_TCB       *ptcb;
#if OS_CRITICAL_METHOD == 3                             /* Allocate storage for CPU status register    */
    OS_CPU_SR     cpu_sr = 0;
    d8de:	f04f 0300 	mov.w	r3, #0	; 0x0
    d8e2:	60fb      	str	r3, [r7, #12]
#endif



    if (OSIntNesting > 0) {                             /* See if trying to delete from ISR            */
    d8e4:	f241 33d0 	movw	r3, #5072	; 0x13d0
    d8e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8ec:	781b      	ldrb	r3, [r3, #0]
    d8ee:	2b00      	cmp	r3, #0
    d8f0:	d002      	beq.n	d8f8 <OSTaskDel+0x24>
        return (OS_ERR_TASK_DEL_ISR);
    d8f2:	f04f 0340 	mov.w	r3, #64	; 0x40
    d8f6:	e11f      	b.n	db38 <OSTaskDel+0x264>
    }
    if (prio == OS_TASK_IDLE_PRIO) {                    /* Not allowed to delete idle task             */
    d8f8:	783b      	ldrb	r3, [r7, #0]
    d8fa:	2b3f      	cmp	r3, #63
    d8fc:	d102      	bne.n	d904 <OSTaskDel+0x30>
        return (OS_ERR_TASK_DEL_IDLE);
    d8fe:	f04f 033e 	mov.w	r3, #62	; 0x3e
    d902:	e119      	b.n	db38 <OSTaskDel+0x264>
        }
    }
#endif

/*$PAGE*/
    OS_ENTER_CRITICAL();
    d904:	f00b f9fc 	bl	18d00 <OS_CPU_SR_Save>
    d908:	4603      	mov	r3, r0
    d90a:	60fb      	str	r3, [r7, #12]
    if (prio == OS_PRIO_SELF) {                         /* See if requesting to delete self            */
    d90c:	783b      	ldrb	r3, [r7, #0]
    d90e:	2bff      	cmp	r3, #255
    d910:	d107      	bne.n	d922 <OSTaskDel+0x4e>
        prio = OSTCBCur->OSTCBPrio;                     /* Set priority to delete to current           */
    d912:	f241 33d4 	movw	r3, #5076	; 0x13d4
    d916:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d91a:	681b      	ldr	r3, [r3, #0]
    d91c:	f893 3032 	ldrb.w	r3, [r3, #50]
    d920:	703b      	strb	r3, [r7, #0]
    }
    ptcb = OSTCBPrioTbl[prio];
    d922:	783a      	ldrb	r2, [r7, #0]
    d924:	f641 733c 	movw	r3, #7996	; 0x1f3c
    d928:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d92c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    d930:	60bb      	str	r3, [r7, #8]
    if (ptcb == (OS_TCB *)0) {                          /* Task to delete must exist                   */
    d932:	68bb      	ldr	r3, [r7, #8]
    d934:	2b00      	cmp	r3, #0
    d936:	d105      	bne.n	d944 <OSTaskDel+0x70>
        OS_EXIT_CRITICAL();
    d938:	68f8      	ldr	r0, [r7, #12]
    d93a:	f00b f9e5 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
    d93e:	f04f 0343 	mov.w	r3, #67	; 0x43
    d942:	e0f9      	b.n	db38 <OSTaskDel+0x264>
    }
    if (ptcb == OS_TCB_RESERVED) {                      /* Must not be assigned to Mutex               */
    d944:	68bb      	ldr	r3, [r7, #8]
    d946:	2b01      	cmp	r3, #1
    d948:	d105      	bne.n	d956 <OSTaskDel+0x82>
        OS_EXIT_CRITICAL();
    d94a:	68f8      	ldr	r0, [r7, #12]
    d94c:	f00b f9dc 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_DEL);
    d950:	f04f 033d 	mov.w	r3, #61	; 0x3d
    d954:	e0f0      	b.n	db38 <OSTaskDel+0x264>
    }

    OSRdyTbl[ptcb->OSTCBY] &= ~ptcb->OSTCBBitX;
    d956:	68bb      	ldr	r3, [r7, #8]
    d958:	f893 3034 	ldrb.w	r3, [r3, #52]
    d95c:	461a      	mov	r2, r3
    d95e:	68bb      	ldr	r3, [r7, #8]
    d960:	f893 3034 	ldrb.w	r3, [r3, #52]
    d964:	4619      	mov	r1, r3
    d966:	f241 13c4 	movw	r3, #4548	; 0x11c4
    d96a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d96e:	5c5b      	ldrb	r3, [r3, r1]
    d970:	4619      	mov	r1, r3
    d972:	68bb      	ldr	r3, [r7, #8]
    d974:	f893 3035 	ldrb.w	r3, [r3, #53]
    d978:	ea6f 0303 	mvn.w	r3, r3
    d97c:	b2db      	uxtb	r3, r3
    d97e:	ea01 0303 	and.w	r3, r1, r3
    d982:	b2db      	uxtb	r3, r3
    d984:	b2d9      	uxtb	r1, r3
    d986:	f241 13c4 	movw	r3, #4548	; 0x11c4
    d98a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d98e:	5499      	strb	r1, [r3, r2]
    if (OSRdyTbl[ptcb->OSTCBY] == 0) {                  /* Make task not ready                         */
    d990:	68bb      	ldr	r3, [r7, #8]
    d992:	f893 3034 	ldrb.w	r3, [r3, #52]
    d996:	461a      	mov	r2, r3
    d998:	f241 13c4 	movw	r3, #4548	; 0x11c4
    d99c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9a0:	5c9b      	ldrb	r3, [r3, r2]
    d9a2:	2b00      	cmp	r3, #0
    d9a4:	d113      	bne.n	d9ce <OSTaskDel+0xfa>
        OSRdyGrp           &= ~ptcb->OSTCBBitY;
    d9a6:	68bb      	ldr	r3, [r7, #8]
    d9a8:	f893 3036 	ldrb.w	r3, [r3, #54]
    d9ac:	ea6f 0303 	mvn.w	r3, r3
    d9b0:	b2da      	uxtb	r2, r3
    d9b2:	f241 13c0 	movw	r3, #4544	; 0x11c0
    d9b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9ba:	781b      	ldrb	r3, [r3, #0]
    d9bc:	ea02 0303 	and.w	r3, r2, r3
    d9c0:	b2db      	uxtb	r3, r3
    d9c2:	b2da      	uxtb	r2, r3
    d9c4:	f241 13c0 	movw	r3, #4544	; 0x11c0
    d9c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9cc:	701a      	strb	r2, [r3, #0]
    }
    
#if (OS_EVENT_EN)
    if (ptcb->OSTCBEventPtr != (OS_EVENT *)0) {
    d9ce:	68bb      	ldr	r3, [r7, #8]
    d9d0:	69db      	ldr	r3, [r3, #28]
    d9d2:	2b00      	cmp	r3, #0
    d9d4:	d005      	beq.n	d9e2 <OSTaskDel+0x10e>
        OS_EventTaskRemove(ptcb, ptcb->OSTCBEventPtr);  /* Remove this task from any event   wait list */
    d9d6:	68bb      	ldr	r3, [r7, #8]
    d9d8:	69db      	ldr	r3, [r3, #28]
    d9da:	68b8      	ldr	r0, [r7, #8]
    d9dc:	4619      	mov	r1, r3
    d9de:	f7fb fe43 	bl	9668 <OS_EventTaskRemove>
    }
#if (OS_EVENT_MULTI_EN > 0)
    if (ptcb->OSTCBEventMultiPtr != (OS_EVENT **)0) {   /* Remove this task from any events' wait lists*/
    d9e2:	68bb      	ldr	r3, [r7, #8]
    d9e4:	6a1b      	ldr	r3, [r3, #32]
    d9e6:	2b00      	cmp	r3, #0
    d9e8:	d005      	beq.n	d9f6 <OSTaskDel+0x122>
        OS_EventTaskRemoveMulti(ptcb, ptcb->OSTCBEventMultiPtr);
    d9ea:	68bb      	ldr	r3, [r7, #8]
    d9ec:	6a1b      	ldr	r3, [r3, #32]
    d9ee:	68b8      	ldr	r0, [r7, #8]
    d9f0:	4619      	mov	r1, r3
    d9f2:	f7fb fe6f 	bl	96d4 <OS_EventTaskRemoveMulti>
    }
#endif
#endif

#if (OS_FLAG_EN > 0) && (OS_MAX_FLAGS > 0)
    pnode = ptcb->OSTCBFlagNode;
    d9f6:	68bb      	ldr	r3, [r7, #8]
    d9f8:	6a9b      	ldr	r3, [r3, #40]
    d9fa:	607b      	str	r3, [r7, #4]
    if (pnode != (OS_FLAG_NODE *)0) {                   /* If task is waiting on event flag            */
    d9fc:	687b      	ldr	r3, [r7, #4]
    d9fe:	2b00      	cmp	r3, #0
    da00:	d002      	beq.n	da08 <OSTaskDel+0x134>
        OS_FlagUnlink(pnode);                           /* Remove from wait list                       */
    da02:	6878      	ldr	r0, [r7, #4]
    da04:	f7fd fa28 	bl	ae58 <OS_FlagUnlink>
    }
#endif

    ptcb->OSTCBDly      = 0;                            /* Prevent OSTimeTick() from updating          */
    da08:	68bb      	ldr	r3, [r7, #8]
    da0a:	f04f 0200 	mov.w	r2, #0	; 0x0
    da0e:	85da      	strh	r2, [r3, #46]
    ptcb->OSTCBStat     = OS_STAT_RDY;                  /* Prevent task from being resumed             */
    da10:	68bb      	ldr	r3, [r7, #8]
    da12:	f04f 0200 	mov.w	r2, #0	; 0x0
    da16:	f883 2030 	strb.w	r2, [r3, #48]
    ptcb->OSTCBStatPend = OS_STAT_PEND_OK;
    da1a:	68bb      	ldr	r3, [r7, #8]
    da1c:	f04f 0200 	mov.w	r2, #0	; 0x0
    da20:	f883 2031 	strb.w	r2, [r3, #49]
    if (OSLockNesting < 255u) {                         /* Make sure we don't context switch           */
    da24:	f640 23a0 	movw	r3, #2720	; 0xaa0
    da28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da2c:	781b      	ldrb	r3, [r3, #0]
    da2e:	2bff      	cmp	r3, #255
    da30:	d00c      	beq.n	da4c <OSTaskDel+0x178>
        OSLockNesting++;
    da32:	f640 23a0 	movw	r3, #2720	; 0xaa0
    da36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da3a:	781b      	ldrb	r3, [r3, #0]
    da3c:	f103 0301 	add.w	r3, r3, #1	; 0x1
    da40:	b2da      	uxtb	r2, r3
    da42:	f640 23a0 	movw	r3, #2720	; 0xaa0
    da46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da4a:	701a      	strb	r2, [r3, #0]
    }
    OS_EXIT_CRITICAL();                                 /* Enabling INT. ignores next instruc.         */
    da4c:	68f8      	ldr	r0, [r7, #12]
    da4e:	f00b f95b 	bl	18d08 <OS_CPU_SR_Restore>
    OS_Dummy();                                         /* ... Dummy ensures that INTs will be         */
    da52:	f7fb fc67 	bl	9324 <OS_Dummy>
    OS_ENTER_CRITICAL();                                /* ... disabled HERE!                          */
    da56:	f00b f953 	bl	18d00 <OS_CPU_SR_Save>
    da5a:	4603      	mov	r3, r0
    da5c:	60fb      	str	r3, [r7, #12]
    if (OSLockNesting > 0) {                            /* Remove context switch lock                  */
    da5e:	f640 23a0 	movw	r3, #2720	; 0xaa0
    da62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da66:	781b      	ldrb	r3, [r3, #0]
    da68:	2b00      	cmp	r3, #0
    da6a:	d00c      	beq.n	da86 <OSTaskDel+0x1b2>
        OSLockNesting--;
    da6c:	f640 23a0 	movw	r3, #2720	; 0xaa0
    da70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da74:	781b      	ldrb	r3, [r3, #0]
    da76:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    da7a:	b2da      	uxtb	r2, r3
    da7c:	f640 23a0 	movw	r3, #2720	; 0xaa0
    da80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da84:	701a      	strb	r2, [r3, #0]
    }
    OSTaskDelHook(ptcb);                                /* Call user defined hook                      */
    da86:	68b8      	ldr	r0, [r7, #8]
    da88:	f7fa fe20 	bl	86cc <OSTaskDelHook>
    OSTaskCtr--;                                        /* One less task being managed                 */
    da8c:	f241 1351 	movw	r3, #4433	; 0x1151
    da90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da94:	781b      	ldrb	r3, [r3, #0]
    da96:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    da9a:	b2da      	uxtb	r2, r3
    da9c:	f241 1351 	movw	r3, #4433	; 0x1151
    daa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daa4:	701a      	strb	r2, [r3, #0]
    OSTCBPrioTbl[prio] = (OS_TCB *)0;                   /* Clear old priority entry                    */
    daa6:	783a      	ldrb	r2, [r7, #0]
    daa8:	f641 733c 	movw	r3, #7996	; 0x1f3c
    daac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dab0:	f04f 0100 	mov.w	r1, #0	; 0x0
    dab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    if (ptcb->OSTCBPrev == (OS_TCB *)0) {               /* Remove from TCB chain                       */
    dab8:	68bb      	ldr	r3, [r7, #8]
    daba:	699b      	ldr	r3, [r3, #24]
    dabc:	2b00      	cmp	r3, #0
    dabe:	d10c      	bne.n	dada <OSTaskDel+0x206>
        ptcb->OSTCBNext->OSTCBPrev = (OS_TCB *)0;
    dac0:	68bb      	ldr	r3, [r7, #8]
    dac2:	695b      	ldr	r3, [r3, #20]
    dac4:	f04f 0200 	mov.w	r2, #0	; 0x0
    dac8:	619a      	str	r2, [r3, #24]
        OSTCBList                  = ptcb->OSTCBNext;
    daca:	68bb      	ldr	r3, [r7, #8]
    dacc:	695a      	ldr	r2, [r3, #20]
    dace:	f640 6384 	movw	r3, #3716	; 0xe84
    dad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dad6:	601a      	str	r2, [r3, #0]
    dad8:	e009      	b.n	daee <OSTaskDel+0x21a>
    } else {
        ptcb->OSTCBPrev->OSTCBNext = ptcb->OSTCBNext;
    dada:	68bb      	ldr	r3, [r7, #8]
    dadc:	699b      	ldr	r3, [r3, #24]
    dade:	68ba      	ldr	r2, [r7, #8]
    dae0:	6952      	ldr	r2, [r2, #20]
    dae2:	615a      	str	r2, [r3, #20]
        ptcb->OSTCBNext->OSTCBPrev = ptcb->OSTCBPrev;
    dae4:	68bb      	ldr	r3, [r7, #8]
    dae6:	695b      	ldr	r3, [r3, #20]
    dae8:	68ba      	ldr	r2, [r7, #8]
    daea:	6992      	ldr	r2, [r2, #24]
    daec:	619a      	str	r2, [r3, #24]
    }
    ptcb->OSTCBNext   = OSTCBFreeList;                  /* Return TCB to free TCB list                 */
    daee:	f241 134c 	movw	r3, #4428	; 0x114c
    daf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daf6:	681a      	ldr	r2, [r3, #0]
    daf8:	68bb      	ldr	r3, [r7, #8]
    dafa:	615a      	str	r2, [r3, #20]
    OSTCBFreeList     = ptcb;
    dafc:	f241 134c 	movw	r3, #4428	; 0x114c
    db00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db04:	68ba      	ldr	r2, [r7, #8]
    db06:	601a      	str	r2, [r3, #0]
#if OS_TASK_NAME_SIZE > 1
    ptcb->OSTCBTaskName[0] = '?';                       /* Unknown name                                */
    db08:	68bb      	ldr	r3, [r7, #8]
    db0a:	f04f 023f 	mov.w	r2, #63	; 0x3f
    db0e:	f883 204c 	strb.w	r2, [r3, #76]
    ptcb->OSTCBTaskName[1] = OS_ASCII_NUL;
    db12:	68bb      	ldr	r3, [r7, #8]
    db14:	f04f 0200 	mov.w	r2, #0	; 0x0
    db18:	f883 204d 	strb.w	r2, [r3, #77]
#endif
    OS_EXIT_CRITICAL();
    db1c:	68f8      	ldr	r0, [r7, #12]
    db1e:	f00b f8f3 	bl	18d08 <OS_CPU_SR_Restore>
    if (OSRunning == OS_TRUE) {
    db22:	f640 23a8 	movw	r3, #2728	; 0xaa8
    db26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db2a:	781b      	ldrb	r3, [r3, #0]
    db2c:	2b01      	cmp	r3, #1
    db2e:	d101      	bne.n	db34 <OSTaskDel+0x260>
        OS_Sched();                                     /* Find new highest priority task              */
    db30:	f7fc f81e 	bl	9b70 <OS_Sched>
    }
    return (OS_ERR_NONE);
    db34:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    db38:	4618      	mov	r0, r3
    db3a:	f107 0710 	add.w	r7, r7, #16	; 0x10
    db3e:	46bd      	mov	sp, r7
    db40:	bd80      	pop	{r7, pc}
    db42:	46c0      	nop			(mov r8, r8)

0000db44 <OSTaskDelReq>:
*********************************************************************************************************
*/
/*$PAGE*/
#if OS_TASK_DEL_EN > 0
INT8U  OSTaskDelReq (INT8U prio)
{
    db44:	b580      	push	{r7, lr}
    db46:	b084      	sub	sp, #16
    db48:	af00      	add	r7, sp, #0
    db4a:	4603      	mov	r3, r0
    db4c:	703b      	strb	r3, [r7, #0]
    INT8U      stat;
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    db4e:	f04f 0300 	mov.w	r3, #0	; 0x0
    db52:	60fb      	str	r3, [r7, #12]
#endif



    if (prio == OS_TASK_IDLE_PRIO) {                            /* Not allowed to delete idle task     */
    db54:	783b      	ldrb	r3, [r7, #0]
    db56:	2b3f      	cmp	r3, #63
    db58:	d102      	bne.n	db60 <OSTaskDelReq+0x1c>
        return (OS_ERR_TASK_DEL_IDLE);
    db5a:	f04f 033e 	mov.w	r3, #62	; 0x3e
    db5e:	e03b      	b.n	dbd8 <OSTaskDelReq+0x94>
        if (prio != OS_PRIO_SELF) {
            return (OS_ERR_PRIO_INVALID);
        }
    }
#endif
    if (prio == OS_PRIO_SELF) {                                 /* See if a task is requesting to ...  */
    db60:	783b      	ldrb	r3, [r7, #0]
    db62:	2bff      	cmp	r3, #255
    db64:	d110      	bne.n	db88 <OSTaskDelReq+0x44>
        OS_ENTER_CRITICAL();                                    /* ... this task to delete itself      */
    db66:	f00b f8cb 	bl	18d00 <OS_CPU_SR_Save>
    db6a:	4603      	mov	r3, r0
    db6c:	60fb      	str	r3, [r7, #12]
        stat = OSTCBCur->OSTCBDelReq;                           /* Return request status to caller     */
    db6e:	f241 33d4 	movw	r3, #5076	; 0x13d4
    db72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db76:	681b      	ldr	r3, [r3, #0]
    db78:	f893 3037 	ldrb.w	r3, [r3, #55]
    db7c:	71fb      	strb	r3, [r7, #7]
        OS_EXIT_CRITICAL();
    db7e:	68f8      	ldr	r0, [r7, #12]
    db80:	f00b f8c2 	bl	18d08 <OS_CPU_SR_Restore>
        return (stat);
    db84:	79fb      	ldrb	r3, [r7, #7]
    db86:	e027      	b.n	dbd8 <OSTaskDelReq+0x94>
    }
    OS_ENTER_CRITICAL();
    db88:	f00b f8ba 	bl	18d00 <OS_CPU_SR_Save>
    db8c:	4603      	mov	r3, r0
    db8e:	60fb      	str	r3, [r7, #12]
    ptcb = OSTCBPrioTbl[prio];
    db90:	783a      	ldrb	r2, [r7, #0]
    db92:	f641 733c 	movw	r3, #7996	; 0x1f3c
    db96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    db9e:	60bb      	str	r3, [r7, #8]
    if (ptcb == (OS_TCB *)0) {                                  /* Task to delete must exist           */
    dba0:	68bb      	ldr	r3, [r7, #8]
    dba2:	2b00      	cmp	r3, #0
    dba4:	d105      	bne.n	dbb2 <OSTaskDelReq+0x6e>
        OS_EXIT_CRITICAL();
    dba6:	68f8      	ldr	r0, [r7, #12]
    dba8:	f00b f8ae 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);                         /* Task must already be deleted        */
    dbac:	f04f 0343 	mov.w	r3, #67	; 0x43
    dbb0:	e012      	b.n	dbd8 <OSTaskDelReq+0x94>
    }
    if (ptcb == OS_TCB_RESERVED) {                              /* Must NOT be assigned to a Mutex     */
    dbb2:	68bb      	ldr	r3, [r7, #8]
    dbb4:	2b01      	cmp	r3, #1
    dbb6:	d105      	bne.n	dbc4 <OSTaskDelReq+0x80>
        OS_EXIT_CRITICAL();
    dbb8:	68f8      	ldr	r0, [r7, #12]
    dbba:	f00b f8a5 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_DEL);
    dbbe:	f04f 033d 	mov.w	r3, #61	; 0x3d
    dbc2:	e009      	b.n	dbd8 <OSTaskDelReq+0x94>
    }
    ptcb->OSTCBDelReq = OS_ERR_TASK_DEL_REQ;                    /* Set flag indicating task to be DEL. */
    dbc4:	68bb      	ldr	r3, [r7, #8]
    dbc6:	f04f 023f 	mov.w	r2, #63	; 0x3f
    dbca:	f883 2037 	strb.w	r2, [r3, #55]
    OS_EXIT_CRITICAL();
    dbce:	68f8      	ldr	r0, [r7, #12]
    dbd0:	f00b f89a 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    dbd4:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    dbd8:	4618      	mov	r0, r3
    dbda:	f107 0710 	add.w	r7, r7, #16	; 0x10
    dbde:	46bd      	mov	sp, r7
    dbe0:	bd80      	pop	{r7, pc}
    dbe2:	46c0      	nop			(mov r8, r8)

0000dbe4 <OSTaskNameGet>:
*********************************************************************************************************
*/

#if OS_TASK_NAME_SIZE > 1
INT8U  OSTaskNameGet (INT8U prio, INT8U *pname, INT8U *perr)
{
    dbe4:	b580      	push	{r7, lr}
    dbe6:	b086      	sub	sp, #24
    dbe8:	af00      	add	r7, sp, #0
    dbea:	4603      	mov	r3, r0
    dbec:	6079      	str	r1, [r7, #4]
    dbee:	603a      	str	r2, [r7, #0]
    dbf0:	723b      	strb	r3, [r7, #8]
    OS_TCB    *ptcb;
    INT8U      len;
#if OS_CRITICAL_METHOD == 3                              /* Allocate storage for CPU status register   */
    OS_CPU_SR  cpu_sr = 0;
    dbf2:	f04f 0300 	mov.w	r3, #0	; 0x0
    dbf6:	617b      	str	r3, [r7, #20]
    if (pname == (INT8U *)0) {                           /* Is 'pname' a NULL pointer?                 */
        *perr = OS_ERR_PNAME_NULL;                       /* Yes                                        */
        return (0);
    }
#endif
    if (OSIntNesting > 0) {                              /* See if trying to call from an ISR          */
    dbf8:	f241 33d0 	movw	r3, #5072	; 0x13d0
    dbfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc00:	781b      	ldrb	r3, [r3, #0]
    dc02:	2b00      	cmp	r3, #0
    dc04:	d006      	beq.n	dc14 <OSTaskNameGet+0x30>
        *perr = OS_ERR_NAME_GET_ISR;
    dc06:	683b      	ldr	r3, [r7, #0]
    dc08:	f04f 0211 	mov.w	r2, #17	; 0x11
    dc0c:	701a      	strb	r2, [r3, #0]
        return (0);
    dc0e:	f04f 0300 	mov.w	r3, #0	; 0x0
    dc12:	e041      	b.n	dc98 <OSTaskNameGet+0xb4>
    }
    OS_ENTER_CRITICAL();
    dc14:	f00b f874 	bl	18d00 <OS_CPU_SR_Save>
    dc18:	4603      	mov	r3, r0
    dc1a:	617b      	str	r3, [r7, #20]
    if (prio == OS_PRIO_SELF) {                          /* See if caller desires it's own name        */
    dc1c:	7a3b      	ldrb	r3, [r7, #8]
    dc1e:	2bff      	cmp	r3, #255
    dc20:	d107      	bne.n	dc32 <OSTaskNameGet+0x4e>
        prio = OSTCBCur->OSTCBPrio;
    dc22:	f241 33d4 	movw	r3, #5076	; 0x13d4
    dc26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc2a:	681b      	ldr	r3, [r3, #0]
    dc2c:	f893 3032 	ldrb.w	r3, [r3, #50]
    dc30:	723b      	strb	r3, [r7, #8]
    }
    ptcb = OSTCBPrioTbl[prio];
    dc32:	7a3a      	ldrb	r2, [r7, #8]
    dc34:	f641 733c 	movw	r3, #7996	; 0x1f3c
    dc38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    dc40:	60fb      	str	r3, [r7, #12]
    if (ptcb == (OS_TCB *)0) {                           /* Does task exist?                           */
    dc42:	68fb      	ldr	r3, [r7, #12]
    dc44:	2b00      	cmp	r3, #0
    dc46:	d109      	bne.n	dc5c <OSTaskNameGet+0x78>
        OS_EXIT_CRITICAL();                              /* No                                         */
    dc48:	6978      	ldr	r0, [r7, #20]
    dc4a:	f00b f85d 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_TASK_NOT_EXIST;
    dc4e:	683b      	ldr	r3, [r7, #0]
    dc50:	f04f 0243 	mov.w	r2, #67	; 0x43
    dc54:	701a      	strb	r2, [r3, #0]
        return (0);
    dc56:	f04f 0300 	mov.w	r3, #0	; 0x0
    dc5a:	e01d      	b.n	dc98 <OSTaskNameGet+0xb4>
    }
    if (ptcb == OS_TCB_RESERVED) {                       /* Task assigned to a Mutex?                  */
    dc5c:	68fb      	ldr	r3, [r7, #12]
    dc5e:	2b01      	cmp	r3, #1
    dc60:	d109      	bne.n	dc76 <OSTaskNameGet+0x92>
        OS_EXIT_CRITICAL();                              /* Yes                                        */
    dc62:	6978      	ldr	r0, [r7, #20]
    dc64:	f00b f850 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_TASK_NOT_EXIST;
    dc68:	683b      	ldr	r3, [r7, #0]
    dc6a:	f04f 0243 	mov.w	r2, #67	; 0x43
    dc6e:	701a      	strb	r2, [r3, #0]
        return (0);
    dc70:	f04f 0300 	mov.w	r3, #0	; 0x0
    dc74:	e010      	b.n	dc98 <OSTaskNameGet+0xb4>
    }
    len   = OS_StrCopy(pname, ptcb->OSTCBTaskName);      /* Yes, copy name from TCB                    */
    dc76:	68fb      	ldr	r3, [r7, #12]
    dc78:	f103 034c 	add.w	r3, r3, #76	; 0x4c
    dc7c:	6878      	ldr	r0, [r7, #4]
    dc7e:	4619      	mov	r1, r3
    dc80:	f7fb fff8 	bl	9c74 <OS_StrCopy>
    dc84:	4603      	mov	r3, r0
    dc86:	74fb      	strb	r3, [r7, #19]
    OS_EXIT_CRITICAL();
    dc88:	6978      	ldr	r0, [r7, #20]
    dc8a:	f00b f83d 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    dc8e:	683b      	ldr	r3, [r7, #0]
    dc90:	f04f 0200 	mov.w	r2, #0	; 0x0
    dc94:	701a      	strb	r2, [r3, #0]
    return (len);
    dc96:	7cfb      	ldrb	r3, [r7, #19]
}
    dc98:	4618      	mov	r0, r3
    dc9a:	f107 0718 	add.w	r7, r7, #24	; 0x18
    dc9e:	46bd      	mov	sp, r7
    dca0:	bd80      	pop	{r7, pc}
    dca2:	46c0      	nop			(mov r8, r8)

0000dca4 <OSTaskNameSet>:
* Returns    : None
*********************************************************************************************************
*/
#if OS_TASK_NAME_SIZE > 1
void  OSTaskNameSet (INT8U prio, INT8U *pname, INT8U *perr)
{
    dca4:	b580      	push	{r7, lr}
    dca6:	b086      	sub	sp, #24
    dca8:	af00      	add	r7, sp, #0
    dcaa:	4603      	mov	r3, r0
    dcac:	6079      	str	r1, [r7, #4]
    dcae:	603a      	str	r2, [r7, #0]
    dcb0:	723b      	strb	r3, [r7, #8]
    INT8U      len;
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3                          /* Allocate storage for CPU status register       */
    OS_CPU_SR  cpu_sr = 0;
    dcb2:	f04f 0300 	mov.w	r3, #0	; 0x0
    dcb6:	617b      	str	r3, [r7, #20]
    if (pname == (INT8U *)0) {                       /* Is 'pname' a NULL pointer?                     */
        *perr = OS_ERR_PNAME_NULL;                   /* Yes                                            */
        return;
    }
#endif
    if (OSIntNesting > 0) {                          /* See if trying to call from an ISR              */
    dcb8:	f241 33d0 	movw	r3, #5072	; 0x13d0
    dcbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcc0:	781b      	ldrb	r3, [r3, #0]
    dcc2:	2b00      	cmp	r3, #0
    dcc4:	d004      	beq.n	dcd0 <OSTaskNameSet+0x2c>
        *perr = OS_ERR_NAME_SET_ISR;
    dcc6:	683b      	ldr	r3, [r7, #0]
    dcc8:	f04f 0212 	mov.w	r2, #18	; 0x12
    dccc:	701a      	strb	r2, [r3, #0]
        return;
    dcce:	e04a      	b.n	dd66 <OSTaskNameSet+0xc2>
    }
    OS_ENTER_CRITICAL();
    dcd0:	f00b f816 	bl	18d00 <OS_CPU_SR_Save>
    dcd4:	4603      	mov	r3, r0
    dcd6:	617b      	str	r3, [r7, #20]
    if (prio == OS_PRIO_SELF) {                      /* See if caller desires to set it's own name     */
    dcd8:	7a3b      	ldrb	r3, [r7, #8]
    dcda:	2bff      	cmp	r3, #255
    dcdc:	d107      	bne.n	dcee <OSTaskNameSet+0x4a>
        prio = OSTCBCur->OSTCBPrio;
    dcde:	f241 33d4 	movw	r3, #5076	; 0x13d4
    dce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dce6:	681b      	ldr	r3, [r3, #0]
    dce8:	f893 3032 	ldrb.w	r3, [r3, #50]
    dcec:	723b      	strb	r3, [r7, #8]
    }
    ptcb = OSTCBPrioTbl[prio];
    dcee:	7a3a      	ldrb	r2, [r7, #8]
    dcf0:	f641 733c 	movw	r3, #7996	; 0x1f3c
    dcf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    dcfc:	613b      	str	r3, [r7, #16]
    if (ptcb == (OS_TCB *)0) {                       /* Does task exist?                               */
    dcfe:	693b      	ldr	r3, [r7, #16]
    dd00:	2b00      	cmp	r3, #0
    dd02:	d107      	bne.n	dd14 <OSTaskNameSet+0x70>
        OS_EXIT_CRITICAL();                          /* No                                             */
    dd04:	6978      	ldr	r0, [r7, #20]
    dd06:	f00a ffff 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_TASK_NOT_EXIST;
    dd0a:	683b      	ldr	r3, [r7, #0]
    dd0c:	f04f 0243 	mov.w	r2, #67	; 0x43
    dd10:	701a      	strb	r2, [r3, #0]
        return;
    dd12:	e028      	b.n	dd66 <OSTaskNameSet+0xc2>
    }
    if (ptcb == OS_TCB_RESERVED) {                   /* Task assigned to a Mutex?                      */
    dd14:	693b      	ldr	r3, [r7, #16]
    dd16:	2b01      	cmp	r3, #1
    dd18:	d107      	bne.n	dd2a <OSTaskNameSet+0x86>
        OS_EXIT_CRITICAL();                          /* Yes                                            */
    dd1a:	6978      	ldr	r0, [r7, #20]
    dd1c:	f00a fff4 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_TASK_NOT_EXIST;
    dd20:	683b      	ldr	r3, [r7, #0]
    dd22:	f04f 0243 	mov.w	r2, #67	; 0x43
    dd26:	701a      	strb	r2, [r3, #0]
        return;
    dd28:	e01d      	b.n	dd66 <OSTaskNameSet+0xc2>
    }
    len = OS_StrLen(pname);                          /* Yes, Can we fit the string in the TCB?         */
    dd2a:	6878      	ldr	r0, [r7, #4]
    dd2c:	f7fb ffca 	bl	9cc4 <OS_StrLen>
    dd30:	4603      	mov	r3, r0
    dd32:	73fb      	strb	r3, [r7, #15]
    if (len > (OS_TASK_NAME_SIZE - 1)) {             /*      No                                        */
    dd34:	7bfb      	ldrb	r3, [r7, #15]
    dd36:	2b0f      	cmp	r3, #15
    dd38:	d907      	bls.n	dd4a <OSTaskNameSet+0xa6>
        OS_EXIT_CRITICAL();
    dd3a:	6978      	ldr	r0, [r7, #20]
    dd3c:	f00a ffe4 	bl	18d08 <OS_CPU_SR_Restore>
        *perr = OS_ERR_TASK_NAME_TOO_LONG;
    dd40:	683b      	ldr	r3, [r7, #0]
    dd42:	f04f 0241 	mov.w	r2, #65	; 0x41
    dd46:	701a      	strb	r2, [r3, #0]
        return;
    dd48:	e00d      	b.n	dd66 <OSTaskNameSet+0xc2>
    }
    (void)OS_StrCopy(ptcb->OSTCBTaskName, pname);    /*      Yes, copy to TCB                          */
    dd4a:	693b      	ldr	r3, [r7, #16]
    dd4c:	f103 034c 	add.w	r3, r3, #76	; 0x4c
    dd50:	4618      	mov	r0, r3
    dd52:	6879      	ldr	r1, [r7, #4]
    dd54:	f7fb ff8e 	bl	9c74 <OS_StrCopy>
    OS_EXIT_CRITICAL();
    dd58:	6978      	ldr	r0, [r7, #20]
    dd5a:	f00a ffd5 	bl	18d08 <OS_CPU_SR_Restore>
    *perr = OS_ERR_NONE;
    dd5e:	683b      	ldr	r3, [r7, #0]
    dd60:	f04f 0200 	mov.w	r2, #0	; 0x0
    dd64:	701a      	strb	r2, [r3, #0]
}
    dd66:	f107 0718 	add.w	r7, r7, #24	; 0x18
    dd6a:	46bd      	mov	sp, r7
    dd6c:	bd80      	pop	{r7, pc}
    dd6e:	46c0      	nop			(mov r8, r8)

0000dd70 <OSTaskResume>:
*********************************************************************************************************
*/

#if OS_TASK_SUSPEND_EN > 0
INT8U  OSTaskResume (INT8U prio)
{
    dd70:	b580      	push	{r7, lr}
    dd72:	b083      	sub	sp, #12
    dd74:	af00      	add	r7, sp, #0
    dd76:	4603      	mov	r3, r0
    dd78:	703b      	strb	r3, [r7, #0]
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3                                   /* Storage for CPU status register       */
    OS_CPU_SR  cpu_sr = 0;
    dd7a:	f04f 0300 	mov.w	r3, #0	; 0x0
    dd7e:	60bb      	str	r3, [r7, #8]
#if OS_ARG_CHK_EN > 0
    if (prio >= OS_LOWEST_PRIO) {                             /* Make sure task priority is valid      */
        return (OS_ERR_PRIO_INVALID);
    }
#endif
    OS_ENTER_CRITICAL();
    dd80:	f00a ffbe 	bl	18d00 <OS_CPU_SR_Save>
    dd84:	4603      	mov	r3, r0
    dd86:	60bb      	str	r3, [r7, #8]
    ptcb = OSTCBPrioTbl[prio];
    dd88:	783a      	ldrb	r2, [r7, #0]
    dd8a:	f641 733c 	movw	r3, #7996	; 0x1f3c
    dd8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    dd96:	607b      	str	r3, [r7, #4]
    if (ptcb == (OS_TCB *)0) {                                /* Task to suspend must exist            */
    dd98:	687b      	ldr	r3, [r7, #4]
    dd9a:	2b00      	cmp	r3, #0
    dd9c:	d105      	bne.n	ddaa <OSTaskResume+0x3a>
        OS_EXIT_CRITICAL();
    dd9e:	68b8      	ldr	r0, [r7, #8]
    dda0:	f00a ffb2 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_RESUME_PRIO);
    dda4:	f04f 0346 	mov.w	r3, #70	; 0x46
    dda8:	e066      	b.n	de78 <OSTaskResume+0x108>
    }
    if (ptcb == OS_TCB_RESERVED) {                            /* See if assigned to Mutex              */
    ddaa:	687b      	ldr	r3, [r7, #4]
    ddac:	2b01      	cmp	r3, #1
    ddae:	d105      	bne.n	ddbc <OSTaskResume+0x4c>
        OS_EXIT_CRITICAL();
    ddb0:	68b8      	ldr	r0, [r7, #8]
    ddb2:	f00a ffa9 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
    ddb6:	f04f 0343 	mov.w	r3, #67	; 0x43
    ddba:	e05d      	b.n	de78 <OSTaskResume+0x108>
    }
    if ((ptcb->OSTCBStat & OS_STAT_SUSPEND) != OS_STAT_RDY) { /* Task must be suspended                */
    ddbc:	687b      	ldr	r3, [r7, #4]
    ddbe:	f893 3030 	ldrb.w	r3, [r3, #48]
    ddc2:	f003 0308 	and.w	r3, r3, #8	; 0x8
    ddc6:	2b00      	cmp	r3, #0
    ddc8:	d051      	beq.n	de6e <OSTaskResume+0xfe>
        ptcb->OSTCBStat &= ~(INT8U)OS_STAT_SUSPEND;           /* Remove suspension                     */
    ddca:	687b      	ldr	r3, [r7, #4]
    ddcc:	f893 3030 	ldrb.w	r3, [r3, #48]
    ddd0:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    ddd4:	687a      	ldr	r2, [r7, #4]
    ddd6:	f882 3030 	strb.w	r3, [r2, #48]
        if (ptcb->OSTCBStat == OS_STAT_RDY) {                 /* See if task is now ready              */
    ddda:	687b      	ldr	r3, [r7, #4]
    dddc:	f893 3030 	ldrb.w	r3, [r3, #48]
    dde0:	2b00      	cmp	r3, #0
    dde2:	d13c      	bne.n	de5e <OSTaskResume+0xee>
            if (ptcb->OSTCBDly == 0) {
    dde4:	687b      	ldr	r3, [r7, #4]
    dde6:	8ddb      	ldrh	r3, [r3, #46]
    dde8:	2b00      	cmp	r3, #0
    ddea:	d134      	bne.n	de56 <OSTaskResume+0xe6>
                OSRdyGrp               |= ptcb->OSTCBBitY;    /* Yes, Make task ready to run           */
    ddec:	687b      	ldr	r3, [r7, #4]
    ddee:	f893 2036 	ldrb.w	r2, [r3, #54]
    ddf2:	f241 13c0 	movw	r3, #4544	; 0x11c0
    ddf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddfa:	781b      	ldrb	r3, [r3, #0]
    ddfc:	ea42 0303 	orr.w	r3, r2, r3
    de00:	b2da      	uxtb	r2, r3
    de02:	f241 13c0 	movw	r3, #4544	; 0x11c0
    de06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de0a:	701a      	strb	r2, [r3, #0]
                OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
    de0c:	687b      	ldr	r3, [r7, #4]
    de0e:	f893 3034 	ldrb.w	r3, [r3, #52]
    de12:	461a      	mov	r2, r3
    de14:	687b      	ldr	r3, [r7, #4]
    de16:	f893 3034 	ldrb.w	r3, [r3, #52]
    de1a:	4619      	mov	r1, r3
    de1c:	f241 13c4 	movw	r3, #4548	; 0x11c4
    de20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de24:	5c59      	ldrb	r1, [r3, r1]
    de26:	687b      	ldr	r3, [r7, #4]
    de28:	f893 3035 	ldrb.w	r3, [r3, #53]
    de2c:	ea41 0303 	orr.w	r3, r1, r3
    de30:	b2d9      	uxtb	r1, r3
    de32:	f241 13c4 	movw	r3, #4548	; 0x11c4
    de36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de3a:	5499      	strb	r1, [r3, r2]
                OS_EXIT_CRITICAL();
    de3c:	68b8      	ldr	r0, [r7, #8]
    de3e:	f00a ff63 	bl	18d08 <OS_CPU_SR_Restore>
                if (OSRunning == OS_TRUE) {
    de42:	f640 23a8 	movw	r3, #2728	; 0xaa8
    de46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de4a:	781b      	ldrb	r3, [r3, #0]
    de4c:	2b01      	cmp	r3, #1
    de4e:	d10a      	bne.n	de66 <OSTaskResume+0xf6>
                    OS_Sched();                               /* Find new highest priority task        */
    de50:	f7fb fe8e 	bl	9b70 <OS_Sched>
                }
            } else {
                OS_EXIT_CRITICAL();
    de54:	e008      	b.n	de68 <OSTaskResume+0xf8>
    de56:	68b8      	ldr	r0, [r7, #8]
    de58:	f00a ff56 	bl	18d08 <OS_CPU_SR_Restore>
    de5c:	e004      	b.n	de68 <OSTaskResume+0xf8>
            }
        } else {                                              /* Must be pending on event              */
            OS_EXIT_CRITICAL();
    de5e:	68b8      	ldr	r0, [r7, #8]
    de60:	f00a ff52 	bl	18d08 <OS_CPU_SR_Restore>
    de64:	e000      	b.n	de68 <OSTaskResume+0xf8>
                OS_EXIT_CRITICAL();
                if (OSRunning == OS_TRUE) {
                    OS_Sched();                               /* Find new highest priority task        */
                }
            } else {
                OS_EXIT_CRITICAL();
    de66:	bf00      	nop
            }
        } else {                                              /* Must be pending on event              */
            OS_EXIT_CRITICAL();
        }
        return (OS_ERR_NONE);
    de68:	f04f 0300 	mov.w	r3, #0	; 0x0
    de6c:	e004      	b.n	de78 <OSTaskResume+0x108>
    }
    OS_EXIT_CRITICAL();
    de6e:	68b8      	ldr	r0, [r7, #8]
    de70:	f00a ff4a 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_TASK_NOT_SUSPENDED);
    de74:	f04f 0344 	mov.w	r3, #68	; 0x44
}
    de78:	4618      	mov	r0, r3
    de7a:	f107 070c 	add.w	r7, r7, #12	; 0xc
    de7e:	46bd      	mov	sp, r7
    de80:	bd80      	pop	{r7, pc}
    de82:	46c0      	nop			(mov r8, r8)

0000de84 <OSTaskStkChk>:
*              OS_ERR_PDATA_NULL      if 'p_stk_data' is a NULL pointer
*********************************************************************************************************
*/
#if (OS_TASK_STAT_STK_CHK_EN > 0) && (OS_TASK_CREATE_EXT_EN > 0)
INT8U  OSTaskStkChk (INT8U prio, OS_STK_DATA *p_stk_data)
{
    de84:	b580      	push	{r7, lr}
    de86:	b087      	sub	sp, #28
    de88:	af00      	add	r7, sp, #0
    de8a:	4603      	mov	r3, r0
    de8c:	6039      	str	r1, [r7, #0]
    de8e:	713b      	strb	r3, [r7, #4]
    OS_TCB    *ptcb;
    OS_STK    *pchk;
    INT32U     nfree;
    INT32U     size;
#if OS_CRITICAL_METHOD == 3                            /* Allocate storage for CPU status register     */
    OS_CPU_SR  cpu_sr = 0;
    de90:	f04f 0300 	mov.w	r3, #0	; 0x0
    de94:	61bb      	str	r3, [r7, #24]
    }
    if (p_stk_data == (OS_STK_DATA *)0) {              /* Validate 'p_stk_data'                        */
        return (OS_ERR_PDATA_NULL);
    }
#endif
    p_stk_data->OSFree = 0;                            /* Assume failure, set to 0 size                */
    de96:	683b      	ldr	r3, [r7, #0]
    de98:	f04f 0200 	mov.w	r2, #0	; 0x0
    de9c:	601a      	str	r2, [r3, #0]
    p_stk_data->OSUsed = 0;
    de9e:	683b      	ldr	r3, [r7, #0]
    dea0:	f04f 0200 	mov.w	r2, #0	; 0x0
    dea4:	605a      	str	r2, [r3, #4]
    OS_ENTER_CRITICAL();
    dea6:	f00a ff2b 	bl	18d00 <OS_CPU_SR_Save>
    deaa:	4603      	mov	r3, r0
    deac:	61bb      	str	r3, [r7, #24]
    if (prio == OS_PRIO_SELF) {                        /* See if check for SELF                        */
    deae:	793b      	ldrb	r3, [r7, #4]
    deb0:	2bff      	cmp	r3, #255
    deb2:	d107      	bne.n	dec4 <OSTaskStkChk+0x40>
        prio = OSTCBCur->OSTCBPrio;
    deb4:	f241 33d4 	movw	r3, #5076	; 0x13d4
    deb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    debc:	681b      	ldr	r3, [r3, #0]
    debe:	f893 3032 	ldrb.w	r3, [r3, #50]
    dec2:	713b      	strb	r3, [r7, #4]
    }
    ptcb = OSTCBPrioTbl[prio];
    dec4:	793a      	ldrb	r2, [r7, #4]
    dec6:	f641 733c 	movw	r3, #7996	; 0x1f3c
    deca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    ded2:	60bb      	str	r3, [r7, #8]
    if (ptcb == (OS_TCB *)0) {                         /* Make sure task exist                         */
    ded4:	68bb      	ldr	r3, [r7, #8]
    ded6:	2b00      	cmp	r3, #0
    ded8:	d105      	bne.n	dee6 <OSTaskStkChk+0x62>
        OS_EXIT_CRITICAL();
    deda:	69b8      	ldr	r0, [r7, #24]
    dedc:	f00a ff14 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
    dee0:	f04f 0343 	mov.w	r3, #67	; 0x43
    dee4:	e041      	b.n	df6a <OSTaskStkChk+0xe6>
    }
    if (ptcb == OS_TCB_RESERVED) {
    dee6:	68bb      	ldr	r3, [r7, #8]
    dee8:	2b01      	cmp	r3, #1
    deea:	d105      	bne.n	def8 <OSTaskStkChk+0x74>
        OS_EXIT_CRITICAL();
    deec:	69b8      	ldr	r0, [r7, #24]
    deee:	f00a ff0b 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
    def2:	f04f 0343 	mov.w	r3, #67	; 0x43
    def6:	e038      	b.n	df6a <OSTaskStkChk+0xe6>
    }
    if ((ptcb->OSTCBOpt & OS_TASK_OPT_STK_CHK) == 0) { /* Make sure stack checking option is set       */
    def8:	68bb      	ldr	r3, [r7, #8]
    defa:	8a1b      	ldrh	r3, [r3, #16]
    defc:	f003 0301 	and.w	r3, r3, #1	; 0x1
    df00:	2b00      	cmp	r3, #0
    df02:	d105      	bne.n	df10 <OSTaskStkChk+0x8c>
        OS_EXIT_CRITICAL();
    df04:	69b8      	ldr	r0, [r7, #24]
    df06:	f00a feff 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_OPT);
    df0a:	f04f 0345 	mov.w	r3, #69	; 0x45
    df0e:	e02c      	b.n	df6a <OSTaskStkChk+0xe6>
    }
    nfree = 0;
    df10:	f04f 0300 	mov.w	r3, #0	; 0x0
    df14:	613b      	str	r3, [r7, #16]
    size  = ptcb->OSTCBStkSize;
    df16:	68bb      	ldr	r3, [r7, #8]
    df18:	68db      	ldr	r3, [r3, #12]
    df1a:	617b      	str	r3, [r7, #20]
    pchk  = ptcb->OSTCBStkBottom;
    df1c:	68bb      	ldr	r3, [r7, #8]
    df1e:	689b      	ldr	r3, [r3, #8]
    df20:	60fb      	str	r3, [r7, #12]
    OS_EXIT_CRITICAL();
    df22:	69b8      	ldr	r0, [r7, #24]
    df24:	f00a fef0 	bl	18d08 <OS_CPU_SR_Restore>
#if OS_STK_GROWTH == 1
    while (*pchk++ == (OS_STK)0) {                    /* Compute the number of zero entries on the stk */
    df28:	e003      	b.n	df32 <OSTaskStkChk+0xae>
        nfree++;
    df2a:	693b      	ldr	r3, [r7, #16]
    df2c:	f103 0301 	add.w	r3, r3, #1	; 0x1
    df30:	613b      	str	r3, [r7, #16]
    nfree = 0;
    size  = ptcb->OSTCBStkSize;
    pchk  = ptcb->OSTCBStkBottom;
    OS_EXIT_CRITICAL();
#if OS_STK_GROWTH == 1
    while (*pchk++ == (OS_STK)0) {                    /* Compute the number of zero entries on the stk */
    df32:	68fb      	ldr	r3, [r7, #12]
    df34:	681b      	ldr	r3, [r3, #0]
    df36:	2b00      	cmp	r3, #0
    df38:	bf14      	ite	ne
    df3a:	2300      	movne	r3, #0
    df3c:	2301      	moveq	r3, #1
    df3e:	b2db      	uxtb	r3, r3
    df40:	68fa      	ldr	r2, [r7, #12]
    df42:	f102 0204 	add.w	r2, r2, #4	; 0x4
    df46:	60fa      	str	r2, [r7, #12]
    df48:	2b00      	cmp	r3, #0
    df4a:	d1ee      	bne.n	df2a <OSTaskStkChk+0xa6>
#else
    while (*pchk-- == (OS_STK)0) {
        nfree++;
    }
#endif
    p_stk_data->OSFree = nfree * sizeof(OS_STK);          /* Compute number of free bytes on the stack */
    df4c:	693b      	ldr	r3, [r7, #16]
    df4e:	ea4f 0283 	mov.w	r2, r3, lsl #2
    df52:	683b      	ldr	r3, [r7, #0]
    df54:	601a      	str	r2, [r3, #0]
    p_stk_data->OSUsed = (size - nfree) * sizeof(OS_STK); /* Compute number of bytes used on the stack */
    df56:	697a      	ldr	r2, [r7, #20]
    df58:	693b      	ldr	r3, [r7, #16]
    df5a:	ebc3 0302 	rsb	r3, r3, r2
    df5e:	ea4f 0283 	mov.w	r2, r3, lsl #2
    df62:	683b      	ldr	r3, [r7, #0]
    df64:	605a      	str	r2, [r3, #4]
    return (OS_ERR_NONE);
    df66:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    df6a:	4618      	mov	r0, r3
    df6c:	f107 071c 	add.w	r7, r7, #28	; 0x1c
    df70:	46bd      	mov	sp, r7
    df72:	bd80      	pop	{r7, pc}

0000df74 <OSTaskSuspend>:
*********************************************************************************************************
*/

#if OS_TASK_SUSPEND_EN > 0
INT8U  OSTaskSuspend (INT8U prio)
{
    df74:	b580      	push	{r7, lr}
    df76:	b085      	sub	sp, #20
    df78:	af00      	add	r7, sp, #0
    df7a:	4603      	mov	r3, r0
    df7c:	703b      	strb	r3, [r7, #0]
    BOOLEAN    self;
    OS_TCB    *ptcb;
    INT8U      y;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    df7e:	f04f 0300 	mov.w	r3, #0	; 0x0
    df82:	613b      	str	r3, [r7, #16]
        if (prio != OS_PRIO_SELF) {
            return (OS_ERR_PRIO_INVALID);
        }
    }
#endif
    OS_ENTER_CRITICAL();
    df84:	f00a febc 	bl	18d00 <OS_CPU_SR_Save>
    df88:	4603      	mov	r3, r0
    df8a:	613b      	str	r3, [r7, #16]
    if (prio == OS_PRIO_SELF) {                                 /* See if suspend SELF                 */
    df8c:	783b      	ldrb	r3, [r7, #0]
    df8e:	2bff      	cmp	r3, #255
    df90:	d10b      	bne.n	dfaa <OSTaskSuspend+0x36>
        prio = OSTCBCur->OSTCBPrio;
    df92:	f241 33d4 	movw	r3, #5076	; 0x13d4
    df96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df9a:	681b      	ldr	r3, [r3, #0]
    df9c:	f893 3032 	ldrb.w	r3, [r3, #50]
    dfa0:	703b      	strb	r3, [r7, #0]
        self = OS_TRUE;
    dfa2:	f04f 0301 	mov.w	r3, #1	; 0x1
    dfa6:	71fb      	strb	r3, [r7, #7]
    dfa8:	e010      	b.n	dfcc <OSTaskSuspend+0x58>
    } else if (prio == OSTCBCur->OSTCBPrio) {                   /* See if suspending self              */
    dfaa:	f241 33d4 	movw	r3, #5076	; 0x13d4
    dfae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfb2:	681b      	ldr	r3, [r3, #0]
    dfb4:	f893 3032 	ldrb.w	r3, [r3, #50]
    dfb8:	783a      	ldrb	r2, [r7, #0]
    dfba:	429a      	cmp	r2, r3
    dfbc:	d103      	bne.n	dfc6 <OSTaskSuspend+0x52>
        self = OS_TRUE;
    dfbe:	f04f 0301 	mov.w	r3, #1	; 0x1
    dfc2:	71fb      	strb	r3, [r7, #7]
    dfc4:	e002      	b.n	dfcc <OSTaskSuspend+0x58>
    } else {
        self = OS_FALSE;                                        /* No suspending another task          */
    dfc6:	f04f 0300 	mov.w	r3, #0	; 0x0
    dfca:	71fb      	strb	r3, [r7, #7]
    }
    ptcb = OSTCBPrioTbl[prio];
    dfcc:	783a      	ldrb	r2, [r7, #0]
    dfce:	f641 733c 	movw	r3, #7996	; 0x1f3c
    dfd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    dfda:	60bb      	str	r3, [r7, #8]
    if (ptcb == (OS_TCB *)0) {                                  /* Task to suspend must exist          */
    dfdc:	68bb      	ldr	r3, [r7, #8]
    dfde:	2b00      	cmp	r3, #0
    dfe0:	d105      	bne.n	dfee <OSTaskSuspend+0x7a>
        OS_EXIT_CRITICAL();
    dfe2:	6938      	ldr	r0, [r7, #16]
    dfe4:	f00a fe90 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_SUSPEND_PRIO);
    dfe8:	f04f 0348 	mov.w	r3, #72	; 0x48
    dfec:	e052      	b.n	e094 <OSTaskSuspend+0x120>
    }
    if (ptcb == OS_TCB_RESERVED) {                              /* See if assigned to Mutex            */
    dfee:	68bb      	ldr	r3, [r7, #8]
    dff0:	2b01      	cmp	r3, #1
    dff2:	d105      	bne.n	e000 <OSTaskSuspend+0x8c>
        OS_EXIT_CRITICAL();
    dff4:	6938      	ldr	r0, [r7, #16]
    dff6:	f00a fe87 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
    dffa:	f04f 0343 	mov.w	r3, #67	; 0x43
    dffe:	e049      	b.n	e094 <OSTaskSuspend+0x120>
    }
    y            = ptcb->OSTCBY;
    e000:	68bb      	ldr	r3, [r7, #8]
    e002:	f893 3034 	ldrb.w	r3, [r3, #52]
    e006:	73fb      	strb	r3, [r7, #15]
    OSRdyTbl[y] &= ~ptcb->OSTCBBitX;                            /* Make task not ready                 */
    e008:	7bfa      	ldrb	r2, [r7, #15]
    e00a:	7bf9      	ldrb	r1, [r7, #15]
    e00c:	f241 13c4 	movw	r3, #4548	; 0x11c4
    e010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e014:	5c5b      	ldrb	r3, [r3, r1]
    e016:	4619      	mov	r1, r3
    e018:	68bb      	ldr	r3, [r7, #8]
    e01a:	f893 3035 	ldrb.w	r3, [r3, #53]
    e01e:	ea6f 0303 	mvn.w	r3, r3
    e022:	b2db      	uxtb	r3, r3
    e024:	ea01 0303 	and.w	r3, r1, r3
    e028:	b2db      	uxtb	r3, r3
    e02a:	b2d9      	uxtb	r1, r3
    e02c:	f241 13c4 	movw	r3, #4548	; 0x11c4
    e030:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e034:	5499      	strb	r1, [r3, r2]
    if (OSRdyTbl[y] == 0) {
    e036:	7bfa      	ldrb	r2, [r7, #15]
    e038:	f241 13c4 	movw	r3, #4548	; 0x11c4
    e03c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e040:	5c9b      	ldrb	r3, [r3, r2]
    e042:	2b00      	cmp	r3, #0
    e044:	d113      	bne.n	e06e <OSTaskSuspend+0xfa>
        OSRdyGrp &= ~ptcb->OSTCBBitY;
    e046:	68bb      	ldr	r3, [r7, #8]
    e048:	f893 3036 	ldrb.w	r3, [r3, #54]
    e04c:	ea6f 0303 	mvn.w	r3, r3
    e050:	b2da      	uxtb	r2, r3
    e052:	f241 13c0 	movw	r3, #4544	; 0x11c0
    e056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e05a:	781b      	ldrb	r3, [r3, #0]
    e05c:	ea02 0303 	and.w	r3, r2, r3
    e060:	b2db      	uxtb	r3, r3
    e062:	b2da      	uxtb	r2, r3
    e064:	f241 13c0 	movw	r3, #4544	; 0x11c0
    e068:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e06c:	701a      	strb	r2, [r3, #0]
    }
    ptcb->OSTCBStat |= OS_STAT_SUSPEND;                         /* Status of task is 'SUSPENDED'       */
    e06e:	68bb      	ldr	r3, [r7, #8]
    e070:	f893 3030 	ldrb.w	r3, [r3, #48]
    e074:	f043 0308 	orr.w	r3, r3, #8	; 0x8
    e078:	b2da      	uxtb	r2, r3
    e07a:	68bb      	ldr	r3, [r7, #8]
    e07c:	f883 2030 	strb.w	r2, [r3, #48]
    OS_EXIT_CRITICAL();
    e080:	6938      	ldr	r0, [r7, #16]
    e082:	f00a fe41 	bl	18d08 <OS_CPU_SR_Restore>
    if (self == OS_TRUE) {                                      /* Context switch only if SELF         */
    e086:	79fb      	ldrb	r3, [r7, #7]
    e088:	2b01      	cmp	r3, #1
    e08a:	d101      	bne.n	e090 <OSTaskSuspend+0x11c>
        OS_Sched();                                             /* Find new highest priority task      */
    e08c:	f7fb fd70 	bl	9b70 <OS_Sched>
    }
    return (OS_ERR_NONE);
    e090:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    e094:	4618      	mov	r0, r3
    e096:	f107 0714 	add.w	r7, r7, #20	; 0x14
    e09a:	46bd      	mov	sp, r7
    e09c:	bd80      	pop	{r7, pc}
    e09e:	46c0      	nop			(mov r8, r8)

0000e0a0 <OSTaskQuery>:
*********************************************************************************************************
*/

#if OS_TASK_QUERY_EN > 0
INT8U  OSTaskQuery (INT8U prio, OS_TCB *p_task_data)
{
    e0a0:	b580      	push	{r7, lr}
    e0a2:	b084      	sub	sp, #16
    e0a4:	af00      	add	r7, sp, #0
    e0a6:	4603      	mov	r3, r0
    e0a8:	6039      	str	r1, [r7, #0]
    e0aa:	713b      	strb	r3, [r7, #4]
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    e0ac:	f04f 0300 	mov.w	r3, #0	; 0x0
    e0b0:	60fb      	str	r3, [r7, #12]
    }
    if (p_task_data == (OS_TCB *)0) {            /* Validate 'p_task_data'                             */
        return (OS_ERR_PDATA_NULL);
    }
#endif
    OS_ENTER_CRITICAL();
    e0b2:	f00a fe25 	bl	18d00 <OS_CPU_SR_Save>
    e0b6:	4603      	mov	r3, r0
    e0b8:	60fb      	str	r3, [r7, #12]
    if (prio == OS_PRIO_SELF) {                  /* See if suspend SELF                                */
    e0ba:	793b      	ldrb	r3, [r7, #4]
    e0bc:	2bff      	cmp	r3, #255
    e0be:	d107      	bne.n	e0d0 <OSTaskQuery+0x30>
        prio = OSTCBCur->OSTCBPrio;
    e0c0:	f241 33d4 	movw	r3, #5076	; 0x13d4
    e0c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0c8:	681b      	ldr	r3, [r3, #0]
    e0ca:	f893 3032 	ldrb.w	r3, [r3, #50]
    e0ce:	713b      	strb	r3, [r7, #4]
    }
    ptcb = OSTCBPrioTbl[prio];
    e0d0:	793a      	ldrb	r2, [r7, #4]
    e0d2:	f641 733c 	movw	r3, #7996	; 0x1f3c
    e0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    e0de:	60bb      	str	r3, [r7, #8]
    if (ptcb == (OS_TCB *)0) {                   /* Task to query must exist                           */
    e0e0:	68bb      	ldr	r3, [r7, #8]
    e0e2:	2b00      	cmp	r3, #0
    e0e4:	d105      	bne.n	e0f2 <OSTaskQuery+0x52>
        OS_EXIT_CRITICAL();
    e0e6:	68f8      	ldr	r0, [r7, #12]
    e0e8:	f00a fe0e 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_PRIO);
    e0ec:	f04f 0329 	mov.w	r3, #41	; 0x29
    e0f0:	e015      	b.n	e11e <OSTaskQuery+0x7e>
    }
    if (ptcb == OS_TCB_RESERVED) {               /* Task to query must not be assigned to a Mutex      */
    e0f2:	68bb      	ldr	r3, [r7, #8]
    e0f4:	2b01      	cmp	r3, #1
    e0f6:	d105      	bne.n	e104 <OSTaskQuery+0x64>
        OS_EXIT_CRITICAL();
    e0f8:	68f8      	ldr	r0, [r7, #12]
    e0fa:	f00a fe05 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);
    e0fe:	f04f 0343 	mov.w	r3, #67	; 0x43
    e102:	e00c      	b.n	e11e <OSTaskQuery+0x7e>
    }
                                                 /* Copy TCB into user storage area                    */
    OS_MemCopy((INT8U *)p_task_data, (INT8U *)ptcb, sizeof(OS_TCB));
    e104:	683a      	ldr	r2, [r7, #0]
    e106:	68bb      	ldr	r3, [r7, #8]
    e108:	4610      	mov	r0, r2
    e10a:	4619      	mov	r1, r3
    e10c:	f04f 025c 	mov.w	r2, #92	; 0x5c
    e110:	f7fb fd0e 	bl	9b30 <OS_MemCopy>
    OS_EXIT_CRITICAL();
    e114:	68f8      	ldr	r0, [r7, #12]
    e116:	f00a fdf7 	bl	18d08 <OS_CPU_SR_Restore>
    return (OS_ERR_NONE);
    e11a:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    e11e:	4618      	mov	r0, r3
    e120:	f107 0710 	add.w	r7, r7, #16	; 0x10
    e124:	46bd      	mov	sp, r7
    e126:	bd80      	pop	{r7, pc}

0000e128 <OS_TaskStkClr>:
* Returns    : none
*********************************************************************************************************
*/
#if (OS_TASK_STAT_STK_CHK_EN > 0) && (OS_TASK_CREATE_EXT_EN > 0)
void  OS_TaskStkClr (OS_STK *pbos, INT32U size, INT16U opt)
{
    e128:	b480      	push	{r7}
    e12a:	b083      	sub	sp, #12
    e12c:	af00      	add	r7, sp, #0
    e12e:	60b8      	str	r0, [r7, #8]
    e130:	6079      	str	r1, [r7, #4]
    e132:	4613      	mov	r3, r2
    e134:	803b      	strh	r3, [r7, #0]
    if ((opt & OS_TASK_OPT_STK_CHK) != 0x0000) {       /* See if stack checking has been enabled       */
    e136:	883b      	ldrh	r3, [r7, #0]
    e138:	f003 0301 	and.w	r3, r3, #1	; 0x1
    e13c:	b2db      	uxtb	r3, r3
    e13e:	2b00      	cmp	r3, #0
    e140:	d014      	beq.n	e16c <OS_TaskStkClr+0x44>
        if ((opt & OS_TASK_OPT_STK_CLR) != 0x0000) {   /* See if stack needs to be cleared             */
    e142:	883b      	ldrh	r3, [r7, #0]
    e144:	f003 0302 	and.w	r3, r3, #2	; 0x2
    e148:	2b00      	cmp	r3, #0
    e14a:	d00f      	beq.n	e16c <OS_TaskStkClr+0x44>
#if OS_STK_GROWTH == 1
            while (size > 0) {                         /* Stack grows from HIGH to LOW memory          */
    e14c:	e00b      	b.n	e166 <OS_TaskStkClr+0x3e>
                size--;
    e14e:	687b      	ldr	r3, [r7, #4]
    e150:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    e154:	607b      	str	r3, [r7, #4]
                *pbos++ = (OS_STK)0;                   /* Clear from bottom of stack and up!           */
    e156:	68bb      	ldr	r3, [r7, #8]
    e158:	f04f 0200 	mov.w	r2, #0	; 0x0
    e15c:	601a      	str	r2, [r3, #0]
    e15e:	68bb      	ldr	r3, [r7, #8]
    e160:	f103 0304 	add.w	r3, r3, #4	; 0x4
    e164:	60bb      	str	r3, [r7, #8]
void  OS_TaskStkClr (OS_STK *pbos, INT32U size, INT16U opt)
{
    if ((opt & OS_TASK_OPT_STK_CHK) != 0x0000) {       /* See if stack checking has been enabled       */
        if ((opt & OS_TASK_OPT_STK_CLR) != 0x0000) {   /* See if stack needs to be cleared             */
#if OS_STK_GROWTH == 1
            while (size > 0) {                         /* Stack grows from HIGH to LOW memory          */
    e166:	687b      	ldr	r3, [r7, #4]
    e168:	2b00      	cmp	r3, #0
    e16a:	d1f0      	bne.n	e14e <OS_TaskStkClr+0x26>
                *pbos-- = (OS_STK)0;                   /* Clear from bottom of stack and down          */
            }
#endif
        }
    }
}
    e16c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    e170:	46bd      	mov	sp, r7
    e172:	bc80      	pop	{r7}
    e174:	4770      	bx	lr
    e176:	46c0      	nop			(mov r8, r8)

0000e178 <OSTimeDly>:
* Returns    : none
*********************************************************************************************************
*/

void  OSTimeDly (INT16U ticks)
{
    e178:	b580      	push	{r7, lr}
    e17a:	b083      	sub	sp, #12
    e17c:	af00      	add	r7, sp, #0
    e17e:	4603      	mov	r3, r0
    e180:	803b      	strh	r3, [r7, #0]
    INT8U      y;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    e182:	f04f 0300 	mov.w	r3, #0	; 0x0
    e186:	60bb      	str	r3, [r7, #8]
#endif



    if (OSIntNesting > 0) {                      /* See if trying to call from an ISR                  */
    e188:	f241 33d0 	movw	r3, #5072	; 0x13d0
    e18c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e190:	781b      	ldrb	r3, [r3, #0]
    e192:	2b00      	cmp	r3, #0
    e194:	d156      	bne.n	e244 <OSTimeDly+0xcc>
        return;
    }
    if (ticks > 0) {                             /* 0 means no delay!                                  */
    e196:	883b      	ldrh	r3, [r7, #0]
    e198:	2b00      	cmp	r3, #0
    e19a:	d054      	beq.n	e246 <OSTimeDly+0xce>
        OS_ENTER_CRITICAL();
    e19c:	f00a fdb0 	bl	18d00 <OS_CPU_SR_Save>
    e1a0:	4603      	mov	r3, r0
    e1a2:	60bb      	str	r3, [r7, #8]
        y            =  OSTCBCur->OSTCBY;        /* Delay current task                                 */
    e1a4:	f241 33d4 	movw	r3, #5076	; 0x13d4
    e1a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1ac:	681b      	ldr	r3, [r3, #0]
    e1ae:	f893 3034 	ldrb.w	r3, [r3, #52]
    e1b2:	71fb      	strb	r3, [r7, #7]
        OSRdyTbl[y] &= ~OSTCBCur->OSTCBBitX;
    e1b4:	79fa      	ldrb	r2, [r7, #7]
    e1b6:	79f9      	ldrb	r1, [r7, #7]
    e1b8:	f241 13c4 	movw	r3, #4548	; 0x11c4
    e1bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1c0:	5c5b      	ldrb	r3, [r3, r1]
    e1c2:	4619      	mov	r1, r3
    e1c4:	f241 33d4 	movw	r3, #5076	; 0x13d4
    e1c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1cc:	681b      	ldr	r3, [r3, #0]
    e1ce:	f893 3035 	ldrb.w	r3, [r3, #53]
    e1d2:	ea6f 0303 	mvn.w	r3, r3
    e1d6:	b2db      	uxtb	r3, r3
    e1d8:	ea01 0303 	and.w	r3, r1, r3
    e1dc:	b2db      	uxtb	r3, r3
    e1de:	b2d9      	uxtb	r1, r3
    e1e0:	f241 13c4 	movw	r3, #4548	; 0x11c4
    e1e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1e8:	5499      	strb	r1, [r3, r2]
        if (OSRdyTbl[y] == 0) {
    e1ea:	79fa      	ldrb	r2, [r7, #7]
    e1ec:	f241 13c4 	movw	r3, #4548	; 0x11c4
    e1f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1f4:	5c9b      	ldrb	r3, [r3, r2]
    e1f6:	2b00      	cmp	r3, #0
    e1f8:	d117      	bne.n	e22a <OSTimeDly+0xb2>
            OSRdyGrp &= ~OSTCBCur->OSTCBBitY;
    e1fa:	f241 33d4 	movw	r3, #5076	; 0x13d4
    e1fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e202:	681b      	ldr	r3, [r3, #0]
    e204:	f893 3036 	ldrb.w	r3, [r3, #54]
    e208:	ea6f 0303 	mvn.w	r3, r3
    e20c:	b2da      	uxtb	r2, r3
    e20e:	f241 13c0 	movw	r3, #4544	; 0x11c0
    e212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e216:	781b      	ldrb	r3, [r3, #0]
    e218:	ea02 0303 	and.w	r3, r2, r3
    e21c:	b2db      	uxtb	r3, r3
    e21e:	b2da      	uxtb	r2, r3
    e220:	f241 13c0 	movw	r3, #4544	; 0x11c0
    e224:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e228:	701a      	strb	r2, [r3, #0]
        }
        OSTCBCur->OSTCBDly = ticks;              /* Load ticks in TCB                                  */
    e22a:	f241 33d4 	movw	r3, #5076	; 0x13d4
    e22e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e232:	681b      	ldr	r3, [r3, #0]
    e234:	883a      	ldrh	r2, [r7, #0]
    e236:	85da      	strh	r2, [r3, #46]
        OS_EXIT_CRITICAL();
    e238:	68b8      	ldr	r0, [r7, #8]
    e23a:	f00a fd65 	bl	18d08 <OS_CPU_SR_Restore>
        OS_Sched();                              /* Find next task to run!                             */
    e23e:	f7fb fc97 	bl	9b70 <OS_Sched>
    e242:	e000      	b.n	e246 <OSTimeDly+0xce>
#endif



    if (OSIntNesting > 0) {                      /* See if trying to call from an ISR                  */
        return;
    e244:	bf00      	nop
        }
        OSTCBCur->OSTCBDly = ticks;              /* Load ticks in TCB                                  */
        OS_EXIT_CRITICAL();
        OS_Sched();                              /* Find next task to run!                             */
    }
}
    e246:	f107 070c 	add.w	r7, r7, #12	; 0xc
    e24a:	46bd      	mov	sp, r7
    e24c:	bd80      	pop	{r7, pc}
    e24e:	46c0      	nop			(mov r8, r8)

0000e250 <OSTimeDlyHMSM>:
*********************************************************************************************************
*/

#if OS_TIME_DLY_HMSM_EN > 0
INT8U  OSTimeDlyHMSM (INT8U hours, INT8U minutes, INT8U seconds, INT16U ms)
{
    e250:	b580      	push	{r7, lr}
    e252:	b086      	sub	sp, #24
    e254:	af00      	add	r7, sp, #0
    e256:	7338      	strb	r0, [r7, #12]
    e258:	7239      	strb	r1, [r7, #8]
    e25a:	713a      	strb	r2, [r7, #4]
    e25c:	803b      	strh	r3, [r7, #0]
    INT32U ticks;
    INT16U loops;


    if (OSIntNesting > 0) {                      /* See if trying to call from an ISR                  */
    e25e:	f241 33d0 	movw	r3, #5072	; 0x13d0
    e262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e266:	781b      	ldrb	r3, [r3, #0]
    e268:	2b00      	cmp	r3, #0
    e26a:	d002      	beq.n	e272 <OSTimeDlyHMSM+0x22>
        return (OS_ERR_TIME_DLY_ISR);
    e26c:	f04f 0355 	mov.w	r3, #85	; 0x55
    e270:	e044      	b.n	e2fc <OSTimeDlyHMSM+0xac>
        return (OS_ERR_TIME_INVALID_MS);
    }
#endif
                                                 /* Compute the total number of clock ticks required.. */
                                                 /* .. (rounded to the nearest tick)                   */
    ticks = ((INT32U)hours * 3600L + (INT32U)minutes * 60L + (INT32U)seconds) * OS_TICKS_PER_SEC
    e272:	7b3b      	ldrb	r3, [r7, #12]
    e274:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    e278:	fb02 f203 	mul.w	r2, r2, r3
    e27c:	7a3b      	ldrb	r3, [r7, #8]
    e27e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    e282:	ea4f 1103 	mov.w	r1, r3, lsl #4
    e286:	ebc3 0301 	rsb	r3, r3, r1
    e28a:	441a      	add	r2, r3
    e28c:	793b      	ldrb	r3, [r7, #4]
    e28e:	4413      	add	r3, r2
          + OS_TICKS_PER_SEC * ((INT32U)ms + 500L / OS_TICKS_PER_SEC) / 1000L;
    e290:	f04f 0264 	mov.w	r2, #100	; 0x64
    e294:	fb02 f203 	mul.w	r2, r2, r3
    e298:	883b      	ldrh	r3, [r7, #0]
    e29a:	f04f 0164 	mov.w	r1, #100	; 0x64
    e29e:	fb01 f303 	mul.w	r3, r1, r3
    e2a2:	f503 71fa 	add.w	r1, r3, #500	; 0x1f4
    e2a6:	f644 53d3 	movw	r3, #19923	; 0x4dd3
    e2aa:	f2c1 0362 	movt	r3, #4194	; 0x1062
    e2ae:	fba3 0301 	umull	r0, r3, r3, r1
    e2b2:	ea4f 1393 	mov.w	r3, r3, lsr #6
        return (OS_ERR_TIME_INVALID_MS);
    }
#endif
                                                 /* Compute the total number of clock ticks required.. */
                                                 /* .. (rounded to the nearest tick)                   */
    ticks = ((INT32U)hours * 3600L + (INT32U)minutes * 60L + (INT32U)seconds) * OS_TICKS_PER_SEC
    e2b6:	4413      	add	r3, r2
    e2b8:	613b      	str	r3, [r7, #16]
          + OS_TICKS_PER_SEC * ((INT32U)ms + 500L / OS_TICKS_PER_SEC) / 1000L;
    loops = (INT16U)(ticks >> 16);               /* Compute the integral number of 65536 tick delays   */
    e2ba:	693b      	ldr	r3, [r7, #16]
    e2bc:	ea4f 4313 	mov.w	r3, r3, lsr #16
    e2c0:	82fb      	strh	r3, [r7, #22]
    ticks = ticks & 0xFFFFL;                     /* Obtain  the fractional number of ticks             */
    e2c2:	693b      	ldr	r3, [r7, #16]
    e2c4:	ea4f 4303 	mov.w	r3, r3, lsl #16
    e2c8:	ea4f 4313 	mov.w	r3, r3, lsr #16
    e2cc:	613b      	str	r3, [r7, #16]
    OSTimeDly((INT16U)ticks);
    e2ce:	693b      	ldr	r3, [r7, #16]
    e2d0:	b29b      	uxth	r3, r3
    e2d2:	4618      	mov	r0, r3
    e2d4:	f7ff ff50 	bl	e178 <OSTimeDly>
    while (loops > 0) {
    e2d8:	e00b      	b.n	e2f2 <OSTimeDlyHMSM+0xa2>
        OSTimeDly((INT16U)32768u);
    e2da:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    e2de:	f7ff ff4b 	bl	e178 <OSTimeDly>
        OSTimeDly((INT16U)32768u);
    e2e2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    e2e6:	f7ff ff47 	bl	e178 <OSTimeDly>
        loops--;
    e2ea:	8afb      	ldrh	r3, [r7, #22]
    e2ec:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    e2f0:	82fb      	strh	r3, [r7, #22]
    ticks = ((INT32U)hours * 3600L + (INT32U)minutes * 60L + (INT32U)seconds) * OS_TICKS_PER_SEC
          + OS_TICKS_PER_SEC * ((INT32U)ms + 500L / OS_TICKS_PER_SEC) / 1000L;
    loops = (INT16U)(ticks >> 16);               /* Compute the integral number of 65536 tick delays   */
    ticks = ticks & 0xFFFFL;                     /* Obtain  the fractional number of ticks             */
    OSTimeDly((INT16U)ticks);
    while (loops > 0) {
    e2f2:	8afb      	ldrh	r3, [r7, #22]
    e2f4:	2b00      	cmp	r3, #0
    e2f6:	d1f0      	bne.n	e2da <OSTimeDlyHMSM+0x8a>
        OSTimeDly((INT16U)32768u);
        OSTimeDly((INT16U)32768u);
        loops--;
    }
    return (OS_ERR_NONE);
    e2f8:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    e2fc:	4618      	mov	r0, r3
    e2fe:	f107 0718 	add.w	r7, r7, #24	; 0x18
    e302:	46bd      	mov	sp, r7
    e304:	bd80      	pop	{r7, pc}
    e306:	46c0      	nop			(mov r8, r8)

0000e308 <OSTimeDlyResume>:
*********************************************************************************************************
*/

#if OS_TIME_DLY_RESUME_EN > 0
INT8U  OSTimeDlyResume (INT8U prio)
{
    e308:	b580      	push	{r7, lr}
    e30a:	b083      	sub	sp, #12
    e30c:	af00      	add	r7, sp, #0
    e30e:	4603      	mov	r3, r0
    e310:	703b      	strb	r3, [r7, #0]
    OS_TCB    *ptcb;
#if OS_CRITICAL_METHOD == 3                                    /* Storage for CPU status register      */
    OS_CPU_SR  cpu_sr = 0;
    e312:	f04f 0300 	mov.w	r3, #0	; 0x0
    e316:	60bb      	str	r3, [r7, #8]
#endif



    if (prio >= OS_LOWEST_PRIO) {
    e318:	783b      	ldrb	r3, [r7, #0]
    e31a:	2b3e      	cmp	r3, #62
    e31c:	d902      	bls.n	e324 <OSTimeDlyResume+0x1c>
        return (OS_ERR_PRIO_INVALID);
    e31e:	f04f 032a 	mov.w	r3, #42	; 0x2a
    e322:	e07f      	b.n	e424 <OSTimeDlyResume+0x11c>
    }
    OS_ENTER_CRITICAL();
    e324:	f00a fcec 	bl	18d00 <OS_CPU_SR_Save>
    e328:	4603      	mov	r3, r0
    e32a:	60bb      	str	r3, [r7, #8]
    ptcb = OSTCBPrioTbl[prio];                                 /* Make sure that task exist            */
    e32c:	783a      	ldrb	r2, [r7, #0]
    e32e:	f641 733c 	movw	r3, #7996	; 0x1f3c
    e332:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    e33a:	607b      	str	r3, [r7, #4]
    if (ptcb == (OS_TCB *)0) {
    e33c:	687b      	ldr	r3, [r7, #4]
    e33e:	2b00      	cmp	r3, #0
    e340:	d105      	bne.n	e34e <OSTimeDlyResume+0x46>
        OS_EXIT_CRITICAL();
    e342:	68b8      	ldr	r0, [r7, #8]
    e344:	f00a fce0 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);                        /* The task does not exist              */
    e348:	f04f 0343 	mov.w	r3, #67	; 0x43
    e34c:	e06a      	b.n	e424 <OSTimeDlyResume+0x11c>
    }
    if (ptcb == OS_TCB_RESERVED) {
    e34e:	687b      	ldr	r3, [r7, #4]
    e350:	2b01      	cmp	r3, #1
    e352:	d105      	bne.n	e360 <OSTimeDlyResume+0x58>
        OS_EXIT_CRITICAL();
    e354:	68b8      	ldr	r0, [r7, #8]
    e356:	f00a fcd7 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TASK_NOT_EXIST);                        /* The task does not exist              */
    e35a:	f04f 0343 	mov.w	r3, #67	; 0x43
    e35e:	e061      	b.n	e424 <OSTimeDlyResume+0x11c>
    }
    if (ptcb->OSTCBDly == 0) {                                 /* See if task is delayed               */
    e360:	687b      	ldr	r3, [r7, #4]
    e362:	8ddb      	ldrh	r3, [r3, #46]
    e364:	2b00      	cmp	r3, #0
    e366:	d105      	bne.n	e374 <OSTimeDlyResume+0x6c>
        OS_EXIT_CRITICAL();
    e368:	68b8      	ldr	r0, [r7, #8]
    e36a:	f00a fccd 	bl	18d08 <OS_CPU_SR_Restore>
        return (OS_ERR_TIME_NOT_DLY);                          /* Indicate that task was not delayed   */
    e36e:	f04f 0350 	mov.w	r3, #80	; 0x50
    e372:	e057      	b.n	e424 <OSTimeDlyResume+0x11c>
    }

    ptcb->OSTCBDly = 0;                                        /* Clear the time delay                 */
    e374:	687b      	ldr	r3, [r7, #4]
    e376:	f04f 0200 	mov.w	r2, #0	; 0x0
    e37a:	85da      	strh	r2, [r3, #46]
    if ((ptcb->OSTCBStat & OS_STAT_PEND_ANY) != OS_STAT_RDY) {
    e37c:	687b      	ldr	r3, [r7, #4]
    e37e:	f893 3030 	ldrb.w	r3, [r3, #48]
    e382:	f003 0337 	and.w	r3, r3, #55	; 0x37
    e386:	2b00      	cmp	r3, #0
    e388:	d00d      	beq.n	e3a6 <OSTimeDlyResume+0x9e>
        ptcb->OSTCBStat     &= ~OS_STAT_PEND_ANY;              /* Yes, Clear status flag               */
    e38a:	687b      	ldr	r3, [r7, #4]
    e38c:	f893 3030 	ldrb.w	r3, [r3, #48]
    e390:	f003 03c8 	and.w	r3, r3, #200	; 0xc8
    e394:	687a      	ldr	r2, [r7, #4]
    e396:	f882 3030 	strb.w	r3, [r2, #48]
        ptcb->OSTCBStatPend  =  OS_STAT_PEND_TO;               /* Indicate PEND timeout                */
    e39a:	687b      	ldr	r3, [r7, #4]
    e39c:	f04f 0201 	mov.w	r2, #1	; 0x1
    e3a0:	f883 2031 	strb.w	r2, [r3, #49]
    e3a4:	e004      	b.n	e3b0 <OSTimeDlyResume+0xa8>
    } else {
        ptcb->OSTCBStatPend  =  OS_STAT_PEND_OK;
    e3a6:	687b      	ldr	r3, [r7, #4]
    e3a8:	f04f 0200 	mov.w	r2, #0	; 0x0
    e3ac:	f883 2031 	strb.w	r2, [r3, #49]
    }
    if ((ptcb->OSTCBStat & OS_STAT_SUSPEND) == OS_STAT_RDY) {  /* Is task suspended?                   */
    e3b0:	687b      	ldr	r3, [r7, #4]
    e3b2:	f893 3030 	ldrb.w	r3, [r3, #48]
    e3b6:	f003 0308 	and.w	r3, r3, #8	; 0x8
    e3ba:	2b00      	cmp	r3, #0
    e3bc:	d12d      	bne.n	e41a <OSTimeDlyResume+0x112>
        OSRdyGrp               |= ptcb->OSTCBBitY;             /* No,  Make ready                      */
    e3be:	687b      	ldr	r3, [r7, #4]
    e3c0:	f893 2036 	ldrb.w	r2, [r3, #54]
    e3c4:	f241 13c0 	movw	r3, #4544	; 0x11c0
    e3c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3cc:	781b      	ldrb	r3, [r3, #0]
    e3ce:	ea42 0303 	orr.w	r3, r2, r3
    e3d2:	b2da      	uxtb	r2, r3
    e3d4:	f241 13c0 	movw	r3, #4544	; 0x11c0
    e3d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3dc:	701a      	strb	r2, [r3, #0]
        OSRdyTbl[ptcb->OSTCBY] |= ptcb->OSTCBBitX;
    e3de:	687b      	ldr	r3, [r7, #4]
    e3e0:	f893 3034 	ldrb.w	r3, [r3, #52]
    e3e4:	461a      	mov	r2, r3
    e3e6:	687b      	ldr	r3, [r7, #4]
    e3e8:	f893 3034 	ldrb.w	r3, [r3, #52]
    e3ec:	4619      	mov	r1, r3
    e3ee:	f241 13c4 	movw	r3, #4548	; 0x11c4
    e3f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3f6:	5c59      	ldrb	r1, [r3, r1]
    e3f8:	687b      	ldr	r3, [r7, #4]
    e3fa:	f893 3035 	ldrb.w	r3, [r3, #53]
    e3fe:	ea41 0303 	orr.w	r3, r1, r3
    e402:	b2d9      	uxtb	r1, r3
    e404:	f241 13c4 	movw	r3, #4548	; 0x11c4
    e408:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e40c:	5499      	strb	r1, [r3, r2]
        OS_EXIT_CRITICAL();
    e40e:	68b8      	ldr	r0, [r7, #8]
    e410:	f00a fc7a 	bl	18d08 <OS_CPU_SR_Restore>
        OS_Sched();                                            /* See if this is new highest priority  */
    e414:	f7fb fbac 	bl	9b70 <OS_Sched>
    e418:	e002      	b.n	e420 <OSTimeDlyResume+0x118>
    } else {
        OS_EXIT_CRITICAL();                                    /* Task may be suspended                */
    e41a:	68b8      	ldr	r0, [r7, #8]
    e41c:	f00a fc74 	bl	18d08 <OS_CPU_SR_Restore>
    }
    return (OS_ERR_NONE);
    e420:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    e424:	4618      	mov	r0, r3
    e426:	f107 070c 	add.w	r7, r7, #12	; 0xc
    e42a:	46bd      	mov	sp, r7
    e42c:	bd80      	pop	{r7, pc}
    e42e:	46c0      	nop			(mov r8, r8)

0000e430 <OSTimeGet>:
*********************************************************************************************************
*/

#if OS_TIME_GET_SET_EN > 0
INT32U  OSTimeGet (void)
{
    e430:	b580      	push	{r7, lr}
    e432:	b082      	sub	sp, #8
    e434:	af00      	add	r7, sp, #0
    INT32U     ticks;
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    e436:	f04f 0300 	mov.w	r3, #0	; 0x0
    e43a:	607b      	str	r3, [r7, #4]
#endif



    OS_ENTER_CRITICAL();
    e43c:	f00a fc60 	bl	18d00 <OS_CPU_SR_Save>
    e440:	4603      	mov	r3, r0
    e442:	607b      	str	r3, [r7, #4]
    ticks = OSTime;
    e444:	f241 33dc 	movw	r3, #5084	; 0x13dc
    e448:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e44c:	681b      	ldr	r3, [r3, #0]
    e44e:	603b      	str	r3, [r7, #0]
    OS_EXIT_CRITICAL();
    e450:	6878      	ldr	r0, [r7, #4]
    e452:	f00a fc59 	bl	18d08 <OS_CPU_SR_Restore>
    return (ticks);
    e456:	683b      	ldr	r3, [r7, #0]
}
    e458:	4618      	mov	r0, r3
    e45a:	f107 0708 	add.w	r7, r7, #8	; 0x8
    e45e:	46bd      	mov	sp, r7
    e460:	bd80      	pop	{r7, pc}
    e462:	46c0      	nop			(mov r8, r8)

0000e464 <OSTimeSet>:
*********************************************************************************************************
*/

#if OS_TIME_GET_SET_EN > 0
void  OSTimeSet (INT32U ticks)
{
    e464:	b580      	push	{r7, lr}
    e466:	b082      	sub	sp, #8
    e468:	af00      	add	r7, sp, #0
    e46a:	6038      	str	r0, [r7, #0]
#if OS_CRITICAL_METHOD == 3                      /* Allocate storage for CPU status register           */
    OS_CPU_SR  cpu_sr = 0;
    e46c:	f04f 0300 	mov.w	r3, #0	; 0x0
    e470:	607b      	str	r3, [r7, #4]
#endif



    OS_ENTER_CRITICAL();
    e472:	f00a fc45 	bl	18d00 <OS_CPU_SR_Save>
    e476:	4603      	mov	r3, r0
    e478:	607b      	str	r3, [r7, #4]
    OSTime = ticks;
    e47a:	f241 33dc 	movw	r3, #5084	; 0x13dc
    e47e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e482:	683a      	ldr	r2, [r7, #0]
    e484:	601a      	str	r2, [r3, #0]
    OS_EXIT_CRITICAL();
    e486:	6878      	ldr	r0, [r7, #4]
    e488:	f00a fc3e 	bl	18d08 <OS_CPU_SR_Restore>
}
    e48c:	f107 0708 	add.w	r7, r7, #8	; 0x8
    e490:	46bd      	mov	sp, r7
    e492:	bd80      	pop	{r7, pc}

0000e494 <OSTmrCreate>:
                      INT8U            opt,
                      OS_TMR_CALLBACK  callback,
                      void            *callback_arg,
                      INT8U           *pname,
                      INT8U           *perr)
{
    e494:	b580      	push	{r7, lr}
    e496:	b086      	sub	sp, #24
    e498:	af00      	add	r7, sp, #0
    e49a:	60f8      	str	r0, [r7, #12]
    e49c:	60b9      	str	r1, [r7, #8]
    e49e:	603b      	str	r3, [r7, #0]
    e4a0:	4613      	mov	r3, r2
    e4a2:	713b      	strb	r3, [r7, #4]
        default:
             *perr = OS_ERR_TMR_INVALID_OPT;
             return ((OS_TMR *)0);
    }
#endif
    if (OSIntNesting > 0) {                                 /* See if trying to call from an ISR                      */
    e4a4:	f241 33d0 	movw	r3, #5072	; 0x13d0
    e4a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4ac:	781b      	ldrb	r3, [r3, #0]
    e4ae:	2b00      	cmp	r3, #0
    e4b0:	d006      	beq.n	e4c0 <OSTmrCreate+0x2c>
        *perr  = OS_ERR_TMR_ISR;
    e4b2:	6abb      	ldr	r3, [r7, #40]
    e4b4:	f06f 0274 	mvn.w	r2, #116	; 0x74
    e4b8:	701a      	strb	r2, [r3, #0]
        return ((OS_TMR *)0);
    e4ba:	f04f 0300 	mov.w	r3, #0	; 0x0
    e4be:	e052      	b.n	e566 <OSTmrCreate+0xd2>
    }
    OSTmr_Lock();
    e4c0:	f000 fd10 	bl	eee4 <OSTmr_Lock>
    ptmr = OSTmr_Alloc();                                   /* Obtain a timer from the free pool                      */
    e4c4:	f000 fad0 	bl	ea68 <OSTmr_Alloc>
    e4c8:	4603      	mov	r3, r0
    e4ca:	613b      	str	r3, [r7, #16]
    if (ptmr == (OS_TMR *)0) {
    e4cc:	693b      	ldr	r3, [r7, #16]
    e4ce:	2b00      	cmp	r3, #0
    e4d0:	d108      	bne.n	e4e4 <OSTmrCreate+0x50>
        OSTmr_Unlock();
    e4d2:	f000 fd1b 	bl	ef0c <OSTmr_Unlock>
        *perr = OS_ERR_TMR_NON_AVAIL;
    e4d6:	6abb      	ldr	r3, [r7, #40]
    e4d8:	f06f 0279 	mvn.w	r2, #121	; 0x79
    e4dc:	701a      	strb	r2, [r3, #0]
        return ((OS_TMR *)0);
    e4de:	f04f 0300 	mov.w	r3, #0	; 0x0
    e4e2:	e040      	b.n	e566 <OSTmrCreate+0xd2>
    }
    ptmr->OSTmrState       = OS_TMR_STATE_STOPPED;          /* Indicate that timer is not running yet                 */
    e4e4:	693b      	ldr	r3, [r7, #16]
    e4e6:	f04f 0201 	mov.w	r2, #1	; 0x1
    e4ea:	f883 2031 	strb.w	r2, [r3, #49]
    ptmr->OSTmrDly         = dly;
    e4ee:	693b      	ldr	r3, [r7, #16]
    e4f0:	68fa      	ldr	r2, [r7, #12]
    e4f2:	619a      	str	r2, [r3, #24]
    ptmr->OSTmrPeriod      = period;
    e4f4:	693b      	ldr	r3, [r7, #16]
    e4f6:	68ba      	ldr	r2, [r7, #8]
    e4f8:	61da      	str	r2, [r3, #28]
    ptmr->OSTmrOpt         = opt;
    e4fa:	693b      	ldr	r3, [r7, #16]
    e4fc:	793a      	ldrb	r2, [r7, #4]
    e4fe:	f883 2030 	strb.w	r2, [r3, #48]
    ptmr->OSTmrCallback    = callback;
    e502:	693b      	ldr	r3, [r7, #16]
    e504:	683a      	ldr	r2, [r7, #0]
    e506:	605a      	str	r2, [r3, #4]
    ptmr->OSTmrCallbackArg = callback_arg;
    e508:	693b      	ldr	r3, [r7, #16]
    e50a:	6a3a      	ldr	r2, [r7, #32]
    e50c:	609a      	str	r2, [r3, #8]
#if OS_TMR_CFG_NAME_SIZE > 0
    if (pname !=(INT8U *)0) {
    e50e:	6a7b      	ldr	r3, [r7, #36]
    e510:	2b00      	cmp	r3, #0
    e512:	d021      	beq.n	e558 <OSTmrCreate+0xc4>
        len = OS_StrLen(pname);                             /* Copy timer name                                        */
    e514:	6a78      	ldr	r0, [r7, #36]
    e516:	f7fb fbd5 	bl	9cc4 <OS_StrLen>
    e51a:	4603      	mov	r3, r0
    e51c:	75fb      	strb	r3, [r7, #23]
        if (len < OS_TMR_CFG_NAME_SIZE) {
    e51e:	7dfb      	ldrb	r3, [r7, #23]
    e520:	2b0f      	cmp	r3, #15
    e522:	d807      	bhi.n	e534 <OSTmrCreate+0xa0>
            (void)OS_StrCopy(ptmr->OSTmrName, pname);
    e524:	693b      	ldr	r3, [r7, #16]
    e526:	f103 0320 	add.w	r3, r3, #32	; 0x20
    e52a:	4618      	mov	r0, r3
    e52c:	6a79      	ldr	r1, [r7, #36]
    e52e:	f7fb fba1 	bl	9c74 <OS_StrCopy>
    e532:	e011      	b.n	e558 <OSTmrCreate+0xc4>
        } else {
#if OS_TMR_CFG_NAME_SIZE > 1
            ptmr->OSTmrName[0] = '#';                       /* Invalid size specified                                 */
    e534:	693b      	ldr	r3, [r7, #16]
    e536:	f04f 0223 	mov.w	r2, #35	; 0x23
    e53a:	f883 2020 	strb.w	r2, [r3, #32]
            ptmr->OSTmrName[1] = OS_ASCII_NUL;
    e53e:	693b      	ldr	r3, [r7, #16]
    e540:	f04f 0200 	mov.w	r2, #0	; 0x0
    e544:	f883 2021 	strb.w	r2, [r3, #33]
#endif
            *perr              = OS_ERR_TMR_NAME_TOO_LONG;
    e548:	6abb      	ldr	r3, [r7, #40]
    e54a:	f06f 0273 	mvn.w	r2, #115	; 0x73
    e54e:	701a      	strb	r2, [r3, #0]
            OSTmr_Unlock();
    e550:	f000 fcdc 	bl	ef0c <OSTmr_Unlock>
            return (ptmr);
    e554:	693b      	ldr	r3, [r7, #16]
    e556:	e006      	b.n	e566 <OSTmrCreate+0xd2>
        }
    }
#endif
    OSTmr_Unlock();
    e558:	f000 fcd8 	bl	ef0c <OSTmr_Unlock>
    *perr = OS_ERR_NONE;
    e55c:	6abb      	ldr	r3, [r7, #40]
    e55e:	f04f 0200 	mov.w	r2, #0	; 0x0
    e562:	701a      	strb	r2, [r3, #0]
    return (ptmr);
    e564:	693b      	ldr	r3, [r7, #16]
}
    e566:	4618      	mov	r0, r3
    e568:	f107 0718 	add.w	r7, r7, #24	; 0x18
    e56c:	46bd      	mov	sp, r7
    e56e:	bd80      	pop	{r7, pc}

0000e570 <OSTmrDel>:
*/

#if OS_TMR_EN > 0
BOOLEAN  OSTmrDel (OS_TMR  *ptmr,
                   INT8U   *perr)
{
    e570:	b580      	push	{r7, lr}
    e572:	b082      	sub	sp, #8
    e574:	af00      	add	r7, sp, #0
    e576:	6078      	str	r0, [r7, #4]
    e578:	6039      	str	r1, [r7, #0]
    if (ptmr == (OS_TMR *)0) {
        *perr = OS_ERR_TMR_INVALID;
        return (OS_FALSE);
    }
#endif
    if (ptmr->OSTmrType != OS_TMR_TYPE) {                   /* Validate timer structure                               */
    e57a:	687b      	ldr	r3, [r7, #4]
    e57c:	781b      	ldrb	r3, [r3, #0]
    e57e:	2b64      	cmp	r3, #100
    e580:	d006      	beq.n	e590 <OSTmrDel+0x20>
        *perr = OS_ERR_TMR_INVALID_TYPE;
    e582:	683b      	ldr	r3, [r7, #0]
    e584:	f06f 0276 	mvn.w	r2, #118	; 0x76
    e588:	701a      	strb	r2, [r3, #0]
        return (OS_FALSE);
    e58a:	f04f 0300 	mov.w	r3, #0	; 0x0
    e58e:	e04b      	b.n	e628 <OSTmrDel+0xb8>
    }
    if (OSIntNesting > 0) {                                 /* See if trying to call from an ISR                      */
    e590:	f241 33d0 	movw	r3, #5072	; 0x13d0
    e594:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e598:	781b      	ldrb	r3, [r3, #0]
    e59a:	2b00      	cmp	r3, #0
    e59c:	d006      	beq.n	e5ac <OSTmrDel+0x3c>
        *perr  = OS_ERR_TMR_ISR;
    e59e:	683b      	ldr	r3, [r7, #0]
    e5a0:	f06f 0274 	mvn.w	r2, #116	; 0x74
    e5a4:	701a      	strb	r2, [r3, #0]
        return (OS_FALSE);
    e5a6:	f04f 0300 	mov.w	r3, #0	; 0x0
    e5aa:	e03d      	b.n	e628 <OSTmrDel+0xb8>
    }
    OSTmr_Lock();
    e5ac:	f000 fc9a 	bl	eee4 <OSTmr_Lock>
    switch (ptmr->OSTmrState) {
    e5b0:	687b      	ldr	r3, [r7, #4]
    e5b2:	f893 3031 	ldrb.w	r3, [r3, #49]
    e5b6:	2b03      	cmp	r3, #3
    e5b8:	d82e      	bhi.n	e618 <OSTmrDel+0xa8>
    e5ba:	a201      	add	r2, pc, #4	(adr r2, e5c0 <OSTmrDel+0x50>)
    e5bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    e5c0:	0000e607 	.word	0x0000e607
    e5c4:	0000e5ef 	.word	0x0000e5ef
    e5c8:	0000e5ef 	.word	0x0000e5ef
    e5cc:	0000e5d1 	.word	0x0000e5d1
        case OS_TMR_STATE_RUNNING:
             OSTmr_Unlink(ptmr);                            /* Remove from current wheel spoke                        */
    e5d0:	6878      	ldr	r0, [r7, #4]
    e5d2:	f000 fc37 	bl	ee44 <OSTmr_Unlink>
             OSTmr_Free(ptmr);                              /* Return timer to free list of timers                    */
    e5d6:	6878      	ldr	r0, [r7, #4]
    e5d8:	f000 fa8a 	bl	eaf0 <OSTmr_Free>
             OSTmr_Unlock();
    e5dc:	f000 fc96 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_NONE;
    e5e0:	683b      	ldr	r3, [r7, #0]
    e5e2:	f04f 0200 	mov.w	r2, #0	; 0x0
    e5e6:	701a      	strb	r2, [r3, #0]
             return (OS_TRUE);
    e5e8:	f04f 0301 	mov.w	r3, #1	; 0x1
    e5ec:	e01c      	b.n	e628 <OSTmrDel+0xb8>

        case OS_TMR_STATE_STOPPED:                          /* Timer has not started or ...                           */
        case OS_TMR_STATE_COMPLETED:                        /* ... timer has completed the ONE-SHOT time              */
             OSTmr_Free(ptmr);                              /* Return timer to free list of timers                    */
    e5ee:	6878      	ldr	r0, [r7, #4]
    e5f0:	f000 fa7e 	bl	eaf0 <OSTmr_Free>
             OSTmr_Unlock();
    e5f4:	f000 fc8a 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_NONE;
    e5f8:	683b      	ldr	r3, [r7, #0]
    e5fa:	f04f 0200 	mov.w	r2, #0	; 0x0
    e5fe:	701a      	strb	r2, [r3, #0]
             return (OS_TRUE);
    e600:	f04f 0301 	mov.w	r3, #1	; 0x1
    e604:	e010      	b.n	e628 <OSTmrDel+0xb8>

        case OS_TMR_STATE_UNUSED:                           /* Already deleted                                        */
             OSTmr_Unlock();
    e606:	f000 fc81 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_INACTIVE;
    e60a:	683b      	ldr	r3, [r7, #0]
    e60c:	f06f 0278 	mvn.w	r2, #120	; 0x78
    e610:	701a      	strb	r2, [r3, #0]
             return (OS_FALSE);
    e612:	f04f 0300 	mov.w	r3, #0	; 0x0
    e616:	e007      	b.n	e628 <OSTmrDel+0xb8>

        default:
             OSTmr_Unlock();
    e618:	f000 fc78 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_INVALID_STATE;
    e61c:	683b      	ldr	r3, [r7, #0]
    e61e:	f06f 0272 	mvn.w	r2, #114	; 0x72
    e622:	701a      	strb	r2, [r3, #0]
             return (OS_FALSE);
    e624:	f04f 0300 	mov.w	r3, #0	; 0x0
    }
}
    e628:	4618      	mov	r0, r3
    e62a:	f107 0708 	add.w	r7, r7, #8	; 0x8
    e62e:	46bd      	mov	sp, r7
    e630:	bd80      	pop	{r7, pc}
    e632:	46c0      	nop			(mov r8, r8)

0000e634 <OSTmrNameGet>:

#if OS_TMR_EN > 0 && OS_TMR_CFG_NAME_SIZE > 0
INT8U  OSTmrNameGet (OS_TMR  *ptmr,
                     INT8U   *pdest,
                     INT8U   *perr)
{
    e634:	b580      	push	{r7, lr}
    e636:	b084      	sub	sp, #16
    e638:	af00      	add	r7, sp, #0
    e63a:	60b8      	str	r0, [r7, #8]
    e63c:	6079      	str	r1, [r7, #4]
    e63e:	603a      	str	r2, [r7, #0]
    if (ptmr == (OS_TMR *)0) {
        *perr = OS_ERR_TMR_INVALID;
        return (0);
    }
#endif
    if (ptmr->OSTmrType != OS_TMR_TYPE) {              /* Validate timer structure                                    */
    e640:	68bb      	ldr	r3, [r7, #8]
    e642:	781b      	ldrb	r3, [r3, #0]
    e644:	2b64      	cmp	r3, #100
    e646:	d006      	beq.n	e656 <OSTmrNameGet+0x22>
        *perr = OS_ERR_TMR_INVALID_TYPE;
    e648:	683b      	ldr	r3, [r7, #0]
    e64a:	f06f 0276 	mvn.w	r2, #118	; 0x76
    e64e:	701a      	strb	r2, [r3, #0]
        return (0);
    e650:	f04f 0300 	mov.w	r3, #0	; 0x0
    e654:	e03a      	b.n	e6cc <OSTmrNameGet+0x98>
    }
    if (OSIntNesting > 0) {                            /* See if trying to call from an ISR                           */
    e656:	f241 33d0 	movw	r3, #5072	; 0x13d0
    e65a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e65e:	781b      	ldrb	r3, [r3, #0]
    e660:	2b00      	cmp	r3, #0
    e662:	d006      	beq.n	e672 <OSTmrNameGet+0x3e>
        *perr = OS_ERR_NAME_GET_ISR;
    e664:	683b      	ldr	r3, [r7, #0]
    e666:	f04f 0211 	mov.w	r2, #17	; 0x11
    e66a:	701a      	strb	r2, [r3, #0]
        return (0);
    e66c:	f04f 0300 	mov.w	r3, #0	; 0x0
    e670:	e02c      	b.n	e6cc <OSTmrNameGet+0x98>
    }
    OSTmr_Lock();
    e672:	f000 fc37 	bl	eee4 <OSTmr_Lock>
    switch (ptmr->OSTmrState) {
    e676:	68bb      	ldr	r3, [r7, #8]
    e678:	f893 3031 	ldrb.w	r3, [r3, #49]
    e67c:	2b00      	cmp	r3, #0
    e67e:	d014      	beq.n	e6aa <OSTmrNameGet+0x76>
    e680:	2b00      	cmp	r3, #0
    e682:	db1b      	blt.n	e6bc <OSTmrNameGet+0x88>
    e684:	2b03      	cmp	r3, #3
    e686:	dc19      	bgt.n	e6bc <OSTmrNameGet+0x88>
        case OS_TMR_STATE_RUNNING:
        case OS_TMR_STATE_STOPPED:
        case OS_TMR_STATE_COMPLETED:
             len   = OS_StrCopy(pdest, ptmr->OSTmrName);
    e688:	68bb      	ldr	r3, [r7, #8]
    e68a:	f103 0320 	add.w	r3, r3, #32	; 0x20
    e68e:	6878      	ldr	r0, [r7, #4]
    e690:	4619      	mov	r1, r3
    e692:	f7fb faef 	bl	9c74 <OS_StrCopy>
    e696:	4603      	mov	r3, r0
    e698:	73fb      	strb	r3, [r7, #15]
             OSTmr_Unlock();
    e69a:	f000 fc37 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_NONE;
    e69e:	683b      	ldr	r3, [r7, #0]
    e6a0:	f04f 0200 	mov.w	r2, #0	; 0x0
    e6a4:	701a      	strb	r2, [r3, #0]
             return (len);
    e6a6:	7bfb      	ldrb	r3, [r7, #15]
    e6a8:	e010      	b.n	e6cc <OSTmrNameGet+0x98>

        case OS_TMR_STATE_UNUSED:                      /* Timer is not allocated                                      */
             OSTmr_Unlock();
    e6aa:	f000 fc2f 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_INACTIVE;
    e6ae:	683b      	ldr	r3, [r7, #0]
    e6b0:	f06f 0278 	mvn.w	r2, #120	; 0x78
    e6b4:	701a      	strb	r2, [r3, #0]
             return (0);
    e6b6:	f04f 0300 	mov.w	r3, #0	; 0x0
    e6ba:	e007      	b.n	e6cc <OSTmrNameGet+0x98>

        default:
             OSTmr_Unlock();
    e6bc:	f000 fc26 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_INVALID_STATE;
    e6c0:	683b      	ldr	r3, [r7, #0]
    e6c2:	f06f 0272 	mvn.w	r2, #114	; 0x72
    e6c6:	701a      	strb	r2, [r3, #0]
             return (0);
    e6c8:	f04f 0300 	mov.w	r3, #0	; 0x0
    }
}
    e6cc:	4618      	mov	r0, r3
    e6ce:	f107 0710 	add.w	r7, r7, #16	; 0x10
    e6d2:	46bd      	mov	sp, r7
    e6d4:	bd80      	pop	{r7, pc}
    e6d6:	46c0      	nop			(mov r8, r8)

0000e6d8 <OSTmrRemainGet>:
*/

#if OS_TMR_EN > 0
INT32U  OSTmrRemainGet (OS_TMR  *ptmr,
                        INT8U   *perr)
{
    e6d8:	b580      	push	{r7, lr}
    e6da:	b083      	sub	sp, #12
    e6dc:	af00      	add	r7, sp, #0
    e6de:	6078      	str	r0, [r7, #4]
    e6e0:	6039      	str	r1, [r7, #0]
    if (ptmr == (OS_TMR *)0) {
        *perr = OS_ERR_TMR_INVALID;
        return (0);
    }
#endif
    if (ptmr->OSTmrType != OS_TMR_TYPE) {              /* Validate timer structure                                    */
    e6e2:	687b      	ldr	r3, [r7, #4]
    e6e4:	781b      	ldrb	r3, [r3, #0]
    e6e6:	2b64      	cmp	r3, #100
    e6e8:	d006      	beq.n	e6f8 <OSTmrRemainGet+0x20>
        *perr = OS_ERR_TMR_INVALID_TYPE;
    e6ea:	683b      	ldr	r3, [r7, #0]
    e6ec:	f06f 0276 	mvn.w	r2, #118	; 0x76
    e6f0:	701a      	strb	r2, [r3, #0]
        return (0);
    e6f2:	f04f 0300 	mov.w	r3, #0	; 0x0
    e6f6:	e06d      	b.n	e7d4 <OSTmrRemainGet+0xfc>
    }
    if (OSIntNesting > 0) {                            /* See if trying to call from an ISR                           */
    e6f8:	f241 33d0 	movw	r3, #5072	; 0x13d0
    e6fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e700:	781b      	ldrb	r3, [r3, #0]
    e702:	2b00      	cmp	r3, #0
    e704:	d006      	beq.n	e714 <OSTmrRemainGet+0x3c>
        *perr = OS_ERR_TMR_ISR;
    e706:	683b      	ldr	r3, [r7, #0]
    e708:	f06f 0274 	mvn.w	r2, #116	; 0x74
    e70c:	701a      	strb	r2, [r3, #0]
        return (0);
    e70e:	f04f 0300 	mov.w	r3, #0	; 0x0
    e712:	e05f      	b.n	e7d4 <OSTmrRemainGet+0xfc>
    }
    OSTmr_Lock();
    e714:	f000 fbe6 	bl	eee4 <OSTmr_Lock>
    switch (ptmr->OSTmrState) {
    e718:	687b      	ldr	r3, [r7, #4]
    e71a:	f893 3031 	ldrb.w	r3, [r3, #49]
    e71e:	2b03      	cmp	r3, #3
    e720:	d850      	bhi.n	e7c4 <OSTmrRemainGet+0xec>
    e722:	a201      	add	r2, pc, #4	(adr r2, e728 <OSTmrRemainGet+0x50>)
    e724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    e728:	0000e7b3 	.word	0x0000e7b3
    e72c:	0000e75d 	.word	0x0000e75d
    e730:	0000e7a1 	.word	0x0000e7a1
    e734:	0000e739 	.word	0x0000e739
        case OS_TMR_STATE_RUNNING:
             remain = ptmr->OSTmrMatch - OSTmrTime;    /* Determine how much time is left to timeout                  */
    e738:	687b      	ldr	r3, [r7, #4]
    e73a:	695a      	ldr	r2, [r3, #20]
    e73c:	f241 33d8 	movw	r3, #5080	; 0x13d8
    e740:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e744:	681b      	ldr	r3, [r3, #0]
    e746:	ebc3 0302 	rsb	r3, r3, r2
    e74a:	60bb      	str	r3, [r7, #8]
             OSTmr_Unlock();
    e74c:	f000 fbde 	bl	ef0c <OSTmr_Unlock>
             *perr  = OS_ERR_NONE;
    e750:	683b      	ldr	r3, [r7, #0]
    e752:	f04f 0200 	mov.w	r2, #0	; 0x0
    e756:	701a      	strb	r2, [r3, #0]
             return (remain);
    e758:	68bb      	ldr	r3, [r7, #8]
    e75a:	e03b      	b.n	e7d4 <OSTmrRemainGet+0xfc>

        case OS_TMR_STATE_STOPPED:                     /* It's assumed that the timer has not started yet             */
             switch (ptmr->OSTmrOpt) {
    e75c:	687b      	ldr	r3, [r7, #4]
    e75e:	f893 3030 	ldrb.w	r3, [r3, #48]
    e762:	2b02      	cmp	r3, #2
    e764:	d111      	bne.n	e78a <OSTmrRemainGet+0xb2>
                 case OS_TMR_OPT_PERIODIC:
                      if (ptmr->OSTmrDly == 0) {
    e766:	687b      	ldr	r3, [r7, #4]
    e768:	699b      	ldr	r3, [r3, #24]
    e76a:	2b00      	cmp	r3, #0
    e76c:	d103      	bne.n	e776 <OSTmrRemainGet+0x9e>
                          remain = ptmr->OSTmrPeriod;
    e76e:	687b      	ldr	r3, [r7, #4]
    e770:	69db      	ldr	r3, [r3, #28]
    e772:	60bb      	str	r3, [r7, #8]
    e774:	e002      	b.n	e77c <OSTmrRemainGet+0xa4>
                      } else {
                          remain = ptmr->OSTmrDly;
    e776:	687b      	ldr	r3, [r7, #4]
    e778:	699b      	ldr	r3, [r3, #24]
    e77a:	60bb      	str	r3, [r7, #8]
                      }
                      OSTmr_Unlock();
    e77c:	f000 fbc6 	bl	ef0c <OSTmr_Unlock>
                      *perr  = OS_ERR_NONE;
    e780:	683b      	ldr	r3, [r7, #0]
    e782:	f04f 0200 	mov.w	r2, #0	; 0x0
    e786:	701a      	strb	r2, [r3, #0]
                      break;
    e788:	e008      	b.n	e79c <OSTmrRemainGet+0xc4>

                 case OS_TMR_OPT_ONE_SHOT:
                 default:
                      remain = ptmr->OSTmrDly;
    e78a:	687b      	ldr	r3, [r7, #4]
    e78c:	699b      	ldr	r3, [r3, #24]
    e78e:	60bb      	str	r3, [r7, #8]
                      OSTmr_Unlock();
    e790:	f000 fbbc 	bl	ef0c <OSTmr_Unlock>
                      *perr  = OS_ERR_NONE;
    e794:	683b      	ldr	r3, [r7, #0]
    e796:	f04f 0200 	mov.w	r2, #0	; 0x0
    e79a:	701a      	strb	r2, [r3, #0]
                      break;
             }
             return (remain);
    e79c:	68bb      	ldr	r3, [r7, #8]
    e79e:	e019      	b.n	e7d4 <OSTmrRemainGet+0xfc>

        case OS_TMR_STATE_COMPLETED:                   /* Only ONE-SHOT that timed out can be in this state           */
             OSTmr_Unlock();
    e7a0:	f000 fbb4 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_NONE;
    e7a4:	683b      	ldr	r3, [r7, #0]
    e7a6:	f04f 0200 	mov.w	r2, #0	; 0x0
    e7aa:	701a      	strb	r2, [r3, #0]
             return (0);
    e7ac:	f04f 0300 	mov.w	r3, #0	; 0x0
    e7b0:	e010      	b.n	e7d4 <OSTmrRemainGet+0xfc>

        case OS_TMR_STATE_UNUSED:
             OSTmr_Unlock();
    e7b2:	f000 fbab 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_INACTIVE;
    e7b6:	683b      	ldr	r3, [r7, #0]
    e7b8:	f06f 0278 	mvn.w	r2, #120	; 0x78
    e7bc:	701a      	strb	r2, [r3, #0]
             return (0);
    e7be:	f04f 0300 	mov.w	r3, #0	; 0x0
    e7c2:	e007      	b.n	e7d4 <OSTmrRemainGet+0xfc>

        default:
             OSTmr_Unlock();
    e7c4:	f000 fba2 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_INVALID_STATE;
    e7c8:	683b      	ldr	r3, [r7, #0]
    e7ca:	f06f 0272 	mvn.w	r2, #114	; 0x72
    e7ce:	701a      	strb	r2, [r3, #0]
             return (0);
    e7d0:	f04f 0300 	mov.w	r3, #0	; 0x0
    }
}
    e7d4:	4618      	mov	r0, r3
    e7d6:	f107 070c 	add.w	r7, r7, #12	; 0xc
    e7da:	46bd      	mov	sp, r7
    e7dc:	bd80      	pop	{r7, pc}
    e7de:	46c0      	nop			(mov r8, r8)

0000e7e0 <OSTmrStateGet>:
*/

#if OS_TMR_EN > 0
INT8U  OSTmrStateGet (OS_TMR  *ptmr,
                      INT8U   *perr)
{
    e7e0:	b580      	push	{r7, lr}
    e7e2:	b083      	sub	sp, #12
    e7e4:	af00      	add	r7, sp, #0
    e7e6:	6078      	str	r0, [r7, #4]
    e7e8:	6039      	str	r1, [r7, #0]
    if (ptmr == (OS_TMR *)0) {
        *perr = OS_ERR_TMR_INVALID;
        return (0);
    }
#endif
    if (ptmr->OSTmrType != OS_TMR_TYPE) {              /* Validate timer structure                                    */
    e7ea:	687b      	ldr	r3, [r7, #4]
    e7ec:	781b      	ldrb	r3, [r3, #0]
    e7ee:	2b64      	cmp	r3, #100
    e7f0:	d006      	beq.n	e800 <OSTmrStateGet+0x20>
        *perr = OS_ERR_TMR_INVALID_TYPE;
    e7f2:	683b      	ldr	r3, [r7, #0]
    e7f4:	f06f 0276 	mvn.w	r2, #118	; 0x76
    e7f8:	701a      	strb	r2, [r3, #0]
        return (0);
    e7fa:	f04f 0300 	mov.w	r3, #0	; 0x0
    e7fe:	e024      	b.n	e84a <OSTmrStateGet+0x6a>
    }
    if (OSIntNesting > 0) {                            /* See if trying to call from an ISR                           */
    e800:	f241 33d0 	movw	r3, #5072	; 0x13d0
    e804:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e808:	781b      	ldrb	r3, [r3, #0]
    e80a:	2b00      	cmp	r3, #0
    e80c:	d006      	beq.n	e81c <OSTmrStateGet+0x3c>
        *perr = OS_ERR_TMR_ISR;
    e80e:	683b      	ldr	r3, [r7, #0]
    e810:	f06f 0274 	mvn.w	r2, #116	; 0x74
    e814:	701a      	strb	r2, [r3, #0]
        return (0);
    e816:	f04f 0300 	mov.w	r3, #0	; 0x0
    e81a:	e016      	b.n	e84a <OSTmrStateGet+0x6a>
    }
    OSTmr_Lock();
    e81c:	f000 fb62 	bl	eee4 <OSTmr_Lock>
    state = ptmr->OSTmrState;
    e820:	687b      	ldr	r3, [r7, #4]
    e822:	f893 3031 	ldrb.w	r3, [r3, #49]
    e826:	72fb      	strb	r3, [r7, #11]
    switch (state) {
    e828:	7afb      	ldrb	r3, [r7, #11]
    e82a:	f103 0300 	add.w	r3, r3, #0	; 0x0
    e82e:	2b03      	cmp	r3, #3
    e830:	d804      	bhi.n	e83c <OSTmrStateGet+0x5c>
        case OS_TMR_STATE_UNUSED:   
        case OS_TMR_STATE_STOPPED:  
        case OS_TMR_STATE_COMPLETED:
        case OS_TMR_STATE_RUNNING:  
             *perr = OS_ERR_NONE;
    e832:	683b      	ldr	r3, [r7, #0]
    e834:	f04f 0200 	mov.w	r2, #0	; 0x0
    e838:	701a      	strb	r2, [r3, #0]
             break;
    e83a:	e003      	b.n	e844 <OSTmrStateGet+0x64>
             
        default:
             *perr = OS_ERR_TMR_INVALID_STATE;
    e83c:	683b      	ldr	r3, [r7, #0]
    e83e:	f06f 0272 	mvn.w	r2, #114	; 0x72
    e842:	701a      	strb	r2, [r3, #0]
             break;
    }
    OSTmr_Unlock();
    e844:	f000 fb62 	bl	ef0c <OSTmr_Unlock>
    return (state);
    e848:	7afb      	ldrb	r3, [r7, #11]
}
    e84a:	4618      	mov	r0, r3
    e84c:	f107 070c 	add.w	r7, r7, #12	; 0xc
    e850:	46bd      	mov	sp, r7
    e852:	bd80      	pop	{r7, pc}

0000e854 <OSTmrStart>:
*/

#if OS_TMR_EN > 0
BOOLEAN  OSTmrStart (OS_TMR   *ptmr,
                     INT8U    *perr)
{
    e854:	b580      	push	{r7, lr}
    e856:	b082      	sub	sp, #8
    e858:	af00      	add	r7, sp, #0
    e85a:	6078      	str	r0, [r7, #4]
    e85c:	6039      	str	r1, [r7, #0]
    if (ptmr == (OS_TMR *)0) {
        *perr = OS_ERR_TMR_INVALID;
        return (OS_FALSE);
    }
#endif
    if (ptmr->OSTmrType != OS_TMR_TYPE) {                   /* Validate timer structure                               */
    e85e:	687b      	ldr	r3, [r7, #4]
    e860:	781b      	ldrb	r3, [r3, #0]
    e862:	2b64      	cmp	r3, #100
    e864:	d006      	beq.n	e874 <OSTmrStart+0x20>
        *perr = OS_ERR_TMR_INVALID_TYPE;
    e866:	683b      	ldr	r3, [r7, #0]
    e868:	f06f 0276 	mvn.w	r2, #118	; 0x76
    e86c:	701a      	strb	r2, [r3, #0]
        return (OS_FALSE);
    e86e:	f04f 0300 	mov.w	r3, #0	; 0x0
    e872:	e04f      	b.n	e914 <OSTmrStart+0xc0>
    }
    if (OSIntNesting > 0) {                                 /* See if trying to call from an ISR                      */
    e874:	f241 33d0 	movw	r3, #5072	; 0x13d0
    e878:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e87c:	781b      	ldrb	r3, [r3, #0]
    e87e:	2b00      	cmp	r3, #0
    e880:	d006      	beq.n	e890 <OSTmrStart+0x3c>
        *perr  = OS_ERR_TMR_ISR;
    e882:	683b      	ldr	r3, [r7, #0]
    e884:	f06f 0274 	mvn.w	r2, #116	; 0x74
    e888:	701a      	strb	r2, [r3, #0]
        return (OS_FALSE);
    e88a:	f04f 0300 	mov.w	r3, #0	; 0x0
    e88e:	e041      	b.n	e914 <OSTmrStart+0xc0>
    }
    OSTmr_Lock();
    e890:	f000 fb28 	bl	eee4 <OSTmr_Lock>
    switch (ptmr->OSTmrState) {
    e894:	687b      	ldr	r3, [r7, #4]
    e896:	f893 3031 	ldrb.w	r3, [r3, #49]
    e89a:	2b03      	cmp	r3, #3
    e89c:	d832      	bhi.n	e904 <OSTmrStart+0xb0>
    e89e:	a201      	add	r2, pc, #4	(adr r2, e8a4 <OSTmrStart+0x50>)
    e8a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    e8a4:	0000e8f3 	.word	0x0000e8f3
    e8a8:	0000e8d7 	.word	0x0000e8d7
    e8ac:	0000e8d7 	.word	0x0000e8d7
    e8b0:	0000e8b5 	.word	0x0000e8b5
        case OS_TMR_STATE_RUNNING:                          /* Restart the timer                                      */
             OSTmr_Unlink(ptmr);                            /* ... Stop the timer                                     */
    e8b4:	6878      	ldr	r0, [r7, #4]
    e8b6:	f000 fac5 	bl	ee44 <OSTmr_Unlink>
             OSTmr_Link(ptmr, OS_TMR_LINK_DLY);             /* ... Link timer to timer wheel                          */
    e8ba:	6878      	ldr	r0, [r7, #4]
    e8bc:	f04f 0100 	mov.w	r1, #0	; 0x0
    e8c0:	f000 fa52 	bl	ed68 <OSTmr_Link>
             OSTmr_Unlock();
    e8c4:	f000 fb22 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_NONE;
    e8c8:	683b      	ldr	r3, [r7, #0]
    e8ca:	f04f 0200 	mov.w	r2, #0	; 0x0
    e8ce:	701a      	strb	r2, [r3, #0]
             return (OS_TRUE);
    e8d0:	f04f 0301 	mov.w	r3, #1	; 0x1
    e8d4:	e01e      	b.n	e914 <OSTmrStart+0xc0>

        case OS_TMR_STATE_STOPPED:                          /* Start the timer                                        */
        case OS_TMR_STATE_COMPLETED:
             OSTmr_Link(ptmr, OS_TMR_LINK_DLY);             /* ... Link timer to timer wheel                          */
    e8d6:	6878      	ldr	r0, [r7, #4]
    e8d8:	f04f 0100 	mov.w	r1, #0	; 0x0
    e8dc:	f000 fa44 	bl	ed68 <OSTmr_Link>
             OSTmr_Unlock();
    e8e0:	f000 fb14 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_NONE;
    e8e4:	683b      	ldr	r3, [r7, #0]
    e8e6:	f04f 0200 	mov.w	r2, #0	; 0x0
    e8ea:	701a      	strb	r2, [r3, #0]
             return (OS_TRUE);
    e8ec:	f04f 0301 	mov.w	r3, #1	; 0x1
    e8f0:	e010      	b.n	e914 <OSTmrStart+0xc0>

        case OS_TMR_STATE_UNUSED:                           /* Timer not created                                      */
             OSTmr_Unlock();
    e8f2:	f000 fb0b 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_INACTIVE;
    e8f6:	683b      	ldr	r3, [r7, #0]
    e8f8:	f06f 0278 	mvn.w	r2, #120	; 0x78
    e8fc:	701a      	strb	r2, [r3, #0]
             return (OS_FALSE);
    e8fe:	f04f 0300 	mov.w	r3, #0	; 0x0
    e902:	e007      	b.n	e914 <OSTmrStart+0xc0>

        default:
             OSTmr_Unlock();
    e904:	f000 fb02 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_INVALID_STATE;
    e908:	683b      	ldr	r3, [r7, #0]
    e90a:	f06f 0272 	mvn.w	r2, #114	; 0x72
    e90e:	701a      	strb	r2, [r3, #0]
             return (OS_FALSE);
    e910:	f04f 0300 	mov.w	r3, #0	; 0x0
    }
}
    e914:	4618      	mov	r0, r3
    e916:	f107 0708 	add.w	r7, r7, #8	; 0x8
    e91a:	46bd      	mov	sp, r7
    e91c:	bd80      	pop	{r7, pc}
    e91e:	46c0      	nop			(mov r8, r8)

0000e920 <OSTmrStop>:
#if OS_TMR_EN > 0
BOOLEAN  OSTmrStop (OS_TMR  *ptmr,
                    INT8U    opt,
                    void    *callback_arg,
                    INT8U   *perr)
{
    e920:	b580      	push	{r7, lr}
    e922:	b085      	sub	sp, #20
    e924:	af00      	add	r7, sp, #0
    e926:	60f8      	str	r0, [r7, #12]
    e928:	607a      	str	r2, [r7, #4]
    e92a:	603b      	str	r3, [r7, #0]
    e92c:	460b      	mov	r3, r1
    e92e:	723b      	strb	r3, [r7, #8]
    if (ptmr == (OS_TMR *)0) {
        *perr = OS_ERR_TMR_INVALID;
        return (OS_FALSE);
    }
#endif
    if (ptmr->OSTmrType != OS_TMR_TYPE) {                         /* Validate timer structure                         */
    e930:	68fb      	ldr	r3, [r7, #12]
    e932:	781b      	ldrb	r3, [r3, #0]
    e934:	2b64      	cmp	r3, #100
    e936:	d006      	beq.n	e946 <OSTmrStop+0x26>
        *perr = OS_ERR_TMR_INVALID_TYPE;
    e938:	683b      	ldr	r3, [r7, #0]
    e93a:	f06f 0276 	mvn.w	r2, #118	; 0x76
    e93e:	701a      	strb	r2, [r3, #0]
        return (OS_FALSE);
    e940:	f04f 0300 	mov.w	r3, #0	; 0x0
    e944:	e076      	b.n	ea34 <OSTmrStop+0x114>
    }
    if (OSIntNesting > 0) {                                       /* See if trying to call from an ISR                */
    e946:	f241 33d0 	movw	r3, #5072	; 0x13d0
    e94a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e94e:	781b      	ldrb	r3, [r3, #0]
    e950:	2b00      	cmp	r3, #0
    e952:	d006      	beq.n	e962 <OSTmrStop+0x42>
        *perr  = OS_ERR_TMR_ISR;
    e954:	683b      	ldr	r3, [r7, #0]
    e956:	f06f 0274 	mvn.w	r2, #116	; 0x74
    e95a:	701a      	strb	r2, [r3, #0]
        return (OS_FALSE);
    e95c:	f04f 0300 	mov.w	r3, #0	; 0x0
    e960:	e068      	b.n	ea34 <OSTmrStop+0x114>
    }
    OSTmr_Lock();
    e962:	f000 fabf 	bl	eee4 <OSTmr_Lock>
    switch (ptmr->OSTmrState) {
    e966:	68fb      	ldr	r3, [r7, #12]
    e968:	f893 3031 	ldrb.w	r3, [r3, #49]
    e96c:	2b03      	cmp	r3, #3
    e96e:	d859      	bhi.n	ea24 <OSTmrStop+0x104>
    e970:	a201      	add	r2, pc, #4	(adr r2, e978 <OSTmrStop+0x58>)
    e972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    e976:	46c0      	nop			(mov r8, r8)
    e978:	0000ea13 	.word	0x0000ea13
    e97c:	0000ea01 	.word	0x0000ea01
    e980:	0000ea01 	.word	0x0000ea01
    e984:	0000e989 	.word	0x0000e989
        case OS_TMR_STATE_RUNNING:
             OSTmr_Unlink(ptmr);                                  /* Remove from current wheel spoke                  */
    e988:	68f8      	ldr	r0, [r7, #12]
    e98a:	f000 fa5b 	bl	ee44 <OSTmr_Unlink>
             *perr = OS_ERR_NONE;
    e98e:	683b      	ldr	r3, [r7, #0]
    e990:	f04f 0200 	mov.w	r2, #0	; 0x0
    e994:	701a      	strb	r2, [r3, #0]
             switch (opt) {
    e996:	7a3b      	ldrb	r3, [r7, #8]
    e998:	2b03      	cmp	r3, #3
    e99a:	d004      	beq.n	e9a6 <OSTmrStop+0x86>
    e99c:	2b04      	cmp	r3, #4
    e99e:	d014      	beq.n	e9ca <OSTmrStop+0xaa>
    e9a0:	2b00      	cmp	r3, #0
    e9a2:	d027      	beq.n	e9f4 <OSTmrStop+0xd4>
    e9a4:	e021      	b.n	e9ea <OSTmrStop+0xca>
                 case OS_TMR_OPT_CALLBACK:
                      pfnct = ptmr->OSTmrCallback;                /* Execute callback function if available ...       */
    e9a6:	68fb      	ldr	r3, [r7, #12]
    e9a8:	685b      	ldr	r3, [r3, #4]
    e9aa:	613b      	str	r3, [r7, #16]
                      if (pfnct != (OS_TMR_CALLBACK)0) {
    e9ac:	693b      	ldr	r3, [r7, #16]
    e9ae:	2b00      	cmp	r3, #0
    e9b0:	d006      	beq.n	e9c0 <OSTmrStop+0xa0>
                          (*pfnct)((void *)ptmr, ptmr->OSTmrCallbackArg);  /* Use callback arg when timer was created */
    e9b2:	68fb      	ldr	r3, [r7, #12]
    e9b4:	689a      	ldr	r2, [r3, #8]
    e9b6:	693b      	ldr	r3, [r7, #16]
    e9b8:	68f8      	ldr	r0, [r7, #12]
    e9ba:	4611      	mov	r1, r2
    e9bc:	4798      	blx	r3
                      } else {
                          *perr = OS_ERR_TMR_NO_CALLBACK;
                      }
                      break;
    e9be:	e01a      	b.n	e9f6 <OSTmrStop+0xd6>
                 case OS_TMR_OPT_CALLBACK:
                      pfnct = ptmr->OSTmrCallback;                /* Execute callback function if available ...       */
                      if (pfnct != (OS_TMR_CALLBACK)0) {
                          (*pfnct)((void *)ptmr, ptmr->OSTmrCallbackArg);  /* Use callback arg when timer was created */
                      } else {
                          *perr = OS_ERR_TMR_NO_CALLBACK;
    e9c0:	683b      	ldr	r3, [r7, #0]
    e9c2:	f06f 0270 	mvn.w	r2, #112	; 0x70
    e9c6:	701a      	strb	r2, [r3, #0]
                      }
                      break;
    e9c8:	e015      	b.n	e9f6 <OSTmrStop+0xd6>

                 case OS_TMR_OPT_CALLBACK_ARG:
                      pfnct = ptmr->OSTmrCallback;                /* Execute callback function if available ...       */
    e9ca:	68fb      	ldr	r3, [r7, #12]
    e9cc:	685b      	ldr	r3, [r3, #4]
    e9ce:	613b      	str	r3, [r7, #16]
                      if (pfnct != (OS_TMR_CALLBACK)0) {
    e9d0:	693b      	ldr	r3, [r7, #16]
    e9d2:	2b00      	cmp	r3, #0
    e9d4:	d004      	beq.n	e9e0 <OSTmrStop+0xc0>
                          (*pfnct)((void *)ptmr, callback_arg);   /* ... using the 'callback_arg' provided in call    */
    e9d6:	693b      	ldr	r3, [r7, #16]
    e9d8:	68f8      	ldr	r0, [r7, #12]
    e9da:	6879      	ldr	r1, [r7, #4]
    e9dc:	4798      	blx	r3
                      } else {
                          *perr = OS_ERR_TMR_NO_CALLBACK;
                      }
                      break;
    e9de:	e00a      	b.n	e9f6 <OSTmrStop+0xd6>
                 case OS_TMR_OPT_CALLBACK_ARG:
                      pfnct = ptmr->OSTmrCallback;                /* Execute callback function if available ...       */
                      if (pfnct != (OS_TMR_CALLBACK)0) {
                          (*pfnct)((void *)ptmr, callback_arg);   /* ... using the 'callback_arg' provided in call    */
                      } else {
                          *perr = OS_ERR_TMR_NO_CALLBACK;
    e9e0:	683b      	ldr	r3, [r7, #0]
    e9e2:	f06f 0270 	mvn.w	r2, #112	; 0x70
    e9e6:	701a      	strb	r2, [r3, #0]
                      }
                      break;
    e9e8:	e005      	b.n	e9f6 <OSTmrStop+0xd6>

                 case OS_TMR_OPT_NONE:
                      break;

                 default:
                     *perr = OS_ERR_TMR_INVALID_OPT;
    e9ea:	683b      	ldr	r3, [r7, #0]
    e9ec:	f06f 027b 	mvn.w	r2, #123	; 0x7b
    e9f0:	701a      	strb	r2, [r3, #0]
    e9f2:	e000      	b.n	e9f6 <OSTmrStop+0xd6>
                          *perr = OS_ERR_TMR_NO_CALLBACK;
                      }
                      break;

                 case OS_TMR_OPT_NONE:
                      break;
    e9f4:	bf00      	nop

                 default:
                     *perr = OS_ERR_TMR_INVALID_OPT;
                     break;
             }
             OSTmr_Unlock();
    e9f6:	f000 fa89 	bl	ef0c <OSTmr_Unlock>
             return (OS_TRUE);
    e9fa:	f04f 0301 	mov.w	r3, #1	; 0x1
    e9fe:	e019      	b.n	ea34 <OSTmrStop+0x114>

        case OS_TMR_STATE_COMPLETED:                              /* Timer has already completed the ONE-SHOT or ...  */
        case OS_TMR_STATE_STOPPED:                                /* ... timer has not started yet.                   */
             OSTmr_Unlock();
    ea00:	f000 fa84 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_STOPPED;
    ea04:	683b      	ldr	r3, [r7, #0]
    ea06:	f06f 0271 	mvn.w	r2, #113	; 0x71
    ea0a:	701a      	strb	r2, [r3, #0]
             return (OS_TRUE);
    ea0c:	f04f 0301 	mov.w	r3, #1	; 0x1
    ea10:	e010      	b.n	ea34 <OSTmrStop+0x114>

        case OS_TMR_STATE_UNUSED:                                 /* Timer was not created                            */
             OSTmr_Unlock();
    ea12:	f000 fa7b 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_INACTIVE;
    ea16:	683b      	ldr	r3, [r7, #0]
    ea18:	f06f 0278 	mvn.w	r2, #120	; 0x78
    ea1c:	701a      	strb	r2, [r3, #0]
             return (OS_FALSE);
    ea1e:	f04f 0300 	mov.w	r3, #0	; 0x0
    ea22:	e007      	b.n	ea34 <OSTmrStop+0x114>

        default:
             OSTmr_Unlock();
    ea24:	f000 fa72 	bl	ef0c <OSTmr_Unlock>
             *perr = OS_ERR_TMR_INVALID_STATE;
    ea28:	683b      	ldr	r3, [r7, #0]
    ea2a:	f06f 0272 	mvn.w	r2, #114	; 0x72
    ea2e:	701a      	strb	r2, [r3, #0]
             return (OS_FALSE);
    ea30:	f04f 0300 	mov.w	r3, #0	; 0x0
    }
}
    ea34:	4618      	mov	r0, r3
    ea36:	f107 0714 	add.w	r7, r7, #20	; 0x14
    ea3a:	46bd      	mov	sp, r7
    ea3c:	bd80      	pop	{r7, pc}
    ea3e:	46c0      	nop			(mov r8, r8)

0000ea40 <OSTmrSignal>:
************************************************************************************************************************
*/

#if OS_TMR_EN > 0
INT8U  OSTmrSignal (void)
{
    ea40:	b580      	push	{r7, lr}
    ea42:	b081      	sub	sp, #4
    ea44:	af00      	add	r7, sp, #0
    INT8U  err;


    err = OSSemPost(OSTmrSemSignal);
    ea46:	f640 23a4 	movw	r3, #2724	; 0xaa4
    ea4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ea4e:	681b      	ldr	r3, [r3, #0]
    ea50:	4618      	mov	r0, r3
    ea52:	f7fe fc0d 	bl	d270 <OSSemPost>
    ea56:	4603      	mov	r3, r0
    ea58:	70fb      	strb	r3, [r7, #3]
    return (err);
    ea5a:	78fb      	ldrb	r3, [r7, #3]
}
    ea5c:	4618      	mov	r0, r3
    ea5e:	f107 0704 	add.w	r7, r7, #4	; 0x4
    ea62:	46bd      	mov	sp, r7
    ea64:	bd80      	pop	{r7, pc}
    ea66:	46c0      	nop			(mov r8, r8)

0000ea68 <OSTmr_Alloc>:
************************************************************************************************************************
*/

#if OS_TMR_EN > 0
static  OS_TMR  *OSTmr_Alloc (void)
{
    ea68:	b480      	push	{r7}
    ea6a:	b081      	sub	sp, #4
    ea6c:	af00      	add	r7, sp, #0
    OS_TMR *ptmr;


    if (OSTmrFreeList == (OS_TMR *)0) {
    ea6e:	f640 235c 	movw	r3, #2652	; 0xa5c
    ea72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ea76:	681b      	ldr	r3, [r3, #0]
    ea78:	2b00      	cmp	r3, #0
    ea7a:	d102      	bne.n	ea82 <OSTmr_Alloc+0x1a>
        return ((OS_TMR *)0);
    ea7c:	f04f 0300 	mov.w	r3, #0	; 0x0
    ea80:	e030      	b.n	eae4 <OSTmr_Alloc+0x7c>
    }
    ptmr            = (OS_TMR *)OSTmrFreeList;
    ea82:	f640 235c 	movw	r3, #2652	; 0xa5c
    ea86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ea8a:	681b      	ldr	r3, [r3, #0]
    ea8c:	603b      	str	r3, [r7, #0]
    OSTmrFreeList   = (OS_TMR *)ptmr->OSTmrNext;
    ea8e:	683b      	ldr	r3, [r7, #0]
    ea90:	68db      	ldr	r3, [r3, #12]
    ea92:	461a      	mov	r2, r3
    ea94:	f640 235c 	movw	r3, #2652	; 0xa5c
    ea98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ea9c:	601a      	str	r2, [r3, #0]
    ptmr->OSTmrNext = (OS_TCB *)0;
    ea9e:	683b      	ldr	r3, [r7, #0]
    eaa0:	f04f 0200 	mov.w	r2, #0	; 0x0
    eaa4:	60da      	str	r2, [r3, #12]
    ptmr->OSTmrPrev = (OS_TCB *)0;
    eaa6:	683b      	ldr	r3, [r7, #0]
    eaa8:	f04f 0200 	mov.w	r2, #0	; 0x0
    eaac:	611a      	str	r2, [r3, #16]
    OSTmrUsed++;
    eaae:	f640 23b0 	movw	r3, #2736	; 0xab0
    eab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eab6:	881b      	ldrh	r3, [r3, #0]
    eab8:	f103 0301 	add.w	r3, r3, #1	; 0x1
    eabc:	b29a      	uxth	r2, r3
    eabe:	f640 23b0 	movw	r3, #2736	; 0xab0
    eac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eac6:	801a      	strh	r2, [r3, #0]
    OSTmrFree--;
    eac8:	f241 1344 	movw	r3, #4420	; 0x1144
    eacc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ead0:	881b      	ldrh	r3, [r3, #0]
    ead2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    ead6:	b29a      	uxth	r2, r3
    ead8:	f241 1344 	movw	r3, #4420	; 0x1144
    eadc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eae0:	801a      	strh	r2, [r3, #0]
    return (ptmr);
    eae2:	683b      	ldr	r3, [r7, #0]
}
    eae4:	4618      	mov	r0, r3
    eae6:	f107 0704 	add.w	r7, r7, #4	; 0x4
    eaea:	46bd      	mov	sp, r7
    eaec:	bc80      	pop	{r7}
    eaee:	4770      	bx	lr

0000eaf0 <OSTmr_Free>:
************************************************************************************************************************
*/

#if OS_TMR_EN > 0
static  void  OSTmr_Free (OS_TMR *ptmr)
{
    eaf0:	b480      	push	{r7}
    eaf2:	b081      	sub	sp, #4
    eaf4:	af00      	add	r7, sp, #0
    eaf6:	6038      	str	r0, [r7, #0]
    ptmr->OSTmrState       = OS_TMR_STATE_UNUSED;      /* Clear timer object fields                                   */
    eaf8:	683b      	ldr	r3, [r7, #0]
    eafa:	f04f 0200 	mov.w	r2, #0	; 0x0
    eafe:	f883 2031 	strb.w	r2, [r3, #49]
    ptmr->OSTmrOpt         = OS_TMR_OPT_NONE;
    eb02:	683b      	ldr	r3, [r7, #0]
    eb04:	f04f 0200 	mov.w	r2, #0	; 0x0
    eb08:	f883 2030 	strb.w	r2, [r3, #48]
    ptmr->OSTmrPeriod      = 0;
    eb0c:	683b      	ldr	r3, [r7, #0]
    eb0e:	f04f 0200 	mov.w	r2, #0	; 0x0
    eb12:	61da      	str	r2, [r3, #28]
    ptmr->OSTmrMatch       = 0;
    eb14:	683b      	ldr	r3, [r7, #0]
    eb16:	f04f 0200 	mov.w	r2, #0	; 0x0
    eb1a:	615a      	str	r2, [r3, #20]
    ptmr->OSTmrCallback    = (OS_TMR_CALLBACK)0;
    eb1c:	683b      	ldr	r3, [r7, #0]
    eb1e:	f04f 0200 	mov.w	r2, #0	; 0x0
    eb22:	605a      	str	r2, [r3, #4]
    ptmr->OSTmrCallbackArg = (void *)0;
    eb24:	683b      	ldr	r3, [r7, #0]
    eb26:	f04f 0200 	mov.w	r2, #0	; 0x0
    eb2a:	609a      	str	r2, [r3, #8]
#if OS_TMR_CFG_NAME_SIZE > 1
    ptmr->OSTmrName[0]     = '?';                      /* Unknown name                                                */
    eb2c:	683b      	ldr	r3, [r7, #0]
    eb2e:	f04f 023f 	mov.w	r2, #63	; 0x3f
    eb32:	f883 2020 	strb.w	r2, [r3, #32]
    ptmr->OSTmrName[1]     = OS_ASCII_NUL;
    eb36:	683b      	ldr	r3, [r7, #0]
    eb38:	f04f 0200 	mov.w	r2, #0	; 0x0
    eb3c:	f883 2021 	strb.w	r2, [r3, #33]
#endif

    ptmr->OSTmrPrev        = (OS_TCB *)0;              /* Chain timer to free list                                    */
    eb40:	683b      	ldr	r3, [r7, #0]
    eb42:	f04f 0200 	mov.w	r2, #0	; 0x0
    eb46:	611a      	str	r2, [r3, #16]
    ptmr->OSTmrNext        = OSTmrFreeList;
    eb48:	f640 235c 	movw	r3, #2652	; 0xa5c
    eb4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb50:	681a      	ldr	r2, [r3, #0]
    eb52:	683b      	ldr	r3, [r7, #0]
    eb54:	60da      	str	r2, [r3, #12]
    OSTmrFreeList          = ptmr;
    eb56:	f640 235c 	movw	r3, #2652	; 0xa5c
    eb5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb5e:	683a      	ldr	r2, [r7, #0]
    eb60:	601a      	str	r2, [r3, #0]

    OSTmrUsed--;                                       /* Update timer object statistics                              */
    eb62:	f640 23b0 	movw	r3, #2736	; 0xab0
    eb66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb6a:	881b      	ldrh	r3, [r3, #0]
    eb6c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    eb70:	b29a      	uxth	r2, r3
    eb72:	f640 23b0 	movw	r3, #2736	; 0xab0
    eb76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb7a:	801a      	strh	r2, [r3, #0]
    OSTmrFree++;
    eb7c:	f241 1344 	movw	r3, #4420	; 0x1144
    eb80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb84:	881b      	ldrh	r3, [r3, #0]
    eb86:	f103 0301 	add.w	r3, r3, #1	; 0x1
    eb8a:	b29a      	uxth	r2, r3
    eb8c:	f241 1344 	movw	r3, #4420	; 0x1144
    eb90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eb94:	801a      	strh	r2, [r3, #0]
}
    eb96:	f107 0704 	add.w	r7, r7, #4	; 0x4
    eb9a:	46bd      	mov	sp, r7
    eb9c:	bc80      	pop	{r7}
    eb9e:	4770      	bx	lr

0000eba0 <OSTmr_Init>:
************************************************************************************************************************
*/

#if OS_TMR_EN > 0
void  OSTmr_Init (void)
{
    eba0:	b580      	push	{r7, lr}
    eba2:	b083      	sub	sp, #12
    eba4:	af00      	add	r7, sp, #0
    INT16U   i;
    OS_TMR  *ptmr1;
    OS_TMR  *ptmr2;


    OS_MemClr((INT8U *)&OSTmrTbl[0],      sizeof(OSTmrTbl));            /* Clear all the TMRs                         */
    eba6:	f640 3340 	movw	r3, #2880	; 0xb40
    ebaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ebae:	4618      	mov	r0, r3
    ebb0:	f44f 7150 	mov.w	r1, #832	; 0x340
    ebb4:	f7fa ffa0 	bl	9af8 <OS_MemClr>
    OS_MemClr((INT8U *)&OSTmrWheelTbl[0], sizeof(OSTmrWheelTbl));       /* Clear the timer wheel                      */
    ebb8:	f640 2360 	movw	r3, #2656	; 0xa60
    ebbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ebc0:	4618      	mov	r0, r3
    ebc2:	f04f 0140 	mov.w	r1, #64	; 0x40
    ebc6:	f7fa ff97 	bl	9af8 <OS_MemClr>

    ptmr1 = &OSTmrTbl[0];
    ebca:	f640 3340 	movw	r3, #2880	; 0xb40
    ebce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ebd2:	607b      	str	r3, [r7, #4]
    ptmr2 = &OSTmrTbl[1];
    ebd4:	4b4b      	ldr	r3, [pc, #300]	(ed04 <OSTmr_Init+0x164>)
    ebd6:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < (OS_TMR_CFG_MAX - 1); i++) {                        /* Init. list of free TMRs                    */
    ebd8:	f04f 0300 	mov.w	r3, #0	; 0x0
    ebdc:	807b      	strh	r3, [r7, #2]
    ebde:	e021      	b.n	ec24 <OSTmr_Init+0x84>
        ptmr1->OSTmrType    = OS_TMR_TYPE;
    ebe0:	687b      	ldr	r3, [r7, #4]
    ebe2:	f04f 0264 	mov.w	r2, #100	; 0x64
    ebe6:	701a      	strb	r2, [r3, #0]
        ptmr1->OSTmrState   = OS_TMR_STATE_UNUSED;                      /* Indicate that timer is inactive            */
    ebe8:	687b      	ldr	r3, [r7, #4]
    ebea:	f04f 0200 	mov.w	r2, #0	; 0x0
    ebee:	f883 2031 	strb.w	r2, [r3, #49]
        ptmr1->OSTmrNext    = (void *)ptmr2;                            /* Link to next timer                         */
    ebf2:	687b      	ldr	r3, [r7, #4]
    ebf4:	68ba      	ldr	r2, [r7, #8]
    ebf6:	60da      	str	r2, [r3, #12]
#if OS_TMR_CFG_NAME_SIZE > 1
        ptmr1->OSTmrName[0] = '?';                                      /* Unknown name                               */
    ebf8:	687b      	ldr	r3, [r7, #4]
    ebfa:	f04f 023f 	mov.w	r2, #63	; 0x3f
    ebfe:	f883 2020 	strb.w	r2, [r3, #32]
        ptmr1->OSTmrName[1] = OS_ASCII_NUL;
    ec02:	687b      	ldr	r3, [r7, #4]
    ec04:	f04f 0200 	mov.w	r2, #0	; 0x0
    ec08:	f883 2021 	strb.w	r2, [r3, #33]
#endif
        ptmr1++;
    ec0c:	687b      	ldr	r3, [r7, #4]
    ec0e:	f103 0334 	add.w	r3, r3, #52	; 0x34
    ec12:	607b      	str	r3, [r7, #4]
        ptmr2++;
    ec14:	68bb      	ldr	r3, [r7, #8]
    ec16:	f103 0334 	add.w	r3, r3, #52	; 0x34
    ec1a:	60bb      	str	r3, [r7, #8]
    OS_MemClr((INT8U *)&OSTmrTbl[0],      sizeof(OSTmrTbl));            /* Clear all the TMRs                         */
    OS_MemClr((INT8U *)&OSTmrWheelTbl[0], sizeof(OSTmrWheelTbl));       /* Clear the timer wheel                      */

    ptmr1 = &OSTmrTbl[0];
    ptmr2 = &OSTmrTbl[1];
    for (i = 0; i < (OS_TMR_CFG_MAX - 1); i++) {                        /* Init. list of free TMRs                    */
    ec1c:	887b      	ldrh	r3, [r7, #2]
    ec1e:	f103 0301 	add.w	r3, r3, #1	; 0x1
    ec22:	807b      	strh	r3, [r7, #2]
    ec24:	887b      	ldrh	r3, [r7, #2]
    ec26:	2b0e      	cmp	r3, #14
    ec28:	d9da      	bls.n	ebe0 <OSTmr_Init+0x40>
        ptmr1->OSTmrName[1] = OS_ASCII_NUL;
#endif
        ptmr1++;
        ptmr2++;
    }
    ptmr1->OSTmrType    = OS_TMR_TYPE;
    ec2a:	687b      	ldr	r3, [r7, #4]
    ec2c:	f04f 0264 	mov.w	r2, #100	; 0x64
    ec30:	701a      	strb	r2, [r3, #0]
    ptmr1->OSTmrState   = OS_TMR_STATE_UNUSED;                          /* Indicate that timer is inactive            */
    ec32:	687b      	ldr	r3, [r7, #4]
    ec34:	f04f 0200 	mov.w	r2, #0	; 0x0
    ec38:	f883 2031 	strb.w	r2, [r3, #49]
    ptmr1->OSTmrNext    = (void *)0;                                    /* Last OS_TMR                                */
    ec3c:	687b      	ldr	r3, [r7, #4]
    ec3e:	f04f 0200 	mov.w	r2, #0	; 0x0
    ec42:	60da      	str	r2, [r3, #12]
#if OS_TMR_CFG_NAME_SIZE > 1
    ptmr1->OSTmrName[0] = '?';                                          /* Unknown name                               */
    ec44:	687b      	ldr	r3, [r7, #4]
    ec46:	f04f 023f 	mov.w	r2, #63	; 0x3f
    ec4a:	f883 2020 	strb.w	r2, [r3, #32]
    ptmr1->OSTmrName[1] = OS_ASCII_NUL;
    ec4e:	687b      	ldr	r3, [r7, #4]
    ec50:	f04f 0200 	mov.w	r2, #0	; 0x0
    ec54:	f883 2021 	strb.w	r2, [r3, #33]
#endif
    OSTmrTime           = 0;
    ec58:	f241 33d8 	movw	r3, #5080	; 0x13d8
    ec5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ec60:	f04f 0200 	mov.w	r2, #0	; 0x0
    ec64:	601a      	str	r2, [r3, #0]
    OSTmrUsed           = 0;
    ec66:	f640 23b0 	movw	r3, #2736	; 0xab0
    ec6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ec6e:	f04f 0200 	mov.w	r2, #0	; 0x0
    ec72:	801a      	strh	r2, [r3, #0]
    OSTmrFree           = OS_TMR_CFG_MAX;
    ec74:	f241 1344 	movw	r3, #4420	; 0x1144
    ec78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ec7c:	f04f 0210 	mov.w	r2, #16	; 0x10
    ec80:	801a      	strh	r2, [r3, #0]
    OSTmrFreeList       = &OSTmrTbl[0];
    ec82:	f640 235c 	movw	r3, #2652	; 0xa5c
    ec86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ec8a:	f640 3240 	movw	r2, #2880	; 0xb40
    ec8e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    ec92:	601a      	str	r2, [r3, #0]
    OSTmrSem            = OSSemCreate(1);
    ec94:	f04f 0001 	mov.w	r0, #1	; 0x1
    ec98:	f7fe f8c8 	bl	ce2c <OSSemCreate>
    ec9c:	4602      	mov	r2, r0
    ec9e:	f241 33e0 	movw	r3, #5088	; 0x13e0
    eca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eca6:	601a      	str	r2, [r3, #0]
    OSTmrSemSignal      = OSSemCreate(0);
    eca8:	f04f 0000 	mov.w	r0, #0	; 0x0
    ecac:	f7fe f8be 	bl	ce2c <OSSemCreate>
    ecb0:	4602      	mov	r2, r0
    ecb2:	f640 23a4 	movw	r3, #2724	; 0xaa4
    ecb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ecba:	601a      	str	r2, [r3, #0]

#if OS_EVENT_NAME_SIZE > 18
    OSEventNameSet(OSTmrSem,       (INT8U *)"uC/OS-II TmrLock",   &err);/* Assign names to semaphores                 */
#else
#if OS_EVENT_NAME_SIZE > 10
    OSEventNameSet(OSTmrSem,       (INT8U *)"OS-TmrLock",         &err);
    ecbc:	f241 33e0 	movw	r3, #5088	; 0x13e0
    ecc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ecc4:	681a      	ldr	r2, [r3, #0]
    ecc6:	f107 0301 	add.w	r3, r7, #1	; 0x1
    ecca:	4610      	mov	r0, r2
    eccc:	f64e 41b0 	movw	r1, #60592	; 0xecb0
    ecd0:	f2c0 0101 	movt	r1, #1	; 0x1
    ecd4:	461a      	mov	r2, r3
    ecd6:	f7f9 fe63 	bl	89a0 <OSEventNameSet>

#if OS_EVENT_NAME_SIZE > 18
    OSEventNameSet(OSTmrSemSignal, (INT8U *)"uC/OS-II TmrSignal", &err);
#else
#if OS_EVENT_NAME_SIZE > 10
    OSEventNameSet(OSTmrSemSignal, (INT8U *)"OS-TmrSig",          &err);
    ecda:	f640 23a4 	movw	r3, #2724	; 0xaa4
    ecde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ece2:	681a      	ldr	r2, [r3, #0]
    ece4:	f107 0301 	add.w	r3, r7, #1	; 0x1
    ece8:	4610      	mov	r0, r2
    ecea:	f64e 41bc 	movw	r1, #60604	; 0xecbc
    ecee:	f2c0 0101 	movt	r1, #1	; 0x1
    ecf2:	461a      	mov	r2, r3
    ecf4:	f7f9 fe54 	bl	89a0 <OSEventNameSet>
#endif
#endif

    OSTmr_InitTask();
    ecf8:	f000 f806 	bl	ed08 <OSTmr_InitTask>
}
    ecfc:	f107 070c 	add.w	r7, r7, #12	; 0xc
    ed00:	46bd      	mov	sp, r7
    ed02:	bd80      	pop	{r7, pc}
    ed04:	20000b74 	.word	0x20000b74

0000ed08 <OSTmr_InitTask>:
************************************************************************************************************************
*/

#if OS_TMR_EN > 0
static  void  OSTmr_InitTask (void)
{
    ed08:	b580      	push	{r7, lr}
    ed0a:	b086      	sub	sp, #24
    ed0c:	af05      	add	r7, sp, #20
#endif


#if OS_TASK_CREATE_EXT_EN > 0
    #if OS_STK_GROWTH == 1
    (void)OSTaskCreateExt(OSTmr_Task,
    ed0e:	f64f 73fd 	movw	r3, #65533	; 0xfffd
    ed12:	9300      	str	r3, [sp, #0]
    ed14:	f241 13cc 	movw	r3, #4556	; 0x11cc
    ed18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed1c:	9301      	str	r3, [sp, #4]
    ed1e:	f04f 0380 	mov.w	r3, #128	; 0x80
    ed22:	9302      	str	r3, [sp, #8]
    ed24:	f04f 0300 	mov.w	r3, #0	; 0x0
    ed28:	9303      	str	r3, [sp, #12]
    ed2a:	f04f 0303 	mov.w	r3, #3	; 0x3
    ed2e:	9304      	str	r3, [sp, #16]
    ed30:	f64e 7025 	movw	r0, #61221	; 0xef25
    ed34:	f2c0 0000 	movt	r0, #0	; 0x0
    ed38:	f04f 0100 	mov.w	r1, #0	; 0x0
    ed3c:	4a09      	ldr	r2, [pc, #36]	(ed64 <OSTmr_InitTask+0x5c>)
    ed3e:	f04f 0302 	mov.w	r3, #2	; 0x2
    ed42:	f7fe fd49 	bl	d7d8 <OSTaskCreateExt>
                       OS_TASK_TMR_PRIO);
    #endif
#endif

#if OS_TASK_NAME_SIZE > 12
    OSTaskNameSet(OS_TASK_TMR_PRIO, (INT8U *)"uC/OS-II Tmr", &err);
    ed46:	f107 0303 	add.w	r3, r7, #3	; 0x3
    ed4a:	f04f 0002 	mov.w	r0, #2	; 0x2
    ed4e:	f64e 41c8 	movw	r1, #60616	; 0xecc8
    ed52:	f2c0 0101 	movt	r1, #1	; 0x1
    ed56:	461a      	mov	r2, r3
    ed58:	f7fe ffa4 	bl	dca4 <OSTaskNameSet>
#else
#if OS_TASK_NAME_SIZE > 6
    OSTaskNameSet(OS_TASK_TMR_PRIO, (INT8U *)"OS-Tmr", &err);
#endif
#endif
}
    ed5c:	f107 0704 	add.w	r7, r7, #4	; 0x4
    ed60:	46bd      	mov	sp, r7
    ed62:	bd80      	pop	{r7, pc}
    ed64:	200013c8 	.word	0x200013c8

0000ed68 <OSTmr_Link>:
************************************************************************************************************************
*/

#if OS_TMR_EN > 0
static  void  OSTmr_Link (OS_TMR *ptmr, INT8U type)
{
    ed68:	b480      	push	{r7}
    ed6a:	b085      	sub	sp, #20
    ed6c:	af00      	add	r7, sp, #0
    ed6e:	6078      	str	r0, [r7, #4]
    ed70:	460b      	mov	r3, r1
    ed72:	703b      	strb	r3, [r7, #0]
    OS_TMR       *ptmr1;
    OS_TMR_WHEEL *pspoke;
    INT16U        spoke;


    ptmr->OSTmrState = OS_TMR_STATE_RUNNING;
    ed74:	687b      	ldr	r3, [r7, #4]
    ed76:	f04f 0203 	mov.w	r2, #3	; 0x3
    ed7a:	f883 2031 	strb.w	r2, [r3, #49]
    if (type == OS_TMR_LINK_PERIODIC) {                            /* Determine when timer will expire                */
    ed7e:	783b      	ldrb	r3, [r7, #0]
    ed80:	2b01      	cmp	r3, #1
    ed82:	d10a      	bne.n	ed9a <OSTmr_Link+0x32>
        ptmr->OSTmrMatch = ptmr->OSTmrPeriod + OSTmrTime;
    ed84:	687b      	ldr	r3, [r7, #4]
    ed86:	69da      	ldr	r2, [r3, #28]
    ed88:	f241 33d8 	movw	r3, #5080	; 0x13d8
    ed8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed90:	681b      	ldr	r3, [r3, #0]
    ed92:	441a      	add	r2, r3
    ed94:	687b      	ldr	r3, [r7, #4]
    ed96:	615a      	str	r2, [r3, #20]
    ed98:	e018      	b.n	edcc <OSTmr_Link+0x64>
    } else {
        if (ptmr->OSTmrDly == 0) {
    ed9a:	687b      	ldr	r3, [r7, #4]
    ed9c:	699b      	ldr	r3, [r3, #24]
    ed9e:	2b00      	cmp	r3, #0
    eda0:	d10a      	bne.n	edb8 <OSTmr_Link+0x50>
            ptmr->OSTmrMatch = ptmr->OSTmrPeriod + OSTmrTime;
    eda2:	687b      	ldr	r3, [r7, #4]
    eda4:	69da      	ldr	r2, [r3, #28]
    eda6:	f241 33d8 	movw	r3, #5080	; 0x13d8
    edaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    edae:	681b      	ldr	r3, [r3, #0]
    edb0:	441a      	add	r2, r3
    edb2:	687b      	ldr	r3, [r7, #4]
    edb4:	615a      	str	r2, [r3, #20]
    edb6:	e009      	b.n	edcc <OSTmr_Link+0x64>
        } else {
            ptmr->OSTmrMatch = ptmr->OSTmrDly    + OSTmrTime;
    edb8:	687b      	ldr	r3, [r7, #4]
    edba:	699a      	ldr	r2, [r3, #24]
    edbc:	f241 33d8 	movw	r3, #5080	; 0x13d8
    edc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    edc4:	681b      	ldr	r3, [r3, #0]
    edc6:	441a      	add	r2, r3
    edc8:	687b      	ldr	r3, [r7, #4]
    edca:	615a      	str	r2, [r3, #20]
        }
    }
    spoke  = (INT16U)(ptmr->OSTmrMatch % OS_TMR_CFG_WHEEL_SIZE);
    edcc:	687b      	ldr	r3, [r7, #4]
    edce:	695b      	ldr	r3, [r3, #20]
    edd0:	b29b      	uxth	r3, r3
    edd2:	f003 0307 	and.w	r3, r3, #7	; 0x7
    edd6:	827b      	strh	r3, [r7, #18]
    pspoke = &OSTmrWheelTbl[spoke];
    edd8:	8a7b      	ldrh	r3, [r7, #18]
    edda:	ea4f 02c3 	mov.w	r2, r3, lsl #3
    edde:	f640 2360 	movw	r3, #2656	; 0xa60
    ede2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ede6:	4413      	add	r3, r2
    ede8:	60fb      	str	r3, [r7, #12]

    if (pspoke->OSTmrFirst == (OS_TMR *)0) {                       /* Link into timer wheel                           */
    edea:	68fb      	ldr	r3, [r7, #12]
    edec:	681b      	ldr	r3, [r3, #0]
    edee:	2b00      	cmp	r3, #0
    edf0:	d10b      	bne.n	ee0a <OSTmr_Link+0xa2>
        pspoke->OSTmrFirst   = ptmr;
    edf2:	68fb      	ldr	r3, [r7, #12]
    edf4:	687a      	ldr	r2, [r7, #4]
    edf6:	601a      	str	r2, [r3, #0]
        ptmr->OSTmrNext      = (OS_TMR *)0;
    edf8:	687b      	ldr	r3, [r7, #4]
    edfa:	f04f 0200 	mov.w	r2, #0	; 0x0
    edfe:	60da      	str	r2, [r3, #12]
        pspoke->OSTmrEntries = 1;
    ee00:	68fb      	ldr	r3, [r7, #12]
    ee02:	f04f 0201 	mov.w	r2, #1	; 0x1
    ee06:	809a      	strh	r2, [r3, #4]
    ee08:	e012      	b.n	ee30 <OSTmr_Link+0xc8>
    } else {
        ptmr1                = pspoke->OSTmrFirst;                 /* Point to first timer in the spoke               */
    ee0a:	68fb      	ldr	r3, [r7, #12]
    ee0c:	681b      	ldr	r3, [r3, #0]
    ee0e:	60bb      	str	r3, [r7, #8]
        pspoke->OSTmrFirst   = ptmr;
    ee10:	68fb      	ldr	r3, [r7, #12]
    ee12:	687a      	ldr	r2, [r7, #4]
    ee14:	601a      	str	r2, [r3, #0]
        ptmr->OSTmrNext      = (void *)ptmr1;
    ee16:	687b      	ldr	r3, [r7, #4]
    ee18:	68ba      	ldr	r2, [r7, #8]
    ee1a:	60da      	str	r2, [r3, #12]
        ptmr1->OSTmrPrev     = (void *)ptmr;
    ee1c:	68bb      	ldr	r3, [r7, #8]
    ee1e:	687a      	ldr	r2, [r7, #4]
    ee20:	611a      	str	r2, [r3, #16]
        pspoke->OSTmrEntries++;
    ee22:	68fb      	ldr	r3, [r7, #12]
    ee24:	889b      	ldrh	r3, [r3, #4]
    ee26:	f103 0301 	add.w	r3, r3, #1	; 0x1
    ee2a:	b29a      	uxth	r2, r3
    ee2c:	68fb      	ldr	r3, [r7, #12]
    ee2e:	809a      	strh	r2, [r3, #4]
    }
    ptmr->OSTmrPrev = (void *)0;                                   /* Timer always inserted as first node in list     */
    ee30:	687b      	ldr	r3, [r7, #4]
    ee32:	f04f 0200 	mov.w	r2, #0	; 0x0
    ee36:	611a      	str	r2, [r3, #16]
}
    ee38:	f107 0714 	add.w	r7, r7, #20	; 0x14
    ee3c:	46bd      	mov	sp, r7
    ee3e:	bc80      	pop	{r7}
    ee40:	4770      	bx	lr
    ee42:	46c0      	nop			(mov r8, r8)

0000ee44 <OSTmr_Unlink>:
************************************************************************************************************************
*/

#if OS_TMR_EN > 0
static  void  OSTmr_Unlink (OS_TMR *ptmr)
{
    ee44:	b480      	push	{r7}
    ee46:	b085      	sub	sp, #20
    ee48:	af00      	add	r7, sp, #0
    ee4a:	6038      	str	r0, [r7, #0]
    OS_TMR        *ptmr2;
    OS_TMR_WHEEL  *pspoke;
    INT16U         spoke;


    spoke  = (INT16U)(ptmr->OSTmrMatch % OS_TMR_CFG_WHEEL_SIZE);
    ee4c:	683b      	ldr	r3, [r7, #0]
    ee4e:	695b      	ldr	r3, [r3, #20]
    ee50:	b29b      	uxth	r3, r3
    ee52:	f003 0307 	and.w	r3, r3, #7	; 0x7
    ee56:	827b      	strh	r3, [r7, #18]
    pspoke = &OSTmrWheelTbl[spoke];
    ee58:	8a7b      	ldrh	r3, [r7, #18]
    ee5a:	ea4f 02c3 	mov.w	r2, r3, lsl #3
    ee5e:	f640 2360 	movw	r3, #2656	; 0xa60
    ee62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ee66:	4413      	add	r3, r2
    ee68:	60fb      	str	r3, [r7, #12]

    if (pspoke->OSTmrFirst == ptmr) {                       /* See if timer to remove is at the beginning of list     */
    ee6a:	68fb      	ldr	r3, [r7, #12]
    ee6c:	681a      	ldr	r2, [r3, #0]
    ee6e:	683b      	ldr	r3, [r7, #0]
    ee70:	429a      	cmp	r2, r3
    ee72:	d10d      	bne.n	ee90 <OSTmr_Unlink+0x4c>
        ptmr1              = (OS_TMR *)ptmr->OSTmrNext;
    ee74:	683b      	ldr	r3, [r7, #0]
    ee76:	68db      	ldr	r3, [r3, #12]
    ee78:	607b      	str	r3, [r7, #4]
        pspoke->OSTmrFirst = (OS_TMR *)ptmr1;
    ee7a:	68fb      	ldr	r3, [r7, #12]
    ee7c:	687a      	ldr	r2, [r7, #4]
    ee7e:	601a      	str	r2, [r3, #0]
        if (ptmr1 != (OS_TMR *)0) {
    ee80:	687b      	ldr	r3, [r7, #4]
    ee82:	2b00      	cmp	r3, #0
    ee84:	d014      	beq.n	eeb0 <OSTmr_Unlink+0x6c>
            ptmr1->OSTmrPrev = (void *)0;
    ee86:	687b      	ldr	r3, [r7, #4]
    ee88:	f04f 0200 	mov.w	r2, #0	; 0x0
    ee8c:	611a      	str	r2, [r3, #16]
    ee8e:	e010      	b.n	eeb2 <OSTmr_Unlink+0x6e>
        }
    } else {
        ptmr1            = (OS_TMR *)ptmr->OSTmrPrev;       /* Remove timer from somewhere in the list                */
    ee90:	683b      	ldr	r3, [r7, #0]
    ee92:	691b      	ldr	r3, [r3, #16]
    ee94:	607b      	str	r3, [r7, #4]
        ptmr2            = (OS_TMR *)ptmr->OSTmrNext;
    ee96:	683b      	ldr	r3, [r7, #0]
    ee98:	68db      	ldr	r3, [r3, #12]
    ee9a:	60bb      	str	r3, [r7, #8]
        ptmr1->OSTmrNext = ptmr2;
    ee9c:	687b      	ldr	r3, [r7, #4]
    ee9e:	68ba      	ldr	r2, [r7, #8]
    eea0:	60da      	str	r2, [r3, #12]
        if (ptmr2 != (OS_TMR *)0) {
    eea2:	68bb      	ldr	r3, [r7, #8]
    eea4:	2b00      	cmp	r3, #0
    eea6:	d004      	beq.n	eeb2 <OSTmr_Unlink+0x6e>
            ptmr2->OSTmrPrev = (void *)ptmr1;
    eea8:	68bb      	ldr	r3, [r7, #8]
    eeaa:	687a      	ldr	r2, [r7, #4]
    eeac:	611a      	str	r2, [r3, #16]
    eeae:	e000      	b.n	eeb2 <OSTmr_Unlink+0x6e>

    if (pspoke->OSTmrFirst == ptmr) {                       /* See if timer to remove is at the beginning of list     */
        ptmr1              = (OS_TMR *)ptmr->OSTmrNext;
        pspoke->OSTmrFirst = (OS_TMR *)ptmr1;
        if (ptmr1 != (OS_TMR *)0) {
            ptmr1->OSTmrPrev = (void *)0;
    eeb0:	bf00      	nop
        ptmr1->OSTmrNext = ptmr2;
        if (ptmr2 != (OS_TMR *)0) {
            ptmr2->OSTmrPrev = (void *)ptmr1;
        }
    }
    ptmr->OSTmrState = OS_TMR_STATE_STOPPED;
    eeb2:	683b      	ldr	r3, [r7, #0]
    eeb4:	f04f 0201 	mov.w	r2, #1	; 0x1
    eeb8:	f883 2031 	strb.w	r2, [r3, #49]
    ptmr->OSTmrNext  = (void *)0;
    eebc:	683b      	ldr	r3, [r7, #0]
    eebe:	f04f 0200 	mov.w	r2, #0	; 0x0
    eec2:	60da      	str	r2, [r3, #12]
    ptmr->OSTmrPrev  = (void *)0;
    eec4:	683b      	ldr	r3, [r7, #0]
    eec6:	f04f 0200 	mov.w	r2, #0	; 0x0
    eeca:	611a      	str	r2, [r3, #16]
    pspoke->OSTmrEntries--;
    eecc:	68fb      	ldr	r3, [r7, #12]
    eece:	889b      	ldrh	r3, [r3, #4]
    eed0:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    eed4:	b29a      	uxth	r2, r3
    eed6:	68fb      	ldr	r3, [r7, #12]
    eed8:	809a      	strh	r2, [r3, #4]
}
    eeda:	f107 0714 	add.w	r7, r7, #20	; 0x14
    eede:	46bd      	mov	sp, r7
    eee0:	bc80      	pop	{r7}
    eee2:	4770      	bx	lr

0000eee4 <OSTmr_Lock>:
************************************************************************************************************************
*/

#if OS_TMR_EN > 0
static  void  OSTmr_Lock (void)
{
    eee4:	b580      	push	{r7, lr}
    eee6:	b081      	sub	sp, #4
    eee8:	af00      	add	r7, sp, #0
    INT8U  err;


    OSSemPend(OSTmrSem, 0, &err);
    eeea:	f241 33e0 	movw	r3, #5088	; 0x13e0
    eeee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eef2:	681a      	ldr	r2, [r3, #0]
    eef4:	f107 0303 	add.w	r3, r7, #3	; 0x3
    eef8:	4610      	mov	r0, r2
    eefa:	f04f 0100 	mov.w	r1, #0	; 0x0
    eefe:	461a      	mov	r2, r3
    ef00:	f7fe f89c 	bl	d03c <OSSemPend>
    (void)err;
}
    ef04:	f107 0704 	add.w	r7, r7, #4	; 0x4
    ef08:	46bd      	mov	sp, r7
    ef0a:	bd80      	pop	{r7, pc}

0000ef0c <OSTmr_Unlock>:



#if OS_TMR_EN > 0
static  void  OSTmr_Unlock (void)
{
    ef0c:	b580      	push	{r7, lr}
    ef0e:	af00      	add	r7, sp, #0
    (void)OSSemPost(OSTmrSem);
    ef10:	f241 33e0 	movw	r3, #5088	; 0x13e0
    ef14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef18:	681b      	ldr	r3, [r3, #0]
    ef1a:	4618      	mov	r0, r3
    ef1c:	f7fe f9a8 	bl	d270 <OSSemPost>
}
    ef20:	46bd      	mov	sp, r7
    ef22:	bd80      	pop	{r7, pc}

0000ef24 <OSTmr_Task>:
************************************************************************************************************************
*/

#if OS_TMR_EN > 0
static  void  OSTmr_Task (void *p_arg)
{
    ef24:	b580      	push	{r7, lr}
    ef26:	b087      	sub	sp, #28
    ef28:	af00      	add	r7, sp, #0
    ef2a:	6038      	str	r0, [r7, #0]
    INT16U           spoke;


    (void)p_arg;                                                 /* Not using 'p_arg', prevent compiler warning       */
    for (;;) {
        OSSemPend(OSTmrSemSignal, 0, &err);                      /* Wait for signal indicating time to update timers  */
    ef2c:	f640 23a4 	movw	r3, #2724	; 0xaa4
    ef30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef34:	681a      	ldr	r2, [r3, #0]
    ef36:	f107 0307 	add.w	r3, r7, #7	; 0x7
    ef3a:	4610      	mov	r0, r2
    ef3c:	f04f 0100 	mov.w	r1, #0	; 0x0
    ef40:	461a      	mov	r2, r3
    ef42:	f7fe f87b 	bl	d03c <OSSemPend>
        OSTmr_Lock();
    ef46:	f7ff ffcd 	bl	eee4 <OSTmr_Lock>
        OSTmrTime++;                                             /* Increment the current time                        */
    ef4a:	f241 33d8 	movw	r3, #5080	; 0x13d8
    ef4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef52:	681b      	ldr	r3, [r3, #0]
    ef54:	f103 0201 	add.w	r2, r3, #1	; 0x1
    ef58:	f241 33d8 	movw	r3, #5080	; 0x13d8
    ef5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef60:	601a      	str	r2, [r3, #0]
        spoke  = (INT16U)(OSTmrTime % OS_TMR_CFG_WHEEL_SIZE);    /* Position on current timer wheel entry             */
    ef62:	f241 33d8 	movw	r3, #5080	; 0x13d8
    ef66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef6a:	681b      	ldr	r3, [r3, #0]
    ef6c:	b29b      	uxth	r3, r3
    ef6e:	f003 0307 	and.w	r3, r3, #7	; 0x7
    ef72:	837b      	strh	r3, [r7, #26]
        pspoke = &OSTmrWheelTbl[spoke];
    ef74:	8b7b      	ldrh	r3, [r7, #26]
    ef76:	ea4f 02c3 	mov.w	r2, r3, lsl #3
    ef7a:	f640 2360 	movw	r3, #2656	; 0xa60
    ef7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef82:	4413      	add	r3, r2
    ef84:	617b      	str	r3, [r7, #20]
        ptmr   = pspoke->OSTmrFirst;
    ef86:	697b      	ldr	r3, [r7, #20]
    ef88:	681b      	ldr	r3, [r3, #0]
    ef8a:	60bb      	str	r3, [r7, #8]
        while (ptmr != (OS_TMR *)0) {
    ef8c:	e02c      	b.n	efe8 <OSTmr_Task+0xc4>
            ptmr_next = (OS_TMR *)ptmr->OSTmrNext;               /* Point to next timer to update because current ... */
    ef8e:	68bb      	ldr	r3, [r7, #8]
    ef90:	68db      	ldr	r3, [r3, #12]
    ef92:	60fb      	str	r3, [r7, #12]
                                                                 /* ... timer could get unlinked from the wheel.      */
            if (OSTmrTime == ptmr->OSTmrMatch) {                 /* Process each timer that expires                   */
    ef94:	68bb      	ldr	r3, [r7, #8]
    ef96:	695a      	ldr	r2, [r3, #20]
    ef98:	f241 33d8 	movw	r3, #5080	; 0x13d8
    ef9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    efa0:	681b      	ldr	r3, [r3, #0]
    efa2:	429a      	cmp	r2, r3
    efa4:	d11e      	bne.n	efe4 <OSTmr_Task+0xc0>
                pfnct = ptmr->OSTmrCallback;                     /* Execute callback function if available            */
    efa6:	68bb      	ldr	r3, [r7, #8]
    efa8:	685b      	ldr	r3, [r3, #4]
    efaa:	613b      	str	r3, [r7, #16]
                if (pfnct != (OS_TMR_CALLBACK)0) {
    efac:	693b      	ldr	r3, [r7, #16]
    efae:	2b00      	cmp	r3, #0
    efb0:	d005      	beq.n	efbe <OSTmr_Task+0x9a>
                    (*pfnct)((void *)ptmr, ptmr->OSTmrCallbackArg);
    efb2:	68bb      	ldr	r3, [r7, #8]
    efb4:	689a      	ldr	r2, [r3, #8]
    efb6:	693b      	ldr	r3, [r7, #16]
    efb8:	68b8      	ldr	r0, [r7, #8]
    efba:	4611      	mov	r1, r2
    efbc:	4798      	blx	r3
                }
                OSTmr_Unlink(ptmr);                              /* Remove from current wheel spoke                   */
    efbe:	68b8      	ldr	r0, [r7, #8]
    efc0:	f7ff ff40 	bl	ee44 <OSTmr_Unlink>
                if (ptmr->OSTmrOpt == OS_TMR_OPT_PERIODIC) {
    efc4:	68bb      	ldr	r3, [r7, #8]
    efc6:	f893 3030 	ldrb.w	r3, [r3, #48]
    efca:	2b02      	cmp	r3, #2
    efcc:	d105      	bne.n	efda <OSTmr_Task+0xb6>
                    OSTmr_Link(ptmr, OS_TMR_LINK_PERIODIC);      /* Recalculate new position of timer in wheel        */
    efce:	68b8      	ldr	r0, [r7, #8]
    efd0:	f04f 0101 	mov.w	r1, #1	; 0x1
    efd4:	f7ff fec8 	bl	ed68 <OSTmr_Link>
    efd8:	e004      	b.n	efe4 <OSTmr_Task+0xc0>
                } else {
                    ptmr->OSTmrState = OS_TMR_STATE_COMPLETED;   /* Indicate that the timer has completed             */
    efda:	68bb      	ldr	r3, [r7, #8]
    efdc:	f04f 0202 	mov.w	r2, #2	; 0x2
    efe0:	f883 2031 	strb.w	r2, [r3, #49]
                }
            }
            ptmr = ptmr_next;
    efe4:	68fb      	ldr	r3, [r7, #12]
    efe6:	60bb      	str	r3, [r7, #8]
        OSTmr_Lock();
        OSTmrTime++;                                             /* Increment the current time                        */
        spoke  = (INT16U)(OSTmrTime % OS_TMR_CFG_WHEEL_SIZE);    /* Position on current timer wheel entry             */
        pspoke = &OSTmrWheelTbl[spoke];
        ptmr   = pspoke->OSTmrFirst;
        while (ptmr != (OS_TMR *)0) {
    efe8:	68bb      	ldr	r3, [r7, #8]
    efea:	2b00      	cmp	r3, #0
    efec:	d1cf      	bne.n	ef8e <OSTmr_Task+0x6a>
                    ptmr->OSTmrState = OS_TMR_STATE_COMPLETED;   /* Indicate that the timer has completed             */
                }
            }
            ptmr = ptmr_next;
        }
        OSTmr_Unlock();
    efee:	f7ff ff8d 	bl	ef0c <OSTmr_Unlock>
    }
    eff2:	e79b      	b.n	ef2c <OSTmr_Task+0x8>

0000eff4 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
    eff4:	b580      	push	{r7, lr}
    eff6:	b081      	sub	sp, #4
    eff8:	af00      	add	r7, sp, #0
    effa:	4603      	mov	r3, r0
    effc:	803b      	strh	r3, [r7, #0]
  if (Length == 0)
    effe:	883b      	ldrh	r3, [r7, #0]
    f000:	2b00      	cmp	r3, #0
    f002:	d10a      	bne.n	f01a <Standard_GetConfiguration+0x26>
  {
    pInformation->Ctrl_Info.Usb_wLength =
    f004:	f242 0378 	movw	r3, #8312	; 0x2078
    f008:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f00c:	681b      	ldr	r3, [r3, #0]
    f00e:	f04f 0201 	mov.w	r2, #1	; 0x1
    f012:	831a      	strh	r2, [r3, #24]
      sizeof(pInformation->Current_Configuration);
    return 0;
    f014:	f04f 0300 	mov.w	r3, #0	; 0x0
    f018:	e00d      	b.n	f036 <Standard_GetConfiguration+0x42>
  }
  pUser_Standard_Requests->User_GetConfiguration();
    f01a:	f242 0374 	movw	r3, #8308	; 0x2074
    f01e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f022:	681b      	ldr	r3, [r3, #0]
    f024:	681b      	ldr	r3, [r3, #0]
    f026:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_Configuration;
    f028:	f242 0378 	movw	r3, #8312	; 0x2078
    f02c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f030:	681b      	ldr	r3, [r3, #0]
    f032:	f103 0312 	add.w	r3, r3, #18	; 0x12
}
    f036:	4618      	mov	r0, r3
    f038:	f107 0704 	add.w	r7, r7, #4	; 0x4
    f03c:	46bd      	mov	sp, r7
    f03e:	bd80      	pop	{r7, pc}

0000f040 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
    f040:	b580      	push	{r7, lr}
    f042:	af00      	add	r7, sp, #0

  if ((pInformation->USBwValue0 <=
    f044:	f242 0378 	movw	r3, #8312	; 0x2078
    f048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f04c:	681b      	ldr	r3, [r3, #0]
    f04e:	795a      	ldrb	r2, [r3, #5]
    f050:	f240 03fc 	movw	r3, #252	; 0xfc
    f054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f058:	785b      	ldrb	r3, [r3, #1]
    f05a:	429a      	cmp	r2, r3
    f05c:	d825      	bhi.n	f0aa <Standard_SetConfiguration+0x6a>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
    f05e:	f242 0378 	movw	r3, #8312	; 0x2078
    f062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f066:	681b      	ldr	r3, [r3, #0]
    f068:	791b      	ldrb	r3, [r3, #4]
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
    f06a:	2b00      	cmp	r3, #0
    f06c:	d11d      	bne.n	f0aa <Standard_SetConfiguration+0x6a>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
    f06e:	f242 0378 	movw	r3, #8312	; 0x2078
    f072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f076:	681b      	ldr	r3, [r3, #0]
    f078:	891b      	ldrh	r3, [r3, #8]
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
    f07a:	2b00      	cmp	r3, #0
    f07c:	d115      	bne.n	f0aa <Standard_SetConfiguration+0x6a>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
    f07e:	f242 0378 	movw	r3, #8312	; 0x2078
    f082:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f086:	681a      	ldr	r2, [r3, #0]
    f088:	f242 0378 	movw	r3, #8312	; 0x2078
    f08c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f090:	681b      	ldr	r3, [r3, #0]
    f092:	795b      	ldrb	r3, [r3, #5]
    f094:	7493      	strb	r3, [r2, #18]
    pUser_Standard_Requests->User_SetConfiguration();
    f096:	f242 0374 	movw	r3, #8308	; 0x2074
    f09a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f09e:	681b      	ldr	r3, [r3, #0]
    f0a0:	685b      	ldr	r3, [r3, #4]
    f0a2:	4798      	blx	r3
    return USB_SUCCESS;
    f0a4:	f04f 0300 	mov.w	r3, #0	; 0x0
    f0a8:	e001      	b.n	f0ae <Standard_SetConfiguration+0x6e>
  }
  else
  {
    return USB_UNSUPPORT;
    f0aa:	f04f 0302 	mov.w	r3, #2	; 0x2
  }
}
    f0ae:	4618      	mov	r0, r3
    f0b0:	46bd      	mov	sp, r7
    f0b2:	bd80      	pop	{r7, pc}

0000f0b4 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
    f0b4:	b580      	push	{r7, lr}
    f0b6:	b081      	sub	sp, #4
    f0b8:	af00      	add	r7, sp, #0
    f0ba:	4603      	mov	r3, r0
    f0bc:	803b      	strh	r3, [r7, #0]
  if (Length == 0)
    f0be:	883b      	ldrh	r3, [r7, #0]
    f0c0:	2b00      	cmp	r3, #0
    f0c2:	d10a      	bne.n	f0da <Standard_GetInterface+0x26>
  {
    pInformation->Ctrl_Info.Usb_wLength =
    f0c4:	f242 0378 	movw	r3, #8312	; 0x2078
    f0c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f0cc:	681b      	ldr	r3, [r3, #0]
    f0ce:	f04f 0201 	mov.w	r2, #1	; 0x1
    f0d2:	831a      	strh	r2, [r3, #24]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
    f0d4:	f04f 0300 	mov.w	r3, #0	; 0x0
    f0d8:	e00d      	b.n	f0f6 <Standard_GetInterface+0x42>
  }
  pUser_Standard_Requests->User_GetInterface();
    f0da:	f242 0374 	movw	r3, #8308	; 0x2074
    f0de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f0e2:	681b      	ldr	r3, [r3, #0]
    f0e4:	689b      	ldr	r3, [r3, #8]
    f0e6:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_AlternateSetting;
    f0e8:	f242 0378 	movw	r3, #8312	; 0x2078
    f0ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f0f0:	681b      	ldr	r3, [r3, #0]
    f0f2:	f103 0314 	add.w	r3, r3, #20	; 0x14
}
    f0f6:	4618      	mov	r0, r3
    f0f8:	f107 0704 	add.w	r7, r7, #4	; 0x4
    f0fc:	46bd      	mov	sp, r7
    f0fe:	bd80      	pop	{r7, pc}

0000f100 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
    f100:	b580      	push	{r7, lr}
    f102:	b081      	sub	sp, #4
    f104:	af00      	add	r7, sp, #0
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
    f106:	f242 0348 	movw	r3, #8264	; 0x2048
    f10a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f10e:	681b      	ldr	r3, [r3, #0]
    f110:	699a      	ldr	r2, [r3, #24]
    f112:	f242 0378 	movw	r3, #8312	; 0x2078
    f116:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f11a:	681b      	ldr	r3, [r3, #0]
    f11c:	7a5b      	ldrb	r3, [r3, #9]
    f11e:	4619      	mov	r1, r3
    f120:	f242 0378 	movw	r3, #8312	; 0x2078
    f124:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f128:	681b      	ldr	r3, [r3, #0]
    f12a:	795b      	ldrb	r3, [r3, #5]
    f12c:	4608      	mov	r0, r1
    f12e:	4619      	mov	r1, r3
    f130:	4790      	blx	r2
    f132:	4603      	mov	r3, r0
    f134:	603b      	str	r3, [r7, #0]

  if (pInformation->Current_Configuration != 0)
    f136:	f242 0378 	movw	r3, #8312	; 0x2078
    f13a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f13e:	681b      	ldr	r3, [r3, #0]
    f140:	7c9b      	ldrb	r3, [r3, #18]
    f142:	2b00      	cmp	r3, #0
    f144:	d03a      	beq.n	f1bc <Standard_SetInterface+0xbc>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
    f146:	683b      	ldr	r3, [r7, #0]
    f148:	2b00      	cmp	r3, #0
    f14a:	d10f      	bne.n	f16c <Standard_SetInterface+0x6c>
    f14c:	f242 0378 	movw	r3, #8312	; 0x2078
    f150:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f154:	681b      	ldr	r3, [r3, #0]
    f156:	7a1b      	ldrb	r3, [r3, #8]
    f158:	2b00      	cmp	r3, #0
    f15a:	d107      	bne.n	f16c <Standard_SetInterface+0x6c>
        || (pInformation->USBwValue1 != 0))
    f15c:	f242 0378 	movw	r3, #8312	; 0x2078
    f160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f164:	681b      	ldr	r3, [r3, #0]
    f166:	791b      	ldrb	r3, [r3, #4]
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);

  if (pInformation->Current_Configuration != 0)
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
    f168:	2b00      	cmp	r3, #0
    f16a:	d002      	beq.n	f172 <Standard_SetInterface+0x72>
        || (pInformation->USBwValue1 != 0))
    {
      return  USB_UNSUPPORT;
    f16c:	f04f 0302 	mov.w	r3, #2	; 0x2
    f170:	e026      	b.n	f1c0 <Standard_SetInterface+0xc0>
    }
    else if (Re == USB_SUCCESS)
    f172:	683b      	ldr	r3, [r7, #0]
    f174:	2b00      	cmp	r3, #0
    f176:	d121      	bne.n	f1bc <Standard_SetInterface+0xbc>
    {
      pUser_Standard_Requests->User_SetInterface();
    f178:	f242 0374 	movw	r3, #8308	; 0x2074
    f17c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f180:	681b      	ldr	r3, [r3, #0]
    f182:	68db      	ldr	r3, [r3, #12]
    f184:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
    f186:	f242 0378 	movw	r3, #8312	; 0x2078
    f18a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f18e:	681a      	ldr	r2, [r3, #0]
    f190:	f242 0378 	movw	r3, #8312	; 0x2078
    f194:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f198:	681b      	ldr	r3, [r3, #0]
    f19a:	7a5b      	ldrb	r3, [r3, #9]
    f19c:	74d3      	strb	r3, [r2, #19]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
    f19e:	f242 0378 	movw	r3, #8312	; 0x2078
    f1a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f1a6:	681a      	ldr	r2, [r3, #0]
    f1a8:	f242 0378 	movw	r3, #8312	; 0x2078
    f1ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f1b0:	681b      	ldr	r3, [r3, #0]
    f1b2:	795b      	ldrb	r3, [r3, #5]
    f1b4:	7513      	strb	r3, [r2, #20]
      return USB_SUCCESS;
    f1b6:	f04f 0300 	mov.w	r3, #0	; 0x0
    f1ba:	e001      	b.n	f1c0 <Standard_SetInterface+0xc0>
    }

  }

  return USB_UNSUPPORT;
    f1bc:	f04f 0302 	mov.w	r3, #2	; 0x2
}
    f1c0:	4618      	mov	r0, r3
    f1c2:	f107 0704 	add.w	r7, r7, #4	; 0x4
    f1c6:	46bd      	mov	sp, r7
    f1c8:	bd80      	pop	{r7, pc}
    f1ca:	46c0      	nop			(mov r8, r8)

0000f1cc <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
    f1cc:	b580      	push	{r7, lr}
    f1ce:	b082      	sub	sp, #8
    f1d0:	af00      	add	r7, sp, #0
    f1d2:	4603      	mov	r3, r0
    f1d4:	803b      	strh	r3, [r7, #0]
  if (Length == 0)
    f1d6:	883b      	ldrh	r3, [r7, #0]
    f1d8:	2b00      	cmp	r3, #0
    f1da:	d10a      	bne.n	f1f2 <Standard_GetStatus+0x26>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
    f1dc:	f242 0378 	movw	r3, #8312	; 0x2078
    f1e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f1e4:	681b      	ldr	r3, [r3, #0]
    f1e6:	f04f 0202 	mov.w	r2, #2	; 0x2
    f1ea:	831a      	strh	r2, [r3, #24]
    return 0;
    f1ec:	f04f 0300 	mov.w	r3, #0	; 0x0
    f1f0:	e0c8      	b.n	f384 <Standard_GetStatus+0x1b8>
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
    f1f2:	f242 0340 	movw	r3, #8256	; 0x2040
    f1f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f1fa:	f04f 0200 	mov.w	r2, #0	; 0x0
    f1fe:	801a      	strh	r2, [r3, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    f200:	f242 0378 	movw	r3, #8312	; 0x2078
    f204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f208:	681b      	ldr	r3, [r3, #0]
    f20a:	781b      	ldrb	r3, [r3, #0]
    f20c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    f210:	2b00      	cmp	r3, #0
    f212:	d147      	bne.n	f2a4 <Standard_GetStatus+0xd8>
  {
    /*Get Device Status */
    uint8_t Feature = pInformation->Current_Feature;
    f214:	f242 0378 	movw	r3, #8312	; 0x2078
    f218:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f21c:	681b      	ldr	r3, [r3, #0]
    f21e:	7c5b      	ldrb	r3, [r3, #17]
    f220:	717b      	strb	r3, [r7, #5]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
    f222:	797b      	ldrb	r3, [r7, #5]
    f224:	f003 0320 	and.w	r3, r3, #32	; 0x20
    f228:	2b00      	cmp	r3, #0
    f22a:	d00d      	beq.n	f248 <Standard_GetStatus+0x7c>
    {
      SetBit(StatusInfo0, 1);
    f22c:	f242 0340 	movw	r3, #8256	; 0x2040
    f230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f234:	781b      	ldrb	r3, [r3, #0]
    f236:	f043 0302 	orr.w	r3, r3, #2	; 0x2
    f23a:	b2da      	uxtb	r2, r3
    f23c:	f242 0340 	movw	r3, #8256	; 0x2040
    f240:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f244:	701a      	strb	r2, [r3, #0]
    f246:	e00c      	b.n	f262 <Standard_GetStatus+0x96>
    }
    else
    {
      ClrBit(StatusInfo0, 1);
    f248:	f242 0340 	movw	r3, #8256	; 0x2040
    f24c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f250:	781b      	ldrb	r3, [r3, #0]
    f252:	461a      	mov	r2, r3
    f254:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    f258:	f242 0340 	movw	r3, #8256	; 0x2040
    f25c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f260:	701a      	strb	r2, [r3, #0]
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
    f262:	797b      	ldrb	r3, [r7, #5]
    f264:	f003 0340 	and.w	r3, r3, #64	; 0x40
    f268:	2b00      	cmp	r3, #0
    f26a:	d00d      	beq.n	f288 <Standard_GetStatus+0xbc>
    {
      SetBit(StatusInfo0, 0);
    f26c:	f242 0340 	movw	r3, #8256	; 0x2040
    f270:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f274:	781b      	ldrb	r3, [r3, #0]
    f276:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    f27a:	b2da      	uxtb	r2, r3
    f27c:	f242 0340 	movw	r3, #8256	; 0x2040
    f280:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f284:	701a      	strb	r2, [r3, #0]
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
    f286:	e072      	b.n	f36e <Standard_GetStatus+0x1a2>
    f288:	f242 0340 	movw	r3, #8256	; 0x2040
    f28c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f290:	781b      	ldrb	r3, [r3, #0]
    f292:	461a      	mov	r2, r3
    f294:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    f298:	f242 0340 	movw	r3, #8256	; 0x2040
    f29c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2a0:	701a      	strb	r2, [r3, #0]
    f2a2:	e064      	b.n	f36e <Standard_GetStatus+0x1a2>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    f2a4:	f242 0378 	movw	r3, #8312	; 0x2078
    f2a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2ac:	681b      	ldr	r3, [r3, #0]
    f2ae:	781b      	ldrb	r3, [r3, #0]
    f2b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    f2b4:	2b01      	cmp	r3, #1
    f2b6:	d104      	bne.n	f2c2 <Standard_GetStatus+0xf6>
  {
    return (uint8_t *)&StatusInfo;
    f2b8:	f242 0340 	movw	r3, #8256	; 0x2040
    f2bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2c0:	e060      	b.n	f384 <Standard_GetStatus+0x1b8>
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    f2c2:	f242 0378 	movw	r3, #8312	; 0x2078
    f2c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2ca:	681b      	ldr	r3, [r3, #0]
    f2cc:	781b      	ldrb	r3, [r3, #0]
    f2ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    f2d2:	2b02      	cmp	r3, #2
    f2d4:	d145      	bne.n	f362 <Standard_GetStatus+0x196>
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;
    f2d6:	f242 0378 	movw	r3, #8312	; 0x2078
    f2da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f2de:	681b      	ldr	r3, [r3, #0]
    f2e0:	7a5b      	ldrb	r3, [r3, #9]
    f2e2:	71fb      	strb	r3, [r7, #7]

    Related_Endpoint = (wIndex0 & 0x0f);
    f2e4:	79fb      	ldrb	r3, [r7, #7]
    f2e6:	f003 030f 	and.w	r3, r3, #15	; 0xf
    f2ea:	71bb      	strb	r3, [r7, #6]
    if (ValBit(wIndex0, 7))
    f2ec:	79fb      	ldrb	r3, [r7, #7]
    f2ee:	b25b      	sxtb	r3, r3
    f2f0:	2b00      	cmp	r3, #0
    f2f2:	da1a      	bge.n	f32a <Standard_GetStatus+0x15e>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
    f2f4:	79bb      	ldrb	r3, [r7, #6]
    f2f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f2fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f2fe:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f302:	681b      	ldr	r3, [r3, #0]
    f304:	b29b      	uxth	r3, r3
    f306:	f003 0330 	and.w	r3, r3, #48	; 0x30
    f30a:	2b10      	cmp	r3, #16
    f30c:	d12c      	bne.n	f368 <Standard_GetStatus+0x19c>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
    f30e:	f242 0340 	movw	r3, #8256	; 0x2040
    f312:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f316:	781b      	ldrb	r3, [r3, #0]
    f318:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    f31c:	b2da      	uxtb	r2, r3
    f31e:	f242 0340 	movw	r3, #8256	; 0x2040
    f322:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f326:	701a      	strb	r2, [r3, #0]
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
      {
        SetBit(StatusInfo0, 0); /* OUT Endpoint stalled */
    f328:	e021      	b.n	f36e <Standard_GetStatus+0x1a2>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
    f32a:	79bb      	ldrb	r3, [r7, #6]
    f32c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f330:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f334:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f338:	681b      	ldr	r3, [r3, #0]
    f33a:	b29b      	uxth	r3, r3
    f33c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
    f340:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    f344:	d112      	bne.n	f36c <Standard_GetStatus+0x1a0>
      {
        SetBit(StatusInfo0, 0); /* OUT Endpoint stalled */
    f346:	f242 0340 	movw	r3, #8256	; 0x2040
    f34a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f34e:	781b      	ldrb	r3, [r3, #0]
    f350:	f043 0301 	orr.w	r3, r3, #1	; 0x1
    f354:	b2da      	uxtb	r2, r3
    f356:	f242 0340 	movw	r3, #8256	; 0x2040
    f35a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f35e:	701a      	strb	r2, [r3, #0]
    f360:	e005      	b.n	f36e <Standard_GetStatus+0x1a2>
    }

  }
  else
  {
    return NULL;
    f362:	f04f 0300 	mov.w	r3, #0	; 0x0
    f366:	e00d      	b.n	f384 <Standard_GetStatus+0x1b8>
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
      {
        SetBit(StatusInfo0, 0); /* OUT Endpoint stalled */
    f368:	bf00      	nop
    f36a:	e000      	b.n	f36e <Standard_GetStatus+0x1a2>
    f36c:	bf00      	nop
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
    f36e:	f242 0374 	movw	r3, #8308	; 0x2074
    f372:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f376:	681b      	ldr	r3, [r3, #0]
    f378:	691b      	ldr	r3, [r3, #16]
    f37a:	4798      	blx	r3
  return (uint8_t *)&StatusInfo;
    f37c:	f242 0340 	movw	r3, #8256	; 0x2040
    f380:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
    f384:	4618      	mov	r0, r3
    f386:	f107 0708 	add.w	r7, r7, #8	; 0x8
    f38a:	46bd      	mov	sp, r7
    f38c:	bd80      	pop	{r7, pc}
    f38e:	46c0      	nop			(mov r8, r8)

0000f390 <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
    f390:	b590      	push	{r4, r7, lr}
    f392:	b086      	sub	sp, #24
    f394:	af00      	add	r7, sp, #0
  uint32_t     Type_Rec = Type_Recipient;
    f396:	f242 0378 	movw	r3, #8312	; 0x2078
    f39a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f39e:	681b      	ldr	r3, [r3, #0]
    f3a0:	781b      	ldrb	r3, [r3, #0]
    f3a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    f3a6:	603b      	str	r3, [r7, #0]
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    f3a8:	683b      	ldr	r3, [r7, #0]
    f3aa:	2b00      	cmp	r3, #0
    f3ac:	d110      	bne.n	f3d0 <Standard_ClearFeature+0x40>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
    f3ae:	f242 0378 	movw	r3, #8312	; 0x2078
    f3b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f3b6:	681a      	ldr	r2, [r3, #0]
    f3b8:	f242 0378 	movw	r3, #8312	; 0x2078
    f3bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f3c0:	681b      	ldr	r3, [r3, #0]
    f3c2:	7c5b      	ldrb	r3, [r3, #17]
    f3c4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    f3c8:	7453      	strb	r3, [r2, #17]
    return USB_SUCCESS;
    f3ca:	f04f 0300 	mov.w	r3, #0	; 0x0
    f3ce:	e0fb      	b.n	f5c8 <Standard_ClearFeature+0x238>
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    f3d0:	683b      	ldr	r3, [r7, #0]
    f3d2:	2b02      	cmp	r3, #2
    f3d4:	f040 80f6 	bne.w	f5c4 <Standard_ClearFeature+0x234>
    DEVICE* pDev;
    uint32_t Related_Endpoint;
    uint32_t wIndex0;
    uint32_t rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
    f3d8:	f242 0378 	movw	r3, #8312	; 0x2078
    f3dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f3e0:	681b      	ldr	r3, [r3, #0]
    f3e2:	889b      	ldrh	r3, [r3, #4]
    f3e4:	2b00      	cmp	r3, #0
    f3e6:	d107      	bne.n	f3f8 <Standard_ClearFeature+0x68>
        || (pInformation->USBwIndex1 != 0))
    f3e8:	f242 0378 	movw	r3, #8312	; 0x2078
    f3ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f3f0:	681b      	ldr	r3, [r3, #0]
    f3f2:	7a1b      	ldrb	r3, [r3, #8]
    DEVICE* pDev;
    uint32_t Related_Endpoint;
    uint32_t wIndex0;
    uint32_t rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
    f3f4:	2b00      	cmp	r3, #0
    f3f6:	d002      	beq.n	f3fe <Standard_ClearFeature+0x6e>
        || (pInformation->USBwIndex1 != 0))
    {
      return USB_UNSUPPORT;
    f3f8:	f04f 0302 	mov.w	r3, #2	; 0x2
    f3fc:	e0e4      	b.n	f5c8 <Standard_ClearFeature+0x238>
    }

    pDev = &Device_Table;
    f3fe:	f240 03fc 	movw	r3, #252	; 0xfc
    f402:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f406:	60bb      	str	r3, [r7, #8]
    wIndex0 = pInformation->USBwIndex0;
    f408:	f242 0378 	movw	r3, #8312	; 0x2078
    f40c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f410:	681b      	ldr	r3, [r3, #0]
    f412:	7a5b      	ldrb	r3, [r3, #9]
    f414:	613b      	str	r3, [r7, #16]
    rEP = wIndex0 & ~0x80;
    f416:	693b      	ldr	r3, [r7, #16]
    f418:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    f41c:	617b      	str	r3, [r7, #20]
    Related_Endpoint = ENDP0 + rEP;
    f41e:	697b      	ldr	r3, [r7, #20]
    f420:	60fb      	str	r3, [r7, #12]

    if (ValBit(pInformation->USBwIndex0, 7))
    f422:	f242 0378 	movw	r3, #8312	; 0x2078
    f426:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f42a:	681b      	ldr	r3, [r3, #0]
    f42c:	7a5b      	ldrb	r3, [r3, #9]
    f42e:	b25b      	sxtb	r3, r3
    f430:	2b00      	cmp	r3, #0
    f432:	da0c      	bge.n	f44e <Standard_ClearFeature+0xbe>
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
    f434:	68fb      	ldr	r3, [r7, #12]
    f436:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f43a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f43e:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f442:	681b      	ldr	r3, [r3, #0]
    f444:	b29b      	uxth	r3, r3
    f446:	f003 0330 	and.w	r3, r3, #48	; 0x30
    f44a:	607b      	str	r3, [r7, #4]
    f44c:	e00b      	b.n	f466 <Standard_ClearFeature+0xd6>
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    f44e:	68fb      	ldr	r3, [r7, #12]
    f450:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f454:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f458:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f45c:	681b      	ldr	r3, [r3, #0]
    f45e:	b29b      	uxth	r3, r3
    f460:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
    f464:	607b      	str	r3, [r7, #4]
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
    f466:	68bb      	ldr	r3, [r7, #8]
    f468:	781b      	ldrb	r3, [r3, #0]
    f46a:	461a      	mov	r2, r3
    f46c:	697b      	ldr	r3, [r7, #20]
    f46e:	429a      	cmp	r2, r3
    f470:	d90a      	bls.n	f488 <Standard_ClearFeature+0xf8>
    f472:	687b      	ldr	r3, [r7, #4]
    f474:	2b00      	cmp	r3, #0
    f476:	d007      	beq.n	f488 <Standard_ClearFeature+0xf8>
        || (pInformation->Current_Configuration == 0))
    f478:	f242 0378 	movw	r3, #8312	; 0x2078
    f47c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f480:	681b      	ldr	r3, [r3, #0]
    f482:	7c9b      	ldrb	r3, [r3, #18]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
    f484:	2b00      	cmp	r3, #0
    f486:	d102      	bne.n	f48e <Standard_ClearFeature+0xfe>
        || (pInformation->Current_Configuration == 0))
    {
      return USB_UNSUPPORT;
    f488:	f04f 0302 	mov.w	r3, #2	; 0x2
    f48c:	e09c      	b.n	f5c8 <Standard_ClearFeature+0x238>
    }


    if (wIndex0 & 0x80)
    f48e:	693b      	ldr	r3, [r7, #16]
    f490:	f003 0380 	and.w	r3, r3, #128	; 0x80
    f494:	2b00      	cmp	r3, #0
    f496:	d019      	beq.n	f4cc <Standard_ClearFeature+0x13c>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
    f498:	68fb      	ldr	r3, [r7, #12]
    f49a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f49e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f4a2:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f4a6:	681b      	ldr	r3, [r3, #0]
    f4a8:	b29b      	uxth	r3, r3
    f4aa:	f003 0330 	and.w	r3, r3, #48	; 0x30
    f4ae:	2b10      	cmp	r3, #16
    f4b0:	d17d      	bne.n	f5ae <Standard_ClearFeature+0x21e>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
    f4b2:	68fb      	ldr	r3, [r7, #12]
    f4b4:	b2db      	uxtb	r3, r3
    f4b6:	4618      	mov	r0, r3
    f4b8:	f001 ff86 	bl	113c8 <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
    f4bc:	68fb      	ldr	r3, [r7, #12]
    f4be:	b2db      	uxtb	r3, r3
    f4c0:	4618      	mov	r0, r3
    f4c2:	f04f 0130 	mov.w	r1, #48	; 0x30
    f4c6:	f001 fc4b 	bl	10d60 <SetEPTxStatus>
    f4ca:	e071      	b.n	f5b0 <Standard_ClearFeature+0x220>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
    f4cc:	68fb      	ldr	r3, [r7, #12]
    f4ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f4d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f4d6:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f4da:	681b      	ldr	r3, [r3, #0]
    f4dc:	b29b      	uxth	r3, r3
    f4de:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
    f4e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    f4e6:	d163      	bne.n	f5b0 <Standard_ClearFeature+0x220>
      {
        if (Related_Endpoint == ENDP0)
    f4e8:	68fb      	ldr	r3, [r7, #12]
    f4ea:	2b00      	cmp	r3, #0
    f4ec:	d133      	bne.n	f556 <Standard_ClearFeature+0x1c6>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
    f4ee:	68fb      	ldr	r3, [r7, #12]
    f4f0:	b2db      	uxtb	r3, r3
    f4f2:	461a      	mov	r2, r3
    f4f4:	f240 1300 	movw	r3, #256	; 0x100
    f4f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f4fc:	f893 302c 	ldrb.w	r3, [r3, #44]
    f500:	4610      	mov	r0, r2
    f502:	4619      	mov	r1, r3
    f504:	f002 f8b6 	bl	11674 <SetEPRxCount>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
    f508:	68fb      	ldr	r3, [r7, #12]
    f50a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f50e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f512:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f516:	681b      	ldr	r3, [r3, #0]
    f518:	b29b      	uxth	r3, r3
    f51a:	461c      	mov	r4, r3
    f51c:	f64b 738f 	movw	r3, #49039	; 0xbf8f
    f520:	f2c0 0300 	movt	r3, #0	; 0x0
    f524:	ea04 0303 	and.w	r3, r4, r3
    f528:	461c      	mov	r4, r3
    f52a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
    f52e:	b29c      	uxth	r4, r3
    f530:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
    f534:	b29c      	uxth	r4, r3
    f536:	68fb      	ldr	r3, [r7, #12]
    f538:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f53c:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    f540:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
    f544:	f248 0380 	movw	r3, #32896	; 0x8080
    f548:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    f54c:	ea44 0303 	orr.w	r3, r4, r3
    f550:	b29b      	uxth	r3, r3
    f552:	6013      	str	r3, [r2, #0]
    f554:	e02c      	b.n	f5b0 <Standard_ClearFeature+0x220>
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
    f556:	68fb      	ldr	r3, [r7, #12]
    f558:	b2db      	uxtb	r3, r3
    f55a:	4618      	mov	r0, r3
    f55c:	f001 ff00 	bl	11360 <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
    f560:	68fb      	ldr	r3, [r7, #12]
    f562:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f566:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f56a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f56e:	681b      	ldr	r3, [r3, #0]
    f570:	b29b      	uxth	r3, r3
    f572:	461c      	mov	r4, r3
    f574:	f64b 738f 	movw	r3, #49039	; 0xbf8f
    f578:	f2c0 0300 	movt	r3, #0	; 0x0
    f57c:	ea04 0303 	and.w	r3, r4, r3
    f580:	461c      	mov	r4, r3
    f582:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
    f586:	b29c      	uxth	r4, r3
    f588:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
    f58c:	b29c      	uxth	r4, r3
    f58e:	68fb      	ldr	r3, [r7, #12]
    f590:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f594:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    f598:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
    f59c:	f248 0380 	movw	r3, #32896	; 0x8080
    f5a0:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    f5a4:	ea44 0303 	orr.w	r3, r4, r3
    f5a8:	b29b      	uxth	r3, r3
    f5aa:	6013      	str	r3, [r2, #0]
    f5ac:	e000      	b.n	f5b0 <Standard_ClearFeature+0x220>
      if (_GetTxStallStatus(Related_Endpoint ))
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
    f5ae:	bf00      	nop
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
    f5b0:	f242 0374 	movw	r3, #8308	; 0x2074
    f5b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f5b8:	681b      	ldr	r3, [r3, #0]
    f5ba:	695b      	ldr	r3, [r3, #20]
    f5bc:	4798      	blx	r3
    return USB_SUCCESS;
    f5be:	f04f 0300 	mov.w	r3, #0	; 0x0
    f5c2:	e001      	b.n	f5c8 <Standard_ClearFeature+0x238>
  }

  return USB_UNSUPPORT;
    f5c4:	f04f 0302 	mov.w	r3, #2	; 0x2
}
    f5c8:	4618      	mov	r0, r3
    f5ca:	f107 0718 	add.w	r7, r7, #24	; 0x18
    f5ce:	46bd      	mov	sp, r7
    f5d0:	bd90      	pop	{r4, r7, pc}
    f5d2:	46c0      	nop			(mov r8, r8)

0000f5d4 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
    f5d4:	b590      	push	{r4, r7, lr}
    f5d6:	b084      	sub	sp, #16
    f5d8:	af00      	add	r7, sp, #0
  uint32_t    wIndex0;
  uint32_t    Related_Endpoint;
  uint32_t    rEP;
  uint32_t    Status;

  wIndex0 = pInformation->USBwIndex0;
    f5da:	f242 0378 	movw	r3, #8312	; 0x2078
    f5de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f5e2:	681b      	ldr	r3, [r3, #0]
    f5e4:	7a5b      	ldrb	r3, [r3, #9]
    f5e6:	603b      	str	r3, [r7, #0]
  rEP = wIndex0 & ~0x80;
    f5e8:	683b      	ldr	r3, [r7, #0]
    f5ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    f5ee:	60bb      	str	r3, [r7, #8]
  Related_Endpoint = ENDP0 + rEP;
    f5f0:	68bb      	ldr	r3, [r7, #8]
    f5f2:	607b      	str	r3, [r7, #4]

  if (ValBit(pInformation->USBwIndex0, 7))
    f5f4:	f242 0378 	movw	r3, #8312	; 0x2078
    f5f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f5fc:	681b      	ldr	r3, [r3, #0]
    f5fe:	7a5b      	ldrb	r3, [r3, #9]
    f600:	b25b      	sxtb	r3, r3
    f602:	2b00      	cmp	r3, #0
    f604:	da0c      	bge.n	f620 <Standard_SetEndPointFeature+0x4c>
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
    f606:	687b      	ldr	r3, [r7, #4]
    f608:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f60c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f610:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f614:	681b      	ldr	r3, [r3, #0]
    f616:	b29b      	uxth	r3, r3
    f618:	f003 0330 	and.w	r3, r3, #48	; 0x30
    f61c:	60fb      	str	r3, [r7, #12]
    f61e:	e00b      	b.n	f638 <Standard_SetEndPointFeature+0x64>
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
    f620:	687b      	ldr	r3, [r7, #4]
    f622:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f626:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f62a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f62e:	681b      	ldr	r3, [r3, #0]
    f630:	b29b      	uxth	r3, r3
    f632:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
    f636:	60fb      	str	r3, [r7, #12]
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
    f638:	f240 03fc 	movw	r3, #252	; 0xfc
    f63c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f640:	781b      	ldrb	r3, [r3, #0]
    f642:	461a      	mov	r2, r3
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
    f644:	687b      	ldr	r3, [r7, #4]
    f646:	429a      	cmp	r2, r3
    f648:	d912      	bls.n	f670 <Standard_SetEndPointFeature+0x9c>
      || pInformation->USBwValue != 0 || Status == 0
    f64a:	f242 0378 	movw	r3, #8312	; 0x2078
    f64e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f652:	681b      	ldr	r3, [r3, #0]
    f654:	889b      	ldrh	r3, [r3, #4]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
    f656:	2b00      	cmp	r3, #0
    f658:	d10a      	bne.n	f670 <Standard_SetEndPointFeature+0x9c>
    f65a:	68fb      	ldr	r3, [r7, #12]
    f65c:	2b00      	cmp	r3, #0
    f65e:	d007      	beq.n	f670 <Standard_SetEndPointFeature+0x9c>
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
    f660:	f242 0378 	movw	r3, #8312	; 0x2078
    f664:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f668:	681b      	ldr	r3, [r3, #0]
    f66a:	7c9b      	ldrb	r3, [r3, #18]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
    f66c:	2b00      	cmp	r3, #0
    f66e:	d102      	bne.n	f676 <Standard_SetEndPointFeature+0xa2>
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
    f670:	f04f 0302 	mov.w	r3, #2	; 0x2
    f674:	e054      	b.n	f720 <Standard_SetEndPointFeature+0x14c>
  }
  else
  {
    if (wIndex0 & 0x80)
    f676:	683b      	ldr	r3, [r7, #0]
    f678:	f003 0380 	and.w	r3, r3, #128	; 0x80
    f67c:	2b00      	cmp	r3, #0
    f67e:	d023      	beq.n	f6c8 <Standard_SetEndPointFeature+0xf4>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
    f680:	687b      	ldr	r3, [r7, #4]
    f682:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f686:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f68a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f68e:	681b      	ldr	r3, [r3, #0]
    f690:	b29b      	uxth	r3, r3
    f692:	461c      	mov	r4, r3
    f694:	f648 73bf 	movw	r3, #36799	; 0x8fbf
    f698:	f2c0 0300 	movt	r3, #0	; 0x0
    f69c:	ea04 0303 	and.w	r3, r4, r3
    f6a0:	461c      	mov	r4, r3
    f6a2:	f084 0310 	eor.w	r3, r4, #16	; 0x10
    f6a6:	b29c      	uxth	r4, r3
    f6a8:	687b      	ldr	r3, [r7, #4]
    f6aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f6ae:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    f6b2:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
    f6b6:	f248 0380 	movw	r3, #32896	; 0x8080
    f6ba:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    f6be:	ea44 0303 	orr.w	r3, r4, r3
    f6c2:	b29b      	uxth	r3, r3
    f6c4:	6013      	str	r3, [r2, #0]
    f6c6:	e022      	b.n	f70e <Standard_SetEndPointFeature+0x13a>
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    f6c8:	687b      	ldr	r3, [r7, #4]
    f6ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f6ce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    f6d2:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    f6d6:	681b      	ldr	r3, [r3, #0]
    f6d8:	b29b      	uxth	r3, r3
    f6da:	461c      	mov	r4, r3
    f6dc:	f64b 738f 	movw	r3, #49039	; 0xbf8f
    f6e0:	f2c0 0300 	movt	r3, #0	; 0x0
    f6e4:	ea04 0303 	and.w	r3, r4, r3
    f6e8:	461c      	mov	r4, r3
    f6ea:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
    f6ee:	b29c      	uxth	r4, r3
    f6f0:	687b      	ldr	r3, [r7, #4]
    f6f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    f6f6:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    f6fa:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
    f6fe:	f248 0380 	movw	r3, #32896	; 0x8080
    f702:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    f706:	ea44 0303 	orr.w	r3, r4, r3
    f70a:	b29b      	uxth	r3, r3
    f70c:	6013      	str	r3, [r2, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
    f70e:	f242 0374 	movw	r3, #8308	; 0x2074
    f712:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f716:	681b      	ldr	r3, [r3, #0]
    f718:	699b      	ldr	r3, [r3, #24]
    f71a:	4798      	blx	r3
  return USB_SUCCESS;
    f71c:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    f720:	4618      	mov	r0, r3
    f722:	f107 0710 	add.w	r7, r7, #16	; 0x10
    f726:	46bd      	mov	sp, r7
    f728:	bd90      	pop	{r4, r7, pc}
    f72a:	46c0      	nop			(mov r8, r8)

0000f72c <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
    f72c:	b580      	push	{r7, lr}
    f72e:	af00      	add	r7, sp, #0
  SetBit(pInformation->Current_Feature, 5);
    f730:	f242 0378 	movw	r3, #8312	; 0x2078
    f734:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f738:	681a      	ldr	r2, [r3, #0]
    f73a:	f242 0378 	movw	r3, #8312	; 0x2078
    f73e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f742:	681b      	ldr	r3, [r3, #0]
    f744:	7c5b      	ldrb	r3, [r3, #17]
    f746:	f043 0320 	orr.w	r3, r3, #32	; 0x20
    f74a:	b2db      	uxtb	r3, r3
    f74c:	7453      	strb	r3, [r2, #17]
  pUser_Standard_Requests->User_SetDeviceFeature();
    f74e:	f242 0374 	movw	r3, #8308	; 0x2074
    f752:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f756:	681b      	ldr	r3, [r3, #0]
    f758:	69db      	ldr	r3, [r3, #28]
    f75a:	4798      	blx	r3
  return USB_SUCCESS;
    f75c:	f04f 0300 	mov.w	r3, #0	; 0x0
}
    f760:	4618      	mov	r0, r3
    f762:	46bd      	mov	sp, r7
    f764:	bd80      	pop	{r7, pc}
    f766:	46c0      	nop			(mov r8, r8)

0000f768 <Standard_GetDescriptorData>:
* Return         : Address of a part of the descriptor pointed by the Usb_
*                  wOffset The buffer pointed by this address contains at least
*                  Length bytes.
*******************************************************************************/
uint8_t *Standard_GetDescriptorData(uint16_t Length, ONE_DESCRIPTOR *pDesc)
{
    f768:	b480      	push	{r7}
    f76a:	b083      	sub	sp, #12
    f76c:	af00      	add	r7, sp, #0
    f76e:	4603      	mov	r3, r0
    f770:	6039      	str	r1, [r7, #0]
    f772:	80bb      	strh	r3, [r7, #4]
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
    f774:	f242 0378 	movw	r3, #8312	; 0x2078
    f778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f77c:	681b      	ldr	r3, [r3, #0]
    f77e:	8b5b      	ldrh	r3, [r3, #26]
    f780:	60bb      	str	r3, [r7, #8]
  if (Length == 0)
    f782:	88bb      	ldrh	r3, [r7, #4]
    f784:	2b00      	cmp	r3, #0
    f786:	d10f      	bne.n	f7a8 <Standard_GetDescriptorData+0x40>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
    f788:	f242 0378 	movw	r3, #8312	; 0x2078
    f78c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f790:	681b      	ldr	r3, [r3, #0]
    f792:	683a      	ldr	r2, [r7, #0]
    f794:	8891      	ldrh	r1, [r2, #4]
    f796:	68ba      	ldr	r2, [r7, #8]
    f798:	b292      	uxth	r2, r2
    f79a:	ebc2 0201 	rsb	r2, r2, r1
    f79e:	b292      	uxth	r2, r2
    f7a0:	831a      	strh	r2, [r3, #24]
    return 0;
    f7a2:	f04f 0300 	mov.w	r3, #0	; 0x0
    f7a6:	e003      	b.n	f7b0 <Standard_GetDescriptorData+0x48>
  }

  return pDesc->Descriptor + wOffset;
    f7a8:	683b      	ldr	r3, [r7, #0]
    f7aa:	681a      	ldr	r2, [r3, #0]
    f7ac:	68bb      	ldr	r3, [r7, #8]
    f7ae:	4413      	add	r3, r2
}
    f7b0:	4618      	mov	r0, r3
    f7b2:	f107 070c 	add.w	r7, r7, #12	; 0xc
    f7b6:	46bd      	mov	sp, r7
    f7b8:	bc80      	pop	{r7}
    f7ba:	4770      	bx	lr

0000f7bc <DataStageOut>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageOut(void)
{
    f7bc:	b580      	push	{r7, lr}
    f7be:	b084      	sub	sp, #16
    f7c0:	af00      	add	r7, sp, #0
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
    f7c2:	f242 0378 	movw	r3, #8312	; 0x2078
    f7c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f7ca:	681b      	ldr	r3, [r3, #0]
    f7cc:	f103 0318 	add.w	r3, r3, #24	; 0x18
    f7d0:	603b      	str	r3, [r7, #0]
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
    f7d2:	683b      	ldr	r3, [r7, #0]
    f7d4:	881b      	ldrh	r3, [r3, #0]
    f7d6:	607b      	str	r3, [r7, #4]

  if (pEPinfo->CopyData && save_rLength)
    f7d8:	683b      	ldr	r3, [r7, #0]
    f7da:	689b      	ldr	r3, [r3, #8]
    f7dc:	2b00      	cmp	r3, #0
    f7de:	d031      	beq.n	f844 <DataStageOut+0x88>
    f7e0:	687b      	ldr	r3, [r7, #4]
    f7e2:	2b00      	cmp	r3, #0
    f7e4:	d02e      	beq.n	f844 <DataStageOut+0x88>
  {
    uint8_t *Buffer;
    uint32_t Length;

    Length = pEPinfo->PacketSize;
    f7e6:	683b      	ldr	r3, [r7, #0]
    f7e8:	889b      	ldrh	r3, [r3, #4]
    f7ea:	60fb      	str	r3, [r7, #12]
    if (Length > save_rLength)
    f7ec:	68fa      	ldr	r2, [r7, #12]
    f7ee:	687b      	ldr	r3, [r7, #4]
    f7f0:	429a      	cmp	r2, r3
    f7f2:	d901      	bls.n	f7f8 <DataStageOut+0x3c>
    {
      Length = save_rLength;
    f7f4:	687b      	ldr	r3, [r7, #4]
    f7f6:	60fb      	str	r3, [r7, #12]
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    f7f8:	683b      	ldr	r3, [r7, #0]
    f7fa:	689b      	ldr	r3, [r3, #8]
    f7fc:	68fa      	ldr	r2, [r7, #12]
    f7fe:	b292      	uxth	r2, r2
    f800:	4610      	mov	r0, r2
    f802:	4798      	blx	r3
    f804:	4603      	mov	r3, r0
    f806:	60bb      	str	r3, [r7, #8]
    pEPinfo->Usb_rLength -= Length;
    f808:	683b      	ldr	r3, [r7, #0]
    f80a:	881a      	ldrh	r2, [r3, #0]
    f80c:	68fb      	ldr	r3, [r7, #12]
    f80e:	b29b      	uxth	r3, r3
    f810:	ebc3 0302 	rsb	r3, r3, r2
    f814:	b29a      	uxth	r2, r3
    f816:	683b      	ldr	r3, [r7, #0]
    f818:	801a      	strh	r2, [r3, #0]
    pEPinfo->Usb_rOffset += Length;
    f81a:	683b      	ldr	r3, [r7, #0]
    f81c:	885a      	ldrh	r2, [r3, #2]
    f81e:	68fb      	ldr	r3, [r7, #12]
    f820:	b29b      	uxth	r3, r3
    f822:	4413      	add	r3, r2
    f824:	b29a      	uxth	r2, r3
    f826:	683b      	ldr	r3, [r7, #0]
    f828:	805a      	strh	r2, [r3, #2]

  #ifdef STM32F10X_CL  
    OTGD_FS_PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
    f82a:	f04f 0000 	mov.w	r0, #0	; 0x0
    f82e:	f001 fea9 	bl	11584 <GetEPRxAddr>
    f832:	4603      	mov	r3, r0
    f834:	461a      	mov	r2, r3
    f836:	68fb      	ldr	r3, [r7, #12]
    f838:	b29b      	uxth	r3, r3
    f83a:	68b8      	ldr	r0, [r7, #8]
    f83c:	4611      	mov	r1, r2
    f83e:	461a      	mov	r2, r3
    f840:	f001 f96c 	bl	10b1c <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
    f844:	683b      	ldr	r3, [r7, #0]
    f846:	881b      	ldrh	r3, [r3, #0]
    f848:	2b00      	cmp	r3, #0
    f84a:	d013      	beq.n	f874 <DataStageOut+0xb8>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    f84c:	f242 037e 	movw	r3, #8318	; 0x207e
    f850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f854:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    f858:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
    f85a:	f04f 0000 	mov.w	r0, #0	; 0x0
    f85e:	f04f 0100 	mov.w	r1, #0	; 0x0
    f862:	f001 feaf 	bl	115c4 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
    f866:	f242 0380 	movw	r3, #8320	; 0x2080
    f86a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f86e:	f04f 0230 	mov.w	r2, #48	; 0x30
    f872:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
    f874:	683b      	ldr	r3, [r7, #0]
    f876:	881a      	ldrh	r2, [r3, #0]
    f878:	683b      	ldr	r3, [r7, #0]
    f87a:	889b      	ldrh	r3, [r3, #4]
    f87c:	429a      	cmp	r2, r3
    f87e:	d308      	bcc.n	f892 <DataStageOut+0xd6>
  {
    pInformation->ControlState = OUT_DATA;
    f880:	f242 0378 	movw	r3, #8312	; 0x2078
    f884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f888:	681b      	ldr	r3, [r3, #0]
    f88a:	f04f 0203 	mov.w	r2, #3	; 0x3
    f88e:	741a      	strb	r2, [r3, #16]
    f890:	e030      	b.n	f8f4 <DataStageOut+0x138>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
    f892:	683b      	ldr	r3, [r7, #0]
    f894:	881b      	ldrh	r3, [r3, #0]
    f896:	2b00      	cmp	r3, #0
    f898:	d008      	beq.n	f8ac <DataStageOut+0xf0>
    {
      pInformation->ControlState = LAST_OUT_DATA;
    f89a:	f242 0378 	movw	r3, #8312	; 0x2078
    f89e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f8a2:	681b      	ldr	r3, [r3, #0]
    f8a4:	f04f 0205 	mov.w	r2, #5	; 0x5
    f8a8:	741a      	strb	r2, [r3, #16]
    f8aa:	e023      	b.n	f8f4 <DataStageOut+0x138>
    }
    else if (pEPinfo->Usb_rLength == 0)
    f8ac:	683b      	ldr	r3, [r7, #0]
    f8ae:	881b      	ldrh	r3, [r3, #0]
    f8b0:	2b00      	cmp	r3, #0
    f8b2:	d11f      	bne.n	f8f4 <DataStageOut+0x138>
    {
      pInformation->ControlState = WAIT_STATUS_IN;
    f8b4:	f242 0378 	movw	r3, #8312	; 0x2078
    f8b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f8bc:	681b      	ldr	r3, [r3, #0]
    f8be:	f04f 0206 	mov.w	r2, #6	; 0x6
    f8c2:	741a      	strb	r2, [r3, #16]
      USB_StatusIn();
    f8c4:	f645 4350 	movw	r3, #23632	; 0x5c50
    f8c8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    f8cc:	681b      	ldr	r3, [r3, #0]
    f8ce:	b29b      	uxth	r3, r3
    f8d0:	461a      	mov	r2, r3
    f8d2:	f243 0302 	movw	r3, #12290	; 0x3002
    f8d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f8da:	4413      	add	r3, r2
    f8dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    f8e0:	f04f 0200 	mov.w	r2, #0	; 0x0
    f8e4:	601a      	str	r2, [r3, #0]
    f8e6:	f242 0380 	movw	r3, #8320	; 0x2080
    f8ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f8ee:	f04f 0230 	mov.w	r2, #48	; 0x30
    f8f2:	801a      	strh	r2, [r3, #0]
    }
  }
}
    f8f4:	f107 0710 	add.w	r7, r7, #16	; 0x10
    f8f8:	46bd      	mov	sp, r7
    f8fa:	bd80      	pop	{r7, pc}

0000f8fc <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
    f8fc:	b580      	push	{r7, lr}
    f8fe:	b085      	sub	sp, #20
    f900:	af00      	add	r7, sp, #0
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
    f902:	f242 0378 	movw	r3, #8312	; 0x2078
    f906:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f90a:	681b      	ldr	r3, [r3, #0]
    f90c:	f103 0318 	add.w	r3, r3, #24	; 0x18
    f910:	603b      	str	r3, [r7, #0]
  uint32_t save_wLength = pEPinfo->Usb_wLength;
    f912:	683b      	ldr	r3, [r7, #0]
    f914:	881b      	ldrh	r3, [r3, #0]
    f916:	607b      	str	r3, [r7, #4]
  uint32_t ControlState = pInformation->ControlState;
    f918:	f242 0378 	movw	r3, #8312	; 0x2078
    f91c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f920:	681b      	ldr	r3, [r3, #0]
    f922:	7c1b      	ldrb	r3, [r3, #16]
    f924:	60bb      	str	r3, [r7, #8]

  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
    f926:	687b      	ldr	r3, [r7, #4]
    f928:	2b00      	cmp	r3, #0
    f92a:	d137      	bne.n	f99c <DataStageIn+0xa0>
    f92c:	68bb      	ldr	r3, [r7, #8]
    f92e:	2b04      	cmp	r3, #4
    f930:	d134      	bne.n	f99c <DataStageIn+0xa0>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    f932:	f240 63a0 	movw	r3, #1696	; 0x6a0
    f936:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f93a:	681b      	ldr	r3, [r3, #0]
    f93c:	2b01      	cmp	r3, #1
    f93e:	d122      	bne.n	f986 <DataStageIn+0x8a>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
    f940:	f645 4350 	movw	r3, #23632	; 0x5c50
    f944:	f2c4 0300 	movt	r3, #16384	; 0x4000
    f948:	681b      	ldr	r3, [r3, #0]
    f94a:	b29b      	uxth	r3, r3
    f94c:	461a      	mov	r2, r3
    f94e:	f243 0302 	movw	r3, #12290	; 0x3002
    f952:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f956:	4413      	add	r3, r2
    f958:	ea4f 0343 	mov.w	r3, r3, lsl #1
    f95c:	f04f 0200 	mov.w	r2, #0	; 0x0
    f960:	601a      	str	r2, [r3, #0]
    f962:	f242 0380 	movw	r3, #8320	; 0x2080
    f966:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f96a:	f04f 0230 	mov.w	r2, #48	; 0x30
    f96e:	801a      	strh	r2, [r3, #0]
      ControlState = LAST_IN_DATA;
    f970:	f04f 0304 	mov.w	r3, #4	; 0x4
    f974:	60bb      	str	r3, [r7, #8]
      Data_Mul_MaxPacketSize = FALSE;
    f976:	f240 63a0 	movw	r3, #1696	; 0x6a0
    f97a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f97e:	f04f 0200 	mov.w	r2, #0	; 0x0
    f982:	601a      	str	r2, [r3, #0]
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
    #endif  /* STM32F10X_CL */ 
    }
    
    goto Expect_Status_Out;
    f984:	e058      	b.n	fa38 <DataStageIn+0x13c>
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
    f986:	f04f 0307 	mov.w	r3, #7	; 0x7
    f98a:	60bb      	str	r3, [r7, #8]
    #ifdef STM32F10X_CL      
      OTGD_FS_PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
    f98c:	f242 0380 	movw	r3, #8320	; 0x2080
    f990:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f994:	f04f 0210 	mov.w	r2, #16	; 0x10
    f998:	801a      	strh	r2, [r3, #0]
    #endif  /* STM32F10X_CL */ 
    }
    
    goto Expect_Status_Out;
    f99a:	e04d      	b.n	fa38 <DataStageIn+0x13c>
  }

  Length = pEPinfo->PacketSize;
    f99c:	683b      	ldr	r3, [r7, #0]
    f99e:	889b      	ldrh	r3, [r3, #4]
    f9a0:	613b      	str	r3, [r7, #16]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
    f9a2:	687a      	ldr	r2, [r7, #4]
    f9a4:	693b      	ldr	r3, [r7, #16]
    f9a6:	429a      	cmp	r2, r3
    f9a8:	d802      	bhi.n	f9b0 <DataStageIn+0xb4>
    f9aa:	f04f 0304 	mov.w	r3, #4	; 0x4
    f9ae:	e001      	b.n	f9b4 <DataStageIn+0xb8>
    f9b0:	f04f 0302 	mov.w	r3, #2	; 0x2
    f9b4:	60bb      	str	r3, [r7, #8]

  if (Length > save_wLength)
    f9b6:	693a      	ldr	r2, [r7, #16]
    f9b8:	687b      	ldr	r3, [r7, #4]
    f9ba:	429a      	cmp	r2, r3
    f9bc:	d901      	bls.n	f9c2 <DataStageIn+0xc6>
  {
    Length = save_wLength;
    f9be:	687b      	ldr	r3, [r7, #4]
    f9c0:	613b      	str	r3, [r7, #16]
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
    f9c2:	683b      	ldr	r3, [r7, #0]
    f9c4:	689b      	ldr	r3, [r3, #8]
    f9c6:	693a      	ldr	r2, [r7, #16]
    f9c8:	b292      	uxth	r2, r2
    f9ca:	4610      	mov	r0, r2
    f9cc:	4798      	blx	r3
    f9ce:	4603      	mov	r3, r0
    f9d0:	60fb      	str	r3, [r7, #12]

#ifdef STM32F10X_CL
  OTGD_FS_PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
    f9d2:	f04f 0000 	mov.w	r0, #0	; 0x0
    f9d6:	f001 fdb7 	bl	11548 <GetEPTxAddr>
    f9da:	4603      	mov	r3, r0
    f9dc:	461a      	mov	r2, r3
    f9de:	693b      	ldr	r3, [r7, #16]
    f9e0:	b29b      	uxth	r3, r3
    f9e2:	68f8      	ldr	r0, [r7, #12]
    f9e4:	4611      	mov	r1, r2
    f9e6:	461a      	mov	r2, r3
    f9e8:	f001 f852 	bl	10a90 <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
    f9ec:	693b      	ldr	r3, [r7, #16]
    f9ee:	b29b      	uxth	r3, r3
    f9f0:	f04f 0000 	mov.w	r0, #0	; 0x0
    f9f4:	4619      	mov	r1, r3
    f9f6:	f001 fde5 	bl	115c4 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
    f9fa:	683b      	ldr	r3, [r7, #0]
    f9fc:	881a      	ldrh	r2, [r3, #0]
    f9fe:	693b      	ldr	r3, [r7, #16]
    fa00:	b29b      	uxth	r3, r3
    fa02:	ebc3 0302 	rsb	r3, r3, r2
    fa06:	b29a      	uxth	r2, r3
    fa08:	683b      	ldr	r3, [r7, #0]
    fa0a:	801a      	strh	r2, [r3, #0]
  pEPinfo->Usb_wOffset += Length;
    fa0c:	683b      	ldr	r3, [r7, #0]
    fa0e:	885a      	ldrh	r2, [r3, #2]
    fa10:	693b      	ldr	r3, [r7, #16]
    fa12:	b29b      	uxth	r3, r3
    fa14:	4413      	add	r3, r2
    fa16:	b29a      	uxth	r2, r3
    fa18:	683b      	ldr	r3, [r7, #0]
    fa1a:	805a      	strh	r2, [r3, #2]
  vSetEPTxStatus(EP_TX_VALID);
    fa1c:	f242 0380 	movw	r3, #8320	; 0x2080
    fa20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fa24:	f04f 0230 	mov.w	r2, #48	; 0x30
    fa28:	801a      	strh	r2, [r3, #0]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
    fa2a:	f242 037e 	movw	r3, #8318	; 0x207e
    fa2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fa32:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    fa36:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
    fa38:	f242 0378 	movw	r3, #8312	; 0x2078
    fa3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fa40:	681b      	ldr	r3, [r3, #0]
    fa42:	68ba      	ldr	r2, [r7, #8]
    fa44:	b2d2      	uxtb	r2, r2
    fa46:	741a      	strb	r2, [r3, #16]
}
    fa48:	f107 0714 	add.w	r7, r7, #20	; 0x14
    fa4c:	46bd      	mov	sp, r7
    fa4e:	bd80      	pop	{r7, pc}

0000fa50 <NoData_Setup0>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NoData_Setup0(void)
{
    fa50:	b580      	push	{r7, lr}
    fa52:	b083      	sub	sp, #12
    fa54:	af00      	add	r7, sp, #0
  RESULT Result = USB_UNSUPPORT;
    fa56:	f04f 0302 	mov.w	r3, #2	; 0x2
    fa5a:	603b      	str	r3, [r7, #0]
  uint32_t RequestNo = pInformation->USBbRequest;
    fa5c:	f242 0378 	movw	r3, #8312	; 0x2078
    fa60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fa64:	681b      	ldr	r3, [r3, #0]
    fa66:	785b      	ldrb	r3, [r3, #1]
    fa68:	607b      	str	r3, [r7, #4]
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    fa6a:	f242 0378 	movw	r3, #8312	; 0x2078
    fa6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fa72:	681b      	ldr	r3, [r3, #0]
    fa74:	781b      	ldrb	r3, [r3, #0]
    fa76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fa7a:	2b00      	cmp	r3, #0
    fa7c:	f040 8082 	bne.w	fb84 <NoData_Setup0+0x134>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
    fa80:	687b      	ldr	r3, [r7, #4]
    fa82:	2b09      	cmp	r3, #9
    fa84:	d104      	bne.n	fa90 <NoData_Setup0+0x40>
    {
      Result = Standard_SetConfiguration();
    fa86:	f7ff fadb 	bl	f040 <Standard_SetConfiguration>
    fa8a:	4603      	mov	r3, r0
    fa8c:	603b      	str	r3, [r7, #0]
      {
        Result = Standard_ClearFeature();
      }
      else
      {
        Result = USB_UNSUPPORT;
    fa8e:	e0ae      	b.n	fbee <NoData_Setup0+0x19e>
    {
      Result = Standard_SetConfiguration();
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    fa90:	687b      	ldr	r3, [r7, #4]
    fa92:	2b05      	cmp	r3, #5
    fa94:	d128      	bne.n	fae8 <NoData_Setup0+0x98>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
    fa96:	f242 0378 	movw	r3, #8312	; 0x2078
    fa9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fa9e:	681b      	ldr	r3, [r3, #0]
    faa0:	795b      	ldrb	r3, [r3, #5]
    faa2:	b25b      	sxtb	r3, r3
    faa4:	2b00      	cmp	r3, #0
    faa6:	db17      	blt.n	fad8 <NoData_Setup0+0x88>
    faa8:	f242 0378 	movw	r3, #8312	; 0x2078
    faac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fab0:	681b      	ldr	r3, [r3, #0]
    fab2:	791b      	ldrb	r3, [r3, #4]
    fab4:	2b00      	cmp	r3, #0
    fab6:	d10f      	bne.n	fad8 <NoData_Setup0+0x88>
          || (pInformation->USBwIndex != 0)
    fab8:	f242 0378 	movw	r3, #8312	; 0x2078
    fabc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fac0:	681b      	ldr	r3, [r3, #0]
    fac2:	891b      	ldrh	r3, [r3, #8]
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
    fac4:	2b00      	cmp	r3, #0
    fac6:	d107      	bne.n	fad8 <NoData_Setup0+0x88>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
    fac8:	f242 0378 	movw	r3, #8312	; 0x2078
    facc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fad0:	681b      	ldr	r3, [r3, #0]
    fad2:	7c9b      	ldrb	r3, [r3, #18]
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
    fad4:	2b00      	cmp	r3, #0
    fad6:	d003      	beq.n	fae0 <NoData_Setup0+0x90>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
    fad8:	f04f 0308 	mov.w	r3, #8	; 0x8
    fadc:	60bb      	str	r3, [r7, #8]
        goto exit_NoData_Setup0;
    fade:	e0be      	b.n	fc5e <NoData_Setup0+0x20e>
      }
      else
      {
        Result = USB_SUCCESS;
    fae0:	f04f 0300 	mov.w	r3, #0	; 0x0
    fae4:	603b      	str	r3, [r7, #0]
      {
        Result = Standard_ClearFeature();
      }
      else
      {
        Result = USB_UNSUPPORT;
    fae6:	e082      	b.n	fbee <NoData_Setup0+0x19e>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    fae8:	687b      	ldr	r3, [r7, #4]
    faea:	2b03      	cmp	r3, #3
    faec:	d123      	bne.n	fb36 <NoData_Setup0+0xe6>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
    faee:	f242 0378 	movw	r3, #8312	; 0x2078
    faf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    faf6:	681b      	ldr	r3, [r3, #0]
    faf8:	795b      	ldrb	r3, [r3, #5]
    fafa:	2b01      	cmp	r3, #1
    fafc:	d117      	bne.n	fb2e <NoData_Setup0+0xde>
          && (pInformation->USBwIndex == 0)
    fafe:	f242 0378 	movw	r3, #8312	; 0x2078
    fb02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fb06:	681b      	ldr	r3, [r3, #0]
    fb08:	891b      	ldrh	r3, [r3, #8]
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
    fb0a:	2b00      	cmp	r3, #0
    fb0c:	d10f      	bne.n	fb2e <NoData_Setup0+0xde>
          && (pInformation->USBwIndex == 0)
          && (ValBit(pInformation->Current_Feature, 5)))
    fb0e:	f242 0378 	movw	r3, #8312	; 0x2078
    fb12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fb16:	681b      	ldr	r3, [r3, #0]
    fb18:	7c5b      	ldrb	r3, [r3, #17]
    fb1a:	f003 0320 	and.w	r3, r3, #32	; 0x20
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
    fb1e:	2b00      	cmp	r3, #0
    fb20:	d005      	beq.n	fb2e <NoData_Setup0+0xde>
          && (pInformation->USBwIndex == 0)
          && (ValBit(pInformation->Current_Feature, 5)))
      {
        Result = Standard_SetDeviceFeature();
    fb22:	f7ff fe03 	bl	f72c <Standard_SetDeviceFeature>
    fb26:	4603      	mov	r3, r0
    fb28:	603b      	str	r3, [r7, #0]
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
    fb2a:	bf00      	nop
      {
        Result = Standard_ClearFeature();
      }
      else
      {
        Result = USB_UNSUPPORT;
    fb2c:	e05f      	b.n	fbee <NoData_Setup0+0x19e>
      {
        Result = Standard_SetDeviceFeature();
      }
      else
      {
        Result = USB_UNSUPPORT;
    fb2e:	f04f 0302 	mov.w	r3, #2	; 0x2
    fb32:	603b      	str	r3, [r7, #0]
      {
        Result = Standard_ClearFeature();
      }
      else
      {
        Result = USB_UNSUPPORT;
    fb34:	e05b      	b.n	fbee <NoData_Setup0+0x19e>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
    fb36:	687b      	ldr	r3, [r7, #4]
    fb38:	2b01      	cmp	r3, #1
    fb3a:	d153      	bne.n	fbe4 <NoData_Setup0+0x194>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
    fb3c:	f242 0378 	movw	r3, #8312	; 0x2078
    fb40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fb44:	681b      	ldr	r3, [r3, #0]
          && pInformation->USBwIndex == 0
    fb46:	795b      	ldrb	r3, [r3, #5]
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
    fb48:	2b01      	cmp	r3, #1
    fb4a:	d117      	bne.n	fb7c <NoData_Setup0+0x12c>
          && pInformation->USBwIndex == 0
    fb4c:	f242 0378 	movw	r3, #8312	; 0x2078
    fb50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fb54:	681b      	ldr	r3, [r3, #0]
          && ValBit(pInformation->Current_Feature, 5))
    fb56:	891b      	ldrh	r3, [r3, #8]
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
    fb58:	2b00      	cmp	r3, #0
    fb5a:	d10f      	bne.n	fb7c <NoData_Setup0+0x12c>
          && pInformation->USBwIndex == 0
          && ValBit(pInformation->Current_Feature, 5))
    fb5c:	f242 0378 	movw	r3, #8312	; 0x2078
    fb60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fb64:	681b      	ldr	r3, [r3, #0]
    fb66:	7c5b      	ldrb	r3, [r3, #17]
    fb68:	f003 0320 	and.w	r3, r3, #32	; 0x20
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
    fb6c:	2b00      	cmp	r3, #0
    fb6e:	d005      	beq.n	fb7c <NoData_Setup0+0x12c>
          && pInformation->USBwIndex == 0
          && ValBit(pInformation->Current_Feature, 5))
      {
        Result = Standard_ClearFeature();
    fb70:	f7ff fc0e 	bl	f390 <Standard_ClearFeature>
    fb74:	4603      	mov	r3, r0
    fb76:	603b      	str	r3, [r7, #0]
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
    fb78:	bf00      	nop
    fb7a:	e038      	b.n	fbee <NoData_Setup0+0x19e>
      {
        Result = Standard_ClearFeature();
      }
      else
      {
        Result = USB_UNSUPPORT;
    fb7c:	f04f 0302 	mov.w	r3, #2	; 0x2
    fb80:	603b      	str	r3, [r7, #0]
    fb82:	e034      	b.n	fbee <NoData_Setup0+0x19e>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    fb84:	f242 0378 	movw	r3, #8312	; 0x2078
    fb88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fb8c:	681b      	ldr	r3, [r3, #0]
    fb8e:	781b      	ldrb	r3, [r3, #0]
    fb90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fb94:	2b01      	cmp	r3, #1
    fb96:	d107      	bne.n	fba8 <NoData_Setup0+0x158>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
    fb98:	687b      	ldr	r3, [r7, #4]
    fb9a:	2b0b      	cmp	r3, #11
    fb9c:	d124      	bne.n	fbe8 <NoData_Setup0+0x198>
    {
      Result = Standard_SetInterface();
    fb9e:	f7ff faaf 	bl	f100 <Standard_SetInterface>
    fba2:	4603      	mov	r3, r0
    fba4:	603b      	str	r3, [r7, #0]
    fba6:	e022      	b.n	fbee <NoData_Setup0+0x19e>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    fba8:	f242 0378 	movw	r3, #8312	; 0x2078
    fbac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fbb0:	681b      	ldr	r3, [r3, #0]
    fbb2:	781b      	ldrb	r3, [r3, #0]
    fbb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fbb8:	2b02      	cmp	r3, #2
    fbba:	d10f      	bne.n	fbdc <NoData_Setup0+0x18c>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
    fbbc:	687b      	ldr	r3, [r7, #4]
    fbbe:	2b01      	cmp	r3, #1
    fbc0:	d104      	bne.n	fbcc <NoData_Setup0+0x17c>
    {
      Result = Standard_ClearFeature();
    fbc2:	f7ff fbe5 	bl	f390 <Standard_ClearFeature>
    fbc6:	4603      	mov	r3, r0
    fbc8:	603b      	str	r3, [r7, #0]
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
    {
      Result = Standard_SetEndPointFeature();
    fbca:	e010      	b.n	fbee <NoData_Setup0+0x19e>
    if (RequestNo == CLEAR_FEATURE)
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
    fbcc:	687b      	ldr	r3, [r7, #4]
    fbce:	2b03      	cmp	r3, #3
    fbd0:	d10c      	bne.n	fbec <NoData_Setup0+0x19c>
    {
      Result = Standard_SetEndPointFeature();
    fbd2:	f7ff fcff 	bl	f5d4 <Standard_SetEndPointFeature>
    fbd6:	4603      	mov	r3, r0
    fbd8:	603b      	str	r3, [r7, #0]
    fbda:	e008      	b.n	fbee <NoData_Setup0+0x19e>
    }
  }
  else
  {
    Result = USB_UNSUPPORT;
    fbdc:	f04f 0302 	mov.w	r3, #2	; 0x2
    fbe0:	603b      	str	r3, [r7, #0]
    fbe2:	e004      	b.n	fbee <NoData_Setup0+0x19e>
      {
        Result = Standard_ClearFeature();
      }
      else
      {
        Result = USB_UNSUPPORT;
    fbe4:	bf00      	nop
    fbe6:	e002      	b.n	fbee <NoData_Setup0+0x19e>
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
    {
      Result = Standard_SetInterface();
    fbe8:	bf00      	nop
    fbea:	e000      	b.n	fbee <NoData_Setup0+0x19e>
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
    {
      Result = Standard_SetEndPointFeature();
    fbec:	bf00      	nop
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
    fbee:	683b      	ldr	r3, [r7, #0]
    fbf0:	2b00      	cmp	r3, #0
    fbf2:	d012      	beq.n	fc1a <NoData_Setup0+0x1ca>
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    fbf4:	f242 0348 	movw	r3, #8264	; 0x2048
    fbf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fbfc:	681b      	ldr	r3, [r3, #0]
    fbfe:	695b      	ldr	r3, [r3, #20]
    fc00:	687a      	ldr	r2, [r7, #4]
    fc02:	b2d2      	uxtb	r2, r2
    fc04:	4610      	mov	r0, r2
    fc06:	4798      	blx	r3
    fc08:	4603      	mov	r3, r0
    fc0a:	603b      	str	r3, [r7, #0]
    if (Result == USB_NOT_READY)
    fc0c:	683b      	ldr	r3, [r7, #0]
    fc0e:	2b03      	cmp	r3, #3
    fc10:	d103      	bne.n	fc1a <NoData_Setup0+0x1ca>
    {
      ControlState = PAUSE;
    fc12:	f04f 0309 	mov.w	r3, #9	; 0x9
    fc16:	60bb      	str	r3, [r7, #8]
      goto exit_NoData_Setup0;
    fc18:	e021      	b.n	fc5e <NoData_Setup0+0x20e>
    }
  }

  if (Result != USB_SUCCESS)
    fc1a:	683b      	ldr	r3, [r7, #0]
    fc1c:	2b00      	cmp	r3, #0
    fc1e:	d003      	beq.n	fc28 <NoData_Setup0+0x1d8>
  {
    ControlState = STALLED;
    fc20:	f04f 0308 	mov.w	r3, #8	; 0x8
    fc24:	60bb      	str	r3, [r7, #8]
    goto exit_NoData_Setup0;
    fc26:	e01a      	b.n	fc5e <NoData_Setup0+0x20e>
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
    fc28:	f04f 0306 	mov.w	r3, #6	; 0x6
    fc2c:	60bb      	str	r3, [r7, #8]

  USB_StatusIn();
    fc2e:	f645 4350 	movw	r3, #23632	; 0x5c50
    fc32:	f2c4 0300 	movt	r3, #16384	; 0x4000
    fc36:	681b      	ldr	r3, [r3, #0]
    fc38:	b29b      	uxth	r3, r3
    fc3a:	461a      	mov	r2, r3
    fc3c:	f243 0302 	movw	r3, #12290	; 0x3002
    fc40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fc44:	4413      	add	r3, r2
    fc46:	ea4f 0343 	mov.w	r3, r3, lsl #1
    fc4a:	f04f 0200 	mov.w	r2, #0	; 0x0
    fc4e:	601a      	str	r2, [r3, #0]
    fc50:	f242 0380 	movw	r3, #8320	; 0x2080
    fc54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fc58:	f04f 0230 	mov.w	r2, #48	; 0x30
    fc5c:	801a      	strh	r2, [r3, #0]

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
    fc5e:	f242 0378 	movw	r3, #8312	; 0x2078
    fc62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fc66:	681b      	ldr	r3, [r3, #0]
    fc68:	68ba      	ldr	r2, [r7, #8]
    fc6a:	b2d2      	uxtb	r2, r2
    fc6c:	741a      	strb	r2, [r3, #16]
  return;
}
    fc6e:	f107 070c 	add.w	r7, r7, #12	; 0xc
    fc72:	46bd      	mov	sp, r7
    fc74:	bd80      	pop	{r7, pc}
    fc76:	46c0      	nop			(mov r8, r8)

0000fc78 <Data_Setup0>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Data_Setup0(void)
{
    fc78:	b580      	push	{r7, lr}
    fc7a:	b089      	sub	sp, #36
    fc7c:	af00      	add	r7, sp, #0
  uint8_t *(*CopyRoutine)(uint16_t);
  RESULT Result;
  uint32_t Request_No = pInformation->USBbRequest;
    fc7e:	f242 0378 	movw	r3, #8312	; 0x2078
    fc82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fc86:	681b      	ldr	r3, [r3, #0]
    fc88:	785b      	ldrb	r3, [r3, #1]
    fc8a:	60fb      	str	r3, [r7, #12]
  uint32_t Related_Endpoint, Reserved;
  uint32_t wOffset, Status;



  CopyRoutine = NULL;
    fc8c:	f04f 0300 	mov.w	r3, #0	; 0x0
    fc90:	607b      	str	r3, [r7, #4]
  wOffset = 0;
    fc92:	f04f 0300 	mov.w	r3, #0	; 0x0
    fc96:	61bb      	str	r3, [r7, #24]

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
    fc98:	68fb      	ldr	r3, [r7, #12]
    fc9a:	2b06      	cmp	r3, #6
    fc9c:	d137      	bne.n	fd0e <Data_Setup0+0x96>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    fc9e:	f242 0378 	movw	r3, #8312	; 0x2078
    fca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fca6:	681b      	ldr	r3, [r3, #0]
    fca8:	781b      	ldrb	r3, [r3, #0]
    fcaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fcae:	2b00      	cmp	r3, #0
    fcb0:	f040 813f 	bne.w	ff32 <Data_Setup0+0x2ba>
    {
      uint8_t wValue1 = pInformation->USBwValue1;
    fcb4:	f242 0378 	movw	r3, #8312	; 0x2078
    fcb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fcbc:	681b      	ldr	r3, [r3, #0]
    fcbe:	791b      	ldrb	r3, [r3, #4]
    fcc0:	f887 3023 	strb.w	r3, [r7, #35]
      if (wValue1 == DEVICE_DESCRIPTOR)
    fcc4:	f897 3023 	ldrb.w	r3, [r7, #35]
    fcc8:	2b01      	cmp	r3, #1
    fcca:	d107      	bne.n	fcdc <Data_Setup0+0x64>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
    fccc:	f242 0348 	movw	r3, #8264	; 0x2048
    fcd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fcd4:	681b      	ldr	r3, [r3, #0]
    fcd6:	69db      	ldr	r3, [r3, #28]
    fcd8:	607b      	str	r3, [r7, #4]
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
      }
      else if (wValue1 == STRING_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetStringDescriptor;
    fcda:	e13b      	b.n	ff54 <Data_Setup0+0x2dc>
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
    fcdc:	f897 3023 	ldrb.w	r3, [r7, #35]
    fce0:	2b02      	cmp	r3, #2
    fce2:	d107      	bne.n	fcf4 <Data_Setup0+0x7c>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
    fce4:	f242 0348 	movw	r3, #8264	; 0x2048
    fce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fcec:	681b      	ldr	r3, [r3, #0]
    fcee:	6a1b      	ldr	r3, [r3, #32]
    fcf0:	607b      	str	r3, [r7, #4]
      }
      else if (wValue1 == STRING_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetStringDescriptor;
    fcf2:	e12f      	b.n	ff54 <Data_Setup0+0x2dc>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
      }
      else if (wValue1 == STRING_DESCRIPTOR)
    fcf4:	f897 3023 	ldrb.w	r3, [r7, #35]
    fcf8:	2b03      	cmp	r3, #3
    fcfa:	f040 811c 	bne.w	ff36 <Data_Setup0+0x2be>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
    fcfe:	f242 0348 	movw	r3, #8264	; 0x2048
    fd02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fd06:	681b      	ldr	r3, [r3, #0]
    fd08:	6a5b      	ldr	r3, [r3, #36]
    fd0a:	607b      	str	r3, [r7, #4]
    fd0c:	e122      	b.n	ff54 <Data_Setup0+0x2dc>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
    fd0e:	68fb      	ldr	r3, [r7, #12]
    fd10:	2b00      	cmp	r3, #0
    fd12:	f040 80b5 	bne.w	fe80 <Data_Setup0+0x208>
    fd16:	f242 0378 	movw	r3, #8312	; 0x2078
    fd1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fd1e:	681b      	ldr	r3, [r3, #0]
    fd20:	889b      	ldrh	r3, [r3, #4]
    fd22:	2b00      	cmp	r3, #0
    fd24:	f040 80ac 	bne.w	fe80 <Data_Setup0+0x208>
           && (pInformation->USBwLength == 0x0002)
    fd28:	f242 0378 	movw	r3, #8312	; 0x2078
    fd2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fd30:	681b      	ldr	r3, [r3, #0]
    fd32:	899b      	ldrh	r3, [r3, #12]
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
    fd34:	2b02      	cmp	r3, #2
    fd36:	f040 80a3 	bne.w	fe80 <Data_Setup0+0x208>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
    fd3a:	f242 0378 	movw	r3, #8312	; 0x2078
    fd3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fd42:	681b      	ldr	r3, [r3, #0]
    fd44:	7a1b      	ldrb	r3, [r3, #8]
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
    fd46:	2b00      	cmp	r3, #0
    fd48:	f040 809a 	bne.w	fe80 <Data_Setup0+0x208>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    fd4c:	f242 0378 	movw	r3, #8312	; 0x2078
    fd50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fd54:	681b      	ldr	r3, [r3, #0]
    fd56:	781b      	ldrb	r3, [r3, #0]
    fd58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fd5c:	2b00      	cmp	r3, #0
    fd5e:	d10e      	bne.n	fd7e <Data_Setup0+0x106>
        && (pInformation->USBwIndex == 0))
    fd60:	f242 0378 	movw	r3, #8312	; 0x2078
    fd64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fd68:	681b      	ldr	r3, [r3, #0]
    fd6a:	891b      	ldrh	r3, [r3, #8]
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    fd6c:	2b00      	cmp	r3, #0
    fd6e:	d106      	bne.n	fd7e <Data_Setup0+0x106>
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
    fd70:	f24f 13cd 	movw	r3, #61901	; 0xf1cd
    fd74:	f2c0 0300 	movt	r3, #0	; 0x0
    fd78:	607b      	str	r3, [r7, #4]
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    fd7a:	bf00      	nop
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
    fd7c:	e0ea      	b.n	ff54 <Data_Setup0+0x2dc>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    fd7e:	f242 0378 	movw	r3, #8312	; 0x2078
    fd82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fd86:	681b      	ldr	r3, [r3, #0]
    fd88:	781b      	ldrb	r3, [r3, #0]
    fd8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fd8e:	2b01      	cmp	r3, #1
    fd90:	d122      	bne.n	fdd8 <Data_Setup0+0x160>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
    fd92:	f242 0348 	movw	r3, #8264	; 0x2048
    fd96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fd9a:	681b      	ldr	r3, [r3, #0]
    fd9c:	699a      	ldr	r2, [r3, #24]
    fd9e:	f242 0378 	movw	r3, #8312	; 0x2078
    fda2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fda6:	681b      	ldr	r3, [r3, #0]
    fda8:	7a5b      	ldrb	r3, [r3, #9]
    fdaa:	4618      	mov	r0, r3
    fdac:	f04f 0100 	mov.w	r1, #0	; 0x0
    fdb0:	4790      	blx	r2
    fdb2:	4603      	mov	r3, r0
    fdb4:	2b00      	cmp	r3, #0
    fdb6:	f040 80c0 	bne.w	ff3a <Data_Setup0+0x2c2>
          && (pInformation->Current_Configuration != 0))
    fdba:	f242 0378 	movw	r3, #8312	; 0x2078
    fdbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fdc2:	681b      	ldr	r3, [r3, #0]
    fdc4:	7c9b      	ldrb	r3, [r3, #18]
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
    fdc6:	2b00      	cmp	r3, #0
    fdc8:	f000 80b9 	beq.w	ff3e <Data_Setup0+0x2c6>
          && (pInformation->Current_Configuration != 0))
      {
        CopyRoutine = Standard_GetStatus;
    fdcc:	f24f 13cd 	movw	r3, #61901	; 0xf1cd
    fdd0:	f2c0 0300 	movt	r3, #0	; 0x0
    fdd4:	607b      	str	r3, [r7, #4]
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
    fdd6:	e0bd      	b.n	ff54 <Data_Setup0+0x2dc>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    fdd8:	f242 0378 	movw	r3, #8312	; 0x2078
    fddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fde0:	681b      	ldr	r3, [r3, #0]
    fde2:	781b      	ldrb	r3, [r3, #0]
    fde4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fde8:	2b02      	cmp	r3, #2
    fdea:	f040 80aa 	bne.w	ff42 <Data_Setup0+0x2ca>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
    fdee:	f242 0378 	movw	r3, #8312	; 0x2078
    fdf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fdf6:	681b      	ldr	r3, [r3, #0]
    fdf8:	7a5b      	ldrb	r3, [r3, #9]
    fdfa:	f003 030f 	and.w	r3, r3, #15	; 0xf
    fdfe:	613b      	str	r3, [r7, #16]
      Reserved = pInformation->USBwIndex0 & 0x70;
    fe00:	f242 0378 	movw	r3, #8312	; 0x2078
    fe04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fe08:	681b      	ldr	r3, [r3, #0]
    fe0a:	7a5b      	ldrb	r3, [r3, #9]
    fe0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
    fe10:	617b      	str	r3, [r7, #20]

      if (ValBit(pInformation->USBwIndex0, 7))
    fe12:	f242 0378 	movw	r3, #8312	; 0x2078
    fe16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fe1a:	681b      	ldr	r3, [r3, #0]
    fe1c:	7a5b      	ldrb	r3, [r3, #9]
    fe1e:	b25b      	sxtb	r3, r3
    fe20:	2b00      	cmp	r3, #0
    fe22:	da0c      	bge.n	fe3e <Data_Setup0+0x1c6>
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
    fe24:	693b      	ldr	r3, [r7, #16]
    fe26:	ea4f 0383 	mov.w	r3, r3, lsl #2
    fe2a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    fe2e:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    fe32:	681b      	ldr	r3, [r3, #0]
    fe34:	b29b      	uxth	r3, r3
    fe36:	f003 0330 	and.w	r3, r3, #48	; 0x30
    fe3a:	61fb      	str	r3, [r7, #28]
    fe3c:	e00b      	b.n	fe56 <Data_Setup0+0x1de>
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
    fe3e:	693b      	ldr	r3, [r7, #16]
    fe40:	ea4f 0383 	mov.w	r3, r3, lsl #2
    fe44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    fe48:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
    fe4c:	681b      	ldr	r3, [r3, #0]
    fe4e:	b29b      	uxth	r3, r3
    fe50:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
    fe54:	61fb      	str	r3, [r7, #28]
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
    fe56:	f240 03fc 	movw	r3, #252	; 0xfc
    fe5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fe5e:	781b      	ldrb	r3, [r3, #0]
    fe60:	461a      	mov	r2, r3
    fe62:	693b      	ldr	r3, [r7, #16]
    fe64:	429a      	cmp	r2, r3
    fe66:	d96e      	bls.n	ff46 <Data_Setup0+0x2ce>
    fe68:	697b      	ldr	r3, [r7, #20]
    fe6a:	2b00      	cmp	r3, #0
    fe6c:	d16d      	bne.n	ff4a <Data_Setup0+0x2d2>
    fe6e:	69fb      	ldr	r3, [r7, #28]
    fe70:	2b00      	cmp	r3, #0
    fe72:	d06c      	beq.n	ff4e <Data_Setup0+0x2d6>
          && (Status != 0))
      {
        CopyRoutine = Standard_GetStatus;
    fe74:	f24f 13cd 	movw	r3, #61901	; 0xf1cd
    fe78:	f2c0 0300 	movt	r3, #0	; 0x0
    fe7c:	607b      	str	r3, [r7, #4]
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
    fe7e:	e069      	b.n	ff54 <Data_Setup0+0x2dc>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
    fe80:	68fb      	ldr	r3, [r7, #12]
    fe82:	2b08      	cmp	r3, #8
    fe84:	d10f      	bne.n	fea6 <Data_Setup0+0x22e>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    fe86:	f242 0378 	movw	r3, #8312	; 0x2078
    fe8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fe8e:	681b      	ldr	r3, [r3, #0]
    fe90:	781b      	ldrb	r3, [r3, #0]
    fe92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    fe96:	2b00      	cmp	r3, #0
    fe98:	d15b      	bne.n	ff52 <Data_Setup0+0x2da>
    {
      CopyRoutine = Standard_GetConfiguration;
    fe9a:	f64e 73f5 	movw	r3, #61429	; 0xeff5
    fe9e:	f2c0 0300 	movt	r3, #0	; 0x0
    fea2:	607b      	str	r3, [r7, #4]
    fea4:	e056      	b.n	ff54 <Data_Setup0+0x2dc>
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
    fea6:	68fb      	ldr	r3, [r7, #12]
    fea8:	2b0a      	cmp	r3, #10
    feaa:	d153      	bne.n	ff54 <Data_Setup0+0x2dc>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    feac:	f242 0378 	movw	r3, #8312	; 0x2078
    feb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    feb4:	681b      	ldr	r3, [r3, #0]
    feb6:	781b      	ldrb	r3, [r3, #0]
    feb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    febc:	2b01      	cmp	r3, #1
    febe:	d149      	bne.n	ff54 <Data_Setup0+0x2dc>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
    fec0:	f242 0378 	movw	r3, #8312	; 0x2078
    fec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fec8:	681b      	ldr	r3, [r3, #0]
    feca:	7c9b      	ldrb	r3, [r3, #18]
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    fecc:	2b00      	cmp	r3, #0
    fece:	d041      	beq.n	ff54 <Data_Setup0+0x2dc>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
    fed0:	f242 0378 	movw	r3, #8312	; 0x2078
    fed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fed8:	681b      	ldr	r3, [r3, #0]
    feda:	889b      	ldrh	r3, [r3, #4]
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    fedc:	2b00      	cmp	r3, #0
    fede:	d139      	bne.n	ff54 <Data_Setup0+0x2dc>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
    fee0:	f242 0378 	movw	r3, #8312	; 0x2078
    fee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fee8:	681b      	ldr	r3, [r3, #0]
    feea:	7a1b      	ldrb	r3, [r3, #8]
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    feec:	2b00      	cmp	r3, #0
    feee:	d131      	bne.n	ff54 <Data_Setup0+0x2dc>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
    fef0:	f242 0378 	movw	r3, #8312	; 0x2078
    fef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fef8:	681b      	ldr	r3, [r3, #0]
    fefa:	899b      	ldrh	r3, [r3, #12]
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    fefc:	2b01      	cmp	r3, #1
    fefe:	d129      	bne.n	ff54 <Data_Setup0+0x2dc>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    ff00:	f242 0348 	movw	r3, #8264	; 0x2048
    ff04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ff08:	681b      	ldr	r3, [r3, #0]
    ff0a:	699a      	ldr	r2, [r3, #24]
    ff0c:	f242 0378 	movw	r3, #8312	; 0x2078
    ff10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ff14:	681b      	ldr	r3, [r3, #0]
    ff16:	7a5b      	ldrb	r3, [r3, #9]
    ff18:	4618      	mov	r0, r3
    ff1a:	f04f 0100 	mov.w	r1, #0	; 0x0
    ff1e:	4790      	blx	r2
    ff20:	4603      	mov	r3, r0
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    ff22:	2b00      	cmp	r3, #0
    ff24:	d116      	bne.n	ff54 <Data_Setup0+0x2dc>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
    ff26:	f24f 03b5 	movw	r3, #61621	; 0xf0b5
    ff2a:	f2c0 0300 	movt	r3, #0	; 0x0
    ff2e:	607b      	str	r3, [r7, #4]
    ff30:	e010      	b.n	ff54 <Data_Setup0+0x2dc>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
      }
      else if (wValue1 == STRING_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetStringDescriptor;
    ff32:	bf00      	nop
    ff34:	e00e      	b.n	ff54 <Data_Setup0+0x2dc>
    ff36:	bf00      	nop
    ff38:	e00c      	b.n	ff54 <Data_Setup0+0x2dc>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
    ff3a:	bf00      	nop
    ff3c:	e00a      	b.n	ff54 <Data_Setup0+0x2dc>
    ff3e:	bf00      	nop
    ff40:	e008      	b.n	ff54 <Data_Setup0+0x2dc>
    ff42:	bf00      	nop
    ff44:	e006      	b.n	ff54 <Data_Setup0+0x2dc>
    ff46:	bf00      	nop
    ff48:	e004      	b.n	ff54 <Data_Setup0+0x2dc>
    ff4a:	bf00      	nop
    ff4c:	e002      	b.n	ff54 <Data_Setup0+0x2dc>
    ff4e:	bf00      	nop
    ff50:	e000      	b.n	ff54 <Data_Setup0+0x2dc>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
    ff52:	bf00      	nop
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
    ff54:	687b      	ldr	r3, [r7, #4]
    ff56:	2b00      	cmp	r3, #0
    ff58:	d016      	beq.n	ff88 <Data_Setup0+0x310>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
    ff5a:	f242 0378 	movw	r3, #8312	; 0x2078
    ff5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ff62:	681b      	ldr	r3, [r3, #0]
    ff64:	69ba      	ldr	r2, [r7, #24]
    ff66:	b292      	uxth	r2, r2
    ff68:	835a      	strh	r2, [r3, #26]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
    ff6a:	f242 0378 	movw	r3, #8312	; 0x2078
    ff6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ff72:	681b      	ldr	r3, [r3, #0]
    ff74:	687a      	ldr	r2, [r7, #4]
    ff76:	621a      	str	r2, [r3, #32]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
    ff78:	687b      	ldr	r3, [r7, #4]
    ff7a:	f04f 0000 	mov.w	r0, #0	; 0x0
    ff7e:	4798      	blx	r3
    Result = USB_SUCCESS;
    ff80:	f04f 0300 	mov.w	r3, #0	; 0x0
    ff84:	60bb      	str	r3, [r7, #8]
    ff86:	e01b      	b.n	ffc0 <Data_Setup0+0x348>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
    ff88:	f242 0348 	movw	r3, #8264	; 0x2048
    ff8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ff90:	681b      	ldr	r3, [r3, #0]
    ff92:	691a      	ldr	r2, [r3, #16]
    ff94:	f242 0378 	movw	r3, #8312	; 0x2078
    ff98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ff9c:	681b      	ldr	r3, [r3, #0]
    ff9e:	785b      	ldrb	r3, [r3, #1]
    ffa0:	4618      	mov	r0, r3
    ffa2:	4790      	blx	r2
    ffa4:	4603      	mov	r3, r0
    ffa6:	60bb      	str	r3, [r7, #8]
    if (Result == USB_NOT_READY)
    ffa8:	68bb      	ldr	r3, [r7, #8]
    ffaa:	2b03      	cmp	r3, #3
    ffac:	d108      	bne.n	ffc0 <Data_Setup0+0x348>
    {
      pInformation->ControlState = PAUSE;
    ffae:	f242 0378 	movw	r3, #8312	; 0x2078
    ffb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ffb6:	681b      	ldr	r3, [r3, #0]
    ffb8:	f04f 0209 	mov.w	r2, #9	; 0x9
    ffbc:	741a      	strb	r2, [r3, #16]
      return;
    ffbe:	e0ab      	b.n	10118 <Data_Setup0+0x4a0>
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
    ffc0:	f242 0378 	movw	r3, #8312	; 0x2078
    ffc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ffc8:	681b      	ldr	r3, [r3, #0]
    ffca:	8b1a      	ldrh	r2, [r3, #24]
    ffcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    ffd0:	429a      	cmp	r2, r3
    ffd2:	d108      	bne.n	ffe6 <Data_Setup0+0x36e>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
    ffd4:	f242 0378 	movw	r3, #8312	; 0x2078
    ffd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ffdc:	681b      	ldr	r3, [r3, #0]
    ffde:	f04f 0209 	mov.w	r2, #9	; 0x9
    ffe2:	741a      	strb	r2, [r3, #16]
    return;
    ffe4:	e098      	b.n	10118 <Data_Setup0+0x4a0>
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
    ffe6:	68bb      	ldr	r3, [r7, #8]
    ffe8:	2b02      	cmp	r3, #2
    ffea:	d007      	beq.n	fffc <Data_Setup0+0x384>
    ffec:	f242 0378 	movw	r3, #8312	; 0x2078
    fff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    fff4:	681b      	ldr	r3, [r3, #0]
    fff6:	8b1b      	ldrh	r3, [r3, #24]
    fff8:	2b00      	cmp	r3, #0
    fffa:	d108      	bne.n	1000e <Data_Setup0+0x396>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
    fffc:	f242 0378 	movw	r3, #8312	; 0x2078
   10000:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10004:	681b      	ldr	r3, [r3, #0]
   10006:	f04f 0208 	mov.w	r2, #8	; 0x8
   1000a:	741a      	strb	r2, [r3, #16]
    return;
   1000c:	e084      	b.n	10118 <Data_Setup0+0x4a0>
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
   1000e:	f242 0378 	movw	r3, #8312	; 0x2078
   10012:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10016:	681b      	ldr	r3, [r3, #0]
   10018:	781b      	ldrb	r3, [r3, #0]
   1001a:	b25b      	sxtb	r3, r3
   1001c:	2b00      	cmp	r3, #0
   1001e:	da6b      	bge.n	100f8 <Data_Setup0+0x480>
  {
    /* Device ==> Host */
    __IO uint32_t wLength = pInformation->USBwLength;
   10020:	f242 0378 	movw	r3, #8312	; 0x2078
   10024:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10028:	681b      	ldr	r3, [r3, #0]
   1002a:	899b      	ldrh	r3, [r3, #12]
   1002c:	603b      	str	r3, [r7, #0]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
   1002e:	f242 0378 	movw	r3, #8312	; 0x2078
   10032:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10036:	681b      	ldr	r3, [r3, #0]
   10038:	8b1b      	ldrh	r3, [r3, #24]
   1003a:	461a      	mov	r2, r3
   1003c:	683b      	ldr	r3, [r7, #0]
   1003e:	429a      	cmp	r2, r3
   10040:	d908      	bls.n	10054 <Data_Setup0+0x3dc>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
   10042:	f242 0378 	movw	r3, #8312	; 0x2078
   10046:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1004a:	681b      	ldr	r3, [r3, #0]
   1004c:	683a      	ldr	r2, [r7, #0]
   1004e:	b292      	uxth	r2, r2
   10050:	831a      	strh	r2, [r3, #24]
   10052:	e041      	b.n	100d8 <Data_Setup0+0x460>
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
   10054:	f242 0378 	movw	r3, #8312	; 0x2078
   10058:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1005c:	681b      	ldr	r3, [r3, #0]
   1005e:	8b1a      	ldrh	r2, [r3, #24]
   10060:	f242 0378 	movw	r3, #8312	; 0x2078
   10064:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10068:	681b      	ldr	r3, [r3, #0]
   1006a:	899b      	ldrh	r3, [r3, #12]
   1006c:	429a      	cmp	r2, r3
   1006e:	d233      	bcs.n	100d8 <Data_Setup0+0x460>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
   10070:	f242 0378 	movw	r3, #8312	; 0x2078
   10074:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10078:	681b      	ldr	r3, [r3, #0]
   1007a:	8b1a      	ldrh	r2, [r3, #24]
   1007c:	f242 0348 	movw	r3, #8264	; 0x2048
   10080:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10084:	681b      	ldr	r3, [r3, #0]
   10086:	f893 302c 	ldrb.w	r3, [r3, #44]
   1008a:	429a      	cmp	r2, r3
   1008c:	d207      	bcs.n	1009e <Data_Setup0+0x426>
      {
        Data_Mul_MaxPacketSize = FALSE;
   1008e:	f240 63a0 	movw	r3, #1696	; 0x6a0
   10092:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10096:	f04f 0200 	mov.w	r2, #0	; 0x0
   1009a:	601a      	str	r2, [r3, #0]
   1009c:	e01c      	b.n	100d8 <Data_Setup0+0x460>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
   1009e:	f242 0378 	movw	r3, #8312	; 0x2078
   100a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   100a6:	681b      	ldr	r3, [r3, #0]
   100a8:	8b1b      	ldrh	r3, [r3, #24]
   100aa:	461a      	mov	r2, r3
   100ac:	f242 0348 	movw	r3, #8264	; 0x2048
   100b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   100b4:	681b      	ldr	r3, [r3, #0]
   100b6:	f893 302c 	ldrb.w	r3, [r3, #44]
   100ba:	fb92 f1f3 	sdiv	r1, r2, r3
   100be:	fb03 f301 	mul.w	r3, r3, r1
   100c2:	ebc3 0302 	rsb	r3, r3, r2
   100c6:	2b00      	cmp	r3, #0
   100c8:	d106      	bne.n	100d8 <Data_Setup0+0x460>
      {
        Data_Mul_MaxPacketSize = TRUE;
   100ca:	f240 63a0 	movw	r3, #1696	; 0x6a0
   100ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   100d2:	f04f 0201 	mov.w	r2, #1	; 0x1
   100d6:	601a      	str	r2, [r3, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
   100d8:	f242 0378 	movw	r3, #8312	; 0x2078
   100dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   100e0:	681a      	ldr	r2, [r3, #0]
   100e2:	f242 0348 	movw	r3, #8264	; 0x2048
   100e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   100ea:	681b      	ldr	r3, [r3, #0]
   100ec:	f893 302c 	ldrb.w	r3, [r3, #44]
   100f0:	8393      	strh	r3, [r2, #28]
    DataStageIn();
   100f2:	f7ff fc03 	bl	f8fc <DataStageIn>
  {
    pInformation->ControlState = OUT_DATA;
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
  }

  return;
   100f6:	e00f      	b.n	10118 <Data_Setup0+0x4a0>
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
   100f8:	f242 0378 	movw	r3, #8312	; 0x2078
   100fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10100:	681b      	ldr	r3, [r3, #0]
   10102:	f04f 0203 	mov.w	r2, #3	; 0x3
   10106:	741a      	strb	r2, [r3, #16]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
   10108:	f242 037e 	movw	r3, #8318	; 0x207e
   1010c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10110:	f44f 5240 	mov.w	r2, #12288	; 0x3000
   10114:	801a      	strh	r2, [r3, #0]
  }

  return;
   10116:	bf00      	nop
}
   10118:	f107 0724 	add.w	r7, r7, #36	; 0x24
   1011c:	46bd      	mov	sp, r7
   1011e:	bd80      	pop	{r7, pc}

00010120 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
   10120:	b590      	push	{r4, r7, lr}
   10122:	b082      	sub	sp, #8
   10124:	af00      	add	r7, sp, #0
  ep = OTGD_FS_PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
  
  OTGD_FS_EP0StartXfer(ep);
#else  
  uint16_t offset = 1;
   10126:	f04f 0301 	mov.w	r3, #1	; 0x1
   1012a:	80fb      	strh	r3, [r7, #6]
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
   1012c:	f645 4350 	movw	r3, #23632	; 0x5c50
   10130:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10134:	681b      	ldr	r3, [r3, #0]
   10136:	b29b      	uxth	r3, r3
   10138:	461a      	mov	r2, r3
   1013a:	f243 0304 	movw	r3, #12292	; 0x3004
   1013e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10142:	4413      	add	r3, r2
   10144:	ea4f 0343 	mov.w	r3, r3, lsl #1
   10148:	681b      	ldr	r3, [r3, #0]
   1014a:	b29b      	uxth	r3, r3
   1014c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   10150:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
   10154:	ea4f 0343 	mov.w	r3, r3, lsl #1
   10158:	603b      	str	r3, [r7, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
   1015a:	f242 0378 	movw	r3, #8312	; 0x2078
   1015e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10162:	681b      	ldr	r3, [r3, #0]
   10164:	7c1b      	ldrb	r3, [r3, #16]
   10166:	2b09      	cmp	r3, #9
   10168:	d04d      	beq.n	10206 <Setup0_Process+0xe6>
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
   1016a:	f242 0378 	movw	r3, #8312	; 0x2078
   1016e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10172:	681a      	ldr	r2, [r3, #0]
   10174:	683b      	ldr	r3, [r7, #0]
   10176:	7819      	ldrb	r1, [r3, #0]
   10178:	7011      	strb	r1, [r2, #0]
   1017a:	f103 0301 	add.w	r3, r3, #1	; 0x1
   1017e:	603b      	str	r3, [r7, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
   10180:	f242 0378 	movw	r3, #8312	; 0x2078
   10184:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10188:	681a      	ldr	r2, [r3, #0]
   1018a:	683b      	ldr	r3, [r7, #0]
   1018c:	7819      	ldrb	r1, [r3, #0]
   1018e:	7051      	strb	r1, [r2, #1]
   10190:	f103 0301 	add.w	r3, r3, #1	; 0x1
   10194:	603b      	str	r3, [r7, #0]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
   10196:	683a      	ldr	r2, [r7, #0]
   10198:	88fb      	ldrh	r3, [r7, #6]
   1019a:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1019e:	4413      	add	r3, r2
   101a0:	603b      	str	r3, [r7, #0]
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
   101a2:	f242 0378 	movw	r3, #8312	; 0x2078
   101a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   101aa:	681c      	ldr	r4, [r3, #0]
   101ac:	683b      	ldr	r3, [r7, #0]
   101ae:	881a      	ldrh	r2, [r3, #0]
   101b0:	f103 0302 	add.w	r3, r3, #2	; 0x2
   101b4:	603b      	str	r3, [r7, #0]
   101b6:	4610      	mov	r0, r2
   101b8:	f001 fe42 	bl	11e40 <ByteSwap>
   101bc:	4603      	mov	r3, r0
   101be:	80a3      	strh	r3, [r4, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
   101c0:	683a      	ldr	r2, [r7, #0]
   101c2:	88fb      	ldrh	r3, [r7, #6]
   101c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
   101c8:	4413      	add	r3, r2
   101ca:	603b      	str	r3, [r7, #0]
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
   101cc:	f242 0378 	movw	r3, #8312	; 0x2078
   101d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   101d4:	681c      	ldr	r4, [r3, #0]
   101d6:	683b      	ldr	r3, [r7, #0]
   101d8:	881a      	ldrh	r2, [r3, #0]
   101da:	f103 0302 	add.w	r3, r3, #2	; 0x2
   101de:	603b      	str	r3, [r7, #0]
   101e0:	4610      	mov	r0, r2
   101e2:	f001 fe2d 	bl	11e40 <ByteSwap>
   101e6:	4603      	mov	r3, r0
   101e8:	8123      	strh	r3, [r4, #8]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
   101ea:	683a      	ldr	r2, [r7, #0]
   101ec:	88fb      	ldrh	r3, [r7, #6]
   101ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
   101f2:	4413      	add	r3, r2
   101f4:	603b      	str	r3, [r7, #0]
    pInformation->USBwLength = *pBuf.w; /* wLength */
   101f6:	f242 0378 	movw	r3, #8312	; 0x2078
   101fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   101fe:	681b      	ldr	r3, [r3, #0]
   10200:	683a      	ldr	r2, [r7, #0]
   10202:	8812      	ldrh	r2, [r2, #0]
   10204:	819a      	strh	r2, [r3, #12]
  }

  pInformation->ControlState = SETTING_UP;
   10206:	f242 0378 	movw	r3, #8312	; 0x2078
   1020a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1020e:	681b      	ldr	r3, [r3, #0]
   10210:	f04f 0201 	mov.w	r2, #1	; 0x1
   10214:	741a      	strb	r2, [r3, #16]
  if (pInformation->USBwLength == 0)
   10216:	f242 0378 	movw	r3, #8312	; 0x2078
   1021a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1021e:	681b      	ldr	r3, [r3, #0]
   10220:	899b      	ldrh	r3, [r3, #12]
   10222:	2b00      	cmp	r3, #0
   10224:	d102      	bne.n	1022c <Setup0_Process+0x10c>
  {
    /* Setup with no data stage */
    NoData_Setup0();
   10226:	f7ff fc13 	bl	fa50 <NoData_Setup0>
   1022a:	e001      	b.n	10230 <Setup0_Process+0x110>
  }
  else
  {
    /* Setup with data stage */
    Data_Setup0();
   1022c:	f7ff fd24 	bl	fc78 <Data_Setup0>
  }
  return Post0_Process();
   10230:	f000 f8aa 	bl	10388 <Post0_Process>
   10234:	4603      	mov	r3, r0
}
   10236:	4618      	mov	r0, r3
   10238:	f107 0708 	add.w	r7, r7, #8	; 0x8
   1023c:	46bd      	mov	sp, r7
   1023e:	bd90      	pop	{r4, r7, pc}

00010240 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t In0_Process(void)
{
   10240:	b580      	push	{r7, lr}
   10242:	b081      	sub	sp, #4
   10244:	af00      	add	r7, sp, #0
  uint32_t ControlState = pInformation->ControlState;
   10246:	f242 0378 	movw	r3, #8312	; 0x2078
   1024a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1024e:	681b      	ldr	r3, [r3, #0]
   10250:	7c1b      	ldrb	r3, [r3, #16]
   10252:	603b      	str	r3, [r7, #0]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
   10254:	683b      	ldr	r3, [r7, #0]
   10256:	2b02      	cmp	r3, #2
   10258:	d002      	beq.n	10260 <In0_Process+0x20>
   1025a:	683b      	ldr	r3, [r7, #0]
   1025c:	2b04      	cmp	r3, #4
   1025e:	d109      	bne.n	10274 <In0_Process+0x34>
  {
    DataStageIn();
   10260:	f7ff fb4c 	bl	f8fc <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
   10264:	f242 0378 	movw	r3, #8312	; 0x2078
   10268:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1026c:	681b      	ldr	r3, [r3, #0]
   1026e:	7c1b      	ldrb	r3, [r3, #16]
   10270:	603b      	str	r3, [r7, #0]
*******************************************************************************/
uint8_t In0_Process(void)
{
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
   10272:	e032      	b.n	102da <In0_Process+0x9a>
    DataStageIn();
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
   10274:	683b      	ldr	r3, [r7, #0]
   10276:	2b06      	cmp	r3, #6
   10278:	d12c      	bne.n	102d4 <In0_Process+0x94>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
   1027a:	f242 0378 	movw	r3, #8312	; 0x2078
   1027e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10282:	681b      	ldr	r3, [r3, #0]
   10284:	785b      	ldrb	r3, [r3, #1]
   10286:	2b05      	cmp	r3, #5
   10288:	d119      	bne.n	102be <In0_Process+0x7e>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
   1028a:	f242 0378 	movw	r3, #8312	; 0x2078
   1028e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10292:	681b      	ldr	r3, [r3, #0]
   10294:	781b      	ldrb	r3, [r3, #0]
   10296:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
   1029a:	2b00      	cmp	r3, #0
   1029c:	d10f      	bne.n	102be <In0_Process+0x7e>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
   1029e:	f242 0378 	movw	r3, #8312	; 0x2078
   102a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   102a6:	681b      	ldr	r3, [r3, #0]
   102a8:	795b      	ldrb	r3, [r3, #5]
   102aa:	4618      	mov	r0, r3
   102ac:	f000 f89c 	bl	103e8 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
   102b0:	f242 0374 	movw	r3, #8308	; 0x2074
   102b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   102b8:	681b      	ldr	r3, [r3, #0]
   102ba:	6a1b      	ldr	r3, [r3, #32]
   102bc:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
   102be:	f242 0348 	movw	r3, #8264	; 0x2048
   102c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   102c6:	681b      	ldr	r3, [r3, #0]
   102c8:	689b      	ldr	r3, [r3, #8]
   102ca:	4798      	blx	r3
    ControlState = STALLED;
   102cc:	f04f 0308 	mov.w	r3, #8	; 0x8
   102d0:	603b      	str	r3, [r7, #0]
   102d2:	e002      	b.n	102da <In0_Process+0x9a>
  }

  else
  {
    ControlState = STALLED;
   102d4:	f04f 0308 	mov.w	r3, #8	; 0x8
   102d8:	603b      	str	r3, [r7, #0]
  }

  pInformation->ControlState = ControlState;
   102da:	f242 0378 	movw	r3, #8312	; 0x2078
   102de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   102e2:	681b      	ldr	r3, [r3, #0]
   102e4:	683a      	ldr	r2, [r7, #0]
   102e6:	b2d2      	uxtb	r2, r2
   102e8:	741a      	strb	r2, [r3, #16]

  return Post0_Process();
   102ea:	f000 f84d 	bl	10388 <Post0_Process>
   102ee:	4603      	mov	r3, r0
}
   102f0:	4618      	mov	r0, r3
   102f2:	f107 0704 	add.w	r7, r7, #4	; 0x4
   102f6:	46bd      	mov	sp, r7
   102f8:	bd80      	pop	{r7, pc}
   102fa:	46c0      	nop			(mov r8, r8)

000102fc <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Out0_Process(void)
{
   102fc:	b580      	push	{r7, lr}
   102fe:	b081      	sub	sp, #4
   10300:	af00      	add	r7, sp, #0
  uint32_t ControlState = pInformation->ControlState;
   10302:	f242 0378 	movw	r3, #8312	; 0x2078
   10306:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1030a:	681b      	ldr	r3, [r3, #0]
   1030c:	7c1b      	ldrb	r3, [r3, #16]
   1030e:	603b      	str	r3, [r7, #0]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
   10310:	683b      	ldr	r3, [r7, #0]
   10312:	2b02      	cmp	r3, #2
   10314:	d002      	beq.n	1031c <Out0_Process+0x20>
   10316:	683b      	ldr	r3, [r7, #0]
   10318:	2b04      	cmp	r3, #4
   1031a:	d103      	bne.n	10324 <Out0_Process+0x28>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
   1031c:	f04f 0308 	mov.w	r3, #8	; 0x8
   10320:	603b      	str	r3, [r7, #0]
*******************************************************************************/
uint8_t Out0_Process(void)
{
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
   10322:	e020      	b.n	10366 <Out0_Process+0x6a>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
   10324:	683b      	ldr	r3, [r7, #0]
   10326:	2b03      	cmp	r3, #3
   10328:	d002      	beq.n	10330 <Out0_Process+0x34>
   1032a:	683b      	ldr	r3, [r7, #0]
   1032c:	2b05      	cmp	r3, #5
   1032e:	d109      	bne.n	10344 <Out0_Process+0x48>
  {
    DataStageOut();
   10330:	f7ff fa44 	bl	f7bc <DataStageOut>
    ControlState = pInformation->ControlState; /* may be changed outside the function */
   10334:	f242 0378 	movw	r3, #8312	; 0x2078
   10338:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1033c:	681b      	ldr	r3, [r3, #0]
   1033e:	7c1b      	ldrb	r3, [r3, #16]
   10340:	603b      	str	r3, [r7, #0]
  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
   10342:	e010      	b.n	10366 <Out0_Process+0x6a>
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
   10344:	683b      	ldr	r3, [r7, #0]
   10346:	2b07      	cmp	r3, #7
   10348:	d10a      	bne.n	10360 <Out0_Process+0x64>
  {
    (*pProperty->Process_Status_OUT)();
   1034a:	f242 0348 	movw	r3, #8264	; 0x2048
   1034e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10352:	681b      	ldr	r3, [r3, #0]
   10354:	68db      	ldr	r3, [r3, #12]
   10356:	4798      	blx	r3
  #ifndef STM32F10X_CL
    ControlState = STALLED;
   10358:	f04f 0308 	mov.w	r3, #8	; 0x8
   1035c:	603b      	str	r3, [r7, #0]
   1035e:	e002      	b.n	10366 <Out0_Process+0x6a>


  /* Unexpect state, STALL the endpoint */
  else
  {
    ControlState = STALLED;
   10360:	f04f 0308 	mov.w	r3, #8	; 0x8
   10364:	603b      	str	r3, [r7, #0]
  }

  pInformation->ControlState = ControlState;
   10366:	f242 0378 	movw	r3, #8312	; 0x2078
   1036a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1036e:	681b      	ldr	r3, [r3, #0]
   10370:	683a      	ldr	r2, [r7, #0]
   10372:	b2d2      	uxtb	r2, r2
   10374:	741a      	strb	r2, [r3, #16]

  return Post0_Process();
   10376:	f000 f807 	bl	10388 <Post0_Process>
   1037a:	4603      	mov	r3, r0
}
   1037c:	4618      	mov	r0, r3
   1037e:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10382:	46bd      	mov	sp, r7
   10384:	bd80      	pop	{r7, pc}
   10386:	46c0      	nop			(mov r8, r8)

00010388 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
uint8_t Post0_Process(void)
{
   10388:	b580      	push	{r7, lr}
   1038a:	af00      	add	r7, sp, #0
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
   1038c:	f240 1300 	movw	r3, #256	; 0x100
   10390:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10394:	f893 302c 	ldrb.w	r3, [r3, #44]
   10398:	f04f 0000 	mov.w	r0, #0	; 0x0
   1039c:	4619      	mov	r1, r3
   1039e:	f001 f969 	bl	11674 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
   103a2:	f242 0378 	movw	r3, #8312	; 0x2078
   103a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   103aa:	681b      	ldr	r3, [r3, #0]
   103ac:	7c1b      	ldrb	r3, [r3, #16]
   103ae:	2b08      	cmp	r3, #8
   103b0:	d10d      	bne.n	103ce <Post0_Process+0x46>
  {
    vSetEPRxStatus(EP_RX_STALL);
   103b2:	f242 037e 	movw	r3, #8318	; 0x207e
   103b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   103ba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   103be:	801a      	strh	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
   103c0:	f242 0380 	movw	r3, #8320	; 0x2080
   103c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   103c8:	f04f 0210 	mov.w	r2, #16	; 0x10
   103cc:	801a      	strh	r2, [r3, #0]
    ep->is_in = 1;
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
   103ce:	f242 0378 	movw	r3, #8312	; 0x2078
   103d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   103d6:	681b      	ldr	r3, [r3, #0]
   103d8:	7c1b      	ldrb	r3, [r3, #16]
   103da:	2b09      	cmp	r3, #9
   103dc:	bf14      	ite	ne
   103de:	2300      	movne	r3, #0
   103e0:	2301      	moveq	r3, #1
}
   103e2:	4618      	mov	r0, r3
   103e4:	46bd      	mov	sp, r7
   103e6:	bd80      	pop	{r7, pc}

000103e8 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
   103e8:	b480      	push	{r7}
   103ea:	b083      	sub	sp, #12
   103ec:	af00      	add	r7, sp, #0
   103ee:	4603      	mov	r3, r0
   103f0:	703b      	strb	r3, [r7, #0]
#ifdef STM32F10X_CL 
  OTGD_FS_PCD_EP_SetAddress ((uint8_t)Val);
#else 
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;
   103f2:	f240 03fc 	movw	r3, #252	; 0xfc
   103f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   103fa:	781b      	ldrb	r3, [r3, #0]
   103fc:	60bb      	str	r3, [r7, #8]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
   103fe:	f04f 0300 	mov.w	r3, #0	; 0x0
   10402:	607b      	str	r3, [r7, #4]
   10404:	e025      	b.n	10452 <SetDeviceAddress+0x6a>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
   10406:	687b      	ldr	r3, [r7, #4]
   10408:	b2db      	uxtb	r3, r3
   1040a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1040e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   10412:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   10416:	687b      	ldr	r3, [r7, #4]
   10418:	b2db      	uxtb	r3, r3
   1041a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1041e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10422:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10426:	681b      	ldr	r3, [r3, #0]
   10428:	b29b      	uxth	r3, r3
   1042a:	4619      	mov	r1, r3
   1042c:	f640 730f 	movw	r3, #3855	; 0xf0f
   10430:	f2c0 0300 	movt	r3, #0	; 0x0
   10434:	ea01 0303 	and.w	r3, r1, r3
   10438:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   1043c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   10440:	6879      	ldr	r1, [r7, #4]
   10442:	b2c9      	uxtb	r1, r1
   10444:	ea43 0301 	orr.w	r3, r3, r1
   10448:	6013      	str	r3, [r2, #0]
#else 
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
   1044a:	687b      	ldr	r3, [r7, #4]
   1044c:	f103 0301 	add.w	r3, r3, #1	; 0x1
   10450:	607b      	str	r3, [r7, #4]
   10452:	687a      	ldr	r2, [r7, #4]
   10454:	68bb      	ldr	r3, [r7, #8]
   10456:	429a      	cmp	r2, r3
   10458:	d3d5      	bcc.n	10406 <SetDeviceAddress+0x1e>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
   1045a:	f645 434c 	movw	r3, #23628	; 0x5c4c
   1045e:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10462:	783a      	ldrb	r2, [r7, #0]
   10464:	ea6f 6242 	mvn.w	r2, r2, lsl #25
   10468:	ea6f 6252 	mvn.w	r2, r2, lsr #25
   1046c:	b2d2      	uxtb	r2, r2
   1046e:	601a      	str	r2, [r3, #0]
#endif  /* STM32F10X_CL */  
}
   10470:	f107 070c 	add.w	r7, r7, #12	; 0xc
   10474:	46bd      	mov	sp, r7
   10476:	bc80      	pop	{r7}
   10478:	4770      	bx	lr
   1047a:	46c0      	nop			(mov r8, r8)

0001047c <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
   1047c:	b480      	push	{r7}
   1047e:	af00      	add	r7, sp, #0
}
   10480:	46bd      	mov	sp, r7
   10482:	bc80      	pop	{r7}
   10484:	4770      	bx	lr
   10486:	46c0      	nop			(mov r8, r8)

00010488 <USB_Init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
   10488:	b580      	push	{r7, lr}
   1048a:	af00      	add	r7, sp, #0
  pInformation = &Device_Info;
   1048c:	f242 0378 	movw	r3, #8312	; 0x2078
   10490:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10494:	f242 0250 	movw	r2, #8272	; 0x2050
   10498:	f2c2 0200 	movt	r2, #8192	; 0x2000
   1049c:	601a      	str	r2, [r3, #0]
  pInformation->ControlState = 2;
   1049e:	f242 0378 	movw	r3, #8312	; 0x2078
   104a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   104a6:	681b      	ldr	r3, [r3, #0]
   104a8:	f04f 0202 	mov.w	r2, #2	; 0x2
   104ac:	741a      	strb	r2, [r3, #16]
  pProperty = &Device_Property;
   104ae:	f242 0348 	movw	r3, #8264	; 0x2048
   104b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   104b6:	f240 1200 	movw	r2, #256	; 0x100
   104ba:	f2c2 0200 	movt	r2, #8192	; 0x2000
   104be:	601a      	str	r2, [r3, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
   104c0:	f242 0374 	movw	r3, #8308	; 0x2074
   104c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   104c8:	f240 1230 	movw	r2, #304	; 0x130
   104cc:	f2c2 0200 	movt	r2, #8192	; 0x2000
   104d0:	601a      	str	r2, [r3, #0]
  /* Initialize devices one by one */
  pProperty->Init();
   104d2:	f242 0348 	movw	r3, #8264	; 0x2048
   104d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   104da:	681b      	ldr	r3, [r3, #0]
   104dc:	681b      	ldr	r3, [r3, #0]
   104de:	4798      	blx	r3
}
   104e0:	46bd      	mov	sp, r7
   104e2:	bd80      	pop	{r7, pc}

000104e4 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
   104e4:	b590      	push	{r4, r7, lr}
   104e6:	b081      	sub	sp, #4
   104e8:	af00      	add	r7, sp, #0
  __IO uint16_t wEPVal = 0;
   104ea:	f04f 0300 	mov.w	r3, #0	; 0x0
   104ee:	807b      	strh	r3, [r7, #2]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   104f0:	e208      	b.n	10904 <CTR_LP+0x420>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
   104f2:	f642 5378 	movw	r3, #11640	; 0x2d78
   104f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   104fa:	881b      	ldrh	r3, [r3, #0]
   104fc:	b29b      	uxth	r3, r3
   104fe:	b2db      	uxtb	r3, r3
   10500:	461a      	mov	r2, r3
   10502:	f002 020f 	and.w	r2, r2, #15	; 0xf
   10506:	f242 034c 	movw	r3, #8268	; 0x204c
   1050a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1050e:	701a      	strb	r2, [r3, #0]
    if (EPindex == 0)
   10510:	f242 034c 	movw	r3, #8268	; 0x204c
   10514:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10518:	781b      	ldrb	r3, [r3, #0]
   1051a:	2b00      	cmp	r3, #0
   1051c:	f040 817b 	bne.w	10816 <CTR_LP+0x332>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
   10520:	f645 4300 	movw	r3, #23552	; 0x5c00
   10524:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10528:	681b      	ldr	r3, [r3, #0]
   1052a:	b29a      	uxth	r2, r3
   1052c:	f242 037e 	movw	r3, #8318	; 0x207e
   10530:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10534:	801a      	strh	r2, [r3, #0]
	    SaveTState = SaveRState & EPTX_STAT;
   10536:	f242 037e 	movw	r3, #8318	; 0x207e
   1053a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1053e:	881b      	ldrh	r3, [r3, #0]
   10540:	b29b      	uxth	r3, r3
   10542:	461a      	mov	r2, r3
   10544:	f002 0230 	and.w	r2, r2, #48	; 0x30
   10548:	f242 0380 	movw	r3, #8320	; 0x2080
   1054c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10550:	801a      	strh	r2, [r3, #0]
	    SaveRState &=  EPRX_STAT;	
   10552:	f242 037e 	movw	r3, #8318	; 0x207e
   10556:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1055a:	881b      	ldrh	r3, [r3, #0]
   1055c:	b29b      	uxth	r3, r3
   1055e:	461a      	mov	r2, r3
   10560:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
   10564:	f242 037e 	movw	r3, #8318	; 0x207e
   10568:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1056c:	801a      	strh	r2, [r3, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
   1056e:	f645 4300 	movw	r3, #23552	; 0x5c00
   10572:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10576:	681b      	ldr	r3, [r3, #0]
   10578:	b29b      	uxth	r3, r3
   1057a:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
   1057e:	f2c0 0400 	movt	r4, #0	; 0x0
   10582:	ea03 0404 	and.w	r4, r3, r4
   10586:	f484 5400 	eor.w	r4, r4, #8192	; 0x2000
   1058a:	f084 0420 	eor.w	r4, r4, #32	; 0x20
   1058e:	f645 4200 	movw	r2, #23552	; 0x5c00
   10592:	f2c4 0200 	movt	r2, #16384	; 0x4000
   10596:	b2a1      	uxth	r1, r4
   10598:	f248 0380 	movw	r3, #32896	; 0x8080
   1059c:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   105a0:	ea41 0303 	orr.w	r3, r1, r3
   105a4:	b29b      	uxth	r3, r3
   105a6:	6013      	str	r3, [r2, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
   105a8:	f642 5378 	movw	r3, #11640	; 0x2d78
   105ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   105b0:	881b      	ldrh	r3, [r3, #0]
   105b2:	b29b      	uxth	r3, r3
   105b4:	f003 0310 	and.w	r3, r3, #16	; 0x10
   105b8:	2b00      	cmp	r3, #0
   105ba:	d15d      	bne.n	10678 <CTR_LP+0x194>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
   105bc:	f645 4200 	movw	r2, #23552	; 0x5c00
   105c0:	f2c4 0200 	movt	r2, #16384	; 0x4000
   105c4:	f645 4300 	movw	r3, #23552	; 0x5c00
   105c8:	f2c4 0300 	movt	r3, #16384	; 0x4000
   105cc:	681b      	ldr	r3, [r3, #0]
   105ce:	b29b      	uxth	r3, r3
   105d0:	4619      	mov	r1, r3
   105d2:	f648 730f 	movw	r3, #36623	; 0x8f0f
   105d6:	f2c0 0300 	movt	r3, #0	; 0x0
   105da:	ea01 0303 	and.w	r3, r1, r3
   105de:	6013      	str	r3, [r2, #0]
        In0_Process();
   105e0:	f7ff fe2e 	bl	10240 <In0_Process>

           /* before terminate set Tx & Rx status */

            _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
   105e4:	f645 4300 	movw	r3, #23552	; 0x5c00
   105e8:	f2c4 0300 	movt	r3, #16384	; 0x4000
   105ec:	681b      	ldr	r3, [r3, #0]
   105ee:	b29b      	uxth	r3, r3
   105f0:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
   105f4:	f2c0 0400 	movt	r4, #0	; 0x0
   105f8:	ea03 0404 	and.w	r4, r3, r4
   105fc:	f242 037e 	movw	r3, #8318	; 0x207e
   10600:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10604:	881b      	ldrh	r3, [r3, #0]
   10606:	b29b      	uxth	r3, r3
   10608:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   1060c:	2b00      	cmp	r3, #0
   1060e:	d001      	beq.n	10614 <CTR_LP+0x130>
   10610:	f484 5480 	eor.w	r4, r4, #4096	; 0x1000
   10614:	f242 037e 	movw	r3, #8318	; 0x207e
   10618:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1061c:	881b      	ldrh	r3, [r3, #0]
   1061e:	b29b      	uxth	r3, r3
   10620:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   10624:	2b00      	cmp	r3, #0
   10626:	d001      	beq.n	1062c <CTR_LP+0x148>
   10628:	f484 5400 	eor.w	r4, r4, #8192	; 0x2000
   1062c:	f242 0380 	movw	r3, #8320	; 0x2080
   10630:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10634:	881b      	ldrh	r3, [r3, #0]
   10636:	b29b      	uxth	r3, r3
   10638:	f003 0310 	and.w	r3, r3, #16	; 0x10
   1063c:	2b00      	cmp	r3, #0
   1063e:	d001      	beq.n	10644 <CTR_LP+0x160>
   10640:	f084 0410 	eor.w	r4, r4, #16	; 0x10
   10644:	f242 0380 	movw	r3, #8320	; 0x2080
   10648:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1064c:	881b      	ldrh	r3, [r3, #0]
   1064e:	b29b      	uxth	r3, r3
   10650:	f003 0320 	and.w	r3, r3, #32	; 0x20
   10654:	2b00      	cmp	r3, #0
   10656:	d001      	beq.n	1065c <CTR_LP+0x178>
   10658:	f084 0420 	eor.w	r4, r4, #32	; 0x20
   1065c:	f645 4200 	movw	r2, #23552	; 0x5c00
   10660:	f2c4 0200 	movt	r2, #16384	; 0x4000
   10664:	b2a1      	uxth	r1, r4
   10666:	f248 0380 	movw	r3, #32896	; 0x8080
   1066a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   1066e:	ea41 0303 	orr.w	r3, r1, r3
   10672:	b29b      	uxth	r3, r3
   10674:	6013      	str	r3, [r2, #0]
		  return;
   10676:	e15a      	b.n	1092e <CTR_LP+0x44a>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
   10678:	f645 4300 	movw	r3, #23552	; 0x5c00
   1067c:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10680:	681b      	ldr	r3, [r3, #0]
   10682:	b29b      	uxth	r3, r3
   10684:	807b      	strh	r3, [r7, #2]
        
        if ((wEPVal &EP_SETUP) != 0)
   10686:	887b      	ldrh	r3, [r7, #2]
   10688:	b29b      	uxth	r3, r3
   1068a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
   1068e:	2b00      	cmp	r3, #0
   10690:	d05d      	beq.n	1074e <CTR_LP+0x26a>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
   10692:	f645 4200 	movw	r2, #23552	; 0x5c00
   10696:	f2c4 0200 	movt	r2, #16384	; 0x4000
   1069a:	f645 4300 	movw	r3, #23552	; 0x5c00
   1069e:	f2c4 0300 	movt	r3, #16384	; 0x4000
   106a2:	681b      	ldr	r3, [r3, #0]
   106a4:	b29b      	uxth	r3, r3
   106a6:	4619      	mov	r1, r3
   106a8:	f640 738f 	movw	r3, #3983	; 0xf8f
   106ac:	f2c0 0300 	movt	r3, #0	; 0x0
   106b0:	ea01 0303 	and.w	r3, r1, r3
   106b4:	6013      	str	r3, [r2, #0]
          Setup0_Process();
   106b6:	f7ff fd33 	bl	10120 <Setup0_Process>
          /* before terminate set Tx & Rx status */

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
   106ba:	f645 4300 	movw	r3, #23552	; 0x5c00
   106be:	f2c4 0300 	movt	r3, #16384	; 0x4000
   106c2:	681b      	ldr	r3, [r3, #0]
   106c4:	b29b      	uxth	r3, r3
   106c6:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
   106ca:	f2c0 0400 	movt	r4, #0	; 0x0
   106ce:	ea03 0404 	and.w	r4, r3, r4
   106d2:	f242 037e 	movw	r3, #8318	; 0x207e
   106d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106da:	881b      	ldrh	r3, [r3, #0]
   106dc:	b29b      	uxth	r3, r3
   106de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   106e2:	2b00      	cmp	r3, #0
   106e4:	d001      	beq.n	106ea <CTR_LP+0x206>
   106e6:	f484 5480 	eor.w	r4, r4, #4096	; 0x1000
   106ea:	f242 037e 	movw	r3, #8318	; 0x207e
   106ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   106f2:	881b      	ldrh	r3, [r3, #0]
   106f4:	b29b      	uxth	r3, r3
   106f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   106fa:	2b00      	cmp	r3, #0
   106fc:	d001      	beq.n	10702 <CTR_LP+0x21e>
   106fe:	f484 5400 	eor.w	r4, r4, #8192	; 0x2000
   10702:	f242 0380 	movw	r3, #8320	; 0x2080
   10706:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1070a:	881b      	ldrh	r3, [r3, #0]
   1070c:	b29b      	uxth	r3, r3
   1070e:	f003 0310 	and.w	r3, r3, #16	; 0x10
   10712:	2b00      	cmp	r3, #0
   10714:	d001      	beq.n	1071a <CTR_LP+0x236>
   10716:	f084 0410 	eor.w	r4, r4, #16	; 0x10
   1071a:	f242 0380 	movw	r3, #8320	; 0x2080
   1071e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10722:	881b      	ldrh	r3, [r3, #0]
   10724:	b29b      	uxth	r3, r3
   10726:	f003 0320 	and.w	r3, r3, #32	; 0x20
   1072a:	2b00      	cmp	r3, #0
   1072c:	d001      	beq.n	10732 <CTR_LP+0x24e>
   1072e:	f084 0420 	eor.w	r4, r4, #32	; 0x20
   10732:	f645 4200 	movw	r2, #23552	; 0x5c00
   10736:	f2c4 0200 	movt	r2, #16384	; 0x4000
   1073a:	b2a1      	uxth	r1, r4
   1073c:	f248 0380 	movw	r3, #32896	; 0x8080
   10740:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   10744:	ea41 0303 	orr.w	r3, r1, r3
   10748:	b29b      	uxth	r3, r3
   1074a:	6013      	str	r3, [r2, #0]
          return;
   1074c:	e0ef      	b.n	1092e <CTR_LP+0x44a>
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
   1074e:	887b      	ldrh	r3, [r7, #2]
   10750:	b29b      	uxth	r3, r3
   10752:	b21b      	sxth	r3, r3
   10754:	2b00      	cmp	r3, #0
   10756:	f280 80d4 	bge.w	10902 <CTR_LP+0x41e>
        {
          _ClearEP_CTR_RX(ENDP0);
   1075a:	f645 4200 	movw	r2, #23552	; 0x5c00
   1075e:	f2c4 0200 	movt	r2, #16384	; 0x4000
   10762:	f645 4300 	movw	r3, #23552	; 0x5c00
   10766:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1076a:	681b      	ldr	r3, [r3, #0]
   1076c:	b29b      	uxth	r3, r3
   1076e:	4619      	mov	r1, r3
   10770:	f640 738f 	movw	r3, #3983	; 0xf8f
   10774:	f2c0 0300 	movt	r3, #0	; 0x0
   10778:	ea01 0303 	and.w	r3, r1, r3
   1077c:	6013      	str	r3, [r2, #0]
          Out0_Process();
   1077e:	f7ff fdbd 	bl	102fc <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
   10782:	f645 4300 	movw	r3, #23552	; 0x5c00
   10786:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1078a:	681b      	ldr	r3, [r3, #0]
   1078c:	b29b      	uxth	r3, r3
   1078e:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
   10792:	f2c0 0400 	movt	r4, #0	; 0x0
   10796:	ea03 0404 	and.w	r4, r3, r4
   1079a:	f242 037e 	movw	r3, #8318	; 0x207e
   1079e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107a2:	881b      	ldrh	r3, [r3, #0]
   107a4:	b29b      	uxth	r3, r3
   107a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   107aa:	2b00      	cmp	r3, #0
   107ac:	d001      	beq.n	107b2 <CTR_LP+0x2ce>
   107ae:	f484 5480 	eor.w	r4, r4, #4096	; 0x1000
   107b2:	f242 037e 	movw	r3, #8318	; 0x207e
   107b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107ba:	881b      	ldrh	r3, [r3, #0]
   107bc:	b29b      	uxth	r3, r3
   107be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   107c2:	2b00      	cmp	r3, #0
   107c4:	d001      	beq.n	107ca <CTR_LP+0x2e6>
   107c6:	f484 5400 	eor.w	r4, r4, #8192	; 0x2000
   107ca:	f242 0380 	movw	r3, #8320	; 0x2080
   107ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107d2:	881b      	ldrh	r3, [r3, #0]
   107d4:	b29b      	uxth	r3, r3
   107d6:	f003 0310 	and.w	r3, r3, #16	; 0x10
   107da:	2b00      	cmp	r3, #0
   107dc:	d001      	beq.n	107e2 <CTR_LP+0x2fe>
   107de:	f084 0410 	eor.w	r4, r4, #16	; 0x10
   107e2:	f242 0380 	movw	r3, #8320	; 0x2080
   107e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107ea:	881b      	ldrh	r3, [r3, #0]
   107ec:	b29b      	uxth	r3, r3
   107ee:	f003 0320 	and.w	r3, r3, #32	; 0x20
   107f2:	2b00      	cmp	r3, #0
   107f4:	d001      	beq.n	107fa <CTR_LP+0x316>
   107f6:	f084 0420 	eor.w	r4, r4, #32	; 0x20
   107fa:	f645 4200 	movw	r2, #23552	; 0x5c00
   107fe:	f2c4 0200 	movt	r2, #16384	; 0x4000
   10802:	b2a1      	uxth	r1, r4
   10804:	f248 0380 	movw	r3, #32896	; 0x8080
   10808:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   1080c:	ea41 0303 	orr.w	r3, r1, r3
   10810:	b29b      	uxth	r3, r3
   10812:	6013      	str	r3, [r2, #0]
          return;
   10814:	e08b      	b.n	1092e <CTR_LP+0x44a>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
   10816:	f242 034c 	movw	r3, #8268	; 0x204c
   1081a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1081e:	781b      	ldrb	r3, [r3, #0]
   10820:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10824:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10828:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   1082c:	681b      	ldr	r3, [r3, #0]
   1082e:	b29b      	uxth	r3, r3
   10830:	807b      	strh	r3, [r7, #2]
      if ((wEPVal & EP_CTR_RX) != 0)
   10832:	887b      	ldrh	r3, [r7, #2]
   10834:	b29b      	uxth	r3, r3
   10836:	b21b      	sxth	r3, r3
   10838:	2b00      	cmp	r3, #0
   1083a:	da2d      	bge.n	10898 <CTR_LP+0x3b4>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
   1083c:	f242 034c 	movw	r3, #8268	; 0x204c
   10840:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10844:	781b      	ldrb	r3, [r3, #0]
   10846:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1084a:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   1084e:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   10852:	f242 034c 	movw	r3, #8268	; 0x204c
   10856:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1085a:	781b      	ldrb	r3, [r3, #0]
   1085c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10860:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10864:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10868:	681b      	ldr	r3, [r3, #0]
   1086a:	b29b      	uxth	r3, r3
   1086c:	4619      	mov	r1, r3
   1086e:	f640 738f 	movw	r3, #3983	; 0xf8f
   10872:	f2c0 0300 	movt	r3, #0	; 0x0
   10876:	ea01 0303 	and.w	r3, r1, r3
   1087a:	6013      	str	r3, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
   1087c:	f242 034c 	movw	r3, #8268	; 0x204c
   10880:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10884:	781b      	ldrb	r3, [r3, #0]
   10886:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
   1088a:	f240 03d8 	movw	r3, #216	; 0xd8
   1088e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   10896:	4798      	blx	r3

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
   10898:	887b      	ldrh	r3, [r7, #2]
   1089a:	b29b      	uxth	r3, r3
   1089c:	f003 0380 	and.w	r3, r3, #128	; 0x80
   108a0:	2b00      	cmp	r3, #0
   108a2:	d02f      	beq.n	10904 <CTR_LP+0x420>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
   108a4:	f242 034c 	movw	r3, #8268	; 0x204c
   108a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108ac:	781b      	ldrb	r3, [r3, #0]
   108ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
   108b2:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   108b6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   108ba:	f242 034c 	movw	r3, #8268	; 0x204c
   108be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108c2:	781b      	ldrb	r3, [r3, #0]
   108c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   108c8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   108cc:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   108d0:	681b      	ldr	r3, [r3, #0]
   108d2:	b29b      	uxth	r3, r3
   108d4:	4619      	mov	r1, r3
   108d6:	f648 730f 	movw	r3, #36623	; 0x8f0f
   108da:	f2c0 0300 	movt	r3, #0	; 0x0
   108de:	ea01 0303 	and.w	r3, r1, r3
   108e2:	6013      	str	r3, [r2, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
   108e4:	f242 034c 	movw	r3, #8268	; 0x204c
   108e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108ec:	781b      	ldrb	r3, [r3, #0]
   108ee:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
   108f2:	f240 03bc 	movw	r3, #188	; 0xbc
   108f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   108fe:	4798      	blx	r3
   10900:	e000      	b.n	10904 <CTR_LP+0x420>
          _ClearEP_CTR_RX(ENDP0);
          Out0_Process();
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
   10902:	bf00      	nop
*******************************************************************************/
void CTR_LP(void)
{
  __IO uint16_t wEPVal = 0;
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   10904:	f645 4344 	movw	r3, #23620	; 0x5c44
   10908:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1090c:	681b      	ldr	r3, [r3, #0]
   1090e:	b29a      	uxth	r2, r3
   10910:	f642 5378 	movw	r3, #11640	; 0x2d78
   10914:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10918:	801a      	strh	r2, [r3, #0]
   1091a:	f642 5378 	movw	r3, #11640	; 0x2d78
   1091e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10922:	881b      	ldrh	r3, [r3, #0]
   10924:	b29b      	uxth	r3, r3
   10926:	b21b      	sxth	r3, r3
   10928:	2b00      	cmp	r3, #0
   1092a:	f6ff ade2 	blt.w	104f2 <CTR_LP+0xe>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
   1092e:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10932:	46bd      	mov	sp, r7
   10934:	bd90      	pop	{r4, r7, pc}
   10936:	46c0      	nop			(mov r8, r8)

00010938 <CTR_HP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   10938:	b580      	push	{r7, lr}
   1093a:	b081      	sub	sp, #4
   1093c:	af00      	add	r7, sp, #0
  uint32_t wEPVal = 0;
   1093e:	f04f 0300 	mov.w	r3, #0	; 0x0
   10942:	603b      	str	r3, [r7, #0]

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   10944:	e08a      	b.n	10a5c <CTR_HP+0x124>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
   10946:	f645 4344 	movw	r3, #23620	; 0x5c44
   1094a:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1094e:	f647 72ff 	movw	r2, #32767	; 0x7fff
   10952:	601a      	str	r2, [r3, #0]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
   10954:	f642 5378 	movw	r3, #11640	; 0x2d78
   10958:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1095c:	881b      	ldrh	r3, [r3, #0]
   1095e:	b29b      	uxth	r3, r3
   10960:	b2db      	uxtb	r3, r3
   10962:	461a      	mov	r2, r3
   10964:	f002 020f 	and.w	r2, r2, #15	; 0xf
   10968:	f242 034c 	movw	r3, #8268	; 0x204c
   1096c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10970:	701a      	strb	r2, [r3, #0]
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
   10972:	f242 034c 	movw	r3, #8268	; 0x204c
   10976:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1097a:	781b      	ldrb	r3, [r3, #0]
   1097c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10980:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10984:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10988:	681b      	ldr	r3, [r3, #0]
   1098a:	b29b      	uxth	r3, r3
   1098c:	603b      	str	r3, [r7, #0]
    if ((wEPVal & EP_CTR_RX) != 0)
   1098e:	683b      	ldr	r3, [r7, #0]
   10990:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
   10994:	2b00      	cmp	r3, #0
   10996:	d02e      	beq.n	109f6 <CTR_HP+0xbe>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
   10998:	f242 034c 	movw	r3, #8268	; 0x204c
   1099c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109a0:	781b      	ldrb	r3, [r3, #0]
   109a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   109a6:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   109aa:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   109ae:	f242 034c 	movw	r3, #8268	; 0x204c
   109b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109b6:	781b      	ldrb	r3, [r3, #0]
   109b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   109bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   109c0:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   109c4:	681b      	ldr	r3, [r3, #0]
   109c6:	b29b      	uxth	r3, r3
   109c8:	4619      	mov	r1, r3
   109ca:	f640 738f 	movw	r3, #3983	; 0xf8f
   109ce:	f2c0 0300 	movt	r3, #0	; 0x0
   109d2:	ea01 0303 	and.w	r3, r1, r3
   109d6:	6013      	str	r3, [r2, #0]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
   109d8:	f242 034c 	movw	r3, #8268	; 0x204c
   109dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109e0:	781b      	ldrb	r3, [r3, #0]
   109e2:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
   109e6:	f240 03d8 	movw	r3, #216	; 0xd8
   109ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   109f2:	4798      	blx	r3
   109f4:	e032      	b.n	10a5c <CTR_HP+0x124>

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
   109f6:	683b      	ldr	r3, [r7, #0]
   109f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
   109fc:	2b00      	cmp	r3, #0
   109fe:	d02d      	beq.n	10a5c <CTR_HP+0x124>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
   10a00:	f242 034c 	movw	r3, #8268	; 0x204c
   10a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a08:	781b      	ldrb	r3, [r3, #0]
   10a0a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10a0e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   10a12:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   10a16:	f242 034c 	movw	r3, #8268	; 0x204c
   10a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a1e:	781b      	ldrb	r3, [r3, #0]
   10a20:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10a24:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10a28:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10a2c:	681b      	ldr	r3, [r3, #0]
   10a2e:	b29b      	uxth	r3, r3
   10a30:	4619      	mov	r1, r3
   10a32:	f648 730f 	movw	r3, #36623	; 0x8f0f
   10a36:	f2c0 0300 	movt	r3, #0	; 0x0
   10a3a:	ea01 0303 	and.w	r3, r1, r3
   10a3e:	6013      	str	r3, [r2, #0]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
   10a40:	f242 034c 	movw	r3, #8268	; 0x204c
   10a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a48:	781b      	ldrb	r3, [r3, #0]
   10a4a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
   10a4e:	f240 03bc 	movw	r3, #188	; 0xbc
   10a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   10a5a:	4798      	blx	r3
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   10a5c:	f645 4344 	movw	r3, #23620	; 0x5c44
   10a60:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10a64:	681b      	ldr	r3, [r3, #0]
   10a66:	b29a      	uxth	r2, r3
   10a68:	f642 5378 	movw	r3, #11640	; 0x2d78
   10a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a70:	801a      	strh	r2, [r3, #0]
   10a72:	f642 5378 	movw	r3, #11640	; 0x2d78
   10a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a7a:	881b      	ldrh	r3, [r3, #0]
   10a7c:	b29b      	uxth	r3, r3
   10a7e:	b21b      	sxth	r3, r3
   10a80:	2b00      	cmp	r3, #0
   10a82:	f6ff af60 	blt.w	10946 <CTR_HP+0xe>


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
   10a86:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10a8a:	46bd      	mov	sp, r7
   10a8c:	bd80      	pop	{r7, pc}
   10a8e:	46c0      	nop			(mov r8, r8)

00010a90 <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
   10a90:	b480      	push	{r7}
   10a92:	b088      	sub	sp, #32
   10a94:	af00      	add	r7, sp, #0
   10a96:	60b8      	str	r0, [r7, #8]
   10a98:	4613      	mov	r3, r2
   10a9a:	460a      	mov	r2, r1
   10a9c:	80ba      	strh	r2, [r7, #4]
   10a9e:	803b      	strh	r3, [r7, #0]
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
   10aa0:	883b      	ldrh	r3, [r7, #0]
   10aa2:	f103 0301 	add.w	r3, r3, #1	; 0x1
   10aa6:	ea4f 0363 	mov.w	r3, r3, asr #1
   10aaa:	60fb      	str	r3, [r7, #12]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
   10aac:	88bb      	ldrh	r3, [r7, #4]
   10aae:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   10ab2:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
   10ab6:	ea4f 0343 	mov.w	r3, r3, lsl #1
   10aba:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0; i--)
   10abc:	68fb      	ldr	r3, [r7, #12]
   10abe:	613b      	str	r3, [r7, #16]
   10ac0:	e023      	b.n	10b0a <UserToPMABufferCopy+0x7a>
  {
    temp1 = (uint16_t) * pbUsrBuf;
   10ac2:	68bb      	ldr	r3, [r7, #8]
   10ac4:	781b      	ldrb	r3, [r3, #0]
   10ac6:	617b      	str	r3, [r7, #20]
    pbUsrBuf++;
   10ac8:	68bb      	ldr	r3, [r7, #8]
   10aca:	f103 0301 	add.w	r3, r3, #1	; 0x1
   10ace:	60bb      	str	r3, [r7, #8]
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
   10ad0:	68bb      	ldr	r3, [r7, #8]
   10ad2:	781b      	ldrb	r3, [r3, #0]
   10ad4:	ea4f 2303 	mov.w	r3, r3, lsl #8
   10ad8:	461a      	mov	r2, r3
   10ada:	697b      	ldr	r3, [r7, #20]
   10adc:	ea42 0303 	orr.w	r3, r2, r3
   10ae0:	61bb      	str	r3, [r7, #24]
    *pdwVal++ = temp2;
   10ae2:	69bb      	ldr	r3, [r7, #24]
   10ae4:	b29a      	uxth	r2, r3
   10ae6:	69fb      	ldr	r3, [r7, #28]
   10ae8:	801a      	strh	r2, [r3, #0]
   10aea:	69fb      	ldr	r3, [r7, #28]
   10aec:	f103 0302 	add.w	r3, r3, #2	; 0x2
   10af0:	61fb      	str	r3, [r7, #28]
    pdwVal++;
   10af2:	69fb      	ldr	r3, [r7, #28]
   10af4:	f103 0302 	add.w	r3, r3, #2	; 0x2
   10af8:	61fb      	str	r3, [r7, #28]
    pbUsrBuf++;
   10afa:	68bb      	ldr	r3, [r7, #8]
   10afc:	f103 0301 	add.w	r3, r3, #1	; 0x1
   10b00:	60bb      	str	r3, [r7, #8]
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
   10b02:	693b      	ldr	r3, [r7, #16]
   10b04:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   10b08:	613b      	str	r3, [r7, #16]
   10b0a:	693b      	ldr	r3, [r7, #16]
   10b0c:	2b00      	cmp	r3, #0
   10b0e:	d1d8      	bne.n	10ac2 <UserToPMABufferCopy+0x32>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
   10b10:	f107 0720 	add.w	r7, r7, #32	; 0x20
   10b14:	46bd      	mov	sp, r7
   10b16:	bc80      	pop	{r7}
   10b18:	4770      	bx	lr
   10b1a:	46c0      	nop			(mov r8, r8)

00010b1c <PMAToUserBufferCopy>:
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
   10b1c:	b480      	push	{r7}
   10b1e:	b086      	sub	sp, #24
   10b20:	af00      	add	r7, sp, #0
   10b22:	60b8      	str	r0, [r7, #8]
   10b24:	4613      	mov	r3, r2
   10b26:	460a      	mov	r2, r1
   10b28:	80ba      	strh	r2, [r7, #4]
   10b2a:	803b      	strh	r3, [r7, #0]
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
   10b2c:	883b      	ldrh	r3, [r7, #0]
   10b2e:	f103 0301 	add.w	r3, r3, #1	; 0x1
   10b32:	ea4f 0363 	mov.w	r3, r3, asr #1
   10b36:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
   10b38:	88bb      	ldrh	r3, [r7, #4]
   10b3a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   10b3e:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
   10b42:	ea4f 0343 	mov.w	r3, r3, lsl #1
   10b46:	617b      	str	r3, [r7, #20]
  for (i = n; i != 0; i--)
   10b48:	68fb      	ldr	r3, [r7, #12]
   10b4a:	613b      	str	r3, [r7, #16]
   10b4c:	e014      	b.n	10b78 <PMAToUserBufferCopy+0x5c>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
   10b4e:	68bb      	ldr	r3, [r7, #8]
   10b50:	697a      	ldr	r2, [r7, #20]
   10b52:	6812      	ldr	r2, [r2, #0]
   10b54:	b292      	uxth	r2, r2
   10b56:	801a      	strh	r2, [r3, #0]
   10b58:	68bb      	ldr	r3, [r7, #8]
   10b5a:	f103 0301 	add.w	r3, r3, #1	; 0x1
   10b5e:	60bb      	str	r3, [r7, #8]
   10b60:	697b      	ldr	r3, [r7, #20]
   10b62:	f103 0304 	add.w	r3, r3, #4	; 0x4
   10b66:	617b      	str	r3, [r7, #20]
    pbUsrBuf++;
   10b68:	68bb      	ldr	r3, [r7, #8]
   10b6a:	f103 0301 	add.w	r3, r3, #1	; 0x1
   10b6e:	60bb      	str	r3, [r7, #8]
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
   10b70:	693b      	ldr	r3, [r7, #16]
   10b72:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   10b76:	613b      	str	r3, [r7, #16]
   10b78:	693b      	ldr	r3, [r7, #16]
   10b7a:	2b00      	cmp	r3, #0
   10b7c:	d1e7      	bne.n	10b4e <PMAToUserBufferCopy+0x32>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
   10b7e:	f107 0718 	add.w	r7, r7, #24	; 0x18
   10b82:	46bd      	mov	sp, r7
   10b84:	bc80      	pop	{r7}
   10b86:	4770      	bx	lr

00010b88 <SetCNTR>:
* Input          : wRegValue: new register value.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetCNTR(uint16_t wRegValue)
{
   10b88:	b480      	push	{r7}
   10b8a:	b081      	sub	sp, #4
   10b8c:	af00      	add	r7, sp, #0
   10b8e:	4603      	mov	r3, r0
   10b90:	803b      	strh	r3, [r7, #0]
  _SetCNTR(wRegValue);
   10b92:	f645 4340 	movw	r3, #23616	; 0x5c40
   10b96:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10b9a:	883a      	ldrh	r2, [r7, #0]
   10b9c:	601a      	str	r2, [r3, #0]
}
   10b9e:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10ba2:	46bd      	mov	sp, r7
   10ba4:	bc80      	pop	{r7}
   10ba6:	4770      	bx	lr

00010ba8 <GetCNTR>:
* Input          : None.
* Output         : None.
* Return         : CNTR register Value.
*******************************************************************************/
uint16_t GetCNTR(void)
{
   10ba8:	b480      	push	{r7}
   10baa:	af00      	add	r7, sp, #0
  return(_GetCNTR());
   10bac:	f645 4340 	movw	r3, #23616	; 0x5c40
   10bb0:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10bb4:	681b      	ldr	r3, [r3, #0]
   10bb6:	b29b      	uxth	r3, r3
}
   10bb8:	4618      	mov	r0, r3
   10bba:	46bd      	mov	sp, r7
   10bbc:	bc80      	pop	{r7}
   10bbe:	4770      	bx	lr

00010bc0 <SetISTR>:
* Input          : wRegValue: new register value.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetISTR(uint16_t wRegValue)
{
   10bc0:	b480      	push	{r7}
   10bc2:	b081      	sub	sp, #4
   10bc4:	af00      	add	r7, sp, #0
   10bc6:	4603      	mov	r3, r0
   10bc8:	803b      	strh	r3, [r7, #0]
  _SetISTR(wRegValue);
   10bca:	f645 4344 	movw	r3, #23620	; 0x5c44
   10bce:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10bd2:	883a      	ldrh	r2, [r7, #0]
   10bd4:	601a      	str	r2, [r3, #0]
}
   10bd6:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10bda:	46bd      	mov	sp, r7
   10bdc:	bc80      	pop	{r7}
   10bde:	4770      	bx	lr

00010be0 <GetISTR>:
* Input          : None.
* Output         : None.
* Return         : ISTR register Value
*******************************************************************************/
uint16_t GetISTR(void)
{
   10be0:	b480      	push	{r7}
   10be2:	af00      	add	r7, sp, #0
  return(_GetISTR());
   10be4:	f645 4344 	movw	r3, #23620	; 0x5c44
   10be8:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10bec:	681b      	ldr	r3, [r3, #0]
   10bee:	b29b      	uxth	r3, r3
}
   10bf0:	4618      	mov	r0, r3
   10bf2:	46bd      	mov	sp, r7
   10bf4:	bc80      	pop	{r7}
   10bf6:	4770      	bx	lr

00010bf8 <GetFNR>:
* Input          : None.
* Output         : None.
* Return         : FNR register Value
*******************************************************************************/
uint16_t GetFNR(void)
{
   10bf8:	b480      	push	{r7}
   10bfa:	af00      	add	r7, sp, #0
  return(_GetFNR());
   10bfc:	f645 4348 	movw	r3, #23624	; 0x5c48
   10c00:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10c04:	681b      	ldr	r3, [r3, #0]
   10c06:	b29b      	uxth	r3, r3
}
   10c08:	4618      	mov	r0, r3
   10c0a:	46bd      	mov	sp, r7
   10c0c:	bc80      	pop	{r7}
   10c0e:	4770      	bx	lr

00010c10 <SetDADDR>:
* Input          : wRegValue: new register value.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDADDR(uint16_t wRegValue)
{
   10c10:	b480      	push	{r7}
   10c12:	b081      	sub	sp, #4
   10c14:	af00      	add	r7, sp, #0
   10c16:	4603      	mov	r3, r0
   10c18:	803b      	strh	r3, [r7, #0]
  _SetDADDR(wRegValue);
   10c1a:	f645 434c 	movw	r3, #23628	; 0x5c4c
   10c1e:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10c22:	883a      	ldrh	r2, [r7, #0]
   10c24:	601a      	str	r2, [r3, #0]
}
   10c26:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10c2a:	46bd      	mov	sp, r7
   10c2c:	bc80      	pop	{r7}
   10c2e:	4770      	bx	lr

00010c30 <GetDADDR>:
* Input          : None.
* Output         : None.
* Return         : DADDR register Value
*******************************************************************************/
uint16_t GetDADDR(void)
{
   10c30:	b480      	push	{r7}
   10c32:	af00      	add	r7, sp, #0
  return(_GetDADDR());
   10c34:	f645 434c 	movw	r3, #23628	; 0x5c4c
   10c38:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10c3c:	681b      	ldr	r3, [r3, #0]
   10c3e:	b29b      	uxth	r3, r3
}
   10c40:	4618      	mov	r0, r3
   10c42:	46bd      	mov	sp, r7
   10c44:	bc80      	pop	{r7}
   10c46:	4770      	bx	lr

00010c48 <SetBTABLE>:
* Input          : wRegValue: New register value.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(uint16_t wRegValue)
{
   10c48:	b480      	push	{r7}
   10c4a:	b081      	sub	sp, #4
   10c4c:	af00      	add	r7, sp, #0
   10c4e:	4603      	mov	r3, r0
   10c50:	803b      	strh	r3, [r7, #0]
  _SetBTABLE(wRegValue);
   10c52:	f645 4250 	movw	r2, #23632	; 0x5c50
   10c56:	f2c4 0200 	movt	r2, #16384	; 0x4000
   10c5a:	8839      	ldrh	r1, [r7, #0]
   10c5c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
   10c60:	f2c0 0300 	movt	r3, #0	; 0x0
   10c64:	ea01 0303 	and.w	r3, r1, r3
   10c68:	6013      	str	r3, [r2, #0]
}
   10c6a:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10c6e:	46bd      	mov	sp, r7
   10c70:	bc80      	pop	{r7}
   10c72:	4770      	bx	lr

00010c74 <GetBTABLE>:
* Input          : None. 
* Output         : None.
* Return         : BTABLE address.
*******************************************************************************/
uint16_t GetBTABLE(void)
{
   10c74:	b480      	push	{r7}
   10c76:	af00      	add	r7, sp, #0
  return(_GetBTABLE());
   10c78:	f645 4350 	movw	r3, #23632	; 0x5c50
   10c7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
   10c80:	681b      	ldr	r3, [r3, #0]
   10c82:	b29b      	uxth	r3, r3
}
   10c84:	4618      	mov	r0, r3
   10c86:	46bd      	mov	sp, r7
   10c88:	bc80      	pop	{r7}
   10c8a:	4770      	bx	lr

00010c8c <SetENDPOINT>:
*                  wRegValue.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetENDPOINT(uint8_t bEpNum, uint16_t wRegValue)
{
   10c8c:	b480      	push	{r7}
   10c8e:	b082      	sub	sp, #8
   10c90:	af00      	add	r7, sp, #0
   10c92:	4602      	mov	r2, r0
   10c94:	460b      	mov	r3, r1
   10c96:	713a      	strb	r2, [r7, #4]
   10c98:	803b      	strh	r3, [r7, #0]
  _SetENDPOINT(bEpNum, wRegValue);
   10c9a:	793b      	ldrb	r3, [r7, #4]
   10c9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10ca0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10ca4:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10ca8:	883a      	ldrh	r2, [r7, #0]
   10caa:	601a      	str	r2, [r3, #0]
}
   10cac:	f107 0708 	add.w	r7, r7, #8	; 0x8
   10cb0:	46bd      	mov	sp, r7
   10cb2:	bc80      	pop	{r7}
   10cb4:	4770      	bx	lr
   10cb6:	46c0      	nop			(mov r8, r8)

00010cb8 <GetENDPOINT>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
   10cb8:	b480      	push	{r7}
   10cba:	b081      	sub	sp, #4
   10cbc:	af00      	add	r7, sp, #0
   10cbe:	4603      	mov	r3, r0
   10cc0:	703b      	strb	r3, [r7, #0]
  return(_GetENDPOINT(bEpNum));
   10cc2:	783b      	ldrb	r3, [r7, #0]
   10cc4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10cc8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10ccc:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10cd0:	681b      	ldr	r3, [r3, #0]
   10cd2:	b29b      	uxth	r3, r3
}
   10cd4:	4618      	mov	r0, r3
   10cd6:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10cda:	46bd      	mov	sp, r7
   10cdc:	bc80      	pop	{r7}
   10cde:	4770      	bx	lr

00010ce0 <SetEPType>:
*                  wType: type definition.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(uint8_t bEpNum, uint16_t wType)
{
   10ce0:	b480      	push	{r7}
   10ce2:	b082      	sub	sp, #8
   10ce4:	af00      	add	r7, sp, #0
   10ce6:	4602      	mov	r2, r0
   10ce8:	460b      	mov	r3, r1
   10cea:	713a      	strb	r2, [r7, #4]
   10cec:	803b      	strh	r3, [r7, #0]
  _SetEPType(bEpNum, wType);
   10cee:	793b      	ldrb	r3, [r7, #4]
   10cf0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10cf4:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   10cf8:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   10cfc:	793b      	ldrb	r3, [r7, #4]
   10cfe:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d02:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10d06:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10d0a:	681b      	ldr	r3, [r3, #0]
   10d0c:	b29b      	uxth	r3, r3
   10d0e:	b299      	uxth	r1, r3
   10d10:	f648 138f 	movw	r3, #35215	; 0x898f
   10d14:	f2c0 0300 	movt	r3, #0	; 0x0
   10d18:	ea01 0303 	and.w	r3, r1, r3
   10d1c:	4619      	mov	r1, r3
   10d1e:	883b      	ldrh	r3, [r7, #0]
   10d20:	ea41 0303 	orr.w	r3, r1, r3
   10d24:	b29b      	uxth	r3, r3
   10d26:	b29b      	uxth	r3, r3
   10d28:	6013      	str	r3, [r2, #0]
}
   10d2a:	f107 0708 	add.w	r7, r7, #8	; 0x8
   10d2e:	46bd      	mov	sp, r7
   10d30:	bc80      	pop	{r7}
   10d32:	4770      	bx	lr

00010d34 <GetEPType>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Endpoint Type
*******************************************************************************/
uint16_t GetEPType(uint8_t bEpNum)
{
   10d34:	b480      	push	{r7}
   10d36:	b081      	sub	sp, #4
   10d38:	af00      	add	r7, sp, #0
   10d3a:	4603      	mov	r3, r0
   10d3c:	703b      	strb	r3, [r7, #0]
  return(_GetEPType(bEpNum));
   10d3e:	783b      	ldrb	r3, [r7, #0]
   10d40:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10d48:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10d4c:	681b      	ldr	r3, [r3, #0]
   10d4e:	b29b      	uxth	r3, r3
   10d50:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
   10d54:	4618      	mov	r0, r3
   10d56:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10d5a:	46bd      	mov	sp, r7
   10d5c:	bc80      	pop	{r7}
   10d5e:	4770      	bx	lr

00010d60 <SetEPTxStatus>:
*                  wState: new state.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
   10d60:	b490      	push	{r4, r7}
   10d62:	b082      	sub	sp, #8
   10d64:	af00      	add	r7, sp, #0
   10d66:	4602      	mov	r2, r0
   10d68:	460b      	mov	r3, r1
   10d6a:	713a      	strb	r2, [r7, #4]
   10d6c:	803b      	strh	r3, [r7, #0]
  _SetEPTxStatus(bEpNum, wState);
   10d6e:	793b      	ldrb	r3, [r7, #4]
   10d70:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10d74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10d78:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10d7c:	681b      	ldr	r3, [r3, #0]
   10d7e:	b29b      	uxth	r3, r3
   10d80:	461c      	mov	r4, r3
   10d82:	f648 73bf 	movw	r3, #36799	; 0x8fbf
   10d86:	f2c0 0300 	movt	r3, #0	; 0x0
   10d8a:	ea04 0303 	and.w	r3, r4, r3
   10d8e:	461c      	mov	r4, r3
   10d90:	883b      	ldrh	r3, [r7, #0]
   10d92:	f003 0310 	and.w	r3, r3, #16	; 0x10
   10d96:	2b00      	cmp	r3, #0
   10d98:	d002      	beq.n	10da0 <SetEPTxStatus+0x40>
   10d9a:	f084 0310 	eor.w	r3, r4, #16	; 0x10
   10d9e:	b29c      	uxth	r4, r3
   10da0:	883b      	ldrh	r3, [r7, #0]
   10da2:	f003 0320 	and.w	r3, r3, #32	; 0x20
   10da6:	2b00      	cmp	r3, #0
   10da8:	d002      	beq.n	10db0 <SetEPTxStatus+0x50>
   10daa:	f084 0320 	eor.w	r3, r4, #32	; 0x20
   10dae:	b29c      	uxth	r4, r3
   10db0:	793b      	ldrb	r3, [r7, #4]
   10db2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10db6:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   10dba:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   10dbe:	f248 0380 	movw	r3, #32896	; 0x8080
   10dc2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   10dc6:	ea44 0303 	orr.w	r3, r4, r3
   10dca:	b29b      	uxth	r3, r3
   10dcc:	6013      	str	r3, [r2, #0]
}
   10dce:	f107 0708 	add.w	r7, r7, #8	; 0x8
   10dd2:	46bd      	mov	sp, r7
   10dd4:	bc90      	pop	{r4, r7}
   10dd6:	4770      	bx	lr

00010dd8 <SetEPRxStatus>:
*                  wState: new state.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
   10dd8:	b490      	push	{r4, r7}
   10dda:	b082      	sub	sp, #8
   10ddc:	af00      	add	r7, sp, #0
   10dde:	4602      	mov	r2, r0
   10de0:	460b      	mov	r3, r1
   10de2:	713a      	strb	r2, [r7, #4]
   10de4:	803b      	strh	r3, [r7, #0]
  _SetEPRxStatus(bEpNum, wState);
   10de6:	793b      	ldrb	r3, [r7, #4]
   10de8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10dec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10df0:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10df4:	681b      	ldr	r3, [r3, #0]
   10df6:	b29b      	uxth	r3, r3
   10df8:	461c      	mov	r4, r3
   10dfa:	f64b 738f 	movw	r3, #49039	; 0xbf8f
   10dfe:	f2c0 0300 	movt	r3, #0	; 0x0
   10e02:	ea04 0303 	and.w	r3, r4, r3
   10e06:	461c      	mov	r4, r3
   10e08:	883b      	ldrh	r3, [r7, #0]
   10e0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   10e0e:	2b00      	cmp	r3, #0
   10e10:	d002      	beq.n	10e18 <SetEPRxStatus+0x40>
   10e12:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
   10e16:	b29c      	uxth	r4, r3
   10e18:	883b      	ldrh	r3, [r7, #0]
   10e1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   10e1e:	2b00      	cmp	r3, #0
   10e20:	d002      	beq.n	10e28 <SetEPRxStatus+0x50>
   10e22:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
   10e26:	b29c      	uxth	r4, r3
   10e28:	793b      	ldrb	r3, [r7, #4]
   10e2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10e2e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   10e32:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   10e36:	f248 0380 	movw	r3, #32896	; 0x8080
   10e3a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   10e3e:	ea44 0303 	orr.w	r3, r4, r3
   10e42:	b29b      	uxth	r3, r3
   10e44:	6013      	str	r3, [r2, #0]
}
   10e46:	f107 0708 	add.w	r7, r7, #8	; 0x8
   10e4a:	46bd      	mov	sp, r7
   10e4c:	bc90      	pop	{r4, r7}
   10e4e:	4770      	bx	lr

00010e50 <SetDouBleBuffEPStall>:
*                  bDir: Endpoint direction.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
   10e50:	b580      	push	{r7, lr}
   10e52:	b083      	sub	sp, #12
   10e54:	af00      	add	r7, sp, #0
   10e56:	4602      	mov	r2, r0
   10e58:	460b      	mov	r3, r1
   10e5a:	713a      	strb	r2, [r7, #4]
   10e5c:	703b      	strb	r3, [r7, #0]
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
   10e5e:	793b      	ldrb	r3, [r7, #4]
   10e60:	4618      	mov	r0, r3
   10e62:	f7ff ff29 	bl	10cb8 <GetENDPOINT>
   10e66:	4603      	mov	r3, r0
   10e68:	817b      	strh	r3, [r7, #10]
  if (bDir == EP_DBUF_OUT)
   10e6a:	783b      	ldrb	r3, [r7, #0]
   10e6c:	2b01      	cmp	r3, #1
   10e6e:	d10b      	bne.n	10e88 <SetDouBleBuffEPStall+0x38>
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
   10e70:	793b      	ldrb	r3, [r7, #4]
   10e72:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10e76:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10e7a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10e7e:	897a      	ldrh	r2, [r7, #10]
   10e80:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
   10e84:	601a      	str	r2, [r3, #0]
   10e86:	e00d      	b.n	10ea4 <SetDouBleBuffEPStall+0x54>
  }
  else if (bDir == EP_DBUF_IN)
   10e88:	783b      	ldrb	r3, [r7, #0]
   10e8a:	2b02      	cmp	r3, #2
   10e8c:	d10a      	bne.n	10ea4 <SetDouBleBuffEPStall+0x54>
  { /* IN double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPTX_DTOG1);
   10e8e:	793b      	ldrb	r3, [r7, #4]
   10e90:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10e94:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10e98:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10e9c:	897a      	ldrh	r2, [r7, #10]
   10e9e:	f022 0210 	bic.w	r2, r2, #16	; 0x10
   10ea2:	601a      	str	r2, [r3, #0]
  }
}
   10ea4:	f107 070c 	add.w	r7, r7, #12	; 0xc
   10ea8:	46bd      	mov	sp, r7
   10eaa:	bd80      	pop	{r7, pc}

00010eac <GetEPTxStatus>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Endpoint TX Status
*******************************************************************************/
uint16_t GetEPTxStatus(uint8_t bEpNum)
{
   10eac:	b480      	push	{r7}
   10eae:	b081      	sub	sp, #4
   10eb0:	af00      	add	r7, sp, #0
   10eb2:	4603      	mov	r3, r0
   10eb4:	703b      	strb	r3, [r7, #0]
  return(_GetEPTxStatus(bEpNum));
   10eb6:	783b      	ldrb	r3, [r7, #0]
   10eb8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10ebc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10ec0:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10ec4:	681b      	ldr	r3, [r3, #0]
   10ec6:	b29b      	uxth	r3, r3
   10ec8:	f003 0330 	and.w	r3, r3, #48	; 0x30
}
   10ecc:	4618      	mov	r0, r3
   10ece:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10ed2:	46bd      	mov	sp, r7
   10ed4:	bc80      	pop	{r7}
   10ed6:	4770      	bx	lr

00010ed8 <GetEPRxStatus>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Endpoint RX Status
*******************************************************************************/
uint16_t GetEPRxStatus(uint8_t bEpNum)
{
   10ed8:	b480      	push	{r7}
   10eda:	b081      	sub	sp, #4
   10edc:	af00      	add	r7, sp, #0
   10ede:	4603      	mov	r3, r0
   10ee0:	703b      	strb	r3, [r7, #0]
  return(_GetEPRxStatus(bEpNum));
   10ee2:	783b      	ldrb	r3, [r7, #0]
   10ee4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10ee8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10eec:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10ef0:	681b      	ldr	r3, [r3, #0]
   10ef2:	b29b      	uxth	r3, r3
   10ef4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
}
   10ef8:	4618      	mov	r0, r3
   10efa:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10efe:	46bd      	mov	sp, r7
   10f00:	bc80      	pop	{r7}
   10f02:	4770      	bx	lr

00010f04 <SetEPTxValid>:
* Input          : bEpNum: Endpoint Number.  
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(uint8_t bEpNum)
{
   10f04:	b490      	push	{r4, r7}
   10f06:	b081      	sub	sp, #4
   10f08:	af00      	add	r7, sp, #0
   10f0a:	4603      	mov	r3, r0
   10f0c:	703b      	strb	r3, [r7, #0]
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
   10f0e:	783b      	ldrb	r3, [r7, #0]
   10f10:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f14:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10f18:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10f1c:	681b      	ldr	r3, [r3, #0]
   10f1e:	b29b      	uxth	r3, r3
   10f20:	461c      	mov	r4, r3
   10f22:	f648 73bf 	movw	r3, #36799	; 0x8fbf
   10f26:	f2c0 0300 	movt	r3, #0	; 0x0
   10f2a:	ea04 0303 	and.w	r3, r4, r3
   10f2e:	461c      	mov	r4, r3
   10f30:	f084 0310 	eor.w	r3, r4, #16	; 0x10
   10f34:	b29c      	uxth	r4, r3
   10f36:	f084 0320 	eor.w	r3, r4, #32	; 0x20
   10f3a:	b29c      	uxth	r4, r3
   10f3c:	783b      	ldrb	r3, [r7, #0]
   10f3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f42:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   10f46:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   10f4a:	f248 0380 	movw	r3, #32896	; 0x8080
   10f4e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   10f52:	ea44 0303 	orr.w	r3, r4, r3
   10f56:	b29b      	uxth	r3, r3
   10f58:	6013      	str	r3, [r2, #0]
}
   10f5a:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10f5e:	46bd      	mov	sp, r7
   10f60:	bc90      	pop	{r4, r7}
   10f62:	4770      	bx	lr

00010f64 <SetEPRxValid>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(uint8_t bEpNum)
{
   10f64:	b490      	push	{r4, r7}
   10f66:	b081      	sub	sp, #4
   10f68:	af00      	add	r7, sp, #0
   10f6a:	4603      	mov	r3, r0
   10f6c:	703b      	strb	r3, [r7, #0]
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
   10f6e:	783b      	ldrb	r3, [r7, #0]
   10f70:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10f78:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10f7c:	681b      	ldr	r3, [r3, #0]
   10f7e:	b29b      	uxth	r3, r3
   10f80:	461c      	mov	r4, r3
   10f82:	f64b 738f 	movw	r3, #49039	; 0xbf8f
   10f86:	f2c0 0300 	movt	r3, #0	; 0x0
   10f8a:	ea04 0303 	and.w	r3, r4, r3
   10f8e:	461c      	mov	r4, r3
   10f90:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
   10f94:	b29c      	uxth	r4, r3
   10f96:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
   10f9a:	b29c      	uxth	r4, r3
   10f9c:	783b      	ldrb	r3, [r7, #0]
   10f9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10fa2:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   10fa6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   10faa:	f248 0380 	movw	r3, #32896	; 0x8080
   10fae:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   10fb2:	ea44 0303 	orr.w	r3, r4, r3
   10fb6:	b29b      	uxth	r3, r3
   10fb8:	6013      	str	r3, [r2, #0]
}
   10fba:	f107 0704 	add.w	r7, r7, #4	; 0x4
   10fbe:	46bd      	mov	sp, r7
   10fc0:	bc90      	pop	{r4, r7}
   10fc2:	4770      	bx	lr

00010fc4 <SetEP_KIND>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEP_KIND(uint8_t bEpNum)
{
   10fc4:	b480      	push	{r7}
   10fc6:	b081      	sub	sp, #4
   10fc8:	af00      	add	r7, sp, #0
   10fca:	4603      	mov	r3, r0
   10fcc:	703b      	strb	r3, [r7, #0]
  _SetEP_KIND(bEpNum);
   10fce:	783b      	ldrb	r3, [r7, #0]
   10fd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10fd4:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   10fd8:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   10fdc:	783b      	ldrb	r3, [r7, #0]
   10fde:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10fe2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   10fe6:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   10fea:	681b      	ldr	r3, [r3, #0]
   10fec:	b29b      	uxth	r3, r3
   10fee:	4619      	mov	r1, r3
   10ff0:	f640 630f 	movw	r3, #3599	; 0xe0f
   10ff4:	f2c0 0300 	movt	r3, #0	; 0x0
   10ff8:	ea01 0303 	and.w	r3, r1, r3
   10ffc:	4619      	mov	r1, r3
   10ffe:	f248 1380 	movw	r3, #33152	; 0x8180
   11002:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   11006:	ea41 0303 	orr.w	r3, r1, r3
   1100a:	b29b      	uxth	r3, r3
   1100c:	6013      	str	r3, [r2, #0]
}
   1100e:	f107 0704 	add.w	r7, r7, #4	; 0x4
   11012:	46bd      	mov	sp, r7
   11014:	bc80      	pop	{r7}
   11016:	4770      	bx	lr

00011018 <ClearEP_KIND>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_KIND(uint8_t bEpNum)
{
   11018:	b480      	push	{r7}
   1101a:	b081      	sub	sp, #4
   1101c:	af00      	add	r7, sp, #0
   1101e:	4603      	mov	r3, r0
   11020:	703b      	strb	r3, [r7, #0]
  _ClearEP_KIND(bEpNum);
   11022:	783b      	ldrb	r3, [r7, #0]
   11024:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11028:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   1102c:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   11030:	783b      	ldrb	r3, [r7, #0]
   11032:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11036:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1103a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   1103e:	681b      	ldr	r3, [r3, #0]
   11040:	b29b      	uxth	r3, r3
   11042:	b299      	uxth	r1, r3
   11044:	f640 630f 	movw	r3, #3599	; 0xe0f
   11048:	f2c0 0300 	movt	r3, #0	; 0x0
   1104c:	ea01 0303 	and.w	r3, r1, r3
   11050:	4619      	mov	r1, r3
   11052:	460b      	mov	r3, r1
   11054:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
   11058:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
   1105c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   11060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   11064:	b29b      	uxth	r3, r3
   11066:	b29b      	uxth	r3, r3
   11068:	6013      	str	r3, [r2, #0]
}
   1106a:	f107 0704 	add.w	r7, r7, #4	; 0x4
   1106e:	46bd      	mov	sp, r7
   11070:	bc80      	pop	{r7}
   11072:	4770      	bx	lr

00011074 <Clear_Status_Out>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(uint8_t bEpNum)
{
   11074:	b480      	push	{r7}
   11076:	b081      	sub	sp, #4
   11078:	af00      	add	r7, sp, #0
   1107a:	4603      	mov	r3, r0
   1107c:	703b      	strb	r3, [r7, #0]
  _ClearEP_KIND(bEpNum);
   1107e:	783b      	ldrb	r3, [r7, #0]
   11080:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11084:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   11088:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   1108c:	783b      	ldrb	r3, [r7, #0]
   1108e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11092:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   11096:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   1109a:	681b      	ldr	r3, [r3, #0]
   1109c:	b29b      	uxth	r3, r3
   1109e:	b299      	uxth	r1, r3
   110a0:	f640 630f 	movw	r3, #3599	; 0xe0f
   110a4:	f2c0 0300 	movt	r3, #0	; 0x0
   110a8:	ea01 0303 	and.w	r3, r1, r3
   110ac:	4619      	mov	r1, r3
   110ae:	460b      	mov	r3, r1
   110b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
   110b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
   110b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   110bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   110c0:	b29b      	uxth	r3, r3
   110c2:	b29b      	uxth	r3, r3
   110c4:	6013      	str	r3, [r2, #0]
}
   110c6:	f107 0704 	add.w	r7, r7, #4	; 0x4
   110ca:	46bd      	mov	sp, r7
   110cc:	bc80      	pop	{r7}
   110ce:	4770      	bx	lr

000110d0 <Set_Status_Out>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_Status_Out(uint8_t bEpNum)
{
   110d0:	b480      	push	{r7}
   110d2:	b081      	sub	sp, #4
   110d4:	af00      	add	r7, sp, #0
   110d6:	4603      	mov	r3, r0
   110d8:	703b      	strb	r3, [r7, #0]
  _SetEP_KIND(bEpNum);
   110da:	783b      	ldrb	r3, [r7, #0]
   110dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   110e0:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   110e4:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   110e8:	783b      	ldrb	r3, [r7, #0]
   110ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
   110ee:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   110f2:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   110f6:	681b      	ldr	r3, [r3, #0]
   110f8:	b29b      	uxth	r3, r3
   110fa:	4619      	mov	r1, r3
   110fc:	f640 630f 	movw	r3, #3599	; 0xe0f
   11100:	f2c0 0300 	movt	r3, #0	; 0x0
   11104:	ea01 0303 	and.w	r3, r1, r3
   11108:	4619      	mov	r1, r3
   1110a:	f248 1380 	movw	r3, #33152	; 0x8180
   1110e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   11112:	ea41 0303 	orr.w	r3, r1, r3
   11116:	b29b      	uxth	r3, r3
   11118:	6013      	str	r3, [r2, #0]
}
   1111a:	f107 0704 	add.w	r7, r7, #4	; 0x4
   1111e:	46bd      	mov	sp, r7
   11120:	bc80      	pop	{r7}
   11122:	4770      	bx	lr

00011124 <SetEPDoubleBuff>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDoubleBuff(uint8_t bEpNum)
{
   11124:	b480      	push	{r7}
   11126:	b081      	sub	sp, #4
   11128:	af00      	add	r7, sp, #0
   1112a:	4603      	mov	r3, r0
   1112c:	703b      	strb	r3, [r7, #0]
  _SetEP_KIND(bEpNum);
   1112e:	783b      	ldrb	r3, [r7, #0]
   11130:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11134:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   11138:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   1113c:	783b      	ldrb	r3, [r7, #0]
   1113e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11142:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   11146:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   1114a:	681b      	ldr	r3, [r3, #0]
   1114c:	b29b      	uxth	r3, r3
   1114e:	4619      	mov	r1, r3
   11150:	f640 630f 	movw	r3, #3599	; 0xe0f
   11154:	f2c0 0300 	movt	r3, #0	; 0x0
   11158:	ea01 0303 	and.w	r3, r1, r3
   1115c:	4619      	mov	r1, r3
   1115e:	f248 1380 	movw	r3, #33152	; 0x8180
   11162:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   11166:	ea41 0303 	orr.w	r3, r1, r3
   1116a:	b29b      	uxth	r3, r3
   1116c:	6013      	str	r3, [r2, #0]
}
   1116e:	f107 0704 	add.w	r7, r7, #4	; 0x4
   11172:	46bd      	mov	sp, r7
   11174:	bc80      	pop	{r7}
   11176:	4770      	bx	lr

00011178 <ClearEPDoubleBuff>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEPDoubleBuff(uint8_t bEpNum)
{
   11178:	b480      	push	{r7}
   1117a:	b081      	sub	sp, #4
   1117c:	af00      	add	r7, sp, #0
   1117e:	4603      	mov	r3, r0
   11180:	703b      	strb	r3, [r7, #0]
  _ClearEP_KIND(bEpNum);
   11182:	783b      	ldrb	r3, [r7, #0]
   11184:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11188:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   1118c:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   11190:	783b      	ldrb	r3, [r7, #0]
   11192:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11196:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1119a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   1119e:	681b      	ldr	r3, [r3, #0]
   111a0:	b29b      	uxth	r3, r3
   111a2:	b299      	uxth	r1, r3
   111a4:	f640 630f 	movw	r3, #3599	; 0xe0f
   111a8:	f2c0 0300 	movt	r3, #0	; 0x0
   111ac:	ea01 0303 	and.w	r3, r1, r3
   111b0:	4619      	mov	r1, r3
   111b2:	460b      	mov	r3, r1
   111b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
   111b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
   111bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   111c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   111c4:	b29b      	uxth	r3, r3
   111c6:	b29b      	uxth	r3, r3
   111c8:	6013      	str	r3, [r2, #0]
}
   111ca:	f107 0704 	add.w	r7, r7, #4	; 0x4
   111ce:	46bd      	mov	sp, r7
   111d0:	bc80      	pop	{r7}
   111d2:	4770      	bx	lr

000111d4 <GetTxStallStatus>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Tx Stall status.
*******************************************************************************/
uint16_t GetTxStallStatus(uint8_t bEpNum)
{
   111d4:	b480      	push	{r7}
   111d6:	b081      	sub	sp, #4
   111d8:	af00      	add	r7, sp, #0
   111da:	4603      	mov	r3, r0
   111dc:	703b      	strb	r3, [r7, #0]
  return(_GetTxStallStatus(bEpNum));
   111de:	783b      	ldrb	r3, [r7, #0]
   111e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   111e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   111e8:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   111ec:	681b      	ldr	r3, [r3, #0]
   111ee:	b29b      	uxth	r3, r3
   111f0:	f003 0330 	and.w	r3, r3, #48	; 0x30
   111f4:	2b10      	cmp	r3, #16
   111f6:	bf14      	ite	ne
   111f8:	2300      	movne	r3, #0
   111fa:	2301      	moveq	r3, #1
}
   111fc:	4618      	mov	r0, r3
   111fe:	f107 0704 	add.w	r7, r7, #4	; 0x4
   11202:	46bd      	mov	sp, r7
   11204:	bc80      	pop	{r7}
   11206:	4770      	bx	lr

00011208 <GetRxStallStatus>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Rx Stall status.
*******************************************************************************/
uint16_t GetRxStallStatus(uint8_t bEpNum)
{
   11208:	b480      	push	{r7}
   1120a:	b081      	sub	sp, #4
   1120c:	af00      	add	r7, sp, #0
   1120e:	4603      	mov	r3, r0
   11210:	703b      	strb	r3, [r7, #0]
  return(_GetRxStallStatus(bEpNum));
   11212:	783b      	ldrb	r3, [r7, #0]
   11214:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11218:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1121c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   11220:	681b      	ldr	r3, [r3, #0]
   11222:	b29b      	uxth	r3, r3
   11224:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
   11228:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
   1122c:	bf14      	ite	ne
   1122e:	2300      	movne	r3, #0
   11230:	2301      	moveq	r3, #1
}
   11232:	4618      	mov	r0, r3
   11234:	f107 0704 	add.w	r7, r7, #4	; 0x4
   11238:	46bd      	mov	sp, r7
   1123a:	bc80      	pop	{r7}
   1123c:	4770      	bx	lr
   1123e:	46c0      	nop			(mov r8, r8)

00011240 <ClearEP_CTR_RX>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_RX(uint8_t bEpNum)
{
   11240:	b480      	push	{r7}
   11242:	b081      	sub	sp, #4
   11244:	af00      	add	r7, sp, #0
   11246:	4603      	mov	r3, r0
   11248:	703b      	strb	r3, [r7, #0]
  _ClearEP_CTR_RX(bEpNum);
   1124a:	783b      	ldrb	r3, [r7, #0]
   1124c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11250:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   11254:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   11258:	783b      	ldrb	r3, [r7, #0]
   1125a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1125e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   11262:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   11266:	681b      	ldr	r3, [r3, #0]
   11268:	b29b      	uxth	r3, r3
   1126a:	4619      	mov	r1, r3
   1126c:	f640 738f 	movw	r3, #3983	; 0xf8f
   11270:	f2c0 0300 	movt	r3, #0	; 0x0
   11274:	ea01 0303 	and.w	r3, r1, r3
   11278:	6013      	str	r3, [r2, #0]
}
   1127a:	f107 0704 	add.w	r7, r7, #4	; 0x4
   1127e:	46bd      	mov	sp, r7
   11280:	bc80      	pop	{r7}
   11282:	4770      	bx	lr

00011284 <ClearEP_CTR_TX>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_TX(uint8_t bEpNum)
{
   11284:	b480      	push	{r7}
   11286:	b081      	sub	sp, #4
   11288:	af00      	add	r7, sp, #0
   1128a:	4603      	mov	r3, r0
   1128c:	703b      	strb	r3, [r7, #0]
  _ClearEP_CTR_TX(bEpNum);
   1128e:	783b      	ldrb	r3, [r7, #0]
   11290:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11294:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   11298:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   1129c:	783b      	ldrb	r3, [r7, #0]
   1129e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   112a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   112a6:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   112aa:	681b      	ldr	r3, [r3, #0]
   112ac:	b29b      	uxth	r3, r3
   112ae:	4619      	mov	r1, r3
   112b0:	f648 730f 	movw	r3, #36623	; 0x8f0f
   112b4:	f2c0 0300 	movt	r3, #0	; 0x0
   112b8:	ea01 0303 	and.w	r3, r1, r3
   112bc:	6013      	str	r3, [r2, #0]
}
   112be:	f107 0704 	add.w	r7, r7, #4	; 0x4
   112c2:	46bd      	mov	sp, r7
   112c4:	bc80      	pop	{r7}
   112c6:	4770      	bx	lr

000112c8 <ToggleDTOG_RX>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_RX(uint8_t bEpNum)
{
   112c8:	b480      	push	{r7}
   112ca:	b081      	sub	sp, #4
   112cc:	af00      	add	r7, sp, #0
   112ce:	4603      	mov	r3, r0
   112d0:	703b      	strb	r3, [r7, #0]
  _ToggleDTOG_RX(bEpNum);
   112d2:	783b      	ldrb	r3, [r7, #0]
   112d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   112d8:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   112dc:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   112e0:	783b      	ldrb	r3, [r7, #0]
   112e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   112e6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   112ea:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   112ee:	681b      	ldr	r3, [r3, #0]
   112f0:	b29b      	uxth	r3, r3
   112f2:	4619      	mov	r1, r3
   112f4:	f640 730f 	movw	r3, #3855	; 0xf0f
   112f8:	f2c0 0300 	movt	r3, #0	; 0x0
   112fc:	ea01 0303 	and.w	r3, r1, r3
   11300:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
   11304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   11308:	6013      	str	r3, [r2, #0]
}
   1130a:	f107 0704 	add.w	r7, r7, #4	; 0x4
   1130e:	46bd      	mov	sp, r7
   11310:	bc80      	pop	{r7}
   11312:	4770      	bx	lr

00011314 <ToggleDTOG_TX>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_TX(uint8_t bEpNum)
{
   11314:	b480      	push	{r7}
   11316:	b081      	sub	sp, #4
   11318:	af00      	add	r7, sp, #0
   1131a:	4603      	mov	r3, r0
   1131c:	703b      	strb	r3, [r7, #0]
  _ToggleDTOG_TX(bEpNum);
   1131e:	783b      	ldrb	r3, [r7, #0]
   11320:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11324:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   11328:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   1132c:	783b      	ldrb	r3, [r7, #0]
   1132e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11332:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   11336:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   1133a:	681b      	ldr	r3, [r3, #0]
   1133c:	b29b      	uxth	r3, r3
   1133e:	4619      	mov	r1, r3
   11340:	f640 730f 	movw	r3, #3855	; 0xf0f
   11344:	f2c0 0300 	movt	r3, #0	; 0x0
   11348:	ea01 0303 	and.w	r3, r1, r3
   1134c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   11350:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
   11354:	6013      	str	r3, [r2, #0]
}
   11356:	f107 0704 	add.w	r7, r7, #4	; 0x4
   1135a:	46bd      	mov	sp, r7
   1135c:	bc80      	pop	{r7}
   1135e:	4770      	bx	lr

00011360 <ClearDTOG_RX>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(uint8_t bEpNum)
{
   11360:	b480      	push	{r7}
   11362:	b081      	sub	sp, #4
   11364:	af00      	add	r7, sp, #0
   11366:	4603      	mov	r3, r0
   11368:	703b      	strb	r3, [r7, #0]
  _ClearDTOG_RX(bEpNum);
   1136a:	783b      	ldrb	r3, [r7, #0]
   1136c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11370:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   11374:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   11378:	681b      	ldr	r3, [r3, #0]
   1137a:	b29b      	uxth	r3, r3
   1137c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   11380:	2b00      	cmp	r3, #0
   11382:	d01b      	beq.n	113bc <ClearDTOG_RX+0x5c>
   11384:	783b      	ldrb	r3, [r7, #0]
   11386:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1138a:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   1138e:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   11392:	783b      	ldrb	r3, [r7, #0]
   11394:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11398:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1139c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   113a0:	681b      	ldr	r3, [r3, #0]
   113a2:	b29b      	uxth	r3, r3
   113a4:	4619      	mov	r1, r3
   113a6:	f640 730f 	movw	r3, #3855	; 0xf0f
   113aa:	f2c0 0300 	movt	r3, #0	; 0x0
   113ae:	ea01 0303 	and.w	r3, r1, r3
   113b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
   113b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   113ba:	6013      	str	r3, [r2, #0]
}
   113bc:	f107 0704 	add.w	r7, r7, #4	; 0x4
   113c0:	46bd      	mov	sp, r7
   113c2:	bc80      	pop	{r7}
   113c4:	4770      	bx	lr
   113c6:	46c0      	nop			(mov r8, r8)

000113c8 <ClearDTOG_TX>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(uint8_t bEpNum)
{
   113c8:	b480      	push	{r7}
   113ca:	b081      	sub	sp, #4
   113cc:	af00      	add	r7, sp, #0
   113ce:	4603      	mov	r3, r0
   113d0:	703b      	strb	r3, [r7, #0]
  _ClearDTOG_TX(bEpNum);
   113d2:	783b      	ldrb	r3, [r7, #0]
   113d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   113d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   113dc:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   113e0:	681b      	ldr	r3, [r3, #0]
   113e2:	b29b      	uxth	r3, r3
   113e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
   113e8:	2b00      	cmp	r3, #0
   113ea:	d01b      	beq.n	11424 <ClearDTOG_TX+0x5c>
   113ec:	783b      	ldrb	r3, [r7, #0]
   113ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   113f2:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   113f6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   113fa:	783b      	ldrb	r3, [r7, #0]
   113fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11400:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   11404:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   11408:	681b      	ldr	r3, [r3, #0]
   1140a:	b29b      	uxth	r3, r3
   1140c:	4619      	mov	r1, r3
   1140e:	f640 730f 	movw	r3, #3855	; 0xf0f
   11412:	f2c0 0300 	movt	r3, #0	; 0x0
   11416:	ea01 0303 	and.w	r3, r1, r3
   1141a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   1141e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
   11422:	6013      	str	r3, [r2, #0]
}
   11424:	f107 0704 	add.w	r7, r7, #4	; 0x4
   11428:	46bd      	mov	sp, r7
   1142a:	bc80      	pop	{r7}
   1142c:	4770      	bx	lr
   1142e:	46c0      	nop			(mov r8, r8)

00011430 <SetEPAddress>:
*                  bAddr: New endpoint address.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPAddress(uint8_t bEpNum, uint8_t bAddr)
{
   11430:	b480      	push	{r7}
   11432:	b082      	sub	sp, #8
   11434:	af00      	add	r7, sp, #0
   11436:	4602      	mov	r2, r0
   11438:	460b      	mov	r3, r1
   1143a:	713a      	strb	r2, [r7, #4]
   1143c:	703b      	strb	r3, [r7, #0]
  _SetEPAddress(bEpNum, bAddr);
   1143e:	793b      	ldrb	r3, [r7, #4]
   11440:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11444:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   11448:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   1144c:	793b      	ldrb	r3, [r7, #4]
   1144e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11452:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   11456:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   1145a:	681b      	ldr	r3, [r3, #0]
   1145c:	b29b      	uxth	r3, r3
   1145e:	4619      	mov	r1, r3
   11460:	f640 730f 	movw	r3, #3855	; 0xf0f
   11464:	f2c0 0300 	movt	r3, #0	; 0x0
   11468:	ea01 0303 	and.w	r3, r1, r3
   1146c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   11470:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   11474:	7839      	ldrb	r1, [r7, #0]
   11476:	ea43 0301 	orr.w	r3, r3, r1
   1147a:	6013      	str	r3, [r2, #0]
}
   1147c:	f107 0708 	add.w	r7, r7, #8	; 0x8
   11480:	46bd      	mov	sp, r7
   11482:	bc80      	pop	{r7}
   11484:	4770      	bx	lr
   11486:	46c0      	nop			(mov r8, r8)

00011488 <GetEPAddress>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Endpoint address.
*******************************************************************************/
uint8_t GetEPAddress(uint8_t bEpNum)
{
   11488:	b480      	push	{r7}
   1148a:	b081      	sub	sp, #4
   1148c:	af00      	add	r7, sp, #0
   1148e:	4603      	mov	r3, r0
   11490:	703b      	strb	r3, [r7, #0]
  return(_GetEPAddress(bEpNum));
   11492:	783b      	ldrb	r3, [r7, #0]
   11494:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11498:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1149c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   114a0:	681b      	ldr	r3, [r3, #0]
   114a2:	b2db      	uxtb	r3, r3
   114a4:	f003 030f 	and.w	r3, r3, #15	; 0xf
}
   114a8:	4618      	mov	r0, r3
   114aa:	f107 0704 	add.w	r7, r7, #4	; 0x4
   114ae:	46bd      	mov	sp, r7
   114b0:	bc80      	pop	{r7}
   114b2:	4770      	bx	lr

000114b4 <SetEPTxAddr>:
*                  wAddr: new address. 
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
   114b4:	b480      	push	{r7}
   114b6:	b082      	sub	sp, #8
   114b8:	af00      	add	r7, sp, #0
   114ba:	4602      	mov	r2, r0
   114bc:	460b      	mov	r3, r1
   114be:	713a      	strb	r2, [r7, #4]
   114c0:	803b      	strh	r3, [r7, #0]
  _SetEPTxAddr(bEpNum, wAddr);
   114c2:	f645 4350 	movw	r3, #23632	; 0x5c50
   114c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
   114ca:	681b      	ldr	r3, [r3, #0]
   114cc:	b29b      	uxth	r3, r3
   114ce:	461a      	mov	r2, r3
   114d0:	793b      	ldrb	r3, [r7, #4]
   114d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   114d6:	4413      	add	r3, r2
   114d8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   114dc:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
   114e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
   114e4:	883a      	ldrh	r2, [r7, #0]
   114e6:	ea4f 0252 	mov.w	r2, r2, lsr #1
   114ea:	b292      	uxth	r2, r2
   114ec:	ea4f 0242 	mov.w	r2, r2, lsl #1
   114f0:	601a      	str	r2, [r3, #0]
}
   114f2:	f107 0708 	add.w	r7, r7, #8	; 0x8
   114f6:	46bd      	mov	sp, r7
   114f8:	bc80      	pop	{r7}
   114fa:	4770      	bx	lr

000114fc <SetEPRxAddr>:
*                  wAddr: new address.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
   114fc:	b480      	push	{r7}
   114fe:	b082      	sub	sp, #8
   11500:	af00      	add	r7, sp, #0
   11502:	4602      	mov	r2, r0
   11504:	460b      	mov	r3, r1
   11506:	713a      	strb	r2, [r7, #4]
   11508:	803b      	strh	r3, [r7, #0]
  _SetEPRxAddr(bEpNum, wAddr);
   1150a:	f645 4350 	movw	r3, #23632	; 0x5c50
   1150e:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11512:	681b      	ldr	r3, [r3, #0]
   11514:	b29b      	uxth	r3, r3
   11516:	461a      	mov	r2, r3
   11518:	793b      	ldrb	r3, [r7, #4]
   1151a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1151e:	441a      	add	r2, r3
   11520:	f243 0304 	movw	r3, #12292	; 0x3004
   11524:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11528:	4413      	add	r3, r2
   1152a:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1152e:	883a      	ldrh	r2, [r7, #0]
   11530:	ea4f 0252 	mov.w	r2, r2, lsr #1
   11534:	b292      	uxth	r2, r2
   11536:	ea4f 0242 	mov.w	r2, r2, lsl #1
   1153a:	601a      	str	r2, [r3, #0]
}
   1153c:	f107 0708 	add.w	r7, r7, #8	; 0x8
   11540:	46bd      	mov	sp, r7
   11542:	bc80      	pop	{r7}
   11544:	4770      	bx	lr
   11546:	46c0      	nop			(mov r8, r8)

00011548 <GetEPTxAddr>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
   11548:	b480      	push	{r7}
   1154a:	b081      	sub	sp, #4
   1154c:	af00      	add	r7, sp, #0
   1154e:	4603      	mov	r3, r0
   11550:	703b      	strb	r3, [r7, #0]
  return(_GetEPTxAddr(bEpNum));
   11552:	f645 4350 	movw	r3, #23632	; 0x5c50
   11556:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1155a:	681b      	ldr	r3, [r3, #0]
   1155c:	b29b      	uxth	r3, r3
   1155e:	461a      	mov	r2, r3
   11560:	783b      	ldrb	r3, [r7, #0]
   11562:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11566:	4413      	add	r3, r2
   11568:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   1156c:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
   11570:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11574:	681b      	ldr	r3, [r3, #0]
   11576:	b29b      	uxth	r3, r3
}
   11578:	4618      	mov	r0, r3
   1157a:	f107 0704 	add.w	r7, r7, #4	; 0x4
   1157e:	46bd      	mov	sp, r7
   11580:	bc80      	pop	{r7}
   11582:	4770      	bx	lr

00011584 <GetEPRxAddr>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
   11584:	b480      	push	{r7}
   11586:	b081      	sub	sp, #4
   11588:	af00      	add	r7, sp, #0
   1158a:	4603      	mov	r3, r0
   1158c:	703b      	strb	r3, [r7, #0]
  return(_GetEPRxAddr(bEpNum));
   1158e:	f645 4350 	movw	r3, #23632	; 0x5c50
   11592:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11596:	681b      	ldr	r3, [r3, #0]
   11598:	b29b      	uxth	r3, r3
   1159a:	461a      	mov	r2, r3
   1159c:	783b      	ldrb	r3, [r7, #0]
   1159e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   115a2:	441a      	add	r2, r3
   115a4:	f243 0304 	movw	r3, #12292	; 0x3004
   115a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115ac:	4413      	add	r3, r2
   115ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
   115b2:	681b      	ldr	r3, [r3, #0]
   115b4:	b29b      	uxth	r3, r3
}
   115b6:	4618      	mov	r0, r3
   115b8:	f107 0704 	add.w	r7, r7, #4	; 0x4
   115bc:	46bd      	mov	sp, r7
   115be:	bc80      	pop	{r7}
   115c0:	4770      	bx	lr
   115c2:	46c0      	nop			(mov r8, r8)

000115c4 <SetEPTxCount>:
*                  wCount: new count value.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
   115c4:	b480      	push	{r7}
   115c6:	b082      	sub	sp, #8
   115c8:	af00      	add	r7, sp, #0
   115ca:	4602      	mov	r2, r0
   115cc:	460b      	mov	r3, r1
   115ce:	713a      	strb	r2, [r7, #4]
   115d0:	803b      	strh	r3, [r7, #0]
  _SetEPTxCount(bEpNum, wCount);
   115d2:	f645 4350 	movw	r3, #23632	; 0x5c50
   115d6:	f2c4 0300 	movt	r3, #16384	; 0x4000
   115da:	681b      	ldr	r3, [r3, #0]
   115dc:	b29b      	uxth	r3, r3
   115de:	461a      	mov	r2, r3
   115e0:	793b      	ldrb	r3, [r7, #4]
   115e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   115e6:	441a      	add	r2, r3
   115e8:	f243 0302 	movw	r3, #12290	; 0x3002
   115ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115f0:	4413      	add	r3, r2
   115f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
   115f6:	883a      	ldrh	r2, [r7, #0]
   115f8:	601a      	str	r2, [r3, #0]
}
   115fa:	f107 0708 	add.w	r7, r7, #8	; 0x8
   115fe:	46bd      	mov	sp, r7
   11600:	bc80      	pop	{r7}
   11602:	4770      	bx	lr

00011604 <SetEPCountRxReg>:
*                  wCount: the new register value.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPCountRxReg(uint32_t *pdwReg, uint16_t wCount)
{
   11604:	b480      	push	{r7}
   11606:	b083      	sub	sp, #12
   11608:	af00      	add	r7, sp, #0
   1160a:	6078      	str	r0, [r7, #4]
   1160c:	460b      	mov	r3, r1
   1160e:	803b      	strh	r3, [r7, #0]
  _SetEPCountRxReg(dwReg, wCount);
   11610:	883b      	ldrh	r3, [r7, #0]
   11612:	2b3e      	cmp	r3, #62
   11614:	d915      	bls.n	11642 <SetEPCountRxReg+0x3e>
   11616:	883b      	ldrh	r3, [r7, #0]
   11618:	ea4f 1353 	mov.w	r3, r3, lsr #5
   1161c:	817b      	strh	r3, [r7, #10]
   1161e:	883b      	ldrh	r3, [r7, #0]
   11620:	f003 031f 	and.w	r3, r3, #31	; 0x1f
   11624:	2b00      	cmp	r3, #0
   11626:	d103      	bne.n	11630 <SetEPCountRxReg+0x2c>
   11628:	897b      	ldrh	r3, [r7, #10]
   1162a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   1162e:	817b      	strh	r3, [r7, #10]
   11630:	897b      	ldrh	r3, [r7, #10]
   11632:	ea4f 2383 	mov.w	r3, r3, lsl #10
   11636:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   1163a:	461a      	mov	r2, r3
   1163c:	687b      	ldr	r3, [r7, #4]
   1163e:	601a      	str	r2, [r3, #0]
   11640:	e013      	b.n	1166a <SetEPCountRxReg+0x66>
   11642:	883b      	ldrh	r3, [r7, #0]
   11644:	ea4f 0353 	mov.w	r3, r3, lsr #1
   11648:	817b      	strh	r3, [r7, #10]
   1164a:	883b      	ldrh	r3, [r7, #0]
   1164c:	f003 0301 	and.w	r3, r3, #1	; 0x1
   11650:	b2db      	uxtb	r3, r3
   11652:	2b00      	cmp	r3, #0
   11654:	d003      	beq.n	1165e <SetEPCountRxReg+0x5a>
   11656:	897b      	ldrh	r3, [r7, #10]
   11658:	f103 0301 	add.w	r3, r3, #1	; 0x1
   1165c:	817b      	strh	r3, [r7, #10]
   1165e:	897b      	ldrh	r3, [r7, #10]
   11660:	ea4f 2383 	mov.w	r3, r3, lsl #10
   11664:	461a      	mov	r2, r3
   11666:	687b      	ldr	r3, [r7, #4]
   11668:	601a      	str	r2, [r3, #0]
}
   1166a:	f107 070c 	add.w	r7, r7, #12	; 0xc
   1166e:	46bd      	mov	sp, r7
   11670:	bc80      	pop	{r7}
   11672:	4770      	bx	lr

00011674 <SetEPRxCount>:
*                  wCount: the new count value.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
   11674:	b480      	push	{r7}
   11676:	b084      	sub	sp, #16
   11678:	af00      	add	r7, sp, #0
   1167a:	4602      	mov	r2, r0
   1167c:	460b      	mov	r3, r1
   1167e:	713a      	strb	r2, [r7, #4]
   11680:	803b      	strh	r3, [r7, #0]
  _SetEPRxCount(bEpNum, wCount);
   11682:	f645 4350 	movw	r3, #23632	; 0x5c50
   11686:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1168a:	681b      	ldr	r3, [r3, #0]
   1168c:	b29b      	uxth	r3, r3
   1168e:	461a      	mov	r2, r3
   11690:	793b      	ldrb	r3, [r7, #4]
   11692:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11696:	441a      	add	r2, r3
   11698:	f243 0306 	movw	r3, #12294	; 0x3006
   1169c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116a0:	4413      	add	r3, r2
   116a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
   116a6:	60bb      	str	r3, [r7, #8]
   116a8:	883b      	ldrh	r3, [r7, #0]
   116aa:	2b3e      	cmp	r3, #62
   116ac:	d915      	bls.n	116da <SetEPRxCount+0x66>
   116ae:	883b      	ldrh	r3, [r7, #0]
   116b0:	ea4f 1353 	mov.w	r3, r3, lsr #5
   116b4:	81fb      	strh	r3, [r7, #14]
   116b6:	883b      	ldrh	r3, [r7, #0]
   116b8:	f003 031f 	and.w	r3, r3, #31	; 0x1f
   116bc:	2b00      	cmp	r3, #0
   116be:	d103      	bne.n	116c8 <SetEPRxCount+0x54>
   116c0:	89fb      	ldrh	r3, [r7, #14]
   116c2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   116c6:	81fb      	strh	r3, [r7, #14]
   116c8:	89fb      	ldrh	r3, [r7, #14]
   116ca:	ea4f 2383 	mov.w	r3, r3, lsl #10
   116ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   116d2:	461a      	mov	r2, r3
   116d4:	68bb      	ldr	r3, [r7, #8]
   116d6:	601a      	str	r2, [r3, #0]
   116d8:	e013      	b.n	11702 <SetEPRxCount+0x8e>
   116da:	883b      	ldrh	r3, [r7, #0]
   116dc:	ea4f 0353 	mov.w	r3, r3, lsr #1
   116e0:	81fb      	strh	r3, [r7, #14]
   116e2:	883b      	ldrh	r3, [r7, #0]
   116e4:	f003 0301 	and.w	r3, r3, #1	; 0x1
   116e8:	b2db      	uxtb	r3, r3
   116ea:	2b00      	cmp	r3, #0
   116ec:	d003      	beq.n	116f6 <SetEPRxCount+0x82>
   116ee:	89fb      	ldrh	r3, [r7, #14]
   116f0:	f103 0301 	add.w	r3, r3, #1	; 0x1
   116f4:	81fb      	strh	r3, [r7, #14]
   116f6:	89fb      	ldrh	r3, [r7, #14]
   116f8:	ea4f 2383 	mov.w	r3, r3, lsl #10
   116fc:	461a      	mov	r2, r3
   116fe:	68bb      	ldr	r3, [r7, #8]
   11700:	601a      	str	r2, [r3, #0]
}
   11702:	f107 0710 	add.w	r7, r7, #16	; 0x10
   11706:	46bd      	mov	sp, r7
   11708:	bc80      	pop	{r7}
   1170a:	4770      	bx	lr

0001170c <GetEPTxCount>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None
* Return         : Tx count value.
*******************************************************************************/
uint16_t GetEPTxCount(uint8_t bEpNum)
{
   1170c:	b480      	push	{r7}
   1170e:	b081      	sub	sp, #4
   11710:	af00      	add	r7, sp, #0
   11712:	4603      	mov	r3, r0
   11714:	703b      	strb	r3, [r7, #0]
  return(_GetEPTxCount(bEpNum));
   11716:	f645 4350 	movw	r3, #23632	; 0x5c50
   1171a:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1171e:	681b      	ldr	r3, [r3, #0]
   11720:	b29b      	uxth	r3, r3
   11722:	461a      	mov	r2, r3
   11724:	783b      	ldrb	r3, [r7, #0]
   11726:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1172a:	441a      	add	r2, r3
   1172c:	f243 0302 	movw	r3, #12290	; 0x3002
   11730:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11734:	4413      	add	r3, r2
   11736:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1173a:	681b      	ldr	r3, [r3, #0]
   1173c:	b29b      	uxth	r3, r3
   1173e:	ea4f 5383 	mov.w	r3, r3, lsl #22
   11742:	ea4f 5393 	mov.w	r3, r3, lsr #22
}
   11746:	4618      	mov	r0, r3
   11748:	f107 0704 	add.w	r7, r7, #4	; 0x4
   1174c:	46bd      	mov	sp, r7
   1174e:	bc80      	pop	{r7}
   11750:	4770      	bx	lr
   11752:	46c0      	nop			(mov r8, r8)

00011754 <GetEPRxCount>:
* Input          : bEpNum: Endpoint Number. 
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
uint16_t GetEPRxCount(uint8_t bEpNum)
{
   11754:	b480      	push	{r7}
   11756:	b081      	sub	sp, #4
   11758:	af00      	add	r7, sp, #0
   1175a:	4603      	mov	r3, r0
   1175c:	703b      	strb	r3, [r7, #0]
  return(_GetEPRxCount(bEpNum));
   1175e:	f645 4350 	movw	r3, #23632	; 0x5c50
   11762:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11766:	681b      	ldr	r3, [r3, #0]
   11768:	b29b      	uxth	r3, r3
   1176a:	461a      	mov	r2, r3
   1176c:	783b      	ldrb	r3, [r7, #0]
   1176e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11772:	441a      	add	r2, r3
   11774:	f243 0306 	movw	r3, #12294	; 0x3006
   11778:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1177c:	4413      	add	r3, r2
   1177e:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11782:	681b      	ldr	r3, [r3, #0]
   11784:	b29b      	uxth	r3, r3
   11786:	ea4f 5383 	mov.w	r3, r3, lsl #22
   1178a:	ea4f 5393 	mov.w	r3, r3, lsr #22
}
   1178e:	4618      	mov	r0, r3
   11790:	f107 0704 	add.w	r7, r7, #4	; 0x4
   11794:	46bd      	mov	sp, r7
   11796:	bc80      	pop	{r7}
   11798:	4770      	bx	lr
   1179a:	46c0      	nop			(mov r8, r8)

0001179c <SetEPDblBuffAddr>:
*                  wBuf1Addr: new address of buffer 1.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
   1179c:	b480      	push	{r7}
   1179e:	b083      	sub	sp, #12
   117a0:	af00      	add	r7, sp, #0
   117a2:	4613      	mov	r3, r2
   117a4:	4602      	mov	r2, r0
   117a6:	723a      	strb	r2, [r7, #8]
   117a8:	460a      	mov	r2, r1
   117aa:	80ba      	strh	r2, [r7, #4]
   117ac:	803b      	strh	r3, [r7, #0]
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
   117ae:	f645 4350 	movw	r3, #23632	; 0x5c50
   117b2:	f2c4 0300 	movt	r3, #16384	; 0x4000
   117b6:	681b      	ldr	r3, [r3, #0]
   117b8:	b29b      	uxth	r3, r3
   117ba:	461a      	mov	r2, r3
   117bc:	7a3b      	ldrb	r3, [r7, #8]
   117be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   117c2:	4413      	add	r3, r2
   117c4:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   117c8:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
   117cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
   117d0:	88ba      	ldrh	r2, [r7, #4]
   117d2:	ea4f 0252 	mov.w	r2, r2, lsr #1
   117d6:	b292      	uxth	r2, r2
   117d8:	ea4f 0242 	mov.w	r2, r2, lsl #1
   117dc:	601a      	str	r2, [r3, #0]
   117de:	f645 4350 	movw	r3, #23632	; 0x5c50
   117e2:	f2c4 0300 	movt	r3, #16384	; 0x4000
   117e6:	681b      	ldr	r3, [r3, #0]
   117e8:	b29b      	uxth	r3, r3
   117ea:	461a      	mov	r2, r3
   117ec:	7a3b      	ldrb	r3, [r7, #8]
   117ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   117f2:	441a      	add	r2, r3
   117f4:	f243 0304 	movw	r3, #12292	; 0x3004
   117f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117fc:	4413      	add	r3, r2
   117fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11802:	883a      	ldrh	r2, [r7, #0]
   11804:	ea4f 0252 	mov.w	r2, r2, lsr #1
   11808:	b292      	uxth	r2, r2
   1180a:	ea4f 0242 	mov.w	r2, r2, lsl #1
   1180e:	601a      	str	r2, [r3, #0]
}
   11810:	f107 070c 	add.w	r7, r7, #12	; 0xc
   11814:	46bd      	mov	sp, r7
   11816:	bc80      	pop	{r7}
   11818:	4770      	bx	lr
   1181a:	46c0      	nop			(mov r8, r8)

0001181c <SetEPDblBuf0Addr>:
*                  wBuf0Addr: new address.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Addr(uint8_t bEpNum, uint16_t wBuf0Addr)
{
   1181c:	b480      	push	{r7}
   1181e:	b082      	sub	sp, #8
   11820:	af00      	add	r7, sp, #0
   11822:	4602      	mov	r2, r0
   11824:	460b      	mov	r3, r1
   11826:	713a      	strb	r2, [r7, #4]
   11828:	803b      	strh	r3, [r7, #0]
  _SetEPDblBuf0Addr(bEpNum, wBuf0Addr);
   1182a:	f645 4350 	movw	r3, #23632	; 0x5c50
   1182e:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11832:	681b      	ldr	r3, [r3, #0]
   11834:	b29b      	uxth	r3, r3
   11836:	461a      	mov	r2, r3
   11838:	793b      	ldrb	r3, [r7, #4]
   1183a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1183e:	4413      	add	r3, r2
   11840:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   11844:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
   11848:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1184c:	883a      	ldrh	r2, [r7, #0]
   1184e:	ea4f 0252 	mov.w	r2, r2, lsr #1
   11852:	b292      	uxth	r2, r2
   11854:	ea4f 0242 	mov.w	r2, r2, lsl #1
   11858:	601a      	str	r2, [r3, #0]
}
   1185a:	f107 0708 	add.w	r7, r7, #8	; 0x8
   1185e:	46bd      	mov	sp, r7
   11860:	bc80      	pop	{r7}
   11862:	4770      	bx	lr

00011864 <SetEPDblBuf1Addr>:
*                  wBuf1Addr: new address.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Addr(uint8_t bEpNum, uint16_t wBuf1Addr)
{
   11864:	b480      	push	{r7}
   11866:	b082      	sub	sp, #8
   11868:	af00      	add	r7, sp, #0
   1186a:	4602      	mov	r2, r0
   1186c:	460b      	mov	r3, r1
   1186e:	713a      	strb	r2, [r7, #4]
   11870:	803b      	strh	r3, [r7, #0]
  _SetEPDblBuf1Addr(bEpNum, wBuf1Addr);
   11872:	f645 4350 	movw	r3, #23632	; 0x5c50
   11876:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1187a:	681b      	ldr	r3, [r3, #0]
   1187c:	b29b      	uxth	r3, r3
   1187e:	461a      	mov	r2, r3
   11880:	793b      	ldrb	r3, [r7, #4]
   11882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11886:	441a      	add	r2, r3
   11888:	f243 0304 	movw	r3, #12292	; 0x3004
   1188c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11890:	4413      	add	r3, r2
   11892:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11896:	883a      	ldrh	r2, [r7, #0]
   11898:	ea4f 0252 	mov.w	r2, r2, lsr #1
   1189c:	b292      	uxth	r2, r2
   1189e:	ea4f 0242 	mov.w	r2, r2, lsl #1
   118a2:	601a      	str	r2, [r3, #0]
}
   118a4:	f107 0708 	add.w	r7, r7, #8	; 0x8
   118a8:	46bd      	mov	sp, r7
   118aa:	bc80      	pop	{r7}
   118ac:	4770      	bx	lr
   118ae:	46c0      	nop			(mov r8, r8)

000118b0 <GetEPDblBuf0Addr>:
* Input          : bEpNum: Endpoint Number.
* Output         : None.
* Return         : None.
*******************************************************************************/
uint16_t GetEPDblBuf0Addr(uint8_t bEpNum)
{
   118b0:	b480      	push	{r7}
   118b2:	b081      	sub	sp, #4
   118b4:	af00      	add	r7, sp, #0
   118b6:	4603      	mov	r3, r0
   118b8:	703b      	strb	r3, [r7, #0]
  return(_GetEPDblBuf0Addr(bEpNum));
   118ba:	f645 4350 	movw	r3, #23632	; 0x5c50
   118be:	f2c4 0300 	movt	r3, #16384	; 0x4000
   118c2:	681b      	ldr	r3, [r3, #0]
   118c4:	b29b      	uxth	r3, r3
   118c6:	461a      	mov	r2, r3
   118c8:	783b      	ldrb	r3, [r7, #0]
   118ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   118ce:	4413      	add	r3, r2
   118d0:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   118d4:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
   118d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
   118dc:	681b      	ldr	r3, [r3, #0]
   118de:	b29b      	uxth	r3, r3
}
   118e0:	4618      	mov	r0, r3
   118e2:	f107 0704 	add.w	r7, r7, #4	; 0x4
   118e6:	46bd      	mov	sp, r7
   118e8:	bc80      	pop	{r7}
   118ea:	4770      	bx	lr

000118ec <GetEPDblBuf1Addr>:
* Input          : bEpNum: Endpoint Number.
* Output         : None.
* Return         : Address of the Buffer 1.
*******************************************************************************/
uint16_t GetEPDblBuf1Addr(uint8_t bEpNum)
{
   118ec:	b480      	push	{r7}
   118ee:	b081      	sub	sp, #4
   118f0:	af00      	add	r7, sp, #0
   118f2:	4603      	mov	r3, r0
   118f4:	703b      	strb	r3, [r7, #0]
  return(_GetEPDblBuf1Addr(bEpNum));
   118f6:	f645 4350 	movw	r3, #23632	; 0x5c50
   118fa:	f2c4 0300 	movt	r3, #16384	; 0x4000
   118fe:	681b      	ldr	r3, [r3, #0]
   11900:	b29b      	uxth	r3, r3
   11902:	461a      	mov	r2, r3
   11904:	783b      	ldrb	r3, [r7, #0]
   11906:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1190a:	441a      	add	r2, r3
   1190c:	f243 0304 	movw	r3, #12292	; 0x3004
   11910:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11914:	4413      	add	r3, r2
   11916:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1191a:	681b      	ldr	r3, [r3, #0]
   1191c:	b29b      	uxth	r3, r3
}
   1191e:	4618      	mov	r0, r3
   11920:	f107 0704 	add.w	r7, r7, #4	; 0x4
   11924:	46bd      	mov	sp, r7
   11926:	bc80      	pop	{r7}
   11928:	4770      	bx	lr
   1192a:	46c0      	nop			(mov r8, r8)

0001192c <SetEPDblBuffCount>:
* Input          : bEpNum,bDir, wCount
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
   1192c:	b480      	push	{r7}
   1192e:	b087      	sub	sp, #28
   11930:	af00      	add	r7, sp, #0
   11932:	4613      	mov	r3, r2
   11934:	4602      	mov	r2, r0
   11936:	723a      	strb	r2, [r7, #8]
   11938:	460a      	mov	r2, r1
   1193a:	713a      	strb	r2, [r7, #4]
   1193c:	803b      	strh	r3, [r7, #0]
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
   1193e:	793b      	ldrb	r3, [r7, #4]
   11940:	2b01      	cmp	r3, #1
   11942:	d140      	bne.n	119c6 <SetEPDblBuffCount+0x9a>
   11944:	f645 4350 	movw	r3, #23632	; 0x5c50
   11948:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1194c:	681b      	ldr	r3, [r3, #0]
   1194e:	b29b      	uxth	r3, r3
   11950:	461a      	mov	r2, r3
   11952:	7a3b      	ldrb	r3, [r7, #8]
   11954:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11958:	441a      	add	r2, r3
   1195a:	f243 0302 	movw	r3, #12290	; 0x3002
   1195e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11962:	4413      	add	r3, r2
   11964:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11968:	60fb      	str	r3, [r7, #12]
   1196a:	883b      	ldrh	r3, [r7, #0]
   1196c:	2b3e      	cmp	r3, #62
   1196e:	d915      	bls.n	1199c <SetEPDblBuffCount+0x70>
   11970:	883b      	ldrh	r3, [r7, #0]
   11972:	ea4f 1353 	mov.w	r3, r3, lsr #5
   11976:	827b      	strh	r3, [r7, #18]
   11978:	883b      	ldrh	r3, [r7, #0]
   1197a:	f003 031f 	and.w	r3, r3, #31	; 0x1f
   1197e:	2b00      	cmp	r3, #0
   11980:	d103      	bne.n	1198a <SetEPDblBuffCount+0x5e>
   11982:	8a7b      	ldrh	r3, [r7, #18]
   11984:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   11988:	827b      	strh	r3, [r7, #18]
   1198a:	8a7b      	ldrh	r3, [r7, #18]
   1198c:	ea4f 2383 	mov.w	r3, r3, lsl #10
   11990:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   11994:	461a      	mov	r2, r3
   11996:	68fb      	ldr	r3, [r7, #12]
   11998:	601a      	str	r2, [r3, #0]
   1199a:	e02b      	b.n	119f4 <SetEPDblBuffCount+0xc8>
   1199c:	883b      	ldrh	r3, [r7, #0]
   1199e:	ea4f 0353 	mov.w	r3, r3, lsr #1
   119a2:	827b      	strh	r3, [r7, #18]
   119a4:	883b      	ldrh	r3, [r7, #0]
   119a6:	f003 0301 	and.w	r3, r3, #1	; 0x1
   119aa:	b2db      	uxtb	r3, r3
   119ac:	2b00      	cmp	r3, #0
   119ae:	d003      	beq.n	119b8 <SetEPDblBuffCount+0x8c>
   119b0:	8a7b      	ldrh	r3, [r7, #18]
   119b2:	f103 0301 	add.w	r3, r3, #1	; 0x1
   119b6:	827b      	strh	r3, [r7, #18]
   119b8:	8a7b      	ldrh	r3, [r7, #18]
   119ba:	ea4f 2383 	mov.w	r3, r3, lsl #10
   119be:	461a      	mov	r2, r3
   119c0:	68fb      	ldr	r3, [r7, #12]
   119c2:	601a      	str	r2, [r3, #0]
   119c4:	e016      	b.n	119f4 <SetEPDblBuffCount+0xc8>
   119c6:	793b      	ldrb	r3, [r7, #4]
   119c8:	2b02      	cmp	r3, #2
   119ca:	d113      	bne.n	119f4 <SetEPDblBuffCount+0xc8>
   119cc:	f645 4350 	movw	r3, #23632	; 0x5c50
   119d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
   119d4:	681b      	ldr	r3, [r3, #0]
   119d6:	b29b      	uxth	r3, r3
   119d8:	461a      	mov	r2, r3
   119da:	7a3b      	ldrb	r3, [r7, #8]
   119dc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   119e0:	441a      	add	r2, r3
   119e2:	f243 0302 	movw	r3, #12290	; 0x3002
   119e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119ea:	4413      	add	r3, r2
   119ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
   119f0:	883a      	ldrh	r2, [r7, #0]
   119f2:	601a      	str	r2, [r3, #0]
   119f4:	793b      	ldrb	r3, [r7, #4]
   119f6:	2b01      	cmp	r3, #1
   119f8:	d140      	bne.n	11a7c <SetEPDblBuffCount+0x150>
   119fa:	f645 4350 	movw	r3, #23632	; 0x5c50
   119fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11a02:	681b      	ldr	r3, [r3, #0]
   11a04:	b29b      	uxth	r3, r3
   11a06:	461a      	mov	r2, r3
   11a08:	7a3b      	ldrb	r3, [r7, #8]
   11a0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11a0e:	441a      	add	r2, r3
   11a10:	f243 0306 	movw	r3, #12294	; 0x3006
   11a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a18:	4413      	add	r3, r2
   11a1a:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11a1e:	617b      	str	r3, [r7, #20]
   11a20:	883b      	ldrh	r3, [r7, #0]
   11a22:	2b3e      	cmp	r3, #62
   11a24:	d915      	bls.n	11a52 <SetEPDblBuffCount+0x126>
   11a26:	883b      	ldrh	r3, [r7, #0]
   11a28:	ea4f 1353 	mov.w	r3, r3, lsr #5
   11a2c:	837b      	strh	r3, [r7, #26]
   11a2e:	883b      	ldrh	r3, [r7, #0]
   11a30:	f003 031f 	and.w	r3, r3, #31	; 0x1f
   11a34:	2b00      	cmp	r3, #0
   11a36:	d103      	bne.n	11a40 <SetEPDblBuffCount+0x114>
   11a38:	8b7b      	ldrh	r3, [r7, #26]
   11a3a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   11a3e:	837b      	strh	r3, [r7, #26]
   11a40:	8b7b      	ldrh	r3, [r7, #26]
   11a42:	ea4f 2383 	mov.w	r3, r3, lsl #10
   11a46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   11a4a:	461a      	mov	r2, r3
   11a4c:	697b      	ldr	r3, [r7, #20]
   11a4e:	601a      	str	r2, [r3, #0]
   11a50:	e02b      	b.n	11aaa <SetEPDblBuffCount+0x17e>
   11a52:	883b      	ldrh	r3, [r7, #0]
   11a54:	ea4f 0353 	mov.w	r3, r3, lsr #1
   11a58:	837b      	strh	r3, [r7, #26]
   11a5a:	883b      	ldrh	r3, [r7, #0]
   11a5c:	f003 0301 	and.w	r3, r3, #1	; 0x1
   11a60:	b2db      	uxtb	r3, r3
   11a62:	2b00      	cmp	r3, #0
   11a64:	d003      	beq.n	11a6e <SetEPDblBuffCount+0x142>
   11a66:	8b7b      	ldrh	r3, [r7, #26]
   11a68:	f103 0301 	add.w	r3, r3, #1	; 0x1
   11a6c:	837b      	strh	r3, [r7, #26]
   11a6e:	8b7b      	ldrh	r3, [r7, #26]
   11a70:	ea4f 2383 	mov.w	r3, r3, lsl #10
   11a74:	461a      	mov	r2, r3
   11a76:	697b      	ldr	r3, [r7, #20]
   11a78:	601a      	str	r2, [r3, #0]
   11a7a:	e016      	b.n	11aaa <SetEPDblBuffCount+0x17e>
   11a7c:	793b      	ldrb	r3, [r7, #4]
   11a7e:	2b02      	cmp	r3, #2
   11a80:	d113      	bne.n	11aaa <SetEPDblBuffCount+0x17e>
   11a82:	f645 4350 	movw	r3, #23632	; 0x5c50
   11a86:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11a8a:	681b      	ldr	r3, [r3, #0]
   11a8c:	b29b      	uxth	r3, r3
   11a8e:	461a      	mov	r2, r3
   11a90:	7a3b      	ldrb	r3, [r7, #8]
   11a92:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11a96:	441a      	add	r2, r3
   11a98:	f243 0306 	movw	r3, #12294	; 0x3006
   11a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11aa0:	4413      	add	r3, r2
   11aa2:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11aa6:	883a      	ldrh	r2, [r7, #0]
   11aa8:	601a      	str	r2, [r3, #0]
}
   11aaa:	f107 071c 	add.w	r7, r7, #28	; 0x1c
   11aae:	46bd      	mov	sp, r7
   11ab0:	bc80      	pop	{r7}
   11ab2:	4770      	bx	lr

00011ab4 <SetEPDblBuf0Count>:
* Input          : bEpNum, bDir,  wCount
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
   11ab4:	b480      	push	{r7}
   11ab6:	b085      	sub	sp, #20
   11ab8:	af00      	add	r7, sp, #0
   11aba:	4613      	mov	r3, r2
   11abc:	4602      	mov	r2, r0
   11abe:	723a      	strb	r2, [r7, #8]
   11ac0:	460a      	mov	r2, r1
   11ac2:	713a      	strb	r2, [r7, #4]
   11ac4:	803b      	strh	r3, [r7, #0]
  _SetEPDblBuf0Count(bEpNum, bDir, wCount);
   11ac6:	793b      	ldrb	r3, [r7, #4]
   11ac8:	2b01      	cmp	r3, #1
   11aca:	d140      	bne.n	11b4e <SetEPDblBuf0Count+0x9a>
   11acc:	f645 4350 	movw	r3, #23632	; 0x5c50
   11ad0:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11ad4:	681b      	ldr	r3, [r3, #0]
   11ad6:	b29b      	uxth	r3, r3
   11ad8:	461a      	mov	r2, r3
   11ada:	7a3b      	ldrb	r3, [r7, #8]
   11adc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11ae0:	441a      	add	r2, r3
   11ae2:	f243 0302 	movw	r3, #12290	; 0x3002
   11ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11aea:	4413      	add	r3, r2
   11aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11af0:	60fb      	str	r3, [r7, #12]
   11af2:	883b      	ldrh	r3, [r7, #0]
   11af4:	2b3e      	cmp	r3, #62
   11af6:	d915      	bls.n	11b24 <SetEPDblBuf0Count+0x70>
   11af8:	883b      	ldrh	r3, [r7, #0]
   11afa:	ea4f 1353 	mov.w	r3, r3, lsr #5
   11afe:	827b      	strh	r3, [r7, #18]
   11b00:	883b      	ldrh	r3, [r7, #0]
   11b02:	f003 031f 	and.w	r3, r3, #31	; 0x1f
   11b06:	2b00      	cmp	r3, #0
   11b08:	d103      	bne.n	11b12 <SetEPDblBuf0Count+0x5e>
   11b0a:	8a7b      	ldrh	r3, [r7, #18]
   11b0c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   11b10:	827b      	strh	r3, [r7, #18]
   11b12:	8a7b      	ldrh	r3, [r7, #18]
   11b14:	ea4f 2383 	mov.w	r3, r3, lsl #10
   11b18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   11b1c:	461a      	mov	r2, r3
   11b1e:	68fb      	ldr	r3, [r7, #12]
   11b20:	601a      	str	r2, [r3, #0]
   11b22:	e02b      	b.n	11b7c <SetEPDblBuf0Count+0xc8>
   11b24:	883b      	ldrh	r3, [r7, #0]
   11b26:	ea4f 0353 	mov.w	r3, r3, lsr #1
   11b2a:	827b      	strh	r3, [r7, #18]
   11b2c:	883b      	ldrh	r3, [r7, #0]
   11b2e:	f003 0301 	and.w	r3, r3, #1	; 0x1
   11b32:	b2db      	uxtb	r3, r3
   11b34:	2b00      	cmp	r3, #0
   11b36:	d003      	beq.n	11b40 <SetEPDblBuf0Count+0x8c>
   11b38:	8a7b      	ldrh	r3, [r7, #18]
   11b3a:	f103 0301 	add.w	r3, r3, #1	; 0x1
   11b3e:	827b      	strh	r3, [r7, #18]
   11b40:	8a7b      	ldrh	r3, [r7, #18]
   11b42:	ea4f 2383 	mov.w	r3, r3, lsl #10
   11b46:	461a      	mov	r2, r3
   11b48:	68fb      	ldr	r3, [r7, #12]
   11b4a:	601a      	str	r2, [r3, #0]
   11b4c:	e016      	b.n	11b7c <SetEPDblBuf0Count+0xc8>
   11b4e:	793b      	ldrb	r3, [r7, #4]
   11b50:	2b02      	cmp	r3, #2
   11b52:	d113      	bne.n	11b7c <SetEPDblBuf0Count+0xc8>
   11b54:	f645 4350 	movw	r3, #23632	; 0x5c50
   11b58:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11b5c:	681b      	ldr	r3, [r3, #0]
   11b5e:	b29b      	uxth	r3, r3
   11b60:	461a      	mov	r2, r3
   11b62:	7a3b      	ldrb	r3, [r7, #8]
   11b64:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11b68:	441a      	add	r2, r3
   11b6a:	f243 0302 	movw	r3, #12290	; 0x3002
   11b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b72:	4413      	add	r3, r2
   11b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11b78:	883a      	ldrh	r2, [r7, #0]
   11b7a:	601a      	str	r2, [r3, #0]
}
   11b7c:	f107 0714 	add.w	r7, r7, #20	; 0x14
   11b80:	46bd      	mov	sp, r7
   11b82:	bc80      	pop	{r7}
   11b84:	4770      	bx	lr
   11b86:	46c0      	nop			(mov r8, r8)

00011b88 <SetEPDblBuf1Count>:
* Input          : bEpNum,  bDir,  wCount
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
   11b88:	b480      	push	{r7}
   11b8a:	b085      	sub	sp, #20
   11b8c:	af00      	add	r7, sp, #0
   11b8e:	4613      	mov	r3, r2
   11b90:	4602      	mov	r2, r0
   11b92:	723a      	strb	r2, [r7, #8]
   11b94:	460a      	mov	r2, r1
   11b96:	713a      	strb	r2, [r7, #4]
   11b98:	803b      	strh	r3, [r7, #0]
  _SetEPDblBuf1Count(bEpNum, bDir, wCount);
   11b9a:	793b      	ldrb	r3, [r7, #4]
   11b9c:	2b01      	cmp	r3, #1
   11b9e:	d140      	bne.n	11c22 <SetEPDblBuf1Count+0x9a>
   11ba0:	f645 4350 	movw	r3, #23632	; 0x5c50
   11ba4:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11ba8:	681b      	ldr	r3, [r3, #0]
   11baa:	b29b      	uxth	r3, r3
   11bac:	461a      	mov	r2, r3
   11bae:	7a3b      	ldrb	r3, [r7, #8]
   11bb0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11bb4:	441a      	add	r2, r3
   11bb6:	f243 0306 	movw	r3, #12294	; 0x3006
   11bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bbe:	4413      	add	r3, r2
   11bc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11bc4:	60fb      	str	r3, [r7, #12]
   11bc6:	883b      	ldrh	r3, [r7, #0]
   11bc8:	2b3e      	cmp	r3, #62
   11bca:	d915      	bls.n	11bf8 <SetEPDblBuf1Count+0x70>
   11bcc:	883b      	ldrh	r3, [r7, #0]
   11bce:	ea4f 1353 	mov.w	r3, r3, lsr #5
   11bd2:	827b      	strh	r3, [r7, #18]
   11bd4:	883b      	ldrh	r3, [r7, #0]
   11bd6:	f003 031f 	and.w	r3, r3, #31	; 0x1f
   11bda:	2b00      	cmp	r3, #0
   11bdc:	d103      	bne.n	11be6 <SetEPDblBuf1Count+0x5e>
   11bde:	8a7b      	ldrh	r3, [r7, #18]
   11be0:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   11be4:	827b      	strh	r3, [r7, #18]
   11be6:	8a7b      	ldrh	r3, [r7, #18]
   11be8:	ea4f 2383 	mov.w	r3, r3, lsl #10
   11bec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   11bf0:	461a      	mov	r2, r3
   11bf2:	68fb      	ldr	r3, [r7, #12]
   11bf4:	601a      	str	r2, [r3, #0]
   11bf6:	e02b      	b.n	11c50 <SetEPDblBuf1Count+0xc8>
   11bf8:	883b      	ldrh	r3, [r7, #0]
   11bfa:	ea4f 0353 	mov.w	r3, r3, lsr #1
   11bfe:	827b      	strh	r3, [r7, #18]
   11c00:	883b      	ldrh	r3, [r7, #0]
   11c02:	f003 0301 	and.w	r3, r3, #1	; 0x1
   11c06:	b2db      	uxtb	r3, r3
   11c08:	2b00      	cmp	r3, #0
   11c0a:	d003      	beq.n	11c14 <SetEPDblBuf1Count+0x8c>
   11c0c:	8a7b      	ldrh	r3, [r7, #18]
   11c0e:	f103 0301 	add.w	r3, r3, #1	; 0x1
   11c12:	827b      	strh	r3, [r7, #18]
   11c14:	8a7b      	ldrh	r3, [r7, #18]
   11c16:	ea4f 2383 	mov.w	r3, r3, lsl #10
   11c1a:	461a      	mov	r2, r3
   11c1c:	68fb      	ldr	r3, [r7, #12]
   11c1e:	601a      	str	r2, [r3, #0]
   11c20:	e016      	b.n	11c50 <SetEPDblBuf1Count+0xc8>
   11c22:	793b      	ldrb	r3, [r7, #4]
   11c24:	2b02      	cmp	r3, #2
   11c26:	d113      	bne.n	11c50 <SetEPDblBuf1Count+0xc8>
   11c28:	f645 4350 	movw	r3, #23632	; 0x5c50
   11c2c:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11c30:	681b      	ldr	r3, [r3, #0]
   11c32:	b29b      	uxth	r3, r3
   11c34:	461a      	mov	r2, r3
   11c36:	7a3b      	ldrb	r3, [r7, #8]
   11c38:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11c3c:	441a      	add	r2, r3
   11c3e:	f243 0306 	movw	r3, #12294	; 0x3006
   11c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c46:	4413      	add	r3, r2
   11c48:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11c4c:	883a      	ldrh	r2, [r7, #0]
   11c4e:	601a      	str	r2, [r3, #0]
}
   11c50:	f107 0714 	add.w	r7, r7, #20	; 0x14
   11c54:	46bd      	mov	sp, r7
   11c56:	bc80      	pop	{r7}
   11c58:	4770      	bx	lr
   11c5a:	46c0      	nop			(mov r8, r8)

00011c5c <GetEPDblBuf0Count>:
* Input          : bEpNum: Endpoint Number.
* Output         : None.
* Return         : Endpoint Buffer 0 count
*******************************************************************************/
uint16_t GetEPDblBuf0Count(uint8_t bEpNum)
{
   11c5c:	b480      	push	{r7}
   11c5e:	b081      	sub	sp, #4
   11c60:	af00      	add	r7, sp, #0
   11c62:	4603      	mov	r3, r0
   11c64:	703b      	strb	r3, [r7, #0]
  return(_GetEPDblBuf0Count(bEpNum));
   11c66:	f645 4350 	movw	r3, #23632	; 0x5c50
   11c6a:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11c6e:	681b      	ldr	r3, [r3, #0]
   11c70:	b29b      	uxth	r3, r3
   11c72:	461a      	mov	r2, r3
   11c74:	783b      	ldrb	r3, [r7, #0]
   11c76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11c7a:	441a      	add	r2, r3
   11c7c:	f243 0302 	movw	r3, #12290	; 0x3002
   11c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c84:	4413      	add	r3, r2
   11c86:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11c8a:	681b      	ldr	r3, [r3, #0]
   11c8c:	b29b      	uxth	r3, r3
   11c8e:	ea4f 5383 	mov.w	r3, r3, lsl #22
   11c92:	ea4f 5393 	mov.w	r3, r3, lsr #22
}
   11c96:	4618      	mov	r0, r3
   11c98:	f107 0704 	add.w	r7, r7, #4	; 0x4
   11c9c:	46bd      	mov	sp, r7
   11c9e:	bc80      	pop	{r7}
   11ca0:	4770      	bx	lr
   11ca2:	46c0      	nop			(mov r8, r8)

00011ca4 <GetEPDblBuf1Count>:
* Input          : bEpNum: Endpoint Number.
* Output         : None.
* Return         : Endpoint Buffer 1 count.
*******************************************************************************/
uint16_t GetEPDblBuf1Count(uint8_t bEpNum)
{
   11ca4:	b480      	push	{r7}
   11ca6:	b081      	sub	sp, #4
   11ca8:	af00      	add	r7, sp, #0
   11caa:	4603      	mov	r3, r0
   11cac:	703b      	strb	r3, [r7, #0]
  return(_GetEPDblBuf1Count(bEpNum));
   11cae:	f645 4350 	movw	r3, #23632	; 0x5c50
   11cb2:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11cb6:	681b      	ldr	r3, [r3, #0]
   11cb8:	b29b      	uxth	r3, r3
   11cba:	461a      	mov	r2, r3
   11cbc:	783b      	ldrb	r3, [r7, #0]
   11cbe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11cc2:	441a      	add	r2, r3
   11cc4:	f243 0306 	movw	r3, #12294	; 0x3006
   11cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ccc:	4413      	add	r3, r2
   11cce:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11cd2:	681b      	ldr	r3, [r3, #0]
   11cd4:	b29b      	uxth	r3, r3
   11cd6:	ea4f 5383 	mov.w	r3, r3, lsl #22
   11cda:	ea4f 5393 	mov.w	r3, r3, lsr #22
}
   11cde:	4618      	mov	r0, r3
   11ce0:	f107 0704 	add.w	r7, r7, #4	; 0x4
   11ce4:	46bd      	mov	sp, r7
   11ce6:	bc80      	pop	{r7}
   11ce8:	4770      	bx	lr
   11cea:	46c0      	nop			(mov r8, r8)

00011cec <GetEPDblBufDir>:
* Output         : None.
* Return         : EP_DBUF_OUT, EP_DBUF_IN,
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
   11cec:	b480      	push	{r7}
   11cee:	b081      	sub	sp, #4
   11cf0:	af00      	add	r7, sp, #0
   11cf2:	4603      	mov	r3, r0
   11cf4:	703b      	strb	r3, [r7, #0]
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
   11cf6:	f645 4350 	movw	r3, #23632	; 0x5c50
   11cfa:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11cfe:	681b      	ldr	r3, [r3, #0]
   11d00:	b29b      	uxth	r3, r3
   11d02:	461a      	mov	r2, r3
   11d04:	783b      	ldrb	r3, [r7, #0]
   11d06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11d0a:	441a      	add	r2, r3
   11d0c:	f243 0306 	movw	r3, #12294	; 0x3006
   11d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d14:	4413      	add	r3, r2
   11d16:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11d1a:	681b      	ldr	r3, [r3, #0]
   11d1c:	b29b      	uxth	r3, r3
   11d1e:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
   11d22:	2b00      	cmp	r3, #0
   11d24:	d002      	beq.n	11d2c <GetEPDblBufDir+0x40>
    return(EP_DBUF_OUT);
   11d26:	f04f 0301 	mov.w	r3, #1	; 0x1
   11d2a:	e01e      	b.n	11d6a <GetEPDblBufDir+0x7e>
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
   11d2c:	f645 4350 	movw	r3, #23632	; 0x5c50
   11d30:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11d34:	681b      	ldr	r3, [r3, #0]
   11d36:	b29b      	uxth	r3, r3
   11d38:	461a      	mov	r2, r3
   11d3a:	783b      	ldrb	r3, [r7, #0]
   11d3c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11d40:	441a      	add	r2, r3
   11d42:	f243 0302 	movw	r3, #12290	; 0x3002
   11d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d4a:	4413      	add	r3, r2
   11d4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
   11d50:	681b      	ldr	r3, [r3, #0]
   11d52:	b29b      	uxth	r3, r3
   11d54:	ea4f 5383 	mov.w	r3, r3, lsl #22
   11d58:	ea4f 5393 	mov.w	r3, r3, lsr #22
   11d5c:	2b00      	cmp	r3, #0
   11d5e:	d002      	beq.n	11d66 <GetEPDblBufDir+0x7a>
    return(EP_DBUF_IN);
   11d60:	f04f 0302 	mov.w	r3, #2	; 0x2
   11d64:	e001      	b.n	11d6a <GetEPDblBufDir+0x7e>
  else
    return(EP_DBUF_ERR);
   11d66:	f04f 0300 	mov.w	r3, #0	; 0x0
}
   11d6a:	4618      	mov	r0, r3
   11d6c:	f107 0704 	add.w	r7, r7, #4	; 0x4
   11d70:	46bd      	mov	sp, r7
   11d72:	bc80      	pop	{r7}
   11d74:	4770      	bx	lr
   11d76:	46c0      	nop			(mov r8, r8)

00011d78 <FreeUserBuffer>:
* Input          : bEpNum, bDir
* Output         : None.
* Return         : None.
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
   11d78:	b480      	push	{r7}
   11d7a:	b082      	sub	sp, #8
   11d7c:	af00      	add	r7, sp, #0
   11d7e:	4602      	mov	r2, r0
   11d80:	460b      	mov	r3, r1
   11d82:	713a      	strb	r2, [r7, #4]
   11d84:	703b      	strb	r3, [r7, #0]
  if (bDir == EP_DBUF_OUT)
   11d86:	783b      	ldrb	r3, [r7, #0]
   11d88:	2b01      	cmp	r3, #1
   11d8a:	d11c      	bne.n	11dc6 <FreeUserBuffer+0x4e>
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
   11d8c:	793b      	ldrb	r3, [r7, #4]
   11d8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11d92:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   11d96:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   11d9a:	793b      	ldrb	r3, [r7, #4]
   11d9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11da0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   11da4:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   11da8:	681b      	ldr	r3, [r3, #0]
   11daa:	b29b      	uxth	r3, r3
   11dac:	4619      	mov	r1, r3
   11dae:	f640 730f 	movw	r3, #3855	; 0xf0f
   11db2:	f2c0 0300 	movt	r3, #0	; 0x0
   11db6:	ea01 0303 	and.w	r3, r1, r3
   11dba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   11dbe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
   11dc2:	6013      	str	r3, [r2, #0]
   11dc4:	e01e      	b.n	11e04 <FreeUserBuffer+0x8c>
  }
  else if (bDir == EP_DBUF_IN)
   11dc6:	783b      	ldrb	r3, [r7, #0]
   11dc8:	2b02      	cmp	r3, #2
   11dca:	d11b      	bne.n	11e04 <FreeUserBuffer+0x8c>
  { /* IN double buffered endpoint */
    _ToggleDTOG_RX(bEpNum);
   11dcc:	793b      	ldrb	r3, [r7, #4]
   11dce:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11dd2:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
   11dd6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
   11dda:	793b      	ldrb	r3, [r7, #4]
   11ddc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11de0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   11de4:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
   11de8:	681b      	ldr	r3, [r3, #0]
   11dea:	b29b      	uxth	r3, r3
   11dec:	4619      	mov	r1, r3
   11dee:	f640 730f 	movw	r3, #3855	; 0xf0f
   11df2:	f2c0 0300 	movt	r3, #0	; 0x0
   11df6:	ea01 0303 	and.w	r3, r1, r3
   11dfa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
   11dfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   11e02:	6013      	str	r3, [r2, #0]
  }
}
   11e04:	f107 0708 	add.w	r7, r7, #8	; 0x8
   11e08:	46bd      	mov	sp, r7
   11e0a:	bc80      	pop	{r7}
   11e0c:	4770      	bx	lr
   11e0e:	46c0      	nop			(mov r8, r8)

00011e10 <ToWord>:
* Input          : bh: byte high, bl: bytes low.
* Output         : None.
* Return         : resulted word.
*******************************************************************************/
uint16_t ToWord(uint8_t bh, uint8_t bl)
{
   11e10:	b480      	push	{r7}
   11e12:	b083      	sub	sp, #12
   11e14:	af00      	add	r7, sp, #0
   11e16:	4602      	mov	r2, r0
   11e18:	460b      	mov	r3, r1
   11e1a:	713a      	strb	r2, [r7, #4]
   11e1c:	703b      	strb	r3, [r7, #0]
  uint16_t wRet;
  wRet = (uint16_t)bl | ((uint16_t)bh << 8);
   11e1e:	783a      	ldrb	r2, [r7, #0]
   11e20:	793b      	ldrb	r3, [r7, #4]
   11e22:	ea4f 2303 	mov.w	r3, r3, lsl #8
   11e26:	b29b      	uxth	r3, r3
   11e28:	ea42 0303 	orr.w	r3, r2, r3
   11e2c:	b29b      	uxth	r3, r3
   11e2e:	817b      	strh	r3, [r7, #10]
  return(wRet);
   11e30:	897b      	ldrh	r3, [r7, #10]
}
   11e32:	4618      	mov	r0, r3
   11e34:	f107 070c 	add.w	r7, r7, #12	; 0xc
   11e38:	46bd      	mov	sp, r7
   11e3a:	bc80      	pop	{r7}
   11e3c:	4770      	bx	lr
   11e3e:	46c0      	nop			(mov r8, r8)

00011e40 <ByteSwap>:
* Input          : wSwW: word to Swap.
* Output         : None.
* Return         : resulted word.
*******************************************************************************/
uint16_t ByteSwap(uint16_t wSwW)
{
   11e40:	b480      	push	{r7}
   11e42:	b082      	sub	sp, #8
   11e44:	af00      	add	r7, sp, #0
   11e46:	4603      	mov	r3, r0
   11e48:	803b      	strh	r3, [r7, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
   11e4a:	883b      	ldrh	r3, [r7, #0]
   11e4c:	717b      	strb	r3, [r7, #5]
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
   11e4e:	883b      	ldrh	r3, [r7, #0]
   11e50:	ea4f 2313 	mov.w	r3, r3, lsr #8
   11e54:	b29b      	uxth	r3, r3
   11e56:	461a      	mov	r2, r3
   11e58:	797b      	ldrb	r3, [r7, #5]
   11e5a:	ea4f 2303 	mov.w	r3, r3, lsl #8
   11e5e:	b29b      	uxth	r3, r3
   11e60:	ea42 0303 	orr.w	r3, r2, r3
   11e64:	b29b      	uxth	r3, r3
   11e66:	80fb      	strh	r3, [r7, #6]
  return(wRet);
   11e68:	88fb      	ldrh	r3, [r7, #6]
}
   11e6a:	4618      	mov	r0, r3
   11e6c:	f107 0708 	add.w	r7, r7, #8	; 0x8
   11e70:	46bd      	mov	sp, r7
   11e72:	bc80      	pop	{r7}
   11e74:	4770      	bx	lr
   11e76:	46c0      	nop			(mov r8, r8)

00011e78 <USB_SIL_Init>:
* Input          : None.
* Output         : None.
* Return         : Status.
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
   11e78:	b480      	push	{r7}
   11e7a:	af00      	add	r7, sp, #0
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
   11e7c:	f645 4344 	movw	r3, #23620	; 0x5c44
   11e80:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11e84:	f04f 0200 	mov.w	r2, #0	; 0x0
   11e88:	601a      	str	r2, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
   11e8a:	f242 037c 	movw	r3, #8316	; 0x207c
   11e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e92:	f44f 4206 	mov.w	r2, #34304	; 0x8600
   11e96:	801a      	strh	r2, [r3, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
   11e98:	f645 4340 	movw	r3, #23616	; 0x5c40
   11e9c:	f2c4 0300 	movt	r3, #16384	; 0x4000
   11ea0:	f242 027c 	movw	r2, #8316	; 0x207c
   11ea4:	f2c2 0200 	movt	r2, #8192	; 0x2000
   11ea8:	8812      	ldrh	r2, [r2, #0]
   11eaa:	601a      	str	r2, [r3, #0]
  /* Perform OTG Device initialization procedure (including EP0 init) */
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
   11eac:	f04f 0300 	mov.w	r3, #0	; 0x0
}
   11eb0:	4618      	mov	r0, r3
   11eb2:	46bd      	mov	sp, r7
   11eb4:	bc80      	pop	{r7}
   11eb6:	4770      	bx	lr

00011eb8 <USB_SIL_Write>:
*                  - wBufferSize: Number of data to be written (in bytes).
* Output         : None.
* Return         : Status.
*******************************************************************************/
uint32_t USB_SIL_Write(uint8_t bEpAddr, uint8_t* pBufferPointer, uint32_t wBufferSize)
{
   11eb8:	b580      	push	{r7, lr}
   11eba:	b083      	sub	sp, #12
   11ebc:	af00      	add	r7, sp, #0
   11ebe:	4603      	mov	r3, r0
   11ec0:	6079      	str	r1, [r7, #4]
   11ec2:	603a      	str	r2, [r7, #0]
   11ec4:	723b      	strb	r3, [r7, #8]
#ifndef STM32F10X_CL

  /* Use the memory interface function to write to the selected endpoint */
  UserToPMABufferCopy(pBufferPointer, GetEPTxAddr(bEpAddr & 0x7F), wBufferSize);
   11ec6:	7a3b      	ldrb	r3, [r7, #8]
   11ec8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   11ecc:	4618      	mov	r0, r3
   11ece:	f7ff fb3b 	bl	11548 <GetEPTxAddr>
   11ed2:	4603      	mov	r3, r0
   11ed4:	461a      	mov	r2, r3
   11ed6:	683b      	ldr	r3, [r7, #0]
   11ed8:	b29b      	uxth	r3, r3
   11eda:	6878      	ldr	r0, [r7, #4]
   11edc:	4611      	mov	r1, r2
   11ede:	461a      	mov	r2, r3
   11ee0:	f7fe fdd6 	bl	10a90 <UserToPMABufferCopy>

  /* Update the data length in the control register */
  SetEPTxCount((bEpAddr & 0x7F), wBufferSize);
   11ee4:	7a3b      	ldrb	r3, [r7, #8]
   11ee6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
   11eea:	683b      	ldr	r3, [r7, #0]
   11eec:	b29b      	uxth	r3, r3
   11eee:	4610      	mov	r0, r2
   11ef0:	4619      	mov	r1, r3
   11ef2:	f7ff fb67 	bl	115c4 <SetEPTxCount>
   /* Use the PCD interface layer function to write to the selected endpoint */
   OTGD_FS_PCD_EP_Write (bEpAddr, pBufferPointer, wBufferSize); 
   
#endif /* STM32F10X_CL */

  return 0;
   11ef6:	f04f 0300 	mov.w	r3, #0	; 0x0
}
   11efa:	4618      	mov	r0, r3
   11efc:	f107 070c 	add.w	r7, r7, #12	; 0xc
   11f00:	46bd      	mov	sp, r7
   11f02:	bd80      	pop	{r7, pc}

00011f04 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
uint32_t USB_SIL_Read(uint8_t bEpAddr, uint8_t* pBufferPointer)
{
   11f04:	b580      	push	{r7, lr}
   11f06:	b083      	sub	sp, #12
   11f08:	af00      	add	r7, sp, #0
   11f0a:	4603      	mov	r3, r0
   11f0c:	6039      	str	r1, [r7, #0]
   11f0e:	713b      	strb	r3, [r7, #4]
  uint32_t DataLength = 0;
   11f10:	f04f 0300 	mov.w	r3, #0	; 0x0
   11f14:	60bb      	str	r3, [r7, #8]

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
   11f16:	793b      	ldrb	r3, [r7, #4]
   11f18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   11f1c:	4618      	mov	r0, r3
   11f1e:	f7ff fc19 	bl	11754 <GetEPRxCount>
   11f22:	4603      	mov	r3, r0
   11f24:	60bb      	str	r3, [r7, #8]
  
  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
   11f26:	793b      	ldrb	r3, [r7, #4]
   11f28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   11f2c:	4618      	mov	r0, r3
   11f2e:	f7ff fb29 	bl	11584 <GetEPRxAddr>
   11f32:	4603      	mov	r3, r0
   11f34:	461a      	mov	r2, r3
   11f36:	68bb      	ldr	r3, [r7, #8]
   11f38:	b29b      	uxth	r3, r3
   11f3a:	6838      	ldr	r0, [r7, #0]
   11f3c:	4611      	mov	r1, r2
   11f3e:	461a      	mov	r2, r3
   11f40:	f7fe fdec 	bl	10b1c <PMAToUserBufferCopy>
  OTGD_FS_PCD_EP_Read (bEpAddr, pBufferPointer, DataLength);
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
   11f44:	68bb      	ldr	r3, [r7, #8]
}
   11f46:	4618      	mov	r0, r3
   11f48:	f107 070c 	add.w	r7, r7, #12	; 0xc
   11f4c:	46bd      	mov	sp, r7
   11f4e:	bd80      	pop	{r7, pc}

00011f50 <AppTask>:
 *
 * Definition de la tache
 *
 ************************************************************************/
static void AppTask (void *p_arg)
{
   11f50:	b580      	push	{r7, lr}
   11f52:	b084      	sub	sp, #16
   11f54:	af00      	add	r7, sp, #0
   11f56:	6038      	str	r0, [r7, #0]

	(void)p_arg;


	char cmd = '0';
   11f58:	f04f 0330 	mov.w	r3, #48	; 0x30
   11f5c:	723b      	strb	r3, [r7, #8]
	char param[] = {'0','0', '0'};
   11f5e:	f64e 5224 	movw	r2, #60708	; 0xed24
   11f62:	f2c0 0201 	movt	r2, #1	; 0x1
   11f66:	f107 0304 	add.w	r3, r7, #4	; 0x4
   11f6a:	6812      	ldr	r2, [r2, #0]
   11f6c:	4611      	mov	r1, r2
   11f6e:	8019      	strh	r1, [r3, #0]
   11f70:	f103 0302 	add.w	r3, r3, #2	; 0x2
   11f74:	ea4f 4212 	mov.w	r2, r2, lsr #16
   11f78:	701a      	strb	r2, [r3, #0]
	uint8_t flag = 0;
   11f7a:	f04f 0300 	mov.w	r3, #0	; 0x0
   11f7e:	727b      	strb	r3, [r7, #9]
	uint8_t v = 0;
   11f80:	f04f 0300 	mov.w	r3, #0	; 0x0
   11f84:	72bb      	strb	r3, [r7, #10]
	uint8_t v0 = 0;
   11f86:	f04f 0300 	mov.w	r3, #0	; 0x0
   11f8a:	72fb      	strb	r3, [r7, #11]
	uint8_t t = 0;
   11f8c:	f04f 0300 	mov.w	r3, #0	; 0x0
   11f90:	733b      	strb	r3, [r7, #12]
	int8_t a = 0;
   11f92:	f04f 0300 	mov.w	r3, #0	; 0x0
   11f96:	737b      	strb	r3, [r7, #13]
	uint8_t throttle = 0;
   11f98:	f04f 0300 	mov.w	r3, #0	; 0x0
   11f9c:	73bb      	strb	r3, [r7, #14]
	uint8_t breaks = 0;
   11f9e:	f04f 0300 	mov.w	r3, #0	; 0x0
   11fa2:	73fb      	strb	r3, [r7, #15]

	// Init Sys. Tick
	OS_CPU_SysTickInit();
   11fa4:	f7f6 fc84 	bl	88b0 <OS_CPU_SysTickInit>

	#if OS_TASK_STAT_EN > 0
		OSStatInit();
   11fa8:	f7f7 f8ba 	bl	9120 <OSStatInit>
	#endif

	// attente de la commande de start pour demarrer
	while (cmd != '1') {
   11fac:	e017      	b.n	11fde <AppTask+0x8e>
		// scrute les entrees
		if(USART1_CNT_IN > 0) {
   11fae:	f640 13cd 	movw	r3, #2509	; 0x9cd
   11fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fb6:	781b      	ldrb	r3, [r3, #0]
   11fb8:	2b00      	cmp	r3, #0
   11fba:	d00c      	beq.n	11fd6 <AppTask+0x86>
			cmd = USART1_BUFFER_IN[0];
   11fbc:	f642 5318 	movw	r3, #11544	; 0x2d18
   11fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fc4:	781b      	ldrb	r3, [r3, #0]
   11fc6:	723b      	strb	r3, [r7, #8]
			USART1_CNT_IN = 0;
   11fc8:	f640 13cd 	movw	r3, #2509	; 0x9cd
   11fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fd0:	f04f 0200 	mov.w	r2, #0	; 0x0
   11fd4:	701a      	strb	r2, [r3, #0]
		}

		// Attente d'une seconde
		OSTimeDly(OS_TICKS_PER_SEC / 1);
   11fd6:	f04f 0064 	mov.w	r0, #100	; 0x64
   11fda:	f7fc f8cd 	bl	e178 <OSTimeDly>
	#if OS_TASK_STAT_EN > 0
		OSStatInit();
	#endif

	// attente de la commande de start pour demarrer
	while (cmd != '1') {
   11fde:	7a3b      	ldrb	r3, [r7, #8]
   11fe0:	2b31      	cmp	r3, #49
   11fe2:	d1e4      	bne.n	11fae <AppTask+0x5e>
		}

		// Attente d'une seconde
		OSTimeDly(OS_TICKS_PER_SEC / 1);
	}
	flag = 1;
   11fe4:	f04f 0301 	mov.w	r3, #1	; 0x1
   11fe8:	727b      	strb	r3, [r7, #9]

	//envois de la reponse de debut
	fprintf(fp_usart1, "S1\r\n");
   11fea:	f242 0384 	movw	r3, #8324	; 0x2084
   11fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ff2:	681b      	ldr	r3, [r3, #0]
   11ff4:	f64e 40d8 	movw	r0, #60632	; 0xecd8
   11ff8:	f2c0 0001 	movt	r0, #1	; 0x1
   11ffc:	f04f 0101 	mov.w	r1, #1	; 0x1
   12000:	f04f 0204 	mov.w	r2, #4	; 0x4
   12004:	f007 f96c 	bl	192e0 <fwrite>

	// Attente d'une seconde
	OSTimeDly(OS_TICKS_PER_SEC / 1);
   12008:	f04f 0064 	mov.w	r0, #100	; 0x64
   1200c:	f7fc f8b4 	bl	e178 <OSTimeDly>

	while (flag) {
   12010:	e158      	b.n	122c4 <AppTask+0x374>

		// scrute les entrees
		if(USART1_CNT_IN > 0){
   12012:	f640 13cd 	movw	r3, #2509	; 0x9cd
   12016:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1201a:	781b      	ldrb	r3, [r3, #0]
   1201c:	2b00      	cmp	r3, #0
   1201e:	d024      	beq.n	1206a <AppTask+0x11a>
			cmd = USART1_BUFFER_IN[0];
   12020:	f642 5318 	movw	r3, #11544	; 0x2d18
   12024:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12028:	781b      	ldrb	r3, [r3, #0]
   1202a:	723b      	strb	r3, [r7, #8]

			if(cmd == 'A' || cmd == 'B'){
   1202c:	7a3b      	ldrb	r3, [r7, #8]
   1202e:	2b41      	cmp	r3, #65
   12030:	d002      	beq.n	12038 <AppTask+0xe8>
   12032:	7a3b      	ldrb	r3, [r7, #8]
   12034:	2b42      	cmp	r3, #66
   12036:	d111      	bne.n	1205c <AppTask+0x10c>
				param[0] = USART1_BUFFER_IN[1];
   12038:	f642 5318 	movw	r3, #11544	; 0x2d18
   1203c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12040:	785b      	ldrb	r3, [r3, #1]
   12042:	713b      	strb	r3, [r7, #4]
				param[1] = USART1_BUFFER_IN[2];
   12044:	f642 5318 	movw	r3, #11544	; 0x2d18
   12048:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1204c:	789b      	ldrb	r3, [r3, #2]
   1204e:	717b      	strb	r3, [r7, #5]
				param[2] = USART1_BUFFER_IN[3];
   12050:	f642 5318 	movw	r3, #11544	; 0x2d18
   12054:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12058:	78db      	ldrb	r3, [r3, #3]
   1205a:	71bb      	strb	r3, [r7, #6]
			}

			USART1_CNT_IN = 0;
   1205c:	f640 13cd 	movw	r3, #2509	; 0x9cd
   12060:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12064:	f04f 0200 	mov.w	r2, #0	; 0x0
   12068:	701a      	strb	r2, [r3, #0]
		}

		switch(cmd)
   1206a:	7a3b      	ldrb	r3, [r7, #8]
   1206c:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
   12070:	2b23      	cmp	r3, #35
   12072:	f200 80bb 	bhi.w	121ec <AppTask+0x29c>
   12076:	a201      	add	r2, pc, #4	(adr r2, 1207c <AppTask+0x12c>)
   12078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1207c:	0001210d 	.word	0x0001210d
   12080:	000121ed 	.word	0x000121ed
   12084:	000121ed 	.word	0x000121ed
   12088:	000121ed 	.word	0x000121ed
   1208c:	000121ed 	.word	0x000121ed
   12090:	000121ed 	.word	0x000121ed
   12094:	000121ed 	.word	0x000121ed
   12098:	000121ed 	.word	0x000121ed
   1209c:	000121ed 	.word	0x000121ed
   120a0:	000121ed 	.word	0x000121ed
   120a4:	000121ed 	.word	0x000121ed
   120a8:	000121ed 	.word	0x000121ed
   120ac:	000121ed 	.word	0x000121ed
   120b0:	000121ed 	.word	0x000121ed
   120b4:	000121ed 	.word	0x000121ed
   120b8:	000121ed 	.word	0x000121ed
   120bc:	000121ed 	.word	0x000121ed
   120c0:	00012173 	.word	0x00012173
   120c4:	000121b1 	.word	0x000121b1
   120c8:	000121ed 	.word	0x000121ed
   120cc:	000121ed 	.word	0x000121ed
   120d0:	000121ed 	.word	0x000121ed
   120d4:	000121ed 	.word	0x000121ed
   120d8:	000121ed 	.word	0x000121ed
   120dc:	000121ed 	.word	0x000121ed
   120e0:	000121ed 	.word	0x000121ed
   120e4:	000121ed 	.word	0x000121ed
   120e8:	000121ed 	.word	0x000121ed
   120ec:	000121ed 	.word	0x000121ed
   120f0:	000121ed 	.word	0x000121ed
   120f4:	000121ed 	.word	0x000121ed
   120f8:	000121ed 	.word	0x000121ed
   120fc:	000121ed 	.word	0x000121ed
   12100:	000121ed 	.word	0x000121ed
   12104:	00012133 	.word	0x00012133
   12108:	00012153 	.word	0x00012153
		{
			case '0' :
				fprintf(fp_usart1, "S0\r\n");
   1210c:	f242 0384 	movw	r3, #8324	; 0x2084
   12110:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12114:	681b      	ldr	r3, [r3, #0]
   12116:	f64e 40e0 	movw	r0, #60640	; 0xece0
   1211a:	f2c0 0001 	movt	r0, #1	; 0x1
   1211e:	f04f 0101 	mov.w	r1, #1	; 0x1
   12122:	f04f 0204 	mov.w	r2, #4	; 0x4
   12126:	f007 f8db 	bl	192e0 <fwrite>
				flag = 1;
   1212a:	f04f 0301 	mov.w	r3, #1	; 0x1
   1212e:	727b      	strb	r3, [r7, #9]
				break;
   12130:	e05c      	b.n	121ec <AppTask+0x29c>
			case 'R' :
				fprintf(fp_usart1, "Reset ! \r\n");
   12132:	f242 0384 	movw	r3, #8324	; 0x2084
   12136:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1213a:	681b      	ldr	r3, [r3, #0]
   1213c:	f64e 40e8 	movw	r0, #60648	; 0xece8
   12140:	f2c0 0001 	movt	r0, #1	; 0x1
   12144:	f04f 0101 	mov.w	r1, #1	; 0x1
   12148:	f04f 020a 	mov.w	r2, #10	; 0xa
   1214c:	f007 f8c8 	bl	192e0 <fwrite>
				break;
   12150:	e04c      	b.n	121ec <AppTask+0x29c>
			case 'S':
				fprintf(fp_usart1, "Set ! \r\n");
   12152:	f242 0384 	movw	r3, #8324	; 0x2084
   12156:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1215a:	681b      	ldr	r3, [r3, #0]
   1215c:	f64e 40f4 	movw	r0, #60660	; 0xecf4
   12160:	f2c0 0001 	movt	r0, #1	; 0x1
   12164:	f04f 0101 	mov.w	r1, #1	; 0x1
   12168:	f04f 0208 	mov.w	r2, #8	; 0x8
   1216c:	f007 f8b8 	bl	192e0 <fwrite>
				break;
   12170:	e03c      	b.n	121ec <AppTask+0x29c>
			case 'A' :
				throttle = (param[0]-'0')*100+(param[1]-'0')*10+(param[2]-'0');
   12172:	793b      	ldrb	r3, [r7, #4]
   12174:	461a      	mov	r2, r3
   12176:	ea4f 0282 	mov.w	r2, r2, lsl #2
   1217a:	4413      	add	r3, r2
   1217c:	461a      	mov	r2, r3
   1217e:	ea4f 0182 	mov.w	r1, r2, lsl #2
   12182:	461a      	mov	r2, r3
   12184:	460b      	mov	r3, r1
   12186:	4413      	add	r3, r2
   12188:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1218c:	b2da      	uxtb	r2, r3
   1218e:	797b      	ldrb	r3, [r7, #5]
   12190:	4619      	mov	r1, r3
   12192:	ea4f 0181 	mov.w	r1, r1, lsl #2
   12196:	440b      	add	r3, r1
   12198:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1219c:	b2db      	uxtb	r3, r3
   1219e:	4413      	add	r3, r2
   121a0:	b2da      	uxtb	r2, r3
   121a2:	79bb      	ldrb	r3, [r7, #6]
   121a4:	4413      	add	r3, r2
   121a6:	b2db      	uxtb	r3, r3
   121a8:	f103 0330 	add.w	r3, r3, #48	; 0x30
   121ac:	73bb      	strb	r3, [r7, #14]
				break;
   121ae:	e01d      	b.n	121ec <AppTask+0x29c>
			case 'B' :
				breaks = (param[0]-'0')*100+(param[1]-'0')*10+(param[2]-'0');
   121b0:	793b      	ldrb	r3, [r7, #4]
   121b2:	461a      	mov	r2, r3
   121b4:	ea4f 0282 	mov.w	r2, r2, lsl #2
   121b8:	4413      	add	r3, r2
   121ba:	461a      	mov	r2, r3
   121bc:	ea4f 0182 	mov.w	r1, r2, lsl #2
   121c0:	461a      	mov	r2, r3
   121c2:	460b      	mov	r3, r1
   121c4:	4413      	add	r3, r2
   121c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   121ca:	b2da      	uxtb	r2, r3
   121cc:	797b      	ldrb	r3, [r7, #5]
   121ce:	4619      	mov	r1, r3
   121d0:	ea4f 0181 	mov.w	r1, r1, lsl #2
   121d4:	440b      	add	r3, r1
   121d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
   121da:	b2db      	uxtb	r3, r3
   121dc:	4413      	add	r3, r2
   121de:	b2da      	uxtb	r2, r3
   121e0:	79bb      	ldrb	r3, [r7, #6]
   121e2:	4413      	add	r3, r2
   121e4:	b2db      	uxtb	r3, r3
   121e6:	f103 0330 	add.w	r3, r3, #48	; 0x30
   121ea:	73fb      	strb	r3, [r7, #15]
			default :
				break;
		}

		// si on a accelere ou freine, on modifie l'acceleration
		if (cmd == 'A' || cmd == 'B') {
   121ec:	7a3b      	ldrb	r3, [r7, #8]
   121ee:	2b41      	cmp	r3, #65
   121f0:	d002      	beq.n	121f8 <AppTask+0x2a8>
   121f2:	7a3b      	ldrb	r3, [r7, #8]
   121f4:	2b42      	cmp	r3, #66
   121f6:	d119      	bne.n	1222c <AppTask+0x2dc>
			a = throttle - breaks;
   121f8:	7bba      	ldrb	r2, [r7, #14]
   121fa:	7bfb      	ldrb	r3, [r7, #15]
   121fc:	ebc3 0302 	rsb	r3, r3, r2
   12200:	b2db      	uxtb	r3, r3
   12202:	737b      	strb	r3, [r7, #13]
			v0 = v;
   12204:	7abb      	ldrb	r3, [r7, #10]
   12206:	72fb      	strb	r3, [r7, #11]
			t = 0;
   12208:	f04f 0300 	mov.w	r3, #0	; 0x0
   1220c:	733b      	strb	r3, [r7, #12]
			fprintf(fp_usart1, "T%d\r\n",a);
   1220e:	f242 0384 	movw	r3, #8324	; 0x2084
   12212:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12216:	681a      	ldr	r2, [r3, #0]
   12218:	f997 300d 	ldrsb.w	r3, [r7, #13]
   1221c:	4610      	mov	r0, r2
   1221e:	f64e 5100 	movw	r1, #60672	; 0xed00
   12222:	f2c0 0101 	movt	r1, #1	; 0x1
   12226:	461a      	mov	r2, r3
   12228:	f006 fe3a 	bl	18ea0 <fprintf>
		}

		// si l'acceleration n'est pas nulle on modifie la vitesse
		if (a != 0){
   1222c:	f997 300d 	ldrsb.w	r3, [r7, #13]
   12230:	2b00      	cmp	r3, #0
   12232:	d03c      	beq.n	122ae <AppTask+0x35e>
			if ((a*t +v0 >= 0) && (a*t +v0 <= 255))
   12234:	f997 300d 	ldrsb.w	r3, [r7, #13]
   12238:	7b3a      	ldrb	r2, [r7, #12]
   1223a:	fb02 f203 	mul.w	r2, r2, r3
   1223e:	7afb      	ldrb	r3, [r7, #11]
   12240:	4413      	add	r3, r2
   12242:	2b00      	cmp	r3, #0
   12244:	db11      	blt.n	1226a <AppTask+0x31a>
   12246:	f997 300d 	ldrsb.w	r3, [r7, #13]
   1224a:	7b3a      	ldrb	r2, [r7, #12]
   1224c:	fb02 f203 	mul.w	r2, r2, r3
   12250:	7afb      	ldrb	r3, [r7, #11]
   12252:	4413      	add	r3, r2
   12254:	2bff      	cmp	r3, #255
   12256:	dc08      	bgt.n	1226a <AppTask+0x31a>
				v = a*t +v0;
   12258:	7b7b      	ldrb	r3, [r7, #13]
   1225a:	7b3a      	ldrb	r2, [r7, #12]
   1225c:	fb02 f303 	mul.w	r3, r2, r3
   12260:	b2da      	uxtb	r2, r3
   12262:	7afb      	ldrb	r3, [r7, #11]
   12264:	4413      	add	r3, r2
   12266:	72bb      	strb	r3, [r7, #10]
			fprintf(fp_usart1, "T%d\r\n",a);
		}

		// si l'acceleration n'est pas nulle on modifie la vitesse
		if (a != 0){
			if ((a*t +v0 >= 0) && (a*t +v0 <= 255))
   12268:	e00f      	b.n	1228a <AppTask+0x33a>
				v = a*t +v0;
			else if (a*t +v0 > 255)
   1226a:	f997 300d 	ldrsb.w	r3, [r7, #13]
   1226e:	7b3a      	ldrb	r2, [r7, #12]
   12270:	fb02 f203 	mul.w	r2, r2, r3
   12274:	7afb      	ldrb	r3, [r7, #11]
   12276:	4413      	add	r3, r2
   12278:	2bff      	cmp	r3, #255
   1227a:	dd03      	ble.n	12284 <AppTask+0x334>
				v = 255;
   1227c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   12280:	72bb      	strb	r3, [r7, #10]
   12282:	e002      	b.n	1228a <AppTask+0x33a>
			else
				v = 0;
   12284:	f04f 0300 	mov.w	r3, #0	; 0x0
   12288:	72bb      	strb	r3, [r7, #10]

			// Attente d'une seconde (pour ne pas envoyer 2 messages de suites sans 1 sec. de delais)
			OSTimeDly(OS_TICKS_PER_SEC / 1);
   1228a:	f04f 0064 	mov.w	r0, #100	; 0x64
   1228e:	f7fb ff73 	bl	e178 <OSTimeDly>

			fprintf(fp_usart1, "V%d\r\n",v);
   12292:	f242 0384 	movw	r3, #8324	; 0x2084
   12296:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1229a:	681a      	ldr	r2, [r3, #0]
   1229c:	7abb      	ldrb	r3, [r7, #10]
   1229e:	4610      	mov	r0, r2
   122a0:	f64e 5108 	movw	r1, #60680	; 0xed08
   122a4:	f2c0 0101 	movt	r1, #1	; 0x1
   122a8:	461a      	mov	r2, r3
   122aa:	f006 fdf9 	bl	18ea0 <fprintf>
		}

		// incrementation du temps
		t++;
   122ae:	7b3b      	ldrb	r3, [r7, #12]
   122b0:	f103 0301 	add.w	r3, r3, #1	; 0x1
   122b4:	733b      	strb	r3, [r7, #12]

		cmd = 1;
   122b6:	f04f 0301 	mov.w	r3, #1	; 0x1
   122ba:	723b      	strb	r3, [r7, #8]

		// Attente d'une seconde
		OSTimeDly(OS_TICKS_PER_SEC / 1);
   122bc:	f04f 0064 	mov.w	r0, #100	; 0x64
   122c0:	f7fb ff5a 	bl	e178 <OSTimeDly>
	fprintf(fp_usart1, "S1\r\n");

	// Attente d'une seconde
	OSTimeDly(OS_TICKS_PER_SEC / 1);

	while (flag) {
   122c4:	7a7b      	ldrb	r3, [r7, #9]
   122c6:	2b00      	cmp	r3, #0
   122c8:	f47f aea3 	bne.w	12012 <AppTask+0xc2>
		cmd = 1;

		// Attente d'une seconde
		OSTimeDly(OS_TICKS_PER_SEC / 1);
	}
}
   122cc:	f107 0710 	add.w	r7, r7, #16	; 0x10
   122d0:	46bd      	mov	sp, r7
   122d2:	bd80      	pop	{r7, pc}

000122d4 <main>:
 *
 * Programme principal
 *
 ***********************************************************************/
int main (void)
{
   122d4:	b580      	push	{r7, lr}
   122d6:	b086      	sub	sp, #24
   122d8:	af05      	add	r7, sp, #20
	// Verification de la taille du nom
	#if OS_TASK_NAME_SIZE > 13
		INT8U err;
	#endif

	BSP_IntDisAll(); 	// Desactivation des interruptions
   122da:	f000 fce1 	bl	12ca0 <BSP_IntDisAll>
	OSInit(); 			// Initialisation de uCosII
   122de:	f7f6 fdc1 	bl	8e64 <OSInit>
	BSP_IntEnAll(); 	// Activation des interruptions
   122e2:	f000 fce3 	bl	12cac <BSP_IntEnAll>

	BSP_Init(); 		// Initialisation de la carte NTRT
   122e6:	f000 fcb9 	bl	12c5c <BSP_Init>

	// Init. de l'USART1
	fp_usart1 = fopen ("USART1","w");
   122ea:	f64e 5010 	movw	r0, #60688	; 0xed10
   122ee:	f2c0 0001 	movt	r0, #1	; 0x1
   122f2:	f64e 5118 	movw	r1, #60696	; 0xed18
   122f6:	f2c0 0101 	movt	r1, #1	; 0x1
   122fa:	f006 fdc5 	bl	18e88 <fopen>
   122fe:	4602      	mov	r2, r0
   12300:	f242 0384 	movw	r3, #8324	; 0x2084
   12304:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12308:	601a      	str	r2, [r3, #0]

	// Cree la tache
	OSTaskCreateExt(AppTask,
   1230a:	f04f 0303 	mov.w	r3, #3	; 0x3
   1230e:	9300      	str	r3, [sp, #0]
   12310:	f240 63a4 	movw	r3, #1700	; 0x6a4
   12314:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12318:	9301      	str	r3, [sp, #4]
   1231a:	f04f 03c8 	mov.w	r3, #200	; 0xc8
   1231e:	9302      	str	r3, [sp, #8]
   12320:	f04f 0300 	mov.w	r3, #0	; 0x0
   12324:	9303      	str	r3, [sp, #12]
   12326:	f04f 0303 	mov.w	r3, #3	; 0x3
   1232a:	9304      	str	r3, [sp, #16]
   1232c:	f641 7051 	movw	r0, #8017	; 0x1f51
   12330:	f2c0 0001 	movt	r0, #1	; 0x1
   12334:	f04f 0100 	mov.w	r1, #0	; 0x0
   12338:	4a09      	ldr	r2, [pc, #36]	(12360 <main+0x8c>)
   1233a:	f04f 0303 	mov.w	r3, #3	; 0x3
   1233e:	f7fb fa4b 	bl	d7d8 <OSTaskCreateExt>
					(void *)0,
					OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR);

	// Verification de la taille du nom
	#if OS_TASK_NAME_SIZE > 4
		OSTaskNameSet(APP_TASK_PRIO, (INT8U*)"Task", &err);
   12342:	f107 0303 	add.w	r3, r7, #3	; 0x3
   12346:	f04f 0003 	mov.w	r0, #3	; 0x3
   1234a:	f64e 511c 	movw	r1, #60700	; 0xed1c
   1234e:	f2c0 0101 	movt	r1, #1	; 0x1
   12352:	461a      	mov	r2, r3
   12354:	f7fb fca6 	bl	dca4 <OSTaskNameSet>
	#endif

	// Lancement de l'OS
	OSStart();
   12358:	f7f6 feae 	bl	90b8 <OSStart>

	while(1){}
   1235c:	e7fe      	b.n	1235c <main+0x88>
   1235e:	46c0      	nop			(mov r8, r8)
   12360:	200009c0 	.word	0x200009c0

00012364 <__enable_irq>:
static __INLINE void __ISB(void);
static __INLINE void __DSB(void);
static __INLINE void __DMB(void);
static __INLINE void __CLREX(void);

static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
   12364:	b480      	push	{r7}
   12366:	af00      	add	r7, sp, #0
   12368:	b662      	cpsie	i
   1236a:	46bd      	mov	sp, r7
   1236c:	bc80      	pop	{r7}
   1236e:	4770      	bx	lr

00012370 <__disable_irq>:
static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
   12370:	b480      	push	{r7}
   12372:	af00      	add	r7, sp, #0
   12374:	b672      	cpsid	i
   12376:	46bd      	mov	sp, r7
   12378:	bc80      	pop	{r7}
   1237a:	4770      	bx	lr

0001237c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
   1237c:	b580      	push	{r7, lr}
   1237e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
   12380:	f241 0300 	movw	r3, #4096	; 0x1000
   12384:	f2c4 0302 	movt	r3, #16386	; 0x4002
   12388:	f241 0200 	movw	r2, #4096	; 0x1000
   1238c:	f2c4 0202 	movt	r2, #16386	; 0x4002
   12390:	6812      	ldr	r2, [r2, #0]
   12392:	f042 0201 	orr.w	r2, r2, #1	; 0x1
   12396:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
   12398:	f241 0200 	movw	r2, #4096	; 0x1000
   1239c:	f2c4 0202 	movt	r2, #16386	; 0x4002
   123a0:	f241 0300 	movw	r3, #4096	; 0x1000
   123a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
   123a8:	6859      	ldr	r1, [r3, #4]
   123aa:	f240 0300 	movw	r3, #0	; 0x0
   123ae:	f6cf 03ff 	movt	r3, #63743	; 0xf8ff
   123b2:	ea01 0303 	and.w	r3, r1, r3
   123b6:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
   123b8:	f241 0300 	movw	r3, #4096	; 0x1000
   123bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
   123c0:	f241 0200 	movw	r2, #4096	; 0x1000
   123c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
   123c8:	6812      	ldr	r2, [r2, #0]
   123ca:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
   123ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
   123d2:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
   123d4:	f241 0300 	movw	r3, #4096	; 0x1000
   123d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
   123dc:	f241 0200 	movw	r2, #4096	; 0x1000
   123e0:	f2c4 0202 	movt	r2, #16386	; 0x4002
   123e4:	6812      	ldr	r2, [r2, #0]
   123e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
   123ea:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
   123ec:	f241 0300 	movw	r3, #4096	; 0x1000
   123f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
   123f4:	f241 0200 	movw	r2, #4096	; 0x1000
   123f8:	f2c4 0202 	movt	r2, #16386	; 0x4002
   123fc:	6852      	ldr	r2, [r2, #4]
   123fe:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
   12402:	605a      	str	r2, [r3, #4]

#ifndef STM32F10X_CL
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
   12404:	f241 0300 	movw	r3, #4096	; 0x1000
   12408:	f2c4 0302 	movt	r3, #16386	; 0x4002
   1240c:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
   12410:	609a      	str	r2, [r3, #8]
  RCC->CFGR2 = 0x00000000;
#endif /* STM32F10X_CL */
    
  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
   12412:	f000 f803 	bl	1241c <SetSysClock>

}
   12416:	46bd      	mov	sp, r7
   12418:	bd80      	pop	{r7, pc}
   1241a:	46c0      	nop			(mov r8, r8)

0001241c <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
   1241c:	b580      	push	{r7, lr}
   1241e:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
   12420:	f000 f802 	bl	12428 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
   12424:	46bd      	mov	sp, r7
   12426:	bd80      	pop	{r7, pc}

00012428 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
   12428:	b480      	push	{r7}
   1242a:	b082      	sub	sp, #8
   1242c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
   1242e:	f04f 0300 	mov.w	r3, #0	; 0x0
   12432:	607b      	str	r3, [r7, #4]
   12434:	f04f 0300 	mov.w	r3, #0	; 0x0
   12438:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
   1243a:	f241 0300 	movw	r3, #4096	; 0x1000
   1243e:	f2c4 0302 	movt	r3, #16386	; 0x4002
   12442:	f241 0200 	movw	r2, #4096	; 0x1000
   12446:	f2c4 0202 	movt	r2, #16386	; 0x4002
   1244a:	6812      	ldr	r2, [r2, #0]
   1244c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   12450:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
   12452:	f241 0300 	movw	r3, #4096	; 0x1000
   12456:	f2c4 0302 	movt	r3, #16386	; 0x4002
   1245a:	681b      	ldr	r3, [r3, #0]
   1245c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   12460:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
   12462:	687b      	ldr	r3, [r7, #4]
   12464:	f103 0301 	add.w	r3, r3, #1	; 0x1
   12468:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSEStartUp_TimeOut));
   1246a:	683b      	ldr	r3, [r7, #0]
   1246c:	2b00      	cmp	r3, #0
   1246e:	d103      	bne.n	12478 <SetSysClockTo72+0x50>
   12470:	687b      	ldr	r3, [r7, #4]
   12472:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
   12476:	d1ec      	bne.n	12452 <SetSysClockTo72+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
   12478:	f241 0300 	movw	r3, #4096	; 0x1000
   1247c:	f2c4 0302 	movt	r3, #16386	; 0x4002
   12480:	681b      	ldr	r3, [r3, #0]
   12482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   12486:	2b00      	cmp	r3, #0
   12488:	d003      	beq.n	12492 <SetSysClockTo72+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
   1248a:	f04f 0301 	mov.w	r3, #1	; 0x1
   1248e:	603b      	str	r3, [r7, #0]
   12490:	e002      	b.n	12498 <SetSysClockTo72+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
   12492:	f04f 0300 	mov.w	r3, #0	; 0x0
   12496:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
   12498:	683b      	ldr	r3, [r7, #0]
   1249a:	2b01      	cmp	r3, #1
   1249c:	f040 8093 	bne.w	125c6 <SetSysClockTo72+0x19e>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
   124a0:	f242 0300 	movw	r3, #8192	; 0x2000
   124a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
   124a8:	f242 0200 	movw	r2, #8192	; 0x2000
   124ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
   124b0:	6812      	ldr	r2, [r2, #0]
   124b2:	f042 0210 	orr.w	r2, r2, #16	; 0x10
   124b6:	601a      	str	r2, [r3, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
   124b8:	f242 0300 	movw	r3, #8192	; 0x2000
   124bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
   124c0:	f242 0200 	movw	r2, #8192	; 0x2000
   124c4:	f2c4 0202 	movt	r2, #16386	; 0x4002
   124c8:	6812      	ldr	r2, [r2, #0]
   124ca:	f022 0203 	bic.w	r2, r2, #3	; 0x3
   124ce:	601a      	str	r2, [r3, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
   124d0:	f242 0300 	movw	r3, #8192	; 0x2000
   124d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
   124d8:	f242 0200 	movw	r2, #8192	; 0x2000
   124dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
   124e0:	6812      	ldr	r2, [r2, #0]
   124e2:	f042 0202 	orr.w	r2, r2, #2	; 0x2
   124e6:	601a      	str	r2, [r3, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
   124e8:	f241 0300 	movw	r3, #4096	; 0x1000
   124ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
   124f0:	f241 0200 	movw	r2, #4096	; 0x1000
   124f4:	f2c4 0202 	movt	r2, #16386	; 0x4002
   124f8:	6852      	ldr	r2, [r2, #4]
   124fa:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
   124fc:	f241 0300 	movw	r3, #4096	; 0x1000
   12500:	f2c4 0302 	movt	r3, #16386	; 0x4002
   12504:	f241 0200 	movw	r2, #4096	; 0x1000
   12508:	f2c4 0202 	movt	r2, #16386	; 0x4002
   1250c:	6852      	ldr	r2, [r2, #4]
   1250e:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK/2 */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
   12510:	f241 0300 	movw	r3, #4096	; 0x1000
   12514:	f2c4 0302 	movt	r3, #16386	; 0x4002
   12518:	f241 0200 	movw	r2, #4096	; 0x1000
   1251c:	f2c4 0202 	movt	r2, #16386	; 0x4002
   12520:	6852      	ldr	r2, [r2, #4]
   12522:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   12526:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
   12528:	f241 0300 	movw	r3, #4096	; 0x1000
   1252c:	f2c4 0302 	movt	r3, #16386	; 0x4002
   12530:	f241 0200 	movw	r2, #4096	; 0x1000
   12534:	f2c4 0202 	movt	r2, #16386	; 0x4002
   12538:	6852      	ldr	r2, [r2, #4]
   1253a:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
   1253e:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
   12540:	f241 0300 	movw	r3, #4096	; 0x1000
   12544:	f2c4 0302 	movt	r3, #16386	; 0x4002
   12548:	f241 0200 	movw	r2, #4096	; 0x1000
   1254c:	f2c4 0202 	movt	r2, #16386	; 0x4002
   12550:	6852      	ldr	r2, [r2, #4]
   12552:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
   12556:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
   12558:	f241 0300 	movw	r3, #4096	; 0x1000
   1255c:	f2c4 0302 	movt	r3, #16386	; 0x4002
   12560:	f241 0200 	movw	r2, #4096	; 0x1000
   12564:	f2c4 0202 	movt	r2, #16386	; 0x4002
   12568:	6812      	ldr	r2, [r2, #0]
   1256a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
   1256e:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
   12570:	f241 0300 	movw	r3, #4096	; 0x1000
   12574:	f2c4 0302 	movt	r3, #16386	; 0x4002
   12578:	681b      	ldr	r3, [r3, #0]
   1257a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   1257e:	2b00      	cmp	r3, #0
   12580:	d0f6      	beq.n	12570 <SetSysClockTo72+0x148>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
   12582:	f241 0300 	movw	r3, #4096	; 0x1000
   12586:	f2c4 0302 	movt	r3, #16386	; 0x4002
   1258a:	f241 0200 	movw	r2, #4096	; 0x1000
   1258e:	f2c4 0202 	movt	r2, #16386	; 0x4002
   12592:	6852      	ldr	r2, [r2, #4]
   12594:	f022 0203 	bic.w	r2, r2, #3	; 0x3
   12598:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
   1259a:	f241 0300 	movw	r3, #4096	; 0x1000
   1259e:	f2c4 0302 	movt	r3, #16386	; 0x4002
   125a2:	f241 0200 	movw	r2, #4096	; 0x1000
   125a6:	f2c4 0202 	movt	r2, #16386	; 0x4002
   125aa:	6852      	ldr	r2, [r2, #4]
   125ac:	f042 0202 	orr.w	r2, r2, #2	; 0x2
   125b0:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
   125b2:	f241 0300 	movw	r3, #4096	; 0x1000
   125b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
   125ba:	685b      	ldr	r3, [r3, #4]
   125bc:	f003 030c 	and.w	r3, r3, #12	; 0xc
   125c0:	2b08      	cmp	r3, #8
   125c2:	d1f6      	bne.n	125b2 <SetSysClockTo72+0x18a>
    /* Go to infinite loop */
    while (1)
    {
    }
  }
}
   125c4:	e000      	b.n	125c8 <SetSysClockTo72+0x1a0>
         configuration. User can add here some code to deal with this error */    

    /* Go to infinite loop */
    while (1)
    {
    }
   125c6:	e7fe      	b.n	125c6 <SetSysClockTo72+0x19e>
  }
}
   125c8:	f107 0708 	add.w	r7, r7, #8	; 0x8
   125cc:	46bd      	mov	sp, r7
   125ce:	bc80      	pop	{r7}
   125d0:	4770      	bx	lr
   125d2:	46c0      	nop			(mov r8, r8)

000125d4 <RCC_Configuration>:
* Output         : None
* Return         : None
*******************************************************************************/
#if __RTC_ENABLE == OFF
static void RCC_Configuration(void)
{
   125d4:	b580      	push	{r7, lr}
   125d6:	b081      	sub	sp, #4
   125d8:	af00      	add	r7, sp, #0
  /*---------------------------------*/
  /*  /!\  PLL2 not configured  /!\  */
  /*---------------------------------*/
  ErrorStatus HSEStartUpStatus;
  // RCC system reset(for debug purpose)
  RCC_DeInit();
   125da:	f7ef f81d 	bl	1618 <RCC_DeInit>
  // Enable HSE
  RCC_HSEConfig(RCC_HSE_ON);
   125de:	f44f 3080 	mov.w	r0, #65536	; 0x10000
   125e2:	f7ef f867 	bl	16b4 <RCC_HSEConfig>
  // Wait till HSE is ready
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
   125e6:	f7ef f8a7 	bl	1738 <RCC_WaitForHSEStartUp>
   125ea:	4603      	mov	r3, r0
   125ec:	603b      	str	r3, [r7, #0]

  if(HSEStartUpStatus == SUCCESS)
   125ee:	683b      	ldr	r3, [r7, #0]
   125f0:	2b01      	cmp	r3, #1
   125f2:	d131      	bne.n	12658 <RCC_Configuration+0x84>
  {
    // Enable Prefetch Buffer
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
   125f4:	f04f 0010 	mov.w	r0, #16	; 0x10
   125f8:	f7ed ff1a 	bl	430 <FLASH_PrefetchBufferCmd>
    // Flash 2 wait state
    FLASH_SetLatency(FLASH_Latency_2);
   125fc:	f04f 0002 	mov.w	r0, #2	; 0x2
   12600:	f7ed fed2 	bl	3a8 <FLASH_SetLatency>
    // HCLK = SYSCLK
    RCC_HCLKConfig(RCC_SYSCLK_Div1);
   12604:	f04f 0000 	mov.w	r0, #0	; 0x0
   12608:	f7ef f962 	bl	18d0 <RCC_HCLKConfig>
    // PCLK2 = HCLK
    RCC_PCLK2Config(RCC_HCLK_Div1);
   1260c:	f04f 0000 	mov.w	r0, #0	; 0x0
   12610:	f7ef f9a2 	bl	1958 <RCC_PCLK2Config>
    // PCLK1 = HCLK/2
    RCC_PCLK1Config(RCC_HCLK_Div2);
   12614:	f44f 6080 	mov.w	r0, #1024	; 0x400
   12618:	f7ef f97c 	bl	1914 <RCC_PCLK1Config>
    /* ADCCLK = PCLK2/4 */
    RCC_ADCCLKConfig(RCC_PCLK2_Div4);
   1261c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   12620:	f7ef f9fe 	bl	1a20 <RCC_ADCCLKConfig>
    // PLLCLK = 8MHz * 9 = 72 MHz
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
   12624:	f44f 3080 	mov.w	r0, #65536	; 0x10000
   12628:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
   1262c:	f7ef f8ea 	bl	1804 <RCC_PLLConfig>
    // Enable PLL
    RCC_PLLCmd(ENABLE);
   12630:	f04f 0001 	mov.w	r0, #1	; 0x1
   12634:	f7ef f90c 	bl	1850 <RCC_PLLCmd>
    // Wait till PLL is ready
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
   12638:	f04f 0039 	mov.w	r0, #57	; 0x39
   1263c:	f7ef fc5c 	bl	1ef8 <RCC_GetFlagStatus>
   12640:	4603      	mov	r3, r0
   12642:	2b00      	cmp	r3, #0
   12644:	d0f8      	beq.n	12638 <RCC_Configuration+0x64>
    {;}
    // Select PLL as system clock source
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
   12646:	f04f 0002 	mov.w	r0, #2	; 0x2
   1264a:	f7ef f911 	bl	1870 <RCC_SYSCLKConfig>
    // Wait till PLL is used as system clock source
    while(RCC_GetSYSCLKSource() != 0x08)  ///????
   1264e:	f7ef f931 	bl	18b4 <RCC_GetSYSCLKSource>
   12652:	4603      	mov	r3, r0
   12654:	2b08      	cmp	r3, #8
   12656:	d1fa      	bne.n	1264e <RCC_Configuration+0x7a>
    {;}
  }

    /* Enable peripheral clocks (FOR USART1)---------------------------------*/
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
   12658:	f04f 0001 	mov.w	r0, #1	; 0x1
   1265c:	f04f 0101 	mov.w	r1, #1	; 0x1
   12660:	f7ef fb9c 	bl	1d9c <RCC_APB1PeriphClockCmd>
    /* Enable GPIOA / GPIOC clock */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
   12664:	f04f 0001 	mov.w	r0, #1	; 0x1
   12668:	f04f 0101 	mov.w	r1, #1	; 0x1
   1266c:	f7ef fb6c 	bl	1d48 <RCC_APB2PeriphClockCmd>
}
   12670:	f107 0704 	add.w	r7, r7, #4	; 0x4
   12674:	46bd      	mov	sp, r7
   12676:	bd80      	pop	{r7, pc}

00012678 <USART1_NVIC_Configuration>:
* Output         : None
* Return         : None
*******************************************************************************/
#if __USART1_ENABLE == ON
static void USART1_NVIC_Configuration(void)
{
   12678:	b580      	push	{r7, lr}
   1267a:	b082      	sub	sp, #8
   1267c:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  /* USART */
  /* Configure the NVIC Preemption Priority Bits */
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
   1267e:	f44f 60e0 	mov.w	r0, #1792	; 0x700
   12682:	f7ed fd55 	bl	130 <NVIC_PriorityGroupConfig>

  NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
   12686:	f04f 0325 	mov.w	r3, #37	; 0x25
   1268a:	703b      	strb	r3, [r7, #0]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
   1268c:	f04f 0300 	mov.w	r3, #0	; 0x0
   12690:	70bb      	strb	r3, [r7, #2]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
   12692:	f04f 0301 	mov.w	r3, #1	; 0x1
   12696:	607b      	str	r3, [r7, #4]
  NVIC_Init(&NVIC_InitStructure);
   12698:	463b      	mov	r3, r7
   1269a:	4618      	mov	r0, r3
   1269c:	f7ed fd5c 	bl	158 <NVIC_Init>

}
   126a0:	f107 0708 	add.w	r7, r7, #8	; 0x8
   126a4:	46bd      	mov	sp, r7
   126a6:	bd80      	pop	{r7, pc}

000126a8 <SDIO_NVIC_Configuration>:
* Output         : None
* Return         : None
*******************************************************************************/
#if __SDCARD_ENABLE == ON
static void SDIO_NVIC_Configuration(void)
{
   126a8:	b580      	push	{r7, lr}
   126aa:	b082      	sub	sp, #8
   126ac:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  /* USART */
  /* Configure the NVIC Preemption Priority Bits */
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
   126ae:	f44f 60a0 	mov.w	r0, #1280	; 0x500
   126b2:	f7ed fd3d 	bl	130 <NVIC_PriorityGroupConfig>

  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
   126b6:	f04f 0331 	mov.w	r3, #49	; 0x31
   126ba:	703b      	strb	r3, [r7, #0]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
   126bc:	f04f 0300 	mov.w	r3, #0	; 0x0
   126c0:	707b      	strb	r3, [r7, #1]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
   126c2:	f04f 0300 	mov.w	r3, #0	; 0x0
   126c6:	70bb      	strb	r3, [r7, #2]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
   126c8:	f04f 0301 	mov.w	r3, #1	; 0x1
   126cc:	607b      	str	r3, [r7, #4]
  NVIC_Init(&NVIC_InitStructure);
   126ce:	463b      	mov	r3, r7
   126d0:	4618      	mov	r0, r3
   126d2:	f7ed fd41 	bl	158 <NVIC_Init>

}
   126d6:	f107 0708 	add.w	r7, r7, #8	; 0x8
   126da:	46bd      	mov	sp, r7
   126dc:	bd80      	pop	{r7, pc}
   126de:	46c0      	nop			(mov r8, r8)

000126e0 <USART1_GPIO_Configuration>:
* Output         : None
* Return         : None
*******************************************************************************/
#if __USART1_ENABLE == ON
static void USART1_GPIO_Configuration(void)
{
   126e0:	b580      	push	{r7, lr}
   126e2:	b083      	sub	sp, #12
   126e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	// USART1
	// Configure USART1 Tx (PA.09) as alternate function push-pull
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
   126e6:	f44f 7300 	mov.w	r3, #512	; 0x200
   126ea:	803b      	strh	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
   126ec:	f04f 0303 	mov.w	r3, #3	; 0x3
   126f0:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
   126f2:	f04f 0318 	mov.w	r3, #24	; 0x18
   126f6:	60bb      	str	r3, [r7, #8]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
   126f8:	463b      	mov	r3, r7
   126fa:	f640 0000 	movw	r0, #2048	; 0x800
   126fe:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12702:	4619      	mov	r1, r3
   12704:	f7ee fcae 	bl	1064 <GPIO_Init>
	// Configure USART1 Rx (PA.10) as input floating
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
   12708:	f44f 6380 	mov.w	r3, #1024	; 0x400
   1270c:	803b      	strh	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
   1270e:	f04f 0304 	mov.w	r3, #4	; 0x4
   12712:	60bb      	str	r3, [r7, #8]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
   12714:	463b      	mov	r3, r7
   12716:	f640 0000 	movw	r0, #2048	; 0x800
   1271a:	f2c4 0001 	movt	r0, #16385	; 0x4001
   1271e:	4619      	mov	r1, r3
   12720:	f7ee fca0 	bl	1064 <GPIO_Init>

}
   12724:	f107 070c 	add.w	r7, r7, #12	; 0xc
   12728:	46bd      	mov	sp, r7
   1272a:	bd80      	pop	{r7, pc}

0001272c <USART1_Configuration>:
* Output         : None
* Return         : None
*******************************************************************************/
#if __USART1_ENABLE == ON
static void USART1_Configuration(void)
{
   1272c:	b580      	push	{r7, lr}
   1272e:	b084      	sub	sp, #16
   12730:	af00      	add	r7, sp, #0

	// Periph CLK Init
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 |
   12732:	f244 0004 	movw	r0, #16388	; 0x4004
   12736:	f04f 0101 	mov.w	r1, #1	; 0x1
   1273a:	f7ef fb05 	bl	1d48 <RCC_APB2PeriphClockCmd>
						   RCC_APB2Periph_GPIOA, ENABLE);

	// GPIO Pins for UART1
	USART1_GPIO_Configuration();
   1273e:	f7ff ffcf 	bl	126e0 <USART1_GPIO_Configuration>
	// NVIC for UART1
	USART1_NVIC_Configuration();
   12742:	f7ff ff99 	bl	12678 <USART1_NVIC_Configuration>

	// --------------- USART1 configuration ---------------
	// USART1 configured as follow:
	USART_InitTypeDef USART_InitStructure;

	USART_InitStructure.USART_BaudRate = 115200;
   12746:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   1274a:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
   1274c:	f04f 0300 	mov.w	r3, #0	; 0x0
   12750:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
   12752:	f04f 0300 	mov.w	r3, #0	; 0x0
   12756:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
   12758:	f04f 0300 	mov.w	r3, #0	; 0x0
   1275c:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
   1275e:	f04f 0300 	mov.w	r3, #0	; 0x0
   12762:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
   12764:	f04f 030c 	mov.w	r3, #12	; 0xc
   12768:	817b      	strh	r3, [r7, #10]
	// Configure the USART1
	USART_Init(USART1, &USART_InitStructure);
   1276a:	463b      	mov	r3, r7
   1276c:	f643 0000 	movw	r0, #14336	; 0x3800
   12770:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12774:	4619      	mov	r1, r3
   12776:	f7ef ffc1 	bl	26fc <USART_Init>
	// Enable the USART Transmoit interrupt: this interrupt is generated when the
	// USART1 transmit data register is empty
	// USART_ITConfig(USART1, USART_IT_TXE, ENABLE);
	// Enable the USART Receive interrupt: this interrupt is generated when the
	// USART1 receive data register is not empty
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
   1277a:	f643 0000 	movw	r0, #14336	; 0x3800
   1277e:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12782:	f240 5125 	movw	r1, #1317	; 0x525
   12786:	f04f 0201 	mov.w	r2, #1	; 0x1
   1278a:	f7f0 f8fd 	bl	2988 <USART_ITConfig>
	// Enable USART1
	USART_Cmd(USART1, ENABLE);
   1278e:	f643 0000 	movw	r0, #14336	; 0x3800
   12792:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12796:	f04f 0101 	mov.w	r1, #1	; 0x1
   1279a:	f7f0 f8d1 	bl	2940 <USART_Cmd>

}
   1279e:	f107 0710 	add.w	r7, r7, #16	; 0x10
   127a2:	46bd      	mov	sp, r7
   127a4:	bd80      	pop	{r7, pc}
   127a6:	46c0      	nop			(mov r8, r8)

000127a8 <LED_Configuration>:
* Output         : None
* Return         : None
*******************************************************************************/
#if __LED_ENABLE == ON
static void LED_Configuration(void)
{
   127a8:	b580      	push	{r7, lr}
   127aa:	b084      	sub	sp, #16
   127ac:	af00      	add	r7, sp, #0
	// Periph CLK init
    RCC_APB2PeriphClockCmd(D_LED_CLK, ENABLE);
   127ae:	f64e 534c 	movw	r3, #60748	; 0xed4c
   127b2:	f2c0 0301 	movt	r3, #1	; 0x1
   127b6:	681b      	ldr	r3, [r3, #0]
   127b8:	4618      	mov	r0, r3
   127ba:	f04f 0101 	mov.w	r1, #1	; 0x1
   127be:	f7ef fac3 	bl	1d48 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;

	// Init the 8 direct led
	short iLed=0;
   127c2:	f04f 0300 	mov.w	r3, #0	; 0x0
   127c6:	81fb      	strh	r3, [r7, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
   127c8:	f04f 0310 	mov.w	r3, #16	; 0x10
   127cc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
   127ce:	f04f 0303 	mov.w	r3, #3	; 0x3
   127d2:	607b      	str	r3, [r7, #4]
	for(iLed=0; iLed<D_LEDn; iLed++){
   127d4:	f04f 0300 	mov.w	r3, #0	; 0x0
   127d8:	81fb      	strh	r3, [r7, #14]
   127da:	e016      	b.n	1280a <LED_Configuration+0x62>
		GPIO_InitStructure.GPIO_Pin = D_LED_PIN[iLed];
   127dc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
   127e0:	f64e 533c 	movw	r3, #60732	; 0xed3c
   127e4:	f2c0 0301 	movt	r3, #1	; 0x1
   127e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
   127ec:	803b      	strh	r3, [r7, #0]
		GPIO_Init(D_LED_PORT, &GPIO_InitStructure);
   127ee:	f240 0374 	movw	r3, #116	; 0x74
   127f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127f6:	681a      	ldr	r2, [r3, #0]
   127f8:	463b      	mov	r3, r7
   127fa:	4610      	mov	r0, r2
   127fc:	4619      	mov	r1, r3
   127fe:	f7ee fc31 	bl	1064 <GPIO_Init>

	// Init the 8 direct led
	short iLed=0;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	for(iLed=0; iLed<D_LEDn; iLed++){
   12802:	89fb      	ldrh	r3, [r7, #14]
   12804:	f103 0301 	add.w	r3, r3, #1	; 0x1
   12808:	81fb      	strh	r3, [r7, #14]
   1280a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
   1280e:	2b07      	cmp	r3, #7
   12810:	dde4      	ble.n	127dc <LED_Configuration+0x34>
		GPIO_InitStructure.GPIO_Pin = D_LED_PIN[iLed];
		GPIO_Init(D_LED_PORT, &GPIO_InitStructure);
	}
}
   12812:	f107 0710 	add.w	r7, r7, #16	; 0x10
   12816:	46bd      	mov	sp, r7
   12818:	bd80      	pop	{r7, pc}
   1281a:	46c0      	nop			(mov r8, r8)

0001281c <SWITCH_Configuration>:
* Output         : None
* Return         : None
*******************************************************************************/
#if __SWITCH_ENABLE == ON
static void SWITCH_Configuration(void)
{
   1281c:	b580      	push	{r7, lr}
   1281e:	b084      	sub	sp, #16
   12820:	af00      	add	r7, sp, #0
	// Periph CLK init
    RCC_APB2PeriphClockCmd(SWITCH_CLK, ENABLE); //| RCC_APB2Periph_AFIO
   12822:	f64e 5350 	movw	r3, #60752	; 0xed50
   12826:	f2c0 0301 	movt	r3, #1	; 0x1
   1282a:	681b      	ldr	r3, [r3, #0]
   1282c:	4618      	mov	r0, r3
   1282e:	f04f 0101 	mov.w	r1, #1	; 0x1
   12832:	f7ef fa89 	bl	1d48 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;

	// Mode for GPIO SWITCH pin
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
   12836:	f04f 0304 	mov.w	r3, #4	; 0x4
   1283a:	60bb      	str	r3, [r7, #8]

	// Init the 8 SWITCH
	short iSW=0;
   1283c:	f04f 0300 	mov.w	r3, #0	; 0x0
   12840:	81fb      	strh	r3, [r7, #14]
	for(iSW=0; iSW<SWn; iSW++){
   12842:	f04f 0300 	mov.w	r3, #0	; 0x0
   12846:	81fb      	strh	r3, [r7, #14]
   12848:	e016      	b.n	12878 <SWITCH_Configuration+0x5c>

		// GPIO Pin specification and init
		GPIO_InitStructure.GPIO_Pin = SWITCH_PIN[iSW];
   1284a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
   1284e:	f64e 5354 	movw	r3, #60756	; 0xed54
   12852:	f2c0 0301 	movt	r3, #1	; 0x1
   12856:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
   1285a:	803b      	strh	r3, [r7, #0]
		GPIO_Init(SWITCH_PORT, &GPIO_InitStructure);
   1285c:	f240 0378 	movw	r3, #120	; 0x78
   12860:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12864:	681a      	ldr	r2, [r3, #0]
   12866:	463b      	mov	r3, r7
   12868:	4610      	mov	r0, r2
   1286a:	4619      	mov	r1, r3
   1286c:	f7ee fbfa 	bl	1064 <GPIO_Init>
	// Mode for GPIO SWITCH pin
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;

	// Init the 8 SWITCH
	short iSW=0;
	for(iSW=0; iSW<SWn; iSW++){
   12870:	89fb      	ldrh	r3, [r7, #14]
   12872:	f103 0301 	add.w	r3, r3, #1	; 0x1
   12876:	81fb      	strh	r3, [r7, #14]
   12878:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
   1287c:	2b07      	cmp	r3, #7
   1287e:	dde4      	ble.n	1284a <SWITCH_Configuration+0x2e>
		// GPIO Pin specification and init
		GPIO_InitStructure.GPIO_Pin = SWITCH_PIN[iSW];
		GPIO_Init(SWITCH_PORT, &GPIO_InitStructure);

	}
}
   12880:	f107 0710 	add.w	r7, r7, #16	; 0x10
   12884:	46bd      	mov	sp, r7
   12886:	bd80      	pop	{r7, pc}

00012888 <I2C_Local_Config>:
* Return         : None
* Misc.			 : Frequently used to reset the state of the I2C
*******************************************************************************/
#if __I2C_ENABLE == ON
static void I2C_Local_Config(void)
{
   12888:	b580      	push	{r7, lr}
   1288a:	b084      	sub	sp, #16
   1288c:	af00      	add	r7, sp, #0

	I2C_InitTypeDef  I2C_InitStructure;

	/* I2C configuration */
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
   1288e:	f04f 0300 	mov.w	r3, #0	; 0x0
   12892:	80bb      	strh	r3, [r7, #4]
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
   12894:	f64b 73ff 	movw	r3, #49151	; 0xbfff
   12898:	80fb      	strh	r3, [r7, #6]
	I2C_InitStructure.I2C_OwnAddress1 = I2C_OWN_ADDRESS;
   1289a:	f04f 0300 	mov.w	r3, #0	; 0x0
   1289e:	813b      	strh	r3, [r7, #8]
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
   128a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   128a4:	817b      	strh	r3, [r7, #10]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
   128a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   128aa:	81bb      	strh	r3, [r7, #12]
	I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
   128ac:	f248 63a0 	movw	r3, #34464	; 0x86a0
   128b0:	f2c0 0301 	movt	r3, #1	; 0x1
   128b4:	603b      	str	r3, [r7, #0]

	/* I2C Peripheral Enable */
	I2C_Cmd(I2C_PORT, ENABLE);
   128b6:	f245 4000 	movw	r0, #21504	; 0x5400
   128ba:	f2c4 0000 	movt	r0, #16384	; 0x4000
   128be:	f04f 0101 	mov.w	r1, #1	; 0x1
   128c2:	f7f0 fc8f 	bl	31e4 <I2C_Cmd>
	/* Apply I2C configuration after enabling it */
	I2C_Init(I2C_PORT, &I2C_InitStructure);
   128c6:	463b      	mov	r3, r7
   128c8:	f245 4000 	movw	r0, #21504	; 0x5400
   128cc:	f2c4 0000 	movt	r0, #16384	; 0x4000
   128d0:	4619      	mov	r1, r3
   128d2:	f7f0 fb83 	bl	2fdc <I2C_Init>

}
   128d6:	f107 0710 	add.w	r7, r7, #16	; 0x10
   128da:	46bd      	mov	sp, r7
   128dc:	bd80      	pop	{r7, pc}
   128de:	46c0      	nop			(mov r8, r8)

000128e0 <I2C_INT_Config>:
* Input          : None
* Return         : None
*******************************************************************************/
#if __I2C_ENABLE == ON
static void I2C_INT_Config(void)
{
   128e0:	b580      	push	{r7, lr}
   128e2:	b089      	sub	sp, #36
   128e4:	af00      	add	r7, sp, #0
	// Periph CLK init
	RCC_APB2PeriphClockCmd(I2C_INT_CLK, ENABLE);
   128e6:	f04f 0080 	mov.w	r0, #128	; 0x80
   128ea:	f04f 0101 	mov.w	r1, #1	; 0x1
   128ee:	f7ef fa2b 	bl	1d48 <RCC_APB2PeriphClockCmd>

	// Pin configuration for nINT_Joy
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Pin = I2C_INT;
   128f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
   128f6:	833b      	strh	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
   128f8:	f04f 0304 	mov.w	r3, #4	; 0x4
   128fc:	623b      	str	r3, [r7, #32]
	GPIO_Init(I2C_INT_PORT, &GPIO_InitStructure);
   128fe:	f107 0318 	add.w	r3, r7, #24	; 0x18
   12902:	f641 4000 	movw	r0, #7168	; 0x1c00
   12906:	f2c4 0001 	movt	r0, #16385	; 0x4001
   1290a:	4619      	mov	r1, r3
   1290c:	f7ee fbaa 	bl	1064 <GPIO_Init>
	GPIO_EXTILineConfig(GPIO_PortSourceGPIOF, GPIO_PinSource10);
   12910:	f04f 0005 	mov.w	r0, #5	; 0x5
   12914:	f04f 010a 	mov.w	r1, #10	; 0xa
   12918:	f7ee fe12 	bl	1540 <GPIO_EXTILineConfig>

	// EXTI configuration
	EXTI_InitTypeDef EXTI_InitStructure;
	EXTI_InitStructure.EXTI_Line = EXTI_Line10;
   1291c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   12920:	60bb      	str	r3, [r7, #8]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
   12922:	f04f 0301 	mov.w	r3, #1	; 0x1
   12926:	617b      	str	r3, [r7, #20]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
   12928:	f04f 0300 	mov.w	r3, #0	; 0x0
   1292c:	60fb      	str	r3, [r7, #12]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
   1292e:	f04f 030c 	mov.w	r3, #12	; 0xc
   12932:	613b      	str	r3, [r7, #16]
	EXTI_Init(&EXTI_InitStructure);
   12934:	f107 0308 	add.w	r3, r7, #8	; 0x8
   12938:	4618      	mov	r0, r3
   1293a:	f7f4 ff51 	bl	77e0 <EXTI_Init>

	// NVIC configuration
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
   1293e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
   12942:	f7ed fbf5 	bl	130 <NVIC_PriorityGroupConfig>
	NVIC_InitStructure.NVIC_IRQChannel = EXTI15_10_IRQn;
   12946:	f04f 0328 	mov.w	r3, #40	; 0x28
   1294a:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
   1294c:	f04f 0300 	mov.w	r3, #0	; 0x0
   12950:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
   12952:	f04f 0300 	mov.w	r3, #0	; 0x0
   12956:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
   12958:	f04f 0301 	mov.w	r3, #1	; 0x1
   1295c:	607b      	str	r3, [r7, #4]
	NVIC_Init(&NVIC_InitStructure);
   1295e:	463b      	mov	r3, r7
   12960:	4618      	mov	r0, r3
   12962:	f7ed fbf9 	bl	158 <NVIC_Init>
}
   12966:	f107 0724 	add.w	r7, r7, #36	; 0x24
   1296a:	46bd      	mov	sp, r7
   1296c:	bd80      	pop	{r7, pc}
   1296e:	46c0      	nop			(mov r8, r8)

00012970 <I2C_Configuration>:
* Output         : None
* Return         : None
*******************************************************************************/
#if __I2C_ENABLE == ON
static void I2C_Configuration(void)
{
   12970:	b580      	push	{r7, lr}
   12972:	b083      	sub	sp, #12
   12974:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	//I2C_InitTypeDef  I2C_InitStructure;

	// Periph CLK init
	RCC_APB1PeriphClockCmd(I2C_CLK, ENABLE);
   12976:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
   1297a:	f04f 0101 	mov.w	r1, #1	; 0x1
   1297e:	f7ef fa0d 	bl	1d9c <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(I2C_GPIO_CLK, ENABLE);
   12982:	f04f 0008 	mov.w	r0, #8	; 0x8
   12986:	f04f 0101 	mov.w	r1, #1	; 0x1
   1298a:	f7ef f9dd 	bl	1d48 <RCC_APB2PeriphClockCmd>

	// Pin configuration for SCL / SDA
	GPIO_InitStructure.GPIO_Pin =  I2C_SCL | I2C_SDA;
   1298e:	f04f 03c0 	mov.w	r3, #192	; 0xc0
   12992:	803b      	strh	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
   12994:	f04f 0303 	mov.w	r3, #3	; 0x3
   12998:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
   1299a:	f04f 031c 	mov.w	r3, #28	; 0x1c
   1299e:	60bb      	str	r3, [r7, #8]
	GPIO_Init(I2C_GPIO_PORT, &GPIO_InitStructure);
   129a0:	463b      	mov	r3, r7
   129a2:	f640 4000 	movw	r0, #3072	; 0xc00
   129a6:	f2c4 0001 	movt	r0, #16385	; 0x4001
   129aa:	4619      	mov	r1, r3
   129ac:	f7ee fb5a 	bl	1064 <GPIO_Init>

	// Configure nINT_Joy
	I2C_INT_Config();
   129b0:	f7ff ff96 	bl	128e0 <I2C_INT_Config>
	// Configure the register of the I2C module
	I2C_Local_Config();
   129b4:	f7ff ff68 	bl	12888 <I2C_Local_Config>

	// Configure the first register as an output port
	I2C_GenerateSTART(I2C_PORT, ENABLE);
   129b8:	f245 4000 	movw	r0, #21504	; 0x5400
   129bc:	f2c4 0000 	movt	r0, #16384	; 0x4000
   129c0:	f04f 0101 	mov.w	r1, #1	; 0x1
   129c4:	f7f0 fc7a 	bl	32bc <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_MODE_SELECT));
   129c8:	f245 4000 	movw	r0, #21504	; 0x5400
   129cc:	f2c4 0000 	movt	r0, #16384	; 0x4000
   129d0:	f240 0101 	movw	r1, #1	; 0x1
   129d4:	f2c0 0103 	movt	r1, #3	; 0x3
   129d8:	f7f0 ff1c 	bl	3814 <I2C_CheckEvent>
   129dc:	4603      	mov	r3, r0
   129de:	2b00      	cmp	r3, #0
   129e0:	d0f2      	beq.n	129c8 <I2C_Configuration+0x58>

	I2C_Send7bitAddress(I2C_PORT, I2C_ADDRESS, I2C_Direction_Transmitter);
   129e2:	f245 4000 	movw	r0, #21504	; 0x5400
   129e6:	f2c4 0000 	movt	r0, #16384	; 0x4000
   129ea:	f04f 014e 	mov.w	r1, #78	; 0x4e
   129ee:	f04f 0200 	mov.w	r2, #0	; 0x0
   129f2:	f7f0 fd7d 	bl	34f0 <I2C_Send7bitAddress>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
   129f6:	f245 4000 	movw	r0, #21504	; 0x5400
   129fa:	f2c4 0000 	movt	r0, #16384	; 0x4000
   129fe:	f240 0182 	movw	r1, #130	; 0x82
   12a02:	f2c0 0107 	movt	r1, #7	; 0x7
   12a06:	f7f0 ff05 	bl	3814 <I2C_CheckEvent>
   12a0a:	4603      	mov	r3, r0
   12a0c:	2b00      	cmp	r3, #0
   12a0e:	d0f2      	beq.n	129f6 <I2C_Configuration+0x86>

	I2C_SendData(I2C_PORT, I2C_CONFIG_P0);
   12a10:	f245 4000 	movw	r0, #21504	; 0x5400
   12a14:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12a18:	f04f 0106 	mov.w	r1, #6	; 0x6
   12a1c:	f7f0 fd4c 	bl	34b8 <I2C_SendData>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
   12a20:	f245 4000 	movw	r0, #21504	; 0x5400
   12a24:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12a28:	f240 0184 	movw	r1, #132	; 0x84
   12a2c:	f2c0 0107 	movt	r1, #7	; 0x7
   12a30:	f7f0 fef0 	bl	3814 <I2C_CheckEvent>
   12a34:	4603      	mov	r3, r0
   12a36:	2b00      	cmp	r3, #0
   12a38:	d0f2      	beq.n	12a20 <I2C_Configuration+0xb0>

	I2C_SendData(I2C_PORT, 0x00);
   12a3a:	f245 4000 	movw	r0, #21504	; 0x5400
   12a3e:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12a42:	f04f 0100 	mov.w	r1, #0	; 0x0
   12a46:	f7f0 fd37 	bl	34b8 <I2C_SendData>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
   12a4a:	f245 4000 	movw	r0, #21504	; 0x5400
   12a4e:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12a52:	f240 0184 	movw	r1, #132	; 0x84
   12a56:	f2c0 0107 	movt	r1, #7	; 0x7
   12a5a:	f7f0 fedb 	bl	3814 <I2C_CheckEvent>
   12a5e:	4603      	mov	r3, r0
   12a60:	2b00      	cmp	r3, #0
   12a62:	d0f2      	beq.n	12a4a <I2C_Configuration+0xda>

	I2C_GenerateSTOP(I2C_PORT, ENABLE);
   12a64:	f245 4000 	movw	r0, #21504	; 0x5400
   12a68:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12a6c:	f04f 0101 	mov.w	r1, #1	; 0x1
   12a70:	f7f0 fc48 	bl	3304 <I2C_GenerateSTOP>

	// Configure the second register as an input port
	I2C_GenerateSTART(I2C_PORT, ENABLE);
   12a74:	f245 4000 	movw	r0, #21504	; 0x5400
   12a78:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12a7c:	f04f 0101 	mov.w	r1, #1	; 0x1
   12a80:	f7f0 fc1c 	bl	32bc <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_MODE_SELECT));
   12a84:	f245 4000 	movw	r0, #21504	; 0x5400
   12a88:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12a8c:	f240 0101 	movw	r1, #1	; 0x1
   12a90:	f2c0 0103 	movt	r1, #3	; 0x3
   12a94:	f7f0 febe 	bl	3814 <I2C_CheckEvent>
   12a98:	4603      	mov	r3, r0
   12a9a:	2b00      	cmp	r3, #0
   12a9c:	d0f2      	beq.n	12a84 <I2C_Configuration+0x114>

	I2C_Send7bitAddress(I2C_PORT, I2C_ADDRESS, I2C_Direction_Transmitter);
   12a9e:	f245 4000 	movw	r0, #21504	; 0x5400
   12aa2:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12aa6:	f04f 014e 	mov.w	r1, #78	; 0x4e
   12aaa:	f04f 0200 	mov.w	r2, #0	; 0x0
   12aae:	f7f0 fd1f 	bl	34f0 <I2C_Send7bitAddress>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
   12ab2:	f245 4000 	movw	r0, #21504	; 0x5400
   12ab6:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12aba:	f240 0182 	movw	r1, #130	; 0x82
   12abe:	f2c0 0107 	movt	r1, #7	; 0x7
   12ac2:	f7f0 fea7 	bl	3814 <I2C_CheckEvent>
   12ac6:	4603      	mov	r3, r0
   12ac8:	2b00      	cmp	r3, #0
   12aca:	d0f2      	beq.n	12ab2 <I2C_Configuration+0x142>

	I2C_SendData(I2C_PORT, I2C_CONFIG_P1);
   12acc:	f245 4000 	movw	r0, #21504	; 0x5400
   12ad0:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12ad4:	f04f 0107 	mov.w	r1, #7	; 0x7
   12ad8:	f7f0 fcee 	bl	34b8 <I2C_SendData>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
   12adc:	f245 4000 	movw	r0, #21504	; 0x5400
   12ae0:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12ae4:	f240 0184 	movw	r1, #132	; 0x84
   12ae8:	f2c0 0107 	movt	r1, #7	; 0x7
   12aec:	f7f0 fe92 	bl	3814 <I2C_CheckEvent>
   12af0:	4603      	mov	r3, r0
   12af2:	2b00      	cmp	r3, #0
   12af4:	d0f2      	beq.n	12adc <I2C_Configuration+0x16c>

	I2C_SendData(I2C_PORT, 0xFF);
   12af6:	f245 4000 	movw	r0, #21504	; 0x5400
   12afa:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12afe:	f04f 01ff 	mov.w	r1, #255	; 0xff
   12b02:	f7f0 fcd9 	bl	34b8 <I2C_SendData>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
   12b06:	f245 4000 	movw	r0, #21504	; 0x5400
   12b0a:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12b0e:	f240 0184 	movw	r1, #132	; 0x84
   12b12:	f2c0 0107 	movt	r1, #7	; 0x7
   12b16:	f7f0 fe7d 	bl	3814 <I2C_CheckEvent>
   12b1a:	4603      	mov	r3, r0
   12b1c:	2b00      	cmp	r3, #0
   12b1e:	d0f2      	beq.n	12b06 <I2C_Configuration+0x196>

	I2C_GenerateSTOP(I2C_PORT, ENABLE);
   12b20:	f245 4000 	movw	r0, #21504	; 0x5400
   12b24:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12b28:	f04f 0101 	mov.w	r1, #1	; 0x1
   12b2c:	f7f0 fbea 	bl	3304 <I2C_GenerateSTOP>
}
   12b30:	f107 070c 	add.w	r7, r7, #12	; 0xc
   12b34:	46bd      	mov	sp, r7
   12b36:	bd80      	pop	{r7, pc}

00012b38 <ADC_POT_Configuration>:
* Input          : None
* Return         : None
*******************************************************************************/
#if __POT_ENABLE == ON
static void ADC_POT_Configuration(void)
{
   12b38:	b580      	push	{r7, lr}
   12b3a:	b089      	sub	sp, #36
   12b3c:	af00      	add	r7, sp, #0
	// Periph clock config.
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 |
   12b3e:	f44f 7001 	mov.w	r0, #516	; 0x204
   12b42:	f04f 0101 	mov.w	r1, #1	; 0x1
   12b46:	f7ef f8ff 	bl	1d48 <RCC_APB2PeriphClockCmd>
						   ENABLE);

	// GPIO pin config.
	GPIO_InitTypeDef GPIO_InitStructure;
	/* Configure PC.01 (ADC Channel0) as analog input -------------------------*/
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_1; // (V_Pot => PCA01)
   12b4a:	f04f 0302 	mov.w	r3, #2	; 0x2
   12b4e:	833b      	strh	r3, [r7, #24]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
   12b50:	f04f 0300 	mov.w	r3, #0	; 0x0
   12b54:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
   12b56:	f107 0318 	add.w	r3, r7, #24	; 0x18
   12b5a:	f640 0000 	movw	r0, #2048	; 0x800
   12b5e:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12b62:	4619      	mov	r1, r3
   12b64:	f7ee fa7e 	bl	1064 <GPIO_Init>


	//Configuration
	ADC_InitTypeDef ADC_InitStructure;
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
   12b68:	f04f 0300 	mov.w	r3, #0	; 0x0
   12b6c:	603b      	str	r3, [r7, #0]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
   12b6e:	f04f 0300 	mov.w	r3, #0	; 0x0
   12b72:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
   12b74:	f04f 0300 	mov.w	r3, #0	; 0x0
   12b78:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
   12b7a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
   12b7e:	60fb      	str	r3, [r7, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
   12b80:	f04f 0300 	mov.w	r3, #0	; 0x0
   12b84:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
   12b86:	f04f 0301 	mov.w	r3, #1	; 0x1
   12b8a:	753b      	strb	r3, [r7, #20]
	ADC_Init(ADC1, &ADC_InitStructure);
   12b8c:	463b      	mov	r3, r7
   12b8e:	f242 4000 	movw	r0, #9216	; 0x2400
   12b92:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12b96:	4619      	mov	r1, r3
   12b98:	f7f1 f9c4 	bl	3f24 <ADC_Init>

    // ADC1
	ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 1, ADC_SampleTime_55Cycles5);
   12b9c:	f242 4000 	movw	r0, #9216	; 0x2400
   12ba0:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12ba4:	f04f 0101 	mov.w	r1, #1	; 0x1
   12ba8:	f04f 0201 	mov.w	r2, #1	; 0x1
   12bac:	f04f 0305 	mov.w	r3, #5	; 0x5
   12bb0:	f7f1 fb62 	bl	4278 <ADC_RegularChannelConfig>

	// Enable ADC1
	ADC_Cmd(ADC1, ENABLE);
   12bb4:	f242 4000 	movw	r0, #9216	; 0x2400
   12bb8:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12bbc:	f04f 0101 	mov.w	r1, #1	; 0x1
   12bc0:	f7f1 fa32 	bl	4028 <ADC_Cmd>

	// Enable ADC1 reset calibration register
	ADC_ResetCalibration(ADC1);
   12bc4:	f242 4000 	movw	r0, #9216	; 0x2400
   12bc8:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12bcc:	f7f1 fa86 	bl	40dc <ADC_ResetCalibration>
	// Check the end of ADC1 reset calibration register
	while(ADC_GetResetCalibrationStatus(ADC1));
   12bd0:	f242 4000 	movw	r0, #9216	; 0x2400
   12bd4:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12bd8:	f7f1 fa90 	bl	40fc <ADC_GetResetCalibrationStatus>
   12bdc:	4603      	mov	r3, r0
   12bde:	2b00      	cmp	r3, #0
   12be0:	d1f6      	bne.n	12bd0 <ADC_POT_Configuration+0x98>

	// Start ADC1 calibration
	ADC_StartCalibration(ADC1);
   12be2:	f242 4000 	movw	r0, #9216	; 0x2400
   12be6:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12bea:	f7f1 faa3 	bl	4134 <ADC_StartCalibration>
	// Check the end of ADC1 calibration
	while(ADC_GetCalibrationStatus(ADC1));
   12bee:	f242 4000 	movw	r0, #9216	; 0x2400
   12bf2:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12bf6:	f7f1 faad 	bl	4154 <ADC_GetCalibrationStatus>
   12bfa:	4603      	mov	r3, r0
   12bfc:	2b00      	cmp	r3, #0
   12bfe:	d1f6      	bne.n	12bee <ADC_POT_Configuration+0xb6>
}
   12c00:	f107 0724 	add.w	r7, r7, #36	; 0x24
   12c04:	46bd      	mov	sp, r7
   12c06:	bd80      	pop	{r7, pc}

00012c08 <USB_Configuration>:
* Input          : None
* Return         : None
*******************************************************************************/
#if __USB_ENABLE == ON
static void USB_Configuration(void)
{
   12c08:	b580      	push	{r7, lr}
   12c0a:	af00      	add	r7, sp, #0
	Set_USBClock();
   12c0c:	f005 fcf2 	bl	185f4 <Set_USBClock>
	USB_Interrupts_Config();
   12c10:	f005 fd2a 	bl	18668 <USB_Interrupts_Config>
	USB_Init();
   12c14:	f7fd fc38 	bl	10488 <USB_Init>
}
   12c18:	46bd      	mov	sp, r7
   12c1a:	bd80      	pop	{r7, pc}

00012c1c <SDCARD_Configuration>:
* Return         : None
*******************************************************************************/

#if __SDCARD_ENABLE == ON
static void SDCARD_Configuration(void)
{
   12c1c:	b580      	push	{r7, lr}
   12c1e:	b083      	sub	sp, #12
   12c20:	af00      	add	r7, sp, #0
    /* SDCARD Periph clock enable */
    RCC_APB2PeriphClockCmd(SDCARD_EN_CLK, ENABLE);
   12c22:	f04f 0040 	mov.w	r0, #64	; 0x40
   12c26:	f04f 0101 	mov.w	r1, #1	; 0x1
   12c2a:	f7ef f88d 	bl	1d48 <RCC_APB2PeriphClockCmd>

    // NVIC configuration
    SDIO_NVIC_Configuration();
   12c2e:	f7ff fd3b 	bl	126a8 <SDIO_NVIC_Configuration>

	// GPIO : PIN Init
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Pin =  SDCARD_EN_PIN; // (DAC0 => PA04)
   12c32:	f04f 0320 	mov.w	r3, #32	; 0x20
   12c36:	803b      	strh	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
   12c38:	f04f 0310 	mov.w	r3, #16	; 0x10
   12c3c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
   12c3e:	f04f 0303 	mov.w	r3, #3	; 0x3
   12c42:	607b      	str	r3, [r7, #4]
	GPIO_Init(GPIOE, &GPIO_InitStructure);
   12c44:	463b      	mov	r3, r7
   12c46:	f641 0000 	movw	r0, #6144	; 0x1800
   12c4a:	f2c4 0001 	movt	r0, #16385	; 0x4001
   12c4e:	4619      	mov	r1, r3
   12c50:	f7ee fa08 	bl	1064 <GPIO_Init>
}
   12c54:	f107 070c 	add.w	r7, r7, #12	; 0xc
   12c58:	46bd      	mov	sp, r7
   12c5a:	bd80      	pop	{r7, pc}

00012c5c <BSP_Init>:
* Returns     : none
*********************************************************************************************************
*/

void  BSP_Init (void)
{
   12c5c:	b580      	push	{r7, lr}
   12c5e:	af00      	add	r7, sp, #0
	// Clock Config: HSE 72 MHz
#if __RTC_ENABLE == ON
	RTC_Configuration();
#else
	RCC_Configuration();
   12c60:	f7ff fcb8 	bl	125d4 <RCC_Configuration>
#endif


#if __USART1_ENABLE == ON
	// USART1 Config ==> FTDI
	USART1_Configuration();
   12c64:	f7ff fd62 	bl	1272c <USART1_Configuration>
#endif


#if __SRAM_ENABLE == OFF && __LED_ENABLE == ON
	// LED Config
		LED_Configuration();
   12c68:	f7ff fd9e 	bl	127a8 <LED_Configuration>
#endif

#if __SWITCH_ENABLE == ON
	// SWITCH Config
	SWITCH_Configuration();
   12c6c:	f7ff fdd6 	bl	1281c <SWITCH_Configuration>
#endif

	// I2C Config
#if __I2C_ENABLE == ON
		I2C_Configuration();
   12c70:	f7ff fe7e 	bl	12970 <I2C_Configuration>
#endif

#if __POT_ENABLE == ON
	// Pot / ADC Config
	ADC_POT_Configuration();
   12c74:	f7ff ff60 	bl	12b38 <ADC_POT_Configuration>
#endif

#if __USB_ENABLE == ON
	//USB Config
	USB_Configuration();
   12c78:	f7ff ffc6 	bl	12c08 <USB_Configuration>
	SRAM_Configuration();
#endif

#if __SDCARD_ENABLE == ON
	// SDCard Config
	SDCARD_Configuration();
   12c7c:	f7ff ffce 	bl	12c1c <SDCARD_Configuration>

#if __ADCe1_ENABLE == ON
	ADCe1_Configuration();
#endif

}
   12c80:	46bd      	mov	sp, r7
   12c82:	bd80      	pop	{r7, pc}

00012c84 <BSP_CPU_ClkFreq>:
* Returns    : none
*********************************************************************************************************
*/

INT32U  BSP_CPU_ClkFreq (void)
{
   12c84:	b580      	push	{r7, lr}
   12c86:	b085      	sub	sp, #20
   12c88:	af00      	add	r7, sp, #0
	RCC_ClocksTypeDef RCC_Clocks;
	RCC_GetClocksFreq(&RCC_Clocks);
   12c8a:	463b      	mov	r3, r7
   12c8c:	4618      	mov	r0, r3
   12c8e:	f7ee ff4d 	bl	1b2c <RCC_GetClocksFreq>
	return (INT32U)RCC_Clocks.SYSCLK_Frequency;
   12c92:	683b      	ldr	r3, [r7, #0]
}
   12c94:	4618      	mov	r0, r3
   12c96:	f107 0714 	add.w	r7, r7, #20	; 0x14
   12c9a:	46bd      	mov	sp, r7
   12c9c:	bd80      	pop	{r7, pc}
   12c9e:	46c0      	nop			(mov r8, r8)

00012ca0 <BSP_IntDisAll>:
*
* Returns    : none
*********************************************************************************************************
*/
void  BSP_IntDisAll(void)
{
   12ca0:	b580      	push	{r7, lr}
   12ca2:	af00      	add	r7, sp, #0
	__disable_irq();
   12ca4:	f7ff fb64 	bl	12370 <__disable_irq>
}
   12ca8:	46bd      	mov	sp, r7
   12caa:	bd80      	pop	{r7, pc}

00012cac <BSP_IntEnAll>:
*
* Returns    : none
*********************************************************************************************************
*/
void  BSP_IntEnAll(void)
{
   12cac:	b580      	push	{r7, lr}
   12cae:	af00      	add	r7, sp, #0
	__enable_irq();
   12cb0:	f7ff fb58 	bl	12364 <__enable_irq>
}
   12cb4:	46bd      	mov	sp, r7
   12cb6:	bd80      	pop	{r7, pc}

00012cb8 <BSP_LEDOn>:
* Returns    : none
*********************************************************************************************************
*/

void BSP_LEDOn (Led_TypeDef Led)
{
   12cb8:	b480      	push	{r7}
   12cba:	b081      	sub	sp, #4
   12cbc:	af00      	add	r7, sp, #0
   12cbe:	6038      	str	r0, [r7, #0]
	D_LED_PORT->BSRR = D_LED_PIN[Led];
   12cc0:	f240 0374 	movw	r3, #116	; 0x74
   12cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12cc8:	681a      	ldr	r2, [r3, #0]
   12cca:	6839      	ldr	r1, [r7, #0]
   12ccc:	f64e 533c 	movw	r3, #60732	; 0xed3c
   12cd0:	f2c0 0301 	movt	r3, #1	; 0x1
   12cd4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
   12cd8:	6113      	str	r3, [r2, #16]
}
   12cda:	f107 0704 	add.w	r7, r7, #4	; 0x4
   12cde:	46bd      	mov	sp, r7
   12ce0:	bc80      	pop	{r7}
   12ce2:	4770      	bx	lr

00012ce4 <BSP_LEDOff>:
* Returns    : none
*********************************************************************************************************
*/

void BSP_LEDOff (Led_TypeDef Led)
{
   12ce4:	b480      	push	{r7}
   12ce6:	b081      	sub	sp, #4
   12ce8:	af00      	add	r7, sp, #0
   12cea:	6038      	str	r0, [r7, #0]
	D_LED_PORT->BRR = D_LED_PIN[Led];
   12cec:	f240 0374 	movw	r3, #116	; 0x74
   12cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12cf4:	681a      	ldr	r2, [r3, #0]
   12cf6:	6839      	ldr	r1, [r7, #0]
   12cf8:	f64e 533c 	movw	r3, #60732	; 0xed3c
   12cfc:	f2c0 0301 	movt	r3, #1	; 0x1
   12d00:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
   12d04:	6153      	str	r3, [r2, #20]
}
   12d06:	f107 0704 	add.w	r7, r7, #4	; 0x4
   12d0a:	46bd      	mov	sp, r7
   12d0c:	bc80      	pop	{r7}
   12d0e:	4770      	bx	lr

00012d10 <BSP_SDCARD_ENABLE>:
* Returns    : none
*********************************************************************************************************
*/

void BSP_SDCARD_ENABLE(void)
{
   12d10:	b480      	push	{r7}
   12d12:	af00      	add	r7, sp, #0
	SDCARD_EN_PORT->BRR = SDCARD_EN_PIN;
   12d14:	f641 0300 	movw	r3, #6144	; 0x1800
   12d18:	f2c4 0301 	movt	r3, #16385	; 0x4001
   12d1c:	f04f 0220 	mov.w	r2, #32	; 0x20
   12d20:	615a      	str	r2, [r3, #20]
}
   12d22:	46bd      	mov	sp, r7
   12d24:	bc80      	pop	{r7}
   12d26:	4770      	bx	lr

00012d28 <BSP_SDCARD_DISABLE>:
* Returns    : none
*********************************************************************************************************
*/

void BSP_SDCARD_DISABLE(void)
{
   12d28:	b480      	push	{r7}
   12d2a:	af00      	add	r7, sp, #0
	SDCARD_EN_PORT->BSRR = SDCARD_EN_PIN;
   12d2c:	f641 0300 	movw	r3, #6144	; 0x1800
   12d30:	f2c4 0301 	movt	r3, #16385	; 0x4001
   12d34:	f04f 0220 	mov.w	r2, #32	; 0x20
   12d38:	611a      	str	r2, [r3, #16]
}
   12d3a:	46bd      	mov	sp, r7
   12d3c:	bc80      	pop	{r7}
   12d3e:	4770      	bx	lr

00012d40 <BSP_LEDToggle>:
* Returns    : none
*********************************************************************************************************
*/

void BSP_LEDToggle (Led_TypeDef Led)
{
   12d40:	b480      	push	{r7}
   12d42:	b081      	sub	sp, #4
   12d44:	af00      	add	r7, sp, #0
   12d46:	6038      	str	r0, [r7, #0]
	D_LED_PORT->ODR ^= D_LED_PIN[Led];
   12d48:	f240 0374 	movw	r3, #116	; 0x74
   12d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d50:	681a      	ldr	r2, [r3, #0]
   12d52:	f240 0374 	movw	r3, #116	; 0x74
   12d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d5a:	681b      	ldr	r3, [r3, #0]
   12d5c:	68d9      	ldr	r1, [r3, #12]
   12d5e:	6838      	ldr	r0, [r7, #0]
   12d60:	f64e 533c 	movw	r3, #60732	; 0xed3c
   12d64:	f2c0 0301 	movt	r3, #1	; 0x1
   12d68:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
   12d6c:	ea81 0303 	eor.w	r3, r1, r3
   12d70:	60d3      	str	r3, [r2, #12]
}
   12d72:	f107 0704 	add.w	r7, r7, #4	; 0x4
   12d76:	46bd      	mov	sp, r7
   12d78:	bc80      	pop	{r7}
   12d7a:	4770      	bx	lr

00012d7c <BSP_LEDSet>:
* Returns    : none
*********************************************************************************************************
*/

void BSP_LEDSet (Led_TypeDef Led, INT16U on)
{
   12d7c:	b580      	push	{r7, lr}
   12d7e:	b082      	sub	sp, #8
   12d80:	af00      	add	r7, sp, #0
   12d82:	6078      	str	r0, [r7, #4]
   12d84:	460b      	mov	r3, r1
   12d86:	803b      	strh	r3, [r7, #0]
	if(on != 0)
   12d88:	883b      	ldrh	r3, [r7, #0]
   12d8a:	2b00      	cmp	r3, #0
   12d8c:	d003      	beq.n	12d96 <BSP_LEDSet+0x1a>
		BSP_LEDOn(Led);
   12d8e:	6878      	ldr	r0, [r7, #4]
   12d90:	f7ff ff92 	bl	12cb8 <BSP_LEDOn>
   12d94:	e002      	b.n	12d9c <BSP_LEDSet+0x20>
	else
		BSP_LEDOff(Led);
   12d96:	6878      	ldr	r0, [r7, #4]
   12d98:	f7ff ffa4 	bl	12ce4 <BSP_LEDOff>
}
   12d9c:	f107 0708 	add.w	r7, r7, #8	; 0x8
   12da0:	46bd      	mov	sp, r7
   12da2:	bd80      	pop	{r7, pc}

00012da4 <BSP_SWValue>:
* Returns    : The value of the specified switch
*********************************************************************************************************
*/

INT8U BSP_SWValue (SW_TypeDef sw)
{
   12da4:	b480      	push	{r7}
   12da6:	b081      	sub	sp, #4
   12da8:	af00      	add	r7, sp, #0
   12daa:	6038      	str	r0, [r7, #0]
	return ((SWITCH_PORT->IDR >> sw) & 1) ^ 1;
   12dac:	f240 0378 	movw	r3, #120	; 0x78
   12db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12db4:	681b      	ldr	r3, [r3, #0]
   12db6:	689a      	ldr	r2, [r3, #8]
   12db8:	683b      	ldr	r3, [r7, #0]
   12dba:	fa22 f303 	lsr.w	r3, r2, r3
   12dbe:	f003 0301 	and.w	r3, r3, #1	; 0x1
   12dc2:	2b00      	cmp	r3, #0
   12dc4:	bf14      	ite	ne
   12dc6:	2300      	movne	r3, #0
   12dc8:	2301      	moveq	r3, #1
}
   12dca:	4618      	mov	r0, r3
   12dcc:	f107 0704 	add.w	r7, r7, #4	; 0x4
   12dd0:	46bd      	mov	sp, r7
   12dd2:	bc80      	pop	{r7}
   12dd4:	4770      	bx	lr
   12dd6:	46c0      	nop			(mov r8, r8)

00012dd8 <BSP_SWValues>:
* Returns    : The switches values
*********************************************************************************************************
*/

INT8U BSP_SWValues (void)
{
   12dd8:	b480      	push	{r7}
   12dda:	af00      	add	r7, sp, #0
	return (SWITCH_PORT->IDR >> 8) ^ 0xFF;
   12ddc:	f240 0378 	movw	r3, #120	; 0x78
   12de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12de4:	681b      	ldr	r3, [r3, #0]
   12de6:	689b      	ldr	r3, [r3, #8]
   12de8:	ea4f 2313 	mov.w	r3, r3, lsr #8
   12dec:	b2db      	uxtb	r3, r3
   12dee:	ea6f 0303 	mvn.w	r3, r3
   12df2:	b2db      	uxtb	r3, r3
}
   12df4:	4618      	mov	r0, r3
   12df6:	46bd      	mov	sp, r7
   12df8:	bc80      	pop	{r7}
   12dfa:	4770      	bx	lr

00012dfc <BSP_I2C_LEDS>:
* Returns    : null
*********************************************************************************************************
*/

void BSP_I2C_LEDS(INT8U reg)
{
   12dfc:	b580      	push	{r7, lr}
   12dfe:	b081      	sub	sp, #4
   12e00:	af00      	add	r7, sp, #0
   12e02:	4603      	mov	r3, r0
   12e04:	703b      	strb	r3, [r7, #0]

	/* Disable the I2C peripheral */
	I2C_Cmd(I2C_PORT, DISABLE);
   12e06:	f245 4000 	movw	r0, #21504	; 0x5400
   12e0a:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12e0e:	f04f 0100 	mov.w	r1, #0	; 0x0
   12e12:	f7f0 f9e7 	bl	31e4 <I2C_Cmd>

	/* Reset all I2C2 registers */
	I2C_SoftwareResetCmd(I2C_PORT, ENABLE);
   12e16:	f245 4000 	movw	r0, #21504	; 0x5400
   12e1a:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12e1e:	f04f 0101 	mov.w	r1, #1	; 0x1
   12e22:	f7f0 fb99 	bl	3558 <I2C_SoftwareResetCmd>
	I2C_SoftwareResetCmd(I2C_PORT, DISABLE);
   12e26:	f245 4000 	movw	r0, #21504	; 0x5400
   12e2a:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12e2e:	f04f 0100 	mov.w	r1, #0	; 0x0
   12e32:	f7f0 fb91 	bl	3558 <I2C_SoftwareResetCmd>

	/* Configure the I2C peripheral */
	I2C_Local_Config();
   12e36:	f7ff fd27 	bl	12888 <I2C_Local_Config>

	/* Enable the I2C peripheral --- err*/
	//I2C_GenerateSTART(I2C1, ENABLE);

	/* Send the LEDs value */
	I2C_GenerateSTART(I2C_PORT, ENABLE);
   12e3a:	f245 4000 	movw	r0, #21504	; 0x5400
   12e3e:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12e42:	f04f 0101 	mov.w	r1, #1	; 0x1
   12e46:	f7f0 fa39 	bl	32bc <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_MODE_SELECT));
   12e4a:	f245 4000 	movw	r0, #21504	; 0x5400
   12e4e:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12e52:	f240 0101 	movw	r1, #1	; 0x1
   12e56:	f2c0 0103 	movt	r1, #3	; 0x3
   12e5a:	f7f0 fcdb 	bl	3814 <I2C_CheckEvent>
   12e5e:	4603      	mov	r3, r0
   12e60:	2b00      	cmp	r3, #0
   12e62:	d0f2      	beq.n	12e4a <BSP_I2C_LEDS+0x4e>

	I2C_Send7bitAddress(I2C_PORT, I2C_ADDRESS, I2C_Direction_Transmitter);
   12e64:	f245 4000 	movw	r0, #21504	; 0x5400
   12e68:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12e6c:	f04f 014e 	mov.w	r1, #78	; 0x4e
   12e70:	f04f 0200 	mov.w	r2, #0	; 0x0
   12e74:	f7f0 fb3c 	bl	34f0 <I2C_Send7bitAddress>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
   12e78:	f245 4000 	movw	r0, #21504	; 0x5400
   12e7c:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12e80:	f240 0182 	movw	r1, #130	; 0x82
   12e84:	f2c0 0107 	movt	r1, #7	; 0x7
   12e88:	f7f0 fcc4 	bl	3814 <I2C_CheckEvent>
   12e8c:	4603      	mov	r3, r0
   12e8e:	2b00      	cmp	r3, #0
   12e90:	d0f2      	beq.n	12e78 <BSP_I2C_LEDS+0x7c>

	I2C_SendData(I2C_PORT, I2C_OUTPUT_P0);
   12e92:	f245 4000 	movw	r0, #21504	; 0x5400
   12e96:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12e9a:	f04f 0102 	mov.w	r1, #2	; 0x2
   12e9e:	f7f0 fb0b 	bl	34b8 <I2C_SendData>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
   12ea2:	f245 4000 	movw	r0, #21504	; 0x5400
   12ea6:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12eaa:	f240 0184 	movw	r1, #132	; 0x84
   12eae:	f2c0 0107 	movt	r1, #7	; 0x7
   12eb2:	f7f0 fcaf 	bl	3814 <I2C_CheckEvent>
   12eb6:	4603      	mov	r3, r0
   12eb8:	2b00      	cmp	r3, #0
   12eba:	d0f2      	beq.n	12ea2 <BSP_I2C_LEDS+0xa6>

	I2C_SendData(I2C_PORT, reg);
   12ebc:	783b      	ldrb	r3, [r7, #0]
   12ebe:	f245 4000 	movw	r0, #21504	; 0x5400
   12ec2:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12ec6:	4619      	mov	r1, r3
   12ec8:	f7f0 faf6 	bl	34b8 <I2C_SendData>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
   12ecc:	f245 4000 	movw	r0, #21504	; 0x5400
   12ed0:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12ed4:	f240 0184 	movw	r1, #132	; 0x84
   12ed8:	f2c0 0107 	movt	r1, #7	; 0x7
   12edc:	f7f0 fc9a 	bl	3814 <I2C_CheckEvent>
   12ee0:	4603      	mov	r3, r0
   12ee2:	2b00      	cmp	r3, #0
   12ee4:	d0f2      	beq.n	12ecc <BSP_I2C_LEDS+0xd0>

	I2C_GenerateSTOP(I2C_PORT, ENABLE);
   12ee6:	f245 4000 	movw	r0, #21504	; 0x5400
   12eea:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12eee:	f04f 0101 	mov.w	r1, #1	; 0x1
   12ef2:	f7f0 fa07 	bl	3304 <I2C_GenerateSTOP>

}
   12ef6:	f107 0704 	add.w	r7, r7, #4	; 0x4
   12efa:	46bd      	mov	sp, r7
   12efc:	bd80      	pop	{r7, pc}
   12efe:	46c0      	nop			(mov r8, r8)

00012f00 <BSP_I2C_JOY>:
* Returns    : The value of the Joystick Register
*********************************************************************************************************
*/

INT8U BSP_I2C_JOY(void)
{
   12f00:	b580      	push	{r7, lr}
   12f02:	b081      	sub	sp, #4
   12f04:	af00      	add	r7, sp, #0

	INT8U buffer = 0xFF;
   12f06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   12f0a:	70fb      	strb	r3, [r7, #3]

	/* Disable the I2C peripheral */
	I2C_Cmd(I2C_PORT, DISABLE);
   12f0c:	f245 4000 	movw	r0, #21504	; 0x5400
   12f10:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12f14:	f04f 0100 	mov.w	r1, #0	; 0x0
   12f18:	f7f0 f964 	bl	31e4 <I2C_Cmd>

	/* Reset all I2C2 registers */
	I2C_SoftwareResetCmd(I2C_PORT, ENABLE);
   12f1c:	f245 4000 	movw	r0, #21504	; 0x5400
   12f20:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12f24:	f04f 0101 	mov.w	r1, #1	; 0x1
   12f28:	f7f0 fb16 	bl	3558 <I2C_SoftwareResetCmd>
	I2C_SoftwareResetCmd(I2C_PORT, DISABLE);
   12f2c:	f245 4000 	movw	r0, #21504	; 0x5400
   12f30:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12f34:	f04f 0100 	mov.w	r1, #0	; 0x0
   12f38:	f7f0 fb0e 	bl	3558 <I2C_SoftwareResetCmd>

	/* Configure the I2C peripheral */
	I2C_Local_Config();
   12f3c:	f7ff fca4 	bl	12888 <I2C_Local_Config>

	/* Read the joystick values */
	/* First phase => Preparing the reading : mode write*/
	I2C_GenerateSTART(I2C_PORT, ENABLE);
   12f40:	f245 4000 	movw	r0, #21504	; 0x5400
   12f44:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12f48:	f04f 0101 	mov.w	r1, #1	; 0x1
   12f4c:	f7f0 f9b6 	bl	32bc <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_MODE_SELECT));
   12f50:	f245 4000 	movw	r0, #21504	; 0x5400
   12f54:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12f58:	f240 0101 	movw	r1, #1	; 0x1
   12f5c:	f2c0 0103 	movt	r1, #3	; 0x3
   12f60:	f7f0 fc58 	bl	3814 <I2C_CheckEvent>
   12f64:	4603      	mov	r3, r0
   12f66:	2b00      	cmp	r3, #0
   12f68:	d0f2      	beq.n	12f50 <BSP_I2C_JOY+0x50>

	I2C_Send7bitAddress(I2C_PORT, I2C_ADDRESS, I2C_Direction_Transmitter);
   12f6a:	f245 4000 	movw	r0, #21504	; 0x5400
   12f6e:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12f72:	f04f 014e 	mov.w	r1, #78	; 0x4e
   12f76:	f04f 0200 	mov.w	r2, #0	; 0x0
   12f7a:	f7f0 fab9 	bl	34f0 <I2C_Send7bitAddress>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
   12f7e:	f245 4000 	movw	r0, #21504	; 0x5400
   12f82:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12f86:	f240 0182 	movw	r1, #130	; 0x82
   12f8a:	f2c0 0107 	movt	r1, #7	; 0x7
   12f8e:	f7f0 fc41 	bl	3814 <I2C_CheckEvent>
   12f92:	4603      	mov	r3, r0
   12f94:	2b00      	cmp	r3, #0
   12f96:	d0f2      	beq.n	12f7e <BSP_I2C_JOY+0x7e>

	/* Clear EV6 by setting again the PE bit */
	// ??? I2C_Cmd(I2C_PORT, ENABLE);

	I2C_SendData(I2C_PORT, I2C_INPUT_P1); // Input port 1
   12f98:	f245 4000 	movw	r0, #21504	; 0x5400
   12f9c:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12fa0:	f04f 0101 	mov.w	r1, #1	; 0x1
   12fa4:	f7f0 fa88 	bl	34b8 <I2C_SendData>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
   12fa8:	f245 4000 	movw	r0, #21504	; 0x5400
   12fac:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12fb0:	f240 0184 	movw	r1, #132	; 0x84
   12fb4:	f2c0 0107 	movt	r1, #7	; 0x7
   12fb8:	f7f0 fc2c 	bl	3814 <I2C_CheckEvent>
   12fbc:	4603      	mov	r3, r0
   12fbe:	2b00      	cmp	r3, #0
   12fc0:	d0f2      	beq.n	12fa8 <BSP_I2C_JOY+0xa8>

	/* Second phase => reading, stop when not ack by the master */
	I2C_GenerateSTART(I2C_PORT, ENABLE);
   12fc2:	f245 4000 	movw	r0, #21504	; 0x5400
   12fc6:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12fca:	f04f 0101 	mov.w	r1, #1	; 0x1
   12fce:	f7f0 f975 	bl	32bc <I2C_GenerateSTART>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_MODE_SELECT));
   12fd2:	f245 4000 	movw	r0, #21504	; 0x5400
   12fd6:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12fda:	f240 0101 	movw	r1, #1	; 0x1
   12fde:	f2c0 0103 	movt	r1, #3	; 0x3
   12fe2:	f7f0 fc17 	bl	3814 <I2C_CheckEvent>
   12fe6:	4603      	mov	r3, r0
   12fe8:	2b00      	cmp	r3, #0
   12fea:	d0f2      	beq.n	12fd2 <BSP_I2C_JOY+0xd2>

	I2C_Send7bitAddress(I2C_PORT, I2C_ADDRESS, I2C_Direction_Receiver);
   12fec:	f245 4000 	movw	r0, #21504	; 0x5400
   12ff0:	f2c4 0000 	movt	r0, #16384	; 0x4000
   12ff4:	f04f 014e 	mov.w	r1, #78	; 0x4e
   12ff8:	f04f 0201 	mov.w	r2, #1	; 0x1
   12ffc:	f7f0 fa78 	bl	34f0 <I2C_Send7bitAddress>
	// Disabling the ACK from the STM32 to the I2C
	// This way the I2C stop sending the registers after the first one
	I2C_AcknowledgeConfig(I2C_PORT, DISABLE);
   13000:	f245 4000 	movw	r0, #21504	; 0x5400
   13004:	f2c4 0000 	movt	r0, #16384	; 0x4000
   13008:	f04f 0100 	mov.w	r1, #0	; 0x0
   1300c:	f7f0 f99e 	bl	334c <I2C_AcknowledgeConfig>
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED));
   13010:	f245 4000 	movw	r0, #21504	; 0x5400
   13014:	f2c4 0000 	movt	r0, #16384	; 0x4000
   13018:	f240 0102 	movw	r1, #2	; 0x2
   1301c:	f2c0 0103 	movt	r1, #3	; 0x3
   13020:	f7f0 fbf8 	bl	3814 <I2C_CheckEvent>
   13024:	4603      	mov	r3, r0
   13026:	2b00      	cmp	r3, #0
   13028:	d0f2      	beq.n	13010 <BSP_I2C_JOY+0x110>

	// Waiting for the first register value
	while (!I2C_CheckEvent(I2C_PORT, I2C_EVENT_MASTER_BYTE_RECEIVED));
   1302a:	f245 4000 	movw	r0, #21504	; 0x5400
   1302e:	f2c4 0000 	movt	r0, #16384	; 0x4000
   13032:	f240 0140 	movw	r1, #64	; 0x40
   13036:	f2c0 0103 	movt	r1, #3	; 0x3
   1303a:	f7f0 fbeb 	bl	3814 <I2C_CheckEvent>
   1303e:	4603      	mov	r3, r0
   13040:	2b00      	cmp	r3, #0
   13042:	d0f2      	beq.n	1302a <BSP_I2C_JOY+0x12a>

	// Reading the register value
	buffer = I2C_ReceiveData(I2C_PORT);
   13044:	f245 4000 	movw	r0, #21504	; 0x5400
   13048:	f2c4 0000 	movt	r0, #16384	; 0x4000
   1304c:	f7f0 fa42 	bl	34d4 <I2C_ReceiveData>
   13050:	4603      	mov	r3, r0
   13052:	70fb      	strb	r3, [r7, #3]

	// Should be stopped by not ack the "packet", but this way we are sure
	I2C_GenerateSTOP(I2C_PORT, ENABLE);
   13054:	f245 4000 	movw	r0, #21504	; 0x5400
   13058:	f2c4 0000 	movt	r0, #16384	; 0x4000
   1305c:	f04f 0101 	mov.w	r1, #1	; 0x1
   13060:	f7f0 f950 	bl	3304 <I2C_GenerateSTOP>

	// We put back the ACK from the STM32
	I2C_AcknowledgeConfig(I2C_PORT, ENABLE);
   13064:	f245 4000 	movw	r0, #21504	; 0x5400
   13068:	f2c4 0000 	movt	r0, #16384	; 0x4000
   1306c:	f04f 0101 	mov.w	r1, #1	; 0x1
   13070:	f7f0 f96c 	bl	334c <I2C_AcknowledgeConfig>

	return buffer;
   13074:	78fb      	ldrb	r3, [r7, #3]
}
   13076:	4618      	mov	r0, r3
   13078:	f107 0704 	add.w	r7, r7, #4	; 0x4
   1307c:	46bd      	mov	sp, r7
   1307e:	bd80      	pop	{r7, pc}

00013080 <BSP_TEST_SDIO>:
* Returns    : void
*********************************************************************************************************
*/

uint8_t BSP_TEST_SDIO(void)
{
   13080:	b580      	push	{r7, lr}
   13082:	b081      	sub	sp, #4
   13084:	af00      	add	r7, sp, #0
	uint8_t t_status = 0;
   13086:	f04f 0300 	mov.w	r3, #0	; 0x0
   1308a:	70fb      	strb	r3, [r7, #3]

	/*-------------------------- SD Init ----------------------------- */
	BSP_SDCARD_ENABLE();
   1308c:	f7ff fe40 	bl	12d10 <BSP_SDCARD_ENABLE>

	Status = SD_Init();
   13090:	f000 fdb8 	bl	13c04 <SD_Init>
   13094:	4602      	mov	r2, r0
   13096:	f240 037c 	movw	r3, #124	; 0x7c
   1309a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1309e:	601a      	str	r2, [r3, #0]

	if (Status == SD_OK)
   130a0:	f240 037c 	movw	r3, #124	; 0x7c
   130a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130a8:	681b      	ldr	r3, [r3, #0]
   130aa:	2b2a      	cmp	r3, #42
   130ac:	d10b      	bne.n	130c6 <BSP_TEST_SDIO+0x46>
	{
	/*----------------- Read CSD/CID MSD registers ------------------*/
		Status = SD_GetCardInfo(&SDCardInfo);
   130ae:	f242 6088 	movw	r0, #9864	; 0x2688
   130b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
   130b6:	f001 f909 	bl	142cc <SD_GetCardInfo>
   130ba:	4602      	mov	r2, r0
   130bc:	f240 037c 	movw	r3, #124	; 0x7c
   130c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130c4:	601a      	str	r2, [r3, #0]
	}

	if (Status == SD_OK)
   130c6:	f240 037c 	movw	r3, #124	; 0x7c
   130ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130ce:	681b      	ldr	r3, [r3, #0]
   130d0:	2b2a      	cmp	r3, #42
   130d2:	d110      	bne.n	130f6 <BSP_TEST_SDIO+0x76>
	{
	  /*----------------- Select Card --------------------------------*/
	  Status = SD_SelectDeselect((uint32_t) (SDCardInfo.RCA << 16));
   130d4:	f242 6388 	movw	r3, #9864	; 0x2688
   130d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130dc:	f8b3 304c 	ldrh.w	r3, [r3, #76]
   130e0:	ea4f 4303 	mov.w	r3, r3, lsl #16
   130e4:	4618      	mov	r0, r3
   130e6:	f001 fd37 	bl	14b58 <SD_SelectDeselect>
   130ea:	4602      	mov	r2, r0
   130ec:	f240 037c 	movw	r3, #124	; 0x7c
   130f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130f4:	601a      	str	r2, [r3, #0]
	}

	if (Status == SD_OK)
   130f6:	f240 037c 	movw	r3, #124	; 0x7c
   130fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130fe:	681b      	ldr	r3, [r3, #0]
   13100:	2b2a      	cmp	r3, #42
   13102:	d109      	bne.n	13118 <BSP_TEST_SDIO+0x98>
	{
	  Status = SD_EnableWideBusOperation(SDIO_BusWide_4b);
   13104:	f44f 6000 	mov.w	r0, #2048	; 0x800
   13108:	f001 fc52 	bl	149b0 <SD_EnableWideBusOperation>
   1310c:	4602      	mov	r2, r0
   1310e:	f240 037c 	movw	r3, #124	; 0x7c
   13112:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13116:	601a      	str	r2, [r3, #0]
	}

	/*------------------- Block Erase -------------------------------*/
	if (Status == SD_OK)
   13118:	f240 037c 	movw	r3, #124	; 0x7c
   1311c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13120:	681b      	ldr	r3, [r3, #0]
   13122:	2b2a      	cmp	r3, #42
   13124:	d10b      	bne.n	1313e <BSP_TEST_SDIO+0xbe>
	{
	    /* Erase NumberOfBlocks Blocks of WRITE_BL_LEN(512 Bytes) */
	  Status = SD_Erase(0x00, (SDIO_BLOCK_SIZE * SDIO_NB_BLOCK));
   13126:	f04f 0000 	mov.w	r0, #0	; 0x0
   1312a:	f44f 6180 	mov.w	r1, #1024	; 0x400
   1312e:	f003 f965 	bl	163fc <SD_Erase>
   13132:	4602      	mov	r2, r0
   13134:	f240 037c 	movw	r3, #124	; 0x7c
   13138:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1313c:	601a      	str	r2, [r3, #0]
	}

	/* Set Device Transfer Mode to DMA */
	if (Status == SD_OK)
   1313e:	f240 037c 	movw	r3, #124	; 0x7c
   13142:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13146:	681b      	ldr	r3, [r3, #0]
   13148:	2b2a      	cmp	r3, #42
   1314a:	d109      	bne.n	13160 <BSP_TEST_SDIO+0xe0>
	{
	  Status = SD_SetDeviceMode(SD_DMA_MODE);
   1314c:	f04f 0000 	mov.w	r0, #0	; 0x0
   13150:	f001 fce0 	bl	14b14 <SD_SetDeviceMode>
   13154:	4602      	mov	r2, r0
   13156:	f240 037c 	movw	r3, #124	; 0x7c
   1315a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1315e:	601a      	str	r2, [r3, #0]
	}

	if (Status == SD_OK)
   13160:	f240 037c 	movw	r3, #124	; 0x7c
   13164:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13168:	681b      	ldr	r3, [r3, #0]
   1316a:	2b2a      	cmp	r3, #42
   1316c:	d111      	bne.n	13192 <BSP_TEST_SDIO+0x112>
	{
	  Status = SD_ReadMultiBlocks(0x00, Buffer_MultiBlock_Rx, SDIO_BLOCK_SIZE, SDIO_NB_BLOCK);
   1316e:	f04f 0000 	mov.w	r0, #0	; 0x0
   13172:	f242 2188 	movw	r1, #8840	; 0x2288
   13176:	f2c2 0100 	movt	r1, #8192	; 0x2000
   1317a:	f44f 7200 	mov.w	r2, #512	; 0x200
   1317e:	f04f 0302 	mov.w	r3, #2	; 0x2
   13182:	f001 ff4b 	bl	1501c <SD_ReadMultiBlocks>
   13186:	4602      	mov	r2, r0
   13188:	f240 037c 	movw	r3, #124	; 0x7c
   1318c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13190:	601a      	str	r2, [r3, #0]
	}

	if (Status == SD_OK)
   13192:	f240 037c 	movw	r3, #124	; 0x7c
   13196:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1319a:	681b      	ldr	r3, [r3, #0]
   1319c:	2b2a      	cmp	r3, #42
   1319e:	d109      	bne.n	131b4 <BSP_TEST_SDIO+0x134>
	{
		t_status = eBuffercmp(Buffer_MultiBlock_Rx, SDIO_MULTIWSIZE);
   131a0:	f242 2088 	movw	r0, #8840	; 0x2288
   131a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   131a8:	f44f 7180 	mov.w	r1, #256	; 0x100
   131ac:	f000 f900 	bl	133b0 <eBuffercmp>
   131b0:	4603      	mov	r3, r0
   131b2:	70fb      	strb	r3, [r7, #3]
	}

	/*------------------- Block Read/Write --------------------------*/
	/* Fill the buffer to send */
	Fill_Buffer(Buffer_Block_Tx, SDIO_BUFFERW_SIZE, 0xFFFF);
   131b4:	f242 0088 	movw	r0, #8328	; 0x2088
   131b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
   131bc:	f04f 0180 	mov.w	r1, #128	; 0x80
   131c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
   131c4:	f000 f8d0 	bl	13368 <Fill_Buffer>

	if (Status == SD_OK)
   131c8:	f240 037c 	movw	r3, #124	; 0x7c
   131cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131d0:	681b      	ldr	r3, [r3, #0]
   131d2:	2b2a      	cmp	r3, #42
   131d4:	d10f      	bne.n	131f6 <BSP_TEST_SDIO+0x176>
	{
	  /* Write block of 512 bytes on address 0 */
	  Status = SD_WriteBlock(0x00, Buffer_Block_Tx, SDIO_BLOCK_SIZE);
   131d6:	f04f 0000 	mov.w	r0, #0	; 0x0
   131da:	f242 0188 	movw	r1, #8328	; 0x2088
   131de:	f2c2 0100 	movt	r1, #8192	; 0x2000
   131e2:	f44f 7200 	mov.w	r2, #512	; 0x200
   131e6:	f002 f9c1 	bl	1556c <SD_WriteBlock>
   131ea:	4602      	mov	r2, r0
   131ec:	f240 037c 	movw	r3, #124	; 0x7c
   131f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131f4:	601a      	str	r2, [r3, #0]
	}

	if (Status == SD_OK)
   131f6:	f240 037c 	movw	r3, #124	; 0x7c
   131fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131fe:	681b      	ldr	r3, [r3, #0]
   13200:	2b2a      	cmp	r3, #42
   13202:	d10f      	bne.n	13224 <BSP_TEST_SDIO+0x1a4>
	{
	  /* Read block of 512 bytes from address 0 */
	  Status = SD_ReadBlock(0x00, Buffer_Block_Rx, SDIO_BLOCK_SIZE);
   13204:	f04f 0000 	mov.w	r0, #0	; 0x0
   13208:	f242 61d8 	movw	r1, #9944	; 0x26d8
   1320c:	f2c2 0100 	movt	r1, #8192	; 0x2000
   13210:	f44f 7200 	mov.w	r2, #512	; 0x200
   13214:	f001 fcdc 	bl	14bd0 <SD_ReadBlock>
   13218:	4602      	mov	r2, r0
   1321a:	f240 037c 	movw	r3, #124	; 0x7c
   1321e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13222:	601a      	str	r2, [r3, #0]
	}

	if (Status == SD_OK)
   13224:	f240 037c 	movw	r3, #124	; 0x7c
   13228:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1322c:	681b      	ldr	r3, [r3, #0]
   1322e:	2b2a      	cmp	r3, #42
   13230:	d111      	bne.n	13256 <BSP_TEST_SDIO+0x1d6>
	{
	  /* Check the corectness of written dada */
		t_status &= Buffercmp(Buffer_Block_Tx, Buffer_Block_Rx, SDIO_BUFFERW_SIZE);
   13232:	f242 0088 	movw	r0, #8328	; 0x2088
   13236:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1323a:	f242 61d8 	movw	r1, #9944	; 0x26d8
   1323e:	f2c2 0100 	movt	r1, #8192	; 0x2000
   13242:	f04f 0280 	mov.w	r2, #128	; 0x80
   13246:	f000 f8db 	bl	13400 <Buffercmp>
   1324a:	4603      	mov	r3, r0
   1324c:	461a      	mov	r2, r3
   1324e:	78fb      	ldrb	r3, [r7, #3]
   13250:	ea02 0303 	and.w	r3, r2, r3
   13254:	70fb      	strb	r3, [r7, #3]
	}

	BSP_SDCARD_DISABLE();
   13256:	f7ff fd67 	bl	12d28 <BSP_SDCARD_DISABLE>

	return t_status;
   1325a:	78fb      	ldrb	r3, [r7, #3]
}
   1325c:	4618      	mov	r0, r3
   1325e:	f107 0704 	add.w	r7, r7, #4	; 0x4
   13262:	46bd      	mov	sp, r7
   13264:	bd80      	pop	{r7, pc}
   13266:	46c0      	nop			(mov r8, r8)

00013268 <BSP_TEST_SRAM>:
* Returns    : void
*********************************************************************************************************
*/

INT8U BSP_TEST_SRAM(void)
{
   13268:	b580      	push	{r7, lr}
   1326a:	af00      	add	r7, sp, #0

	return FSMC_SRAM_test();
   1326c:	f005 fc30 	bl	18ad0 <FSMC_SRAM_test>
   13270:	4603      	mov	r3, r0

}
   13272:	4618      	mov	r0, r3
   13274:	46bd      	mov	sp, r7
   13276:	bd80      	pop	{r7, pc}

00013278 <BSP_ADC_POT>:
* Returns    : The value of the Potentiometer
*********************************************************************************************************
*/

INT16U BSP_ADC_POT(void)
{
   13278:	b580      	push	{r7, lr}
   1327a:	b081      	sub	sp, #4
   1327c:	af00      	add	r7, sp, #0
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
   1327e:	f242 4000 	movw	r0, #9216	; 0x2400
   13282:	f2c4 0001 	movt	r0, #16385	; 0x4001
   13286:	f04f 0101 	mov.w	r1, #1	; 0x1
   1328a:	f7f0 ff7f 	bl	418c <ADC_SoftwareStartConvCmd>

	while(ADC_GetFlagStatus(ADC1,ADC_FLAG_EOC) != SET);
   1328e:	f242 4000 	movw	r0, #9216	; 0x2400
   13292:	f2c4 0001 	movt	r0, #16385	; 0x4001
   13296:	f04f 0102 	mov.w	r1, #2	; 0x2
   1329a:	f7f1 fb21 	bl	48e0 <ADC_GetFlagStatus>
   1329e:	4603      	mov	r3, r0
   132a0:	2b01      	cmp	r3, #1
   132a2:	d1f4      	bne.n	1328e <BSP_ADC_POT+0x16>

	INT16U ADCConvertedValue = ADC_GetConversionValue(ADC1);
   132a4:	f242 4000 	movw	r0, #9216	; 0x2400
   132a8:	f2c4 0001 	movt	r0, #16385	; 0x4001
   132ac:	f7f1 f8e6 	bl	447c <ADC_GetConversionValue>
   132b0:	4603      	mov	r3, r0
   132b2:	807b      	strh	r3, [r7, #2]

	return ADCConvertedValue;
   132b4:	887b      	ldrh	r3, [r7, #2]
}
   132b6:	4618      	mov	r0, r3
   132b8:	f107 0704 	add.w	r7, r7, #4	; 0x4
   132bc:	46bd      	mov	sp, r7
   132be:	bd80      	pop	{r7, pc}

000132c0 <BSP_SET_DAC2>:
* Returns    : The value of the Potentiometer
*********************************************************************************************************
*/

void BSP_SET_DAC2(uint16_t value)
{
   132c0:	b580      	push	{r7, lr}
   132c2:	b081      	sub	sp, #4
   132c4:	af00      	add	r7, sp, #0
   132c6:	4603      	mov	r3, r0
   132c8:	803b      	strh	r3, [r7, #0]
	DAC_SetChannel2Data(DAC_Align_12b_R, value);
   132ca:	883b      	ldrh	r3, [r7, #0]
   132cc:	f04f 0000 	mov.w	r0, #0	; 0x0
   132d0:	4619      	mov	r1, r3
   132d2:	f7f1 fcf5 	bl	4cc0 <DAC_SetChannel2Data>
}
   132d6:	f107 0704 	add.w	r7, r7, #4	; 0x4
   132da:	46bd      	mov	sp, r7
   132dc:	bd80      	pop	{r7, pc}
   132de:	46c0      	nop			(mov r8, r8)

000132e0 <BSP_GET_ADCe1>:

uint16_t BSP_GET_ADCe1()
{
   132e0:	b580      	push	{r7, lr}
   132e2:	b081      	sub	sp, #4
   132e4:	af00      	add	r7, sp, #0
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
   132e6:	f642 0000 	movw	r0, #10240	; 0x2800
   132ea:	f2c4 0001 	movt	r0, #16385	; 0x4001
   132ee:	f04f 0101 	mov.w	r1, #1	; 0x1
   132f2:	f7f0 ff4b 	bl	418c <ADC_SoftwareStartConvCmd>

	while(ADC_GetFlagStatus(ADC2 ,ADC_FLAG_EOC) != SET);
   132f6:	f642 0000 	movw	r0, #10240	; 0x2800
   132fa:	f2c4 0001 	movt	r0, #16385	; 0x4001
   132fe:	f04f 0102 	mov.w	r1, #2	; 0x2
   13302:	f7f1 faed 	bl	48e0 <ADC_GetFlagStatus>
   13306:	4603      	mov	r3, r0
   13308:	2b01      	cmp	r3, #1
   1330a:	d1f4      	bne.n	132f6 <BSP_GET_ADCe1+0x16>

	uint16_t ADCConvertedValue = ADC_GetConversionValue(ADC2);
   1330c:	f642 0000 	movw	r0, #10240	; 0x2800
   13310:	f2c4 0001 	movt	r0, #16385	; 0x4001
   13314:	f7f1 f8b2 	bl	447c <ADC_GetConversionValue>
   13318:	4603      	mov	r3, r0
   1331a:	807b      	strh	r3, [r7, #2]

	return ADCConvertedValue;
   1331c:	887b      	ldrh	r3, [r7, #2]
}
   1331e:	4618      	mov	r0, r3
   13320:	f107 0704 	add.w	r7, r7, #4	; 0x4
   13324:	46bd      	mov	sp, r7
   13326:	bd80      	pop	{r7, pc}

00013328 <Tmr_TickISR_Handler>:
*
* Note(s)     :
*********************************************************************************************************
*/
void Tmr_TickISR_Handler (void)
{
   13328:	b580      	push	{r7, lr}
   1332a:	b081      	sub	sp, #4
   1332c:	af00      	add	r7, sp, #0
	OS_CPU_SR cpu_sr;
	OS_ENTER_CRITICAL(); /* Tell uC/OS-II that we are starting an ISR */
   1332e:	f005 fce7 	bl	18d00 <OS_CPU_SR_Save>
   13332:	4603      	mov	r3, r0
   13334:	603b      	str	r3, [r7, #0]
	OSIntNesting++;
   13336:	f241 33d0 	movw	r3, #5072	; 0x13d0
   1333a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1333e:	781b      	ldrb	r3, [r3, #0]
   13340:	f103 0301 	add.w	r3, r3, #1	; 0x1
   13344:	b2da      	uxtb	r2, r3
   13346:	f241 33d0 	movw	r3, #5072	; 0x13d0
   1334a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1334e:	701a      	strb	r2, [r3, #0]
	OS_EXIT_CRITICAL();
   13350:	6838      	ldr	r0, [r7, #0]
   13352:	f005 fcd9 	bl	18d08 <OS_CPU_SR_Restore>
	OSTimeTick(); /* Call uC/OS-II's OSTimeTick() */
   13356:	f7f5 ff1b 	bl	9190 <OSTimeTick>
	OSIntExit(); /* Tell uC/OS-II that we are leaving the ISR */
   1335a:	f7f5 fdc1 	bl	8ee0 <OSIntExit>
}
   1335e:	f107 0704 	add.w	r7, r7, #4	; 0x4
   13362:	46bd      	mov	sp, r7
   13364:	bd80      	pop	{r7, pc}
   13366:	46c0      	nop			(mov r8, r8)

00013368 <Fill_Buffer>:
  * @param  BufferLenght: size of the buffer to fill
  * @param  Offset: first value to fill on the Buffer
  * @retval None
  */
void Fill_Buffer(uint32_t* pBuffer, uint16_t BufferLenght, uint32_t Offset)
{
   13368:	b480      	push	{r7}
   1336a:	b084      	sub	sp, #16
   1336c:	af00      	add	r7, sp, #0
   1336e:	60b8      	str	r0, [r7, #8]
   13370:	460b      	mov	r3, r1
   13372:	603a      	str	r2, [r7, #0]
   13374:	80bb      	strh	r3, [r7, #4]
  uint16_t index = 0;
   13376:	f04f 0300 	mov.w	r3, #0	; 0x0
   1337a:	81fb      	strh	r3, [r7, #14]

  /* Put in global buffer same values */
  for (index = 0; index < BufferLenght; index++ )
   1337c:	f04f 0300 	mov.w	r3, #0	; 0x0
   13380:	81fb      	strh	r3, [r7, #14]
   13382:	e00c      	b.n	1339e <Fill_Buffer+0x36>
  {
    pBuffer[index] = index + Offset;
   13384:	89fb      	ldrh	r3, [r7, #14]
   13386:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1338a:	68ba      	ldr	r2, [r7, #8]
   1338c:	4413      	add	r3, r2
   1338e:	89f9      	ldrh	r1, [r7, #14]
   13390:	683a      	ldr	r2, [r7, #0]
   13392:	440a      	add	r2, r1
   13394:	601a      	str	r2, [r3, #0]
void Fill_Buffer(uint32_t* pBuffer, uint16_t BufferLenght, uint32_t Offset)
{
  uint16_t index = 0;

  /* Put in global buffer same values */
  for (index = 0; index < BufferLenght; index++ )
   13396:	89fb      	ldrh	r3, [r7, #14]
   13398:	f103 0301 	add.w	r3, r3, #1	; 0x1
   1339c:	81fb      	strh	r3, [r7, #14]
   1339e:	89fa      	ldrh	r2, [r7, #14]
   133a0:	88bb      	ldrh	r3, [r7, #4]
   133a2:	429a      	cmp	r2, r3
   133a4:	d3ee      	bcc.n	13384 <Fill_Buffer+0x1c>
  {
    pBuffer[index] = index + Offset;
  }
}
   133a6:	f107 0710 	add.w	r7, r7, #16	; 0x10
   133aa:	46bd      	mov	sp, r7
   133ac:	bc80      	pop	{r7}
   133ae:	4770      	bx	lr

000133b0 <eBuffercmp>:
  * @retval PASSED: pBuffer values are zero
  *   FAILED: At least one value from pBuffer buffer is diffrent
  *   from zero.
  */
uint8_t eBuffercmp(uint32_t* pBuffer, uint16_t BufferLength)
{
   133b0:	b480      	push	{r7}
   133b2:	b082      	sub	sp, #8
   133b4:	af00      	add	r7, sp, #0
   133b6:	6078      	str	r0, [r7, #4]
   133b8:	460b      	mov	r3, r1
   133ba:	803b      	strh	r3, [r7, #0]
  while (BufferLength--)
   133bc:	e00b      	b.n	133d6 <eBuffercmp+0x26>
  {
    if (*pBuffer != 0xFFFFFFFF) // Erase seems to put FF on this card
   133be:	687b      	ldr	r3, [r7, #4]
   133c0:	681b      	ldr	r3, [r3, #0]
   133c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   133c6:	d002      	beq.n	133ce <eBuffercmp+0x1e>
    {
      return -1;
   133c8:	f04f 03ff 	mov.w	r3, #255	; 0xff
   133cc:	e011      	b.n	133f2 <eBuffercmp+0x42>
    }

    pBuffer++;
   133ce:	687b      	ldr	r3, [r7, #4]
   133d0:	f103 0304 	add.w	r3, r3, #4	; 0x4
   133d4:	607b      	str	r3, [r7, #4]
  *   FAILED: At least one value from pBuffer buffer is diffrent
  *   from zero.
  */
uint8_t eBuffercmp(uint32_t* pBuffer, uint16_t BufferLength)
{
  while (BufferLength--)
   133d6:	883b      	ldrh	r3, [r7, #0]
   133d8:	2b00      	cmp	r3, #0
   133da:	bf0c      	ite	eq
   133dc:	2300      	moveq	r3, #0
   133de:	2301      	movne	r3, #1
   133e0:	b2db      	uxtb	r3, r3
   133e2:	883a      	ldrh	r2, [r7, #0]
   133e4:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
   133e8:	803a      	strh	r2, [r7, #0]
   133ea:	2b00      	cmp	r3, #0
   133ec:	d1e7      	bne.n	133be <eBuffercmp+0xe>
    }

    pBuffer++;
  }

  return 1;
   133ee:	f04f 0301 	mov.w	r3, #1	; 0x1
}
   133f2:	4618      	mov	r0, r3
   133f4:	f107 0708 	add.w	r7, r7, #8	; 0x8
   133f8:	46bd      	mov	sp, r7
   133fa:	bc80      	pop	{r7}
   133fc:	4770      	bx	lr
   133fe:	46c0      	nop			(mov r8, r8)

00013400 <Buffercmp>:
  *   : - BufferLength: buffer's length
  * @retval PASSED: pBuffer1 identical to pBuffer2
  *   FAILED: pBuffer1 differs from pBuffer2
  */
uint8_t Buffercmp(uint32_t* pBuffer1, uint32_t* pBuffer2, uint16_t BufferLength)
{
   13400:	b480      	push	{r7}
   13402:	b083      	sub	sp, #12
   13404:	af00      	add	r7, sp, #0
   13406:	60b8      	str	r0, [r7, #8]
   13408:	6079      	str	r1, [r7, #4]
   1340a:	4613      	mov	r3, r2
   1340c:	803b      	strh	r3, [r7, #0]
  while (BufferLength--)
   1340e:	e010      	b.n	13432 <Buffercmp+0x32>
  {
    if (*pBuffer1 != *pBuffer2)
   13410:	68bb      	ldr	r3, [r7, #8]
   13412:	681a      	ldr	r2, [r3, #0]
   13414:	687b      	ldr	r3, [r7, #4]
   13416:	681b      	ldr	r3, [r3, #0]
   13418:	429a      	cmp	r2, r3
   1341a:	d002      	beq.n	13422 <Buffercmp+0x22>
    {
      return -1;
   1341c:	f04f 03ff 	mov.w	r3, #255	; 0xff
   13420:	e015      	b.n	1344e <Buffercmp+0x4e>
    }

    pBuffer1++;
   13422:	68bb      	ldr	r3, [r7, #8]
   13424:	f103 0304 	add.w	r3, r3, #4	; 0x4
   13428:	60bb      	str	r3, [r7, #8]
    pBuffer2++;
   1342a:	687b      	ldr	r3, [r7, #4]
   1342c:	f103 0304 	add.w	r3, r3, #4	; 0x4
   13430:	607b      	str	r3, [r7, #4]
  * @retval PASSED: pBuffer1 identical to pBuffer2
  *   FAILED: pBuffer1 differs from pBuffer2
  */
uint8_t Buffercmp(uint32_t* pBuffer1, uint32_t* pBuffer2, uint16_t BufferLength)
{
  while (BufferLength--)
   13432:	883b      	ldrh	r3, [r7, #0]
   13434:	2b00      	cmp	r3, #0
   13436:	bf0c      	ite	eq
   13438:	2300      	moveq	r3, #0
   1343a:	2301      	movne	r3, #1
   1343c:	b2db      	uxtb	r3, r3
   1343e:	883a      	ldrh	r2, [r7, #0]
   13440:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
   13444:	803a      	strh	r2, [r7, #0]
   13446:	2b00      	cmp	r3, #0
   13448:	d1e2      	bne.n	13410 <Buffercmp+0x10>

    pBuffer1++;
    pBuffer2++;
  }

  return 1;
   1344a:	f04f 0301 	mov.w	r3, #1	; 0x1
}
   1344e:	4618      	mov	r0, r3
   13450:	f107 070c 	add.w	r7, r7, #12	; 0xc
   13454:	46bd      	mov	sp, r7
   13456:	bc80      	pop	{r7}
   13458:	4770      	bx	lr
   1345a:	46c0      	nop			(mov r8, r8)

0001345c <Fill_Buffer16>:
  * @param  BufferLenght: size of the buffer to fill
  * @param  Offset: first value to fill on the Buffer
  * @retval None
  */
void Fill_Buffer16(uint16_t* pBuffer, uint16_t BufferLenght, uint32_t Offset)
{
   1345c:	b480      	push	{r7}
   1345e:	b084      	sub	sp, #16
   13460:	af00      	add	r7, sp, #0
   13462:	60b8      	str	r0, [r7, #8]
   13464:	460b      	mov	r3, r1
   13466:	603a      	str	r2, [r7, #0]
   13468:	80bb      	strh	r3, [r7, #4]
  uint16_t index = 0;
   1346a:	f04f 0300 	mov.w	r3, #0	; 0x0
   1346e:	81fb      	strh	r3, [r7, #14]

  /* Put in global buffer same values */
  for (index = 0; index < BufferLenght; index++ )
   13470:	f04f 0300 	mov.w	r3, #0	; 0x0
   13474:	81fb      	strh	r3, [r7, #14]
   13476:	e00e      	b.n	13496 <Fill_Buffer16+0x3a>
  {
    pBuffer[index] = index + Offset;
   13478:	89fb      	ldrh	r3, [r7, #14]
   1347a:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1347e:	68ba      	ldr	r2, [r7, #8]
   13480:	4413      	add	r3, r2
   13482:	683a      	ldr	r2, [r7, #0]
   13484:	b291      	uxth	r1, r2
   13486:	89fa      	ldrh	r2, [r7, #14]
   13488:	440a      	add	r2, r1
   1348a:	b292      	uxth	r2, r2
   1348c:	801a      	strh	r2, [r3, #0]
void Fill_Buffer16(uint16_t* pBuffer, uint16_t BufferLenght, uint32_t Offset)
{
  uint16_t index = 0;

  /* Put in global buffer same values */
  for (index = 0; index < BufferLenght; index++ )
   1348e:	89fb      	ldrh	r3, [r7, #14]
   13490:	f103 0301 	add.w	r3, r3, #1	; 0x1
   13494:	81fb      	strh	r3, [r7, #14]
   13496:	89fa      	ldrh	r2, [r7, #14]
   13498:	88bb      	ldrh	r3, [r7, #4]
   1349a:	429a      	cmp	r2, r3
   1349c:	d3ec      	bcc.n	13478 <Fill_Buffer16+0x1c>
  {
    pBuffer[index] = index + Offset;
  }
}
   1349e:	f107 0710 	add.w	r7, r7, #16	; 0x10
   134a2:	46bd      	mov	sp, r7
   134a4:	bc80      	pop	{r7}
   134a6:	4770      	bx	lr

000134a8 <Buffercmp16>:
  *   : - BufferLength: buffer's length
  * @retval PASSED: pBuffer1 identical to pBuffer2
  *   FAILED: pBuffer1 differs from pBuffer2
  */
uint8_t Buffercmp16(uint16_t* pBuffer1, uint16_t* pBuffer2, uint16_t BufferLength)
{
   134a8:	b480      	push	{r7}
   134aa:	b083      	sub	sp, #12
   134ac:	af00      	add	r7, sp, #0
   134ae:	60b8      	str	r0, [r7, #8]
   134b0:	6079      	str	r1, [r7, #4]
   134b2:	4613      	mov	r3, r2
   134b4:	803b      	strh	r3, [r7, #0]
  while (BufferLength--)
   134b6:	e010      	b.n	134da <Buffercmp16+0x32>
  {
    if (*pBuffer1 != *pBuffer2)
   134b8:	68bb      	ldr	r3, [r7, #8]
   134ba:	881a      	ldrh	r2, [r3, #0]
   134bc:	687b      	ldr	r3, [r7, #4]
   134be:	881b      	ldrh	r3, [r3, #0]
   134c0:	429a      	cmp	r2, r3
   134c2:	d002      	beq.n	134ca <Buffercmp16+0x22>
    {
      return -1;
   134c4:	f04f 03ff 	mov.w	r3, #255	; 0xff
   134c8:	e015      	b.n	134f6 <Buffercmp16+0x4e>
    }

    pBuffer1++;
   134ca:	68bb      	ldr	r3, [r7, #8]
   134cc:	f103 0302 	add.w	r3, r3, #2	; 0x2
   134d0:	60bb      	str	r3, [r7, #8]
    pBuffer2++;
   134d2:	687b      	ldr	r3, [r7, #4]
   134d4:	f103 0302 	add.w	r3, r3, #2	; 0x2
   134d8:	607b      	str	r3, [r7, #4]
  * @retval PASSED: pBuffer1 identical to pBuffer2
  *   FAILED: pBuffer1 differs from pBuffer2
  */
uint8_t Buffercmp16(uint16_t* pBuffer1, uint16_t* pBuffer2, uint16_t BufferLength)
{
  while (BufferLength--)
   134da:	883b      	ldrh	r3, [r7, #0]
   134dc:	2b00      	cmp	r3, #0
   134de:	bf0c      	ite	eq
   134e0:	2300      	moveq	r3, #0
   134e2:	2301      	movne	r3, #1
   134e4:	b2db      	uxtb	r3, r3
   134e6:	883a      	ldrh	r2, [r7, #0]
   134e8:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
   134ec:	803a      	strh	r2, [r7, #0]
   134ee:	2b00      	cmp	r3, #0
   134f0:	d1e2      	bne.n	134b8 <Buffercmp16+0x10>

    pBuffer1++;
    pBuffer2++;
  }

  return 1;
   134f2:	f04f 0301 	mov.w	r3, #1	; 0x1
}
   134f6:	4618      	mov	r0, r3
   134f8:	f107 070c 	add.w	r7, r7, #12	; 0xc
   134fc:	46bd      	mov	sp, r7
   134fe:	bc80      	pop	{r7}
   13500:	4770      	bx	lr
   13502:	46c0      	nop			(mov r8, r8)

00013504 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
   13504:	b480      	push	{r7}
   13506:	af00      	add	r7, sp, #0
	while(1);
   13508:	e7fe      	b.n	13508 <NMIException+0x4>
   1350a:	46c0      	nop			(mov r8, r8)

0001350c <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
   1350c:	b480      	push	{r7}
   1350e:	af00      	add	r7, sp, #0
	while(1);
   13510:	e7fe      	b.n	13510 <HardFaultException+0x4>
   13512:	46c0      	nop			(mov r8, r8)

00013514 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
   13514:	b480      	push	{r7}
   13516:	af00      	add	r7, sp, #0
	while(1);
   13518:	e7fe      	b.n	13518 <MemManageException+0x4>
   1351a:	46c0      	nop			(mov r8, r8)

0001351c <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
   1351c:	b480      	push	{r7}
   1351e:	af00      	add	r7, sp, #0
	while(1);
   13520:	e7fe      	b.n	13520 <BusFaultException+0x4>
   13522:	46c0      	nop			(mov r8, r8)

00013524 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
   13524:	b480      	push	{r7}
   13526:	af00      	add	r7, sp, #0
	while(1);
   13528:	e7fe      	b.n	13528 <UsageFaultException+0x4>
   1352a:	46c0      	nop			(mov r8, r8)

0001352c <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
   1352c:	b480      	push	{r7}
   1352e:	af00      	add	r7, sp, #0
	while(1);
   13530:	e7fe      	b.n	13530 <DebugMonitor+0x4>
   13532:	46c0      	nop			(mov r8, r8)

00013534 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
   13534:	b480      	push	{r7}
   13536:	af00      	add	r7, sp, #0
	while(1);
   13538:	e7fe      	b.n	13538 <SVCHandler+0x4>
   1353a:	46c0      	nop			(mov r8, r8)

0001353c <PendSVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVCHandler(void)
{
   1353c:	b480      	push	{r7}
   1353e:	af00      	add	r7, sp, #0
	while(1);
   13540:	e7fe      	b.n	13540 <PendSVCHandler+0x4>
   13542:	46c0      	nop			(mov r8, r8)

00013544 <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
   13544:	b480      	push	{r7}
   13546:	af00      	add	r7, sp, #0
	while(1);
   13548:	e7fe      	b.n	13548 <SysTickHandler+0x4>
   1354a:	46c0      	nop			(mov r8, r8)

0001354c <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
   1354c:	b480      	push	{r7}
   1354e:	af00      	add	r7, sp, #0
	while(1);
   13550:	e7fe      	b.n	13550 <WWDG_IRQHandler+0x4>
   13552:	46c0      	nop			(mov r8, r8)

00013554 <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
   13554:	b480      	push	{r7}
   13556:	af00      	add	r7, sp, #0
	while(1);
   13558:	e7fe      	b.n	13558 <PVD_IRQHandler+0x4>
   1355a:	46c0      	nop			(mov r8, r8)

0001355c <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
   1355c:	b480      	push	{r7}
   1355e:	af00      	add	r7, sp, #0
	while(1);
   13560:	e7fe      	b.n	13560 <TAMPER_IRQHandler+0x4>
   13562:	46c0      	nop			(mov r8, r8)

00013564 <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
   13564:	b480      	push	{r7}
   13566:	af00      	add	r7, sp, #0
	while(1);
   13568:	e7fe      	b.n	13568 <RTC_IRQHandler+0x4>
   1356a:	46c0      	nop			(mov r8, r8)

0001356c <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
   1356c:	b480      	push	{r7}
   1356e:	af00      	add	r7, sp, #0
	while(1);
   13570:	e7fe      	b.n	13570 <FLASH_IRQHandler+0x4>
   13572:	46c0      	nop			(mov r8, r8)

00013574 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
   13574:	b480      	push	{r7}
   13576:	af00      	add	r7, sp, #0
	while(1);
   13578:	e7fe      	b.n	13578 <RCC_IRQHandler+0x4>
   1357a:	46c0      	nop			(mov r8, r8)

0001357c <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
   1357c:	b480      	push	{r7}
   1357e:	af00      	add	r7, sp, #0
	while(1);
   13580:	e7fe      	b.n	13580 <EXTI0_IRQHandler+0x4>
   13582:	46c0      	nop			(mov r8, r8)

00013584 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
   13584:	b480      	push	{r7}
   13586:	af00      	add	r7, sp, #0
	while(1);
   13588:	e7fe      	b.n	13588 <EXTI1_IRQHandler+0x4>
   1358a:	46c0      	nop			(mov r8, r8)

0001358c <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
   1358c:	b480      	push	{r7}
   1358e:	af00      	add	r7, sp, #0
	while(1);
   13590:	e7fe      	b.n	13590 <EXTI2_IRQHandler+0x4>
   13592:	46c0      	nop			(mov r8, r8)

00013594 <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
   13594:	b480      	push	{r7}
   13596:	af00      	add	r7, sp, #0
	while(1);
   13598:	e7fe      	b.n	13598 <EXTI3_IRQHandler+0x4>
   1359a:	46c0      	nop			(mov r8, r8)

0001359c <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
   1359c:	b480      	push	{r7}
   1359e:	af00      	add	r7, sp, #0
	while(1);
   135a0:	e7fe      	b.n	135a0 <EXTI4_IRQHandler+0x4>
   135a2:	46c0      	nop			(mov r8, r8)

000135a4 <DMAChannel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMAChannel1_IRQHandler(void)
{
   135a4:	b480      	push	{r7}
   135a6:	af00      	add	r7, sp, #0
	while(1);
   135a8:	e7fe      	b.n	135a8 <DMAChannel1_IRQHandler+0x4>
   135aa:	46c0      	nop			(mov r8, r8)

000135ac <DMAChannel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMAChannel2_IRQHandler(void)
{
   135ac:	b480      	push	{r7}
   135ae:	af00      	add	r7, sp, #0
	while(1);
   135b0:	e7fe      	b.n	135b0 <DMAChannel2_IRQHandler+0x4>
   135b2:	46c0      	nop			(mov r8, r8)

000135b4 <DMAChannel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMAChannel3_IRQHandler(void)
{
   135b4:	b480      	push	{r7}
   135b6:	af00      	add	r7, sp, #0
	while(1);
   135b8:	e7fe      	b.n	135b8 <DMAChannel3_IRQHandler+0x4>
   135ba:	46c0      	nop			(mov r8, r8)

000135bc <DMAChannel4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMAChannel4_IRQHandler(void)
{
   135bc:	b480      	push	{r7}
   135be:	af00      	add	r7, sp, #0
	while(1);
   135c0:	e7fe      	b.n	135c0 <DMAChannel4_IRQHandler+0x4>
   135c2:	46c0      	nop			(mov r8, r8)

000135c4 <DMAChannel5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMAChannel5_IRQHandler(void)
{
   135c4:	b480      	push	{r7}
   135c6:	af00      	add	r7, sp, #0
	while(1);
   135c8:	e7fe      	b.n	135c8 <DMAChannel5_IRQHandler+0x4>
   135ca:	46c0      	nop			(mov r8, r8)

000135cc <DMAChannel6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMAChannel6_IRQHandler(void)
{
   135cc:	b480      	push	{r7}
   135ce:	af00      	add	r7, sp, #0
	while(1);
   135d0:	e7fe      	b.n	135d0 <DMAChannel6_IRQHandler+0x4>
   135d2:	46c0      	nop			(mov r8, r8)

000135d4 <DMAChannel7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMAChannel7_IRQHandler(void)
{
   135d4:	b480      	push	{r7}
   135d6:	af00      	add	r7, sp, #0
	while(1);
   135d8:	e7fe      	b.n	135d8 <DMAChannel7_IRQHandler+0x4>
   135da:	46c0      	nop			(mov r8, r8)

000135dc <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
   135dc:	b480      	push	{r7}
   135de:	af00      	add	r7, sp, #0
	while(1);
   135e0:	e7fe      	b.n	135e0 <ADC1_2_IRQHandler+0x4>
   135e2:	46c0      	nop			(mov r8, r8)

000135e4 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
   135e4:	b480      	push	{r7}
   135e6:	af00      	add	r7, sp, #0
	while(1);
   135e8:	e7fe      	b.n	135e8 <USB_HP_CAN_TX_IRQHandler+0x4>
   135ea:	46c0      	nop			(mov r8, r8)

000135ec <USB_LP_CAN_RX0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
   135ec:	b580      	push	{r7, lr}
   135ee:	af00      	add	r7, sp, #0
	USB_Istr();
   135f0:	f004 fbc4 	bl	17d7c <USB_Istr>
}
   135f4:	46bd      	mov	sp, r7
   135f6:	bd80      	pop	{r7, pc}

000135f8 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
   135f8:	b480      	push	{r7}
   135fa:	af00      	add	r7, sp, #0
	while(1);
   135fc:	e7fe      	b.n	135fc <CAN_RX1_IRQHandler+0x4>
   135fe:	46c0      	nop			(mov r8, r8)

00013600 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
   13600:	b480      	push	{r7}
   13602:	af00      	add	r7, sp, #0
	while(1);
   13604:	e7fe      	b.n	13604 <CAN_SCE_IRQHandler+0x4>
   13606:	46c0      	nop			(mov r8, r8)

00013608 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
   13608:	b480      	push	{r7}
   1360a:	af00      	add	r7, sp, #0
	while(1);
   1360c:	e7fe      	b.n	1360c <EXTI9_5_IRQHandler+0x4>
   1360e:	46c0      	nop			(mov r8, r8)

00013610 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
   13610:	b480      	push	{r7}
   13612:	af00      	add	r7, sp, #0
	while(1);
   13614:	e7fe      	b.n	13614 <TIM1_BRK_IRQHandler+0x4>
   13616:	46c0      	nop			(mov r8, r8)

00013618 <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
   13618:	b480      	push	{r7}
   1361a:	af00      	add	r7, sp, #0
	while(1);
   1361c:	e7fe      	b.n	1361c <TIM1_UP_IRQHandler+0x4>
   1361e:	46c0      	nop			(mov r8, r8)

00013620 <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
   13620:	b480      	push	{r7}
   13622:	af00      	add	r7, sp, #0
	while(1);
   13624:	e7fe      	b.n	13624 <TIM1_TRG_COM_IRQHandler+0x4>
   13626:	46c0      	nop			(mov r8, r8)

00013628 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
   13628:	b480      	push	{r7}
   1362a:	af00      	add	r7, sp, #0
	while(1);
   1362c:	e7fe      	b.n	1362c <TIM1_CC_IRQHandler+0x4>
   1362e:	46c0      	nop			(mov r8, r8)

00013630 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
   13630:	b480      	push	{r7}
   13632:	af00      	add	r7, sp, #0
	while(1);
   13634:	e7fe      	b.n	13634 <TIM2_IRQHandler+0x4>
   13636:	46c0      	nop			(mov r8, r8)

00013638 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
   13638:	b480      	push	{r7}
   1363a:	af00      	add	r7, sp, #0
	while(1);
   1363c:	e7fe      	b.n	1363c <TIM3_IRQHandler+0x4>
   1363e:	46c0      	nop			(mov r8, r8)

00013640 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
   13640:	b480      	push	{r7}
   13642:	af00      	add	r7, sp, #0
	while(1);
   13644:	e7fe      	b.n	13644 <TIM4_IRQHandler+0x4>
   13646:	46c0      	nop			(mov r8, r8)

00013648 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
   13648:	b480      	push	{r7}
   1364a:	af00      	add	r7, sp, #0
	while(1);
   1364c:	e7fe      	b.n	1364c <I2C1_EV_IRQHandler+0x4>
   1364e:	46c0      	nop			(mov r8, r8)

00013650 <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
   13650:	b480      	push	{r7}
   13652:	af00      	add	r7, sp, #0
	while(1);
   13654:	e7fe      	b.n	13654 <I2C1_ER_IRQHandler+0x4>
   13656:	46c0      	nop			(mov r8, r8)

00013658 <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
   13658:	b480      	push	{r7}
   1365a:	af00      	add	r7, sp, #0
	while(1);
   1365c:	e7fe      	b.n	1365c <I2C2_EV_IRQHandler+0x4>
   1365e:	46c0      	nop			(mov r8, r8)

00013660 <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
   13660:	b480      	push	{r7}
   13662:	af00      	add	r7, sp, #0
	while(1);
   13664:	e7fe      	b.n	13664 <I2C2_ER_IRQHandler+0x4>
   13666:	46c0      	nop			(mov r8, r8)

00013668 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
   13668:	b480      	push	{r7}
   1366a:	af00      	add	r7, sp, #0
	while(1);
   1366c:	e7fe      	b.n	1366c <SPI1_IRQHandler+0x4>
   1366e:	46c0      	nop			(mov r8, r8)

00013670 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
   13670:	b480      	push	{r7}
   13672:	af00      	add	r7, sp, #0
	while(1);
   13674:	e7fe      	b.n	13674 <SPI2_IRQHandler+0x4>
   13676:	46c0      	nop			(mov r8, r8)

00013678 <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
   13678:	b5b0      	push	{r4, r5, r7, lr}
   1367a:	af00      	add	r7, sp, #0
	// Buffering the input on the USART1
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
   1367c:	f643 0000 	movw	r0, #14336	; 0x3800
   13680:	f2c4 0001 	movt	r0, #16385	; 0x4001
   13684:	f240 5125 	movw	r1, #1317	; 0x525
   13688:	f7ef fbf8 	bl	2e7c <USART_GetITStatus>
   1368c:	4603      	mov	r3, r0
   1368e:	2b00      	cmp	r3, #0
   13690:	d01a      	beq.n	136c8 <USART1_IRQHandler+0x50>
	{
		USART1_BUFFER_IN[USART1_CNT_IN++] = USART_ReceiveData(USART1);
   13692:	f640 13cd 	movw	r3, #2509	; 0x9cd
   13696:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1369a:	781c      	ldrb	r4, [r3, #0]
   1369c:	4625      	mov	r5, r4
   1369e:	f643 0000 	movw	r0, #14336	; 0x3800
   136a2:	f2c4 0001 	movt	r0, #16385	; 0x4001
   136a6:	f7ef faa7 	bl	2bf8 <USART_ReceiveData>
   136aa:	4603      	mov	r3, r0
   136ac:	b2da      	uxtb	r2, r3
   136ae:	f642 5318 	movw	r3, #11544	; 0x2d18
   136b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136b6:	555a      	strb	r2, [r3, r5]
   136b8:	f104 0301 	add.w	r3, r4, #1	; 0x1
   136bc:	b2da      	uxtb	r2, r3
   136be:	f640 13cd 	movw	r3, #2509	; 0x9cd
   136c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136c6:	701a      	strb	r2, [r3, #0]
	}
}
   136c8:	46bd      	mov	sp, r7
   136ca:	bdb0      	pop	{r4, r5, r7, pc}

000136cc <USART2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
   136cc:	b480      	push	{r7}
   136ce:	af00      	add	r7, sp, #0
	while(1);
   136d0:	e7fe      	b.n	136d0 <USART2_IRQHandler+0x4>
   136d2:	46c0      	nop			(mov r8, r8)

000136d4 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
   136d4:	b580      	push	{r7, lr}
   136d6:	af00      	add	r7, sp, #0
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
   136d8:	f644 0000 	movw	r0, #18432	; 0x4800
   136dc:	f2c4 0000 	movt	r0, #16384	; 0x4000
   136e0:	f240 5125 	movw	r1, #1317	; 0x525
   136e4:	f7ef fbca 	bl	2e7c <USART_GetITStatus>
   136e8:	4603      	mov	r3, r0
   136ea:	2b00      	cmp	r3, #0
   136ec:	d003      	beq.n	136f6 <USART3_IRQHandler+0x22>
	{
		// Send the received data to the PC Host
		USART_To_USB_Send_Data(0);
   136ee:	f04f 0000 	mov.w	r0, #0	; 0x0
   136f2:	f005 f80b 	bl	1870c <USART_To_USB_Send_Data>
	}
}
   136f6:	46bd      	mov	sp, r7
   136f8:	bd80      	pop	{r7, pc}
   136fa:	46c0      	nop			(mov r8, r8)

000136fc <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
   136fc:	b580      	push	{r7, lr}
   136fe:	b081      	sub	sp, #4
   13700:	af00      	add	r7, sp, #0
	#ifdef __I2C_ENABLE
		uint8_t temp;
		EXTI_ClearITPendingBit(EXTI_Line10);
   13702:	f44f 6080 	mov.w	r0, #1024	; 0x400
   13706:	f7f4 f99f 	bl	7a48 <EXTI_ClearITPendingBit>
		temp = ~BSP_I2C_JOY();
   1370a:	f7ff fbf9 	bl	12f00 <BSP_I2C_JOY>
   1370e:	4603      	mov	r3, r0
   13710:	ea6f 0303 	mvn.w	r3, r3
   13714:	70fb      	strb	r3, [r7, #3]
		if(temp != 0x00)
   13716:	78fb      	ldrb	r3, [r7, #3]
   13718:	2b00      	cmp	r3, #0
   1371a:	d005      	beq.n	13728 <EXTI15_10_IRQHandler+0x2c>
			JOY_STATE = temp;
   1371c:	f640 13cc 	movw	r3, #2508	; 0x9cc
   13720:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13724:	78fa      	ldrb	r2, [r7, #3]
   13726:	701a      	strb	r2, [r3, #0]
	#endif

}
   13728:	f107 0704 	add.w	r7, r7, #4	; 0x4
   1372c:	46bd      	mov	sp, r7
   1372e:	bd80      	pop	{r7, pc}

00013730 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
   13730:	b480      	push	{r7}
   13732:	af00      	add	r7, sp, #0
	while(1);
   13734:	e7fe      	b.n	13734 <RTCAlarm_IRQHandler+0x4>
   13736:	46c0      	nop			(mov r8, r8)

00013738 <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
   13738:	b480      	push	{r7}
   1373a:	af00      	add	r7, sp, #0
	while(1);
   1373c:	e7fe      	b.n	1373c <USBWakeUp_IRQHandler+0x4>
   1373e:	46c0      	nop			(mov r8, r8)

00013740 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
   13740:	b480      	push	{r7}
   13742:	af00      	add	r7, sp, #0
	while(1);
   13744:	e7fe      	b.n	13744 <TIM8_BRK_IRQHandler+0x4>
   13746:	46c0      	nop			(mov r8, r8)

00013748 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
   13748:	b480      	push	{r7}
   1374a:	af00      	add	r7, sp, #0
	while(1);
   1374c:	e7fe      	b.n	1374c <TIM8_UP_IRQHandler+0x4>
   1374e:	46c0      	nop			(mov r8, r8)

00013750 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
   13750:	b480      	push	{r7}
   13752:	af00      	add	r7, sp, #0
	while(1);
   13754:	e7fe      	b.n	13754 <TIM8_TRG_COM_IRQHandler+0x4>
   13756:	46c0      	nop			(mov r8, r8)

00013758 <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
   13758:	b480      	push	{r7}
   1375a:	af00      	add	r7, sp, #0
	while(1);
   1375c:	e7fe      	b.n	1375c <TIM8_CC_IRQHandler+0x4>
   1375e:	46c0      	nop			(mov r8, r8)

00013760 <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
   13760:	b480      	push	{r7}
   13762:	af00      	add	r7, sp, #0
	while(1);
   13764:	e7fe      	b.n	13764 <ADC3_IRQHandler+0x4>
   13766:	46c0      	nop			(mov r8, r8)

00013768 <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
   13768:	b480      	push	{r7}
   1376a:	af00      	add	r7, sp, #0
	while(1);
   1376c:	e7fe      	b.n	1376c <FSMC_IRQHandler+0x4>
   1376e:	46c0      	nop			(mov r8, r8)

00013770 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
   13770:	b580      	push	{r7, lr}
   13772:	af00      	add	r7, sp, #0
	//while(1);
	/* Process All SDIO Interrupt Sources */
	SD_ProcessIRQSrc();
   13774:	f003 f976 	bl	16a64 <SD_ProcessIRQSrc>
}
   13778:	46bd      	mov	sp, r7
   1377a:	bd80      	pop	{r7, pc}

0001377c <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
   1377c:	b480      	push	{r7}
   1377e:	af00      	add	r7, sp, #0
	while(1);
   13780:	e7fe      	b.n	13780 <TIM5_IRQHandler+0x4>
   13782:	46c0      	nop			(mov r8, r8)

00013784 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
   13784:	b480      	push	{r7}
   13786:	af00      	add	r7, sp, #0
	while(1);
   13788:	e7fe      	b.n	13788 <SPI3_IRQHandler+0x4>
   1378a:	46c0      	nop			(mov r8, r8)

0001378c <USART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART4_IRQHandler(void)
{
   1378c:	b480      	push	{r7}
   1378e:	af00      	add	r7, sp, #0
	while(1);
   13790:	e7fe      	b.n	13790 <USART4_IRQHandler+0x4>
   13792:	46c0      	nop			(mov r8, r8)

00013794 <USART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART5_IRQHandler(void)
{
   13794:	b480      	push	{r7}
   13796:	af00      	add	r7, sp, #0
	while(1);
   13798:	e7fe      	b.n	13798 <USART5_IRQHandler+0x4>
   1379a:	46c0      	nop			(mov r8, r8)

0001379c <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
   1379c:	b480      	push	{r7}
   1379e:	af00      	add	r7, sp, #0
	while(1);
   137a0:	e7fe      	b.n	137a0 <TIM6_IRQHandler+0x4>
   137a2:	46c0      	nop			(mov r8, r8)

000137a4 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
   137a4:	b480      	push	{r7}
   137a6:	af00      	add	r7, sp, #0
	while(1);
   137a8:	e7fe      	b.n	137a8 <TIM7_IRQHandler+0x4>
   137aa:	46c0      	nop			(mov r8, r8)

000137ac <DMA2Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2Channel1_IRQHandler(void)
{
   137ac:	b480      	push	{r7}
   137ae:	af00      	add	r7, sp, #0
	while(1);
   137b0:	e7fe      	b.n	137b0 <DMA2Channel1_IRQHandler+0x4>
   137b2:	46c0      	nop			(mov r8, r8)

000137b4 <DMA2Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2Channel2_IRQHandler(void)
{
   137b4:	b480      	push	{r7}
   137b6:	af00      	add	r7, sp, #0
	while(1);
   137b8:	e7fe      	b.n	137b8 <DMA2Channel2_IRQHandler+0x4>
   137ba:	46c0      	nop			(mov r8, r8)

000137bc <DMA2Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2Channel3_IRQHandler(void)
{
   137bc:	b480      	push	{r7}
   137be:	af00      	add	r7, sp, #0
	while(1);
   137c0:	e7fe      	b.n	137c0 <DMA2Channel3_IRQHandler+0x4>
   137c2:	46c0      	nop			(mov r8, r8)

000137c4 <DMA2Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2Channel4_5_IRQHandler(void)
{
   137c4:	b480      	push	{r7}
   137c6:	af00      	add	r7, sp, #0
	while(1);
   137c8:	e7fe      	b.n	137c8 <DMA2Channel4_5_IRQHandler+0x4>
   137ca:	46c0      	nop			(mov r8, r8)

000137cc <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
   137cc:	b580      	push	{r7, lr}
   137ce:	b086      	sub	sp, #24
   137d0:	af00      	add	r7, sp, #0
    unsigned long *pulSrc, *pulDest;
    unsigned long *startdata, *enddata, *endtext, *endsram;

    startdata=&_data;
   137d2:	f240 0300 	movw	r3, #0	; 0x0
   137d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   137da:	60bb      	str	r3, [r7, #8]
    enddata=&_edata;
   137dc:	f240 639c 	movw	r3, #1692	; 0x69c
   137e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   137e4:	60fb      	str	r3, [r7, #12]
    endtext=&_etext;
   137e6:	f24f 03b4 	movw	r3, #61620	; 0xf0b4
   137ea:	f2c0 0301 	movt	r3, #1	; 0x1
   137ee:	613b      	str	r3, [r7, #16]
    endsram=&_esram;
   137f0:	f64f 73fc 	movw	r3, #65532	; 0xfffc
   137f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   137f8:	617b      	str	r3, [r7, #20]
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_etext;
   137fa:	f24f 03b4 	movw	r3, #61620	; 0xf0b4
   137fe:	f2c0 0301 	movt	r3, #1	; 0x1
   13802:	603b      	str	r3, [r7, #0]
    for(pulDest = &_data; pulDest < &_edata; )
   13804:	f240 0300 	movw	r3, #0	; 0x0
   13808:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1380c:	607b      	str	r3, [r7, #4]
   1380e:	e00b      	b.n	13828 <Reset_Handler+0x5c>
    {
        *(pulDest++) = *(pulSrc++);
   13810:	683b      	ldr	r3, [r7, #0]
   13812:	681a      	ldr	r2, [r3, #0]
   13814:	687b      	ldr	r3, [r7, #4]
   13816:	601a      	str	r2, [r3, #0]
   13818:	687b      	ldr	r3, [r7, #4]
   1381a:	f103 0304 	add.w	r3, r3, #4	; 0x4
   1381e:	607b      	str	r3, [r7, #4]
   13820:	683b      	ldr	r3, [r7, #0]
   13822:	f103 0304 	add.w	r3, r3, #4	; 0x4
   13826:	603b      	str	r3, [r7, #0]
    endsram=&_esram;
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_etext;
    for(pulDest = &_data; pulDest < &_edata; )
   13828:	687a      	ldr	r2, [r7, #4]
   1382a:	f240 639c 	movw	r3, #1692	; 0x69c
   1382e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13832:	429a      	cmp	r2, r3
   13834:	d3ec      	bcc.n	13810 <Reset_Handler+0x44>
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_bss; pulDest < &_ebss; )
   13836:	f240 639c 	movw	r3, #1692	; 0x69c
   1383a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1383e:	607b      	str	r3, [r7, #4]
   13840:	e007      	b.n	13852 <Reset_Handler+0x86>
    {
        *(pulDest++) = 0;
   13842:	687b      	ldr	r3, [r7, #4]
   13844:	f04f 0200 	mov.w	r2, #0	; 0x0
   13848:	601a      	str	r2, [r3, #0]
   1384a:	687b      	ldr	r3, [r7, #4]
   1384c:	f103 0304 	add.w	r3, r3, #4	; 0x4
   13850:	607b      	str	r3, [r7, #4]
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_bss; pulDest < &_ebss; )
   13852:	687a      	ldr	r2, [r7, #4]
   13854:	f642 53dc 	movw	r3, #11740	; 0x2ddc
   13858:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1385c:	429a      	cmp	r2, r3
   1385e:	d3f0      	bcc.n	13842 <Reset_Handler+0x76>
    {
        *(pulDest++) = 0;
    }

    for(pulDest = &_heap; pulDest < &_main_stack;)
   13860:	f642 53dc 	movw	r3, #11740	; 0x2ddc
   13864:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13868:	607b      	str	r3, [r7, #4]
   1386a:	e009      	b.n	13880 <Reset_Handler+0xb4>
    {
    	*(pulDest++) = 0xDEADBEEF;
   1386c:	687a      	ldr	r2, [r7, #4]
   1386e:	f64b 63ef 	movw	r3, #48879	; 0xbeef
   13872:	f6cd 63ad 	movt	r3, #57005	; 0xdead
   13876:	6013      	str	r3, [r2, #0]
   13878:	687b      	ldr	r3, [r7, #4]
   1387a:	f103 0304 	add.w	r3, r3, #4	; 0x4
   1387e:	607b      	str	r3, [r7, #4]
    for(pulDest = &_bss; pulDest < &_ebss; )
    {
        *(pulDest++) = 0;
    }

    for(pulDest = &_heap; pulDest < &_main_stack;)
   13880:	687a      	ldr	r2, [r7, #4]
   13882:	f646 53dc 	movw	r3, #28124	; 0x6ddc
   13886:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1388a:	429a      	cmp	r2, r3
   1388c:	d3ee      	bcc.n	1386c <Reset_Handler+0xa0>


    //
    // Call the application's entry point.
    //
    main();
   1388e:	f7fe fd21 	bl	122d4 <main>
}
   13892:	f107 0718 	add.w	r7, r7, #24	; 0x18
   13896:	46bd      	mov	sp, r7
   13898:	bd80      	pop	{r7, pc}
   1389a:	46c0      	nop			(mov r8, r8)

0001389c <_DUMMIE_open>:
 * DUMMIE device driver
 *
 * ******************************************************
 * */

int _DUMMIE_open(const char *path, int flags, int mode){
   1389c:	b480      	push	{r7}
   1389e:	b083      	sub	sp, #12
   138a0:	af00      	add	r7, sp, #0
   138a2:	60b8      	str	r0, [r7, #8]
   138a4:	6079      	str	r1, [r7, #4]
   138a6:	603a      	str	r2, [r7, #0]
	path=path;
	flags=flags;
	mode=mode;
	while(1);
   138a8:	e7fe      	b.n	138a8 <_DUMMIE_open+0xc>
   138aa:	46c0      	nop			(mov r8, r8)

000138ac <_DUMMIE_close>:
	return 0;
}
int _DUMMIE_close(int fd){
   138ac:	b480      	push	{r7}
   138ae:	b081      	sub	sp, #4
   138b0:	af00      	add	r7, sp, #0
   138b2:	6038      	str	r0, [r7, #0]
	fd=fd;
	while(1);
   138b4:	e7fe      	b.n	138b4 <_DUMMIE_close+0x8>
   138b6:	46c0      	nop			(mov r8, r8)

000138b8 <_DUMMIE_write>:
	return 0;
}

int _DUMMIE_write(int fd, const char *ptr, int len){
   138b8:	b480      	push	{r7}
   138ba:	b083      	sub	sp, #12
   138bc:	af00      	add	r7, sp, #0
   138be:	60b8      	str	r0, [r7, #8]
   138c0:	6079      	str	r1, [r7, #4]
   138c2:	603a      	str	r2, [r7, #0]
	fd=fd;
	ptr=ptr;
	len=len;
	while(1);
   138c4:	e7fe      	b.n	138c4 <_DUMMIE_write+0xc>
   138c6:	46c0      	nop			(mov r8, r8)

000138c8 <_DUMMIE_read>:
	return 0;
}

int _DUMMIE_read(int fd, char *ptr, int len){
   138c8:	b480      	push	{r7}
   138ca:	b083      	sub	sp, #12
   138cc:	af00      	add	r7, sp, #0
   138ce:	60b8      	str	r0, [r7, #8]
   138d0:	6079      	str	r1, [r7, #4]
   138d2:	603a      	str	r2, [r7, #0]
	fd=fd;
	ptr=ptr;
	len=len;
	while(1);
   138d4:	e7fe      	b.n	138d4 <_DUMMIE_read+0xc>
   138d6:	46c0      	nop			(mov r8, r8)

000138d8 <_USART1_open>:
 *  return:
 *  fd = 3
 *  -1 on failure
 * ******************************************************
 * */
int _USART1_open(const char *path, int flags, int mode){
   138d8:	b480      	push	{r7}
   138da:	b083      	sub	sp, #12
   138dc:	af00      	add	r7, sp, #0
   138de:	60b8      	str	r0, [r7, #8]
   138e0:	6079      	str	r1, [r7, #4]
   138e2:	603a      	str	r2, [r7, #0]
	path=path;
	flags=flags;
	mode=mode;
	return 3;
   138e4:	f04f 0303 	mov.w	r3, #3	; 0x3
}
   138e8:	4618      	mov	r0, r3
   138ea:	f107 070c 	add.w	r7, r7, #12	; 0xc
   138ee:	46bd      	mov	sp, r7
   138f0:	bc80      	pop	{r7}
   138f2:	4770      	bx	lr

000138f4 <_USART1_close>:
int _USART1_close(int fd){
   138f4:	b480      	push	{r7}
   138f6:	b081      	sub	sp, #4
   138f8:	af00      	add	r7, sp, #0
   138fa:	6038      	str	r0, [r7, #0]
	fd=fd;
	while(1);
   138fc:	e7fe      	b.n	138fc <_USART1_close+0x8>
   138fe:	46c0      	nop			(mov r8, r8)

00013900 <_USART1_write>:
	return 0;
}

int _USART1_write(int fd, const char *ptr, int len){
   13900:	b580      	push	{r7, lr}
   13902:	b084      	sub	sp, #16
   13904:	af00      	add	r7, sp, #0
   13906:	60b8      	str	r0, [r7, #8]
   13908:	6079      	str	r1, [r7, #4]
   1390a:	603a      	str	r2, [r7, #0]
	int i;
	fd=fd;
	ptr=ptr;
	len=len;
	for (i = 0; i<len; i++) {
   1390c:	f04f 0300 	mov.w	r3, #0	; 0x0
   13910:	60fb      	str	r3, [r7, #12]
   13912:	e019      	b.n	13948 <_USART1_write+0x48>
		//void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
		USART_SendData(USART1, (uint16_t)ptr[i]);
   13914:	68fb      	ldr	r3, [r7, #12]
   13916:	687a      	ldr	r2, [r7, #4]
   13918:	4413      	add	r3, r2
   1391a:	781b      	ldrb	r3, [r3, #0]
   1391c:	f643 0000 	movw	r0, #14336	; 0x3800
   13920:	f2c4 0001 	movt	r0, #16385	; 0x4001
   13924:	4619      	mov	r1, r3
   13926:	f7ef f955 	bl	2bd4 <USART_SendData>
		// Loop until the end of transmission
		while (USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
   1392a:	f643 0000 	movw	r0, #14336	; 0x3800
   1392e:	f2c4 0001 	movt	r0, #16385	; 0x4001
   13932:	f04f 0140 	mov.w	r1, #64	; 0x40
   13936:	f7ef fa6f 	bl	2e18 <USART_GetFlagStatus>
   1393a:	4603      	mov	r3, r0
   1393c:	2b00      	cmp	r3, #0
   1393e:	d0f4      	beq.n	1392a <_USART1_write+0x2a>
int _USART1_write(int fd, const char *ptr, int len){
	int i;
	fd=fd;
	ptr=ptr;
	len=len;
	for (i = 0; i<len; i++) {
   13940:	68fb      	ldr	r3, [r7, #12]
   13942:	f103 0301 	add.w	r3, r3, #1	; 0x1
   13946:	60fb      	str	r3, [r7, #12]
   13948:	68fa      	ldr	r2, [r7, #12]
   1394a:	683b      	ldr	r3, [r7, #0]
   1394c:	429a      	cmp	r2, r3
   1394e:	dbe1      	blt.n	13914 <_USART1_write+0x14>
		USART_SendData(USART1, (uint16_t)ptr[i]);
		// Loop until the end of transmission
		while (USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET)
			{;}
	}
	return i;
   13950:	68fb      	ldr	r3, [r7, #12]
}
   13952:	4618      	mov	r0, r3
   13954:	f107 0710 	add.w	r7, r7, #16	; 0x10
   13958:	46bd      	mov	sp, r7
   1395a:	bd80      	pop	{r7, pc}

0001395c <_USART1_read>:

int _USART1_read(int fd, char *ptr, int len){
   1395c:	b480      	push	{r7}
   1395e:	b083      	sub	sp, #12
   13960:	af00      	add	r7, sp, #0
   13962:	60b8      	str	r0, [r7, #8]
   13964:	6079      	str	r1, [r7, #4]
   13966:	603a      	str	r2, [r7, #0]

	fd=fd;
	ptr=ptr;
	len=len;

	while(1);
   13968:	e7fe      	b.n	13968 <_USART1_read+0xc>
   1396a:	46c0      	nop			(mov r8, r8)

0001396c <_USART3_open>:
 *
 * USART3 device driver
 *
 * ******************************************************
 * */
int _USART3_open(const char *path, int flags, int mode){
   1396c:	b480      	push	{r7}
   1396e:	b083      	sub	sp, #12
   13970:	af00      	add	r7, sp, #0
   13972:	60b8      	str	r0, [r7, #8]
   13974:	6079      	str	r1, [r7, #4]
   13976:	603a      	str	r2, [r7, #0]
	path=path;
	flags=flags;
	mode=mode;
	return 4;
   13978:	f04f 0304 	mov.w	r3, #4	; 0x4
}
   1397c:	4618      	mov	r0, r3
   1397e:	f107 070c 	add.w	r7, r7, #12	; 0xc
   13982:	46bd      	mov	sp, r7
   13984:	bc80      	pop	{r7}
   13986:	4770      	bx	lr

00013988 <_USART3_close>:
int _USART3_close(int fd){
   13988:	b480      	push	{r7}
   1398a:	b081      	sub	sp, #4
   1398c:	af00      	add	r7, sp, #0
   1398e:	6038      	str	r0, [r7, #0]
	fd=fd;
	while(1);
   13990:	e7fe      	b.n	13990 <_USART3_close+0x8>
   13992:	46c0      	nop			(mov r8, r8)

00013994 <_USART3_write>:
	return 0;
}

int _USART3_write(int fd, const char *ptr, int len){
   13994:	b580      	push	{r7, lr}
   13996:	b084      	sub	sp, #16
   13998:	af00      	add	r7, sp, #0
   1399a:	60b8      	str	r0, [r7, #8]
   1399c:	6079      	str	r1, [r7, #4]
   1399e:	603a      	str	r2, [r7, #0]
	int i;
	fd=fd;
	ptr=ptr;
	len=len;
	for (i = 0; i<len; i++) {
   139a0:	f04f 0300 	mov.w	r3, #0	; 0x0
   139a4:	60fb      	str	r3, [r7, #12]
   139a6:	e019      	b.n	139dc <_USART3_write+0x48>
		//void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
		USART_SendData(USART3, (uint16_t)ptr[i]);
   139a8:	68fb      	ldr	r3, [r7, #12]
   139aa:	687a      	ldr	r2, [r7, #4]
   139ac:	4413      	add	r3, r2
   139ae:	781b      	ldrb	r3, [r3, #0]
   139b0:	f644 0000 	movw	r0, #18432	; 0x4800
   139b4:	f2c4 0000 	movt	r0, #16384	; 0x4000
   139b8:	4619      	mov	r1, r3
   139ba:	f7ef f90b 	bl	2bd4 <USART_SendData>
		// Loop until the end of transmission
		while (USART_GetFlagStatus(USART3, USART_FLAG_TC) == RESET)
   139be:	f644 0000 	movw	r0, #18432	; 0x4800
   139c2:	f2c4 0000 	movt	r0, #16384	; 0x4000
   139c6:	f04f 0140 	mov.w	r1, #64	; 0x40
   139ca:	f7ef fa25 	bl	2e18 <USART_GetFlagStatus>
   139ce:	4603      	mov	r3, r0
   139d0:	2b00      	cmp	r3, #0
   139d2:	d0f4      	beq.n	139be <_USART3_write+0x2a>
int _USART3_write(int fd, const char *ptr, int len){
	int i;
	fd=fd;
	ptr=ptr;
	len=len;
	for (i = 0; i<len; i++) {
   139d4:	68fb      	ldr	r3, [r7, #12]
   139d6:	f103 0301 	add.w	r3, r3, #1	; 0x1
   139da:	60fb      	str	r3, [r7, #12]
   139dc:	68fa      	ldr	r2, [r7, #12]
   139de:	683b      	ldr	r3, [r7, #0]
   139e0:	429a      	cmp	r2, r3
   139e2:	dbe1      	blt.n	139a8 <_USART3_write+0x14>
		USART_SendData(USART3, (uint16_t)ptr[i]);
		// Loop until the end of transmission
		while (USART_GetFlagStatus(USART3, USART_FLAG_TC) == RESET)
			{;}
	}
	return i;
   139e4:	68fb      	ldr	r3, [r7, #12]
}
   139e6:	4618      	mov	r0, r3
   139e8:	f107 0710 	add.w	r7, r7, #16	; 0x10
   139ec:	46bd      	mov	sp, r7
   139ee:	bd80      	pop	{r7, pc}

000139f0 <_USART3_read>:

int _USART3_read(int fd, char *ptr, int len){
   139f0:	b480      	push	{r7}
   139f2:	b083      	sub	sp, #12
   139f4:	af00      	add	r7, sp, #0
   139f6:	60b8      	str	r0, [r7, #8]
   139f8:	6079      	str	r1, [r7, #4]
   139fa:	603a      	str	r2, [r7, #0]
	fd=fd;
	ptr=ptr;
	len=len;
	while(1);
   139fc:	e7fe      	b.n	139fc <_USART3_read+0xc>
   139fe:	46c0      	nop			(mov r8, r8)

00013a00 <_write>:
int _isatty(int fd);
int _fstat(int fd, struct stat *pstat);
int _open (const char *file, int flags, int mode );

int _write(int fd, const void *data, unsigned int count)
{
   13a00:	b580      	push	{r7, lr}
   13a02:	b083      	sub	sp, #12
   13a04:	af00      	add	r7, sp, #0
   13a06:	60b8      	str	r0, [r7, #8]
   13a08:	6079      	str	r1, [r7, #4]
   13a0a:	603a      	str	r2, [r7, #0]
   return ((device_table_list[fd])->write)( fd, data, count );
   13a0c:	68ba      	ldr	r2, [r7, #8]
   13a0e:	f240 0380 	movw	r3, #128	; 0x80
   13a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   13a1a:	68db      	ldr	r3, [r3, #12]
   13a1c:	6879      	ldr	r1, [r7, #4]
   13a1e:	683a      	ldr	r2, [r7, #0]
   13a20:	68b8      	ldr	r0, [r7, #8]
   13a22:	4798      	blx	r3
   13a24:	4603      	mov	r3, r0
}
   13a26:	4618      	mov	r0, r3
   13a28:	f107 070c 	add.w	r7, r7, #12	; 0xc
   13a2c:	46bd      	mov	sp, r7
   13a2e:	bd80      	pop	{r7, pc}

00013a30 <_read>:

int _read(int fd, void *data, unsigned int count)
{
   13a30:	b580      	push	{r7, lr}
   13a32:	b083      	sub	sp, #12
   13a34:	af00      	add	r7, sp, #0
   13a36:	60b8      	str	r0, [r7, #8]
   13a38:	6079      	str	r1, [r7, #4]
   13a3a:	603a      	str	r2, [r7, #0]
	return device_table_list[fd]->read( fd, data, count );
   13a3c:	68ba      	ldr	r2, [r7, #8]
   13a3e:	f240 0380 	movw	r3, #128	; 0x80
   13a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   13a4a:	691b      	ldr	r3, [r3, #16]
   13a4c:	6879      	ldr	r1, [r7, #4]
   13a4e:	683a      	ldr	r2, [r7, #0]
   13a50:	68b8      	ldr	r0, [r7, #8]
   13a52:	4798      	blx	r3
   13a54:	4603      	mov	r3, r0
}
   13a56:	4618      	mov	r0, r3
   13a58:	f107 070c 	add.w	r7, r7, #12	; 0xc
   13a5c:	46bd      	mov	sp, r7
   13a5e:	bd80      	pop	{r7, pc}

00013a60 <_close>:

int _close(int fd)
{
   13a60:	b580      	push	{r7, lr}
   13a62:	b081      	sub	sp, #4
   13a64:	af00      	add	r7, sp, #0
   13a66:	6038      	str	r0, [r7, #0]
	return device_table_list[fd]->close( fd );
   13a68:	683a      	ldr	r2, [r7, #0]
   13a6a:	f240 0380 	movw	r3, #128	; 0x80
   13a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   13a76:	689b      	ldr	r3, [r3, #8]
   13a78:	6838      	ldr	r0, [r7, #0]
   13a7a:	4798      	blx	r3
   13a7c:	4603      	mov	r3, r0
}
   13a7e:	4618      	mov	r0, r3
   13a80:	f107 0704 	add.w	r7, r7, #4	; 0x4
   13a84:	46bd      	mov	sp, r7
   13a86:	bd80      	pop	{r7, pc}

00013a88 <_lseek>:

int _lseek(int fd, int ptr,int dir)
{
   13a88:	b480      	push	{r7}
   13a8a:	b083      	sub	sp, #12
   13a8c:	af00      	add	r7, sp, #0
   13a8e:	60b8      	str	r0, [r7, #8]
   13a90:	6079      	str	r1, [r7, #4]
   13a92:	603a      	str	r2, [r7, #0]
	fd=fd;
	ptr=ptr;
	dir=dir;
	return -1;
   13a94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
   13a98:	4618      	mov	r0, r3
   13a9a:	f107 070c 	add.w	r7, r7, #12	; 0xc
   13a9e:	46bd      	mov	sp, r7
   13aa0:	bc80      	pop	{r7}
   13aa2:	4770      	bx	lr

00013aa4 <_sbrk>:


caddr_t _sbrk( size_t incr)
{
   13aa4:	b580      	push	{r7, lr}
   13aa6:	b083      	sub	sp, #12
   13aa8:	af00      	add	r7, sp, #0
   13aaa:	6038      	str	r0, [r7, #0]
	//static char *heap_end;
	static unsigned long *heap_end;
	//char *prev_heap_end;
	unsigned long *prev_heap_end;
	//heap=&_heap;
	stack_ptr=&_main_stack;
   13aac:	f646 53dc 	movw	r3, #28124	; 0x6ddc
   13ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ab4:	607b      	str	r3, [r7, #4]

	if ( heap_end == NULL )
   13ab6:	f640 13d4 	movw	r3, #2516	; 0x9d4
   13aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13abe:	681b      	ldr	r3, [r3, #0]
   13ac0:	2b00      	cmp	r3, #0
   13ac2:	d108      	bne.n	13ad6 <_sbrk+0x32>
    	heap_end = &_heap;
   13ac4:	f640 13d4 	movw	r3, #2516	; 0x9d4
   13ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13acc:	f642 52dc 	movw	r2, #11740	; 0x2ddc
   13ad0:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13ad4:	601a      	str	r2, [r3, #0]
	prev_heap_end = heap_end;
   13ad6:	f640 13d4 	movw	r3, #2516	; 0x9d4
   13ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ade:	681b      	ldr	r3, [r3, #0]
   13ae0:	60bb      	str	r3, [r7, #8]

	if ((heap_end + incr) > stack_ptr ) {
   13ae2:	f640 13d4 	movw	r3, #2516	; 0x9d4
   13ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13aea:	681a      	ldr	r2, [r3, #0]
   13aec:	683b      	ldr	r3, [r7, #0]
   13aee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13af2:	441a      	add	r2, r3
   13af4:	687b      	ldr	r3, [r7, #4]
   13af6:	429a      	cmp	r2, r3
   13af8:	d903      	bls.n	13b02 <_sbrk+0x5e>
		// Some of the libstdc++-v3 tests rely upon detecting
		// out of memory errors, so do not abort here.
		_exit(1);
   13afa:	f04f 0001 	mov.w	r0, #1	; 0x1
   13afe:	f000 f815 	bl	13b2c <_exit>
		return (caddr_t) -1;
	}
	heap_end += incr;
   13b02:	f640 13d4 	movw	r3, #2516	; 0x9d4
   13b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b0a:	681a      	ldr	r2, [r3, #0]
   13b0c:	683b      	ldr	r3, [r7, #0]
   13b0e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13b12:	441a      	add	r2, r3
   13b14:	f640 13d4 	movw	r3, #2516	; 0x9d4
   13b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b1c:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
   13b1e:	68bb      	ldr	r3, [r7, #8]
}
   13b20:	4618      	mov	r0, r3
   13b22:	f107 070c 	add.w	r7, r7, #12	; 0xc
   13b26:	46bd      	mov	sp, r7
   13b28:	bd80      	pop	{r7, pc}
   13b2a:	46c0      	nop			(mov r8, r8)

00013b2c <_exit>:

void _exit (int n)
{
	n=n;
  while(1);
   13b2c:	b480      	push	{r7}
   13b2e:	b081      	sub	sp, #4
   13b30:	af00      	add	r7, sp, #0
   13b32:	6038      	str	r0, [r7, #0]
   13b34:	e7fe      	b.n	13b34 <_exit+0x8>
   13b36:	46c0      	nop			(mov r8, r8)

00013b38 <_isatty>:
}

int _isatty(int fd){
   13b38:	b480      	push	{r7}
   13b3a:	b081      	sub	sp, #4
   13b3c:	af00      	add	r7, sp, #0
   13b3e:	6038      	str	r0, [r7, #0]
	fd=fd;
	return 1;
   13b40:	f04f 0301 	mov.w	r3, #1	; 0x1
}
   13b44:	4618      	mov	r0, r3
   13b46:	f107 0704 	add.w	r7, r7, #4	; 0x4
   13b4a:	46bd      	mov	sp, r7
   13b4c:	bc80      	pop	{r7}
   13b4e:	4770      	bx	lr

00013b50 <_fstat>:

int _fstat(int fd, struct stat *pstat)
{
   13b50:	b480      	push	{r7}
   13b52:	b082      	sub	sp, #8
   13b54:	af00      	add	r7, sp, #0
   13b56:	6078      	str	r0, [r7, #4]
   13b58:	6039      	str	r1, [r7, #0]
	fd=fd;
	pstat->st_mode = S_IFCHR;
   13b5a:	683b      	ldr	r3, [r7, #0]
   13b5c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   13b60:	605a      	str	r2, [r3, #4]
	return 0;
   13b62:	f04f 0300 	mov.w	r3, #0	; 0x0
}
   13b66:	4618      	mov	r0, r3
   13b68:	f107 0708 	add.w	r7, r7, #8	; 0x8
   13b6c:	46bd      	mov	sp, r7
   13b6e:	bc80      	pop	{r7}
   13b70:	4770      	bx	lr
   13b72:	46c0      	nop			(mov r8, r8)

00013b74 <_open>:


int _open (const char *file, int flags, int mode )
{
   13b74:	b580      	push	{r7, lr}
   13b76:	b085      	sub	sp, #20
   13b78:	af00      	add	r7, sp, #0
   13b7a:	60b8      	str	r0, [r7, #8]
   13b7c:	6079      	str	r1, [r7, #4]
   13b7e:	603a      	str	r2, [r7, #0]
   int which_devoptab = 0;
   13b80:	f04f 0300 	mov.w	r3, #0	; 0x0
   13b84:	60fb      	str	r3, [r7, #12]
   int fd = -1;
   13b86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   13b8a:	613b      	str	r3, [r7, #16]

/* search for "file" in device_table_list[].name */
do {
     if( strcmp( device_table_list[which_devoptab]->name, file ) == 0 )
   13b8c:	68fa      	ldr	r2, [r7, #12]
   13b8e:	f240 0380 	movw	r3, #128	; 0x80
   13b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   13b9a:	681b      	ldr	r3, [r3, #0]
   13b9c:	4618      	mov	r0, r3
   13b9e:	68b9      	ldr	r1, [r7, #8]
   13ba0:	f006 f950 	bl	19e44 <strcmp>
   13ba4:	4603      	mov	r3, r0
   13ba6:	2b00      	cmp	r3, #0
   13ba8:	d102      	bne.n	13bb0 <_open+0x3c>
   {
      fd = which_devoptab;
   13baa:	68fb      	ldr	r3, [r7, #12]
   13bac:	613b      	str	r3, [r7, #16]
      break;
   13bae:	e011      	b.n	13bd4 <_open+0x60>
   }
} while( device_table_list[which_devoptab++] );
   13bb0:	68fa      	ldr	r2, [r7, #12]
   13bb2:	f240 0380 	movw	r3, #128	; 0x80
   13bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   13bbe:	2b00      	cmp	r3, #0
   13bc0:	bf0c      	ite	eq
   13bc2:	2300      	moveq	r3, #0
   13bc4:	2301      	movne	r3, #1
   13bc6:	b2db      	uxtb	r3, r3
   13bc8:	68fa      	ldr	r2, [r7, #12]
   13bca:	f102 0201 	add.w	r2, r2, #1	; 0x1
   13bce:	60fa      	str	r2, [r7, #12]
   13bd0:	2b00      	cmp	r3, #0
   13bd2:	d1db      	bne.n	13b8c <_open+0x18>
/* if we found the requested file/device, invoke the device's open_r() */
//if( fd != -1 ) device_table_list[fd].open( ptr, file, flags, mode );
/* it doesn't exist! */
//else ptr->errno = ENODEV;

	if( fd != -1 ){
   13bd4:	693b      	ldr	r3, [r7, #16]
   13bd6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   13bda:	d00d      	beq.n	13bf8 <_open+0x84>
		return device_table_list[fd]->open( file, flags, mode);
   13bdc:	693a      	ldr	r2, [r7, #16]
   13bde:	f240 0380 	movw	r3, #128	; 0x80
   13be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   13bea:	685b      	ldr	r3, [r3, #4]
   13bec:	68b8      	ldr	r0, [r7, #8]
   13bee:	6879      	ldr	r1, [r7, #4]
   13bf0:	683a      	ldr	r2, [r7, #0]
   13bf2:	4798      	blx	r3
   13bf4:	4603      	mov	r3, r0
   13bf6:	e000      	b.n	13bfa <_open+0x86>
	}
	else
	{
	return fd;
   13bf8:	693b      	ldr	r3, [r7, #16]
	}

}
   13bfa:	4618      	mov	r0, r3
   13bfc:	f107 0714 	add.w	r7, r7, #20	; 0x14
   13c00:	46bd      	mov	sp, r7
   13c02:	bd80      	pop	{r7, pc}

00013c04 <SD_Init>:
  *   for data transfer).
  * @param  None
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_Init(void)
{
   13c04:	b580      	push	{r7, lr}
   13c06:	b081      	sub	sp, #4
   13c08:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
   13c0a:	f04f 032a 	mov.w	r3, #42	; 0x2a
   13c0e:	603b      	str	r3, [r7, #0]

  /* Configure SDIO interface GPIO */
  GPIO_Configuration();
   13c10:	f003 ff88 	bl	17b24 <GPIO_Configuration>

  /* Enable the SDIO AHB Clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_SDIO, ENABLE);
   13c14:	f44f 6080 	mov.w	r0, #1024	; 0x400
   13c18:	f04f 0101 	mov.w	r1, #1	; 0x1
   13c1c:	f7ee f86a 	bl	1cf4 <RCC_AHBPeriphClockCmd>

  /* Enable the DMA2 Clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA2, ENABLE);
   13c20:	f04f 0002 	mov.w	r0, #2	; 0x2
   13c24:	f04f 0101 	mov.w	r1, #1	; 0x1
   13c28:	f7ee f864 	bl	1cf4 <RCC_AHBPeriphClockCmd>

  SDIO_DeInit();
   13c2c:	f7ee f9ee 	bl	200c <SDIO_DeInit>

  errorstatus = SD_PowerON();
   13c30:	f000 f846 	bl	13cc0 <SD_PowerON>
   13c34:	4603      	mov	r3, r0
   13c36:	603b      	str	r3, [r7, #0]

  if (errorstatus != SD_OK)
   13c38:	683b      	ldr	r3, [r7, #0]
   13c3a:	2b2a      	cmp	r3, #42
   13c3c:	d001      	beq.n	13c42 <SD_Init+0x3e>
  {
    /* CMD Response TimeOut (wait for CMDSENT flag) */
    return(errorstatus);
   13c3e:	683b      	ldr	r3, [r7, #0]
   13c40:	e039      	b.n	13cb6 <SD_Init+0xb2>
  }

  errorstatus = SD_InitializeCards();
   13c42:	f000 fa09 	bl	14058 <SD_InitializeCards>
   13c46:	4603      	mov	r3, r0
   13c48:	603b      	str	r3, [r7, #0]

  if (errorstatus != SD_OK)
   13c4a:	683b      	ldr	r3, [r7, #0]
   13c4c:	2b2a      	cmp	r3, #42
   13c4e:	d001      	beq.n	13c54 <SD_Init+0x50>
  {
    /* CMD Response TimeOut (wait for CMDSENT flag) */
    return(errorstatus);
   13c50:	683b      	ldr	r3, [r7, #0]
   13c52:	e030      	b.n	13cb6 <SD_Init+0xb2>
  }

  /* Configure the SDIO peripheral */
  /* HCLK = 72 MHz, SDIOCLK = 72 MHz, SDIO_CK = HCLK/(2 + 1) = 24 MHz */  
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
   13c54:	f642 5344 	movw	r3, #11588	; 0x2d44
   13c58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c5c:	f04f 0201 	mov.w	r2, #1	; 0x1
   13c60:	751a      	strb	r2, [r3, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
   13c62:	f642 5344 	movw	r3, #11588	; 0x2d44
   13c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c6a:	f04f 0200 	mov.w	r2, #0	; 0x0
   13c6e:	601a      	str	r2, [r3, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
   13c70:	f642 5344 	movw	r3, #11588	; 0x2d44
   13c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c78:	f04f 0200 	mov.w	r2, #0	; 0x0
   13c7c:	605a      	str	r2, [r3, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
   13c7e:	f642 5344 	movw	r3, #11588	; 0x2d44
   13c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c86:	f04f 0200 	mov.w	r2, #0	; 0x0
   13c8a:	609a      	str	r2, [r3, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
   13c8c:	f642 5344 	movw	r3, #11588	; 0x2d44
   13c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c94:	f04f 0200 	mov.w	r2, #0	; 0x0
   13c98:	60da      	str	r2, [r3, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
   13c9a:	f642 5344 	movw	r3, #11588	; 0x2d44
   13c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ca2:	f04f 0200 	mov.w	r2, #0	; 0x0
   13ca6:	611a      	str	r2, [r3, #16]
  SDIO_Init(&SDIO_InitStructure);
   13ca8:	f642 5044 	movw	r0, #11588	; 0x2d44
   13cac:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13cb0:	f7ee f9f2 	bl	2098 <SDIO_Init>

  return(errorstatus);
   13cb4:	683b      	ldr	r3, [r7, #0]
}
   13cb6:	4618      	mov	r0, r3
   13cb8:	f107 0704 	add.w	r7, r7, #4	; 0x4
   13cbc:	46bd      	mov	sp, r7
   13cbe:	bd80      	pop	{r7, pc}

00013cc0 <SD_PowerON>:
  *   clock controls.
  * @param  None
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_PowerON(void)
{
   13cc0:	b580      	push	{r7, lr}
   13cc2:	b085      	sub	sp, #20
   13cc4:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
   13cc6:	f04f 032a 	mov.w	r3, #42	; 0x2a
   13cca:	603b      	str	r3, [r7, #0]
  uint32_t response = 0, count = 0;
   13ccc:	f04f 0300 	mov.w	r3, #0	; 0x0
   13cd0:	607b      	str	r3, [r7, #4]
   13cd2:	f04f 0300 	mov.w	r3, #0	; 0x0
   13cd6:	60bb      	str	r3, [r7, #8]
  bool validvoltage = FALSE;
   13cd8:	f04f 0300 	mov.w	r3, #0	; 0x0
   13cdc:	60fb      	str	r3, [r7, #12]
  uint32_t SDType = SD_STD_CAPACITY;
   13cde:	f04f 0300 	mov.w	r3, #0	; 0x0
   13ce2:	613b      	str	r3, [r7, #16]

  /* Power ON Sequence -------------------------------------------------------*/
  /* Configure the SDIO peripheral */
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_INIT_CLK_DIV; /* HCLK = 72MHz, SDIOCLK = 72MHz, SDIO_CK = HCLK/(178 + 2) = 400 KHz */
   13ce4:	f642 5344 	movw	r3, #11588	; 0x2d44
   13ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cec:	f06f 024d 	mvn.w	r2, #77	; 0x4d
   13cf0:	751a      	strb	r2, [r3, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
   13cf2:	f642 5344 	movw	r3, #11588	; 0x2d44
   13cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cfa:	f04f 0200 	mov.w	r2, #0	; 0x0
   13cfe:	601a      	str	r2, [r3, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
   13d00:	f642 5344 	movw	r3, #11588	; 0x2d44
   13d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d08:	f04f 0200 	mov.w	r2, #0	; 0x0
   13d0c:	605a      	str	r2, [r3, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
   13d0e:	f642 5344 	movw	r3, #11588	; 0x2d44
   13d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d16:	f04f 0200 	mov.w	r2, #0	; 0x0
   13d1a:	609a      	str	r2, [r3, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
   13d1c:	f642 5344 	movw	r3, #11588	; 0x2d44
   13d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d24:	f04f 0200 	mov.w	r2, #0	; 0x0
   13d28:	60da      	str	r2, [r3, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
   13d2a:	f642 5344 	movw	r3, #11588	; 0x2d44
   13d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d32:	f04f 0200 	mov.w	r2, #0	; 0x0
   13d36:	611a      	str	r2, [r3, #16]
  SDIO_Init(&SDIO_InitStructure);
   13d38:	f642 5044 	movw	r0, #11588	; 0x2d44
   13d3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13d40:	f7ee f9aa 	bl	2098 <SDIO_Init>

  /* Set Power State to ON */
  SDIO_SetPowerState(SDIO_PowerState_ON);
   13d44:	f04f 0003 	mov.w	r0, #3	; 0x3
   13d48:	f7ee fa12 	bl	2170 <SDIO_SetPowerState>

  /* Enable SDIO Clock */
  SDIO_ClockCmd(ENABLE);
   13d4c:	f04f 0001 	mov.w	r0, #1	; 0x1
   13d50:	f7ee f9fe 	bl	2150 <SDIO_ClockCmd>

  /* CMD0: GO_IDLE_STATE -------------------------------------------------------*/
  /* No CMD response required */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
   13d54:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d5c:	f04f 0200 	mov.w	r2, #0	; 0x0
   13d60:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_GO_IDLE_STATE;
   13d62:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d6a:	f04f 0200 	mov.w	r2, #0	; 0x0
   13d6e:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_No;
   13d70:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d78:	f04f 0200 	mov.w	r2, #0	; 0x0
   13d7c:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   13d7e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d86:	f04f 0200 	mov.w	r2, #0	; 0x0
   13d8a:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   13d8c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d94:	f44f 6280 	mov.w	r2, #1024	; 0x400
   13d98:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   13d9a:	f642 502c 	movw	r0, #11564	; 0x2d2c
   13d9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13da2:	f7ee fa4f 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdError();
   13da6:	f003 f875 	bl	16e94 <CmdError>
   13daa:	4603      	mov	r3, r0
   13dac:	603b      	str	r3, [r7, #0]

  if (errorstatus != SD_OK)
   13dae:	683b      	ldr	r3, [r7, #0]
   13db0:	2b2a      	cmp	r3, #42
   13db2:	d001      	beq.n	13db8 <SD_PowerON+0xf8>
  {
    /* CMD Response TimeOut (wait for CMDSENT flag) */
    return(errorstatus);
   13db4:	683b      	ldr	r3, [r7, #0]
   13db6:	e13a      	b.n	1402e <SD_PowerON+0x36e>
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
               - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
               - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  SDIO_CmdInitStructure.SDIO_Argument = SD_CHECK_PATTERN;
   13db8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13dc0:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
   13dc4:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_IF_COND;
   13dc6:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13dce:	f04f 0208 	mov.w	r2, #8	; 0x8
   13dd2:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   13dd4:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ddc:	f04f 0240 	mov.w	r2, #64	; 0x40
   13de0:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   13de2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13dea:	f04f 0200 	mov.w	r2, #0	; 0x0
   13dee:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   13df0:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13df8:	f44f 6280 	mov.w	r2, #1024	; 0x400
   13dfc:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   13dfe:	f642 502c 	movw	r0, #11564	; 0x2d2c
   13e02:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13e06:	f7ee fa1d 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp7Error();
   13e0a:	f003 f86d 	bl	16ee8 <CmdResp7Error>
   13e0e:	4603      	mov	r3, r0
   13e10:	603b      	str	r3, [r7, #0]

  if (errorstatus == SD_OK)
   13e12:	683b      	ldr	r3, [r7, #0]
   13e14:	2b2a      	cmp	r3, #42
   13e16:	d10a      	bne.n	13e2e <SD_PowerON+0x16e>
  {
    CardType = SDIO_STD_CAPACITY_SD_CARD_V2_0; /* SD Card 2.0 */
   13e18:	f640 13d8 	movw	r3, #2520	; 0x9d8
   13e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e20:	f04f 0201 	mov.w	r2, #1	; 0x1
   13e24:	601a      	str	r2, [r3, #0]
    SDType = SD_HIGH_CAPACITY;
   13e26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   13e2a:	613b      	str	r3, [r7, #16]
   13e2c:	e02e      	b.n	13e8c <SD_PowerON+0x1cc>
  }
  else
  {
    /* CMD55 */
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
   13e2e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e36:	f04f 0200 	mov.w	r2, #0	; 0x0
   13e3a:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_APP_CMD;
   13e3c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e44:	f04f 0237 	mov.w	r2, #55	; 0x37
   13e48:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   13e4a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e52:	f04f 0240 	mov.w	r2, #64	; 0x40
   13e56:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   13e58:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e60:	f04f 0200 	mov.w	r2, #0	; 0x0
   13e64:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   13e66:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
   13e72:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   13e74:	f642 502c 	movw	r0, #11564	; 0x2d2c
   13e78:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13e7c:	f7ee f9e2 	bl	2244 <SDIO_SendCommand>
    errorstatus = CmdResp1Error(SDIO_APP_CMD);
   13e80:	f04f 0037 	mov.w	r0, #55	; 0x37
   13e84:	f003 f878 	bl	16f78 <CmdResp1Error>
   13e88:	4603      	mov	r3, r0
   13e8a:	603b      	str	r3, [r7, #0]
  }
  /* CMD55 */
  SDIO_CmdInitStructure.SDIO_Argument = 0x00;
   13e8c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e94:	f04f 0200 	mov.w	r2, #0	; 0x0
   13e98:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_APP_CMD;
   13e9a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13e9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ea2:	f04f 0237 	mov.w	r2, #55	; 0x37
   13ea6:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   13ea8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13eb0:	f04f 0240 	mov.w	r2, #64	; 0x40
   13eb4:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   13eb6:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ebe:	f04f 0200 	mov.w	r2, #0	; 0x0
   13ec2:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   13ec4:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ecc:	f44f 6280 	mov.w	r2, #1024	; 0x400
   13ed0:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   13ed2:	f642 502c 	movw	r0, #11564	; 0x2d2c
   13ed6:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13eda:	f7ee f9b3 	bl	2244 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SDIO_APP_CMD);
   13ede:	f04f 0037 	mov.w	r0, #55	; 0x37
   13ee2:	f003 f849 	bl	16f78 <CmdResp1Error>
   13ee6:	4603      	mov	r3, r0
   13ee8:	603b      	str	r3, [r7, #0]

  /* If errorstatus is Command TimeOut, it is a MMC card */
  /* If errorstatus is SD_OK it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  if (errorstatus == SD_OK)
   13eea:	683b      	ldr	r3, [r7, #0]
   13eec:	2b2a      	cmp	r3, #42
   13eee:	f040 809d 	bne.w	1402c <SD_PowerON+0x36c>
  {
    /* SD CARD */
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while ((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
   13ef2:	e07a      	b.n	13fea <SD_PowerON+0x32a>
    {

      /* SEND CMD55 APP_CMD with RCA as 0 */
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
   13ef4:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13efc:	f04f 0200 	mov.w	r2, #0	; 0x0
   13f00:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_APP_CMD;
   13f02:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f0a:	f04f 0237 	mov.w	r2, #55	; 0x37
   13f0e:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   13f10:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f18:	f04f 0240 	mov.w	r2, #64	; 0x40
   13f1c:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   13f1e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f26:	f04f 0200 	mov.w	r2, #0	; 0x0
   13f2a:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   13f2c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f34:	f44f 6280 	mov.w	r2, #1024	; 0x400
   13f38:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
   13f3a:	f642 502c 	movw	r0, #11564	; 0x2d2c
   13f3e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13f42:	f7ee f97f 	bl	2244 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SDIO_APP_CMD);
   13f46:	f04f 0037 	mov.w	r0, #55	; 0x37
   13f4a:	f003 f815 	bl	16f78 <CmdResp1Error>
   13f4e:	4603      	mov	r3, r0
   13f50:	603b      	str	r3, [r7, #0]

      if (errorstatus != SD_OK)
   13f52:	683b      	ldr	r3, [r7, #0]
   13f54:	2b2a      	cmp	r3, #42
   13f56:	d001      	beq.n	13f5c <SD_PowerON+0x29c>
      {
        return(errorstatus);
   13f58:	683b      	ldr	r3, [r7, #0]
   13f5a:	e068      	b.n	1402e <SD_PowerON+0x36e>
      }
      SDIO_CmdInitStructure.SDIO_Argument = SD_VOLTAGE_WINDOW_SD | SDType;
   13f5c:	693b      	ldr	r3, [r7, #16]
   13f5e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
   13f62:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   13f66:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f6e:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SD_APP_OP_COND;
   13f70:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f78:	f04f 0229 	mov.w	r2, #41	; 0x29
   13f7c:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   13f7e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f86:	f04f 0240 	mov.w	r2, #64	; 0x40
   13f8a:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   13f8c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f94:	f04f 0200 	mov.w	r2, #0	; 0x0
   13f98:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   13f9a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   13f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13fa2:	f44f 6280 	mov.w	r2, #1024	; 0x400
   13fa6:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
   13fa8:	f642 502c 	movw	r0, #11564	; 0x2d2c
   13fac:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13fb0:	f7ee f948 	bl	2244 <SDIO_SendCommand>

      errorstatus = CmdResp3Error();
   13fb4:	f003 f8d4 	bl	17160 <CmdResp3Error>
   13fb8:	4603      	mov	r3, r0
   13fba:	603b      	str	r3, [r7, #0]
      if (errorstatus != SD_OK)
   13fbc:	683b      	ldr	r3, [r7, #0]
   13fbe:	2b2a      	cmp	r3, #42
   13fc0:	d001      	beq.n	13fc6 <SD_PowerON+0x306>
      {
        return(errorstatus);
   13fc2:	683b      	ldr	r3, [r7, #0]
   13fc4:	e033      	b.n	1402e <SD_PowerON+0x36e>
      }

      response = SDIO_GetResponse(SDIO_RESP1);
   13fc6:	f04f 0000 	mov.w	r0, #0	; 0x0
   13fca:	f7ee f99d 	bl	2308 <SDIO_GetResponse>
   13fce:	4603      	mov	r3, r0
   13fd0:	607b      	str	r3, [r7, #4]
      validvoltage = (bool) (((response >> 31) == 1) ? 1 : 0);
   13fd2:	687b      	ldr	r3, [r7, #4]
   13fd4:	ea4f 73d3 	mov.w	r3, r3, lsr #31
   13fd8:	2b01      	cmp	r3, #1
   13fda:	bf14      	ite	ne
   13fdc:	2300      	movne	r3, #0
   13fde:	2301      	moveq	r3, #1
   13fe0:	60fb      	str	r3, [r7, #12]
      count++;
   13fe2:	68bb      	ldr	r3, [r7, #8]
   13fe4:	f103 0301 	add.w	r3, r3, #1	; 0x1
   13fe8:	60bb      	str	r3, [r7, #8]
     or SD card 1.x */
  if (errorstatus == SD_OK)
  {
    /* SD CARD */
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while ((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
   13fea:	68fb      	ldr	r3, [r7, #12]
   13fec:	2b00      	cmp	r3, #0
   13fee:	d105      	bne.n	13ffc <SD_PowerON+0x33c>
   13ff0:	68ba      	ldr	r2, [r7, #8]
   13ff2:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   13ff6:	429a      	cmp	r2, r3
   13ff8:	f67f af7c 	bls.w	13ef4 <SD_PowerON+0x234>

      response = SDIO_GetResponse(SDIO_RESP1);
      validvoltage = (bool) (((response >> 31) == 1) ? 1 : 0);
      count++;
    }
    if (count >= SD_MAX_VOLT_TRIAL)
   13ffc:	68ba      	ldr	r2, [r7, #8]
   13ffe:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   14002:	429a      	cmp	r2, r3
   14004:	d904      	bls.n	14010 <SD_PowerON+0x350>
    {
      errorstatus = SD_INVALID_VOLTRANGE;
   14006:	f04f 031b 	mov.w	r3, #27	; 0x1b
   1400a:	603b      	str	r3, [r7, #0]
      return(errorstatus);
   1400c:	683b      	ldr	r3, [r7, #0]
   1400e:	e00e      	b.n	1402e <SD_PowerON+0x36e>
    }

    if (response &= SD_HIGH_CAPACITY)
   14010:	687b      	ldr	r3, [r7, #4]
   14012:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
   14016:	607b      	str	r3, [r7, #4]
   14018:	687b      	ldr	r3, [r7, #4]
   1401a:	2b00      	cmp	r3, #0
   1401c:	d006      	beq.n	1402c <SD_PowerON+0x36c>
    {
      CardType = SDIO_HIGH_CAPACITY_SD_CARD;
   1401e:	f640 13d8 	movw	r3, #2520	; 0x9d8
   14022:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14026:	f04f 0202 	mov.w	r2, #2	; 0x2
   1402a:	601a      	str	r2, [r3, #0]
    }

  }/* else MMC Card */

  return(errorstatus);
   1402c:	683b      	ldr	r3, [r7, #0]
}
   1402e:	4618      	mov	r0, r3
   14030:	f107 0714 	add.w	r7, r7, #20	; 0x14
   14034:	46bd      	mov	sp, r7
   14036:	bd80      	pop	{r7, pc}

00014038 <SD_PowerOFF>:
  * @brief  Turns the SDIO output signals off.
  * @param  None
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_PowerOFF(void)
{
   14038:	b580      	push	{r7, lr}
   1403a:	b081      	sub	sp, #4
   1403c:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
   1403e:	f04f 032a 	mov.w	r3, #42	; 0x2a
   14042:	603b      	str	r3, [r7, #0]

  /* Set Power State to OFF */
  SDIO_SetPowerState(SDIO_PowerState_OFF);
   14044:	f04f 0000 	mov.w	r0, #0	; 0x0
   14048:	f7ee f892 	bl	2170 <SDIO_SetPowerState>

  return(errorstatus);
   1404c:	683b      	ldr	r3, [r7, #0]
}
   1404e:	4618      	mov	r0, r3
   14050:	f107 0704 	add.w	r7, r7, #4	; 0x4
   14054:	46bd      	mov	sp, r7
   14056:	bd80      	pop	{r7, pc}

00014058 <SD_InitializeCards>:
  *   Card(s) come into standby state.
  * @param  None
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_InitializeCards(void)
{
   14058:	b580      	push	{r7, lr}
   1405a:	b082      	sub	sp, #8
   1405c:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
   1405e:	f04f 032a 	mov.w	r3, #42	; 0x2a
   14062:	607b      	str	r3, [r7, #4]
  uint16_t rca = 0x01;
   14064:	f04f 0301 	mov.w	r3, #1	; 0x1
   14068:	807b      	strh	r3, [r7, #2]

  if (SDIO_GetPowerState() == SDIO_PowerState_OFF)
   1406a:	f7ee f8a3 	bl	21b4 <SDIO_GetPowerState>
   1406e:	4603      	mov	r3, r0
   14070:	2b00      	cmp	r3, #0
   14072:	d104      	bne.n	1407e <SD_InitializeCards+0x26>
  {
    errorstatus = SD_REQUEST_NOT_APPLICABLE;
   14074:	f04f 0325 	mov.w	r3, #37	; 0x25
   14078:	607b      	str	r3, [r7, #4]
    return(errorstatus);
   1407a:	687b      	ldr	r3, [r7, #4]
   1407c:	e121      	b.n	142c2 <SD_InitializeCards+0x26a>
  }

  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
   1407e:	f640 13d8 	movw	r3, #2520	; 0x9d8
   14082:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14086:	681b      	ldr	r3, [r3, #0]
   14088:	2b04      	cmp	r3, #4
   1408a:	d059      	beq.n	14140 <SD_InitializeCards+0xe8>
  {
    /* Send CMD2 ALL_SEND_CID */
    SDIO_CmdInitStructure.SDIO_Argument = 0x0;
   1408c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14090:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14094:	f04f 0200 	mov.w	r2, #0	; 0x0
   14098:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_ALL_SEND_CID;
   1409a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1409e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140a2:	f04f 0202 	mov.w	r2, #2	; 0x2
   140a6:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
   140a8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   140ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140b0:	f04f 02c0 	mov.w	r2, #192	; 0xc0
   140b4:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   140b6:	f642 532c 	movw	r3, #11564	; 0x2d2c
   140ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140be:	f04f 0200 	mov.w	r2, #0	; 0x0
   140c2:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   140c4:	f642 532c 	movw	r3, #11564	; 0x2d2c
   140c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
   140d0:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   140d2:	f642 502c 	movw	r0, #11564	; 0x2d2c
   140d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
   140da:	f7ee f8b3 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp2Error();
   140de:	f003 f86f 	bl	171c0 <CmdResp2Error>
   140e2:	4603      	mov	r3, r0
   140e4:	607b      	str	r3, [r7, #4]

    if (SD_OK != errorstatus)
   140e6:	687b      	ldr	r3, [r7, #4]
   140e8:	2b2a      	cmp	r3, #42
   140ea:	d001      	beq.n	140f0 <SD_InitializeCards+0x98>
    {
      return(errorstatus);
   140ec:	687b      	ldr	r3, [r7, #4]
   140ee:	e0e8      	b.n	142c2 <SD_InitializeCards+0x26a>
    }

    CID_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
   140f0:	f04f 0000 	mov.w	r0, #0	; 0x0
   140f4:	f7ee f908 	bl	2308 <SDIO_GetResponse>
   140f8:	4602      	mov	r2, r0
   140fa:	f640 13ec 	movw	r3, #2540	; 0x9ec
   140fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14102:	601a      	str	r2, [r3, #0]
    CID_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
   14104:	f04f 0004 	mov.w	r0, #4	; 0x4
   14108:	f7ee f8fe 	bl	2308 <SDIO_GetResponse>
   1410c:	4602      	mov	r2, r0
   1410e:	f640 13ec 	movw	r3, #2540	; 0x9ec
   14112:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14116:	605a      	str	r2, [r3, #4]
    CID_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
   14118:	f04f 0008 	mov.w	r0, #8	; 0x8
   1411c:	f7ee f8f4 	bl	2308 <SDIO_GetResponse>
   14120:	4602      	mov	r2, r0
   14122:	f640 13ec 	movw	r3, #2540	; 0x9ec
   14126:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1412a:	609a      	str	r2, [r3, #8]
    CID_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
   1412c:	f04f 000c 	mov.w	r0, #12	; 0xc
   14130:	f7ee f8ea 	bl	2308 <SDIO_GetResponse>
   14134:	4602      	mov	r2, r0
   14136:	f640 13ec 	movw	r3, #2540	; 0x9ec
   1413a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1413e:	60da      	str	r2, [r3, #12]
  }
  if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) ||  (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) ||  (SDIO_SECURE_DIGITAL_IO_COMBO_CARD == CardType)
   14140:	f640 13d8 	movw	r3, #2520	; 0x9d8
   14144:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14148:	681b      	ldr	r3, [r3, #0]
   1414a:	2b00      	cmp	r3, #0
   1414c:	d014      	beq.n	14178 <SD_InitializeCards+0x120>
   1414e:	f640 13d8 	movw	r3, #2520	; 0x9d8
   14152:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14156:	681b      	ldr	r3, [r3, #0]
   14158:	2b01      	cmp	r3, #1
   1415a:	d00d      	beq.n	14178 <SD_InitializeCards+0x120>
   1415c:	f640 13d8 	movw	r3, #2520	; 0x9d8
   14160:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14164:	681b      	ldr	r3, [r3, #0]
   14166:	2b06      	cmp	r3, #6
   14168:	d006      	beq.n	14178 <SD_InitializeCards+0x120>
      ||  (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
   1416a:	f640 13d8 	movw	r3, #2520	; 0x9d8
   1416e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14172:	681b      	ldr	r3, [r3, #0]
    CID_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
    CID_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
    CID_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
    CID_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
  }
  if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) ||  (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) ||  (SDIO_SECURE_DIGITAL_IO_COMBO_CARD == CardType)
   14174:	2b02      	cmp	r3, #2
   14176:	d136      	bne.n	141e6 <SD_InitializeCards+0x18e>
      ||  (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
   14178:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1417c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14180:	f04f 0200 	mov.w	r2, #0	; 0x0
   14184:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SET_REL_ADDR;
   14186:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1418a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1418e:	f04f 0203 	mov.w	r2, #3	; 0x3
   14192:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   14194:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14198:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1419c:	f04f 0240 	mov.w	r2, #64	; 0x40
   141a0:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   141a2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   141a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141aa:	f04f 0200 	mov.w	r2, #0	; 0x0
   141ae:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   141b0:	f642 532c 	movw	r3, #11564	; 0x2d2c
   141b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
   141bc:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   141be:	f642 502c 	movw	r0, #11564	; 0x2d2c
   141c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
   141c6:	f7ee f83d 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp6Error(SDIO_SET_REL_ADDR, &rca);
   141ca:	f107 0302 	add.w	r3, r7, #2	; 0x2
   141ce:	f04f 0003 	mov.w	r0, #3	; 0x3
   141d2:	4619      	mov	r1, r3
   141d4:	f003 f834 	bl	17240 <CmdResp6Error>
   141d8:	4603      	mov	r3, r0
   141da:	607b      	str	r3, [r7, #4]

    if (SD_OK != errorstatus)
   141dc:	687b      	ldr	r3, [r7, #4]
   141de:	2b2a      	cmp	r3, #42
   141e0:	d001      	beq.n	141e6 <SD_InitializeCards+0x18e>
    {
      return(errorstatus);
   141e2:	687b      	ldr	r3, [r7, #4]
   141e4:	e06d      	b.n	142c2 <SD_InitializeCards+0x26a>
    }
  }

  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
   141e6:	f640 13d8 	movw	r3, #2520	; 0x9d8
   141ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141ee:	681b      	ldr	r3, [r3, #0]
   141f0:	2b04      	cmp	r3, #4
   141f2:	d062      	beq.n	142ba <SD_InitializeCards+0x262>
  {
    RCA = rca;
   141f4:	887b      	ldrh	r3, [r7, #2]
   141f6:	461a      	mov	r2, r3
   141f8:	f640 13fc 	movw	r3, #2556	; 0x9fc
   141fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14200:	601a      	str	r2, [r3, #0]

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)(rca << 16);
   14202:	887b      	ldrh	r3, [r7, #2]
   14204:	ea4f 4303 	mov.w	r3, r3, lsl #16
   14208:	461a      	mov	r2, r3
   1420a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1420e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14212:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_CSD;
   14214:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14218:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1421c:	f04f 0209 	mov.w	r2, #9	; 0x9
   14220:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
   14222:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14226:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1422a:	f04f 02c0 	mov.w	r2, #192	; 0xc0
   1422e:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   14230:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14234:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14238:	f04f 0200 	mov.w	r2, #0	; 0x0
   1423c:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   1423e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14242:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14246:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1424a:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   1424c:	f642 502c 	movw	r0, #11564	; 0x2d2c
   14250:	f2c2 0000 	movt	r0, #8192	; 0x2000
   14254:	f7ed fff6 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp2Error();
   14258:	f002 ffb2 	bl	171c0 <CmdResp2Error>
   1425c:	4603      	mov	r3, r0
   1425e:	607b      	str	r3, [r7, #4]

    if (SD_OK != errorstatus)
   14260:	687b      	ldr	r3, [r7, #4]
   14262:	2b2a      	cmp	r3, #42
   14264:	d001      	beq.n	1426a <SD_InitializeCards+0x212>
    {
      return(errorstatus);
   14266:	687b      	ldr	r3, [r7, #4]
   14268:	e02b      	b.n	142c2 <SD_InitializeCards+0x26a>
    }

    CSD_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
   1426a:	f04f 0000 	mov.w	r0, #0	; 0x0
   1426e:	f7ee f84b 	bl	2308 <SDIO_GetResponse>
   14272:	4602      	mov	r2, r0
   14274:	f640 13dc 	movw	r3, #2524	; 0x9dc
   14278:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1427c:	601a      	str	r2, [r3, #0]
    CSD_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
   1427e:	f04f 0004 	mov.w	r0, #4	; 0x4
   14282:	f7ee f841 	bl	2308 <SDIO_GetResponse>
   14286:	4602      	mov	r2, r0
   14288:	f640 13dc 	movw	r3, #2524	; 0x9dc
   1428c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14290:	605a      	str	r2, [r3, #4]
    CSD_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
   14292:	f04f 0008 	mov.w	r0, #8	; 0x8
   14296:	f7ee f837 	bl	2308 <SDIO_GetResponse>
   1429a:	4602      	mov	r2, r0
   1429c:	f640 13dc 	movw	r3, #2524	; 0x9dc
   142a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142a4:	609a      	str	r2, [r3, #8]
    CSD_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
   142a6:	f04f 000c 	mov.w	r0, #12	; 0xc
   142aa:	f7ee f82d 	bl	2308 <SDIO_GetResponse>
   142ae:	4602      	mov	r2, r0
   142b0:	f640 13dc 	movw	r3, #2524	; 0x9dc
   142b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142b8:	60da      	str	r2, [r3, #12]
  }

  errorstatus = SD_OK; /* All cards get intialized */
   142ba:	f04f 032a 	mov.w	r3, #42	; 0x2a
   142be:	607b      	str	r3, [r7, #4]

  return(errorstatus);
   142c0:	687b      	ldr	r3, [r7, #4]
}
   142c2:	4618      	mov	r0, r3
   142c4:	f107 0708 	add.w	r7, r7, #8	; 0x8
   142c8:	46bd      	mov	sp, r7
   142ca:	bd80      	pop	{r7, pc}

000142cc <SD_GetCardInfo>:
  * @param  cardinfo : pointer to a SD_CardInfo structure 
  *   that contains all SD card information.
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_GetCardInfo(SD_CardInfo *cardinfo)
{
   142cc:	b480      	push	{r7}
   142ce:	b083      	sub	sp, #12
   142d0:	af00      	add	r7, sp, #0
   142d2:	6038      	str	r0, [r7, #0]
  SD_Error errorstatus = SD_OK;
   142d4:	f04f 032a 	mov.w	r3, #42	; 0x2a
   142d8:	607b      	str	r3, [r7, #4]
  uint8_t tmp = 0;
   142da:	f04f 0300 	mov.w	r3, #0	; 0x0
   142de:	72fb      	strb	r3, [r7, #11]

  cardinfo->CardType = (uint8_t)CardType;
   142e0:	f640 13d8 	movw	r3, #2520	; 0x9d8
   142e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142e8:	681b      	ldr	r3, [r3, #0]
   142ea:	b2da      	uxtb	r2, r3
   142ec:	683b      	ldr	r3, [r7, #0]
   142ee:	f883 204e 	strb.w	r2, [r3, #78]
  cardinfo->RCA = (uint16_t)RCA;
   142f2:	f640 13fc 	movw	r3, #2556	; 0x9fc
   142f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142fa:	681b      	ldr	r3, [r3, #0]
   142fc:	b29a      	uxth	r2, r3
   142fe:	683b      	ldr	r3, [r7, #0]
   14300:	f8a3 204c 	strh.w	r2, [r3, #76]

  /* Byte 0 */
  tmp = (uint8_t)((CSD_Tab[0] & 0xFF000000) >> 24);
   14304:	f640 13dc 	movw	r3, #2524	; 0x9dc
   14308:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1430c:	681b      	ldr	r3, [r3, #0]
   1430e:	ea4f 6313 	mov.w	r3, r3, lsr #24
   14312:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.CSDStruct = (tmp & 0xC0) >> 6;
   14314:	7afb      	ldrb	r3, [r7, #11]
   14316:	ea4f 1393 	mov.w	r3, r3, lsr #6
   1431a:	b2da      	uxtb	r2, r3
   1431c:	683b      	ldr	r3, [r7, #0]
   1431e:	701a      	strb	r2, [r3, #0]
  cardinfo->SD_csd.SysSpecVersion = (tmp & 0x3C) >> 2;
   14320:	7afb      	ldrb	r3, [r7, #11]
   14322:	f003 033c 	and.w	r3, r3, #60	; 0x3c
   14326:	ea4f 03a3 	mov.w	r3, r3, asr #2
   1432a:	b2da      	uxtb	r2, r3
   1432c:	683b      	ldr	r3, [r7, #0]
   1432e:	705a      	strb	r2, [r3, #1]
  cardinfo->SD_csd.Reserved1 = tmp & 0x03;
   14330:	7afb      	ldrb	r3, [r7, #11]
   14332:	f003 0303 	and.w	r3, r3, #3	; 0x3
   14336:	683a      	ldr	r2, [r7, #0]
   14338:	7093      	strb	r3, [r2, #2]

  /* Byte 1 */
  tmp = (uint8_t)((CSD_Tab[0] & 0x00FF0000) >> 16);
   1433a:	f640 13dc 	movw	r3, #2524	; 0x9dc
   1433e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14342:	681b      	ldr	r3, [r3, #0]
   14344:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   14348:	ea4f 4313 	mov.w	r3, r3, lsr #16
   1434c:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.TAAC = tmp;
   1434e:	683b      	ldr	r3, [r7, #0]
   14350:	7afa      	ldrb	r2, [r7, #11]
   14352:	70da      	strb	r2, [r3, #3]

  /* Byte 2 */
  tmp = (uint8_t)((CSD_Tab[0] & 0x0000FF00) >> 8);
   14354:	f640 13dc 	movw	r3, #2524	; 0x9dc
   14358:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1435c:	681b      	ldr	r3, [r3, #0]
   1435e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   14362:	ea4f 2313 	mov.w	r3, r3, lsr #8
   14366:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.NSAC = tmp;
   14368:	683b      	ldr	r3, [r7, #0]
   1436a:	7afa      	ldrb	r2, [r7, #11]
   1436c:	711a      	strb	r2, [r3, #4]

  /* Byte 3 */
  tmp = (uint8_t)(CSD_Tab[0] & 0x000000FF);
   1436e:	f640 13dc 	movw	r3, #2524	; 0x9dc
   14372:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14376:	681b      	ldr	r3, [r3, #0]
   14378:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.MaxBusClkFrec = tmp;
   1437a:	683b      	ldr	r3, [r7, #0]
   1437c:	7afa      	ldrb	r2, [r7, #11]
   1437e:	715a      	strb	r2, [r3, #5]

  /* Byte 4 */
  tmp = (uint8_t)((CSD_Tab[1] & 0xFF000000) >> 24);
   14380:	f640 13dc 	movw	r3, #2524	; 0x9dc
   14384:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14388:	685b      	ldr	r3, [r3, #4]
   1438a:	ea4f 6313 	mov.w	r3, r3, lsr #24
   1438e:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.CardComdClasses = tmp << 4;
   14390:	7afb      	ldrb	r3, [r7, #11]
   14392:	ea4f 1303 	mov.w	r3, r3, lsl #4
   14396:	b29a      	uxth	r2, r3
   14398:	683b      	ldr	r3, [r7, #0]
   1439a:	80da      	strh	r2, [r3, #6]

  /* Byte 5 */
  tmp = (uint8_t)((CSD_Tab[1] & 0x00FF0000) >> 16);
   1439c:	f640 13dc 	movw	r3, #2524	; 0x9dc
   143a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   143a4:	685b      	ldr	r3, [r3, #4]
   143a6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   143aa:	ea4f 4313 	mov.w	r3, r3, lsr #16
   143ae:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.CardComdClasses |= (tmp & 0xF0) >> 4;
   143b0:	683b      	ldr	r3, [r7, #0]
   143b2:	88db      	ldrh	r3, [r3, #6]
   143b4:	b29a      	uxth	r2, r3
   143b6:	7afb      	ldrb	r3, [r7, #11]
   143b8:	ea4f 1313 	mov.w	r3, r3, lsr #4
   143bc:	b2db      	uxtb	r3, r3
   143be:	ea42 0303 	orr.w	r3, r2, r3
   143c2:	b29a      	uxth	r2, r3
   143c4:	683b      	ldr	r3, [r7, #0]
   143c6:	80da      	strh	r2, [r3, #6]
  cardinfo->SD_csd.RdBlockLen = tmp & 0x0F;
   143c8:	7afb      	ldrb	r3, [r7, #11]
   143ca:	f003 030f 	and.w	r3, r3, #15	; 0xf
   143ce:	683a      	ldr	r2, [r7, #0]
   143d0:	7213      	strb	r3, [r2, #8]

  /* Byte 6 */
  tmp = (uint8_t)((CSD_Tab[1] & 0x0000FF00) >> 8);
   143d2:	f640 13dc 	movw	r3, #2524	; 0x9dc
   143d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   143da:	685b      	ldr	r3, [r3, #4]
   143dc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   143e0:	ea4f 2313 	mov.w	r3, r3, lsr #8
   143e4:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.PartBlockRead = (tmp & 0x80) >> 7;
   143e6:	7afb      	ldrb	r3, [r7, #11]
   143e8:	ea4f 13d3 	mov.w	r3, r3, lsr #7
   143ec:	b2da      	uxtb	r2, r3
   143ee:	683b      	ldr	r3, [r7, #0]
   143f0:	725a      	strb	r2, [r3, #9]
  cardinfo->SD_csd.WrBlockMisalign = (tmp & 0x40) >> 6;
   143f2:	7afb      	ldrb	r3, [r7, #11]
   143f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
   143f8:	ea4f 13a3 	mov.w	r3, r3, asr #6
   143fc:	b2da      	uxtb	r2, r3
   143fe:	683b      	ldr	r3, [r7, #0]
   14400:	729a      	strb	r2, [r3, #10]
  cardinfo->SD_csd.RdBlockMisalign = (tmp & 0x20) >> 5;
   14402:	7afb      	ldrb	r3, [r7, #11]
   14404:	f003 0320 	and.w	r3, r3, #32	; 0x20
   14408:	ea4f 1363 	mov.w	r3, r3, asr #5
   1440c:	b2da      	uxtb	r2, r3
   1440e:	683b      	ldr	r3, [r7, #0]
   14410:	72da      	strb	r2, [r3, #11]
  cardinfo->SD_csd.DSRImpl = (tmp & 0x10) >> 4;
   14412:	7afb      	ldrb	r3, [r7, #11]
   14414:	f003 0310 	and.w	r3, r3, #16	; 0x10
   14418:	ea4f 1323 	mov.w	r3, r3, asr #4
   1441c:	b2da      	uxtb	r2, r3
   1441e:	683b      	ldr	r3, [r7, #0]
   14420:	731a      	strb	r2, [r3, #12]
  cardinfo->SD_csd.Reserved2 = 0; /* Reserved */
   14422:	683b      	ldr	r3, [r7, #0]
   14424:	f04f 0200 	mov.w	r2, #0	; 0x0
   14428:	735a      	strb	r2, [r3, #13]

  if ((CardType == SDIO_STD_CAPACITY_SD_CARD_V1_1) || (CardType == SDIO_STD_CAPACITY_SD_CARD_V2_0))
   1442a:	f640 13d8 	movw	r3, #2520	; 0x9d8
   1442e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14432:	681b      	ldr	r3, [r3, #0]
   14434:	2b00      	cmp	r3, #0
   14436:	d007      	beq.n	14448 <SD_GetCardInfo+0x17c>
   14438:	f640 13d8 	movw	r3, #2520	; 0x9d8
   1443c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14440:	681b      	ldr	r3, [r3, #0]
   14442:	2b01      	cmp	r3, #1
   14444:	f040 8090 	bne.w	14568 <SD_GetCardInfo+0x29c>
  {
    cardinfo->SD_csd.DeviceSize = (tmp & 0x03) << 10;
   14448:	7afb      	ldrb	r3, [r7, #11]
   1444a:	f003 0303 	and.w	r3, r3, #3	; 0x3
   1444e:	ea4f 2383 	mov.w	r3, r3, lsl #10
   14452:	461a      	mov	r2, r3
   14454:	683b      	ldr	r3, [r7, #0]
   14456:	611a      	str	r2, [r3, #16]

    /* Byte 7 */
    tmp = (uint8_t)(CSD_Tab[1] & 0x000000FF);
   14458:	f640 13dc 	movw	r3, #2524	; 0x9dc
   1445c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14460:	685b      	ldr	r3, [r3, #4]
   14462:	72fb      	strb	r3, [r7, #11]
    cardinfo->SD_csd.DeviceSize |= (tmp) << 2;
   14464:	683b      	ldr	r3, [r7, #0]
   14466:	691a      	ldr	r2, [r3, #16]
   14468:	7afb      	ldrb	r3, [r7, #11]
   1446a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1446e:	ea42 0203 	orr.w	r2, r2, r3
   14472:	683b      	ldr	r3, [r7, #0]
   14474:	611a      	str	r2, [r3, #16]

    /* Byte 8 */
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
   14476:	f640 13dc 	movw	r3, #2524	; 0x9dc
   1447a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1447e:	689b      	ldr	r3, [r3, #8]
   14480:	ea4f 6313 	mov.w	r3, r3, lsr #24
   14484:	72fb      	strb	r3, [r7, #11]
    cardinfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
   14486:	683b      	ldr	r3, [r7, #0]
   14488:	691a      	ldr	r2, [r3, #16]
   1448a:	7afb      	ldrb	r3, [r7, #11]
   1448c:	ea4f 1393 	mov.w	r3, r3, lsr #6
   14490:	b2db      	uxtb	r3, r3
   14492:	ea42 0203 	orr.w	r2, r2, r3
   14496:	683b      	ldr	r3, [r7, #0]
   14498:	611a      	str	r2, [r3, #16]

    cardinfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
   1449a:	7afb      	ldrb	r3, [r7, #11]
   1449c:	f003 0338 	and.w	r3, r3, #56	; 0x38
   144a0:	ea4f 03e3 	mov.w	r3, r3, asr #3
   144a4:	b2da      	uxtb	r2, r3
   144a6:	683b      	ldr	r3, [r7, #0]
   144a8:	751a      	strb	r2, [r3, #20]
    cardinfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07);
   144aa:	7afb      	ldrb	r3, [r7, #11]
   144ac:	f003 0307 	and.w	r3, r3, #7	; 0x7
   144b0:	683a      	ldr	r2, [r7, #0]
   144b2:	7553      	strb	r3, [r2, #21]

    /* Byte 9 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);
   144b4:	f640 13dc 	movw	r3, #2524	; 0x9dc
   144b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   144bc:	689b      	ldr	r3, [r3, #8]
   144be:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   144c2:	ea4f 4313 	mov.w	r3, r3, lsr #16
   144c6:	72fb      	strb	r3, [r7, #11]
    cardinfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
   144c8:	7afb      	ldrb	r3, [r7, #11]
   144ca:	ea4f 1353 	mov.w	r3, r3, lsr #5
   144ce:	b2da      	uxtb	r2, r3
   144d0:	683b      	ldr	r3, [r7, #0]
   144d2:	759a      	strb	r2, [r3, #22]
    cardinfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
   144d4:	7afb      	ldrb	r3, [r7, #11]
   144d6:	f003 031c 	and.w	r3, r3, #28	; 0x1c
   144da:	ea4f 03a3 	mov.w	r3, r3, asr #2
   144de:	b2da      	uxtb	r2, r3
   144e0:	683b      	ldr	r3, [r7, #0]
   144e2:	75da      	strb	r2, [r3, #23]
    cardinfo->SD_csd.DeviceSizeMul = (tmp & 0x03) << 1;
   144e4:	7afb      	ldrb	r3, [r7, #11]
   144e6:	f003 0303 	and.w	r3, r3, #3	; 0x3
   144ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
   144ee:	b2da      	uxtb	r2, r3
   144f0:	683b      	ldr	r3, [r7, #0]
   144f2:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
   144f4:	f640 13dc 	movw	r3, #2524	; 0x9dc
   144f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   144fc:	689b      	ldr	r3, [r3, #8]
   144fe:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   14502:	ea4f 2313 	mov.w	r3, r3, lsr #8
   14506:	72fb      	strb	r3, [r7, #11]
    cardinfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
   14508:	683b      	ldr	r3, [r7, #0]
   1450a:	7e1b      	ldrb	r3, [r3, #24]
   1450c:	b2da      	uxtb	r2, r3
   1450e:	7afb      	ldrb	r3, [r7, #11]
   14510:	ea4f 13d3 	mov.w	r3, r3, lsr #7
   14514:	b2db      	uxtb	r3, r3
   14516:	ea42 0303 	orr.w	r3, r2, r3
   1451a:	b2da      	uxtb	r2, r3
   1451c:	683b      	ldr	r3, [r7, #0]
   1451e:	761a      	strb	r2, [r3, #24]
    
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) ;
   14520:	683b      	ldr	r3, [r7, #0]
   14522:	691b      	ldr	r3, [r3, #16]
   14524:	f103 0201 	add.w	r2, r3, #1	; 0x1
   14528:	683b      	ldr	r3, [r7, #0]
   1452a:	645a      	str	r2, [r3, #68]
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
   1452c:	683b      	ldr	r3, [r7, #0]
   1452e:	6c5a      	ldr	r2, [r3, #68]
   14530:	683b      	ldr	r3, [r7, #0]
   14532:	7e1b      	ldrb	r3, [r3, #24]
   14534:	b2db      	uxtb	r3, r3
   14536:	f103 0302 	add.w	r3, r3, #2	; 0x2
   1453a:	fa02 f203 	lsl.w	r2, r2, r3
   1453e:	683b      	ldr	r3, [r7, #0]
   14540:	645a      	str	r2, [r3, #68]
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
   14542:	683b      	ldr	r3, [r7, #0]
   14544:	7a1b      	ldrb	r3, [r3, #8]
   14546:	b2db      	uxtb	r3, r3
   14548:	f04f 0201 	mov.w	r2, #1	; 0x1
   1454c:	fa02 f303 	lsl.w	r3, r2, r3
   14550:	461a      	mov	r2, r3
   14552:	683b      	ldr	r3, [r7, #0]
   14554:	649a      	str	r2, [r3, #72]
    cardinfo->CardCapacity *= cardinfo->CardBlockSize;
   14556:	683b      	ldr	r3, [r7, #0]
   14558:	6c5b      	ldr	r3, [r3, #68]
   1455a:	683a      	ldr	r2, [r7, #0]
   1455c:	6c92      	ldr	r2, [r2, #72]
   1455e:	fb02 f203 	mul.w	r2, r2, r3
   14562:	683b      	ldr	r3, [r7, #0]
   14564:	645a      	str	r2, [r3, #68]
  cardinfo->SD_csd.WrBlockMisalign = (tmp & 0x40) >> 6;
  cardinfo->SD_csd.RdBlockMisalign = (tmp & 0x20) >> 5;
  cardinfo->SD_csd.DSRImpl = (tmp & 0x10) >> 4;
  cardinfo->SD_csd.Reserved2 = 0; /* Reserved */

  if ((CardType == SDIO_STD_CAPACITY_SD_CARD_V1_1) || (CardType == SDIO_STD_CAPACITY_SD_CARD_V2_0))
   14566:	e04c      	b.n	14602 <SD_GetCardInfo+0x336>
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) ;
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
    cardinfo->CardCapacity *= cardinfo->CardBlockSize;
  }
  else if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
   14568:	f640 13d8 	movw	r3, #2520	; 0x9d8
   1456c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14570:	681b      	ldr	r3, [r3, #0]
   14572:	2b02      	cmp	r3, #2
   14574:	d145      	bne.n	14602 <SD_GetCardInfo+0x336>
  {
    /* Byte 7 */
    tmp = (uint8_t)(CSD_Tab[1] & 0x000000FF);
   14576:	f640 13dc 	movw	r3, #2524	; 0x9dc
   1457a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1457e:	685b      	ldr	r3, [r3, #4]
   14580:	72fb      	strb	r3, [r7, #11]
    cardinfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
   14582:	7afb      	ldrb	r3, [r7, #11]
   14584:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   14588:	ea4f 4303 	mov.w	r3, r3, lsl #16
   1458c:	461a      	mov	r2, r3
   1458e:	683b      	ldr	r3, [r7, #0]
   14590:	611a      	str	r2, [r3, #16]

    /* Byte 8 */
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
   14592:	f640 13dc 	movw	r3, #2524	; 0x9dc
   14596:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1459a:	689b      	ldr	r3, [r3, #8]
   1459c:	ea4f 6313 	mov.w	r3, r3, lsr #24
   145a0:	72fb      	strb	r3, [r7, #11]

    cardinfo->SD_csd.DeviceSize |= (tmp << 8);
   145a2:	683b      	ldr	r3, [r7, #0]
   145a4:	691a      	ldr	r2, [r3, #16]
   145a6:	7afb      	ldrb	r3, [r7, #11]
   145a8:	ea4f 2303 	mov.w	r3, r3, lsl #8
   145ac:	ea42 0203 	orr.w	r2, r2, r3
   145b0:	683b      	ldr	r3, [r7, #0]
   145b2:	611a      	str	r2, [r3, #16]

    /* Byte 9 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);
   145b4:	f640 13dc 	movw	r3, #2524	; 0x9dc
   145b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   145bc:	689b      	ldr	r3, [r3, #8]
   145be:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   145c2:	ea4f 4313 	mov.w	r3, r3, lsr #16
   145c6:	72fb      	strb	r3, [r7, #11]

    cardinfo->SD_csd.DeviceSize |= (tmp);
   145c8:	683b      	ldr	r3, [r7, #0]
   145ca:	691a      	ldr	r2, [r3, #16]
   145cc:	7afb      	ldrb	r3, [r7, #11]
   145ce:	ea42 0203 	orr.w	r2, r2, r3
   145d2:	683b      	ldr	r3, [r7, #0]
   145d4:	611a      	str	r2, [r3, #16]

    /* Byte 10 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
   145d6:	f640 13dc 	movw	r3, #2524	; 0x9dc
   145da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   145de:	689b      	ldr	r3, [r3, #8]
   145e0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   145e4:	ea4f 2313 	mov.w	r3, r3, lsr #8
   145e8:	72fb      	strb	r3, [r7, #11]
    
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) * 512 * 1024;
   145ea:	683b      	ldr	r3, [r7, #0]
   145ec:	691b      	ldr	r3, [r3, #16]
   145ee:	f103 0301 	add.w	r3, r3, #1	; 0x1
   145f2:	ea4f 42c3 	mov.w	r2, r3, lsl #19
   145f6:	683b      	ldr	r3, [r7, #0]
   145f8:	645a      	str	r2, [r3, #68]
    cardinfo->CardBlockSize = 512;    
   145fa:	683b      	ldr	r3, [r7, #0]
   145fc:	f44f 7200 	mov.w	r2, #512	; 0x200
   14600:	649a      	str	r2, [r3, #72]
  }


  cardinfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
   14602:	7afb      	ldrb	r3, [r7, #11]
   14604:	f003 0340 	and.w	r3, r3, #64	; 0x40
   14608:	ea4f 13a3 	mov.w	r3, r3, asr #6
   1460c:	b2da      	uxtb	r2, r3
   1460e:	683b      	ldr	r3, [r7, #0]
   14610:	765a      	strb	r2, [r3, #25]
  cardinfo->SD_csd.EraseGrMul = (tmp & 0x3F) << 1;
   14612:	7afb      	ldrb	r3, [r7, #11]
   14614:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   14618:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1461c:	b2da      	uxtb	r2, r3
   1461e:	683b      	ldr	r3, [r7, #0]
   14620:	769a      	strb	r2, [r3, #26]

  /* Byte 11 */
  tmp = (uint8_t)(CSD_Tab[2] & 0x000000FF);
   14622:	f640 13dc 	movw	r3, #2524	; 0x9dc
   14626:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1462a:	689b      	ldr	r3, [r3, #8]
   1462c:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.EraseGrMul |= (tmp & 0x80) >> 7;
   1462e:	683b      	ldr	r3, [r7, #0]
   14630:	7e9b      	ldrb	r3, [r3, #26]
   14632:	b2da      	uxtb	r2, r3
   14634:	7afb      	ldrb	r3, [r7, #11]
   14636:	ea4f 13d3 	mov.w	r3, r3, lsr #7
   1463a:	b2db      	uxtb	r3, r3
   1463c:	ea42 0303 	orr.w	r3, r2, r3
   14640:	b2da      	uxtb	r2, r3
   14642:	683b      	ldr	r3, [r7, #0]
   14644:	769a      	strb	r2, [r3, #26]
  cardinfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
   14646:	7afb      	ldrb	r3, [r7, #11]
   14648:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   1464c:	683a      	ldr	r2, [r7, #0]
   1464e:	76d3      	strb	r3, [r2, #27]

  /* Byte 12 */
  tmp = (uint8_t)((CSD_Tab[3] & 0xFF000000) >> 24);
   14650:	f640 13dc 	movw	r3, #2524	; 0x9dc
   14654:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14658:	68db      	ldr	r3, [r3, #12]
   1465a:	ea4f 6313 	mov.w	r3, r3, lsr #24
   1465e:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.WrProtectGrEnable = (tmp & 0x80) >> 7;
   14660:	7afb      	ldrb	r3, [r7, #11]
   14662:	ea4f 13d3 	mov.w	r3, r3, lsr #7
   14666:	b2da      	uxtb	r2, r3
   14668:	683b      	ldr	r3, [r7, #0]
   1466a:	771a      	strb	r2, [r3, #28]
  cardinfo->SD_csd.ManDeflECC = (tmp & 0x60) >> 5;
   1466c:	7afb      	ldrb	r3, [r7, #11]
   1466e:	f003 0360 	and.w	r3, r3, #96	; 0x60
   14672:	ea4f 1363 	mov.w	r3, r3, asr #5
   14676:	b2da      	uxtb	r2, r3
   14678:	683b      	ldr	r3, [r7, #0]
   1467a:	775a      	strb	r2, [r3, #29]
  cardinfo->SD_csd.WrSpeedFact = (tmp & 0x1C) >> 2;
   1467c:	7afb      	ldrb	r3, [r7, #11]
   1467e:	f003 031c 	and.w	r3, r3, #28	; 0x1c
   14682:	ea4f 03a3 	mov.w	r3, r3, asr #2
   14686:	b2da      	uxtb	r2, r3
   14688:	683b      	ldr	r3, [r7, #0]
   1468a:	779a      	strb	r2, [r3, #30]
  cardinfo->SD_csd.MaxWrBlockLen = (tmp & 0x03) << 2;
   1468c:	7afb      	ldrb	r3, [r7, #11]
   1468e:	f003 0303 	and.w	r3, r3, #3	; 0x3
   14692:	ea4f 0383 	mov.w	r3, r3, lsl #2
   14696:	b2da      	uxtb	r2, r3
   14698:	683b      	ldr	r3, [r7, #0]
   1469a:	77da      	strb	r2, [r3, #31]

  /* Byte 13 */
  tmp = (uint8_t)((CSD_Tab[3] & 0x00FF0000) >> 16);
   1469c:	f640 13dc 	movw	r3, #2524	; 0x9dc
   146a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   146a4:	68db      	ldr	r3, [r3, #12]
   146a6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   146aa:	ea4f 4313 	mov.w	r3, r3, lsr #16
   146ae:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.MaxWrBlockLen |= (tmp & 0xC0) >> 6;
   146b0:	683b      	ldr	r3, [r7, #0]
   146b2:	7fdb      	ldrb	r3, [r3, #31]
   146b4:	b2da      	uxtb	r2, r3
   146b6:	7afb      	ldrb	r3, [r7, #11]
   146b8:	ea4f 1393 	mov.w	r3, r3, lsr #6
   146bc:	b2db      	uxtb	r3, r3
   146be:	ea42 0303 	orr.w	r3, r2, r3
   146c2:	b2da      	uxtb	r2, r3
   146c4:	683b      	ldr	r3, [r7, #0]
   146c6:	77da      	strb	r2, [r3, #31]
  cardinfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20) >> 5;
   146c8:	7afb      	ldrb	r3, [r7, #11]
   146ca:	f003 0320 	and.w	r3, r3, #32	; 0x20
   146ce:	ea4f 1363 	mov.w	r3, r3, asr #5
   146d2:	b2da      	uxtb	r2, r3
   146d4:	683b      	ldr	r3, [r7, #0]
   146d6:	f883 2020 	strb.w	r2, [r3, #32]
  cardinfo->SD_csd.Reserved3 = 0;
   146da:	683b      	ldr	r3, [r7, #0]
   146dc:	f04f 0200 	mov.w	r2, #0	; 0x0
   146e0:	f883 2021 	strb.w	r2, [r3, #33]
  cardinfo->SD_csd.ContentProtectAppli = (tmp & 0x01);
   146e4:	7afb      	ldrb	r3, [r7, #11]
   146e6:	f003 0301 	and.w	r3, r3, #1	; 0x1
   146ea:	683a      	ldr	r2, [r7, #0]
   146ec:	f882 3022 	strb.w	r3, [r2, #34]

  /* Byte 14 */
  tmp = (uint8_t)((CSD_Tab[3] & 0x0000FF00) >> 8);
   146f0:	f640 13dc 	movw	r3, #2524	; 0x9dc
   146f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   146f8:	68db      	ldr	r3, [r3, #12]
   146fa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   146fe:	ea4f 2313 	mov.w	r3, r3, lsr #8
   14702:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.FileFormatGrouop = (tmp & 0x80) >> 7;
   14704:	7afb      	ldrb	r3, [r7, #11]
   14706:	ea4f 13d3 	mov.w	r3, r3, lsr #7
   1470a:	b2da      	uxtb	r2, r3
   1470c:	683b      	ldr	r3, [r7, #0]
   1470e:	f883 2023 	strb.w	r2, [r3, #35]
  cardinfo->SD_csd.CopyFlag = (tmp & 0x40) >> 6;
   14712:	7afb      	ldrb	r3, [r7, #11]
   14714:	f003 0340 	and.w	r3, r3, #64	; 0x40
   14718:	ea4f 13a3 	mov.w	r3, r3, asr #6
   1471c:	b2da      	uxtb	r2, r3
   1471e:	683b      	ldr	r3, [r7, #0]
   14720:	f883 2024 	strb.w	r2, [r3, #36]
  cardinfo->SD_csd.PermWrProtect = (tmp & 0x20) >> 5;
   14724:	7afb      	ldrb	r3, [r7, #11]
   14726:	f003 0320 	and.w	r3, r3, #32	; 0x20
   1472a:	ea4f 1363 	mov.w	r3, r3, asr #5
   1472e:	b2da      	uxtb	r2, r3
   14730:	683b      	ldr	r3, [r7, #0]
   14732:	f883 2025 	strb.w	r2, [r3, #37]
  cardinfo->SD_csd.TempWrProtect = (tmp & 0x10) >> 4;
   14736:	7afb      	ldrb	r3, [r7, #11]
   14738:	f003 0310 	and.w	r3, r3, #16	; 0x10
   1473c:	ea4f 1323 	mov.w	r3, r3, asr #4
   14740:	b2da      	uxtb	r2, r3
   14742:	683b      	ldr	r3, [r7, #0]
   14744:	f883 2026 	strb.w	r2, [r3, #38]
  cardinfo->SD_csd.FileFormat = (tmp & 0x0C) >> 2;
   14748:	7afb      	ldrb	r3, [r7, #11]
   1474a:	f003 030c 	and.w	r3, r3, #12	; 0xc
   1474e:	ea4f 03a3 	mov.w	r3, r3, asr #2
   14752:	b2da      	uxtb	r2, r3
   14754:	683b      	ldr	r3, [r7, #0]
   14756:	f883 2027 	strb.w	r2, [r3, #39]
  cardinfo->SD_csd.ECC = (tmp & 0x03);
   1475a:	7afb      	ldrb	r3, [r7, #11]
   1475c:	f003 0303 	and.w	r3, r3, #3	; 0x3
   14760:	683a      	ldr	r2, [r7, #0]
   14762:	f882 3028 	strb.w	r3, [r2, #40]

  /* Byte 15 */
  tmp = (uint8_t)(CSD_Tab[3] & 0x000000FF);
   14766:	f640 13dc 	movw	r3, #2524	; 0x9dc
   1476a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1476e:	68db      	ldr	r3, [r3, #12]
   14770:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_csd.CSD_CRC = (tmp & 0xFE) >> 1;
   14772:	7afb      	ldrb	r3, [r7, #11]
   14774:	ea4f 0353 	mov.w	r3, r3, lsr #1
   14778:	b2da      	uxtb	r2, r3
   1477a:	683b      	ldr	r3, [r7, #0]
   1477c:	f883 2029 	strb.w	r2, [r3, #41]
  cardinfo->SD_csd.Reserved4 = 1;
   14780:	683b      	ldr	r3, [r7, #0]
   14782:	f04f 0201 	mov.w	r2, #1	; 0x1
   14786:	f883 202a 	strb.w	r2, [r3, #42]


  /* Byte 0 */
  tmp = (uint8_t)((CID_Tab[0] & 0xFF000000) >> 24);
   1478a:	f640 13ec 	movw	r3, #2540	; 0x9ec
   1478e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14792:	681b      	ldr	r3, [r3, #0]
   14794:	ea4f 6313 	mov.w	r3, r3, lsr #24
   14798:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ManufacturerID = tmp;
   1479a:	683b      	ldr	r3, [r7, #0]
   1479c:	7afa      	ldrb	r2, [r7, #11]
   1479e:	f883 202c 	strb.w	r2, [r3, #44]

  /* Byte 1 */
  tmp = (uint8_t)((CID_Tab[0] & 0x00FF0000) >> 16);
   147a2:	f640 13ec 	movw	r3, #2540	; 0x9ec
   147a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   147aa:	681b      	ldr	r3, [r3, #0]
   147ac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   147b0:	ea4f 4313 	mov.w	r3, r3, lsr #16
   147b4:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.OEM_AppliID = tmp << 8;
   147b6:	7afb      	ldrb	r3, [r7, #11]
   147b8:	ea4f 2303 	mov.w	r3, r3, lsl #8
   147bc:	b29a      	uxth	r2, r3
   147be:	683b      	ldr	r3, [r7, #0]
   147c0:	85da      	strh	r2, [r3, #46]

  /* Byte 2 */
  tmp = (uint8_t)((CID_Tab[0] & 0x000000FF00) >> 8);
   147c2:	f640 13ec 	movw	r3, #2540	; 0x9ec
   147c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   147ca:	681b      	ldr	r3, [r3, #0]
   147cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   147d0:	ea4f 2313 	mov.w	r3, r3, lsr #8
   147d4:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.OEM_AppliID |= tmp;
   147d6:	683b      	ldr	r3, [r7, #0]
   147d8:	8ddb      	ldrh	r3, [r3, #46]
   147da:	b29a      	uxth	r2, r3
   147dc:	7afb      	ldrb	r3, [r7, #11]
   147de:	ea42 0303 	orr.w	r3, r2, r3
   147e2:	b29a      	uxth	r2, r3
   147e4:	683b      	ldr	r3, [r7, #0]
   147e6:	85da      	strh	r2, [r3, #46]

  /* Byte 3 */
  tmp = (uint8_t)(CID_Tab[0] & 0x000000FF);
   147e8:	f640 13ec 	movw	r3, #2540	; 0x9ec
   147ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   147f0:	681b      	ldr	r3, [r3, #0]
   147f2:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ProdName1 = tmp << 24;
   147f4:	7afb      	ldrb	r3, [r7, #11]
   147f6:	ea4f 6303 	mov.w	r3, r3, lsl #24
   147fa:	461a      	mov	r2, r3
   147fc:	683b      	ldr	r3, [r7, #0]
   147fe:	631a      	str	r2, [r3, #48]

  /* Byte 4 */
  tmp = (uint8_t)((CID_Tab[1] & 0xFF000000) >> 24);
   14800:	f640 13ec 	movw	r3, #2540	; 0x9ec
   14804:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14808:	685b      	ldr	r3, [r3, #4]
   1480a:	ea4f 6313 	mov.w	r3, r3, lsr #24
   1480e:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ProdName1 |= tmp << 16;
   14810:	683b      	ldr	r3, [r7, #0]
   14812:	6b1a      	ldr	r2, [r3, #48]
   14814:	7afb      	ldrb	r3, [r7, #11]
   14816:	ea4f 4303 	mov.w	r3, r3, lsl #16
   1481a:	ea42 0203 	orr.w	r2, r2, r3
   1481e:	683b      	ldr	r3, [r7, #0]
   14820:	631a      	str	r2, [r3, #48]

  /* Byte 5 */
  tmp = (uint8_t)((CID_Tab[1] & 0x00FF0000) >> 16);
   14822:	f640 13ec 	movw	r3, #2540	; 0x9ec
   14826:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1482a:	685b      	ldr	r3, [r3, #4]
   1482c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   14830:	ea4f 4313 	mov.w	r3, r3, lsr #16
   14834:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ProdName1 |= tmp << 8;
   14836:	683b      	ldr	r3, [r7, #0]
   14838:	6b1a      	ldr	r2, [r3, #48]
   1483a:	7afb      	ldrb	r3, [r7, #11]
   1483c:	ea4f 2303 	mov.w	r3, r3, lsl #8
   14840:	ea42 0203 	orr.w	r2, r2, r3
   14844:	683b      	ldr	r3, [r7, #0]
   14846:	631a      	str	r2, [r3, #48]

  /* Byte 6 */
  tmp = (uint8_t)((CID_Tab[1] & 0x0000FF00) >> 8);
   14848:	f640 13ec 	movw	r3, #2540	; 0x9ec
   1484c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14850:	685b      	ldr	r3, [r3, #4]
   14852:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   14856:	ea4f 2313 	mov.w	r3, r3, lsr #8
   1485a:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ProdName1 |= tmp;
   1485c:	683b      	ldr	r3, [r7, #0]
   1485e:	6b1a      	ldr	r2, [r3, #48]
   14860:	7afb      	ldrb	r3, [r7, #11]
   14862:	ea42 0203 	orr.w	r2, r2, r3
   14866:	683b      	ldr	r3, [r7, #0]
   14868:	631a      	str	r2, [r3, #48]

  /* Byte 7 */
  tmp = (uint8_t)(CID_Tab[1] & 0x000000FF);
   1486a:	f640 13ec 	movw	r3, #2540	; 0x9ec
   1486e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14872:	685b      	ldr	r3, [r3, #4]
   14874:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ProdName2 = tmp;
   14876:	683b      	ldr	r3, [r7, #0]
   14878:	7afa      	ldrb	r2, [r7, #11]
   1487a:	f883 2034 	strb.w	r2, [r3, #52]

  /* Byte 8 */
  tmp = (uint8_t)((CID_Tab[2] & 0xFF000000) >> 24);
   1487e:	f640 13ec 	movw	r3, #2540	; 0x9ec
   14882:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14886:	689b      	ldr	r3, [r3, #8]
   14888:	ea4f 6313 	mov.w	r3, r3, lsr #24
   1488c:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ProdRev = tmp;
   1488e:	683b      	ldr	r3, [r7, #0]
   14890:	7afa      	ldrb	r2, [r7, #11]
   14892:	f883 2035 	strb.w	r2, [r3, #53]

  /* Byte 9 */
  tmp = (uint8_t)((CID_Tab[2] & 0x00FF0000) >> 16);
   14896:	f640 13ec 	movw	r3, #2540	; 0x9ec
   1489a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1489e:	689b      	ldr	r3, [r3, #8]
   148a0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   148a4:	ea4f 4313 	mov.w	r3, r3, lsr #16
   148a8:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ProdSN = tmp << 24;
   148aa:	7afb      	ldrb	r3, [r7, #11]
   148ac:	ea4f 6303 	mov.w	r3, r3, lsl #24
   148b0:	461a      	mov	r2, r3
   148b2:	683b      	ldr	r3, [r7, #0]
   148b4:	639a      	str	r2, [r3, #56]

  /* Byte 10 */
  tmp = (uint8_t)((CID_Tab[2] & 0x0000FF00) >> 8);
   148b6:	f640 13ec 	movw	r3, #2540	; 0x9ec
   148ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   148be:	689b      	ldr	r3, [r3, #8]
   148c0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   148c4:	ea4f 2313 	mov.w	r3, r3, lsr #8
   148c8:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ProdSN |= tmp << 16;
   148ca:	683b      	ldr	r3, [r7, #0]
   148cc:	6b9a      	ldr	r2, [r3, #56]
   148ce:	7afb      	ldrb	r3, [r7, #11]
   148d0:	ea4f 4303 	mov.w	r3, r3, lsl #16
   148d4:	ea42 0203 	orr.w	r2, r2, r3
   148d8:	683b      	ldr	r3, [r7, #0]
   148da:	639a      	str	r2, [r3, #56]

  /* Byte 11 */
  tmp = (uint8_t)(CID_Tab[2] & 0x000000FF);
   148dc:	f640 13ec 	movw	r3, #2540	; 0x9ec
   148e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   148e4:	689b      	ldr	r3, [r3, #8]
   148e6:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ProdSN |= tmp << 8;
   148e8:	683b      	ldr	r3, [r7, #0]
   148ea:	6b9a      	ldr	r2, [r3, #56]
   148ec:	7afb      	ldrb	r3, [r7, #11]
   148ee:	ea4f 2303 	mov.w	r3, r3, lsl #8
   148f2:	ea42 0203 	orr.w	r2, r2, r3
   148f6:	683b      	ldr	r3, [r7, #0]
   148f8:	639a      	str	r2, [r3, #56]

  /* Byte 12 */
  tmp = (uint8_t)((CID_Tab[3] & 0xFF000000) >> 24);
   148fa:	f640 13ec 	movw	r3, #2540	; 0x9ec
   148fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14902:	68db      	ldr	r3, [r3, #12]
   14904:	ea4f 6313 	mov.w	r3, r3, lsr #24
   14908:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ProdSN |= tmp;
   1490a:	683b      	ldr	r3, [r7, #0]
   1490c:	6b9a      	ldr	r2, [r3, #56]
   1490e:	7afb      	ldrb	r3, [r7, #11]
   14910:	ea42 0203 	orr.w	r2, r2, r3
   14914:	683b      	ldr	r3, [r7, #0]
   14916:	639a      	str	r2, [r3, #56]

  /* Byte 13 */
  tmp = (uint8_t)((CID_Tab[3] & 0x00FF0000) >> 16);
   14918:	f640 13ec 	movw	r3, #2540	; 0x9ec
   1491c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14920:	68db      	ldr	r3, [r3, #12]
   14922:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   14926:	ea4f 4313 	mov.w	r3, r3, lsr #16
   1492a:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.Reserved1 |= (tmp & 0xF0) >> 4;
   1492c:	683b      	ldr	r3, [r7, #0]
   1492e:	f893 303c 	ldrb.w	r3, [r3, #60]
   14932:	b2da      	uxtb	r2, r3
   14934:	7afb      	ldrb	r3, [r7, #11]
   14936:	ea4f 1313 	mov.w	r3, r3, lsr #4
   1493a:	b2db      	uxtb	r3, r3
   1493c:	ea42 0303 	orr.w	r3, r2, r3
   14940:	b2da      	uxtb	r2, r3
   14942:	683b      	ldr	r3, [r7, #0]
   14944:	f883 203c 	strb.w	r2, [r3, #60]
  cardinfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
   14948:	7afb      	ldrb	r3, [r7, #11]
   1494a:	f003 030f 	and.w	r3, r3, #15	; 0xf
   1494e:	ea4f 2303 	mov.w	r3, r3, lsl #8
   14952:	b29a      	uxth	r2, r3
   14954:	683b      	ldr	r3, [r7, #0]
   14956:	87da      	strh	r2, [r3, #62]

  /* Byte 14 */
  tmp = (uint8_t)((CID_Tab[3] & 0x0000FF00) >> 8);
   14958:	f640 13ec 	movw	r3, #2540	; 0x9ec
   1495c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14960:	68db      	ldr	r3, [r3, #12]
   14962:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   14966:	ea4f 2313 	mov.w	r3, r3, lsr #8
   1496a:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.ManufactDate |= tmp;
   1496c:	683b      	ldr	r3, [r7, #0]
   1496e:	8fdb      	ldrh	r3, [r3, #62]
   14970:	b29a      	uxth	r2, r3
   14972:	7afb      	ldrb	r3, [r7, #11]
   14974:	ea42 0303 	orr.w	r3, r2, r3
   14978:	b29a      	uxth	r2, r3
   1497a:	683b      	ldr	r3, [r7, #0]
   1497c:	87da      	strh	r2, [r3, #62]

  /* Byte 15 */
  tmp = (uint8_t)(CID_Tab[3] & 0x000000FF);
   1497e:	f640 13ec 	movw	r3, #2540	; 0x9ec
   14982:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14986:	68db      	ldr	r3, [r3, #12]
   14988:	72fb      	strb	r3, [r7, #11]
  cardinfo->SD_cid.CID_CRC = (tmp & 0xFE) >> 1;
   1498a:	7afb      	ldrb	r3, [r7, #11]
   1498c:	ea4f 0353 	mov.w	r3, r3, lsr #1
   14990:	b2da      	uxtb	r2, r3
   14992:	683b      	ldr	r3, [r7, #0]
   14994:	f883 2040 	strb.w	r2, [r3, #64]
  cardinfo->SD_cid.Reserved2 = 1;
   14998:	683b      	ldr	r3, [r7, #0]
   1499a:	f04f 0201 	mov.w	r2, #1	; 0x1
   1499e:	f883 2041 	strb.w	r2, [r3, #65]
  
  return(errorstatus);
   149a2:	687b      	ldr	r3, [r7, #4]
}
   149a4:	4618      	mov	r0, r3
   149a6:	f107 070c 	add.w	r7, r7, #12	; 0xc
   149aa:	46bd      	mov	sp, r7
   149ac:	bc80      	pop	{r7}
   149ae:	4770      	bx	lr

000149b0 <SD_EnableWideBusOperation>:
  *     @arg SDIO_BusWide_4b: 4-bit data transfer
  *     @arg SDIO_BusWide_1b: 1-bit data transfer
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_EnableWideBusOperation(uint32_t WideMode)
{
   149b0:	b580      	push	{r7, lr}
   149b2:	b082      	sub	sp, #8
   149b4:	af00      	add	r7, sp, #0
   149b6:	6038      	str	r0, [r7, #0]
  SD_Error errorstatus = SD_OK;
   149b8:	f04f 032a 	mov.w	r3, #42	; 0x2a
   149bc:	607b      	str	r3, [r7, #4]

  /* MMC Card doesn't support this feature */
  if (SDIO_MULTIMEDIA_CARD == CardType)
   149be:	f640 13d8 	movw	r3, #2520	; 0x9d8
   149c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   149c6:	681b      	ldr	r3, [r3, #0]
   149c8:	2b03      	cmp	r3, #3
   149ca:	d104      	bne.n	149d6 <SD_EnableWideBusOperation+0x26>
  {
    errorstatus = SD_UNSUPPORTED_FEATURE;
   149cc:	f04f 0327 	mov.w	r3, #39	; 0x27
   149d0:	607b      	str	r3, [r7, #4]
    return(errorstatus);
   149d2:	687b      	ldr	r3, [r7, #4]
   149d4:	e098      	b.n	14b08 <SD_EnableWideBusOperation+0x158>
  }
  else if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
   149d6:	f640 13d8 	movw	r3, #2520	; 0x9d8
   149da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   149de:	681b      	ldr	r3, [r3, #0]
   149e0:	2b00      	cmp	r3, #0
   149e2:	d00e      	beq.n	14a02 <SD_EnableWideBusOperation+0x52>
   149e4:	f640 13d8 	movw	r3, #2520	; 0x9d8
   149e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   149ec:	681b      	ldr	r3, [r3, #0]
   149ee:	2b01      	cmp	r3, #1
   149f0:	d007      	beq.n	14a02 <SD_EnableWideBusOperation+0x52>
   149f2:	f640 13d8 	movw	r3, #2520	; 0x9d8
   149f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   149fa:	681b      	ldr	r3, [r3, #0]
   149fc:	2b02      	cmp	r3, #2
   149fe:	f040 8082 	bne.w	14b06 <SD_EnableWideBusOperation+0x156>
  {
    if (SDIO_BusWide_8b == WideMode)
   14a02:	683b      	ldr	r3, [r7, #0]
   14a04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
   14a08:	d104      	bne.n	14a14 <SD_EnableWideBusOperation+0x64>
    {
      errorstatus = SD_UNSUPPORTED_FEATURE;
   14a0a:	f04f 0327 	mov.w	r3, #39	; 0x27
   14a0e:	607b      	str	r3, [r7, #4]
      return(errorstatus);
   14a10:	687b      	ldr	r3, [r7, #4]
   14a12:	e079      	b.n	14b08 <SD_EnableWideBusOperation+0x158>
    }
    else if (SDIO_BusWide_4b == WideMode)
   14a14:	683b      	ldr	r3, [r7, #0]
   14a16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   14a1a:	d139      	bne.n	14a90 <SD_EnableWideBusOperation+0xe0>
    {
      errorstatus = SDEnWideBus(ENABLE);
   14a1c:	f04f 0001 	mov.w	r0, #1	; 0x1
   14a20:	f002 fc86 	bl	17330 <SDEnWideBus>
   14a24:	4603      	mov	r3, r0
   14a26:	607b      	str	r3, [r7, #4]

      if (SD_OK == errorstatus)
   14a28:	687b      	ldr	r3, [r7, #4]
   14a2a:	2b2a      	cmp	r3, #42
   14a2c:	d16a      	bne.n	14b04 <SD_EnableWideBusOperation+0x154>
      {
        /* Configure the SDIO peripheral */
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
   14a2e:	f642 5344 	movw	r3, #11588	; 0x2d44
   14a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14a36:	f04f 0201 	mov.w	r2, #1	; 0x1
   14a3a:	751a      	strb	r2, [r3, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
   14a3c:	f642 5344 	movw	r3, #11588	; 0x2d44
   14a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14a44:	f04f 0200 	mov.w	r2, #0	; 0x0
   14a48:	601a      	str	r2, [r3, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
   14a4a:	f642 5344 	movw	r3, #11588	; 0x2d44
   14a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14a52:	f04f 0200 	mov.w	r2, #0	; 0x0
   14a56:	605a      	str	r2, [r3, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
   14a58:	f642 5344 	movw	r3, #11588	; 0x2d44
   14a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14a60:	f04f 0200 	mov.w	r2, #0	; 0x0
   14a64:	609a      	str	r2, [r3, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_4b;
   14a66:	f642 5344 	movw	r3, #11588	; 0x2d44
   14a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14a6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
   14a72:	60da      	str	r2, [r3, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
   14a74:	f642 5344 	movw	r3, #11588	; 0x2d44
   14a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14a7c:	f04f 0200 	mov.w	r2, #0	; 0x0
   14a80:	611a      	str	r2, [r3, #16]
        SDIO_Init(&SDIO_InitStructure);
   14a82:	f642 5044 	movw	r0, #11588	; 0x2d44
   14a86:	f2c2 0000 	movt	r0, #8192	; 0x2000
   14a8a:	f7ed fb05 	bl	2098 <SDIO_Init>
   14a8e:	e03a      	b.n	14b06 <SD_EnableWideBusOperation+0x156>
      }
    }
    else
    {
      errorstatus = SDEnWideBus(DISABLE);
   14a90:	f04f 0000 	mov.w	r0, #0	; 0x0
   14a94:	f002 fc4c 	bl	17330 <SDEnWideBus>
   14a98:	4603      	mov	r3, r0
   14a9a:	607b      	str	r3, [r7, #4]

      if (SD_OK == errorstatus)
   14a9c:	687b      	ldr	r3, [r7, #4]
   14a9e:	2b2a      	cmp	r3, #42
   14aa0:	d131      	bne.n	14b06 <SD_EnableWideBusOperation+0x156>
      {
        /* Configure the SDIO peripheral */
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
   14aa2:	f642 5344 	movw	r3, #11588	; 0x2d44
   14aa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14aaa:	f04f 0201 	mov.w	r2, #1	; 0x1
   14aae:	751a      	strb	r2, [r3, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
   14ab0:	f642 5344 	movw	r3, #11588	; 0x2d44
   14ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14ab8:	f04f 0200 	mov.w	r2, #0	; 0x0
   14abc:	601a      	str	r2, [r3, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
   14abe:	f642 5344 	movw	r3, #11588	; 0x2d44
   14ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14ac6:	f04f 0200 	mov.w	r2, #0	; 0x0
   14aca:	605a      	str	r2, [r3, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
   14acc:	f642 5344 	movw	r3, #11588	; 0x2d44
   14ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14ad4:	f04f 0200 	mov.w	r2, #0	; 0x0
   14ad8:	609a      	str	r2, [r3, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
   14ada:	f642 5344 	movw	r3, #11588	; 0x2d44
   14ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14ae2:	f04f 0200 	mov.w	r2, #0	; 0x0
   14ae6:	60da      	str	r2, [r3, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
   14ae8:	f642 5344 	movw	r3, #11588	; 0x2d44
   14aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14af0:	f04f 0200 	mov.w	r2, #0	; 0x0
   14af4:	611a      	str	r2, [r3, #16]
        SDIO_Init(&SDIO_InitStructure);
   14af6:	f642 5044 	movw	r0, #11588	; 0x2d44
   14afa:	f2c2 0000 	movt	r0, #8192	; 0x2000
   14afe:	f7ed facb 	bl	2098 <SDIO_Init>
   14b02:	e000      	b.n	14b06 <SD_EnableWideBusOperation+0x156>
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_4b;
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
        SDIO_Init(&SDIO_InitStructure);
   14b04:	bf00      	nop
        SDIO_Init(&SDIO_InitStructure);
      }
    }
  }

  return(errorstatus);
   14b06:	687b      	ldr	r3, [r7, #4]
}
   14b08:	4618      	mov	r0, r3
   14b0a:	f107 0708 	add.w	r7, r7, #8	; 0x8
   14b0e:	46bd      	mov	sp, r7
   14b10:	bd80      	pop	{r7, pc}
   14b12:	46c0      	nop			(mov r8, r8)

00014b14 <SD_SetDeviceMode>:
  *     @arg SD_INTERRUPT_MODE: Data transfer using interrupts.
  *     @arg SD_POLLING_MODE: Data transfer using flags.
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_SetDeviceMode(uint32_t Mode)
{
   14b14:	b480      	push	{r7}
   14b16:	b082      	sub	sp, #8
   14b18:	af00      	add	r7, sp, #0
   14b1a:	6038      	str	r0, [r7, #0]
  SD_Error errorstatus = SD_OK;
   14b1c:	f04f 032a 	mov.w	r3, #42	; 0x2a
   14b20:	607b      	str	r3, [r7, #4]

  if ((Mode == SD_DMA_MODE) || (Mode == SD_INTERRUPT_MODE) || (Mode == SD_POLLING_MODE))
   14b22:	683b      	ldr	r3, [r7, #0]
   14b24:	2b00      	cmp	r3, #0
   14b26:	d005      	beq.n	14b34 <SD_SetDeviceMode+0x20>
   14b28:	683b      	ldr	r3, [r7, #0]
   14b2a:	2b01      	cmp	r3, #1
   14b2c:	d002      	beq.n	14b34 <SD_SetDeviceMode+0x20>
   14b2e:	683b      	ldr	r3, [r7, #0]
   14b30:	2b02      	cmp	r3, #2
   14b32:	d106      	bne.n	14b42 <SD_SetDeviceMode+0x2e>
  {
    DeviceMode = Mode;
   14b34:	f240 0398 	movw	r3, #152	; 0x98
   14b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14b3c:	683a      	ldr	r2, [r7, #0]
   14b3e:	601a      	str	r2, [r3, #0]
  */
SD_Error SD_SetDeviceMode(uint32_t Mode)
{
  SD_Error errorstatus = SD_OK;

  if ((Mode == SD_DMA_MODE) || (Mode == SD_INTERRUPT_MODE) || (Mode == SD_POLLING_MODE))
   14b40:	e002      	b.n	14b48 <SD_SetDeviceMode+0x34>
  {
    DeviceMode = Mode;
  }
  else
  {
    errorstatus = SD_INVALID_PARAMETER;
   14b42:	f04f 0326 	mov.w	r3, #38	; 0x26
   14b46:	607b      	str	r3, [r7, #4]
  }
  return(errorstatus);
   14b48:	687b      	ldr	r3, [r7, #4]

}
   14b4a:	4618      	mov	r0, r3
   14b4c:	f107 0708 	add.w	r7, r7, #8	; 0x8
   14b50:	46bd      	mov	sp, r7
   14b52:	bc80      	pop	{r7}
   14b54:	4770      	bx	lr
   14b56:	46c0      	nop			(mov r8, r8)

00014b58 <SD_SelectDeselect>:
  * @brief  Selects od Deselects the corresponding card.
  * @param  addr: Address of the Card to be selected.
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_SelectDeselect(uint32_t addr)
{
   14b58:	b580      	push	{r7, lr}
   14b5a:	b082      	sub	sp, #8
   14b5c:	af00      	add	r7, sp, #0
   14b5e:	6038      	str	r0, [r7, #0]
  SD_Error errorstatus = SD_OK;
   14b60:	f04f 032a 	mov.w	r3, #42	; 0x2a
   14b64:	607b      	str	r3, [r7, #4]

  /* Send CMD7 SDIO_SEL_DESEL_CARD */
  SDIO_CmdInitStructure.SDIO_Argument =  addr;
   14b66:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14b6e:	683a      	ldr	r2, [r7, #0]
   14b70:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEL_DESEL_CARD;
   14b72:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14b7a:	f04f 0207 	mov.w	r2, #7	; 0x7
   14b7e:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   14b80:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14b88:	f04f 0240 	mov.w	r2, #64	; 0x40
   14b8c:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   14b8e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14b96:	f04f 0200 	mov.w	r2, #0	; 0x0
   14b9a:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   14b9c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14ba4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   14ba8:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   14baa:	f642 502c 	movw	r0, #11564	; 0x2d2c
   14bae:	f2c2 0000 	movt	r0, #8192	; 0x2000
   14bb2:	f7ed fb47 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_SEL_DESEL_CARD);
   14bb6:	f04f 0007 	mov.w	r0, #7	; 0x7
   14bba:	f002 f9dd 	bl	16f78 <CmdResp1Error>
   14bbe:	4603      	mov	r3, r0
   14bc0:	607b      	str	r3, [r7, #4]

  return(errorstatus);
   14bc2:	687b      	ldr	r3, [r7, #4]
}
   14bc4:	4618      	mov	r0, r3
   14bc6:	f107 0708 	add.w	r7, r7, #8	; 0x8
   14bca:	46bd      	mov	sp, r7
   14bcc:	bd80      	pop	{r7, pc}
   14bce:	46c0      	nop			(mov r8, r8)

00014bd0 <SD_ReadBlock>:
  *   received data
  * @param  BlockSize: the SD card Data block size.
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_ReadBlock(uint32_t addr, uint32_t *readbuff, uint16_t BlockSize)
{
   14bd0:	b590      	push	{r4, r7, lr}
   14bd2:	b087      	sub	sp, #28
   14bd4:	af00      	add	r7, sp, #0
   14bd6:	60b8      	str	r0, [r7, #8]
   14bd8:	6079      	str	r1, [r7, #4]
   14bda:	4613      	mov	r3, r2
   14bdc:	803b      	strh	r3, [r7, #0]
  SD_Error errorstatus = SD_OK;
   14bde:	f04f 032a 	mov.w	r3, #42	; 0x2a
   14be2:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0, *tempbuff = readbuff;
   14be4:	f04f 0300 	mov.w	r3, #0	; 0x0
   14be8:	613b      	str	r3, [r7, #16]
   14bea:	687b      	ldr	r3, [r7, #4]
   14bec:	617b      	str	r3, [r7, #20]
  uint8_t power = 0;
   14bee:	f04f 0300 	mov.w	r3, #0	; 0x0
   14bf2:	76fb      	strb	r3, [r7, #27]

  if (NULL == readbuff)
   14bf4:	687b      	ldr	r3, [r7, #4]
   14bf6:	2b00      	cmp	r3, #0
   14bf8:	d104      	bne.n	14c04 <SD_ReadBlock+0x34>
  {
    errorstatus = SD_INVALID_PARAMETER;
   14bfa:	f04f 0326 	mov.w	r3, #38	; 0x26
   14bfe:	60fb      	str	r3, [r7, #12]
    return(errorstatus);
   14c00:	68fb      	ldr	r3, [r7, #12]
   14c02:	e206      	b.n	15012 <SD_ReadBlock+0x442>
  }

  TransferError = SD_OK;
   14c04:	f240 039c 	movw	r3, #156	; 0x9c
   14c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14c0c:	f04f 022a 	mov.w	r2, #42	; 0x2a
   14c10:	601a      	str	r2, [r3, #0]
  TransferEnd = 0;
   14c12:	f640 2308 	movw	r3, #2568	; 0xa08
   14c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14c1a:	f04f 0200 	mov.w	r2, #0	; 0x0
   14c1e:	601a      	str	r2, [r3, #0]
  TotalNumberOfBytes = 0;
   14c20:	f640 2300 	movw	r3, #2560	; 0xa00
   14c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14c28:	f04f 0200 	mov.w	r2, #0	; 0x0
   14c2c:	601a      	str	r2, [r3, #0]

  /* Clear all DPSM configuration */
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
   14c2e:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14c36:	f64f 72ff 	movw	r2, #65535	; 0xffff
   14c3a:	f2c0 020f 	movt	r2, #15	; 0xf
   14c3e:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = 0;
   14c40:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14c48:	f04f 0200 	mov.w	r2, #0	; 0x0
   14c4c:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
   14c4e:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14c56:	f04f 0200 	mov.w	r2, #0	; 0x0
   14c5a:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
   14c5c:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14c64:	f04f 0200 	mov.w	r2, #0	; 0x0
   14c68:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
   14c6a:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14c72:	f04f 0200 	mov.w	r2, #0	; 0x0
   14c76:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Disable;
   14c78:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14c80:	f04f 0200 	mov.w	r2, #0	; 0x0
   14c84:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
   14c86:	f642 505c 	movw	r0, #11612	; 0x2d5c
   14c8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   14c8e:	f7ed fb51 	bl	2334 <SDIO_DataConfig>
  SDIO_DMACmd(DISABLE);
   14c92:	f04f 0000 	mov.w	r0, #0	; 0x0
   14c96:	f7ed fac5 	bl	2224 <SDIO_DMACmd>

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
   14c9a:	f04f 0000 	mov.w	r0, #0	; 0x0
   14c9e:	f7ed fb33 	bl	2308 <SDIO_GetResponse>
   14ca2:	4603      	mov	r3, r0
   14ca4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   14ca8:	2b00      	cmp	r3, #0
   14caa:	d004      	beq.n	14cb6 <SD_ReadBlock+0xe6>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
   14cac:	f04f 030e 	mov.w	r3, #14	; 0xe
   14cb0:	60fb      	str	r3, [r7, #12]
    return(errorstatus);
   14cb2:	68fb      	ldr	r3, [r7, #12]
   14cb4:	e1ad      	b.n	15012 <SD_ReadBlock+0x442>
  }
  
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
   14cb6:	f640 13d8 	movw	r3, #2520	; 0x9d8
   14cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14cbe:	681b      	ldr	r3, [r3, #0]
   14cc0:	2b02      	cmp	r3, #2
   14cc2:	d106      	bne.n	14cd2 <SD_ReadBlock+0x102>
  {
    BlockSize = 512;
   14cc4:	f44f 7300 	mov.w	r3, #512	; 0x200
   14cc8:	803b      	strh	r3, [r7, #0]
    addr /= 512;
   14cca:	68bb      	ldr	r3, [r7, #8]
   14ccc:	ea4f 2353 	mov.w	r3, r3, lsr #9
   14cd0:	60bb      	str	r3, [r7, #8]
  }
  if ((BlockSize > 0) && (BlockSize <= 2048) && ((BlockSize & (BlockSize - 1)) == 0))
   14cd2:	883b      	ldrh	r3, [r7, #0]
   14cd4:	2b00      	cmp	r3, #0
   14cd6:	f000 80be 	beq.w	14e56 <SD_ReadBlock+0x286>
   14cda:	883b      	ldrh	r3, [r7, #0]
   14cdc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   14ce0:	f200 80b9 	bhi.w	14e56 <SD_ReadBlock+0x286>
   14ce4:	883a      	ldrh	r2, [r7, #0]
   14ce6:	883b      	ldrh	r3, [r7, #0]
   14ce8:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   14cec:	ea02 0303 	and.w	r3, r2, r3
   14cf0:	2b00      	cmp	r3, #0
   14cf2:	f040 80b0 	bne.w	14e56 <SD_ReadBlock+0x286>
  {
    power = convert_from_bytes_to_power_of_two(BlockSize);
   14cf6:	883b      	ldrh	r3, [r7, #0]
   14cf8:	4618      	mov	r0, r3
   14cfa:	f002 fef7 	bl	17aec <convert_from_bytes_to_power_of_two>
   14cfe:	4603      	mov	r3, r0
   14d00:	76fb      	strb	r3, [r7, #27]

    /* Set Block Size for Card */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
   14d02:	883a      	ldrh	r2, [r7, #0]
   14d04:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14d0c:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SET_BLOCKLEN;
   14d0e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14d16:	f04f 0210 	mov.w	r2, #16	; 0x10
   14d1a:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   14d1c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14d24:	f04f 0240 	mov.w	r2, #64	; 0x40
   14d28:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   14d2a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14d32:	f04f 0200 	mov.w	r2, #0	; 0x0
   14d36:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   14d38:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14d40:	f44f 6280 	mov.w	r2, #1024	; 0x400
   14d44:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   14d46:	f642 502c 	movw	r0, #11564	; 0x2d2c
   14d4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   14d4e:	f7ed fa79 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SDIO_SET_BLOCKLEN);
   14d52:	f04f 0010 	mov.w	r0, #16	; 0x10
   14d56:	f002 f90f 	bl	16f78 <CmdResp1Error>
   14d5a:	4603      	mov	r3, r0
   14d5c:	60fb      	str	r3, [r7, #12]

    if (SD_OK != errorstatus)
   14d5e:	68fb      	ldr	r3, [r7, #12]
   14d60:	2b2a      	cmp	r3, #42
   14d62:	d001      	beq.n	14d68 <SD_ReadBlock+0x198>
    {
      return(errorstatus);
   14d64:	68fb      	ldr	r3, [r7, #12]
   14d66:	e154      	b.n	15012 <SD_ReadBlock+0x442>
  {
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
  }

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
   14d68:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14d70:	f64f 72ff 	movw	r2, #65535	; 0xffff
   14d74:	f2c0 020f 	movt	r2, #15	; 0xf
   14d78:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = BlockSize;
   14d7a:	883a      	ldrh	r2, [r7, #0]
   14d7c:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14d84:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) power << 4;
   14d86:	7efb      	ldrb	r3, [r7, #27]
   14d88:	ea4f 1203 	mov.w	r2, r3, lsl #4
   14d8c:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14d94:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
   14d96:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14d9e:	f04f 0202 	mov.w	r2, #2	; 0x2
   14da2:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
   14da4:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14dac:	f04f 0200 	mov.w	r2, #0	; 0x0
   14db0:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
   14db2:	f642 535c 	movw	r3, #11612	; 0x2d5c
   14db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14dba:	f04f 0201 	mov.w	r2, #1	; 0x1
   14dbe:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
   14dc0:	f642 505c 	movw	r0, #11612	; 0x2d5c
   14dc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   14dc8:	f7ed fab4 	bl	2334 <SDIO_DataConfig>

  TotalNumberOfBytes = BlockSize;
   14dcc:	883a      	ldrh	r2, [r7, #0]
   14dce:	f640 2300 	movw	r3, #2560	; 0xa00
   14dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14dd6:	601a      	str	r2, [r3, #0]
  StopCondition = 0;
   14dd8:	f640 2304 	movw	r3, #2564	; 0xa04
   14ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14de0:	f04f 0200 	mov.w	r2, #0	; 0x0
   14de4:	601a      	str	r2, [r3, #0]
  DestBuffer = readbuff;
   14de6:	f642 5340 	movw	r3, #11584	; 0x2d40
   14dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14dee:	687a      	ldr	r2, [r7, #4]
   14df0:	601a      	str	r2, [r3, #0]

  /* Send CMD17 READ_SINGLE_BLOCK */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)addr;
   14df2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14dfa:	68ba      	ldr	r2, [r7, #8]
   14dfc:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_READ_SINGLE_BLOCK;
   14dfe:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14e06:	f04f 0211 	mov.w	r2, #17	; 0x11
   14e0a:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   14e0c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14e14:	f04f 0240 	mov.w	r2, #64	; 0x40
   14e18:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   14e1a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14e22:	f04f 0200 	mov.w	r2, #0	; 0x0
   14e26:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   14e28:	f642 532c 	movw	r3, #11564	; 0x2d2c
   14e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14e30:	f44f 6280 	mov.w	r2, #1024	; 0x400
   14e34:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   14e36:	f642 502c 	movw	r0, #11564	; 0x2d2c
   14e3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   14e3e:	f7ed fa01 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_READ_SINGLE_BLOCK);
   14e42:	f04f 0011 	mov.w	r0, #17	; 0x11
   14e46:	f002 f897 	bl	16f78 <CmdResp1Error>
   14e4a:	4603      	mov	r3, r0
   14e4c:	60fb      	str	r3, [r7, #12]

  if (errorstatus != SD_OK)
   14e4e:	68fb      	ldr	r3, [r7, #12]
   14e50:	2b2a      	cmp	r3, #42
   14e52:	d105      	bne.n	14e60 <SD_ReadBlock+0x290>
   14e54:	e006      	b.n	14e64 <SD_ReadBlock+0x294>
      return(errorstatus);
    }
  }
  else
  {
    errorstatus = SD_INVALID_PARAMETER;
   14e56:	f04f 0326 	mov.w	r3, #38	; 0x26
   14e5a:	60fb      	str	r3, [r7, #12]
    return(errorstatus);
   14e5c:	68fb      	ldr	r3, [r7, #12]
   14e5e:	e0d8      	b.n	15012 <SD_ReadBlock+0x442>

  errorstatus = CmdResp1Error(SDIO_READ_SINGLE_BLOCK);

  if (errorstatus != SD_OK)
  {
    return(errorstatus);
   14e60:	68fb      	ldr	r3, [r7, #12]
   14e62:	e0d6      	b.n	15012 <SD_ReadBlock+0x442>
  }
  /* In case of single block transfer, no need of stop transfer at all.*/
  if (DeviceMode == SD_POLLING_MODE)
   14e64:	f240 0398 	movw	r3, #152	; 0x98
   14e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14e6c:	681b      	ldr	r3, [r3, #0]
   14e6e:	2b02      	cmp	r3, #2
   14e70:	f040 8085 	bne.w	14f7e <SD_ReadBlock+0x3ae>
  {
    /* Polling mode */
    while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
   14e74:	e01f      	b.n	14eb6 <SD_ReadBlock+0x2e6>
    {
      if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
   14e76:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   14e7a:	f7ed fb73 	bl	2564 <SDIO_GetFlagStatus>
   14e7e:	4603      	mov	r3, r0
   14e80:	2b00      	cmp	r3, #0
   14e82:	d018      	beq.n	14eb6 <SD_ReadBlock+0x2e6>
      {
        for (count = 0; count < 8; count++)
   14e84:	f04f 0300 	mov.w	r3, #0	; 0x0
   14e88:	613b      	str	r3, [r7, #16]
   14e8a:	e00d      	b.n	14ea8 <SD_ReadBlock+0x2d8>
        {
          *(tempbuff + count) = SDIO_ReadData();
   14e8c:	693b      	ldr	r3, [r7, #16]
   14e8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   14e92:	697a      	ldr	r2, [r7, #20]
   14e94:	eb02 0403 	add.w	r4, r2, r3
   14e98:	f7ed fab6 	bl	2408 <SDIO_ReadData>
   14e9c:	4603      	mov	r3, r0
   14e9e:	6023      	str	r3, [r4, #0]
    /* Polling mode */
    while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
    {
      if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
      {
        for (count = 0; count < 8; count++)
   14ea0:	693b      	ldr	r3, [r7, #16]
   14ea2:	f103 0301 	add.w	r3, r3, #1	; 0x1
   14ea6:	613b      	str	r3, [r7, #16]
   14ea8:	693b      	ldr	r3, [r7, #16]
   14eaa:	2b07      	cmp	r3, #7
   14eac:	d9ee      	bls.n	14e8c <SD_ReadBlock+0x2bc>
        {
          *(tempbuff + count) = SDIO_ReadData();
        }
        tempbuff += 8;
   14eae:	697b      	ldr	r3, [r7, #20]
   14eb0:	f103 0320 	add.w	r3, r3, #32	; 0x20
   14eb4:	617b      	str	r3, [r7, #20]
  }
  /* In case of single block transfer, no need of stop transfer at all.*/
  if (DeviceMode == SD_POLLING_MODE)
  {
    /* Polling mode */
    while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
   14eb6:	f248 0300 	movw	r3, #32768	; 0x8000
   14eba:	f2c4 0301 	movt	r3, #16385	; 0x4001
   14ebe:	6b5a      	ldr	r2, [r3, #52]
   14ec0:	f240 632a 	movw	r3, #1578	; 0x62a
   14ec4:	f2c0 0300 	movt	r3, #0	; 0x0
   14ec8:	ea02 0303 	and.w	r3, r2, r3
   14ecc:	2b00      	cmp	r3, #0
   14ece:	d0d2      	beq.n	14e76 <SD_ReadBlock+0x2a6>
        }
        tempbuff += 8;
      }
    }

    if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
   14ed0:	f04f 0008 	mov.w	r0, #8	; 0x8
   14ed4:	f7ed fb46 	bl	2564 <SDIO_GetFlagStatus>
   14ed8:	4603      	mov	r3, r0
   14eda:	2b00      	cmp	r3, #0
   14edc:	d008      	beq.n	14ef0 <SD_ReadBlock+0x320>
    {
      SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
   14ede:	f04f 0008 	mov.w	r0, #8	; 0x8
   14ee2:	f7ed fb5f 	bl	25a4 <SDIO_ClearFlag>
      errorstatus = SD_DATA_TIMEOUT;
   14ee6:	f04f 0304 	mov.w	r3, #4	; 0x4
   14eea:	60fb      	str	r3, [r7, #12]
      return(errorstatus);
   14eec:	68fb      	ldr	r3, [r7, #12]
   14eee:	e090      	b.n	15012 <SD_ReadBlock+0x442>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
   14ef0:	f04f 0002 	mov.w	r0, #2	; 0x2
   14ef4:	f7ed fb36 	bl	2564 <SDIO_GetFlagStatus>
   14ef8:	4603      	mov	r3, r0
   14efa:	2b00      	cmp	r3, #0
   14efc:	d008      	beq.n	14f10 <SD_ReadBlock+0x340>
    {
      SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
   14efe:	f04f 0002 	mov.w	r0, #2	; 0x2
   14f02:	f7ed fb4f 	bl	25a4 <SDIO_ClearFlag>
      errorstatus = SD_DATA_CRC_FAIL;
   14f06:	f04f 0302 	mov.w	r3, #2	; 0x2
   14f0a:	60fb      	str	r3, [r7, #12]
      return(errorstatus);
   14f0c:	68fb      	ldr	r3, [r7, #12]
   14f0e:	e080      	b.n	15012 <SD_ReadBlock+0x442>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
   14f10:	f04f 0020 	mov.w	r0, #32	; 0x20
   14f14:	f7ed fb26 	bl	2564 <SDIO_GetFlagStatus>
   14f18:	4603      	mov	r3, r0
   14f1a:	2b00      	cmp	r3, #0
   14f1c:	d008      	beq.n	14f30 <SD_ReadBlock+0x360>
    {
      SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
   14f1e:	f04f 0020 	mov.w	r0, #32	; 0x20
   14f22:	f7ed fb3f 	bl	25a4 <SDIO_ClearFlag>
      errorstatus = SD_RX_OVERRUN;
   14f26:	f04f 0306 	mov.w	r3, #6	; 0x6
   14f2a:	60fb      	str	r3, [r7, #12]
      return(errorstatus);
   14f2c:	68fb      	ldr	r3, [r7, #12]
   14f2e:	e070      	b.n	15012 <SD_ReadBlock+0x442>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
   14f30:	f44f 7000 	mov.w	r0, #512	; 0x200
   14f34:	f7ed fb16 	bl	2564 <SDIO_GetFlagStatus>
   14f38:	4603      	mov	r3, r0
   14f3a:	2b00      	cmp	r3, #0
   14f3c:	d012      	beq.n	14f64 <SD_ReadBlock+0x394>
    {
      SDIO_ClearFlag(SDIO_FLAG_STBITERR);
   14f3e:	f44f 7000 	mov.w	r0, #512	; 0x200
   14f42:	f7ed fb2f 	bl	25a4 <SDIO_ClearFlag>
      errorstatus = SD_START_BIT_ERR;
   14f46:	f04f 0307 	mov.w	r3, #7	; 0x7
   14f4a:	60fb      	str	r3, [r7, #12]
      return(errorstatus);
   14f4c:	68fb      	ldr	r3, [r7, #12]
   14f4e:	e060      	b.n	15012 <SD_ReadBlock+0x442>
    }
    while (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
    {
      *tempbuff = SDIO_ReadData();
   14f50:	f7ed fa5a 	bl	2408 <SDIO_ReadData>
   14f54:	4602      	mov	r2, r0
   14f56:	697b      	ldr	r3, [r7, #20]
   14f58:	601a      	str	r2, [r3, #0]
      tempbuff++;
   14f5a:	697b      	ldr	r3, [r7, #20]
   14f5c:	f103 0304 	add.w	r3, r3, #4	; 0x4
   14f60:	617b      	str	r3, [r7, #20]
   14f62:	e000      	b.n	14f66 <SD_ReadBlock+0x396>
    {
      SDIO_ClearFlag(SDIO_FLAG_STBITERR);
      errorstatus = SD_START_BIT_ERR;
      return(errorstatus);
    }
    while (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
   14f64:	bf00      	nop
   14f66:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
   14f6a:	f7ed fafb 	bl	2564 <SDIO_GetFlagStatus>
   14f6e:	4603      	mov	r3, r0
   14f70:	2b00      	cmp	r3, #0
   14f72:	d1ed      	bne.n	14f50 <SD_ReadBlock+0x380>
      *tempbuff = SDIO_ReadData();
      tempbuff++;
    }

    /* Clear all the static flags */
    SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   14f74:	f240 50ff 	movw	r0, #1535	; 0x5ff
   14f78:	f7ed fb14 	bl	25a4 <SDIO_ClearFlag>
   14f7c:	e048      	b.n	15010 <SD_ReadBlock+0x440>
  }
  else if (DeviceMode == SD_INTERRUPT_MODE)
   14f7e:	f240 0398 	movw	r3, #152	; 0x98
   14f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14f86:	681b      	ldr	r3, [r3, #0]
   14f88:	2b01      	cmp	r3, #1
   14f8a:	d120      	bne.n	14fce <SD_ReadBlock+0x3fe>
  {
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR, ENABLE);
   14f8c:	f248 302a 	movw	r0, #33578	; 0x832a
   14f90:	f04f 0101 	mov.w	r1, #1	; 0x1
   14f94:	f7ed f91c 	bl	21d0 <SDIO_ITConfig>
    while ((TransferEnd == 0) && (TransferError == SD_OK))
   14f98:	f640 2308 	movw	r3, #2568	; 0xa08
   14f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14fa0:	681b      	ldr	r3, [r3, #0]
   14fa2:	2b00      	cmp	r3, #0
   14fa4:	d106      	bne.n	14fb4 <SD_ReadBlock+0x3e4>
   14fa6:	f240 039c 	movw	r3, #156	; 0x9c
   14faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14fae:	681b      	ldr	r3, [r3, #0]
   14fb0:	2b2a      	cmp	r3, #42
   14fb2:	d0f1      	beq.n	14f98 <SD_ReadBlock+0x3c8>
    {}
    if (TransferError != SD_OK)
   14fb4:	f240 039c 	movw	r3, #156	; 0x9c
   14fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14fbc:	681b      	ldr	r3, [r3, #0]
   14fbe:	2b2a      	cmp	r3, #42
   14fc0:	d025      	beq.n	1500e <SD_ReadBlock+0x43e>
    {
      return(TransferError);
   14fc2:	f240 039c 	movw	r3, #156	; 0x9c
   14fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14fca:	681b      	ldr	r3, [r3, #0]
   14fcc:	e021      	b.n	15012 <SD_ReadBlock+0x442>
    }
  }
  else if (DeviceMode == SD_DMA_MODE)
   14fce:	f240 0398 	movw	r3, #152	; 0x98
   14fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14fd6:	681b      	ldr	r3, [r3, #0]
   14fd8:	2b00      	cmp	r3, #0
   14fda:	d119      	bne.n	15010 <SD_ReadBlock+0x440>
  {
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
   14fdc:	f240 302a 	movw	r0, #810	; 0x32a
   14fe0:	f04f 0101 	mov.w	r1, #1	; 0x1
   14fe4:	f7ed f8f4 	bl	21d0 <SDIO_ITConfig>
    SDIO_DMACmd(ENABLE);
   14fe8:	f04f 0001 	mov.w	r0, #1	; 0x1
   14fec:	f7ed f91a 	bl	2224 <SDIO_DMACmd>
    DMA_RxConfiguration(readbuff, BlockSize);
   14ff0:	883b      	ldrh	r3, [r7, #0]
   14ff2:	6878      	ldr	r0, [r7, #4]
   14ff4:	4619      	mov	r1, r3
   14ff6:	f002 fe0b 	bl	17c10 <DMA_RxConfiguration>
    while (DMA_GetFlagStatus(DMA2_FLAG_TC4) == RESET)
   14ffa:	f242 0000 	movw	r0, #8192	; 0x2000
   14ffe:	f2c1 0000 	movt	r0, #4096	; 0x1000
   15002:	f7ee feb3 	bl	3d6c <DMA_GetFlagStatus>
   15006:	4603      	mov	r3, r0
   15008:	2b00      	cmp	r3, #0
   1500a:	d0f6      	beq.n	14ffa <SD_ReadBlock+0x42a>
   1500c:	e000      	b.n	15010 <SD_ReadBlock+0x440>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR, ENABLE);
    while ((TransferEnd == 0) && (TransferError == SD_OK))
    {}
    if (TransferError != SD_OK)
    {
      return(TransferError);
   1500e:	bf00      	nop
    SDIO_DMACmd(ENABLE);
    DMA_RxConfiguration(readbuff, BlockSize);
    while (DMA_GetFlagStatus(DMA2_FLAG_TC4) == RESET)
    {}
  }
  return(errorstatus);
   15010:	68fb      	ldr	r3, [r7, #12]
}
   15012:	4618      	mov	r0, r3
   15014:	f107 071c 	add.w	r7, r7, #28	; 0x1c
   15018:	46bd      	mov	sp, r7
   1501a:	bd90      	pop	{r4, r7, pc}

0001501c <SD_ReadMultiBlocks>:
  * @param  BlockSize: the SD card Data block size.
  * @param  NumberOfBlocks: number of blocks to be read.
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_ReadMultiBlocks(uint32_t addr, uint32_t *readbuff, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
   1501c:	b590      	push	{r4, r7, lr}
   1501e:	b088      	sub	sp, #32
   15020:	af00      	add	r7, sp, #0
   15022:	60f8      	str	r0, [r7, #12]
   15024:	60b9      	str	r1, [r7, #8]
   15026:	603b      	str	r3, [r7, #0]
   15028:	4613      	mov	r3, r2
   1502a:	80bb      	strh	r3, [r7, #4]
  SD_Error errorstatus = SD_OK;
   1502c:	f04f 032a 	mov.w	r3, #42	; 0x2a
   15030:	613b      	str	r3, [r7, #16]
  uint32_t count = 0, *tempbuff = readbuff;
   15032:	f04f 0300 	mov.w	r3, #0	; 0x0
   15036:	617b      	str	r3, [r7, #20]
   15038:	68bb      	ldr	r3, [r7, #8]
   1503a:	61bb      	str	r3, [r7, #24]
  uint8_t power = 0;
   1503c:	f04f 0300 	mov.w	r3, #0	; 0x0
   15040:	77fb      	strb	r3, [r7, #31]

  if (NULL == readbuff)
   15042:	68bb      	ldr	r3, [r7, #8]
   15044:	2b00      	cmp	r3, #0
   15046:	d104      	bne.n	15052 <SD_ReadMultiBlocks+0x36>
  {
    errorstatus = SD_INVALID_PARAMETER;
   15048:	f04f 0326 	mov.w	r3, #38	; 0x26
   1504c:	613b      	str	r3, [r7, #16]
    return(errorstatus);
   1504e:	693b      	ldr	r3, [r7, #16]
   15050:	e286      	b.n	15560 <SD_ReadMultiBlocks+0x544>
  }

  TransferError = SD_OK;
   15052:	f240 039c 	movw	r3, #156	; 0x9c
   15056:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1505a:	f04f 022a 	mov.w	r2, #42	; 0x2a
   1505e:	601a      	str	r2, [r3, #0]
  TransferEnd = 0;
   15060:	f640 2308 	movw	r3, #2568	; 0xa08
   15064:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15068:	f04f 0200 	mov.w	r2, #0	; 0x0
   1506c:	601a      	str	r2, [r3, #0]
  TotalNumberOfBytes = 0;
   1506e:	f640 2300 	movw	r3, #2560	; 0xa00
   15072:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15076:	f04f 0200 	mov.w	r2, #0	; 0x0
   1507a:	601a      	str	r2, [r3, #0]

  /* Clear all DPSM configuration */
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
   1507c:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15080:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15084:	f64f 72ff 	movw	r2, #65535	; 0xffff
   15088:	f2c0 020f 	movt	r2, #15	; 0xf
   1508c:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = 0;
   1508e:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15092:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15096:	f04f 0200 	mov.w	r2, #0	; 0x0
   1509a:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
   1509c:	f642 535c 	movw	r3, #11612	; 0x2d5c
   150a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   150a4:	f04f 0200 	mov.w	r2, #0	; 0x0
   150a8:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
   150aa:	f642 535c 	movw	r3, #11612	; 0x2d5c
   150ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   150b2:	f04f 0200 	mov.w	r2, #0	; 0x0
   150b6:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
   150b8:	f642 535c 	movw	r3, #11612	; 0x2d5c
   150bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   150c0:	f04f 0200 	mov.w	r2, #0	; 0x0
   150c4:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Disable;
   150c6:	f642 535c 	movw	r3, #11612	; 0x2d5c
   150ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   150ce:	f04f 0200 	mov.w	r2, #0	; 0x0
   150d2:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
   150d4:	f642 505c 	movw	r0, #11612	; 0x2d5c
   150d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
   150dc:	f7ed f92a 	bl	2334 <SDIO_DataConfig>
  SDIO_DMACmd(DISABLE);
   150e0:	f04f 0000 	mov.w	r0, #0	; 0x0
   150e4:	f7ed f89e 	bl	2224 <SDIO_DMACmd>

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
   150e8:	f04f 0000 	mov.w	r0, #0	; 0x0
   150ec:	f7ed f90c 	bl	2308 <SDIO_GetResponse>
   150f0:	4603      	mov	r3, r0
   150f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   150f6:	2b00      	cmp	r3, #0
   150f8:	d004      	beq.n	15104 <SD_ReadMultiBlocks+0xe8>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
   150fa:	f04f 030e 	mov.w	r3, #14	; 0xe
   150fe:	613b      	str	r3, [r7, #16]
    return(errorstatus);
   15100:	693b      	ldr	r3, [r7, #16]
   15102:	e22d      	b.n	15560 <SD_ReadMultiBlocks+0x544>
  }

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
   15104:	f640 13d8 	movw	r3, #2520	; 0x9d8
   15108:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1510c:	681b      	ldr	r3, [r3, #0]
   1510e:	2b02      	cmp	r3, #2
   15110:	d106      	bne.n	15120 <SD_ReadMultiBlocks+0x104>
  {
    BlockSize = 512;
   15112:	f44f 7300 	mov.w	r3, #512	; 0x200
   15116:	80bb      	strh	r3, [r7, #4]
    addr /= 512;
   15118:	68fb      	ldr	r3, [r7, #12]
   1511a:	ea4f 2353 	mov.w	r3, r3, lsr #9
   1511e:	60fb      	str	r3, [r7, #12]
  }
  
  if ((BlockSize > 0) && (BlockSize <= 2048) && (0 == (BlockSize & (BlockSize - 1))))
   15120:	88bb      	ldrh	r3, [r7, #4]
   15122:	2b00      	cmp	r3, #0
   15124:	d048      	beq.n	151b8 <SD_ReadMultiBlocks+0x19c>
   15126:	88bb      	ldrh	r3, [r7, #4]
   15128:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   1512c:	d844      	bhi.n	151b8 <SD_ReadMultiBlocks+0x19c>
   1512e:	88ba      	ldrh	r2, [r7, #4]
   15130:	88bb      	ldrh	r3, [r7, #4]
   15132:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   15136:	ea02 0303 	and.w	r3, r2, r3
   1513a:	2b00      	cmp	r3, #0
   1513c:	d13c      	bne.n	151b8 <SD_ReadMultiBlocks+0x19c>
  {
    power = convert_from_bytes_to_power_of_two(BlockSize);
   1513e:	88bb      	ldrh	r3, [r7, #4]
   15140:	4618      	mov	r0, r3
   15142:	f002 fcd3 	bl	17aec <convert_from_bytes_to_power_of_two>
   15146:	4603      	mov	r3, r0
   15148:	77fb      	strb	r3, [r7, #31]

    /* Set Block Size for Card */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
   1514a:	88ba      	ldrh	r2, [r7, #4]
   1514c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15150:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15154:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SET_BLOCKLEN;
   15156:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1515a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1515e:	f04f 0210 	mov.w	r2, #16	; 0x10
   15162:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   15164:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15168:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1516c:	f04f 0240 	mov.w	r2, #64	; 0x40
   15170:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   15172:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15176:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1517a:	f04f 0200 	mov.w	r2, #0	; 0x0
   1517e:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   15180:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15184:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15188:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1518c:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   1518e:	f642 502c 	movw	r0, #11564	; 0x2d2c
   15192:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15196:	f7ed f855 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SDIO_SET_BLOCKLEN);
   1519a:	f04f 0010 	mov.w	r0, #16	; 0x10
   1519e:	f001 feeb 	bl	16f78 <CmdResp1Error>
   151a2:	4603      	mov	r3, r0
   151a4:	613b      	str	r3, [r7, #16]

    if (SD_OK != errorstatus)
   151a6:	693b      	ldr	r3, [r7, #16]
   151a8:	2b2a      	cmp	r3, #42
   151aa:	d001      	beq.n	151b0 <SD_ReadMultiBlocks+0x194>
    {
      return(errorstatus);
   151ac:	693b      	ldr	r3, [r7, #16]
   151ae:	e1d7      	b.n	15560 <SD_ReadMultiBlocks+0x544>
  {
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
  }

  if (NumberOfBlocks > 1)
   151b0:	683b      	ldr	r3, [r7, #0]
   151b2:	2b01      	cmp	r3, #1
   151b4:	d805      	bhi.n	151c2 <SD_ReadMultiBlocks+0x1a6>
   151b6:	e1d2      	b.n	1555e <SD_ReadMultiBlocks+0x542>
      return(errorstatus);
    }
  }
  else
  {
    errorstatus = SD_INVALID_PARAMETER;
   151b8:	f04f 0326 	mov.w	r3, #38	; 0x26
   151bc:	613b      	str	r3, [r7, #16]
    return(errorstatus);
   151be:	693b      	ldr	r3, [r7, #16]
   151c0:	e1ce      	b.n	15560 <SD_ReadMultiBlocks+0x544>
  }

  if (NumberOfBlocks > 1)
  {
    /* Common to all modes */
    if (NumberOfBlocks * BlockSize > SD_MAX_DATA_LENGTH)
   151c2:	88bb      	ldrh	r3, [r7, #4]
   151c4:	683a      	ldr	r2, [r7, #0]
   151c6:	fb02 f203 	mul.w	r2, r2, r3
   151ca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
   151ce:	429a      	cmp	r2, r3
   151d0:	d904      	bls.n	151dc <SD_ReadMultiBlocks+0x1c0>
    {
      errorstatus = SD_INVALID_PARAMETER;
   151d2:	f04f 0326 	mov.w	r3, #38	; 0x26
   151d6:	613b      	str	r3, [r7, #16]
      return(errorstatus);
   151d8:	693b      	ldr	r3, [r7, #16]
   151da:	e1c1      	b.n	15560 <SD_ReadMultiBlocks+0x544>
    }

    TotalNumberOfBytes = NumberOfBlocks * BlockSize;
   151dc:	88bb      	ldrh	r3, [r7, #4]
   151de:	683a      	ldr	r2, [r7, #0]
   151e0:	fb02 f203 	mul.w	r2, r2, r3
   151e4:	f640 2300 	movw	r3, #2560	; 0xa00
   151e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   151ec:	601a      	str	r2, [r3, #0]
    StopCondition = 1;
   151ee:	f640 2304 	movw	r3, #2564	; 0xa04
   151f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   151f6:	f04f 0201 	mov.w	r2, #1	; 0x1
   151fa:	601a      	str	r2, [r3, #0]
    DestBuffer = readbuff;
   151fc:	f642 5340 	movw	r3, #11584	; 0x2d40
   15200:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15204:	68ba      	ldr	r2, [r7, #8]
   15206:	601a      	str	r2, [r3, #0]

    SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
   15208:	f642 535c 	movw	r3, #11612	; 0x2d5c
   1520c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15210:	f64f 72ff 	movw	r2, #65535	; 0xffff
   15214:	f2c0 020f 	movt	r2, #15	; 0xf
   15218:	601a      	str	r2, [r3, #0]
    SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
   1521a:	88bb      	ldrh	r3, [r7, #4]
   1521c:	683a      	ldr	r2, [r7, #0]
   1521e:	fb02 f203 	mul.w	r2, r2, r3
   15222:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15226:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1522a:	605a      	str	r2, [r3, #4]
    SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) power << 4;
   1522c:	7ffb      	ldrb	r3, [r7, #31]
   1522e:	ea4f 1203 	mov.w	r2, r3, lsl #4
   15232:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15236:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1523a:	609a      	str	r2, [r3, #8]
    SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
   1523c:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15240:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15244:	f04f 0202 	mov.w	r2, #2	; 0x2
   15248:	60da      	str	r2, [r3, #12]
    SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
   1524a:	f642 535c 	movw	r3, #11612	; 0x2d5c
   1524e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15252:	f04f 0200 	mov.w	r2, #0	; 0x0
   15256:	611a      	str	r2, [r3, #16]
    SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
   15258:	f642 535c 	movw	r3, #11612	; 0x2d5c
   1525c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15260:	f04f 0201 	mov.w	r2, #1	; 0x1
   15264:	615a      	str	r2, [r3, #20]
    SDIO_DataConfig(&SDIO_DataInitStructure);
   15266:	f642 505c 	movw	r0, #11612	; 0x2d5c
   1526a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1526e:	f7ed f861 	bl	2334 <SDIO_DataConfig>

    /* Send CMD18 READ_MULT_BLOCK with argument data address */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)addr;
   15272:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15276:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1527a:	68fa      	ldr	r2, [r7, #12]
   1527c:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_READ_MULT_BLOCK;
   1527e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15282:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15286:	f04f 0212 	mov.w	r2, #18	; 0x12
   1528a:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   1528c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15290:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15294:	f04f 0240 	mov.w	r2, #64	; 0x40
   15298:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   1529a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1529e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   152a2:	f04f 0200 	mov.w	r2, #0	; 0x0
   152a6:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   152a8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   152ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   152b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   152b4:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   152b6:	f642 502c 	movw	r0, #11564	; 0x2d2c
   152ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
   152be:	f7ec ffc1 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SDIO_READ_MULT_BLOCK);
   152c2:	f04f 0012 	mov.w	r0, #18	; 0x12
   152c6:	f001 fe57 	bl	16f78 <CmdResp1Error>
   152ca:	4603      	mov	r3, r0
   152cc:	613b      	str	r3, [r7, #16]

    if (errorstatus != SD_OK)
   152ce:	693b      	ldr	r3, [r7, #16]
   152d0:	2b2a      	cmp	r3, #42
   152d2:	d001      	beq.n	152d8 <SD_ReadMultiBlocks+0x2bc>
    {
      return(errorstatus);
   152d4:	693b      	ldr	r3, [r7, #16]
   152d6:	e143      	b.n	15560 <SD_ReadMultiBlocks+0x544>
    }

    if (DeviceMode == SD_POLLING_MODE)
   152d8:	f240 0398 	movw	r3, #152	; 0x98
   152dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   152e0:	681b      	ldr	r3, [r3, #0]
   152e2:	2b02      	cmp	r3, #2
   152e4:	f040 80d5 	bne.w	15492 <SD_ReadMultiBlocks+0x476>
    {
      /* Polling mode */
      while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DATAEND | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
   152e8:	e01f      	b.n	1532a <SD_ReadMultiBlocks+0x30e>
      {
        if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
   152ea:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   152ee:	f7ed f939 	bl	2564 <SDIO_GetFlagStatus>
   152f2:	4603      	mov	r3, r0
   152f4:	2b00      	cmp	r3, #0
   152f6:	d018      	beq.n	1532a <SD_ReadMultiBlocks+0x30e>
        {
          for (count = 0; count < SD_HALFFIFO; count++)
   152f8:	f04f 0300 	mov.w	r3, #0	; 0x0
   152fc:	617b      	str	r3, [r7, #20]
   152fe:	e00d      	b.n	1531c <SD_ReadMultiBlocks+0x300>
          {
            *(tempbuff + count) = SDIO_ReadData();
   15300:	697b      	ldr	r3, [r7, #20]
   15302:	ea4f 0383 	mov.w	r3, r3, lsl #2
   15306:	69ba      	ldr	r2, [r7, #24]
   15308:	eb02 0403 	add.w	r4, r2, r3
   1530c:	f7ed f87c 	bl	2408 <SDIO_ReadData>
   15310:	4603      	mov	r3, r0
   15312:	6023      	str	r3, [r4, #0]
      /* Polling mode */
      while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DATAEND | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
      {
        if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
        {
          for (count = 0; count < SD_HALFFIFO; count++)
   15314:	697b      	ldr	r3, [r7, #20]
   15316:	f103 0301 	add.w	r3, r3, #1	; 0x1
   1531a:	617b      	str	r3, [r7, #20]
   1531c:	697b      	ldr	r3, [r7, #20]
   1531e:	2b07      	cmp	r3, #7
   15320:	d9ee      	bls.n	15300 <SD_ReadMultiBlocks+0x2e4>
          {
            *(tempbuff + count) = SDIO_ReadData();
          }
          tempbuff += SD_HALFFIFO;
   15322:	69bb      	ldr	r3, [r7, #24]
   15324:	f103 0320 	add.w	r3, r3, #32	; 0x20
   15328:	61bb      	str	r3, [r7, #24]
    }

    if (DeviceMode == SD_POLLING_MODE)
    {
      /* Polling mode */
      while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DATAEND | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
   1532a:	f248 0300 	movw	r3, #32768	; 0x8000
   1532e:	f2c4 0301 	movt	r3, #16385	; 0x4001
   15332:	6b5a      	ldr	r2, [r3, #52]
   15334:	f240 332a 	movw	r3, #810	; 0x32a
   15338:	f2c0 0300 	movt	r3, #0	; 0x0
   1533c:	ea02 0303 	and.w	r3, r2, r3
   15340:	2b00      	cmp	r3, #0
   15342:	d0d2      	beq.n	152ea <SD_ReadMultiBlocks+0x2ce>
          }
          tempbuff += SD_HALFFIFO;
        }
      }

      if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
   15344:	f04f 0008 	mov.w	r0, #8	; 0x8
   15348:	f7ed f90c 	bl	2564 <SDIO_GetFlagStatus>
   1534c:	4603      	mov	r3, r0
   1534e:	2b00      	cmp	r3, #0
   15350:	d008      	beq.n	15364 <SD_ReadMultiBlocks+0x348>
      {
        SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
   15352:	f04f 0008 	mov.w	r0, #8	; 0x8
   15356:	f7ed f925 	bl	25a4 <SDIO_ClearFlag>
        errorstatus = SD_DATA_TIMEOUT;
   1535a:	f04f 0304 	mov.w	r3, #4	; 0x4
   1535e:	613b      	str	r3, [r7, #16]
        return(errorstatus);
   15360:	693b      	ldr	r3, [r7, #16]
   15362:	e0fd      	b.n	15560 <SD_ReadMultiBlocks+0x544>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
   15364:	f04f 0002 	mov.w	r0, #2	; 0x2
   15368:	f7ed f8fc 	bl	2564 <SDIO_GetFlagStatus>
   1536c:	4603      	mov	r3, r0
   1536e:	2b00      	cmp	r3, #0
   15370:	d008      	beq.n	15384 <SD_ReadMultiBlocks+0x368>
      {
        SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
   15372:	f04f 0002 	mov.w	r0, #2	; 0x2
   15376:	f7ed f915 	bl	25a4 <SDIO_ClearFlag>
        errorstatus = SD_DATA_CRC_FAIL;
   1537a:	f04f 0302 	mov.w	r3, #2	; 0x2
   1537e:	613b      	str	r3, [r7, #16]
        return(errorstatus);
   15380:	693b      	ldr	r3, [r7, #16]
   15382:	e0ed      	b.n	15560 <SD_ReadMultiBlocks+0x544>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
   15384:	f04f 0020 	mov.w	r0, #32	; 0x20
   15388:	f7ed f8ec 	bl	2564 <SDIO_GetFlagStatus>
   1538c:	4603      	mov	r3, r0
   1538e:	2b00      	cmp	r3, #0
   15390:	d008      	beq.n	153a4 <SD_ReadMultiBlocks+0x388>
      {
        SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
   15392:	f04f 0020 	mov.w	r0, #32	; 0x20
   15396:	f7ed f905 	bl	25a4 <SDIO_ClearFlag>
        errorstatus = SD_RX_OVERRUN;
   1539a:	f04f 0306 	mov.w	r3, #6	; 0x6
   1539e:	613b      	str	r3, [r7, #16]
        return(errorstatus);
   153a0:	693b      	ldr	r3, [r7, #16]
   153a2:	e0dd      	b.n	15560 <SD_ReadMultiBlocks+0x544>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
   153a4:	f44f 7000 	mov.w	r0, #512	; 0x200
   153a8:	f7ed f8dc 	bl	2564 <SDIO_GetFlagStatus>
   153ac:	4603      	mov	r3, r0
   153ae:	2b00      	cmp	r3, #0
   153b0:	d012      	beq.n	153d8 <SD_ReadMultiBlocks+0x3bc>
      {
        SDIO_ClearFlag(SDIO_FLAG_STBITERR);
   153b2:	f44f 7000 	mov.w	r0, #512	; 0x200
   153b6:	f7ed f8f5 	bl	25a4 <SDIO_ClearFlag>
        errorstatus = SD_START_BIT_ERR;
   153ba:	f04f 0307 	mov.w	r3, #7	; 0x7
   153be:	613b      	str	r3, [r7, #16]
        return(errorstatus);
   153c0:	693b      	ldr	r3, [r7, #16]
   153c2:	e0cd      	b.n	15560 <SD_ReadMultiBlocks+0x544>
      }
      while (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
      {
        *tempbuff = SDIO_ReadData();
   153c4:	f7ed f820 	bl	2408 <SDIO_ReadData>
   153c8:	4602      	mov	r2, r0
   153ca:	69bb      	ldr	r3, [r7, #24]
   153cc:	601a      	str	r2, [r3, #0]
        tempbuff++;
   153ce:	69bb      	ldr	r3, [r7, #24]
   153d0:	f103 0304 	add.w	r3, r3, #4	; 0x4
   153d4:	61bb      	str	r3, [r7, #24]
   153d6:	e000      	b.n	153da <SD_ReadMultiBlocks+0x3be>
      {
        SDIO_ClearFlag(SDIO_FLAG_STBITERR);
        errorstatus = SD_START_BIT_ERR;
        return(errorstatus);
      }
      while (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
   153d8:	bf00      	nop
   153da:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
   153de:	f7ed f8c1 	bl	2564 <SDIO_GetFlagStatus>
   153e2:	4603      	mov	r3, r0
   153e4:	2b00      	cmp	r3, #0
   153e6:	d1ed      	bne.n	153c4 <SD_ReadMultiBlocks+0x3a8>
      {
        *tempbuff = SDIO_ReadData();
        tempbuff++;
      }

      if (SDIO_GetFlagStatus(SDIO_FLAG_DATAEND) != RESET)
   153e8:	f44f 7080 	mov.w	r0, #256	; 0x100
   153ec:	f7ed f8ba 	bl	2564 <SDIO_GetFlagStatus>
   153f0:	4603      	mov	r3, r0
   153f2:	2b00      	cmp	r3, #0
   153f4:	d048      	beq.n	15488 <SD_ReadMultiBlocks+0x46c>
      {
        /* In Case Of SD-CARD Send Command STOP_TRANSMISSION */
        if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType))
   153f6:	f640 13d8 	movw	r3, #2520	; 0x9d8
   153fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   153fe:	681b      	ldr	r3, [r3, #0]
   15400:	2b00      	cmp	r3, #0
   15402:	d00d      	beq.n	15420 <SD_ReadMultiBlocks+0x404>
   15404:	f640 13d8 	movw	r3, #2520	; 0x9d8
   15408:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1540c:	681b      	ldr	r3, [r3, #0]
   1540e:	2b02      	cmp	r3, #2
   15410:	d006      	beq.n	15420 <SD_ReadMultiBlocks+0x404>
   15412:	f640 13d8 	movw	r3, #2520	; 0x9d8
   15416:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1541a:	681b      	ldr	r3, [r3, #0]
   1541c:	2b01      	cmp	r3, #1
   1541e:	d133      	bne.n	15488 <SD_ReadMultiBlocks+0x46c>
        {
          /* Send CMD12 STOP_TRANSMISSION */
          SDIO_CmdInitStructure.SDIO_Argument = 0x0;
   15420:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15424:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15428:	f04f 0200 	mov.w	r2, #0	; 0x0
   1542c:	601a      	str	r2, [r3, #0]
          SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_STOP_TRANSMISSION;
   1542e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15432:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15436:	f04f 020c 	mov.w	r2, #12	; 0xc
   1543a:	605a      	str	r2, [r3, #4]
          SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   1543c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15440:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15444:	f04f 0240 	mov.w	r2, #64	; 0x40
   15448:	609a      	str	r2, [r3, #8]
          SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   1544a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1544e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15452:	f04f 0200 	mov.w	r2, #0	; 0x0
   15456:	60da      	str	r2, [r3, #12]
          SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   15458:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1545c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15460:	f44f 6280 	mov.w	r2, #1024	; 0x400
   15464:	611a      	str	r2, [r3, #16]
          SDIO_SendCommand(&SDIO_CmdInitStructure);
   15466:	f642 502c 	movw	r0, #11564	; 0x2d2c
   1546a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1546e:	f7ec fee9 	bl	2244 <SDIO_SendCommand>

          errorstatus = CmdResp1Error(SDIO_STOP_TRANSMISSION);
   15472:	f04f 000c 	mov.w	r0, #12	; 0xc
   15476:	f001 fd7f 	bl	16f78 <CmdResp1Error>
   1547a:	4603      	mov	r3, r0
   1547c:	613b      	str	r3, [r7, #16]

          if (errorstatus != SD_OK)
   1547e:	693b      	ldr	r3, [r7, #16]
   15480:	2b2a      	cmp	r3, #42
   15482:	d001      	beq.n	15488 <SD_ReadMultiBlocks+0x46c>
          {
            return(errorstatus);
   15484:	693b      	ldr	r3, [r7, #16]
   15486:	e06b      	b.n	15560 <SD_ReadMultiBlocks+0x544>
          }
        }
      }
      /* Clear all the static flags */
      SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   15488:	f240 50ff 	movw	r0, #1535	; 0x5ff
   1548c:	f7ed f88a 	bl	25a4 <SDIO_ClearFlag>
   15490:	e065      	b.n	1555e <SD_ReadMultiBlocks+0x542>
    }
    else if (DeviceMode == SD_INTERRUPT_MODE)
   15492:	f240 0398 	movw	r3, #152	; 0x98
   15496:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1549a:	681b      	ldr	r3, [r3, #0]
   1549c:	2b01      	cmp	r3, #1
   1549e:	d120      	bne.n	154e2 <SD_ReadMultiBlocks+0x4c6>
    {
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR, ENABLE);
   154a0:	f248 302a 	movw	r0, #33578	; 0x832a
   154a4:	f04f 0101 	mov.w	r1, #1	; 0x1
   154a8:	f7ec fe92 	bl	21d0 <SDIO_ITConfig>
      while ((TransferEnd == 0) && (TransferError == SD_OK))
   154ac:	f640 2308 	movw	r3, #2568	; 0xa08
   154b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   154b4:	681b      	ldr	r3, [r3, #0]
   154b6:	2b00      	cmp	r3, #0
   154b8:	d106      	bne.n	154c8 <SD_ReadMultiBlocks+0x4ac>
   154ba:	f240 039c 	movw	r3, #156	; 0x9c
   154be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   154c2:	681b      	ldr	r3, [r3, #0]
   154c4:	2b2a      	cmp	r3, #42
   154c6:	d0f1      	beq.n	154ac <SD_ReadMultiBlocks+0x490>
      {}
      if (TransferError != SD_OK)
   154c8:	f240 039c 	movw	r3, #156	; 0x9c
   154cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   154d0:	681b      	ldr	r3, [r3, #0]
   154d2:	2b2a      	cmp	r3, #42
   154d4:	d042      	beq.n	1555c <SD_ReadMultiBlocks+0x540>
      {
        return(TransferError);
   154d6:	f240 039c 	movw	r3, #156	; 0x9c
   154da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   154de:	681b      	ldr	r3, [r3, #0]
   154e0:	e03e      	b.n	15560 <SD_ReadMultiBlocks+0x544>
      }
    }
    else if (DeviceMode == SD_DMA_MODE)
   154e2:	f240 0398 	movw	r3, #152	; 0x98
   154e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   154ea:	681b      	ldr	r3, [r3, #0]
   154ec:	2b00      	cmp	r3, #0
   154ee:	d136      	bne.n	1555e <SD_ReadMultiBlocks+0x542>
    {
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
   154f0:	f240 302a 	movw	r0, #810	; 0x32a
   154f4:	f04f 0101 	mov.w	r1, #1	; 0x1
   154f8:	f7ec fe6a 	bl	21d0 <SDIO_ITConfig>
      SDIO_DMACmd(ENABLE);
   154fc:	f04f 0001 	mov.w	r0, #1	; 0x1
   15500:	f7ec fe90 	bl	2224 <SDIO_DMACmd>
      DMA_RxConfiguration(readbuff, (NumberOfBlocks * BlockSize));
   15504:	88bb      	ldrh	r3, [r7, #4]
   15506:	683a      	ldr	r2, [r7, #0]
   15508:	fb02 f303 	mul.w	r3, r2, r3
   1550c:	68b8      	ldr	r0, [r7, #8]
   1550e:	4619      	mov	r1, r3
   15510:	f002 fb7e 	bl	17c10 <DMA_RxConfiguration>
      while (DMA_GetFlagStatus(DMA2_FLAG_TC4) == RESET)
   15514:	f242 0000 	movw	r0, #8192	; 0x2000
   15518:	f2c1 0000 	movt	r0, #4096	; 0x1000
   1551c:	f7ee fc26 	bl	3d6c <DMA_GetFlagStatus>
   15520:	4603      	mov	r3, r0
   15522:	2b00      	cmp	r3, #0
   15524:	d0f6      	beq.n	15514 <SD_ReadMultiBlocks+0x4f8>
      {}
      while ((TransferEnd == 0) && (TransferError == SD_OK))
   15526:	f640 2308 	movw	r3, #2568	; 0xa08
   1552a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1552e:	681b      	ldr	r3, [r3, #0]
   15530:	2b00      	cmp	r3, #0
   15532:	d106      	bne.n	15542 <SD_ReadMultiBlocks+0x526>
   15534:	f240 039c 	movw	r3, #156	; 0x9c
   15538:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1553c:	681b      	ldr	r3, [r3, #0]
   1553e:	2b2a      	cmp	r3, #42
   15540:	d0f1      	beq.n	15526 <SD_ReadMultiBlocks+0x50a>
      {}
      if (TransferError != SD_OK)
   15542:	f240 039c 	movw	r3, #156	; 0x9c
   15546:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1554a:	681b      	ldr	r3, [r3, #0]
   1554c:	2b2a      	cmp	r3, #42
   1554e:	d006      	beq.n	1555e <SD_ReadMultiBlocks+0x542>
      {
        return(TransferError);
   15550:	f240 039c 	movw	r3, #156	; 0x9c
   15554:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15558:	681b      	ldr	r3, [r3, #0]
   1555a:	e001      	b.n	15560 <SD_ReadMultiBlocks+0x544>
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR, ENABLE);
      while ((TransferEnd == 0) && (TransferError == SD_OK))
      {}
      if (TransferError != SD_OK)
      {
        return(TransferError);
   1555c:	bf00      	nop
      {
        return(TransferError);
      }
    }
  }
  return(errorstatus);
   1555e:	693b      	ldr	r3, [r7, #16]
}
   15560:	4618      	mov	r0, r3
   15562:	f107 0720 	add.w	r7, r7, #32	; 0x20
   15566:	46bd      	mov	sp, r7
   15568:	bd90      	pop	{r4, r7, pc}
   1556a:	46c0      	nop			(mov r8, r8)

0001556c <SD_WriteBlock>:
  *   transferred.
  * @param  BlockSize: the SD card Data block size.
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_WriteBlock(uint32_t addr, uint32_t *writebuff, uint16_t BlockSize)
{
   1556c:	b580      	push	{r7, lr}
   1556e:	b08c      	sub	sp, #48
   15570:	af00      	add	r7, sp, #0
   15572:	60b8      	str	r0, [r7, #8]
   15574:	6079      	str	r1, [r7, #4]
   15576:	4613      	mov	r3, r2
   15578:	803b      	strh	r3, [r7, #0]
  SD_Error errorstatus = SD_OK;
   1557a:	f04f 032a 	mov.w	r3, #42	; 0x2a
   1557e:	613b      	str	r3, [r7, #16]
  uint8_t  power = 0, cardstate = 0;
   15580:	f04f 0300 	mov.w	r3, #0	; 0x0
   15584:	75fb      	strb	r3, [r7, #23]
   15586:	f04f 0300 	mov.w	r3, #0	; 0x0
   1558a:	73fb      	strb	r3, [r7, #15]
  uint32_t timeout = 0, bytestransferred = 0;
   1558c:	f04f 0300 	mov.w	r3, #0	; 0x0
   15590:	61bb      	str	r3, [r7, #24]
   15592:	f04f 0300 	mov.w	r3, #0	; 0x0
   15596:	61fb      	str	r3, [r7, #28]
  uint32_t cardstatus = 0, count = 0, restwords = 0;
   15598:	f04f 0300 	mov.w	r3, #0	; 0x0
   1559c:	623b      	str	r3, [r7, #32]
   1559e:	f04f 0300 	mov.w	r3, #0	; 0x0
   155a2:	627b      	str	r3, [r7, #36]
   155a4:	f04f 0300 	mov.w	r3, #0	; 0x0
   155a8:	62bb      	str	r3, [r7, #40]
  uint32_t *tempbuff = writebuff;
   155aa:	687b      	ldr	r3, [r7, #4]
   155ac:	62fb      	str	r3, [r7, #44]

  if (writebuff == NULL)
   155ae:	687b      	ldr	r3, [r7, #4]
   155b0:	2b00      	cmp	r3, #0
   155b2:	d104      	bne.n	155be <SD_WriteBlock+0x52>
  {
    errorstatus = SD_INVALID_PARAMETER;
   155b4:	f04f 0326 	mov.w	r3, #38	; 0x26
   155b8:	613b      	str	r3, [r7, #16]
    return(errorstatus);
   155ba:	693b      	ldr	r3, [r7, #16]
   155bc:	e305      	b.n	15bca <SD_WriteBlock+0x65e>
  }

  TransferError = SD_OK;
   155be:	f240 039c 	movw	r3, #156	; 0x9c
   155c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   155c6:	f04f 022a 	mov.w	r2, #42	; 0x2a
   155ca:	601a      	str	r2, [r3, #0]
  TransferEnd = 0;
   155cc:	f640 2308 	movw	r3, #2568	; 0xa08
   155d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   155d4:	f04f 0200 	mov.w	r2, #0	; 0x0
   155d8:	601a      	str	r2, [r3, #0]
  TotalNumberOfBytes = 0;
   155da:	f640 2300 	movw	r3, #2560	; 0xa00
   155de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   155e2:	f04f 0200 	mov.w	r2, #0	; 0x0
   155e6:	601a      	str	r2, [r3, #0]

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
   155e8:	f642 535c 	movw	r3, #11612	; 0x2d5c
   155ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   155f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
   155f4:	f2c0 020f 	movt	r2, #15	; 0xf
   155f8:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = 0;
   155fa:	f642 535c 	movw	r3, #11612	; 0x2d5c
   155fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15602:	f04f 0200 	mov.w	r2, #0	; 0x0
   15606:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
   15608:	f642 535c 	movw	r3, #11612	; 0x2d5c
   1560c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15610:	f04f 0200 	mov.w	r2, #0	; 0x0
   15614:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
   15616:	f642 535c 	movw	r3, #11612	; 0x2d5c
   1561a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1561e:	f04f 0200 	mov.w	r2, #0	; 0x0
   15622:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
   15624:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15628:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1562c:	f04f 0200 	mov.w	r2, #0	; 0x0
   15630:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Disable;
   15632:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15636:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1563a:	f04f 0200 	mov.w	r2, #0	; 0x0
   1563e:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
   15640:	f642 505c 	movw	r0, #11612	; 0x2d5c
   15644:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15648:	f7ec fe74 	bl	2334 <SDIO_DataConfig>
  SDIO_DMACmd(DISABLE);
   1564c:	f04f 0000 	mov.w	r0, #0	; 0x0
   15650:	f7ec fde8 	bl	2224 <SDIO_DMACmd>

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
   15654:	f04f 0000 	mov.w	r0, #0	; 0x0
   15658:	f7ec fe56 	bl	2308 <SDIO_GetResponse>
   1565c:	4603      	mov	r3, r0
   1565e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   15662:	2b00      	cmp	r3, #0
   15664:	d004      	beq.n	15670 <SD_WriteBlock+0x104>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
   15666:	f04f 030e 	mov.w	r3, #14	; 0xe
   1566a:	613b      	str	r3, [r7, #16]
    return(errorstatus);
   1566c:	693b      	ldr	r3, [r7, #16]
   1566e:	e2ac      	b.n	15bca <SD_WriteBlock+0x65e>
  }

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
   15670:	f640 13d8 	movw	r3, #2520	; 0x9d8
   15674:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15678:	681b      	ldr	r3, [r3, #0]
   1567a:	2b02      	cmp	r3, #2
   1567c:	d106      	bne.n	1568c <SD_WriteBlock+0x120>
  {
    BlockSize = 512;
   1567e:	f44f 7300 	mov.w	r3, #512	; 0x200
   15682:	803b      	strh	r3, [r7, #0]
    addr /= 512;
   15684:	68bb      	ldr	r3, [r7, #8]
   15686:	ea4f 2353 	mov.w	r3, r3, lsr #9
   1568a:	60bb      	str	r3, [r7, #8]
  }
  
  /* Set the block size, both on controller and card */
  if ((BlockSize > 0) && (BlockSize <= 2048) && ((BlockSize & (BlockSize - 1)) == 0))
   1568c:	883b      	ldrh	r3, [r7, #0]
   1568e:	2b00      	cmp	r3, #0
   15690:	d07c      	beq.n	1578c <SD_WriteBlock+0x220>
   15692:	883b      	ldrh	r3, [r7, #0]
   15694:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   15698:	d878      	bhi.n	1578c <SD_WriteBlock+0x220>
   1569a:	883a      	ldrh	r2, [r7, #0]
   1569c:	883b      	ldrh	r3, [r7, #0]
   1569e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   156a2:	ea02 0303 	and.w	r3, r2, r3
   156a6:	2b00      	cmp	r3, #0
   156a8:	d170      	bne.n	1578c <SD_WriteBlock+0x220>
  {
    power = convert_from_bytes_to_power_of_two(BlockSize);
   156aa:	883b      	ldrh	r3, [r7, #0]
   156ac:	4618      	mov	r0, r3
   156ae:	f002 fa1d 	bl	17aec <convert_from_bytes_to_power_of_two>
   156b2:	4603      	mov	r3, r0
   156b4:	75fb      	strb	r3, [r7, #23]

    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
   156b6:	883a      	ldrh	r2, [r7, #0]
   156b8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   156bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   156c0:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SET_BLOCKLEN;
   156c2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   156c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   156ca:	f04f 0210 	mov.w	r2, #16	; 0x10
   156ce:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   156d0:	f642 532c 	movw	r3, #11564	; 0x2d2c
   156d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   156d8:	f04f 0240 	mov.w	r2, #64	; 0x40
   156dc:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   156de:	f642 532c 	movw	r3, #11564	; 0x2d2c
   156e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   156e6:	f04f 0200 	mov.w	r2, #0	; 0x0
   156ea:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   156ec:	f642 532c 	movw	r3, #11564	; 0x2d2c
   156f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   156f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   156f8:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   156fa:	f642 502c 	movw	r0, #11564	; 0x2d2c
   156fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15702:	f7ec fd9f 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SDIO_SET_BLOCKLEN);
   15706:	f04f 0010 	mov.w	r0, #16	; 0x10
   1570a:	f001 fc35 	bl	16f78 <CmdResp1Error>
   1570e:	4603      	mov	r3, r0
   15710:	613b      	str	r3, [r7, #16]

    if (errorstatus != SD_OK)
   15712:	693b      	ldr	r3, [r7, #16]
   15714:	2b2a      	cmp	r3, #42
   15716:	d001      	beq.n	1571c <SD_WriteBlock+0x1b0>
    {
      return(errorstatus);
   15718:	693b      	ldr	r3, [r7, #16]
   1571a:	e256      	b.n	15bca <SD_WriteBlock+0x65e>
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
  }

  /* Wait till card is ready for data Added */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
   1571c:	f640 13fc 	movw	r3, #2556	; 0x9fc
   15720:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15724:	681b      	ldr	r3, [r3, #0]
   15726:	ea4f 4203 	mov.w	r2, r3, lsl #16
   1572a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1572e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15732:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_STATUS;
   15734:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15738:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1573c:	f04f 020d 	mov.w	r2, #13	; 0xd
   15740:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   15742:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15746:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1574a:	f04f 0240 	mov.w	r2, #64	; 0x40
   1574e:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   15750:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15754:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15758:	f04f 0200 	mov.w	r2, #0	; 0x0
   1575c:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   1575e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15762:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15766:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1576a:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   1576c:	f642 502c 	movw	r0, #11564	; 0x2d2c
   15770:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15774:	f7ec fd66 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_SEND_STATUS);
   15778:	f04f 000d 	mov.w	r0, #13	; 0xd
   1577c:	f001 fbfc 	bl	16f78 <CmdResp1Error>
   15780:	4603      	mov	r3, r0
   15782:	613b      	str	r3, [r7, #16]

  if (errorstatus != SD_OK)
   15784:	693b      	ldr	r3, [r7, #16]
   15786:	2b2a      	cmp	r3, #42
   15788:	d105      	bne.n	15796 <SD_WriteBlock+0x22a>
   1578a:	e006      	b.n	1579a <SD_WriteBlock+0x22e>
      return(errorstatus);
    }
  }
  else
  {
    errorstatus = SD_INVALID_PARAMETER;
   1578c:	f04f 0326 	mov.w	r3, #38	; 0x26
   15790:	613b      	str	r3, [r7, #16]
    return(errorstatus);
   15792:	693b      	ldr	r3, [r7, #16]
   15794:	e219      	b.n	15bca <SD_WriteBlock+0x65e>

  errorstatus = CmdResp1Error(SDIO_SEND_STATUS);

  if (errorstatus != SD_OK)
  {
    return(errorstatus);
   15796:	693b      	ldr	r3, [r7, #16]
   15798:	e217      	b.n	15bca <SD_WriteBlock+0x65e>
  }

  cardstatus = SDIO_GetResponse(SDIO_RESP1);
   1579a:	f04f 0000 	mov.w	r0, #0	; 0x0
   1579e:	f7ec fdb3 	bl	2308 <SDIO_GetResponse>
   157a2:	4603      	mov	r3, r0
   157a4:	623b      	str	r3, [r7, #32]

  timeout = SD_DATATIMEOUT;
   157a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
   157aa:	f2c0 030f 	movt	r3, #15	; 0xf
   157ae:	61bb      	str	r3, [r7, #24]

  while (((cardstatus & 0x00000100) == 0) && (timeout > 0))
   157b0:	e042      	b.n	15838 <SD_WriteBlock+0x2cc>
  {
    timeout--;
   157b2:	69bb      	ldr	r3, [r7, #24]
   157b4:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   157b8:	61bb      	str	r3, [r7, #24]
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
   157ba:	f640 13fc 	movw	r3, #2556	; 0x9fc
   157be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   157c2:	681b      	ldr	r3, [r3, #0]
   157c4:	ea4f 4203 	mov.w	r2, r3, lsl #16
   157c8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   157cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   157d0:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_STATUS;
   157d2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   157d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   157da:	f04f 020d 	mov.w	r2, #13	; 0xd
   157de:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   157e0:	f642 532c 	movw	r3, #11564	; 0x2d2c
   157e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   157e8:	f04f 0240 	mov.w	r2, #64	; 0x40
   157ec:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   157ee:	f642 532c 	movw	r3, #11564	; 0x2d2c
   157f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   157f6:	f04f 0200 	mov.w	r2, #0	; 0x0
   157fa:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   157fc:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15800:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15804:	f44f 6280 	mov.w	r2, #1024	; 0x400
   15808:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   1580a:	f642 502c 	movw	r0, #11564	; 0x2d2c
   1580e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15812:	f7ec fd17 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SDIO_SEND_STATUS);
   15816:	f04f 000d 	mov.w	r0, #13	; 0xd
   1581a:	f001 fbad 	bl	16f78 <CmdResp1Error>
   1581e:	4603      	mov	r3, r0
   15820:	613b      	str	r3, [r7, #16]

    if (errorstatus != SD_OK)
   15822:	693b      	ldr	r3, [r7, #16]
   15824:	2b2a      	cmp	r3, #42
   15826:	d001      	beq.n	1582c <SD_WriteBlock+0x2c0>
    {
      return(errorstatus);
   15828:	693b      	ldr	r3, [r7, #16]
   1582a:	e1ce      	b.n	15bca <SD_WriteBlock+0x65e>
    }
    cardstatus = SDIO_GetResponse(SDIO_RESP1);
   1582c:	f04f 0000 	mov.w	r0, #0	; 0x0
   15830:	f7ec fd6a 	bl	2308 <SDIO_GetResponse>
   15834:	4603      	mov	r3, r0
   15836:	623b      	str	r3, [r7, #32]

  cardstatus = SDIO_GetResponse(SDIO_RESP1);

  timeout = SD_DATATIMEOUT;

  while (((cardstatus & 0x00000100) == 0) && (timeout > 0))
   15838:	6a3b      	ldr	r3, [r7, #32]
   1583a:	f403 7380 	and.w	r3, r3, #256	; 0x100
   1583e:	2b00      	cmp	r3, #0
   15840:	d102      	bne.n	15848 <SD_WriteBlock+0x2dc>
   15842:	69bb      	ldr	r3, [r7, #24]
   15844:	2b00      	cmp	r3, #0
   15846:	d1b4      	bne.n	157b2 <SD_WriteBlock+0x246>
      return(errorstatus);
    }
    cardstatus = SDIO_GetResponse(SDIO_RESP1);
  }

  if (timeout == 0)
   15848:	69bb      	ldr	r3, [r7, #24]
   1584a:	2b00      	cmp	r3, #0
   1584c:	d102      	bne.n	15854 <SD_WriteBlock+0x2e8>
  {
    return(SD_ERROR);
   1584e:	f04f 0329 	mov.w	r3, #41	; 0x29
   15852:	e1ba      	b.n	15bca <SD_WriteBlock+0x65e>
  }

  /* Send CMD24 WRITE_SINGLE_BLOCK */
  SDIO_CmdInitStructure.SDIO_Argument = addr;
   15854:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15858:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1585c:	68ba      	ldr	r2, [r7, #8]
   1585e:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_WRITE_SINGLE_BLOCK;
   15860:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15864:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15868:	f04f 0218 	mov.w	r2, #24	; 0x18
   1586c:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   1586e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15872:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15876:	f04f 0240 	mov.w	r2, #64	; 0x40
   1587a:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   1587c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15880:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15884:	f04f 0200 	mov.w	r2, #0	; 0x0
   15888:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   1588a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1588e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15892:	f44f 6280 	mov.w	r2, #1024	; 0x400
   15896:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   15898:	f642 502c 	movw	r0, #11564	; 0x2d2c
   1589c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   158a0:	f7ec fcd0 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_WRITE_SINGLE_BLOCK);
   158a4:	f04f 0018 	mov.w	r0, #24	; 0x18
   158a8:	f001 fb66 	bl	16f78 <CmdResp1Error>
   158ac:	4603      	mov	r3, r0
   158ae:	613b      	str	r3, [r7, #16]

  if (errorstatus != SD_OK)
   158b0:	693b      	ldr	r3, [r7, #16]
   158b2:	2b2a      	cmp	r3, #42
   158b4:	d001      	beq.n	158ba <SD_WriteBlock+0x34e>
  {
    return(errorstatus);
   158b6:	693b      	ldr	r3, [r7, #16]
   158b8:	e187      	b.n	15bca <SD_WriteBlock+0x65e>
  }

  TotalNumberOfBytes = BlockSize;
   158ba:	883a      	ldrh	r2, [r7, #0]
   158bc:	f640 2300 	movw	r3, #2560	; 0xa00
   158c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   158c4:	601a      	str	r2, [r3, #0]
  StopCondition = 0;
   158c6:	f640 2304 	movw	r3, #2564	; 0xa04
   158ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   158ce:	f04f 0200 	mov.w	r2, #0	; 0x0
   158d2:	601a      	str	r2, [r3, #0]
  SrcBuffer = writebuff;
   158d4:	f642 5374 	movw	r3, #11636	; 0x2d74
   158d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   158dc:	687a      	ldr	r2, [r7, #4]
   158de:	601a      	str	r2, [r3, #0]

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
   158e0:	f642 535c 	movw	r3, #11612	; 0x2d5c
   158e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   158e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
   158ec:	f2c0 020f 	movt	r2, #15	; 0xf
   158f0:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = BlockSize;
   158f2:	883a      	ldrh	r2, [r7, #0]
   158f4:	f642 535c 	movw	r3, #11612	; 0x2d5c
   158f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   158fc:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) power << 4;
   158fe:	7dfb      	ldrb	r3, [r7, #23]
   15900:	ea4f 1203 	mov.w	r2, r3, lsl #4
   15904:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15908:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1590c:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
   1590e:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15912:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15916:	f04f 0200 	mov.w	r2, #0	; 0x0
   1591a:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
   1591c:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15920:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15924:	f04f 0200 	mov.w	r2, #0	; 0x0
   15928:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
   1592a:	f642 535c 	movw	r3, #11612	; 0x2d5c
   1592e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15932:	f04f 0201 	mov.w	r2, #1	; 0x1
   15936:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
   15938:	f642 505c 	movw	r0, #11612	; 0x2d5c
   1593c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15940:	f7ec fcf8 	bl	2334 <SDIO_DataConfig>

  /* In case of single data block transfer no need of stop command at all */
  if (DeviceMode == SD_POLLING_MODE)
   15944:	f240 0398 	movw	r3, #152	; 0x98
   15948:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1594c:	681b      	ldr	r3, [r3, #0]
   1594e:	2b02      	cmp	r3, #2
   15950:	f040 80b9 	bne.w	15ac6 <SD_WriteBlock+0x55a>
  {
    while (!(SDIO->STA & (SDIO_FLAG_DBCKEND | SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
   15954:	e06a      	b.n	15a2c <SD_WriteBlock+0x4c0>
    {
      if (SDIO_GetFlagStatus(SDIO_FLAG_TXFIFOHE) != RESET)
   15956:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   1595a:	f7ec fe03 	bl	2564 <SDIO_GetFlagStatus>
   1595e:	4603      	mov	r3, r0
   15960:	2b00      	cmp	r3, #0
   15962:	d063      	beq.n	15a2c <SD_WriteBlock+0x4c0>
      {
        if ((TotalNumberOfBytes - bytestransferred) < 32)
   15964:	f640 2300 	movw	r3, #2560	; 0xa00
   15968:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1596c:	681a      	ldr	r2, [r3, #0]
   1596e:	69fb      	ldr	r3, [r7, #28]
   15970:	ebc3 0302 	rsb	r3, r3, r2
   15974:	2b1f      	cmp	r3, #31
   15976:	d83d      	bhi.n	159f4 <SD_WriteBlock+0x488>
        {
          restwords = ((TotalNumberOfBytes - bytestransferred) % 4 == 0) ? ((TotalNumberOfBytes - bytestransferred) / 4) : (( TotalNumberOfBytes -  bytestransferred) / 4 + 1);
   15978:	f640 2300 	movw	r3, #2560	; 0xa00
   1597c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15980:	681a      	ldr	r2, [r3, #0]
   15982:	69fb      	ldr	r3, [r7, #28]
   15984:	ebc3 0302 	rsb	r3, r3, r2
   15988:	f003 0303 	and.w	r3, r3, #3	; 0x3
   1598c:	2b00      	cmp	r3, #0
   1598e:	d10a      	bne.n	159a6 <SD_WriteBlock+0x43a>
   15990:	f640 2300 	movw	r3, #2560	; 0xa00
   15994:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15998:	681a      	ldr	r2, [r3, #0]
   1599a:	69fb      	ldr	r3, [r7, #28]
   1599c:	ebc3 0302 	rsb	r3, r3, r2
   159a0:	ea4f 0393 	mov.w	r3, r3, lsr #2
   159a4:	e00b      	b.n	159be <SD_WriteBlock+0x452>
   159a6:	f640 2300 	movw	r3, #2560	; 0xa00
   159aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   159ae:	681a      	ldr	r2, [r3, #0]
   159b0:	69fb      	ldr	r3, [r7, #28]
   159b2:	ebc3 0302 	rsb	r3, r3, r2
   159b6:	ea4f 0393 	mov.w	r3, r3, lsr #2
   159ba:	f103 0301 	add.w	r3, r3, #1	; 0x1
   159be:	62bb      	str	r3, [r7, #40]

          for (count = 0; count < restwords; count++, tempbuff++, bytestransferred += 4)
   159c0:	f04f 0300 	mov.w	r3, #0	; 0x0
   159c4:	627b      	str	r3, [r7, #36]
   159c6:	e010      	b.n	159ea <SD_WriteBlock+0x47e>
          {
            SDIO_WriteData(*tempbuff);
   159c8:	6afb      	ldr	r3, [r7, #44]
   159ca:	681b      	ldr	r3, [r3, #0]
   159cc:	4618      	mov	r0, r3
   159ce:	f7ec fd27 	bl	2420 <SDIO_WriteData>
      {
        if ((TotalNumberOfBytes - bytestransferred) < 32)
        {
          restwords = ((TotalNumberOfBytes - bytestransferred) % 4 == 0) ? ((TotalNumberOfBytes - bytestransferred) / 4) : (( TotalNumberOfBytes -  bytestransferred) / 4 + 1);

          for (count = 0; count < restwords; count++, tempbuff++, bytestransferred += 4)
   159d2:	6a7b      	ldr	r3, [r7, #36]
   159d4:	f103 0301 	add.w	r3, r3, #1	; 0x1
   159d8:	627b      	str	r3, [r7, #36]
   159da:	6afb      	ldr	r3, [r7, #44]
   159dc:	f103 0304 	add.w	r3, r3, #4	; 0x4
   159e0:	62fb      	str	r3, [r7, #44]
   159e2:	69fb      	ldr	r3, [r7, #28]
   159e4:	f103 0304 	add.w	r3, r3, #4	; 0x4
   159e8:	61fb      	str	r3, [r7, #28]
   159ea:	6a7a      	ldr	r2, [r7, #36]
   159ec:	6abb      	ldr	r3, [r7, #40]
   159ee:	429a      	cmp	r2, r3
   159f0:	d3ea      	bcc.n	159c8 <SD_WriteBlock+0x45c>
   159f2:	e01b      	b.n	15a2c <SD_WriteBlock+0x4c0>
            SDIO_WriteData(*tempbuff);
          }
        }
        else
        {
          for (count = 0; count < 8; count++)
   159f4:	f04f 0300 	mov.w	r3, #0	; 0x0
   159f8:	627b      	str	r3, [r7, #36]
   159fa:	e00c      	b.n	15a16 <SD_WriteBlock+0x4aa>
          {
            SDIO_WriteData(*(tempbuff + count));
   159fc:	6a7b      	ldr	r3, [r7, #36]
   159fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
   15a02:	6afa      	ldr	r2, [r7, #44]
   15a04:	4413      	add	r3, r2
   15a06:	681b      	ldr	r3, [r3, #0]
   15a08:	4618      	mov	r0, r3
   15a0a:	f7ec fd09 	bl	2420 <SDIO_WriteData>
            SDIO_WriteData(*tempbuff);
          }
        }
        else
        {
          for (count = 0; count < 8; count++)
   15a0e:	6a7b      	ldr	r3, [r7, #36]
   15a10:	f103 0301 	add.w	r3, r3, #1	; 0x1
   15a14:	627b      	str	r3, [r7, #36]
   15a16:	6a7b      	ldr	r3, [r7, #36]
   15a18:	2b07      	cmp	r3, #7
   15a1a:	d9ef      	bls.n	159fc <SD_WriteBlock+0x490>
          {
            SDIO_WriteData(*(tempbuff + count));
          }
          tempbuff += 8;
   15a1c:	6afb      	ldr	r3, [r7, #44]
   15a1e:	f103 0320 	add.w	r3, r3, #32	; 0x20
   15a22:	62fb      	str	r3, [r7, #44]
          bytestransferred += 32;
   15a24:	69fb      	ldr	r3, [r7, #28]
   15a26:	f103 0320 	add.w	r3, r3, #32	; 0x20
   15a2a:	61fb      	str	r3, [r7, #28]
  SDIO_DataConfig(&SDIO_DataInitStructure);

  /* In case of single data block transfer no need of stop command at all */
  if (DeviceMode == SD_POLLING_MODE)
  {
    while (!(SDIO->STA & (SDIO_FLAG_DBCKEND | SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
   15a2c:	f248 0300 	movw	r3, #32768	; 0x8000
   15a30:	f2c4 0301 	movt	r3, #16385	; 0x4001
   15a34:	6b5a      	ldr	r2, [r3, #52]
   15a36:	f240 631a 	movw	r3, #1562	; 0x61a
   15a3a:	f2c0 0300 	movt	r3, #0	; 0x0
   15a3e:	ea02 0303 	and.w	r3, r2, r3
   15a42:	2b00      	cmp	r3, #0
   15a44:	d087      	beq.n	15956 <SD_WriteBlock+0x3ea>
          tempbuff += 8;
          bytestransferred += 32;
        }
      }
    }
    if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
   15a46:	f04f 0008 	mov.w	r0, #8	; 0x8
   15a4a:	f7ec fd8b 	bl	2564 <SDIO_GetFlagStatus>
   15a4e:	4603      	mov	r3, r0
   15a50:	2b00      	cmp	r3, #0
   15a52:	d008      	beq.n	15a66 <SD_WriteBlock+0x4fa>
    {
      SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
   15a54:	f04f 0008 	mov.w	r0, #8	; 0x8
   15a58:	f7ec fda4 	bl	25a4 <SDIO_ClearFlag>
      errorstatus = SD_DATA_TIMEOUT;
   15a5c:	f04f 0304 	mov.w	r3, #4	; 0x4
   15a60:	613b      	str	r3, [r7, #16]
      return(errorstatus);
   15a62:	693b      	ldr	r3, [r7, #16]
   15a64:	e0b1      	b.n	15bca <SD_WriteBlock+0x65e>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
   15a66:	f04f 0002 	mov.w	r0, #2	; 0x2
   15a6a:	f7ec fd7b 	bl	2564 <SDIO_GetFlagStatus>
   15a6e:	4603      	mov	r3, r0
   15a70:	2b00      	cmp	r3, #0
   15a72:	d008      	beq.n	15a86 <SD_WriteBlock+0x51a>
    {
      SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
   15a74:	f04f 0002 	mov.w	r0, #2	; 0x2
   15a78:	f7ec fd94 	bl	25a4 <SDIO_ClearFlag>
      errorstatus = SD_DATA_CRC_FAIL;
   15a7c:	f04f 0302 	mov.w	r3, #2	; 0x2
   15a80:	613b      	str	r3, [r7, #16]
      return(errorstatus);
   15a82:	693b      	ldr	r3, [r7, #16]
   15a84:	e0a1      	b.n	15bca <SD_WriteBlock+0x65e>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_TXUNDERR) != RESET)
   15a86:	f04f 0010 	mov.w	r0, #16	; 0x10
   15a8a:	f7ec fd6b 	bl	2564 <SDIO_GetFlagStatus>
   15a8e:	4603      	mov	r3, r0
   15a90:	2b00      	cmp	r3, #0
   15a92:	d008      	beq.n	15aa6 <SD_WriteBlock+0x53a>
    {
      SDIO_ClearFlag(SDIO_FLAG_TXUNDERR);
   15a94:	f04f 0010 	mov.w	r0, #16	; 0x10
   15a98:	f7ec fd84 	bl	25a4 <SDIO_ClearFlag>
      errorstatus = SD_TX_UNDERRUN;
   15a9c:	f04f 0305 	mov.w	r3, #5	; 0x5
   15aa0:	613b      	str	r3, [r7, #16]
      return(errorstatus);
   15aa2:	693b      	ldr	r3, [r7, #16]
   15aa4:	e091      	b.n	15bca <SD_WriteBlock+0x65e>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
   15aa6:	f44f 7000 	mov.w	r0, #512	; 0x200
   15aaa:	f7ec fd5b 	bl	2564 <SDIO_GetFlagStatus>
   15aae:	4603      	mov	r3, r0
   15ab0:	2b00      	cmp	r3, #0
   15ab2:	d06a      	beq.n	15b8a <SD_WriteBlock+0x61e>
    {
      SDIO_ClearFlag(SDIO_FLAG_STBITERR);
   15ab4:	f44f 7000 	mov.w	r0, #512	; 0x200
   15ab8:	f7ec fd74 	bl	25a4 <SDIO_ClearFlag>
      errorstatus = SD_START_BIT_ERR;
   15abc:	f04f 0307 	mov.w	r3, #7	; 0x7
   15ac0:	613b      	str	r3, [r7, #16]
      return(errorstatus);
   15ac2:	693b      	ldr	r3, [r7, #16]
   15ac4:	e081      	b.n	15bca <SD_WriteBlock+0x65e>
    }
  }
  else if (DeviceMode == SD_INTERRUPT_MODE)
   15ac6:	f240 0398 	movw	r3, #152	; 0x98
   15aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15ace:	681b      	ldr	r3, [r3, #0]
   15ad0:	2b01      	cmp	r3, #1
   15ad2:	d120      	bne.n	15b16 <SD_WriteBlock+0x5aa>
  {
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_FLAG_TXFIFOHE | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
   15ad4:	f244 301a 	movw	r0, #17178	; 0x431a
   15ad8:	f04f 0101 	mov.w	r1, #1	; 0x1
   15adc:	f7ec fb78 	bl	21d0 <SDIO_ITConfig>
    while ((TransferEnd == 0) && (TransferError == SD_OK))
   15ae0:	f640 2308 	movw	r3, #2568	; 0xa08
   15ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15ae8:	681b      	ldr	r3, [r3, #0]
   15aea:	2b00      	cmp	r3, #0
   15aec:	d106      	bne.n	15afc <SD_WriteBlock+0x590>
   15aee:	f240 039c 	movw	r3, #156	; 0x9c
   15af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15af6:	681b      	ldr	r3, [r3, #0]
   15af8:	2b2a      	cmp	r3, #42
   15afa:	d0f1      	beq.n	15ae0 <SD_WriteBlock+0x574>
    {}
    if (TransferError != SD_OK)
   15afc:	f240 039c 	movw	r3, #156	; 0x9c
   15b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15b04:	681b      	ldr	r3, [r3, #0]
   15b06:	2b2a      	cmp	r3, #42
   15b08:	d041      	beq.n	15b8e <SD_WriteBlock+0x622>
    {
      return(TransferError);
   15b0a:	f240 039c 	movw	r3, #156	; 0x9c
   15b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15b12:	681b      	ldr	r3, [r3, #0]
   15b14:	e059      	b.n	15bca <SD_WriteBlock+0x65e>
    }
  }
  else if (DeviceMode == SD_DMA_MODE)
   15b16:	f240 0398 	movw	r3, #152	; 0x98
   15b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15b1e:	681b      	ldr	r3, [r3, #0]
   15b20:	2b00      	cmp	r3, #0
   15b22:	d135      	bne.n	15b90 <SD_WriteBlock+0x624>
  {
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
   15b24:	f240 301a 	movw	r0, #794	; 0x31a
   15b28:	f04f 0101 	mov.w	r1, #1	; 0x1
   15b2c:	f7ec fb50 	bl	21d0 <SDIO_ITConfig>
    DMA_TxConfiguration(writebuff, BlockSize);
   15b30:	883b      	ldrh	r3, [r7, #0]
   15b32:	6878      	ldr	r0, [r7, #4]
   15b34:	4619      	mov	r1, r3
   15b36:	f002 f81f 	bl	17b78 <DMA_TxConfiguration>
    SDIO_DMACmd(ENABLE);
   15b3a:	f04f 0001 	mov.w	r0, #1	; 0x1
   15b3e:	f7ec fb71 	bl	2224 <SDIO_DMACmd>
    while (DMA_GetFlagStatus(DMA2_FLAG_TC4) == RESET)
   15b42:	f242 0000 	movw	r0, #8192	; 0x2000
   15b46:	f2c1 0000 	movt	r0, #4096	; 0x1000
   15b4a:	f7ee f90f 	bl	3d6c <DMA_GetFlagStatus>
   15b4e:	4603      	mov	r3, r0
   15b50:	2b00      	cmp	r3, #0
   15b52:	d0f6      	beq.n	15b42 <SD_WriteBlock+0x5d6>
    {}
    while ((TransferEnd == 0) && (TransferError == SD_OK))
   15b54:	f640 2308 	movw	r3, #2568	; 0xa08
   15b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15b5c:	681b      	ldr	r3, [r3, #0]
   15b5e:	2b00      	cmp	r3, #0
   15b60:	d106      	bne.n	15b70 <SD_WriteBlock+0x604>
   15b62:	f240 039c 	movw	r3, #156	; 0x9c
   15b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15b6a:	681b      	ldr	r3, [r3, #0]
   15b6c:	2b2a      	cmp	r3, #42
   15b6e:	d0f1      	beq.n	15b54 <SD_WriteBlock+0x5e8>
    {}
    if (TransferError != SD_OK)
   15b70:	f240 039c 	movw	r3, #156	; 0x9c
   15b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15b78:	681b      	ldr	r3, [r3, #0]
   15b7a:	2b2a      	cmp	r3, #42
   15b7c:	d008      	beq.n	15b90 <SD_WriteBlock+0x624>
    {
      return(TransferError);
   15b7e:	f240 039c 	movw	r3, #156	; 0x9c
   15b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15b86:	681b      	ldr	r3, [r3, #0]
   15b88:	e01f      	b.n	15bca <SD_WriteBlock+0x65e>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
    {
      SDIO_ClearFlag(SDIO_FLAG_STBITERR);
      errorstatus = SD_START_BIT_ERR;
      return(errorstatus);
   15b8a:	bf00      	nop
   15b8c:	e000      	b.n	15b90 <SD_WriteBlock+0x624>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_FLAG_TXFIFOHE | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
    while ((TransferEnd == 0) && (TransferError == SD_OK))
    {}
    if (TransferError != SD_OK)
    {
      return(TransferError);
   15b8e:	bf00      	nop
      return(TransferError);
    }
  }

  /* Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   15b90:	f240 50ff 	movw	r0, #1535	; 0x5ff
   15b94:	f7ec fd06 	bl	25a4 <SDIO_ClearFlag>

  /* Wait till the card is in programming state */
  errorstatus = IsCardProgramming(&cardstate);
   15b98:	f107 030f 	add.w	r3, r7, #15	; 0xf
   15b9c:	4618      	mov	r0, r3
   15b9e:	f001 fcef 	bl	17580 <IsCardProgramming>
   15ba2:	4603      	mov	r3, r0
   15ba4:	613b      	str	r3, [r7, #16]

  while ((errorstatus == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
   15ba6:	e006      	b.n	15bb6 <SD_WriteBlock+0x64a>
  {
    errorstatus = IsCardProgramming(&cardstate);
   15ba8:	f107 030f 	add.w	r3, r7, #15	; 0xf
   15bac:	4618      	mov	r0, r3
   15bae:	f001 fce7 	bl	17580 <IsCardProgramming>
   15bb2:	4603      	mov	r3, r0
   15bb4:	613b      	str	r3, [r7, #16]
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);

  /* Wait till the card is in programming state */
  errorstatus = IsCardProgramming(&cardstate);

  while ((errorstatus == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
   15bb6:	693b      	ldr	r3, [r7, #16]
   15bb8:	2b2a      	cmp	r3, #42
   15bba:	d105      	bne.n	15bc8 <SD_WriteBlock+0x65c>
   15bbc:	7bfb      	ldrb	r3, [r7, #15]
   15bbe:	2b07      	cmp	r3, #7
   15bc0:	d0f2      	beq.n	15ba8 <SD_WriteBlock+0x63c>
   15bc2:	7bfb      	ldrb	r3, [r7, #15]
   15bc4:	2b06      	cmp	r3, #6
   15bc6:	d0ef      	beq.n	15ba8 <SD_WriteBlock+0x63c>
  {
    errorstatus = IsCardProgramming(&cardstate);
  }

  return(errorstatus);
   15bc8:	693b      	ldr	r3, [r7, #16]
}
   15bca:	4618      	mov	r0, r3
   15bcc:	f107 0730 	add.w	r7, r7, #48	; 0x30
   15bd0:	46bd      	mov	sp, r7
   15bd2:	bd80      	pop	{r7, pc}

00015bd4 <SD_WriteMultiBlocks>:
  * @param  BlockSize: the SD card Data block size.
  * @param  NumberOfBlocks: number of blocks to be written.
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_WriteMultiBlocks(uint32_t addr, uint32_t *writebuff, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
   15bd4:	b580      	push	{r7, lr}
   15bd6:	b08b      	sub	sp, #44
   15bd8:	af00      	add	r7, sp, #0
   15bda:	60f8      	str	r0, [r7, #12]
   15bdc:	60b9      	str	r1, [r7, #8]
   15bde:	603b      	str	r3, [r7, #0]
   15be0:	4613      	mov	r3, r2
   15be2:	80bb      	strh	r3, [r7, #4]
  SD_Error errorstatus = SD_OK;
   15be4:	f04f 032a 	mov.w	r3, #42	; 0x2a
   15be8:	617b      	str	r3, [r7, #20]
  uint8_t  power = 0, cardstate = 0;
   15bea:	f04f 0300 	mov.w	r3, #0	; 0x0
   15bee:	76fb      	strb	r3, [r7, #27]
   15bf0:	f04f 0300 	mov.w	r3, #0	; 0x0
   15bf4:	74fb      	strb	r3, [r7, #19]
  uint32_t bytestransferred = 0;
   15bf6:	f04f 0300 	mov.w	r3, #0	; 0x0
   15bfa:	61fb      	str	r3, [r7, #28]
  uint32_t count = 0, restwords = 0;
   15bfc:	f04f 0300 	mov.w	r3, #0	; 0x0
   15c00:	623b      	str	r3, [r7, #32]
   15c02:	f04f 0300 	mov.w	r3, #0	; 0x0
   15c06:	627b      	str	r3, [r7, #36]
  uint32_t *tempbuff = writebuff;
   15c08:	68bb      	ldr	r3, [r7, #8]
   15c0a:	62bb      	str	r3, [r7, #40]

  if (writebuff == NULL)
   15c0c:	68bb      	ldr	r3, [r7, #8]
   15c0e:	2b00      	cmp	r3, #0
   15c10:	d104      	bne.n	15c1c <SD_WriteMultiBlocks+0x48>
  {
    errorstatus = SD_INVALID_PARAMETER;
   15c12:	f04f 0326 	mov.w	r3, #38	; 0x26
   15c16:	617b      	str	r3, [r7, #20]
    return(errorstatus);
   15c18:	697b      	ldr	r3, [r7, #20]
   15c1a:	e399      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
  }

  TransferError = SD_OK;
   15c1c:	f240 039c 	movw	r3, #156	; 0x9c
   15c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15c24:	f04f 022a 	mov.w	r2, #42	; 0x2a
   15c28:	601a      	str	r2, [r3, #0]
  TransferEnd = 0;
   15c2a:	f640 2308 	movw	r3, #2568	; 0xa08
   15c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15c32:	f04f 0200 	mov.w	r2, #0	; 0x0
   15c36:	601a      	str	r2, [r3, #0]
  TotalNumberOfBytes = 0;
   15c38:	f640 2300 	movw	r3, #2560	; 0xa00
   15c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15c40:	f04f 0200 	mov.w	r2, #0	; 0x0
   15c44:	601a      	str	r2, [r3, #0]

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
   15c46:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15c4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   15c52:	f2c0 020f 	movt	r2, #15	; 0xf
   15c56:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = 0;
   15c58:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15c60:	f04f 0200 	mov.w	r2, #0	; 0x0
   15c64:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
   15c66:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15c6e:	f04f 0200 	mov.w	r2, #0	; 0x0
   15c72:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
   15c74:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15c7c:	f04f 0200 	mov.w	r2, #0	; 0x0
   15c80:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
   15c82:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15c8a:	f04f 0200 	mov.w	r2, #0	; 0x0
   15c8e:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Disable;
   15c90:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15c98:	f04f 0200 	mov.w	r2, #0	; 0x0
   15c9c:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
   15c9e:	f642 505c 	movw	r0, #11612	; 0x2d5c
   15ca2:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15ca6:	f7ec fb45 	bl	2334 <SDIO_DataConfig>
  SDIO_DMACmd(DISABLE);
   15caa:	f04f 0000 	mov.w	r0, #0	; 0x0
   15cae:	f7ec fab9 	bl	2224 <SDIO_DMACmd>

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
   15cb2:	f04f 0000 	mov.w	r0, #0	; 0x0
   15cb6:	f7ec fb27 	bl	2308 <SDIO_GetResponse>
   15cba:	4603      	mov	r3, r0
   15cbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   15cc0:	2b00      	cmp	r3, #0
   15cc2:	d004      	beq.n	15cce <SD_WriteMultiBlocks+0xfa>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
   15cc4:	f04f 030e 	mov.w	r3, #14	; 0xe
   15cc8:	617b      	str	r3, [r7, #20]
    return(errorstatus);
   15cca:	697b      	ldr	r3, [r7, #20]
   15ccc:	e340      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
  }

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
   15cce:	f640 13d8 	movw	r3, #2520	; 0x9d8
   15cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15cd6:	681b      	ldr	r3, [r3, #0]
   15cd8:	2b02      	cmp	r3, #2
   15cda:	d106      	bne.n	15cea <SD_WriteMultiBlocks+0x116>
  {
    BlockSize = 512;
   15cdc:	f44f 7300 	mov.w	r3, #512	; 0x200
   15ce0:	80bb      	strh	r3, [r7, #4]
    addr /= 512;
   15ce2:	68fb      	ldr	r3, [r7, #12]
   15ce4:	ea4f 2353 	mov.w	r3, r3, lsr #9
   15ce8:	60fb      	str	r3, [r7, #12]
  }
  
  /* Set the block size, both on controller and card */
  if ((BlockSize > 0) && (BlockSize <= 2048) && ((BlockSize & (BlockSize - 1)) == 0))
   15cea:	88bb      	ldrh	r3, [r7, #4]
   15cec:	2b00      	cmp	r3, #0
   15cee:	d07c      	beq.n	15dea <SD_WriteMultiBlocks+0x216>
   15cf0:	88bb      	ldrh	r3, [r7, #4]
   15cf2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   15cf6:	d878      	bhi.n	15dea <SD_WriteMultiBlocks+0x216>
   15cf8:	88ba      	ldrh	r2, [r7, #4]
   15cfa:	88bb      	ldrh	r3, [r7, #4]
   15cfc:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   15d00:	ea02 0303 	and.w	r3, r2, r3
   15d04:	2b00      	cmp	r3, #0
   15d06:	d170      	bne.n	15dea <SD_WriteMultiBlocks+0x216>
  {
    power = convert_from_bytes_to_power_of_two(BlockSize);
   15d08:	88bb      	ldrh	r3, [r7, #4]
   15d0a:	4618      	mov	r0, r3
   15d0c:	f001 feee 	bl	17aec <convert_from_bytes_to_power_of_two>
   15d10:	4603      	mov	r3, r0
   15d12:	76fb      	strb	r3, [r7, #27]

    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
   15d14:	88ba      	ldrh	r2, [r7, #4]
   15d16:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15d1e:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SET_BLOCKLEN;
   15d20:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15d24:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15d28:	f04f 0210 	mov.w	r2, #16	; 0x10
   15d2c:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   15d2e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15d36:	f04f 0240 	mov.w	r2, #64	; 0x40
   15d3a:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   15d3c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15d44:	f04f 0200 	mov.w	r2, #0	; 0x0
   15d48:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   15d4a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15d52:	f44f 6280 	mov.w	r2, #1024	; 0x400
   15d56:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   15d58:	f642 502c 	movw	r0, #11564	; 0x2d2c
   15d5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15d60:	f7ec fa70 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SDIO_SET_BLOCKLEN);
   15d64:	f04f 0010 	mov.w	r0, #16	; 0x10
   15d68:	f001 f906 	bl	16f78 <CmdResp1Error>
   15d6c:	4603      	mov	r3, r0
   15d6e:	617b      	str	r3, [r7, #20]

    if (errorstatus != SD_OK)
   15d70:	697b      	ldr	r3, [r7, #20]
   15d72:	2b2a      	cmp	r3, #42
   15d74:	d001      	beq.n	15d7a <SD_WriteMultiBlocks+0x1a6>
    {
      return(errorstatus);
   15d76:	697b      	ldr	r3, [r7, #20]
   15d78:	e2ea      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
  }

  /* Wait till card is ready for data Added */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
   15d7a:	f640 13fc 	movw	r3, #2556	; 0x9fc
   15d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15d82:	681b      	ldr	r3, [r3, #0]
   15d84:	ea4f 4203 	mov.w	r2, r3, lsl #16
   15d88:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15d90:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_STATUS;
   15d92:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15d9a:	f04f 020d 	mov.w	r2, #13	; 0xd
   15d9e:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   15da0:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15da8:	f04f 0240 	mov.w	r2, #64	; 0x40
   15dac:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   15dae:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15db6:	f04f 0200 	mov.w	r2, #0	; 0x0
   15dba:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   15dbc:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15dc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   15dc8:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   15dca:	f642 502c 	movw	r0, #11564	; 0x2d2c
   15dce:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15dd2:	f7ec fa37 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_SEND_STATUS);
   15dd6:	f04f 000d 	mov.w	r0, #13	; 0xd
   15dda:	f001 f8cd 	bl	16f78 <CmdResp1Error>
   15dde:	4603      	mov	r3, r0
   15de0:	617b      	str	r3, [r7, #20]

  if (errorstatus != SD_OK)
   15de2:	697b      	ldr	r3, [r7, #20]
   15de4:	2b2a      	cmp	r3, #42
   15de6:	d105      	bne.n	15df4 <SD_WriteMultiBlocks+0x220>
   15de8:	e006      	b.n	15df8 <SD_WriteMultiBlocks+0x224>
      return(errorstatus);
    }
  }
  else
  {
    errorstatus = SD_INVALID_PARAMETER;
   15dea:	f04f 0326 	mov.w	r3, #38	; 0x26
   15dee:	617b      	str	r3, [r7, #20]
    return(errorstatus);
   15df0:	697b      	ldr	r3, [r7, #20]
   15df2:	e2ad      	b.n	16350 <SD_WriteMultiBlocks+0x77c>

  errorstatus = CmdResp1Error(SDIO_SEND_STATUS);

  if (errorstatus != SD_OK)
  {
    return(errorstatus);
   15df4:	697b      	ldr	r3, [r7, #20]
   15df6:	e2ab      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
  }

  if (NumberOfBlocks > 1)
   15df8:	683b      	ldr	r3, [r7, #0]
   15dfa:	2b01      	cmp	r3, #1
   15dfc:	f240 828b 	bls.w	16316 <SD_WriteMultiBlocks+0x742>
  {
    /* Common to all modes */
    if (NumberOfBlocks * BlockSize > SD_MAX_DATA_LENGTH)
   15e00:	88bb      	ldrh	r3, [r7, #4]
   15e02:	683a      	ldr	r2, [r7, #0]
   15e04:	fb02 f203 	mul.w	r2, r2, r3
   15e08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
   15e0c:	429a      	cmp	r2, r3
   15e0e:	d904      	bls.n	15e1a <SD_WriteMultiBlocks+0x246>
    {
      errorstatus = SD_INVALID_PARAMETER;
   15e10:	f04f 0326 	mov.w	r3, #38	; 0x26
   15e14:	617b      	str	r3, [r7, #20]
      return(errorstatus);
   15e16:	697b      	ldr	r3, [r7, #20]
   15e18:	e29a      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
    }

    if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
   15e1a:	f640 13d8 	movw	r3, #2520	; 0x9d8
   15e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15e22:	681b      	ldr	r3, [r3, #0]
   15e24:	2b00      	cmp	r3, #0
   15e26:	d00d      	beq.n	15e44 <SD_WriteMultiBlocks+0x270>
   15e28:	f640 13d8 	movw	r3, #2520	; 0x9d8
   15e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15e30:	681b      	ldr	r3, [r3, #0]
   15e32:	2b01      	cmp	r3, #1
   15e34:	d006      	beq.n	15e44 <SD_WriteMultiBlocks+0x270>
   15e36:	f640 13d8 	movw	r3, #2520	; 0x9d8
   15e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15e3e:	681b      	ldr	r3, [r3, #0]
   15e40:	2b02      	cmp	r3, #2
   15e42:	d16b      	bne.n	15f1c <SD_WriteMultiBlocks+0x348>
    {
      /* To improve performance */
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
   15e44:	f640 13fc 	movw	r3, #2556	; 0x9fc
   15e48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15e4c:	681b      	ldr	r3, [r3, #0]
   15e4e:	ea4f 4203 	mov.w	r2, r3, lsl #16
   15e52:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15e5a:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_APP_CMD;
   15e5c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15e64:	f04f 0237 	mov.w	r2, #55	; 0x37
   15e68:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   15e6a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15e72:	f04f 0240 	mov.w	r2, #64	; 0x40
   15e76:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   15e78:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15e80:	f04f 0200 	mov.w	r2, #0	; 0x0
   15e84:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   15e86:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15e8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15e8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
   15e92:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
   15e94:	f642 502c 	movw	r0, #11564	; 0x2d2c
   15e98:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15e9c:	f7ec f9d2 	bl	2244 <SDIO_SendCommand>


      errorstatus = CmdResp1Error(SDIO_APP_CMD);
   15ea0:	f04f 0037 	mov.w	r0, #55	; 0x37
   15ea4:	f001 f868 	bl	16f78 <CmdResp1Error>
   15ea8:	4603      	mov	r3, r0
   15eaa:	617b      	str	r3, [r7, #20]

      if (errorstatus != SD_OK)
   15eac:	697b      	ldr	r3, [r7, #20]
   15eae:	2b2a      	cmp	r3, #42
   15eb0:	d001      	beq.n	15eb6 <SD_WriteMultiBlocks+0x2e2>
      {
        return(errorstatus);
   15eb2:	697b      	ldr	r3, [r7, #20]
   15eb4:	e24c      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
      }
      /* To improve performance */
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)NumberOfBlocks;
   15eb6:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15ebe:	683a      	ldr	r2, [r7, #0]
   15ec0:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SET_BLOCK_COUNT;
   15ec2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15eca:	f04f 0217 	mov.w	r2, #23	; 0x17
   15ece:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   15ed0:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15ed8:	f04f 0240 	mov.w	r2, #64	; 0x40
   15edc:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   15ede:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15ee6:	f04f 0200 	mov.w	r2, #0	; 0x0
   15eea:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   15eec:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15ef4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   15ef8:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
   15efa:	f642 502c 	movw	r0, #11564	; 0x2d2c
   15efe:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15f02:	f7ec f99f 	bl	2244 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SDIO_SET_BLOCK_COUNT);
   15f06:	f04f 0017 	mov.w	r0, #23	; 0x17
   15f0a:	f001 f835 	bl	16f78 <CmdResp1Error>
   15f0e:	4603      	mov	r3, r0
   15f10:	617b      	str	r3, [r7, #20]

      if (errorstatus != SD_OK)
   15f12:	697b      	ldr	r3, [r7, #20]
   15f14:	2b2a      	cmp	r3, #42
   15f16:	d001      	beq.n	15f1c <SD_WriteMultiBlocks+0x348>
      {
        return(errorstatus);
   15f18:	697b      	ldr	r3, [r7, #20]
   15f1a:	e219      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
      }
    }

    /* Send CMD25 WRITE_MULT_BLOCK with argument data address */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)addr;
   15f1c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15f24:	68fa      	ldr	r2, [r7, #12]
   15f26:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_WRITE_MULT_BLOCK;
   15f28:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15f2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15f30:	f04f 0219 	mov.w	r2, #25	; 0x19
   15f34:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   15f36:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15f3e:	f04f 0240 	mov.w	r2, #64	; 0x40
   15f42:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   15f44:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15f48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15f4c:	f04f 0200 	mov.w	r2, #0	; 0x0
   15f50:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   15f52:	f642 532c 	movw	r3, #11564	; 0x2d2c
   15f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15f5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
   15f5e:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   15f60:	f642 502c 	movw	r0, #11564	; 0x2d2c
   15f64:	f2c2 0000 	movt	r0, #8192	; 0x2000
   15f68:	f7ec f96c 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SDIO_WRITE_MULT_BLOCK);
   15f6c:	f04f 0019 	mov.w	r0, #25	; 0x19
   15f70:	f001 f802 	bl	16f78 <CmdResp1Error>
   15f74:	4603      	mov	r3, r0
   15f76:	617b      	str	r3, [r7, #20]

    if (SD_OK != errorstatus)
   15f78:	697b      	ldr	r3, [r7, #20]
   15f7a:	2b2a      	cmp	r3, #42
   15f7c:	d001      	beq.n	15f82 <SD_WriteMultiBlocks+0x3ae>
    {
      return(errorstatus);
   15f7e:	697b      	ldr	r3, [r7, #20]
   15f80:	e1e6      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
    }

    TotalNumberOfBytes = NumberOfBlocks * BlockSize;
   15f82:	88bb      	ldrh	r3, [r7, #4]
   15f84:	683a      	ldr	r2, [r7, #0]
   15f86:	fb02 f203 	mul.w	r2, r2, r3
   15f8a:	f640 2300 	movw	r3, #2560	; 0xa00
   15f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15f92:	601a      	str	r2, [r3, #0]
    StopCondition = 1;
   15f94:	f640 2304 	movw	r3, #2564	; 0xa04
   15f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15f9c:	f04f 0201 	mov.w	r2, #1	; 0x1
   15fa0:	601a      	str	r2, [r3, #0]
    SrcBuffer = writebuff;
   15fa2:	f642 5374 	movw	r3, #11636	; 0x2d74
   15fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15faa:	68ba      	ldr	r2, [r7, #8]
   15fac:	601a      	str	r2, [r3, #0]

    SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
   15fae:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15fb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
   15fba:	f2c0 020f 	movt	r2, #15	; 0xf
   15fbe:	601a      	str	r2, [r3, #0]
    SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
   15fc0:	88bb      	ldrh	r3, [r7, #4]
   15fc2:	683a      	ldr	r2, [r7, #0]
   15fc4:	fb02 f203 	mul.w	r2, r2, r3
   15fc8:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15fd0:	605a      	str	r2, [r3, #4]
    SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) power << 4;
   15fd2:	7efb      	ldrb	r3, [r7, #27]
   15fd4:	ea4f 1203 	mov.w	r2, r3, lsl #4
   15fd8:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15fe0:	609a      	str	r2, [r3, #8]
    SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
   15fe2:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15fea:	f04f 0200 	mov.w	r2, #0	; 0x0
   15fee:	60da      	str	r2, [r3, #12]
    SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
   15ff0:	f642 535c 	movw	r3, #11612	; 0x2d5c
   15ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15ff8:	f04f 0200 	mov.w	r2, #0	; 0x0
   15ffc:	611a      	str	r2, [r3, #16]
    SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
   15ffe:	f642 535c 	movw	r3, #11612	; 0x2d5c
   16002:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16006:	f04f 0201 	mov.w	r2, #1	; 0x1
   1600a:	615a      	str	r2, [r3, #20]
    SDIO_DataConfig(&SDIO_DataInitStructure);
   1600c:	f642 505c 	movw	r0, #11612	; 0x2d5c
   16010:	f2c2 0000 	movt	r0, #8192	; 0x2000
   16014:	f7ec f98e 	bl	2334 <SDIO_DataConfig>

    if (DeviceMode == SD_POLLING_MODE)
   16018:	f240 0398 	movw	r3, #152	; 0x98
   1601c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16020:	681b      	ldr	r3, [r3, #0]
   16022:	2b02      	cmp	r3, #2
   16024:	f040 810b 	bne.w	1623e <SD_WriteMultiBlocks+0x66a>
    {
      while (!(SDIO->STA & (SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DATAEND | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
   16028:	e06a      	b.n	16100 <SD_WriteMultiBlocks+0x52c>
      {
        if (SDIO_GetFlagStatus(SDIO_FLAG_TXFIFOHE) != RESET)
   1602a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   1602e:	f7ec fa99 	bl	2564 <SDIO_GetFlagStatus>
   16032:	4603      	mov	r3, r0
   16034:	2b00      	cmp	r3, #0
   16036:	d063      	beq.n	16100 <SD_WriteMultiBlocks+0x52c>
        {
          if (!((TotalNumberOfBytes - bytestransferred) < SD_HALFFIFOBYTES))
   16038:	f640 2300 	movw	r3, #2560	; 0xa00
   1603c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16040:	681a      	ldr	r2, [r3, #0]
   16042:	69fb      	ldr	r3, [r7, #28]
   16044:	ebc3 0302 	rsb	r3, r3, r2
   16048:	2b1f      	cmp	r3, #31
   1604a:	d91c      	bls.n	16086 <SD_WriteMultiBlocks+0x4b2>
          {
            for (count = 0; count < SD_HALFFIFO; count++)
   1604c:	f04f 0300 	mov.w	r3, #0	; 0x0
   16050:	623b      	str	r3, [r7, #32]
   16052:	e00c      	b.n	1606e <SD_WriteMultiBlocks+0x49a>
            {
              SDIO_WriteData(*(tempbuff + count));
   16054:	6a3b      	ldr	r3, [r7, #32]
   16056:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1605a:	6aba      	ldr	r2, [r7, #40]
   1605c:	4413      	add	r3, r2
   1605e:	681b      	ldr	r3, [r3, #0]
   16060:	4618      	mov	r0, r3
   16062:	f7ec f9dd 	bl	2420 <SDIO_WriteData>
      {
        if (SDIO_GetFlagStatus(SDIO_FLAG_TXFIFOHE) != RESET)
        {
          if (!((TotalNumberOfBytes - bytestransferred) < SD_HALFFIFOBYTES))
          {
            for (count = 0; count < SD_HALFFIFO; count++)
   16066:	6a3b      	ldr	r3, [r7, #32]
   16068:	f103 0301 	add.w	r3, r3, #1	; 0x1
   1606c:	623b      	str	r3, [r7, #32]
   1606e:	6a3b      	ldr	r3, [r7, #32]
   16070:	2b07      	cmp	r3, #7
   16072:	d9ef      	bls.n	16054 <SD_WriteMultiBlocks+0x480>
            {
              SDIO_WriteData(*(tempbuff + count));
            }
            tempbuff += SD_HALFFIFO;
   16074:	6abb      	ldr	r3, [r7, #40]
   16076:	f103 0320 	add.w	r3, r3, #32	; 0x20
   1607a:	62bb      	str	r3, [r7, #40]
            bytestransferred += SD_HALFFIFOBYTES;
   1607c:	69fb      	ldr	r3, [r7, #28]
   1607e:	f103 0320 	add.w	r3, r3, #32	; 0x20
   16082:	61fb      	str	r3, [r7, #28]
   16084:	e03c      	b.n	16100 <SD_WriteMultiBlocks+0x52c>
          }
          else
          {
            restwords = ((TotalNumberOfBytes - bytestransferred) % 4 == 0) ? ((TotalNumberOfBytes - bytestransferred) / 4) :
   16086:	f640 2300 	movw	r3, #2560	; 0xa00
   1608a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1608e:	681a      	ldr	r2, [r3, #0]
   16090:	69fb      	ldr	r3, [r7, #28]
   16092:	ebc3 0302 	rsb	r3, r3, r2
   16096:	f003 0303 	and.w	r3, r3, #3	; 0x3
   1609a:	2b00      	cmp	r3, #0
   1609c:	d10a      	bne.n	160b4 <SD_WriteMultiBlocks+0x4e0>
   1609e:	f640 2300 	movw	r3, #2560	; 0xa00
   160a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   160a6:	681a      	ldr	r2, [r3, #0]
   160a8:	69fb      	ldr	r3, [r7, #28]
   160aa:	ebc3 0302 	rsb	r3, r3, r2
   160ae:	ea4f 0393 	mov.w	r3, r3, lsr #2
   160b2:	e00b      	b.n	160cc <SD_WriteMultiBlocks+0x4f8>
                        ((TotalNumberOfBytes - bytestransferred) / 4 + 1);
   160b4:	f640 2300 	movw	r3, #2560	; 0xa00
   160b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   160bc:	681a      	ldr	r2, [r3, #0]
   160be:	69fb      	ldr	r3, [r7, #28]
   160c0:	ebc3 0302 	rsb	r3, r3, r2
   160c4:	ea4f 0393 	mov.w	r3, r3, lsr #2
            tempbuff += SD_HALFFIFO;
            bytestransferred += SD_HALFFIFOBYTES;
          }
          else
          {
            restwords = ((TotalNumberOfBytes - bytestransferred) % 4 == 0) ? ((TotalNumberOfBytes - bytestransferred) / 4) :
   160c8:	f103 0301 	add.w	r3, r3, #1	; 0x1
   160cc:	627b      	str	r3, [r7, #36]
                        ((TotalNumberOfBytes - bytestransferred) / 4 + 1);

            for (count = 0; count < restwords; count++, tempbuff++, bytestransferred += 4)
   160ce:	f04f 0300 	mov.w	r3, #0	; 0x0
   160d2:	623b      	str	r3, [r7, #32]
   160d4:	e010      	b.n	160f8 <SD_WriteMultiBlocks+0x524>
            {
              SDIO_WriteData(*tempbuff);
   160d6:	6abb      	ldr	r3, [r7, #40]
   160d8:	681b      	ldr	r3, [r3, #0]
   160da:	4618      	mov	r0, r3
   160dc:	f7ec f9a0 	bl	2420 <SDIO_WriteData>
          else
          {
            restwords = ((TotalNumberOfBytes - bytestransferred) % 4 == 0) ? ((TotalNumberOfBytes - bytestransferred) / 4) :
                        ((TotalNumberOfBytes - bytestransferred) / 4 + 1);

            for (count = 0; count < restwords; count++, tempbuff++, bytestransferred += 4)
   160e0:	6a3b      	ldr	r3, [r7, #32]
   160e2:	f103 0301 	add.w	r3, r3, #1	; 0x1
   160e6:	623b      	str	r3, [r7, #32]
   160e8:	6abb      	ldr	r3, [r7, #40]
   160ea:	f103 0304 	add.w	r3, r3, #4	; 0x4
   160ee:	62bb      	str	r3, [r7, #40]
   160f0:	69fb      	ldr	r3, [r7, #28]
   160f2:	f103 0304 	add.w	r3, r3, #4	; 0x4
   160f6:	61fb      	str	r3, [r7, #28]
   160f8:	6a3a      	ldr	r2, [r7, #32]
   160fa:	6a7b      	ldr	r3, [r7, #36]
   160fc:	429a      	cmp	r2, r3
   160fe:	d3ea      	bcc.n	160d6 <SD_WriteMultiBlocks+0x502>
    SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
    SDIO_DataConfig(&SDIO_DataInitStructure);

    if (DeviceMode == SD_POLLING_MODE)
    {
      while (!(SDIO->STA & (SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DATAEND | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
   16100:	f248 0300 	movw	r3, #32768	; 0x8000
   16104:	f2c4 0301 	movt	r3, #16385	; 0x4001
   16108:	6b5a      	ldr	r2, [r3, #52]
   1610a:	f240 331a 	movw	r3, #794	; 0x31a
   1610e:	f2c0 0300 	movt	r3, #0	; 0x0
   16112:	ea02 0303 	and.w	r3, r2, r3
   16116:	2b00      	cmp	r3, #0
   16118:	d087      	beq.n	1602a <SD_WriteMultiBlocks+0x456>
            }
          }
        }
      }

      if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
   1611a:	f04f 0008 	mov.w	r0, #8	; 0x8
   1611e:	f7ec fa21 	bl	2564 <SDIO_GetFlagStatus>
   16122:	4603      	mov	r3, r0
   16124:	2b00      	cmp	r3, #0
   16126:	d008      	beq.n	1613a <SD_WriteMultiBlocks+0x566>
      {
        SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
   16128:	f04f 0008 	mov.w	r0, #8	; 0x8
   1612c:	f7ec fa3a 	bl	25a4 <SDIO_ClearFlag>
        errorstatus = SD_DATA_TIMEOUT;
   16130:	f04f 0304 	mov.w	r3, #4	; 0x4
   16134:	617b      	str	r3, [r7, #20]
        return(errorstatus);
   16136:	697b      	ldr	r3, [r7, #20]
   16138:	e10a      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
   1613a:	f04f 0002 	mov.w	r0, #2	; 0x2
   1613e:	f7ec fa11 	bl	2564 <SDIO_GetFlagStatus>
   16142:	4603      	mov	r3, r0
   16144:	2b00      	cmp	r3, #0
   16146:	d008      	beq.n	1615a <SD_WriteMultiBlocks+0x586>
      {
        SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
   16148:	f04f 0002 	mov.w	r0, #2	; 0x2
   1614c:	f7ec fa2a 	bl	25a4 <SDIO_ClearFlag>
        errorstatus = SD_DATA_CRC_FAIL;
   16150:	f04f 0302 	mov.w	r3, #2	; 0x2
   16154:	617b      	str	r3, [r7, #20]
        return(errorstatus);
   16156:	697b      	ldr	r3, [r7, #20]
   16158:	e0fa      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_TXUNDERR) != RESET)
   1615a:	f04f 0010 	mov.w	r0, #16	; 0x10
   1615e:	f7ec fa01 	bl	2564 <SDIO_GetFlagStatus>
   16162:	4603      	mov	r3, r0
   16164:	2b00      	cmp	r3, #0
   16166:	d008      	beq.n	1617a <SD_WriteMultiBlocks+0x5a6>
      {
        SDIO_ClearFlag(SDIO_FLAG_TXUNDERR);
   16168:	f04f 0010 	mov.w	r0, #16	; 0x10
   1616c:	f7ec fa1a 	bl	25a4 <SDIO_ClearFlag>
        errorstatus = SD_TX_UNDERRUN;
   16170:	f04f 0305 	mov.w	r3, #5	; 0x5
   16174:	617b      	str	r3, [r7, #20]
        return(errorstatus);
   16176:	697b      	ldr	r3, [r7, #20]
   16178:	e0ea      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
   1617a:	f44f 7000 	mov.w	r0, #512	; 0x200
   1617e:	f7ec f9f1 	bl	2564 <SDIO_GetFlagStatus>
   16182:	4603      	mov	r3, r0
   16184:	2b00      	cmp	r3, #0
   16186:	d008      	beq.n	1619a <SD_WriteMultiBlocks+0x5c6>
      {
        SDIO_ClearFlag(SDIO_FLAG_STBITERR);
   16188:	f44f 7000 	mov.w	r0, #512	; 0x200
   1618c:	f7ec fa0a 	bl	25a4 <SDIO_ClearFlag>
        errorstatus = SD_START_BIT_ERR;
   16190:	f04f 0307 	mov.w	r3, #7	; 0x7
   16194:	617b      	str	r3, [r7, #20]
        return(errorstatus);
   16196:	697b      	ldr	r3, [r7, #20]
   16198:	e0da      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
      }

      if (SDIO_GetFlagStatus(SDIO_FLAG_DATAEND) != RESET)
   1619a:	f44f 7080 	mov.w	r0, #256	; 0x100
   1619e:	f7ec f9e1 	bl	2564 <SDIO_GetFlagStatus>
   161a2:	4603      	mov	r3, r0
   161a4:	2b00      	cmp	r3, #0
   161a6:	f000 80af 	beq.w	16308 <SD_WriteMultiBlocks+0x734>
      {
       if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
   161aa:	f640 13d8 	movw	r3, #2520	; 0x9d8
   161ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   161b2:	681b      	ldr	r3, [r3, #0]
   161b4:	2b00      	cmp	r3, #0
   161b6:	d00e      	beq.n	161d6 <SD_WriteMultiBlocks+0x602>
   161b8:	f640 13d8 	movw	r3, #2520	; 0x9d8
   161bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   161c0:	681b      	ldr	r3, [r3, #0]
   161c2:	2b01      	cmp	r3, #1
   161c4:	d007      	beq.n	161d6 <SD_WriteMultiBlocks+0x602>
   161c6:	f640 13d8 	movw	r3, #2520	; 0x9d8
   161ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   161ce:	681b      	ldr	r3, [r3, #0]
   161d0:	2b02      	cmp	r3, #2
   161d2:	f040 809b 	bne.w	1630c <SD_WriteMultiBlocks+0x738>
        {
          /* Send CMD12 STOP_TRANSMISSION */
          SDIO_CmdInitStructure.SDIO_Argument = 0x0;
   161d6:	f642 532c 	movw	r3, #11564	; 0x2d2c
   161da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   161de:	f04f 0200 	mov.w	r2, #0	; 0x0
   161e2:	601a      	str	r2, [r3, #0]
          SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_STOP_TRANSMISSION;
   161e4:	f642 532c 	movw	r3, #11564	; 0x2d2c
   161e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   161ec:	f04f 020c 	mov.w	r2, #12	; 0xc
   161f0:	605a      	str	r2, [r3, #4]
          SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   161f2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   161f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   161fa:	f04f 0240 	mov.w	r2, #64	; 0x40
   161fe:	609a      	str	r2, [r3, #8]
          SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   16200:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16204:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16208:	f04f 0200 	mov.w	r2, #0	; 0x0
   1620c:	60da      	str	r2, [r3, #12]
          SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   1620e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16212:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16216:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1621a:	611a      	str	r2, [r3, #16]
          SDIO_SendCommand(&SDIO_CmdInitStructure);
   1621c:	f642 502c 	movw	r0, #11564	; 0x2d2c
   16220:	f2c2 0000 	movt	r0, #8192	; 0x2000
   16224:	f7ec f80e 	bl	2244 <SDIO_SendCommand>


          errorstatus = CmdResp1Error(SDIO_STOP_TRANSMISSION);
   16228:	f04f 000c 	mov.w	r0, #12	; 0xc
   1622c:	f000 fea4 	bl	16f78 <CmdResp1Error>
   16230:	4603      	mov	r3, r0
   16232:	617b      	str	r3, [r7, #20]

          if (errorstatus != SD_OK)
   16234:	697b      	ldr	r3, [r7, #20]
   16236:	2b2a      	cmp	r3, #42
   16238:	d06a      	beq.n	16310 <SD_WriteMultiBlocks+0x73c>
          {
            return(errorstatus);
   1623a:	697b      	ldr	r3, [r7, #20]
   1623c:	e088      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
          }
        }
      }
    }
    else if (DeviceMode == SD_INTERRUPT_MODE)
   1623e:	f240 0398 	movw	r3, #152	; 0x98
   16242:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16246:	681b      	ldr	r3, [r3, #0]
   16248:	2b01      	cmp	r3, #1
   1624a:	d120      	bne.n	1628e <SD_WriteMultiBlocks+0x6ba>
    {
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_TXFIFOHE | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
   1624c:	f244 301a 	movw	r0, #17178	; 0x431a
   16250:	f04f 0101 	mov.w	r1, #1	; 0x1
   16254:	f7eb ffbc 	bl	21d0 <SDIO_ITConfig>
      while ((TransferEnd == 0) && (TransferError == SD_OK))
   16258:	f640 2308 	movw	r3, #2568	; 0xa08
   1625c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16260:	681b      	ldr	r3, [r3, #0]
   16262:	2b00      	cmp	r3, #0
   16264:	d106      	bne.n	16274 <SD_WriteMultiBlocks+0x6a0>
   16266:	f240 039c 	movw	r3, #156	; 0x9c
   1626a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1626e:	681b      	ldr	r3, [r3, #0]
   16270:	2b2a      	cmp	r3, #42
   16272:	d0f1      	beq.n	16258 <SD_WriteMultiBlocks+0x684>
      {}
      if (TransferError != SD_OK)
   16274:	f240 039c 	movw	r3, #156	; 0x9c
   16278:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1627c:	681b      	ldr	r3, [r3, #0]
   1627e:	2b2a      	cmp	r3, #42
   16280:	d048      	beq.n	16314 <SD_WriteMultiBlocks+0x740>
      {
        return(TransferError);
   16282:	f240 039c 	movw	r3, #156	; 0x9c
   16286:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1628a:	681b      	ldr	r3, [r3, #0]
   1628c:	e060      	b.n	16350 <SD_WriteMultiBlocks+0x77c>
      }
    }
    else if (DeviceMode == SD_DMA_MODE)
   1628e:	f240 0398 	movw	r3, #152	; 0x98
   16292:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16296:	681b      	ldr	r3, [r3, #0]
   16298:	2b00      	cmp	r3, #0
   1629a:	d13c      	bne.n	16316 <SD_WriteMultiBlocks+0x742>
    {
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
   1629c:	f240 301a 	movw	r0, #794	; 0x31a
   162a0:	f04f 0101 	mov.w	r1, #1	; 0x1
   162a4:	f7eb ff94 	bl	21d0 <SDIO_ITConfig>
      SDIO_DMACmd(ENABLE);
   162a8:	f04f 0001 	mov.w	r0, #1	; 0x1
   162ac:	f7eb ffba 	bl	2224 <SDIO_DMACmd>
      DMA_TxConfiguration(writebuff, (NumberOfBlocks * BlockSize));
   162b0:	88bb      	ldrh	r3, [r7, #4]
   162b2:	683a      	ldr	r2, [r7, #0]
   162b4:	fb02 f303 	mul.w	r3, r2, r3
   162b8:	68b8      	ldr	r0, [r7, #8]
   162ba:	4619      	mov	r1, r3
   162bc:	f001 fc5c 	bl	17b78 <DMA_TxConfiguration>
      while (DMA_GetFlagStatus(DMA2_FLAG_TC4) == RESET)
   162c0:	f242 0000 	movw	r0, #8192	; 0x2000
   162c4:	f2c1 0000 	movt	r0, #4096	; 0x1000
   162c8:	f7ed fd50 	bl	3d6c <DMA_GetFlagStatus>
   162cc:	4603      	mov	r3, r0
   162ce:	2b00      	cmp	r3, #0
   162d0:	d0f6      	beq.n	162c0 <SD_WriteMultiBlocks+0x6ec>
      {}
      while ((TransferEnd == 0) && (TransferError == SD_OK))
   162d2:	f640 2308 	movw	r3, #2568	; 0xa08
   162d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   162da:	681b      	ldr	r3, [r3, #0]
   162dc:	2b00      	cmp	r3, #0
   162de:	d106      	bne.n	162ee <SD_WriteMultiBlocks+0x71a>
   162e0:	f240 039c 	movw	r3, #156	; 0x9c
   162e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   162e8:	681b      	ldr	r3, [r3, #0]
   162ea:	2b2a      	cmp	r3, #42
   162ec:	d0f1      	beq.n	162d2 <SD_WriteMultiBlocks+0x6fe>
      {}
      if (TransferError != SD_OK)
   162ee:	f240 039c 	movw	r3, #156	; 0x9c
   162f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   162f6:	681b      	ldr	r3, [r3, #0]
   162f8:	2b2a      	cmp	r3, #42
   162fa:	d00c      	beq.n	16316 <SD_WriteMultiBlocks+0x742>
      {
        return(TransferError);
   162fc:	f240 039c 	movw	r3, #156	; 0x9c
   16300:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16304:	681b      	ldr	r3, [r3, #0]
   16306:	e023      	b.n	16350 <SD_WriteMultiBlocks+0x77c>

          errorstatus = CmdResp1Error(SDIO_STOP_TRANSMISSION);

          if (errorstatus != SD_OK)
          {
            return(errorstatus);
   16308:	bf00      	nop
   1630a:	e004      	b.n	16316 <SD_WriteMultiBlocks+0x742>
   1630c:	bf00      	nop
   1630e:	e002      	b.n	16316 <SD_WriteMultiBlocks+0x742>
   16310:	bf00      	nop
   16312:	e000      	b.n	16316 <SD_WriteMultiBlocks+0x742>
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_TXFIFOHE | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
      while ((TransferEnd == 0) && (TransferError == SD_OK))
      {}
      if (TransferError != SD_OK)
      {
        return(TransferError);
   16314:	bf00      	nop
        return(TransferError);
      }
    }
  }
  /* Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   16316:	f240 50ff 	movw	r0, #1535	; 0x5ff
   1631a:	f7ec f943 	bl	25a4 <SDIO_ClearFlag>

  /* Wait till the card is in programming state */
  errorstatus = IsCardProgramming(&cardstate);
   1631e:	f107 0313 	add.w	r3, r7, #19	; 0x13
   16322:	4618      	mov	r0, r3
   16324:	f001 f92c 	bl	17580 <IsCardProgramming>
   16328:	4603      	mov	r3, r0
   1632a:	617b      	str	r3, [r7, #20]

  while ((errorstatus == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
   1632c:	e006      	b.n	1633c <SD_WriteMultiBlocks+0x768>
  {
    errorstatus = IsCardProgramming(&cardstate);
   1632e:	f107 0313 	add.w	r3, r7, #19	; 0x13
   16332:	4618      	mov	r0, r3
   16334:	f001 f924 	bl	17580 <IsCardProgramming>
   16338:	4603      	mov	r3, r0
   1633a:	617b      	str	r3, [r7, #20]
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);

  /* Wait till the card is in programming state */
  errorstatus = IsCardProgramming(&cardstate);

  while ((errorstatus == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
   1633c:	697b      	ldr	r3, [r7, #20]
   1633e:	2b2a      	cmp	r3, #42
   16340:	d105      	bne.n	1634e <SD_WriteMultiBlocks+0x77a>
   16342:	7cfb      	ldrb	r3, [r7, #19]
   16344:	2b07      	cmp	r3, #7
   16346:	d0f2      	beq.n	1632e <SD_WriteMultiBlocks+0x75a>
   16348:	7cfb      	ldrb	r3, [r7, #19]
   1634a:	2b06      	cmp	r3, #6
   1634c:	d0ef      	beq.n	1632e <SD_WriteMultiBlocks+0x75a>
  {
    errorstatus = IsCardProgramming(&cardstate);
  }

  return(errorstatus);
   1634e:	697b      	ldr	r3, [r7, #20]
}
   16350:	4618      	mov	r0, r3
   16352:	f107 072c 	add.w	r7, r7, #44	; 0x2c
   16356:	46bd      	mov	sp, r7
   16358:	bd80      	pop	{r7, pc}
   1635a:	46c0      	nop			(mov r8, r8)

0001635c <SD_GetTransferState>:
  *   This value can be: 
  *             - SD_NO_TRANSFER: No data transfer is acting
  *             - SD_TRANSFER_IN_PROGRESS: Data transfer is acting
  */
SDTransferState SD_GetTransferState(void)
{
   1635c:	b480      	push	{r7}
   1635e:	af00      	add	r7, sp, #0
  if (SDIO->STA & (SDIO_FLAG_TXACT | SDIO_FLAG_RXACT))
   16360:	f248 0300 	movw	r3, #32768	; 0x8000
   16364:	f2c4 0301 	movt	r3, #16385	; 0x4001
   16368:	6b5b      	ldr	r3, [r3, #52]
   1636a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
   1636e:	2b00      	cmp	r3, #0
   16370:	d002      	beq.n	16378 <SD_GetTransferState+0x1c>
  {
    return(SD_TRANSFER_IN_PROGRESS);
   16372:	f04f 0301 	mov.w	r3, #1	; 0x1
   16376:	e001      	b.n	1637c <SD_GetTransferState+0x20>
  }
  else
  {
    return(SD_NO_TRANSFER);
   16378:	f04f 0300 	mov.w	r3, #0	; 0x0
  }
}
   1637c:	4618      	mov	r0, r3
   1637e:	46bd      	mov	sp, r7
   16380:	bc80      	pop	{r7}
   16382:	4770      	bx	lr

00016384 <SD_StopTransfer>:
  * @brief  Aborts an ongoing data transfer.
  * @param  None
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_StopTransfer(void)
{
   16384:	b580      	push	{r7, lr}
   16386:	b081      	sub	sp, #4
   16388:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
   1638a:	f04f 032a 	mov.w	r3, #42	; 0x2a
   1638e:	603b      	str	r3, [r7, #0]

  /* Send CMD12 STOP_TRANSMISSION  */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
   16390:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16394:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16398:	f04f 0200 	mov.w	r2, #0	; 0x0
   1639c:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_STOP_TRANSMISSION;
   1639e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   163a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   163a6:	f04f 020c 	mov.w	r2, #12	; 0xc
   163aa:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   163ac:	f642 532c 	movw	r3, #11564	; 0x2d2c
   163b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   163b4:	f04f 0240 	mov.w	r2, #64	; 0x40
   163b8:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   163ba:	f642 532c 	movw	r3, #11564	; 0x2d2c
   163be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   163c2:	f04f 0200 	mov.w	r2, #0	; 0x0
   163c6:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   163c8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   163cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   163d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   163d4:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   163d6:	f642 502c 	movw	r0, #11564	; 0x2d2c
   163da:	f2c2 0000 	movt	r0, #8192	; 0x2000
   163de:	f7eb ff31 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_STOP_TRANSMISSION);
   163e2:	f04f 000c 	mov.w	r0, #12	; 0xc
   163e6:	f000 fdc7 	bl	16f78 <CmdResp1Error>
   163ea:	4603      	mov	r3, r0
   163ec:	603b      	str	r3, [r7, #0]

  return(errorstatus);
   163ee:	683b      	ldr	r3, [r7, #0]
}
   163f0:	4618      	mov	r0, r3
   163f2:	f107 0704 	add.w	r7, r7, #4	; 0x4
   163f6:	46bd      	mov	sp, r7
   163f8:	bd80      	pop	{r7, pc}
   163fa:	46c0      	nop			(mov r8, r8)

000163fc <SD_Erase>:
  * @param  startaddr: the start address.
  * @param  endaddr: the end address.
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_Erase(uint32_t startaddr, uint32_t endaddr)
{
   163fc:	b580      	push	{r7, lr}
   163fe:	b086      	sub	sp, #24
   16400:	af00      	add	r7, sp, #0
   16402:	6078      	str	r0, [r7, #4]
   16404:	6039      	str	r1, [r7, #0]
  SD_Error errorstatus = SD_OK;
   16406:	f04f 032a 	mov.w	r3, #42	; 0x2a
   1640a:	613b      	str	r3, [r7, #16]
  uint32_t delay = 0;
   1640c:	f04f 0300 	mov.w	r3, #0	; 0x0
   16410:	617b      	str	r3, [r7, #20]
  __IO uint32_t maxdelay = 0;
   16412:	f04f 0300 	mov.w	r3, #0	; 0x0
   16416:	60fb      	str	r3, [r7, #12]
  uint8_t cardstate = 0;
   16418:	f04f 0300 	mov.w	r3, #0	; 0x0
   1641c:	72fb      	strb	r3, [r7, #11]

  /* Check if the card coomnd class supports erase command */
  if (((CSD_Tab[1] >> 20) & SD_CCCC_ERASE) == 0)
   1641e:	f640 13dc 	movw	r3, #2524	; 0x9dc
   16422:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16426:	685b      	ldr	r3, [r3, #4]
   16428:	ea4f 5313 	mov.w	r3, r3, lsr #20
   1642c:	f003 0320 	and.w	r3, r3, #32	; 0x20
   16430:	2b00      	cmp	r3, #0
   16432:	d104      	bne.n	1643e <SD_Erase+0x42>
  {
    errorstatus = SD_REQUEST_NOT_APPLICABLE;
   16434:	f04f 0325 	mov.w	r3, #37	; 0x25
   16438:	613b      	str	r3, [r7, #16]
    return(errorstatus);
   1643a:	693b      	ldr	r3, [r7, #16]
   1643c:	e100      	b.n	16640 <SD_Erase+0x244>
  }

  maxdelay = 72000 / ((SDIO->CLKCR & 0xFF) + 2);
   1643e:	f248 0300 	movw	r3, #32768	; 0x8000
   16442:	f2c4 0301 	movt	r3, #16385	; 0x4001
   16446:	685b      	ldr	r3, [r3, #4]
   16448:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   1644c:	f103 0202 	add.w	r2, r3, #2	; 0x2
   16450:	f641 1340 	movw	r3, #6464	; 0x1940
   16454:	f2c0 0301 	movt	r3, #1	; 0x1
   16458:	fbb3 f3f2 	udiv	r3, r3, r2
   1645c:	60fb      	str	r3, [r7, #12]

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
   1645e:	f04f 0000 	mov.w	r0, #0	; 0x0
   16462:	f7eb ff51 	bl	2308 <SDIO_GetResponse>
   16466:	4603      	mov	r3, r0
   16468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   1646c:	2b00      	cmp	r3, #0
   1646e:	d004      	beq.n	1647a <SD_Erase+0x7e>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
   16470:	f04f 030e 	mov.w	r3, #14	; 0xe
   16474:	613b      	str	r3, [r7, #16]
    return(errorstatus);
   16476:	693b      	ldr	r3, [r7, #16]
   16478:	e0e2      	b.n	16640 <SD_Erase+0x244>
  }

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
   1647a:	f640 13d8 	movw	r3, #2520	; 0x9d8
   1647e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16482:	681b      	ldr	r3, [r3, #0]
   16484:	2b02      	cmp	r3, #2
   16486:	d107      	bne.n	16498 <SD_Erase+0x9c>
  {
    startaddr /= 512;
   16488:	687b      	ldr	r3, [r7, #4]
   1648a:	ea4f 2353 	mov.w	r3, r3, lsr #9
   1648e:	607b      	str	r3, [r7, #4]
    endaddr /= 512;
   16490:	683b      	ldr	r3, [r7, #0]
   16492:	ea4f 2353 	mov.w	r3, r3, lsr #9
   16496:	603b      	str	r3, [r7, #0]
  }
  
  /* According to sd-card spec 1.0 ERASE_GROUP_START (CMD32) and erase_group_end(CMD33) */
  if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
   16498:	f640 13d8 	movw	r3, #2520	; 0x9d8
   1649c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   164a0:	681b      	ldr	r3, [r3, #0]
   164a2:	2b00      	cmp	r3, #0
   164a4:	d00d      	beq.n	164c2 <SD_Erase+0xc6>
   164a6:	f640 13d8 	movw	r3, #2520	; 0x9d8
   164aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   164ae:	681b      	ldr	r3, [r3, #0]
   164b0:	2b01      	cmp	r3, #1
   164b2:	d006      	beq.n	164c2 <SD_Erase+0xc6>
   164b4:	f640 13d8 	movw	r3, #2520	; 0x9d8
   164b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   164bc:	681b      	ldr	r3, [r3, #0]
   164be:	2b02      	cmp	r3, #2
   164c0:	d165      	bne.n	1658e <SD_Erase+0x192>
  {
    /* Send CMD32 SD_ERASE_GRP_START with argument as addr  */
    SDIO_CmdInitStructure.SDIO_Argument = startaddr;
   164c2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   164c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   164ca:	687a      	ldr	r2, [r7, #4]
   164cc:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SD_ERASE_GRP_START;
   164ce:	f642 532c 	movw	r3, #11564	; 0x2d2c
   164d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   164d6:	f04f 0220 	mov.w	r2, #32	; 0x20
   164da:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   164dc:	f642 532c 	movw	r3, #11564	; 0x2d2c
   164e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   164e4:	f04f 0240 	mov.w	r2, #64	; 0x40
   164e8:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   164ea:	f642 532c 	movw	r3, #11564	; 0x2d2c
   164ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   164f2:	f04f 0200 	mov.w	r2, #0	; 0x0
   164f6:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   164f8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   164fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16500:	f44f 6280 	mov.w	r2, #1024	; 0x400
   16504:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   16506:	f642 502c 	movw	r0, #11564	; 0x2d2c
   1650a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1650e:	f7eb fe99 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SDIO_SD_ERASE_GRP_START);
   16512:	f04f 0020 	mov.w	r0, #32	; 0x20
   16516:	f000 fd2f 	bl	16f78 <CmdResp1Error>
   1651a:	4603      	mov	r3, r0
   1651c:	613b      	str	r3, [r7, #16]
    if (errorstatus != SD_OK)
   1651e:	693b      	ldr	r3, [r7, #16]
   16520:	2b2a      	cmp	r3, #42
   16522:	d001      	beq.n	16528 <SD_Erase+0x12c>
    {
      return(errorstatus);
   16524:	693b      	ldr	r3, [r7, #16]
   16526:	e08b      	b.n	16640 <SD_Erase+0x244>
    }

    /* Send CMD33 SD_ERASE_GRP_END with argument as addr  */
    SDIO_CmdInitStructure.SDIO_Argument = endaddr;
   16528:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1652c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16530:	683a      	ldr	r2, [r7, #0]
   16532:	601a      	str	r2, [r3, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SD_ERASE_GRP_END;
   16534:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16538:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1653c:	f04f 0221 	mov.w	r2, #33	; 0x21
   16540:	605a      	str	r2, [r3, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   16542:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16546:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1654a:	f04f 0240 	mov.w	r2, #64	; 0x40
   1654e:	609a      	str	r2, [r3, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   16550:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16554:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16558:	f04f 0200 	mov.w	r2, #0	; 0x0
   1655c:	60da      	str	r2, [r3, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   1655e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16562:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16566:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1656a:	611a      	str	r2, [r3, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
   1656c:	f642 502c 	movw	r0, #11564	; 0x2d2c
   16570:	f2c2 0000 	movt	r0, #8192	; 0x2000
   16574:	f7eb fe66 	bl	2244 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SDIO_SD_ERASE_GRP_END);
   16578:	f04f 0021 	mov.w	r0, #33	; 0x21
   1657c:	f000 fcfc 	bl	16f78 <CmdResp1Error>
   16580:	4603      	mov	r3, r0
   16582:	613b      	str	r3, [r7, #16]
    if (errorstatus != SD_OK)
   16584:	693b      	ldr	r3, [r7, #16]
   16586:	2b2a      	cmp	r3, #42
   16588:	d001      	beq.n	1658e <SD_Erase+0x192>
    {
      return(errorstatus);
   1658a:	693b      	ldr	r3, [r7, #16]
   1658c:	e058      	b.n	16640 <SD_Erase+0x244>
    }
  }

  /* Send CMD38 ERASE */
  SDIO_CmdInitStructure.SDIO_Argument = 0;
   1658e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16592:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16596:	f04f 0200 	mov.w	r2, #0	; 0x0
   1659a:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_ERASE;
   1659c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   165a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   165a4:	f04f 0226 	mov.w	r2, #38	; 0x26
   165a8:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   165aa:	f642 532c 	movw	r3, #11564	; 0x2d2c
   165ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   165b2:	f04f 0240 	mov.w	r2, #64	; 0x40
   165b6:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   165b8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   165bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   165c0:	f04f 0200 	mov.w	r2, #0	; 0x0
   165c4:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   165c6:	f642 532c 	movw	r3, #11564	; 0x2d2c
   165ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   165ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
   165d2:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   165d4:	f642 502c 	movw	r0, #11564	; 0x2d2c
   165d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
   165dc:	f7eb fe32 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_ERASE);
   165e0:	f04f 0026 	mov.w	r0, #38	; 0x26
   165e4:	f000 fcc8 	bl	16f78 <CmdResp1Error>
   165e8:	4603      	mov	r3, r0
   165ea:	613b      	str	r3, [r7, #16]

  if (errorstatus != SD_OK)
   165ec:	693b      	ldr	r3, [r7, #16]
   165ee:	2b2a      	cmp	r3, #42
   165f0:	d001      	beq.n	165f6 <SD_Erase+0x1fa>
  {
    return(errorstatus);
   165f2:	693b      	ldr	r3, [r7, #16]
   165f4:	e024      	b.n	16640 <SD_Erase+0x244>
  }

  for (delay = 0; delay < maxdelay; delay++)
   165f6:	f04f 0300 	mov.w	r3, #0	; 0x0
   165fa:	617b      	str	r3, [r7, #20]
   165fc:	e003      	b.n	16606 <SD_Erase+0x20a>
   165fe:	697b      	ldr	r3, [r7, #20]
   16600:	f103 0301 	add.w	r3, r3, #1	; 0x1
   16604:	617b      	str	r3, [r7, #20]
   16606:	68fb      	ldr	r3, [r7, #12]
   16608:	697a      	ldr	r2, [r7, #20]
   1660a:	429a      	cmp	r2, r3
   1660c:	d3f7      	bcc.n	165fe <SD_Erase+0x202>
  {}

  /* Wait till the card is in programming state */
  errorstatus = IsCardProgramming(&cardstate);
   1660e:	f107 030b 	add.w	r3, r7, #11	; 0xb
   16612:	4618      	mov	r0, r3
   16614:	f000 ffb4 	bl	17580 <IsCardProgramming>
   16618:	4603      	mov	r3, r0
   1661a:	613b      	str	r3, [r7, #16]

  while ((errorstatus == SD_OK) && ((SD_CARD_PROGRAMMING == cardstate) || (SD_CARD_RECEIVING == cardstate)))
   1661c:	e006      	b.n	1662c <SD_Erase+0x230>
  {
    errorstatus = IsCardProgramming(&cardstate);
   1661e:	f107 030b 	add.w	r3, r7, #11	; 0xb
   16622:	4618      	mov	r0, r3
   16624:	f000 ffac 	bl	17580 <IsCardProgramming>
   16628:	4603      	mov	r3, r0
   1662a:	613b      	str	r3, [r7, #16]
  {}

  /* Wait till the card is in programming state */
  errorstatus = IsCardProgramming(&cardstate);

  while ((errorstatus == SD_OK) && ((SD_CARD_PROGRAMMING == cardstate) || (SD_CARD_RECEIVING == cardstate)))
   1662c:	693b      	ldr	r3, [r7, #16]
   1662e:	2b2a      	cmp	r3, #42
   16630:	d105      	bne.n	1663e <SD_Erase+0x242>
   16632:	7afb      	ldrb	r3, [r7, #11]
   16634:	2b07      	cmp	r3, #7
   16636:	d0f2      	beq.n	1661e <SD_Erase+0x222>
   16638:	7afb      	ldrb	r3, [r7, #11]
   1663a:	2b06      	cmp	r3, #6
   1663c:	d0ef      	beq.n	1661e <SD_Erase+0x222>
  {
    errorstatus = IsCardProgramming(&cardstate);
  }

  return(errorstatus);
   1663e:	693b      	ldr	r3, [r7, #16]
}
   16640:	4618      	mov	r0, r3
   16642:	f107 0718 	add.w	r7, r7, #24	; 0x18
   16646:	46bd      	mov	sp, r7
   16648:	bd80      	pop	{r7, pc}
   1664a:	46c0      	nop			(mov r8, r8)

0001664c <SD_SendStatus>:
  * @param  pcardstatus: pointer to the buffer that will contain the SD 
  *   card status (Card Status register).
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_SendStatus(uint32_t *pcardstatus)
{
   1664c:	b580      	push	{r7, lr}
   1664e:	b082      	sub	sp, #8
   16650:	af00      	add	r7, sp, #0
   16652:	6038      	str	r0, [r7, #0]
  SD_Error errorstatus = SD_OK;
   16654:	f04f 032a 	mov.w	r3, #42	; 0x2a
   16658:	607b      	str	r3, [r7, #4]

  if (pcardstatus == NULL)
   1665a:	683b      	ldr	r3, [r7, #0]
   1665c:	2b00      	cmp	r3, #0
   1665e:	d104      	bne.n	1666a <SD_SendStatus+0x1e>
  {
    errorstatus = SD_INVALID_PARAMETER;
   16660:	f04f 0326 	mov.w	r3, #38	; 0x26
   16664:	607b      	str	r3, [r7, #4]
    return(errorstatus);
   16666:	687b      	ldr	r3, [r7, #4]
   16668:	e040      	b.n	166ec <SD_SendStatus+0xa0>
  }

  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
   1666a:	f640 13fc 	movw	r3, #2556	; 0x9fc
   1666e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16672:	681b      	ldr	r3, [r3, #0]
   16674:	ea4f 4203 	mov.w	r2, r3, lsl #16
   16678:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1667c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16680:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_STATUS;
   16682:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16686:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1668a:	f04f 020d 	mov.w	r2, #13	; 0xd
   1668e:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   16690:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16694:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16698:	f04f 0240 	mov.w	r2, #64	; 0x40
   1669c:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   1669e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   166a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   166a6:	f04f 0200 	mov.w	r2, #0	; 0x0
   166aa:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   166ac:	f642 532c 	movw	r3, #11564	; 0x2d2c
   166b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   166b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   166b8:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   166ba:	f642 502c 	movw	r0, #11564	; 0x2d2c
   166be:	f2c2 0000 	movt	r0, #8192	; 0x2000
   166c2:	f7eb fdbf 	bl	2244 <SDIO_SendCommand>


  errorstatus = CmdResp1Error(SDIO_SEND_STATUS);
   166c6:	f04f 000d 	mov.w	r0, #13	; 0xd
   166ca:	f000 fc55 	bl	16f78 <CmdResp1Error>
   166ce:	4603      	mov	r3, r0
   166d0:	607b      	str	r3, [r7, #4]

  if (errorstatus != SD_OK)
   166d2:	687b      	ldr	r3, [r7, #4]
   166d4:	2b2a      	cmp	r3, #42
   166d6:	d001      	beq.n	166dc <SD_SendStatus+0x90>
  {
    return(errorstatus);
   166d8:	687b      	ldr	r3, [r7, #4]
   166da:	e007      	b.n	166ec <SD_SendStatus+0xa0>
  }

  *pcardstatus = SDIO_GetResponse(SDIO_RESP1);
   166dc:	f04f 0000 	mov.w	r0, #0	; 0x0
   166e0:	f7eb fe12 	bl	2308 <SDIO_GetResponse>
   166e4:	4602      	mov	r2, r0
   166e6:	683b      	ldr	r3, [r7, #0]
   166e8:	601a      	str	r2, [r3, #0]

  return(errorstatus);
   166ea:	687b      	ldr	r3, [r7, #4]
}
   166ec:	4618      	mov	r0, r3
   166ee:	f107 0708 	add.w	r7, r7, #8	; 0x8
   166f2:	46bd      	mov	sp, r7
   166f4:	bd80      	pop	{r7, pc}
   166f6:	46c0      	nop			(mov r8, r8)

000166f8 <SD_SendSDStatus>:
  * @param  psdstatus: pointer to the buffer that will contain the SD 
  *   card status (SD Status register).
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_SendSDStatus(uint32_t *psdstatus)
{
   166f8:	b590      	push	{r4, r7, lr}
   166fa:	b083      	sub	sp, #12
   166fc:	af00      	add	r7, sp, #0
   166fe:	6038      	str	r0, [r7, #0]
  SD_Error errorstatus = SD_OK;
   16700:	f04f 032a 	mov.w	r3, #42	; 0x2a
   16704:	607b      	str	r3, [r7, #4]
  uint32_t count = 0;
   16706:	f04f 0300 	mov.w	r3, #0	; 0x0
   1670a:	60bb      	str	r3, [r7, #8]

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
   1670c:	f04f 0000 	mov.w	r0, #0	; 0x0
   16710:	f7eb fdfa 	bl	2308 <SDIO_GetResponse>
   16714:	4603      	mov	r3, r0
   16716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   1671a:	2b00      	cmp	r3, #0
   1671c:	d004      	beq.n	16728 <SD_SendSDStatus+0x30>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
   1671e:	f04f 030e 	mov.w	r3, #14	; 0xe
   16722:	607b      	str	r3, [r7, #4]
    return(errorstatus);
   16724:	687b      	ldr	r3, [r7, #4]
   16726:	e197      	b.n	16a58 <SD_SendSDStatus+0x360>
  }

  /* Set block size for card if it is not equal to current block size for card. */
  SDIO_CmdInitStructure.SDIO_Argument = 64;
   16728:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1672c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16730:	f04f 0240 	mov.w	r2, #64	; 0x40
   16734:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SET_BLOCKLEN;
   16736:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1673a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1673e:	f04f 0210 	mov.w	r2, #16	; 0x10
   16742:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   16744:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16748:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1674c:	f04f 0240 	mov.w	r2, #64	; 0x40
   16750:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   16752:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16756:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1675a:	f04f 0200 	mov.w	r2, #0	; 0x0
   1675e:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   16760:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16764:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16768:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1676c:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   1676e:	f642 502c 	movw	r0, #11564	; 0x2d2c
   16772:	f2c2 0000 	movt	r0, #8192	; 0x2000
   16776:	f7eb fd65 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_SET_BLOCKLEN);
   1677a:	f04f 0010 	mov.w	r0, #16	; 0x10
   1677e:	f000 fbfb 	bl	16f78 <CmdResp1Error>
   16782:	4603      	mov	r3, r0
   16784:	607b      	str	r3, [r7, #4]

  if (errorstatus != SD_OK)
   16786:	687b      	ldr	r3, [r7, #4]
   16788:	2b2a      	cmp	r3, #42
   1678a:	d001      	beq.n	16790 <SD_SendSDStatus+0x98>
  {
    return(errorstatus);
   1678c:	687b      	ldr	r3, [r7, #4]
   1678e:	e163      	b.n	16a58 <SD_SendSDStatus+0x360>
  }

  /* CMD55 */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
   16790:	f640 13fc 	movw	r3, #2556	; 0x9fc
   16794:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16798:	681b      	ldr	r3, [r3, #0]
   1679a:	ea4f 4203 	mov.w	r2, r3, lsl #16
   1679e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   167a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   167a6:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_APP_CMD;
   167a8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   167ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   167b0:	f04f 0237 	mov.w	r2, #55	; 0x37
   167b4:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   167b6:	f642 532c 	movw	r3, #11564	; 0x2d2c
   167ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   167be:	f04f 0240 	mov.w	r2, #64	; 0x40
   167c2:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   167c4:	f642 532c 	movw	r3, #11564	; 0x2d2c
   167c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   167cc:	f04f 0200 	mov.w	r2, #0	; 0x0
   167d0:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   167d2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   167d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   167da:	f44f 6280 	mov.w	r2, #1024	; 0x400
   167de:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   167e0:	f642 502c 	movw	r0, #11564	; 0x2d2c
   167e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   167e8:	f7eb fd2c 	bl	2244 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SDIO_APP_CMD);
   167ec:	f04f 0037 	mov.w	r0, #55	; 0x37
   167f0:	f000 fbc2 	bl	16f78 <CmdResp1Error>
   167f4:	4603      	mov	r3, r0
   167f6:	607b      	str	r3, [r7, #4]

  if (errorstatus != SD_OK)
   167f8:	687b      	ldr	r3, [r7, #4]
   167fa:	2b2a      	cmp	r3, #42
   167fc:	d001      	beq.n	16802 <SD_SendSDStatus+0x10a>
  {
    return(errorstatus);
   167fe:	687b      	ldr	r3, [r7, #4]
   16800:	e12a      	b.n	16a58 <SD_SendSDStatus+0x360>
  }

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
   16802:	f642 535c 	movw	r3, #11612	; 0x2d5c
   16806:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1680a:	f64f 72ff 	movw	r2, #65535	; 0xffff
   1680e:	f2c0 020f 	movt	r2, #15	; 0xf
   16812:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = 64;
   16814:	f642 535c 	movw	r3, #11612	; 0x2d5c
   16818:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1681c:	f04f 0240 	mov.w	r2, #64	; 0x40
   16820:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_64b;
   16822:	f642 535c 	movw	r3, #11612	; 0x2d5c
   16826:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1682a:	f04f 0260 	mov.w	r2, #96	; 0x60
   1682e:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
   16830:	f642 535c 	movw	r3, #11612	; 0x2d5c
   16834:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16838:	f04f 0202 	mov.w	r2, #2	; 0x2
   1683c:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
   1683e:	f642 535c 	movw	r3, #11612	; 0x2d5c
   16842:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16846:	f04f 0200 	mov.w	r2, #0	; 0x0
   1684a:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
   1684c:	f642 535c 	movw	r3, #11612	; 0x2d5c
   16850:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16854:	f04f 0201 	mov.w	r2, #1	; 0x1
   16858:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
   1685a:	f642 505c 	movw	r0, #11612	; 0x2d5c
   1685e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   16862:	f7eb fd67 	bl	2334 <SDIO_DataConfig>

  /* Send ACMD13 SD_APP_STAUS  with argument as card's RCA.*/
  SDIO_CmdInitStructure.SDIO_Argument = 0;
   16866:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1686a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1686e:	f04f 0200 	mov.w	r2, #0	; 0x0
   16872:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SD_APP_STAUS;
   16874:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16878:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1687c:	f04f 020d 	mov.w	r2, #13	; 0xd
   16880:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   16882:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16886:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1688a:	f04f 0240 	mov.w	r2, #64	; 0x40
   1688e:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   16890:	f642 532c 	movw	r3, #11564	; 0x2d2c
   16894:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16898:	f04f 0200 	mov.w	r2, #0	; 0x0
   1689c:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   1689e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   168a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   168a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
   168aa:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   168ac:	f642 502c 	movw	r0, #11564	; 0x2d2c
   168b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
   168b4:	f7eb fcc6 	bl	2244 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SDIO_SD_APP_STAUS);
   168b8:	f04f 000d 	mov.w	r0, #13	; 0xd
   168bc:	f000 fb5c 	bl	16f78 <CmdResp1Error>
   168c0:	4603      	mov	r3, r0
   168c2:	607b      	str	r3, [r7, #4]

  if (errorstatus != SD_OK)
   168c4:	687b      	ldr	r3, [r7, #4]
   168c6:	2b2a      	cmp	r3, #42
   168c8:	d022      	beq.n	16910 <SD_SendSDStatus+0x218>
  {
    return(errorstatus);
   168ca:	687b      	ldr	r3, [r7, #4]
   168cc:	e0c4      	b.n	16a58 <SD_SendSDStatus+0x360>
  }

  while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
  {
    if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
   168ce:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   168d2:	f7eb fe47 	bl	2564 <SDIO_GetFlagStatus>
   168d6:	4603      	mov	r3, r0
   168d8:	2b00      	cmp	r3, #0
   168da:	d01a      	beq.n	16912 <SD_SendSDStatus+0x21a>
    {
      for (count = 0; count < 8; count++)
   168dc:	f04f 0300 	mov.w	r3, #0	; 0x0
   168e0:	60bb      	str	r3, [r7, #8]
   168e2:	e00d      	b.n	16900 <SD_SendSDStatus+0x208>
      {
        *(psdstatus + count) = SDIO_ReadData();
   168e4:	68bb      	ldr	r3, [r7, #8]
   168e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   168ea:	683a      	ldr	r2, [r7, #0]
   168ec:	eb02 0403 	add.w	r4, r2, r3
   168f0:	f7eb fd8a 	bl	2408 <SDIO_ReadData>
   168f4:	4603      	mov	r3, r0
   168f6:	6023      	str	r3, [r4, #0]

  while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
  {
    if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
    {
      for (count = 0; count < 8; count++)
   168f8:	68bb      	ldr	r3, [r7, #8]
   168fa:	f103 0301 	add.w	r3, r3, #1	; 0x1
   168fe:	60bb      	str	r3, [r7, #8]
   16900:	68bb      	ldr	r3, [r7, #8]
   16902:	2b07      	cmp	r3, #7
   16904:	d9ee      	bls.n	168e4 <SD_SendSDStatus+0x1ec>
      {
        *(psdstatus + count) = SDIO_ReadData();
      }
      psdstatus += 8;
   16906:	683b      	ldr	r3, [r7, #0]
   16908:	f103 0320 	add.w	r3, r3, #32	; 0x20
   1690c:	603b      	str	r3, [r7, #0]
   1690e:	e000      	b.n	16912 <SD_SendSDStatus+0x21a>
  if (errorstatus != SD_OK)
  {
    return(errorstatus);
  }

  while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
   16910:	bf00      	nop
   16912:	f248 0300 	movw	r3, #32768	; 0x8000
   16916:	f2c4 0301 	movt	r3, #16385	; 0x4001
   1691a:	6b5a      	ldr	r2, [r3, #52]
   1691c:	f240 632a 	movw	r3, #1578	; 0x62a
   16920:	f2c0 0300 	movt	r3, #0	; 0x0
   16924:	ea02 0303 	and.w	r3, r2, r3
   16928:	2b00      	cmp	r3, #0
   1692a:	d0d0      	beq.n	168ce <SD_SendSDStatus+0x1d6>
      }
      psdstatus += 8;
    }
  }

  if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
   1692c:	f04f 0008 	mov.w	r0, #8	; 0x8
   16930:	f7eb fe18 	bl	2564 <SDIO_GetFlagStatus>
   16934:	4603      	mov	r3, r0
   16936:	2b00      	cmp	r3, #0
   16938:	d008      	beq.n	1694c <SD_SendSDStatus+0x254>
  {
    SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
   1693a:	f04f 0008 	mov.w	r0, #8	; 0x8
   1693e:	f7eb fe31 	bl	25a4 <SDIO_ClearFlag>
    errorstatus = SD_DATA_TIMEOUT;
   16942:	f04f 0304 	mov.w	r3, #4	; 0x4
   16946:	607b      	str	r3, [r7, #4]
    return(errorstatus);
   16948:	687b      	ldr	r3, [r7, #4]
   1694a:	e085      	b.n	16a58 <SD_SendSDStatus+0x360>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
   1694c:	f04f 0002 	mov.w	r0, #2	; 0x2
   16950:	f7eb fe08 	bl	2564 <SDIO_GetFlagStatus>
   16954:	4603      	mov	r3, r0
   16956:	2b00      	cmp	r3, #0
   16958:	d008      	beq.n	1696c <SD_SendSDStatus+0x274>
  {
    SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
   1695a:	f04f 0002 	mov.w	r0, #2	; 0x2
   1695e:	f7eb fe21 	bl	25a4 <SDIO_ClearFlag>
    errorstatus = SD_DATA_CRC_FAIL;
   16962:	f04f 0302 	mov.w	r3, #2	; 0x2
   16966:	607b      	str	r3, [r7, #4]
    return(errorstatus);
   16968:	687b      	ldr	r3, [r7, #4]
   1696a:	e075      	b.n	16a58 <SD_SendSDStatus+0x360>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
   1696c:	f04f 0020 	mov.w	r0, #32	; 0x20
   16970:	f7eb fdf8 	bl	2564 <SDIO_GetFlagStatus>
   16974:	4603      	mov	r3, r0
   16976:	2b00      	cmp	r3, #0
   16978:	d008      	beq.n	1698c <SD_SendSDStatus+0x294>
  {
    SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
   1697a:	f04f 0020 	mov.w	r0, #32	; 0x20
   1697e:	f7eb fe11 	bl	25a4 <SDIO_ClearFlag>
    errorstatus = SD_RX_OVERRUN;
   16982:	f04f 0306 	mov.w	r3, #6	; 0x6
   16986:	607b      	str	r3, [r7, #4]
    return(errorstatus);
   16988:	687b      	ldr	r3, [r7, #4]
   1698a:	e065      	b.n	16a58 <SD_SendSDStatus+0x360>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
   1698c:	f44f 7000 	mov.w	r0, #512	; 0x200
   16990:	f7eb fde8 	bl	2564 <SDIO_GetFlagStatus>
   16994:	4603      	mov	r3, r0
   16996:	2b00      	cmp	r3, #0
   16998:	d012      	beq.n	169c0 <SD_SendSDStatus+0x2c8>
  {
    SDIO_ClearFlag(SDIO_FLAG_STBITERR);
   1699a:	f44f 7000 	mov.w	r0, #512	; 0x200
   1699e:	f7eb fe01 	bl	25a4 <SDIO_ClearFlag>
    errorstatus = SD_START_BIT_ERR;
   169a2:	f04f 0307 	mov.w	r3, #7	; 0x7
   169a6:	607b      	str	r3, [r7, #4]
    return(errorstatus);
   169a8:	687b      	ldr	r3, [r7, #4]
   169aa:	e055      	b.n	16a58 <SD_SendSDStatus+0x360>
  }

  while (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
  {
    *psdstatus = SDIO_ReadData();
   169ac:	f7eb fd2c 	bl	2408 <SDIO_ReadData>
   169b0:	4602      	mov	r2, r0
   169b2:	683b      	ldr	r3, [r7, #0]
   169b4:	601a      	str	r2, [r3, #0]
    psdstatus++;
   169b6:	683b      	ldr	r3, [r7, #0]
   169b8:	f103 0304 	add.w	r3, r3, #4	; 0x4
   169bc:	603b      	str	r3, [r7, #0]
   169be:	e000      	b.n	169c2 <SD_SendSDStatus+0x2ca>
    SDIO_ClearFlag(SDIO_FLAG_STBITERR);
    errorstatus = SD_START_BIT_ERR;
    return(errorstatus);
  }

  while (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
   169c0:	bf00      	nop
   169c2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
   169c6:	f7eb fdcd 	bl	2564 <SDIO_GetFlagStatus>
   169ca:	4603      	mov	r3, r0
   169cc:	2b00      	cmp	r3, #0
   169ce:	d1ed      	bne.n	169ac <SD_SendSDStatus+0x2b4>
    *psdstatus = SDIO_ReadData();
    psdstatus++;
  }

  /* Clear all the static status flags*/
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   169d0:	f240 50ff 	movw	r0, #1535	; 0x5ff
   169d4:	f7eb fde6 	bl	25a4 <SDIO_ClearFlag>
  psdstatus -= 16;
   169d8:	683b      	ldr	r3, [r7, #0]
   169da:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
   169de:	603b      	str	r3, [r7, #0]
  for (count = 0; count < 16; count++)
   169e0:	f04f 0300 	mov.w	r3, #0	; 0x0
   169e4:	60bb      	str	r3, [r7, #8]
   169e6:	e033      	b.n	16a50 <SD_SendSDStatus+0x358>
  {
    psdstatus[count] = ((psdstatus[count] & SD_0TO7BITS) << 24) |((psdstatus[count] & SD_8TO15BITS) << 8) |
   169e8:	68bb      	ldr	r3, [r7, #8]
   169ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
   169ee:	683a      	ldr	r2, [r7, #0]
   169f0:	4413      	add	r3, r2
   169f2:	68ba      	ldr	r2, [r7, #8]
   169f4:	ea4f 0282 	mov.w	r2, r2, lsl #2
   169f8:	6839      	ldr	r1, [r7, #0]
   169fa:	440a      	add	r2, r1
   169fc:	6812      	ldr	r2, [r2, #0]
   169fe:	ea4f 6102 	mov.w	r1, r2, lsl #24
   16a02:	68ba      	ldr	r2, [r7, #8]
   16a04:	ea4f 0282 	mov.w	r2, r2, lsl #2
   16a08:	6838      	ldr	r0, [r7, #0]
   16a0a:	4402      	add	r2, r0
   16a0c:	6812      	ldr	r2, [r2, #0]
   16a0e:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
   16a12:	ea4f 2202 	mov.w	r2, r2, lsl #8
   16a16:	ea41 0102 	orr.w	r1, r1, r2
                       ((psdstatus[count] & SD_16TO23BITS) >> 8) |((psdstatus[count] & SD_24TO31BITS) >> 24);
   16a1a:	68ba      	ldr	r2, [r7, #8]
   16a1c:	ea4f 0282 	mov.w	r2, r2, lsl #2
   16a20:	6838      	ldr	r0, [r7, #0]
   16a22:	4402      	add	r2, r0
   16a24:	6812      	ldr	r2, [r2, #0]
   16a26:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
   16a2a:	ea4f 2212 	mov.w	r2, r2, lsr #8
   16a2e:	ea41 0102 	orr.w	r1, r1, r2
   16a32:	68ba      	ldr	r2, [r7, #8]
   16a34:	ea4f 0282 	mov.w	r2, r2, lsl #2
   16a38:	6838      	ldr	r0, [r7, #0]
   16a3a:	4402      	add	r2, r0
   16a3c:	6812      	ldr	r2, [r2, #0]
   16a3e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  /* Clear all the static status flags*/
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
  psdstatus -= 16;
  for (count = 0; count < 16; count++)
  {
    psdstatus[count] = ((psdstatus[count] & SD_0TO7BITS) << 24) |((psdstatus[count] & SD_8TO15BITS) << 8) |
   16a42:	ea41 0202 	orr.w	r2, r1, r2
   16a46:	601a      	str	r2, [r3, #0]
  }

  /* Clear all the static status flags*/
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
  psdstatus -= 16;
  for (count = 0; count < 16; count++)
   16a48:	68bb      	ldr	r3, [r7, #8]
   16a4a:	f103 0301 	add.w	r3, r3, #1	; 0x1
   16a4e:	60bb      	str	r3, [r7, #8]
   16a50:	68bb      	ldr	r3, [r7, #8]
   16a52:	2b0f      	cmp	r3, #15
   16a54:	d9c8      	bls.n	169e8 <SD_SendSDStatus+0x2f0>
  {
    psdstatus[count] = ((psdstatus[count] & SD_0TO7BITS) << 24) |((psdstatus[count] & SD_8TO15BITS) << 8) |
                       ((psdstatus[count] & SD_16TO23BITS) >> 8) |((psdstatus[count] & SD_24TO31BITS) >> 24);
  }
  return(errorstatus);
   16a56:	687b      	ldr	r3, [r7, #4]
}
   16a58:	4618      	mov	r0, r3
   16a5a:	f107 070c 	add.w	r7, r7, #12	; 0xc
   16a5e:	46bd      	mov	sp, r7
   16a60:	bd90      	pop	{r4, r7, pc}
   16a62:	46c0      	nop			(mov r8, r8)

00016a64 <SD_ProcessIRQSrc>:
  * @brief  Allows to process all the interrupts that are high.
  * @param  None
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_ProcessIRQSrc(void)
{
   16a64:	b590      	push	{r4, r7, lr}
   16a66:	b082      	sub	sp, #8
   16a68:	af00      	add	r7, sp, #0
  uint32_t count = 0, restwords = 0;
   16a6a:	f04f 0300 	mov.w	r3, #0	; 0x0
   16a6e:	603b      	str	r3, [r7, #0]
   16a70:	f04f 0300 	mov.w	r3, #0	; 0x0
   16a74:	607b      	str	r3, [r7, #4]

  if (DeviceMode == SD_INTERRUPT_MODE)
   16a76:	f240 0398 	movw	r3, #152	; 0x98
   16a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16a7e:	681b      	ldr	r3, [r3, #0]
   16a80:	2b01      	cmp	r3, #1
   16a82:	f040 80dd 	bne.w	16c40 <SD_ProcessIRQSrc+0x1dc>
  {
    if (SDIO_GetITStatus(SDIO_IT_RXFIFOHF) != RESET)
   16a86:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   16a8a:	f7eb fd9b 	bl	25c4 <SDIO_GetITStatus>
   16a8e:	4603      	mov	r3, r0
   16a90:	2b00      	cmp	r3, #0
   16a92:	d031      	beq.n	16af8 <SD_ProcessIRQSrc+0x94>
    {
      for (count = 0; count < SD_HALFFIFO; count++)
   16a94:	f04f 0300 	mov.w	r3, #0	; 0x0
   16a98:	603b      	str	r3, [r7, #0]
   16a9a:	e011      	b.n	16ac0 <SD_ProcessIRQSrc+0x5c>
      {
        *(DestBuffer + count) = SDIO_ReadData();
   16a9c:	f642 5340 	movw	r3, #11584	; 0x2d40
   16aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16aa4:	681a      	ldr	r2, [r3, #0]
   16aa6:	683b      	ldr	r3, [r7, #0]
   16aa8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   16aac:	eb02 0403 	add.w	r4, r2, r3
   16ab0:	f7eb fcaa 	bl	2408 <SDIO_ReadData>
   16ab4:	4603      	mov	r3, r0
   16ab6:	6023      	str	r3, [r4, #0]

  if (DeviceMode == SD_INTERRUPT_MODE)
  {
    if (SDIO_GetITStatus(SDIO_IT_RXFIFOHF) != RESET)
    {
      for (count = 0; count < SD_HALFFIFO; count++)
   16ab8:	683b      	ldr	r3, [r7, #0]
   16aba:	f103 0301 	add.w	r3, r3, #1	; 0x1
   16abe:	603b      	str	r3, [r7, #0]
   16ac0:	683b      	ldr	r3, [r7, #0]
   16ac2:	2b07      	cmp	r3, #7
   16ac4:	d9ea      	bls.n	16a9c <SD_ProcessIRQSrc+0x38>
      {
        *(DestBuffer + count) = SDIO_ReadData();
      }
      DestBuffer += SD_HALFFIFO;
   16ac6:	f642 5340 	movw	r3, #11584	; 0x2d40
   16aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16ace:	681b      	ldr	r3, [r3, #0]
   16ad0:	f103 0220 	add.w	r2, r3, #32	; 0x20
   16ad4:	f642 5340 	movw	r3, #11584	; 0x2d40
   16ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16adc:	601a      	str	r2, [r3, #0]
      NumberOfBytes += SD_HALFFIFOBYTES;
   16ade:	f640 230c 	movw	r3, #2572	; 0xa0c
   16ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16ae6:	681b      	ldr	r3, [r3, #0]
   16ae8:	f103 0220 	add.w	r2, r3, #32	; 0x20
   16aec:	f640 230c 	movw	r3, #2572	; 0xa0c
   16af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16af4:	601a      	str	r2, [r3, #0]
   16af6:	e0a3      	b.n	16c40 <SD_ProcessIRQSrc+0x1dc>
    }
    else if (SDIO_GetITStatus(SDIO_IT_TXFIFOHE) != RESET)
   16af8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   16afc:	f7eb fd62 	bl	25c4 <SDIO_GetITStatus>
   16b00:	4603      	mov	r3, r0
   16b02:	2b00      	cmp	r3, #0
   16b04:	f000 809c 	beq.w	16c40 <SD_ProcessIRQSrc+0x1dc>
    {
      if ((TotalNumberOfBytes - NumberOfBytes) < SD_HALFFIFOBYTES)
   16b08:	f640 2300 	movw	r3, #2560	; 0xa00
   16b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16b10:	681a      	ldr	r2, [r3, #0]
   16b12:	f640 230c 	movw	r3, #2572	; 0xa0c
   16b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16b1a:	681b      	ldr	r3, [r3, #0]
   16b1c:	ebc3 0302 	rsb	r3, r3, r2
   16b20:	2b1f      	cmp	r3, #31
   16b22:	d85d      	bhi.n	16be0 <SD_ProcessIRQSrc+0x17c>
      {
        restwords = ((TotalNumberOfBytes - NumberOfBytes) %  4 == 0) ?
   16b24:	f640 2300 	movw	r3, #2560	; 0xa00
   16b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16b2c:	681a      	ldr	r2, [r3, #0]
   16b2e:	f640 230c 	movw	r3, #2572	; 0xa0c
   16b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16b36:	681b      	ldr	r3, [r3, #0]
   16b38:	ebc3 0302 	rsb	r3, r3, r2
   16b3c:	f003 0303 	and.w	r3, r3, #3	; 0x3
   16b40:	2b00      	cmp	r3, #0
   16b42:	d10e      	bne.n	16b62 <SD_ProcessIRQSrc+0xfe>
                    ((TotalNumberOfBytes - NumberOfBytes) / 4) :
   16b44:	f640 2300 	movw	r3, #2560	; 0xa00
   16b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16b4c:	681a      	ldr	r2, [r3, #0]
   16b4e:	f640 230c 	movw	r3, #2572	; 0xa0c
   16b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16b56:	681b      	ldr	r3, [r3, #0]
   16b58:	ebc3 0302 	rsb	r3, r3, r2
    }
    else if (SDIO_GetITStatus(SDIO_IT_TXFIFOHE) != RESET)
    {
      if ((TotalNumberOfBytes - NumberOfBytes) < SD_HALFFIFOBYTES)
      {
        restwords = ((TotalNumberOfBytes - NumberOfBytes) %  4 == 0) ?
   16b5c:	ea4f 0393 	mov.w	r3, r3, lsr #2
   16b60:	e00f      	b.n	16b82 <SD_ProcessIRQSrc+0x11e>
                    ((TotalNumberOfBytes - NumberOfBytes) / 4) :
                    ((TotalNumberOfBytes - NumberOfBytes) / 4 + 1);
   16b62:	f640 2300 	movw	r3, #2560	; 0xa00
   16b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16b6a:	681a      	ldr	r2, [r3, #0]
   16b6c:	f640 230c 	movw	r3, #2572	; 0xa0c
   16b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16b74:	681b      	ldr	r3, [r3, #0]
   16b76:	ebc3 0302 	rsb	r3, r3, r2
   16b7a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    }
    else if (SDIO_GetITStatus(SDIO_IT_TXFIFOHE) != RESET)
    {
      if ((TotalNumberOfBytes - NumberOfBytes) < SD_HALFFIFOBYTES)
      {
        restwords = ((TotalNumberOfBytes - NumberOfBytes) %  4 == 0) ?
   16b7e:	f103 0301 	add.w	r3, r3, #1	; 0x1
   16b82:	607b      	str	r3, [r7, #4]
                    ((TotalNumberOfBytes - NumberOfBytes) / 4) :
                    ((TotalNumberOfBytes - NumberOfBytes) / 4 + 1);

        for (count = 0; count < restwords;  count++, SrcBuffer++, NumberOfBytes += 4)
   16b84:	f04f 0300 	mov.w	r3, #0	; 0x0
   16b88:	603b      	str	r3, [r7, #0]
   16b8a:	e024      	b.n	16bd6 <SD_ProcessIRQSrc+0x172>
        {
          SDIO_WriteData(*SrcBuffer);
   16b8c:	f642 5374 	movw	r3, #11636	; 0x2d74
   16b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16b94:	681b      	ldr	r3, [r3, #0]
   16b96:	681b      	ldr	r3, [r3, #0]
   16b98:	4618      	mov	r0, r3
   16b9a:	f7eb fc41 	bl	2420 <SDIO_WriteData>
      {
        restwords = ((TotalNumberOfBytes - NumberOfBytes) %  4 == 0) ?
                    ((TotalNumberOfBytes - NumberOfBytes) / 4) :
                    ((TotalNumberOfBytes - NumberOfBytes) / 4 + 1);

        for (count = 0; count < restwords;  count++, SrcBuffer++, NumberOfBytes += 4)
   16b9e:	683b      	ldr	r3, [r7, #0]
   16ba0:	f103 0301 	add.w	r3, r3, #1	; 0x1
   16ba4:	603b      	str	r3, [r7, #0]
   16ba6:	f642 5374 	movw	r3, #11636	; 0x2d74
   16baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16bae:	681b      	ldr	r3, [r3, #0]
   16bb0:	f103 0204 	add.w	r2, r3, #4	; 0x4
   16bb4:	f642 5374 	movw	r3, #11636	; 0x2d74
   16bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16bbc:	601a      	str	r2, [r3, #0]
   16bbe:	f640 230c 	movw	r3, #2572	; 0xa0c
   16bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16bc6:	681b      	ldr	r3, [r3, #0]
   16bc8:	f103 0204 	add.w	r2, r3, #4	; 0x4
   16bcc:	f640 230c 	movw	r3, #2572	; 0xa0c
   16bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16bd4:	601a      	str	r2, [r3, #0]
   16bd6:	683a      	ldr	r2, [r7, #0]
   16bd8:	687b      	ldr	r3, [r7, #4]
   16bda:	429a      	cmp	r2, r3
   16bdc:	d3d6      	bcc.n	16b8c <SD_ProcessIRQSrc+0x128>
   16bde:	e02f      	b.n	16c40 <SD_ProcessIRQSrc+0x1dc>
          SDIO_WriteData(*SrcBuffer);
        }
      }
      else
      {
        for (count = 0; count < SD_HALFFIFO; count++)
   16be0:	f04f 0300 	mov.w	r3, #0	; 0x0
   16be4:	603b      	str	r3, [r7, #0]
   16be6:	e010      	b.n	16c0a <SD_ProcessIRQSrc+0x1a6>
        {
          SDIO_WriteData(*(SrcBuffer + count));
   16be8:	f642 5374 	movw	r3, #11636	; 0x2d74
   16bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16bf0:	681a      	ldr	r2, [r3, #0]
   16bf2:	683b      	ldr	r3, [r7, #0]
   16bf4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   16bf8:	4413      	add	r3, r2
   16bfa:	681b      	ldr	r3, [r3, #0]
   16bfc:	4618      	mov	r0, r3
   16bfe:	f7eb fc0f 	bl	2420 <SDIO_WriteData>
          SDIO_WriteData(*SrcBuffer);
        }
      }
      else
      {
        for (count = 0; count < SD_HALFFIFO; count++)
   16c02:	683b      	ldr	r3, [r7, #0]
   16c04:	f103 0301 	add.w	r3, r3, #1	; 0x1
   16c08:	603b      	str	r3, [r7, #0]
   16c0a:	683b      	ldr	r3, [r7, #0]
   16c0c:	2b07      	cmp	r3, #7
   16c0e:	d9eb      	bls.n	16be8 <SD_ProcessIRQSrc+0x184>
        {
          SDIO_WriteData(*(SrcBuffer + count));
        }

        SrcBuffer += SD_HALFFIFO;
   16c10:	f642 5374 	movw	r3, #11636	; 0x2d74
   16c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16c18:	681b      	ldr	r3, [r3, #0]
   16c1a:	f103 0220 	add.w	r2, r3, #32	; 0x20
   16c1e:	f642 5374 	movw	r3, #11636	; 0x2d74
   16c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16c26:	601a      	str	r2, [r3, #0]
        NumberOfBytes += SD_HALFFIFOBYTES;
   16c28:	f640 230c 	movw	r3, #2572	; 0xa0c
   16c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16c30:	681b      	ldr	r3, [r3, #0]
   16c32:	f103 0220 	add.w	r2, r3, #32	; 0x20
   16c36:	f640 230c 	movw	r3, #2572	; 0xa0c
   16c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16c3e:	601a      	str	r2, [r3, #0]
      }
    }
  }

  if (SDIO_GetITStatus(SDIO_IT_DATAEND) != RESET)
   16c40:	f44f 7080 	mov.w	r0, #256	; 0x100
   16c44:	f7eb fcbe 	bl	25c4 <SDIO_GetITStatus>
   16c48:	4603      	mov	r3, r0
   16c4a:	2b00      	cmp	r3, #0
   16c4c:	d070      	beq.n	16d30 <SD_ProcessIRQSrc+0x2cc>
  {
    if (DeviceMode != SD_DMA_MODE)
   16c4e:	f240 0398 	movw	r3, #152	; 0x98
   16c52:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16c56:	681b      	ldr	r3, [r3, #0]
   16c58:	2b00      	cmp	r3, #0
   16c5a:	d034      	beq.n	16cc6 <SD_ProcessIRQSrc+0x262>
    {
      while ((SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)  &&  (NumberOfBytes < TotalNumberOfBytes))
   16c5c:	e020      	b.n	16ca0 <SD_ProcessIRQSrc+0x23c>
      {
        *DestBuffer = SDIO_ReadData();
   16c5e:	f642 5340 	movw	r3, #11584	; 0x2d40
   16c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16c66:	681c      	ldr	r4, [r3, #0]
   16c68:	f7eb fbce 	bl	2408 <SDIO_ReadData>
   16c6c:	4603      	mov	r3, r0
   16c6e:	6023      	str	r3, [r4, #0]
        DestBuffer++;
   16c70:	f642 5340 	movw	r3, #11584	; 0x2d40
   16c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16c78:	681b      	ldr	r3, [r3, #0]
   16c7a:	f103 0204 	add.w	r2, r3, #4	; 0x4
   16c7e:	f642 5340 	movw	r3, #11584	; 0x2d40
   16c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16c86:	601a      	str	r2, [r3, #0]
        NumberOfBytes += 4;
   16c88:	f640 230c 	movw	r3, #2572	; 0xa0c
   16c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16c90:	681b      	ldr	r3, [r3, #0]
   16c92:	f103 0204 	add.w	r2, r3, #4	; 0x4
   16c96:	f640 230c 	movw	r3, #2572	; 0xa0c
   16c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16c9e:	601a      	str	r2, [r3, #0]

  if (SDIO_GetITStatus(SDIO_IT_DATAEND) != RESET)
  {
    if (DeviceMode != SD_DMA_MODE)
    {
      while ((SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)  &&  (NumberOfBytes < TotalNumberOfBytes))
   16ca0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
   16ca4:	f7eb fc5e 	bl	2564 <SDIO_GetFlagStatus>
   16ca8:	4603      	mov	r3, r0
   16caa:	2b00      	cmp	r3, #0
   16cac:	d00b      	beq.n	16cc6 <SD_ProcessIRQSrc+0x262>
   16cae:	f640 230c 	movw	r3, #2572	; 0xa0c
   16cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16cb6:	681a      	ldr	r2, [r3, #0]
   16cb8:	f640 2300 	movw	r3, #2560	; 0xa00
   16cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16cc0:	681b      	ldr	r3, [r3, #0]
   16cc2:	429a      	cmp	r2, r3
   16cc4:	d3cb      	bcc.n	16c5e <SD_ProcessIRQSrc+0x1fa>
        DestBuffer++;
        NumberOfBytes += 4;
      }
    }

    if (StopCondition == 1)
   16cc6:	f640 2304 	movw	r3, #2564	; 0xa04
   16cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16cce:	681b      	ldr	r3, [r3, #0]
   16cd0:	2b01      	cmp	r3, #1
   16cd2:	d108      	bne.n	16ce6 <SD_ProcessIRQSrc+0x282>
    {
      TransferError = SD_StopTransfer();
   16cd4:	f7ff fb56 	bl	16384 <SD_StopTransfer>
   16cd8:	4602      	mov	r2, r0
   16cda:	f240 039c 	movw	r3, #156	; 0x9c
   16cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16ce2:	601a      	str	r2, [r3, #0]
   16ce4:	e006      	b.n	16cf4 <SD_ProcessIRQSrc+0x290>
    }
    else
    {
      TransferError = SD_OK;
   16ce6:	f240 039c 	movw	r3, #156	; 0x9c
   16cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16cee:	f04f 022a 	mov.w	r2, #42	; 0x2a
   16cf2:	601a      	str	r2, [r3, #0]
    }
    SDIO_ClearITPendingBit(SDIO_IT_DATAEND);
   16cf4:	f44f 7080 	mov.w	r0, #256	; 0x100
   16cf8:	f7eb fc84 	bl	2604 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
   16cfc:	f24c 303a 	movw	r0, #49978	; 0xc33a
   16d00:	f04f 0100 	mov.w	r1, #0	; 0x0
   16d04:	f7eb fa64 	bl	21d0 <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    TransferEnd = 1;
   16d08:	f640 2308 	movw	r3, #2568	; 0xa08
   16d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16d10:	f04f 0201 	mov.w	r2, #1	; 0x1
   16d14:	601a      	str	r2, [r3, #0]
    NumberOfBytes = 0;
   16d16:	f640 230c 	movw	r3, #2572	; 0xa0c
   16d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16d1e:	f04f 0200 	mov.w	r2, #0	; 0x0
   16d22:	601a      	str	r2, [r3, #0]
    return(TransferError);
   16d24:	f240 039c 	movw	r3, #156	; 0x9c
   16d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16d2c:	681b      	ldr	r3, [r3, #0]
   16d2e:	e0ab      	b.n	16e88 <SD_ProcessIRQSrc+0x424>
  }

  if (SDIO_GetITStatus(SDIO_IT_DCRCFAIL) != RESET)
   16d30:	f04f 0002 	mov.w	r0, #2	; 0x2
   16d34:	f7eb fc46 	bl	25c4 <SDIO_GetITStatus>
   16d38:	4603      	mov	r3, r0
   16d3a:	2b00      	cmp	r3, #0
   16d3c:	d01a      	beq.n	16d74 <SD_ProcessIRQSrc+0x310>
  {
    SDIO_ClearITPendingBit(SDIO_IT_DCRCFAIL);
   16d3e:	f04f 0002 	mov.w	r0, #2	; 0x2
   16d42:	f7eb fc5f 	bl	2604 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
   16d46:	f24c 303a 	movw	r0, #49978	; 0xc33a
   16d4a:	f04f 0100 	mov.w	r1, #0	; 0x0
   16d4e:	f7eb fa3f 	bl	21d0 <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    NumberOfBytes = 0;
   16d52:	f640 230c 	movw	r3, #2572	; 0xa0c
   16d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16d5a:	f04f 0200 	mov.w	r2, #0	; 0x0
   16d5e:	601a      	str	r2, [r3, #0]
    TransferError = SD_DATA_CRC_FAIL;
   16d60:	f240 039c 	movw	r3, #156	; 0x9c
   16d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16d68:	f04f 0202 	mov.w	r2, #2	; 0x2
   16d6c:	601a      	str	r2, [r3, #0]
    return(SD_DATA_CRC_FAIL);
   16d6e:	f04f 0302 	mov.w	r3, #2	; 0x2
   16d72:	e089      	b.n	16e88 <SD_ProcessIRQSrc+0x424>
  }

  if (SDIO_GetITStatus(SDIO_IT_DTIMEOUT) != RESET)
   16d74:	f04f 0008 	mov.w	r0, #8	; 0x8
   16d78:	f7eb fc24 	bl	25c4 <SDIO_GetITStatus>
   16d7c:	4603      	mov	r3, r0
   16d7e:	2b00      	cmp	r3, #0
   16d80:	d01a      	beq.n	16db8 <SD_ProcessIRQSrc+0x354>
  {
    SDIO_ClearITPendingBit(SDIO_IT_DTIMEOUT);
   16d82:	f04f 0008 	mov.w	r0, #8	; 0x8
   16d86:	f7eb fc3d 	bl	2604 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
   16d8a:	f24c 303a 	movw	r0, #49978	; 0xc33a
   16d8e:	f04f 0100 	mov.w	r1, #0	; 0x0
   16d92:	f7eb fa1d 	bl	21d0 <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    NumberOfBytes = 0;
   16d96:	f640 230c 	movw	r3, #2572	; 0xa0c
   16d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16d9e:	f04f 0200 	mov.w	r2, #0	; 0x0
   16da2:	601a      	str	r2, [r3, #0]
    TransferError = SD_DATA_TIMEOUT;
   16da4:	f240 039c 	movw	r3, #156	; 0x9c
   16da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16dac:	f04f 0204 	mov.w	r2, #4	; 0x4
   16db0:	601a      	str	r2, [r3, #0]
    return(SD_DATA_TIMEOUT);
   16db2:	f04f 0304 	mov.w	r3, #4	; 0x4
   16db6:	e067      	b.n	16e88 <SD_ProcessIRQSrc+0x424>
  }

  if (SDIO_GetITStatus(SDIO_IT_RXOVERR) != RESET)
   16db8:	f04f 0020 	mov.w	r0, #32	; 0x20
   16dbc:	f7eb fc02 	bl	25c4 <SDIO_GetITStatus>
   16dc0:	4603      	mov	r3, r0
   16dc2:	2b00      	cmp	r3, #0
   16dc4:	d01a      	beq.n	16dfc <SD_ProcessIRQSrc+0x398>
  {
    SDIO_ClearITPendingBit(SDIO_IT_RXOVERR);
   16dc6:	f04f 0020 	mov.w	r0, #32	; 0x20
   16dca:	f7eb fc1b 	bl	2604 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
   16dce:	f24c 303a 	movw	r0, #49978	; 0xc33a
   16dd2:	f04f 0100 	mov.w	r1, #0	; 0x0
   16dd6:	f7eb f9fb 	bl	21d0 <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    NumberOfBytes = 0;
   16dda:	f640 230c 	movw	r3, #2572	; 0xa0c
   16dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16de2:	f04f 0200 	mov.w	r2, #0	; 0x0
   16de6:	601a      	str	r2, [r3, #0]
    TransferError = SD_RX_OVERRUN;
   16de8:	f240 039c 	movw	r3, #156	; 0x9c
   16dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16df0:	f04f 0206 	mov.w	r2, #6	; 0x6
   16df4:	601a      	str	r2, [r3, #0]
    return(SD_RX_OVERRUN);
   16df6:	f04f 0306 	mov.w	r3, #6	; 0x6
   16dfa:	e045      	b.n	16e88 <SD_ProcessIRQSrc+0x424>
  }

  if (SDIO_GetITStatus(SDIO_IT_TXUNDERR) != RESET)
   16dfc:	f04f 0010 	mov.w	r0, #16	; 0x10
   16e00:	f7eb fbe0 	bl	25c4 <SDIO_GetITStatus>
   16e04:	4603      	mov	r3, r0
   16e06:	2b00      	cmp	r3, #0
   16e08:	d01a      	beq.n	16e40 <SD_ProcessIRQSrc+0x3dc>
  {
    SDIO_ClearITPendingBit(SDIO_IT_TXUNDERR);
   16e0a:	f04f 0010 	mov.w	r0, #16	; 0x10
   16e0e:	f7eb fbf9 	bl	2604 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
   16e12:	f24c 303a 	movw	r0, #49978	; 0xc33a
   16e16:	f04f 0100 	mov.w	r1, #0	; 0x0
   16e1a:	f7eb f9d9 	bl	21d0 <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    NumberOfBytes = 0;
   16e1e:	f640 230c 	movw	r3, #2572	; 0xa0c
   16e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16e26:	f04f 0200 	mov.w	r2, #0	; 0x0
   16e2a:	601a      	str	r2, [r3, #0]
    TransferError = SD_TX_UNDERRUN;
   16e2c:	f240 039c 	movw	r3, #156	; 0x9c
   16e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16e34:	f04f 0205 	mov.w	r2, #5	; 0x5
   16e38:	601a      	str	r2, [r3, #0]
    return(SD_TX_UNDERRUN);
   16e3a:	f04f 0305 	mov.w	r3, #5	; 0x5
   16e3e:	e023      	b.n	16e88 <SD_ProcessIRQSrc+0x424>
  }

  if (SDIO_GetITStatus(SDIO_IT_STBITERR) != RESET)
   16e40:	f44f 7000 	mov.w	r0, #512	; 0x200
   16e44:	f7eb fbbe 	bl	25c4 <SDIO_GetITStatus>
   16e48:	4603      	mov	r3, r0
   16e4a:	2b00      	cmp	r3, #0
   16e4c:	d01a      	beq.n	16e84 <SD_ProcessIRQSrc+0x420>
  {
    SDIO_ClearITPendingBit(SDIO_IT_STBITERR);
   16e4e:	f44f 7000 	mov.w	r0, #512	; 0x200
   16e52:	f7eb fbd7 	bl	2604 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
   16e56:	f24c 303a 	movw	r0, #49978	; 0xc33a
   16e5a:	f04f 0100 	mov.w	r1, #0	; 0x0
   16e5e:	f7eb f9b7 	bl	21d0 <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    NumberOfBytes = 0;
   16e62:	f640 230c 	movw	r3, #2572	; 0xa0c
   16e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16e6a:	f04f 0200 	mov.w	r2, #0	; 0x0
   16e6e:	601a      	str	r2, [r3, #0]
    TransferError = SD_START_BIT_ERR;
   16e70:	f240 039c 	movw	r3, #156	; 0x9c
   16e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
   16e78:	f04f 0207 	mov.w	r2, #7	; 0x7
   16e7c:	601a      	str	r2, [r3, #0]
    return(SD_START_BIT_ERR);
   16e7e:	f04f 0307 	mov.w	r3, #7	; 0x7
   16e82:	e001      	b.n	16e88 <SD_ProcessIRQSrc+0x424>
  }

  return(SD_OK);
   16e84:	f04f 032a 	mov.w	r3, #42	; 0x2a
}
   16e88:	4618      	mov	r0, r3
   16e8a:	f107 0708 	add.w	r7, r7, #8	; 0x8
   16e8e:	46bd      	mov	sp, r7
   16e90:	bd90      	pop	{r4, r7, pc}
   16e92:	46c0      	nop			(mov r8, r8)

00016e94 <CmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  None
  * @retval SD_Error: SD Card Error code.
  */
static SD_Error CmdError(void)
{
   16e94:	b580      	push	{r7, lr}
   16e96:	b082      	sub	sp, #8
   16e98:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
   16e9a:	f04f 032a 	mov.w	r3, #42	; 0x2a
   16e9e:	603b      	str	r3, [r7, #0]
  uint32_t timeout;

  timeout = SDIO_CMD0TIMEOUT; /* 10000 */
   16ea0:	f242 7310 	movw	r3, #10000	; 0x2710
   16ea4:	607b      	str	r3, [r7, #4]

  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
   16ea6:	e003      	b.n	16eb0 <CmdError+0x1c>
  {
    timeout--;
   16ea8:	687b      	ldr	r3, [r7, #4]
   16eaa:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   16eae:	607b      	str	r3, [r7, #4]
  SD_Error errorstatus = SD_OK;
  uint32_t timeout;

  timeout = SDIO_CMD0TIMEOUT; /* 10000 */

  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
   16eb0:	687b      	ldr	r3, [r7, #4]
   16eb2:	2b00      	cmp	r3, #0
   16eb4:	d006      	beq.n	16ec4 <CmdError+0x30>
   16eb6:	f04f 0080 	mov.w	r0, #128	; 0x80
   16eba:	f7eb fb53 	bl	2564 <SDIO_GetFlagStatus>
   16ebe:	4603      	mov	r3, r0
   16ec0:	2b00      	cmp	r3, #0
   16ec2:	d0f1      	beq.n	16ea8 <CmdError+0x14>
  {
    timeout--;
  }

  if (timeout == 0)
   16ec4:	687b      	ldr	r3, [r7, #4]
   16ec6:	2b00      	cmp	r3, #0
   16ec8:	d104      	bne.n	16ed4 <CmdError+0x40>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
   16eca:	f04f 0303 	mov.w	r3, #3	; 0x3
   16ece:	603b      	str	r3, [r7, #0]
    return(errorstatus);
   16ed0:	683b      	ldr	r3, [r7, #0]
   16ed2:	e004      	b.n	16ede <CmdError+0x4a>
  }

  /* Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   16ed4:	f240 50ff 	movw	r0, #1535	; 0x5ff
   16ed8:	f7eb fb64 	bl	25a4 <SDIO_ClearFlag>

  return(errorstatus);
   16edc:	683b      	ldr	r3, [r7, #0]
}
   16ede:	4618      	mov	r0, r3
   16ee0:	f107 0708 	add.w	r7, r7, #8	; 0x8
   16ee4:	46bd      	mov	sp, r7
   16ee6:	bd80      	pop	{r7, pc}

00016ee8 <CmdResp7Error>:
  *   response.
  * @param  None
  * @retval SD_Error: SD Card Error code.
  */
static SD_Error CmdResp7Error(void)
{
   16ee8:	b580      	push	{r7, lr}
   16eea:	b083      	sub	sp, #12
   16eec:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
   16eee:	f04f 032a 	mov.w	r3, #42	; 0x2a
   16ef2:	603b      	str	r3, [r7, #0]
  uint32_t status;
  uint32_t timeout = SDIO_CMD0TIMEOUT;
   16ef4:	f242 7310 	movw	r3, #10000	; 0x2710
   16ef8:	60bb      	str	r3, [r7, #8]

  status = SDIO->STA;
   16efa:	f248 0300 	movw	r3, #32768	; 0x8000
   16efe:	f2c4 0301 	movt	r3, #16385	; 0x4001
   16f02:	6b5b      	ldr	r3, [r3, #52]
   16f04:	607b      	str	r3, [r7, #4]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) && (timeout > 0))
   16f06:	e009      	b.n	16f1c <CmdResp7Error+0x34>
  {
    timeout--;
   16f08:	68bb      	ldr	r3, [r7, #8]
   16f0a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   16f0e:	60bb      	str	r3, [r7, #8]
    status = SDIO->STA;
   16f10:	f248 0300 	movw	r3, #32768	; 0x8000
   16f14:	f2c4 0301 	movt	r3, #16385	; 0x4001
   16f18:	6b5b      	ldr	r3, [r3, #52]
   16f1a:	607b      	str	r3, [r7, #4]
  uint32_t status;
  uint32_t timeout = SDIO_CMD0TIMEOUT;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) && (timeout > 0))
   16f1c:	687b      	ldr	r3, [r7, #4]
   16f1e:	f003 0345 	and.w	r3, r3, #69	; 0x45
   16f22:	2b00      	cmp	r3, #0
   16f24:	d102      	bne.n	16f2c <CmdResp7Error+0x44>
   16f26:	68bb      	ldr	r3, [r7, #8]
   16f28:	2b00      	cmp	r3, #0
   16f2a:	d1ed      	bne.n	16f08 <CmdResp7Error+0x20>
  {
    timeout--;
    status = SDIO->STA;
  }

  if ((timeout == 0) || (status & SDIO_FLAG_CTIMEOUT))
   16f2c:	68bb      	ldr	r3, [r7, #8]
   16f2e:	2b00      	cmp	r3, #0
   16f30:	d004      	beq.n	16f3c <CmdResp7Error+0x54>
   16f32:	687b      	ldr	r3, [r7, #4]
   16f34:	f003 0304 	and.w	r3, r3, #4	; 0x4
   16f38:	2b00      	cmp	r3, #0
   16f3a:	d008      	beq.n	16f4e <CmdResp7Error+0x66>
  {
    /* Card is not V2.0 complient or card does not support the set voltage range */
    errorstatus = SD_CMD_RSP_TIMEOUT;
   16f3c:	f04f 0303 	mov.w	r3, #3	; 0x3
   16f40:	603b      	str	r3, [r7, #0]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
   16f42:	f04f 0004 	mov.w	r0, #4	; 0x4
   16f46:	f7eb fb2d 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   16f4a:	683b      	ldr	r3, [r7, #0]
   16f4c:	e00e      	b.n	16f6c <CmdResp7Error+0x84>
  }

  if (status & SDIO_FLAG_CMDREND)
   16f4e:	687b      	ldr	r3, [r7, #4]
   16f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
   16f54:	2b00      	cmp	r3, #0
   16f56:	d008      	beq.n	16f6a <CmdResp7Error+0x82>
  {
    /* Card is SD V2.0 compliant */
    errorstatus = SD_OK;
   16f58:	f04f 032a 	mov.w	r3, #42	; 0x2a
   16f5c:	603b      	str	r3, [r7, #0]
    SDIO_ClearFlag(SDIO_FLAG_CMDREND);
   16f5e:	f04f 0040 	mov.w	r0, #64	; 0x40
   16f62:	f7eb fb1f 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   16f66:	683b      	ldr	r3, [r7, #0]
   16f68:	e000      	b.n	16f6c <CmdResp7Error+0x84>
  }
  return(errorstatus);
   16f6a:	683b      	ldr	r3, [r7, #0]
}
   16f6c:	4618      	mov	r0, r3
   16f6e:	f107 070c 	add.w	r7, r7, #12	; 0xc
   16f72:	46bd      	mov	sp, r7
   16f74:	bd80      	pop	{r7, pc}
   16f76:	46c0      	nop			(mov r8, r8)

00016f78 <CmdResp1Error>:
  *   response
  * @param  cmd: The sent command index.
  * @retval SD_Error: SD Card Error code.
  */
static SD_Error CmdResp1Error(uint8_t cmd)
{
   16f78:	b580      	push	{r7, lr}
   16f7a:	b084      	sub	sp, #16
   16f7c:	af00      	add	r7, sp, #0
   16f7e:	4603      	mov	r3, r0
   16f80:	703b      	strb	r3, [r7, #0]
  SD_Error errorstatus = SD_OK;
   16f82:	f04f 032a 	mov.w	r3, #42	; 0x2a
   16f86:	607b      	str	r3, [r7, #4]
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;
   16f88:	f248 0300 	movw	r3, #32768	; 0x8000
   16f8c:	f2c4 0301 	movt	r3, #16385	; 0x4001
   16f90:	6b5b      	ldr	r3, [r3, #52]
   16f92:	60bb      	str	r3, [r7, #8]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
   16f94:	e005      	b.n	16fa2 <CmdResp1Error+0x2a>
  {
    status = SDIO->STA;
   16f96:	f248 0300 	movw	r3, #32768	; 0x8000
   16f9a:	f2c4 0301 	movt	r3, #16385	; 0x4001
   16f9e:	6b5b      	ldr	r3, [r3, #52]
   16fa0:	60bb      	str	r3, [r7, #8]
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
   16fa2:	68bb      	ldr	r3, [r7, #8]
   16fa4:	f003 0345 	and.w	r3, r3, #69	; 0x45
   16fa8:	2b00      	cmp	r3, #0
   16faa:	d0f4      	beq.n	16f96 <CmdResp1Error+0x1e>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
   16fac:	68bb      	ldr	r3, [r7, #8]
   16fae:	f003 0304 	and.w	r3, r3, #4	; 0x4
   16fb2:	2b00      	cmp	r3, #0
   16fb4:	d008      	beq.n	16fc8 <CmdResp1Error+0x50>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
   16fb6:	f04f 0303 	mov.w	r3, #3	; 0x3
   16fba:	607b      	str	r3, [r7, #4]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
   16fbc:	f04f 0004 	mov.w	r0, #4	; 0x4
   16fc0:	f7eb faf0 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   16fc4:	687b      	ldr	r3, [r7, #4]
   16fc6:	e0c5      	b.n	17154 <CmdResp1Error+0x1dc>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
   16fc8:	68bb      	ldr	r3, [r7, #8]
   16fca:	f003 0301 	and.w	r3, r3, #1	; 0x1
   16fce:	b2db      	uxtb	r3, r3
   16fd0:	2b00      	cmp	r3, #0
   16fd2:	d008      	beq.n	16fe6 <CmdResp1Error+0x6e>
  {
    errorstatus = SD_CMD_CRC_FAIL;
   16fd4:	f04f 0301 	mov.w	r3, #1	; 0x1
   16fd8:	607b      	str	r3, [r7, #4]
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
   16fda:	f04f 0001 	mov.w	r0, #1	; 0x1
   16fde:	f7eb fae1 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   16fe2:	687b      	ldr	r3, [r7, #4]
   16fe4:	e0b6      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  /* Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
   16fe6:	f7eb f983 	bl	22f0 <SDIO_GetCommandResponse>
   16fea:	4603      	mov	r3, r0
   16fec:	783a      	ldrb	r2, [r7, #0]
   16fee:	429a      	cmp	r2, r3
   16ff0:	d004      	beq.n	16ffc <CmdResp1Error+0x84>
  {
    errorstatus = SD_ILLEGAL_CMD;
   16ff2:	f04f 0310 	mov.w	r3, #16	; 0x10
   16ff6:	607b      	str	r3, [r7, #4]
    return(errorstatus);
   16ff8:	687b      	ldr	r3, [r7, #4]
   16ffa:	e0ab      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  /* Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   16ffc:	f240 50ff 	movw	r0, #1535	; 0x5ff
   17000:	f7eb fad0 	bl	25a4 <SDIO_ClearFlag>

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
   17004:	f04f 0000 	mov.w	r0, #0	; 0x0
   17008:	f7eb f97e 	bl	2308 <SDIO_GetResponse>
   1700c:	4603      	mov	r3, r0
   1700e:	60fb      	str	r3, [r7, #12]

  if ((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
   17010:	68fa      	ldr	r2, [r7, #12]
   17012:	f24e 0308 	movw	r3, #57352	; 0xe008
   17016:	f6cf 53ff 	movt	r3, #65023	; 0xfdff
   1701a:	ea02 0303 	and.w	r3, r2, r3
   1701e:	2b00      	cmp	r3, #0
   17020:	d101      	bne.n	17026 <CmdResp1Error+0xae>
  {
    return(errorstatus);
   17022:	687b      	ldr	r3, [r7, #4]
   17024:	e096      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_ADDR_OUT_OF_RANGE)
   17026:	68fb      	ldr	r3, [r7, #12]
   17028:	2b00      	cmp	r3, #0
   1702a:	da02      	bge.n	17032 <CmdResp1Error+0xba>
  {
    return(SD_ADDR_OUT_OF_RANGE);
   1702c:	f04f 031c 	mov.w	r3, #28	; 0x1c
   17030:	e090      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_ADDR_MISALIGNED)
   17032:	68fb      	ldr	r3, [r7, #12]
   17034:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
   17038:	2b00      	cmp	r3, #0
   1703a:	d002      	beq.n	17042 <CmdResp1Error+0xca>
  {
    return(SD_ADDR_MISALIGNED);
   1703c:	f04f 0309 	mov.w	r3, #9	; 0x9
   17040:	e088      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_BLOCK_LEN_ERR)
   17042:	68fb      	ldr	r3, [r7, #12]
   17044:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
   17048:	2b00      	cmp	r3, #0
   1704a:	d002      	beq.n	17052 <CmdResp1Error+0xda>
  {
    return(SD_BLOCK_LEN_ERR);
   1704c:	f04f 030a 	mov.w	r3, #10	; 0xa
   17050:	e080      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_ERASE_SEQ_ERR)
   17052:	68fb      	ldr	r3, [r7, #12]
   17054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
   17058:	2b00      	cmp	r3, #0
   1705a:	d002      	beq.n	17062 <CmdResp1Error+0xea>
  {
    return(SD_ERASE_SEQ_ERR);
   1705c:	f04f 030b 	mov.w	r3, #11	; 0xb
   17060:	e078      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_BAD_ERASE_PARAM)
   17062:	68fb      	ldr	r3, [r7, #12]
   17064:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
   17068:	2b00      	cmp	r3, #0
   1706a:	d002      	beq.n	17072 <CmdResp1Error+0xfa>
  {
    return(SD_BAD_ERASE_PARAM);
   1706c:	f04f 030c 	mov.w	r3, #12	; 0xc
   17070:	e070      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_WRITE_PROT_VIOLATION)
   17072:	68fb      	ldr	r3, [r7, #12]
   17074:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
   17078:	2b00      	cmp	r3, #0
   1707a:	d002      	beq.n	17082 <CmdResp1Error+0x10a>
  {
    return(SD_WRITE_PROT_VIOLATION);
   1707c:	f04f 030d 	mov.w	r3, #13	; 0xd
   17080:	e068      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_LOCK_UNLOCK_FAILED)
   17082:	68fb      	ldr	r3, [r7, #12]
   17084:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   17088:	2b00      	cmp	r3, #0
   1708a:	d002      	beq.n	17092 <CmdResp1Error+0x11a>
  {
    return(SD_LOCK_UNLOCK_FAILED);
   1708c:	f04f 030e 	mov.w	r3, #14	; 0xe
   17090:	e060      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_COM_CRC_FAILED)
   17092:	68fb      	ldr	r3, [r7, #12]
   17094:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   17098:	2b00      	cmp	r3, #0
   1709a:	d002      	beq.n	170a2 <CmdResp1Error+0x12a>
  {
    return(SD_COM_CRC_FAILED);
   1709c:	f04f 030f 	mov.w	r3, #15	; 0xf
   170a0:	e058      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_ILLEGAL_CMD)
   170a2:	68fb      	ldr	r3, [r7, #12]
   170a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
   170a8:	2b00      	cmp	r3, #0
   170aa:	d002      	beq.n	170b2 <CmdResp1Error+0x13a>
  {
    return(SD_ILLEGAL_CMD);
   170ac:	f04f 0310 	mov.w	r3, #16	; 0x10
   170b0:	e050      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_CARD_ECC_FAILED)
   170b2:	68fb      	ldr	r3, [r7, #12]
   170b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
   170b8:	2b00      	cmp	r3, #0
   170ba:	d002      	beq.n	170c2 <CmdResp1Error+0x14a>
  {
    return(SD_CARD_ECC_FAILED);
   170bc:	f04f 0311 	mov.w	r3, #17	; 0x11
   170c0:	e048      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_CC_ERROR)
   170c2:	68fb      	ldr	r3, [r7, #12]
   170c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
   170c8:	2b00      	cmp	r3, #0
   170ca:	d002      	beq.n	170d2 <CmdResp1Error+0x15a>
  {
    return(SD_CC_ERROR);
   170cc:	f04f 0312 	mov.w	r3, #18	; 0x12
   170d0:	e040      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR)
   170d2:	68fb      	ldr	r3, [r7, #12]
   170d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
   170d8:	2b00      	cmp	r3, #0
   170da:	d002      	beq.n	170e2 <CmdResp1Error+0x16a>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
   170dc:	f04f 0313 	mov.w	r3, #19	; 0x13
   170e0:	e038      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_STREAM_READ_UNDERRUN)
   170e2:	68fb      	ldr	r3, [r7, #12]
   170e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
   170e8:	2b00      	cmp	r3, #0
   170ea:	d002      	beq.n	170f2 <CmdResp1Error+0x17a>
  {
    return(SD_STREAM_READ_UNDERRUN);
   170ec:	f04f 0314 	mov.w	r3, #20	; 0x14
   170f0:	e030      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_STREAM_WRITE_OVERRUN)
   170f2:	68fb      	ldr	r3, [r7, #12]
   170f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   170f8:	2b00      	cmp	r3, #0
   170fa:	d002      	beq.n	17102 <CmdResp1Error+0x18a>
  {
    return(SD_STREAM_WRITE_OVERRUN);
   170fc:	f04f 0315 	mov.w	r3, #21	; 0x15
   17100:	e028      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_CID_CSD_OVERWRIETE)
   17102:	68fb      	ldr	r3, [r7, #12]
   17104:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   17108:	2b00      	cmp	r3, #0
   1710a:	d002      	beq.n	17112 <CmdResp1Error+0x19a>
  {
    return(SD_CID_CSD_OVERWRITE);
   1710c:	f04f 0316 	mov.w	r3, #22	; 0x16
   17110:	e020      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_WP_ERASE_SKIP)
   17112:	68fb      	ldr	r3, [r7, #12]
   17114:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
   17118:	2b00      	cmp	r3, #0
   1711a:	d002      	beq.n	17122 <CmdResp1Error+0x1aa>
  {
    return(SD_WP_ERASE_SKIP);
   1711c:	f04f 0317 	mov.w	r3, #23	; 0x17
   17120:	e018      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_CARD_ECC_DISABLED)
   17122:	68fb      	ldr	r3, [r7, #12]
   17124:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   17128:	2b00      	cmp	r3, #0
   1712a:	d002      	beq.n	17132 <CmdResp1Error+0x1ba>
  {
    return(SD_CARD_ECC_DISABLED);
   1712c:	f04f 0318 	mov.w	r3, #24	; 0x18
   17130:	e010      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_ERASE_RESET)
   17132:	68fb      	ldr	r3, [r7, #12]
   17134:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   17138:	2b00      	cmp	r3, #0
   1713a:	d002      	beq.n	17142 <CmdResp1Error+0x1ca>
  {
    return(SD_ERASE_RESET);
   1713c:	f04f 0319 	mov.w	r3, #25	; 0x19
   17140:	e008      	b.n	17154 <CmdResp1Error+0x1dc>
  }

  if (response_r1 & SD_OCR_AKE_SEQ_ERROR)
   17142:	68fb      	ldr	r3, [r7, #12]
   17144:	f003 0308 	and.w	r3, r3, #8	; 0x8
   17148:	2b00      	cmp	r3, #0
   1714a:	d002      	beq.n	17152 <CmdResp1Error+0x1da>
  {
    return(SD_AKE_SEQ_ERROR);
   1714c:	f04f 031a 	mov.w	r3, #26	; 0x1a
   17150:	e000      	b.n	17154 <CmdResp1Error+0x1dc>
  }
  return(errorstatus);
   17152:	687b      	ldr	r3, [r7, #4]
}
   17154:	4618      	mov	r0, r3
   17156:	f107 0710 	add.w	r7, r7, #16	; 0x10
   1715a:	46bd      	mov	sp, r7
   1715c:	bd80      	pop	{r7, pc}
   1715e:	46c0      	nop			(mov r8, r8)

00017160 <CmdResp3Error>:
  *   response.
  * @param  None
  * @retval SD_Error: SD Card Error code.
  */
static SD_Error CmdResp3Error(void)
{
   17160:	b580      	push	{r7, lr}
   17162:	b082      	sub	sp, #8
   17164:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
   17166:	f04f 032a 	mov.w	r3, #42	; 0x2a
   1716a:	603b      	str	r3, [r7, #0]
  uint32_t status;

  status = SDIO->STA;
   1716c:	f248 0300 	movw	r3, #32768	; 0x8000
   17170:	f2c4 0301 	movt	r3, #16385	; 0x4001
   17174:	6b5b      	ldr	r3, [r3, #52]
   17176:	607b      	str	r3, [r7, #4]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
   17178:	e005      	b.n	17186 <CmdResp3Error+0x26>
  {
    status = SDIO->STA;
   1717a:	f248 0300 	movw	r3, #32768	; 0x8000
   1717e:	f2c4 0301 	movt	r3, #16385	; 0x4001
   17182:	6b5b      	ldr	r3, [r3, #52]
   17184:	607b      	str	r3, [r7, #4]
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
   17186:	687b      	ldr	r3, [r7, #4]
   17188:	f003 0345 	and.w	r3, r3, #69	; 0x45
   1718c:	2b00      	cmp	r3, #0
   1718e:	d0f4      	beq.n	1717a <CmdResp3Error+0x1a>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
   17190:	687b      	ldr	r3, [r7, #4]
   17192:	f003 0304 	and.w	r3, r3, #4	; 0x4
   17196:	2b00      	cmp	r3, #0
   17198:	d008      	beq.n	171ac <CmdResp3Error+0x4c>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
   1719a:	f04f 0303 	mov.w	r3, #3	; 0x3
   1719e:	603b      	str	r3, [r7, #0]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
   171a0:	f04f 0004 	mov.w	r0, #4	; 0x4
   171a4:	f7eb f9fe 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   171a8:	683b      	ldr	r3, [r7, #0]
   171aa:	e004      	b.n	171b6 <CmdResp3Error+0x56>
  }
  /* Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   171ac:	f240 50ff 	movw	r0, #1535	; 0x5ff
   171b0:	f7eb f9f8 	bl	25a4 <SDIO_ClearFlag>
  return(errorstatus);
   171b4:	683b      	ldr	r3, [r7, #0]
}
   171b6:	4618      	mov	r0, r3
   171b8:	f107 0708 	add.w	r7, r7, #8	; 0x8
   171bc:	46bd      	mov	sp, r7
   171be:	bd80      	pop	{r7, pc}

000171c0 <CmdResp2Error>:
  *   response.
  * @param  None
  * @retval SD_Error: SD Card Error code.
  */
static SD_Error CmdResp2Error(void)
{
   171c0:	b580      	push	{r7, lr}
   171c2:	b082      	sub	sp, #8
   171c4:	af00      	add	r7, sp, #0
  SD_Error errorstatus = SD_OK;
   171c6:	f04f 032a 	mov.w	r3, #42	; 0x2a
   171ca:	603b      	str	r3, [r7, #0]
  uint32_t status;

  status = SDIO->STA;
   171cc:	f248 0300 	movw	r3, #32768	; 0x8000
   171d0:	f2c4 0301 	movt	r3, #16385	; 0x4001
   171d4:	6b5b      	ldr	r3, [r3, #52]
   171d6:	607b      	str	r3, [r7, #4]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
   171d8:	e005      	b.n	171e6 <CmdResp2Error+0x26>
  {
    status = SDIO->STA;
   171da:	f248 0300 	movw	r3, #32768	; 0x8000
   171de:	f2c4 0301 	movt	r3, #16385	; 0x4001
   171e2:	6b5b      	ldr	r3, [r3, #52]
   171e4:	607b      	str	r3, [r7, #4]
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
   171e6:	687b      	ldr	r3, [r7, #4]
   171e8:	f003 0345 	and.w	r3, r3, #69	; 0x45
   171ec:	2b00      	cmp	r3, #0
   171ee:	d0f4      	beq.n	171da <CmdResp2Error+0x1a>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
   171f0:	687b      	ldr	r3, [r7, #4]
   171f2:	f003 0304 	and.w	r3, r3, #4	; 0x4
   171f6:	2b00      	cmp	r3, #0
   171f8:	d008      	beq.n	1720c <CmdResp2Error+0x4c>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
   171fa:	f04f 0303 	mov.w	r3, #3	; 0x3
   171fe:	603b      	str	r3, [r7, #0]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
   17200:	f04f 0004 	mov.w	r0, #4	; 0x4
   17204:	f7eb f9ce 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   17208:	683b      	ldr	r3, [r7, #0]
   1720a:	e013      	b.n	17234 <CmdResp2Error+0x74>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
   1720c:	687b      	ldr	r3, [r7, #4]
   1720e:	f003 0301 	and.w	r3, r3, #1	; 0x1
   17212:	b2db      	uxtb	r3, r3
   17214:	2b00      	cmp	r3, #0
   17216:	d008      	beq.n	1722a <CmdResp2Error+0x6a>
  {
    errorstatus = SD_CMD_CRC_FAIL;
   17218:	f04f 0301 	mov.w	r3, #1	; 0x1
   1721c:	603b      	str	r3, [r7, #0]
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
   1721e:	f04f 0001 	mov.w	r0, #1	; 0x1
   17222:	f7eb f9bf 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   17226:	683b      	ldr	r3, [r7, #0]
   17228:	e004      	b.n	17234 <CmdResp2Error+0x74>
  }

  /* Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   1722a:	f240 50ff 	movw	r0, #1535	; 0x5ff
   1722e:	f7eb f9b9 	bl	25a4 <SDIO_ClearFlag>

  return(errorstatus);
   17232:	683b      	ldr	r3, [r7, #0]
}
   17234:	4618      	mov	r0, r3
   17236:	f107 0708 	add.w	r7, r7, #8	; 0x8
   1723a:	46bd      	mov	sp, r7
   1723c:	bd80      	pop	{r7, pc}
   1723e:	46c0      	nop			(mov r8, r8)

00017240 <CmdResp6Error>:
  * @param  prca: pointer to the variable that will contain the SD
  *   card relative address RCA. 
  * @retval SD_Error: SD Card Error code.
  */
static SD_Error CmdResp6Error(uint8_t cmd, uint16_t *prca)
{
   17240:	b580      	push	{r7, lr}
   17242:	b085      	sub	sp, #20
   17244:	af00      	add	r7, sp, #0
   17246:	4603      	mov	r3, r0
   17248:	6039      	str	r1, [r7, #0]
   1724a:	713b      	strb	r3, [r7, #4]
  SD_Error errorstatus = SD_OK;
   1724c:	f04f 032a 	mov.w	r3, #42	; 0x2a
   17250:	60bb      	str	r3, [r7, #8]
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;
   17252:	f248 0300 	movw	r3, #32768	; 0x8000
   17256:	f2c4 0301 	movt	r3, #16385	; 0x4001
   1725a:	6b5b      	ldr	r3, [r3, #52]
   1725c:	60fb      	str	r3, [r7, #12]

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
   1725e:	e005      	b.n	1726c <CmdResp6Error+0x2c>
  {
    status = SDIO->STA;
   17260:	f248 0300 	movw	r3, #32768	; 0x8000
   17264:	f2c4 0301 	movt	r3, #16385	; 0x4001
   17268:	6b5b      	ldr	r3, [r3, #52]
   1726a:	60fb      	str	r3, [r7, #12]
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
   1726c:	68fb      	ldr	r3, [r7, #12]
   1726e:	f003 0345 	and.w	r3, r3, #69	; 0x45
   17272:	2b00      	cmp	r3, #0
   17274:	d0f4      	beq.n	17260 <CmdResp6Error+0x20>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
   17276:	68fb      	ldr	r3, [r7, #12]
   17278:	f003 0304 	and.w	r3, r3, #4	; 0x4
   1727c:	2b00      	cmp	r3, #0
   1727e:	d008      	beq.n	17292 <CmdResp6Error+0x52>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
   17280:	f04f 0303 	mov.w	r3, #3	; 0x3
   17284:	60bb      	str	r3, [r7, #8]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
   17286:	f04f 0004 	mov.w	r0, #4	; 0x4
   1728a:	f7eb f98b 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   1728e:	68bb      	ldr	r3, [r7, #8]
   17290:	e049      	b.n	17326 <CmdResp6Error+0xe6>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
   17292:	68fb      	ldr	r3, [r7, #12]
   17294:	f003 0301 	and.w	r3, r3, #1	; 0x1
   17298:	b2db      	uxtb	r3, r3
   1729a:	2b00      	cmp	r3, #0
   1729c:	d008      	beq.n	172b0 <CmdResp6Error+0x70>
  {
    errorstatus = SD_CMD_CRC_FAIL;
   1729e:	f04f 0301 	mov.w	r3, #1	; 0x1
   172a2:	60bb      	str	r3, [r7, #8]
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
   172a4:	f04f 0001 	mov.w	r0, #1	; 0x1
   172a8:	f7eb f97c 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   172ac:	68bb      	ldr	r3, [r7, #8]
   172ae:	e03a      	b.n	17326 <CmdResp6Error+0xe6>
  }

  /* Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
   172b0:	f7eb f81e 	bl	22f0 <SDIO_GetCommandResponse>
   172b4:	4603      	mov	r3, r0
   172b6:	793a      	ldrb	r2, [r7, #4]
   172b8:	429a      	cmp	r2, r3
   172ba:	d004      	beq.n	172c6 <CmdResp6Error+0x86>
  {
    errorstatus = SD_ILLEGAL_CMD;
   172bc:	f04f 0310 	mov.w	r3, #16	; 0x10
   172c0:	60bb      	str	r3, [r7, #8]
    return(errorstatus);
   172c2:	68bb      	ldr	r3, [r7, #8]
   172c4:	e02f      	b.n	17326 <CmdResp6Error+0xe6>
  }

  /* Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   172c6:	f240 50ff 	movw	r0, #1535	; 0x5ff
   172ca:	f7eb f96b 	bl	25a4 <SDIO_ClearFlag>

  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
   172ce:	f04f 0000 	mov.w	r0, #0	; 0x0
   172d2:	f7eb f819 	bl	2308 <SDIO_GetResponse>
   172d6:	4603      	mov	r3, r0
   172d8:	613b      	str	r3, [r7, #16]

  if (SD_ALLZERO == (response_r1 & (SD_R6_GENERAL_UNKNOWN_ERROR | SD_R6_ILLEGAL_CMD | SD_R6_COM_CRC_FAILED)))
   172da:	693b      	ldr	r3, [r7, #16]
   172dc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
   172e0:	2b00      	cmp	r3, #0
   172e2:	d107      	bne.n	172f4 <CmdResp6Error+0xb4>
  {
    *prca = (uint16_t) (response_r1 >> 16);
   172e4:	693b      	ldr	r3, [r7, #16]
   172e6:	ea4f 4313 	mov.w	r3, r3, lsr #16
   172ea:	b29a      	uxth	r2, r3
   172ec:	683b      	ldr	r3, [r7, #0]
   172ee:	801a      	strh	r2, [r3, #0]
    return(errorstatus);
   172f0:	68bb      	ldr	r3, [r7, #8]
   172f2:	e018      	b.n	17326 <CmdResp6Error+0xe6>
  }

  if (response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR)
   172f4:	693b      	ldr	r3, [r7, #16]
   172f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   172fa:	2b00      	cmp	r3, #0
   172fc:	d002      	beq.n	17304 <CmdResp6Error+0xc4>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
   172fe:	f04f 0313 	mov.w	r3, #19	; 0x13
   17302:	e010      	b.n	17326 <CmdResp6Error+0xe6>
  }

  if (response_r1 & SD_R6_ILLEGAL_CMD)
   17304:	693b      	ldr	r3, [r7, #16]
   17306:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   1730a:	2b00      	cmp	r3, #0
   1730c:	d002      	beq.n	17314 <CmdResp6Error+0xd4>
  {
    return(SD_ILLEGAL_CMD);
   1730e:	f04f 0310 	mov.w	r3, #16	; 0x10
   17312:	e008      	b.n	17326 <CmdResp6Error+0xe6>
  }

  if (response_r1 & SD_R6_COM_CRC_FAILED)
   17314:	693b      	ldr	r3, [r7, #16]
   17316:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
   1731a:	2b00      	cmp	r3, #0
   1731c:	d002      	beq.n	17324 <CmdResp6Error+0xe4>
  {
    return(SD_COM_CRC_FAILED);
   1731e:	f04f 030f 	mov.w	r3, #15	; 0xf
   17322:	e000      	b.n	17326 <CmdResp6Error+0xe6>
  }

  return(errorstatus);
   17324:	68bb      	ldr	r3, [r7, #8]
}
   17326:	4618      	mov	r0, r3
   17328:	f107 0714 	add.w	r7, r7, #20	; 0x14
   1732c:	46bd      	mov	sp, r7
   1732e:	bd80      	pop	{r7, pc}

00017330 <SDEnWideBus>:
  * @param  NewState: new state of the SDIO wide bus mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval SD_Error: SD Card Error code.
  */
static SD_Error SDEnWideBus(FunctionalState NewState)
{
   17330:	b580      	push	{r7, lr}
   17332:	b084      	sub	sp, #16
   17334:	af00      	add	r7, sp, #0
   17336:	6038      	str	r0, [r7, #0]
  SD_Error errorstatus = SD_OK;
   17338:	f04f 032a 	mov.w	r3, #42	; 0x2a
   1733c:	60fb      	str	r3, [r7, #12]

  uint32_t scr[2] = {0, 0};
   1733e:	f04f 0300 	mov.w	r3, #0	; 0x0
   17342:	607b      	str	r3, [r7, #4]
   17344:	f04f 0300 	mov.w	r3, #0	; 0x0
   17348:	60bb      	str	r3, [r7, #8]

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
   1734a:	f04f 0000 	mov.w	r0, #0	; 0x0
   1734e:	f7ea ffdb 	bl	2308 <SDIO_GetResponse>
   17352:	4603      	mov	r3, r0
   17354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   17358:	2b00      	cmp	r3, #0
   1735a:	d004      	beq.n	17366 <SDEnWideBus+0x36>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
   1735c:	f04f 030e 	mov.w	r3, #14	; 0xe
   17360:	60fb      	str	r3, [r7, #12]
    return(errorstatus);
   17362:	68fb      	ldr	r3, [r7, #12]
   17364:	e107      	b.n	17576 <SDEnWideBus+0x246>
  }

  /* Get SCR Register */
  errorstatus = FindSCR(RCA, scr);
   17366:	f640 13fc 	movw	r3, #2556	; 0x9fc
   1736a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1736e:	681b      	ldr	r3, [r3, #0]
   17370:	b29b      	uxth	r3, r3
   17372:	461a      	mov	r2, r3
   17374:	f107 0304 	add.w	r3, r7, #4	; 0x4
   17378:	4610      	mov	r0, r2
   1737a:	4619      	mov	r1, r3
   1737c:	f000 fa30 	bl	177e0 <FindSCR>
   17380:	4603      	mov	r3, r0
   17382:	60fb      	str	r3, [r7, #12]

  if (errorstatus != SD_OK)
   17384:	68fb      	ldr	r3, [r7, #12]
   17386:	2b2a      	cmp	r3, #42
   17388:	d001      	beq.n	1738e <SDEnWideBus+0x5e>
  {
    return(errorstatus);
   1738a:	68fb      	ldr	r3, [r7, #12]
   1738c:	e0f3      	b.n	17576 <SDEnWideBus+0x246>
  }

  /* If wide bus operation to be enabled */
  if (NewState == ENABLE)
   1738e:	683b      	ldr	r3, [r7, #0]
   17390:	2b01      	cmp	r3, #1
   17392:	d178      	bne.n	17486 <SDEnWideBus+0x156>
  {
    /* If requested card supports wide bus operation */
    if ((scr[1] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
   17394:	68bb      	ldr	r3, [r7, #8]
   17396:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
   1739a:	2b00      	cmp	r3, #0
   1739c:	d06e      	beq.n	1747c <SDEnWideBus+0x14c>
    {
      /* Send CMD55 APP_CMD with argument as card's RCA.*/
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
   1739e:	f640 13fc 	movw	r3, #2556	; 0x9fc
   173a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   173a6:	681b      	ldr	r3, [r3, #0]
   173a8:	ea4f 4203 	mov.w	r2, r3, lsl #16
   173ac:	f642 532c 	movw	r3, #11564	; 0x2d2c
   173b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   173b4:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_APP_CMD;
   173b6:	f642 532c 	movw	r3, #11564	; 0x2d2c
   173ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   173be:	f04f 0237 	mov.w	r2, #55	; 0x37
   173c2:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   173c4:	f642 532c 	movw	r3, #11564	; 0x2d2c
   173c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   173cc:	f04f 0240 	mov.w	r2, #64	; 0x40
   173d0:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   173d2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   173d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   173da:	f04f 0200 	mov.w	r2, #0	; 0x0
   173de:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   173e0:	f642 532c 	movw	r3, #11564	; 0x2d2c
   173e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   173e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
   173ec:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
   173ee:	f642 502c 	movw	r0, #11564	; 0x2d2c
   173f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
   173f6:	f7ea ff25 	bl	2244 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SDIO_APP_CMD);
   173fa:	f04f 0037 	mov.w	r0, #55	; 0x37
   173fe:	f7ff fdbb 	bl	16f78 <CmdResp1Error>
   17402:	4603      	mov	r3, r0
   17404:	60fb      	str	r3, [r7, #12]

      if (errorstatus != SD_OK)
   17406:	68fb      	ldr	r3, [r7, #12]
   17408:	2b2a      	cmp	r3, #42
   1740a:	d001      	beq.n	17410 <SDEnWideBus+0xe0>
      {
        return(errorstatus);
   1740c:	68fb      	ldr	r3, [r7, #12]
   1740e:	e0b2      	b.n	17576 <SDEnWideBus+0x246>
      }

      /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
      SDIO_CmdInitStructure.SDIO_Argument = 0x2;
   17410:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17414:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17418:	f04f 0202 	mov.w	r2, #2	; 0x2
   1741c:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_APP_SD_SET_BUSWIDTH;
   1741e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17422:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17426:	f04f 0206 	mov.w	r2, #6	; 0x6
   1742a:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   1742c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17430:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17434:	f04f 0240 	mov.w	r2, #64	; 0x40
   17438:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   1743a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1743e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17442:	f04f 0200 	mov.w	r2, #0	; 0x0
   17446:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   17448:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1744c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17450:	f44f 6280 	mov.w	r2, #1024	; 0x400
   17454:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
   17456:	f642 502c 	movw	r0, #11564	; 0x2d2c
   1745a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1745e:	f7ea fef1 	bl	2244 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SDIO_APP_SD_SET_BUSWIDTH);
   17462:	f04f 0006 	mov.w	r0, #6	; 0x6
   17466:	f7ff fd87 	bl	16f78 <CmdResp1Error>
   1746a:	4603      	mov	r3, r0
   1746c:	60fb      	str	r3, [r7, #12]

      if (errorstatus != SD_OK)
   1746e:	68fb      	ldr	r3, [r7, #12]
   17470:	2b2a      	cmp	r3, #42
   17472:	d001      	beq.n	17478 <SDEnWideBus+0x148>
      {
        return(errorstatus);
   17474:	68fb      	ldr	r3, [r7, #12]
   17476:	e07e      	b.n	17576 <SDEnWideBus+0x246>
      }
      return(errorstatus);
   17478:	68fb      	ldr	r3, [r7, #12]
   1747a:	e07c      	b.n	17576 <SDEnWideBus+0x246>
    }
    else
    {
      errorstatus = SD_REQUEST_NOT_APPLICABLE;
   1747c:	f04f 0325 	mov.w	r3, #37	; 0x25
   17480:	60fb      	str	r3, [r7, #12]
      return(errorstatus);
   17482:	68fb      	ldr	r3, [r7, #12]
   17484:	e077      	b.n	17576 <SDEnWideBus+0x246>
    }
  }   /* If wide bus operation to be disabled */
  else
  {
    /* If requested card supports 1 bit mode operation */
    if ((scr[1] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
   17486:	68bb      	ldr	r3, [r7, #8]
   17488:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   1748c:	2b00      	cmp	r3, #0
   1748e:	d06e      	beq.n	1756e <SDEnWideBus+0x23e>
    {
      /* Send CMD55 APP_CMD with argument as card's RCA.*/
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
   17490:	f640 13fc 	movw	r3, #2556	; 0x9fc
   17494:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17498:	681b      	ldr	r3, [r3, #0]
   1749a:	ea4f 4203 	mov.w	r2, r3, lsl #16
   1749e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   174a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   174a6:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_APP_CMD;
   174a8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   174ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   174b0:	f04f 0237 	mov.w	r2, #55	; 0x37
   174b4:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   174b6:	f642 532c 	movw	r3, #11564	; 0x2d2c
   174ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   174be:	f04f 0240 	mov.w	r2, #64	; 0x40
   174c2:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   174c4:	f642 532c 	movw	r3, #11564	; 0x2d2c
   174c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   174cc:	f04f 0200 	mov.w	r2, #0	; 0x0
   174d0:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   174d2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   174d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   174da:	f44f 6280 	mov.w	r2, #1024	; 0x400
   174de:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
   174e0:	f642 502c 	movw	r0, #11564	; 0x2d2c
   174e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   174e8:	f7ea feac 	bl	2244 <SDIO_SendCommand>


      errorstatus = CmdResp1Error(SDIO_APP_CMD);
   174ec:	f04f 0037 	mov.w	r0, #55	; 0x37
   174f0:	f7ff fd42 	bl	16f78 <CmdResp1Error>
   174f4:	4603      	mov	r3, r0
   174f6:	60fb      	str	r3, [r7, #12]

      if (errorstatus != SD_OK)
   174f8:	68fb      	ldr	r3, [r7, #12]
   174fa:	2b2a      	cmp	r3, #42
   174fc:	d001      	beq.n	17502 <SDEnWideBus+0x1d2>
      {
        return(errorstatus);
   174fe:	68fb      	ldr	r3, [r7, #12]
   17500:	e039      	b.n	17576 <SDEnWideBus+0x246>
      }

      /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
   17502:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17506:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1750a:	f04f 0200 	mov.w	r2, #0	; 0x0
   1750e:	601a      	str	r2, [r3, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_APP_SD_SET_BUSWIDTH;
   17510:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17514:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17518:	f04f 0206 	mov.w	r2, #6	; 0x6
   1751c:	605a      	str	r2, [r3, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   1751e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17522:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17526:	f04f 0240 	mov.w	r2, #64	; 0x40
   1752a:	609a      	str	r2, [r3, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   1752c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17530:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17534:	f04f 0200 	mov.w	r2, #0	; 0x0
   17538:	60da      	str	r2, [r3, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   1753a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1753e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17542:	f44f 6280 	mov.w	r2, #1024	; 0x400
   17546:	611a      	str	r2, [r3, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
   17548:	f642 502c 	movw	r0, #11564	; 0x2d2c
   1754c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   17550:	f7ea fe78 	bl	2244 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SDIO_APP_SD_SET_BUSWIDTH);
   17554:	f04f 0006 	mov.w	r0, #6	; 0x6
   17558:	f7ff fd0e 	bl	16f78 <CmdResp1Error>
   1755c:	4603      	mov	r3, r0
   1755e:	60fb      	str	r3, [r7, #12]

      if (errorstatus != SD_OK)
   17560:	68fb      	ldr	r3, [r7, #12]
   17562:	2b2a      	cmp	r3, #42
   17564:	d001      	beq.n	1756a <SDEnWideBus+0x23a>
      {
        return(errorstatus);
   17566:	68fb      	ldr	r3, [r7, #12]
   17568:	e005      	b.n	17576 <SDEnWideBus+0x246>
      }

      return(errorstatus);
   1756a:	68fb      	ldr	r3, [r7, #12]
   1756c:	e003      	b.n	17576 <SDEnWideBus+0x246>
    }
    else
    {
      errorstatus = SD_REQUEST_NOT_APPLICABLE;
   1756e:	f04f 0325 	mov.w	r3, #37	; 0x25
   17572:	60fb      	str	r3, [r7, #12]
      return(errorstatus);
   17574:	68fb      	ldr	r3, [r7, #12]
    }
  }
}
   17576:	4618      	mov	r0, r3
   17578:	f107 0710 	add.w	r7, r7, #16	; 0x10
   1757c:	46bd      	mov	sp, r7
   1757e:	bd80      	pop	{r7, pc}

00017580 <IsCardProgramming>:
  * @param  pstatus: pointer to the variable that will contain the SD
  *   card state.
  * @retval SD_Error: SD Card Error code.
  */
static SD_Error IsCardProgramming(uint8_t *pstatus)
{
   17580:	b580      	push	{r7, lr}
   17582:	b084      	sub	sp, #16
   17584:	af00      	add	r7, sp, #0
   17586:	6038      	str	r0, [r7, #0]
  SD_Error errorstatus = SD_OK;
   17588:	f04f 032a 	mov.w	r3, #42	; 0x2a
   1758c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t respR1 = 0, status = 0;
   1758e:	f04f 0300 	mov.w	r3, #0	; 0x0
   17592:	60bb      	str	r3, [r7, #8]
   17594:	f04f 0300 	mov.w	r3, #0	; 0x0
   17598:	607b      	str	r3, [r7, #4]

  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
   1759a:	f640 13fc 	movw	r3, #2556	; 0x9fc
   1759e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   175a2:	681b      	ldr	r3, [r3, #0]
   175a4:	ea4f 4203 	mov.w	r2, r3, lsl #16
   175a8:	f642 532c 	movw	r3, #11564	; 0x2d2c
   175ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   175b0:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_STATUS;
   175b2:	f642 532c 	movw	r3, #11564	; 0x2d2c
   175b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   175ba:	f04f 020d 	mov.w	r2, #13	; 0xd
   175be:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   175c0:	f642 532c 	movw	r3, #11564	; 0x2d2c
   175c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   175c8:	f04f 0240 	mov.w	r2, #64	; 0x40
   175cc:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   175ce:	f642 532c 	movw	r3, #11564	; 0x2d2c
   175d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   175d6:	f04f 0200 	mov.w	r2, #0	; 0x0
   175da:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   175dc:	f642 532c 	movw	r3, #11564	; 0x2d2c
   175e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   175e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   175e8:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   175ea:	f642 502c 	movw	r0, #11564	; 0x2d2c
   175ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
   175f2:	f7ea fe27 	bl	2244 <SDIO_SendCommand>

  status = SDIO->STA;
   175f6:	f248 0300 	movw	r3, #32768	; 0x8000
   175fa:	f2c4 0301 	movt	r3, #16385	; 0x4001
   175fe:	6b5b      	ldr	r3, [r3, #52]
   17600:	607b      	str	r3, [r7, #4]
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
   17602:	e005      	b.n	17610 <IsCardProgramming+0x90>
  {
    status = SDIO->STA;
   17604:	f248 0300 	movw	r3, #32768	; 0x8000
   17608:	f2c4 0301 	movt	r3, #16385	; 0x4001
   1760c:	6b5b      	ldr	r3, [r3, #52]
   1760e:	607b      	str	r3, [r7, #4]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
  SDIO_SendCommand(&SDIO_CmdInitStructure);

  status = SDIO->STA;
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
   17610:	687b      	ldr	r3, [r7, #4]
   17612:	f003 0345 	and.w	r3, r3, #69	; 0x45
   17616:	2b00      	cmp	r3, #0
   17618:	d0f4      	beq.n	17604 <IsCardProgramming+0x84>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
   1761a:	687b      	ldr	r3, [r7, #4]
   1761c:	f003 0304 	and.w	r3, r3, #4	; 0x4
   17620:	2b00      	cmp	r3, #0
   17622:	d008      	beq.n	17636 <IsCardProgramming+0xb6>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
   17624:	f04f 0303 	mov.w	r3, #3	; 0x3
   17628:	60fb      	str	r3, [r7, #12]
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
   1762a:	f04f 0004 	mov.w	r0, #4	; 0x4
   1762e:	f7ea ffb9 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   17632:	68fb      	ldr	r3, [r7, #12]
   17634:	e0ce      	b.n	177d4 <IsCardProgramming+0x254>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
   17636:	687b      	ldr	r3, [r7, #4]
   17638:	f003 0301 	and.w	r3, r3, #1	; 0x1
   1763c:	b2db      	uxtb	r3, r3
   1763e:	2b00      	cmp	r3, #0
   17640:	d008      	beq.n	17654 <IsCardProgramming+0xd4>
  {
    errorstatus = SD_CMD_CRC_FAIL;
   17642:	f04f 0301 	mov.w	r3, #1	; 0x1
   17646:	60fb      	str	r3, [r7, #12]
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
   17648:	f04f 0001 	mov.w	r0, #1	; 0x1
   1764c:	f7ea ffaa 	bl	25a4 <SDIO_ClearFlag>
    return(errorstatus);
   17650:	68fb      	ldr	r3, [r7, #12]
   17652:	e0bf      	b.n	177d4 <IsCardProgramming+0x254>
  }

  status = (uint32_t)SDIO_GetCommandResponse();
   17654:	f7ea fe4c 	bl	22f0 <SDIO_GetCommandResponse>
   17658:	4603      	mov	r3, r0
   1765a:	607b      	str	r3, [r7, #4]

  /* Check response received is of desired command */
  if (status != SDIO_SEND_STATUS)
   1765c:	687b      	ldr	r3, [r7, #4]
   1765e:	2b0d      	cmp	r3, #13
   17660:	d004      	beq.n	1766c <IsCardProgramming+0xec>
  {
    errorstatus = SD_ILLEGAL_CMD;
   17662:	f04f 0310 	mov.w	r3, #16	; 0x10
   17666:	60fb      	str	r3, [r7, #12]
    return(errorstatus);
   17668:	68fb      	ldr	r3, [r7, #12]
   1766a:	e0b3      	b.n	177d4 <IsCardProgramming+0x254>
  }

  /* Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   1766c:	f240 50ff 	movw	r0, #1535	; 0x5ff
   17670:	f7ea ff98 	bl	25a4 <SDIO_ClearFlag>


  /* We have received response, retrieve it for analysis  */
  respR1 = SDIO_GetResponse(SDIO_RESP1);
   17674:	f04f 0000 	mov.w	r0, #0	; 0x0
   17678:	f7ea fe46 	bl	2308 <SDIO_GetResponse>
   1767c:	4603      	mov	r3, r0
   1767e:	60bb      	str	r3, [r7, #8]

  /* Find out card status */
  *pstatus = (uint8_t) ((respR1 >> 9) & 0x0000000F);
   17680:	68bb      	ldr	r3, [r7, #8]
   17682:	ea4f 2353 	mov.w	r3, r3, lsr #9
   17686:	b2db      	uxtb	r3, r3
   17688:	f003 030f 	and.w	r3, r3, #15	; 0xf
   1768c:	683a      	ldr	r2, [r7, #0]
   1768e:	7013      	strb	r3, [r2, #0]

  if ((respR1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
   17690:	68ba      	ldr	r2, [r7, #8]
   17692:	f24e 0308 	movw	r3, #57352	; 0xe008
   17696:	f6cf 53ff 	movt	r3, #65023	; 0xfdff
   1769a:	ea02 0303 	and.w	r3, r2, r3
   1769e:	2b00      	cmp	r3, #0
   176a0:	d101      	bne.n	176a6 <IsCardProgramming+0x126>
  {
    return(errorstatus);
   176a2:	68fb      	ldr	r3, [r7, #12]
   176a4:	e096      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_ADDR_OUT_OF_RANGE)
   176a6:	68bb      	ldr	r3, [r7, #8]
   176a8:	2b00      	cmp	r3, #0
   176aa:	da02      	bge.n	176b2 <IsCardProgramming+0x132>
  {
    return(SD_ADDR_OUT_OF_RANGE);
   176ac:	f04f 031c 	mov.w	r3, #28	; 0x1c
   176b0:	e090      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_ADDR_MISALIGNED)
   176b2:	68bb      	ldr	r3, [r7, #8]
   176b4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
   176b8:	2b00      	cmp	r3, #0
   176ba:	d002      	beq.n	176c2 <IsCardProgramming+0x142>
  {
    return(SD_ADDR_MISALIGNED);
   176bc:	f04f 0309 	mov.w	r3, #9	; 0x9
   176c0:	e088      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_BLOCK_LEN_ERR)
   176c2:	68bb      	ldr	r3, [r7, #8]
   176c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
   176c8:	2b00      	cmp	r3, #0
   176ca:	d002      	beq.n	176d2 <IsCardProgramming+0x152>
  {
    return(SD_BLOCK_LEN_ERR);
   176cc:	f04f 030a 	mov.w	r3, #10	; 0xa
   176d0:	e080      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_ERASE_SEQ_ERR)
   176d2:	68bb      	ldr	r3, [r7, #8]
   176d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
   176d8:	2b00      	cmp	r3, #0
   176da:	d002      	beq.n	176e2 <IsCardProgramming+0x162>
  {
    return(SD_ERASE_SEQ_ERR);
   176dc:	f04f 030b 	mov.w	r3, #11	; 0xb
   176e0:	e078      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_BAD_ERASE_PARAM)
   176e2:	68bb      	ldr	r3, [r7, #8]
   176e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
   176e8:	2b00      	cmp	r3, #0
   176ea:	d002      	beq.n	176f2 <IsCardProgramming+0x172>
  {
    return(SD_BAD_ERASE_PARAM);
   176ec:	f04f 030c 	mov.w	r3, #12	; 0xc
   176f0:	e070      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_WRITE_PROT_VIOLATION)
   176f2:	68bb      	ldr	r3, [r7, #8]
   176f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
   176f8:	2b00      	cmp	r3, #0
   176fa:	d002      	beq.n	17702 <IsCardProgramming+0x182>
  {
    return(SD_WRITE_PROT_VIOLATION);
   176fc:	f04f 030d 	mov.w	r3, #13	; 0xd
   17700:	e068      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_LOCK_UNLOCK_FAILED)
   17702:	68bb      	ldr	r3, [r7, #8]
   17704:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   17708:	2b00      	cmp	r3, #0
   1770a:	d002      	beq.n	17712 <IsCardProgramming+0x192>
  {
    return(SD_LOCK_UNLOCK_FAILED);
   1770c:	f04f 030e 	mov.w	r3, #14	; 0xe
   17710:	e060      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_COM_CRC_FAILED)
   17712:	68bb      	ldr	r3, [r7, #8]
   17714:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   17718:	2b00      	cmp	r3, #0
   1771a:	d002      	beq.n	17722 <IsCardProgramming+0x1a2>
  {
    return(SD_COM_CRC_FAILED);
   1771c:	f04f 030f 	mov.w	r3, #15	; 0xf
   17720:	e058      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_ILLEGAL_CMD)
   17722:	68bb      	ldr	r3, [r7, #8]
   17724:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
   17728:	2b00      	cmp	r3, #0
   1772a:	d002      	beq.n	17732 <IsCardProgramming+0x1b2>
  {
    return(SD_ILLEGAL_CMD);
   1772c:	f04f 0310 	mov.w	r3, #16	; 0x10
   17730:	e050      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_CARD_ECC_FAILED)
   17732:	68bb      	ldr	r3, [r7, #8]
   17734:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
   17738:	2b00      	cmp	r3, #0
   1773a:	d002      	beq.n	17742 <IsCardProgramming+0x1c2>
  {
    return(SD_CARD_ECC_FAILED);
   1773c:	f04f 0311 	mov.w	r3, #17	; 0x11
   17740:	e048      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_CC_ERROR)
   17742:	68bb      	ldr	r3, [r7, #8]
   17744:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
   17748:	2b00      	cmp	r3, #0
   1774a:	d002      	beq.n	17752 <IsCardProgramming+0x1d2>
  {
    return(SD_CC_ERROR);
   1774c:	f04f 0312 	mov.w	r3, #18	; 0x12
   17750:	e040      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_GENERAL_UNKNOWN_ERROR)
   17752:	68bb      	ldr	r3, [r7, #8]
   17754:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
   17758:	2b00      	cmp	r3, #0
   1775a:	d002      	beq.n	17762 <IsCardProgramming+0x1e2>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
   1775c:	f04f 0313 	mov.w	r3, #19	; 0x13
   17760:	e038      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_STREAM_READ_UNDERRUN)
   17762:	68bb      	ldr	r3, [r7, #8]
   17764:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
   17768:	2b00      	cmp	r3, #0
   1776a:	d002      	beq.n	17772 <IsCardProgramming+0x1f2>
  {
    return(SD_STREAM_READ_UNDERRUN);
   1776c:	f04f 0314 	mov.w	r3, #20	; 0x14
   17770:	e030      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_STREAM_WRITE_OVERRUN)
   17772:	68bb      	ldr	r3, [r7, #8]
   17774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   17778:	2b00      	cmp	r3, #0
   1777a:	d002      	beq.n	17782 <IsCardProgramming+0x202>
  {
    return(SD_STREAM_WRITE_OVERRUN);
   1777c:	f04f 0315 	mov.w	r3, #21	; 0x15
   17780:	e028      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_CID_CSD_OVERWRIETE)
   17782:	68bb      	ldr	r3, [r7, #8]
   17784:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   17788:	2b00      	cmp	r3, #0
   1778a:	d002      	beq.n	17792 <IsCardProgramming+0x212>
  {
    return(SD_CID_CSD_OVERWRITE);
   1778c:	f04f 0316 	mov.w	r3, #22	; 0x16
   17790:	e020      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_WP_ERASE_SKIP)
   17792:	68bb      	ldr	r3, [r7, #8]
   17794:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
   17798:	2b00      	cmp	r3, #0
   1779a:	d002      	beq.n	177a2 <IsCardProgramming+0x222>
  {
    return(SD_WP_ERASE_SKIP);
   1779c:	f04f 0317 	mov.w	r3, #23	; 0x17
   177a0:	e018      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_CARD_ECC_DISABLED)
   177a2:	68bb      	ldr	r3, [r7, #8]
   177a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   177a8:	2b00      	cmp	r3, #0
   177aa:	d002      	beq.n	177b2 <IsCardProgramming+0x232>
  {
    return(SD_CARD_ECC_DISABLED);
   177ac:	f04f 0318 	mov.w	r3, #24	; 0x18
   177b0:	e010      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_ERASE_RESET)
   177b2:	68bb      	ldr	r3, [r7, #8]
   177b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   177b8:	2b00      	cmp	r3, #0
   177ba:	d002      	beq.n	177c2 <IsCardProgramming+0x242>
  {
    return(SD_ERASE_RESET);
   177bc:	f04f 0319 	mov.w	r3, #25	; 0x19
   177c0:	e008      	b.n	177d4 <IsCardProgramming+0x254>
  }

  if (respR1 & SD_OCR_AKE_SEQ_ERROR)
   177c2:	68bb      	ldr	r3, [r7, #8]
   177c4:	f003 0308 	and.w	r3, r3, #8	; 0x8
   177c8:	2b00      	cmp	r3, #0
   177ca:	d002      	beq.n	177d2 <IsCardProgramming+0x252>
  {
    return(SD_AKE_SEQ_ERROR);
   177cc:	f04f 031a 	mov.w	r3, #26	; 0x1a
   177d0:	e000      	b.n	177d4 <IsCardProgramming+0x254>
  }

  return(errorstatus);
   177d2:	68fb      	ldr	r3, [r7, #12]
}
   177d4:	4618      	mov	r0, r3
   177d6:	f107 0710 	add.w	r7, r7, #16	; 0x10
   177da:	46bd      	mov	sp, r7
   177dc:	bd80      	pop	{r7, pc}
   177de:	46c0      	nop			(mov r8, r8)

000177e0 <FindSCR>:
  * @param  rca: selected card address.
  * @param  pscr: pointer to the buffer that will contain the SCR value.
  * @retval SD_Error: SD Card Error code.
  */
static SD_Error FindSCR(uint16_t rca, uint32_t *pscr)
{
   177e0:	b590      	push	{r4, r7, lr}
   177e2:	b086      	sub	sp, #24
   177e4:	af00      	add	r7, sp, #0
   177e6:	4603      	mov	r3, r0
   177e8:	6039      	str	r1, [r7, #0]
   177ea:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0;
   177ec:	f04f 0300 	mov.w	r3, #0	; 0x0
   177f0:	613b      	str	r3, [r7, #16]
  SD_Error errorstatus = SD_OK;
   177f2:	f04f 032a 	mov.w	r3, #42	; 0x2a
   177f6:	617b      	str	r3, [r7, #20]
  uint32_t tempscr[2] = {0, 0};
   177f8:	f04f 0300 	mov.w	r3, #0	; 0x0
   177fc:	60bb      	str	r3, [r7, #8]
   177fe:	f04f 0300 	mov.w	r3, #0	; 0x0
   17802:	60fb      	str	r3, [r7, #12]
  // for the unused warning
  rca = rca;

  /* Set Block Size To 8 Bytes */
  /* Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)8;
   17804:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17808:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1780c:	f04f 0208 	mov.w	r2, #8	; 0x8
   17810:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SET_BLOCKLEN;
   17812:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17816:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1781a:	f04f 0210 	mov.w	r2, #16	; 0x10
   1781e:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   17820:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17824:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17828:	f04f 0240 	mov.w	r2, #64	; 0x40
   1782c:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   1782e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17832:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17836:	f04f 0200 	mov.w	r2, #0	; 0x0
   1783a:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   1783c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17840:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17844:	f44f 6280 	mov.w	r2, #1024	; 0x400
   17848:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   1784a:	f642 502c 	movw	r0, #11564	; 0x2d2c
   1784e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   17852:	f7ea fcf7 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_SET_BLOCKLEN);
   17856:	f04f 0010 	mov.w	r0, #16	; 0x10
   1785a:	f7ff fb8d 	bl	16f78 <CmdResp1Error>
   1785e:	4603      	mov	r3, r0
   17860:	617b      	str	r3, [r7, #20]

  if (errorstatus != SD_OK)
   17862:	697b      	ldr	r3, [r7, #20]
   17864:	2b2a      	cmp	r3, #42
   17866:	d001      	beq.n	1786c <FindSCR+0x8c>
  {
    return(errorstatus);
   17868:	697b      	ldr	r3, [r7, #20]
   1786a:	e139      	b.n	17ae0 <FindSCR+0x300>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
   1786c:	f640 13fc 	movw	r3, #2556	; 0x9fc
   17870:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17874:	681b      	ldr	r3, [r3, #0]
   17876:	ea4f 4203 	mov.w	r2, r3, lsl #16
   1787a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1787e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17882:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_APP_CMD;
   17884:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17888:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1788c:	f04f 0237 	mov.w	r2, #55	; 0x37
   17890:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   17892:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17896:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1789a:	f04f 0240 	mov.w	r2, #64	; 0x40
   1789e:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   178a0:	f642 532c 	movw	r3, #11564	; 0x2d2c
   178a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   178a8:	f04f 0200 	mov.w	r2, #0	; 0x0
   178ac:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   178ae:	f642 532c 	movw	r3, #11564	; 0x2d2c
   178b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   178b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
   178ba:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   178bc:	f642 502c 	movw	r0, #11564	; 0x2d2c
   178c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
   178c4:	f7ea fcbe 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_APP_CMD);
   178c8:	f04f 0037 	mov.w	r0, #55	; 0x37
   178cc:	f7ff fb54 	bl	16f78 <CmdResp1Error>
   178d0:	4603      	mov	r3, r0
   178d2:	617b      	str	r3, [r7, #20]

  if (errorstatus != SD_OK)
   178d4:	697b      	ldr	r3, [r7, #20]
   178d6:	2b2a      	cmp	r3, #42
   178d8:	d001      	beq.n	178de <FindSCR+0xfe>
  {
    return(errorstatus);
   178da:	697b      	ldr	r3, [r7, #20]
   178dc:	e100      	b.n	17ae0 <FindSCR+0x300>
  }
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
   178de:	f642 535c 	movw	r3, #11612	; 0x2d5c
   178e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   178e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
   178ea:	f2c0 020f 	movt	r2, #15	; 0xf
   178ee:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStructure.SDIO_DataLength = 8;
   178f0:	f642 535c 	movw	r3, #11612	; 0x2d5c
   178f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   178f8:	f04f 0208 	mov.w	r2, #8	; 0x8
   178fc:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_8b;
   178fe:	f642 535c 	movw	r3, #11612	; 0x2d5c
   17902:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17906:	f04f 0230 	mov.w	r2, #48	; 0x30
   1790a:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
   1790c:	f642 535c 	movw	r3, #11612	; 0x2d5c
   17910:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17914:	f04f 0202 	mov.w	r2, #2	; 0x2
   17918:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
   1791a:	f642 535c 	movw	r3, #11612	; 0x2d5c
   1791e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17922:	f04f 0200 	mov.w	r2, #0	; 0x0
   17926:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
   17928:	f642 535c 	movw	r3, #11612	; 0x2d5c
   1792c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17930:	f04f 0201 	mov.w	r2, #1	; 0x1
   17934:	615a      	str	r2, [r3, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
   17936:	f642 505c 	movw	r0, #11612	; 0x2d5c
   1793a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1793e:	f7ea fcf9 	bl	2334 <SDIO_DataConfig>


  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
   17942:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17946:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1794a:	f04f 0200 	mov.w	r2, #0	; 0x0
   1794e:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SD_APP_SEND_SCR;
   17950:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17954:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17958:	f04f 0233 	mov.w	r2, #51	; 0x33
   1795c:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
   1795e:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17962:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17966:	f04f 0240 	mov.w	r2, #64	; 0x40
   1796a:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
   1796c:	f642 532c 	movw	r3, #11564	; 0x2d2c
   17970:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17974:	f04f 0200 	mov.w	r2, #0	; 0x0
   17978:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
   1797a:	f642 532c 	movw	r3, #11564	; 0x2d2c
   1797e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17982:	f44f 6280 	mov.w	r2, #1024	; 0x400
   17986:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
   17988:	f642 502c 	movw	r0, #11564	; 0x2d2c
   1798c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   17990:	f7ea fc58 	bl	2244 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SDIO_SD_APP_SEND_SCR);
   17994:	f04f 0033 	mov.w	r0, #51	; 0x33
   17998:	f7ff faee 	bl	16f78 <CmdResp1Error>
   1799c:	4603      	mov	r3, r0
   1799e:	617b      	str	r3, [r7, #20]

  if (errorstatus != SD_OK)
   179a0:	697b      	ldr	r3, [r7, #20]
   179a2:	2b2a      	cmp	r3, #42
   179a4:	d017      	beq.n	179d6 <FindSCR+0x1f6>
  {
    return(errorstatus);
   179a6:	697b      	ldr	r3, [r7, #20]
   179a8:	e09a      	b.n	17ae0 <FindSCR+0x300>
  }

  while (!(SDIO->STA & (SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
  {
    if (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
   179aa:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
   179ae:	f7ea fdd9 	bl	2564 <SDIO_GetFlagStatus>
   179b2:	4603      	mov	r3, r0
   179b4:	2b00      	cmp	r3, #0
   179b6:	d00f      	beq.n	179d8 <FindSCR+0x1f8>
    {
      *(tempscr + index) = SDIO_ReadData();
   179b8:	693b      	ldr	r3, [r7, #16]
   179ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
   179be:	f107 0408 	add.w	r4, r7, #8	; 0x8
   179c2:	441c      	add	r4, r3
   179c4:	f7ea fd20 	bl	2408 <SDIO_ReadData>
   179c8:	4603      	mov	r3, r0
   179ca:	6023      	str	r3, [r4, #0]
      index++;
   179cc:	693b      	ldr	r3, [r7, #16]
   179ce:	f103 0301 	add.w	r3, r3, #1	; 0x1
   179d2:	613b      	str	r3, [r7, #16]
   179d4:	e000      	b.n	179d8 <FindSCR+0x1f8>
  if (errorstatus != SD_OK)
  {
    return(errorstatus);
  }

  while (!(SDIO->STA & (SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
   179d6:	bf00      	nop
   179d8:	f248 0300 	movw	r3, #32768	; 0x8000
   179dc:	f2c4 0301 	movt	r3, #16385	; 0x4001
   179e0:	6b5a      	ldr	r2, [r3, #52]
   179e2:	f240 632a 	movw	r3, #1578	; 0x62a
   179e6:	f2c0 0300 	movt	r3, #0	; 0x0
   179ea:	ea02 0303 	and.w	r3, r2, r3
   179ee:	2b00      	cmp	r3, #0
   179f0:	d0db      	beq.n	179aa <FindSCR+0x1ca>
      *(tempscr + index) = SDIO_ReadData();
      index++;
    }
  }

  if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
   179f2:	f04f 0008 	mov.w	r0, #8	; 0x8
   179f6:	f7ea fdb5 	bl	2564 <SDIO_GetFlagStatus>
   179fa:	4603      	mov	r3, r0
   179fc:	2b00      	cmp	r3, #0
   179fe:	d008      	beq.n	17a12 <FindSCR+0x232>
  {
    SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
   17a00:	f04f 0008 	mov.w	r0, #8	; 0x8
   17a04:	f7ea fdce 	bl	25a4 <SDIO_ClearFlag>
    errorstatus = SD_DATA_TIMEOUT;
   17a08:	f04f 0304 	mov.w	r3, #4	; 0x4
   17a0c:	617b      	str	r3, [r7, #20]
    return(errorstatus);
   17a0e:	697b      	ldr	r3, [r7, #20]
   17a10:	e066      	b.n	17ae0 <FindSCR+0x300>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
   17a12:	f04f 0002 	mov.w	r0, #2	; 0x2
   17a16:	f7ea fda5 	bl	2564 <SDIO_GetFlagStatus>
   17a1a:	4603      	mov	r3, r0
   17a1c:	2b00      	cmp	r3, #0
   17a1e:	d008      	beq.n	17a32 <FindSCR+0x252>
  {
    SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
   17a20:	f04f 0002 	mov.w	r0, #2	; 0x2
   17a24:	f7ea fdbe 	bl	25a4 <SDIO_ClearFlag>
    errorstatus = SD_DATA_CRC_FAIL;
   17a28:	f04f 0302 	mov.w	r3, #2	; 0x2
   17a2c:	617b      	str	r3, [r7, #20]
    return(errorstatus);
   17a2e:	697b      	ldr	r3, [r7, #20]
   17a30:	e056      	b.n	17ae0 <FindSCR+0x300>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
   17a32:	f04f 0020 	mov.w	r0, #32	; 0x20
   17a36:	f7ea fd95 	bl	2564 <SDIO_GetFlagStatus>
   17a3a:	4603      	mov	r3, r0
   17a3c:	2b00      	cmp	r3, #0
   17a3e:	d008      	beq.n	17a52 <FindSCR+0x272>
  {
    SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
   17a40:	f04f 0020 	mov.w	r0, #32	; 0x20
   17a44:	f7ea fdae 	bl	25a4 <SDIO_ClearFlag>
    errorstatus = SD_RX_OVERRUN;
   17a48:	f04f 0306 	mov.w	r3, #6	; 0x6
   17a4c:	617b      	str	r3, [r7, #20]
    return(errorstatus);
   17a4e:	697b      	ldr	r3, [r7, #20]
   17a50:	e046      	b.n	17ae0 <FindSCR+0x300>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
   17a52:	f44f 7000 	mov.w	r0, #512	; 0x200
   17a56:	f7ea fd85 	bl	2564 <SDIO_GetFlagStatus>
   17a5a:	4603      	mov	r3, r0
   17a5c:	2b00      	cmp	r3, #0
   17a5e:	d008      	beq.n	17a72 <FindSCR+0x292>
  {
    SDIO_ClearFlag(SDIO_FLAG_STBITERR);
   17a60:	f44f 7000 	mov.w	r0, #512	; 0x200
   17a64:	f7ea fd9e 	bl	25a4 <SDIO_ClearFlag>
    errorstatus = SD_START_BIT_ERR;
   17a68:	f04f 0307 	mov.w	r3, #7	; 0x7
   17a6c:	617b      	str	r3, [r7, #20]
    return(errorstatus);
   17a6e:	697b      	ldr	r3, [r7, #20]
   17a70:	e036      	b.n	17ae0 <FindSCR+0x300>
  }

  /* Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
   17a72:	f240 50ff 	movw	r0, #1535	; 0x5ff
   17a76:	f7ea fd95 	bl	25a4 <SDIO_ClearFlag>

  *(pscr + 1) = ((tempscr[0] & SD_0TO7BITS) << 24) | ((tempscr[0] & SD_8TO15BITS) << 8) | ((tempscr[0] & SD_16TO23BITS) >> 8) | ((tempscr[0] & SD_24TO31BITS) >> 24);
   17a7a:	683b      	ldr	r3, [r7, #0]
   17a7c:	f103 0304 	add.w	r3, r3, #4	; 0x4
   17a80:	68ba      	ldr	r2, [r7, #8]
   17a82:	ea4f 6102 	mov.w	r1, r2, lsl #24
   17a86:	68ba      	ldr	r2, [r7, #8]
   17a88:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
   17a8c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   17a90:	ea41 0102 	orr.w	r1, r1, r2
   17a94:	68ba      	ldr	r2, [r7, #8]
   17a96:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
   17a9a:	ea4f 2212 	mov.w	r2, r2, lsr #8
   17a9e:	ea41 0102 	orr.w	r1, r1, r2
   17aa2:	68ba      	ldr	r2, [r7, #8]
   17aa4:	ea4f 6212 	mov.w	r2, r2, lsr #24
   17aa8:	ea41 0202 	orr.w	r2, r1, r2
   17aac:	601a      	str	r2, [r3, #0]

  *(pscr) = ((tempscr[1] & SD_0TO7BITS) << 24) | ((tempscr[1] & SD_8TO15BITS) << 8) | ((tempscr[1] & SD_16TO23BITS) >> 8) | ((tempscr[1] & SD_24TO31BITS) >> 24);
   17aae:	68fb      	ldr	r3, [r7, #12]
   17ab0:	ea4f 6203 	mov.w	r2, r3, lsl #24
   17ab4:	68fb      	ldr	r3, [r7, #12]
   17ab6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   17aba:	ea4f 2303 	mov.w	r3, r3, lsl #8
   17abe:	ea42 0203 	orr.w	r2, r2, r3
   17ac2:	68fb      	ldr	r3, [r7, #12]
   17ac4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   17ac8:	ea4f 2313 	mov.w	r3, r3, lsr #8
   17acc:	ea42 0203 	orr.w	r2, r2, r3
   17ad0:	68fb      	ldr	r3, [r7, #12]
   17ad2:	ea4f 6313 	mov.w	r3, r3, lsr #24
   17ad6:	ea42 0203 	orr.w	r2, r2, r3
   17ada:	683b      	ldr	r3, [r7, #0]
   17adc:	601a      	str	r2, [r3, #0]

  return(errorstatus);
   17ade:	697b      	ldr	r3, [r7, #20]
}
   17ae0:	4618      	mov	r0, r3
   17ae2:	f107 0718 	add.w	r7, r7, #24	; 0x18
   17ae6:	46bd      	mov	sp, r7
   17ae8:	bd90      	pop	{r4, r7, pc}
   17aea:	46c0      	nop			(mov r8, r8)

00017aec <convert_from_bytes_to_power_of_two>:
  *   power.
  * @param  NumberOfBytes: number of bytes.
  * @retval None
  */
static uint8_t convert_from_bytes_to_power_of_two(uint16_t NumberOfBytesL)
{
   17aec:	b480      	push	{r7}
   17aee:	b082      	sub	sp, #8
   17af0:	af00      	add	r7, sp, #0
   17af2:	4603      	mov	r3, r0
   17af4:	803b      	strh	r3, [r7, #0]
  uint8_t count = 0;
   17af6:	f04f 0300 	mov.w	r3, #0	; 0x0
   17afa:	71fb      	strb	r3, [r7, #7]

  while (NumberOfBytesL != 1)
   17afc:	e007      	b.n	17b0e <convert_from_bytes_to_power_of_two+0x22>
  {
    NumberOfBytesL >>= 1;
   17afe:	883b      	ldrh	r3, [r7, #0]
   17b00:	ea4f 0353 	mov.w	r3, r3, lsr #1
   17b04:	803b      	strh	r3, [r7, #0]
    count++;
   17b06:	79fb      	ldrb	r3, [r7, #7]
   17b08:	f103 0301 	add.w	r3, r3, #1	; 0x1
   17b0c:	71fb      	strb	r3, [r7, #7]
  */
static uint8_t convert_from_bytes_to_power_of_two(uint16_t NumberOfBytesL)
{
  uint8_t count = 0;

  while (NumberOfBytesL != 1)
   17b0e:	883b      	ldrh	r3, [r7, #0]
   17b10:	2b01      	cmp	r3, #1
   17b12:	d1f4      	bne.n	17afe <convert_from_bytes_to_power_of_two+0x12>
  {
    NumberOfBytesL >>= 1;
    count++;
  }
  return(count);
   17b14:	79fb      	ldrb	r3, [r7, #7]
}
   17b16:	4618      	mov	r0, r3
   17b18:	f107 0708 	add.w	r7, r7, #8	; 0x8
   17b1c:	46bd      	mov	sp, r7
   17b1e:	bc80      	pop	{r7}
   17b20:	4770      	bx	lr
   17b22:	46c0      	nop			(mov r8, r8)

00017b24 <GPIO_Configuration>:
  * @brief  Configures the SDIO Corresponding GPIO Ports
  * @param  None
  * @retval None
  */
static void GPIO_Configuration(void)
{
   17b24:	b580      	push	{r7, lr}
   17b26:	b083      	sub	sp, #12
   17b28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;

  /* GPIOC and GPIOD Periph clock enable */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD, ENABLE);
   17b2a:	f04f 0030 	mov.w	r0, #48	; 0x30
   17b2e:	f04f 0101 	mov.w	r1, #1	; 0x1
   17b32:	f7ea f909 	bl	1d48 <RCC_APB2PeriphClockCmd>

  /* Configure PC.08, PC.09, PC.10, PC.11, PC.12 pin: D0, D1, D2, D3, CLK pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 | GPIO_Pin_12;
   17b36:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
   17b3a:	803b      	strh	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
   17b3c:	f04f 0303 	mov.w	r3, #3	; 0x3
   17b40:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
   17b42:	f04f 0318 	mov.w	r3, #24	; 0x18
   17b46:	60bb      	str	r3, [r7, #8]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
   17b48:	463b      	mov	r3, r7
   17b4a:	f241 0000 	movw	r0, #4096	; 0x1000
   17b4e:	f2c4 0001 	movt	r0, #16385	; 0x4001
   17b52:	4619      	mov	r1, r3
   17b54:	f7e9 fa86 	bl	1064 <GPIO_Init>

  /* Configure PD.02 CMD line */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
   17b58:	f04f 0304 	mov.w	r3, #4	; 0x4
   17b5c:	803b      	strh	r3, [r7, #0]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
   17b5e:	463b      	mov	r3, r7
   17b60:	f241 4000 	movw	r0, #5120	; 0x1400
   17b64:	f2c4 0001 	movt	r0, #16385	; 0x4001
   17b68:	4619      	mov	r1, r3
   17b6a:	f7e9 fa7b 	bl	1064 <GPIO_Init>
}
   17b6e:	f107 070c 	add.w	r7, r7, #12	; 0xc
   17b72:	46bd      	mov	sp, r7
   17b74:	bd80      	pop	{r7, pc}
   17b76:	46c0      	nop			(mov r8, r8)

00017b78 <DMA_TxConfiguration>:
  * @param  BufferSRC: pointer to the source buffer
  * @param  BufferSize: buffer size
  * @retval None
  */
static void DMA_TxConfiguration(uint32_t *BufferSRC, uint32_t BufferSize)
{
   17b78:	b580      	push	{r7, lr}
   17b7a:	b08d      	sub	sp, #52
   17b7c:	af00      	add	r7, sp, #0
   17b7e:	6078      	str	r0, [r7, #4]
   17b80:	6039      	str	r1, [r7, #0]
  DMA_InitTypeDef DMA_InitStructure;

  DMA_ClearFlag(DMA2_FLAG_TC4 | DMA2_FLAG_TE4 | DMA2_FLAG_HT4 | DMA2_FLAG_GL4);
   17b82:	f24f 0000 	movw	r0, #61440	; 0xf000
   17b86:	f2c1 0000 	movt	r0, #4096	; 0x1000
   17b8a:	f7ec f91f 	bl	3dcc <DMA_ClearFlag>

  /* DMA2 Channel4 disable */
  DMA_Cmd(DMA2_Channel4, DISABLE);
   17b8e:	f240 4044 	movw	r0, #1092	; 0x444
   17b92:	f2c4 0002 	movt	r0, #16386	; 0x4002
   17b96:	f04f 0100 	mov.w	r1, #0	; 0x0
   17b9a:	f7ec f89f 	bl	3cdc <DMA_Cmd>

  /* DMA2 Channel4 Config */
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_Address;
   17b9e:	f248 0380 	movw	r3, #32896	; 0x8080
   17ba2:	f2c4 0301 	movt	r3, #16385	; 0x4001
   17ba6:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)BufferSRC;
   17ba8:	687b      	ldr	r3, [r7, #4]
   17baa:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
   17bac:	f04f 0310 	mov.w	r3, #16	; 0x10
   17bb0:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = BufferSize / 4;
   17bb2:	683b      	ldr	r3, [r7, #0]
   17bb4:	ea4f 0393 	mov.w	r3, r3, lsr #2
   17bb8:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
   17bba:	f04f 0300 	mov.w	r3, #0	; 0x0
   17bbe:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
   17bc0:	f04f 0380 	mov.w	r3, #128	; 0x80
   17bc4:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
   17bc6:	f44f 7300 	mov.w	r3, #512	; 0x200
   17bca:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
   17bcc:	f44f 6300 	mov.w	r3, #2048	; 0x800
   17bd0:	627b      	str	r3, [r7, #36]
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
   17bd2:	f04f 0300 	mov.w	r3, #0	; 0x0
   17bd6:	62bb      	str	r3, [r7, #40]
  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
   17bd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   17bdc:	62fb      	str	r3, [r7, #44]
  DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
   17bde:	f04f 0300 	mov.w	r3, #0	; 0x0
   17be2:	633b      	str	r3, [r7, #48]
  DMA_Init(DMA2_Channel4, &DMA_InitStructure);
   17be4:	f107 0308 	add.w	r3, r7, #8	; 0x8
   17be8:	f240 4044 	movw	r0, #1092	; 0x444
   17bec:	f2c4 0002 	movt	r0, #16386	; 0x4002
   17bf0:	4619      	mov	r1, r3
   17bf2:	f7eb fff5 	bl	3be0 <DMA_Init>

  /* DMA2 Channel4 enable */
  DMA_Cmd(DMA2_Channel4, ENABLE);
   17bf6:	f240 4044 	movw	r0, #1092	; 0x444
   17bfa:	f2c4 0002 	movt	r0, #16386	; 0x4002
   17bfe:	f04f 0101 	mov.w	r1, #1	; 0x1
   17c02:	f7ec f86b 	bl	3cdc <DMA_Cmd>
}
   17c06:	f107 0734 	add.w	r7, r7, #52	; 0x34
   17c0a:	46bd      	mov	sp, r7
   17c0c:	bd80      	pop	{r7, pc}
   17c0e:	46c0      	nop			(mov r8, r8)

00017c10 <DMA_RxConfiguration>:
  * @param  BufferDST: pointer to the destination buffer
  * @param  BufferSize: buffer size
  * @retval None
  */
static void DMA_RxConfiguration(uint32_t *BufferDST, uint32_t BufferSize)
{
   17c10:	b580      	push	{r7, lr}
   17c12:	b08d      	sub	sp, #52
   17c14:	af00      	add	r7, sp, #0
   17c16:	6078      	str	r0, [r7, #4]
   17c18:	6039      	str	r1, [r7, #0]
  DMA_InitTypeDef DMA_InitStructure;

  DMA_ClearFlag(DMA2_FLAG_TC4 | DMA2_FLAG_TE4 | DMA2_FLAG_HT4 | DMA2_FLAG_GL4);
   17c1a:	f24f 0000 	movw	r0, #61440	; 0xf000
   17c1e:	f2c1 0000 	movt	r0, #4096	; 0x1000
   17c22:	f7ec f8d3 	bl	3dcc <DMA_ClearFlag>

  /* DMA2 Channel4 disable */
  DMA_Cmd(DMA2_Channel4, DISABLE);
   17c26:	f240 4044 	movw	r0, #1092	; 0x444
   17c2a:	f2c4 0002 	movt	r0, #16386	; 0x4002
   17c2e:	f04f 0100 	mov.w	r1, #0	; 0x0
   17c32:	f7ec f853 	bl	3cdc <DMA_Cmd>

  /* DMA2 Channel4 Config */
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_Address;
   17c36:	f248 0380 	movw	r3, #32896	; 0x8080
   17c3a:	f2c4 0301 	movt	r3, #16385	; 0x4001
   17c3e:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)BufferDST;
   17c40:	687b      	ldr	r3, [r7, #4]
   17c42:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
   17c44:	f04f 0300 	mov.w	r3, #0	; 0x0
   17c48:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = BufferSize / 4;
   17c4a:	683b      	ldr	r3, [r7, #0]
   17c4c:	ea4f 0393 	mov.w	r3, r3, lsr #2
   17c50:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
   17c52:	f04f 0300 	mov.w	r3, #0	; 0x0
   17c56:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
   17c58:	f04f 0380 	mov.w	r3, #128	; 0x80
   17c5c:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
   17c5e:	f44f 7300 	mov.w	r3, #512	; 0x200
   17c62:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
   17c64:	f44f 6300 	mov.w	r3, #2048	; 0x800
   17c68:	627b      	str	r3, [r7, #36]
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
   17c6a:	f04f 0300 	mov.w	r3, #0	; 0x0
   17c6e:	62bb      	str	r3, [r7, #40]
  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
   17c70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   17c74:	62fb      	str	r3, [r7, #44]
  DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
   17c76:	f04f 0300 	mov.w	r3, #0	; 0x0
   17c7a:	633b      	str	r3, [r7, #48]
  DMA_Init(DMA2_Channel4, &DMA_InitStructure);
   17c7c:	f107 0308 	add.w	r3, r7, #8	; 0x8
   17c80:	f240 4044 	movw	r0, #1092	; 0x444
   17c84:	f2c4 0002 	movt	r0, #16386	; 0x4002
   17c88:	4619      	mov	r1, r3
   17c8a:	f7eb ffa9 	bl	3be0 <DMA_Init>

  /* DMA2 Channel4 enable */
  DMA_Cmd(DMA2_Channel4, ENABLE);
   17c8e:	f240 4044 	movw	r0, #1092	; 0x444
   17c92:	f2c4 0002 	movt	r0, #16386	; 0x4002
   17c96:	f04f 0101 	mov.w	r1, #1	; 0x1
   17c9a:	f7ec f81f 	bl	3cdc <DMA_Cmd>
}
   17c9e:	f107 0734 	add.w	r7, r7, #52	; 0x34
   17ca2:	46bd      	mov	sp, r7
   17ca4:	bd80      	pop	{r7, pc}
   17ca6:	46c0      	nop			(mov r8, r8)

00017ca8 <EP1_IN_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback(void)
{
   17ca8:	b480      	push	{r7}
   17caa:	af00      	add	r7, sp, #0
  count_in = 0;
   17cac:	f640 2310 	movw	r3, #2576	; 0xa10
   17cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17cb4:	f04f 0200 	mov.w	r2, #0	; 0x0
   17cb8:	601a      	str	r2, [r3, #0]
}
   17cba:	46bd      	mov	sp, r7
   17cbc:	bc80      	pop	{r7}
   17cbe:	4770      	bx	lr

00017cc0 <EP2_IN_Callback>:

void EP2_IN_Callback(void)
{}
   17cc0:	b480      	push	{r7}
   17cc2:	af00      	add	r7, sp, #0
   17cc4:	46bd      	mov	sp, r7
   17cc6:	bc80      	pop	{r7}
   17cc8:	4770      	bx	lr
   17cca:	46c0      	nop			(mov r8, r8)

00017ccc <EP3_IN_Callback>:

void EP3_IN_Callback(void)
{}
   17ccc:	b480      	push	{r7}
   17cce:	af00      	add	r7, sp, #0
   17cd0:	46bd      	mov	sp, r7
   17cd2:	bc80      	pop	{r7}
   17cd4:	4770      	bx	lr
   17cd6:	46c0      	nop			(mov r8, r8)

00017cd8 <EP4_IN_Callback>:

void EP4_IN_Callback(void)
{}
   17cd8:	b480      	push	{r7}
   17cda:	af00      	add	r7, sp, #0
   17cdc:	46bd      	mov	sp, r7
   17cde:	bc80      	pop	{r7}
   17ce0:	4770      	bx	lr
   17ce2:	46c0      	nop			(mov r8, r8)

00017ce4 <EP5_IN_Callback>:

void EP5_IN_Callback(void)
{}
   17ce4:	b480      	push	{r7}
   17ce6:	af00      	add	r7, sp, #0
   17ce8:	46bd      	mov	sp, r7
   17cea:	bc80      	pop	{r7}
   17cec:	4770      	bx	lr
   17cee:	46c0      	nop			(mov r8, r8)

00017cf0 <EP6_IN_Callback>:

void EP6_IN_Callback(void)
{}
   17cf0:	b480      	push	{r7}
   17cf2:	af00      	add	r7, sp, #0
   17cf4:	46bd      	mov	sp, r7
   17cf6:	bc80      	pop	{r7}
   17cf8:	4770      	bx	lr
   17cfa:	46c0      	nop			(mov r8, r8)

00017cfc <EP7_IN_Callback>:

void EP7_IN_Callback(void)
{}
   17cfc:	b480      	push	{r7}
   17cfe:	af00      	add	r7, sp, #0
   17d00:	46bd      	mov	sp, r7
   17d02:	bc80      	pop	{r7}
   17d04:	4770      	bx	lr
   17d06:	46c0      	nop			(mov r8, r8)

00017d08 <EP1_OUT_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP1_OUT_Callback(void)
{}
   17d08:	b480      	push	{r7}
   17d0a:	af00      	add	r7, sp, #0
   17d0c:	46bd      	mov	sp, r7
   17d0e:	bc80      	pop	{r7}
   17d10:	4770      	bx	lr
   17d12:	46c0      	nop			(mov r8, r8)

00017d14 <EP2_OUT_Callback>:

void EP2_OUT_Callback(void)
{}
   17d14:	b480      	push	{r7}
   17d16:	af00      	add	r7, sp, #0
   17d18:	46bd      	mov	sp, r7
   17d1a:	bc80      	pop	{r7}
   17d1c:	4770      	bx	lr
   17d1e:	46c0      	nop			(mov r8, r8)

00017d20 <EP3_OUT_Callback>:

void EP3_OUT_Callback(void)
{
   17d20:	b580      	push	{r7, lr}
   17d22:	af00      	add	r7, sp, #0
  /* Get the received data buffer and update the counter */
  count_out = USB_SIL_Read(EP3_OUT, buffer_out);
   17d24:	f04f 0003 	mov.w	r0, #3	; 0x3
   17d28:	f642 41d8 	movw	r1, #11480	; 0x2cd8
   17d2c:	f2c2 0100 	movt	r1, #8192	; 0x2000
   17d30:	f7fa f8e8 	bl	11f04 <USB_SIL_Read>
   17d34:	4602      	mov	r2, r0
   17d36:	f640 13d0 	movw	r3, #2512	; 0x9d0
   17d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17d3e:	601a      	str	r2, [r3, #0]

#ifndef STM32F10X_CL
  /* Enable the receive of data on EP3 */
  SetEPRxValid(ENDP3);
   17d40:	f04f 0003 	mov.w	r0, #3	; 0x3
   17d44:	f7f9 f90e 	bl	10f64 <SetEPRxValid>
#endif /* STM32F10X_CL */
}
   17d48:	46bd      	mov	sp, r7
   17d4a:	bd80      	pop	{r7, pc}

00017d4c <EP4_OUT_Callback>:

void EP4_OUT_Callback(void)
{}
   17d4c:	b480      	push	{r7}
   17d4e:	af00      	add	r7, sp, #0
   17d50:	46bd      	mov	sp, r7
   17d52:	bc80      	pop	{r7}
   17d54:	4770      	bx	lr
   17d56:	46c0      	nop			(mov r8, r8)

00017d58 <EP5_OUT_Callback>:

void EP5_OUT_Callback(void)
{}
   17d58:	b480      	push	{r7}
   17d5a:	af00      	add	r7, sp, #0
   17d5c:	46bd      	mov	sp, r7
   17d5e:	bc80      	pop	{r7}
   17d60:	4770      	bx	lr
   17d62:	46c0      	nop			(mov r8, r8)

00017d64 <EP6_OUT_Callback>:

void EP6_OUT_Callback(void)
{}
   17d64:	b480      	push	{r7}
   17d66:	af00      	add	r7, sp, #0
   17d68:	46bd      	mov	sp, r7
   17d6a:	bc80      	pop	{r7}
   17d6c:	4770      	bx	lr
   17d6e:	46c0      	nop			(mov r8, r8)

00017d70 <EP7_OUT_Callback>:

void EP7_OUT_Callback(void)
{}
   17d70:	b480      	push	{r7}
   17d72:	af00      	add	r7, sp, #0
   17d74:	46bd      	mov	sp, r7
   17d76:	bc80      	pop	{r7}
   17d78:	4770      	bx	lr
   17d7a:	46c0      	nop			(mov r8, r8)

00017d7c <USB_Istr>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void USB_Istr(void)
{
   17d7c:	b580      	push	{r7, lr}
   17d7e:	af00      	add	r7, sp, #0

  wIstr = _GetISTR();
   17d80:	f645 4344 	movw	r3, #23620	; 0x5c44
   17d84:	f2c4 0300 	movt	r3, #16384	; 0x4000
   17d88:	681b      	ldr	r3, [r3, #0]
   17d8a:	b29a      	uxth	r2, r3
   17d8c:	f642 5378 	movw	r3, #11640	; 0x2d78
   17d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17d94:	801a      	strh	r2, [r3, #0]

#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
   17d96:	f642 5378 	movw	r3, #11640	; 0x2d78
   17d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17d9e:	881b      	ldrh	r3, [r3, #0]
   17da0:	b29b      	uxth	r3, r3
   17da2:	f403 4200 	and.w	r2, r3, #32768	; 0x8000
   17da6:	f242 037c 	movw	r3, #8316	; 0x207c
   17daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17dae:	881b      	ldrh	r3, [r3, #0]
   17db0:	ea02 0303 	and.w	r3, r2, r3
   17db4:	2b00      	cmp	r3, #0
   17db6:	d001      	beq.n	17dbc <USB_Istr+0x40>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
   17db8:	f7f8 fb94 	bl	104e4 <CTR_LP>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
   17dbc:	f642 5378 	movw	r3, #11640	; 0x2d78
   17dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17dc4:	881b      	ldrh	r3, [r3, #0]
   17dc6:	b29b      	uxth	r3, r3
   17dc8:	f403 6280 	and.w	r2, r3, #1024	; 0x400
   17dcc:	f242 037c 	movw	r3, #8316	; 0x207c
   17dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17dd4:	881b      	ldrh	r3, [r3, #0]
   17dd6:	ea02 0303 	and.w	r3, r2, r3
   17dda:	2b00      	cmp	r3, #0
   17ddc:	d00c      	beq.n	17df8 <USB_Istr+0x7c>
  {
    _SetISTR((uint16_t)CLR_RESET);
   17dde:	f645 4344 	movw	r3, #23620	; 0x5c44
   17de2:	f2c4 0300 	movt	r3, #16384	; 0x4000
   17de6:	f64f 32ff 	movw	r2, #64511	; 0xfbff
   17dea:	601a      	str	r2, [r3, #0]
    Device_Property.Reset();
   17dec:	f240 1300 	movw	r3, #256	; 0x100
   17df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17df4:	685b      	ldr	r3, [r3, #4]
   17df6:	4798      	blx	r3
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
   17df8:	f642 5378 	movw	r3, #11640	; 0x2d78
   17dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17e00:	881b      	ldrh	r3, [r3, #0]
   17e02:	b29b      	uxth	r3, r3
   17e04:	f403 7200 	and.w	r2, r3, #512	; 0x200
   17e08:	f242 037c 	movw	r3, #8316	; 0x207c
   17e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17e10:	881b      	ldrh	r3, [r3, #0]
   17e12:	ea02 0303 	and.w	r3, r2, r3
   17e16:	2b00      	cmp	r3, #0
   17e18:	d014      	beq.n	17e44 <USB_Istr+0xc8>
  {
    _SetISTR((uint16_t)CLR_SOF);
   17e1a:	f645 4344 	movw	r3, #23620	; 0x5c44
   17e1e:	f2c4 0300 	movt	r3, #16384	; 0x4000
   17e22:	f64f 52ff 	movw	r2, #65023	; 0xfdff
   17e26:	601a      	str	r2, [r3, #0]
    bIntPackSOF++;
   17e28:	f640 2314 	movw	r3, #2580	; 0xa14
   17e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17e30:	781b      	ldrb	r3, [r3, #0]
   17e32:	b2db      	uxtb	r3, r3
   17e34:	f103 0301 	add.w	r3, r3, #1	; 0x1
   17e38:	b2da      	uxtb	r2, r3
   17e3a:	f640 2314 	movw	r3, #2580	; 0xa14
   17e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17e42:	701a      	strb	r2, [r3, #0]
#ifdef ESOF_CALLBACK
    ESOF_Callback();
#endif
  }
#endif
} /* USB_Istr */
   17e44:	46bd      	mov	sp, r7
   17e46:	bd80      	pop	{r7, pc}

00017e48 <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
   17e48:	b580      	push	{r7, lr}
   17e4a:	af00      	add	r7, sp, #0

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
   17e4c:	f000 fcb6 	bl	187bc <Get_SerialNum>

  pInformation->Current_Configuration = 0;
   17e50:	f242 0378 	movw	r3, #8312	; 0x2078
   17e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17e58:	681b      	ldr	r3, [r3, #0]
   17e5a:	f04f 0200 	mov.w	r2, #0	; 0x0
   17e5e:	749a      	strb	r2, [r3, #18]

  /* Connect the device */
  PowerOn();
   17e60:	f000 fa12 	bl	18288 <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
   17e64:	f7fa f808 	bl	11e78 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
   17e68:	f640 2318 	movw	r3, #2584	; 0xa18
   17e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17e70:	f04f 0200 	mov.w	r2, #0	; 0x0
   17e74:	601a      	str	r2, [r3, #0]
}
   17e76:	46bd      	mov	sp, r7
   17e78:	bd80      	pop	{r7, pc}
   17e7a:	46c0      	nop			(mov r8, r8)

00017e7c <Virtual_Com_Port_Reset>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
   17e7c:	b580      	push	{r7, lr}
   17e7e:	af00      	add	r7, sp, #0
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
   17e80:	f242 0378 	movw	r3, #8312	; 0x2078
   17e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17e88:	681b      	ldr	r3, [r3, #0]
   17e8a:	f04f 0200 	mov.w	r2, #0	; 0x0
   17e8e:	749a      	strb	r2, [r3, #18]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
   17e90:	f242 0378 	movw	r3, #8312	; 0x2078
   17e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17e98:	681a      	ldr	r2, [r3, #0]
   17e9a:	f64e 53cc 	movw	r3, #60876	; 0xedcc
   17e9e:	f2c0 0301 	movt	r3, #1	; 0x1
   17ea2:	79db      	ldrb	r3, [r3, #7]
   17ea4:	7453      	strb	r3, [r2, #17]

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
   17ea6:	f242 0378 	movw	r3, #8312	; 0x2078
   17eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17eae:	681b      	ldr	r3, [r3, #0]
   17eb0:	f04f 0200 	mov.w	r2, #0	; 0x0
   17eb4:	74da      	strb	r2, [r3, #19]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
   17eb6:	f04f 0000 	mov.w	r0, #0	; 0x0
   17eba:	f7f8 fec5 	bl	10c48 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
   17ebe:	f04f 0000 	mov.w	r0, #0	; 0x0
   17ec2:	f44f 7100 	mov.w	r1, #512	; 0x200
   17ec6:	f7f8 ff0b 	bl	10ce0 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
   17eca:	f04f 0000 	mov.w	r0, #0	; 0x0
   17ece:	f04f 0110 	mov.w	r1, #16	; 0x10
   17ed2:	f7f8 ff45 	bl	10d60 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
   17ed6:	f04f 0000 	mov.w	r0, #0	; 0x0
   17eda:	f04f 0140 	mov.w	r1, #64	; 0x40
   17ede:	f7f9 fb0d 	bl	114fc <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
   17ee2:	f04f 0000 	mov.w	r0, #0	; 0x0
   17ee6:	f04f 0180 	mov.w	r1, #128	; 0x80
   17eea:	f7f9 fae3 	bl	114b4 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
   17eee:	f04f 0000 	mov.w	r0, #0	; 0x0
   17ef2:	f7f9 f8bf 	bl	11074 <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
   17ef6:	f240 1300 	movw	r3, #256	; 0x100
   17efa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17efe:	f893 302c 	ldrb.w	r3, [r3, #44]
   17f02:	f04f 0000 	mov.w	r0, #0	; 0x0
   17f06:	4619      	mov	r1, r3
   17f08:	f7f9 fbb4 	bl	11674 <SetEPRxCount>
  SetEPRxValid(ENDP0);
   17f0c:	f04f 0000 	mov.w	r0, #0	; 0x0
   17f10:	f7f9 f828 	bl	10f64 <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
   17f14:	f04f 0001 	mov.w	r0, #1	; 0x1
   17f18:	f04f 0100 	mov.w	r1, #0	; 0x0
   17f1c:	f7f8 fee0 	bl	10ce0 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
   17f20:	f04f 0001 	mov.w	r0, #1	; 0x1
   17f24:	f04f 01c0 	mov.w	r1, #192	; 0xc0
   17f28:	f7f9 fac4 	bl	114b4 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
   17f2c:	f04f 0001 	mov.w	r0, #1	; 0x1
   17f30:	f04f 0120 	mov.w	r1, #32	; 0x20
   17f34:	f7f8 ff14 	bl	10d60 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
   17f38:	f04f 0001 	mov.w	r0, #1	; 0x1
   17f3c:	f04f 0100 	mov.w	r1, #0	; 0x0
   17f40:	f7f8 ff4a 	bl	10dd8 <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
   17f44:	f04f 0002 	mov.w	r0, #2	; 0x2
   17f48:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   17f4c:	f7f8 fec8 	bl	10ce0 <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
   17f50:	f04f 0002 	mov.w	r0, #2	; 0x2
   17f54:	f44f 7180 	mov.w	r1, #256	; 0x100
   17f58:	f7f9 faac 	bl	114b4 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
   17f5c:	f04f 0002 	mov.w	r0, #2	; 0x2
   17f60:	f04f 0100 	mov.w	r1, #0	; 0x0
   17f64:	f7f8 ff38 	bl	10dd8 <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
   17f68:	f04f 0002 	mov.w	r0, #2	; 0x2
   17f6c:	f04f 0120 	mov.w	r1, #32	; 0x20
   17f70:	f7f8 fef6 	bl	10d60 <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
   17f74:	f04f 0003 	mov.w	r0, #3	; 0x3
   17f78:	f04f 0100 	mov.w	r1, #0	; 0x0
   17f7c:	f7f8 feb0 	bl	10ce0 <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
   17f80:	f04f 0003 	mov.w	r0, #3	; 0x3
   17f84:	f44f 7188 	mov.w	r1, #272	; 0x110
   17f88:	f7f9 fab8 	bl	114fc <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
   17f8c:	f04f 0003 	mov.w	r0, #3	; 0x3
   17f90:	f04f 0140 	mov.w	r1, #64	; 0x40
   17f94:	f7f9 fb6e 	bl	11674 <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
   17f98:	f04f 0003 	mov.w	r0, #3	; 0x3
   17f9c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
   17fa0:	f7f8 ff1a 	bl	10dd8 <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
   17fa4:	f04f 0003 	mov.w	r0, #3	; 0x3
   17fa8:	f04f 0100 	mov.w	r1, #0	; 0x0
   17fac:	f7f8 fed8 	bl	10d60 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
   17fb0:	f04f 0000 	mov.w	r0, #0	; 0x0
   17fb4:	f7f8 fa18 	bl	103e8 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
   17fb8:	f640 2318 	movw	r3, #2584	; 0xa18
   17fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17fc0:	f04f 0201 	mov.w	r2, #1	; 0x1
   17fc4:	601a      	str	r2, [r3, #0]
}
   17fc6:	46bd      	mov	sp, r7
   17fc8:	bd80      	pop	{r7, pc}
   17fca:	46c0      	nop			(mov r8, r8)

00017fcc <Virtual_Com_Port_SetConfiguration>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
   17fcc:	b480      	push	{r7}
   17fce:	b081      	sub	sp, #4
   17fd0:	af00      	add	r7, sp, #0
  DEVICE_INFO *pInfo = &Device_Info;
   17fd2:	f242 0350 	movw	r3, #8272	; 0x2050
   17fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17fda:	603b      	str	r3, [r7, #0]

  if (pInfo->Current_Configuration != 0)
   17fdc:	683b      	ldr	r3, [r7, #0]
   17fde:	7c9b      	ldrb	r3, [r3, #18]
   17fe0:	2b00      	cmp	r3, #0
   17fe2:	d006      	beq.n	17ff2 <Virtual_Com_Port_SetConfiguration+0x26>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
   17fe4:	f640 2318 	movw	r3, #2584	; 0xa18
   17fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17fec:	f04f 0205 	mov.w	r2, #5	; 0x5
   17ff0:	601a      	str	r2, [r3, #0]
  }
}
   17ff2:	f107 0704 	add.w	r7, r7, #4	; 0x4
   17ff6:	46bd      	mov	sp, r7
   17ff8:	bc80      	pop	{r7}
   17ffa:	4770      	bx	lr

00017ffc <Virtual_Com_Port_SetDeviceAddress>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
   17ffc:	b480      	push	{r7}
   17ffe:	af00      	add	r7, sp, #0
  bDeviceState = ADDRESSED;
   18000:	f640 2318 	movw	r3, #2584	; 0xa18
   18004:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18008:	f04f 0204 	mov.w	r2, #4	; 0x4
   1800c:	601a      	str	r2, [r3, #0]
}
   1800e:	46bd      	mov	sp, r7
   18010:	bc80      	pop	{r7}
   18012:	4770      	bx	lr

00018014 <Virtual_Com_Port_Status_In>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
   18014:	b480      	push	{r7}
   18016:	af00      	add	r7, sp, #0
  if (Request == SET_LINE_CODING)
   18018:	f640 2315 	movw	r3, #2581	; 0xa15
   1801c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18020:	781b      	ldrb	r3, [r3, #0]
   18022:	2b20      	cmp	r3, #32
   18024:	d106      	bne.n	18034 <Virtual_Com_Port_Status_In+0x20>
  {
    Request = 0;
   18026:	f640 2315 	movw	r3, #2581	; 0xa15
   1802a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1802e:	f04f 0200 	mov.w	r2, #0	; 0x0
   18032:	701a      	strb	r2, [r3, #0]
  }
}
   18034:	46bd      	mov	sp, r7
   18036:	bc80      	pop	{r7}
   18038:	4770      	bx	lr
   1803a:	46c0      	nop			(mov r8, r8)

0001803c <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{}
   1803c:	b480      	push	{r7}
   1803e:	af00      	add	r7, sp, #0
   18040:	46bd      	mov	sp, r7
   18042:	bc80      	pop	{r7}
   18044:	4770      	bx	lr
   18046:	46c0      	nop			(mov r8, r8)

00018048 <Virtual_Com_Port_Data_Setup>:
* Input          : Request Nb.
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
RESULT Virtual_Com_Port_Data_Setup(uint8_t RequestNo)
{
   18048:	b580      	push	{r7, lr}
   1804a:	b082      	sub	sp, #8
   1804c:	af00      	add	r7, sp, #0
   1804e:	4603      	mov	r3, r0
   18050:	703b      	strb	r3, [r7, #0]
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
   18052:	f04f 0300 	mov.w	r3, #0	; 0x0
   18056:	607b      	str	r3, [r7, #4]

  if (RequestNo == GET_LINE_CODING)
   18058:	783b      	ldrb	r3, [r7, #0]
   1805a:	2b21      	cmp	r3, #33
   1805c:	d10f      	bne.n	1807e <Virtual_Com_Port_Data_Setup+0x36>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
   1805e:	f242 0378 	movw	r3, #8312	; 0x2078
   18062:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18066:	681b      	ldr	r3, [r3, #0]
   18068:	781b      	ldrb	r3, [r3, #0]
   1806a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   1806e:	2b21      	cmp	r3, #33
   18070:	d11f      	bne.n	180b2 <Virtual_Com_Port_Data_Setup+0x6a>
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
   18072:	f248 2311 	movw	r3, #33297	; 0x8211
   18076:	f2c0 0301 	movt	r3, #1	; 0x1
   1807a:	607b      	str	r3, [r7, #4]
   1807c:	e01a      	b.n	180b4 <Virtual_Com_Port_Data_Setup+0x6c>
    }
  }
  else if (RequestNo == SET_LINE_CODING)
   1807e:	783b      	ldrb	r3, [r7, #0]
   18080:	2b20      	cmp	r3, #32
   18082:	d117      	bne.n	180b4 <Virtual_Com_Port_Data_Setup+0x6c>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
   18084:	f242 0378 	movw	r3, #8312	; 0x2078
   18088:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1808c:	681b      	ldr	r3, [r3, #0]
   1808e:	781b      	ldrb	r3, [r3, #0]
   18090:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   18094:	2b21      	cmp	r3, #33
   18096:	d104      	bne.n	180a2 <Virtual_Com_Port_Data_Setup+0x5a>
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
   18098:	f248 234d 	movw	r3, #33357	; 0x824d
   1809c:	f2c0 0301 	movt	r3, #1	; 0x1
   180a0:	607b      	str	r3, [r7, #4]
    }
    Request = SET_LINE_CODING;
   180a2:	f640 2315 	movw	r3, #2581	; 0xa15
   180a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   180aa:	f04f 0220 	mov.w	r2, #32	; 0x20
   180ae:	701a      	strb	r2, [r3, #0]
   180b0:	e000      	b.n	180b4 <Virtual_Com_Port_Data_Setup+0x6c>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
   180b2:	bf00      	nop
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
   180b4:	687b      	ldr	r3, [r7, #4]
   180b6:	2b00      	cmp	r3, #0
   180b8:	d102      	bne.n	180c0 <Virtual_Com_Port_Data_Setup+0x78>
  {
    return USB_UNSUPPORT;
   180ba:	f04f 0302 	mov.w	r3, #2	; 0x2
   180be:	e014      	b.n	180ea <Virtual_Com_Port_Data_Setup+0xa2>
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
   180c0:	f242 0378 	movw	r3, #8312	; 0x2078
   180c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   180c8:	681b      	ldr	r3, [r3, #0]
   180ca:	687a      	ldr	r2, [r7, #4]
   180cc:	621a      	str	r2, [r3, #32]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
   180ce:	f242 0378 	movw	r3, #8312	; 0x2078
   180d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   180d6:	681b      	ldr	r3, [r3, #0]
   180d8:	f04f 0200 	mov.w	r2, #0	; 0x0
   180dc:	835a      	strh	r2, [r3, #26]
  (*CopyRoutine)(0);
   180de:	687b      	ldr	r3, [r7, #4]
   180e0:	f04f 0000 	mov.w	r0, #0	; 0x0
   180e4:	4798      	blx	r3
  return USB_SUCCESS;
   180e6:	f04f 0300 	mov.w	r3, #0	; 0x0
}
   180ea:	4618      	mov	r0, r3
   180ec:	f107 0708 	add.w	r7, r7, #8	; 0x8
   180f0:	46bd      	mov	sp, r7
   180f2:	bd80      	pop	{r7, pc}

000180f4 <Virtual_Com_Port_NoData_Setup>:
* Input          : Request Nb.
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
RESULT Virtual_Com_Port_NoData_Setup(uint8_t RequestNo)
{
   180f4:	b480      	push	{r7}
   180f6:	b081      	sub	sp, #4
   180f8:	af00      	add	r7, sp, #0
   180fa:	4603      	mov	r3, r0
   180fc:	703b      	strb	r3, [r7, #0]

  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
   180fe:	f242 0378 	movw	r3, #8312	; 0x2078
   18102:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18106:	681b      	ldr	r3, [r3, #0]
   18108:	781b      	ldrb	r3, [r3, #0]
   1810a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   1810e:	2b21      	cmp	r3, #33
   18110:	d10b      	bne.n	1812a <Virtual_Com_Port_NoData_Setup+0x36>
  {
    if (RequestNo == SET_COMM_FEATURE)
   18112:	783b      	ldrb	r3, [r7, #0]
   18114:	2b02      	cmp	r3, #2
   18116:	d102      	bne.n	1811e <Virtual_Com_Port_NoData_Setup+0x2a>
    {
      return USB_SUCCESS;
   18118:	f04f 0300 	mov.w	r3, #0	; 0x0
   1811c:	e007      	b.n	1812e <Virtual_Com_Port_NoData_Setup+0x3a>
    }
    else if (RequestNo == SET_CONTROL_LINE_STATE)
   1811e:	783b      	ldrb	r3, [r7, #0]
   18120:	2b22      	cmp	r3, #34
   18122:	d102      	bne.n	1812a <Virtual_Com_Port_NoData_Setup+0x36>
    {
      return USB_SUCCESS;
   18124:	f04f 0300 	mov.w	r3, #0	; 0x0
   18128:	e001      	b.n	1812e <Virtual_Com_Port_NoData_Setup+0x3a>
    }
  }

  return USB_UNSUPPORT;
   1812a:	f04f 0302 	mov.w	r3, #2	; 0x2
}
   1812e:	4618      	mov	r0, r3
   18130:	f107 0704 	add.w	r7, r7, #4	; 0x4
   18134:	46bd      	mov	sp, r7
   18136:	bc80      	pop	{r7}
   18138:	4770      	bx	lr
   1813a:	46c0      	nop			(mov r8, r8)

0001813c <Virtual_Com_Port_GetDeviceDescriptor>:
* Input          : Length.
* Output         : None.
* Return         : The address of the device descriptor.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetDeviceDescriptor(uint16_t Length)
{
   1813c:	b580      	push	{r7, lr}
   1813e:	b081      	sub	sp, #4
   18140:	af00      	add	r7, sp, #0
   18142:	4603      	mov	r3, r0
   18144:	803b      	strh	r3, [r7, #0]
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
   18146:	883b      	ldrh	r3, [r7, #0]
   18148:	4618      	mov	r0, r3
   1814a:	f240 1154 	movw	r1, #340	; 0x154
   1814e:	f2c2 0100 	movt	r1, #8192	; 0x2000
   18152:	f7f7 fb09 	bl	f768 <Standard_GetDescriptorData>
   18156:	4603      	mov	r3, r0
}
   18158:	4618      	mov	r0, r3
   1815a:	f107 0704 	add.w	r7, r7, #4	; 0x4
   1815e:	46bd      	mov	sp, r7
   18160:	bd80      	pop	{r7, pc}
   18162:	46c0      	nop			(mov r8, r8)

00018164 <Virtual_Com_Port_GetConfigDescriptor>:
* Input          : Length.
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetConfigDescriptor(uint16_t Length)
{
   18164:	b580      	push	{r7, lr}
   18166:	b081      	sub	sp, #4
   18168:	af00      	add	r7, sp, #0
   1816a:	4603      	mov	r3, r0
   1816c:	803b      	strh	r3, [r7, #0]
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
   1816e:	883b      	ldrh	r3, [r7, #0]
   18170:	4618      	mov	r0, r3
   18172:	f240 115c 	movw	r1, #348	; 0x15c
   18176:	f2c2 0100 	movt	r1, #8192	; 0x2000
   1817a:	f7f7 faf5 	bl	f768 <Standard_GetDescriptorData>
   1817e:	4603      	mov	r3, r0
}
   18180:	4618      	mov	r0, r3
   18182:	f107 0704 	add.w	r7, r7, #4	; 0x4
   18186:	46bd      	mov	sp, r7
   18188:	bd80      	pop	{r7, pc}
   1818a:	46c0      	nop			(mov r8, r8)

0001818c <Virtual_Com_Port_GetStringDescriptor>:
* Input          : Length.
* Output         : None.
* Return         : The address of the string descriptors.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetStringDescriptor(uint16_t Length)
{
   1818c:	b580      	push	{r7, lr}
   1818e:	b082      	sub	sp, #8
   18190:	af00      	add	r7, sp, #0
   18192:	4603      	mov	r3, r0
   18194:	803b      	strh	r3, [r7, #0]
  uint8_t wValue0 = pInformation->USBwValue0;
   18196:	f242 0378 	movw	r3, #8312	; 0x2078
   1819a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1819e:	681b      	ldr	r3, [r3, #0]
   181a0:	795b      	ldrb	r3, [r3, #5]
   181a2:	71fb      	strb	r3, [r7, #7]
  if (wValue0 > 4)
   181a4:	79fb      	ldrb	r3, [r7, #7]
   181a6:	2b04      	cmp	r3, #4
   181a8:	d902      	bls.n	181b0 <Virtual_Com_Port_GetStringDescriptor+0x24>
  {
    return NULL;
   181aa:	f04f 0300 	mov.w	r3, #0	; 0x0
   181ae:	e00d      	b.n	181cc <Virtual_Com_Port_GetStringDescriptor+0x40>
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
   181b0:	883a      	ldrh	r2, [r7, #0]
   181b2:	79fb      	ldrb	r3, [r7, #7]
   181b4:	ea4f 01c3 	mov.w	r1, r3, lsl #3
   181b8:	f240 1364 	movw	r3, #356	; 0x164
   181bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   181c0:	440b      	add	r3, r1
   181c2:	4610      	mov	r0, r2
   181c4:	4619      	mov	r1, r3
   181c6:	f7f7 facf 	bl	f768 <Standard_GetDescriptorData>
   181ca:	4603      	mov	r3, r0
  }
}
   181cc:	4618      	mov	r0, r3
   181ce:	f107 0708 	add.w	r7, r7, #8	; 0x8
   181d2:	46bd      	mov	sp, r7
   181d4:	bd80      	pop	{r7, pc}
   181d6:	46c0      	nop			(mov r8, r8)

000181d8 <Virtual_Com_Port_Get_Interface_Setting>:
* Input2         : uint8_t: AlternateSetting : Alternate Setting number.
* Output         : None.
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
   181d8:	b480      	push	{r7}
   181da:	b082      	sub	sp, #8
   181dc:	af00      	add	r7, sp, #0
   181de:	4602      	mov	r2, r0
   181e0:	460b      	mov	r3, r1
   181e2:	713a      	strb	r2, [r7, #4]
   181e4:	703b      	strb	r3, [r7, #0]
  if (AlternateSetting > 0)
   181e6:	783b      	ldrb	r3, [r7, #0]
   181e8:	2b00      	cmp	r3, #0
   181ea:	d002      	beq.n	181f2 <Virtual_Com_Port_Get_Interface_Setting+0x1a>
  {
    return USB_UNSUPPORT;
   181ec:	f04f 0302 	mov.w	r3, #2	; 0x2
   181f0:	e007      	b.n	18202 <Virtual_Com_Port_Get_Interface_Setting+0x2a>
  }
  else if (Interface > 1)
   181f2:	793b      	ldrb	r3, [r7, #4]
   181f4:	2b01      	cmp	r3, #1
   181f6:	d902      	bls.n	181fe <Virtual_Com_Port_Get_Interface_Setting+0x26>
  {
    return USB_UNSUPPORT;
   181f8:	f04f 0302 	mov.w	r3, #2	; 0x2
   181fc:	e001      	b.n	18202 <Virtual_Com_Port_Get_Interface_Setting+0x2a>
  }
  return USB_SUCCESS;
   181fe:	f04f 0300 	mov.w	r3, #0	; 0x0
}
   18202:	4618      	mov	r0, r3
   18204:	f107 0708 	add.w	r7, r7, #8	; 0x8
   18208:	46bd      	mov	sp, r7
   1820a:	bc80      	pop	{r7}
   1820c:	4770      	bx	lr
   1820e:	46c0      	nop			(mov r8, r8)

00018210 <Virtual_Com_Port_GetLineCoding>:
* Input          : Length.
* Output         : None.
* Return         : Inecoding structure base address.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetLineCoding(uint16_t Length)
{
   18210:	b480      	push	{r7}
   18212:	b081      	sub	sp, #4
   18214:	af00      	add	r7, sp, #0
   18216:	4603      	mov	r3, r0
   18218:	803b      	strh	r3, [r7, #0]
  if (Length == 0)
   1821a:	883b      	ldrh	r3, [r7, #0]
   1821c:	2b00      	cmp	r3, #0
   1821e:	d10a      	bne.n	18236 <Virtual_Com_Port_GetLineCoding+0x26>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
   18220:	f242 0378 	movw	r3, #8312	; 0x2078
   18224:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18228:	681b      	ldr	r3, [r3, #0]
   1822a:	f04f 0208 	mov.w	r2, #8	; 0x8
   1822e:	831a      	strh	r2, [r3, #24]
    return NULL;
   18230:	f04f 0300 	mov.w	r3, #0	; 0x0
   18234:	e003      	b.n	1823e <Virtual_Com_Port_GetLineCoding+0x2e>
  }
  return(uint8_t *)&linecoding;
   18236:	f240 03f4 	movw	r3, #244	; 0xf4
   1823a:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
   1823e:	4618      	mov	r0, r3
   18240:	f107 0704 	add.w	r7, r7, #4	; 0x4
   18244:	46bd      	mov	sp, r7
   18246:	bc80      	pop	{r7}
   18248:	4770      	bx	lr
   1824a:	46c0      	nop			(mov r8, r8)

0001824c <Virtual_Com_Port_SetLineCoding>:
* Input          : Length.
* Output         : None.
* Return         : Linecoding structure base address.
*******************************************************************************/
uint8_t *Virtual_Com_Port_SetLineCoding(uint16_t Length)
{
   1824c:	b480      	push	{r7}
   1824e:	b081      	sub	sp, #4
   18250:	af00      	add	r7, sp, #0
   18252:	4603      	mov	r3, r0
   18254:	803b      	strh	r3, [r7, #0]
  if (Length == 0)
   18256:	883b      	ldrh	r3, [r7, #0]
   18258:	2b00      	cmp	r3, #0
   1825a:	d10a      	bne.n	18272 <Virtual_Com_Port_SetLineCoding+0x26>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
   1825c:	f242 0378 	movw	r3, #8312	; 0x2078
   18260:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18264:	681b      	ldr	r3, [r3, #0]
   18266:	f04f 0208 	mov.w	r2, #8	; 0x8
   1826a:	831a      	strh	r2, [r3, #24]
    return NULL;
   1826c:	f04f 0300 	mov.w	r3, #0	; 0x0
   18270:	e003      	b.n	1827a <Virtual_Com_Port_SetLineCoding+0x2e>
  }
  return(uint8_t *)&linecoding;
   18272:	f240 03f4 	movw	r3, #244	; 0xf4
   18276:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
   1827a:	4618      	mov	r0, r3
   1827c:	f107 0704 	add.w	r7, r7, #4	; 0x4
   18280:	46bd      	mov	sp, r7
   18282:	bc80      	pop	{r7}
   18284:	4770      	bx	lr
   18286:	46c0      	nop			(mov r8, r8)

00018288 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
   18288:	b580      	push	{r7, lr}
   1828a:	b081      	sub	sp, #4
   1828c:	af00      	add	r7, sp, #0
#ifndef STM32F10X_CL
  uint16_t wRegVal;

  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);
   1828e:	f04f 0001 	mov.w	r0, #1	; 0x1
   18292:	f000 fa89 	bl	187a8 <USB_Cable_Config>

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
   18296:	f04f 0301 	mov.w	r3, #1	; 0x1
   1829a:	807b      	strh	r3, [r7, #2]
  _SetCNTR(wRegVal);
   1829c:	f645 4340 	movw	r3, #23616	; 0x5c40
   182a0:	f2c4 0300 	movt	r3, #16384	; 0x4000
   182a4:	887a      	ldrh	r2, [r7, #2]
   182a6:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
   182a8:	f242 037c 	movw	r3, #8316	; 0x207c
   182ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   182b0:	f04f 0200 	mov.w	r2, #0	; 0x0
   182b4:	801a      	strh	r2, [r3, #0]
  _SetCNTR(wInterrupt_Mask);
   182b6:	f645 4340 	movw	r3, #23616	; 0x5c40
   182ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
   182be:	f242 027c 	movw	r2, #8316	; 0x207c
   182c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
   182c6:	8812      	ldrh	r2, [r2, #0]
   182c8:	601a      	str	r2, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
   182ca:	f645 4344 	movw	r3, #23620	; 0x5c44
   182ce:	f2c4 0300 	movt	r3, #16384	; 0x4000
   182d2:	f04f 0200 	mov.w	r2, #0	; 0x0
   182d6:	601a      	str	r2, [r3, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
   182d8:	f242 037c 	movw	r3, #8316	; 0x207c
   182dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   182e0:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
   182e4:	801a      	strh	r2, [r3, #0]
  _SetCNTR(wInterrupt_Mask);
   182e6:	f645 4340 	movw	r3, #23616	; 0x5c40
   182ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
   182ee:	f242 027c 	movw	r2, #8316	; 0x207c
   182f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
   182f6:	8812      	ldrh	r2, [r2, #0]
   182f8:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
   182fa:	f04f 0300 	mov.w	r3, #0	; 0x0
}
   182fe:	4618      	mov	r0, r3
   18300:	f107 0704 	add.w	r7, r7, #4	; 0x4
   18304:	46bd      	mov	sp, r7
   18306:	bd80      	pop	{r7, pc}

00018308 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
   18308:	b580      	push	{r7, lr}
   1830a:	af00      	add	r7, sp, #0
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
   1830c:	f645 4340 	movw	r3, #23616	; 0x5c40
   18310:	f2c4 0300 	movt	r3, #16384	; 0x4000
   18314:	f04f 0201 	mov.w	r2, #1	; 0x1
   18318:	601a      	str	r2, [r3, #0]
  /* clear interrupt status register */
  _SetISTR(0);
   1831a:	f645 4344 	movw	r3, #23620	; 0x5c44
   1831e:	f2c4 0300 	movt	r3, #16384	; 0x4000
   18322:	f04f 0200 	mov.w	r2, #0	; 0x0
   18326:	601a      	str	r2, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
   18328:	f04f 0000 	mov.w	r0, #0	; 0x0
   1832c:	f000 fa3c 	bl	187a8 <USB_Cable_Config>
  /* switch-off device */
  _SetCNTR(CNTR_FRES + CNTR_PDWN);
   18330:	f645 4340 	movw	r3, #23616	; 0x5c40
   18334:	f2c4 0300 	movt	r3, #16384	; 0x4000
   18338:	f04f 0203 	mov.w	r2, #3	; 0x3
   1833c:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
   1833e:	f04f 0300 	mov.w	r3, #0	; 0x0
}
   18342:	4618      	mov	r0, r3
   18344:	46bd      	mov	sp, r7
   18346:	bd80      	pop	{r7, pc}

00018348 <Suspend>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Suspend(void)
{
   18348:	b580      	push	{r7, lr}
   1834a:	b081      	sub	sp, #4
   1834c:	af00      	add	r7, sp, #0
  uint16_t wCNTR;
  /* suspend preparation */
  /* ... */

  /* macrocell enters suspend mode */
  wCNTR = _GetCNTR();
   1834e:	f645 4340 	movw	r3, #23616	; 0x5c40
   18352:	f2c4 0300 	movt	r3, #16384	; 0x4000
   18356:	681b      	ldr	r3, [r3, #0]
   18358:	807b      	strh	r3, [r7, #2]
  wCNTR |= CNTR_FSUSP;
   1835a:	887b      	ldrh	r3, [r7, #2]
   1835c:	f043 0308 	orr.w	r3, r3, #8	; 0x8
   18360:	807b      	strh	r3, [r7, #2]
  _SetCNTR(wCNTR);
   18362:	f645 4340 	movw	r3, #23616	; 0x5c40
   18366:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1836a:	887a      	ldrh	r2, [r7, #2]
   1836c:	601a      	str	r2, [r3, #0]
  /* power reduction */
  /* ... on connected devices */

#ifndef STM32F10X_CL
  /* force low-power mode in the macrocell */
  wCNTR = _GetCNTR();
   1836e:	f645 4340 	movw	r3, #23616	; 0x5c40
   18372:	f2c4 0300 	movt	r3, #16384	; 0x4000
   18376:	681b      	ldr	r3, [r3, #0]
   18378:	807b      	strh	r3, [r7, #2]
  wCNTR |= CNTR_LPMODE;
   1837a:	887b      	ldrh	r3, [r7, #2]
   1837c:	f043 0304 	orr.w	r3, r3, #4	; 0x4
   18380:	807b      	strh	r3, [r7, #2]
  _SetCNTR(wCNTR);
   18382:	f645 4340 	movw	r3, #23616	; 0x5c40
   18386:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1838a:	887a      	ldrh	r2, [r7, #2]
   1838c:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  /* switch-off the clocks */
  /* ... */
  Enter_LowPowerMode();
   1838e:	f000 f93f 	bl	18610 <Enter_LowPowerMode>

}
   18392:	f107 0704 	add.w	r7, r7, #4	; 0x4
   18396:	46bd      	mov	sp, r7
   18398:	bd80      	pop	{r7, pc}
   1839a:	46c0      	nop			(mov r8, r8)

0001839c <Resume_Init>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Resume_Init(void)
{
   1839c:	b580      	push	{r7, lr}
   1839e:	b081      	sub	sp, #4
   183a0:	af00      	add	r7, sp, #0
  /* restart the clocks */
  /* ...  */

#ifndef STM32F10X_CL
  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
   183a2:	f645 4340 	movw	r3, #23616	; 0x5c40
   183a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
   183aa:	681b      	ldr	r3, [r3, #0]
   183ac:	807b      	strh	r3, [r7, #2]
  wCNTR &= (~CNTR_LPMODE);
   183ae:	887b      	ldrh	r3, [r7, #2]
   183b0:	f023 0304 	bic.w	r3, r3, #4	; 0x4
   183b4:	807b      	strh	r3, [r7, #2]
  _SetCNTR(wCNTR);
   183b6:	f645 4340 	movw	r3, #23616	; 0x5c40
   183ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
   183be:	887a      	ldrh	r2, [r7, #2]
   183c0:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */ 

  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
   183c2:	f000 f931 	bl	18628 <Leave_LowPowerMode>

#ifndef STM32F10X_CL
  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
   183c6:	f645 4340 	movw	r3, #23616	; 0x5c40
   183ca:	f2c4 0300 	movt	r3, #16384	; 0x4000
   183ce:	f44f 4206 	mov.w	r2, #34304	; 0x8600
   183d2:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  /* reverse suspend preparation */
  /* ... */

}
   183d4:	f107 0704 	add.w	r7, r7, #4	; 0x4
   183d8:	46bd      	mov	sp, r7
   183da:	bd80      	pop	{r7, pc}

000183dc <Resume>:
*                  decrementing of the ESOF counter in different states.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
   183dc:	b580      	push	{r7, lr}
   183de:	b082      	sub	sp, #8
   183e0:	af00      	add	r7, sp, #0
   183e2:	6038      	str	r0, [r7, #0]
#ifndef STM32F10X_CL
  uint16_t wCNTR;
#endif /* STM32F10X_CL */

  if (eResumeSetVal != RESUME_ESOF)
   183e4:	683b      	ldr	r3, [r7, #0]
   183e6:	2b07      	cmp	r3, #7
   183e8:	d005      	beq.n	183f6 <Resume+0x1a>
    ResumeS.eState = eResumeSetVal;
   183ea:	f642 537c 	movw	r3, #11644	; 0x2d7c
   183ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   183f2:	683a      	ldr	r2, [r7, #0]
   183f4:	601a      	str	r2, [r3, #0]

  switch (ResumeS.eState)
   183f6:	f642 537c 	movw	r3, #11644	; 0x2d7c
   183fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   183fe:	681b      	ldr	r3, [r3, #0]
   18400:	2b05      	cmp	r3, #5
   18402:	f200 809d 	bhi.w	18540 <Resume+0x164>
   18406:	a201      	add	r2, pc, #4	(adr r2, 1840c <Resume+0x30>)
   18408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1840c:	00018425 	.word	0x00018425
   18410:	00018439 	.word	0x00018439
   18414:	0001844d 	.word	0x0001844d
   18418:	0001846b 	.word	0x0001846b
   1841c:	000184a7 	.word	0x000184a7
   18420:	000184e5 	.word	0x000184e5
  {
    case RESUME_EXTERNAL:
      Resume_Init();
   18424:	f7ff ffba 	bl	1839c <Resume_Init>
      ResumeS.eState = RESUME_OFF;
   18428:	f642 537c 	movw	r3, #11644	; 0x2d7c
   1842c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18430:	f04f 0206 	mov.w	r2, #6	; 0x6
   18434:	601a      	str	r2, [r3, #0]
      break;
   18436:	e08e      	b.n	18556 <Resume+0x17a>
    case RESUME_INTERNAL:
      Resume_Init();
   18438:	f7ff ffb0 	bl	1839c <Resume_Init>
      ResumeS.eState = RESUME_START;
   1843c:	f642 537c 	movw	r3, #11644	; 0x2d7c
   18440:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18444:	f04f 0204 	mov.w	r2, #4	; 0x4
   18448:	601a      	str	r2, [r3, #0]
      break;
   1844a:	e084      	b.n	18556 <Resume+0x17a>
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
   1844c:	f642 537c 	movw	r3, #11644	; 0x2d7c
   18450:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18454:	f04f 0202 	mov.w	r2, #2	; 0x2
   18458:	711a      	strb	r2, [r3, #4]
      ResumeS.eState = RESUME_WAIT;
   1845a:	f642 537c 	movw	r3, #11644	; 0x2d7c
   1845e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18462:	f04f 0203 	mov.w	r2, #3	; 0x3
   18466:	601a      	str	r2, [r3, #0]
      break;
   18468:	e075      	b.n	18556 <Resume+0x17a>
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
   1846a:	f642 537c 	movw	r3, #11644	; 0x2d7c
   1846e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18472:	791b      	ldrb	r3, [r3, #4]
   18474:	b2db      	uxtb	r3, r3
   18476:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   1847a:	b2da      	uxtb	r2, r3
   1847c:	f642 537c 	movw	r3, #11644	; 0x2d7c
   18480:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18484:	711a      	strb	r2, [r3, #4]
      if (ResumeS.bESOFcnt == 0)
   18486:	f642 537c 	movw	r3, #11644	; 0x2d7c
   1848a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1848e:	791b      	ldrb	r3, [r3, #4]
   18490:	b2db      	uxtb	r3, r3
   18492:	2b00      	cmp	r3, #0
   18494:	d15c      	bne.n	18550 <Resume+0x174>
        ResumeS.eState = RESUME_START;
   18496:	f642 537c 	movw	r3, #11644	; 0x2d7c
   1849a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1849e:	f04f 0204 	mov.w	r2, #4	; 0x4
   184a2:	601a      	str	r2, [r3, #0]
      break;
   184a4:	e057      	b.n	18556 <Resume+0x17a>
    case RESUME_START:
     #ifdef STM32F10X_CL
      OTGD_FS_Dev_SetRemoteWakeup();
     #else 
      wCNTR = _GetCNTR();
   184a6:	f645 4340 	movw	r3, #23616	; 0x5c40
   184aa:	f2c4 0300 	movt	r3, #16384	; 0x4000
   184ae:	681b      	ldr	r3, [r3, #0]
   184b0:	80fb      	strh	r3, [r7, #6]
      wCNTR |= CNTR_RESUME;
   184b2:	88fb      	ldrh	r3, [r7, #6]
   184b4:	f043 0310 	orr.w	r3, r3, #16	; 0x10
   184b8:	80fb      	strh	r3, [r7, #6]
      _SetCNTR(wCNTR);
   184ba:	f645 4340 	movw	r3, #23616	; 0x5c40
   184be:	f2c4 0300 	movt	r3, #16384	; 0x4000
   184c2:	88fa      	ldrh	r2, [r7, #6]
   184c4:	601a      	str	r2, [r3, #0]
     #endif /* STM32F10X_CL */
      ResumeS.eState = RESUME_ON;
   184c6:	f642 537c 	movw	r3, #11644	; 0x2d7c
   184ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   184ce:	f04f 0205 	mov.w	r2, #5	; 0x5
   184d2:	601a      	str	r2, [r3, #0]
      ResumeS.bESOFcnt = 10;
   184d4:	f642 537c 	movw	r3, #11644	; 0x2d7c
   184d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   184dc:	f04f 020a 	mov.w	r2, #10	; 0xa
   184e0:	711a      	strb	r2, [r3, #4]
      break;
   184e2:	e038      	b.n	18556 <Resume+0x17a>
    case RESUME_ON:
    #ifndef STM32F10X_CL      
      ResumeS.bESOFcnt--;
   184e4:	f642 537c 	movw	r3, #11644	; 0x2d7c
   184e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   184ec:	791b      	ldrb	r3, [r3, #4]
   184ee:	b2db      	uxtb	r3, r3
   184f0:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   184f4:	b2da      	uxtb	r2, r3
   184f6:	f642 537c 	movw	r3, #11644	; 0x2d7c
   184fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   184fe:	711a      	strb	r2, [r3, #4]
      if (ResumeS.bESOFcnt == 0)
   18500:	f642 537c 	movw	r3, #11644	; 0x2d7c
   18504:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18508:	791b      	ldrb	r3, [r3, #4]
   1850a:	b2db      	uxtb	r3, r3
   1850c:	2b00      	cmp	r3, #0
   1850e:	d121      	bne.n	18554 <Resume+0x178>
      {
     #endif /* STM32F10X_CL */    
       #ifdef STM32F10X_CL
        OTGD_FS_Dev_ResetRemoteWakeup();
       #else
        wCNTR = _GetCNTR();
   18510:	f645 4340 	movw	r3, #23616	; 0x5c40
   18514:	f2c4 0300 	movt	r3, #16384	; 0x4000
   18518:	681b      	ldr	r3, [r3, #0]
   1851a:	80fb      	strh	r3, [r7, #6]
        wCNTR &= (~CNTR_RESUME);
   1851c:	88fb      	ldrh	r3, [r7, #6]
   1851e:	f023 0310 	bic.w	r3, r3, #16	; 0x10
   18522:	80fb      	strh	r3, [r7, #6]
        _SetCNTR(wCNTR);
   18524:	f645 4340 	movw	r3, #23616	; 0x5c40
   18528:	f2c4 0300 	movt	r3, #16384	; 0x4000
   1852c:	88fa      	ldrh	r2, [r7, #6]
   1852e:	601a      	str	r2, [r3, #0]
       #endif /* STM32F10X_CL */
        ResumeS.eState = RESUME_OFF;
   18530:	f642 537c 	movw	r3, #11644	; 0x2d7c
   18534:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18538:	f04f 0206 	mov.w	r2, #6	; 0x6
   1853c:	601a      	str	r2, [r3, #0]
     #ifndef STM32F10X_CL
      }
     #endif /* STM32F10X_CL */
      break;
   1853e:	e00a      	b.n	18556 <Resume+0x17a>
    case RESUME_OFF:
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
   18540:	f642 537c 	movw	r3, #11644	; 0x2d7c
   18544:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18548:	f04f 0206 	mov.w	r2, #6	; 0x6
   1854c:	601a      	str	r2, [r3, #0]
   1854e:	e002      	b.n	18556 <Resume+0x17a>
      break;
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
        ResumeS.eState = RESUME_START;
      break;
   18550:	bf00      	nop
   18552:	e000      	b.n	18556 <Resume+0x17a>
       #endif /* STM32F10X_CL */
        ResumeS.eState = RESUME_OFF;
     #ifndef STM32F10X_CL
      }
     #endif /* STM32F10X_CL */
      break;
   18554:	bf00      	nop
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
      break;
  }
}
   18556:	f107 0708 	add.w	r7, r7, #8	; 0x8
   1855a:	46bd      	mov	sp, r7
   1855c:	bd80      	pop	{r7, pc}
   1855e:	46c0      	nop			(mov r8, r8)

00018560 <Set_System>:
* Description    : Configures Main system clocks & power
* Input          : None.
* Return         : None.
*******************************************************************************/
void Set_System(void)
{
   18560:	b580      	push	{r7, lr}
   18562:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
#endif /* USE_STM3210C_EVAL */

  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration -----------------------------*/   
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
   18564:	f7e9 f858 	bl	1618 <RCC_DeInit>

  /* Enable HSE */
  RCC_HSEConfig(RCC_HSE_ON);
   18568:	f44f 3080 	mov.w	r0, #65536	; 0x10000
   1856c:	f7e9 f8a2 	bl	16b4 <RCC_HSEConfig>

  /* Wait till HSE is ready */
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
   18570:	f7e9 f8e2 	bl	1738 <RCC_WaitForHSEStartUp>
   18574:	4602      	mov	r2, r0
   18576:	f642 5384 	movw	r3, #11652	; 0x2d84
   1857a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1857e:	601a      	str	r2, [r3, #0]

  if (HSEStartUpStatus == SUCCESS)
   18580:	f642 5384 	movw	r3, #11652	; 0x2d84
   18584:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18588:	681b      	ldr	r3, [r3, #0]
   1858a:	2b01      	cmp	r3, #1
   1858c:	d12e      	bne.n	185ec <Set_System+0x8c>
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
   1858e:	f04f 0010 	mov.w	r0, #16	; 0x10
   18592:	f7e7 ff4d 	bl	430 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);
   18596:	f04f 0002 	mov.w	r0, #2	; 0x2
   1859a:	f7e7 ff05 	bl	3a8 <FLASH_SetLatency>
 
    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
   1859e:	f04f 0000 	mov.w	r0, #0	; 0x0
   185a2:	f7e9 f995 	bl	18d0 <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
   185a6:	f04f 0000 	mov.w	r0, #0	; 0x0
   185aa:	f7e9 f9d5 	bl	1958 <RCC_PCLK2Config>

    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
   185ae:	f44f 6080 	mov.w	r0, #1024	; 0x400
   185b2:	f7e9 f9af 	bl	1914 <RCC_PCLK1Config>
    /* PLL configuration: PLLCLK = (PLL2 / 5) * 9 = 72 MHz */ 
    RCC_PREDIV1Config(RCC_PREDIV1_Source_PLL2, RCC_PREDIV1_Div5);
    RCC_PLLConfig(RCC_PLLSource_PREDIV1, RCC_PLLMul_9);
#else
    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
   185b6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
   185ba:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
   185be:	f7e9 f921 	bl	1804 <RCC_PLLConfig>
#endif

    /* Enable PLL */ 
    RCC_PLLCmd(ENABLE);
   185c2:	f04f 0001 	mov.w	r0, #1	; 0x1
   185c6:	f7e9 f943 	bl	1850 <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
   185ca:	f04f 0039 	mov.w	r0, #57	; 0x39
   185ce:	f7e9 fc93 	bl	1ef8 <RCC_GetFlagStatus>
   185d2:	4603      	mov	r3, r0
   185d4:	2b00      	cmp	r3, #0
   185d6:	d0f8      	beq.n	185ca <Set_System+0x6a>
    {
    }

    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
   185d8:	f04f 0002 	mov.w	r0, #2	; 0x2
   185dc:	f7e9 f948 	bl	1870 <RCC_SYSCLKConfig>

    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
   185e0:	f7e9 f968 	bl	18b4 <RCC_GetSYSCLKSource>
   185e4:	4603      	mov	r3, r0
   185e6:	2b08      	cmp	r3, #8
   185e8:	d1fa      	bne.n	185e0 <Set_System+0x80>
  GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
#endif /* USE_STM3210C_EVAL */
}
   185ea:	e000      	b.n	185ee <Set_System+0x8e>
       User can add here some code to deal with this error */    

    /* Go to infinite loop */
    while (1)
    {
    }
   185ec:	e7fe      	b.n	185ec <Set_System+0x8c>
  GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
  GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
#endif /* USE_STM3210C_EVAL */
}
   185ee:	46bd      	mov	sp, r7
   185f0:	bd80      	pop	{r7, pc}
   185f2:	46c0      	nop			(mov r8, r8)

000185f4 <Set_USBClock>:
* Description    : Configures USB Clock input (48MHz)
* Input          : None.
* Return         : None.
*******************************************************************************/
void Set_USBClock(void)
{
   185f4:	b580      	push	{r7, lr}
   185f6:	af00      	add	r7, sp, #0

  /* Enable the USB clock */ 
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_OTG_FS, ENABLE) ;
#else 
  /* Select USBCLK source */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
   185f8:	f04f 0000 	mov.w	r0, #0	; 0x0
   185fc:	f7e9 fa00 	bl	1a00 <RCC_USBCLKConfig>
  
  /* Enable the USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
   18600:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
   18604:	f04f 0101 	mov.w	r1, #1	; 0x1
   18608:	f7e9 fbc8 	bl	1d9c <RCC_APB1PeriphClockCmd>
#endif /* STM32F10X_CL */
}
   1860c:	46bd      	mov	sp, r7
   1860e:	bd80      	pop	{r7, pc}

00018610 <Enter_LowPowerMode>:
* Description    : Power-off system clocks and power while entering suspend mode
* Input          : None.
* Return         : None.
*******************************************************************************/
void Enter_LowPowerMode(void)
{
   18610:	b480      	push	{r7}
   18612:	af00      	add	r7, sp, #0
  /* Set the device state to suspend */
  bDeviceState = SUSPENDED;
   18614:	f640 2318 	movw	r3, #2584	; 0xa18
   18618:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1861c:	f04f 0203 	mov.w	r2, #3	; 0x3
   18620:	601a      	str	r2, [r3, #0]
}
   18622:	46bd      	mov	sp, r7
   18624:	bc80      	pop	{r7}
   18626:	4770      	bx	lr

00018628 <Leave_LowPowerMode>:
* Description    : Restores system clocks and power while exiting suspend mode
* Input          : None.
* Return         : None.
*******************************************************************************/
void Leave_LowPowerMode(void)
{
   18628:	b480      	push	{r7}
   1862a:	b081      	sub	sp, #4
   1862c:	af00      	add	r7, sp, #0
  DEVICE_INFO *pInfo = &Device_Info;
   1862e:	f242 0350 	movw	r3, #8272	; 0x2050
   18632:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18636:	603b      	str	r3, [r7, #0]

  /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
   18638:	683b      	ldr	r3, [r7, #0]
   1863a:	7c9b      	ldrb	r3, [r3, #18]
   1863c:	2b00      	cmp	r3, #0
   1863e:	d007      	beq.n	18650 <Leave_LowPowerMode+0x28>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
   18640:	f640 2318 	movw	r3, #2584	; 0xa18
   18644:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18648:	f04f 0205 	mov.w	r2, #5	; 0x5
   1864c:	601a      	str	r2, [r3, #0]
   1864e:	e006      	b.n	1865e <Leave_LowPowerMode+0x36>
  }
  else
  {
    bDeviceState = ATTACHED;
   18650:	f640 2318 	movw	r3, #2584	; 0xa18
   18654:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18658:	f04f 0201 	mov.w	r2, #1	; 0x1
   1865c:	601a      	str	r2, [r3, #0]
  }
}
   1865e:	f107 0704 	add.w	r7, r7, #4	; 0x4
   18662:	46bd      	mov	sp, r7
   18664:	bc80      	pop	{r7}
   18666:	4770      	bx	lr

00018668 <USB_Interrupts_Config>:
* Description    : Configures the USB interrupts
* Input          : None.
* Return         : None.
*******************************************************************************/
void USB_Interrupts_Config(void)
{
   18668:	b580      	push	{r7, lr}
   1866a:	b082      	sub	sp, #8
   1866c:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
   1866e:	f44f 60c0 	mov.w	r0, #1536	; 0x600
   18672:	f7e7 fd5d 	bl	130 <NVIC_PriorityGroupConfig>
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
#else
  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
   18676:	f04f 0314 	mov.w	r3, #20	; 0x14
   1867a:	703b      	strb	r3, [r7, #0]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
   1867c:	f04f 0300 	mov.w	r3, #0	; 0x0
   18680:	707b      	strb	r3, [r7, #1]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
   18682:	f04f 0300 	mov.w	r3, #0	; 0x0
   18686:	70bb      	strb	r3, [r7, #2]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
   18688:	f04f 0301 	mov.w	r3, #1	; 0x1
   1868c:	607b      	str	r3, [r7, #4]
  NVIC_Init(&NVIC_InitStructure);
   1868e:	463b      	mov	r3, r7
   18690:	4618      	mov	r0, r3
   18692:	f7e7 fd61 	bl	158 <NVIC_Init>
#endif /* STM32F10X_CL */

  /* Enable USART Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = EVAL_COM1_IRQn;
   18696:	f04f 0326 	mov.w	r3, #38	; 0x26
   1869a:	703b      	strb	r3, [r7, #0]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
   1869c:	f04f 0301 	mov.w	r3, #1	; 0x1
   186a0:	707b      	strb	r3, [r7, #1]
  NVIC_Init(&NVIC_InitStructure);
   186a2:	463b      	mov	r3, r7
   186a4:	4618      	mov	r0, r3
   186a6:	f7e7 fd57 	bl	158 <NVIC_Init>
}
   186aa:	f107 0708 	add.w	r7, r7, #8	; 0x8
   186ae:	46bd      	mov	sp, r7
   186b0:	bd80      	pop	{r7, pc}
   186b2:	46c0      	nop			(mov r8, r8)

000186b4 <USB_To_USART_Send_Data>:
* Input          : data_buffer: data address.
                   Nb_bytes: number of bytes to send.
* Return         : none.
*******************************************************************************/
void USB_To_USART_Send_Data(uint8_t* data_buffer, uint8_t Nb_bytes)
{
   186b4:	b580      	push	{r7, lr}
   186b6:	b083      	sub	sp, #12
   186b8:	af00      	add	r7, sp, #0
   186ba:	6078      	str	r0, [r7, #4]
   186bc:	460b      	mov	r3, r1
   186be:	703b      	strb	r3, [r7, #0]
  uint32_t i;

  for (i = 0; i < Nb_bytes; i++)
   186c0:	f04f 0300 	mov.w	r3, #0	; 0x0
   186c4:	60bb      	str	r3, [r7, #8]
   186c6:	e019      	b.n	186fc <USB_To_USART_Send_Data+0x48>
  {
    USART_SendData(USART1, *(data_buffer + i));
   186c8:	687a      	ldr	r2, [r7, #4]
   186ca:	68bb      	ldr	r3, [r7, #8]
   186cc:	4413      	add	r3, r2
   186ce:	781b      	ldrb	r3, [r3, #0]
   186d0:	f643 0000 	movw	r0, #14336	; 0x3800
   186d4:	f2c4 0001 	movt	r0, #16385	; 0x4001
   186d8:	4619      	mov	r1, r3
   186da:	f7ea fa7b 	bl	2bd4 <USART_SendData>
    while(USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET);
   186de:	f643 0000 	movw	r0, #14336	; 0x3800
   186e2:	f2c4 0001 	movt	r0, #16385	; 0x4001
   186e6:	f04f 0180 	mov.w	r1, #128	; 0x80
   186ea:	f7ea fb95 	bl	2e18 <USART_GetFlagStatus>
   186ee:	4603      	mov	r3, r0
   186f0:	2b00      	cmp	r3, #0
   186f2:	d0f4      	beq.n	186de <USB_To_USART_Send_Data+0x2a>
*******************************************************************************/
void USB_To_USART_Send_Data(uint8_t* data_buffer, uint8_t Nb_bytes)
{
  uint32_t i;

  for (i = 0; i < Nb_bytes; i++)
   186f4:	68bb      	ldr	r3, [r7, #8]
   186f6:	f103 0301 	add.w	r3, r3, #1	; 0x1
   186fa:	60bb      	str	r3, [r7, #8]
   186fc:	783a      	ldrb	r2, [r7, #0]
   186fe:	68bb      	ldr	r3, [r7, #8]
   18700:	429a      	cmp	r2, r3
   18702:	d8e1      	bhi.n	186c8 <USB_To_USART_Send_Data+0x14>
  {
    USART_SendData(USART1, *(data_buffer + i));
    while(USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET);
  }
}
   18704:	f107 070c 	add.w	r7, r7, #12	; 0xc
   18708:	46bd      	mov	sp, r7
   1870a:	bd80      	pop	{r7, pc}

0001870c <USART_To_USB_Send_Data>:
* Description    : send the received data from UART 0 to USB.
* Input          : None.
* Return         : none.
*******************************************************************************/
void USART_To_USB_Send_Data(uint8_t b_out)
{
   1870c:	b580      	push	{r7, lr}
   1870e:	b081      	sub	sp, #4
   18710:	af00      	add	r7, sp, #0
   18712:	4603      	mov	r3, r0
   18714:	703b      	strb	r3, [r7, #0]
  if (linecoding.datatype == 7)
   18716:	f240 03f4 	movw	r3, #244	; 0xf4
   1871a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1871e:	799b      	ldrb	r3, [r3, #6]
   18720:	2b07      	cmp	r3, #7
   18722:	d10d      	bne.n	18740 <USART_To_USB_Send_Data+0x34>
  {
    buffer_in[count_in] = b_out & 0x7F;//USART_ReceiveData(USART1);
   18724:	f640 2310 	movw	r3, #2576	; 0xa10
   18728:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1872c:	6819      	ldr	r1, [r3, #0]
   1872e:	783a      	ldrb	r2, [r7, #0]
   18730:	f002 027f 	and.w	r2, r2, #127	; 0x7f
   18734:	f642 5388 	movw	r3, #11656	; 0x2d88
   18738:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1873c:	545a      	strb	r2, [r3, r1]
   1873e:	e011      	b.n	18764 <USART_To_USB_Send_Data+0x58>
  }
  else if (linecoding.datatype == 8)
   18740:	f240 03f4 	movw	r3, #244	; 0xf4
   18744:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18748:	799b      	ldrb	r3, [r3, #6]
   1874a:	2b08      	cmp	r3, #8
   1874c:	d10a      	bne.n	18764 <USART_To_USB_Send_Data+0x58>
  {
    buffer_in[count_in] = b_out;//USART_ReceiveData(USART1);
   1874e:	f640 2310 	movw	r3, #2576	; 0xa10
   18752:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18756:	681a      	ldr	r2, [r3, #0]
   18758:	f642 5388 	movw	r3, #11656	; 0x2d88
   1875c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18760:	7839      	ldrb	r1, [r7, #0]
   18762:	5499      	strb	r1, [r3, r2]
  }
  count_in++;
   18764:	f640 2310 	movw	r3, #2576	; 0xa10
   18768:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1876c:	681b      	ldr	r3, [r3, #0]
   1876e:	f103 0201 	add.w	r2, r3, #1	; 0x1
   18772:	f640 2310 	movw	r3, #2576	; 0xa10
   18776:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1877a:	601a      	str	r2, [r3, #0]

  /* Write the data to the USB endpoint */
  USB_SIL_Write(EP1_IN, buffer_in, count_in);
   1877c:	f640 2310 	movw	r3, #2576	; 0xa10
   18780:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18784:	681b      	ldr	r3, [r3, #0]
   18786:	f04f 0081 	mov.w	r0, #129	; 0x81
   1878a:	f642 5188 	movw	r1, #11656	; 0x2d88
   1878e:	f2c2 0100 	movt	r1, #8192	; 0x2000
   18792:	461a      	mov	r2, r3
   18794:	f7f9 fb90 	bl	11eb8 <USB_SIL_Write>
  
#ifndef STM32F10X_CL
  SetEPTxValid(ENDP1);
   18798:	f04f 0001 	mov.w	r0, #1	; 0x1
   1879c:	f7f8 fbb2 	bl	10f04 <SetEPTxValid>
#endif /* STM32F10X_CL */
}
   187a0:	f107 0704 	add.w	r7, r7, #4	; 0x4
   187a4:	46bd      	mov	sp, r7
   187a6:	bd80      	pop	{r7, pc}

000187a8 <USB_Cable_Config>:
* Description    : Software Connection/Disconnection of USB Cable
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   187a8:	b480      	push	{r7}
   187aa:	b081      	sub	sp, #4
   187ac:	af00      	add	r7, sp, #0
   187ae:	6038      	str	r0, [r7, #0]
  else
  {
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
  }
#endif /* USE_STM3210C_EVAL */
}
   187b0:	f107 0704 	add.w	r7, r7, #4	; 0x4
   187b4:	46bd      	mov	sp, r7
   187b6:	bc80      	pop	{r7}
   187b8:	4770      	bx	lr
   187ba:	46c0      	nop			(mov r8, r8)

000187bc <Get_SerialNum>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
   187bc:	b480      	push	{r7}
   187be:	b083      	sub	sp, #12
   187c0:	af00      	add	r7, sp, #0
  uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO uint32_t*)(0x1FFFF7E8);
   187c2:	f24f 73e8 	movw	r3, #63464	; 0xf7e8
   187c6:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
   187ca:	681b      	ldr	r3, [r3, #0]
   187cc:	603b      	str	r3, [r7, #0]
  Device_Serial1 = *(__IO uint32_t*)(0x1FFFF7EC);
   187ce:	f24f 73ec 	movw	r3, #63468	; 0xf7ec
   187d2:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
   187d6:	681b      	ldr	r3, [r3, #0]
   187d8:	607b      	str	r3, [r7, #4]
  Device_Serial2 = *(__IO uint32_t*)(0x1FFFF7F0);
   187da:	f24f 73f0 	movw	r3, #63472	; 0xf7f0
   187de:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
   187e2:	681b      	ldr	r3, [r3, #0]
   187e4:	60bb      	str	r3, [r7, #8]

  if (Device_Serial0 != 0)
   187e6:	683b      	ldr	r3, [r7, #0]
   187e8:	2b00      	cmp	r3, #0
   187ea:	d071      	beq.n	188d0 <Get_SerialNum+0x114>
  {
    Virtual_Com_Port_StringSerial[2] = (uint8_t)(Device_Serial0 & 0x000000FF);
   187ec:	683b      	ldr	r3, [r7, #0]
   187ee:	b2da      	uxtb	r2, r3
   187f0:	f240 03a0 	movw	r3, #160	; 0xa0
   187f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   187f8:	709a      	strb	r2, [r3, #2]
    Virtual_Com_Port_StringSerial[4] = (uint8_t)((Device_Serial0 & 0x0000FF00) >> 8);
   187fa:	683b      	ldr	r3, [r7, #0]
   187fc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   18800:	ea4f 2313 	mov.w	r3, r3, lsr #8
   18804:	b2da      	uxtb	r2, r3
   18806:	f240 03a0 	movw	r3, #160	; 0xa0
   1880a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1880e:	711a      	strb	r2, [r3, #4]
    Virtual_Com_Port_StringSerial[6] = (uint8_t)((Device_Serial0 & 0x00FF0000) >> 16);
   18810:	683b      	ldr	r3, [r7, #0]
   18812:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   18816:	ea4f 4313 	mov.w	r3, r3, lsr #16
   1881a:	b2da      	uxtb	r2, r3
   1881c:	f240 03a0 	movw	r3, #160	; 0xa0
   18820:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18824:	719a      	strb	r2, [r3, #6]
    Virtual_Com_Port_StringSerial[8] = (uint8_t)((Device_Serial0 & 0xFF000000) >> 24);
   18826:	683b      	ldr	r3, [r7, #0]
   18828:	ea4f 6313 	mov.w	r3, r3, lsr #24
   1882c:	b2da      	uxtb	r2, r3
   1882e:	f240 03a0 	movw	r3, #160	; 0xa0
   18832:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18836:	721a      	strb	r2, [r3, #8]

    Virtual_Com_Port_StringSerial[10] = (uint8_t)(Device_Serial1 & 0x000000FF);
   18838:	687b      	ldr	r3, [r7, #4]
   1883a:	b2da      	uxtb	r2, r3
   1883c:	f240 03a0 	movw	r3, #160	; 0xa0
   18840:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18844:	729a      	strb	r2, [r3, #10]
    Virtual_Com_Port_StringSerial[12] = (uint8_t)((Device_Serial1 & 0x0000FF00) >> 8);
   18846:	687b      	ldr	r3, [r7, #4]
   18848:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   1884c:	ea4f 2313 	mov.w	r3, r3, lsr #8
   18850:	b2da      	uxtb	r2, r3
   18852:	f240 03a0 	movw	r3, #160	; 0xa0
   18856:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1885a:	731a      	strb	r2, [r3, #12]
    Virtual_Com_Port_StringSerial[14] = (uint8_t)((Device_Serial1 & 0x00FF0000) >> 16);
   1885c:	687b      	ldr	r3, [r7, #4]
   1885e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   18862:	ea4f 4313 	mov.w	r3, r3, lsr #16
   18866:	b2da      	uxtb	r2, r3
   18868:	f240 03a0 	movw	r3, #160	; 0xa0
   1886c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18870:	739a      	strb	r2, [r3, #14]
    Virtual_Com_Port_StringSerial[16] = (uint8_t)((Device_Serial1 & 0xFF000000) >> 24);
   18872:	687b      	ldr	r3, [r7, #4]
   18874:	ea4f 6313 	mov.w	r3, r3, lsr #24
   18878:	b2da      	uxtb	r2, r3
   1887a:	f240 03a0 	movw	r3, #160	; 0xa0
   1887e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18882:	741a      	strb	r2, [r3, #16]

    Virtual_Com_Port_StringSerial[18] = (uint8_t)(Device_Serial2 & 0x000000FF);
   18884:	68bb      	ldr	r3, [r7, #8]
   18886:	b2da      	uxtb	r2, r3
   18888:	f240 03a0 	movw	r3, #160	; 0xa0
   1888c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18890:	749a      	strb	r2, [r3, #18]
    Virtual_Com_Port_StringSerial[20] = (uint8_t)((Device_Serial2 & 0x0000FF00) >> 8);
   18892:	68bb      	ldr	r3, [r7, #8]
   18894:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
   18898:	ea4f 2313 	mov.w	r3, r3, lsr #8
   1889c:	b2da      	uxtb	r2, r3
   1889e:	f240 03a0 	movw	r3, #160	; 0xa0
   188a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   188a6:	751a      	strb	r2, [r3, #20]
    Virtual_Com_Port_StringSerial[22] = (uint8_t)((Device_Serial2 & 0x00FF0000) >> 16);
   188a8:	68bb      	ldr	r3, [r7, #8]
   188aa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   188ae:	ea4f 4313 	mov.w	r3, r3, lsr #16
   188b2:	b2da      	uxtb	r2, r3
   188b4:	f240 03a0 	movw	r3, #160	; 0xa0
   188b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   188bc:	759a      	strb	r2, [r3, #22]
    Virtual_Com_Port_StringSerial[24] = (uint8_t)((Device_Serial2 & 0xFF000000) >> 24);
   188be:	68bb      	ldr	r3, [r7, #8]
   188c0:	ea4f 6313 	mov.w	r3, r3, lsr #24
   188c4:	b2da      	uxtb	r2, r3
   188c6:	f240 03a0 	movw	r3, #160	; 0xa0
   188ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   188ce:	761a      	strb	r2, [r3, #24]
  }
}
   188d0:	f107 070c 	add.w	r7, r7, #12	; 0xc
   188d4:	46bd      	mov	sp, r7
   188d6:	bc80      	pop	{r7}
   188d8:	4770      	bx	lr
   188da:	46c0      	nop			(mov r8, r8)

000188dc <FSMC_SRAM_Init>:
  *         on the SRAM.
  * @param  None 
  * @retval None
  */
void FSMC_SRAM_Init(void)
{
   188dc:	b580      	push	{r7, lr}
   188de:	b098      	sub	sp, #96
   188e0:	af00      	add	r7, sp, #0
  FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
  FSMC_NORSRAMTimingInitTypeDef  p;
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOG | RCC_APB2Periph_GPIOE |
   188e2:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
   188e6:	f04f 0101 	mov.w	r1, #1	; 0x1
   188ea:	f7e9 fa2d 	bl	1d48 <RCC_APB2PeriphClockCmd>
                         RCC_APB2Periph_GPIOF, ENABLE);
  
/*-- GPIO Configuration ------------------------------------------------------*/
  /* SRAM Data lines configuration */
  // D0;D1;D2;D3;D13;D14;D15
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_8 | GPIO_Pin_9 |
   188ee:	f24c 7303 	movw	r3, #50947	; 0xc703
   188f2:	803b      	strh	r3, [r7, #0]
                                GPIO_Pin_10 | GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
   188f4:	f04f 0318 	mov.w	r3, #24	; 0x18
   188f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
   188fa:	f04f 0303 	mov.w	r3, #3	; 0x3
   188fe:	607b      	str	r3, [r7, #4]
  GPIO_Init(GPIOD, &GPIO_InitStructure); 
   18900:	463b      	mov	r3, r7
   18902:	f241 4000 	movw	r0, #5120	; 0x1400
   18906:	f2c4 0001 	movt	r0, #16385	; 0x4001
   1890a:	4619      	mov	r1, r3
   1890c:	f7e8 fbaa 	bl	1064 <GPIO_Init>
  
  // D4  D12
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 |
   18910:	f64f 7380 	movw	r3, #65408	; 0xff80
   18914:	803b      	strh	r3, [r7, #0]
                                GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | 
                                GPIO_Pin_15;
  GPIO_Init(GPIOE, &GPIO_InitStructure);
   18916:	463b      	mov	r3, r7
   18918:	f641 0000 	movw	r0, #6144	; 0x1800
   1891c:	f2c4 0001 	movt	r0, #16385	; 0x4001
   18920:	4619      	mov	r1, r3
   18922:	f7e8 fb9f 	bl	1064 <GPIO_Init>
  
  /* SRAM Address lines configuration */
  //A0  A5; A6  A9
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | 
   18926:	f24f 033f 	movw	r3, #61503	; 0xf03f
   1892a:	803b      	strh	r3, [r7, #0]
                                GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_12 | GPIO_Pin_13 | 
                                GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_Init(GPIOF, &GPIO_InitStructure);
   1892c:	463b      	mov	r3, r7
   1892e:	f641 4000 	movw	r0, #7168	; 0x1c00
   18932:	f2c4 0001 	movt	r0, #16385	; 0x4001
   18936:	4619      	mov	r1, r3
   18938:	f7e8 fb94 	bl	1064 <GPIO_Init>
  
  //A10  A15
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | 
   1893c:	f04f 033f 	mov.w	r3, #63	; 0x3f
   18940:	803b      	strh	r3, [r7, #0]
                                GPIO_Pin_4 | GPIO_Pin_5;
  GPIO_Init(GPIOG, &GPIO_InitStructure);
   18942:	463b      	mov	r3, r7
   18944:	f242 0000 	movw	r0, #8192	; 0x2000
   18948:	f2c4 0001 	movt	r0, #16385	; 0x4001
   1894c:	4619      	mov	r1, r3
   1894e:	f7e8 fb89 	bl	1064 <GPIO_Init>
  
  //A16  A18
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13; 
   18952:	f44f 5360 	mov.w	r3, #14336	; 0x3800
   18956:	803b      	strh	r3, [r7, #0]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
   18958:	463b      	mov	r3, r7
   1895a:	f241 4000 	movw	r0, #5120	; 0x1400
   1895e:	f2c4 0001 	movt	r0, #16385	; 0x4001
   18962:	4619      	mov	r1, r3
   18964:	f7e8 fb7e 	bl	1064 <GPIO_Init>
   
  /* NOE and NWE configuration */  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 |GPIO_Pin_5;
   18968:	f04f 0330 	mov.w	r3, #48	; 0x30
   1896c:	803b      	strh	r3, [r7, #0]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
   1896e:	463b      	mov	r3, r7
   18970:	f241 4000 	movw	r0, #5120	; 0x1400
   18974:	f2c4 0001 	movt	r0, #16385	; 0x4001
   18978:	4619      	mov	r1, r3
   1897a:	f7e8 fb73 	bl	1064 <GPIO_Init>
  
  /* NE3 configuration */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10; 
   1897e:	f44f 6380 	mov.w	r3, #1024	; 0x400
   18982:	803b      	strh	r3, [r7, #0]
  GPIO_Init(GPIOG, &GPIO_InitStructure);
   18984:	463b      	mov	r3, r7
   18986:	f242 0000 	movw	r0, #8192	; 0x2000
   1898a:	f2c4 0001 	movt	r0, #16385	; 0x4001
   1898e:	4619      	mov	r1, r3
   18990:	f7e8 fb68 	bl	1064 <GPIO_Init>
  
  /* NBL0, NBL1 configuration */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1; 
   18994:	f04f 0303 	mov.w	r3, #3	; 0x3
   18998:	803b      	strh	r3, [r7, #0]
  GPIO_Init(GPIOE, &GPIO_InitStructure); 
   1899a:	463b      	mov	r3, r7
   1899c:	f641 0000 	movw	r0, #6144	; 0x1800
   189a0:	f2c4 0001 	movt	r0, #16385	; 0x4001
   189a4:	4619      	mov	r1, r3
   189a6:	f7e8 fb5d 	bl	1064 <GPIO_Init>
  
/*-- FSMC Configuration ------------------------------------------------------*/
  p.FSMC_AddressSetupTime = 10;
   189aa:	f04f 030a 	mov.w	r3, #10	; 0xa
   189ae:	60fb      	str	r3, [r7, #12]
  p.FSMC_AddressHoldTime = 10;
   189b0:	f04f 030a 	mov.w	r3, #10	; 0xa
   189b4:	613b      	str	r3, [r7, #16]
  p.FSMC_DataSetupTime = 10;
   189b6:	f04f 030a 	mov.w	r3, #10	; 0xa
   189ba:	617b      	str	r3, [r7, #20]
  p.FSMC_BusTurnAroundDuration = 0; /* Only for NOR Flash */
   189bc:	f04f 0300 	mov.w	r3, #0	; 0x0
   189c0:	61bb      	str	r3, [r7, #24]
  p.FSMC_CLKDivision = 1; /* must be between 0x01 and 0x0F */
   189c2:	f04f 0301 	mov.w	r3, #1	; 0x1
   189c6:	61fb      	str	r3, [r7, #28]
  p.FSMC_DataLatency = 0; /* Don't care */
   189c8:	f04f 0300 	mov.w	r3, #0	; 0x0
   189cc:	623b      	str	r3, [r7, #32]
  p.FSMC_AccessMode = FSMC_AccessMode_A;
   189ce:	f04f 0300 	mov.w	r3, #0	; 0x0
   189d2:	627b      	str	r3, [r7, #36]

  FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM3;
   189d4:	f04f 0304 	mov.w	r3, #4	; 0x4
   189d8:	62bb      	str	r3, [r7, #40]
  FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;
   189da:	f04f 0300 	mov.w	r3, #0	; 0x0
   189de:	62fb      	str	r3, [r7, #44]
  FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;
   189e0:	f04f 0300 	mov.w	r3, #0	; 0x0
   189e4:	633b      	str	r3, [r7, #48]
  FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;
   189e6:	f04f 0310 	mov.w	r3, #16	; 0x10
   189ea:	637b      	str	r3, [r7, #52]
  FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
   189ec:	f04f 0300 	mov.w	r3, #0	; 0x0
   189f0:	63bb      	str	r3, [r7, #56]
  FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
   189f2:	f04f 0300 	mov.w	r3, #0	; 0x0
   189f6:	63fb      	str	r3, [r7, #60]
  FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;
   189f8:	f04f 0300 	mov.w	r3, #0	; 0x0
   189fc:	643b      	str	r3, [r7, #64]
  FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
   189fe:	f04f 0300 	mov.w	r3, #0	; 0x0
   18a02:	647b      	str	r3, [r7, #68]
  FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;
   18a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   18a08:	64bb      	str	r3, [r7, #72]
  FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;
   18a0a:	f04f 0300 	mov.w	r3, #0	; 0x0
   18a0e:	64fb      	str	r3, [r7, #76]
  FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
   18a10:	f04f 0300 	mov.w	r3, #0	; 0x0
   18a14:	653b      	str	r3, [r7, #80]
  FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;
   18a16:	f04f 0300 	mov.w	r3, #0	; 0x0
   18a1a:	657b      	str	r3, [r7, #84]
  FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &p;
   18a1c:	f107 030c 	add.w	r3, r7, #12	; 0xc
   18a20:	65bb      	str	r3, [r7, #88]
  FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &p;
   18a22:	f107 030c 	add.w	r3, r7, #12	; 0xc
   18a26:	65fb      	str	r3, [r7, #92]

  FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); 
   18a28:	f107 0328 	add.w	r3, r7, #40	; 0x28
   18a2c:	4618      	mov	r0, r3
   18a2e:	f7ee f943 	bl	6cb8 <FSMC_NORSRAMInit>

  /* Enable FSMC Bank1_SRAM Bank */
  FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM3, ENABLE);
   18a32:	f04f 0004 	mov.w	r0, #4	; 0x4
   18a36:	f04f 0101 	mov.w	r1, #1	; 0x1
   18a3a:	f7ee fc17 	bl	726c <FSMC_NORSRAMCmd>
}
   18a3e:	f107 0760 	add.w	r7, r7, #96	; 0x60
   18a42:	46bd      	mov	sp, r7
   18a44:	bd80      	pop	{r7, pc}
   18a46:	46c0      	nop			(mov r8, r8)

00018a48 <FSMC_SRAM_WriteBuffer>:
  *        will be written.
  * @param  NumHalfwordToWrite : number of half-words to write. 
  * @retval None
  */
void FSMC_SRAM_WriteBuffer(uint16_t* pBuffer, uint32_t WriteAddr, uint32_t NumHalfwordToWrite)
{
   18a48:	b480      	push	{r7}
   18a4a:	b083      	sub	sp, #12
   18a4c:	af00      	add	r7, sp, #0
   18a4e:	60b8      	str	r0, [r7, #8]
   18a50:	6079      	str	r1, [r7, #4]
   18a52:	603a      	str	r2, [r7, #0]
  for(; NumHalfwordToWrite != 0; NumHalfwordToWrite--) /* while there is data to write */
   18a54:	e011      	b.n	18a7a <FSMC_SRAM_WriteBuffer+0x32>
  {
    /* Transfer data to the memory */
    *(uint16_t *) (Bank1_SRAM3_ADDR + WriteAddr) = *pBuffer++;
   18a56:	687b      	ldr	r3, [r7, #4]
   18a58:	f103 43d0 	add.w	r3, r3, #1744830464	; 0x68000000
   18a5c:	68ba      	ldr	r2, [r7, #8]
   18a5e:	8812      	ldrh	r2, [r2, #0]
   18a60:	801a      	strh	r2, [r3, #0]
   18a62:	68bb      	ldr	r3, [r7, #8]
   18a64:	f103 0302 	add.w	r3, r3, #2	; 0x2
   18a68:	60bb      	str	r3, [r7, #8]
    
    /* Increment the address*/  
    WriteAddr += 2;
   18a6a:	687b      	ldr	r3, [r7, #4]
   18a6c:	f103 0302 	add.w	r3, r3, #2	; 0x2
   18a70:	607b      	str	r3, [r7, #4]
  * @param  NumHalfwordToWrite : number of half-words to write. 
  * @retval None
  */
void FSMC_SRAM_WriteBuffer(uint16_t* pBuffer, uint32_t WriteAddr, uint32_t NumHalfwordToWrite)
{
  for(; NumHalfwordToWrite != 0; NumHalfwordToWrite--) /* while there is data to write */
   18a72:	683b      	ldr	r3, [r7, #0]
   18a74:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   18a78:	603b      	str	r3, [r7, #0]
   18a7a:	683b      	ldr	r3, [r7, #0]
   18a7c:	2b00      	cmp	r3, #0
   18a7e:	d1ea      	bne.n	18a56 <FSMC_SRAM_WriteBuffer+0xe>
    *(uint16_t *) (Bank1_SRAM3_ADDR + WriteAddr) = *pBuffer++;
    
    /* Increment the address*/  
    WriteAddr += 2;
  }   
}
   18a80:	f107 070c 	add.w	r7, r7, #12	; 0xc
   18a84:	46bd      	mov	sp, r7
   18a86:	bc80      	pop	{r7}
   18a88:	4770      	bx	lr
   18a8a:	46c0      	nop			(mov r8, r8)

00018a8c <FSMC_SRAM_ReadBuffer>:
  * @param  ReadAddr : SRAM memory internal address to read from.
  * @param  NumHalfwordToRead : number of half-words to read.
  * @retval None
  */
void FSMC_SRAM_ReadBuffer(uint16_t* pBuffer, uint32_t ReadAddr, uint32_t NumHalfwordToRead)
{
   18a8c:	b480      	push	{r7}
   18a8e:	b083      	sub	sp, #12
   18a90:	af00      	add	r7, sp, #0
   18a92:	60b8      	str	r0, [r7, #8]
   18a94:	6079      	str	r1, [r7, #4]
   18a96:	603a      	str	r2, [r7, #0]
  for(; NumHalfwordToRead != 0; NumHalfwordToRead--) /* while there is data to read */
   18a98:	e012      	b.n	18ac0 <FSMC_SRAM_ReadBuffer+0x34>
  {
    /* Read a half-word from the memory */
    *pBuffer++ = *(__IO uint16_t*) (Bank1_SRAM3_ADDR + ReadAddr);
   18a9a:	687b      	ldr	r3, [r7, #4]
   18a9c:	f103 43d0 	add.w	r3, r3, #1744830464	; 0x68000000
   18aa0:	881b      	ldrh	r3, [r3, #0]
   18aa2:	b29a      	uxth	r2, r3
   18aa4:	68bb      	ldr	r3, [r7, #8]
   18aa6:	801a      	strh	r2, [r3, #0]
   18aa8:	68bb      	ldr	r3, [r7, #8]
   18aaa:	f103 0302 	add.w	r3, r3, #2	; 0x2
   18aae:	60bb      	str	r3, [r7, #8]

    /* Increment the address*/  
    ReadAddr += 2;
   18ab0:	687b      	ldr	r3, [r7, #4]
   18ab2:	f103 0302 	add.w	r3, r3, #2	; 0x2
   18ab6:	607b      	str	r3, [r7, #4]
  * @param  NumHalfwordToRead : number of half-words to read.
  * @retval None
  */
void FSMC_SRAM_ReadBuffer(uint16_t* pBuffer, uint32_t ReadAddr, uint32_t NumHalfwordToRead)
{
  for(; NumHalfwordToRead != 0; NumHalfwordToRead--) /* while there is data to read */
   18ab8:	683b      	ldr	r3, [r7, #0]
   18aba:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
   18abe:	603b      	str	r3, [r7, #0]
   18ac0:	683b      	ldr	r3, [r7, #0]
   18ac2:	2b00      	cmp	r3, #0
   18ac4:	d1e9      	bne.n	18a9a <FSMC_SRAM_ReadBuffer+0xe>
    *pBuffer++ = *(__IO uint16_t*) (Bank1_SRAM3_ADDR + ReadAddr);

    /* Increment the address*/  
    ReadAddr += 2;
  }  
}
   18ac6:	f107 070c 	add.w	r7, r7, #12	; 0xc
   18aca:	46bd      	mov	sp, r7
   18acc:	bc80      	pop	{r7}
   18ace:	4770      	bx	lr

00018ad0 <FSMC_SRAM_test>:

uint8_t FSMC_SRAM_test(){
   18ad0:	b590      	push	{r4, r7, lr}
   18ad2:	b081      	sub	sp, #4
   18ad4:	af00      	add	r7, sp, #0

	uint32_t address;

	// TEST AAAAAAAA
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18ad6:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
   18ada:	603b      	str	r3, [r7, #0]
   18adc:	e007      	b.n	18aee <FSMC_SRAM_test+0x1e>
	    *(uint32_t *) (address) = 0xAAAAAAAA;
   18ade:	683b      	ldr	r3, [r7, #0]
   18ae0:	f04f 32aa 	mov.w	r2, #2863311530	; 0xaaaaaaaa
   18ae4:	601a      	str	r2, [r3, #0]
uint8_t FSMC_SRAM_test(){

	uint32_t address;

	// TEST AAAAAAAA
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18ae6:	683b      	ldr	r3, [r7, #0]
   18ae8:	f103 0304 	add.w	r3, r3, #4	; 0x4
   18aec:	603b      	str	r3, [r7, #0]
   18aee:	683a      	ldr	r2, [r7, #0]
   18af0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   18af4:	f6c6 0307 	movt	r3, #26631	; 0x6807
   18af8:	429a      	cmp	r2, r3
   18afa:	d9f0      	bls.n	18ade <FSMC_SRAM_test+0xe>
	    *(uint32_t *) (address) = 0xAAAAAAAA;
	}
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18afc:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
   18b00:	603b      	str	r3, [r7, #0]
   18b02:	e00b      	b.n	18b1c <FSMC_SRAM_test+0x4c>
	    if(*(__IO uint32_t*) (address) != 0xAAAAAAAA)
   18b04:	683b      	ldr	r3, [r7, #0]
   18b06:	681b      	ldr	r3, [r3, #0]
   18b08:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
   18b0c:	d002      	beq.n	18b14 <FSMC_SRAM_test+0x44>
	    	return -1;
   18b0e:	f04f 03ff 	mov.w	r3, #255	; 0xff
   18b12:	e06b      	b.n	18bec <FSMC_SRAM_test+0x11c>

	// TEST AAAAAAAA
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
	    *(uint32_t *) (address) = 0xAAAAAAAA;
	}
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18b14:	683b      	ldr	r3, [r7, #0]
   18b16:	f103 0304 	add.w	r3, r3, #4	; 0x4
   18b1a:	603b      	str	r3, [r7, #0]
   18b1c:	683a      	ldr	r2, [r7, #0]
   18b1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
   18b22:	f6c6 0307 	movt	r3, #26631	; 0x6807
   18b26:	429a      	cmp	r2, r3
   18b28:	d9ec      	bls.n	18b04 <FSMC_SRAM_test+0x34>
	    if(*(__IO uint32_t*) (address) != 0xAAAAAAAA)
	    	return -1;
	}

	// TEST 55555555
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18b2a:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
   18b2e:	603b      	str	r3, [r7, #0]
   18b30:	e007      	b.n	18b42 <FSMC_SRAM_test+0x72>
	    *(uint32_t *) (address) = 0x55555555;
   18b32:	683b      	ldr	r3, [r7, #0]
   18b34:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
   18b38:	601a      	str	r2, [r3, #0]
	    if(*(__IO uint32_t*) (address) != 0xAAAAAAAA)
	    	return -1;
	}

	// TEST 55555555
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18b3a:	683b      	ldr	r3, [r7, #0]
   18b3c:	f103 0304 	add.w	r3, r3, #4	; 0x4
   18b40:	603b      	str	r3, [r7, #0]
   18b42:	683a      	ldr	r2, [r7, #0]
   18b44:	f64f 73ff 	movw	r3, #65535	; 0xffff
   18b48:	f6c6 0307 	movt	r3, #26631	; 0x6807
   18b4c:	429a      	cmp	r2, r3
   18b4e:	d9f0      	bls.n	18b32 <FSMC_SRAM_test+0x62>
	    *(uint32_t *) (address) = 0x55555555;
	}
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18b50:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
   18b54:	603b      	str	r3, [r7, #0]
   18b56:	e00b      	b.n	18b70 <FSMC_SRAM_test+0xa0>
	    if(*(__IO uint32_t*) (address) != 0x55555555)
   18b58:	683b      	ldr	r3, [r7, #0]
   18b5a:	681b      	ldr	r3, [r3, #0]
   18b5c:	f1b3 3f55 	cmp.w	r3, #1431655765	; 0x55555555
   18b60:	d002      	beq.n	18b68 <FSMC_SRAM_test+0x98>
	    	return -1;
   18b62:	f04f 03ff 	mov.w	r3, #255	; 0xff
   18b66:	e041      	b.n	18bec <FSMC_SRAM_test+0x11c>

	// TEST 55555555
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
	    *(uint32_t *) (address) = 0x55555555;
	}
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18b68:	683b      	ldr	r3, [r7, #0]
   18b6a:	f103 0304 	add.w	r3, r3, #4	; 0x4
   18b6e:	603b      	str	r3, [r7, #0]
   18b70:	683a      	ldr	r2, [r7, #0]
   18b72:	f64f 73ff 	movw	r3, #65535	; 0xffff
   18b76:	f6c6 0307 	movt	r3, #26631	; 0x6807
   18b7a:	429a      	cmp	r2, r3
   18b7c:	d9ec      	bls.n	18b58 <FSMC_SRAM_test+0x88>
	    if(*(__IO uint32_t*) (address) != 0x55555555)
	    	return -1;
	}

	// TEST RANDOM
	srand(1);
   18b7e:	f04f 0001 	mov.w	r0, #1	; 0x1
   18b82:	f000 ffa9 	bl	19ad8 <srand>
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18b86:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
   18b8a:	603b      	str	r3, [r7, #0]
   18b8c:	e008      	b.n	18ba0 <FSMC_SRAM_test+0xd0>
	    *(uint32_t *) (address) = rand();
   18b8e:	683c      	ldr	r4, [r7, #0]
   18b90:	f000 ff56 	bl	19a40 <rand>
   18b94:	4603      	mov	r3, r0
   18b96:	6023      	str	r3, [r4, #0]
	    	return -1;
	}

	// TEST RANDOM
	srand(1);
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18b98:	683b      	ldr	r3, [r7, #0]
   18b9a:	f103 0304 	add.w	r3, r3, #4	; 0x4
   18b9e:	603b      	str	r3, [r7, #0]
   18ba0:	683a      	ldr	r2, [r7, #0]
   18ba2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   18ba6:	f6c6 0307 	movt	r3, #26631	; 0x6807
   18baa:	429a      	cmp	r2, r3
   18bac:	d9ef      	bls.n	18b8e <FSMC_SRAM_test+0xbe>
	    *(uint32_t *) (address) = rand();
	}
	srand(1);
   18bae:	f04f 0001 	mov.w	r0, #1	; 0x1
   18bb2:	f000 ff91 	bl	19ad8 <srand>
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18bb6:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
   18bba:	603b      	str	r3, [r7, #0]
   18bbc:	e00d      	b.n	18bda <FSMC_SRAM_test+0x10a>
	    if(*(__IO uint32_t*) (address) != (uint32_t)rand())
   18bbe:	683b      	ldr	r3, [r7, #0]
   18bc0:	681c      	ldr	r4, [r3, #0]
   18bc2:	f000 ff3d 	bl	19a40 <rand>
   18bc6:	4603      	mov	r3, r0
   18bc8:	429c      	cmp	r4, r3
   18bca:	d002      	beq.n	18bd2 <FSMC_SRAM_test+0x102>
	    	return -1;
   18bcc:	f04f 03ff 	mov.w	r3, #255	; 0xff
   18bd0:	e00c      	b.n	18bec <FSMC_SRAM_test+0x11c>
	srand(1);
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
	    *(uint32_t *) (address) = rand();
	}
	srand(1);
	for(address = Bank1_SRAM3_ADDR; address < Bank1_SRAM3_ADDR + MAX_MEM; address = address+4){
   18bd2:	683b      	ldr	r3, [r7, #0]
   18bd4:	f103 0304 	add.w	r3, r3, #4	; 0x4
   18bd8:	603b      	str	r3, [r7, #0]
   18bda:	683a      	ldr	r2, [r7, #0]
   18bdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
   18be0:	f6c6 0307 	movt	r3, #26631	; 0x6807
   18be4:	429a      	cmp	r2, r3
   18be6:	d9ea      	bls.n	18bbe <FSMC_SRAM_test+0xee>
	    if(*(__IO uint32_t*) (address) != (uint32_t)rand())
	    	return -1;
	}

	return 1;
   18be8:	f04f 0301 	mov.w	r3, #1	; 0x1
}
   18bec:	4618      	mov	r0, r3
   18bee:	f107 0704 	add.w	r7, r7, #4	; 0x4
   18bf2:	46bd      	mov	sp, r7
   18bf4:	bd90      	pop	{r4, r7, pc}
   18bf6:	46c0      	nop			(mov r8, r8)

00018bf8 <CPU_IntDis>:
# Prototypes : void  CPU_IntDis(void)#
#              void  CPU_IntEn (void)#
#********************************************************************************************************
.thumb_func
CPU_IntDis:
        CPSID   I
   18bf8:	b672      	cpsid	i
        BX      LR
   18bfa:	4770      	bx	lr

00018bfc <CPU_IntEn>:

.thumb_func
CPU_IntEn:
        CPSIE   I
   18bfc:	b662      	cpsie	i
        BX      LR
   18bfe:	4770      	bx	lr

00018c00 <CPU_SR_Save>:
#                   }
#********************************************************************************************************
.thumb_func
CPU_SR_Save:

        MRS     R0, PRIMASK                     @ Set prio int mask to mask all (except faults)
   18c00:	f3ef 8010 	mrs	r0, PRIMASK
        CPSID   I
   18c04:	b672      	cpsid	i
        BX      LR
   18c06:	4770      	bx	lr

00018c08 <CPU_SR_Restore>:

.thumb_func
CPU_SR_Restore:                                  @ See Note #2.
        MSR     PRIMASK, R0
   18c08:	f380 8810 	msr	PRIMASK, r0
        BX      LR
   18c0c:	4770      	bx	lr

00018c0e <CPU_CntLeadZeros>:
# Argument(s) : val     variable to count leading zeros
#********************************************************************************************************

.thumb_func
CPU_CntLeadZeros:
        CLZ     R0, R0                          @ Count leading zeros
   18c0e:	fab0 f080 	clz	r0, r0
        BX      LR
   18c12:	4770      	bx	lr

00018c14 <CPU_RevBits>:
# Argument(s) : val     variable to reverse
#********************************************************************************************************

.thumb_func
CPU_RevBits:
        RBIT    R0, R0                          @ Reverse bits
   18c14:	fa90 f0a0 	rbit	r0, r0
        BX      LR
   18c18:	4770      	bx	lr
	...

00018d00 <OS_CPU_SR_Save>:
#                 }
#********************************************************************************************************

.thumb_func
OS_CPU_SR_Save:
    MRS     R0, PRIMASK                                         @ Set prio int mask to mask all (except faults)
   18d00:	f3ef 8010 	mrs	r0, PRIMASK
    CPSID   I
   18d04:	b672      	cpsid	i
    BX      LR
   18d06:	4770      	bx	lr

00018d08 <OS_CPU_SR_Restore>:

.thumb_func
OS_CPU_SR_Restore:
    MSR     PRIMASK, R0
   18d08:	f380 8810 	msr	PRIMASK, r0
    BX      LR
   18d0c:	4770      	bx	lr

00018d0e <OSStartHighRdy>:
#              e) Enable interrupts (tasks will run with interrupts enabled).
#********************************************************************************************************

.thumb_func
OSStartHighRdy:
    LDR     R0, =NVIC_SYSPRI14                                  @ Set the PendSV exception priority
   18d0e:	481b      	ldr	r0, [pc, #108]	(18d7c <OS_CPU_PendSVHandler_nosave+0x2e>)
    LDR     R1, =NVIC_PENDSV_PRI
   18d10:	491b      	ldr	r1, [pc, #108]	(18d80 <OS_CPU_PendSVHandler_nosave+0x32>)
    STRB    R1, [R0]
   18d12:	7001      	strb	r1, [r0, #0]

    MOVS    R0, #0                                              @ Set the PSP to 0 for initial context switch call
   18d14:	2000      	movs	r0, #0
    MSR     PSP, R0
   18d16:	f380 8809 	msr	PSP, r0

    LDR     R0, =OSRunning                                      @ OSRunning = TRUE
   18d1a:	481a      	ldr	r0, [pc, #104]	(18d84 <OS_CPU_PendSVHandler_nosave+0x36>)
    MOVS    R1, #1
   18d1c:	2101      	movs	r1, #1
    STRB    R1, [R0]
   18d1e:	7001      	strb	r1, [r0, #0]

    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
   18d20:	4819      	ldr	r0, [pc, #100]	(18d88 <OS_CPU_PendSVHandler_nosave+0x3a>)
    LDR     R1, =NVIC_PENDSVSET
   18d22:	491a      	ldr	r1, [pc, #104]	(18d8c <OS_CPU_PendSVHandler_nosave+0x3e>)
    STR     R1, [R0]
   18d24:	6001      	str	r1, [r0, #0]

    CPSIE   I                                                   @ Enable interrupts at processor level
   18d26:	b662      	cpsie	i

00018d28 <OSStartHang>:

.thumb_func
OSStartHang:
    B       OSStartHang                                         @ Should never get here
   18d28:	e7fe      	b.n	18d28 <OSStartHang>

00018d2a <OSCtxSw>:
#              triggers the PendSV exception which is where the real work is done.
#********************************************************************************************************

.thumb_func
OSCtxSw:
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
   18d2a:	4817      	ldr	r0, [pc, #92]	(18d88 <OS_CPU_PendSVHandler_nosave+0x3a>)
    LDR     R1, =NVIC_PENDSVSET
   18d2c:	4917      	ldr	r1, [pc, #92]	(18d8c <OS_CPU_PendSVHandler_nosave+0x3e>)
    STR     R1, [R0]
   18d2e:	6001      	str	r1, [r0, #0]
    BX      LR
   18d30:	4770      	bx	lr

00018d32 <OSIntCtxSw>:
#              be handled when there are no more interrupts active and interrupts are enabled.
#********************************************************************************************************

.thumb_func
OSIntCtxSw:
    LDR     R0, =NVIC_INT_CTRL                                  @ Trigger the PendSV exception (causes context switch)
   18d32:	4815      	ldr	r0, [pc, #84]	(18d88 <OS_CPU_PendSVHandler_nosave+0x3a>)
    LDR     R1, =NVIC_PENDSVSET
   18d34:	4915      	ldr	r1, [pc, #84]	(18d8c <OS_CPU_PendSVHandler_nosave+0x3e>)
    STR     R1, [R0]
   18d36:	6001      	str	r1, [r0, #0]
    BX      LR
   18d38:	4770      	bx	lr

00018d3a <OS_CPU_PendSVHandler>:
#              therefore safe to assume that context being switched out was using the process stack (PSP).
#********************************************************************************************************

.thumb_func
OS_CPU_PendSVHandler:
    CPSID   I                                                   @ Prevent interruption during context switch
   18d3a:	b672      	cpsid	i
    MRS     R0, PSP                                             @ PSP is process stack pointer
   18d3c:	f3ef 8009 	mrs	r0, PSP
    CBZ     R0, OS_CPU_PendSVHandler_nosave                     @ Skip register save the first time
   18d40:	b128      	cbz	r0, 18d4e <OS_CPU_PendSVHandler_nosave>

    SUBS    R0, R0, #0x20                                       @ Save remaining regs r4-11 on process stack
   18d42:	3820      	subs	r0, #32
    STM     R0, {R4-R11}
   18d44:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}

    LDR     R1, =OSTCBCur                                       @ OSTCBCur->OSTCBStkPtr = SP;
   18d48:	4911      	ldr	r1, [pc, #68]	(18d90 <OS_CPU_PendSVHandler_nosave+0x42>)
    LDR     R1, [R1]
   18d4a:	6809      	ldr	r1, [r1, #0]
    STR     R0, [R1]                                            @ R0 is SP of process being switched out
   18d4c:	6008      	str	r0, [r1, #0]

00018d4e <OS_CPU_PendSVHandler_nosave>:

                                                                @ At this point, entire context of process has been saved
.thumb_func
OS_CPU_PendSVHandler_nosave:
    PUSH    {R14}                                               @ Save LR exc_return value
   18d4e:	b500      	push	{lr}
    LDR     R0, =OSTaskSwHook                                   @ OSTaskSwHook();
   18d50:	4810      	ldr	r0, [pc, #64]	(18d94 <OS_CPU_PendSVHandler_nosave+0x46>)
    BLX     R0
   18d52:	4780      	blx	r0
    POP     {R14}
   18d54:	f85d eb04 	ldr.w	lr, [sp], #4

    LDR     R0, =OSPrioCur                                      @ OSPrioCur = OSPrioHighRdy;
   18d58:	480f      	ldr	r0, [pc, #60]	(18d98 <OS_CPU_PendSVHandler_nosave+0x4a>)
    LDR     R1, =OSPrioHighRdy
   18d5a:	4910      	ldr	r1, [pc, #64]	(18d9c <OS_CPU_PendSVHandler_nosave+0x4e>)
    LDRB    R2, [R1]
   18d5c:	780a      	ldrb	r2, [r1, #0]
    STRB    R2, [R0]
   18d5e:	7002      	strb	r2, [r0, #0]

    LDR     R0, =OSTCBCur                                       @ OSTCBCur  = OSTCBHighRdy;
   18d60:	480b      	ldr	r0, [pc, #44]	(18d90 <OS_CPU_PendSVHandler_nosave+0x42>)
    LDR     R1, =OSTCBHighRdy
   18d62:	490f      	ldr	r1, [pc, #60]	(18da0 <OS_CPU_PendSVHandler_nosave+0x52>)
    LDR     R2, [R1]
   18d64:	680a      	ldr	r2, [r1, #0]
    STR     R2, [R0]
   18d66:	6002      	str	r2, [r0, #0]

    LDR     R0, [R2]                                            @ R0 is new process SP; SP = OSTCBHighRdy->OSTCBStkPtr;
   18d68:	6810      	ldr	r0, [r2, #0]
    LDM     R0, {R4-R11}                                        @ Restore r4-11 from new process stack
   18d6a:	e890 0ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
    ADDS    R0, R0, #0x20
   18d6e:	3020      	adds	r0, #32
    MSR     PSP, R0                                             @ Load PSP with new process SP
   18d70:	f380 8809 	msr	PSP, r0
    ORR     LR, LR, #0x04                                       @ Ensure exception return uses process stack
   18d74:	f04e 0e04 	orr.w	lr, lr, #4	; 0x4
    CPSIE   I
   18d78:	b662      	cpsie	i
    BX      LR                                                  @ Exception return will restore remaining context
   18d7a:	4770      	bx	lr
   18d7c:	e000ed22 	.word	0xe000ed22
   18d80:	000000ff 	.word	0x000000ff
   18d84:	20000aa8 	.word	0x20000aa8
   18d88:	e000ed04 	.word	0xe000ed04
   18d8c:	10000000 	.word	0x10000000
   18d90:	200013d4 	.word	0x200013d4
   18d94:	0000880d 	.word	0x0000880d
   18d98:	20000e80 	.word	0x20000e80
   18d9c:	20000ab2 	.word	0x20000ab2
   18da0:	200011b8 	.word	0x200011b8
   18da4:	46c046c0 	.word	0x46c046c0
   18da8:	46c046c0 	.word	0x46c046c0
   18dac:	46c046c0 	.word	0x46c046c0
   18db0:	46c046c0 	.word	0x46c046c0
   18db4:	46c046c0 	.word	0x46c046c0
   18db8:	46c046c0 	.word	0x46c046c0
   18dbc:	46c046c0 	.word	0x46c046c0
	...

00018e00 <_fopen_r>:
   18e00:	b5f0      	push	{r4, r5, r6, r7, lr}
   18e02:	b081      	sub	sp, #4
   18e04:	460f      	mov	r7, r1
   18e06:	4611      	mov	r1, r2
   18e08:	466a      	mov	r2, sp
   18e0a:	4606      	mov	r6, r0
   18e0c:	f003 fe18 	bl	1ca40 <__sflags>
   18e10:	4604      	mov	r4, r0
   18e12:	b918      	cbnz	r0, 18e1c <_fopen_r+0x1c>
   18e14:	4605      	mov	r5, r0
   18e16:	4628      	mov	r0, r5
   18e18:	b001      	add	sp, #4
   18e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18e1c:	4630      	mov	r0, r6
   18e1e:	f003 fd9b 	bl	1c958 <__sfp>
   18e22:	4605      	mov	r5, r0
   18e24:	2800      	cmp	r0, #0
   18e26:	d0f6      	beq.n	18e16 <_fopen_r+0x16>
   18e28:	4630      	mov	r0, r6
   18e2a:	4639      	mov	r1, r7
   18e2c:	9a00      	ldr	r2, [sp, #0]
   18e2e:	f44f 73db 	mov.w	r3, #438	; 0x1b6
   18e32:	f000 fdef 	bl	19a14 <_open_r>
   18e36:	2800      	cmp	r0, #0
   18e38:	db15      	blt.n	18e66 <_fopen_r+0x66>
   18e3a:	4b0f      	ldr	r3, [pc, #60]	(18e78 <_fopen_r+0x78>)
   18e3c:	b2a4      	uxth	r4, r4
   18e3e:	f414 7f80 	tst.w	r4, #256	; 0x100
   18e42:	81e8      	strh	r0, [r5, #14]
   18e44:	81ac      	strh	r4, [r5, #12]
   18e46:	626b      	str	r3, [r5, #36]
   18e48:	4b0c      	ldr	r3, [pc, #48]	(18e7c <_fopen_r+0x7c>)
   18e4a:	622d      	str	r5, [r5, #32]
   18e4c:	62ab      	str	r3, [r5, #40]
   18e4e:	4b0c      	ldr	r3, [pc, #48]	(18e80 <_fopen_r+0x80>)
   18e50:	62eb      	str	r3, [r5, #44]
   18e52:	4b0c      	ldr	r3, [pc, #48]	(18e84 <_fopen_r+0x84>)
   18e54:	632b      	str	r3, [r5, #48]
   18e56:	d0de      	beq.n	18e16 <_fopen_r+0x16>
   18e58:	4630      	mov	r0, r6
   18e5a:	4629      	mov	r1, r5
   18e5c:	2200      	movs	r2, #0
   18e5e:	2302      	movs	r3, #2
   18e60:	f000 f840 	bl	18ee4 <_fseek_r>
   18e64:	e7d7      	b.n	18e16 <_fopen_r+0x16>
   18e66:	f003 fcff 	bl	1c868 <__sfp_lock_acquire>
   18e6a:	f04f 0300 	mov.w	r3, #0	; 0x0
   18e6e:	81ab      	strh	r3, [r5, #12]
   18e70:	2500      	movs	r5, #0
   18e72:	f003 fcfb 	bl	1c86c <__sfp_lock_release>
   18e76:	e7ce      	b.n	18e16 <_fopen_r+0x16>
   18e78:	00019e21 	.word	0x00019e21
   18e7c:	00019de9 	.word	0x00019de9
   18e80:	00019dc1 	.word	0x00019dc1
   18e84:	00019db5 	.word	0x00019db5

00018e88 <fopen>:
   18e88:	460a      	mov	r2, r1
   18e8a:	f240 1188 	movw	r1, #392	; 0x188
   18e8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
   18e92:	4603      	mov	r3, r0
   18e94:	b500      	push	{lr}
   18e96:	6808      	ldr	r0, [r1, #0]
   18e98:	4619      	mov	r1, r3
   18e9a:	f7ff ffb1 	bl	18e00 <_fopen_r>
   18e9e:	bd00      	pop	{pc}

00018ea0 <fprintf>:
   18ea0:	b40e      	push	{r1, r2, r3}
   18ea2:	4601      	mov	r1, r0
   18ea4:	b500      	push	{lr}
   18ea6:	b081      	sub	sp, #4
   18ea8:	ab02      	add	r3, sp, #8
   18eaa:	f240 1088 	movw	r0, #392	; 0x188
   18eae:	f2c2 0000 	movt	r0, #8192	; 0x2000
   18eb2:	f853 2b04 	ldr.w	r2, [r3], #4
   18eb6:	6800      	ldr	r0, [r0, #0]
   18eb8:	9300      	str	r3, [sp, #0]
   18eba:	f000 fffb 	bl	19eb4 <_vfprintf_r>
   18ebe:	b001      	add	sp, #4
   18ec0:	f85d eb04 	ldr.w	lr, [sp], #4
   18ec4:	b003      	add	sp, #12
   18ec6:	4770      	bx	lr

00018ec8 <_fprintf_r>:
   18ec8:	b40c      	push	{r2, r3}
   18eca:	b500      	push	{lr}
   18ecc:	b081      	sub	sp, #4
   18ece:	ab02      	add	r3, sp, #8
   18ed0:	f853 2b04 	ldr.w	r2, [r3], #4
   18ed4:	9300      	str	r3, [sp, #0]
   18ed6:	f000 ffed 	bl	19eb4 <_vfprintf_r>
   18eda:	b001      	add	sp, #4
   18edc:	f85d eb04 	ldr.w	lr, [sp], #4
   18ee0:	b002      	add	sp, #8
   18ee2:	4770      	bx	lr

00018ee4 <_fseek_r>:
   18ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ee8:	4605      	mov	r5, r0
   18eea:	b08f      	sub	sp, #60
   18eec:	460c      	mov	r4, r1
   18eee:	4691      	mov	r9, r2
   18ef0:	461e      	mov	r6, r3
   18ef2:	b118      	cbz	r0, 18efc <_fseek_r+0x18>
   18ef4:	6983      	ldr	r3, [r0, #24]
   18ef6:	2b00      	cmp	r3, #0
   18ef8:	f000 80e1 	beq.w	190be <_fseek_r+0x1da>
   18efc:	4bbb      	ldr	r3, [pc, #748]	(191ec <_fseek_r+0x308>)
   18efe:	429c      	cmp	r4, r3
   18f00:	bf08      	it	eq
   18f02:	682c      	ldreq	r4, [r5, #0]
   18f04:	d008      	beq.n	18f18 <_fseek_r+0x34>
   18f06:	4bba      	ldr	r3, [pc, #744]	(191f0 <_fseek_r+0x30c>)
   18f08:	429c      	cmp	r4, r3
   18f0a:	bf08      	it	eq
   18f0c:	686c      	ldreq	r4, [r5, #4]
   18f0e:	d003      	beq.n	18f18 <_fseek_r+0x34>
   18f10:	4bb8      	ldr	r3, [pc, #736]	(191f4 <_fseek_r+0x310>)
   18f12:	429c      	cmp	r4, r3
   18f14:	bf08      	it	eq
   18f16:	68ac      	ldreq	r4, [r5, #8]
   18f18:	89a3      	ldrh	r3, [r4, #12]
   18f1a:	f403 7384 	and.w	r3, r3, #264	; 0x108
   18f1e:	f5b3 7f84 	cmp.w	r3, #264	; 0x108
   18f22:	f000 8113 	beq.w	1914c <_fseek_r+0x268>
   18f26:	6ae7      	ldr	r7, [r4, #44]
   18f28:	2f00      	cmp	r7, #0
   18f2a:	f000 814f 	beq.w	191cc <_fseek_r+0x2e8>
   18f2e:	2e01      	cmp	r6, #1
   18f30:	f000 80a1 	beq.w	19076 <_fseek_r+0x192>
   18f34:	2e02      	cmp	r6, #2
   18f36:	d007      	beq.n	18f48 <_fseek_r+0x64>
   18f38:	b136      	cbz	r6, 18f48 <_fseek_r+0x64>
   18f3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   18f3e:	2316      	movs	r3, #22
   18f40:	60eb      	str	r3, [r5, #12]
   18f42:	b00f      	add	sp, #60
   18f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18f48:	f04f 0b00 	mov.w	fp, #0	; 0x0
   18f4c:	6923      	ldr	r3, [r4, #16]
   18f4e:	46da      	mov	sl, fp
   18f50:	2b00      	cmp	r3, #0
   18f52:	f000 8136 	beq.w	191c2 <_fseek_r+0x2de>
   18f56:	89a0      	ldrh	r0, [r4, #12]
   18f58:	f640 031a 	movw	r3, #2074	; 0x81a
   18f5c:	f2c0 0300 	movt	r3, #0	; 0x0
   18f60:	b282      	uxth	r2, r0
   18f62:	ea02 0303 	and.w	r3, r2, r3
   18f66:	2b00      	cmp	r3, #0
   18f68:	f040 80dc 	bne.w	19124 <_fseek_r+0x240>
   18f6c:	f412 6f80 	tst.w	r2, #1024	; 0x400
   18f70:	d11d      	bne.n	18fae <_fseek_r+0xca>
   18f72:	4ba1      	ldr	r3, [pc, #644]	(191f8 <_fseek_r+0x314>)
   18f74:	429f      	cmp	r7, r3
   18f76:	f040 80ef 	bne.w	19158 <_fseek_r+0x274>
   18f7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   18f7e:	2900      	cmp	r1, #0
   18f80:	f2c0 80ea 	blt.w	19158 <_fseek_r+0x274>
   18f84:	4628      	mov	r0, r5
   18f86:	466a      	mov	r2, sp
   18f88:	f000 f946 	bl	19218 <_fstat_r>
   18f8c:	2800      	cmp	r0, #0
   18f8e:	f040 80e2 	bne.w	19156 <_fseek_r+0x272>
   18f92:	9b01      	ldr	r3, [sp, #4]
   18f94:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   18f98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   18f9c:	f040 80db 	bne.w	19156 <_fseek_r+0x272>
   18fa0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   18fa4:	6523      	str	r3, [r4, #80]
   18fa6:	89a3      	ldrh	r3, [r4, #12]
   18fa8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   18fac:	81a3      	strh	r3, [r4, #12]
   18fae:	2e00      	cmp	r6, #0
   18fb0:	f040 80c0 	bne.w	19134 <_fseek_r+0x250>
   18fb4:	46c8      	mov	r8, r9
   18fb6:	f1bb 0f00 	cmp.w	fp, #0	; 0x0
   18fba:	d179      	bne.n	190b0 <_fseek_r+0x1cc>
   18fbc:	89a3      	ldrh	r3, [r4, #12]
   18fbe:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   18fc2:	bf18      	it	ne
   18fc4:	6d60      	ldrne	r0, [r4, #84]
   18fc6:	f000 80a4 	beq.w	19112 <_fseek_r+0x22e>
   18fca:	6862      	ldr	r2, [r4, #4]
   18fcc:	6b61      	ldr	r1, [r4, #52]
   18fce:	ebc2 0a00 	rsb	sl, r2, r0
   18fd2:	2900      	cmp	r1, #0
   18fd4:	f000 80cb 	beq.w	1916e <_fseek_r+0x28a>
   18fd8:	f8d4 c040 	ldr.w	ip, [r4, #64]
   18fdc:	ebcc 0a0a 	rsb	sl, ip, sl
   18fe0:	6be3      	ldr	r3, [r4, #60]
   18fe2:	4492      	add	sl, r2
   18fe4:	6920      	ldr	r0, [r4, #16]
   18fe6:	1a1b      	subs	r3, r3, r0
   18fe8:	ebc3 0a0a 	rsb	sl, r3, sl
   18fec:	4463      	add	r3, ip
   18fee:	45d0      	cmp	r8, sl
   18ff0:	db03      	blt.n	18ffa <_fseek_r+0x116>
   18ff2:	eb0a 0203 	add.w	r2, sl, r3
   18ff6:	4590      	cmp	r8, r2
   18ff8:	d364      	bcc.n	190c4 <_fseek_r+0x1e0>
   18ffa:	f8d4 a050 	ldr.w	sl, [r4, #80]
   18ffe:	2300      	movs	r3, #0
   19000:	6a21      	ldr	r1, [r4, #32]
   19002:	4628      	mov	r0, r5
   19004:	f1ca 0a00 	rsb	sl, sl, #0	; 0x0
   19008:	ea08 0a0a 	and.w	sl, r8, sl
   1900c:	4652      	mov	r2, sl
   1900e:	47b8      	blx	r7
   19010:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   19014:	f000 8086 	beq.w	19124 <_fseek_r+0x240>
   19018:	2300      	movs	r3, #0
   1901a:	6063      	str	r3, [r4, #4]
   1901c:	6923      	ldr	r3, [r4, #16]
   1901e:	6b61      	ldr	r1, [r4, #52]
   19020:	6023      	str	r3, [r4, #0]
   19022:	b141      	cbz	r1, 19036 <_fseek_r+0x152>
   19024:	f104 0344 	add.w	r3, r4, #68	; 0x44
   19028:	4299      	cmp	r1, r3
   1902a:	d002      	beq.n	19032 <_fseek_r+0x14e>
   1902c:	4628      	mov	r0, r5
   1902e:	f003 fd91 	bl	1cb54 <_free_r>
   19032:	2300      	movs	r3, #0
   19034:	6363      	str	r3, [r4, #52]
   19036:	89a3      	ldrh	r3, [r4, #12]
   19038:	ebb8 080a 	subs.w	r8, r8, sl
   1903c:	f023 0320 	bic.w	r3, r3, #32	; 0x20
   19040:	81a3      	strh	r3, [r4, #12]
   19042:	d010      	beq.n	19066 <_fseek_r+0x182>
   19044:	4628      	mov	r0, r5
   19046:	4621      	mov	r1, r4
   19048:	f000 fdf4 	bl	19c34 <__srefill_r>
   1904c:	2800      	cmp	r0, #0
   1904e:	d169      	bne.n	19124 <_fseek_r+0x240>
   19050:	f8d4 a004 	ldr.w	sl, [r4, #4]
   19054:	45d0      	cmp	r8, sl
   19056:	d865      	bhi.n	19124 <_fseek_r+0x240>
   19058:	6823      	ldr	r3, [r4, #0]
   1905a:	4443      	add	r3, r8
   1905c:	ebc8 080a 	rsb	r8, r8, sl
   19060:	6023      	str	r3, [r4, #0]
   19062:	f8c4 8004 	str.w	r8, [r4, #4]
   19066:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   1906a:	2100      	movs	r1, #0
   1906c:	2208      	movs	r2, #8
   1906e:	f000 fc79 	bl	19964 <memset>
   19072:	2000      	movs	r0, #0
   19074:	e765      	b.n	18f42 <_fseek_r+0x5e>
   19076:	4628      	mov	r0, r5
   19078:	4621      	mov	r1, r4
   1907a:	f003 fb3d 	bl	1c6f8 <_fflush_r>
   1907e:	89a3      	ldrh	r3, [r4, #12]
   19080:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   19084:	bf18      	it	ne
   19086:	f8d4 a054 	ldrne.w	sl, [r4, #84]
   1908a:	f000 80a4 	beq.w	191d6 <_fseek_r+0x2f2>
   1908e:	f013 0f04 	tst.w	r3, #4	; 0x4
   19092:	d134      	bne.n	190fe <_fseek_r+0x21a>
   19094:	f013 0f08 	tst.w	r3, #8	; 0x8
   19098:	d039      	beq.n	1910e <_fseek_r+0x22a>
   1909a:	6822      	ldr	r2, [r4, #0]
   1909c:	2a00      	cmp	r2, #0
   1909e:	d036      	beq.n	1910e <_fseek_r+0x22a>
   190a0:	6923      	ldr	r3, [r4, #16]
   190a2:	1ad2      	subs	r2, r2, r3
   190a4:	4492      	add	sl, r2
   190a6:	44d1      	add	r9, sl
   190a8:	f04f 0b01 	mov.w	fp, #1	; 0x1
   190ac:	2600      	movs	r6, #0
   190ae:	e74f      	b.n	18f50 <_fseek_r+0x6c>
   190b0:	6b61      	ldr	r1, [r4, #52]
   190b2:	2900      	cmp	r1, #0
   190b4:	d05a      	beq.n	1916c <_fseek_r+0x288>
   190b6:	6862      	ldr	r2, [r4, #4]
   190b8:	f8d4 c040 	ldr.w	ip, [r4, #64]
   190bc:	e790      	b.n	18fe0 <_fseek_r+0xfc>
   190be:	f003 fc91 	bl	1c9e4 <__sinit>
   190c2:	e71b      	b.n	18efc <_fseek_r+0x18>
   190c4:	ebca 0a08 	rsb	sl, sl, r8
   190c8:	4450      	add	r0, sl
   190ca:	ebca 0303 	rsb	r3, sl, r3
   190ce:	6020      	str	r0, [r4, #0]
   190d0:	6063      	str	r3, [r4, #4]
   190d2:	b141      	cbz	r1, 190e6 <_fseek_r+0x202>
   190d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
   190d8:	4299      	cmp	r1, r3
   190da:	d002      	beq.n	190e2 <_fseek_r+0x1fe>
   190dc:	4628      	mov	r0, r5
   190de:	f003 fd39 	bl	1cb54 <_free_r>
   190e2:	2300      	movs	r3, #0
   190e4:	6363      	str	r3, [r4, #52]
   190e6:	89a3      	ldrh	r3, [r4, #12]
   190e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   190ec:	2100      	movs	r1, #0
   190ee:	2208      	movs	r2, #8
   190f0:	f023 0320 	bic.w	r3, r3, #32	; 0x20
   190f4:	81a3      	strh	r3, [r4, #12]
   190f6:	f000 fc35 	bl	19964 <memset>
   190fa:	2000      	movs	r0, #0
   190fc:	e721      	b.n	18f42 <_fseek_r+0x5e>
   190fe:	6863      	ldr	r3, [r4, #4]
   19100:	ebc3 0a0a 	rsb	sl, r3, sl
   19104:	6b63      	ldr	r3, [r4, #52]
   19106:	b113      	cbz	r3, 1910e <_fseek_r+0x22a>
   19108:	6c23      	ldr	r3, [r4, #64]
   1910a:	ebc3 0a0a 	rsb	sl, r3, sl
   1910e:	6923      	ldr	r3, [r4, #16]
   19110:	e7c9      	b.n	190a6 <_fseek_r+0x1c2>
   19112:	2301      	movs	r3, #1
   19114:	6a21      	ldr	r1, [r4, #32]
   19116:	4628      	mov	r0, r5
   19118:	465a      	mov	r2, fp
   1911a:	47b8      	blx	r7
   1911c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   19120:	f47f af53 	bne.w	18fca <_fseek_r+0xe6>
   19124:	4628      	mov	r0, r5
   19126:	4621      	mov	r1, r4
   19128:	f003 fae6 	bl	1c6f8 <_fflush_r>
   1912c:	b330      	cbz	r0, 1917c <_fseek_r+0x298>
   1912e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19132:	e706      	b.n	18f42 <_fseek_r+0x5e>
   19134:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   19138:	4628      	mov	r0, r5
   1913a:	466a      	mov	r2, sp
   1913c:	f000 f86c 	bl	19218 <_fstat_r>
   19140:	2800      	cmp	r0, #0
   19142:	d1ef      	bne.n	19124 <_fseek_r+0x240>
   19144:	f8dd 8010 	ldr.w	r8, [sp, #16]
   19148:	44c8      	add	r8, r9
   1914a:	e734      	b.n	18fb6 <_fseek_r+0xd2>
   1914c:	4628      	mov	r0, r5
   1914e:	4621      	mov	r1, r4
   19150:	f003 fad2 	bl	1c6f8 <_fflush_r>
   19154:	e6e7      	b.n	18f26 <_fseek_r+0x42>
   19156:	89a0      	ldrh	r0, [r4, #12]
   19158:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
   1915c:	4621      	mov	r1, r4
   1915e:	81a0      	strh	r0, [r4, #12]
   19160:	4628      	mov	r0, r5
   19162:	f003 fac9 	bl	1c6f8 <_fflush_r>
   19166:	2800      	cmp	r0, #0
   19168:	d1e1      	bne.n	1912e <_fseek_r+0x24a>
   1916a:	e007      	b.n	1917c <_fseek_r+0x298>
   1916c:	6862      	ldr	r2, [r4, #4]
   1916e:	6823      	ldr	r3, [r4, #0]
   19170:	6920      	ldr	r0, [r4, #16]
   19172:	1a1b      	subs	r3, r3, r0
   19174:	ebc3 0a0a 	rsb	sl, r3, sl
   19178:	18d3      	adds	r3, r2, r3
   1917a:	e738      	b.n	18fee <_fseek_r+0x10a>
   1917c:	6a21      	ldr	r1, [r4, #32]
   1917e:	4628      	mov	r0, r5
   19180:	464a      	mov	r2, r9
   19182:	4633      	mov	r3, r6
   19184:	47b8      	blx	r7
   19186:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1918a:	d0d0      	beq.n	1912e <_fseek_r+0x24a>
   1918c:	6b61      	ldr	r1, [r4, #52]
   1918e:	b141      	cbz	r1, 191a2 <_fseek_r+0x2be>
   19190:	f104 0344 	add.w	r3, r4, #68	; 0x44
   19194:	4299      	cmp	r1, r3
   19196:	d002      	beq.n	1919e <_fseek_r+0x2ba>
   19198:	4628      	mov	r0, r5
   1919a:	f003 fcdb 	bl	1cb54 <_free_r>
   1919e:	2300      	movs	r3, #0
   191a0:	6363      	str	r3, [r4, #52]
   191a2:	6923      	ldr	r3, [r4, #16]
   191a4:	2500      	movs	r5, #0
   191a6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   191aa:	6065      	str	r5, [r4, #4]
   191ac:	4629      	mov	r1, r5
   191ae:	2208      	movs	r2, #8
   191b0:	6023      	str	r3, [r4, #0]
   191b2:	89a3      	ldrh	r3, [r4, #12]
   191b4:	f423 6302 	bic.w	r3, r3, #2080	; 0x820
   191b8:	81a3      	strh	r3, [r4, #12]
   191ba:	f000 fbd3 	bl	19964 <memset>
   191be:	4628      	mov	r0, r5
   191c0:	e6bf      	b.n	18f42 <_fseek_r+0x5e>
   191c2:	4628      	mov	r0, r5
   191c4:	4621      	mov	r1, r4
   191c6:	f000 f89d 	bl	19304 <__smakebuf_r>
   191ca:	e6c4      	b.n	18f56 <_fseek_r+0x72>
   191cc:	231d      	movs	r3, #29
   191ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   191d2:	60eb      	str	r3, [r5, #12]
   191d4:	e6b5      	b.n	18f42 <_fseek_r+0x5e>
   191d6:	6a21      	ldr	r1, [r4, #32]
   191d8:	4628      	mov	r0, r5
   191da:	4633      	mov	r3, r6
   191dc:	47b8      	blx	r7
   191de:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   191e2:	4682      	mov	sl, r0
   191e4:	d0a3      	beq.n	1912e <_fseek_r+0x24a>
   191e6:	89a3      	ldrh	r3, [r4, #12]
   191e8:	e751      	b.n	1908e <_fseek_r+0x1aa>
   191ea:	46c0      	nop			(mov r8, r8)
   191ec:	0001eeec 	.word	0x0001eeec
   191f0:	0001ef0c 	.word	0x0001ef0c
   191f4:	0001ef2c 	.word	0x0001ef2c
   191f8:	00019dc1 	.word	0x00019dc1

000191fc <fseek>:
   191fc:	4613      	mov	r3, r2
   191fe:	f240 1288 	movw	r2, #392	; 0x188
   19202:	f2c2 0200 	movt	r2, #8192	; 0x2000
   19206:	468c      	mov	ip, r1
   19208:	b500      	push	{lr}
   1920a:	4686      	mov	lr, r0
   1920c:	4671      	mov	r1, lr
   1920e:	6810      	ldr	r0, [r2, #0]
   19210:	4662      	mov	r2, ip
   19212:	f7ff fe67 	bl	18ee4 <_fseek_r>
   19216:	bd00      	pop	{pc}

00019218 <_fstat_r>:
   19218:	b530      	push	{r4, r5, lr}
   1921a:	4d08      	ldr	r5, [pc, #32]	(1923c <_fstat_r+0x24>)
   1921c:	4604      	mov	r4, r0
   1921e:	4608      	mov	r0, r1
   19220:	4611      	mov	r1, r2
   19222:	2300      	movs	r3, #0
   19224:	602b      	str	r3, [r5, #0]
   19226:	f7fa fc93 	bl	13b50 <_fstat>
   1922a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1922e:	d000      	beq.n	19232 <_fstat_r+0x1a>
   19230:	bd30      	pop	{r4, r5, pc}
   19232:	682b      	ldr	r3, [r5, #0]
   19234:	2b00      	cmp	r3, #0
   19236:	d0fb      	beq.n	19230 <_fstat_r+0x18>
   19238:	60e3      	str	r3, [r4, #12]
   1923a:	e7f9      	b.n	19230 <_fstat_r+0x18>
   1923c:	20002dd8 	.word	0x20002dd8

00019240 <_fwrite_r>:
   19240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19244:	b085      	sub	sp, #20
   19246:	fb02 f703 	mul.w	r7, r2, r3
   1924a:	461e      	mov	r6, r3
   1924c:	4604      	mov	r4, r0
   1924e:	ab03      	add	r3, sp, #12
   19250:	4615      	mov	r5, r2
   19252:	9300      	str	r3, [sp, #0]
   19254:	f8dd 802c 	ldr.w	r8, [sp, #44]
   19258:	2301      	movs	r3, #1
   1925a:	9103      	str	r1, [sp, #12]
   1925c:	9704      	str	r7, [sp, #16]
   1925e:	9702      	str	r7, [sp, #8]
   19260:	9301      	str	r3, [sp, #4]
   19262:	b110      	cbz	r0, 1926a <_fwrite_r+0x2a>
   19264:	6983      	ldr	r3, [r0, #24]
   19266:	2b00      	cmp	r3, #0
   19268:	d030      	beq.n	192cc <_fwrite_r+0x8c>
   1926a:	4b1a      	ldr	r3, [pc, #104]	(192d4 <_fwrite_r+0x94>)
   1926c:	4598      	cmp	r8, r3
   1926e:	bf08      	it	eq
   19270:	f8d4 8000 	ldreq.w	r8, [r4]
   19274:	d00a      	beq.n	1928c <_fwrite_r+0x4c>
   19276:	4b18      	ldr	r3, [pc, #96]	(192d8 <_fwrite_r+0x98>)
   19278:	4598      	cmp	r8, r3
   1927a:	bf08      	it	eq
   1927c:	f8d4 8004 	ldreq.w	r8, [r4, #4]
   19280:	d004      	beq.n	1928c <_fwrite_r+0x4c>
   19282:	4b16      	ldr	r3, [pc, #88]	(192dc <_fwrite_r+0x9c>)
   19284:	4598      	cmp	r8, r3
   19286:	bf08      	it	eq
   19288:	f8d4 8008 	ldreq.w	r8, [r4, #8]
   1928c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   19290:	4620      	mov	r0, r4
   19292:	4641      	mov	r1, r8
   19294:	466a      	mov	r2, sp
   19296:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   1929a:	bf01      	itttt	eq
   1929c:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
   192a0:	f8a8 300c 	strheq.w	r3, [r8, #12]
   192a4:	f8d8 3064 	ldreq.w	r3, [r8, #100]
   192a8:	f423 5300 	biceq.w	r3, r3, #8192	; 0x2000
   192ac:	bf08      	it	eq
   192ae:	f8c8 3064 	streq.w	r3, [r8, #100]
   192b2:	f003 fd2d 	bl	1cd10 <__sfvwrite_r>
   192b6:	b128      	cbz	r0, 192c4 <_fwrite_r+0x84>
   192b8:	9802      	ldr	r0, [sp, #8]
   192ba:	4629      	mov	r1, r5
   192bc:	1a38      	subs	r0, r7, r0
   192be:	f004 ffa7 	bl	1e210 <__aeabi_uidiv>
   192c2:	4606      	mov	r6, r0
   192c4:	4630      	mov	r0, r6
   192c6:	b005      	add	sp, #20
   192c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   192cc:	f003 fb8a 	bl	1c9e4 <__sinit>
   192d0:	e7cb      	b.n	1926a <_fwrite_r+0x2a>
   192d2:	46c0      	nop			(mov r8, r8)
   192d4:	0001eeec 	.word	0x0001eeec
   192d8:	0001ef0c 	.word	0x0001ef0c
   192dc:	0001ef2c 	.word	0x0001ef2c

000192e0 <fwrite>:
   192e0:	4694      	mov	ip, r2
   192e2:	f240 1288 	movw	r2, #392	; 0x188
   192e6:	b510      	push	{r4, lr}
   192e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
   192ec:	b081      	sub	sp, #4
   192ee:	4604      	mov	r4, r0
   192f0:	468e      	mov	lr, r1
   192f2:	6810      	ldr	r0, [r2, #0]
   192f4:	4621      	mov	r1, r4
   192f6:	9300      	str	r3, [sp, #0]
   192f8:	4672      	mov	r2, lr
   192fa:	4663      	mov	r3, ip
   192fc:	f7ff ffa0 	bl	19240 <_fwrite_r>
   19300:	b001      	add	sp, #4
   19302:	bd10      	pop	{r4, pc}

00019304 <__smakebuf_r>:
   19304:	898b      	ldrh	r3, [r1, #12]
   19306:	b5f0      	push	{r4, r5, r6, r7, lr}
   19308:	4605      	mov	r5, r0
   1930a:	b29a      	uxth	r2, r3
   1930c:	b08f      	sub	sp, #60
   1930e:	f012 0f02 	tst.w	r2, #2	; 0x2
   19312:	460c      	mov	r4, r1
   19314:	d13e      	bne.n	19394 <__smakebuf_r+0x90>
   19316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   1931a:	2900      	cmp	r1, #0
   1931c:	db18      	blt.n	19350 <__smakebuf_r+0x4c>
   1931e:	466a      	mov	r2, sp
   19320:	f7ff ff7a 	bl	19218 <_fstat_r>
   19324:	2800      	cmp	r0, #0
   19326:	db11      	blt.n	1934c <__smakebuf_r+0x48>
   19328:	9b01      	ldr	r3, [sp, #4]
   1932a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   1932e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
   19332:	bf14      	ite	ne
   19334:	2700      	movne	r7, #0
   19336:	2701      	moveq	r7, #1
   19338:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   1933c:	d03d      	beq.n	193ba <__smakebuf_r+0xb6>
   1933e:	89a3      	ldrh	r3, [r4, #12]
   19340:	f44f 6680 	mov.w	r6, #1024	; 0x400
   19344:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   19348:	81a3      	strh	r3, [r4, #12]
   1934a:	e00b      	b.n	19364 <__smakebuf_r+0x60>
   1934c:	89a3      	ldrh	r3, [r4, #12]
   1934e:	b29a      	uxth	r2, r3
   19350:	f012 0f80 	tst.w	r2, #128	; 0x80
   19354:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   19358:	bf0c      	ite	eq
   1935a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   1935e:	2640      	movne	r6, #64
   19360:	2700      	movs	r7, #0
   19362:	81a3      	strh	r3, [r4, #12]
   19364:	4628      	mov	r0, r5
   19366:	4631      	mov	r1, r6
   19368:	f000 f838 	bl	193dc <_malloc_r>
   1936c:	b158      	cbz	r0, 19386 <__smakebuf_r+0x82>
   1936e:	4b19      	ldr	r3, [pc, #100]	(193d4 <__smakebuf_r+0xd0>)
   19370:	6020      	str	r0, [r4, #0]
   19372:	6120      	str	r0, [r4, #16]
   19374:	62ab      	str	r3, [r5, #40]
   19376:	89a3      	ldrh	r3, [r4, #12]
   19378:	6166      	str	r6, [r4, #20]
   1937a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   1937e:	81a3      	strh	r3, [r4, #12]
   19380:	b97f      	cbnz	r7, 193a2 <__smakebuf_r+0x9e>
   19382:	b00f      	add	sp, #60
   19384:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19386:	89a3      	ldrh	r3, [r4, #12]
   19388:	f413 7f00 	tst.w	r3, #512	; 0x200
   1938c:	d1f9      	bne.n	19382 <__smakebuf_r+0x7e>
   1938e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
   19392:	81a3      	strh	r3, [r4, #12]
   19394:	f104 0347 	add.w	r3, r4, #71	; 0x47
   19398:	6023      	str	r3, [r4, #0]
   1939a:	6123      	str	r3, [r4, #16]
   1939c:	2301      	movs	r3, #1
   1939e:	6163      	str	r3, [r4, #20]
   193a0:	e7ef      	b.n	19382 <__smakebuf_r+0x7e>
   193a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   193a6:	4628      	mov	r0, r5
   193a8:	f003 fe94 	bl	1d0d4 <_isatty_r>
   193ac:	2800      	cmp	r0, #0
   193ae:	d0e8      	beq.n	19382 <__smakebuf_r+0x7e>
   193b0:	89a3      	ldrh	r3, [r4, #12]
   193b2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
   193b6:	81a3      	strh	r3, [r4, #12]
   193b8:	e7e3      	b.n	19382 <__smakebuf_r+0x7e>
   193ba:	6ae2      	ldr	r2, [r4, #44]
   193bc:	4b06      	ldr	r3, [pc, #24]	(193d8 <__smakebuf_r+0xd4>)
   193be:	429a      	cmp	r2, r3
   193c0:	d1bd      	bne.n	1933e <__smakebuf_r+0x3a>
   193c2:	89a3      	ldrh	r3, [r4, #12]
   193c4:	f44f 6680 	mov.w	r6, #1024	; 0x400
   193c8:	6526      	str	r6, [r4, #80]
   193ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   193ce:	81a3      	strh	r3, [r4, #12]
   193d0:	e7c8      	b.n	19364 <__smakebuf_r+0x60>
   193d2:	46c0      	nop			(mov r8, r8)
   193d4:	0001c8b9 	.word	0x0001c8b9
   193d8:	00019dc1 	.word	0x00019dc1

000193dc <_malloc_r>:
   193dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   193e0:	f101 040b 	add.w	r4, r1, #11	; 0xb
   193e4:	2c16      	cmp	r4, #22
   193e6:	b081      	sub	sp, #4
   193e8:	4605      	mov	r5, r0
   193ea:	d831      	bhi.n	19450 <_malloc_r+0x74>
   193ec:	2300      	movs	r3, #0
   193ee:	2410      	movs	r4, #16
   193f0:	428c      	cmp	r4, r1
   193f2:	bf2c      	ite	cs
   193f4:	4619      	movcs	r1, r3
   193f6:	f043 0101 	orrcc.w	r1, r3, #1	; 0x1
   193fa:	2900      	cmp	r1, #0
   193fc:	d132      	bne.n	19464 <_malloc_r+0x88>
   193fe:	4628      	mov	r0, r5
   19400:	f000 fb04 	bl	19a0c <__malloc_lock>
   19404:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   19408:	d231      	bcs.n	1946e <_malloc_r+0x92>
   1940a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
   1940e:	f8df 654c 	ldr.w	r6, [pc, #1356]	; 1995c <_malloc_r+0x580>
   19412:	eb06 03ce 	add.w	r3, r6, lr, lsl #3
   19416:	f8d3 800c 	ldr.w	r8, [r3, #12]
   1941a:	4598      	cmp	r8, r3
   1941c:	f000 8203 	beq.w	19826 <_malloc_r+0x44a>
   19420:	f8d8 3004 	ldr.w	r3, [r8, #4]
   19424:	4628      	mov	r0, r5
   19426:	f8d8 200c 	ldr.w	r2, [r8, #12]
   1942a:	f8d8 1008 	ldr.w	r1, [r8, #8]
   1942e:	f023 0303 	bic.w	r3, r3, #3	; 0x3
   19432:	4443      	add	r3, r8
   19434:	f108 0808 	add.w	r8, r8, #8	; 0x8
   19438:	60ca      	str	r2, [r1, #12]
   1943a:	6091      	str	r1, [r2, #8]
   1943c:	685a      	ldr	r2, [r3, #4]
   1943e:	f042 0201 	orr.w	r2, r2, #1	; 0x1
   19442:	605a      	str	r2, [r3, #4]
   19444:	f000 fae4 	bl	19a10 <__malloc_unlock>
   19448:	4640      	mov	r0, r8
   1944a:	b001      	add	sp, #4
   1944c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19450:	f024 0407 	bic.w	r4, r4, #7	; 0x7
   19454:	0fe3      	lsrs	r3, r4, #31
   19456:	428c      	cmp	r4, r1
   19458:	bf2c      	ite	cs
   1945a:	4619      	movcs	r1, r3
   1945c:	f043 0101 	orrcc.w	r1, r3, #1	; 0x1
   19460:	2900      	cmp	r1, #0
   19462:	d0cc      	beq.n	193fe <_malloc_r+0x22>
   19464:	230c      	movs	r3, #12
   19466:	f04f 0800 	mov.w	r8, #0	; 0x0
   1946a:	60eb      	str	r3, [r5, #12]
   1946c:	e7ec      	b.n	19448 <_malloc_r+0x6c>
   1946e:	ea5f 2e54 	movs.w	lr, r4, lsr #9
   19472:	bf04      	itt	eq
   19474:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
   19478:	ea4f 01ce 	moveq.w	r1, lr, lsl #3
   1947c:	f040 8086 	bne.w	1958c <_malloc_r+0x1b0>
   19480:	f8df 64d8 	ldr.w	r6, [pc, #1240]	; 1995c <_malloc_r+0x580>
   19484:	1871      	adds	r1, r6, r1
   19486:	68cf      	ldr	r7, [r1, #12]
   19488:	42b9      	cmp	r1, r7
   1948a:	d106      	bne.n	1949a <_malloc_r+0xbe>
   1948c:	e00d      	b.n	194aa <_malloc_r+0xce>
   1948e:	2b00      	cmp	r3, #0
   19490:	f280 819e 	bge.w	197d0 <_malloc_r+0x3f4>
   19494:	68ff      	ldr	r7, [r7, #12]
   19496:	42b9      	cmp	r1, r7
   19498:	d007      	beq.n	194aa <_malloc_r+0xce>
   1949a:	687a      	ldr	r2, [r7, #4]
   1949c:	f022 0203 	bic.w	r2, r2, #3	; 0x3
   194a0:	1b13      	subs	r3, r2, r4
   194a2:	2b0f      	cmp	r3, #15
   194a4:	ddf3      	ble.n	1948e <_malloc_r+0xb2>
   194a6:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
   194aa:	f10e 0e01 	add.w	lr, lr, #1	; 0x1
   194ae:	f8df 74ac 	ldr.w	r7, [pc, #1196]	; 1995c <_malloc_r+0x580>
   194b2:	f107 0108 	add.w	r1, r7, #8	; 0x8
   194b6:	f8d1 8008 	ldr.w	r8, [r1, #8]
   194ba:	4541      	cmp	r1, r8
   194bc:	f000 80d5 	beq.w	1966a <_malloc_r+0x28e>
   194c0:	f8d8 2004 	ldr.w	r2, [r8, #4]
   194c4:	f022 0203 	bic.w	r2, r2, #3	; 0x3
   194c8:	1b13      	subs	r3, r2, r4
   194ca:	2b0f      	cmp	r3, #15
   194cc:	f300 818f 	bgt.w	197ee <_malloc_r+0x412>
   194d0:	2b00      	cmp	r3, #0
   194d2:	60c9      	str	r1, [r1, #12]
   194d4:	6089      	str	r1, [r1, #8]
   194d6:	f280 8093 	bge.w	19600 <_malloc_r+0x224>
   194da:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   194de:	f080 809a 	bcs.w	19616 <_malloc_r+0x23a>
   194e2:	08d2      	lsrs	r2, r2, #3
   194e4:	2001      	movs	r0, #1
   194e6:	1093      	asrs	r3, r2, #2
   194e8:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
   194ec:	4098      	lsls	r0, r3
   194ee:	687b      	ldr	r3, [r7, #4]
   194f0:	f8c8 200c 	str.w	r2, [r8, #12]
   194f4:	ea40 0303 	orr.w	r3, r0, r3
   194f8:	6890      	ldr	r0, [r2, #8]
   194fa:	607b      	str	r3, [r7, #4]
   194fc:	f8c8 0008 	str.w	r0, [r8, #8]
   19500:	f8c0 800c 	str.w	r8, [r0, #12]
   19504:	2001      	movs	r0, #1
   19506:	f8c2 8008 	str.w	r8, [r2, #8]
   1950a:	ea4f 02ae 	mov.w	r2, lr, asr #2
   1950e:	4090      	lsls	r0, r2
   19510:	4298      	cmp	r0, r3
   19512:	f200 80b2 	bhi.w	1967a <_malloc_r+0x29e>
   19516:	4203      	tst	r3, r0
   19518:	d106      	bne.n	19528 <_malloc_r+0x14c>
   1951a:	f02e 0e03 	bic.w	lr, lr, #3	; 0x3
   1951e:	0040      	lsls	r0, r0, #1
   19520:	f10e 0e04 	add.w	lr, lr, #4	; 0x4
   19524:	4203      	tst	r3, r0
   19526:	d0fa      	beq.n	1951e <_malloc_r+0x142>
   19528:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
   1952c:	46f2      	mov	sl, lr
   1952e:	46cc      	mov	ip, r9
   19530:	f8dc 800c 	ldr.w	r8, [ip, #12]
   19534:	45c4      	cmp	ip, r8
   19536:	d108      	bne.n	1954a <_malloc_r+0x16e>
   19538:	e16d      	b.n	19816 <_malloc_r+0x43a>
   1953a:	2b00      	cmp	r3, #0
   1953c:	f280 818e 	bge.w	1985c <_malloc_r+0x480>
   19540:	f8d8 800c 	ldr.w	r8, [r8, #12]
   19544:	45c4      	cmp	ip, r8
   19546:	f000 8166 	beq.w	19816 <_malloc_r+0x43a>
   1954a:	f8d8 2004 	ldr.w	r2, [r8, #4]
   1954e:	f022 0203 	bic.w	r2, r2, #3	; 0x3
   19552:	1b13      	subs	r3, r2, r4
   19554:	2b0f      	cmp	r3, #15
   19556:	ddf0      	ble.n	1953a <_malloc_r+0x15e>
   19558:	eb08 0204 	add.w	r2, r8, r4
   1955c:	f8d8 000c 	ldr.w	r0, [r8, #12]
   19560:	f044 0401 	orr.w	r4, r4, #1	; 0x1
   19564:	f8c8 4004 	str.w	r4, [r8, #4]
   19568:	f858 cf08 	ldr.w	ip, [r8, #8]!
   1956c:	50d3      	str	r3, [r2, r3]
   1956e:	f8cc 000c 	str.w	r0, [ip, #12]
   19572:	f8c0 c008 	str.w	ip, [r0, #8]
   19576:	4628      	mov	r0, r5
   19578:	60ca      	str	r2, [r1, #12]
   1957a:	608a      	str	r2, [r1, #8]
   1957c:	60d1      	str	r1, [r2, #12]
   1957e:	6091      	str	r1, [r2, #8]
   19580:	f043 0101 	orr.w	r1, r3, #1	; 0x1
   19584:	6051      	str	r1, [r2, #4]
   19586:	f000 fa43 	bl	19a10 <__malloc_unlock>
   1958a:	e75d      	b.n	19448 <_malloc_r+0x6c>
   1958c:	f1be 0f04 	cmp.w	lr, #4	; 0x4
   19590:	bf9e      	ittt	ls
   19592:	ea4f 1e94 	movls.w	lr, r4, lsr #6
   19596:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
   1959a:	ea4f 01ce 	movls.w	r1, lr, lsl #3
   1959e:	f67f af6f 	bls.w	19480 <_malloc_r+0xa4>
   195a2:	f1be 0f14 	cmp.w	lr, #20	; 0x14
   195a6:	bf9c      	itt	ls
   195a8:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
   195ac:	ea4f 01ce 	movls.w	r1, lr, lsl #3
   195b0:	f67f af66 	bls.w	19480 <_malloc_r+0xa4>
   195b4:	f1be 0f54 	cmp.w	lr, #84	; 0x54
   195b8:	bf9e      	ittt	ls
   195ba:	ea4f 3e14 	movls.w	lr, r4, lsr #12
   195be:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
   195c2:	ea4f 01ce 	movls.w	r1, lr, lsl #3
   195c6:	f67f af5b 	bls.w	19480 <_malloc_r+0xa4>
   195ca:	f5be 7faa 	cmp.w	lr, #340	; 0x154
   195ce:	bf9e      	ittt	ls
   195d0:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
   195d4:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
   195d8:	ea4f 01ce 	movls.w	r1, lr, lsl #3
   195dc:	f67f af50 	bls.w	19480 <_malloc_r+0xa4>
   195e0:	f240 5354 	movw	r3, #1364	; 0x554
   195e4:	459e      	cmp	lr, r3
   195e6:	bf95      	itete	ls
   195e8:	ea4f 4e94 	movls.w	lr, r4, lsr #18
   195ec:	f44f 717c 	movhi.w	r1, #1008	; 0x3f0
   195f0:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
   195f4:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
   195f8:	bf98      	it	ls
   195fa:	ea4f 01ce 	movls.w	r1, lr, lsl #3
   195fe:	e73f      	b.n	19480 <_malloc_r+0xa4>
   19600:	4442      	add	r2, r8
   19602:	4628      	mov	r0, r5
   19604:	f108 0808 	add.w	r8, r8, #8	; 0x8
   19608:	6853      	ldr	r3, [r2, #4]
   1960a:	f043 0301 	orr.w	r3, r3, #1	; 0x1
   1960e:	6053      	str	r3, [r2, #4]
   19610:	f000 f9fe 	bl	19a10 <__malloc_unlock>
   19614:	e718      	b.n	19448 <_malloc_r+0x6c>
   19616:	0a53      	lsrs	r3, r2, #9
   19618:	2b04      	cmp	r3, #4
   1961a:	f240 812e 	bls.w	1987a <_malloc_r+0x49e>
   1961e:	2b14      	cmp	r3, #20
   19620:	bf9c      	itt	ls
   19622:	f103 005b 	addls.w	r0, r3, #91	; 0x5b
   19626:	ea4f 0cc0 	movls.w	ip, r0, lsl #3
   1962a:	d906      	bls.n	1963a <_malloc_r+0x25e>
   1962c:	2b54      	cmp	r3, #84
   1962e:	f200 8157 	bhi.w	198e0 <_malloc_r+0x504>
   19632:	0b10      	lsrs	r0, r2, #12
   19634:	306e      	adds	r0, #110
   19636:	ea4f 0cc0 	mov.w	ip, r0, lsl #3
   1963a:	44b4      	add	ip, r6
   1963c:	4fc7      	ldr	r7, [pc, #796]	(1995c <_malloc_r+0x580>)
   1963e:	f8dc 3008 	ldr.w	r3, [ip, #8]
   19642:	4563      	cmp	r3, ip
   19644:	d103      	bne.n	1964e <_malloc_r+0x272>
   19646:	e13d      	b.n	198c4 <_malloc_r+0x4e8>
   19648:	689b      	ldr	r3, [r3, #8]
   1964a:	459c      	cmp	ip, r3
   1964c:	d004      	beq.n	19658 <_malloc_r+0x27c>
   1964e:	6858      	ldr	r0, [r3, #4]
   19650:	f020 0003 	bic.w	r0, r0, #3	; 0x3
   19654:	4282      	cmp	r2, r0
   19656:	d3f7      	bcc.n	19648 <_malloc_r+0x26c>
   19658:	68da      	ldr	r2, [r3, #12]
   1965a:	f8c8 200c 	str.w	r2, [r8, #12]
   1965e:	f8c8 3008 	str.w	r3, [r8, #8]
   19662:	f8c3 800c 	str.w	r8, [r3, #12]
   19666:	f8c2 8008 	str.w	r8, [r2, #8]
   1966a:	2001      	movs	r0, #1
   1966c:	687b      	ldr	r3, [r7, #4]
   1966e:	ea4f 02ae 	mov.w	r2, lr, asr #2
   19672:	4090      	lsls	r0, r2
   19674:	4298      	cmp	r0, r3
   19676:	f67f af4e 	bls.w	19516 <_malloc_r+0x13a>
   1967a:	f8d7 a008 	ldr.w	sl, [r7, #8]
   1967e:	f8da 8004 	ldr.w	r8, [sl, #4]
   19682:	f028 0803 	bic.w	r8, r8, #3	; 0x3
   19686:	ebc4 0308 	rsb	r3, r4, r8
   1968a:	4544      	cmp	r4, r8
   1968c:	bf94      	ite	ls
   1968e:	2200      	movls	r2, #0
   19690:	2201      	movhi	r2, #1
   19692:	2b0f      	cmp	r3, #15
   19694:	bfd8      	it	le
   19696:	f042 0201 	orrle.w	r2, r2, #1	; 0x1
   1969a:	2a00      	cmp	r2, #0
   1969c:	f000 80ce 	beq.w	1983c <_malloc_r+0x460>
   196a0:	f8df b2bc 	ldr.w	fp, [pc, #700]	; 19960 <_malloc_r+0x584>
   196a4:	4628      	mov	r0, r5
   196a6:	f8d6 3408 	ldr.w	r3, [r6, #1032]
   196aa:	f8db 9000 	ldr.w	r9, [fp]
   196ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   196b2:	f109 0910 	add.w	r9, r9, #16	; 0x10
   196b6:	44a1      	add	r9, r4
   196b8:	bf1f      	itttt	ne
   196ba:	f509 697e 	addne.w	r9, r9, #4064	; 0xfe0
   196be:	f109 091f 	addne.w	r9, r9, #31	; 0x1f
   196c2:	f429 697e 	bicne.w	r9, r9, #4064	; 0xfe0
   196c6:	f029 091f 	bicne.w	r9, r9, #31	; 0x1f
   196ca:	4649      	mov	r1, r9
   196cc:	f000 fb5e 	bl	19d8c <_sbrk_r>
   196d0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   196d4:	4603      	mov	r3, r0
   196d6:	f000 80ee 	beq.w	198b6 <_malloc_r+0x4da>
   196da:	eb0a 0108 	add.w	r1, sl, r8
   196de:	4281      	cmp	r1, r0
   196e0:	f200 80e6 	bhi.w	198b0 <_malloc_r+0x4d4>
   196e4:	f8db 2004 	ldr.w	r2, [fp, #4]
   196e8:	4281      	cmp	r1, r0
   196ea:	444a      	add	r2, r9
   196ec:	f8cb 2004 	str.w	r2, [fp, #4]
   196f0:	f000 80fe 	beq.w	198f0 <_malloc_r+0x514>
   196f4:	f8d6 c408 	ldr.w	ip, [r6, #1032]
   196f8:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
   196fc:	f000 8113 	beq.w	19926 <_malloc_r+0x54a>
   19700:	1882      	adds	r2, r0, r2
   19702:	1a51      	subs	r1, r2, r1
   19704:	f8cb 1004 	str.w	r1, [fp, #4]
   19708:	f010 0607 	ands.w	r6, r0, #7	; 0x7
   1970c:	bf08      	it	eq
   1970e:	f44f 5680 	moveq.w	r6, #4096	; 0x1000
   19712:	d004      	beq.n	1971e <_malloc_r+0x342>
   19714:	f1c6 0608 	rsb	r6, r6, #8	; 0x8
   19718:	1983      	adds	r3, r0, r6
   1971a:	f506 5680 	add.w	r6, r6, #4096	; 0x1000
   1971e:	eb03 0209 	add.w	r2, r3, r9
   19722:	4628      	mov	r0, r5
   19724:	9300      	str	r3, [sp, #0]
   19726:	0512      	lsls	r2, r2, #20
   19728:	0d12      	lsrs	r2, r2, #20
   1972a:	1ab6      	subs	r6, r6, r2
   1972c:	4631      	mov	r1, r6
   1972e:	f000 fb2d 	bl	19d8c <_sbrk_r>
   19732:	9b00      	ldr	r3, [sp, #0]
   19734:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   19738:	f000 80e9 	beq.w	1990e <_malloc_r+0x532>
   1973c:	1ac1      	subs	r1, r0, r3
   1973e:	1989      	adds	r1, r1, r6
   19740:	f041 0101 	orr.w	r1, r1, #1	; 0x1
   19744:	f8db 2004 	ldr.w	r2, [fp, #4]
   19748:	4699      	mov	r9, r3
   1974a:	60bb      	str	r3, [r7, #8]
   1974c:	18b2      	adds	r2, r6, r2
   1974e:	45ba      	cmp	sl, r7
   19750:	f8cb 2004 	str.w	r2, [fp, #4]
   19754:	6059      	str	r1, [r3, #4]
   19756:	d01a      	beq.n	1978e <_malloc_r+0x3b2>
   19758:	f1b8 0f0f 	cmp.w	r8, #15	; 0xf
   1975c:	f240 80bb 	bls.w	198d6 <_malloc_r+0x4fa>
   19760:	f1a8 010c 	sub.w	r1, r8, #12	; 0xc
   19764:	f04f 0c05 	mov.w	ip, #5	; 0x5
   19768:	f021 0107 	bic.w	r1, r1, #7	; 0x7
   1976c:	eb0a 0001 	add.w	r0, sl, r1
   19770:	290f      	cmp	r1, #15
   19772:	f8c0 c004 	str.w	ip, [r0, #4]
   19776:	f8c0 c008 	str.w	ip, [r0, #8]
   1977a:	f8da 0004 	ldr.w	r0, [sl, #4]
   1977e:	f000 0001 	and.w	r0, r0, #1	; 0x1
   19782:	ea41 0000 	orr.w	r0, r1, r0
   19786:	f8ca 0004 	str.w	r0, [sl, #4]
   1978a:	f200 80c3 	bhi.w	19914 <_malloc_r+0x538>
   1978e:	f8db 102c 	ldr.w	r1, [fp, #44]
   19792:	4699      	mov	r9, r3
   19794:	428a      	cmp	r2, r1
   19796:	bf84      	itt	hi
   19798:	4971      	ldrhi	r1, [pc, #452]	(19960 <_malloc_r+0x584>)
   1979a:	62ca      	strhi	r2, [r1, #44]
   1979c:	f8db 1030 	ldr.w	r1, [fp, #48]
   197a0:	428a      	cmp	r2, r1
   197a2:	bf84      	itt	hi
   197a4:	496e      	ldrhi	r1, [pc, #440]	(19960 <_malloc_r+0x584>)
   197a6:	630a      	strhi	r2, [r1, #48]
   197a8:	685a      	ldr	r2, [r3, #4]
   197aa:	f022 0203 	bic.w	r2, r2, #3	; 0x3
   197ae:	1b13      	subs	r3, r2, r4
   197b0:	4294      	cmp	r4, r2
   197b2:	bf94      	ite	ls
   197b4:	2200      	movls	r2, #0
   197b6:	2201      	movhi	r2, #1
   197b8:	2b0f      	cmp	r3, #15
   197ba:	bfd8      	it	le
   197bc:	f042 0201 	orrle.w	r2, r2, #1	; 0x1
   197c0:	2a00      	cmp	r2, #0
   197c2:	d03c      	beq.n	1983e <_malloc_r+0x462>
   197c4:	4628      	mov	r0, r5
   197c6:	f04f 0800 	mov.w	r8, #0	; 0x0
   197ca:	f000 f921 	bl	19a10 <__malloc_unlock>
   197ce:	e63b      	b.n	19448 <_malloc_r+0x6c>
   197d0:	68fb      	ldr	r3, [r7, #12]
   197d2:	18ba      	adds	r2, r7, r2
   197d4:	68b9      	ldr	r1, [r7, #8]
   197d6:	4628      	mov	r0, r5
   197d8:	f107 0808 	add.w	r8, r7, #8	; 0x8
   197dc:	60cb      	str	r3, [r1, #12]
   197de:	6099      	str	r1, [r3, #8]
   197e0:	6853      	ldr	r3, [r2, #4]
   197e2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
   197e6:	6053      	str	r3, [r2, #4]
   197e8:	f000 f912 	bl	19a10 <__malloc_unlock>
   197ec:	e62c      	b.n	19448 <_malloc_r+0x6c>
   197ee:	eb08 0204 	add.w	r2, r8, r4
   197f2:	4628      	mov	r0, r5
   197f4:	60ca      	str	r2, [r1, #12]
   197f6:	f044 0401 	orr.w	r4, r4, #1	; 0x1
   197fa:	608a      	str	r2, [r1, #8]
   197fc:	f8c8 4004 	str.w	r4, [r8, #4]
   19800:	f108 0808 	add.w	r8, r8, #8	; 0x8
   19804:	60d1      	str	r1, [r2, #12]
   19806:	6091      	str	r1, [r2, #8]
   19808:	f043 0101 	orr.w	r1, r3, #1	; 0x1
   1980c:	50d3      	str	r3, [r2, r3]
   1980e:	6051      	str	r1, [r2, #4]
   19810:	f000 f8fe 	bl	19a10 <__malloc_unlock>
   19814:	e618      	b.n	19448 <_malloc_r+0x6c>
   19816:	f10a 0a01 	add.w	sl, sl, #1	; 0x1
   1981a:	f01a 0f03 	tst.w	sl, #3	; 0x3
   1981e:	d033      	beq.n	19888 <_malloc_r+0x4ac>
   19820:	f108 0c08 	add.w	ip, r8, #8	; 0x8
   19824:	e684      	b.n	19530 <_malloc_r+0x154>
   19826:	f108 0308 	add.w	r3, r8, #8	; 0x8
   1982a:	f8d3 800c 	ldr.w	r8, [r3, #12]
   1982e:	4543      	cmp	r3, r8
   19830:	bf08      	it	eq
   19832:	f10e 0e02 	addeq.w	lr, lr, #2	; 0x2
   19836:	f43f ae3a 	beq.w	194ae <_malloc_r+0xd2>
   1983a:	e5f1      	b.n	19420 <_malloc_r+0x44>
   1983c:	46d1      	mov	r9, sl
   1983e:	f044 0201 	orr.w	r2, r4, #1	; 0x1
   19842:	444c      	add	r4, r9
   19844:	f8c9 2004 	str.w	r2, [r9, #4]
   19848:	f043 0301 	orr.w	r3, r3, #1	; 0x1
   1984c:	60bc      	str	r4, [r7, #8]
   1984e:	4628      	mov	r0, r5
   19850:	6063      	str	r3, [r4, #4]
   19852:	f109 0808 	add.w	r8, r9, #8	; 0x8
   19856:	f000 f8db 	bl	19a10 <__malloc_unlock>
   1985a:	e5f5      	b.n	19448 <_malloc_r+0x6c>
   1985c:	4442      	add	r2, r8
   1985e:	4628      	mov	r0, r5
   19860:	6853      	ldr	r3, [r2, #4]
   19862:	f043 0301 	orr.w	r3, r3, #1	; 0x1
   19866:	6053      	str	r3, [r2, #4]
   19868:	f8d8 300c 	ldr.w	r3, [r8, #12]
   1986c:	f858 2f08 	ldr.w	r2, [r8, #8]!
   19870:	60d3      	str	r3, [r2, #12]
   19872:	609a      	str	r2, [r3, #8]
   19874:	f000 f8cc 	bl	19a10 <__malloc_unlock>
   19878:	e5e6      	b.n	19448 <_malloc_r+0x6c>
   1987a:	0990      	lsrs	r0, r2, #6
   1987c:	3038      	adds	r0, #56
   1987e:	ea4f 0cc0 	mov.w	ip, r0, lsl #3
   19882:	e6da      	b.n	1963a <_malloc_r+0x25e>
   19884:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
   19888:	f01e 0f03 	tst.w	lr, #3	; 0x3
   1988c:	d057      	beq.n	1993e <_malloc_r+0x562>
   1988e:	464b      	mov	r3, r9
   19890:	f853 9908 	ldr.w	r9, [r3], #-8
   19894:	4599      	cmp	r9, r3
   19896:	d0f5      	beq.n	19884 <_malloc_r+0x4a8>
   19898:	687b      	ldr	r3, [r7, #4]
   1989a:	0040      	lsls	r0, r0, #1
   1989c:	4298      	cmp	r0, r3
   1989e:	f63f aeec 	bhi.w	1967a <_malloc_r+0x29e>
   198a2:	2800      	cmp	r0, #0
   198a4:	f43f aee9 	beq.w	1967a <_malloc_r+0x29e>
   198a8:	4218      	tst	r0, r3
   198aa:	d04d      	beq.n	19948 <_malloc_r+0x56c>
   198ac:	46d6      	mov	lr, sl
   198ae:	e63b      	b.n	19528 <_malloc_r+0x14c>
   198b0:	45ba      	cmp	sl, r7
   198b2:	f43f af17 	beq.w	196e4 <_malloc_r+0x308>
   198b6:	f8d7 9008 	ldr.w	r9, [r7, #8]
   198ba:	f8d9 2004 	ldr.w	r2, [r9, #4]
   198be:	f022 0203 	bic.w	r2, r2, #3	; 0x3
   198c2:	e774      	b.n	197ae <_malloc_r+0x3d2>
   198c4:	2201      	movs	r2, #1
   198c6:	1080      	asrs	r0, r0, #2
   198c8:	4082      	lsls	r2, r0
   198ca:	6878      	ldr	r0, [r7, #4]
   198cc:	ea40 0202 	orr.w	r2, r0, r2
   198d0:	607a      	str	r2, [r7, #4]
   198d2:	461a      	mov	r2, r3
   198d4:	e6c1      	b.n	1965a <_malloc_r+0x27e>
   198d6:	2301      	movs	r3, #1
   198d8:	2200      	movs	r2, #0
   198da:	f8c9 3004 	str.w	r3, [r9, #4]
   198de:	e766      	b.n	197ae <_malloc_r+0x3d2>
   198e0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   198e4:	d823      	bhi.n	1992e <_malloc_r+0x552>
   198e6:	0bd0      	lsrs	r0, r2, #15
   198e8:	3077      	adds	r0, #119
   198ea:	ea4f 0cc0 	mov.w	ip, r0, lsl #3
   198ee:	e6a4      	b.n	1963a <_malloc_r+0x25e>
   198f0:	ea4f 5c01 	mov.w	ip, r1, lsl #20
   198f4:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   198f8:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
   198fc:	f47f aefa 	bne.w	196f4 <_malloc_r+0x318>
   19900:	68bb      	ldr	r3, [r7, #8]
   19902:	eb09 0108 	add.w	r1, r9, r8
   19906:	f041 0101 	orr.w	r1, r1, #1	; 0x1
   1990a:	6059      	str	r1, [r3, #4]
   1990c:	e73f      	b.n	1978e <_malloc_r+0x3b2>
   1990e:	2101      	movs	r1, #1
   19910:	2600      	movs	r6, #0
   19912:	e717      	b.n	19744 <_malloc_r+0x368>
   19914:	f10a 0108 	add.w	r1, sl, #8	; 0x8
   19918:	4628      	mov	r0, r5
   1991a:	f003 f91b 	bl	1cb54 <_free_r>
   1991e:	4b10      	ldr	r3, [pc, #64]	(19960 <_malloc_r+0x584>)
   19920:	685a      	ldr	r2, [r3, #4]
   19922:	68bb      	ldr	r3, [r7, #8]
   19924:	e733      	b.n	1978e <_malloc_r+0x3b2>
   19926:	4a0d      	ldr	r2, [pc, #52]	(1995c <_malloc_r+0x580>)
   19928:	f8c2 0408 	str.w	r0, [r2, #1032]
   1992c:	e6ec      	b.n	19708 <_malloc_r+0x32c>
   1992e:	f240 5054 	movw	r0, #1364	; 0x554
   19932:	4283      	cmp	r3, r0
   19934:	d90c      	bls.n	19950 <_malloc_r+0x574>
   19936:	f44f 7c7c 	mov.w	ip, #1008	; 0x3f0
   1993a:	207e      	movs	r0, #126
   1993c:	e67d      	b.n	1963a <_malloc_r+0x25e>
   1993e:	687b      	ldr	r3, [r7, #4]
   19940:	ea23 0300 	bic.w	r3, r3, r0
   19944:	607b      	str	r3, [r7, #4]
   19946:	e7a8      	b.n	1989a <_malloc_r+0x4be>
   19948:	f10a 0a04 	add.w	sl, sl, #4	; 0x4
   1994c:	0040      	lsls	r0, r0, #1
   1994e:	e7ab      	b.n	198a8 <_malloc_r+0x4cc>
   19950:	0c90      	lsrs	r0, r2, #18
   19952:	307c      	adds	r0, #124
   19954:	ea4f 0cc0 	mov.w	ip, r0, lsl #3
   19958:	e66f      	b.n	1963a <_malloc_r+0x25e>
   1995a:	46c0      	nop			(mov r8, r8)
   1995c:	2000027c 	.word	0x2000027c
   19960:	20000a1c 	.word	0x20000a1c

00019964 <memset>:
   19964:	f010 0f03 	tst.w	r0, #3	; 0x3
   19968:	4603      	mov	r3, r0
   1996a:	b430      	push	{r4, r5}
   1996c:	d00d      	beq.n	1998a <memset+0x26>
   1996e:	2a00      	cmp	r2, #0
   19970:	d04a      	beq.n	19a08 <memset+0xa4>
   19972:	3a01      	subs	r2, #1
   19974:	fa5f fc81 	uxtb.w	ip, r1
   19978:	e002      	b.n	19980 <memset+0x1c>
   1997a:	2a00      	cmp	r2, #0
   1997c:	d044      	beq.n	19a08 <memset+0xa4>
   1997e:	3a01      	subs	r2, #1
   19980:	f803 cb01 	strb.w	ip, [r3], #1
   19984:	f013 0f03 	tst.w	r3, #3	; 0x3
   19988:	d1f7      	bne.n	1997a <memset+0x16>
   1998a:	2a03      	cmp	r2, #3
   1998c:	d932      	bls.n	199f4 <memset+0x90>
   1998e:	f001 04ff 	and.w	r4, r1, #255	; 0xff
   19992:	2a0f      	cmp	r2, #15
   19994:	461d      	mov	r5, r3
   19996:	bf88      	it	hi
   19998:	469c      	movhi	ip, r3
   1999a:	ea44 2404 	orr.w	r4, r4, r4, lsl #8
   1999e:	bf88      	it	hi
   199a0:	4615      	movhi	r5, r2
   199a2:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   199a6:	d915      	bls.n	199d4 <memset+0x70>
   199a8:	3d10      	subs	r5, #16
   199aa:	f8cc 4000 	str.w	r4, [ip]
   199ae:	2d0f      	cmp	r5, #15
   199b0:	f8cc 4004 	str.w	r4, [ip, #4]
   199b4:	f8cc 4008 	str.w	r4, [ip, #8]
   199b8:	f8cc 400c 	str.w	r4, [ip, #12]
   199bc:	f10c 0c10 	add.w	ip, ip, #16	; 0x10
   199c0:	d8f2      	bhi.n	199a8 <memset+0x44>
   199c2:	3a10      	subs	r2, #16
   199c4:	f022 050f 	bic.w	r5, r2, #15	; 0xf
   199c8:	f002 020f 	and.w	r2, r2, #15	; 0xf
   199cc:	3510      	adds	r5, #16
   199ce:	195d      	adds	r5, r3, r5
   199d0:	2a03      	cmp	r2, #3
   199d2:	d90e      	bls.n	199f2 <memset+0x8e>
   199d4:	2300      	movs	r3, #0
   199d6:	50ec      	str	r4, [r5, r3]
   199d8:	3304      	adds	r3, #4
   199da:	ebc3 0c02 	rsb	ip, r3, r2
   199de:	f1bc 0f03 	cmp.w	ip, #3	; 0x3
   199e2:	d8f8      	bhi.n	199d6 <memset+0x72>
   199e4:	3a04      	subs	r2, #4
   199e6:	f022 0303 	bic.w	r3, r2, #3	; 0x3
   199ea:	f002 0203 	and.w	r2, r2, #3	; 0x3
   199ee:	3304      	adds	r3, #4
   199f0:	18ed      	adds	r5, r5, r3
   199f2:	462b      	mov	r3, r5
   199f4:	b142      	cbz	r2, 19a08 <memset+0xa4>
   199f6:	b2c9      	uxtb	r1, r1
   199f8:	f04f 0c00 	mov.w	ip, #0	; 0x0
   199fc:	f803 100c 	strb.w	r1, [r3, ip]
   19a00:	f10c 0c01 	add.w	ip, ip, #1	; 0x1
   19a04:	4562      	cmp	r2, ip
   19a06:	d1f9      	bne.n	199fc <memset+0x98>
   19a08:	bc30      	pop	{r4, r5}
   19a0a:	4770      	bx	lr

00019a0c <__malloc_lock>:
   19a0c:	4770      	bx	lr
   19a0e:	46c0      	nop			(mov r8, r8)

00019a10 <__malloc_unlock>:
   19a10:	4770      	bx	lr
   19a12:	46c0      	nop			(mov r8, r8)

00019a14 <_open_r>:
   19a14:	b530      	push	{r4, r5, lr}
   19a16:	4d09      	ldr	r5, [pc, #36]	(19a3c <_open_r+0x28>)
   19a18:	4604      	mov	r4, r0
   19a1a:	2000      	movs	r0, #0
   19a1c:	6028      	str	r0, [r5, #0]
   19a1e:	4608      	mov	r0, r1
   19a20:	4611      	mov	r1, r2
   19a22:	461a      	mov	r2, r3
   19a24:	f7fa f8a6 	bl	13b74 <_open>
   19a28:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   19a2c:	d000      	beq.n	19a30 <_open_r+0x1c>
   19a2e:	bd30      	pop	{r4, r5, pc}
   19a30:	682b      	ldr	r3, [r5, #0]
   19a32:	2b00      	cmp	r3, #0
   19a34:	d0fb      	beq.n	19a2e <_open_r+0x1a>
   19a36:	60e3      	str	r3, [r4, #12]
   19a38:	e7f9      	b.n	19a2e <_open_r+0x1a>
   19a3a:	46c0      	nop			(mov r8, r8)
   19a3c:	20002dd8 	.word	0x20002dd8

00019a40 <rand>:
   19a40:	b530      	push	{r4, r5, lr}
   19a42:	4c22      	ldr	r4, [pc, #136]	(19acc <rand+0x8c>)
   19a44:	6825      	ldr	r5, [r4, #0]
   19a46:	6bab      	ldr	r3, [r5, #56]
   19a48:	b1d3      	cbz	r3, 19a80 <rand+0x40>
   19a4a:	691c      	ldr	r4, [r3, #16]
   19a4c:	f24f 412d 	movw	r1, #62509	; 0xf42d
   19a50:	6958      	ldr	r0, [r3, #20]
   19a52:	f647 722d 	movw	r2, #32557	; 0x7f2d
   19a56:	f6c5 0151 	movt	r1, #22609	; 0x5851
   19a5a:	f6c4 4295 	movt	r2, #19605	; 0x4c95
   19a5e:	fb04 f101 	mul.w	r1, r4, r1
   19a62:	fb00 1102 	mla	r1, r0, r2, r1
   19a66:	fba2 4504 	umull	r4, r5, r2, r4
   19a6a:	2200      	movs	r2, #0
   19a6c:	194d      	adds	r5, r1, r5
   19a6e:	2101      	movs	r1, #1
   19a70:	1909      	adds	r1, r1, r4
   19a72:	eb42 0205 	adc.w	r2, r2, r5
   19a76:	f022 4000 	bic.w	r0, r2, #2147483648	; 0x80000000
   19a7a:	6119      	str	r1, [r3, #16]
   19a7c:	615a      	str	r2, [r3, #20]
   19a7e:	bd30      	pop	{r4, r5, pc}
   19a80:	2018      	movs	r0, #24
   19a82:	f003 fb8f 	bl	1d1a4 <malloc>
   19a86:	6823      	ldr	r3, [r4, #0]
   19a88:	f243 310e 	movw	r1, #13070	; 0x330e
   19a8c:	f64a 32cd 	movw	r2, #43981	; 0xabcd
   19a90:	63a8      	str	r0, [r5, #56]
   19a92:	f24f 402d 	movw	r0, #62509	; 0xf42d
   19a96:	6b9b      	ldr	r3, [r3, #56]
   19a98:	f6c5 0051 	movt	r0, #22609	; 0x5851
   19a9c:	8019      	strh	r1, [r3, #0]
   19a9e:	f241 2134 	movw	r1, #4660	; 0x1234
   19aa2:	805a      	strh	r2, [r3, #2]
   19aa4:	f24e 626d 	movw	r2, #58989	; 0xe66d
   19aa8:	8099      	strh	r1, [r3, #4]
   19aaa:	f64d 61ec 	movw	r1, #57068	; 0xdeec
   19aae:	80da      	strh	r2, [r3, #6]
   19ab0:	f04f 0205 	mov.w	r2, #5	; 0x5
   19ab4:	8119      	strh	r1, [r3, #8]
   19ab6:	f04f 010b 	mov.w	r1, #11	; 0xb
   19aba:	815a      	strh	r2, [r3, #10]
   19abc:	2200      	movs	r2, #0
   19abe:	8199      	strh	r1, [r3, #12]
   19ac0:	2101      	movs	r1, #1
   19ac2:	6119      	str	r1, [r3, #16]
   19ac4:	615a      	str	r2, [r3, #20]
   19ac6:	a202      	add	r2, pc, #8	(adr r2, 19ad0 <rand+0x90>)
   19ac8:	ca06      	ldmia	r2!, {r1, r2}
   19aca:	e7d6      	b.n	19a7a <rand+0x3a>
   19acc:	20000188 	.word	0x20000188
   19ad0:	4c957f2e 	.word	0x4c957f2e
   19ad4:	5851f42d 	.word	0x5851f42d

00019ad8 <srand>:
   19ad8:	b570      	push	{r4, r5, r6, lr}
   19ada:	4c14      	ldr	r4, [pc, #80]	(19b2c <srand+0x54>)
   19adc:	4606      	mov	r6, r0
   19ade:	6825      	ldr	r5, [r4, #0]
   19ae0:	6bab      	ldr	r3, [r5, #56]
   19ae2:	b11b      	cbz	r3, 19aec <srand+0x14>
   19ae4:	2200      	movs	r2, #0
   19ae6:	611e      	str	r6, [r3, #16]
   19ae8:	615a      	str	r2, [r3, #20]
   19aea:	bd70      	pop	{r4, r5, r6, pc}
   19aec:	2018      	movs	r0, #24
   19aee:	f003 fb59 	bl	1d1a4 <malloc>
   19af2:	6823      	ldr	r3, [r4, #0]
   19af4:	f243 310e 	movw	r1, #13070	; 0x330e
   19af8:	f64a 32cd 	movw	r2, #43981	; 0xabcd
   19afc:	63a8      	str	r0, [r5, #56]
   19afe:	6b9b      	ldr	r3, [r3, #56]
   19b00:	8019      	strh	r1, [r3, #0]
   19b02:	f241 2134 	movw	r1, #4660	; 0x1234
   19b06:	805a      	strh	r2, [r3, #2]
   19b08:	f24e 626d 	movw	r2, #58989	; 0xe66d
   19b0c:	8099      	strh	r1, [r3, #4]
   19b0e:	f64d 61ec 	movw	r1, #57068	; 0xdeec
   19b12:	80da      	strh	r2, [r3, #6]
   19b14:	f04f 0205 	mov.w	r2, #5	; 0x5
   19b18:	8119      	strh	r1, [r3, #8]
   19b1a:	f04f 010b 	mov.w	r1, #11	; 0xb
   19b1e:	815a      	strh	r2, [r3, #10]
   19b20:	2200      	movs	r2, #0
   19b22:	8199      	strh	r1, [r3, #12]
   19b24:	2101      	movs	r1, #1
   19b26:	6119      	str	r1, [r3, #16]
   19b28:	615a      	str	r2, [r3, #20]
   19b2a:	e7db      	b.n	19ae4 <srand+0xc>
   19b2c:	20000188 	.word	0x20000188

00019b30 <_wrapup_reent>:
   19b30:	b570      	push	{r4, r5, r6, lr}
   19b32:	4606      	mov	r6, r0
   19b34:	b198      	cbz	r0, 19b5e <_wrapup_reent+0x2e>
   19b36:	f106 0248 	add.w	r2, r6, #72	; 0x48
   19b3a:	6853      	ldr	r3, [r2, #4]
   19b3c:	f113 34ff 	adds.w	r4, r3, #4294967295	; 0xffffffff
   19b40:	d408      	bmi.n	19b54 <_wrapup_reent+0x24>
   19b42:	3302      	adds	r3, #2
   19b44:	eb02 0583 	add.w	r5, r2, r3, lsl #2
   19b48:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   19b4c:	4798      	blx	r3
   19b4e:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
   19b52:	d5f9      	bpl.n	19b48 <_wrapup_reent+0x18>
   19b54:	6ab3      	ldr	r3, [r6, #40]
   19b56:	b10b      	cbz	r3, 19b5c <_wrapup_reent+0x2c>
   19b58:	4630      	mov	r0, r6
   19b5a:	4798      	blx	r3
   19b5c:	bd70      	pop	{r4, r5, r6, pc}
   19b5e:	4b01      	ldr	r3, [pc, #4]	(19b64 <_wrapup_reent+0x34>)
   19b60:	681e      	ldr	r6, [r3, #0]
   19b62:	e7e8      	b.n	19b36 <_wrapup_reent+0x6>
   19b64:	20000188 	.word	0x20000188

00019b68 <cleanup_glue>:
   19b68:	b530      	push	{r4, r5, lr}
   19b6a:	460c      	mov	r4, r1
   19b6c:	6809      	ldr	r1, [r1, #0]
   19b6e:	4605      	mov	r5, r0
   19b70:	b109      	cbz	r1, 19b76 <cleanup_glue+0xe>
   19b72:	f7ff fff9 	bl	19b68 <cleanup_glue>
   19b76:	4628      	mov	r0, r5
   19b78:	4621      	mov	r1, r4
   19b7a:	f002 ffeb 	bl	1cb54 <_free_r>
   19b7e:	bd30      	pop	{r4, r5, pc}

00019b80 <_reclaim_reent>:
   19b80:	4b2b      	ldr	r3, [pc, #172]	(19c30 <_reclaim_reent+0xb0>)
   19b82:	b570      	push	{r4, r5, r6, lr}
   19b84:	4605      	mov	r5, r0
   19b86:	681b      	ldr	r3, [r3, #0]
   19b88:	4298      	cmp	r0, r3
   19b8a:	d04f      	beq.n	19c2c <_reclaim_reent+0xac>
   19b8c:	6a42      	ldr	r2, [r0, #36]
   19b8e:	4611      	mov	r1, r2
   19b90:	b1ba      	cbz	r2, 19bc2 <_reclaim_reent+0x42>
   19b92:	68d3      	ldr	r3, [r2, #12]
   19b94:	b1ab      	cbz	r3, 19bc2 <_reclaim_reent+0x42>
   19b96:	2600      	movs	r6, #0
   19b98:	5999      	ldr	r1, [r3, r6]
   19b9a:	b141      	cbz	r1, 19bae <_reclaim_reent+0x2e>
   19b9c:	680c      	ldr	r4, [r1, #0]
   19b9e:	4628      	mov	r0, r5
   19ba0:	f002 ffd8 	bl	1cb54 <_free_r>
   19ba4:	4621      	mov	r1, r4
   19ba6:	2c00      	cmp	r4, #0
   19ba8:	d1f8      	bne.n	19b9c <_reclaim_reent+0x1c>
   19baa:	6a6a      	ldr	r2, [r5, #36]
   19bac:	68d3      	ldr	r3, [r2, #12]
   19bae:	3604      	adds	r6, #4
   19bb0:	2e3c      	cmp	r6, #60
   19bb2:	d001      	beq.n	19bb8 <_reclaim_reent+0x38>
   19bb4:	68d3      	ldr	r3, [r2, #12]
   19bb6:	e7ef      	b.n	19b98 <_reclaim_reent+0x18>
   19bb8:	4619      	mov	r1, r3
   19bba:	4628      	mov	r0, r5
   19bbc:	f002 ffca 	bl	1cb54 <_free_r>
   19bc0:	6a69      	ldr	r1, [r5, #36]
   19bc2:	6809      	ldr	r1, [r1, #0]
   19bc4:	b111      	cbz	r1, 19bcc <_reclaim_reent+0x4c>
   19bc6:	4628      	mov	r0, r5
   19bc8:	f002 ffc4 	bl	1cb54 <_free_r>
   19bcc:	6969      	ldr	r1, [r5, #20]
   19bce:	b111      	cbz	r1, 19bd6 <_reclaim_reent+0x56>
   19bd0:	4628      	mov	r0, r5
   19bd2:	f002 ffbf 	bl	1cb54 <_free_r>
   19bd6:	6a69      	ldr	r1, [r5, #36]
   19bd8:	b111      	cbz	r1, 19be0 <_reclaim_reent+0x60>
   19bda:	4628      	mov	r0, r5
   19bdc:	f002 ffba 	bl	1cb54 <_free_r>
   19be0:	6ba9      	ldr	r1, [r5, #56]
   19be2:	b111      	cbz	r1, 19bea <_reclaim_reent+0x6a>
   19be4:	4628      	mov	r0, r5
   19be6:	f002 ffb5 	bl	1cb54 <_free_r>
   19bea:	6be9      	ldr	r1, [r5, #60]
   19bec:	b111      	cbz	r1, 19bf4 <_reclaim_reent+0x74>
   19bee:	4628      	mov	r0, r5
   19bf0:	f002 ffb0 	bl	1cb54 <_free_r>
   19bf4:	6c29      	ldr	r1, [r5, #64]
   19bf6:	b111      	cbz	r1, 19bfe <_reclaim_reent+0x7e>
   19bf8:	4628      	mov	r0, r5
   19bfa:	f002 ffab 	bl	1cb54 <_free_r>
   19bfe:	6cab      	ldr	r3, [r5, #72]
   19c00:	f8d3 1088 	ldr.w	r1, [r3, #136]
   19c04:	b111      	cbz	r1, 19c0c <_reclaim_reent+0x8c>
   19c06:	4628      	mov	r0, r5
   19c08:	f002 ffa4 	bl	1cb54 <_free_r>
   19c0c:	6b69      	ldr	r1, [r5, #52]
   19c0e:	b111      	cbz	r1, 19c16 <_reclaim_reent+0x96>
   19c10:	4628      	mov	r0, r5
   19c12:	f002 ff9f 	bl	1cb54 <_free_r>
   19c16:	69ab      	ldr	r3, [r5, #24]
   19c18:	b143      	cbz	r3, 19c2c <_reclaim_reent+0xac>
   19c1a:	6aab      	ldr	r3, [r5, #40]
   19c1c:	4628      	mov	r0, r5
   19c1e:	4798      	blx	r3
   19c20:	f8d5 10d8 	ldr.w	r1, [r5, #216]
   19c24:	b111      	cbz	r1, 19c2c <_reclaim_reent+0xac>
   19c26:	4628      	mov	r0, r5
   19c28:	f7ff ff9e 	bl	19b68 <cleanup_glue>
   19c2c:	bd70      	pop	{r4, r5, r6, pc}
   19c2e:	46c0      	nop			(mov r8, r8)
   19c30:	20000188 	.word	0x20000188

00019c34 <__srefill_r>:
   19c34:	b570      	push	{r4, r5, r6, lr}
   19c36:	4606      	mov	r6, r0
   19c38:	460c      	mov	r4, r1
   19c3a:	b110      	cbz	r0, 19c42 <__srefill_r+0xe>
   19c3c:	6983      	ldr	r3, [r0, #24]
   19c3e:	2b00      	cmp	r3, #0
   19c40:	d055      	beq.n	19cee <__srefill_r+0xba>
   19c42:	4b47      	ldr	r3, [pc, #284]	(19d60 <__srefill_r+0x12c>)
   19c44:	429c      	cmp	r4, r3
   19c46:	bf08      	it	eq
   19c48:	6834      	ldreq	r4, [r6, #0]
   19c4a:	d008      	beq.n	19c5e <__srefill_r+0x2a>
   19c4c:	4b45      	ldr	r3, [pc, #276]	(19d64 <__srefill_r+0x130>)
   19c4e:	429c      	cmp	r4, r3
   19c50:	bf08      	it	eq
   19c52:	6874      	ldreq	r4, [r6, #4]
   19c54:	d003      	beq.n	19c5e <__srefill_r+0x2a>
   19c56:	4b44      	ldr	r3, [pc, #272]	(19d68 <__srefill_r+0x134>)
   19c58:	429c      	cmp	r4, r3
   19c5a:	bf08      	it	eq
   19c5c:	68b4      	ldreq	r4, [r6, #8]
   19c5e:	89a3      	ldrh	r3, [r4, #12]
   19c60:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   19c64:	bf02      	ittt	eq
   19c66:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
   19c6a:	81a3      	strheq	r3, [r4, #12]
   19c6c:	6e62      	ldreq	r2, [r4, #100]
   19c6e:	4619      	mov	r1, r3
   19c70:	bf04      	itt	eq
   19c72:	f422 5200 	biceq.w	r2, r2, #8192	; 0x2000
   19c76:	6662      	streq	r2, [r4, #100]
   19c78:	2200      	movs	r2, #0
   19c7a:	6062      	str	r2, [r4, #4]
   19c7c:	b29a      	uxth	r2, r3
   19c7e:	f012 0f20 	tst.w	r2, #32	; 0x20
   19c82:	d131      	bne.n	19ce8 <__srefill_r+0xb4>
   19c84:	f012 0f04 	tst.w	r2, #4	; 0x4
   19c88:	d11b      	bne.n	19cc2 <__srefill_r+0x8e>
   19c8a:	f012 0f10 	tst.w	r2, #16	; 0x10
   19c8e:	d04d      	beq.n	19d2c <__srefill_r+0xf8>
   19c90:	f012 0f08 	tst.w	r2, #8	; 0x8
   19c94:	d152      	bne.n	19d3c <__srefill_r+0x108>
   19c96:	f041 0104 	orr.w	r1, r1, #4	; 0x4
   19c9a:	81a1      	strh	r1, [r4, #12]
   19c9c:	6923      	ldr	r3, [r4, #16]
   19c9e:	2b00      	cmp	r3, #0
   19ca0:	d03f      	beq.n	19d22 <__srefill_r+0xee>
   19ca2:	89a3      	ldrh	r3, [r4, #12]
   19ca4:	f013 0f03 	tst.w	r3, #3	; 0x3
   19ca8:	d12c      	bne.n	19d04 <__srefill_r+0xd0>
   19caa:	6922      	ldr	r2, [r4, #16]
   19cac:	4630      	mov	r0, r6
   19cae:	6a21      	ldr	r1, [r4, #32]
   19cb0:	6963      	ldr	r3, [r4, #20]
   19cb2:	6022      	str	r2, [r4, #0]
   19cb4:	6a65      	ldr	r5, [r4, #36]
   19cb6:	47a8      	blx	r5
   19cb8:	2800      	cmp	r0, #0
   19cba:	6060      	str	r0, [r4, #4]
   19cbc:	dd1a      	ble.n	19cf4 <__srefill_r+0xc0>
   19cbe:	2000      	movs	r0, #0
   19cc0:	bd70      	pop	{r4, r5, r6, pc}
   19cc2:	6b61      	ldr	r1, [r4, #52]
   19cc4:	2900      	cmp	r1, #0
   19cc6:	d0e9      	beq.n	19c9c <__srefill_r+0x68>
   19cc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
   19ccc:	4299      	cmp	r1, r3
   19cce:	d002      	beq.n	19cd6 <__srefill_r+0xa2>
   19cd0:	4630      	mov	r0, r6
   19cd2:	f002 ff3f 	bl	1cb54 <_free_r>
   19cd6:	6c23      	ldr	r3, [r4, #64]
   19cd8:	2000      	movs	r0, #0
   19cda:	6360      	str	r0, [r4, #52]
   19cdc:	6063      	str	r3, [r4, #4]
   19cde:	2b00      	cmp	r3, #0
   19ce0:	d0dc      	beq.n	19c9c <__srefill_r+0x68>
   19ce2:	6be3      	ldr	r3, [r4, #60]
   19ce4:	6023      	str	r3, [r4, #0]
   19ce6:	e7eb      	b.n	19cc0 <__srefill_r+0x8c>
   19ce8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19cec:	e7e8      	b.n	19cc0 <__srefill_r+0x8c>
   19cee:	f002 fe79 	bl	1c9e4 <__sinit>
   19cf2:	e7a6      	b.n	19c42 <__srefill_r+0xe>
   19cf4:	d10c      	bne.n	19d10 <__srefill_r+0xdc>
   19cf6:	89a3      	ldrh	r3, [r4, #12]
   19cf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19cfc:	f043 0320 	orr.w	r3, r3, #32	; 0x20
   19d00:	81a3      	strh	r3, [r4, #12]
   19d02:	e7dd      	b.n	19cc0 <__srefill_r+0x8c>
   19d04:	4b19      	ldr	r3, [pc, #100]	(19d6c <__srefill_r+0x138>)
   19d06:	491a      	ldr	r1, [pc, #104]	(19d70 <__srefill_r+0x13c>)
   19d08:	6818      	ldr	r0, [r3, #0]
   19d0a:	f003 f9bb 	bl	1d084 <_fwalk>
   19d0e:	e7cc      	b.n	19caa <__srefill_r+0x76>
   19d10:	2300      	movs	r3, #0
   19d12:	6063      	str	r3, [r4, #4]
   19d14:	89a3      	ldrh	r3, [r4, #12]
   19d16:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19d1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   19d1e:	81a3      	strh	r3, [r4, #12]
   19d20:	e7ce      	b.n	19cc0 <__srefill_r+0x8c>
   19d22:	4630      	mov	r0, r6
   19d24:	4621      	mov	r1, r4
   19d26:	f7ff faed 	bl	19304 <__smakebuf_r>
   19d2a:	e7ba      	b.n	19ca2 <__srefill_r+0x6e>
   19d2c:	2209      	movs	r2, #9
   19d2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   19d32:	60f2      	str	r2, [r6, #12]
   19d34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19d38:	81a3      	strh	r3, [r4, #12]
   19d3a:	e7c1      	b.n	19cc0 <__srefill_r+0x8c>
   19d3c:	4630      	mov	r0, r6
   19d3e:	4621      	mov	r1, r4
   19d40:	f002 fcda 	bl	1c6f8 <_fflush_r>
   19d44:	2800      	cmp	r0, #0
   19d46:	d1cf      	bne.n	19ce8 <__srefill_r+0xb4>
   19d48:	89a3      	ldrh	r3, [r4, #12]
   19d4a:	f64f 71f7 	movw	r1, #65527	; 0xfff7
   19d4e:	f2c0 0100 	movt	r1, #0	; 0x0
   19d52:	60a0      	str	r0, [r4, #8]
   19d54:	ea03 0101 	and.w	r1, r3, r1
   19d58:	61a0      	str	r0, [r4, #24]
   19d5a:	81a1      	strh	r1, [r4, #12]
   19d5c:	e79b      	b.n	19c96 <__srefill_r+0x62>
   19d5e:	46c0      	nop			(mov r8, r8)
   19d60:	0001eeec 	.word	0x0001eeec
   19d64:	0001ef0c 	.word	0x0001ef0c
   19d68:	0001ef2c 	.word	0x0001ef2c
   19d6c:	0001ee70 	.word	0x0001ee70
   19d70:	00019d75 	.word	0x00019d75

00019d74 <lflush>:
   19d74:	8983      	ldrh	r3, [r0, #12]
   19d76:	b500      	push	{lr}
   19d78:	f003 0309 	and.w	r3, r3, #9	; 0x9
   19d7c:	2b09      	cmp	r3, #9
   19d7e:	d001      	beq.n	19d84 <lflush+0x10>
   19d80:	2000      	movs	r0, #0
   19d82:	bd00      	pop	{pc}
   19d84:	f002 fd5c 	bl	1c840 <fflush>
   19d88:	e7fb      	b.n	19d82 <lflush+0xe>
   19d8a:	46c0      	nop			(mov r8, r8)

00019d8c <_sbrk_r>:
   19d8c:	b530      	push	{r4, r5, lr}
   19d8e:	4d08      	ldr	r5, [pc, #32]	(19db0 <_sbrk_r+0x24>)
   19d90:	4604      	mov	r4, r0
   19d92:	4608      	mov	r0, r1
   19d94:	2300      	movs	r3, #0
   19d96:	602b      	str	r3, [r5, #0]
   19d98:	f7f9 fe84 	bl	13aa4 <_sbrk>
   19d9c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   19da0:	d000      	beq.n	19da4 <_sbrk_r+0x18>
   19da2:	bd30      	pop	{r4, r5, pc}
   19da4:	682b      	ldr	r3, [r5, #0]
   19da6:	2b00      	cmp	r3, #0
   19da8:	d0fb      	beq.n	19da2 <_sbrk_r+0x16>
   19daa:	60e3      	str	r3, [r4, #12]
   19dac:	e7f9      	b.n	19da2 <_sbrk_r+0x16>
   19dae:	46c0      	nop			(mov r8, r8)
   19db0:	20002dd8 	.word	0x20002dd8

00019db4 <__sclose>:
   19db4:	b500      	push	{lr}
   19db6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   19dba:	f001 fc8f 	bl	1b6dc <_close_r>
   19dbe:	bd00      	pop	{pc}

00019dc0 <__sseek>:
   19dc0:	b510      	push	{r4, lr}
   19dc2:	460c      	mov	r4, r1
   19dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   19dc8:	f003 f9cc 	bl	1d164 <_lseek_r>
   19dcc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   19dd0:	bf15      	itete	ne
   19dd2:	6560      	strne	r0, [r4, #84]
   19dd4:	89a3      	ldrheq	r3, [r4, #12]
   19dd6:	89a3      	ldrhne	r3, [r4, #12]
   19dd8:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   19ddc:	bf16      	itet	ne
   19dde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   19de2:	81a3      	strheq	r3, [r4, #12]
   19de4:	81a3      	strhne	r3, [r4, #12]
   19de6:	bd10      	pop	{r4, pc}

00019de8 <__swrite>:
   19de8:	b5f0      	push	{r4, r5, r6, r7, lr}
   19dea:	461e      	mov	r6, r3
   19dec:	898b      	ldrh	r3, [r1, #12]
   19dee:	4605      	mov	r5, r0
   19df0:	460c      	mov	r4, r1
   19df2:	4617      	mov	r7, r2
   19df4:	f413 7f80 	tst.w	r3, #256	; 0x100
   19df8:	d006      	beq.n	19e08 <__swrite+0x20>
   19dfa:	2302      	movs	r3, #2
   19dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   19e00:	2200      	movs	r2, #0
   19e02:	f003 f9af 	bl	1d164 <_lseek_r>
   19e06:	89a3      	ldrh	r3, [r4, #12]
   19e08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   19e0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   19e10:	81a3      	strh	r3, [r4, #12]
   19e12:	4628      	mov	r0, r5
   19e14:	463a      	mov	r2, r7
   19e16:	4633      	mov	r3, r6
   19e18:	f001 fbcc 	bl	1b5b4 <_write_r>
   19e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19e1e:	46c0      	nop			(mov r8, r8)

00019e20 <__sread>:
   19e20:	b510      	push	{r4, lr}
   19e22:	460c      	mov	r4, r1
   19e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   19e28:	f003 ff3c 	bl	1dca4 <_read_r>
   19e2c:	2800      	cmp	r0, #0
   19e2e:	db03      	blt.n	19e38 <__sread+0x18>
   19e30:	6d63      	ldr	r3, [r4, #84]
   19e32:	181b      	adds	r3, r3, r0
   19e34:	6563      	str	r3, [r4, #84]
   19e36:	bd10      	pop	{r4, pc}
   19e38:	89a3      	ldrh	r3, [r4, #12]
   19e3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   19e3e:	81a3      	strh	r3, [r4, #12]
   19e40:	e7f9      	b.n	19e36 <__sread+0x16>
   19e42:	46c0      	nop			(mov r8, r8)

00019e44 <strcmp>:
   19e44:	ea41 0300 	orr.w	r3, r1, r0
   19e48:	f013 0f03 	tst.w	r3, #3	; 0x3
   19e4c:	d103      	bne.n	19e56 <strcmp+0x12>
   19e4e:	6803      	ldr	r3, [r0, #0]
   19e50:	680a      	ldr	r2, [r1, #0]
   19e52:	4293      	cmp	r3, r2
   19e54:	d016      	beq.n	19e84 <strcmp+0x40>
   19e56:	7803      	ldrb	r3, [r0, #0]
   19e58:	b15b      	cbz	r3, 19e72 <strcmp+0x2e>
   19e5a:	780a      	ldrb	r2, [r1, #0]
   19e5c:	4293      	cmp	r3, r2
   19e5e:	d004      	beq.n	19e6a <strcmp+0x26>
   19e60:	e008      	b.n	19e74 <strcmp+0x30>
   19e62:	780a      	ldrb	r2, [r1, #0]
   19e64:	3001      	adds	r0, #1
   19e66:	4293      	cmp	r3, r2
   19e68:	d104      	bne.n	19e74 <strcmp+0x30>
   19e6a:	7843      	ldrb	r3, [r0, #1]
   19e6c:	3101      	adds	r1, #1
   19e6e:	2b00      	cmp	r3, #0
   19e70:	d1f7      	bne.n	19e62 <strcmp+0x1e>
   19e72:	780a      	ldrb	r2, [r1, #0]
   19e74:	1a98      	subs	r0, r3, r2
   19e76:	4770      	bx	lr
   19e78:	f850 3f04 	ldr.w	r3, [r0, #4]!
   19e7c:	f851 2f04 	ldr.w	r2, [r1, #4]!
   19e80:	4293      	cmp	r3, r2
   19e82:	d1e8      	bne.n	19e56 <strcmp+0x12>
   19e84:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   19e88:	ea22 0303 	bic.w	r3, r2, r3
   19e8c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   19e90:	d0f2      	beq.n	19e78 <strcmp+0x34>
   19e92:	2000      	movs	r0, #0
   19e94:	e7ef      	b.n	19e76 <strcmp+0x32>
   19e96:	46c0      	nop			(mov r8, r8)

00019e98 <__sprint_r>:
   19e98:	6893      	ldr	r3, [r2, #8]
   19e9a:	b510      	push	{r4, lr}
   19e9c:	4614      	mov	r4, r2
   19e9e:	b913      	cbnz	r3, 19ea6 <__sprint_r+0xe>
   19ea0:	4618      	mov	r0, r3
   19ea2:	6053      	str	r3, [r2, #4]
   19ea4:	bd10      	pop	{r4, pc}
   19ea6:	f002 ff33 	bl	1cd10 <__sfvwrite_r>
   19eaa:	2300      	movs	r3, #0
   19eac:	60a3      	str	r3, [r4, #8]
   19eae:	6063      	str	r3, [r4, #4]
   19eb0:	e7f8      	b.n	19ea4 <__sprint_r+0xc>
   19eb2:	46c0      	nop			(mov r8, r8)

00019eb4 <_vfprintf_r>:
   19eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19eb8:	f5ad 6dac 	sub.w	sp, sp, #1376	; 0x560
   19ebc:	468b      	mov	fp, r1
   19ebe:	4617      	mov	r7, r2
   19ec0:	9009      	str	r0, [sp, #36]
   19ec2:	4699      	mov	r9, r3
   19ec4:	f003 f920 	bl	1d108 <_localeconv_r>
   19ec8:	6800      	ldr	r0, [r0, #0]
   19eca:	9018      	str	r0, [sp, #96]
   19ecc:	9809      	ldr	r0, [sp, #36]
   19ece:	b118      	cbz	r0, 19ed8 <_vfprintf_r+0x24>
   19ed0:	6983      	ldr	r3, [r0, #24]
   19ed2:	2b00      	cmp	r3, #0
   19ed4:	f000 815c 	beq.w	1a190 <_vfprintf_r+0x2dc>
   19ed8:	f8df 3b24 	ldr.w	r3, [pc, #2852]	; 1aa00 <_vfprintf_r+0xb4c>
   19edc:	459b      	cmp	fp, r3
   19ede:	f000 815e 	beq.w	1a19e <_vfprintf_r+0x2ea>
   19ee2:	f8df 3b20 	ldr.w	r3, [pc, #2848]	; 1aa04 <_vfprintf_r+0xb50>
   19ee6:	459b      	cmp	fp, r3
   19ee8:	f000 874a 	beq.w	1ad80 <_vfprintf_r+0xecc>
   19eec:	f8df 3b18 	ldr.w	r3, [pc, #2840]	; 1aa08 <_vfprintf_r+0xb54>
   19ef0:	459b      	cmp	fp, r3
   19ef2:	bf04      	itt	eq
   19ef4:	9b09      	ldreq	r3, [sp, #36]
   19ef6:	f8d3 b008 	ldreq.w	fp, [r3, #8]
   19efa:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   19efe:	b293      	uxth	r3, r2
   19f00:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   19f04:	d10a      	bne.n	19f1c <_vfprintf_r+0x68>
   19f06:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   19f0a:	f8db 3064 	ldr.w	r3, [fp, #100]
   19f0e:	f8ab 200c 	strh.w	r2, [fp, #12]
   19f12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   19f16:	f8cb 3064 	str.w	r3, [fp, #100]
   19f1a:	b293      	uxth	r3, r2
   19f1c:	f013 0f08 	tst.w	r3, #8	; 0x8
   19f20:	f001 81b9 	beq.w	1b296 <_vfprintf_r+0x13e2>
   19f24:	f8db 1010 	ldr.w	r1, [fp, #16]
   19f28:	2900      	cmp	r1, #0
   19f2a:	f001 81b4 	beq.w	1b296 <_vfprintf_r+0x13e2>
   19f2e:	f003 031a 	and.w	r3, r3, #26	; 0x1a
   19f32:	2b0a      	cmp	r3, #10
   19f34:	f000 80e6 	beq.w	1a104 <_vfprintf_r+0x250>
   19f38:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   19f3c:	2300      	movs	r3, #0
   19f3e:	360c      	adds	r6, #12
   19f40:	930d      	str	r3, [sp, #52]
   19f42:	9314      	str	r3, [sp, #80]
   19f44:	2400      	movs	r4, #0
   19f46:	9316      	str	r3, [sp, #88]
   19f48:	f50d 6298 	add.w	r2, sp, #1216	; 0x4c0
   19f4c:	930b      	str	r3, [sp, #44]
   19f4e:	320c      	adds	r2, #12
   19f50:	9317      	str	r3, [sp, #92]
   19f52:	f50d 63a0 	add.w	r3, sp, #1280	; 0x500
   19f56:	9415      	str	r4, [sp, #84]
   19f58:	330c      	adds	r3, #12
   19f5a:	f50d 648c 	add.w	r4, sp, #1120	; 0x460
   19f5e:	f8cd 2534 	str.w	r2, [sp, #1332]
   19f62:	3328      	adds	r3, #40
   19f64:	2200      	movs	r2, #0
   19f66:	340b      	adds	r4, #11
   19f68:	f8cd 253c 	str.w	r2, [sp, #1340]
   19f6c:	f8cd 2538 	str.w	r2, [sp, #1336]
   19f70:	9313      	str	r3, [sp, #76]
   19f72:	9404      	str	r4, [sp, #16]
   19f74:	783b      	ldrb	r3, [r7, #0]
   19f76:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
   19f7a:	bf18      	it	ne
   19f7c:	2201      	movne	r2, #1
   19f7e:	2b00      	cmp	r3, #0
   19f80:	bf0c      	ite	eq
   19f82:	2200      	moveq	r2, #0
   19f84:	f002 0201 	andne.w	r2, r2, #1	; 0x1
   19f88:	b33a      	cbz	r2, 19fda <_vfprintf_r+0x126>
   19f8a:	46b8      	mov	r8, r7
   19f8c:	f818 3f01 	ldrb.w	r3, [r8, #1]!
   19f90:	1e1a      	subs	r2, r3, #0
   19f92:	bf18      	it	ne
   19f94:	2201      	movne	r2, #1
   19f96:	2b25      	cmp	r3, #37
   19f98:	bf0c      	ite	eq
   19f9a:	2200      	moveq	r2, #0
   19f9c:	f002 0201 	andne.w	r2, r2, #1	; 0x1
   19fa0:	2a00      	cmp	r2, #0
   19fa2:	d1f3      	bne.n	19f8c <_vfprintf_r+0xd8>
   19fa4:	ebb8 0a07 	subs.w	sl, r8, r7
   19fa8:	bf08      	it	eq
   19faa:	4647      	moveq	r7, r8
   19fac:	d015      	beq.n	19fda <_vfprintf_r+0x126>
   19fae:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   19fb2:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   19fb6:	3401      	adds	r4, #1
   19fb8:	6037      	str	r7, [r6, #0]
   19fba:	2c07      	cmp	r4, #7
   19fbc:	4455      	add	r5, sl
   19fbe:	f8c6 a004 	str.w	sl, [r6, #4]
   19fc2:	f8cd 553c 	str.w	r5, [sp, #1340]
   19fc6:	f8cd 4538 	str.w	r4, [sp, #1336]
   19fca:	dc7a      	bgt.n	1a0c2 <_vfprintf_r+0x20e>
   19fcc:	3608      	adds	r6, #8
   19fce:	980b      	ldr	r0, [sp, #44]
   19fd0:	4647      	mov	r7, r8
   19fd2:	4450      	add	r0, sl
   19fd4:	900b      	str	r0, [sp, #44]
   19fd6:	f898 3000 	ldrb.w	r3, [r8]
   19fda:	2b00      	cmp	r3, #0
   19fdc:	d07d      	beq.n	1a0da <_vfprintf_r+0x226>
   19fde:	f04f 0100 	mov.w	r1, #0	; 0x0
   19fe2:	1c7b      	adds	r3, r7, #1
   19fe4:	f88d 155f 	strb.w	r1, [sp, #1375]
   19fe8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
   19fec:	212b      	movs	r1, #43
   19fee:	f04f 0c20 	mov.w	ip, #32	; 0x20
   19ff2:	2200      	movs	r2, #0
   19ff4:	f8cd 901c 	str.w	r9, [sp, #28]
   19ff8:	920a      	str	r2, [sp, #40]
   19ffa:	9206      	str	r2, [sp, #24]
   19ffc:	461f      	mov	r7, r3
   19ffe:	f817 2b01 	ldrb.w	r2, [r7], #1
   1a002:	f1a2 0320 	sub.w	r3, r2, #32	; 0x20
   1a006:	2b58      	cmp	r3, #88
   1a008:	f200 8181 	bhi.w	1a30e <_vfprintf_r+0x45a>
   1a00c:	e8df f013 	tbh	[pc, r3, lsl #1]
   1a010:	017f0193 	.word	0x017f0193
   1a014:	019e017f 	.word	0x019e017f
   1a018:	017f017f 	.word	0x017f017f
   1a01c:	017f017f 	.word	0x017f017f
   1a020:	017f017f 	.word	0x017f017f
   1a024:	01b001a6 	.word	0x01b001a6
   1a028:	01b6017f 	.word	0x01b6017f
   1a02c:	017f01bd 	.word	0x017f01bd
   1a030:	01e501dd 	.word	0x01e501dd
   1a034:	01e501e5 	.word	0x01e501e5
   1a038:	01e501e5 	.word	0x01e501e5
   1a03c:	01e501e5 	.word	0x01e501e5
   1a040:	01e501e5 	.word	0x01e501e5
   1a044:	017f017f 	.word	0x017f017f
   1a048:	017f017f 	.word	0x017f017f
   1a04c:	017f017f 	.word	0x017f017f
   1a050:	017f017f 	.word	0x017f017f
   1a054:	017f017f 	.word	0x017f017f
   1a058:	020b01f6 	.word	0x020b01f6
   1a05c:	020b017f 	.word	0x020b017f
   1a060:	017f017f 	.word	0x017f017f
   1a064:	017f017f 	.word	0x017f017f
   1a068:	017f0242 	.word	0x017f0242
   1a06c:	024a017f 	.word	0x024a017f
   1a070:	017f017f 	.word	0x017f017f
   1a074:	017f017f 	.word	0x017f017f
   1a078:	025b017f 	.word	0x025b017f
   1a07c:	017f017f 	.word	0x017f017f
   1a080:	017f0280 	.word	0x017f0280
   1a084:	017f017f 	.word	0x017f017f
   1a088:	017f017f 	.word	0x017f017f
   1a08c:	017f017f 	.word	0x017f017f
   1a090:	017f017f 	.word	0x017f017f
   1a094:	026d017f 	.word	0x026d017f
   1a098:	020b0292 	.word	0x020b0292
   1a09c:	020b020b 	.word	0x020b020b
   1a0a0:	029202a2 	.word	0x029202a2
   1a0a4:	017f017f 	.word	0x017f017f
   1a0a8:	017f02aa 	.word	0x017f02aa
   1a0ac:	02c102b2 	.word	0x02c102b2
   1a0b0:	02e802d2 	.word	0x02e802d2
   1a0b4:	02f0017f 	.word	0x02f0017f
   1a0b8:	0319017f 	.word	0x0319017f
   1a0bc:	017f017f 	.word	0x017f017f
   1a0c0:	00cb      	.short	0x00cb
   1a0c2:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1a0c6:	9809      	ldr	r0, [sp, #36]
   1a0c8:	4659      	mov	r1, fp
   1a0ca:	3204      	adds	r2, #4
   1a0cc:	f7ff fee4 	bl	19e98 <__sprint_r>
   1a0d0:	b958      	cbnz	r0, 1a0ea <_vfprintf_r+0x236>
   1a0d2:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1a0d6:	360c      	adds	r6, #12
   1a0d8:	e779      	b.n	19fce <_vfprintf_r+0x11a>
   1a0da:	f8dd 353c 	ldr.w	r3, [sp, #1340]
   1a0de:	2b00      	cmp	r3, #0
   1a0e0:	f041 805a 	bne.w	1b198 <_vfprintf_r+0x12e4>
   1a0e4:	2300      	movs	r3, #0
   1a0e6:	f8cd 3538 	str.w	r3, [sp, #1336]
   1a0ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   1a0ee:	f013 0f40 	tst.w	r3, #64	; 0x40
   1a0f2:	d002      	beq.n	1a0fa <_vfprintf_r+0x246>
   1a0f4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
   1a0f8:	940b      	str	r4, [sp, #44]
   1a0fa:	980b      	ldr	r0, [sp, #44]
   1a0fc:	f50d 6dac 	add.w	sp, sp, #1376	; 0x560
   1a100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a104:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   1a108:	2b00      	cmp	r3, #0
   1a10a:	f6ff af15 	blt.w	19f38 <_vfprintf_r+0x84>
   1a10e:	f8db 3020 	ldr.w	r3, [fp, #32]
   1a112:	f022 0202 	bic.w	r2, r2, #2	; 0x2
   1a116:	f8bb 400e 	ldrh.w	r4, [fp, #14]
   1a11a:	f8ad 2470 	strh.w	r2, [sp, #1136]
   1a11e:	463a      	mov	r2, r7
   1a120:	f8cd 3484 	str.w	r3, [sp, #1156]
   1a124:	f8db 3028 	ldr.w	r3, [fp, #40]
   1a128:	f8ad 4472 	strh.w	r4, [sp, #1138]
   1a12c:	f50d 648c 	add.w	r4, sp, #1120	; 0x460
   1a130:	3404      	adds	r4, #4
   1a132:	9809      	ldr	r0, [sp, #36]
   1a134:	f8cd 348c 	str.w	r3, [sp, #1164]
   1a138:	ab1c      	add	r3, sp, #112
   1a13a:	3b0c      	subs	r3, #12
   1a13c:	4621      	mov	r1, r4
   1a13e:	f8cd 3464 	str.w	r3, [sp, #1124]
   1a142:	f8cd 3474 	str.w	r3, [sp, #1140]
   1a146:	f44f 6380 	mov.w	r3, #1024	; 0x400
   1a14a:	f8cd 346c 	str.w	r3, [sp, #1132]
   1a14e:	f8cd 3478 	str.w	r3, [sp, #1144]
   1a152:	2300      	movs	r3, #0
   1a154:	f8cd 347c 	str.w	r3, [sp, #1148]
   1a158:	464b      	mov	r3, r9
   1a15a:	f7ff feab 	bl	19eb4 <_vfprintf_r>
   1a15e:	2800      	cmp	r0, #0
   1a160:	900b      	str	r0, [sp, #44]
   1a162:	db09      	blt.n	1a178 <_vfprintf_r+0x2c4>
   1a164:	4621      	mov	r1, r4
   1a166:	9809      	ldr	r0, [sp, #36]
   1a168:	f002 fac6 	bl	1c6f8 <_fflush_r>
   1a16c:	990b      	ldr	r1, [sp, #44]
   1a16e:	2800      	cmp	r0, #0
   1a170:	bf18      	it	ne
   1a172:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
   1a176:	910b      	str	r1, [sp, #44]
   1a178:	f8bd 3470 	ldrh.w	r3, [sp, #1136]
   1a17c:	f013 0f40 	tst.w	r3, #64	; 0x40
   1a180:	d0bb      	beq.n	1a0fa <_vfprintf_r+0x246>
   1a182:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   1a186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1a18a:	f8ab 300c 	strh.w	r3, [fp, #12]
   1a18e:	e7b4      	b.n	1a0fa <_vfprintf_r+0x246>
   1a190:	f002 fc28 	bl	1c9e4 <__sinit>
   1a194:	f8df 3868 	ldr.w	r3, [pc, #2152]	; 1aa00 <_vfprintf_r+0xb4c>
   1a198:	459b      	cmp	fp, r3
   1a19a:	f47f aea2 	bne.w	19ee2 <_vfprintf_r+0x2e>
   1a19e:	9909      	ldr	r1, [sp, #36]
   1a1a0:	f8d1 b000 	ldr.w	fp, [r1]
   1a1a4:	e6a9      	b.n	19efa <_vfprintf_r+0x46>
   1a1a6:	9b06      	ldr	r3, [sp, #24]
   1a1a8:	9211      	str	r2, [sp, #68]
   1a1aa:	f8df 2860 	ldr.w	r2, [pc, #2144]	; 1aa0c <_vfprintf_r+0xb58>
   1a1ae:	f013 0f10 	tst.w	r3, #16	; 0x10
   1a1b2:	9217      	str	r2, [sp, #92]
   1a1b4:	f000 81b5 	beq.w	1a522 <_vfprintf_r+0x66e>
   1a1b8:	9807      	ldr	r0, [sp, #28]
   1a1ba:	1d04      	adds	r4, r0, #4
   1a1bc:	6803      	ldr	r3, [r0, #0]
   1a1be:	9806      	ldr	r0, [sp, #24]
   1a1c0:	1e19      	subs	r1, r3, #0
   1a1c2:	bf18      	it	ne
   1a1c4:	2101      	movne	r1, #1
   1a1c6:	4208      	tst	r0, r1
   1a1c8:	d00a      	beq.n	1a1e0 <_vfprintf_r+0x32c>
   1a1ca:	9911      	ldr	r1, [sp, #68]
   1a1cc:	2230      	movs	r2, #48
   1a1ce:	f88d 255c 	strb.w	r2, [sp, #1372]
   1a1d2:	9a06      	ldr	r2, [sp, #24]
   1a1d4:	f88d 155d 	strb.w	r1, [sp, #1373]
   1a1d8:	2101      	movs	r1, #1
   1a1da:	f042 0202 	orr.w	r2, r2, #2	; 0x2
   1a1de:	9206      	str	r2, [sp, #24]
   1a1e0:	2202      	movs	r2, #2
   1a1e2:	f04f 0000 	mov.w	r0, #0	; 0x0
   1a1e6:	f88d 055f 	strb.w	r0, [sp, #1375]
   1a1ea:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1a1ee:	bfa2      	ittt	ge
   1a1f0:	9806      	ldrge	r0, [sp, #24]
   1a1f2:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
   1a1f6:	9006      	strge	r0, [sp, #24]
   1a1f8:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1a1fc:	bf18      	it	ne
   1a1fe:	f041 0101 	orrne.w	r1, r1, #1	; 0x1
   1a202:	2900      	cmp	r1, #0
   1a204:	f000 83e7 	beq.w	1a9d6 <_vfprintf_r+0xb22>
   1a208:	2a01      	cmp	r2, #1
   1a20a:	f000 8561 	beq.w	1acd0 <_vfprintf_r+0xe1c>
   1a20e:	2a02      	cmp	r2, #2
   1a210:	f000 854d 	beq.w	1acae <_vfprintf_r+0xdfa>
   1a214:	9913      	ldr	r1, [sp, #76]
   1a216:	910e      	str	r1, [sp, #56]
   1a218:	f003 0207 	and.w	r2, r3, #7	; 0x7
   1a21c:	3230      	adds	r2, #48
   1a21e:	08db      	lsrs	r3, r3, #3
   1a220:	f801 2d01 	strb.w	r2, [r1, #-1]!
   1a224:	d1f8      	bne.n	1a218 <_vfprintf_r+0x364>
   1a226:	9b06      	ldr	r3, [sp, #24]
   1a228:	910e      	str	r1, [sp, #56]
   1a22a:	f013 0f01 	tst.w	r3, #1	; 0x1
   1a22e:	f040 85d7 	bne.w	1ade0 <_vfprintf_r+0xf2c>
   1a232:	9813      	ldr	r0, [sp, #76]
   1a234:	1a40      	subs	r0, r0, r1
   1a236:	900c      	str	r0, [sp, #48]
   1a238:	9b0c      	ldr	r3, [sp, #48]
   1a23a:	f8cd 8048 	str.w	r8, [sp, #72]
   1a23e:	4543      	cmp	r3, r8
   1a240:	bfb8      	it	lt
   1a242:	4643      	movlt	r3, r8
   1a244:	9308      	str	r3, [sp, #32]
   1a246:	f89d 355f 	ldrb.w	r3, [sp, #1375]
   1a24a:	9407      	str	r4, [sp, #28]
   1a24c:	b113      	cbz	r3, 1a254 <_vfprintf_r+0x3a0>
   1a24e:	9b08      	ldr	r3, [sp, #32]
   1a250:	3301      	adds	r3, #1
   1a252:	9308      	str	r3, [sp, #32]
   1a254:	9c06      	ldr	r4, [sp, #24]
   1a256:	f014 0402 	ands.w	r4, r4, #2	; 0x2
   1a25a:	9410      	str	r4, [sp, #64]
   1a25c:	d002      	beq.n	1a264 <_vfprintf_r+0x3b0>
   1a25e:	9808      	ldr	r0, [sp, #32]
   1a260:	3002      	adds	r0, #2
   1a262:	9008      	str	r0, [sp, #32]
   1a264:	9906      	ldr	r1, [sp, #24]
   1a266:	f011 0184 	ands.w	r1, r1, #132	; 0x84
   1a26a:	910f      	str	r1, [sp, #60]
   1a26c:	f040 8210 	bne.w	1a690 <_vfprintf_r+0x7dc>
   1a270:	9a0a      	ldr	r2, [sp, #40]
   1a272:	9b08      	ldr	r3, [sp, #32]
   1a274:	ebc3 0802 	rsb	r8, r3, r2
   1a278:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1a27c:	f340 8208 	ble.w	1a690 <_vfprintf_r+0x7dc>
   1a280:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a284:	f340 87ea 	ble.w	1b25c <_vfprintf_r+0x13a8>
   1a288:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1a28c:	f04f 0910 	mov.w	r9, #16	; 0x10
   1a290:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1a294:	4623      	mov	r3, r4
   1a296:	f8df a778 	ldr.w	sl, [pc, #1912]	; 1aa10 <_vfprintf_r+0xb5c>
   1a29a:	9c09      	ldr	r4, [sp, #36]
   1a29c:	e005      	b.n	1a2aa <_vfprintf_r+0x3f6>
   1a29e:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1a2a2:	3608      	adds	r6, #8
   1a2a4:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a2a8:	dd21      	ble.n	1a2ee <_vfprintf_r+0x43a>
   1a2aa:	3301      	adds	r3, #1
   1a2ac:	3510      	adds	r5, #16
   1a2ae:	2b07      	cmp	r3, #7
   1a2b0:	f8c6 a000 	str.w	sl, [r6]
   1a2b4:	f8c6 9004 	str.w	r9, [r6, #4]
   1a2b8:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a2bc:	f8cd 3538 	str.w	r3, [sp, #1336]
   1a2c0:	dded      	ble.n	1a29e <_vfprintf_r+0x3ea>
   1a2c2:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1a2c6:	4620      	mov	r0, r4
   1a2c8:	4659      	mov	r1, fp
   1a2ca:	3204      	adds	r2, #4
   1a2cc:	f7ff fde4 	bl	19e98 <__sprint_r>
   1a2d0:	2800      	cmp	r0, #0
   1a2d2:	f47f af0a 	bne.w	1a0ea <_vfprintf_r+0x236>
   1a2d6:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1a2da:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1a2de:	360c      	adds	r6, #12
   1a2e0:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a2e4:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1a2e8:	f8dd 3538 	ldr.w	r3, [sp, #1336]
   1a2ec:	dcdd      	bgt.n	1a2aa <_vfprintf_r+0x3f6>
   1a2ee:	461c      	mov	r4, r3
   1a2f0:	3401      	adds	r4, #1
   1a2f2:	4445      	add	r5, r8
   1a2f4:	2c07      	cmp	r4, #7
   1a2f6:	f8c6 a000 	str.w	sl, [r6]
   1a2fa:	f8c6 8004 	str.w	r8, [r6, #4]
   1a2fe:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a302:	f8cd 4538 	str.w	r4, [sp, #1336]
   1a306:	f300 81b6 	bgt.w	1a676 <_vfprintf_r+0x7c2>
   1a30a:	3608      	adds	r6, #8
   1a30c:	e1c4      	b.n	1a698 <_vfprintf_r+0x7e4>
   1a30e:	9211      	str	r2, [sp, #68]
   1a310:	2a00      	cmp	r2, #0
   1a312:	f43f aee2 	beq.w	1a0da <_vfprintf_r+0x226>
   1a316:	f50d 61a0 	add.w	r1, sp, #1280	; 0x500
   1a31a:	2001      	movs	r0, #1
   1a31c:	f04f 0400 	mov.w	r4, #0	; 0x0
   1a320:	310c      	adds	r1, #12
   1a322:	f88d 250c 	strb.w	r2, [sp, #1292]
   1a326:	f88d 455f 	strb.w	r4, [sp, #1375]
   1a32a:	9008      	str	r0, [sp, #32]
   1a32c:	910e      	str	r1, [sp, #56]
   1a32e:	900c      	str	r0, [sp, #48]
   1a330:	2000      	movs	r0, #0
   1a332:	9012      	str	r0, [sp, #72]
   1a334:	e78e      	b.n	1a254 <_vfprintf_r+0x3a0>
   1a336:	f89d 355f 	ldrb.w	r3, [sp, #1375]
   1a33a:	2b00      	cmp	r3, #0
   1a33c:	f040 8580 	bne.w	1ae40 <_vfprintf_r+0xf8c>
   1a340:	9a07      	ldr	r2, [sp, #28]
   1a342:	463b      	mov	r3, r7
   1a344:	f88d c55f 	strb.w	ip, [sp, #1375]
   1a348:	9207      	str	r2, [sp, #28]
   1a34a:	e657      	b.n	19ffc <_vfprintf_r+0x148>
   1a34c:	9a06      	ldr	r2, [sp, #24]
   1a34e:	463b      	mov	r3, r7
   1a350:	f042 0201 	orr.w	r2, r2, #1	; 0x1
   1a354:	9206      	str	r2, [sp, #24]
   1a356:	9a07      	ldr	r2, [sp, #28]
   1a358:	9207      	str	r2, [sp, #28]
   1a35a:	e64f      	b.n	19ffc <_vfprintf_r+0x148>
   1a35c:	9b07      	ldr	r3, [sp, #28]
   1a35e:	1d1a      	adds	r2, r3, #4
   1a360:	681c      	ldr	r4, [r3, #0]
   1a362:	2c00      	cmp	r4, #0
   1a364:	940a      	str	r4, [sp, #40]
   1a366:	f2c0 86fc 	blt.w	1b162 <_vfprintf_r+0x12ae>
   1a36a:	463b      	mov	r3, r7
   1a36c:	9207      	str	r2, [sp, #28]
   1a36e:	e645      	b.n	19ffc <_vfprintf_r+0x148>
   1a370:	9a07      	ldr	r2, [sp, #28]
   1a372:	463b      	mov	r3, r7
   1a374:	f88d 155f 	strb.w	r1, [sp, #1375]
   1a378:	9207      	str	r2, [sp, #28]
   1a37a:	e63f      	b.n	19ffc <_vfprintf_r+0x148>
   1a37c:	9a07      	ldr	r2, [sp, #28]
   1a37e:	9b06      	ldr	r3, [sp, #24]
   1a380:	f043 0304 	orr.w	r3, r3, #4	; 0x4
   1a384:	9306      	str	r3, [sp, #24]
   1a386:	463b      	mov	r3, r7
   1a388:	e7f0      	b.n	1a36c <_vfprintf_r+0x4b8>
   1a38a:	463b      	mov	r3, r7
   1a38c:	f813 2b01 	ldrb.w	r2, [r3], #1
   1a390:	2a2a      	cmp	r2, #42
   1a392:	f001 80a9 	beq.w	1b4e8 <_vfprintf_r+0x1634>
   1a396:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
   1a39a:	2809      	cmp	r0, #9
   1a39c:	bf88      	it	hi
   1a39e:	f04f 0800 	movhi.w	r8, #0	; 0x0
   1a3a2:	d810      	bhi.n	1a3c6 <_vfprintf_r+0x512>
   1a3a4:	3702      	adds	r7, #2
   1a3a6:	f04f 0800 	mov.w	r8, #0	; 0x0
   1a3aa:	f817 2c01 	ldrb.w	r2, [r7, #-1]
   1a3ae:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   1a3b2:	463b      	mov	r3, r7
   1a3b4:	3701      	adds	r7, #1
   1a3b6:	eb00 0848 	add.w	r8, r0, r8, lsl #1
   1a3ba:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
   1a3be:	2809      	cmp	r0, #9
   1a3c0:	d9f3      	bls.n	1a3aa <_vfprintf_r+0x4f6>
   1a3c2:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
   1a3c6:	461f      	mov	r7, r3
   1a3c8:	e61b      	b.n	1a002 <_vfprintf_r+0x14e>
   1a3ca:	9a07      	ldr	r2, [sp, #28]
   1a3cc:	463b      	mov	r3, r7
   1a3ce:	9806      	ldr	r0, [sp, #24]
   1a3d0:	9207      	str	r2, [sp, #28]
   1a3d2:	f040 0080 	orr.w	r0, r0, #128	; 0x80
   1a3d6:	9006      	str	r0, [sp, #24]
   1a3d8:	e610      	b.n	19ffc <_vfprintf_r+0x148>
   1a3da:	2400      	movs	r4, #0
   1a3dc:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
   1a3e0:	463b      	mov	r3, r7
   1a3e2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   1a3e6:	f813 2b01 	ldrb.w	r2, [r3], #1
   1a3ea:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   1a3ee:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
   1a3f2:	2809      	cmp	r0, #9
   1a3f4:	d9f5      	bls.n	1a3e2 <_vfprintf_r+0x52e>
   1a3f6:	940a      	str	r4, [sp, #40]
   1a3f8:	461f      	mov	r7, r3
   1a3fa:	e602      	b.n	1a002 <_vfprintf_r+0x14e>
   1a3fc:	9806      	ldr	r0, [sp, #24]
   1a3fe:	9211      	str	r2, [sp, #68]
   1a400:	f040 0010 	orr.w	r0, r0, #16	; 0x10
   1a404:	9006      	str	r0, [sp, #24]
   1a406:	9906      	ldr	r1, [sp, #24]
   1a408:	f011 0f10 	tst.w	r1, #16	; 0x10
   1a40c:	f000 8098 	beq.w	1a540 <_vfprintf_r+0x68c>
   1a410:	9a07      	ldr	r2, [sp, #28]
   1a412:	1d14      	adds	r4, r2, #4
   1a414:	6813      	ldr	r3, [r2, #0]
   1a416:	2b00      	cmp	r3, #0
   1a418:	f2c0 8501 	blt.w	1ae1e <_vfprintf_r+0xf6a>
   1a41c:	bf0c      	ite	eq
   1a41e:	2100      	moveq	r1, #0
   1a420:	2101      	movne	r1, #1
   1a422:	2201      	movs	r2, #1
   1a424:	e6e1      	b.n	1a1ea <_vfprintf_r+0x336>
   1a426:	9211      	str	r2, [sp, #68]
   1a428:	9a06      	ldr	r2, [sp, #24]
   1a42a:	9b07      	ldr	r3, [sp, #28]
   1a42c:	f012 0f08 	tst.w	r2, #8	; 0x8
   1a430:	f000 8519 	beq.w	1ae66 <_vfprintf_r+0xfb2>
   1a434:	f113 0408 	adds.w	r4, r3, #8	; 0x8
   1a438:	9407      	str	r4, [sp, #28]
   1a43a:	681c      	ldr	r4, [r3, #0]
   1a43c:	685d      	ldr	r5, [r3, #4]
   1a43e:	940d      	str	r4, [sp, #52]
   1a440:	9515      	str	r5, [sp, #84]
   1a442:	4620      	mov	r0, r4
   1a444:	4629      	mov	r1, r5
   1a446:	f003 fe0b 	bl	1e060 <__isinfd>
   1a44a:	4682      	mov	sl, r0
   1a44c:	2800      	cmp	r0, #0
   1a44e:	f000 85b7 	beq.w	1afc0 <_vfprintf_r+0x110c>
   1a452:	2300      	movs	r3, #0
   1a454:	2200      	movs	r2, #0
   1a456:	4620      	mov	r0, r4
   1a458:	4629      	mov	r1, r5
   1a45a:	f004 faef 	bl	1ea3c <__ledf2>
   1a45e:	2800      	cmp	r0, #0
   1a460:	bfa8      	it	ge
   1a462:	f89d 355f 	ldrbge.w	r3, [sp, #1375]
   1a466:	da02      	bge.n	1a46e <_vfprintf_r+0x5ba>
   1a468:	232d      	movs	r3, #45
   1a46a:	f88d 355f 	strb.w	r3, [sp, #1375]
   1a46e:	f8df 25a4 	ldr.w	r2, [pc, #1444]	; 1aa14 <_vfprintf_r+0xb60>
   1a472:	9806      	ldr	r0, [sp, #24]
   1a474:	f8df 15a0 	ldr.w	r1, [pc, #1440]	; 1aa18 <_vfprintf_r+0xb64>
   1a478:	9c11      	ldr	r4, [sp, #68]
   1a47a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
   1a47e:	9006      	str	r0, [sp, #24]
   1a480:	2c47      	cmp	r4, #71
   1a482:	bfd8      	it	le
   1a484:	4611      	movle	r1, r2
   1a486:	2200      	movs	r2, #0
   1a488:	910e      	str	r1, [sp, #56]
   1a48a:	2103      	movs	r1, #3
   1a48c:	9212      	str	r2, [sp, #72]
   1a48e:	9108      	str	r1, [sp, #32]
   1a490:	910c      	str	r1, [sp, #48]
   1a492:	e6db      	b.n	1a24c <_vfprintf_r+0x398>
   1a494:	9a06      	ldr	r2, [sp, #24]
   1a496:	463b      	mov	r3, r7
   1a498:	f042 0208 	orr.w	r2, r2, #8	; 0x8
   1a49c:	9206      	str	r2, [sp, #24]
   1a49e:	9a07      	ldr	r2, [sp, #28]
   1a4a0:	9207      	str	r2, [sp, #28]
   1a4a2:	e5ab      	b.n	19ffc <_vfprintf_r+0x148>
   1a4a4:	9211      	str	r2, [sp, #68]
   1a4a6:	9a06      	ldr	r2, [sp, #24]
   1a4a8:	f042 0210 	orr.w	r2, r2, #16	; 0x10
   1a4ac:	9206      	str	r2, [sp, #24]
   1a4ae:	9b06      	ldr	r3, [sp, #24]
   1a4b0:	f013 0210 	ands.w	r2, r3, #16	; 0x10
   1a4b4:	d072      	beq.n	1a59c <_vfprintf_r+0x6e8>
   1a4b6:	9807      	ldr	r0, [sp, #28]
   1a4b8:	2200      	movs	r2, #0
   1a4ba:	1d04      	adds	r4, r0, #4
   1a4bc:	6803      	ldr	r3, [r0, #0]
   1a4be:	1e19      	subs	r1, r3, #0
   1a4c0:	bf18      	it	ne
   1a4c2:	2101      	movne	r1, #1
   1a4c4:	e68d      	b.n	1a1e2 <_vfprintf_r+0x32e>
   1a4c6:	9806      	ldr	r0, [sp, #24]
   1a4c8:	9211      	str	r2, [sp, #68]
   1a4ca:	f040 0010 	orr.w	r0, r0, #16	; 0x10
   1a4ce:	9006      	str	r0, [sp, #24]
   1a4d0:	9906      	ldr	r1, [sp, #24]
   1a4d2:	f011 0f10 	tst.w	r1, #16	; 0x10
   1a4d6:	f000 80ba 	beq.w	1a64e <_vfprintf_r+0x79a>
   1a4da:	9a07      	ldr	r2, [sp, #28]
   1a4dc:	1d14      	adds	r4, r2, #4
   1a4de:	6813      	ldr	r3, [r2, #0]
   1a4e0:	2201      	movs	r2, #1
   1a4e2:	1e19      	subs	r1, r3, #0
   1a4e4:	bf18      	it	ne
   1a4e6:	2101      	movne	r1, #1
   1a4e8:	e67b      	b.n	1a1e2 <_vfprintf_r+0x32e>
   1a4ea:	9907      	ldr	r1, [sp, #28]
   1a4ec:	f50d 64a0 	add.w	r4, sp, #1280	; 0x500
   1a4f0:	9211      	str	r2, [sp, #68]
   1a4f2:	340c      	adds	r4, #12
   1a4f4:	f04f 0200 	mov.w	r2, #0	; 0x0
   1a4f8:	940e      	str	r4, [sp, #56]
   1a4fa:	680b      	ldr	r3, [r1, #0]
   1a4fc:	3104      	adds	r1, #4
   1a4fe:	f88d 255f 	strb.w	r2, [sp, #1375]
   1a502:	9107      	str	r1, [sp, #28]
   1a504:	f88d 350c 	strb.w	r3, [sp, #1292]
   1a508:	2301      	movs	r3, #1
   1a50a:	9308      	str	r3, [sp, #32]
   1a50c:	930c      	str	r3, [sp, #48]
   1a50e:	e70f      	b.n	1a330 <_vfprintf_r+0x47c>
   1a510:	9b06      	ldr	r3, [sp, #24]
   1a512:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 1aa1c <_vfprintf_r+0xb68>
   1a516:	f013 0f10 	tst.w	r3, #16	; 0x10
   1a51a:	9211      	str	r2, [sp, #68]
   1a51c:	9017      	str	r0, [sp, #92]
   1a51e:	f47f ae4b 	bne.w	1a1b8 <_vfprintf_r+0x304>
   1a522:	9906      	ldr	r1, [sp, #24]
   1a524:	f011 0f40 	tst.w	r1, #64	; 0x40
   1a528:	f000 84a6 	beq.w	1ae78 <_vfprintf_r+0xfc4>
   1a52c:	9a07      	ldr	r2, [sp, #28]
   1a52e:	1d14      	adds	r4, r2, #4
   1a530:	8813      	ldrh	r3, [r2, #0]
   1a532:	e644      	b.n	1a1be <_vfprintf_r+0x30a>
   1a534:	9906      	ldr	r1, [sp, #24]
   1a536:	9211      	str	r2, [sp, #68]
   1a538:	f011 0f10 	tst.w	r1, #16	; 0x10
   1a53c:	f47f af68 	bne.w	1a410 <_vfprintf_r+0x55c>
   1a540:	9b06      	ldr	r3, [sp, #24]
   1a542:	f013 0f40 	tst.w	r3, #64	; 0x40
   1a546:	f000 8489 	beq.w	1ae5c <_vfprintf_r+0xfa8>
   1a54a:	9807      	ldr	r0, [sp, #28]
   1a54c:	1d04      	adds	r4, r0, #4
   1a54e:	f9b0 3000 	ldrsh.w	r3, [r0]
   1a552:	e760      	b.n	1a416 <_vfprintf_r+0x562>
   1a554:	9a07      	ldr	r2, [sp, #28]
   1a556:	9b06      	ldr	r3, [sp, #24]
   1a558:	9207      	str	r2, [sp, #28]
   1a55a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1a55e:	9306      	str	r3, [sp, #24]
   1a560:	463b      	mov	r3, r7
   1a562:	e54b      	b.n	19ffc <_vfprintf_r+0x148>
   1a564:	9a07      	ldr	r2, [sp, #28]
   1a566:	463b      	mov	r3, r7
   1a568:	9c06      	ldr	r4, [sp, #24]
   1a56a:	9207      	str	r2, [sp, #28]
   1a56c:	f044 0410 	orr.w	r4, r4, #16	; 0x10
   1a570:	9406      	str	r4, [sp, #24]
   1a572:	e543      	b.n	19ffc <_vfprintf_r+0x148>
   1a574:	9c06      	ldr	r4, [sp, #24]
   1a576:	f014 0f10 	tst.w	r4, #16	; 0x10
   1a57a:	d175      	bne.n	1a668 <_vfprintf_r+0x7b4>
   1a57c:	9a06      	ldr	r2, [sp, #24]
   1a57e:	f012 0f40 	tst.w	r2, #64	; 0x40
   1a582:	d071      	beq.n	1a668 <_vfprintf_r+0x7b4>
   1a584:	9b07      	ldr	r3, [sp, #28]
   1a586:	9c0b      	ldr	r4, [sp, #44]
   1a588:	f103 0904 	add.w	r9, r3, #4	; 0x4
   1a58c:	681b      	ldr	r3, [r3, #0]
   1a58e:	801c      	strh	r4, [r3, #0]
   1a590:	e4f0      	b.n	19f74 <_vfprintf_r+0xc0>
   1a592:	9b06      	ldr	r3, [sp, #24]
   1a594:	9211      	str	r2, [sp, #68]
   1a596:	f013 0210 	ands.w	r2, r3, #16	; 0x10
   1a59a:	d18c      	bne.n	1a4b6 <_vfprintf_r+0x602>
   1a59c:	9906      	ldr	r1, [sp, #24]
   1a59e:	f011 0040 	ands.w	r0, r1, #64	; 0x40
   1a5a2:	f000 846e 	beq.w	1ae82 <_vfprintf_r+0xfce>
   1a5a6:	9b07      	ldr	r3, [sp, #28]
   1a5a8:	1d1c      	adds	r4, r3, #4
   1a5aa:	881b      	ldrh	r3, [r3, #0]
   1a5ac:	1e19      	subs	r1, r3, #0
   1a5ae:	bf18      	it	ne
   1a5b0:	2101      	movne	r1, #1
   1a5b2:	e616      	b.n	1a1e2 <_vfprintf_r+0x32e>
   1a5b4:	9a07      	ldr	r2, [sp, #28]
   1a5b6:	9806      	ldr	r0, [sp, #24]
   1a5b8:	1d14      	adds	r4, r2, #4
   1a5ba:	6813      	ldr	r3, [r2, #0]
   1a5bc:	f040 0002 	orr.w	r0, r0, #2	; 0x2
   1a5c0:	9006      	str	r0, [sp, #24]
   1a5c2:	2078      	movs	r0, #120
   1a5c4:	f88d 055d 	strb.w	r0, [sp, #1373]
   1a5c8:	2230      	movs	r2, #48
   1a5ca:	9011      	str	r0, [sp, #68]
   1a5cc:	1e19      	subs	r1, r3, #0
   1a5ce:	bf18      	it	ne
   1a5d0:	2101      	movne	r1, #1
   1a5d2:	f8df 0438 	ldr.w	r0, [pc, #1080]	; 1aa0c <_vfprintf_r+0xb58>
   1a5d6:	f88d 255c 	strb.w	r2, [sp, #1372]
   1a5da:	2202      	movs	r2, #2
   1a5dc:	9017      	str	r0, [sp, #92]
   1a5de:	e600      	b.n	1a1e2 <_vfprintf_r+0x32e>
   1a5e0:	9a07      	ldr	r2, [sp, #28]
   1a5e2:	463b      	mov	r3, r7
   1a5e4:	9806      	ldr	r0, [sp, #24]
   1a5e6:	9207      	str	r2, [sp, #28]
   1a5e8:	f040 0010 	orr.w	r0, r0, #16	; 0x10
   1a5ec:	9006      	str	r0, [sp, #24]
   1a5ee:	e505      	b.n	19ffc <_vfprintf_r+0x148>
   1a5f0:	9b07      	ldr	r3, [sp, #28]
   1a5f2:	f04f 0100 	mov.w	r1, #0	; 0x0
   1a5f6:	9211      	str	r2, [sp, #68]
   1a5f8:	f88d 155f 	strb.w	r1, [sp, #1375]
   1a5fc:	1d1a      	adds	r2, r3, #4
   1a5fe:	681b      	ldr	r3, [r3, #0]
   1a600:	9207      	str	r2, [sp, #28]
   1a602:	930e      	str	r3, [sp, #56]
   1a604:	2b00      	cmp	r3, #0
   1a606:	f000 8652 	beq.w	1b2ae <_vfprintf_r+0x13fa>
   1a60a:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1a60e:	f2c0 8618 	blt.w	1b242 <_vfprintf_r+0x138e>
   1a612:	980e      	ldr	r0, [sp, #56]
   1a614:	2100      	movs	r1, #0
   1a616:	4642      	mov	r2, r8
   1a618:	f002 fdce 	bl	1d1b8 <memchr>
   1a61c:	2800      	cmp	r0, #0
   1a61e:	f000 868e 	beq.w	1b33e <_vfprintf_r+0x148a>
   1a622:	9a0e      	ldr	r2, [sp, #56]
   1a624:	1a80      	subs	r0, r0, r2
   1a626:	900c      	str	r0, [sp, #48]
   1a628:	4540      	cmp	r0, r8
   1a62a:	f340 8590 	ble.w	1b14e <_vfprintf_r+0x129a>
   1a62e:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
   1a632:	2400      	movs	r4, #0
   1a634:	9308      	str	r3, [sp, #32]
   1a636:	f8cd 8030 	str.w	r8, [sp, #48]
   1a63a:	f89d 355f 	ldrb.w	r3, [sp, #1375]
   1a63e:	9412      	str	r4, [sp, #72]
   1a640:	e604      	b.n	1a24c <_vfprintf_r+0x398>
   1a642:	9906      	ldr	r1, [sp, #24]
   1a644:	9211      	str	r2, [sp, #68]
   1a646:	f011 0f10 	tst.w	r1, #16	; 0x10
   1a64a:	f47f af46 	bne.w	1a4da <_vfprintf_r+0x626>
   1a64e:	9b06      	ldr	r3, [sp, #24]
   1a650:	f013 0f40 	tst.w	r3, #64	; 0x40
   1a654:	f000 83f9 	beq.w	1ae4a <_vfprintf_r+0xf96>
   1a658:	9807      	ldr	r0, [sp, #28]
   1a65a:	2201      	movs	r2, #1
   1a65c:	1d04      	adds	r4, r0, #4
   1a65e:	8803      	ldrh	r3, [r0, #0]
   1a660:	1e19      	subs	r1, r3, #0
   1a662:	bf18      	it	ne
   1a664:	2101      	movne	r1, #1
   1a666:	e5bc      	b.n	1a1e2 <_vfprintf_r+0x32e>
   1a668:	9807      	ldr	r0, [sp, #28]
   1a66a:	990b      	ldr	r1, [sp, #44]
   1a66c:	f100 0904 	add.w	r9, r0, #4	; 0x4
   1a670:	6803      	ldr	r3, [r0, #0]
   1a672:	6019      	str	r1, [r3, #0]
   1a674:	e47e      	b.n	19f74 <_vfprintf_r+0xc0>
   1a676:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1a67a:	9809      	ldr	r0, [sp, #36]
   1a67c:	4659      	mov	r1, fp
   1a67e:	3204      	adds	r2, #4
   1a680:	f7ff fc0a 	bl	19e98 <__sprint_r>
   1a684:	2800      	cmp	r0, #0
   1a686:	f47f ad30 	bne.w	1a0ea <_vfprintf_r+0x236>
   1a68a:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1a68e:	360c      	adds	r6, #12
   1a690:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1a694:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1a698:	f89d 355f 	ldrb.w	r3, [sp, #1375]
   1a69c:	b17b      	cbz	r3, 1a6be <_vfprintf_r+0x80a>
   1a69e:	f50d 63aa 	add.w	r3, sp, #1360	; 0x550
   1a6a2:	330f      	adds	r3, #15
   1a6a4:	6033      	str	r3, [r6, #0]
   1a6a6:	2301      	movs	r3, #1
   1a6a8:	6073      	str	r3, [r6, #4]
   1a6aa:	18e4      	adds	r4, r4, r3
   1a6ac:	18ed      	adds	r5, r5, r3
   1a6ae:	2c07      	cmp	r4, #7
   1a6b0:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a6b4:	f8cd 4538 	str.w	r4, [sp, #1336]
   1a6b8:	f300 8281 	bgt.w	1abbe <_vfprintf_r+0xd0a>
   1a6bc:	3608      	adds	r6, #8
   1a6be:	9810      	ldr	r0, [sp, #64]
   1a6c0:	b178      	cbz	r0, 1a6e2 <_vfprintf_r+0x82e>
   1a6c2:	f50d 63aa 	add.w	r3, sp, #1360	; 0x550
   1a6c6:	3401      	adds	r4, #1
   1a6c8:	330c      	adds	r3, #12
   1a6ca:	6033      	str	r3, [r6, #0]
   1a6cc:	2302      	movs	r3, #2
   1a6ce:	f8cd 4538 	str.w	r4, [sp, #1336]
   1a6d2:	18ed      	adds	r5, r5, r3
   1a6d4:	2c07      	cmp	r4, #7
   1a6d6:	6073      	str	r3, [r6, #4]
   1a6d8:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a6dc:	f300 8281 	bgt.w	1abe2 <_vfprintf_r+0xd2e>
   1a6e0:	3608      	adds	r6, #8
   1a6e2:	990f      	ldr	r1, [sp, #60]
   1a6e4:	2980      	cmp	r1, #128
   1a6e6:	f000 819f 	beq.w	1aa28 <_vfprintf_r+0xb74>
   1a6ea:	9812      	ldr	r0, [sp, #72]
   1a6ec:	990c      	ldr	r1, [sp, #48]
   1a6ee:	ebc1 0800 	rsb	r8, r1, r0
   1a6f2:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1a6f6:	dd43      	ble.n	1a780 <_vfprintf_r+0x8cc>
   1a6f8:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a6fc:	bfd8      	it	le
   1a6fe:	f8df a320 	ldrle.w	sl, [pc, #800]	; 1aa20 <_vfprintf_r+0xb6c>
   1a702:	dd2f      	ble.n	1a764 <_vfprintf_r+0x8b0>
   1a704:	4623      	mov	r3, r4
   1a706:	f8df a318 	ldr.w	sl, [pc, #792]	; 1aa20 <_vfprintf_r+0xb6c>
   1a70a:	f04f 0910 	mov.w	r9, #16	; 0x10
   1a70e:	9c09      	ldr	r4, [sp, #36]
   1a710:	e005      	b.n	1a71e <_vfprintf_r+0x86a>
   1a712:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1a716:	3608      	adds	r6, #8
   1a718:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a71c:	dd21      	ble.n	1a762 <_vfprintf_r+0x8ae>
   1a71e:	3301      	adds	r3, #1
   1a720:	3510      	adds	r5, #16
   1a722:	2b07      	cmp	r3, #7
   1a724:	f8c6 a000 	str.w	sl, [r6]
   1a728:	f8c6 9004 	str.w	r9, [r6, #4]
   1a72c:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a730:	f8cd 3538 	str.w	r3, [sp, #1336]
   1a734:	dded      	ble.n	1a712 <_vfprintf_r+0x85e>
   1a736:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1a73a:	4620      	mov	r0, r4
   1a73c:	4659      	mov	r1, fp
   1a73e:	3204      	adds	r2, #4
   1a740:	f7ff fbaa 	bl	19e98 <__sprint_r>
   1a744:	2800      	cmp	r0, #0
   1a746:	f47f acd0 	bne.w	1a0ea <_vfprintf_r+0x236>
   1a74a:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1a74e:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1a752:	360c      	adds	r6, #12
   1a754:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a758:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1a75c:	f8dd 3538 	ldr.w	r3, [sp, #1336]
   1a760:	dcdd      	bgt.n	1a71e <_vfprintf_r+0x86a>
   1a762:	461c      	mov	r4, r3
   1a764:	3401      	adds	r4, #1
   1a766:	4445      	add	r5, r8
   1a768:	2c07      	cmp	r4, #7
   1a76a:	f8c6 a000 	str.w	sl, [r6]
   1a76e:	f8c6 8004 	str.w	r8, [r6, #4]
   1a772:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a776:	f8cd 4538 	str.w	r4, [sp, #1336]
   1a77a:	f300 820e 	bgt.w	1ab9a <_vfprintf_r+0xce6>
   1a77e:	3608      	adds	r6, #8
   1a780:	9a06      	ldr	r2, [sp, #24]
   1a782:	f412 7f80 	tst.w	r2, #256	; 0x100
   1a786:	f040 80b3 	bne.w	1a8f0 <_vfprintf_r+0xa3c>
   1a78a:	980c      	ldr	r0, [sp, #48]
   1a78c:	9b0e      	ldr	r3, [sp, #56]
   1a78e:	182d      	adds	r5, r5, r0
   1a790:	6070      	str	r0, [r6, #4]
   1a792:	6033      	str	r3, [r6, #0]
   1a794:	3401      	adds	r4, #1
   1a796:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a79a:	2c07      	cmp	r4, #7
   1a79c:	f8cd 4538 	str.w	r4, [sp, #1336]
   1a7a0:	f300 8096 	bgt.w	1a8d0 <_vfprintf_r+0xa1c>
   1a7a4:	3608      	adds	r6, #8
   1a7a6:	9a06      	ldr	r2, [sp, #24]
   1a7a8:	f012 0f04 	tst.w	r2, #4	; 0x4
   1a7ac:	d058      	beq.n	1a860 <_vfprintf_r+0x9ac>
   1a7ae:	9b0a      	ldr	r3, [sp, #40]
   1a7b0:	9c08      	ldr	r4, [sp, #32]
   1a7b2:	ebc4 0803 	rsb	r8, r4, r3
   1a7b6:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1a7ba:	dd51      	ble.n	1a860 <_vfprintf_r+0x9ac>
   1a7bc:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a7c0:	bfdc      	itt	le
   1a7c2:	f8dd 4538 	ldrle.w	r4, [sp, #1336]
   1a7c6:	f8df a248 	ldrle.w	sl, [pc, #584]	; 1aa10 <_vfprintf_r+0xb5c>
   1a7ca:	dd31      	ble.n	1a830 <_vfprintf_r+0x97c>
   1a7cc:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1a7d0:	f04f 0910 	mov.w	r9, #16	; 0x10
   1a7d4:	f8df a238 	ldr.w	sl, [pc, #568]	; 1aa10 <_vfprintf_r+0xb5c>
   1a7d8:	4623      	mov	r3, r4
   1a7da:	9c09      	ldr	r4, [sp, #36]
   1a7dc:	e005      	b.n	1a7ea <_vfprintf_r+0x936>
   1a7de:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1a7e2:	3608      	adds	r6, #8
   1a7e4:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a7e8:	dd21      	ble.n	1a82e <_vfprintf_r+0x97a>
   1a7ea:	3301      	adds	r3, #1
   1a7ec:	3510      	adds	r5, #16
   1a7ee:	2b07      	cmp	r3, #7
   1a7f0:	f8c6 a000 	str.w	sl, [r6]
   1a7f4:	f8c6 9004 	str.w	r9, [r6, #4]
   1a7f8:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a7fc:	f8cd 3538 	str.w	r3, [sp, #1336]
   1a800:	dded      	ble.n	1a7de <_vfprintf_r+0x92a>
   1a802:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1a806:	4620      	mov	r0, r4
   1a808:	4659      	mov	r1, fp
   1a80a:	3204      	adds	r2, #4
   1a80c:	f7ff fb44 	bl	19e98 <__sprint_r>
   1a810:	2800      	cmp	r0, #0
   1a812:	f47f ac6a 	bne.w	1a0ea <_vfprintf_r+0x236>
   1a816:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1a81a:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1a81e:	360c      	adds	r6, #12
   1a820:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a824:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1a828:	f8dd 3538 	ldr.w	r3, [sp, #1336]
   1a82c:	dcdd      	bgt.n	1a7ea <_vfprintf_r+0x936>
   1a82e:	461c      	mov	r4, r3
   1a830:	3401      	adds	r4, #1
   1a832:	4445      	add	r5, r8
   1a834:	2c07      	cmp	r4, #7
   1a836:	f8c6 a000 	str.w	sl, [r6]
   1a83a:	f8c6 8004 	str.w	r8, [r6, #4]
   1a83e:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a842:	f8cd 4538 	str.w	r4, [sp, #1336]
   1a846:	dd0b      	ble.n	1a860 <_vfprintf_r+0x9ac>
   1a848:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1a84c:	9809      	ldr	r0, [sp, #36]
   1a84e:	4659      	mov	r1, fp
   1a850:	3204      	adds	r2, #4
   1a852:	f7ff fb21 	bl	19e98 <__sprint_r>
   1a856:	2800      	cmp	r0, #0
   1a858:	f47f ac47 	bne.w	1a0ea <_vfprintf_r+0x236>
   1a85c:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1a860:	980b      	ldr	r0, [sp, #44]
   1a862:	9908      	ldr	r1, [sp, #32]
   1a864:	9a0a      	ldr	r2, [sp, #40]
   1a866:	4291      	cmp	r1, r2
   1a868:	bfac      	ite	ge
   1a86a:	1840      	addge	r0, r0, r1
   1a86c:	1880      	addlt	r0, r0, r2
   1a86e:	900b      	str	r0, [sp, #44]
   1a870:	2d00      	cmp	r5, #0
   1a872:	f040 8126 	bne.w	1aac2 <_vfprintf_r+0xc0e>
   1a876:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1a87a:	2300      	movs	r3, #0
   1a87c:	f8dd 901c 	ldr.w	r9, [sp, #28]
   1a880:	360c      	adds	r6, #12
   1a882:	f8cd 3538 	str.w	r3, [sp, #1336]
   1a886:	f7ff bb75 	b.w	19f74 <_vfprintf_r+0xc0>
   1a88a:	461c      	mov	r4, r3
   1a88c:	3401      	adds	r4, #1
   1a88e:	4445      	add	r5, r8
   1a890:	2c07      	cmp	r4, #7
   1a892:	f8c6 a000 	str.w	sl, [r6]
   1a896:	f8c6 8004 	str.w	r8, [r6, #4]
   1a89a:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a89e:	f8cd 4538 	str.w	r4, [sp, #1336]
   1a8a2:	f300 859c 	bgt.w	1b3de <_vfprintf_r+0x152a>
   1a8a6:	3608      	adds	r6, #8
   1a8a8:	9a06      	ldr	r2, [sp, #24]
   1a8aa:	f012 0f01 	tst.w	r2, #1	; 0x1
   1a8ae:	f43f af7a 	beq.w	1a7a6 <_vfprintf_r+0x8f2>
   1a8b2:	9b18      	ldr	r3, [sp, #96]
   1a8b4:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1a8b8:	6033      	str	r3, [r6, #0]
   1a8ba:	2301      	movs	r3, #1
   1a8bc:	18e4      	adds	r4, r4, r3
   1a8be:	18ed      	adds	r5, r5, r3
   1a8c0:	2c07      	cmp	r4, #7
   1a8c2:	6073      	str	r3, [r6, #4]
   1a8c4:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a8c8:	f8cd 4538 	str.w	r4, [sp, #1336]
   1a8cc:	f77f af6a 	ble.w	1a7a4 <_vfprintf_r+0x8f0>
   1a8d0:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1a8d4:	9809      	ldr	r0, [sp, #36]
   1a8d6:	4659      	mov	r1, fp
   1a8d8:	3204      	adds	r2, #4
   1a8da:	f7ff fadd 	bl	19e98 <__sprint_r>
   1a8de:	2800      	cmp	r0, #0
   1a8e0:	f47f ac03 	bne.w	1a0ea <_vfprintf_r+0x236>
   1a8e4:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1a8e8:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1a8ec:	360c      	adds	r6, #12
   1a8ee:	e75a      	b.n	1a7a6 <_vfprintf_r+0x8f2>
   1a8f0:	9911      	ldr	r1, [sp, #68]
   1a8f2:	2965      	cmp	r1, #101
   1a8f4:	f340 80f1 	ble.w	1aada <_vfprintf_r+0xc26>
   1a8f8:	980d      	ldr	r0, [sp, #52]
   1a8fa:	2200      	movs	r2, #0
   1a8fc:	9915      	ldr	r1, [sp, #84]
   1a8fe:	2300      	movs	r3, #0
   1a900:	f004 f8a0 	bl	1ea44 <__cmpdf2>
   1a904:	2800      	cmp	r0, #0
   1a906:	f040 817e 	bne.w	1ac06 <_vfprintf_r+0xd52>
   1a90a:	4b46      	ldr	r3, [pc, #280]	(1aa24 <_vfprintf_r+0xb70>)
   1a90c:	6033      	str	r3, [r6, #0]
   1a90e:	2301      	movs	r3, #1
   1a910:	18e4      	adds	r4, r4, r3
   1a912:	18ed      	adds	r5, r5, r3
   1a914:	2c07      	cmp	r4, #7
   1a916:	6073      	str	r3, [r6, #4]
   1a918:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a91c:	f8cd 4538 	str.w	r4, [sp, #1336]
   1a920:	f300 82de 	bgt.w	1aee0 <_vfprintf_r+0x102c>
   1a924:	3608      	adds	r6, #8
   1a926:	f8dd 3558 	ldr.w	r3, [sp, #1368]
   1a92a:	9a14      	ldr	r2, [sp, #80]
   1a92c:	4293      	cmp	r3, r2
   1a92e:	db04      	blt.n	1a93a <_vfprintf_r+0xa86>
   1a930:	9b06      	ldr	r3, [sp, #24]
   1a932:	f013 0f01 	tst.w	r3, #1	; 0x1
   1a936:	f43f af36 	beq.w	1a7a6 <_vfprintf_r+0x8f2>
   1a93a:	9c18      	ldr	r4, [sp, #96]
   1a93c:	2301      	movs	r3, #1
   1a93e:	18ed      	adds	r5, r5, r3
   1a940:	6073      	str	r3, [r6, #4]
   1a942:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a946:	6034      	str	r4, [r6, #0]
   1a948:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1a94c:	18e4      	adds	r4, r4, r3
   1a94e:	f8cd 4538 	str.w	r4, [sp, #1336]
   1a952:	2c07      	cmp	r4, #7
   1a954:	f300 844c 	bgt.w	1b1f0 <_vfprintf_r+0x133c>
   1a958:	3608      	adds	r6, #8
   1a95a:	9814      	ldr	r0, [sp, #80]
   1a95c:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
   1a960:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1a964:	f77f af1f 	ble.w	1a7a6 <_vfprintf_r+0x8f2>
   1a968:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a96c:	bfdc      	itt	le
   1a96e:	f8dd 4538 	ldrle.w	r4, [sp, #1336]
   1a972:	f8df a0ac 	ldrle.w	sl, [pc, #172]	; 1aa20 <_vfprintf_r+0xb6c>
   1a976:	f340 825d 	ble.w	1ae34 <_vfprintf_r+0xf80>
   1a97a:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1a97e:	f04f 0910 	mov.w	r9, #16	; 0x10
   1a982:	f8df a09c 	ldr.w	sl, [pc, #156]	; 1aa20 <_vfprintf_r+0xb6c>
   1a986:	4623      	mov	r3, r4
   1a988:	9c09      	ldr	r4, [sp, #36]
   1a98a:	e006      	b.n	1a99a <_vfprintf_r+0xae6>
   1a98c:	3608      	adds	r6, #8
   1a98e:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1a992:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1a996:	f340 824c 	ble.w	1ae32 <_vfprintf_r+0xf7e>
   1a99a:	3301      	adds	r3, #1
   1a99c:	3510      	adds	r5, #16
   1a99e:	2b07      	cmp	r3, #7
   1a9a0:	f8c6 a000 	str.w	sl, [r6]
   1a9a4:	f8c6 9004 	str.w	r9, [r6, #4]
   1a9a8:	f8cd 553c 	str.w	r5, [sp, #1340]
   1a9ac:	f8cd 3538 	str.w	r3, [sp, #1336]
   1a9b0:	ddec      	ble.n	1a98c <_vfprintf_r+0xad8>
   1a9b2:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1a9b6:	4620      	mov	r0, r4
   1a9b8:	4659      	mov	r1, fp
   1a9ba:	3204      	adds	r2, #4
   1a9bc:	f7ff fa6c 	bl	19e98 <__sprint_r>
   1a9c0:	2800      	cmp	r0, #0
   1a9c2:	f47f ab92 	bne.w	1a0ea <_vfprintf_r+0x236>
   1a9c6:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1a9ca:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1a9ce:	360c      	adds	r6, #12
   1a9d0:	f8dd 3538 	ldr.w	r3, [sp, #1336]
   1a9d4:	e7db      	b.n	1a98e <_vfprintf_r+0xada>
   1a9d6:	b972      	cbnz	r2, 1a9f6 <_vfprintf_r+0xb42>
   1a9d8:	9a06      	ldr	r2, [sp, #24]
   1a9da:	f012 0f01 	tst.w	r2, #1	; 0x1
   1a9de:	d00a      	beq.n	1a9f6 <_vfprintf_r+0xb42>
   1a9e0:	f50d 63a0 	add.w	r3, sp, #1280	; 0x500
   1a9e4:	2001      	movs	r0, #1
   1a9e6:	330c      	adds	r3, #12
   1a9e8:	900c      	str	r0, [sp, #48]
   1a9ea:	3327      	adds	r3, #39
   1a9ec:	930e      	str	r3, [sp, #56]
   1a9ee:	2330      	movs	r3, #48
   1a9f0:	f88d 3533 	strb.w	r3, [sp, #1331]
   1a9f4:	e420      	b.n	1a238 <_vfprintf_r+0x384>
   1a9f6:	9913      	ldr	r1, [sp, #76]
   1a9f8:	2200      	movs	r2, #0
   1a9fa:	920c      	str	r2, [sp, #48]
   1a9fc:	910e      	str	r1, [sp, #56]
   1a9fe:	e41b      	b.n	1a238 <_vfprintf_r+0x384>
   1aa00:	0001eeec 	.word	0x0001eeec
   1aa04:	0001ef0c 	.word	0x0001ef0c
   1aa08:	0001ef2c 	.word	0x0001ef2c
   1aa0c:	0001eebc 	.word	0x0001eebc
   1aa10:	0001ee78 	.word	0x0001ee78
   1aa14:	0001eeac 	.word	0x0001eeac
   1aa18:	0001eeb0 	.word	0x0001eeb0
   1aa1c:	0001ee98 	.word	0x0001ee98
   1aa20:	0001ee88 	.word	0x0001ee88
   1aa24:	0001eed8 	.word	0x0001eed8
   1aa28:	9a0a      	ldr	r2, [sp, #40]
   1aa2a:	9b08      	ldr	r3, [sp, #32]
   1aa2c:	ebc3 0802 	rsb	r8, r3, r2
   1aa30:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1aa34:	f77f ae59 	ble.w	1a6ea <_vfprintf_r+0x836>
   1aa38:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1aa3c:	bfd8      	it	le
   1aa3e:	f8df ab40 	ldrle.w	sl, [pc, #2880]	; 1b580 <_vfprintf_r+0x16cc>
   1aa42:	dd2f      	ble.n	1aaa4 <_vfprintf_r+0xbf0>
   1aa44:	4623      	mov	r3, r4
   1aa46:	f8df ab38 	ldr.w	sl, [pc, #2872]	; 1b580 <_vfprintf_r+0x16cc>
   1aa4a:	f04f 0910 	mov.w	r9, #16	; 0x10
   1aa4e:	9c09      	ldr	r4, [sp, #36]
   1aa50:	e005      	b.n	1aa5e <_vfprintf_r+0xbaa>
   1aa52:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1aa56:	3608      	adds	r6, #8
   1aa58:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1aa5c:	dd21      	ble.n	1aaa2 <_vfprintf_r+0xbee>
   1aa5e:	3301      	adds	r3, #1
   1aa60:	3510      	adds	r5, #16
   1aa62:	2b07      	cmp	r3, #7
   1aa64:	f8c6 a000 	str.w	sl, [r6]
   1aa68:	f8c6 9004 	str.w	r9, [r6, #4]
   1aa6c:	f8cd 553c 	str.w	r5, [sp, #1340]
   1aa70:	f8cd 3538 	str.w	r3, [sp, #1336]
   1aa74:	dded      	ble.n	1aa52 <_vfprintf_r+0xb9e>
   1aa76:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1aa7a:	4620      	mov	r0, r4
   1aa7c:	4659      	mov	r1, fp
   1aa7e:	3204      	adds	r2, #4
   1aa80:	f7ff fa0a 	bl	19e98 <__sprint_r>
   1aa84:	2800      	cmp	r0, #0
   1aa86:	f47f ab30 	bne.w	1a0ea <_vfprintf_r+0x236>
   1aa8a:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1aa8e:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1aa92:	360c      	adds	r6, #12
   1aa94:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1aa98:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1aa9c:	f8dd 3538 	ldr.w	r3, [sp, #1336]
   1aaa0:	dcdd      	bgt.n	1aa5e <_vfprintf_r+0xbaa>
   1aaa2:	461c      	mov	r4, r3
   1aaa4:	3401      	adds	r4, #1
   1aaa6:	4445      	add	r5, r8
   1aaa8:	2c07      	cmp	r4, #7
   1aaaa:	f8c6 a000 	str.w	sl, [r6]
   1aaae:	f8c6 8004 	str.w	r8, [r6, #4]
   1aab2:	f8cd 553c 	str.w	r5, [sp, #1340]
   1aab6:	f8cd 4538 	str.w	r4, [sp, #1336]
   1aaba:	f300 819e 	bgt.w	1adfa <_vfprintf_r+0xf46>
   1aabe:	3608      	adds	r6, #8
   1aac0:	e613      	b.n	1a6ea <_vfprintf_r+0x836>
   1aac2:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1aac6:	9809      	ldr	r0, [sp, #36]
   1aac8:	4659      	mov	r1, fp
   1aaca:	3204      	adds	r2, #4
   1aacc:	f7ff f9e4 	bl	19e98 <__sprint_r>
   1aad0:	2800      	cmp	r0, #0
   1aad2:	f43f aed0 	beq.w	1a876 <_vfprintf_r+0x9c2>
   1aad6:	f7ff bb08 	b.w	1a0ea <_vfprintf_r+0x236>
   1aada:	9914      	ldr	r1, [sp, #80]
   1aadc:	2901      	cmp	r1, #1
   1aade:	dd3a      	ble.n	1ab56 <_vfprintf_r+0xca2>
   1aae0:	9b0e      	ldr	r3, [sp, #56]
   1aae2:	6033      	str	r3, [r6, #0]
   1aae4:	2301      	movs	r3, #1
   1aae6:	18e4      	adds	r4, r4, r3
   1aae8:	18ed      	adds	r5, r5, r3
   1aaea:	2c07      	cmp	r4, #7
   1aaec:	6073      	str	r3, [r6, #4]
   1aaee:	f8cd 553c 	str.w	r5, [sp, #1340]
   1aaf2:	f8cd 4538 	str.w	r4, [sp, #1336]
   1aaf6:	f300 815a 	bgt.w	1adae <_vfprintf_r+0xefa>
   1aafa:	3608      	adds	r6, #8
   1aafc:	2301      	movs	r3, #1
   1aafe:	9818      	ldr	r0, [sp, #96]
   1ab00:	18e4      	adds	r4, r4, r3
   1ab02:	18ed      	adds	r5, r5, r3
   1ab04:	2c07      	cmp	r4, #7
   1ab06:	6073      	str	r3, [r6, #4]
   1ab08:	6030      	str	r0, [r6, #0]
   1ab0a:	f8cd 553c 	str.w	r5, [sp, #1340]
   1ab0e:	f8cd 4538 	str.w	r4, [sp, #1336]
   1ab12:	f300 813a 	bgt.w	1ad8a <_vfprintf_r+0xed6>
   1ab16:	3608      	adds	r6, #8
   1ab18:	980d      	ldr	r0, [sp, #52]
   1ab1a:	2200      	movs	r2, #0
   1ab1c:	9915      	ldr	r1, [sp, #84]
   1ab1e:	2300      	movs	r3, #0
   1ab20:	f003 ff90 	bl	1ea44 <__cmpdf2>
   1ab24:	2800      	cmp	r0, #0
   1ab26:	f000 80f3 	beq.w	1ad10 <_vfprintf_r+0xe5c>
   1ab2a:	990e      	ldr	r1, [sp, #56]
   1ab2c:	9a14      	ldr	r2, [sp, #80]
   1ab2e:	1c4b      	adds	r3, r1, #1
   1ab30:	6033      	str	r3, [r6, #0]
   1ab32:	1e53      	subs	r3, r2, #1
   1ab34:	6073      	str	r3, [r6, #4]
   1ab36:	18ed      	adds	r5, r5, r3
   1ab38:	3401      	adds	r4, #1
   1ab3a:	f8cd 553c 	str.w	r5, [sp, #1340]
   1ab3e:	2c07      	cmp	r4, #7
   1ab40:	f8cd 4538 	str.w	r4, [sp, #1336]
   1ab44:	dc17      	bgt.n	1ab76 <_vfprintf_r+0xcc2>
   1ab46:	3608      	adds	r6, #8
   1ab48:	9916      	ldr	r1, [sp, #88]
   1ab4a:	f50d 63a9 	add.w	r3, sp, #1352	; 0x548
   1ab4e:	6033      	str	r3, [r6, #0]
   1ab50:	186d      	adds	r5, r5, r1
   1ab52:	6071      	str	r1, [r6, #4]
   1ab54:	e61e      	b.n	1a794 <_vfprintf_r+0x8e0>
   1ab56:	9a06      	ldr	r2, [sp, #24]
   1ab58:	f012 0f01 	tst.w	r2, #1	; 0x1
   1ab5c:	d1c0      	bne.n	1aae0 <_vfprintf_r+0xc2c>
   1ab5e:	2301      	movs	r3, #1
   1ab60:	980e      	ldr	r0, [sp, #56]
   1ab62:	18e4      	adds	r4, r4, r3
   1ab64:	18ed      	adds	r5, r5, r3
   1ab66:	2c07      	cmp	r4, #7
   1ab68:	6073      	str	r3, [r6, #4]
   1ab6a:	6030      	str	r0, [r6, #0]
   1ab6c:	f8cd 553c 	str.w	r5, [sp, #1340]
   1ab70:	f8cd 4538 	str.w	r4, [sp, #1336]
   1ab74:	dde7      	ble.n	1ab46 <_vfprintf_r+0xc92>
   1ab76:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1ab7a:	9809      	ldr	r0, [sp, #36]
   1ab7c:	4659      	mov	r1, fp
   1ab7e:	3204      	adds	r2, #4
   1ab80:	f7ff f98a 	bl	19e98 <__sprint_r>
   1ab84:	2800      	cmp	r0, #0
   1ab86:	f47f aab0 	bne.w	1a0ea <_vfprintf_r+0x236>
   1ab8a:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1ab8e:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1ab92:	360c      	adds	r6, #12
   1ab94:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1ab98:	e7d6      	b.n	1ab48 <_vfprintf_r+0xc94>
   1ab9a:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1ab9e:	9809      	ldr	r0, [sp, #36]
   1aba0:	4659      	mov	r1, fp
   1aba2:	3204      	adds	r2, #4
   1aba4:	f7ff f978 	bl	19e98 <__sprint_r>
   1aba8:	2800      	cmp	r0, #0
   1abaa:	f47f aa9e 	bne.w	1a0ea <_vfprintf_r+0x236>
   1abae:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1abb2:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1abb6:	360c      	adds	r6, #12
   1abb8:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1abbc:	e5e0      	b.n	1a780 <_vfprintf_r+0x8cc>
   1abbe:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1abc2:	9809      	ldr	r0, [sp, #36]
   1abc4:	4659      	mov	r1, fp
   1abc6:	3204      	adds	r2, #4
   1abc8:	f7ff f966 	bl	19e98 <__sprint_r>
   1abcc:	2800      	cmp	r0, #0
   1abce:	f47f aa8c 	bne.w	1a0ea <_vfprintf_r+0x236>
   1abd2:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1abd6:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1abda:	360c      	adds	r6, #12
   1abdc:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1abe0:	e56d      	b.n	1a6be <_vfprintf_r+0x80a>
   1abe2:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1abe6:	9809      	ldr	r0, [sp, #36]
   1abe8:	4659      	mov	r1, fp
   1abea:	3204      	adds	r2, #4
   1abec:	f7ff f954 	bl	19e98 <__sprint_r>
   1abf0:	2800      	cmp	r0, #0
   1abf2:	f47f aa7a 	bne.w	1a0ea <_vfprintf_r+0x236>
   1abf6:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1abfa:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1abfe:	360c      	adds	r6, #12
   1ac00:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1ac04:	e56d      	b.n	1a6e2 <_vfprintf_r+0x82e>
   1ac06:	f8dd 3558 	ldr.w	r3, [sp, #1368]
   1ac0a:	2b00      	cmp	r3, #0
   1ac0c:	f340 8178 	ble.w	1af00 <_vfprintf_r+0x104c>
   1ac10:	9a14      	ldr	r2, [sp, #80]
   1ac12:	4293      	cmp	r3, r2
   1ac14:	f2c0 813e 	blt.w	1ae94 <_vfprintf_r+0xfe0>
   1ac18:	3401      	adds	r4, #1
   1ac1a:	980e      	ldr	r0, [sp, #56]
   1ac1c:	18ad      	adds	r5, r5, r2
   1ac1e:	2c07      	cmp	r4, #7
   1ac20:	6072      	str	r2, [r6, #4]
   1ac22:	6030      	str	r0, [r6, #0]
   1ac24:	f8cd 553c 	str.w	r5, [sp, #1340]
   1ac28:	f8cd 4538 	str.w	r4, [sp, #1336]
   1ac2c:	f300 834d 	bgt.w	1b2ca <_vfprintf_r+0x1416>
   1ac30:	3608      	adds	r6, #8
   1ac32:	9914      	ldr	r1, [sp, #80]
   1ac34:	ebc1 0803 	rsb	r8, r1, r3
   1ac38:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1ac3c:	f77f ae34 	ble.w	1a8a8 <_vfprintf_r+0x9f4>
   1ac40:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1ac44:	bfdc      	itt	le
   1ac46:	f8dd 4538 	ldrle.w	r4, [sp, #1336]
   1ac4a:	f8df a934 	ldrle.w	sl, [pc, #2356]	; 1b580 <_vfprintf_r+0x16cc>
   1ac4e:	f77f ae1d 	ble.w	1a88c <_vfprintf_r+0x9d8>
   1ac52:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1ac56:	f04f 0910 	mov.w	r9, #16	; 0x10
   1ac5a:	f8df a924 	ldr.w	sl, [pc, #2340]	; 1b580 <_vfprintf_r+0x16cc>
   1ac5e:	4623      	mov	r3, r4
   1ac60:	9c09      	ldr	r4, [sp, #36]
   1ac62:	e006      	b.n	1ac72 <_vfprintf_r+0xdbe>
   1ac64:	3608      	adds	r6, #8
   1ac66:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1ac6a:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1ac6e:	f77f ae0c 	ble.w	1a88a <_vfprintf_r+0x9d6>
   1ac72:	3301      	adds	r3, #1
   1ac74:	3510      	adds	r5, #16
   1ac76:	2b07      	cmp	r3, #7
   1ac78:	f8c6 a000 	str.w	sl, [r6]
   1ac7c:	f8c6 9004 	str.w	r9, [r6, #4]
   1ac80:	f8cd 553c 	str.w	r5, [sp, #1340]
   1ac84:	f8cd 3538 	str.w	r3, [sp, #1336]
   1ac88:	ddec      	ble.n	1ac64 <_vfprintf_r+0xdb0>
   1ac8a:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1ac8e:	4620      	mov	r0, r4
   1ac90:	4659      	mov	r1, fp
   1ac92:	3204      	adds	r2, #4
   1ac94:	f7ff f900 	bl	19e98 <__sprint_r>
   1ac98:	2800      	cmp	r0, #0
   1ac9a:	f47f aa26 	bne.w	1a0ea <_vfprintf_r+0x236>
   1ac9e:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1aca2:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1aca6:	360c      	adds	r6, #12
   1aca8:	f8dd 3538 	ldr.w	r3, [sp, #1336]
   1acac:	e7db      	b.n	1ac66 <_vfprintf_r+0xdb2>
   1acae:	9813      	ldr	r0, [sp, #76]
   1acb0:	900e      	str	r0, [sp, #56]
   1acb2:	9a0e      	ldr	r2, [sp, #56]
   1acb4:	9817      	ldr	r0, [sp, #92]
   1acb6:	f003 010f 	and.w	r1, r3, #15	; 0xf
   1acba:	091b      	lsrs	r3, r3, #4
   1acbc:	5c41      	ldrb	r1, [r0, r1]
   1acbe:	f802 1d01 	strb.w	r1, [r2, #-1]!
   1acc2:	d1f8      	bne.n	1acb6 <_vfprintf_r+0xe02>
   1acc4:	9913      	ldr	r1, [sp, #76]
   1acc6:	920e      	str	r2, [sp, #56]
   1acc8:	1a89      	subs	r1, r1, r2
   1acca:	910c      	str	r1, [sp, #48]
   1accc:	f7ff bab4 	b.w	1a238 <_vfprintf_r+0x384>
   1acd0:	2b09      	cmp	r3, #9
   1acd2:	bf98      	it	ls
   1acd4:	9913      	ldrls	r1, [sp, #76]
   1acd6:	d911      	bls.n	1acfc <_vfprintf_r+0xe48>
   1acd8:	f64c 4ccd 	movw	ip, #52429	; 0xcccd
   1acdc:	9913      	ldr	r1, [sp, #76]
   1acde:	f6cc 4ccc 	movt	ip, #52428	; 0xcccc
   1ace2:	fbac 0203 	umull	r0, r2, ip, r3
   1ace6:	08d2      	lsrs	r2, r2, #3
   1ace8:	eb02 0082 	add.w	r0, r2, r2, lsl #2
   1acec:	0040      	lsls	r0, r0, #1
   1acee:	1a1b      	subs	r3, r3, r0
   1acf0:	3330      	adds	r3, #48
   1acf2:	2a09      	cmp	r2, #9
   1acf4:	f801 3d01 	strb.w	r3, [r1, #-1]!
   1acf8:	4613      	mov	r3, r2
   1acfa:	d8f2      	bhi.n	1ace2 <_vfprintf_r+0xe2e>
   1acfc:	1e4a      	subs	r2, r1, #1
   1acfe:	3330      	adds	r3, #48
   1ad00:	920e      	str	r2, [sp, #56]
   1ad02:	f801 3c01 	strb.w	r3, [r1, #-1]
   1ad06:	9b13      	ldr	r3, [sp, #76]
   1ad08:	1a9b      	subs	r3, r3, r2
   1ad0a:	930c      	str	r3, [sp, #48]
   1ad0c:	f7ff ba94 	b.w	1a238 <_vfprintf_r+0x384>
   1ad10:	9b14      	ldr	r3, [sp, #80]
   1ad12:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
   1ad16:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1ad1a:	f77f af15 	ble.w	1ab48 <_vfprintf_r+0xc94>
   1ad1e:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1ad22:	bfd8      	it	le
   1ad24:	f8df a858 	ldrle.w	sl, [pc, #2136]	; 1b580 <_vfprintf_r+0x16cc>
   1ad28:	dd54      	ble.n	1add4 <_vfprintf_r+0xf20>
   1ad2a:	4623      	mov	r3, r4
   1ad2c:	f8df a850 	ldr.w	sl, [pc, #2128]	; 1b580 <_vfprintf_r+0x16cc>
   1ad30:	f04f 0910 	mov.w	r9, #16	; 0x10
   1ad34:	9c09      	ldr	r4, [sp, #36]
   1ad36:	e005      	b.n	1ad44 <_vfprintf_r+0xe90>
   1ad38:	3608      	adds	r6, #8
   1ad3a:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1ad3e:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1ad42:	dd46      	ble.n	1add2 <_vfprintf_r+0xf1e>
   1ad44:	3301      	adds	r3, #1
   1ad46:	3510      	adds	r5, #16
   1ad48:	2b07      	cmp	r3, #7
   1ad4a:	f8c6 a000 	str.w	sl, [r6]
   1ad4e:	f8c6 9004 	str.w	r9, [r6, #4]
   1ad52:	f8cd 553c 	str.w	r5, [sp, #1340]
   1ad56:	f8cd 3538 	str.w	r3, [sp, #1336]
   1ad5a:	dded      	ble.n	1ad38 <_vfprintf_r+0xe84>
   1ad5c:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1ad60:	4620      	mov	r0, r4
   1ad62:	4659      	mov	r1, fp
   1ad64:	3204      	adds	r2, #4
   1ad66:	f7ff f897 	bl	19e98 <__sprint_r>
   1ad6a:	2800      	cmp	r0, #0
   1ad6c:	f47f a9bd 	bne.w	1a0ea <_vfprintf_r+0x236>
   1ad70:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1ad74:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1ad78:	360c      	adds	r6, #12
   1ad7a:	f8dd 3538 	ldr.w	r3, [sp, #1336]
   1ad7e:	e7dc      	b.n	1ad3a <_vfprintf_r+0xe86>
   1ad80:	9a09      	ldr	r2, [sp, #36]
   1ad82:	f8d2 b004 	ldr.w	fp, [r2, #4]
   1ad86:	f7ff b8b8 	b.w	19efa <_vfprintf_r+0x46>
   1ad8a:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1ad8e:	9809      	ldr	r0, [sp, #36]
   1ad90:	4659      	mov	r1, fp
   1ad92:	3204      	adds	r2, #4
   1ad94:	f7ff f880 	bl	19e98 <__sprint_r>
   1ad98:	2800      	cmp	r0, #0
   1ad9a:	f47f a9a6 	bne.w	1a0ea <_vfprintf_r+0x236>
   1ad9e:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1ada2:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1ada6:	360c      	adds	r6, #12
   1ada8:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1adac:	e6b4      	b.n	1ab18 <_vfprintf_r+0xc64>
   1adae:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1adb2:	9809      	ldr	r0, [sp, #36]
   1adb4:	4659      	mov	r1, fp
   1adb6:	3204      	adds	r2, #4
   1adb8:	f7ff f86e 	bl	19e98 <__sprint_r>
   1adbc:	2800      	cmp	r0, #0
   1adbe:	f47f a994 	bne.w	1a0ea <_vfprintf_r+0x236>
   1adc2:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1adc6:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1adca:	360c      	adds	r6, #12
   1adcc:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1add0:	e694      	b.n	1aafc <_vfprintf_r+0xc48>
   1add2:	461c      	mov	r4, r3
   1add4:	f8c6 a000 	str.w	sl, [r6]
   1add8:	4445      	add	r5, r8
   1adda:	f8c6 8004 	str.w	r8, [r6, #4]
   1adde:	e6ab      	b.n	1ab38 <_vfprintf_r+0xc84>
   1ade0:	2a30      	cmp	r2, #48
   1ade2:	f000 8252 	beq.w	1b28a <_vfprintf_r+0x13d6>
   1ade6:	9a0e      	ldr	r2, [sp, #56]
   1ade8:	2330      	movs	r3, #48
   1adea:	f802 3d01 	strb.w	r3, [r2, #-1]!
   1adee:	9b13      	ldr	r3, [sp, #76]
   1adf0:	920e      	str	r2, [sp, #56]
   1adf2:	1a9b      	subs	r3, r3, r2
   1adf4:	930c      	str	r3, [sp, #48]
   1adf6:	f7ff ba1f 	b.w	1a238 <_vfprintf_r+0x384>
   1adfa:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1adfe:	9809      	ldr	r0, [sp, #36]
   1ae00:	4659      	mov	r1, fp
   1ae02:	3204      	adds	r2, #4
   1ae04:	f7ff f848 	bl	19e98 <__sprint_r>
   1ae08:	2800      	cmp	r0, #0
   1ae0a:	f47f a96e 	bne.w	1a0ea <_vfprintf_r+0x236>
   1ae0e:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1ae12:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1ae16:	360c      	adds	r6, #12
   1ae18:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1ae1c:	e465      	b.n	1a6ea <_vfprintf_r+0x836>
   1ae1e:	425b      	negs	r3, r3
   1ae20:	222d      	movs	r2, #45
   1ae22:	1e19      	subs	r1, r3, #0
   1ae24:	bf18      	it	ne
   1ae26:	2101      	movne	r1, #1
   1ae28:	f88d 255f 	strb.w	r2, [sp, #1375]
   1ae2c:	2201      	movs	r2, #1
   1ae2e:	f7ff b9dc 	b.w	1a1ea <_vfprintf_r+0x336>
   1ae32:	461c      	mov	r4, r3
   1ae34:	f8c6 a000 	str.w	sl, [r6]
   1ae38:	4445      	add	r5, r8
   1ae3a:	f8c6 8004 	str.w	r8, [r6, #4]
   1ae3e:	e4a9      	b.n	1a794 <_vfprintf_r+0x8e0>
   1ae40:	9a07      	ldr	r2, [sp, #28]
   1ae42:	463b      	mov	r3, r7
   1ae44:	9207      	str	r2, [sp, #28]
   1ae46:	f7ff b8d9 	b.w	19ffc <_vfprintf_r+0x148>
   1ae4a:	9907      	ldr	r1, [sp, #28]
   1ae4c:	2201      	movs	r2, #1
   1ae4e:	1d0c      	adds	r4, r1, #4
   1ae50:	680b      	ldr	r3, [r1, #0]
   1ae52:	1e19      	subs	r1, r3, #0
   1ae54:	bf18      	it	ne
   1ae56:	2101      	movne	r1, #1
   1ae58:	f7ff b9c3 	b.w	1a1e2 <_vfprintf_r+0x32e>
   1ae5c:	9907      	ldr	r1, [sp, #28]
   1ae5e:	1d0c      	adds	r4, r1, #4
   1ae60:	680b      	ldr	r3, [r1, #0]
   1ae62:	f7ff bad8 	b.w	1a416 <_vfprintf_r+0x562>
   1ae66:	9807      	ldr	r0, [sp, #28]
   1ae68:	3008      	adds	r0, #8
   1ae6a:	9007      	str	r0, [sp, #28]
   1ae6c:	681c      	ldr	r4, [r3, #0]
   1ae6e:	685d      	ldr	r5, [r3, #4]
   1ae70:	940d      	str	r4, [sp, #52]
   1ae72:	9515      	str	r5, [sp, #84]
   1ae74:	f7ff bae5 	b.w	1a442 <_vfprintf_r+0x58e>
   1ae78:	9b07      	ldr	r3, [sp, #28]
   1ae7a:	1d1c      	adds	r4, r3, #4
   1ae7c:	681b      	ldr	r3, [r3, #0]
   1ae7e:	f7ff b99e 	b.w	1a1be <_vfprintf_r+0x30a>
   1ae82:	9907      	ldr	r1, [sp, #28]
   1ae84:	4602      	mov	r2, r0
   1ae86:	1d0c      	adds	r4, r1, #4
   1ae88:	680b      	ldr	r3, [r1, #0]
   1ae8a:	1e19      	subs	r1, r3, #0
   1ae8c:	bf18      	it	ne
   1ae8e:	2101      	movne	r1, #1
   1ae90:	f7ff b9a7 	b.w	1a1e2 <_vfprintf_r+0x32e>
   1ae94:	3401      	adds	r4, #1
   1ae96:	980e      	ldr	r0, [sp, #56]
   1ae98:	18ed      	adds	r5, r5, r3
   1ae9a:	2c07      	cmp	r4, #7
   1ae9c:	6073      	str	r3, [r6, #4]
   1ae9e:	6030      	str	r0, [r6, #0]
   1aea0:	f8cd 553c 	str.w	r5, [sp, #1340]
   1aea4:	f8cd 4538 	str.w	r4, [sp, #1336]
   1aea8:	f300 8235 	bgt.w	1b316 <_vfprintf_r+0x1462>
   1aeac:	3608      	adds	r6, #8
   1aeae:	2201      	movs	r2, #1
   1aeb0:	9918      	ldr	r1, [sp, #96]
   1aeb2:	18a4      	adds	r4, r4, r2
   1aeb4:	18ad      	adds	r5, r5, r2
   1aeb6:	2c07      	cmp	r4, #7
   1aeb8:	4698      	mov	r8, r3
   1aeba:	6031      	str	r1, [r6, #0]
   1aebc:	6072      	str	r2, [r6, #4]
   1aebe:	f8cd 553c 	str.w	r5, [sp, #1340]
   1aec2:	f8cd 4538 	str.w	r4, [sp, #1336]
   1aec6:	f300 8212 	bgt.w	1b2ee <_vfprintf_r+0x143a>
   1aeca:	3608      	adds	r6, #8
   1aecc:	9a0e      	ldr	r2, [sp, #56]
   1aece:	1aed      	subs	r5, r5, r3
   1aed0:	9814      	ldr	r0, [sp, #80]
   1aed2:	4490      	add	r8, r2
   1aed4:	f8c6 8000 	str.w	r8, [r6]
   1aed8:	1ac2      	subs	r2, r0, r3
   1aeda:	182d      	adds	r5, r5, r0
   1aedc:	6072      	str	r2, [r6, #4]
   1aede:	e459      	b.n	1a794 <_vfprintf_r+0x8e0>
   1aee0:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1aee4:	9809      	ldr	r0, [sp, #36]
   1aee6:	4659      	mov	r1, fp
   1aee8:	3204      	adds	r2, #4
   1aeea:	f7fe ffd5 	bl	19e98 <__sprint_r>
   1aeee:	2800      	cmp	r0, #0
   1aef0:	f47f a8fb 	bne.w	1a0ea <_vfprintf_r+0x236>
   1aef4:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1aef8:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1aefc:	360c      	adds	r6, #12
   1aefe:	e512      	b.n	1a926 <_vfprintf_r+0xa72>
   1af00:	f8df 2680 	ldr.w	r2, [pc, #1664]	; 1b584 <_vfprintf_r+0x16d0>
   1af04:	6032      	str	r2, [r6, #0]
   1af06:	2201      	movs	r2, #1
   1af08:	18a4      	adds	r4, r4, r2
   1af0a:	18ad      	adds	r5, r5, r2
   1af0c:	2c07      	cmp	r4, #7
   1af0e:	6072      	str	r2, [r6, #4]
   1af10:	f8cd 553c 	str.w	r5, [sp, #1340]
   1af14:	f8cd 4538 	str.w	r4, [sp, #1336]
   1af18:	f300 814a 	bgt.w	1b1b0 <_vfprintf_r+0x12fc>
   1af1c:	3608      	adds	r6, #8
   1af1e:	b933      	cbnz	r3, 1af2e <_vfprintf_r+0x107a>
   1af20:	9914      	ldr	r1, [sp, #80]
   1af22:	b921      	cbnz	r1, 1af2e <_vfprintf_r+0x107a>
   1af24:	9a06      	ldr	r2, [sp, #24]
   1af26:	f012 0f01 	tst.w	r2, #1	; 0x1
   1af2a:	f43f ac3c 	beq.w	1a7a6 <_vfprintf_r+0x8f2>
   1af2e:	9c18      	ldr	r4, [sp, #96]
   1af30:	2201      	movs	r2, #1
   1af32:	18ad      	adds	r5, r5, r2
   1af34:	6072      	str	r2, [r6, #4]
   1af36:	f8cd 553c 	str.w	r5, [sp, #1340]
   1af3a:	6034      	str	r4, [r6, #0]
   1af3c:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1af40:	18a4      	adds	r4, r4, r2
   1af42:	f8cd 4538 	str.w	r4, [sp, #1336]
   1af46:	2c07      	cmp	r4, #7
   1af48:	f300 8203 	bgt.w	1b352 <_vfprintf_r+0x149e>
   1af4c:	3608      	adds	r6, #8
   1af4e:	f1c3 0800 	rsb	r8, r3, #0	; 0x0
   1af52:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1af56:	f340 816d 	ble.w	1b234 <_vfprintf_r+0x1380>
   1af5a:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1af5e:	bfd8      	it	le
   1af60:	f8df a61c 	ldrle.w	sl, [pc, #1564]	; 1b580 <_vfprintf_r+0x16cc>
   1af64:	f340 8183 	ble.w	1b26e <_vfprintf_r+0x13ba>
   1af68:	4623      	mov	r3, r4
   1af6a:	f8df a614 	ldr.w	sl, [pc, #1556]	; 1b580 <_vfprintf_r+0x16cc>
   1af6e:	f04f 0910 	mov.w	r9, #16	; 0x10
   1af72:	9c09      	ldr	r4, [sp, #36]
   1af74:	e006      	b.n	1af84 <_vfprintf_r+0x10d0>
   1af76:	3608      	adds	r6, #8
   1af78:	f1a8 0810 	sub.w	r8, r8, #16	; 0x10
   1af7c:	f1b8 0f10 	cmp.w	r8, #16	; 0x10
   1af80:	f340 8174 	ble.w	1b26c <_vfprintf_r+0x13b8>
   1af84:	3301      	adds	r3, #1
   1af86:	3510      	adds	r5, #16
   1af88:	2b07      	cmp	r3, #7
   1af8a:	f8c6 a000 	str.w	sl, [r6]
   1af8e:	f8c6 9004 	str.w	r9, [r6, #4]
   1af92:	f8cd 553c 	str.w	r5, [sp, #1340]
   1af96:	f8cd 3538 	str.w	r3, [sp, #1336]
   1af9a:	ddec      	ble.n	1af76 <_vfprintf_r+0x10c2>
   1af9c:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1afa0:	4620      	mov	r0, r4
   1afa2:	4659      	mov	r1, fp
   1afa4:	3204      	adds	r2, #4
   1afa6:	f7fe ff77 	bl	19e98 <__sprint_r>
   1afaa:	2800      	cmp	r0, #0
   1afac:	f47f a89d 	bne.w	1a0ea <_vfprintf_r+0x236>
   1afb0:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1afb4:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1afb8:	360c      	adds	r6, #12
   1afba:	f8dd 3538 	ldr.w	r3, [sp, #1336]
   1afbe:	e7db      	b.n	1af78 <_vfprintf_r+0x10c4>
   1afc0:	4620      	mov	r0, r4
   1afc2:	4629      	mov	r1, r5
   1afc4:	f003 f85c 	bl	1e080 <__isnand>
   1afc8:	2800      	cmp	r0, #0
   1afca:	f040 80cf 	bne.w	1b16c <_vfprintf_r+0x12b8>
   1afce:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
   1afd2:	f000 8226 	beq.w	1b422 <_vfprintf_r+0x156e>
   1afd6:	9811      	ldr	r0, [sp, #68]
   1afd8:	2867      	cmp	r0, #103
   1afda:	bf14      	ite	ne
   1afdc:	2300      	movne	r3, #0
   1afde:	2301      	moveq	r3, #1
   1afe0:	2847      	cmp	r0, #71
   1afe2:	bf08      	it	eq
   1afe4:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
   1afe8:	2b00      	cmp	r3, #0
   1afea:	f000 8209 	beq.w	1b400 <_vfprintf_r+0x154c>
   1afee:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1aff2:	f000 826b 	beq.w	1b4cc <_vfprintf_r+0x1618>
   1aff6:	2101      	movs	r1, #1
   1aff8:	9108      	str	r1, [sp, #32]
   1affa:	9a06      	ldr	r2, [sp, #24]
   1affc:	f50d 60a8 	add.w	r0, sp, #1344	; 0x540
   1b000:	462b      	mov	r3, r5
   1b002:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   1b006:	9206      	str	r2, [sp, #24]
   1b008:	4622      	mov	r2, r4
   1b00a:	e880 000c 	stmia.w	r0, {r2, r3}
   1b00e:	f8dd 3540 	ldr.w	r3, [sp, #1344]
   1b012:	2b00      	cmp	r3, #0
   1b014:	f2c0 8251 	blt.w	1b4ba <_vfprintf_r+0x1606>
   1b018:	2100      	movs	r1, #0
   1b01a:	9112      	str	r1, [sp, #72]
   1b01c:	9b11      	ldr	r3, [sp, #68]
   1b01e:	2b66      	cmp	r3, #102
   1b020:	bf14      	ite	ne
   1b022:	f04f 0c00 	movne.w	ip, #0	; 0x0
   1b026:	f04f 0c01 	moveq.w	ip, #1	; 0x1
   1b02a:	2b46      	cmp	r3, #70
   1b02c:	bf08      	it	eq
   1b02e:	f04c 0c01 	orreq.w	ip, ip, #1	; 0x1
   1b032:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
   1b036:	f000 81bb 	beq.w	1b3b0 <_vfprintf_r+0x14fc>
   1b03a:	46c1      	mov	r9, r8
   1b03c:	2303      	movs	r3, #3
   1b03e:	f50d 62ab 	add.w	r2, sp, #1368	; 0x558
   1b042:	9201      	str	r2, [sp, #4]
   1b044:	f50d 62aa 	add.w	r2, sp, #1360	; 0x550
   1b048:	4621      	mov	r1, r4
   1b04a:	3204      	adds	r2, #4
   1b04c:	9809      	ldr	r0, [sp, #36]
   1b04e:	9202      	str	r2, [sp, #8]
   1b050:	f50d 62aa 	add.w	r2, sp, #1360	; 0x550
   1b054:	9203      	str	r2, [sp, #12]
   1b056:	462a      	mov	r2, r5
   1b058:	f8cd c014 	str.w	ip, [sp, #20]
   1b05c:	f8cd 9000 	str.w	r9, [sp]
   1b060:	f000 fbe0 	bl	1b824 <_dtoa_r>
   1b064:	9911      	ldr	r1, [sp, #68]
   1b066:	f8dd c014 	ldr.w	ip, [sp, #20]
   1b06a:	f1b1 0367 	subs.w	r3, r1, #103	; 0x67
   1b06e:	bf18      	it	ne
   1b070:	2301      	movne	r3, #1
   1b072:	2947      	cmp	r1, #71
   1b074:	bf0c      	ite	eq
   1b076:	2300      	moveq	r3, #0
   1b078:	f003 0301 	andne.w	r3, r3, #1	; 0x1
   1b07c:	900e      	str	r0, [sp, #56]
   1b07e:	b933      	cbnz	r3, 1b08e <_vfprintf_r+0x11da>
   1b080:	9a06      	ldr	r2, [sp, #24]
   1b082:	f012 0f01 	tst.w	r2, #1	; 0x1
   1b086:	bf08      	it	eq
   1b088:	f8dd a550 	ldreq.w	sl, [sp, #1360]
   1b08c:	d017      	beq.n	1b0be <_vfprintf_r+0x120a>
   1b08e:	9b0e      	ldr	r3, [sp, #56]
   1b090:	eb03 0a09 	add.w	sl, r3, r9
   1b094:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
   1b098:	d006      	beq.n	1b0a8 <_vfprintf_r+0x11f4>
   1b09a:	781b      	ldrb	r3, [r3, #0]
   1b09c:	2b30      	cmp	r3, #48
   1b09e:	f000 8099 	beq.w	1b1d4 <_vfprintf_r+0x1320>
   1b0a2:	f8dd 9558 	ldr.w	r9, [sp, #1368]
   1b0a6:	44ca      	add	sl, r9
   1b0a8:	4620      	mov	r0, r4
   1b0aa:	4629      	mov	r1, r5
   1b0ac:	2200      	movs	r2, #0
   1b0ae:	2300      	movs	r3, #0
   1b0b0:	f003 fcc8 	bl	1ea44 <__cmpdf2>
   1b0b4:	2800      	cmp	r0, #0
   1b0b6:	f040 81a5 	bne.w	1b404 <_vfprintf_r+0x1550>
   1b0ba:	f8cd a550 	str.w	sl, [sp, #1360]
   1b0be:	9c0e      	ldr	r4, [sp, #56]
   1b0c0:	9808      	ldr	r0, [sp, #32]
   1b0c2:	ebc4 0a0a 	rsb	sl, r4, sl
   1b0c6:	f8cd a050 	str.w	sl, [sp, #80]
   1b0ca:	2800      	cmp	r0, #0
   1b0cc:	f000 8155 	beq.w	1b37a <_vfprintf_r+0x14c6>
   1b0d0:	f8dd 1558 	ldr.w	r1, [sp, #1368]
   1b0d4:	f111 0f03 	cmn.w	r1, #3	; 0x3
   1b0d8:	910c      	str	r1, [sp, #48]
   1b0da:	db02      	blt.n	1b0e2 <_vfprintf_r+0x122e>
   1b0dc:	4588      	cmp	r8, r1
   1b0de:	f280 8158 	bge.w	1b392 <_vfprintf_r+0x14de>
   1b0e2:	9a11      	ldr	r2, [sp, #68]
   1b0e4:	3a02      	subs	r2, #2
   1b0e6:	9211      	str	r2, [sp, #68]
   1b0e8:	980c      	ldr	r0, [sp, #48]
   1b0ea:	9911      	ldr	r1, [sp, #68]
   1b0ec:	1e43      	subs	r3, r0, #1
   1b0ee:	f8cd 3558 	str.w	r3, [sp, #1368]
   1b0f2:	2b00      	cmp	r3, #0
   1b0f4:	f88d 1548 	strb.w	r1, [sp, #1352]
   1b0f8:	f2c0 821a 	blt.w	1b530 <_vfprintf_r+0x167c>
   1b0fc:	222b      	movs	r2, #43
   1b0fe:	f88d 2549 	strb.w	r2, [sp, #1353]
   1b102:	2b09      	cmp	r3, #9
   1b104:	f300 819a 	bgt.w	1b43c <_vfprintf_r+0x1588>
   1b108:	2230      	movs	r2, #48
   1b10a:	f88d 254a 	strb.w	r2, [sp, #1354]
   1b10e:	189b      	adds	r3, r3, r2
   1b110:	f50d 62a9 	add.w	r2, sp, #1352	; 0x548
   1b114:	1d10      	adds	r0, r2, #4
   1b116:	f88d 354b 	strb.w	r3, [sp, #1355]
   1b11a:	1a82      	subs	r2, r0, r2
   1b11c:	9914      	ldr	r1, [sp, #80]
   1b11e:	9814      	ldr	r0, [sp, #80]
   1b120:	9216      	str	r2, [sp, #88]
   1b122:	1810      	adds	r0, r2, r0
   1b124:	2901      	cmp	r1, #1
   1b126:	900c      	str	r0, [sp, #48]
   1b128:	f340 8207 	ble.w	1b53a <_vfprintf_r+0x1686>
   1b12c:	9c0c      	ldr	r4, [sp, #48]
   1b12e:	3401      	adds	r4, #1
   1b130:	940c      	str	r4, [sp, #48]
   1b132:	ea24 70e4 	bic.w	r0, r4, r4, asr #31
   1b136:	9008      	str	r0, [sp, #32]
   1b138:	9a12      	ldr	r2, [sp, #72]
   1b13a:	2a00      	cmp	r2, #0
   1b13c:	f000 8147 	beq.w	1b3ce <_vfprintf_r+0x151a>
   1b140:	232d      	movs	r3, #45
   1b142:	f88d 355f 	strb.w	r3, [sp, #1375]
   1b146:	2300      	movs	r3, #0
   1b148:	9312      	str	r3, [sp, #72]
   1b14a:	f7ff b880 	b.w	1a24e <_vfprintf_r+0x39a>
   1b14e:	980c      	ldr	r0, [sp, #48]
   1b150:	2100      	movs	r1, #0
   1b152:	f89d 355f 	ldrb.w	r3, [sp, #1375]
   1b156:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   1b15a:	9112      	str	r1, [sp, #72]
   1b15c:	9008      	str	r0, [sp, #32]
   1b15e:	f7ff b875 	b.w	1a24c <_vfprintf_r+0x398>
   1b162:	980a      	ldr	r0, [sp, #40]
   1b164:	4240      	negs	r0, r0
   1b166:	900a      	str	r0, [sp, #40]
   1b168:	f7ff b909 	b.w	1a37e <_vfprintf_r+0x4ca>
   1b16c:	f8df 3418 	ldr.w	r3, [pc, #1048]	; 1b588 <_vfprintf_r+0x16d4>
   1b170:	2103      	movs	r1, #3
   1b172:	9806      	ldr	r0, [sp, #24]
   1b174:	f8df 2414 	ldr.w	r2, [pc, #1044]	; 1b58c <_vfprintf_r+0x16d8>
   1b178:	9c11      	ldr	r4, [sp, #68]
   1b17a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
   1b17e:	9108      	str	r1, [sp, #32]
   1b180:	2c47      	cmp	r4, #71
   1b182:	bfd8      	it	le
   1b184:	461a      	movle	r2, r3
   1b186:	9006      	str	r0, [sp, #24]
   1b188:	920e      	str	r2, [sp, #56]
   1b18a:	f89d 355f 	ldrb.w	r3, [sp, #1375]
   1b18e:	f8cd a048 	str.w	sl, [sp, #72]
   1b192:	910c      	str	r1, [sp, #48]
   1b194:	f7ff b85a 	b.w	1a24c <_vfprintf_r+0x398>
   1b198:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1b19c:	9809      	ldr	r0, [sp, #36]
   1b19e:	4659      	mov	r1, fp
   1b1a0:	3204      	adds	r2, #4
   1b1a2:	f7fe fe79 	bl	19e98 <__sprint_r>
   1b1a6:	2800      	cmp	r0, #0
   1b1a8:	f47e af9f 	bne.w	1a0ea <_vfprintf_r+0x236>
   1b1ac:	f7fe bf9a 	b.w	1a0e4 <_vfprintf_r+0x230>
   1b1b0:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1b1b4:	9809      	ldr	r0, [sp, #36]
   1b1b6:	4659      	mov	r1, fp
   1b1b8:	3204      	adds	r2, #4
   1b1ba:	f7fe fe6d 	bl	19e98 <__sprint_r>
   1b1be:	2800      	cmp	r0, #0
   1b1c0:	f47e af93 	bne.w	1a0ea <_vfprintf_r+0x236>
   1b1c4:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1b1c8:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1b1cc:	360c      	adds	r6, #12
   1b1ce:	f8dd 3558 	ldr.w	r3, [sp, #1368]
   1b1d2:	e6a4      	b.n	1af1e <_vfprintf_r+0x106a>
   1b1d4:	4620      	mov	r0, r4
   1b1d6:	4629      	mov	r1, r5
   1b1d8:	2200      	movs	r2, #0
   1b1da:	2300      	movs	r3, #0
   1b1dc:	f003 fc32 	bl	1ea44 <__cmpdf2>
   1b1e0:	2800      	cmp	r0, #0
   1b1e2:	f43f af5e 	beq.w	1b0a2 <_vfprintf_r+0x11ee>
   1b1e6:	f1c9 0901 	rsb	r9, r9, #1	; 0x1
   1b1ea:	f8cd 9558 	str.w	r9, [sp, #1368]
   1b1ee:	e75a      	b.n	1b0a6 <_vfprintf_r+0x11f2>
   1b1f0:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1b1f4:	9809      	ldr	r0, [sp, #36]
   1b1f6:	4659      	mov	r1, fp
   1b1f8:	3204      	adds	r2, #4
   1b1fa:	f7fe fe4d 	bl	19e98 <__sprint_r>
   1b1fe:	2800      	cmp	r0, #0
   1b200:	f47e af73 	bne.w	1a0ea <_vfprintf_r+0x236>
   1b204:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1b208:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1b20c:	360c      	adds	r6, #12
   1b20e:	f7ff bba4 	b.w	1a95a <_vfprintf_r+0xaa6>
   1b212:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1b216:	9809      	ldr	r0, [sp, #36]
   1b218:	4659      	mov	r1, fp
   1b21a:	3204      	adds	r2, #4
   1b21c:	f7fe fe3c 	bl	19e98 <__sprint_r>
   1b220:	2800      	cmp	r0, #0
   1b222:	f47e af62 	bne.w	1a0ea <_vfprintf_r+0x236>
   1b226:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1b22a:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1b22e:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1b232:	360c      	adds	r6, #12
   1b234:	9914      	ldr	r1, [sp, #80]
   1b236:	980e      	ldr	r0, [sp, #56]
   1b238:	186d      	adds	r5, r5, r1
   1b23a:	6071      	str	r1, [r6, #4]
   1b23c:	6030      	str	r0, [r6, #0]
   1b23e:	f7ff baa9 	b.w	1a794 <_vfprintf_r+0x8e0>
   1b242:	980e      	ldr	r0, [sp, #56]
   1b244:	2400      	movs	r4, #0
   1b246:	f002 ff27 	bl	1e098 <strlen>
   1b24a:	f89d 355f 	ldrb.w	r3, [sp, #1375]
   1b24e:	9412      	str	r4, [sp, #72]
   1b250:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
   1b254:	900c      	str	r0, [sp, #48]
   1b256:	9208      	str	r2, [sp, #32]
   1b258:	f7fe bff8 	b.w	1a24c <_vfprintf_r+0x398>
   1b25c:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1b260:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1b264:	f8df a328 	ldr.w	sl, [pc, #808]	; 1b590 <_vfprintf_r+0x16dc>
   1b268:	f7ff b842 	b.w	1a2f0 <_vfprintf_r+0x43c>
   1b26c:	461c      	mov	r4, r3
   1b26e:	3401      	adds	r4, #1
   1b270:	4445      	add	r5, r8
   1b272:	2c07      	cmp	r4, #7
   1b274:	f8c6 a000 	str.w	sl, [r6]
   1b278:	f8c6 8004 	str.w	r8, [r6, #4]
   1b27c:	f8cd 553c 	str.w	r5, [sp, #1340]
   1b280:	f8cd 4538 	str.w	r4, [sp, #1336]
   1b284:	dcc5      	bgt.n	1b212 <_vfprintf_r+0x135e>
   1b286:	3608      	adds	r6, #8
   1b288:	e7d4      	b.n	1b234 <_vfprintf_r+0x1380>
   1b28a:	9913      	ldr	r1, [sp, #76]
   1b28c:	9a0e      	ldr	r2, [sp, #56]
   1b28e:	1a89      	subs	r1, r1, r2
   1b290:	910c      	str	r1, [sp, #48]
   1b292:	f7fe bfd1 	b.w	1a238 <_vfprintf_r+0x384>
   1b296:	9809      	ldr	r0, [sp, #36]
   1b298:	4659      	mov	r1, fp
   1b29a:	f000 f9a1 	bl	1b5e0 <__swsetup_r>
   1b29e:	2800      	cmp	r0, #0
   1b2a0:	f47e af28 	bne.w	1a0f4 <_vfprintf_r+0x240>
   1b2a4:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   1b2a8:	b293      	uxth	r3, r2
   1b2aa:	f7fe be40 	b.w	19f2e <_vfprintf_r+0x7a>
   1b2ae:	4cb9      	ldr	r4, [pc, #740]	(1b594 <_vfprintf_r+0x16e0>)
   1b2b0:	f1b8 0f06 	cmp.w	r8, #6	; 0x6
   1b2b4:	bf28      	it	cs
   1b2b6:	f04f 0806 	movcs.w	r8, #6	; 0x6
   1b2ba:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
   1b2be:	f8cd 8030 	str.w	r8, [sp, #48]
   1b2c2:	9308      	str	r3, [sp, #32]
   1b2c4:	940e      	str	r4, [sp, #56]
   1b2c6:	f7ff b833 	b.w	1a330 <_vfprintf_r+0x47c>
   1b2ca:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1b2ce:	9809      	ldr	r0, [sp, #36]
   1b2d0:	4659      	mov	r1, fp
   1b2d2:	3204      	adds	r2, #4
   1b2d4:	f7fe fde0 	bl	19e98 <__sprint_r>
   1b2d8:	2800      	cmp	r0, #0
   1b2da:	f47e af06 	bne.w	1a0ea <_vfprintf_r+0x236>
   1b2de:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1b2e2:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1b2e6:	360c      	adds	r6, #12
   1b2e8:	f8dd 3558 	ldr.w	r3, [sp, #1368]
   1b2ec:	e4a1      	b.n	1ac32 <_vfprintf_r+0xd7e>
   1b2ee:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1b2f2:	9809      	ldr	r0, [sp, #36]
   1b2f4:	4659      	mov	r1, fp
   1b2f6:	3204      	adds	r2, #4
   1b2f8:	f7fe fdce 	bl	19e98 <__sprint_r>
   1b2fc:	2800      	cmp	r0, #0
   1b2fe:	f47e aef4 	bne.w	1a0ea <_vfprintf_r+0x236>
   1b302:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1b306:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1b30a:	360c      	adds	r6, #12
   1b30c:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1b310:	f8dd 3558 	ldr.w	r3, [sp, #1368]
   1b314:	e5da      	b.n	1aecc <_vfprintf_r+0x1018>
   1b316:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1b31a:	9809      	ldr	r0, [sp, #36]
   1b31c:	4659      	mov	r1, fp
   1b31e:	3204      	adds	r2, #4
   1b320:	f7fe fdba 	bl	19e98 <__sprint_r>
   1b324:	2800      	cmp	r0, #0
   1b326:	f47e aee0 	bne.w	1a0ea <_vfprintf_r+0x236>
   1b32a:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1b32e:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1b332:	360c      	adds	r6, #12
   1b334:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1b338:	f8dd 3558 	ldr.w	r3, [sp, #1368]
   1b33c:	e5b7      	b.n	1aeae <_vfprintf_r+0xffa>
   1b33e:	ea28 71e8 	bic.w	r1, r8, r8, asr #31
   1b342:	f89d 355f 	ldrb.w	r3, [sp, #1375]
   1b346:	9108      	str	r1, [sp, #32]
   1b348:	f8cd 8030 	str.w	r8, [sp, #48]
   1b34c:	9012      	str	r0, [sp, #72]
   1b34e:	f7fe bf7d 	b.w	1a24c <_vfprintf_r+0x398>
   1b352:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1b356:	9809      	ldr	r0, [sp, #36]
   1b358:	4659      	mov	r1, fp
   1b35a:	3204      	adds	r2, #4
   1b35c:	f7fe fd9c 	bl	19e98 <__sprint_r>
   1b360:	2800      	cmp	r0, #0
   1b362:	f47e aec2 	bne.w	1a0ea <_vfprintf_r+0x236>
   1b366:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1b36a:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1b36e:	360c      	adds	r6, #12
   1b370:	f8dd 4538 	ldr.w	r4, [sp, #1336]
   1b374:	f8dd 3558 	ldr.w	r3, [sp, #1368]
   1b378:	e5e9      	b.n	1af4e <_vfprintf_r+0x109a>
   1b37a:	9b11      	ldr	r3, [sp, #68]
   1b37c:	2b65      	cmp	r3, #101
   1b37e:	f340 80a1 	ble.w	1b4c4 <_vfprintf_r+0x1610>
   1b382:	9911      	ldr	r1, [sp, #68]
   1b384:	2966      	cmp	r1, #102
   1b386:	bf1c      	itt	ne
   1b388:	f8dd 2558 	ldrne.w	r2, [sp, #1368]
   1b38c:	920c      	strne	r2, [sp, #48]
   1b38e:	f000 80b4 	beq.w	1b4fa <_vfprintf_r+0x1646>
   1b392:	9b14      	ldr	r3, [sp, #80]
   1b394:	9c0c      	ldr	r4, [sp, #48]
   1b396:	42a3      	cmp	r3, r4
   1b398:	dc7f      	bgt.n	1b49a <_vfprintf_r+0x15e6>
   1b39a:	9806      	ldr	r0, [sp, #24]
   1b39c:	f010 0f01 	tst.w	r0, #1	; 0x1
   1b3a0:	f040 8099 	bne.w	1b4d6 <_vfprintf_r+0x1622>
   1b3a4:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
   1b3a8:	2267      	movs	r2, #103
   1b3aa:	9108      	str	r1, [sp, #32]
   1b3ac:	9211      	str	r2, [sp, #68]
   1b3ae:	e6c3      	b.n	1b138 <_vfprintf_r+0x1284>
   1b3b0:	9811      	ldr	r0, [sp, #68]
   1b3b2:	2865      	cmp	r0, #101
   1b3b4:	bf14      	ite	ne
   1b3b6:	2300      	movne	r3, #0
   1b3b8:	2301      	moveq	r3, #1
   1b3ba:	2845      	cmp	r0, #69
   1b3bc:	bf08      	it	eq
   1b3be:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
   1b3c2:	2b00      	cmp	r3, #0
   1b3c4:	d066      	beq.n	1b494 <_vfprintf_r+0x15e0>
   1b3c6:	f108 0901 	add.w	r9, r8, #1	; 0x1
   1b3ca:	2302      	movs	r3, #2
   1b3cc:	e637      	b.n	1b03e <_vfprintf_r+0x118a>
   1b3ce:	9a0c      	ldr	r2, [sp, #48]
   1b3d0:	f89d 355f 	ldrb.w	r3, [sp, #1375]
   1b3d4:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   1b3d8:	9208      	str	r2, [sp, #32]
   1b3da:	f7fe bf37 	b.w	1a24c <_vfprintf_r+0x398>
   1b3de:	f50d 62a6 	add.w	r2, sp, #1328	; 0x530
   1b3e2:	9809      	ldr	r0, [sp, #36]
   1b3e4:	4659      	mov	r1, fp
   1b3e6:	3204      	adds	r2, #4
   1b3e8:	f7fe fd56 	bl	19e98 <__sprint_r>
   1b3ec:	2800      	cmp	r0, #0
   1b3ee:	f47e ae7c 	bne.w	1a0ea <_vfprintf_r+0x236>
   1b3f2:	f50d 6698 	add.w	r6, sp, #1216	; 0x4c0
   1b3f6:	f8dd 553c 	ldr.w	r5, [sp, #1340]
   1b3fa:	360c      	adds	r6, #12
   1b3fc:	f7ff ba54 	b.w	1a8a8 <_vfprintf_r+0x9f4>
   1b400:	9308      	str	r3, [sp, #32]
   1b402:	e5fa      	b.n	1affa <_vfprintf_r+0x1146>
   1b404:	f8dd 3550 	ldr.w	r3, [sp, #1360]
   1b408:	459a      	cmp	sl, r3
   1b40a:	bf98      	it	ls
   1b40c:	469a      	movls	sl, r3
   1b40e:	f67f ae56 	bls.w	1b0be <_vfprintf_r+0x120a>
   1b412:	2230      	movs	r2, #48
   1b414:	f803 2b01 	strb.w	r2, [r3], #1
   1b418:	459a      	cmp	sl, r3
   1b41a:	f8cd 3550 	str.w	r3, [sp, #1360]
   1b41e:	d8f9      	bhi.n	1b414 <_vfprintf_r+0x1560>
   1b420:	e64d      	b.n	1b0be <_vfprintf_r+0x120a>
   1b422:	9a11      	ldr	r2, [sp, #68]
   1b424:	f108 0807 	add.w	r8, r8, #7	; 0x7
   1b428:	2a67      	cmp	r2, #103
   1b42a:	bf14      	ite	ne
   1b42c:	2300      	movne	r3, #0
   1b42e:	2301      	moveq	r3, #1
   1b430:	2a47      	cmp	r2, #71
   1b432:	bf08      	it	eq
   1b434:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
   1b438:	9308      	str	r3, [sp, #32]
   1b43a:	e5de      	b.n	1affa <_vfprintf_r+0x1146>
   1b43c:	f50d 618c 	add.w	r1, sp, #1120	; 0x460
   1b440:	f246 6c67 	movw	ip, #26215	; 0x6667
   1b444:	310b      	adds	r1, #11
   1b446:	f2c6 6c66 	movt	ip, #26214	; 0x6666
   1b44a:	fb8c 2003 	smull	r2, r0, ip, r3
   1b44e:	17da      	asrs	r2, r3, #31
   1b450:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
   1b454:	eb02 0082 	add.w	r0, r2, r2, lsl #2
   1b458:	0040      	lsls	r0, r0, #1
   1b45a:	1a1b      	subs	r3, r3, r0
   1b45c:	3330      	adds	r3, #48
   1b45e:	2a09      	cmp	r2, #9
   1b460:	f801 3d01 	strb.w	r3, [r1, #-1]!
   1b464:	4613      	mov	r3, r2
   1b466:	dcf0      	bgt.n	1b44a <_vfprintf_r+0x1596>
   1b468:	3330      	adds	r3, #48
   1b46a:	1e4a      	subs	r2, r1, #1
   1b46c:	b2d8      	uxtb	r0, r3
   1b46e:	f801 0c01 	strb.w	r0, [r1, #-1]
   1b472:	9b04      	ldr	r3, [sp, #16]
   1b474:	4293      	cmp	r3, r2
   1b476:	d975      	bls.n	1b564 <_vfprintf_r+0x16b0>
   1b478:	f50d 62a9 	add.w	r2, sp, #1352	; 0x548
   1b47c:	1cd3      	adds	r3, r2, #3
   1b47e:	e001      	b.n	1b484 <_vfprintf_r+0x15d0>
   1b480:	f811 0b01 	ldrb.w	r0, [r1], #1
   1b484:	f803 0c01 	strb.w	r0, [r3, #-1]
   1b488:	4618      	mov	r0, r3
   1b48a:	9c04      	ldr	r4, [sp, #16]
   1b48c:	3301      	adds	r3, #1
   1b48e:	428c      	cmp	r4, r1
   1b490:	d8f6      	bhi.n	1b480 <_vfprintf_r+0x15cc>
   1b492:	e642      	b.n	1b11a <_vfprintf_r+0x1266>
   1b494:	46c1      	mov	r9, r8
   1b496:	3302      	adds	r3, #2
   1b498:	e5d1      	b.n	1b03e <_vfprintf_r+0x118a>
   1b49a:	990c      	ldr	r1, [sp, #48]
   1b49c:	9c14      	ldr	r4, [sp, #80]
   1b49e:	2900      	cmp	r1, #0
   1b4a0:	bfda      	itte	le
   1b4a2:	9a0c      	ldrle	r2, [sp, #48]
   1b4a4:	f1c2 0302 	rsble	r3, r2, #2	; 0x2
   1b4a8:	2301      	movgt	r3, #1
   1b4aa:	191b      	adds	r3, r3, r4
   1b4ac:	2167      	movs	r1, #103
   1b4ae:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
   1b4b2:	930c      	str	r3, [sp, #48]
   1b4b4:	9008      	str	r0, [sp, #32]
   1b4b6:	9111      	str	r1, [sp, #68]
   1b4b8:	e63e      	b.n	1b138 <_vfprintf_r+0x1284>
   1b4ba:	222d      	movs	r2, #45
   1b4bc:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
   1b4c0:	9212      	str	r2, [sp, #72]
   1b4c2:	e5ab      	b.n	1b01c <_vfprintf_r+0x1168>
   1b4c4:	f8dd 4558 	ldr.w	r4, [sp, #1368]
   1b4c8:	940c      	str	r4, [sp, #48]
   1b4ca:	e60d      	b.n	1b0e8 <_vfprintf_r+0x1234>
   1b4cc:	f04f 0801 	mov.w	r8, #1	; 0x1
   1b4d0:	f8cd 8020 	str.w	r8, [sp, #32]
   1b4d4:	e591      	b.n	1affa <_vfprintf_r+0x1146>
   1b4d6:	9b0c      	ldr	r3, [sp, #48]
   1b4d8:	2067      	movs	r0, #103
   1b4da:	9011      	str	r0, [sp, #68]
   1b4dc:	3301      	adds	r3, #1
   1b4de:	930c      	str	r3, [sp, #48]
   1b4e0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   1b4e4:	9408      	str	r4, [sp, #32]
   1b4e6:	e627      	b.n	1b138 <_vfprintf_r+0x1284>
   1b4e8:	9c07      	ldr	r4, [sp, #28]
   1b4ea:	1d22      	adds	r2, r4, #4
   1b4ec:	9207      	str	r2, [sp, #28]
   1b4ee:	f8d4 8000 	ldr.w	r8, [r4]
   1b4f2:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
   1b4f6:	f7fe bd81 	b.w	19ffc <_vfprintf_r+0x148>
   1b4fa:	f8dd 3558 	ldr.w	r3, [sp, #1368]
   1b4fe:	2b00      	cmp	r3, #0
   1b500:	930c      	str	r3, [sp, #48]
   1b502:	dd24      	ble.n	1b54e <_vfprintf_r+0x169a>
   1b504:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1b508:	d108      	bne.n	1b51c <_vfprintf_r+0x1668>
   1b50a:	9c06      	ldr	r4, [sp, #24]
   1b50c:	f014 0f01 	tst.w	r4, #1	; 0x1
   1b510:	bf04      	itt	eq
   1b512:	ea23 70e3 	biceq.w	r0, r3, r3, asr #31
   1b516:	9008      	streq	r0, [sp, #32]
   1b518:	f43f ae0e 	beq.w	1b138 <_vfprintf_r+0x1284>
   1b51c:	990c      	ldr	r1, [sp, #48]
   1b51e:	1c4b      	adds	r3, r1, #1
   1b520:	4443      	add	r3, r8
   1b522:	930c      	str	r3, [sp, #48]
   1b524:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
   1b528:	2366      	movs	r3, #102
   1b52a:	9208      	str	r2, [sp, #32]
   1b52c:	9311      	str	r3, [sp, #68]
   1b52e:	e603      	b.n	1b138 <_vfprintf_r+0x1284>
   1b530:	222d      	movs	r2, #45
   1b532:	425b      	negs	r3, r3
   1b534:	f88d 2549 	strb.w	r2, [sp, #1353]
   1b538:	e5e3      	b.n	1b102 <_vfprintf_r+0x124e>
   1b53a:	9a06      	ldr	r2, [sp, #24]
   1b53c:	f012 0f01 	tst.w	r2, #1	; 0x1
   1b540:	bf04      	itt	eq
   1b542:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
   1b546:	9308      	streq	r3, [sp, #32]
   1b548:	f43f adf6 	beq.w	1b138 <_vfprintf_r+0x1284>
   1b54c:	e5ee      	b.n	1b12c <_vfprintf_r+0x1278>
   1b54e:	f1b8 0f00 	cmp.w	r8, #0	; 0x0
   1b552:	d10b      	bne.n	1b56c <_vfprintf_r+0x16b8>
   1b554:	9c06      	ldr	r4, [sp, #24]
   1b556:	f014 0f01 	tst.w	r4, #1	; 0x1
   1b55a:	d107      	bne.n	1b56c <_vfprintf_r+0x16b8>
   1b55c:	2001      	movs	r0, #1
   1b55e:	9008      	str	r0, [sp, #32]
   1b560:	900c      	str	r0, [sp, #48]
   1b562:	e5e9      	b.n	1b138 <_vfprintf_r+0x1284>
   1b564:	f50d 62a9 	add.w	r2, sp, #1352	; 0x548
   1b568:	1c90      	adds	r0, r2, #2
   1b56a:	e5d6      	b.n	1b11a <_vfprintf_r+0x1266>
   1b56c:	f108 0802 	add.w	r8, r8, #2	; 0x2
   1b570:	2266      	movs	r2, #102
   1b572:	ea28 71e8 	bic.w	r1, r8, r8, asr #31
   1b576:	f8cd 8030 	str.w	r8, [sp, #48]
   1b57a:	9108      	str	r1, [sp, #32]
   1b57c:	9211      	str	r2, [sp, #68]
   1b57e:	e5db      	b.n	1b138 <_vfprintf_r+0x1284>
   1b580:	0001ee88 	.word	0x0001ee88
   1b584:	0001eed8 	.word	0x0001eed8
   1b588:	0001eeb4 	.word	0x0001eeb4
   1b58c:	0001eeb8 	.word	0x0001eeb8
   1b590:	0001ee78 	.word	0x0001ee78
   1b594:	0001eed0 	.word	0x0001eed0

0001b598 <vfprintf>:
   1b598:	4613      	mov	r3, r2
   1b59a:	f240 1288 	movw	r2, #392	; 0x188
   1b59e:	f2c2 0200 	movt	r2, #8192	; 0x2000
   1b5a2:	468c      	mov	ip, r1
   1b5a4:	b500      	push	{lr}
   1b5a6:	4686      	mov	lr, r0
   1b5a8:	4671      	mov	r1, lr
   1b5aa:	6810      	ldr	r0, [r2, #0]
   1b5ac:	4662      	mov	r2, ip
   1b5ae:	f7fe fc81 	bl	19eb4 <_vfprintf_r>
   1b5b2:	bd00      	pop	{pc}

0001b5b4 <_write_r>:
   1b5b4:	b530      	push	{r4, r5, lr}
   1b5b6:	4d09      	ldr	r5, [pc, #36]	(1b5dc <_write_r+0x28>)
   1b5b8:	4604      	mov	r4, r0
   1b5ba:	2000      	movs	r0, #0
   1b5bc:	6028      	str	r0, [r5, #0]
   1b5be:	4608      	mov	r0, r1
   1b5c0:	4611      	mov	r1, r2
   1b5c2:	461a      	mov	r2, r3
   1b5c4:	f7f8 fa1c 	bl	13a00 <_write>
   1b5c8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1b5cc:	d000      	beq.n	1b5d0 <_write_r+0x1c>
   1b5ce:	bd30      	pop	{r4, r5, pc}
   1b5d0:	682b      	ldr	r3, [r5, #0]
   1b5d2:	2b00      	cmp	r3, #0
   1b5d4:	d0fb      	beq.n	1b5ce <_write_r+0x1a>
   1b5d6:	60e3      	str	r3, [r4, #12]
   1b5d8:	e7f9      	b.n	1b5ce <_write_r+0x1a>
   1b5da:	46c0      	nop			(mov r8, r8)
   1b5dc:	20002dd8 	.word	0x20002dd8

0001b5e0 <__swsetup_r>:
   1b5e0:	b570      	push	{r4, r5, r6, lr}
   1b5e2:	4e3a      	ldr	r6, [pc, #232]	(1b6cc <__swsetup_r+0xec>)
   1b5e4:	4605      	mov	r5, r0
   1b5e6:	460c      	mov	r4, r1
   1b5e8:	6830      	ldr	r0, [r6, #0]
   1b5ea:	b110      	cbz	r0, 1b5f2 <__swsetup_r+0x12>
   1b5ec:	6983      	ldr	r3, [r0, #24]
   1b5ee:	2b00      	cmp	r3, #0
   1b5f0:	d028      	beq.n	1b644 <__swsetup_r+0x64>
   1b5f2:	4b37      	ldr	r3, [pc, #220]	(1b6d0 <__swsetup_r+0xf0>)
   1b5f4:	429c      	cmp	r4, r3
   1b5f6:	d02a      	beq.n	1b64e <__swsetup_r+0x6e>
   1b5f8:	4b36      	ldr	r3, [pc, #216]	(1b6d4 <__swsetup_r+0xf4>)
   1b5fa:	429c      	cmp	r4, r3
   1b5fc:	d03d      	beq.n	1b67a <__swsetup_r+0x9a>
   1b5fe:	4b36      	ldr	r3, [pc, #216]	(1b6d8 <__swsetup_r+0xf8>)
   1b600:	429c      	cmp	r4, r3
   1b602:	bf04      	itt	eq
   1b604:	6833      	ldreq	r3, [r6, #0]
   1b606:	689c      	ldreq	r4, [r3, #8]
   1b608:	89a2      	ldrh	r2, [r4, #12]
   1b60a:	4611      	mov	r1, r2
   1b60c:	b293      	uxth	r3, r2
   1b60e:	f013 0f08 	tst.w	r3, #8	; 0x8
   1b612:	4618      	mov	r0, r3
   1b614:	bf18      	it	ne
   1b616:	6922      	ldrne	r2, [r4, #16]
   1b618:	d032      	beq.n	1b680 <__swsetup_r+0xa0>
   1b61a:	2a00      	cmp	r2, #0
   1b61c:	d021      	beq.n	1b662 <__swsetup_r+0x82>
   1b61e:	f013 0101 	ands.w	r1, r3, #1	; 0x1
   1b622:	d007      	beq.n	1b634 <__swsetup_r+0x54>
   1b624:	2300      	movs	r3, #0
   1b626:	60a3      	str	r3, [r4, #8]
   1b628:	6963      	ldr	r3, [r4, #20]
   1b62a:	425b      	negs	r3, r3
   1b62c:	61a3      	str	r3, [r4, #24]
   1b62e:	b18a      	cbz	r2, 1b654 <__swsetup_r+0x74>
   1b630:	2000      	movs	r0, #0
   1b632:	bd70      	pop	{r4, r5, r6, pc}
   1b634:	f013 0f02 	tst.w	r3, #2	; 0x2
   1b638:	bf08      	it	eq
   1b63a:	6961      	ldreq	r1, [r4, #20]
   1b63c:	60a1      	str	r1, [r4, #8]
   1b63e:	2a00      	cmp	r2, #0
   1b640:	d1f6      	bne.n	1b630 <__swsetup_r+0x50>
   1b642:	e007      	b.n	1b654 <__swsetup_r+0x74>
   1b644:	f001 f9ce 	bl	1c9e4 <__sinit>
   1b648:	4b21      	ldr	r3, [pc, #132]	(1b6d0 <__swsetup_r+0xf0>)
   1b64a:	429c      	cmp	r4, r3
   1b64c:	d1d4      	bne.n	1b5f8 <__swsetup_r+0x18>
   1b64e:	6833      	ldr	r3, [r6, #0]
   1b650:	681c      	ldr	r4, [r3, #0]
   1b652:	e7d9      	b.n	1b608 <__swsetup_r+0x28>
   1b654:	89a3      	ldrh	r3, [r4, #12]
   1b656:	f013 0f80 	tst.w	r3, #128	; 0x80
   1b65a:	d0e9      	beq.n	1b630 <__swsetup_r+0x50>
   1b65c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1b660:	e7e7      	b.n	1b632 <__swsetup_r+0x52>
   1b662:	f403 7120 	and.w	r1, r3, #640	; 0x280
   1b666:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   1b66a:	d0d8      	beq.n	1b61e <__swsetup_r+0x3e>
   1b66c:	4628      	mov	r0, r5
   1b66e:	4621      	mov	r1, r4
   1b670:	f7fd fe48 	bl	19304 <__smakebuf_r>
   1b674:	89a3      	ldrh	r3, [r4, #12]
   1b676:	6922      	ldr	r2, [r4, #16]
   1b678:	e7d1      	b.n	1b61e <__swsetup_r+0x3e>
   1b67a:	6833      	ldr	r3, [r6, #0]
   1b67c:	685c      	ldr	r4, [r3, #4]
   1b67e:	e7c3      	b.n	1b608 <__swsetup_r+0x28>
   1b680:	f013 0f10 	tst.w	r3, #16	; 0x10
   1b684:	d0ea      	beq.n	1b65c <__swsetup_r+0x7c>
   1b686:	f013 0f04 	tst.w	r3, #4	; 0x4
   1b68a:	bf08      	it	eq
   1b68c:	6922      	ldreq	r2, [r4, #16]
   1b68e:	d017      	beq.n	1b6c0 <__swsetup_r+0xe0>
   1b690:	6b61      	ldr	r1, [r4, #52]
   1b692:	b151      	cbz	r1, 1b6aa <__swsetup_r+0xca>
   1b694:	f104 0344 	add.w	r3, r4, #68	; 0x44
   1b698:	4299      	cmp	r1, r3
   1b69a:	d003      	beq.n	1b6a4 <__swsetup_r+0xc4>
   1b69c:	4628      	mov	r0, r5
   1b69e:	f001 fa59 	bl	1cb54 <_free_r>
   1b6a2:	89a2      	ldrh	r2, [r4, #12]
   1b6a4:	b290      	uxth	r0, r2
   1b6a6:	2300      	movs	r3, #0
   1b6a8:	6363      	str	r3, [r4, #52]
   1b6aa:	6922      	ldr	r2, [r4, #16]
   1b6ac:	f64f 71db 	movw	r1, #65499	; 0xffdb
   1b6b0:	f2c0 0100 	movt	r1, #0	; 0x0
   1b6b4:	2300      	movs	r3, #0
   1b6b6:	ea00 0101 	and.w	r1, r0, r1
   1b6ba:	6063      	str	r3, [r4, #4]
   1b6bc:	81a1      	strh	r1, [r4, #12]
   1b6be:	6022      	str	r2, [r4, #0]
   1b6c0:	f041 0308 	orr.w	r3, r1, #8	; 0x8
   1b6c4:	81a3      	strh	r3, [r4, #12]
   1b6c6:	b29b      	uxth	r3, r3
   1b6c8:	e7a7      	b.n	1b61a <__swsetup_r+0x3a>
   1b6ca:	46c0      	nop			(mov r8, r8)
   1b6cc:	20000188 	.word	0x20000188
   1b6d0:	0001eeec 	.word	0x0001eeec
   1b6d4:	0001ef0c 	.word	0x0001ef0c
   1b6d8:	0001ef2c 	.word	0x0001ef2c

0001b6dc <_close_r>:
   1b6dc:	b530      	push	{r4, r5, lr}
   1b6de:	4d08      	ldr	r5, [pc, #32]	(1b700 <_close_r+0x24>)
   1b6e0:	4604      	mov	r4, r0
   1b6e2:	4608      	mov	r0, r1
   1b6e4:	2300      	movs	r3, #0
   1b6e6:	602b      	str	r3, [r5, #0]
   1b6e8:	f7f8 f9ba 	bl	13a60 <_close>
   1b6ec:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1b6f0:	d000      	beq.n	1b6f4 <_close_r+0x18>
   1b6f2:	bd30      	pop	{r4, r5, pc}
   1b6f4:	682b      	ldr	r3, [r5, #0]
   1b6f6:	2b00      	cmp	r3, #0
   1b6f8:	d0fb      	beq.n	1b6f2 <_close_r+0x16>
   1b6fa:	60e3      	str	r3, [r4, #12]
   1b6fc:	e7f9      	b.n	1b6f2 <_close_r+0x16>
   1b6fe:	46c0      	nop			(mov r8, r8)
   1b700:	20002dd8 	.word	0x20002dd8

0001b704 <quorem>:
   1b704:	690b      	ldr	r3, [r1, #16]
   1b706:	6902      	ldr	r2, [r0, #16]
   1b708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b70c:	4293      	cmp	r3, r2
   1b70e:	4682      	mov	sl, r0
   1b710:	4689      	mov	r9, r1
   1b712:	f300 8084 	bgt.w	1b81e <quorem+0x11a>
   1b716:	1e5e      	subs	r6, r3, #1
   1b718:	3304      	adds	r3, #4
   1b71a:	f101 0514 	add.w	r5, r1, #20	; 0x14
   1b71e:	f100 0414 	add.w	r4, r0, #20	; 0x14
   1b722:	eb01 0883 	add.w	r8, r1, r3, lsl #2
   1b726:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
   1b72a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
   1b72e:	3101      	adds	r1, #1
   1b730:	f002 fd6e 	bl	1e210 <__aeabi_uidiv>
   1b734:	4607      	mov	r7, r0
   1b736:	2800      	cmp	r0, #0
   1b738:	d039      	beq.n	1b7ae <quorem+0xaa>
   1b73a:	2300      	movs	r3, #0
   1b73c:	469e      	mov	lr, r3
   1b73e:	469c      	mov	ip, r3
   1b740:	58ea      	ldr	r2, [r5, r3]
   1b742:	58e0      	ldr	r0, [r4, r3]
   1b744:	fa1f fb82 	uxth.w	fp, r2
   1b748:	0c12      	lsrs	r2, r2, #16
   1b74a:	b281      	uxth	r1, r0
   1b74c:	fb0b eb07 	mla	fp, fp, r7, lr
   1b750:	4461      	add	r1, ip
   1b752:	fb02 f207 	mul.w	r2, r2, r7
   1b756:	eb02 421b 	add.w	r2, r2, fp, lsr #16
   1b75a:	fa1f fb8b 	uxth.w	fp, fp
   1b75e:	ebcb 0101 	rsb	r1, fp, r1
   1b762:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   1b766:	b292      	uxth	r2, r2
   1b768:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   1b76c:	eb02 4221 	add.w	r2, r2, r1, asr #16
   1b770:	b289      	uxth	r1, r1
   1b772:	ea4f 4c22 	mov.w	ip, r2, asr #16
   1b776:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
   1b77a:	50e2      	str	r2, [r4, r3]
   1b77c:	3304      	adds	r3, #4
   1b77e:	18ea      	adds	r2, r5, r3
   1b780:	4590      	cmp	r8, r2
   1b782:	d2dd      	bcs.n	1b740 <quorem+0x3c>
   1b784:	1d73      	adds	r3, r6, #5
   1b786:	f85a 2023 	ldr.w	r2, [sl, r3, lsl #2]
   1b78a:	b982      	cbnz	r2, 1b7ae <quorem+0xaa>
   1b78c:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
   1b790:	1f13      	subs	r3, r2, #4
   1b792:	429c      	cmp	r4, r3
   1b794:	d209      	bcs.n	1b7aa <quorem+0xa6>
   1b796:	f852 2c04 	ldr.w	r2, [r2, #-4]
   1b79a:	b112      	cbz	r2, 1b7a2 <quorem+0x9e>
   1b79c:	e005      	b.n	1b7aa <quorem+0xa6>
   1b79e:	681a      	ldr	r2, [r3, #0]
   1b7a0:	b91a      	cbnz	r2, 1b7aa <quorem+0xa6>
   1b7a2:	3b04      	subs	r3, #4
   1b7a4:	3e01      	subs	r6, #1
   1b7a6:	429c      	cmp	r4, r3
   1b7a8:	d3f9      	bcc.n	1b79e <quorem+0x9a>
   1b7aa:	f8ca 6010 	str.w	r6, [sl, #16]
   1b7ae:	4650      	mov	r0, sl
   1b7b0:	4649      	mov	r1, r9
   1b7b2:	f001 fe27 	bl	1d404 <__mcmp>
   1b7b6:	2800      	cmp	r0, #0
   1b7b8:	db2e      	blt.n	1b818 <quorem+0x114>
   1b7ba:	2300      	movs	r3, #0
   1b7bc:	3701      	adds	r7, #1
   1b7be:	469c      	mov	ip, r3
   1b7c0:	58ea      	ldr	r2, [r5, r3]
   1b7c2:	58e0      	ldr	r0, [r4, r3]
   1b7c4:	b291      	uxth	r1, r2
   1b7c6:	0c12      	lsrs	r2, r2, #16
   1b7c8:	fa1f f980 	uxth.w	r9, r0
   1b7cc:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   1b7d0:	ebc1 0109 	rsb	r1, r1, r9
   1b7d4:	4461      	add	r1, ip
   1b7d6:	eb02 4221 	add.w	r2, r2, r1, asr #16
   1b7da:	b289      	uxth	r1, r1
   1b7dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
   1b7e0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
   1b7e4:	50e2      	str	r2, [r4, r3]
   1b7e6:	3304      	adds	r3, #4
   1b7e8:	18ea      	adds	r2, r5, r3
   1b7ea:	4590      	cmp	r8, r2
   1b7ec:	d2e8      	bcs.n	1b7c0 <quorem+0xbc>
   1b7ee:	1d73      	adds	r3, r6, #5
   1b7f0:	f85a 2023 	ldr.w	r2, [sl, r3, lsl #2]
   1b7f4:	b982      	cbnz	r2, 1b818 <quorem+0x114>
   1b7f6:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
   1b7fa:	1f13      	subs	r3, r2, #4
   1b7fc:	429c      	cmp	r4, r3
   1b7fe:	d209      	bcs.n	1b814 <quorem+0x110>
   1b800:	f852 2c04 	ldr.w	r2, [r2, #-4]
   1b804:	b112      	cbz	r2, 1b80c <quorem+0x108>
   1b806:	e005      	b.n	1b814 <quorem+0x110>
   1b808:	681a      	ldr	r2, [r3, #0]
   1b80a:	b91a      	cbnz	r2, 1b814 <quorem+0x110>
   1b80c:	3b04      	subs	r3, #4
   1b80e:	3e01      	subs	r6, #1
   1b810:	429c      	cmp	r4, r3
   1b812:	d3f9      	bcc.n	1b808 <quorem+0x104>
   1b814:	f8ca 6010 	str.w	r6, [sl, #16]
   1b818:	4638      	mov	r0, r7
   1b81a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b81e:	2000      	movs	r0, #0
   1b820:	e7fb      	b.n	1b81a <quorem+0x116>
   1b822:	46c0      	nop			(mov r8, r8)

0001b824 <_dtoa_r>:
   1b824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b828:	6a45      	ldr	r5, [r0, #36]
   1b82a:	b09c      	sub	sp, #112
   1b82c:	4604      	mov	r4, r0
   1b82e:	461e      	mov	r6, r3
   1b830:	4688      	mov	r8, r1
   1b832:	9f27      	ldr	r7, [sp, #156]
   1b834:	4691      	mov	r9, r2
   1b836:	2d00      	cmp	r5, #0
   1b838:	f000 842a 	beq.w	1c090 <_dtoa_r+0x86c>
   1b83c:	682b      	ldr	r3, [r5, #0]
   1b83e:	b173      	cbz	r3, 1b85e <_dtoa_r+0x3a>
   1b840:	686a      	ldr	r2, [r5, #4]
   1b842:	4620      	mov	r0, r4
   1b844:	605a      	str	r2, [r3, #4]
   1b846:	2201      	movs	r2, #1
   1b848:	6a63      	ldr	r3, [r4, #36]
   1b84a:	6819      	ldr	r1, [r3, #0]
   1b84c:	685b      	ldr	r3, [r3, #4]
   1b84e:	fa12 f303 	lsls.w	r3, r2, r3
   1b852:	608b      	str	r3, [r1, #8]
   1b854:	f001 ff02 	bl	1d65c <_Bfree>
   1b858:	6a63      	ldr	r3, [r4, #36]
   1b85a:	2200      	movs	r2, #0
   1b85c:	601a      	str	r2, [r3, #0]
   1b85e:	f1b8 0500 	subs.w	r5, r8, #0	; 0x0
   1b862:	db37      	blt.n	1b8d4 <_dtoa_r+0xb0>
   1b864:	2300      	movs	r3, #0
   1b866:	603b      	str	r3, [r7, #0]
   1b868:	f240 0200 	movw	r2, #0	; 0x0
   1b86c:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
   1b870:	ea05 0302 	and.w	r3, r5, r2
   1b874:	4293      	cmp	r3, r2
   1b876:	d019      	beq.n	1b8ac <_dtoa_r+0x88>
   1b878:	4640      	mov	r0, r8
   1b87a:	4649      	mov	r1, r9
   1b87c:	2200      	movs	r2, #0
   1b87e:	2300      	movs	r3, #0
   1b880:	f8cd 8008 	str.w	r8, [sp, #8]
   1b884:	f8cd 900c 	str.w	r9, [sp, #12]
   1b888:	f003 f8dc 	bl	1ea44 <__cmpdf2>
   1b88c:	2800      	cmp	r0, #0
   1b88e:	d127      	bne.n	1b8e0 <_dtoa_r+0xbc>
   1b890:	9a26      	ldr	r2, [sp, #152]
   1b892:	2301      	movs	r3, #1
   1b894:	6013      	str	r3, [r2, #0]
   1b896:	9b28      	ldr	r3, [sp, #160]
   1b898:	2b00      	cmp	r3, #0
   1b89a:	f000 80c8 	beq.w	1ba2e <_dtoa_r+0x20a>
   1b89e:	4872      	ldr	r0, [pc, #456]	(1ba68 <_dtoa_r+0x244>)
   1b8a0:	9928      	ldr	r1, [sp, #160]
   1b8a2:	6008      	str	r0, [r1, #0]
   1b8a4:	3801      	subs	r0, #1
   1b8a6:	b01c      	add	sp, #112
   1b8a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b8ac:	9926      	ldr	r1, [sp, #152]
   1b8ae:	f242 730f 	movw	r3, #9999	; 0x270f
   1b8b2:	600b      	str	r3, [r1, #0]
   1b8b4:	f1b9 0f00 	cmp.w	r9, #0	; 0x0
   1b8b8:	f000 808e 	beq.w	1b9d8 <_dtoa_r+0x1b4>
   1b8bc:	486b      	ldr	r0, [pc, #428]	(1ba6c <_dtoa_r+0x248>)
   1b8be:	9a28      	ldr	r2, [sp, #160]
   1b8c0:	2a00      	cmp	r2, #0
   1b8c2:	d0f0      	beq.n	1b8a6 <_dtoa_r+0x82>
   1b8c4:	78c2      	ldrb	r2, [r0, #3]
   1b8c6:	1cc3      	adds	r3, r0, #3
   1b8c8:	b10a      	cbz	r2, 1b8ce <_dtoa_r+0xaa>
   1b8ca:	f100 0308 	add.w	r3, r0, #8	; 0x8
   1b8ce:	9928      	ldr	r1, [sp, #160]
   1b8d0:	600b      	str	r3, [r1, #0]
   1b8d2:	e7e8      	b.n	1b8a6 <_dtoa_r+0x82>
   1b8d4:	f025 4500 	bic.w	r5, r5, #2147483648	; 0x80000000
   1b8d8:	2301      	movs	r3, #1
   1b8da:	46a8      	mov	r8, r5
   1b8dc:	603b      	str	r3, [r7, #0]
   1b8de:	e7c3      	b.n	1b868 <_dtoa_r+0x44>
   1b8e0:	ab1b      	add	r3, sp, #108
   1b8e2:	4620      	mov	r0, r4
   1b8e4:	9300      	str	r3, [sp, #0]
   1b8e6:	ab1a      	add	r3, sp, #104
   1b8e8:	aa02      	add	r2, sp, #8
   1b8ea:	ca06      	ldmia	r2!, {r1, r2}
   1b8ec:	f001 ff08 	bl	1d700 <__d2b>
   1b8f0:	f3c5 530a 	ubfx	r3, r5, #20, #11
   1b8f4:	4682      	mov	sl, r0
   1b8f6:	2b00      	cmp	r3, #0
   1b8f8:	d077      	beq.n	1b9ea <_dtoa_r+0x1c6>
   1b8fa:	a902      	add	r1, sp, #8
   1b8fc:	c903      	ldmia	r1!, {r0, r1}
   1b8fe:	f5a3 757e 	sub.w	r5, r3, #1016	; 0x3f8
   1b902:	f8dd b06c 	ldr.w	fp, [sp, #108]
   1b906:	3d07      	subs	r5, #7
   1b908:	f020 427f 	bic.w	r2, r0, #4278190080	; 0xff000000
   1b90c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
   1b910:	f042 507e 	orr.w	r0, r2, #1065353216	; 0x3f800000
   1b914:	2200      	movs	r2, #0
   1b916:	f440 00e0 	orr.w	r0, r0, #7340032	; 0x700000
   1b91a:	9215      	str	r2, [sp, #84]
   1b91c:	f240 0200 	movw	r2, #0	; 0x0
   1b920:	2300      	movs	r3, #0
   1b922:	f6c3 72f8 	movt	r2, #16376	; 0x3ff8
   1b926:	f002 fcbd 	bl	1e2a4 <__aeabi_dsub>
   1b92a:	a349      	add	r3, pc, #292	(adr r3, 1ba50 <_dtoa_r+0x22c>)
   1b92c:	cb0c      	ldmia	r3!, {r2, r3}
   1b92e:	f002 fe6f 	bl	1e610 <__aeabi_dmul>
   1b932:	a349      	add	r3, pc, #292	(adr r3, 1ba58 <_dtoa_r+0x234>)
   1b934:	cb0c      	ldmia	r3!, {r2, r3}
   1b936:	f002 fcb7 	bl	1e2a8 <__adddf3>
   1b93a:	9004      	str	r0, [sp, #16]
   1b93c:	9105      	str	r1, [sp, #20]
   1b93e:	4628      	mov	r0, r5
   1b940:	f002 fdfe 	bl	1e540 <__aeabi_i2d>
   1b944:	a346      	add	r3, pc, #280	(adr r3, 1ba60 <_dtoa_r+0x23c>)
   1b946:	cb0c      	ldmia	r3!, {r2, r3}
   1b948:	f002 fe62 	bl	1e610 <__aeabi_dmul>
   1b94c:	4602      	mov	r2, r0
   1b94e:	460b      	mov	r3, r1
   1b950:	a904      	add	r1, sp, #16
   1b952:	c903      	ldmia	r1!, {r0, r1}
   1b954:	f002 fca8 	bl	1e2a8 <__adddf3>
   1b958:	9004      	str	r0, [sp, #16]
   1b95a:	9105      	str	r1, [sp, #20]
   1b95c:	f003 f8f0 	bl	1eb40 <__aeabi_d2iz>
   1b960:	2200      	movs	r2, #0
   1b962:	2300      	movs	r3, #0
   1b964:	4607      	mov	r7, r0
   1b966:	a904      	add	r1, sp, #16
   1b968:	c903      	ldmia	r1!, {r0, r1}
   1b96a:	f003 f867 	bl	1ea3c <__ledf2>
   1b96e:	2800      	cmp	r0, #0
   1b970:	da08      	bge.n	1b984 <_dtoa_r+0x160>
   1b972:	4638      	mov	r0, r7
   1b974:	f002 fde4 	bl	1e540 <__aeabi_i2d>
   1b978:	ab04      	add	r3, sp, #16
   1b97a:	cb0c      	ldmia	r3!, {r2, r3}
   1b97c:	f003 f862 	bl	1ea44 <__cmpdf2>
   1b980:	b100      	cbz	r0, 1b984 <_dtoa_r+0x160>
   1b982:	3f01      	subs	r7, #1
   1b984:	2f16      	cmp	r7, #22
   1b986:	d954      	bls.n	1ba32 <_dtoa_r+0x20e>
   1b988:	2101      	movs	r1, #1
   1b98a:	9113      	str	r1, [sp, #76]
   1b98c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
   1b990:	ebbb 0505 	subs.w	r5, fp, r5
   1b994:	f100 838f 	bmi.w	1c0b6 <_dtoa_r+0x892>
   1b998:	2100      	movs	r1, #0
   1b99a:	9508      	str	r5, [sp, #32]
   1b99c:	9109      	str	r1, [sp, #36]
   1b99e:	2f00      	cmp	r7, #0
   1b9a0:	f2c0 8381 	blt.w	1c0a6 <_dtoa_r+0x882>
   1b9a4:	9b08      	ldr	r3, [sp, #32]
   1b9a6:	2100      	movs	r1, #0
   1b9a8:	9712      	str	r7, [sp, #72]
   1b9aa:	19db      	adds	r3, r3, r7
   1b9ac:	9110      	str	r1, [sp, #64]
   1b9ae:	9308      	str	r3, [sp, #32]
   1b9b0:	2e09      	cmp	r6, #9
   1b9b2:	d863      	bhi.n	1ba7c <_dtoa_r+0x258>
   1b9b4:	2e05      	cmp	r6, #5
   1b9b6:	bfd8      	it	le
   1b9b8:	f04f 0b01 	movle.w	fp, #1	; 0x1
   1b9bc:	dd02      	ble.n	1b9c4 <_dtoa_r+0x1a0>
   1b9be:	3e04      	subs	r6, #4
   1b9c0:	f04f 0b00 	mov.w	fp, #0	; 0x0
   1b9c4:	1eb3      	subs	r3, r6, #2
   1b9c6:	2b03      	cmp	r3, #3
   1b9c8:	f200 83fe 	bhi.w	1c1c8 <_dtoa_r+0x9a4>
   1b9cc:	e8df f013 	tbh	[pc, r3, lsl #1]
   1b9d0:	03c703e8 	.word	0x03c703e8
   1b9d4:	03f603f9 	.word	0x03f603f9
   1b9d8:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
   1b9dc:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
   1b9e0:	2d00      	cmp	r5, #0
   1b9e2:	f47f af6b 	bne.w	1b8bc <_dtoa_r+0x98>
   1b9e6:	4822      	ldr	r0, [pc, #136]	(1ba70 <_dtoa_r+0x24c>)
   1b9e8:	e769      	b.n	1b8be <_dtoa_r+0x9a>
   1b9ea:	f8dd b06c 	ldr.w	fp, [sp, #108]
   1b9ee:	9b1a      	ldr	r3, [sp, #104]
   1b9f0:	445b      	add	r3, fp
   1b9f2:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   1b9f6:	1c9f      	adds	r7, r3, #2
   1b9f8:	2f20      	cmp	r7, #32
   1b9fa:	bfdc      	itt	le
   1b9fc:	f1c7 0020 	rsble	r0, r7, #32	; 0x20
   1ba00:	fa09 f000 	lslle.w	r0, r9, r0
   1ba04:	dd09      	ble.n	1ba1a <_dtoa_r+0x1f6>
   1ba06:	f1c7 0240 	rsb	r2, r7, #64	; 0x40
   1ba0a:	f1a3 001e 	sub.w	r0, r3, #30	; 0x1e
   1ba0e:	fa15 f202 	lsls.w	r2, r5, r2
   1ba12:	fa29 f000 	lsr.w	r0, r9, r0
   1ba16:	ea42 0000 	orr.w	r0, r2, r0
   1ba1a:	f002 fd81 	bl	1e520 <__aeabi_ui2d>
   1ba1e:	f5a7 6586 	sub.w	r5, r7, #1072	; 0x430
   1ba22:	2301      	movs	r3, #1
   1ba24:	3d03      	subs	r5, #3
   1ba26:	9315      	str	r3, [sp, #84]
   1ba28:	f1a0 70f8 	sub.w	r0, r0, #32505856	; 0x1f00000
   1ba2c:	e776      	b.n	1b91c <_dtoa_r+0xf8>
   1ba2e:	4811      	ldr	r0, [pc, #68]	(1ba74 <_dtoa_r+0x250>)
   1ba30:	e739      	b.n	1b8a6 <_dtoa_r+0x82>
   1ba32:	4b11      	ldr	r3, [pc, #68]	(1ba78 <_dtoa_r+0x254>)
   1ba34:	a902      	add	r1, sp, #8
   1ba36:	c903      	ldmia	r1!, {r0, r1}
   1ba38:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
   1ba3c:	cb0c      	ldmia	r3!, {r2, r3}
   1ba3e:	f002 fffd 	bl	1ea3c <__ledf2>
   1ba42:	2800      	cmp	r0, #0
   1ba44:	f2c0 833c 	blt.w	1c0c0 <_dtoa_r+0x89c>
   1ba48:	2200      	movs	r2, #0
   1ba4a:	9213      	str	r2, [sp, #76]
   1ba4c:	e79e      	b.n	1b98c <_dtoa_r+0x168>
   1ba4e:	46c0      	nop			(mov r8, r8)
   1ba50:	3fd287a7 	.word	0x3fd287a7
   1ba54:	636f4361 	.word	0x636f4361
   1ba58:	3fc68a28 	.word	0x3fc68a28
   1ba5c:	8b60c8b3 	.word	0x8b60c8b3
   1ba60:	3fd34413 	.word	0x3fd34413
   1ba64:	509f79fb 	.word	0x509f79fb
   1ba68:	0001eed9 	.word	0x0001eed9
   1ba6c:	0001eee8 	.word	0x0001eee8
   1ba70:	0001eedc 	.word	0x0001eedc
   1ba74:	0001eed8 	.word	0x0001eed8
   1ba78:	0001ef90 	.word	0x0001ef90
   1ba7c:	2600      	movs	r6, #0
   1ba7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   1ba82:	46b3      	mov	fp, r6
   1ba84:	2101      	movs	r1, #1
   1ba86:	920d      	str	r2, [sp, #52]
   1ba88:	9111      	str	r1, [sp, #68]
   1ba8a:	9204      	str	r2, [sp, #16]
   1ba8c:	9625      	str	r6, [sp, #148]
   1ba8e:	6a65      	ldr	r5, [r4, #36]
   1ba90:	2300      	movs	r3, #0
   1ba92:	606b      	str	r3, [r5, #4]
   1ba94:	6869      	ldr	r1, [r5, #4]
   1ba96:	4620      	mov	r0, r4
   1ba98:	f001 fdfc 	bl	1d694 <_Balloc>
   1ba9c:	6a63      	ldr	r3, [r4, #36]
   1ba9e:	6028      	str	r0, [r5, #0]
   1baa0:	681b      	ldr	r3, [r3, #0]
   1baa2:	930c      	str	r3, [sp, #48]
   1baa4:	f1bb 0f00 	cmp.w	fp, #0	; 0x0
   1baa8:	f000 815c 	beq.w	1bd64 <_dtoa_r+0x540>
   1baac:	2f00      	cmp	r7, #0
   1baae:	f340 844d 	ble.w	1c34c <_dtoa_r+0xb28>
   1bab2:	f007 020f 	and.w	r2, r7, #15	; 0xf
   1bab6:	f8df 3ab4 	ldr.w	r3, [pc, #2740]	; 1c56c <_dtoa_r+0xd48>
   1baba:	113d      	asrs	r5, r7, #4
   1babc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1bac0:	f015 0f10 	tst.w	r5, #16	; 0x10
   1bac4:	e893 0006 	ldmia.w	r3, {r1, r2}
   1bac8:	910a      	str	r1, [sp, #40]
   1baca:	920b      	str	r2, [sp, #44]
   1bacc:	f000 82fc 	beq.w	1c0c8 <_dtoa_r+0x8a4>
   1bad0:	f8df 3a9c 	ldr.w	r3, [pc, #2716]	; 1c570 <_dtoa_r+0xd4c>
   1bad4:	f005 050f 	and.w	r5, r5, #15	; 0xf
   1bad8:	a902      	add	r1, sp, #8
   1bada:	c903      	ldmia	r1!, {r0, r1}
   1badc:	f04f 0b03 	mov.w	fp, #3	; 0x3
   1bae0:	f103 0320 	add.w	r3, r3, #32	; 0x20
   1bae4:	cb0c      	ldmia	r3!, {r2, r3}
   1bae6:	f002 febd 	bl	1e864 <__aeabi_ddiv>
   1baea:	900e      	str	r0, [sp, #56]
   1baec:	910f      	str	r1, [sp, #60]
   1baee:	b195      	cbz	r5, 1bb16 <_dtoa_r+0x2f2>
   1baf0:	f8df 8a7c 	ldr.w	r8, [pc, #2684]	; 1c570 <_dtoa_r+0xd4c>
   1baf4:	a90a      	add	r1, sp, #40
   1baf6:	c903      	ldmia	r1!, {r0, r1}
   1baf8:	f015 0f01 	tst.w	r5, #1	; 0x1
   1bafc:	d005      	beq.n	1bb0a <_dtoa_r+0x2e6>
   1bafe:	e898 000c 	ldmia.w	r8, {r2, r3}
   1bb02:	f10b 0b01 	add.w	fp, fp, #1	; 0x1
   1bb06:	f002 fd83 	bl	1e610 <__aeabi_dmul>
   1bb0a:	106d      	asrs	r5, r5, #1
   1bb0c:	f108 0808 	add.w	r8, r8, #8	; 0x8
   1bb10:	d1f2      	bne.n	1baf8 <_dtoa_r+0x2d4>
   1bb12:	900a      	str	r0, [sp, #40]
   1bb14:	910b      	str	r1, [sp, #44]
   1bb16:	a90e      	add	r1, sp, #56
   1bb18:	c903      	ldmia	r1!, {r0, r1}
   1bb1a:	ab0a      	add	r3, sp, #40
   1bb1c:	cb0c      	ldmia	r3!, {r2, r3}
   1bb1e:	f002 fea1 	bl	1e864 <__aeabi_ddiv>
   1bb22:	900e      	str	r0, [sp, #56]
   1bb24:	910f      	str	r1, [sp, #60]
   1bb26:	9a13      	ldr	r2, [sp, #76]
   1bb28:	2a00      	cmp	r2, #0
   1bb2a:	f000 80e1 	beq.w	1bcf0 <_dtoa_r+0x4cc>
   1bb2e:	f240 0200 	movw	r2, #0	; 0x0
   1bb32:	2300      	movs	r3, #0
   1bb34:	a90e      	add	r1, sp, #56
   1bb36:	c903      	ldmia	r1!, {r0, r1}
   1bb38:	f6c3 72f0 	movt	r2, #16368	; 0x3ff0
   1bb3c:	f002 ff7e 	bl	1ea3c <__ledf2>
   1bb40:	9904      	ldr	r1, [sp, #16]
   1bb42:	f04f 0500 	mov.w	r5, #0	; 0x0
   1bb46:	2800      	cmp	r0, #0
   1bb48:	bfb8      	it	lt
   1bb4a:	2501      	movlt	r5, #1
   1bb4c:	2900      	cmp	r1, #0
   1bb4e:	bfd4      	ite	le
   1bb50:	2300      	movle	r3, #0
   1bb52:	f005 0301 	andgt.w	r3, r5, #1	; 0x1
   1bb56:	2b00      	cmp	r3, #0
   1bb58:	f000 80ca 	beq.w	1bcf0 <_dtoa_r+0x4cc>
   1bb5c:	9a0d      	ldr	r2, [sp, #52]
   1bb5e:	2a00      	cmp	r2, #0
   1bb60:	f340 80fc 	ble.w	1bd5c <_dtoa_r+0x538>
   1bb64:	f240 0200 	movw	r2, #0	; 0x0
   1bb68:	1e7b      	subs	r3, r7, #1
   1bb6a:	f2c4 0224 	movt	r2, #16420	; 0x4024
   1bb6e:	930a      	str	r3, [sp, #40]
   1bb70:	a90e      	add	r1, sp, #56
   1bb72:	c903      	ldmia	r1!, {r0, r1}
   1bb74:	2300      	movs	r3, #0
   1bb76:	f002 fd4b 	bl	1e610 <__aeabi_dmul>
   1bb7a:	900e      	str	r0, [sp, #56]
   1bb7c:	910f      	str	r1, [sp, #60]
   1bb7e:	f10b 0001 	add.w	r0, fp, #1	; 0x1
   1bb82:	f002 fcdd 	bl	1e540 <__aeabi_i2d>
   1bb86:	4602      	mov	r2, r0
   1bb88:	460b      	mov	r3, r1
   1bb8a:	a90e      	add	r1, sp, #56
   1bb8c:	c903      	ldmia	r1!, {r0, r1}
   1bb8e:	f002 fd3f 	bl	1e610 <__aeabi_dmul>
   1bb92:	f240 0200 	movw	r2, #0	; 0x0
   1bb96:	f2c4 021c 	movt	r2, #16412	; 0x401c
   1bb9a:	2300      	movs	r3, #0
   1bb9c:	f002 fb84 	bl	1e2a8 <__adddf3>
   1bba0:	4689      	mov	r9, r1
   1bba2:	990d      	ldr	r1, [sp, #52]
   1bba4:	f1a0 7850 	sub.w	r8, r0, #54525952	; 0x3400000
   1bba8:	9114      	str	r1, [sp, #80]
   1bbaa:	9911      	ldr	r1, [sp, #68]
   1bbac:	2900      	cmp	r1, #0
   1bbae:	f000 83d9 	beq.w	1c364 <_dtoa_r+0xb40>
   1bbb2:	9a14      	ldr	r2, [sp, #80]
   1bbb4:	f240 0000 	movw	r0, #0	; 0x0
   1bbb8:	f8df 39b0 	ldr.w	r3, [pc, #2480]	; 1c56c <_dtoa_r+0xd48>
   1bbbc:	2100      	movs	r1, #0
   1bbbe:	f6c3 70e0 	movt	r0, #16352	; 0x3fe0
   1bbc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1bbc6:	e913 000c 	ldmdb	r3, {r2, r3}
   1bbca:	f002 fe4b 	bl	1e864 <__aeabi_ddiv>
   1bbce:	4642      	mov	r2, r8
   1bbd0:	464b      	mov	r3, r9
   1bbd2:	f002 fb67 	bl	1e2a4 <__aeabi_dsub>
   1bbd6:	9016      	str	r0, [sp, #88]
   1bbd8:	9117      	str	r1, [sp, #92]
   1bbda:	a90e      	add	r1, sp, #56
   1bbdc:	c903      	ldmia	r1!, {r0, r1}
   1bbde:	f002 ffaf 	bl	1eb40 <__aeabi_d2iz>
   1bbe2:	4605      	mov	r5, r0
   1bbe4:	f002 fcac 	bl	1e540 <__aeabi_i2d>
   1bbe8:	4602      	mov	r2, r0
   1bbea:	460b      	mov	r3, r1
   1bbec:	a90e      	add	r1, sp, #56
   1bbee:	c903      	ldmia	r1!, {r0, r1}
   1bbf0:	f002 fb58 	bl	1e2a4 <__aeabi_dsub>
   1bbf4:	f105 0330 	add.w	r3, r5, #48	; 0x30
   1bbf8:	9d0c      	ldr	r5, [sp, #48]
   1bbfa:	900e      	str	r0, [sp, #56]
   1bbfc:	910f      	str	r1, [sp, #60]
   1bbfe:	f805 3b01 	strb.w	r3, [r5], #1
   1bc02:	a916      	add	r1, sp, #88
   1bc04:	c903      	ldmia	r1!, {r0, r1}
   1bc06:	ab0e      	add	r3, sp, #56
   1bc08:	cb0c      	ldmia	r3!, {r2, r3}
   1bc0a:	f002 ff13 	bl	1ea34 <__gedf2>
   1bc0e:	2800      	cmp	r0, #0
   1bc10:	f300 822e 	bgt.w	1c070 <_dtoa_r+0x84c>
   1bc14:	f240 0000 	movw	r0, #0	; 0x0
   1bc18:	ab0e      	add	r3, sp, #56
   1bc1a:	cb0c      	ldmia	r3!, {r2, r3}
   1bc1c:	2100      	movs	r1, #0
   1bc1e:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   1bc22:	f002 fb3f 	bl	1e2a4 <__aeabi_dsub>
   1bc26:	4602      	mov	r2, r0
   1bc28:	460b      	mov	r3, r1
   1bc2a:	a916      	add	r1, sp, #88
   1bc2c:	c903      	ldmia	r1!, {r0, r1}
   1bc2e:	f002 ff01 	bl	1ea34 <__gedf2>
   1bc32:	2800      	cmp	r0, #0
   1bc34:	f300 8420 	bgt.w	1c478 <_dtoa_r+0xc54>
   1bc38:	9b14      	ldr	r3, [sp, #80]
   1bc3a:	2b01      	cmp	r3, #1
   1bc3c:	f340 808e 	ble.w	1bd5c <_dtoa_r+0x538>
   1bc40:	f8cd a050 	str.w	sl, [sp, #80]
   1bc44:	f04f 0801 	mov.w	r8, #1	; 0x1
   1bc48:	f10d 0b58 	add.w	fp, sp, #88	; 0x58
   1bc4c:	e89b 0c00 	ldmia.w	fp, {sl, fp}
   1bc50:	4699      	mov	r9, r3
   1bc52:	9718      	str	r7, [sp, #96]
   1bc54:	9619      	str	r6, [sp, #100]
   1bc56:	9416      	str	r4, [sp, #88]
   1bc58:	af0e      	add	r7, sp, #56
   1bc5a:	cfc0      	ldmia	r7!, {r6, r7}
   1bc5c:	e014      	b.n	1bc88 <_dtoa_r+0x464>
   1bc5e:	f240 0000 	movw	r0, #0	; 0x0
   1bc62:	2100      	movs	r1, #0
   1bc64:	4632      	mov	r2, r6
   1bc66:	463b      	mov	r3, r7
   1bc68:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   1bc6c:	f002 fb1a 	bl	1e2a4 <__aeabi_dsub>
   1bc70:	4652      	mov	r2, sl
   1bc72:	465b      	mov	r3, fp
   1bc74:	f002 fee2 	bl	1ea3c <__ledf2>
   1bc78:	2800      	cmp	r0, #0
   1bc7a:	f2c0 83fa 	blt.w	1c472 <_dtoa_r+0xc4e>
   1bc7e:	f108 0801 	add.w	r8, r8, #1	; 0x1
   1bc82:	45c8      	cmp	r8, r9
   1bc84:	f280 84b2 	bge.w	1c5ec <_dtoa_r+0xdc8>
   1bc88:	f240 0200 	movw	r2, #0	; 0x0
   1bc8c:	2300      	movs	r3, #0
   1bc8e:	4650      	mov	r0, sl
   1bc90:	4659      	mov	r1, fp
   1bc92:	f2c4 0224 	movt	r2, #16420	; 0x4024
   1bc96:	3501      	adds	r5, #1
   1bc98:	f002 fcba 	bl	1e610 <__aeabi_dmul>
   1bc9c:	f240 0200 	movw	r2, #0	; 0x0
   1bca0:	2300      	movs	r3, #0
   1bca2:	f2c4 0224 	movt	r2, #16420	; 0x4024
   1bca6:	4682      	mov	sl, r0
   1bca8:	468b      	mov	fp, r1
   1bcaa:	4630      	mov	r0, r6
   1bcac:	4639      	mov	r1, r7
   1bcae:	f002 fcaf 	bl	1e610 <__aeabi_dmul>
   1bcb2:	460f      	mov	r7, r1
   1bcb4:	4606      	mov	r6, r0
   1bcb6:	f002 ff43 	bl	1eb40 <__aeabi_d2iz>
   1bcba:	4604      	mov	r4, r0
   1bcbc:	f002 fc40 	bl	1e540 <__aeabi_i2d>
   1bcc0:	3430      	adds	r4, #48
   1bcc2:	4602      	mov	r2, r0
   1bcc4:	460b      	mov	r3, r1
   1bcc6:	4630      	mov	r0, r6
   1bcc8:	4639      	mov	r1, r7
   1bcca:	f002 faeb 	bl	1e2a4 <__aeabi_dsub>
   1bcce:	4652      	mov	r2, sl
   1bcd0:	465b      	mov	r3, fp
   1bcd2:	460f      	mov	r7, r1
   1bcd4:	990c      	ldr	r1, [sp, #48]
   1bcd6:	4606      	mov	r6, r0
   1bcd8:	4630      	mov	r0, r6
   1bcda:	f801 4008 	strb.w	r4, [r1, r8]
   1bcde:	4639      	mov	r1, r7
   1bce0:	f002 feac 	bl	1ea3c <__ledf2>
   1bce4:	2800      	cmp	r0, #0
   1bce6:	daba      	bge.n	1bc5e <_dtoa_r+0x43a>
   1bce8:	f8dd a050 	ldr.w	sl, [sp, #80]
   1bcec:	9c16      	ldr	r4, [sp, #88]
   1bcee:	e1bf      	b.n	1c070 <_dtoa_r+0x84c>
   1bcf0:	4658      	mov	r0, fp
   1bcf2:	f002 fc25 	bl	1e540 <__aeabi_i2d>
   1bcf6:	ab0e      	add	r3, sp, #56
   1bcf8:	cb0c      	ldmia	r3!, {r2, r3}
   1bcfa:	f002 fc89 	bl	1e610 <__aeabi_dmul>
   1bcfe:	f240 0200 	movw	r2, #0	; 0x0
   1bd02:	f2c4 021c 	movt	r2, #16412	; 0x401c
   1bd06:	2300      	movs	r3, #0
   1bd08:	f002 face 	bl	1e2a8 <__adddf3>
   1bd0c:	9a04      	ldr	r2, [sp, #16]
   1bd0e:	f1a0 7550 	sub.w	r5, r0, #54525952	; 0x3400000
   1bd12:	4689      	mov	r9, r1
   1bd14:	46a8      	mov	r8, r5
   1bd16:	2a00      	cmp	r2, #0
   1bd18:	f040 8314 	bne.w	1c344 <_dtoa_r+0xb20>
   1bd1c:	f240 0200 	movw	r2, #0	; 0x0
   1bd20:	2300      	movs	r3, #0
   1bd22:	f2c4 0214 	movt	r2, #16404	; 0x4014
   1bd26:	a90e      	add	r1, sp, #56
   1bd28:	c903      	ldmia	r1!, {r0, r1}
   1bd2a:	f002 fabb 	bl	1e2a4 <__aeabi_dsub>
   1bd2e:	462a      	mov	r2, r5
   1bd30:	464b      	mov	r3, r9
   1bd32:	468c      	mov	ip, r1
   1bd34:	4683      	mov	fp, r0
   1bd36:	f8cd c004 	str.w	ip, [sp, #4]
   1bd3a:	f002 fe7b 	bl	1ea34 <__gedf2>
   1bd3e:	f8dd c004 	ldr.w	ip, [sp, #4]
   1bd42:	2800      	cmp	r0, #0
   1bd44:	f300 826f 	bgt.w	1c226 <_dtoa_r+0xa02>
   1bd48:	4658      	mov	r0, fp
   1bd4a:	4661      	mov	r1, ip
   1bd4c:	f105 4200 	add.w	r2, r5, #2147483648	; 0x80000000
   1bd50:	464b      	mov	r3, r9
   1bd52:	f002 fe73 	bl	1ea3c <__ledf2>
   1bd56:	2800      	cmp	r0, #0
   1bd58:	f2c0 81f6 	blt.w	1c148 <_dtoa_r+0x924>
   1bd5c:	f10d 0908 	add.w	r9, sp, #8	; 0x8
   1bd60:	e899 0300 	ldmia.w	r9, {r8, r9}
   1bd64:	9b1a      	ldr	r3, [sp, #104]
   1bd66:	ea6f 0203 	mvn.w	r2, r3
   1bd6a:	ea4f 72d2 	mov.w	r2, r2, lsr #31
   1bd6e:	2f0e      	cmp	r7, #14
   1bd70:	bfcc      	ite	gt
   1bd72:	2200      	movgt	r2, #0
   1bd74:	f002 0201 	andle.w	r2, r2, #1	; 0x1
   1bd78:	2a00      	cmp	r2, #0
   1bd7a:	f000 80bf 	beq.w	1befc <_dtoa_r+0x6d8>
   1bd7e:	f8df 37ec 	ldr.w	r3, [pc, #2028]	; 1c56c <_dtoa_r+0xd48>
   1bd82:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
   1bd86:	e893 0006 	ldmia.w	r3, {r1, r2}
   1bd8a:	9102      	str	r1, [sp, #8]
   1bd8c:	9203      	str	r2, [sp, #12]
   1bd8e:	9a25      	ldr	r2, [sp, #148]
   1bd90:	9904      	ldr	r1, [sp, #16]
   1bd92:	0fd3      	lsrs	r3, r2, #31
   1bd94:	2900      	cmp	r1, #0
   1bd96:	bfcc      	ite	gt
   1bd98:	2300      	movgt	r3, #0
   1bd9a:	f003 0301 	andle.w	r3, r3, #1	; 0x1
   1bd9e:	2b00      	cmp	r3, #0
   1bda0:	f040 81c1 	bne.w	1c126 <_dtoa_r+0x902>
   1bda4:	ab02      	add	r3, sp, #8
   1bda6:	cb0c      	ldmia	r3!, {r2, r3}
   1bda8:	4640      	mov	r0, r8
   1bdaa:	4649      	mov	r1, r9
   1bdac:	4645      	mov	r5, r8
   1bdae:	f002 fd59 	bl	1e864 <__aeabi_ddiv>
   1bdb2:	464e      	mov	r6, r9
   1bdb4:	f002 fec4 	bl	1eb40 <__aeabi_d2iz>
   1bdb8:	4680      	mov	r8, r0
   1bdba:	f002 fbc1 	bl	1e540 <__aeabi_i2d>
   1bdbe:	ab02      	add	r3, sp, #8
   1bdc0:	cb0c      	ldmia	r3!, {r2, r3}
   1bdc2:	f002 fc25 	bl	1e610 <__aeabi_dmul>
   1bdc6:	4602      	mov	r2, r0
   1bdc8:	460b      	mov	r3, r1
   1bdca:	4628      	mov	r0, r5
   1bdcc:	4649      	mov	r1, r9
   1bdce:	f002 fa69 	bl	1e2a4 <__aeabi_dsub>
   1bdd2:	9d0c      	ldr	r5, [sp, #48]
   1bdd4:	f108 0330 	add.w	r3, r8, #48	; 0x30
   1bdd8:	f805 3b01 	strb.w	r3, [r5], #1
   1bddc:	9a04      	ldr	r2, [sp, #16]
   1bdde:	2a01      	cmp	r2, #1
   1bde0:	4683      	mov	fp, r0
   1bde2:	468c      	mov	ip, r1
   1bde4:	d055      	beq.n	1be92 <_dtoa_r+0x66e>
   1bde6:	f240 0200 	movw	r2, #0	; 0x0
   1bdea:	2300      	movs	r3, #0
   1bdec:	f2c4 0224 	movt	r2, #16420	; 0x4024
   1bdf0:	f002 fc0e 	bl	1e610 <__aeabi_dmul>
   1bdf4:	2200      	movs	r2, #0
   1bdf6:	2300      	movs	r3, #0
   1bdf8:	9006      	str	r0, [sp, #24]
   1bdfa:	9107      	str	r1, [sp, #28]
   1bdfc:	f002 fe22 	bl	1ea44 <__cmpdf2>
   1be00:	2800      	cmp	r0, #0
   1be02:	f000 820e 	beq.w	1c222 <_dtoa_r+0x9fe>
   1be06:	990c      	ldr	r1, [sp, #48]
   1be08:	f04f 0b01 	mov.w	fp, #1	; 0x1
   1be0c:	f8cd a020 	str.w	sl, [sp, #32]
   1be10:	940d      	str	r4, [sp, #52]
   1be12:	1c8e      	adds	r6, r1, #2
   1be14:	f10d 0a08 	add.w	sl, sp, #8	; 0x8
   1be18:	e89a 0600 	ldmia.w	sl, {r9, sl}
   1be1c:	9709      	str	r7, [sp, #36]
   1be1e:	ad06      	add	r5, sp, #24
   1be20:	cd30      	ldmia	r5!, {r4, r5}
   1be22:	e010      	b.n	1be46 <_dtoa_r+0x622>
   1be24:	f240 0200 	movw	r2, #0	; 0x0
   1be28:	2300      	movs	r3, #0
   1be2a:	f2c4 0224 	movt	r2, #16420	; 0x4024
   1be2e:	3601      	adds	r6, #1
   1be30:	f002 fbee 	bl	1e610 <__aeabi_dmul>
   1be34:	2200      	movs	r2, #0
   1be36:	2300      	movs	r3, #0
   1be38:	4604      	mov	r4, r0
   1be3a:	460d      	mov	r5, r1
   1be3c:	f002 fe02 	bl	1ea44 <__cmpdf2>
   1be40:	2800      	cmp	r0, #0
   1be42:	f000 81e9 	beq.w	1c218 <_dtoa_r+0x9f4>
   1be46:	464a      	mov	r2, r9
   1be48:	4653      	mov	r3, sl
   1be4a:	4620      	mov	r0, r4
   1be4c:	4629      	mov	r1, r5
   1be4e:	f002 fd09 	bl	1e864 <__aeabi_ddiv>
   1be52:	f10b 0b01 	add.w	fp, fp, #1	; 0x1
   1be56:	f002 fe73 	bl	1eb40 <__aeabi_d2iz>
   1be5a:	4637      	mov	r7, r6
   1be5c:	4680      	mov	r8, r0
   1be5e:	f002 fb6f 	bl	1e540 <__aeabi_i2d>
   1be62:	464a      	mov	r2, r9
   1be64:	4653      	mov	r3, sl
   1be66:	f002 fbd3 	bl	1e610 <__aeabi_dmul>
   1be6a:	4602      	mov	r2, r0
   1be6c:	460b      	mov	r3, r1
   1be6e:	4620      	mov	r0, r4
   1be70:	4629      	mov	r1, r5
   1be72:	f002 fa17 	bl	1e2a4 <__aeabi_dsub>
   1be76:	f108 0230 	add.w	r2, r8, #48	; 0x30
   1be7a:	f806 2c01 	strb.w	r2, [r6, #-1]
   1be7e:	9a04      	ldr	r2, [sp, #16]
   1be80:	455a      	cmp	r2, fp
   1be82:	d1cf      	bne.n	1be24 <_dtoa_r+0x600>
   1be84:	f8dd a020 	ldr.w	sl, [sp, #32]
   1be88:	4635      	mov	r5, r6
   1be8a:	9f09      	ldr	r7, [sp, #36]
   1be8c:	4683      	mov	fp, r0
   1be8e:	9c0d      	ldr	r4, [sp, #52]
   1be90:	468c      	mov	ip, r1
   1be92:	465a      	mov	r2, fp
   1be94:	4663      	mov	r3, ip
   1be96:	4658      	mov	r0, fp
   1be98:	4661      	mov	r1, ip
   1be9a:	f002 fa05 	bl	1e2a8 <__adddf3>
   1be9e:	468c      	mov	ip, r1
   1bea0:	4683      	mov	fp, r0
   1bea2:	4663      	mov	r3, ip
   1bea4:	a902      	add	r1, sp, #8
   1bea6:	c903      	ldmia	r1!, {r0, r1}
   1bea8:	465a      	mov	r2, fp
   1beaa:	f8cd c004 	str.w	ip, [sp, #4]
   1beae:	f002 fdc5 	bl	1ea3c <__ledf2>
   1beb2:	f8dd c004 	ldr.w	ip, [sp, #4]
   1beb6:	2800      	cmp	r0, #0
   1beb8:	db0c      	blt.n	1bed4 <_dtoa_r+0x6b0>
   1beba:	a902      	add	r1, sp, #8
   1bebc:	c903      	ldmia	r1!, {r0, r1}
   1bebe:	465a      	mov	r2, fp
   1bec0:	4663      	mov	r3, ip
   1bec2:	f002 fdbf 	bl	1ea44 <__cmpdf2>
   1bec6:	2800      	cmp	r0, #0
   1bec8:	f040 81ab 	bne.w	1c222 <_dtoa_r+0x9fe>
   1becc:	f018 0f01 	tst.w	r8, #1	; 0x1
   1bed0:	f000 81a7 	beq.w	1c222 <_dtoa_r+0x9fe>
   1bed4:	990c      	ldr	r1, [sp, #48]
   1bed6:	e000      	b.n	1beda <_dtoa_r+0x6b6>
   1bed8:	461d      	mov	r5, r3
   1beda:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   1bede:	1e6b      	subs	r3, r5, #1
   1bee0:	2a39      	cmp	r2, #57
   1bee2:	f040 8380 	bne.w	1c5e6 <_dtoa_r+0xdc2>
   1bee6:	428b      	cmp	r3, r1
   1bee8:	d1f6      	bne.n	1bed8 <_dtoa_r+0x6b4>
   1beea:	9a0c      	ldr	r2, [sp, #48]
   1beec:	2330      	movs	r3, #48
   1beee:	3701      	adds	r7, #1
   1bef0:	7013      	strb	r3, [r2, #0]
   1bef2:	2231      	movs	r2, #49
   1bef4:	9b0c      	ldr	r3, [sp, #48]
   1bef6:	701a      	strb	r2, [r3, #0]
   1bef8:	970a      	str	r7, [sp, #40]
   1befa:	e0b9      	b.n	1c070 <_dtoa_r+0x84c>
   1befc:	9911      	ldr	r1, [sp, #68]
   1befe:	2900      	cmp	r1, #0
   1bf00:	f040 80e9 	bne.w	1c0d6 <_dtoa_r+0x8b2>
   1bf04:	f8dd b040 	ldr.w	fp, [sp, #64]
   1bf08:	9d09      	ldr	r5, [sp, #36]
   1bf0a:	910a      	str	r1, [sp, #40]
   1bf0c:	9a08      	ldr	r2, [sp, #32]
   1bf0e:	2d00      	cmp	r5, #0
   1bf10:	bfd4      	ite	le
   1bf12:	2300      	movle	r3, #0
   1bf14:	2301      	movgt	r3, #1
   1bf16:	2a00      	cmp	r2, #0
   1bf18:	bfd4      	ite	le
   1bf1a:	2300      	movle	r3, #0
   1bf1c:	f003 0301 	andgt.w	r3, r3, #1	; 0x1
   1bf20:	b14b      	cbz	r3, 1bf36 <_dtoa_r+0x712>
   1bf22:	4613      	mov	r3, r2
   1bf24:	9909      	ldr	r1, [sp, #36]
   1bf26:	42ab      	cmp	r3, r5
   1bf28:	bfa8      	it	ge
   1bf2a:	462b      	movge	r3, r5
   1bf2c:	1aed      	subs	r5, r5, r3
   1bf2e:	1ac9      	subs	r1, r1, r3
   1bf30:	1ad2      	subs	r2, r2, r3
   1bf32:	9109      	str	r1, [sp, #36]
   1bf34:	9208      	str	r2, [sp, #32]
   1bf36:	9a10      	ldr	r2, [sp, #64]
   1bf38:	2a00      	cmp	r2, #0
   1bf3a:	dd1e      	ble.n	1bf7a <_dtoa_r+0x756>
   1bf3c:	9b11      	ldr	r3, [sp, #68]
   1bf3e:	2b00      	cmp	r3, #0
   1bf40:	f000 830c 	beq.w	1c55c <_dtoa_r+0xd38>
   1bf44:	f1bb 0f00 	cmp.w	fp, #0	; 0x0
   1bf48:	dd12      	ble.n	1bf70 <_dtoa_r+0x74c>
   1bf4a:	990a      	ldr	r1, [sp, #40]
   1bf4c:	465a      	mov	r2, fp
   1bf4e:	4620      	mov	r0, r4
   1bf50:	f001 fe04 	bl	1db5c <__pow5mult>
   1bf54:	4652      	mov	r2, sl
   1bf56:	900a      	str	r0, [sp, #40]
   1bf58:	4620      	mov	r0, r4
   1bf5a:	990a      	ldr	r1, [sp, #40]
   1bf5c:	f001 fd0c 	bl	1d978 <__multiply>
   1bf60:	4651      	mov	r1, sl
   1bf62:	4603      	mov	r3, r0
   1bf64:	4620      	mov	r0, r4
   1bf66:	9301      	str	r3, [sp, #4]
   1bf68:	f001 fb78 	bl	1d65c <_Bfree>
   1bf6c:	9b01      	ldr	r3, [sp, #4]
   1bf6e:	469a      	mov	sl, r3
   1bf70:	9910      	ldr	r1, [sp, #64]
   1bf72:	ebb1 020b 	subs.w	r2, r1, fp
   1bf76:	f040 8326 	bne.w	1c5c6 <_dtoa_r+0xda2>
   1bf7a:	2101      	movs	r1, #1
   1bf7c:	4620      	mov	r0, r4
   1bf7e:	f001 fd9d 	bl	1dabc <__i2b>
   1bf82:	9a12      	ldr	r2, [sp, #72]
   1bf84:	2a00      	cmp	r2, #0
   1bf86:	9002      	str	r0, [sp, #8]
   1bf88:	dd04      	ble.n	1bf94 <_dtoa_r+0x770>
   1bf8a:	4620      	mov	r0, r4
   1bf8c:	9902      	ldr	r1, [sp, #8]
   1bf8e:	f001 fde5 	bl	1db5c <__pow5mult>
   1bf92:	9002      	str	r0, [sp, #8]
   1bf94:	2e01      	cmp	r6, #1
   1bf96:	f340 8122 	ble.w	1c1de <_dtoa_r+0x9ba>
   1bf9a:	f04f 0b00 	mov.w	fp, #0	; 0x0
   1bf9e:	9a12      	ldr	r2, [sp, #72]
   1bfa0:	2a00      	cmp	r2, #0
   1bfa2:	f040 8282 	bne.w	1c4aa <_dtoa_r+0xc86>
   1bfa6:	2301      	movs	r3, #1
   1bfa8:	9a08      	ldr	r2, [sp, #32]
   1bfaa:	189b      	adds	r3, r3, r2
   1bfac:	f013 031f 	ands.w	r3, r3, #31	; 0x1f
   1bfb0:	f040 81b2 	bne.w	1c318 <_dtoa_r+0xaf4>
   1bfb4:	231c      	movs	r3, #28
   1bfb6:	9909      	ldr	r1, [sp, #36]
   1bfb8:	18ed      	adds	r5, r5, r3
   1bfba:	9a08      	ldr	r2, [sp, #32]
   1bfbc:	18c9      	adds	r1, r1, r3
   1bfbe:	9109      	str	r1, [sp, #36]
   1bfc0:	18d2      	adds	r2, r2, r3
   1bfc2:	9208      	str	r2, [sp, #32]
   1bfc4:	9b09      	ldr	r3, [sp, #36]
   1bfc6:	2b00      	cmp	r3, #0
   1bfc8:	dd05      	ble.n	1bfd6 <_dtoa_r+0x7b2>
   1bfca:	4651      	mov	r1, sl
   1bfcc:	4620      	mov	r0, r4
   1bfce:	461a      	mov	r2, r3
   1bfd0:	f001 fc72 	bl	1d8b8 <__lshift>
   1bfd4:	4682      	mov	sl, r0
   1bfd6:	9908      	ldr	r1, [sp, #32]
   1bfd8:	2900      	cmp	r1, #0
   1bfda:	dd05      	ble.n	1bfe8 <_dtoa_r+0x7c4>
   1bfdc:	4620      	mov	r0, r4
   1bfde:	9902      	ldr	r1, [sp, #8]
   1bfe0:	9a08      	ldr	r2, [sp, #32]
   1bfe2:	f001 fc69 	bl	1d8b8 <__lshift>
   1bfe6:	9002      	str	r0, [sp, #8]
   1bfe8:	9a13      	ldr	r2, [sp, #76]
   1bfea:	2a00      	cmp	r2, #0
   1bfec:	f040 8247 	bne.w	1c47e <_dtoa_r+0xc5a>
   1bff0:	9904      	ldr	r1, [sp, #16]
   1bff2:	2e02      	cmp	r6, #2
   1bff4:	bfd4      	ite	le
   1bff6:	2300      	movle	r3, #0
   1bff8:	2301      	movgt	r3, #1
   1bffa:	2900      	cmp	r1, #0
   1bffc:	bfcc      	ite	gt
   1bffe:	2300      	movgt	r3, #0
   1c000:	f003 0301 	andle.w	r3, r3, #1	; 0x1
   1c004:	2b00      	cmp	r3, #0
   1c006:	f000 8112 	beq.w	1c22e <_dtoa_r+0xa0a>
   1c00a:	2900      	cmp	r1, #0
   1c00c:	f040 809f 	bne.w	1c14e <_dtoa_r+0x92a>
   1c010:	2205      	movs	r2, #5
   1c012:	9902      	ldr	r1, [sp, #8]
   1c014:	9b04      	ldr	r3, [sp, #16]
   1c016:	4620      	mov	r0, r4
   1c018:	f001 fd5a 	bl	1dad0 <__multadd>
   1c01c:	9002      	str	r0, [sp, #8]
   1c01e:	4650      	mov	r0, sl
   1c020:	9902      	ldr	r1, [sp, #8]
   1c022:	f001 f9ef 	bl	1d404 <__mcmp>
   1c026:	2800      	cmp	r0, #0
   1c028:	f340 8091 	ble.w	1c14e <_dtoa_r+0x92a>
   1c02c:	9d0c      	ldr	r5, [sp, #48]
   1c02e:	2331      	movs	r3, #49
   1c030:	3701      	adds	r7, #1
   1c032:	f04f 0800 	mov.w	r8, #0	; 0x0
   1c036:	f805 3b01 	strb.w	r3, [r5], #1
   1c03a:	f8dd b028 	ldr.w	fp, [sp, #40]
   1c03e:	4620      	mov	r0, r4
   1c040:	9902      	ldr	r1, [sp, #8]
   1c042:	f001 fb0b 	bl	1d65c <_Bfree>
   1c046:	f1bb 0f00 	cmp.w	fp, #0	; 0x0
   1c04a:	f000 80ea 	beq.w	1c222 <_dtoa_r+0x9fe>
   1c04e:	f1b8 0300 	subs.w	r3, r8, #0	; 0x0
   1c052:	bf18      	it	ne
   1c054:	2301      	movne	r3, #1
   1c056:	45d8      	cmp	r8, fp
   1c058:	bf0c      	ite	eq
   1c05a:	2300      	moveq	r3, #0
   1c05c:	f003 0301 	andne.w	r3, r3, #1	; 0x1
   1c060:	2b00      	cmp	r3, #0
   1c062:	f040 8160 	bne.w	1c326 <_dtoa_r+0xb02>
   1c066:	4620      	mov	r0, r4
   1c068:	4659      	mov	r1, fp
   1c06a:	f001 faf7 	bl	1d65c <_Bfree>
   1c06e:	970a      	str	r7, [sp, #40]
   1c070:	4651      	mov	r1, sl
   1c072:	4620      	mov	r0, r4
   1c074:	f001 faf2 	bl	1d65c <_Bfree>
   1c078:	2300      	movs	r3, #0
   1c07a:	702b      	strb	r3, [r5, #0]
   1c07c:	9a0a      	ldr	r2, [sp, #40]
   1c07e:	9926      	ldr	r1, [sp, #152]
   1c080:	1c53      	adds	r3, r2, #1
   1c082:	9a28      	ldr	r2, [sp, #160]
   1c084:	600b      	str	r3, [r1, #0]
   1c086:	b10a      	cbz	r2, 1c08c <_dtoa_r+0x868>
   1c088:	9b28      	ldr	r3, [sp, #160]
   1c08a:	601d      	str	r5, [r3, #0]
   1c08c:	980c      	ldr	r0, [sp, #48]
   1c08e:	e40a      	b.n	1b8a6 <_dtoa_r+0x82>
   1c090:	2010      	movs	r0, #16
   1c092:	f001 f887 	bl	1d1a4 <malloc>
   1c096:	6045      	str	r5, [r0, #4]
   1c098:	6085      	str	r5, [r0, #8]
   1c09a:	6005      	str	r5, [r0, #0]
   1c09c:	60c5      	str	r5, [r0, #12]
   1c09e:	4605      	mov	r5, r0
   1c0a0:	6260      	str	r0, [r4, #36]
   1c0a2:	f7ff bbcb 	b.w	1b83c <_dtoa_r+0x18>
   1c0a6:	9a09      	ldr	r2, [sp, #36]
   1c0a8:	427b      	negs	r3, r7
   1c0aa:	2100      	movs	r1, #0
   1c0ac:	9310      	str	r3, [sp, #64]
   1c0ae:	1bd2      	subs	r2, r2, r7
   1c0b0:	9112      	str	r1, [sp, #72]
   1c0b2:	9209      	str	r2, [sp, #36]
   1c0b4:	e47c      	b.n	1b9b0 <_dtoa_r+0x18c>
   1c0b6:	426d      	negs	r5, r5
   1c0b8:	2200      	movs	r2, #0
   1c0ba:	9509      	str	r5, [sp, #36]
   1c0bc:	9208      	str	r2, [sp, #32]
   1c0be:	e46e      	b.n	1b99e <_dtoa_r+0x17a>
   1c0c0:	2300      	movs	r3, #0
   1c0c2:	3f01      	subs	r7, #1
   1c0c4:	9313      	str	r3, [sp, #76]
   1c0c6:	e461      	b.n	1b98c <_dtoa_r+0x168>
   1c0c8:	ab02      	add	r3, sp, #8
   1c0ca:	cb0c      	ldmia	r3!, {r2, r3}
   1c0cc:	f04f 0b02 	mov.w	fp, #2	; 0x2
   1c0d0:	920e      	str	r2, [sp, #56]
   1c0d2:	930f      	str	r3, [sp, #60]
   1c0d4:	e50b      	b.n	1baee <_dtoa_r+0x2ca>
   1c0d6:	2e01      	cmp	r6, #1
   1c0d8:	f340 827b 	ble.w	1c5d2 <_dtoa_r+0xdae>
   1c0dc:	9b04      	ldr	r3, [sp, #16]
   1c0de:	9910      	ldr	r1, [sp, #64]
   1c0e0:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
   1c0e4:	4559      	cmp	r1, fp
   1c0e6:	bfaf      	iteee	ge
   1c0e8:	ebcb 0b01 	rsbge	fp, fp, r1
   1c0ec:	9b10      	ldrlt	r3, [sp, #64]
   1c0ee:	9912      	ldrlt	r1, [sp, #72]
   1c0f0:	ebc3 0b0b 	rsblt	fp, r3, fp
   1c0f4:	bfbe      	ittt	lt
   1c0f6:	4459      	addlt	r1, fp
   1c0f8:	445b      	addlt	r3, fp
   1c0fa:	4693      	movlt	fp, r2
   1c0fc:	9a04      	ldr	r2, [sp, #16]
   1c0fe:	bfbc      	itt	lt
   1c100:	9112      	strlt	r1, [sp, #72]
   1c102:	9310      	strlt	r3, [sp, #64]
   1c104:	2a00      	cmp	r2, #0
   1c106:	f2c0 8278 	blt.w	1c5fa <_dtoa_r+0xdd6>
   1c10a:	9d09      	ldr	r5, [sp, #36]
   1c10c:	4613      	mov	r3, r2
   1c10e:	9908      	ldr	r1, [sp, #32]
   1c110:	4620      	mov	r0, r4
   1c112:	9a09      	ldr	r2, [sp, #36]
   1c114:	18c9      	adds	r1, r1, r3
   1c116:	9108      	str	r1, [sp, #32]
   1c118:	2101      	movs	r1, #1
   1c11a:	18d2      	adds	r2, r2, r3
   1c11c:	9209      	str	r2, [sp, #36]
   1c11e:	f001 fccd 	bl	1dabc <__i2b>
   1c122:	900a      	str	r0, [sp, #40]
   1c124:	e6f2      	b.n	1bf0c <_dtoa_r+0x6e8>
   1c126:	9b04      	ldr	r3, [sp, #16]
   1c128:	b973      	cbnz	r3, 1c148 <_dtoa_r+0x924>
   1c12a:	f240 0200 	movw	r2, #0	; 0x0
   1c12e:	2300      	movs	r3, #0
   1c130:	f2c4 0214 	movt	r2, #16404	; 0x4014
   1c134:	a902      	add	r1, sp, #8
   1c136:	c903      	ldmia	r1!, {r0, r1}
   1c138:	f002 fa6a 	bl	1e610 <__aeabi_dmul>
   1c13c:	4642      	mov	r2, r8
   1c13e:	464b      	mov	r3, r9
   1c140:	f002 fc78 	bl	1ea34 <__gedf2>
   1c144:	2800      	cmp	r0, #0
   1c146:	db6e      	blt.n	1c226 <_dtoa_r+0xa02>
   1c148:	2200      	movs	r2, #0
   1c14a:	9202      	str	r2, [sp, #8]
   1c14c:	920a      	str	r2, [sp, #40]
   1c14e:	9b25      	ldr	r3, [sp, #148]
   1c150:	f04f 0800 	mov.w	r8, #0	; 0x0
   1c154:	9d0c      	ldr	r5, [sp, #48]
   1c156:	43df      	mvns	r7, r3
   1c158:	f8dd b028 	ldr.w	fp, [sp, #40]
   1c15c:	e76f      	b.n	1c03e <_dtoa_r+0x81a>
   1c15e:	2100      	movs	r1, #0
   1c160:	9111      	str	r1, [sp, #68]
   1c162:	9a25      	ldr	r2, [sp, #148]
   1c164:	18ba      	adds	r2, r7, r2
   1c166:	920d      	str	r2, [sp, #52]
   1c168:	1c50      	adds	r0, r2, #1
   1c16a:	2800      	cmp	r0, #0
   1c16c:	bfc8      	it	gt
   1c16e:	9004      	strgt	r0, [sp, #16]
   1c170:	f340 81a5 	ble.w	1c4be <_dtoa_r+0xc9a>
   1c174:	6a65      	ldr	r5, [r4, #36]
   1c176:	2200      	movs	r2, #0
   1c178:	2817      	cmp	r0, #23
   1c17a:	606a      	str	r2, [r5, #4]
   1c17c:	f240 82ab 	bls.w	1c6d6 <_dtoa_r+0xeb2>
   1c180:	2304      	movs	r3, #4
   1c182:	005b      	lsls	r3, r3, #1
   1c184:	3201      	adds	r2, #1
   1c186:	f103 0114 	add.w	r1, r3, #20	; 0x14
   1c18a:	4281      	cmp	r1, r0
   1c18c:	d9f9      	bls.n	1c182 <_dtoa_r+0x95e>
   1c18e:	9904      	ldr	r1, [sp, #16]
   1c190:	606a      	str	r2, [r5, #4]
   1c192:	290e      	cmp	r1, #14
   1c194:	bf8c      	ite	hi
   1c196:	f04f 0b00 	movhi.w	fp, #0	; 0x0
   1c19a:	f00b 0b01 	andls.w	fp, fp, #1	; 0x1
   1c19e:	e479      	b.n	1ba94 <_dtoa_r+0x270>
   1c1a0:	2200      	movs	r2, #0
   1c1a2:	9211      	str	r2, [sp, #68]
   1c1a4:	9a25      	ldr	r2, [sp, #148]
   1c1a6:	2a00      	cmp	r2, #0
   1c1a8:	bfc2      	ittt	gt
   1c1aa:	4610      	movgt	r0, r2
   1c1ac:	920d      	strgt	r2, [sp, #52]
   1c1ae:	9004      	strgt	r0, [sp, #16]
   1c1b0:	dce0      	bgt.n	1c174 <_dtoa_r+0x950>
   1c1b2:	2301      	movs	r3, #1
   1c1b4:	930d      	str	r3, [sp, #52]
   1c1b6:	9304      	str	r3, [sp, #16]
   1c1b8:	9325      	str	r3, [sp, #148]
   1c1ba:	e468      	b.n	1ba8e <_dtoa_r+0x26a>
   1c1bc:	2301      	movs	r3, #1
   1c1be:	9311      	str	r3, [sp, #68]
   1c1c0:	e7cf      	b.n	1c162 <_dtoa_r+0x93e>
   1c1c2:	2101      	movs	r1, #1
   1c1c4:	9111      	str	r1, [sp, #68]
   1c1c6:	e7ed      	b.n	1c1a4 <_dtoa_r+0x980>
   1c1c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1c1cc:	f04f 0b00 	mov.w	fp, #0	; 0x0
   1c1d0:	2301      	movs	r3, #1
   1c1d2:	910d      	str	r1, [sp, #52]
   1c1d4:	9311      	str	r3, [sp, #68]
   1c1d6:	9104      	str	r1, [sp, #16]
   1c1d8:	f8cd b094 	str.w	fp, [sp, #148]
   1c1dc:	e457      	b.n	1ba8e <_dtoa_r+0x26a>
   1c1de:	f1b9 0f00 	cmp.w	r9, #0	; 0x0
   1c1e2:	f47f aeda 	bne.w	1bf9a <_dtoa_r+0x776>
   1c1e6:	f028 437f 	bic.w	r3, r8, #4278190080	; 0xff000000
   1c1ea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1c1ee:	2b00      	cmp	r3, #0
   1c1f0:	f47f aed3 	bne.w	1bf9a <_dtoa_r+0x776>
   1c1f4:	f240 0300 	movw	r3, #0	; 0x0
   1c1f8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   1c1fc:	ea08 0303 	and.w	r3, r8, r3
   1c200:	2b00      	cmp	r3, #0
   1c202:	f43f aeca 	beq.w	1bf9a <_dtoa_r+0x776>
   1c206:	9b09      	ldr	r3, [sp, #36]
   1c208:	f04f 0b01 	mov.w	fp, #1	; 0x1
   1c20c:	9908      	ldr	r1, [sp, #32]
   1c20e:	3301      	adds	r3, #1
   1c210:	9309      	str	r3, [sp, #36]
   1c212:	3101      	adds	r1, #1
   1c214:	9108      	str	r1, [sp, #32]
   1c216:	e6c2      	b.n	1bf9e <_dtoa_r+0x77a>
   1c218:	463d      	mov	r5, r7
   1c21a:	f8dd a020 	ldr.w	sl, [sp, #32]
   1c21e:	9f09      	ldr	r7, [sp, #36]
   1c220:	9c0d      	ldr	r4, [sp, #52]
   1c222:	970a      	str	r7, [sp, #40]
   1c224:	e724      	b.n	1c070 <_dtoa_r+0x84c>
   1c226:	2100      	movs	r1, #0
   1c228:	9102      	str	r1, [sp, #8]
   1c22a:	910a      	str	r1, [sp, #40]
   1c22c:	e6fe      	b.n	1c02c <_dtoa_r+0x808>
   1c22e:	9a11      	ldr	r2, [sp, #68]
   1c230:	2a00      	cmp	r2, #0
   1c232:	f000 814d 	beq.w	1c4d0 <_dtoa_r+0xcac>
   1c236:	2d00      	cmp	r5, #0
   1c238:	dd05      	ble.n	1c246 <_dtoa_r+0xa22>
   1c23a:	4620      	mov	r0, r4
   1c23c:	990a      	ldr	r1, [sp, #40]
   1c23e:	462a      	mov	r2, r5
   1c240:	f001 fb3a 	bl	1d8b8 <__lshift>
   1c244:	900a      	str	r0, [sp, #40]
   1c246:	f1bb 0f00 	cmp.w	fp, #0	; 0x0
   1c24a:	f040 81f7 	bne.w	1c63c <_dtoa_r+0xe18>
   1c24e:	f8dd b028 	ldr.w	fp, [sp, #40]
   1c252:	9d0c      	ldr	r5, [sp, #48]
   1c254:	f009 0301 	and.w	r3, r9, #1	; 0x1
   1c258:	f8dd 8028 	ldr.w	r8, [sp, #40]
   1c25c:	930d      	str	r3, [sp, #52]
   1c25e:	2301      	movs	r3, #1
   1c260:	9509      	str	r5, [sp, #36]
   1c262:	461d      	mov	r5, r3
   1c264:	9710      	str	r7, [sp, #64]
   1c266:	9608      	str	r6, [sp, #32]
   1c268:	9902      	ldr	r1, [sp, #8]
   1c26a:	4650      	mov	r0, sl
   1c26c:	f7ff fa4a 	bl	1b704 <quorem>
   1c270:	4641      	mov	r1, r8
   1c272:	3030      	adds	r0, #48
   1c274:	9006      	str	r0, [sp, #24]
   1c276:	4650      	mov	r0, sl
   1c278:	f001 f8c4 	bl	1d404 <__mcmp>
   1c27c:	9902      	ldr	r1, [sp, #8]
   1c27e:	465a      	mov	r2, fp
   1c280:	4606      	mov	r6, r0
   1c282:	4620      	mov	r0, r4
   1c284:	f001 faa0 	bl	1d7c8 <__mdiff>
   1c288:	68c3      	ldr	r3, [r0, #12]
   1c28a:	4607      	mov	r7, r0
   1c28c:	2b00      	cmp	r3, #0
   1c28e:	d03d      	beq.n	1c30c <_dtoa_r+0xae8>
   1c290:	f04f 0901 	mov.w	r9, #1	; 0x1
   1c294:	4639      	mov	r1, r7
   1c296:	4620      	mov	r0, r4
   1c298:	f001 f9e0 	bl	1d65c <_Bfree>
   1c29c:	9908      	ldr	r1, [sp, #32]
   1c29e:	ea59 0101 	orrs.w	r1, r9, r1
   1c2a2:	d103      	bne.n	1c2ac <_dtoa_r+0xa88>
   1c2a4:	9a0d      	ldr	r2, [sp, #52]
   1c2a6:	2a00      	cmp	r2, #0
   1c2a8:	f000 81f8 	beq.w	1c69c <_dtoa_r+0xe78>
   1c2ac:	2e00      	cmp	r6, #0
   1c2ae:	f2c0 81a9 	blt.w	1c604 <_dtoa_r+0xde0>
   1c2b2:	9a08      	ldr	r2, [sp, #32]
   1c2b4:	4332      	orrs	r2, r6
   1c2b6:	d103      	bne.n	1c2c0 <_dtoa_r+0xa9c>
   1c2b8:	9b0d      	ldr	r3, [sp, #52]
   1c2ba:	2b00      	cmp	r3, #0
   1c2bc:	f000 81a2 	beq.w	1c604 <_dtoa_r+0xde0>
   1c2c0:	f1b9 0f00 	cmp.w	r9, #0	; 0x0
   1c2c4:	f300 81db 	bgt.w	1c67e <_dtoa_r+0xe5a>
   1c2c8:	9909      	ldr	r1, [sp, #36]
   1c2ca:	9b06      	ldr	r3, [sp, #24]
   1c2cc:	f801 3b01 	strb.w	r3, [r1], #1
   1c2d0:	9a04      	ldr	r2, [sp, #16]
   1c2d2:	9109      	str	r1, [sp, #36]
   1c2d4:	4295      	cmp	r5, r2
   1c2d6:	f000 81cf 	beq.w	1c678 <_dtoa_r+0xe54>
   1c2da:	4651      	mov	r1, sl
   1c2dc:	220a      	movs	r2, #10
   1c2de:	2300      	movs	r3, #0
   1c2e0:	4620      	mov	r0, r4
   1c2e2:	f001 fbf5 	bl	1dad0 <__multadd>
   1c2e6:	45d8      	cmp	r8, fp
   1c2e8:	4682      	mov	sl, r0
   1c2ea:	d021      	beq.n	1c330 <_dtoa_r+0xb0c>
   1c2ec:	4641      	mov	r1, r8
   1c2ee:	220a      	movs	r2, #10
   1c2f0:	2300      	movs	r3, #0
   1c2f2:	4620      	mov	r0, r4
   1c2f4:	f001 fbec 	bl	1dad0 <__multadd>
   1c2f8:	4659      	mov	r1, fp
   1c2fa:	220a      	movs	r2, #10
   1c2fc:	2300      	movs	r3, #0
   1c2fe:	3501      	adds	r5, #1
   1c300:	4680      	mov	r8, r0
   1c302:	4620      	mov	r0, r4
   1c304:	f001 fbe4 	bl	1dad0 <__multadd>
   1c308:	4683      	mov	fp, r0
   1c30a:	e7ad      	b.n	1c268 <_dtoa_r+0xa44>
   1c30c:	4650      	mov	r0, sl
   1c30e:	4639      	mov	r1, r7
   1c310:	f001 f878 	bl	1d404 <__mcmp>
   1c314:	4681      	mov	r9, r0
   1c316:	e7bd      	b.n	1c294 <_dtoa_r+0xa70>
   1c318:	f1c3 0320 	rsb	r3, r3, #32	; 0x20
   1c31c:	2b04      	cmp	r3, #4
   1c31e:	f340 81e3 	ble.w	1c6e8 <_dtoa_r+0xec4>
   1c322:	3b04      	subs	r3, #4
   1c324:	e647      	b.n	1bfb6 <_dtoa_r+0x792>
   1c326:	4620      	mov	r0, r4
   1c328:	4641      	mov	r1, r8
   1c32a:	f001 f997 	bl	1d65c <_Bfree>
   1c32e:	e69a      	b.n	1c066 <_dtoa_r+0x842>
   1c330:	4641      	mov	r1, r8
   1c332:	4620      	mov	r0, r4
   1c334:	220a      	movs	r2, #10
   1c336:	2300      	movs	r3, #0
   1c338:	f001 fbca 	bl	1dad0 <__multadd>
   1c33c:	3501      	adds	r5, #1
   1c33e:	4680      	mov	r8, r0
   1c340:	4683      	mov	fp, r0
   1c342:	e791      	b.n	1c268 <_dtoa_r+0xa44>
   1c344:	9b04      	ldr	r3, [sp, #16]
   1c346:	970a      	str	r7, [sp, #40]
   1c348:	9314      	str	r3, [sp, #80]
   1c34a:	e42e      	b.n	1bbaa <_dtoa_r+0x386>
   1c34c:	427d      	negs	r5, r7
   1c34e:	2d00      	cmp	r5, #0
   1c350:	f040 8110 	bne.w	1c574 <_dtoa_r+0xd50>
   1c354:	aa02      	add	r2, sp, #8
   1c356:	ca06      	ldmia	r2!, {r1, r2}
   1c358:	f04f 0b02 	mov.w	fp, #2	; 0x2
   1c35c:	910e      	str	r1, [sp, #56]
   1c35e:	920f      	str	r2, [sp, #60]
   1c360:	f7ff bbe1 	b.w	1bb26 <_dtoa_r+0x302>
   1c364:	9a14      	ldr	r2, [sp, #80]
   1c366:	4b81      	ldr	r3, [pc, #516]	(1c56c <_dtoa_r+0xd48>)
   1c368:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1c36c:	4642      	mov	r2, r8
   1c36e:	e913 0003 	ldmdb	r3, {r0, r1}
   1c372:	464b      	mov	r3, r9
   1c374:	f002 f94c 	bl	1e610 <__aeabi_dmul>
   1c378:	9016      	str	r0, [sp, #88]
   1c37a:	9117      	str	r1, [sp, #92]
   1c37c:	a90e      	add	r1, sp, #56
   1c37e:	c903      	ldmia	r1!, {r0, r1}
   1c380:	f002 fbde 	bl	1eb40 <__aeabi_d2iz>
   1c384:	4605      	mov	r5, r0
   1c386:	f002 f8db 	bl	1e540 <__aeabi_i2d>
   1c38a:	460b      	mov	r3, r1
   1c38c:	4602      	mov	r2, r0
   1c38e:	a90e      	add	r1, sp, #56
   1c390:	c903      	ldmia	r1!, {r0, r1}
   1c392:	f001 ff87 	bl	1e2a4 <__aeabi_dsub>
   1c396:	f105 0330 	add.w	r3, r5, #48	; 0x30
   1c39a:	9d0c      	ldr	r5, [sp, #48]
   1c39c:	f805 3b01 	strb.w	r3, [r5], #1
   1c3a0:	9b14      	ldr	r3, [sp, #80]
   1c3a2:	2b01      	cmp	r3, #1
   1c3a4:	4683      	mov	fp, r0
   1c3a6:	468c      	mov	ip, r1
   1c3a8:	d033      	beq.n	1c412 <_dtoa_r+0xbee>
   1c3aa:	46b9      	mov	r9, r7
   1c3ac:	4637      	mov	r7, r6
   1c3ae:	9e0c      	ldr	r6, [sp, #48]
   1c3b0:	f04f 0801 	mov.w	r8, #1	; 0x1
   1c3b4:	950e      	str	r5, [sp, #56]
   1c3b6:	9d14      	ldr	r5, [sp, #80]
   1c3b8:	f8cd a050 	str.w	sl, [sp, #80]
   1c3bc:	46a2      	mov	sl, r4
   1c3be:	f240 0200 	movw	r2, #0	; 0x0
   1c3c2:	2300      	movs	r3, #0
   1c3c4:	f2c4 0224 	movt	r2, #16420	; 0x4024
   1c3c8:	f002 f922 	bl	1e610 <__aeabi_dmul>
   1c3cc:	468c      	mov	ip, r1
   1c3ce:	4683      	mov	fp, r0
   1c3d0:	f8cd c004 	str.w	ip, [sp, #4]
   1c3d4:	f002 fbb4 	bl	1eb40 <__aeabi_d2iz>
   1c3d8:	4604      	mov	r4, r0
   1c3da:	f002 f8b1 	bl	1e540 <__aeabi_i2d>
   1c3de:	f8dd c004 	ldr.w	ip, [sp, #4]
   1c3e2:	3430      	adds	r4, #48
   1c3e4:	4602      	mov	r2, r0
   1c3e6:	460b      	mov	r3, r1
   1c3e8:	4658      	mov	r0, fp
   1c3ea:	4661      	mov	r1, ip
   1c3ec:	f001 ff5a 	bl	1e2a4 <__aeabi_dsub>
   1c3f0:	f806 4008 	strb.w	r4, [r6, r8]
   1c3f4:	f108 0801 	add.w	r8, r8, #1	; 0x1
   1c3f8:	45a8      	cmp	r8, r5
   1c3fa:	d1e0      	bne.n	1c3be <_dtoa_r+0xb9a>
   1c3fc:	9d0e      	ldr	r5, [sp, #56]
   1c3fe:	4654      	mov	r4, sl
   1c400:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
   1c404:	f8dd a050 	ldr.w	sl, [sp, #80]
   1c408:	463e      	mov	r6, r7
   1c40a:	4683      	mov	fp, r0
   1c40c:	468c      	mov	ip, r1
   1c40e:	464f      	mov	r7, r9
   1c410:	4445      	add	r5, r8
   1c412:	f240 0200 	movw	r2, #0	; 0x0
   1c416:	2300      	movs	r3, #0
   1c418:	f6c3 72e0 	movt	r2, #16352	; 0x3fe0
   1c41c:	a916      	add	r1, sp, #88
   1c41e:	c903      	ldmia	r1!, {r0, r1}
   1c420:	f8cd c004 	str.w	ip, [sp, #4]
   1c424:	f001 ff40 	bl	1e2a8 <__adddf3>
   1c428:	f8dd c004 	ldr.w	ip, [sp, #4]
   1c42c:	4602      	mov	r2, r0
   1c42e:	460b      	mov	r3, r1
   1c430:	4658      	mov	r0, fp
   1c432:	4661      	mov	r1, ip
   1c434:	f002 fafe 	bl	1ea34 <__gedf2>
   1c438:	2800      	cmp	r0, #0
   1c43a:	dc1d      	bgt.n	1c478 <_dtoa_r+0xc54>
   1c43c:	f240 0000 	movw	r0, #0	; 0x0
   1c440:	ab16      	add	r3, sp, #88
   1c442:	cb0c      	ldmia	r3!, {r2, r3}
   1c444:	2100      	movs	r1, #0
   1c446:	f6c3 70e0 	movt	r0, #16352	; 0x3fe0
   1c44a:	f001 ff2b 	bl	1e2a4 <__aeabi_dsub>
   1c44e:	f8dd c004 	ldr.w	ip, [sp, #4]
   1c452:	4602      	mov	r2, r0
   1c454:	460b      	mov	r3, r1
   1c456:	4658      	mov	r0, fp
   1c458:	4661      	mov	r1, ip
   1c45a:	f002 faef 	bl	1ea3c <__ledf2>
   1c45e:	2800      	cmp	r0, #0
   1c460:	f6bf ac7c 	bge.w	1bd5c <_dtoa_r+0x538>
   1c464:	462b      	mov	r3, r5
   1c466:	461d      	mov	r5, r3
   1c468:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   1c46c:	2a30      	cmp	r2, #48
   1c46e:	d0fa      	beq.n	1c466 <_dtoa_r+0xc42>
   1c470:	e5fe      	b.n	1c070 <_dtoa_r+0x84c>
   1c472:	f8dd a050 	ldr.w	sl, [sp, #80]
   1c476:	9c16      	ldr	r4, [sp, #88]
   1c478:	9f0a      	ldr	r7, [sp, #40]
   1c47a:	990c      	ldr	r1, [sp, #48]
   1c47c:	e52d      	b.n	1beda <_dtoa_r+0x6b6>
   1c47e:	4650      	mov	r0, sl
   1c480:	9902      	ldr	r1, [sp, #8]
   1c482:	f000 ffbf 	bl	1d404 <__mcmp>
   1c486:	2800      	cmp	r0, #0
   1c488:	f6bf adb2 	bge.w	1bff0 <_dtoa_r+0x7cc>
   1c48c:	4651      	mov	r1, sl
   1c48e:	2300      	movs	r3, #0
   1c490:	4620      	mov	r0, r4
   1c492:	220a      	movs	r2, #10
   1c494:	f001 fb1c 	bl	1dad0 <__multadd>
   1c498:	9b11      	ldr	r3, [sp, #68]
   1c49a:	3f01      	subs	r7, #1
   1c49c:	4682      	mov	sl, r0
   1c49e:	2b00      	cmp	r3, #0
   1c4a0:	f040 810f 	bne.w	1c6c2 <_dtoa_r+0xe9e>
   1c4a4:	990d      	ldr	r1, [sp, #52]
   1c4a6:	9104      	str	r1, [sp, #16]
   1c4a8:	e5a2      	b.n	1bff0 <_dtoa_r+0x7cc>
   1c4aa:	9902      	ldr	r1, [sp, #8]
   1c4ac:	690b      	ldr	r3, [r1, #16]
   1c4ae:	3304      	adds	r3, #4
   1c4b0:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
   1c4b4:	f000 ff54 	bl	1d360 <__hi0bits>
   1c4b8:	f1c0 0320 	rsb	r3, r0, #32	; 0x20
   1c4bc:	e574      	b.n	1bfa8 <_dtoa_r+0x784>
   1c4be:	280e      	cmp	r0, #14
   1c4c0:	bf8c      	ite	hi
   1c4c2:	f04f 0b00 	movhi.w	fp, #0	; 0x0
   1c4c6:	f00b 0b01 	andls.w	fp, fp, #1	; 0x1
   1c4ca:	9004      	str	r0, [sp, #16]
   1c4cc:	f7ff badf 	b.w	1ba8e <_dtoa_r+0x26a>
   1c4d0:	9d0c      	ldr	r5, [sp, #48]
   1c4d2:	46bb      	mov	fp, r7
   1c4d4:	9e11      	ldr	r6, [sp, #68]
   1c4d6:	46a9      	mov	r9, r5
   1c4d8:	f8dd 8008 	ldr.w	r8, [sp, #8]
   1c4dc:	9f04      	ldr	r7, [sp, #16]
   1c4de:	e006      	b.n	1c4ee <_dtoa_r+0xcca>
   1c4e0:	4651      	mov	r1, sl
   1c4e2:	4620      	mov	r0, r4
   1c4e4:	220a      	movs	r2, #10
   1c4e6:	2300      	movs	r3, #0
   1c4e8:	f001 faf2 	bl	1dad0 <__multadd>
   1c4ec:	4682      	mov	sl, r0
   1c4ee:	4650      	mov	r0, sl
   1c4f0:	4641      	mov	r1, r8
   1c4f2:	f7ff f907 	bl	1b704 <quorem>
   1c4f6:	3501      	adds	r5, #1
   1c4f8:	3030      	adds	r0, #48
   1c4fa:	f809 0006 	strb.w	r0, [r9, r6]
   1c4fe:	3601      	adds	r6, #1
   1c500:	42b7      	cmp	r7, r6
   1c502:	dced      	bgt.n	1c4e0 <_dtoa_r+0xcbc>
   1c504:	465f      	mov	r7, fp
   1c506:	f8dd b028 	ldr.w	fp, [sp, #40]
   1c50a:	f04f 0800 	mov.w	r8, #0	; 0x0
   1c50e:	9006      	str	r0, [sp, #24]
   1c510:	4651      	mov	r1, sl
   1c512:	2201      	movs	r2, #1
   1c514:	4620      	mov	r0, r4
   1c516:	f001 f9cf 	bl	1d8b8 <__lshift>
   1c51a:	9902      	ldr	r1, [sp, #8]
   1c51c:	4682      	mov	sl, r0
   1c51e:	f000 ff71 	bl	1d404 <__mcmp>
   1c522:	2800      	cmp	r0, #0
   1c524:	dd0e      	ble.n	1c544 <_dtoa_r+0xd20>
   1c526:	990c      	ldr	r1, [sp, #48]
   1c528:	e000      	b.n	1c52c <_dtoa_r+0xd08>
   1c52a:	461d      	mov	r5, r3
   1c52c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   1c530:	1e6b      	subs	r3, r5, #1
   1c532:	2a39      	cmp	r2, #57
   1c534:	d17f      	bne.n	1c636 <_dtoa_r+0xe12>
   1c536:	428b      	cmp	r3, r1
   1c538:	d1f7      	bne.n	1c52a <_dtoa_r+0xd06>
   1c53a:	990c      	ldr	r1, [sp, #48]
   1c53c:	2331      	movs	r3, #49
   1c53e:	3701      	adds	r7, #1
   1c540:	700b      	strb	r3, [r1, #0]
   1c542:	e57c      	b.n	1c03e <_dtoa_r+0x81a>
   1c544:	d103      	bne.n	1c54e <_dtoa_r+0xd2a>
   1c546:	9b06      	ldr	r3, [sp, #24]
   1c548:	f013 0f01 	tst.w	r3, #1	; 0x1
   1c54c:	d1eb      	bne.n	1c526 <_dtoa_r+0xd02>
   1c54e:	462b      	mov	r3, r5
   1c550:	461d      	mov	r5, r3
   1c552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   1c556:	2a30      	cmp	r2, #48
   1c558:	d0fa      	beq.n	1c550 <_dtoa_r+0xd2c>
   1c55a:	e570      	b.n	1c03e <_dtoa_r+0x81a>
   1c55c:	4651      	mov	r1, sl
   1c55e:	4620      	mov	r0, r4
   1c560:	9a10      	ldr	r2, [sp, #64]
   1c562:	f001 fafb 	bl	1db5c <__pow5mult>
   1c566:	4682      	mov	sl, r0
   1c568:	e507      	b.n	1bf7a <_dtoa_r+0x756>
   1c56a:	46c0      	nop			(mov r8, r8)
   1c56c:	0001ef90 	.word	0x0001ef90
   1c570:	0001f064 	.word	0x0001f064
   1c574:	f005 020f 	and.w	r2, r5, #15	; 0xf
   1c578:	4b5d      	ldr	r3, [pc, #372]	(1c6f0 <_dtoa_r+0xecc>)
   1c57a:	a902      	add	r1, sp, #8
   1c57c:	c903      	ldmia	r1!, {r0, r1}
   1c57e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1c582:	cb0c      	ldmia	r3!, {r2, r3}
   1c584:	f002 f844 	bl	1e610 <__aeabi_dmul>
   1c588:	112d      	asrs	r5, r5, #4
   1c58a:	bf08      	it	eq
   1c58c:	f04f 0b02 	moveq.w	fp, #2	; 0x2
   1c590:	900e      	str	r0, [sp, #56]
   1c592:	910f      	str	r1, [sp, #60]
   1c594:	f43f aac7 	beq.w	1bb26 <_dtoa_r+0x302>
   1c598:	f8df 8158 	ldr.w	r8, [pc, #344]	; 1c6f4 <_dtoa_r+0xed0>
   1c59c:	f04f 0b02 	mov.w	fp, #2	; 0x2
   1c5a0:	a90e      	add	r1, sp, #56
   1c5a2:	c903      	ldmia	r1!, {r0, r1}
   1c5a4:	f015 0f01 	tst.w	r5, #1	; 0x1
   1c5a8:	d005      	beq.n	1c5b6 <_dtoa_r+0xd92>
   1c5aa:	e898 000c 	ldmia.w	r8, {r2, r3}
   1c5ae:	f10b 0b01 	add.w	fp, fp, #1	; 0x1
   1c5b2:	f002 f82d 	bl	1e610 <__aeabi_dmul>
   1c5b6:	106d      	asrs	r5, r5, #1
   1c5b8:	f108 0808 	add.w	r8, r8, #8	; 0x8
   1c5bc:	d1f2      	bne.n	1c5a4 <_dtoa_r+0xd80>
   1c5be:	900e      	str	r0, [sp, #56]
   1c5c0:	910f      	str	r1, [sp, #60]
   1c5c2:	f7ff bab0 	b.w	1bb26 <_dtoa_r+0x302>
   1c5c6:	4651      	mov	r1, sl
   1c5c8:	4620      	mov	r0, r4
   1c5ca:	f001 fac7 	bl	1db5c <__pow5mult>
   1c5ce:	4682      	mov	sl, r0
   1c5d0:	e4d3      	b.n	1bf7a <_dtoa_r+0x756>
   1c5d2:	9a15      	ldr	r2, [sp, #84]
   1c5d4:	2a00      	cmp	r2, #0
   1c5d6:	d048      	beq.n	1c66a <_dtoa_r+0xe46>
   1c5d8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   1c5dc:	f8dd b040 	ldr.w	fp, [sp, #64]
   1c5e0:	3303      	adds	r3, #3
   1c5e2:	9d09      	ldr	r5, [sp, #36]
   1c5e4:	e593      	b.n	1c10e <_dtoa_r+0x8ea>
   1c5e6:	3201      	adds	r2, #1
   1c5e8:	b2d2      	uxtb	r2, r2
   1c5ea:	e484      	b.n	1bef6 <_dtoa_r+0x6d2>
   1c5ec:	f8dd a050 	ldr.w	sl, [sp, #80]
   1c5f0:	9f18      	ldr	r7, [sp, #96]
   1c5f2:	9c16      	ldr	r4, [sp, #88]
   1c5f4:	9e19      	ldr	r6, [sp, #100]
   1c5f6:	f7ff bbb1 	b.w	1bd5c <_dtoa_r+0x538>
   1c5fa:	9b09      	ldr	r3, [sp, #36]
   1c5fc:	9904      	ldr	r1, [sp, #16]
   1c5fe:	1a5d      	subs	r5, r3, r1
   1c600:	2300      	movs	r3, #0
   1c602:	e584      	b.n	1c10e <_dtoa_r+0x8ea>
   1c604:	f1b9 0f00 	cmp.w	r9, #0	; 0x0
   1c608:	9d09      	ldr	r5, [sp, #36]
   1c60a:	9f10      	ldr	r7, [sp, #64]
   1c60c:	dd0f      	ble.n	1c62e <_dtoa_r+0xe0a>
   1c60e:	4651      	mov	r1, sl
   1c610:	2201      	movs	r2, #1
   1c612:	4620      	mov	r0, r4
   1c614:	f001 f950 	bl	1d8b8 <__lshift>
   1c618:	9902      	ldr	r1, [sp, #8]
   1c61a:	4682      	mov	sl, r0
   1c61c:	f000 fef2 	bl	1d404 <__mcmp>
   1c620:	2800      	cmp	r0, #0
   1c622:	dd48      	ble.n	1c6b6 <_dtoa_r+0xe92>
   1c624:	9a06      	ldr	r2, [sp, #24]
   1c626:	2a39      	cmp	r2, #57
   1c628:	d033      	beq.n	1c692 <_dtoa_r+0xe6e>
   1c62a:	3201      	adds	r2, #1
   1c62c:	9206      	str	r2, [sp, #24]
   1c62e:	9b06      	ldr	r3, [sp, #24]
   1c630:	f805 3b01 	strb.w	r3, [r5], #1
   1c634:	e503      	b.n	1c03e <_dtoa_r+0x81a>
   1c636:	3201      	adds	r2, #1
   1c638:	701a      	strb	r2, [r3, #0]
   1c63a:	e500      	b.n	1c03e <_dtoa_r+0x81a>
   1c63c:	9b0a      	ldr	r3, [sp, #40]
   1c63e:	4620      	mov	r0, r4
   1c640:	6859      	ldr	r1, [r3, #4]
   1c642:	f001 f827 	bl	1d694 <_Balloc>
   1c646:	9a0a      	ldr	r2, [sp, #40]
   1c648:	f102 010c 	add.w	r1, r2, #12	; 0xc
   1c64c:	6912      	ldr	r2, [r2, #16]
   1c64e:	3202      	adds	r2, #2
   1c650:	0092      	lsls	r2, r2, #2
   1c652:	4605      	mov	r5, r0
   1c654:	f100 000c 	add.w	r0, r0, #12	; 0xc
   1c658:	f000 fde0 	bl	1d21c <memcpy>
   1c65c:	4620      	mov	r0, r4
   1c65e:	4629      	mov	r1, r5
   1c660:	2201      	movs	r2, #1
   1c662:	f001 f929 	bl	1d8b8 <__lshift>
   1c666:	4683      	mov	fp, r0
   1c668:	e5f3      	b.n	1c252 <_dtoa_r+0xa2e>
   1c66a:	9b1b      	ldr	r3, [sp, #108]
   1c66c:	f8dd b040 	ldr.w	fp, [sp, #64]
   1c670:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   1c674:	9d09      	ldr	r5, [sp, #36]
   1c676:	e54a      	b.n	1c10e <_dtoa_r+0x8ea>
   1c678:	9d09      	ldr	r5, [sp, #36]
   1c67a:	9f10      	ldr	r7, [sp, #64]
   1c67c:	e748      	b.n	1c510 <_dtoa_r+0xcec>
   1c67e:	9906      	ldr	r1, [sp, #24]
   1c680:	9d09      	ldr	r5, [sp, #36]
   1c682:	2939      	cmp	r1, #57
   1c684:	9f10      	ldr	r7, [sp, #64]
   1c686:	d004      	beq.n	1c692 <_dtoa_r+0xe6e>
   1c688:	9a06      	ldr	r2, [sp, #24]
   1c68a:	1c53      	adds	r3, r2, #1
   1c68c:	f805 3b01 	strb.w	r3, [r5], #1
   1c690:	e4d5      	b.n	1c03e <_dtoa_r+0x81a>
   1c692:	2339      	movs	r3, #57
   1c694:	f805 3b01 	strb.w	r3, [r5], #1
   1c698:	990c      	ldr	r1, [sp, #48]
   1c69a:	e747      	b.n	1c52c <_dtoa_r+0xd08>
   1c69c:	9b06      	ldr	r3, [sp, #24]
   1c69e:	9d09      	ldr	r5, [sp, #36]
   1c6a0:	2b39      	cmp	r3, #57
   1c6a2:	9f10      	ldr	r7, [sp, #64]
   1c6a4:	d0f5      	beq.n	1c692 <_dtoa_r+0xe6e>
   1c6a6:	2e00      	cmp	r6, #0
   1c6a8:	dd01      	ble.n	1c6ae <_dtoa_r+0xe8a>
   1c6aa:	3301      	adds	r3, #1
   1c6ac:	9306      	str	r3, [sp, #24]
   1c6ae:	9906      	ldr	r1, [sp, #24]
   1c6b0:	f805 1b01 	strb.w	r1, [r5], #1
   1c6b4:	e4c3      	b.n	1c03e <_dtoa_r+0x81a>
   1c6b6:	d1ba      	bne.n	1c62e <_dtoa_r+0xe0a>
   1c6b8:	9906      	ldr	r1, [sp, #24]
   1c6ba:	f011 0f01 	tst.w	r1, #1	; 0x1
   1c6be:	d0b6      	beq.n	1c62e <_dtoa_r+0xe0a>
   1c6c0:	e7b0      	b.n	1c624 <_dtoa_r+0xe00>
   1c6c2:	220a      	movs	r2, #10
   1c6c4:	4620      	mov	r0, r4
   1c6c6:	990a      	ldr	r1, [sp, #40]
   1c6c8:	2300      	movs	r3, #0
   1c6ca:	f001 fa01 	bl	1dad0 <__multadd>
   1c6ce:	9a0d      	ldr	r2, [sp, #52]
   1c6d0:	9204      	str	r2, [sp, #16]
   1c6d2:	900a      	str	r0, [sp, #40]
   1c6d4:	e48c      	b.n	1bff0 <_dtoa_r+0x7cc>
   1c6d6:	9b04      	ldr	r3, [sp, #16]
   1c6d8:	2b0e      	cmp	r3, #14
   1c6da:	bf8c      	ite	hi
   1c6dc:	f04f 0b00 	movhi.w	fp, #0	; 0x0
   1c6e0:	f00b 0b01 	andls.w	fp, fp, #1	; 0x1
   1c6e4:	f7ff b9d6 	b.w	1ba94 <_dtoa_r+0x270>
   1c6e8:	f43f ac6c 	beq.w	1bfc4 <_dtoa_r+0x7a0>
   1c6ec:	331c      	adds	r3, #28
   1c6ee:	e462      	b.n	1bfb6 <_dtoa_r+0x792>
   1c6f0:	0001ef90 	.word	0x0001ef90
   1c6f4:	0001f064 	.word	0x0001f064

0001c6f8 <_fflush_r>:
   1c6f8:	690b      	ldr	r3, [r1, #16]
   1c6fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1c6fe:	4680      	mov	r8, r0
   1c700:	460c      	mov	r4, r1
   1c702:	2b00      	cmp	r3, #0
   1c704:	d074      	beq.n	1c7f0 <_fflush_r+0xf8>
   1c706:	b110      	cbz	r0, 1c70e <_fflush_r+0x16>
   1c708:	6983      	ldr	r3, [r0, #24]
   1c70a:	2b00      	cmp	r3, #0
   1c70c:	d072      	beq.n	1c7f4 <_fflush_r+0xfc>
   1c70e:	4b49      	ldr	r3, [pc, #292]	(1c834 <_fflush_r+0x13c>)
   1c710:	429c      	cmp	r4, r3
   1c712:	bf08      	it	eq
   1c714:	f8d8 4000 	ldreq.w	r4, [r8]
   1c718:	d00a      	beq.n	1c730 <_fflush_r+0x38>
   1c71a:	4b47      	ldr	r3, [pc, #284]	(1c838 <_fflush_r+0x140>)
   1c71c:	429c      	cmp	r4, r3
   1c71e:	bf08      	it	eq
   1c720:	f8d8 4004 	ldreq.w	r4, [r8, #4]
   1c724:	d004      	beq.n	1c730 <_fflush_r+0x38>
   1c726:	4b45      	ldr	r3, [pc, #276]	(1c83c <_fflush_r+0x144>)
   1c728:	429c      	cmp	r4, r3
   1c72a:	bf08      	it	eq
   1c72c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
   1c730:	89a3      	ldrh	r3, [r4, #12]
   1c732:	b21a      	sxth	r2, r3
   1c734:	f012 0f08 	tst.w	r2, #8	; 0x8
   1c738:	d022      	beq.n	1c780 <_fflush_r+0x88>
   1c73a:	6926      	ldr	r6, [r4, #16]
   1c73c:	2e00      	cmp	r6, #0
   1c73e:	d057      	beq.n	1c7f0 <_fflush_r+0xf8>
   1c740:	6825      	ldr	r5, [r4, #0]
   1c742:	6026      	str	r6, [r4, #0]
   1c744:	1bad      	subs	r5, r5, r6
   1c746:	f012 0f03 	tst.w	r2, #3	; 0x3
   1c74a:	bf0c      	ite	eq
   1c74c:	6963      	ldreq	r3, [r4, #20]
   1c74e:	2300      	movne	r3, #0
   1c750:	2d00      	cmp	r5, #0
   1c752:	60a3      	str	r3, [r4, #8]
   1c754:	dc04      	bgt.n	1c760 <_fflush_r+0x68>
   1c756:	e04b      	b.n	1c7f0 <_fflush_r+0xf8>
   1c758:	1a2d      	subs	r5, r5, r0
   1c75a:	2d00      	cmp	r5, #0
   1c75c:	dd48      	ble.n	1c7f0 <_fflush_r+0xf8>
   1c75e:	1836      	adds	r6, r6, r0
   1c760:	6a21      	ldr	r1, [r4, #32]
   1c762:	4640      	mov	r0, r8
   1c764:	6aa7      	ldr	r7, [r4, #40]
   1c766:	4632      	mov	r2, r6
   1c768:	462b      	mov	r3, r5
   1c76a:	47b8      	blx	r7
   1c76c:	2800      	cmp	r0, #0
   1c76e:	dcf3      	bgt.n	1c758 <_fflush_r+0x60>
   1c770:	89a3      	ldrh	r3, [r4, #12]
   1c772:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1c776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1c77a:	81a3      	strh	r3, [r4, #12]
   1c77c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1c780:	6862      	ldr	r2, [r4, #4]
   1c782:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   1c786:	81a3      	strh	r3, [r4, #12]
   1c788:	2a00      	cmp	r2, #0
   1c78a:	dd2e      	ble.n	1c7ea <_fflush_r+0xf2>
   1c78c:	6ae6      	ldr	r6, [r4, #44]
   1c78e:	2e00      	cmp	r6, #0
   1c790:	d02e      	beq.n	1c7f0 <_fflush_r+0xf8>
   1c792:	b29b      	uxth	r3, r3
   1c794:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   1c798:	bf18      	it	ne
   1c79a:	6d65      	ldrne	r5, [r4, #84]
   1c79c:	d035      	beq.n	1c80a <_fflush_r+0x112>
   1c79e:	f013 0f04 	tst.w	r3, #4	; 0x4
   1c7a2:	d12a      	bne.n	1c7fa <_fflush_r+0x102>
   1c7a4:	2300      	movs	r3, #0
   1c7a6:	6a21      	ldr	r1, [r4, #32]
   1c7a8:	4640      	mov	r0, r8
   1c7aa:	462a      	mov	r2, r5
   1c7ac:	47b0      	blx	r6
   1c7ae:	4285      	cmp	r5, r0
   1c7b0:	d1de      	bne.n	1c770 <_fflush_r+0x78>
   1c7b2:	89a2      	ldrh	r2, [r4, #12]
   1c7b4:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
   1c7b8:	f2c0 0300 	movt	r3, #0	; 0x0
   1c7bc:	6b61      	ldr	r1, [r4, #52]
   1c7be:	ea02 0303 	and.w	r3, r2, r3
   1c7c2:	2200      	movs	r2, #0
   1c7c4:	6062      	str	r2, [r4, #4]
   1c7c6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   1c7ca:	6922      	ldr	r2, [r4, #16]
   1c7cc:	81a3      	strh	r3, [r4, #12]
   1c7ce:	bf18      	it	ne
   1c7d0:	6565      	strne	r5, [r4, #84]
   1c7d2:	6022      	str	r2, [r4, #0]
   1c7d4:	b161      	cbz	r1, 1c7f0 <_fflush_r+0xf8>
   1c7d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
   1c7da:	4299      	cmp	r1, r3
   1c7dc:	d002      	beq.n	1c7e4 <_fflush_r+0xec>
   1c7de:	4640      	mov	r0, r8
   1c7e0:	f000 f9b8 	bl	1cb54 <_free_r>
   1c7e4:	2000      	movs	r0, #0
   1c7e6:	6360      	str	r0, [r4, #52]
   1c7e8:	e7c8      	b.n	1c77c <_fflush_r+0x84>
   1c7ea:	6c22      	ldr	r2, [r4, #64]
   1c7ec:	2a00      	cmp	r2, #0
   1c7ee:	dccd      	bgt.n	1c78c <_fflush_r+0x94>
   1c7f0:	2000      	movs	r0, #0
   1c7f2:	e7c3      	b.n	1c77c <_fflush_r+0x84>
   1c7f4:	f000 f8f6 	bl	1c9e4 <__sinit>
   1c7f8:	e789      	b.n	1c70e <_fflush_r+0x16>
   1c7fa:	6863      	ldr	r3, [r4, #4]
   1c7fc:	1aed      	subs	r5, r5, r3
   1c7fe:	6b63      	ldr	r3, [r4, #52]
   1c800:	2b00      	cmp	r3, #0
   1c802:	d0cf      	beq.n	1c7a4 <_fflush_r+0xac>
   1c804:	6c23      	ldr	r3, [r4, #64]
   1c806:	1aed      	subs	r5, r5, r3
   1c808:	e7cc      	b.n	1c7a4 <_fflush_r+0xac>
   1c80a:	2301      	movs	r3, #1
   1c80c:	6a21      	ldr	r1, [r4, #32]
   1c80e:	4640      	mov	r0, r8
   1c810:	47b0      	blx	r6
   1c812:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1c816:	4605      	mov	r5, r0
   1c818:	d002      	beq.n	1c820 <_fflush_r+0x128>
   1c81a:	89a3      	ldrh	r3, [r4, #12]
   1c81c:	6ae6      	ldr	r6, [r4, #44]
   1c81e:	e7be      	b.n	1c79e <_fflush_r+0xa6>
   1c820:	f8d8 300c 	ldr.w	r3, [r8, #12]
   1c824:	2b1d      	cmp	r3, #29
   1c826:	d0e3      	beq.n	1c7f0 <_fflush_r+0xf8>
   1c828:	89a3      	ldrh	r3, [r4, #12]
   1c82a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1c82e:	81a3      	strh	r3, [r4, #12]
   1c830:	e7a4      	b.n	1c77c <_fflush_r+0x84>
   1c832:	46c0      	nop			(mov r8, r8)
   1c834:	0001eeec 	.word	0x0001eeec
   1c838:	0001ef0c 	.word	0x0001ef0c
   1c83c:	0001ef2c 	.word	0x0001ef2c

0001c840 <fflush>:
   1c840:	b500      	push	{lr}
   1c842:	4601      	mov	r1, r0
   1c844:	b120      	cbz	r0, 1c850 <fflush+0x10>
   1c846:	4b05      	ldr	r3, [pc, #20]	(1c85c <fflush+0x1c>)
   1c848:	6818      	ldr	r0, [r3, #0]
   1c84a:	f7ff ff55 	bl	1c6f8 <_fflush_r>
   1c84e:	bd00      	pop	{pc}
   1c850:	4b03      	ldr	r3, [pc, #12]	(1c860 <fflush+0x20>)
   1c852:	4904      	ldr	r1, [pc, #16]	(1c864 <fflush+0x24>)
   1c854:	6818      	ldr	r0, [r3, #0]
   1c856:	f000 fbeb 	bl	1d030 <_fwalk_reent>
   1c85a:	e7f8      	b.n	1c84e <fflush+0xe>
   1c85c:	20000188 	.word	0x20000188
   1c860:	0001ee70 	.word	0x0001ee70
   1c864:	0001c6f9 	.word	0x0001c6f9

0001c868 <__sfp_lock_acquire>:
   1c868:	4770      	bx	lr
   1c86a:	46c0      	nop			(mov r8, r8)

0001c86c <__sfp_lock_release>:
   1c86c:	4770      	bx	lr
   1c86e:	46c0      	nop			(mov r8, r8)

0001c870 <__sinit_lock_acquire>:
   1c870:	4770      	bx	lr
   1c872:	46c0      	nop			(mov r8, r8)

0001c874 <__sinit_lock_release>:
   1c874:	4770      	bx	lr
   1c876:	46c0      	nop			(mov r8, r8)

0001c878 <__fp_lock>:
   1c878:	2000      	movs	r0, #0
   1c87a:	4770      	bx	lr

0001c87c <__fp_unlock>:
   1c87c:	2000      	movs	r0, #0
   1c87e:	4770      	bx	lr

0001c880 <__fp_unlock_all>:
   1c880:	f240 1388 	movw	r3, #392	; 0x188
   1c884:	f64c 017d 	movw	r1, #51325	; 0xc87d
   1c888:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1c88c:	f2c0 0101 	movt	r1, #1	; 0x1
   1c890:	b500      	push	{lr}
   1c892:	6818      	ldr	r0, [r3, #0]
   1c894:	f000 fbf6 	bl	1d084 <_fwalk>
   1c898:	bd00      	pop	{pc}
   1c89a:	46c0      	nop			(mov r8, r8)

0001c89c <__fp_lock_all>:
   1c89c:	f240 1388 	movw	r3, #392	; 0x188
   1c8a0:	f64c 0179 	movw	r1, #51321	; 0xc879
   1c8a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1c8a8:	f2c0 0101 	movt	r1, #1	; 0x1
   1c8ac:	b500      	push	{lr}
   1c8ae:	6818      	ldr	r0, [r3, #0]
   1c8b0:	f000 fbe8 	bl	1d084 <_fwalk>
   1c8b4:	bd00      	pop	{pc}
   1c8b6:	46c0      	nop			(mov r8, r8)

0001c8b8 <_cleanup_r>:
   1c8b8:	f24e 11fd 	movw	r1, #57853	; 0xe1fd
   1c8bc:	b500      	push	{lr}
   1c8be:	f2c0 0101 	movt	r1, #1	; 0x1
   1c8c2:	f000 fbdf 	bl	1d084 <_fwalk>
   1c8c6:	bd00      	pop	{pc}

0001c8c8 <_cleanup>:
   1c8c8:	f64e 6370 	movw	r3, #61040	; 0xee70
   1c8cc:	f2c0 0301 	movt	r3, #1	; 0x1
   1c8d0:	b500      	push	{lr}
   1c8d2:	6818      	ldr	r0, [r3, #0]
   1c8d4:	f7ff fff0 	bl	1c8b8 <_cleanup_r>
   1c8d8:	bd00      	pop	{pc}
   1c8da:	46c0      	nop			(mov r8, r8)

0001c8dc <std>:
   1c8dc:	2300      	movs	r3, #0
   1c8de:	8181      	strh	r1, [r0, #12]
   1c8e0:	6003      	str	r3, [r0, #0]
   1c8e2:	4619      	mov	r1, r3
   1c8e4:	6043      	str	r3, [r0, #4]
   1c8e6:	6083      	str	r3, [r0, #8]
   1c8e8:	6643      	str	r3, [r0, #100]
   1c8ea:	81c2      	strh	r2, [r0, #14]
   1c8ec:	2208      	movs	r2, #8
   1c8ee:	6103      	str	r3, [r0, #16]
   1c8f0:	6143      	str	r3, [r0, #20]
   1c8f2:	6183      	str	r3, [r0, #24]
   1c8f4:	b510      	push	{r4, lr}
   1c8f6:	4604      	mov	r4, r0
   1c8f8:	f100 005c 	add.w	r0, r0, #92	; 0x5c
   1c8fc:	f7fd f832 	bl	19964 <memset>
   1c900:	f649 6321 	movw	r3, #40481	; 0x9e21
   1c904:	f2c0 0301 	movt	r3, #1	; 0x1
   1c908:	6263      	str	r3, [r4, #36]
   1c90a:	f649 53e9 	movw	r3, #40425	; 0x9de9
   1c90e:	6224      	str	r4, [r4, #32]
   1c910:	f2c0 0301 	movt	r3, #1	; 0x1
   1c914:	62a3      	str	r3, [r4, #40]
   1c916:	f649 53c1 	movw	r3, #40385	; 0x9dc1
   1c91a:	f2c0 0301 	movt	r3, #1	; 0x1
   1c91e:	62e3      	str	r3, [r4, #44]
   1c920:	f649 53b5 	movw	r3, #40373	; 0x9db5
   1c924:	f2c0 0301 	movt	r3, #1	; 0x1
   1c928:	6323      	str	r3, [r4, #48]
   1c92a:	bd10      	pop	{r4, pc}

0001c92c <__sfmoreglue>:
   1c92c:	b570      	push	{r4, r5, r6, lr}
   1c92e:	2568      	movs	r5, #104
   1c930:	460e      	mov	r6, r1
   1c932:	fb05 f501 	mul.w	r5, r5, r1
   1c936:	f105 010c 	add.w	r1, r5, #12	; 0xc
   1c93a:	f7fc fd4f 	bl	193dc <_malloc_r>
   1c93e:	4604      	mov	r4, r0
   1c940:	b140      	cbz	r0, 1c954 <__sfmoreglue+0x28>
   1c942:	f100 000c 	add.w	r0, r0, #12	; 0xc
   1c946:	2100      	movs	r1, #0
   1c948:	6066      	str	r6, [r4, #4]
   1c94a:	462a      	mov	r2, r5
   1c94c:	6021      	str	r1, [r4, #0]
   1c94e:	60a0      	str	r0, [r4, #8]
   1c950:	f7fd f808 	bl	19964 <memset>
   1c954:	4620      	mov	r0, r4
   1c956:	bd70      	pop	{r4, r5, r6, pc}

0001c958 <__sfp>:
   1c958:	4b21      	ldr	r3, [pc, #132]	(1c9e0 <__sfp+0x88>)
   1c95a:	b570      	push	{r4, r5, r6, lr}
   1c95c:	4606      	mov	r6, r0
   1c95e:	681d      	ldr	r5, [r3, #0]
   1c960:	69ab      	ldr	r3, [r5, #24]
   1c962:	2b00      	cmp	r3, #0
   1c964:	d02c      	beq.n	1c9c0 <__sfp+0x68>
   1c966:	35d8      	adds	r5, #216
   1c968:	686b      	ldr	r3, [r5, #4]
   1c96a:	68ac      	ldr	r4, [r5, #8]
   1c96c:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
   1c970:	d504      	bpl.n	1c97c <__sfp+0x24>
   1c972:	e021      	b.n	1c9b8 <__sfp+0x60>
   1c974:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
   1c978:	d41e      	bmi.n	1c9b8 <__sfp+0x60>
   1c97a:	3468      	adds	r4, #104
   1c97c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   1c980:	2a00      	cmp	r2, #0
   1c982:	d1f7      	bne.n	1c974 <__sfp+0x1c>
   1c984:	2500      	movs	r5, #0
   1c986:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1c98a:	6665      	str	r5, [r4, #100]
   1c98c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   1c990:	81e3      	strh	r3, [r4, #14]
   1c992:	4629      	mov	r1, r5
   1c994:	f04f 0301 	mov.w	r3, #1	; 0x1
   1c998:	6025      	str	r5, [r4, #0]
   1c99a:	81a3      	strh	r3, [r4, #12]
   1c99c:	2208      	movs	r2, #8
   1c99e:	60a5      	str	r5, [r4, #8]
   1c9a0:	6065      	str	r5, [r4, #4]
   1c9a2:	6125      	str	r5, [r4, #16]
   1c9a4:	6165      	str	r5, [r4, #20]
   1c9a6:	61a5      	str	r5, [r4, #24]
   1c9a8:	f7fc ffdc 	bl	19964 <memset>
   1c9ac:	6365      	str	r5, [r4, #52]
   1c9ae:	63a5      	str	r5, [r4, #56]
   1c9b0:	64a5      	str	r5, [r4, #72]
   1c9b2:	64e5      	str	r5, [r4, #76]
   1c9b4:	4620      	mov	r0, r4
   1c9b6:	bd70      	pop	{r4, r5, r6, pc}
   1c9b8:	6828      	ldr	r0, [r5, #0]
   1c9ba:	b128      	cbz	r0, 1c9c8 <__sfp+0x70>
   1c9bc:	4605      	mov	r5, r0
   1c9be:	e7d3      	b.n	1c968 <__sfp+0x10>
   1c9c0:	4628      	mov	r0, r5
   1c9c2:	f000 f80f 	bl	1c9e4 <__sinit>
   1c9c6:	e7ce      	b.n	1c966 <__sfp+0xe>
   1c9c8:	4630      	mov	r0, r6
   1c9ca:	2104      	movs	r1, #4
   1c9cc:	f7ff ffae 	bl	1c92c <__sfmoreglue>
   1c9d0:	6028      	str	r0, [r5, #0]
   1c9d2:	2800      	cmp	r0, #0
   1c9d4:	d1f2      	bne.n	1c9bc <__sfp+0x64>
   1c9d6:	230c      	movs	r3, #12
   1c9d8:	4604      	mov	r4, r0
   1c9da:	60f3      	str	r3, [r6, #12]
   1c9dc:	e7ea      	b.n	1c9b4 <__sfp+0x5c>
   1c9de:	46c0      	nop			(mov r8, r8)
   1c9e0:	0001ee70 	.word	0x0001ee70

0001c9e4 <__sinit>:
   1c9e4:	b570      	push	{r4, r5, r6, lr}
   1c9e6:	6986      	ldr	r6, [r0, #24]
   1c9e8:	4604      	mov	r4, r0
   1c9ea:	bb36      	cbnz	r6, 1ca3a <__sinit+0x56>
   1c9ec:	4b13      	ldr	r3, [pc, #76]	(1ca3c <__sinit+0x58>)
   1c9ee:	2501      	movs	r5, #1
   1c9f0:	f8c0 60d8 	str.w	r6, [r0, #216]
   1c9f4:	6185      	str	r5, [r0, #24]
   1c9f6:	6283      	str	r3, [r0, #40]
   1c9f8:	f8c0 60dc 	str.w	r6, [r0, #220]
   1c9fc:	f8c0 60e0 	str.w	r6, [r0, #224]
   1ca00:	f7ff ffaa 	bl	1c958 <__sfp>
   1ca04:	6020      	str	r0, [r4, #0]
   1ca06:	4620      	mov	r0, r4
   1ca08:	f7ff ffa6 	bl	1c958 <__sfp>
   1ca0c:	6060      	str	r0, [r4, #4]
   1ca0e:	4620      	mov	r0, r4
   1ca10:	f7ff ffa2 	bl	1c958 <__sfp>
   1ca14:	2104      	movs	r1, #4
   1ca16:	4632      	mov	r2, r6
   1ca18:	4623      	mov	r3, r4
   1ca1a:	60a0      	str	r0, [r4, #8]
   1ca1c:	6820      	ldr	r0, [r4, #0]
   1ca1e:	f7ff ff5d 	bl	1c8dc <std>
   1ca22:	6860      	ldr	r0, [r4, #4]
   1ca24:	2109      	movs	r1, #9
   1ca26:	462a      	mov	r2, r5
   1ca28:	4623      	mov	r3, r4
   1ca2a:	f7ff ff57 	bl	1c8dc <std>
   1ca2e:	68a0      	ldr	r0, [r4, #8]
   1ca30:	2112      	movs	r1, #18
   1ca32:	2202      	movs	r2, #2
   1ca34:	4623      	mov	r3, r4
   1ca36:	f7ff ff51 	bl	1c8dc <std>
   1ca3a:	bd70      	pop	{r4, r5, r6, pc}
   1ca3c:	0001c8b9 	.word	0x0001c8b9

0001ca40 <__sflags>:
   1ca40:	780b      	ldrb	r3, [r1, #0]
   1ca42:	b430      	push	{r4, r5}
   1ca44:	2b72      	cmp	r3, #114
   1ca46:	d025      	beq.n	1ca94 <__sflags+0x54>
   1ca48:	2b77      	cmp	r3, #119
   1ca4a:	d01d      	beq.n	1ca88 <__sflags+0x48>
   1ca4c:	2b61      	cmp	r3, #97
   1ca4e:	d004      	beq.n	1ca5a <__sflags+0x1a>
   1ca50:	2316      	movs	r3, #22
   1ca52:	60c3      	str	r3, [r0, #12]
   1ca54:	2000      	movs	r0, #0
   1ca56:	bc30      	pop	{r4, r5}
   1ca58:	4770      	bx	lr
   1ca5a:	f44f 7402 	mov.w	r4, #520	; 0x208
   1ca5e:	f04f 0c01 	mov.w	ip, #1	; 0x1
   1ca62:	f44f 7084 	mov.w	r0, #264	; 0x108
   1ca66:	784b      	ldrb	r3, [r1, #1]
   1ca68:	b14b      	cbz	r3, 1ca7e <__sflags+0x3e>
   1ca6a:	2b2b      	cmp	r3, #43
   1ca6c:	d01d      	beq.n	1caaa <__sflags+0x6a>
   1ca6e:	788d      	ldrb	r5, [r1, #2]
   1ca70:	2d2b      	cmp	r5, #43
   1ca72:	d01a      	beq.n	1caaa <__sflags+0x6a>
   1ca74:	2b62      	cmp	r3, #98
   1ca76:	d011      	beq.n	1ca9c <__sflags+0x5c>
   1ca78:	788b      	ldrb	r3, [r1, #2]
   1ca7a:	2b62      	cmp	r3, #98
   1ca7c:	d00e      	beq.n	1ca9c <__sflags+0x5c>
   1ca7e:	ea4c 0c04 	orr.w	ip, ip, r4
   1ca82:	f8c2 c000 	str.w	ip, [r2]
   1ca86:	e7e6      	b.n	1ca56 <__sflags+0x16>
   1ca88:	f44f 64c0 	mov.w	r4, #1536	; 0x600
   1ca8c:	f04f 0c01 	mov.w	ip, #1	; 0x1
   1ca90:	2008      	movs	r0, #8
   1ca92:	e7e8      	b.n	1ca66 <__sflags+0x26>
   1ca94:	2400      	movs	r4, #0
   1ca96:	2004      	movs	r0, #4
   1ca98:	46a4      	mov	ip, r4
   1ca9a:	e7e4      	b.n	1ca66 <__sflags+0x26>
   1ca9c:	f44c 3c80 	orr.w	ip, ip, #65536	; 0x10000
   1caa0:	ea4c 0c04 	orr.w	ip, ip, r4
   1caa4:	f8c2 c000 	str.w	ip, [r2]
   1caa8:	e7d5      	b.n	1ca56 <__sflags+0x16>
   1caaa:	f020 001c 	bic.w	r0, r0, #28	; 0x1c
   1caae:	f04f 0c02 	mov.w	ip, #2	; 0x2
   1cab2:	f040 0010 	orr.w	r0, r0, #16	; 0x10
   1cab6:	e7dd      	b.n	1ca74 <__sflags+0x34>

0001cab8 <_malloc_trim_r>:
   1cab8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1caba:	4d23      	ldr	r5, [pc, #140]	(1cb48 <_malloc_trim_r+0x90>)
   1cabc:	460f      	mov	r7, r1
   1cabe:	4604      	mov	r4, r0
   1cac0:	f7fc ffa4 	bl	19a0c <__malloc_lock>
   1cac4:	68ab      	ldr	r3, [r5, #8]
   1cac6:	685e      	ldr	r6, [r3, #4]
   1cac8:	f026 0603 	bic.w	r6, r6, #3	; 0x3
   1cacc:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
   1cad0:	330f      	adds	r3, #15
   1cad2:	1bdf      	subs	r7, r3, r7
   1cad4:	0b3f      	lsrs	r7, r7, #12
   1cad6:	3f01      	subs	r7, #1
   1cad8:	033f      	lsls	r7, r7, #12
   1cada:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   1cade:	db07      	blt.n	1caf0 <_malloc_trim_r+0x38>
   1cae0:	2100      	movs	r1, #0
   1cae2:	4620      	mov	r0, r4
   1cae4:	f7fd f952 	bl	19d8c <_sbrk_r>
   1cae8:	68ab      	ldr	r3, [r5, #8]
   1caea:	199b      	adds	r3, r3, r6
   1caec:	4298      	cmp	r0, r3
   1caee:	d004      	beq.n	1cafa <_malloc_trim_r+0x42>
   1caf0:	4620      	mov	r0, r4
   1caf2:	f7fc ff8d 	bl	19a10 <__malloc_unlock>
   1caf6:	2000      	movs	r0, #0
   1caf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1cafa:	4279      	negs	r1, r7
   1cafc:	4620      	mov	r0, r4
   1cafe:	f7fd f945 	bl	19d8c <_sbrk_r>
   1cb02:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1cb06:	d00d      	beq.n	1cb24 <_malloc_trim_r+0x6c>
   1cb08:	68ab      	ldr	r3, [r5, #8]
   1cb0a:	1bf6      	subs	r6, r6, r7
   1cb0c:	f046 0601 	orr.w	r6, r6, #1	; 0x1
   1cb10:	4620      	mov	r0, r4
   1cb12:	605e      	str	r6, [r3, #4]
   1cb14:	4b0d      	ldr	r3, [pc, #52]	(1cb4c <_malloc_trim_r+0x94>)
   1cb16:	681a      	ldr	r2, [r3, #0]
   1cb18:	1bd7      	subs	r7, r2, r7
   1cb1a:	601f      	str	r7, [r3, #0]
   1cb1c:	f7fc ff78 	bl	19a10 <__malloc_unlock>
   1cb20:	2001      	movs	r0, #1
   1cb22:	e7e9      	b.n	1caf8 <_malloc_trim_r+0x40>
   1cb24:	2100      	movs	r1, #0
   1cb26:	4620      	mov	r0, r4
   1cb28:	f7fd f930 	bl	19d8c <_sbrk_r>
   1cb2c:	68ab      	ldr	r3, [r5, #8]
   1cb2e:	1ac2      	subs	r2, r0, r3
   1cb30:	2a0f      	cmp	r2, #15
   1cb32:	dddd      	ble.n	1caf0 <_malloc_trim_r+0x38>
   1cb34:	4906      	ldr	r1, [pc, #24]	(1cb50 <_malloc_trim_r+0x98>)
   1cb36:	f042 0201 	orr.w	r2, r2, #1	; 0x1
   1cb3a:	605a      	str	r2, [r3, #4]
   1cb3c:	6809      	ldr	r1, [r1, #0]
   1cb3e:	1a40      	subs	r0, r0, r1
   1cb40:	4902      	ldr	r1, [pc, #8]	(1cb4c <_malloc_trim_r+0x94>)
   1cb42:	6008      	str	r0, [r1, #0]
   1cb44:	e7d4      	b.n	1caf0 <_malloc_trim_r+0x38>
   1cb46:	46c0      	nop			(mov r8, r8)
   1cb48:	2000027c 	.word	0x2000027c
   1cb4c:	20000a20 	.word	0x20000a20
   1cb50:	20000684 	.word	0x20000684

0001cb54 <_free_r>:
   1cb54:	b570      	push	{r4, r5, r6, lr}
   1cb56:	4604      	mov	r4, r0
   1cb58:	460d      	mov	r5, r1
   1cb5a:	2900      	cmp	r1, #0
   1cb5c:	d04c      	beq.n	1cbf8 <_free_r+0xa4>
   1cb5e:	f7fc ff55 	bl	19a0c <__malloc_lock>
   1cb62:	f1a5 0208 	sub.w	r2, r5, #8	; 0x8
   1cb66:	f8df c198 	ldr.w	ip, [pc, #408]	; 1cd00 <_free_r+0x1ac>
   1cb6a:	6850      	ldr	r0, [r2, #4]
   1cb6c:	f020 0301 	bic.w	r3, r0, #1	; 0x1
   1cb70:	f8dc 6008 	ldr.w	r6, [ip, #8]
   1cb74:	18d1      	adds	r1, r2, r3
   1cb76:	428e      	cmp	r6, r1
   1cb78:	f8d1 e004 	ldr.w	lr, [r1, #4]
   1cb7c:	f02e 0e03 	bic.w	lr, lr, #3	; 0x3
   1cb80:	d073      	beq.n	1cc6a <_free_r+0x116>
   1cb82:	f010 0001 	ands.w	r0, r0, #1	; 0x1
   1cb86:	f8c1 e004 	str.w	lr, [r1, #4]
   1cb8a:	d036      	beq.n	1cbfa <_free_r+0xa6>
   1cb8c:	2000      	movs	r0, #0
   1cb8e:	eb01 050e 	add.w	r5, r1, lr
   1cb92:	686d      	ldr	r5, [r5, #4]
   1cb94:	f015 0f01 	tst.w	r5, #1	; 0x1
   1cb98:	d109      	bne.n	1cbae <_free_r+0x5a>
   1cb9a:	4473      	add	r3, lr
   1cb9c:	2800      	cmp	r0, #0
   1cb9e:	d052      	beq.n	1cc46 <_free_r+0xf2>
   1cba0:	f8d1 e008 	ldr.w	lr, [r1, #8]
   1cba4:	68c9      	ldr	r1, [r1, #12]
   1cba6:	f8ce 100c 	str.w	r1, [lr, #12]
   1cbaa:	f8c1 e008 	str.w	lr, [r1, #8]
   1cbae:	f043 0101 	orr.w	r1, r3, #1	; 0x1
   1cbb2:	50d3      	str	r3, [r2, r3]
   1cbb4:	6051      	str	r1, [r2, #4]
   1cbb6:	b9e0      	cbnz	r0, 1cbf2 <_free_r+0x9e>
   1cbb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   1cbbc:	d32a      	bcc.n	1cc14 <_free_r+0xc0>
   1cbbe:	0a59      	lsrs	r1, r3, #9
   1cbc0:	2904      	cmp	r1, #4
   1cbc2:	d86f      	bhi.n	1cca4 <_free_r+0x150>
   1cbc4:	0998      	lsrs	r0, r3, #6
   1cbc6:	3038      	adds	r0, #56
   1cbc8:	ea4f 0ec0 	mov.w	lr, r0, lsl #3
   1cbcc:	44e6      	add	lr, ip
   1cbce:	f8de 1008 	ldr.w	r1, [lr, #8]
   1cbd2:	4571      	cmp	r1, lr
   1cbd4:	d103      	bne.n	1cbde <_free_r+0x8a>
   1cbd6:	e073      	b.n	1ccc0 <_free_r+0x16c>
   1cbd8:	6889      	ldr	r1, [r1, #8]
   1cbda:	458e      	cmp	lr, r1
   1cbdc:	d004      	beq.n	1cbe8 <_free_r+0x94>
   1cbde:	6848      	ldr	r0, [r1, #4]
   1cbe0:	f020 0003 	bic.w	r0, r0, #3	; 0x3
   1cbe4:	4283      	cmp	r3, r0
   1cbe6:	d3f7      	bcc.n	1cbd8 <_free_r+0x84>
   1cbe8:	68cb      	ldr	r3, [r1, #12]
   1cbea:	60d3      	str	r3, [r2, #12]
   1cbec:	6091      	str	r1, [r2, #8]
   1cbee:	60ca      	str	r2, [r1, #12]
   1cbf0:	609a      	str	r2, [r3, #8]
   1cbf2:	4620      	mov	r0, r4
   1cbf4:	f7fc ff0c 	bl	19a10 <__malloc_unlock>
   1cbf8:	bd70      	pop	{r4, r5, r6, pc}
   1cbfa:	f855 5c08 	ldr.w	r5, [r5, #-8]
   1cbfe:	f10c 0608 	add.w	r6, ip, #8	; 0x8
   1cc02:	1b52      	subs	r2, r2, r5
   1cc04:	195b      	adds	r3, r3, r5
   1cc06:	6895      	ldr	r5, [r2, #8]
   1cc08:	42b5      	cmp	r5, r6
   1cc0a:	d049      	beq.n	1cca0 <_free_r+0x14c>
   1cc0c:	68d6      	ldr	r6, [r2, #12]
   1cc0e:	60ee      	str	r6, [r5, #12]
   1cc10:	60b5      	str	r5, [r6, #8]
   1cc12:	e7bc      	b.n	1cb8e <_free_r+0x3a>
   1cc14:	08db      	lsrs	r3, r3, #3
   1cc16:	2001      	movs	r0, #1
   1cc18:	1099      	asrs	r1, r3, #2
   1cc1a:	fa10 f101 	lsls.w	r1, r0, r1
   1cc1e:	f8dc 0004 	ldr.w	r0, [ip, #4]
   1cc22:	ea40 0101 	orr.w	r1, r0, r1
   1cc26:	f8cc 1004 	str.w	r1, [ip, #4]
   1cc2a:	eb0c 0cc3 	add.w	ip, ip, r3, lsl #3
   1cc2e:	4620      	mov	r0, r4
   1cc30:	f8c2 c00c 	str.w	ip, [r2, #12]
   1cc34:	f8dc 3008 	ldr.w	r3, [ip, #8]
   1cc38:	6093      	str	r3, [r2, #8]
   1cc3a:	60da      	str	r2, [r3, #12]
   1cc3c:	f8cc 2008 	str.w	r2, [ip, #8]
   1cc40:	f7fc fee6 	bl	19a10 <__malloc_unlock>
   1cc44:	e7d8      	b.n	1cbf8 <_free_r+0xa4>
   1cc46:	f8d1 e008 	ldr.w	lr, [r1, #8]
   1cc4a:	4d2e      	ldr	r5, [pc, #184]	(1cd04 <_free_r+0x1b0>)
   1cc4c:	45ae      	cmp	lr, r5
   1cc4e:	d1a9      	bne.n	1cba4 <_free_r+0x50>
   1cc50:	f8ce 200c 	str.w	r2, [lr, #12]
   1cc54:	f043 0101 	orr.w	r1, r3, #1	; 0x1
   1cc58:	f8ce 2008 	str.w	r2, [lr, #8]
   1cc5c:	f8c2 e00c 	str.w	lr, [r2, #12]
   1cc60:	f8c2 e008 	str.w	lr, [r2, #8]
   1cc64:	6051      	str	r1, [r2, #4]
   1cc66:	50d3      	str	r3, [r2, r3]
   1cc68:	e7c3      	b.n	1cbf2 <_free_r+0x9e>
   1cc6a:	f010 0f01 	tst.w	r0, #1	; 0x1
   1cc6e:	4473      	add	r3, lr
   1cc70:	d107      	bne.n	1cc82 <_free_r+0x12e>
   1cc72:	f855 1c08 	ldr.w	r1, [r5, #-8]
   1cc76:	1a52      	subs	r2, r2, r1
   1cc78:	185b      	adds	r3, r3, r1
   1cc7a:	6890      	ldr	r0, [r2, #8]
   1cc7c:	68d1      	ldr	r1, [r2, #12]
   1cc7e:	60c1      	str	r1, [r0, #12]
   1cc80:	6088      	str	r0, [r1, #8]
   1cc82:	f043 0101 	orr.w	r1, r3, #1	; 0x1
   1cc86:	f8cc 2008 	str.w	r2, [ip, #8]
   1cc8a:	6051      	str	r1, [r2, #4]
   1cc8c:	4a1e      	ldr	r2, [pc, #120]	(1cd08 <_free_r+0x1b4>)
   1cc8e:	6812      	ldr	r2, [r2, #0]
   1cc90:	4293      	cmp	r3, r2
   1cc92:	d3ae      	bcc.n	1cbf2 <_free_r+0x9e>
   1cc94:	4b1d      	ldr	r3, [pc, #116]	(1cd0c <_free_r+0x1b8>)
   1cc96:	4620      	mov	r0, r4
   1cc98:	6819      	ldr	r1, [r3, #0]
   1cc9a:	f7ff ff0d 	bl	1cab8 <_malloc_trim_r>
   1cc9e:	e7a8      	b.n	1cbf2 <_free_r+0x9e>
   1cca0:	2001      	movs	r0, #1
   1cca2:	e774      	b.n	1cb8e <_free_r+0x3a>
   1cca4:	2914      	cmp	r1, #20
   1cca6:	bf9c      	itt	ls
   1cca8:	f101 005b 	addls.w	r0, r1, #91	; 0x5b
   1ccac:	ea4f 0ec0 	movls.w	lr, r0, lsl #3
   1ccb0:	d98c      	bls.n	1cbcc <_free_r+0x78>
   1ccb2:	2954      	cmp	r1, #84
   1ccb4:	d80f      	bhi.n	1ccd6 <_free_r+0x182>
   1ccb6:	0b18      	lsrs	r0, r3, #12
   1ccb8:	306e      	adds	r0, #110
   1ccba:	ea4f 0ec0 	mov.w	lr, r0, lsl #3
   1ccbe:	e785      	b.n	1cbcc <_free_r+0x78>
   1ccc0:	2301      	movs	r3, #1
   1ccc2:	1080      	asrs	r0, r0, #2
   1ccc4:	4083      	lsls	r3, r0
   1ccc6:	f8dc 0004 	ldr.w	r0, [ip, #4]
   1ccca:	ea40 0303 	orr.w	r3, r0, r3
   1ccce:	f8cc 3004 	str.w	r3, [ip, #4]
   1ccd2:	460b      	mov	r3, r1
   1ccd4:	e789      	b.n	1cbea <_free_r+0x96>
   1ccd6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
   1ccda:	d804      	bhi.n	1cce6 <_free_r+0x192>
   1ccdc:	0bd8      	lsrs	r0, r3, #15
   1ccde:	3077      	adds	r0, #119
   1cce0:	ea4f 0ec0 	mov.w	lr, r0, lsl #3
   1cce4:	e772      	b.n	1cbcc <_free_r+0x78>
   1cce6:	f240 5054 	movw	r0, #1364	; 0x554
   1ccea:	4281      	cmp	r1, r0
   1ccec:	d903      	bls.n	1ccf6 <_free_r+0x1a2>
   1ccee:	f44f 7e7c 	mov.w	lr, #1008	; 0x3f0
   1ccf2:	207e      	movs	r0, #126
   1ccf4:	e76a      	b.n	1cbcc <_free_r+0x78>
   1ccf6:	0c98      	lsrs	r0, r3, #18
   1ccf8:	307c      	adds	r0, #124
   1ccfa:	ea4f 0ec0 	mov.w	lr, r0, lsl #3
   1ccfe:	e765      	b.n	1cbcc <_free_r+0x78>
   1cd00:	2000027c 	.word	0x2000027c
   1cd04:	20000284 	.word	0x20000284
   1cd08:	20000688 	.word	0x20000688
   1cd0c:	20000a1c 	.word	0x20000a1c

0001cd10 <__sfvwrite_r>:
   1cd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cd14:	6893      	ldr	r3, [r2, #8]
   1cd16:	b082      	sub	sp, #8
   1cd18:	460c      	mov	r4, r1
   1cd1a:	4690      	mov	r8, r2
   1cd1c:	9001      	str	r0, [sp, #4]
   1cd1e:	2b00      	cmp	r3, #0
   1cd20:	d064      	beq.n	1cdec <__sfvwrite_r+0xdc>
   1cd22:	898b      	ldrh	r3, [r1, #12]
   1cd24:	fa1f fa83 	uxth.w	sl, r3
   1cd28:	f01a 0f08 	tst.w	sl, #8	; 0x8
   1cd2c:	f000 80a0 	beq.w	1ce70 <__sfvwrite_r+0x160>
   1cd30:	690a      	ldr	r2, [r1, #16]
   1cd32:	2a00      	cmp	r2, #0
   1cd34:	f000 809c 	beq.w	1ce70 <__sfvwrite_r+0x160>
   1cd38:	f01a 0b02 	ands.w	fp, sl, #2	; 0x2
   1cd3c:	f8d8 5000 	ldr.w	r5, [r8]
   1cd40:	bf1c      	itt	ne
   1cd42:	f04f 0a00 	movne.w	sl, #0	; 0x0
   1cd46:	4657      	movne	r7, sl
   1cd48:	d137      	bne.n	1cdba <__sfvwrite_r+0xaa>
   1cd4a:	f01a 0a01 	ands.w	sl, sl, #1	; 0x1
   1cd4e:	bf1d      	ittte	ne
   1cd50:	46dc      	movne	ip, fp
   1cd52:	46d9      	movne	r9, fp
   1cd54:	465f      	movne	r7, fp
   1cd56:	4656      	moveq	r6, sl
   1cd58:	d152      	bne.n	1ce00 <__sfvwrite_r+0xf0>
   1cd5a:	b32e      	cbz	r6, 1cda8 <__sfvwrite_r+0x98>
   1cd5c:	b29b      	uxth	r3, r3
   1cd5e:	68a7      	ldr	r7, [r4, #8]
   1cd60:	f413 7f00 	tst.w	r3, #512	; 0x200
   1cd64:	f000 808f 	beq.w	1ce86 <__sfvwrite_r+0x176>
   1cd68:	42be      	cmp	r6, r7
   1cd6a:	46b9      	mov	r9, r7
   1cd6c:	f080 80a8 	bcs.w	1cec0 <__sfvwrite_r+0x1b0>
   1cd70:	6820      	ldr	r0, [r4, #0]
   1cd72:	4637      	mov	r7, r6
   1cd74:	46b1      	mov	r9, r6
   1cd76:	464a      	mov	r2, r9
   1cd78:	4651      	mov	r1, sl
   1cd7a:	f000 fa97 	bl	1d2ac <memmove>
   1cd7e:	68a3      	ldr	r3, [r4, #8]
   1cd80:	1bdf      	subs	r7, r3, r7
   1cd82:	6823      	ldr	r3, [r4, #0]
   1cd84:	60a7      	str	r7, [r4, #8]
   1cd86:	4637      	mov	r7, r6
   1cd88:	4499      	add	r9, r3
   1cd8a:	f8c4 9000 	str.w	r9, [r4]
   1cd8e:	46b1      	mov	r9, r6
   1cd90:	f8d8 3008 	ldr.w	r3, [r8, #8]
   1cd94:	44ca      	add	sl, r9
   1cd96:	ebc9 0606 	rsb	r6, r9, r6
   1cd9a:	1bdf      	subs	r7, r3, r7
   1cd9c:	f8c8 7008 	str.w	r7, [r8, #8]
   1cda0:	b327      	cbz	r7, 1cdec <__sfvwrite_r+0xdc>
   1cda2:	89a3      	ldrh	r3, [r4, #12]
   1cda4:	2e00      	cmp	r6, #0
   1cda6:	d1d9      	bne.n	1cd5c <__sfvwrite_r+0x4c>
   1cda8:	f8d5 a000 	ldr.w	sl, [r5]
   1cdac:	686e      	ldr	r6, [r5, #4]
   1cdae:	3508      	adds	r5, #8
   1cdb0:	e7d3      	b.n	1cd5a <__sfvwrite_r+0x4a>
   1cdb2:	f8d5 a000 	ldr.w	sl, [r5]
   1cdb6:	686f      	ldr	r7, [r5, #4]
   1cdb8:	3508      	adds	r5, #8
   1cdba:	2f00      	cmp	r7, #0
   1cdbc:	d0f9      	beq.n	1cdb2 <__sfvwrite_r+0xa2>
   1cdbe:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
   1cdc2:	bf34      	ite	cc
   1cdc4:	463b      	movcc	r3, r7
   1cdc6:	f44f 6380 	movcs.w	r3, #1024	; 0x400
   1cdca:	6a21      	ldr	r1, [r4, #32]
   1cdcc:	6aa6      	ldr	r6, [r4, #40]
   1cdce:	4652      	mov	r2, sl
   1cdd0:	9801      	ldr	r0, [sp, #4]
   1cdd2:	47b0      	blx	r6
   1cdd4:	2800      	cmp	r0, #0
   1cdd6:	f340 80ea 	ble.w	1cfae <__sfvwrite_r+0x29e>
   1cdda:	f8d8 3008 	ldr.w	r3, [r8, #8]
   1cdde:	4482      	add	sl, r0
   1cde0:	1a3f      	subs	r7, r7, r0
   1cde2:	1a18      	subs	r0, r3, r0
   1cde4:	f8c8 0008 	str.w	r0, [r8, #8]
   1cde8:	2800      	cmp	r0, #0
   1cdea:	d1e6      	bne.n	1cdba <__sfvwrite_r+0xaa>
   1cdec:	2000      	movs	r0, #0
   1cdee:	b002      	add	sp, #8
   1cdf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cdf4:	f8d5 9000 	ldr.w	r9, [r5]
   1cdf8:	f04f 0c00 	mov.w	ip, #0	; 0x0
   1cdfc:	686f      	ldr	r7, [r5, #4]
   1cdfe:	3508      	adds	r5, #8
   1ce00:	2f00      	cmp	r7, #0
   1ce02:	d0f7      	beq.n	1cdf4 <__sfvwrite_r+0xe4>
   1ce04:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
   1ce08:	f000 80b1 	beq.w	1cf6e <__sfvwrite_r+0x25e>
   1ce0c:	6963      	ldr	r3, [r4, #20]
   1ce0e:	45bb      	cmp	fp, r7
   1ce10:	bf34      	ite	cc
   1ce12:	46da      	movcc	sl, fp
   1ce14:	46ba      	movcs	sl, r7
   1ce16:	68a6      	ldr	r6, [r4, #8]
   1ce18:	6820      	ldr	r0, [r4, #0]
   1ce1a:	6922      	ldr	r2, [r4, #16]
   1ce1c:	199e      	adds	r6, r3, r6
   1ce1e:	4290      	cmp	r0, r2
   1ce20:	bf94      	ite	ls
   1ce22:	2200      	movls	r2, #0
   1ce24:	2201      	movhi	r2, #1
   1ce26:	45b2      	cmp	sl, r6
   1ce28:	bfd4      	ite	le
   1ce2a:	2200      	movle	r2, #0
   1ce2c:	f002 0201 	andgt.w	r2, r2, #1	; 0x1
   1ce30:	2a00      	cmp	r2, #0
   1ce32:	f040 80aa 	bne.w	1cf8a <__sfvwrite_r+0x27a>
   1ce36:	459a      	cmp	sl, r3
   1ce38:	db7e      	blt.n	1cf38 <__sfvwrite_r+0x228>
   1ce3a:	6aa6      	ldr	r6, [r4, #40]
   1ce3c:	464a      	mov	r2, r9
   1ce3e:	f8cd c000 	str.w	ip, [sp]
   1ce42:	6a21      	ldr	r1, [r4, #32]
   1ce44:	9801      	ldr	r0, [sp, #4]
   1ce46:	47b0      	blx	r6
   1ce48:	f8dd c000 	ldr.w	ip, [sp]
   1ce4c:	2800      	cmp	r0, #0
   1ce4e:	4606      	mov	r6, r0
   1ce50:	f340 80ad 	ble.w	1cfae <__sfvwrite_r+0x29e>
   1ce54:	ebbb 0b06 	subs.w	fp, fp, r6
   1ce58:	f000 8082 	beq.w	1cf60 <__sfvwrite_r+0x250>
   1ce5c:	f8d8 3008 	ldr.w	r3, [r8, #8]
   1ce60:	44b1      	add	r9, r6
   1ce62:	1bbf      	subs	r7, r7, r6
   1ce64:	1b9e      	subs	r6, r3, r6
   1ce66:	f8c8 6008 	str.w	r6, [r8, #8]
   1ce6a:	2e00      	cmp	r6, #0
   1ce6c:	d1c8      	bne.n	1ce00 <__sfvwrite_r+0xf0>
   1ce6e:	e7bd      	b.n	1cdec <__sfvwrite_r+0xdc>
   1ce70:	9801      	ldr	r0, [sp, #4]
   1ce72:	4621      	mov	r1, r4
   1ce74:	f7fe fbb4 	bl	1b5e0 <__swsetup_r>
   1ce78:	2800      	cmp	r0, #0
   1ce7a:	f040 80ce 	bne.w	1d01a <__sfvwrite_r+0x30a>
   1ce7e:	89a3      	ldrh	r3, [r4, #12]
   1ce80:	fa1f fa83 	uxth.w	sl, r3
   1ce84:	e758      	b.n	1cd38 <__sfvwrite_r+0x28>
   1ce86:	6820      	ldr	r0, [r4, #0]
   1ce88:	46b9      	mov	r9, r7
   1ce8a:	6923      	ldr	r3, [r4, #16]
   1ce8c:	4298      	cmp	r0, r3
   1ce8e:	bf94      	ite	ls
   1ce90:	2300      	movls	r3, #0
   1ce92:	2301      	movhi	r3, #1
   1ce94:	42b7      	cmp	r7, r6
   1ce96:	bf2c      	ite	cs
   1ce98:	2300      	movcs	r3, #0
   1ce9a:	f003 0301 	andcc.w	r3, r3, #1	; 0x1
   1ce9e:	2b00      	cmp	r3, #0
   1cea0:	f040 8099 	bne.w	1cfd6 <__sfvwrite_r+0x2c6>
   1cea4:	6963      	ldr	r3, [r4, #20]
   1cea6:	429e      	cmp	r6, r3
   1cea8:	f0c0 8088 	bcc.w	1cfbc <__sfvwrite_r+0x2ac>
   1ceac:	6aa7      	ldr	r7, [r4, #40]
   1ceae:	4652      	mov	r2, sl
   1ceb0:	6a21      	ldr	r1, [r4, #32]
   1ceb2:	9801      	ldr	r0, [sp, #4]
   1ceb4:	47b8      	blx	r7
   1ceb6:	2800      	cmp	r0, #0
   1ceb8:	4607      	mov	r7, r0
   1ceba:	dd78      	ble.n	1cfae <__sfvwrite_r+0x29e>
   1cebc:	4681      	mov	r9, r0
   1cebe:	e767      	b.n	1cd90 <__sfvwrite_r+0x80>
   1cec0:	f413 6f90 	tst.w	r3, #1152	; 0x480
   1cec4:	bf08      	it	eq
   1cec6:	6820      	ldreq	r0, [r4, #0]
   1cec8:	f43f af55 	beq.w	1cd76 <__sfvwrite_r+0x66>
   1cecc:	f8d4 9014 	ldr.w	r9, [r4, #20]
   1ced0:	6921      	ldr	r1, [r4, #16]
   1ced2:	f8d4 b000 	ldr.w	fp, [r4]
   1ced6:	eb09 0949 	add.w	r9, r9, r9, lsl #1
   1ceda:	ebc1 0b0b 	rsb	fp, r1, fp
   1cede:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
   1cee2:	f10b 0001 	add.w	r0, fp, #1	; 0x1
   1cee6:	1980      	adds	r0, r0, r6
   1cee8:	ea4f 0969 	mov.w	r9, r9, asr #1
   1ceec:	4581      	cmp	r9, r0
   1ceee:	464a      	mov	r2, r9
   1cef0:	bf3c      	itt	cc
   1cef2:	4681      	movcc	r9, r0
   1cef4:	464a      	movcc	r2, r9
   1cef6:	f413 6f80 	tst.w	r3, #1024	; 0x400
   1cefa:	d07b      	beq.n	1cff4 <__sfvwrite_r+0x2e4>
   1cefc:	9801      	ldr	r0, [sp, #4]
   1cefe:	4611      	mov	r1, r2
   1cf00:	f7fc fa6c 	bl	193dc <_malloc_r>
   1cf04:	4607      	mov	r7, r0
   1cf06:	2800      	cmp	r0, #0
   1cf08:	d07e      	beq.n	1d008 <__sfvwrite_r+0x2f8>
   1cf0a:	6921      	ldr	r1, [r4, #16]
   1cf0c:	465a      	mov	r2, fp
   1cf0e:	f000 f985 	bl	1d21c <memcpy>
   1cf12:	89a3      	ldrh	r3, [r4, #12]
   1cf14:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   1cf18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   1cf1c:	81a3      	strh	r3, [r4, #12]
   1cf1e:	eb07 000b 	add.w	r0, r7, fp
   1cf22:	6127      	str	r7, [r4, #16]
   1cf24:	f8c4 9014 	str.w	r9, [r4, #20]
   1cf28:	4637      	mov	r7, r6
   1cf2a:	ebcb 0909 	rsb	r9, fp, r9
   1cf2e:	6020      	str	r0, [r4, #0]
   1cf30:	f8c4 9008 	str.w	r9, [r4, #8]
   1cf34:	46b1      	mov	r9, r6
   1cf36:	e71e      	b.n	1cd76 <__sfvwrite_r+0x66>
   1cf38:	4649      	mov	r1, r9
   1cf3a:	4652      	mov	r2, sl
   1cf3c:	f8cd c000 	str.w	ip, [sp]
   1cf40:	f000 f9b4 	bl	1d2ac <memmove>
   1cf44:	68a3      	ldr	r3, [r4, #8]
   1cf46:	4656      	mov	r6, sl
   1cf48:	ebbb 0b06 	subs.w	fp, fp, r6
   1cf4c:	f8dd c000 	ldr.w	ip, [sp]
   1cf50:	ebca 0303 	rsb	r3, sl, r3
   1cf54:	60a3      	str	r3, [r4, #8]
   1cf56:	6823      	ldr	r3, [r4, #0]
   1cf58:	4453      	add	r3, sl
   1cf5a:	6023      	str	r3, [r4, #0]
   1cf5c:	f47f af7e 	bne.w	1ce5c <__sfvwrite_r+0x14c>
   1cf60:	9801      	ldr	r0, [sp, #4]
   1cf62:	4621      	mov	r1, r4
   1cf64:	f7ff fbc8 	bl	1c6f8 <_fflush_r>
   1cf68:	bb08      	cbnz	r0, 1cfae <__sfvwrite_r+0x29e>
   1cf6a:	46dc      	mov	ip, fp
   1cf6c:	e776      	b.n	1ce5c <__sfvwrite_r+0x14c>
   1cf6e:	4648      	mov	r0, r9
   1cf70:	210a      	movs	r1, #10
   1cf72:	463a      	mov	r2, r7
   1cf74:	f000 f920 	bl	1d1b8 <memchr>
   1cf78:	2800      	cmp	r0, #0
   1cf7a:	d049      	beq.n	1d010 <__sfvwrite_r+0x300>
   1cf7c:	f100 0b01 	add.w	fp, r0, #1	; 0x1
   1cf80:	f04f 0c01 	mov.w	ip, #1	; 0x1
   1cf84:	ebc9 0b0b 	rsb	fp, r9, fp
   1cf88:	e740      	b.n	1ce0c <__sfvwrite_r+0xfc>
   1cf8a:	4649      	mov	r1, r9
   1cf8c:	4632      	mov	r2, r6
   1cf8e:	f8cd c000 	str.w	ip, [sp]
   1cf92:	f000 f98b 	bl	1d2ac <memmove>
   1cf96:	6823      	ldr	r3, [r4, #0]
   1cf98:	4621      	mov	r1, r4
   1cf9a:	9801      	ldr	r0, [sp, #4]
   1cf9c:	199b      	adds	r3, r3, r6
   1cf9e:	6023      	str	r3, [r4, #0]
   1cfa0:	f7ff fbaa 	bl	1c6f8 <_fflush_r>
   1cfa4:	f8dd c000 	ldr.w	ip, [sp]
   1cfa8:	2800      	cmp	r0, #0
   1cfaa:	f43f af53 	beq.w	1ce54 <__sfvwrite_r+0x144>
   1cfae:	89a3      	ldrh	r3, [r4, #12]
   1cfb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1cfb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1cfb8:	81a3      	strh	r3, [r4, #12]
   1cfba:	e718      	b.n	1cdee <__sfvwrite_r+0xde>
   1cfbc:	4651      	mov	r1, sl
   1cfbe:	4632      	mov	r2, r6
   1cfc0:	f000 f974 	bl	1d2ac <memmove>
   1cfc4:	68a3      	ldr	r3, [r4, #8]
   1cfc6:	4637      	mov	r7, r6
   1cfc8:	46b1      	mov	r9, r6
   1cfca:	1b9b      	subs	r3, r3, r6
   1cfcc:	60a3      	str	r3, [r4, #8]
   1cfce:	6823      	ldr	r3, [r4, #0]
   1cfd0:	199b      	adds	r3, r3, r6
   1cfd2:	6023      	str	r3, [r4, #0]
   1cfd4:	e6dc      	b.n	1cd90 <__sfvwrite_r+0x80>
   1cfd6:	4651      	mov	r1, sl
   1cfd8:	463a      	mov	r2, r7
   1cfda:	f000 f967 	bl	1d2ac <memmove>
   1cfde:	6823      	ldr	r3, [r4, #0]
   1cfe0:	9801      	ldr	r0, [sp, #4]
   1cfe2:	4621      	mov	r1, r4
   1cfe4:	19db      	adds	r3, r3, r7
   1cfe6:	6023      	str	r3, [r4, #0]
   1cfe8:	f7ff fb86 	bl	1c6f8 <_fflush_r>
   1cfec:	2800      	cmp	r0, #0
   1cfee:	f43f aecf 	beq.w	1cd90 <__sfvwrite_r+0x80>
   1cff2:	e7dc      	b.n	1cfae <__sfvwrite_r+0x29e>
   1cff4:	9801      	ldr	r0, [sp, #4]
   1cff6:	f000 fe6b 	bl	1dcd0 <_realloc_r>
   1cffa:	4607      	mov	r7, r0
   1cffc:	2800      	cmp	r0, #0
   1cffe:	d18e      	bne.n	1cf1e <__sfvwrite_r+0x20e>
   1d000:	9801      	ldr	r0, [sp, #4]
   1d002:	6921      	ldr	r1, [r4, #16]
   1d004:	f7ff fda6 	bl	1cb54 <_free_r>
   1d008:	9a01      	ldr	r2, [sp, #4]
   1d00a:	230c      	movs	r3, #12
   1d00c:	60d3      	str	r3, [r2, #12]
   1d00e:	e7ce      	b.n	1cfae <__sfvwrite_r+0x29e>
   1d010:	f107 0b01 	add.w	fp, r7, #1	; 0x1
   1d014:	f04f 0c01 	mov.w	ip, #1	; 0x1
   1d018:	e6f8      	b.n	1ce0c <__sfvwrite_r+0xfc>
   1d01a:	9a01      	ldr	r2, [sp, #4]
   1d01c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1d020:	89a3      	ldrh	r3, [r4, #12]
   1d022:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1d026:	81a3      	strh	r3, [r4, #12]
   1d028:	2309      	movs	r3, #9
   1d02a:	60d3      	str	r3, [r2, #12]
   1d02c:	e6df      	b.n	1cdee <__sfvwrite_r+0xde>
   1d02e:	46c0      	nop			(mov r8, r8)

0001d030 <_fwalk_reent>:
   1d030:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   1d034:	4680      	mov	r8, r0
   1d036:	468a      	mov	sl, r1
   1d038:	f7ff fc16 	bl	1c868 <__sfp_lock_acquire>
   1d03c:	f118 06d8 	adds.w	r6, r8, #216	; 0xd8
   1d040:	bf08      	it	eq
   1d042:	4637      	moveq	r7, r6
   1d044:	d019      	beq.n	1d07a <_fwalk_reent+0x4a>
   1d046:	2700      	movs	r7, #0
   1d048:	6875      	ldr	r5, [r6, #4]
   1d04a:	68b4      	ldr	r4, [r6, #8]
   1d04c:	f115 35ff 	adds.w	r5, r5, #4294967295	; 0xffffffff
   1d050:	d501      	bpl.n	1d056 <_fwalk_reent+0x26>
   1d052:	e00f      	b.n	1d074 <_fwalk_reent+0x44>
   1d054:	3468      	adds	r4, #104
   1d056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   1d05a:	b143      	cbz	r3, 1d06e <_fwalk_reent+0x3e>
   1d05c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   1d060:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   1d064:	d003      	beq.n	1d06e <_fwalk_reent+0x3e>
   1d066:	4640      	mov	r0, r8
   1d068:	4621      	mov	r1, r4
   1d06a:	47d0      	blx	sl
   1d06c:	4307      	orrs	r7, r0
   1d06e:	f115 35ff 	adds.w	r5, r5, #4294967295	; 0xffffffff
   1d072:	d5ef      	bpl.n	1d054 <_fwalk_reent+0x24>
   1d074:	6836      	ldr	r6, [r6, #0]
   1d076:	2e00      	cmp	r6, #0
   1d078:	d1e6      	bne.n	1d048 <_fwalk_reent+0x18>
   1d07a:	f7ff fbf7 	bl	1c86c <__sfp_lock_release>
   1d07e:	4638      	mov	r0, r7
   1d080:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}

0001d084 <_fwalk>:
   1d084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1d088:	4606      	mov	r6, r0
   1d08a:	4688      	mov	r8, r1
   1d08c:	f7ff fbec 	bl	1c868 <__sfp_lock_acquire>
   1d090:	36d8      	adds	r6, #216
   1d092:	bf08      	it	eq
   1d094:	4637      	moveq	r7, r6
   1d096:	d018      	beq.n	1d0ca <_fwalk+0x46>
   1d098:	2700      	movs	r7, #0
   1d09a:	6875      	ldr	r5, [r6, #4]
   1d09c:	68b4      	ldr	r4, [r6, #8]
   1d09e:	f115 35ff 	adds.w	r5, r5, #4294967295	; 0xffffffff
   1d0a2:	d501      	bpl.n	1d0a8 <_fwalk+0x24>
   1d0a4:	e00e      	b.n	1d0c4 <_fwalk+0x40>
   1d0a6:	3468      	adds	r4, #104
   1d0a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   1d0ac:	b13b      	cbz	r3, 1d0be <_fwalk+0x3a>
   1d0ae:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   1d0b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   1d0b6:	d002      	beq.n	1d0be <_fwalk+0x3a>
   1d0b8:	4620      	mov	r0, r4
   1d0ba:	47c0      	blx	r8
   1d0bc:	4307      	orrs	r7, r0
   1d0be:	f115 35ff 	adds.w	r5, r5, #4294967295	; 0xffffffff
   1d0c2:	d5f0      	bpl.n	1d0a6 <_fwalk+0x22>
   1d0c4:	6836      	ldr	r6, [r6, #0]
   1d0c6:	2e00      	cmp	r6, #0
   1d0c8:	d1e7      	bne.n	1d09a <_fwalk+0x16>
   1d0ca:	f7ff fbcf 	bl	1c86c <__sfp_lock_release>
   1d0ce:	4638      	mov	r0, r7
   1d0d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0001d0d4 <_isatty_r>:
   1d0d4:	b530      	push	{r4, r5, lr}
   1d0d6:	4d08      	ldr	r5, [pc, #32]	(1d0f8 <_isatty_r+0x24>)
   1d0d8:	4604      	mov	r4, r0
   1d0da:	4608      	mov	r0, r1
   1d0dc:	2300      	movs	r3, #0
   1d0de:	602b      	str	r3, [r5, #0]
   1d0e0:	f7f6 fd2a 	bl	13b38 <_isatty>
   1d0e4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1d0e8:	d000      	beq.n	1d0ec <_isatty_r+0x18>
   1d0ea:	bd30      	pop	{r4, r5, pc}
   1d0ec:	682b      	ldr	r3, [r5, #0]
   1d0ee:	2b00      	cmp	r3, #0
   1d0f0:	d0fb      	beq.n	1d0ea <_isatty_r+0x16>
   1d0f2:	60e3      	str	r3, [r4, #12]
   1d0f4:	e7f9      	b.n	1d0ea <_isatty_r+0x16>
   1d0f6:	46c0      	nop			(mov r8, r8)
   1d0f8:	20002dd8 	.word	0x20002dd8

0001d0fc <__locale_charset>:
   1d0fc:	f64e 734c 	movw	r3, #61260	; 0xef4c
   1d100:	f2c0 0301 	movt	r3, #1	; 0x1
   1d104:	6818      	ldr	r0, [r3, #0]
   1d106:	4770      	bx	lr

0001d108 <_localeconv_r>:
   1d108:	4800      	ldr	r0, [pc, #0]	(1d10c <_localeconv_r+0x4>)
   1d10a:	4770      	bx	lr
   1d10c:	0001ef50 	.word	0x0001ef50

0001d110 <localeconv>:
   1d110:	4800      	ldr	r0, [pc, #0]	(1d114 <localeconv+0x4>)
   1d112:	4770      	bx	lr
   1d114:	0001ef50 	.word	0x0001ef50

0001d118 <_setlocale_r>:
   1d118:	b570      	push	{r4, r5, r6, lr}
   1d11a:	4604      	mov	r4, r0
   1d11c:	460d      	mov	r5, r1
   1d11e:	4616      	mov	r6, r2
   1d120:	b132      	cbz	r2, 1d130 <_setlocale_r+0x18>
   1d122:	4610      	mov	r0, r2
   1d124:	4907      	ldr	r1, [pc, #28]	(1d144 <_setlocale_r+0x2c>)
   1d126:	f7fc fe8d 	bl	19e44 <strcmp>
   1d12a:	b918      	cbnz	r0, 1d134 <_setlocale_r+0x1c>
   1d12c:	61e5      	str	r5, [r4, #28]
   1d12e:	6226      	str	r6, [r4, #32]
   1d130:	4804      	ldr	r0, [pc, #16]	(1d144 <_setlocale_r+0x2c>)
   1d132:	bd70      	pop	{r4, r5, r6, pc}
   1d134:	4630      	mov	r0, r6
   1d136:	4904      	ldr	r1, [pc, #16]	(1d148 <_setlocale_r+0x30>)
   1d138:	f7fc fe84 	bl	19e44 <strcmp>
   1d13c:	2800      	cmp	r0, #0
   1d13e:	d0f5      	beq.n	1d12c <_setlocale_r+0x14>
   1d140:	2000      	movs	r0, #0
   1d142:	e7f6      	b.n	1d132 <_setlocale_r+0x1a>
   1d144:	0001ee74 	.word	0x0001ee74
   1d148:	0001eea8 	.word	0x0001eea8

0001d14c <setlocale>:
   1d14c:	460a      	mov	r2, r1
   1d14e:	f240 1188 	movw	r1, #392	; 0x188
   1d152:	f2c2 0100 	movt	r1, #8192	; 0x2000
   1d156:	4603      	mov	r3, r0
   1d158:	b500      	push	{lr}
   1d15a:	6808      	ldr	r0, [r1, #0]
   1d15c:	4619      	mov	r1, r3
   1d15e:	f7ff ffdb 	bl	1d118 <_setlocale_r>
   1d162:	bd00      	pop	{pc}

0001d164 <_lseek_r>:
   1d164:	b530      	push	{r4, r5, lr}
   1d166:	4d09      	ldr	r5, [pc, #36]	(1d18c <_lseek_r+0x28>)
   1d168:	4604      	mov	r4, r0
   1d16a:	2000      	movs	r0, #0
   1d16c:	6028      	str	r0, [r5, #0]
   1d16e:	4608      	mov	r0, r1
   1d170:	4611      	mov	r1, r2
   1d172:	461a      	mov	r2, r3
   1d174:	f7f6 fc88 	bl	13a88 <_lseek>
   1d178:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1d17c:	d000      	beq.n	1d180 <_lseek_r+0x1c>
   1d17e:	bd30      	pop	{r4, r5, pc}
   1d180:	682b      	ldr	r3, [r5, #0]
   1d182:	2b00      	cmp	r3, #0
   1d184:	d0fb      	beq.n	1d17e <_lseek_r+0x1a>
   1d186:	60e3      	str	r3, [r4, #12]
   1d188:	e7f9      	b.n	1d17e <_lseek_r+0x1a>
   1d18a:	46c0      	nop			(mov r8, r8)
   1d18c:	20002dd8 	.word	0x20002dd8

0001d190 <free>:
   1d190:	f240 1388 	movw	r3, #392	; 0x188
   1d194:	4601      	mov	r1, r0
   1d196:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1d19a:	b500      	push	{lr}
   1d19c:	6818      	ldr	r0, [r3, #0]
   1d19e:	f7ff fcd9 	bl	1cb54 <_free_r>
   1d1a2:	bd00      	pop	{pc}

0001d1a4 <malloc>:
   1d1a4:	f240 1388 	movw	r3, #392	; 0x188
   1d1a8:	4601      	mov	r1, r0
   1d1aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1d1ae:	b500      	push	{lr}
   1d1b0:	6818      	ldr	r0, [r3, #0]
   1d1b2:	f7fc f913 	bl	193dc <_malloc_r>
   1d1b6:	bd00      	pop	{pc}

0001d1b8 <memchr>:
   1d1b8:	f010 0f03 	tst.w	r0, #3	; 0x3
   1d1bc:	b2c9      	uxtb	r1, r1
   1d1be:	b410      	push	{r4}
   1d1c0:	d009      	beq.n	1d1d6 <memchr+0x1e>
   1d1c2:	2a00      	cmp	r2, #0
   1d1c4:	d028      	beq.n	1d218 <memchr+0x60>
   1d1c6:	7803      	ldrb	r3, [r0, #0]
   1d1c8:	428b      	cmp	r3, r1
   1d1ca:	d023      	beq.n	1d214 <memchr+0x5c>
   1d1cc:	3001      	adds	r0, #1
   1d1ce:	3a01      	subs	r2, #1
   1d1d0:	f010 0f03 	tst.w	r0, #3	; 0x3
   1d1d4:	d1f5      	bne.n	1d1c2 <memchr+0xa>
   1d1d6:	2a03      	cmp	r2, #3
   1d1d8:	d911      	bls.n	1d1fe <memchr+0x46>
   1d1da:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
   1d1de:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   1d1e2:	6803      	ldr	r3, [r0, #0]
   1d1e4:	ea84 0303 	eor.w	r3, r4, r3
   1d1e8:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   1d1ec:	ea2c 0303 	bic.w	r3, ip, r3
   1d1f0:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1d1f4:	d103      	bne.n	1d1fe <memchr+0x46>
   1d1f6:	3a04      	subs	r2, #4
   1d1f8:	3004      	adds	r0, #4
   1d1fa:	2a03      	cmp	r2, #3
   1d1fc:	d8f1      	bhi.n	1d1e2 <memchr+0x2a>
   1d1fe:	b15a      	cbz	r2, 1d218 <memchr+0x60>
   1d200:	7803      	ldrb	r3, [r0, #0]
   1d202:	428b      	cmp	r3, r1
   1d204:	d006      	beq.n	1d214 <memchr+0x5c>
   1d206:	3a01      	subs	r2, #1
   1d208:	b132      	cbz	r2, 1d218 <memchr+0x60>
   1d20a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   1d20e:	3a01      	subs	r2, #1
   1d210:	428b      	cmp	r3, r1
   1d212:	d1f9      	bne.n	1d208 <memchr+0x50>
   1d214:	bc10      	pop	{r4}
   1d216:	4770      	bx	lr
   1d218:	2000      	movs	r0, #0
   1d21a:	e7fb      	b.n	1d214 <memchr+0x5c>

0001d21c <memcpy>:
   1d21c:	2a0f      	cmp	r2, #15
   1d21e:	468c      	mov	ip, r1
   1d220:	b430      	push	{r4, r5}
   1d222:	4605      	mov	r5, r0
   1d224:	4614      	mov	r4, r2
   1d226:	d904      	bls.n	1d232 <memcpy+0x16>
   1d228:	ea41 0300 	orr.w	r3, r1, r0
   1d22c:	f013 0f03 	tst.w	r3, #3	; 0x3
   1d230:	d009      	beq.n	1d246 <memcpy+0x2a>
   1d232:	b134      	cbz	r4, 1d242 <memcpy+0x26>
   1d234:	2300      	movs	r3, #0
   1d236:	f81c 2003 	ldrb.w	r2, [ip, r3]
   1d23a:	54ea      	strb	r2, [r5, r3]
   1d23c:	3301      	adds	r3, #1
   1d23e:	42a3      	cmp	r3, r4
   1d240:	d1f9      	bne.n	1d236 <memcpy+0x1a>
   1d242:	bc30      	pop	{r4, r5}
   1d244:	4770      	bx	lr
   1d246:	4603      	mov	r3, r0
   1d248:	f8dc 5000 	ldr.w	r5, [ip]
   1d24c:	3c10      	subs	r4, #16
   1d24e:	601d      	str	r5, [r3, #0]
   1d250:	f8dc 5004 	ldr.w	r5, [ip, #4]
   1d254:	605d      	str	r5, [r3, #4]
   1d256:	f8dc 5008 	ldr.w	r5, [ip, #8]
   1d25a:	609d      	str	r5, [r3, #8]
   1d25c:	f8dc 500c 	ldr.w	r5, [ip, #12]
   1d260:	f10c 0c10 	add.w	ip, ip, #16	; 0x10
   1d264:	60dd      	str	r5, [r3, #12]
   1d266:	3310      	adds	r3, #16
   1d268:	2c0f      	cmp	r4, #15
   1d26a:	d8ed      	bhi.n	1d248 <memcpy+0x2c>
   1d26c:	3a10      	subs	r2, #16
   1d26e:	0913      	lsrs	r3, r2, #4
   1d270:	f103 0c01 	add.w	ip, r3, #1	; 0x1
   1d274:	011b      	lsls	r3, r3, #4
   1d276:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
   1d27a:	eb00 050c 	add.w	r5, r0, ip
   1d27e:	448c      	add	ip, r1
   1d280:	1ad1      	subs	r1, r2, r3
   1d282:	2903      	cmp	r1, #3
   1d284:	460c      	mov	r4, r1
   1d286:	d9d4      	bls.n	1d232 <memcpy+0x16>
   1d288:	2300      	movs	r3, #0
   1d28a:	f85c 2003 	ldr.w	r2, [ip, r3]
   1d28e:	50ea      	str	r2, [r5, r3]
   1d290:	3304      	adds	r3, #4
   1d292:	1aca      	subs	r2, r1, r3
   1d294:	2a03      	cmp	r2, #3
   1d296:	d8f8      	bhi.n	1d28a <memcpy+0x6e>
   1d298:	3904      	subs	r1, #4
   1d29a:	088c      	lsrs	r4, r1, #2
   1d29c:	1c63      	adds	r3, r4, #1
   1d29e:	00a4      	lsls	r4, r4, #2
   1d2a0:	009b      	lsls	r3, r3, #2
   1d2a2:	1b0c      	subs	r4, r1, r4
   1d2a4:	18ed      	adds	r5, r5, r3
   1d2a6:	449c      	add	ip, r3
   1d2a8:	e7c3      	b.n	1d232 <memcpy+0x16>
   1d2aa:	46c0      	nop			(mov r8, r8)

0001d2ac <memmove>:
   1d2ac:	4288      	cmp	r0, r1
   1d2ae:	468c      	mov	ip, r1
   1d2b0:	b470      	push	{r4, r5, r6}
   1d2b2:	4605      	mov	r5, r0
   1d2b4:	4614      	mov	r4, r2
   1d2b6:	d90d      	bls.n	1d2d4 <memmove+0x28>
   1d2b8:	188e      	adds	r6, r1, r2
   1d2ba:	42b0      	cmp	r0, r6
   1d2bc:	d20a      	bcs.n	1d2d4 <memmove+0x28>
   1d2be:	b13a      	cbz	r2, 1d2d0 <memmove+0x24>
   1d2c0:	1e53      	subs	r3, r2, #1
   1d2c2:	4684      	mov	ip, r0
   1d2c4:	1ab1      	subs	r1, r6, r2
   1d2c6:	5cca      	ldrb	r2, [r1, r3]
   1d2c8:	f80c 2003 	strb.w	r2, [ip, r3]
   1d2cc:	3b01      	subs	r3, #1
   1d2ce:	d2fa      	bcs.n	1d2c6 <memmove+0x1a>
   1d2d0:	bc70      	pop	{r4, r5, r6}
   1d2d2:	4770      	bx	lr
   1d2d4:	2a0f      	cmp	r2, #15
   1d2d6:	d809      	bhi.n	1d2ec <memmove+0x40>
   1d2d8:	2c00      	cmp	r4, #0
   1d2da:	d0f9      	beq.n	1d2d0 <memmove+0x24>
   1d2dc:	2300      	movs	r3, #0
   1d2de:	f81c 2003 	ldrb.w	r2, [ip, r3]
   1d2e2:	54ea      	strb	r2, [r5, r3]
   1d2e4:	3301      	adds	r3, #1
   1d2e6:	42a3      	cmp	r3, r4
   1d2e8:	d1f9      	bne.n	1d2de <memmove+0x32>
   1d2ea:	e7f1      	b.n	1d2d0 <memmove+0x24>
   1d2ec:	ea41 0300 	orr.w	r3, r1, r0
   1d2f0:	f013 0f03 	tst.w	r3, #3	; 0x3
   1d2f4:	d1f0      	bne.n	1d2d8 <memmove+0x2c>
   1d2f6:	4614      	mov	r4, r2
   1d2f8:	468c      	mov	ip, r1
   1d2fa:	4603      	mov	r3, r0
   1d2fc:	f8dc 5000 	ldr.w	r5, [ip]
   1d300:	3c10      	subs	r4, #16
   1d302:	601d      	str	r5, [r3, #0]
   1d304:	f8dc 5004 	ldr.w	r5, [ip, #4]
   1d308:	605d      	str	r5, [r3, #4]
   1d30a:	f8dc 5008 	ldr.w	r5, [ip, #8]
   1d30e:	609d      	str	r5, [r3, #8]
   1d310:	f8dc 500c 	ldr.w	r5, [ip, #12]
   1d314:	f10c 0c10 	add.w	ip, ip, #16	; 0x10
   1d318:	60dd      	str	r5, [r3, #12]
   1d31a:	3310      	adds	r3, #16
   1d31c:	2c0f      	cmp	r4, #15
   1d31e:	d8ed      	bhi.n	1d2fc <memmove+0x50>
   1d320:	3a10      	subs	r2, #16
   1d322:	0913      	lsrs	r3, r2, #4
   1d324:	f103 0c01 	add.w	ip, r3, #1	; 0x1
   1d328:	011b      	lsls	r3, r3, #4
   1d32a:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
   1d32e:	eb00 050c 	add.w	r5, r0, ip
   1d332:	448c      	add	ip, r1
   1d334:	1ad1      	subs	r1, r2, r3
   1d336:	2903      	cmp	r1, #3
   1d338:	460c      	mov	r4, r1
   1d33a:	d9cd      	bls.n	1d2d8 <memmove+0x2c>
   1d33c:	2300      	movs	r3, #0
   1d33e:	f85c 2003 	ldr.w	r2, [ip, r3]
   1d342:	50ea      	str	r2, [r5, r3]
   1d344:	3304      	adds	r3, #4
   1d346:	1aca      	subs	r2, r1, r3
   1d348:	2a03      	cmp	r2, #3
   1d34a:	d8f8      	bhi.n	1d33e <memmove+0x92>
   1d34c:	3904      	subs	r1, #4
   1d34e:	088c      	lsrs	r4, r1, #2
   1d350:	1c63      	adds	r3, r4, #1
   1d352:	00a4      	lsls	r4, r4, #2
   1d354:	009b      	lsls	r3, r3, #2
   1d356:	1b0c      	subs	r4, r1, r4
   1d358:	18ed      	adds	r5, r5, r3
   1d35a:	449c      	add	ip, r3
   1d35c:	e7bc      	b.n	1d2d8 <memmove+0x2c>
   1d35e:	46c0      	nop			(mov r8, r8)

0001d360 <__hi0bits>:
   1d360:	0c02      	lsrs	r2, r0, #16
   1d362:	4603      	mov	r3, r0
   1d364:	0412      	lsls	r2, r2, #16
   1d366:	b1b2      	cbz	r2, 1d396 <__hi0bits+0x36>
   1d368:	2000      	movs	r0, #0
   1d36a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   1d36e:	d101      	bne.n	1d374 <__hi0bits+0x14>
   1d370:	3008      	adds	r0, #8
   1d372:	021b      	lsls	r3, r3, #8
   1d374:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   1d378:	d101      	bne.n	1d37e <__hi0bits+0x1e>
   1d37a:	3004      	adds	r0, #4
   1d37c:	011b      	lsls	r3, r3, #4
   1d37e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   1d382:	d101      	bne.n	1d388 <__hi0bits+0x28>
   1d384:	3002      	adds	r0, #2
   1d386:	009b      	lsls	r3, r3, #2
   1d388:	2b00      	cmp	r3, #0
   1d38a:	db03      	blt.n	1d394 <__hi0bits+0x34>
   1d38c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   1d390:	d004      	beq.n	1d39c <__hi0bits+0x3c>
   1d392:	3001      	adds	r0, #1
   1d394:	4770      	bx	lr
   1d396:	0403      	lsls	r3, r0, #16
   1d398:	2010      	movs	r0, #16
   1d39a:	e7e6      	b.n	1d36a <__hi0bits+0xa>
   1d39c:	2020      	movs	r0, #32
   1d39e:	e7f9      	b.n	1d394 <__hi0bits+0x34>

0001d3a0 <__lo0bits>:
   1d3a0:	6803      	ldr	r3, [r0, #0]
   1d3a2:	4602      	mov	r2, r0
   1d3a4:	f013 0007 	ands.w	r0, r3, #7	; 0x7
   1d3a8:	d009      	beq.n	1d3be <__lo0bits+0x1e>
   1d3aa:	f013 0f01 	tst.w	r3, #1	; 0x1
   1d3ae:	d121      	bne.n	1d3f4 <__lo0bits+0x54>
   1d3b0:	f013 0f02 	tst.w	r3, #2	; 0x2
   1d3b4:	d122      	bne.n	1d3fc <__lo0bits+0x5c>
   1d3b6:	2002      	movs	r0, #2
   1d3b8:	089b      	lsrs	r3, r3, #2
   1d3ba:	6013      	str	r3, [r2, #0]
   1d3bc:	4770      	bx	lr
   1d3be:	b299      	uxth	r1, r3
   1d3c0:	b909      	cbnz	r1, 1d3c6 <__lo0bits+0x26>
   1d3c2:	0c1b      	lsrs	r3, r3, #16
   1d3c4:	2010      	movs	r0, #16
   1d3c6:	f013 0fff 	tst.w	r3, #255	; 0xff
   1d3ca:	d101      	bne.n	1d3d0 <__lo0bits+0x30>
   1d3cc:	3008      	adds	r0, #8
   1d3ce:	0a1b      	lsrs	r3, r3, #8
   1d3d0:	f013 0f0f 	tst.w	r3, #15	; 0xf
   1d3d4:	d101      	bne.n	1d3da <__lo0bits+0x3a>
   1d3d6:	3004      	adds	r0, #4
   1d3d8:	091b      	lsrs	r3, r3, #4
   1d3da:	f013 0f03 	tst.w	r3, #3	; 0x3
   1d3de:	d101      	bne.n	1d3e4 <__lo0bits+0x44>
   1d3e0:	3002      	adds	r0, #2
   1d3e2:	089b      	lsrs	r3, r3, #2
   1d3e4:	f013 0f01 	tst.w	r3, #1	; 0x1
   1d3e8:	d102      	bne.n	1d3f0 <__lo0bits+0x50>
   1d3ea:	085b      	lsrs	r3, r3, #1
   1d3ec:	d004      	beq.n	1d3f8 <__lo0bits+0x58>
   1d3ee:	3001      	adds	r0, #1
   1d3f0:	6013      	str	r3, [r2, #0]
   1d3f2:	e7e3      	b.n	1d3bc <__lo0bits+0x1c>
   1d3f4:	2000      	movs	r0, #0
   1d3f6:	e7e1      	b.n	1d3bc <__lo0bits+0x1c>
   1d3f8:	2020      	movs	r0, #32
   1d3fa:	e7df      	b.n	1d3bc <__lo0bits+0x1c>
   1d3fc:	085b      	lsrs	r3, r3, #1
   1d3fe:	2001      	movs	r0, #1
   1d400:	6013      	str	r3, [r2, #0]
   1d402:	e7db      	b.n	1d3bc <__lo0bits+0x1c>

0001d404 <__mcmp>:
   1d404:	4603      	mov	r3, r0
   1d406:	690a      	ldr	r2, [r1, #16]
   1d408:	6900      	ldr	r0, [r0, #16]
   1d40a:	b410      	push	{r4}
   1d40c:	1a80      	subs	r0, r0, r2
   1d40e:	d10f      	bne.n	1d430 <__mcmp+0x2c>
   1d410:	3205      	adds	r2, #5
   1d412:	f103 0414 	add.w	r4, r3, #20	; 0x14
   1d416:	0092      	lsls	r2, r2, #2
   1d418:	189b      	adds	r3, r3, r2
   1d41a:	1889      	adds	r1, r1, r2
   1d41c:	f853 cc04 	ldr.w	ip, [r3, #-4]
   1d420:	f851 2c04 	ldr.w	r2, [r1, #-4]
   1d424:	4594      	cmp	ip, r2
   1d426:	d105      	bne.n	1d434 <__mcmp+0x30>
   1d428:	3b04      	subs	r3, #4
   1d42a:	3904      	subs	r1, #4
   1d42c:	429c      	cmp	r4, r3
   1d42e:	d3f5      	bcc.n	1d41c <__mcmp+0x18>
   1d430:	bc10      	pop	{r4}
   1d432:	4770      	bx	lr
   1d434:	bf38      	it	cc
   1d436:	f04f 30ff 	movcc.w	r0, #4294967295	; 0xffffffff
   1d43a:	d3f9      	bcc.n	1d430 <__mcmp+0x2c>
   1d43c:	2001      	movs	r0, #1
   1d43e:	e7f7      	b.n	1d430 <__mcmp+0x2c>

0001d440 <__ulp>:
   1d440:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
   1d444:	0d00      	lsrs	r0, r0, #20
   1d446:	0500      	lsls	r0, r0, #20
   1d448:	f1a0 7350 	sub.w	r3, r0, #54525952	; 0x3400000
   1d44c:	2b00      	cmp	r3, #0
   1d44e:	dd02      	ble.n	1d456 <__ulp+0x16>
   1d450:	4618      	mov	r0, r3
   1d452:	2100      	movs	r1, #0
   1d454:	4770      	bx	lr
   1d456:	425b      	negs	r3, r3
   1d458:	151b      	asrs	r3, r3, #20
   1d45a:	2b13      	cmp	r3, #19
   1d45c:	dd0c      	ble.n	1d478 <__ulp+0x38>
   1d45e:	3b14      	subs	r3, #20
   1d460:	2b1e      	cmp	r3, #30
   1d462:	dd03      	ble.n	1d46c <__ulp+0x2c>
   1d464:	2301      	movs	r3, #1
   1d466:	2000      	movs	r0, #0
   1d468:	4619      	mov	r1, r3
   1d46a:	e7f3      	b.n	1d454 <__ulp+0x14>
   1d46c:	2201      	movs	r2, #1
   1d46e:	f1c3 031f 	rsb	r3, r3, #31	; 0x1f
   1d472:	fa12 f303 	lsls.w	r3, r2, r3
   1d476:	e7f6      	b.n	1d466 <__ulp+0x26>
   1d478:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   1d47c:	2100      	movs	r1, #0
   1d47e:	fa52 f003 	asrs.w	r0, r2, r3
   1d482:	e7e7      	b.n	1d454 <__ulp+0x14>

0001d484 <__b2d>:
   1d484:	6903      	ldr	r3, [r0, #16]
   1d486:	b5f0      	push	{r4, r5, r6, r7, lr}
   1d488:	3305      	adds	r3, #5
   1d48a:	f100 0614 	add.w	r6, r0, #20	; 0x14
   1d48e:	460f      	mov	r7, r1
   1d490:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   1d494:	1f05      	subs	r5, r0, #4
   1d496:	f850 4c04 	ldr.w	r4, [r0, #-4]
   1d49a:	4620      	mov	r0, r4
   1d49c:	f7ff ff60 	bl	1d360 <__hi0bits>
   1d4a0:	280a      	cmp	r0, #10
   1d4a2:	f1c0 0320 	rsb	r3, r0, #32	; 0x20
   1d4a6:	603b      	str	r3, [r7, #0]
   1d4a8:	dc13      	bgt.n	1d4d2 <__b2d+0x4e>
   1d4aa:	42ae      	cmp	r6, r5
   1d4ac:	f1c0 030b 	rsb	r3, r0, #11	; 0xb
   1d4b0:	d231      	bcs.n	1d516 <__b2d+0x92>
   1d4b2:	f855 1c04 	ldr.w	r1, [r5, #-4]
   1d4b6:	40d9      	lsrs	r1, r3
   1d4b8:	fa24 fc03 	lsr.w	ip, r4, r3
   1d4bc:	3015      	adds	r0, #21
   1d4be:	f04c 527e 	orr.w	r2, ip, #1065353216	; 0x3f800000
   1d4c2:	4084      	lsls	r4, r0
   1d4c4:	f442 02e0 	orr.w	r2, r2, #7340032	; 0x700000
   1d4c8:	ea41 0304 	orr.w	r3, r1, r4
   1d4cc:	4610      	mov	r0, r2
   1d4ce:	4619      	mov	r1, r3
   1d4d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1d4d2:	42ae      	cmp	r6, r5
   1d4d4:	bf34      	ite	cc
   1d4d6:	f855 1d04 	ldrcc.w	r1, [r5, #-4]!
   1d4da:	2100      	movcs	r1, #0
   1d4dc:	380b      	subs	r0, #11
   1d4de:	bf02      	ittt	eq
   1d4e0:	f044 527e 	orreq.w	r2, r4, #1065353216	; 0x3f800000
   1d4e4:	460b      	moveq	r3, r1
   1d4e6:	f442 02e0 	orreq.w	r2, r2, #7340032	; 0x700000
   1d4ea:	d0ef      	beq.n	1d4cc <__b2d+0x48>
   1d4ec:	42b5      	cmp	r5, r6
   1d4ee:	f1c0 0320 	rsb	r3, r0, #32	; 0x20
   1d4f2:	d912      	bls.n	1d51a <__b2d+0x96>
   1d4f4:	f855 5c04 	ldr.w	r5, [r5, #-4]
   1d4f8:	40dd      	lsrs	r5, r3
   1d4fa:	4084      	lsls	r4, r0
   1d4fc:	fa21 fc03 	lsr.w	ip, r1, r3
   1d500:	f044 547e 	orr.w	r4, r4, #1065353216	; 0x3f800000
   1d504:	fa11 f000 	lsls.w	r0, r1, r0
   1d508:	f444 04e0 	orr.w	r4, r4, #7340032	; 0x700000
   1d50c:	ea45 0300 	orr.w	r3, r5, r0
   1d510:	ea44 020c 	orr.w	r2, r4, ip
   1d514:	e7da      	b.n	1d4cc <__b2d+0x48>
   1d516:	2100      	movs	r1, #0
   1d518:	e7ce      	b.n	1d4b8 <__b2d+0x34>
   1d51a:	2500      	movs	r5, #0
   1d51c:	e7ed      	b.n	1d4fa <__b2d+0x76>
   1d51e:	46c0      	nop			(mov r8, r8)

0001d520 <__ratio>:
   1d520:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
   1d524:	b082      	sub	sp, #8
   1d526:	460e      	mov	r6, r1
   1d528:	a901      	add	r1, sp, #4
   1d52a:	4607      	mov	r7, r0
   1d52c:	f7ff ffaa 	bl	1d484 <__b2d>
   1d530:	4604      	mov	r4, r0
   1d532:	4680      	mov	r8, r0
   1d534:	460d      	mov	r5, r1
   1d536:	4689      	mov	r9, r1
   1d538:	4630      	mov	r0, r6
   1d53a:	4669      	mov	r1, sp
   1d53c:	f7ff ffa2 	bl	1d484 <__b2d>
   1d540:	f8d7 e010 	ldr.w	lr, [r7, #16]
   1d544:	4602      	mov	r2, r0
   1d546:	460b      	mov	r3, r1
   1d548:	4683      	mov	fp, r0
   1d54a:	9900      	ldr	r1, [sp, #0]
   1d54c:	9801      	ldr	r0, [sp, #4]
   1d54e:	1a40      	subs	r0, r0, r1
   1d550:	6931      	ldr	r1, [r6, #16]
   1d552:	ebc1 010e 	rsb	r1, r1, lr
   1d556:	eb00 1141 	add.w	r1, r0, r1, lsl #5
   1d55a:	2900      	cmp	r1, #0
   1d55c:	bfc2      	ittt	gt
   1d55e:	eb04 5801 	addgt.w	r8, r4, r1, lsl #20
   1d562:	462d      	movgt	r5, r5
   1d564:	4644      	movgt	r4, r8
   1d566:	dc03      	bgt.n	1d570 <__ratio+0x50>
   1d568:	4249      	negs	r1, r1
   1d56a:	eb02 5b01 	add.w	fp, r2, r1, lsl #20
   1d56e:	465a      	mov	r2, fp
   1d570:	4620      	mov	r0, r4
   1d572:	4629      	mov	r1, r5
   1d574:	f001 f976 	bl	1e864 <__aeabi_ddiv>
   1d578:	b002      	add	sp, #8
   1d57a:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
   1d57e:	46c0      	nop			(mov r8, r8)

0001d580 <_mprec_log10>:
   1d580:	2817      	cmp	r0, #23
   1d582:	b510      	push	{r4, lr}
   1d584:	4604      	mov	r4, r0
   1d586:	dd0f      	ble.n	1d5a8 <_mprec_log10+0x28>
   1d588:	f240 0000 	movw	r0, #0	; 0x0
   1d58c:	2100      	movs	r1, #0
   1d58e:	f6c3 70f0 	movt	r0, #16368	; 0x3ff0
   1d592:	f240 0200 	movw	r2, #0	; 0x0
   1d596:	2300      	movs	r3, #0
   1d598:	f2c4 0224 	movt	r2, #16420	; 0x4024
   1d59c:	f001 f838 	bl	1e610 <__aeabi_dmul>
   1d5a0:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
   1d5a4:	d1f5      	bne.n	1d592 <_mprec_log10+0x12>
   1d5a6:	bd10      	pop	{r4, pc}
   1d5a8:	4b02      	ldr	r3, [pc, #8]	(1d5b4 <_mprec_log10+0x34>)
   1d5aa:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
   1d5ae:	e894 0003 	ldmia.w	r4, {r0, r1}
   1d5b2:	e7f8      	b.n	1d5a6 <_mprec_log10+0x26>
   1d5b4:	0001ef90 	.word	0x0001ef90

0001d5b8 <__copybits>:
   1d5b8:	6913      	ldr	r3, [r2, #16]
   1d5ba:	b410      	push	{r4}
   1d5bc:	3305      	adds	r3, #5
   1d5be:	1e4c      	subs	r4, r1, #1
   1d5c0:	f102 0114 	add.w	r1, r2, #20	; 0x14
   1d5c4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   1d5c8:	1164      	asrs	r4, r4, #5
   1d5ca:	3401      	adds	r4, #1
   1d5cc:	4291      	cmp	r1, r2
   1d5ce:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   1d5d2:	d20f      	bcs.n	1d5f4 <__copybits+0x3c>
   1d5d4:	2300      	movs	r3, #0
   1d5d6:	f851 c003 	ldr.w	ip, [r1, r3]
   1d5da:	f840 c003 	str.w	ip, [r0, r3]
   1d5de:	3304      	adds	r3, #4
   1d5e0:	eb01 0c03 	add.w	ip, r1, r3
   1d5e4:	4562      	cmp	r2, ip
   1d5e6:	d8f6      	bhi.n	1d5d6 <__copybits+0x1e>
   1d5e8:	43c9      	mvns	r1, r1
   1d5ea:	188a      	adds	r2, r1, r2
   1d5ec:	f022 0203 	bic.w	r2, r2, #3	; 0x3
   1d5f0:	3204      	adds	r2, #4
   1d5f2:	1880      	adds	r0, r0, r2
   1d5f4:	4284      	cmp	r4, r0
   1d5f6:	d904      	bls.n	1d602 <__copybits+0x4a>
   1d5f8:	2300      	movs	r3, #0
   1d5fa:	f840 3b04 	str.w	r3, [r0], #4
   1d5fe:	4284      	cmp	r4, r0
   1d600:	d8fb      	bhi.n	1d5fa <__copybits+0x42>
   1d602:	bc10      	pop	{r4}
   1d604:	4770      	bx	lr
   1d606:	46c0      	nop			(mov r8, r8)

0001d608 <__any_on>:
   1d608:	6902      	ldr	r2, [r0, #16]
   1d60a:	114b      	asrs	r3, r1, #5
   1d60c:	429a      	cmp	r2, r3
   1d60e:	bfb8      	it	lt
   1d610:	4613      	movlt	r3, r2
   1d612:	db00      	blt.n	1d616 <__any_on+0xe>
   1d614:	dc12      	bgt.n	1d63c <__any_on+0x34>
   1d616:	3305      	adds	r3, #5
   1d618:	f100 0114 	add.w	r1, r0, #20	; 0x14
   1d61c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   1d620:	4281      	cmp	r1, r0
   1d622:	d218      	bcs.n	1d656 <__any_on+0x4e>
   1d624:	f850 2c04 	ldr.w	r2, [r0, #-4]
   1d628:	1f03      	subs	r3, r0, #4
   1d62a:	b92a      	cbnz	r2, 1d638 <__any_on+0x30>
   1d62c:	4299      	cmp	r1, r3
   1d62e:	d212      	bcs.n	1d656 <__any_on+0x4e>
   1d630:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   1d634:	2a00      	cmp	r2, #0
   1d636:	d0f9      	beq.n	1d62c <__any_on+0x24>
   1d638:	2001      	movs	r0, #1
   1d63a:	4770      	bx	lr
   1d63c:	f011 011f 	ands.w	r1, r1, #31	; 0x1f
   1d640:	d0e9      	beq.n	1d616 <__any_on+0xe>
   1d642:	1d5a      	adds	r2, r3, #5
   1d644:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   1d648:	fa22 fc01 	lsr.w	ip, r2, r1
   1d64c:	fa0c f101 	lsl.w	r1, ip, r1
   1d650:	4291      	cmp	r1, r2
   1d652:	d1f1      	bne.n	1d638 <__any_on+0x30>
   1d654:	e7df      	b.n	1d616 <__any_on+0xe>
   1d656:	2000      	movs	r0, #0
   1d658:	e7ef      	b.n	1d63a <__any_on+0x32>
   1d65a:	46c0      	nop			(mov r8, r8)

0001d65c <_Bfree>:
   1d65c:	b530      	push	{r4, r5, lr}
   1d65e:	6a45      	ldr	r5, [r0, #36]
   1d660:	b081      	sub	sp, #4
   1d662:	4604      	mov	r4, r0
   1d664:	b155      	cbz	r5, 1d67c <_Bfree+0x20>
   1d666:	b139      	cbz	r1, 1d678 <_Bfree+0x1c>
   1d668:	6a63      	ldr	r3, [r4, #36]
   1d66a:	684a      	ldr	r2, [r1, #4]
   1d66c:	68db      	ldr	r3, [r3, #12]
   1d66e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   1d672:	6008      	str	r0, [r1, #0]
   1d674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   1d678:	b001      	add	sp, #4
   1d67a:	bd30      	pop	{r4, r5, pc}
   1d67c:	2010      	movs	r0, #16
   1d67e:	9100      	str	r1, [sp, #0]
   1d680:	f7ff fd90 	bl	1d1a4 <malloc>
   1d684:	9900      	ldr	r1, [sp, #0]
   1d686:	6260      	str	r0, [r4, #36]
   1d688:	6045      	str	r5, [r0, #4]
   1d68a:	6085      	str	r5, [r0, #8]
   1d68c:	6005      	str	r5, [r0, #0]
   1d68e:	60c5      	str	r5, [r0, #12]
   1d690:	e7e9      	b.n	1d666 <_Bfree+0xa>
   1d692:	46c0      	nop			(mov r8, r8)

0001d694 <_Balloc>:
   1d694:	b570      	push	{r4, r5, r6, lr}
   1d696:	6a44      	ldr	r4, [r0, #36]
   1d698:	4606      	mov	r6, r0
   1d69a:	460d      	mov	r5, r1
   1d69c:	b164      	cbz	r4, 1d6b8 <_Balloc+0x24>
   1d69e:	68e3      	ldr	r3, [r4, #12]
   1d6a0:	b1a3      	cbz	r3, 1d6cc <_Balloc+0x38>
   1d6a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
   1d6a6:	2800      	cmp	r0, #0
   1d6a8:	d01c      	beq.n	1d6e4 <_Balloc+0x50>
   1d6aa:	6802      	ldr	r2, [r0, #0]
   1d6ac:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
   1d6b0:	2300      	movs	r3, #0
   1d6b2:	6103      	str	r3, [r0, #16]
   1d6b4:	60c3      	str	r3, [r0, #12]
   1d6b6:	bd70      	pop	{r4, r5, r6, pc}
   1d6b8:	2010      	movs	r0, #16
   1d6ba:	f7ff fd73 	bl	1d1a4 <malloc>
   1d6be:	2300      	movs	r3, #0
   1d6c0:	4604      	mov	r4, r0
   1d6c2:	6270      	str	r0, [r6, #36]
   1d6c4:	6043      	str	r3, [r0, #4]
   1d6c6:	6083      	str	r3, [r0, #8]
   1d6c8:	6003      	str	r3, [r0, #0]
   1d6ca:	60c3      	str	r3, [r0, #12]
   1d6cc:	4630      	mov	r0, r6
   1d6ce:	2104      	movs	r1, #4
   1d6d0:	2210      	movs	r2, #16
   1d6d2:	f000 fd0b 	bl	1e0ec <_calloc_r>
   1d6d6:	6a73      	ldr	r3, [r6, #36]
   1d6d8:	60e0      	str	r0, [r4, #12]
   1d6da:	68db      	ldr	r3, [r3, #12]
   1d6dc:	2b00      	cmp	r3, #0
   1d6de:	d1e0      	bne.n	1d6a2 <_Balloc+0xe>
   1d6e0:	4618      	mov	r0, r3
   1d6e2:	e7e8      	b.n	1d6b6 <_Balloc+0x22>
   1d6e4:	2101      	movs	r1, #1
   1d6e6:	4630      	mov	r0, r6
   1d6e8:	fa11 f405 	lsls.w	r4, r1, r5
   1d6ec:	1d62      	adds	r2, r4, #5
   1d6ee:	0092      	lsls	r2, r2, #2
   1d6f0:	f000 fcfc 	bl	1e0ec <_calloc_r>
   1d6f4:	2800      	cmp	r0, #0
   1d6f6:	d0de      	beq.n	1d6b6 <_Balloc+0x22>
   1d6f8:	6045      	str	r5, [r0, #4]
   1d6fa:	6084      	str	r4, [r0, #8]
   1d6fc:	e7d8      	b.n	1d6b0 <_Balloc+0x1c>
   1d6fe:	46c0      	nop			(mov r8, r8)

0001d700 <__d2b>:
   1d700:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   1d704:	b082      	sub	sp, #8
   1d706:	460c      	mov	r4, r1
   1d708:	2101      	movs	r1, #1
   1d70a:	461f      	mov	r7, r3
   1d70c:	4615      	mov	r5, r2
   1d70e:	9e09      	ldr	r6, [sp, #36]
   1d710:	f7ff ffc0 	bl	1d694 <_Balloc>
   1d714:	f024 4200 	bic.w	r2, r4, #2147483648	; 0x80000000
   1d718:	f024 437f 	bic.w	r3, r4, #4278190080	; 0xff000000
   1d71c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1d720:	9300      	str	r3, [sp, #0]
   1d722:	ea5f 5a12 	movs.w	sl, r2, lsr #20
   1d726:	bf1c      	itt	ne
   1d728:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
   1d72c:	9300      	strne	r3, [sp, #0]
   1d72e:	4680      	mov	r8, r0
   1d730:	b31d      	cbz	r5, 1d77a <__d2b+0x7a>
   1d732:	a802      	add	r0, sp, #8
   1d734:	f840 5d04 	str.w	r5, [r0, #-4]!
   1d738:	f7ff fe32 	bl	1d3a0 <__lo0bits>
   1d73c:	2800      	cmp	r0, #0
   1d73e:	d136      	bne.n	1d7ae <__d2b+0xae>
   1d740:	9b01      	ldr	r3, [sp, #4]
   1d742:	f8c8 3014 	str.w	r3, [r8, #20]
   1d746:	9c00      	ldr	r4, [sp, #0]
   1d748:	f8c8 4018 	str.w	r4, [r8, #24]
   1d74c:	2c00      	cmp	r4, #0
   1d74e:	bf14      	ite	ne
   1d750:	2402      	movne	r4, #2
   1d752:	2401      	moveq	r4, #1
   1d754:	f8c8 4010 	str.w	r4, [r8, #16]
   1d758:	f1ba 0f00 	cmp.w	sl, #0	; 0x0
   1d75c:	d01a      	beq.n	1d794 <__d2b+0x94>
   1d75e:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
   1d762:	f1aa 0a03 	sub.w	sl, sl, #3	; 0x3
   1d766:	4482      	add	sl, r0
   1d768:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   1d76c:	f8c7 a000 	str.w	sl, [r7]
   1d770:	6030      	str	r0, [r6, #0]
   1d772:	4640      	mov	r0, r8
   1d774:	b002      	add	sp, #8
   1d776:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   1d77a:	4668      	mov	r0, sp
   1d77c:	2401      	movs	r4, #1
   1d77e:	f7ff fe0f 	bl	1d3a0 <__lo0bits>
   1d782:	9b00      	ldr	r3, [sp, #0]
   1d784:	f8c8 4010 	str.w	r4, [r8, #16]
   1d788:	f8c8 3014 	str.w	r3, [r8, #20]
   1d78c:	3020      	adds	r0, #32
   1d78e:	f1ba 0f00 	cmp.w	sl, #0	; 0x0
   1d792:	d1e4      	bne.n	1d75e <__d2b+0x5e>
   1d794:	1d23      	adds	r3, r4, #4
   1d796:	f5a0 6086 	sub.w	r0, r0, #1072	; 0x430
   1d79a:	3802      	subs	r0, #2
   1d79c:	6038      	str	r0, [r7, #0]
   1d79e:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
   1d7a2:	0164      	lsls	r4, r4, #5
   1d7a4:	f7ff fddc 	bl	1d360 <__hi0bits>
   1d7a8:	1a24      	subs	r4, r4, r0
   1d7aa:	6034      	str	r4, [r6, #0]
   1d7ac:	e7e1      	b.n	1d772 <__d2b+0x72>
   1d7ae:	9c00      	ldr	r4, [sp, #0]
   1d7b0:	f1c0 0320 	rsb	r3, r0, #32	; 0x20
   1d7b4:	9a01      	ldr	r2, [sp, #4]
   1d7b6:	fa14 f303 	lsls.w	r3, r4, r3
   1d7ba:	40c4      	lsrs	r4, r0
   1d7bc:	4313      	orrs	r3, r2
   1d7be:	f8c8 3014 	str.w	r3, [r8, #20]
   1d7c2:	9400      	str	r4, [sp, #0]
   1d7c4:	e7c0      	b.n	1d748 <__d2b+0x48>
   1d7c6:	46c0      	nop			(mov r8, r8)

0001d7c8 <__mdiff>:
   1d7c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1d7cc:	6913      	ldr	r3, [r2, #16]
   1d7ce:	690f      	ldr	r7, [r1, #16]
   1d7d0:	460c      	mov	r4, r1
   1d7d2:	4615      	mov	r5, r2
   1d7d4:	1aff      	subs	r7, r7, r3
   1d7d6:	2f00      	cmp	r7, #0
   1d7d8:	d04d      	beq.n	1d876 <__mdiff+0xae>
   1d7da:	db66      	blt.n	1d8aa <__mdiff+0xe2>
   1d7dc:	2700      	movs	r7, #0
   1d7de:	f101 0614 	add.w	r6, r1, #20	; 0x14
   1d7e2:	6861      	ldr	r1, [r4, #4]
   1d7e4:	f7ff ff56 	bl	1d694 <_Balloc>
   1d7e8:	f105 0114 	add.w	r1, r5, #20	; 0x14
   1d7ec:	2200      	movs	r2, #0
   1d7ee:	60c7      	str	r7, [r0, #12]
   1d7f0:	6927      	ldr	r7, [r4, #16]
   1d7f2:	1d7b      	adds	r3, r7, #5
   1d7f4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
   1d7f8:	692b      	ldr	r3, [r5, #16]
   1d7fa:	3305      	adds	r3, #5
   1d7fc:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   1d800:	f100 0314 	add.w	r3, r0, #20	; 0x14
   1d804:	f851 ab04 	ldr.w	sl, [r1], #4
   1d808:	f856 cb04 	ldr.w	ip, [r6], #4
   1d80c:	428d      	cmp	r5, r1
   1d80e:	fa1f f88a 	uxth.w	r8, sl
   1d812:	ea4f 4a1a 	mov.w	sl, sl, lsr #16
   1d816:	fa1f f98c 	uxth.w	r9, ip
   1d81a:	ebca 4c1c 	rsb	ip, sl, ip, lsr #16
   1d81e:	ebc8 0809 	rsb	r8, r8, r9
   1d822:	4490      	add	r8, r2
   1d824:	eb0c 4c28 	add.w	ip, ip, r8, asr #16
   1d828:	fa1f f888 	uxth.w	r8, r8
   1d82c:	ea4f 422c 	mov.w	r2, ip, asr #16
   1d830:	ea48 4c0c 	orr.w	ip, r8, ip, lsl #16
   1d834:	f843 cb04 	str.w	ip, [r3], #4
   1d838:	d8e4      	bhi.n	1d804 <__mdiff+0x3c>
   1d83a:	42a6      	cmp	r6, r4
   1d83c:	d210      	bcs.n	1d860 <__mdiff+0x98>
   1d83e:	f856 1b04 	ldr.w	r1, [r6], #4
   1d842:	fa1f fc81 	uxth.w	ip, r1
   1d846:	0c09      	lsrs	r1, r1, #16
   1d848:	4494      	add	ip, r2
   1d84a:	eb01 412c 	add.w	r1, r1, ip, asr #16
   1d84e:	fa1f fc8c 	uxth.w	ip, ip
   1d852:	140a      	asrs	r2, r1, #16
   1d854:	42b4      	cmp	r4, r6
   1d856:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   1d85a:	f843 1b04 	str.w	r1, [r3], #4
   1d85e:	d8ee      	bhi.n	1d83e <__mdiff+0x76>
   1d860:	f853 2c04 	ldr.w	r2, [r3, #-4]
   1d864:	b92a      	cbnz	r2, 1d872 <__mdiff+0xaa>
   1d866:	f853 2c08 	ldr.w	r2, [r3, #-8]
   1d86a:	3f01      	subs	r7, #1
   1d86c:	3b04      	subs	r3, #4
   1d86e:	2a00      	cmp	r2, #0
   1d870:	d0f9      	beq.n	1d866 <__mdiff+0x9e>
   1d872:	6107      	str	r7, [r0, #16]
   1d874:	e016      	b.n	1d8a4 <__mdiff+0xdc>
   1d876:	1d5a      	adds	r2, r3, #5
   1d878:	f101 0614 	add.w	r6, r1, #20	; 0x14
   1d87c:	0092      	lsls	r2, r2, #2
   1d87e:	188b      	adds	r3, r1, r2
   1d880:	18aa      	adds	r2, r5, r2
   1d882:	f853 cc04 	ldr.w	ip, [r3, #-4]
   1d886:	f852 1c04 	ldr.w	r1, [r2, #-4]
   1d88a:	458c      	cmp	ip, r1
   1d88c:	d10c      	bne.n	1d8a8 <__mdiff+0xe0>
   1d88e:	3b04      	subs	r3, #4
   1d890:	3a04      	subs	r2, #4
   1d892:	429e      	cmp	r6, r3
   1d894:	d3f5      	bcc.n	1d882 <__mdiff+0xba>
   1d896:	2100      	movs	r1, #0
   1d898:	f7ff fefc 	bl	1d694 <_Balloc>
   1d89c:	2301      	movs	r3, #1
   1d89e:	6103      	str	r3, [r0, #16]
   1d8a0:	2300      	movs	r3, #0
   1d8a2:	6143      	str	r3, [r0, #20]
   1d8a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1d8a8:	d29b      	bcs.n	1d7e2 <__mdiff+0x1a>
   1d8aa:	4623      	mov	r3, r4
   1d8ac:	462c      	mov	r4, r5
   1d8ae:	2701      	movs	r7, #1
   1d8b0:	461d      	mov	r5, r3
   1d8b2:	f104 0614 	add.w	r6, r4, #20	; 0x14
   1d8b6:	e794      	b.n	1d7e2 <__mdiff+0x1a>

0001d8b8 <__lshift>:
   1d8b8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   1d8bc:	460c      	mov	r4, r1
   1d8be:	ea4f 1762 	mov.w	r7, r2, asr #5
   1d8c2:	4605      	mov	r5, r0
   1d8c4:	6926      	ldr	r6, [r4, #16]
   1d8c6:	4692      	mov	sl, r2
   1d8c8:	68a3      	ldr	r3, [r4, #8]
   1d8ca:	3601      	adds	r6, #1
   1d8cc:	6849      	ldr	r1, [r1, #4]
   1d8ce:	19f6      	adds	r6, r6, r7
   1d8d0:	429e      	cmp	r6, r3
   1d8d2:	dd03      	ble.n	1d8dc <__lshift+0x24>
   1d8d4:	005b      	lsls	r3, r3, #1
   1d8d6:	3101      	adds	r1, #1
   1d8d8:	429e      	cmp	r6, r3
   1d8da:	dcfb      	bgt.n	1d8d4 <__lshift+0x1c>
   1d8dc:	4628      	mov	r0, r5
   1d8de:	f7ff fed9 	bl	1d694 <_Balloc>
   1d8e2:	2f00      	cmp	r7, #0
   1d8e4:	4680      	mov	r8, r0
   1d8e6:	f100 0214 	add.w	r2, r0, #20	; 0x14
   1d8ea:	dd09      	ble.n	1d900 <__lshift+0x48>
   1d8ec:	2300      	movs	r3, #0
   1d8ee:	4619      	mov	r1, r3
   1d8f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   1d8f4:	3301      	adds	r3, #1
   1d8f6:	42bb      	cmp	r3, r7
   1d8f8:	d1fa      	bne.n	1d8f0 <__lshift+0x38>
   1d8fa:	3305      	adds	r3, #5
   1d8fc:	eb08 0283 	add.w	r2, r8, r3, lsl #2
   1d900:	6920      	ldr	r0, [r4, #16]
   1d902:	f104 0314 	add.w	r3, r4, #20	; 0x14
   1d906:	3005      	adds	r0, #5
   1d908:	f01a 0a1f 	ands.w	sl, sl, #31	; 0x1f
   1d90c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   1d910:	d01d      	beq.n	1d94e <__lshift+0x96>
   1d912:	f1ca 0e20 	rsb	lr, sl, #32	; 0x20
   1d916:	2100      	movs	r1, #0
   1d918:	f8d3 c000 	ldr.w	ip, [r3]
   1d91c:	fa0c fc0a 	lsl.w	ip, ip, sl
   1d920:	ea41 010c 	orr.w	r1, r1, ip
   1d924:	f842 1b04 	str.w	r1, [r2], #4
   1d928:	f853 1b04 	ldr.w	r1, [r3], #4
   1d92c:	4298      	cmp	r0, r3
   1d92e:	fa21 f10e 	lsr.w	r1, r1, lr
   1d932:	d8f1      	bhi.n	1d918 <__lshift+0x60>
   1d934:	6011      	str	r1, [r2, #0]
   1d936:	b101      	cbz	r1, 1d93a <__lshift+0x82>
   1d938:	3601      	adds	r6, #1
   1d93a:	4628      	mov	r0, r5
   1d93c:	3e01      	subs	r6, #1
   1d93e:	4621      	mov	r1, r4
   1d940:	f8c8 6010 	str.w	r6, [r8, #16]
   1d944:	f7ff fe8a 	bl	1d65c <_Bfree>
   1d948:	4640      	mov	r0, r8
   1d94a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   1d94e:	f853 100a 	ldr.w	r1, [r3, sl]
   1d952:	f842 100a 	str.w	r1, [r2, sl]
   1d956:	f10a 0a04 	add.w	sl, sl, #4	; 0x4
   1d95a:	eb03 010a 	add.w	r1, r3, sl
   1d95e:	4288      	cmp	r0, r1
   1d960:	d9eb      	bls.n	1d93a <__lshift+0x82>
   1d962:	f853 100a 	ldr.w	r1, [r3, sl]
   1d966:	f842 100a 	str.w	r1, [r2, sl]
   1d96a:	f10a 0a04 	add.w	sl, sl, #4	; 0x4
   1d96e:	eb03 010a 	add.w	r1, r3, sl
   1d972:	4288      	cmp	r0, r1
   1d974:	d8eb      	bhi.n	1d94e <__lshift+0x96>
   1d976:	e7e0      	b.n	1d93a <__lshift+0x82>

0001d978 <__multiply>:
   1d978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d97c:	f8d1 8010 	ldr.w	r8, [r1, #16]
   1d980:	6916      	ldr	r6, [r2, #16]
   1d982:	460d      	mov	r5, r1
   1d984:	4617      	mov	r7, r2
   1d986:	b085      	sub	sp, #20
   1d988:	45b0      	cmp	r8, r6
   1d98a:	bfb5      	itete	lt
   1d98c:	4615      	movlt	r5, r2
   1d98e:	4633      	movge	r3, r6
   1d990:	460b      	movlt	r3, r1
   1d992:	4646      	movge	r6, r8
   1d994:	bfb4      	ite	lt
   1d996:	461f      	movlt	r7, r3
   1d998:	4698      	movge	r8, r3
   1d99a:	68ab      	ldr	r3, [r5, #8]
   1d99c:	eb08 0406 	add.w	r4, r8, r6
   1d9a0:	6869      	ldr	r1, [r5, #4]
   1d9a2:	429c      	cmp	r4, r3
   1d9a4:	bfc8      	it	gt
   1d9a6:	3101      	addgt	r1, #1
   1d9a8:	f7ff fe74 	bl	1d694 <_Balloc>
   1d9ac:	1d63      	adds	r3, r4, #5
   1d9ae:	f100 0b14 	add.w	fp, r0, #20	; 0x14
   1d9b2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   1d9b6:	459b      	cmp	fp, r3
   1d9b8:	9002      	str	r0, [sp, #8]
   1d9ba:	9303      	str	r3, [sp, #12]
   1d9bc:	d206      	bcs.n	1d9cc <__multiply+0x54>
   1d9be:	9903      	ldr	r1, [sp, #12]
   1d9c0:	465b      	mov	r3, fp
   1d9c2:	2200      	movs	r2, #0
   1d9c4:	f843 2b04 	str.w	r2, [r3], #4
   1d9c8:	4299      	cmp	r1, r3
   1d9ca:	d8fb      	bhi.n	1d9c4 <__multiply+0x4c>
   1d9cc:	f108 0805 	add.w	r8, r8, #5	; 0x5
   1d9d0:	f107 0914 	add.w	r9, r7, #20	; 0x14
   1d9d4:	3605      	adds	r6, #5
   1d9d6:	f105 0214 	add.w	r2, r5, #20	; 0x14
   1d9da:	eb07 0888 	add.w	r8, r7, r8, lsl #2
   1d9de:	9201      	str	r2, [sp, #4]
   1d9e0:	45c1      	cmp	r9, r8
   1d9e2:	eb05 0686 	add.w	r6, r5, r6, lsl #2
   1d9e6:	f8cd 8000 	str.w	r8, [sp]
   1d9ea:	d251      	bcs.n	1da90 <__multiply+0x118>
   1d9ec:	f04f 0a00 	mov.w	sl, #0	; 0x0
   1d9f0:	9404      	str	r4, [sp, #16]
   1d9f2:	f859 c00a 	ldr.w	ip, [r9, sl]
   1d9f6:	eb0b 080a 	add.w	r8, fp, sl
   1d9fa:	fa1f f48c 	uxth.w	r4, ip
   1d9fe:	b1f4      	cbz	r4, 1da3e <__multiply+0xc6>
   1da00:	9a01      	ldr	r2, [sp, #4]
   1da02:	4643      	mov	r3, r8
   1da04:	f04f 0c00 	mov.w	ip, #0	; 0x0
   1da08:	f852 0b04 	ldr.w	r0, [r2], #4
   1da0c:	6819      	ldr	r1, [r3, #0]
   1da0e:	b287      	uxth	r7, r0
   1da10:	0c00      	lsrs	r0, r0, #16
   1da12:	b28d      	uxth	r5, r1
   1da14:	0c09      	lsrs	r1, r1, #16
   1da16:	4296      	cmp	r6, r2
   1da18:	fb04 5507 	mla	r5, r4, r7, r5
   1da1c:	fb04 1100 	mla	r1, r4, r0, r1
   1da20:	4465      	add	r5, ip
   1da22:	eb01 4115 	add.w	r1, r1, r5, lsr #16
   1da26:	b2ad      	uxth	r5, r5
   1da28:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1da2c:	ea4f 4c11 	mov.w	ip, r1, lsr #16
   1da30:	f843 5b04 	str.w	r5, [r3], #4
   1da34:	d8e8      	bhi.n	1da08 <__multiply+0x90>
   1da36:	f8c3 c000 	str.w	ip, [r3]
   1da3a:	f859 c00a 	ldr.w	ip, [r9, sl]
   1da3e:	ea5f 4c1c 	movs.w	ip, ip, lsr #16
   1da42:	d01d      	beq.n	1da80 <__multiply+0x108>
   1da44:	f85b 200a 	ldr.w	r2, [fp, sl]
   1da48:	2000      	movs	r0, #0
   1da4a:	9b01      	ldr	r3, [sp, #4]
   1da4c:	4611      	mov	r1, r2
   1da4e:	881c      	ldrh	r4, [r3, #0]
   1da50:	b292      	uxth	r2, r2
   1da52:	fb04 000c 	mla	r0, r4, ip, r0
   1da56:	eb00 4011 	add.w	r0, r0, r1, lsr #16
   1da5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   1da5e:	f8c8 2000 	str.w	r2, [r8]
   1da62:	f858 1f04 	ldr.w	r1, [r8, #4]!
   1da66:	f853 2b04 	ldr.w	r2, [r3], #4
   1da6a:	b28c      	uxth	r4, r1
   1da6c:	0c12      	lsrs	r2, r2, #16
   1da6e:	fb02 420c 	mla	r2, r2, ip, r4
   1da72:	eb02 4210 	add.w	r2, r2, r0, lsr #16
   1da76:	0c10      	lsrs	r0, r2, #16
   1da78:	429e      	cmp	r6, r3
   1da7a:	d8e8      	bhi.n	1da4e <__multiply+0xd6>
   1da7c:	f8c8 2000 	str.w	r2, [r8]
   1da80:	f10a 0a04 	add.w	sl, sl, #4	; 0x4
   1da84:	9a00      	ldr	r2, [sp, #0]
   1da86:	eb09 030a 	add.w	r3, r9, sl
   1da8a:	429a      	cmp	r2, r3
   1da8c:	d8b1      	bhi.n	1d9f2 <__multiply+0x7a>
   1da8e:	9c04      	ldr	r4, [sp, #16]
   1da90:	2c00      	cmp	r4, #0
   1da92:	dd0c      	ble.n	1daae <__multiply+0x136>
   1da94:	9a03      	ldr	r2, [sp, #12]
   1da96:	f852 3c04 	ldr.w	r3, [r2, #-4]
   1da9a:	b943      	cbnz	r3, 1daae <__multiply+0x136>
   1da9c:	4613      	mov	r3, r2
   1da9e:	e003      	b.n	1daa8 <__multiply+0x130>
   1daa0:	f853 2c08 	ldr.w	r2, [r3, #-8]
   1daa4:	3b04      	subs	r3, #4
   1daa6:	b912      	cbnz	r2, 1daae <__multiply+0x136>
   1daa8:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
   1daac:	d1f8      	bne.n	1daa0 <__multiply+0x128>
   1daae:	9b02      	ldr	r3, [sp, #8]
   1dab0:	4618      	mov	r0, r3
   1dab2:	611c      	str	r4, [r3, #16]
   1dab4:	b005      	add	sp, #20
   1dab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1daba:	46c0      	nop			(mov r8, r8)

0001dabc <__i2b>:
   1dabc:	b510      	push	{r4, lr}
   1dabe:	460c      	mov	r4, r1
   1dac0:	2101      	movs	r1, #1
   1dac2:	f7ff fde7 	bl	1d694 <_Balloc>
   1dac6:	2301      	movs	r3, #1
   1dac8:	6144      	str	r4, [r0, #20]
   1daca:	6103      	str	r3, [r0, #16]
   1dacc:	bd10      	pop	{r4, pc}
   1dace:	46c0      	nop			(mov r8, r8)

0001dad0 <__multadd>:
   1dad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1dad4:	460c      	mov	r4, r1
   1dad6:	690e      	ldr	r6, [r1, #16]
   1dad8:	f101 0814 	add.w	r8, r1, #20	; 0x14
   1dadc:	2100      	movs	r1, #0
   1dade:	4605      	mov	r5, r0
   1dae0:	b081      	sub	sp, #4
   1dae2:	4608      	mov	r0, r1
   1dae4:	f858 c001 	ldr.w	ip, [r8, r1]
   1dae8:	3001      	adds	r0, #1
   1daea:	fa1f f78c 	uxth.w	r7, ip
   1daee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   1daf2:	fb07 3702 	mla	r7, r7, r2, r3
   1daf6:	fb0c fc02 	mul.w	ip, ip, r2
   1dafa:	eb0c 4c17 	add.w	ip, ip, r7, lsr #16
   1dafe:	b2bf      	uxth	r7, r7
   1db00:	ea4f 431c 	mov.w	r3, ip, lsr #16
   1db04:	eb07 4c0c 	add.w	ip, r7, ip, lsl #16
   1db08:	f848 c001 	str.w	ip, [r8, r1]
   1db0c:	3104      	adds	r1, #4
   1db0e:	4286      	cmp	r6, r0
   1db10:	dce8      	bgt.n	1dae4 <__multadd+0x14>
   1db12:	b13b      	cbz	r3, 1db24 <__multadd+0x54>
   1db14:	68a2      	ldr	r2, [r4, #8]
   1db16:	4296      	cmp	r6, r2
   1db18:	da08      	bge.n	1db2c <__multadd+0x5c>
   1db1a:	1d72      	adds	r2, r6, #5
   1db1c:	3601      	adds	r6, #1
   1db1e:	6126      	str	r6, [r4, #16]
   1db20:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
   1db24:	4620      	mov	r0, r4
   1db26:	b001      	add	sp, #4
   1db28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1db2c:	6861      	ldr	r1, [r4, #4]
   1db2e:	4628      	mov	r0, r5
   1db30:	9300      	str	r3, [sp, #0]
   1db32:	3101      	adds	r1, #1
   1db34:	f7ff fdae 	bl	1d694 <_Balloc>
   1db38:	6922      	ldr	r2, [r4, #16]
   1db3a:	f104 010c 	add.w	r1, r4, #12	; 0xc
   1db3e:	3202      	adds	r2, #2
   1db40:	0092      	lsls	r2, r2, #2
   1db42:	4607      	mov	r7, r0
   1db44:	f100 000c 	add.w	r0, r0, #12	; 0xc
   1db48:	f7ff fb68 	bl	1d21c <memcpy>
   1db4c:	4621      	mov	r1, r4
   1db4e:	4628      	mov	r0, r5
   1db50:	463c      	mov	r4, r7
   1db52:	f7ff fd83 	bl	1d65c <_Bfree>
   1db56:	9b00      	ldr	r3, [sp, #0]
   1db58:	e7df      	b.n	1db1a <__multadd+0x4a>
   1db5a:	46c0      	nop			(mov r8, r8)

0001db5c <__pow5mult>:
   1db5c:	f012 0303 	ands.w	r3, r2, #3	; 0x3
   1db60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1db64:	4604      	mov	r4, r0
   1db66:	4688      	mov	r8, r1
   1db68:	4615      	mov	r5, r2
   1db6a:	d12c      	bne.n	1dbc6 <__pow5mult+0x6a>
   1db6c:	10ad      	asrs	r5, r5, #2
   1db6e:	d01e      	beq.n	1dbae <__pow5mult+0x52>
   1db70:	6a66      	ldr	r6, [r4, #36]
   1db72:	2e00      	cmp	r6, #0
   1db74:	d031      	beq.n	1dbda <__pow5mult+0x7e>
   1db76:	68b7      	ldr	r7, [r6, #8]
   1db78:	2f00      	cmp	r7, #0
   1db7a:	d038      	beq.n	1dbee <__pow5mult+0x92>
   1db7c:	f015 0f01 	tst.w	r5, #1	; 0x1
   1db80:	d108      	bne.n	1db94 <__pow5mult+0x38>
   1db82:	106d      	asrs	r5, r5, #1
   1db84:	d013      	beq.n	1dbae <__pow5mult+0x52>
   1db86:	683e      	ldr	r6, [r7, #0]
   1db88:	b1a6      	cbz	r6, 1dbb4 <__pow5mult+0x58>
   1db8a:	4630      	mov	r0, r6
   1db8c:	4607      	mov	r7, r0
   1db8e:	f015 0f01 	tst.w	r5, #1	; 0x1
   1db92:	d0f6      	beq.n	1db82 <__pow5mult+0x26>
   1db94:	4641      	mov	r1, r8
   1db96:	463a      	mov	r2, r7
   1db98:	4620      	mov	r0, r4
   1db9a:	f7ff feed 	bl	1d978 <__multiply>
   1db9e:	4641      	mov	r1, r8
   1dba0:	4606      	mov	r6, r0
   1dba2:	4620      	mov	r0, r4
   1dba4:	f7ff fd5a 	bl	1d65c <_Bfree>
   1dba8:	106d      	asrs	r5, r5, #1
   1dbaa:	46b0      	mov	r8, r6
   1dbac:	d1eb      	bne.n	1db86 <__pow5mult+0x2a>
   1dbae:	4640      	mov	r0, r8
   1dbb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1dbb4:	4639      	mov	r1, r7
   1dbb6:	463a      	mov	r2, r7
   1dbb8:	4620      	mov	r0, r4
   1dbba:	f7ff fedd 	bl	1d978 <__multiply>
   1dbbe:	6038      	str	r0, [r7, #0]
   1dbc0:	4607      	mov	r7, r0
   1dbc2:	6006      	str	r6, [r0, #0]
   1dbc4:	e7e3      	b.n	1db8e <__pow5mult+0x32>
   1dbc6:	4a0f      	ldr	r2, [pc, #60]	(1dc04 <__pow5mult+0xa8>)
   1dbc8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   1dbcc:	f8d3 20c4 	ldr.w	r2, [r3, #196]
   1dbd0:	2300      	movs	r3, #0
   1dbd2:	f7ff ff7d 	bl	1dad0 <__multadd>
   1dbd6:	4680      	mov	r8, r0
   1dbd8:	e7c8      	b.n	1db6c <__pow5mult+0x10>
   1dbda:	2010      	movs	r0, #16
   1dbdc:	f7ff fae2 	bl	1d1a4 <malloc>
   1dbe0:	2300      	movs	r3, #0
   1dbe2:	4606      	mov	r6, r0
   1dbe4:	6260      	str	r0, [r4, #36]
   1dbe6:	6043      	str	r3, [r0, #4]
   1dbe8:	6083      	str	r3, [r0, #8]
   1dbea:	6003      	str	r3, [r0, #0]
   1dbec:	60c3      	str	r3, [r0, #12]
   1dbee:	4620      	mov	r0, r4
   1dbf0:	f240 2171 	movw	r1, #625	; 0x271
   1dbf4:	f7ff ff62 	bl	1dabc <__i2b>
   1dbf8:	2300      	movs	r3, #0
   1dbfa:	60b0      	str	r0, [r6, #8]
   1dbfc:	4607      	mov	r7, r0
   1dbfe:	6003      	str	r3, [r0, #0]
   1dc00:	e7bc      	b.n	1db7c <__pow5mult+0x20>
   1dc02:	46c0      	nop			(mov r8, r8)
   1dc04:	0001ef90 	.word	0x0001ef90

0001dc08 <__s2b>:
   1dc08:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   1dc0c:	4688      	mov	r8, r1
   1dc0e:	461e      	mov	r6, r3
   1dc10:	f103 0108 	add.w	r1, r3, #8	; 0x8
   1dc14:	f648 6339 	movw	r3, #36409	; 0x8e39
   1dc18:	4605      	mov	r5, r0
   1dc1a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
   1dc1e:	4617      	mov	r7, r2
   1dc20:	fb83 0201 	smull	r0, r2, r3, r1
   1dc24:	17c9      	asrs	r1, r1, #31
   1dc26:	ebc1 0262 	rsb	r2, r1, r2, asr #1
   1dc2a:	2a01      	cmp	r2, #1
   1dc2c:	dd37      	ble.n	1dc9e <__s2b+0x96>
   1dc2e:	2301      	movs	r3, #1
   1dc30:	2100      	movs	r1, #0
   1dc32:	005b      	lsls	r3, r3, #1
   1dc34:	3101      	adds	r1, #1
   1dc36:	429a      	cmp	r2, r3
   1dc38:	dcfb      	bgt.n	1dc32 <__s2b+0x2a>
   1dc3a:	4628      	mov	r0, r5
   1dc3c:	f7ff fd2a 	bl	1d694 <_Balloc>
   1dc40:	9b07      	ldr	r3, [sp, #28]
   1dc42:	6143      	str	r3, [r0, #20]
   1dc44:	2301      	movs	r3, #1
   1dc46:	2f09      	cmp	r7, #9
   1dc48:	4601      	mov	r1, r0
   1dc4a:	6103      	str	r3, [r0, #16]
   1dc4c:	dd23      	ble.n	1dc96 <__s2b+0x8e>
   1dc4e:	f108 0a09 	add.w	sl, r8, #9	; 0x9
   1dc52:	2409      	movs	r4, #9
   1dc54:	f818 3004 	ldrb.w	r3, [r8, r4]
   1dc58:	220a      	movs	r2, #10
   1dc5a:	4628      	mov	r0, r5
   1dc5c:	3401      	adds	r4, #1
   1dc5e:	3b30      	subs	r3, #48
   1dc60:	f7ff ff36 	bl	1dad0 <__multadd>
   1dc64:	42a7      	cmp	r7, r4
   1dc66:	4601      	mov	r1, r0
   1dc68:	dcf4      	bgt.n	1dc54 <__s2b+0x4c>
   1dc6a:	eb0a 0807 	add.w	r8, sl, r7
   1dc6e:	f1a8 0808 	sub.w	r8, r8, #8	; 0x8
   1dc72:	42be      	cmp	r6, r7
   1dc74:	dd0c      	ble.n	1dc90 <__s2b+0x88>
   1dc76:	2400      	movs	r4, #0
   1dc78:	f818 3004 	ldrb.w	r3, [r8, r4]
   1dc7c:	220a      	movs	r2, #10
   1dc7e:	4628      	mov	r0, r5
   1dc80:	3401      	adds	r4, #1
   1dc82:	3b30      	subs	r3, #48
   1dc84:	f7ff ff24 	bl	1dad0 <__multadd>
   1dc88:	19e3      	adds	r3, r4, r7
   1dc8a:	429e      	cmp	r6, r3
   1dc8c:	4601      	mov	r1, r0
   1dc8e:	dcf3      	bgt.n	1dc78 <__s2b+0x70>
   1dc90:	4608      	mov	r0, r1
   1dc92:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   1dc96:	f108 080a 	add.w	r8, r8, #10	; 0xa
   1dc9a:	2709      	movs	r7, #9
   1dc9c:	e7e9      	b.n	1dc72 <__s2b+0x6a>
   1dc9e:	2100      	movs	r1, #0
   1dca0:	e7cb      	b.n	1dc3a <__s2b+0x32>
   1dca2:	46c0      	nop			(mov r8, r8)

0001dca4 <_read_r>:
   1dca4:	b530      	push	{r4, r5, lr}
   1dca6:	4d09      	ldr	r5, [pc, #36]	(1dccc <_read_r+0x28>)
   1dca8:	4604      	mov	r4, r0
   1dcaa:	2000      	movs	r0, #0
   1dcac:	6028      	str	r0, [r5, #0]
   1dcae:	4608      	mov	r0, r1
   1dcb0:	4611      	mov	r1, r2
   1dcb2:	461a      	mov	r2, r3
   1dcb4:	f7f5 febc 	bl	13a30 <_read>
   1dcb8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1dcbc:	d000      	beq.n	1dcc0 <_read_r+0x1c>
   1dcbe:	bd30      	pop	{r4, r5, pc}
   1dcc0:	682b      	ldr	r3, [r5, #0]
   1dcc2:	2b00      	cmp	r3, #0
   1dcc4:	d0fb      	beq.n	1dcbe <_read_r+0x1a>
   1dcc6:	60e3      	str	r3, [r4, #12]
   1dcc8:	e7f9      	b.n	1dcbe <_read_r+0x1a>
   1dcca:	46c0      	nop			(mov r8, r8)
   1dccc:	20002dd8 	.word	0x20002dd8

0001dcd0 <_realloc_r>:
   1dcd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dcd4:	4606      	mov	r6, r0
   1dcd6:	b081      	sub	sp, #4
   1dcd8:	460d      	mov	r5, r1
   1dcda:	2900      	cmp	r1, #0
   1dcdc:	f000 8122 	beq.w	1df24 <_realloc_r+0x254>
   1dce0:	9200      	str	r2, [sp, #0]
   1dce2:	f7fb fe93 	bl	19a0c <__malloc_lock>
   1dce6:	9a00      	ldr	r2, [sp, #0]
   1dce8:	f1a5 0a08 	sub.w	sl, r5, #8	; 0x8
   1dcec:	f102 040b 	add.w	r4, r2, #11	; 0xb
   1dcf0:	f8da c004 	ldr.w	ip, [sl, #4]
   1dcf4:	2c16      	cmp	r4, #22
   1dcf6:	4660      	mov	r0, ip
   1dcf8:	f200 809a 	bhi.w	1de30 <_realloc_r+0x160>
   1dcfc:	2110      	movs	r1, #16
   1dcfe:	2300      	movs	r3, #0
   1dd00:	460c      	mov	r4, r1
   1dd02:	4294      	cmp	r4, r2
   1dd04:	bf38      	it	cc
   1dd06:	f043 0301 	orrcc.w	r3, r3, #1	; 0x1
   1dd0a:	2b00      	cmp	r3, #0
   1dd0c:	f040 810f 	bne.w	1df2e <_realloc_r+0x25e>
   1dd10:	f02c 0903 	bic.w	r9, ip, #3	; 0x3
   1dd14:	4589      	cmp	r9, r1
   1dd16:	bfa4      	itt	ge
   1dd18:	f10a 0508 	addge.w	r5, sl, #8	; 0x8
   1dd1c:	464f      	movge	r7, r9
   1dd1e:	da70      	bge.n	1de02 <_realloc_r+0x132>
   1dd20:	f8df b338 	ldr.w	fp, [pc, #824]	; 1e05c <_realloc_r+0x38c>
   1dd24:	eb0a 0009 	add.w	r0, sl, r9
   1dd28:	f8db e008 	ldr.w	lr, [fp, #8]
   1dd2c:	4586      	cmp	lr, r0
   1dd2e:	f000 8102 	beq.w	1df36 <_realloc_r+0x266>
   1dd32:	6847      	ldr	r7, [r0, #4]
   1dd34:	f027 0801 	bic.w	r8, r7, #1	; 0x1
   1dd38:	4480      	add	r8, r0
   1dd3a:	f8d8 8004 	ldr.w	r8, [r8, #4]
   1dd3e:	f018 0f01 	tst.w	r8, #1	; 0x1
   1dd42:	d07a      	beq.n	1de3a <_realloc_r+0x16a>
   1dd44:	4618      	mov	r0, r3
   1dd46:	f01c 0f01 	tst.w	ip, #1	; 0x1
   1dd4a:	f040 809e 	bne.w	1de8a <_realloc_r+0x1ba>
   1dd4e:	f855 8c08 	ldr.w	r8, [r5, #-8]
   1dd52:	ebc8 080a 	rsb	r8, r8, sl
   1dd56:	f8d8 7004 	ldr.w	r7, [r8, #4]
   1dd5a:	f027 0703 	bic.w	r7, r7, #3	; 0x3
   1dd5e:	2800      	cmp	r0, #0
   1dd60:	f000 808f 	beq.w	1de82 <_realloc_r+0x1b2>
   1dd64:	4570      	cmp	r0, lr
   1dd66:	f000 8115 	beq.w	1df94 <_realloc_r+0x2c4>
   1dd6a:	eb07 0c09 	add.w	ip, r7, r9
   1dd6e:	eb03 070c 	add.w	r7, r3, ip
   1dd72:	428f      	cmp	r7, r1
   1dd74:	bfb8      	it	lt
   1dd76:	4667      	movlt	r7, ip
   1dd78:	f2c0 8084 	blt.w	1de84 <_realloc_r+0x1b4>
   1dd7c:	68c3      	ldr	r3, [r0, #12]
   1dd7e:	6882      	ldr	r2, [r0, #8]
   1dd80:	60d3      	str	r3, [r2, #12]
   1dd82:	609a      	str	r2, [r3, #8]
   1dd84:	46c2      	mov	sl, r8
   1dd86:	f8d8 300c 	ldr.w	r3, [r8, #12]
   1dd8a:	f85a 2f08 	ldr.w	r2, [sl, #8]!
   1dd8e:	60d3      	str	r3, [r2, #12]
   1dd90:	609a      	str	r2, [r3, #8]
   1dd92:	f1a9 0204 	sub.w	r2, r9, #4	; 0x4
   1dd96:	2a24      	cmp	r2, #36
   1dd98:	f200 80f3 	bhi.w	1df82 <_realloc_r+0x2b2>
   1dd9c:	2a13      	cmp	r2, #19
   1dd9e:	4651      	mov	r1, sl
   1dda0:	d921      	bls.n	1dde6 <_realloc_r+0x116>
   1dda2:	462b      	mov	r3, r5
   1dda4:	f853 1b04 	ldr.w	r1, [r3], #4
   1dda8:	f8c8 1008 	str.w	r1, [r8, #8]
   1ddac:	6869      	ldr	r1, [r5, #4]
   1ddae:	1d1d      	adds	r5, r3, #4
   1ddb0:	2a1b      	cmp	r2, #27
   1ddb2:	f8c8 100c 	str.w	r1, [r8, #12]
   1ddb6:	f108 0110 	add.w	r1, r8, #16	; 0x10
   1ddba:	d914      	bls.n	1dde6 <_realloc_r+0x116>
   1ddbc:	685b      	ldr	r3, [r3, #4]
   1ddbe:	f8c8 3010 	str.w	r3, [r8, #16]
   1ddc2:	1d2b      	adds	r3, r5, #4
   1ddc4:	6869      	ldr	r1, [r5, #4]
   1ddc6:	1d1d      	adds	r5, r3, #4
   1ddc8:	2a24      	cmp	r2, #36
   1ddca:	f8c8 1014 	str.w	r1, [r8, #20]
   1ddce:	f108 0118 	add.w	r1, r8, #24	; 0x18
   1ddd2:	d108      	bne.n	1dde6 <_realloc_r+0x116>
   1ddd4:	685b      	ldr	r3, [r3, #4]
   1ddd6:	f108 0120 	add.w	r1, r8, #32	; 0x20
   1ddda:	f8c8 3018 	str.w	r3, [r8, #24]
   1ddde:	686b      	ldr	r3, [r5, #4]
   1dde0:	3508      	adds	r5, #8
   1dde2:	f8c8 301c 	str.w	r3, [r8, #28]
   1dde6:	462a      	mov	r2, r5
   1dde8:	460b      	mov	r3, r1
   1ddea:	f852 0b04 	ldr.w	r0, [r2], #4
   1ddee:	f843 0b04 	str.w	r0, [r3], #4
   1ddf2:	6868      	ldr	r0, [r5, #4]
   1ddf4:	4655      	mov	r5, sl
   1ddf6:	46c2      	mov	sl, r8
   1ddf8:	6048      	str	r0, [r1, #4]
   1ddfa:	6852      	ldr	r2, [r2, #4]
   1ddfc:	605a      	str	r2, [r3, #4]
   1ddfe:	f8d8 0004 	ldr.w	r0, [r8, #4]
   1de02:	1b3b      	subs	r3, r7, r4
   1de04:	2b0f      	cmp	r3, #15
   1de06:	d827      	bhi.n	1de58 <_realloc_r+0x188>
   1de08:	f000 0001 	and.w	r0, r0, #1	; 0x1
   1de0c:	4338      	orrs	r0, r7
   1de0e:	f8ca 0004 	str.w	r0, [sl, #4]
   1de12:	44ba      	add	sl, r7
   1de14:	f8da 3004 	ldr.w	r3, [sl, #4]
   1de18:	f043 0301 	orr.w	r3, r3, #1	; 0x1
   1de1c:	f8ca 3004 	str.w	r3, [sl, #4]
   1de20:	4630      	mov	r0, r6
   1de22:	462f      	mov	r7, r5
   1de24:	f7fb fdf4 	bl	19a10 <__malloc_unlock>
   1de28:	4638      	mov	r0, r7
   1de2a:	b001      	add	sp, #4
   1de2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1de30:	f024 0407 	bic.w	r4, r4, #7	; 0x7
   1de34:	4621      	mov	r1, r4
   1de36:	0fe3      	lsrs	r3, r4, #31
   1de38:	e763      	b.n	1dd02 <_realloc_r+0x32>
   1de3a:	f027 0303 	bic.w	r3, r7, #3	; 0x3
   1de3e:	eb03 0709 	add.w	r7, r3, r9
   1de42:	428f      	cmp	r7, r1
   1de44:	f6ff af7f 	blt.w	1dd46 <_realloc_r+0x76>
   1de48:	68c3      	ldr	r3, [r0, #12]
   1de4a:	f10a 0508 	add.w	r5, sl, #8	; 0x8
   1de4e:	6882      	ldr	r2, [r0, #8]
   1de50:	4660      	mov	r0, ip
   1de52:	60d3      	str	r3, [r2, #12]
   1de54:	609a      	str	r2, [r3, #8]
   1de56:	e7d4      	b.n	1de02 <_realloc_r+0x132>
   1de58:	eb0a 0104 	add.w	r1, sl, r4
   1de5c:	f043 0201 	orr.w	r2, r3, #1	; 0x1
   1de60:	18cb      	adds	r3, r1, r3
   1de62:	f000 0001 	and.w	r0, r0, #1	; 0x1
   1de66:	ea40 0404 	orr.w	r4, r0, r4
   1de6a:	f8ca 4004 	str.w	r4, [sl, #4]
   1de6e:	604a      	str	r2, [r1, #4]
   1de70:	4630      	mov	r0, r6
   1de72:	685a      	ldr	r2, [r3, #4]
   1de74:	3108      	adds	r1, #8
   1de76:	f042 0201 	orr.w	r2, r2, #1	; 0x1
   1de7a:	605a      	str	r2, [r3, #4]
   1de7c:	f7fe fe6a 	bl	1cb54 <_free_r>
   1de80:	e7ce      	b.n	1de20 <_realloc_r+0x150>
   1de82:	444f      	add	r7, r9
   1de84:	428f      	cmp	r7, r1
   1de86:	f6bf af7d 	bge.w	1dd84 <_realloc_r+0xb4>
   1de8a:	4630      	mov	r0, r6
   1de8c:	4611      	mov	r1, r2
   1de8e:	f7fb faa5 	bl	193dc <_malloc_r>
   1de92:	4607      	mov	r7, r0
   1de94:	2800      	cmp	r0, #0
   1de96:	d041      	beq.n	1df1c <_realloc_r+0x24c>
   1de98:	f1a0 0308 	sub.w	r3, r0, #8	; 0x8
   1de9c:	f8da 0004 	ldr.w	r0, [sl, #4]
   1dea0:	f020 0201 	bic.w	r2, r0, #1	; 0x1
   1dea4:	4452      	add	r2, sl
   1dea6:	4293      	cmp	r3, r2
   1dea8:	f000 80ca 	beq.w	1e040 <_realloc_r+0x370>
   1deac:	f1a9 0204 	sub.w	r2, r9, #4	; 0x4
   1deb0:	2a24      	cmp	r2, #36
   1deb2:	d861      	bhi.n	1df78 <_realloc_r+0x2a8>
   1deb4:	2a13      	cmp	r2, #19
   1deb6:	4629      	mov	r1, r5
   1deb8:	463b      	mov	r3, r7
   1deba:	d921      	bls.n	1df00 <_realloc_r+0x230>
   1debc:	46ac      	mov	ip, r5
   1debe:	4638      	mov	r0, r7
   1dec0:	f85c 3b04 	ldr.w	r3, [ip], #4
   1dec4:	f10c 0104 	add.w	r1, ip, #4	; 0x4
   1dec8:	f840 3b04 	str.w	r3, [r0], #4
   1decc:	686b      	ldr	r3, [r5, #4]
   1dece:	607b      	str	r3, [r7, #4]
   1ded0:	1d03      	adds	r3, r0, #4
   1ded2:	2a1b      	cmp	r2, #27
   1ded4:	d914      	bls.n	1df00 <_realloc_r+0x230>
   1ded6:	f8dc c004 	ldr.w	ip, [ip, #4]
   1deda:	f8c0 c004 	str.w	ip, [r0, #4]
   1dede:	f101 0c04 	add.w	ip, r1, #4	; 0x4
   1dee2:	6849      	ldr	r1, [r1, #4]
   1dee4:	1d18      	adds	r0, r3, #4
   1dee6:	6059      	str	r1, [r3, #4]
   1dee8:	1d03      	adds	r3, r0, #4
   1deea:	2a24      	cmp	r2, #36
   1deec:	f10c 0104 	add.w	r1, ip, #4	; 0x4
   1def0:	d106      	bne.n	1df00 <_realloc_r+0x230>
   1def2:	f8dc 2004 	ldr.w	r2, [ip, #4]
   1def6:	6042      	str	r2, [r0, #4]
   1def8:	684a      	ldr	r2, [r1, #4]
   1defa:	3108      	adds	r1, #8
   1defc:	605a      	str	r2, [r3, #4]
   1defe:	3308      	adds	r3, #8
   1df00:	4608      	mov	r0, r1
   1df02:	461a      	mov	r2, r3
   1df04:	f850 cb04 	ldr.w	ip, [r0], #4
   1df08:	f842 cb04 	str.w	ip, [r2], #4
   1df0c:	6849      	ldr	r1, [r1, #4]
   1df0e:	6059      	str	r1, [r3, #4]
   1df10:	6843      	ldr	r3, [r0, #4]
   1df12:	6053      	str	r3, [r2, #4]
   1df14:	4630      	mov	r0, r6
   1df16:	4629      	mov	r1, r5
   1df18:	f7fe fe1c 	bl	1cb54 <_free_r>
   1df1c:	4630      	mov	r0, r6
   1df1e:	f7fb fd77 	bl	19a10 <__malloc_unlock>
   1df22:	e781      	b.n	1de28 <_realloc_r+0x158>
   1df24:	4611      	mov	r1, r2
   1df26:	f7fb fa59 	bl	193dc <_malloc_r>
   1df2a:	4607      	mov	r7, r0
   1df2c:	e77c      	b.n	1de28 <_realloc_r+0x158>
   1df2e:	230c      	movs	r3, #12
   1df30:	2700      	movs	r7, #0
   1df32:	60f3      	str	r3, [r6, #12]
   1df34:	e778      	b.n	1de28 <_realloc_r+0x158>
   1df36:	f8de 3004 	ldr.w	r3, [lr, #4]
   1df3a:	f104 0710 	add.w	r7, r4, #16	; 0x10
   1df3e:	f023 0303 	bic.w	r3, r3, #3	; 0x3
   1df42:	eb03 0009 	add.w	r0, r3, r9
   1df46:	42b8      	cmp	r0, r7
   1df48:	bfb8      	it	lt
   1df4a:	4670      	movlt	r0, lr
   1df4c:	f6ff aefb 	blt.w	1dd46 <_realloc_r+0x76>
   1df50:	eb0a 0304 	add.w	r3, sl, r4
   1df54:	1b02      	subs	r2, r0, r4
   1df56:	f8cb 3008 	str.w	r3, [fp, #8]
   1df5a:	f042 0201 	orr.w	r2, r2, #1	; 0x1
   1df5e:	605a      	str	r2, [r3, #4]
   1df60:	4630      	mov	r0, r6
   1df62:	f8da 3004 	ldr.w	r3, [sl, #4]
   1df66:	462f      	mov	r7, r5
   1df68:	f003 0301 	and.w	r3, r3, #1	; 0x1
   1df6c:	431c      	orrs	r4, r3
   1df6e:	f8ca 4004 	str.w	r4, [sl, #4]
   1df72:	f7fb fd4d 	bl	19a10 <__malloc_unlock>
   1df76:	e757      	b.n	1de28 <_realloc_r+0x158>
   1df78:	4638      	mov	r0, r7
   1df7a:	4629      	mov	r1, r5
   1df7c:	f7ff f996 	bl	1d2ac <memmove>
   1df80:	e7c8      	b.n	1df14 <_realloc_r+0x244>
   1df82:	4650      	mov	r0, sl
   1df84:	4629      	mov	r1, r5
   1df86:	f7ff f991 	bl	1d2ac <memmove>
   1df8a:	4655      	mov	r5, sl
   1df8c:	f8d8 0004 	ldr.w	r0, [r8, #4]
   1df90:	46c2      	mov	sl, r8
   1df92:	e736      	b.n	1de02 <_realloc_r+0x132>
   1df94:	444f      	add	r7, r9
   1df96:	f104 0010 	add.w	r0, r4, #16	; 0x10
   1df9a:	19db      	adds	r3, r3, r7
   1df9c:	4283      	cmp	r3, r0
   1df9e:	f6ff af71 	blt.w	1de84 <_realloc_r+0x1b4>
   1dfa2:	4647      	mov	r7, r8
   1dfa4:	f8d8 200c 	ldr.w	r2, [r8, #12]
   1dfa8:	f857 1f08 	ldr.w	r1, [r7, #8]!
   1dfac:	60ca      	str	r2, [r1, #12]
   1dfae:	6091      	str	r1, [r2, #8]
   1dfb0:	f1a9 0204 	sub.w	r2, r9, #4	; 0x4
   1dfb4:	2a24      	cmp	r2, #36
   1dfb6:	d84a      	bhi.n	1e04e <_realloc_r+0x37e>
   1dfb8:	2a13      	cmp	r2, #19
   1dfba:	4638      	mov	r0, r7
   1dfbc:	d921      	bls.n	1e002 <_realloc_r+0x332>
   1dfbe:	4629      	mov	r1, r5
   1dfc0:	f851 0b04 	ldr.w	r0, [r1], #4
   1dfc4:	f8c8 0008 	str.w	r0, [r8, #8]
   1dfc8:	6868      	ldr	r0, [r5, #4]
   1dfca:	1d0d      	adds	r5, r1, #4
   1dfcc:	2a1b      	cmp	r2, #27
   1dfce:	f8c8 000c 	str.w	r0, [r8, #12]
   1dfd2:	f108 0010 	add.w	r0, r8, #16	; 0x10
   1dfd6:	d914      	bls.n	1e002 <_realloc_r+0x332>
   1dfd8:	6849      	ldr	r1, [r1, #4]
   1dfda:	f8c8 1010 	str.w	r1, [r8, #16]
   1dfde:	1d29      	adds	r1, r5, #4
   1dfe0:	6868      	ldr	r0, [r5, #4]
   1dfe2:	1d0d      	adds	r5, r1, #4
   1dfe4:	2a24      	cmp	r2, #36
   1dfe6:	f8c8 0014 	str.w	r0, [r8, #20]
   1dfea:	f108 0018 	add.w	r0, r8, #24	; 0x18
   1dfee:	d108      	bne.n	1e002 <_realloc_r+0x332>
   1dff0:	684a      	ldr	r2, [r1, #4]
   1dff2:	f108 0020 	add.w	r0, r8, #32	; 0x20
   1dff6:	f8c8 2018 	str.w	r2, [r8, #24]
   1dffa:	686a      	ldr	r2, [r5, #4]
   1dffc:	3508      	adds	r5, #8
   1dffe:	f8c8 201c 	str.w	r2, [r8, #28]
   1e002:	4629      	mov	r1, r5
   1e004:	4602      	mov	r2, r0
   1e006:	f851 cb04 	ldr.w	ip, [r1], #4
   1e00a:	f842 cb04 	str.w	ip, [r2], #4
   1e00e:	f8d5 c004 	ldr.w	ip, [r5, #4]
   1e012:	f8c0 c004 	str.w	ip, [r0, #4]
   1e016:	6849      	ldr	r1, [r1, #4]
   1e018:	6051      	str	r1, [r2, #4]
   1e01a:	eb08 0204 	add.w	r2, r8, r4
   1e01e:	1b1b      	subs	r3, r3, r4
   1e020:	f043 0301 	orr.w	r3, r3, #1	; 0x1
   1e024:	4630      	mov	r0, r6
   1e026:	6053      	str	r3, [r2, #4]
   1e028:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1e02c:	f8cb 2008 	str.w	r2, [fp, #8]
   1e030:	f003 0301 	and.w	r3, r3, #1	; 0x1
   1e034:	431c      	orrs	r4, r3
   1e036:	f8c8 4004 	str.w	r4, [r8, #4]
   1e03a:	f7fb fce9 	bl	19a10 <__malloc_unlock>
   1e03e:	e6f3      	b.n	1de28 <_realloc_r+0x158>
   1e040:	685f      	ldr	r7, [r3, #4]
   1e042:	f10a 0508 	add.w	r5, sl, #8	; 0x8
   1e046:	f027 0703 	bic.w	r7, r7, #3	; 0x3
   1e04a:	444f      	add	r7, r9
   1e04c:	e6d9      	b.n	1de02 <_realloc_r+0x132>
   1e04e:	4638      	mov	r0, r7
   1e050:	4629      	mov	r1, r5
   1e052:	9300      	str	r3, [sp, #0]
   1e054:	f7ff f92a 	bl	1d2ac <memmove>
   1e058:	9b00      	ldr	r3, [sp, #0]
   1e05a:	e7de      	b.n	1e01a <_realloc_r+0x34a>
   1e05c:	2000027c 	.word	0x2000027c

0001e060 <__isinfd>:
   1e060:	424b      	negs	r3, r1
   1e062:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
   1e066:	430b      	orrs	r3, r1
   1e068:	ea40 70d3 	orr.w	r0, r0, r3, lsr #31
   1e06c:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
   1e070:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
   1e074:	4243      	negs	r3, r0
   1e076:	ea43 0000 	orr.w	r0, r3, r0
   1e07a:	17c0      	asrs	r0, r0, #31
   1e07c:	3001      	adds	r0, #1
   1e07e:	4770      	bx	lr

0001e080 <__isnand>:
   1e080:	424b      	negs	r3, r1
   1e082:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
   1e086:	430b      	orrs	r3, r1
   1e088:	ea40 70d3 	orr.w	r0, r0, r3, lsr #31
   1e08c:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
   1e090:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
   1e094:	0fc0      	lsrs	r0, r0, #31
   1e096:	4770      	bx	lr

0001e098 <strlen>:
   1e098:	f010 0f03 	tst.w	r0, #3	; 0x3
   1e09c:	bf08      	it	eq
   1e09e:	4603      	moveq	r3, r0
   1e0a0:	d009      	beq.n	1e0b6 <strlen+0x1e>
   1e0a2:	7803      	ldrb	r3, [r0, #0]
   1e0a4:	b303      	cbz	r3, 1e0e8 <strlen+0x50>
   1e0a6:	4603      	mov	r3, r0
   1e0a8:	e001      	b.n	1e0ae <strlen+0x16>
   1e0aa:	781a      	ldrb	r2, [r3, #0]
   1e0ac:	b1d2      	cbz	r2, 1e0e4 <strlen+0x4c>
   1e0ae:	3301      	adds	r3, #1
   1e0b0:	f013 0f03 	tst.w	r3, #3	; 0x3
   1e0b4:	d1f9      	bne.n	1e0aa <strlen+0x12>
   1e0b6:	681a      	ldr	r2, [r3, #0]
   1e0b8:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   1e0bc:	ea21 0202 	bic.w	r2, r1, r2
   1e0c0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1e0c4:	d108      	bne.n	1e0d8 <strlen+0x40>
   1e0c6:	f853 2f04 	ldr.w	r2, [r3, #4]!
   1e0ca:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   1e0ce:	ea21 0202 	bic.w	r2, r1, r2
   1e0d2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1e0d6:	d0f6      	beq.n	1e0c6 <strlen+0x2e>
   1e0d8:	781a      	ldrb	r2, [r3, #0]
   1e0da:	b11a      	cbz	r2, 1e0e4 <strlen+0x4c>
   1e0dc:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   1e0e0:	2a00      	cmp	r2, #0
   1e0e2:	d1fb      	bne.n	1e0dc <strlen+0x44>
   1e0e4:	1a18      	subs	r0, r3, r0
   1e0e6:	4770      	bx	lr
   1e0e8:	4618      	mov	r0, r3
   1e0ea:	e7fc      	b.n	1e0e6 <strlen+0x4e>

0001e0ec <_calloc_r>:
   1e0ec:	b510      	push	{r4, lr}
   1e0ee:	fb01 f102 	mul.w	r1, r1, r2
   1e0f2:	f7fb f973 	bl	193dc <_malloc_r>
   1e0f6:	4604      	mov	r4, r0
   1e0f8:	b1f8      	cbz	r0, 1e13a <_calloc_r+0x4e>
   1e0fa:	f850 2c04 	ldr.w	r2, [r0, #-4]
   1e0fe:	f022 0203 	bic.w	r2, r2, #3	; 0x3
   1e102:	3a04      	subs	r2, #4
   1e104:	2a24      	cmp	r2, #36
   1e106:	d81a      	bhi.n	1e13e <_calloc_r+0x52>
   1e108:	2a13      	cmp	r2, #19
   1e10a:	4603      	mov	r3, r0
   1e10c:	d90f      	bls.n	1e12e <_calloc_r+0x42>
   1e10e:	2100      	movs	r1, #0
   1e110:	f840 1b04 	str.w	r1, [r0], #4
   1e114:	1d03      	adds	r3, r0, #4
   1e116:	2a1b      	cmp	r2, #27
   1e118:	6061      	str	r1, [r4, #4]
   1e11a:	d908      	bls.n	1e12e <_calloc_r+0x42>
   1e11c:	6041      	str	r1, [r0, #4]
   1e11e:	1d18      	adds	r0, r3, #4
   1e120:	6059      	str	r1, [r3, #4]
   1e122:	1d03      	adds	r3, r0, #4
   1e124:	2a24      	cmp	r2, #36
   1e126:	bf02      	ittt	eq
   1e128:	6041      	streq	r1, [r0, #4]
   1e12a:	6059      	streq	r1, [r3, #4]
   1e12c:	3308      	addeq	r3, #8
   1e12e:	461a      	mov	r2, r3
   1e130:	2100      	movs	r1, #0
   1e132:	f842 1b04 	str.w	r1, [r2], #4
   1e136:	6059      	str	r1, [r3, #4]
   1e138:	6051      	str	r1, [r2, #4]
   1e13a:	4620      	mov	r0, r4
   1e13c:	bd10      	pop	{r4, pc}
   1e13e:	2100      	movs	r1, #0
   1e140:	f7fb fc10 	bl	19964 <memset>
   1e144:	e7f9      	b.n	1e13a <_calloc_r+0x4e>
   1e146:	46c0      	nop			(mov r8, r8)

0001e148 <_fclose_r>:
   1e148:	b570      	push	{r4, r5, r6, lr}
   1e14a:	4605      	mov	r5, r0
   1e14c:	460c      	mov	r4, r1
   1e14e:	2900      	cmp	r1, #0
   1e150:	d042      	beq.n	1e1d8 <_fclose_r+0x90>
   1e152:	f7fe fb89 	bl	1c868 <__sfp_lock_acquire>
   1e156:	b115      	cbz	r5, 1e15e <_fclose_r+0x16>
   1e158:	69ab      	ldr	r3, [r5, #24]
   1e15a:	2b00      	cmp	r3, #0
   1e15c:	d03e      	beq.n	1e1dc <_fclose_r+0x94>
   1e15e:	4b24      	ldr	r3, [pc, #144]	(1e1f0 <_fclose_r+0xa8>)
   1e160:	429c      	cmp	r4, r3
   1e162:	bf08      	it	eq
   1e164:	682c      	ldreq	r4, [r5, #0]
   1e166:	d008      	beq.n	1e17a <_fclose_r+0x32>
   1e168:	4b22      	ldr	r3, [pc, #136]	(1e1f4 <_fclose_r+0xac>)
   1e16a:	429c      	cmp	r4, r3
   1e16c:	bf08      	it	eq
   1e16e:	686c      	ldreq	r4, [r5, #4]
   1e170:	d003      	beq.n	1e17a <_fclose_r+0x32>
   1e172:	4b21      	ldr	r3, [pc, #132]	(1e1f8 <_fclose_r+0xb0>)
   1e174:	429c      	cmp	r4, r3
   1e176:	bf08      	it	eq
   1e178:	68ac      	ldreq	r4, [r5, #8]
   1e17a:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
   1e17e:	b33e      	cbz	r6, 1e1d0 <_fclose_r+0x88>
   1e180:	4628      	mov	r0, r5
   1e182:	4621      	mov	r1, r4
   1e184:	f7fe fab8 	bl	1c6f8 <_fflush_r>
   1e188:	6b23      	ldr	r3, [r4, #48]
   1e18a:	4606      	mov	r6, r0
   1e18c:	b13b      	cbz	r3, 1e19e <_fclose_r+0x56>
   1e18e:	6a21      	ldr	r1, [r4, #32]
   1e190:	4628      	mov	r0, r5
   1e192:	4798      	blx	r3
   1e194:	ea36 0620 	bics.w	r6, r6, r0, asr #32
   1e198:	bf28      	it	cs
   1e19a:	f04f 36ff 	movcs.w	r6, #4294967295	; 0xffffffff
   1e19e:	89a3      	ldrh	r3, [r4, #12]
   1e1a0:	f013 0f80 	tst.w	r3, #128	; 0x80
   1e1a4:	d11e      	bne.n	1e1e4 <_fclose_r+0x9c>
   1e1a6:	6b61      	ldr	r1, [r4, #52]
   1e1a8:	b141      	cbz	r1, 1e1bc <_fclose_r+0x74>
   1e1aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
   1e1ae:	4299      	cmp	r1, r3
   1e1b0:	d002      	beq.n	1e1b8 <_fclose_r+0x70>
   1e1b2:	4628      	mov	r0, r5
   1e1b4:	f7fe fcce 	bl	1cb54 <_free_r>
   1e1b8:	2300      	movs	r3, #0
   1e1ba:	6363      	str	r3, [r4, #52]
   1e1bc:	6ca1      	ldr	r1, [r4, #72]
   1e1be:	b121      	cbz	r1, 1e1ca <_fclose_r+0x82>
   1e1c0:	4628      	mov	r0, r5
   1e1c2:	f7fe fcc7 	bl	1cb54 <_free_r>
   1e1c6:	2300      	movs	r3, #0
   1e1c8:	64a3      	str	r3, [r4, #72]
   1e1ca:	f04f 0300 	mov.w	r3, #0	; 0x0
   1e1ce:	81a3      	strh	r3, [r4, #12]
   1e1d0:	f7fe fb4c 	bl	1c86c <__sfp_lock_release>
   1e1d4:	4630      	mov	r0, r6
   1e1d6:	bd70      	pop	{r4, r5, r6, pc}
   1e1d8:	460e      	mov	r6, r1
   1e1da:	e7fb      	b.n	1e1d4 <_fclose_r+0x8c>
   1e1dc:	4628      	mov	r0, r5
   1e1de:	f7fe fc01 	bl	1c9e4 <__sinit>
   1e1e2:	e7bc      	b.n	1e15e <_fclose_r+0x16>
   1e1e4:	6921      	ldr	r1, [r4, #16]
   1e1e6:	4628      	mov	r0, r5
   1e1e8:	f7fe fcb4 	bl	1cb54 <_free_r>
   1e1ec:	e7db      	b.n	1e1a6 <_fclose_r+0x5e>
   1e1ee:	46c0      	nop			(mov r8, r8)
   1e1f0:	0001eeec 	.word	0x0001eeec
   1e1f4:	0001ef0c 	.word	0x0001ef0c
   1e1f8:	0001ef2c 	.word	0x0001ef2c

0001e1fc <fclose>:
   1e1fc:	f240 1388 	movw	r3, #392	; 0x188
   1e200:	4601      	mov	r1, r0
   1e202:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1e206:	b500      	push	{lr}
   1e208:	6818      	ldr	r0, [r3, #0]
   1e20a:	f7ff ff9d 	bl	1e148 <_fclose_r>
   1e20e:	bd00      	pop	{pc}

0001e210 <__aeabi_uidiv>:
   1e210:	2900      	cmp	r1, #0
   1e212:	d034      	beq.n	1e27e <__aeabi_uidiv+0x6e>
   1e214:	2301      	movs	r3, #1
   1e216:	2200      	movs	r2, #0
   1e218:	b410      	push	{r4}
   1e21a:	4288      	cmp	r0, r1
   1e21c:	d32c      	bcc.n	1e278 <__aeabi_uidiv+0x68>
   1e21e:	2401      	movs	r4, #1
   1e220:	0724      	lsls	r4, r4, #28
   1e222:	42a1      	cmp	r1, r4
   1e224:	d204      	bcs.n	1e230 <__aeabi_uidiv+0x20>
   1e226:	4281      	cmp	r1, r0
   1e228:	d202      	bcs.n	1e230 <__aeabi_uidiv+0x20>
   1e22a:	0109      	lsls	r1, r1, #4
   1e22c:	011b      	lsls	r3, r3, #4
   1e22e:	e7f8      	b.n	1e222 <__aeabi_uidiv+0x12>
   1e230:	00e4      	lsls	r4, r4, #3
   1e232:	42a1      	cmp	r1, r4
   1e234:	d204      	bcs.n	1e240 <__aeabi_uidiv+0x30>
   1e236:	4281      	cmp	r1, r0
   1e238:	d202      	bcs.n	1e240 <__aeabi_uidiv+0x30>
   1e23a:	0049      	lsls	r1, r1, #1
   1e23c:	005b      	lsls	r3, r3, #1
   1e23e:	e7f8      	b.n	1e232 <__aeabi_uidiv+0x22>
   1e240:	4288      	cmp	r0, r1
   1e242:	d301      	bcc.n	1e248 <__aeabi_uidiv+0x38>
   1e244:	1a40      	subs	r0, r0, r1
   1e246:	431a      	orrs	r2, r3
   1e248:	084c      	lsrs	r4, r1, #1
   1e24a:	42a0      	cmp	r0, r4
   1e24c:	d302      	bcc.n	1e254 <__aeabi_uidiv+0x44>
   1e24e:	1b00      	subs	r0, r0, r4
   1e250:	085c      	lsrs	r4, r3, #1
   1e252:	4322      	orrs	r2, r4
   1e254:	088c      	lsrs	r4, r1, #2
   1e256:	42a0      	cmp	r0, r4
   1e258:	d302      	bcc.n	1e260 <__aeabi_uidiv+0x50>
   1e25a:	1b00      	subs	r0, r0, r4
   1e25c:	089c      	lsrs	r4, r3, #2
   1e25e:	4322      	orrs	r2, r4
   1e260:	08cc      	lsrs	r4, r1, #3
   1e262:	42a0      	cmp	r0, r4
   1e264:	d302      	bcc.n	1e26c <__aeabi_uidiv+0x5c>
   1e266:	1b00      	subs	r0, r0, r4
   1e268:	08dc      	lsrs	r4, r3, #3
   1e26a:	4322      	orrs	r2, r4
   1e26c:	2800      	cmp	r0, #0
   1e26e:	d003      	beq.n	1e278 <__aeabi_uidiv+0x68>
   1e270:	091b      	lsrs	r3, r3, #4
   1e272:	d001      	beq.n	1e278 <__aeabi_uidiv+0x68>
   1e274:	0909      	lsrs	r1, r1, #4
   1e276:	e7e3      	b.n	1e240 <__aeabi_uidiv+0x30>
   1e278:	1c10      	adds	r0, r2, #0
   1e27a:	bc10      	pop	{r4}
   1e27c:	4770      	bx	lr
   1e27e:	b502      	push	{r1, lr}
   1e280:	f000 f80a 	bl	1e298 <__aeabi_idiv0>
   1e284:	2000      	movs	r0, #0
   1e286:	bd02      	pop	{r1, pc}

0001e288 <__aeabi_uidivmod>:
   1e288:	b503      	push	{r0, r1, lr}
   1e28a:	f7ff ffc1 	bl	1e210 <__aeabi_uidiv>
   1e28e:	bc0e      	pop	{r1, r2, r3}
   1e290:	4342      	muls	r2, r0
   1e292:	1a89      	subs	r1, r1, r2
   1e294:	4718      	bx	r3
   1e296:	46c0      	nop			(mov r8, r8)

0001e298 <__aeabi_idiv0>:
   1e298:	4770      	bx	lr
   1e29a:	46c0      	nop			(mov r8, r8)

0001e29c <__aeabi_drsub>:
   1e29c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   1e2a0:	e002      	b.n	1e2a8 <__adddf3>
   1e2a2:	46c0      	nop			(mov r8, r8)

0001e2a4 <__aeabi_dsub>:
   1e2a4:	f082 4200 	eor.w	r2, r2, #2147483648	; 0x80000000

0001e2a8 <__adddf3>:
   1e2a8:	b530      	push	{r4, r5, lr}
   1e2aa:	ea4f 0440 	mov.w	r4, r0, lsl #1
   1e2ae:	ea4f 0542 	mov.w	r5, r2, lsl #1
   1e2b2:	ea94 0f05 	teq	r4, r5
   1e2b6:	bf08      	it	eq
   1e2b8:	ea91 0f03 	teqeq	r1, r3
   1e2bc:	bf1f      	itttt	ne
   1e2be:	ea54 0c01 	orrsne.w	ip, r4, r1
   1e2c2:	ea55 0c03 	orrsne.w	ip, r5, r3
   1e2c6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   1e2ca:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   1e2ce:	f000 80e2 	beq.w	1e496 <__adddf3+0x1ee>
   1e2d2:	ea4f 5454 	mov.w	r4, r4, lsr #21
   1e2d6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   1e2da:	bfb8      	it	lt
   1e2dc:	426d      	neglt	r5, r5
   1e2de:	dd0c      	ble.n	1e2fa <__adddf3+0x52>
   1e2e0:	442c      	add	r4, r5
   1e2e2:	ea81 0303 	eor.w	r3, r1, r3
   1e2e6:	ea80 0202 	eor.w	r2, r0, r2
   1e2ea:	ea83 0101 	eor.w	r1, r3, r1
   1e2ee:	ea82 0000 	eor.w	r0, r2, r0
   1e2f2:	ea81 0303 	eor.w	r3, r1, r3
   1e2f6:	ea80 0202 	eor.w	r2, r0, r2
   1e2fa:	2d36      	cmp	r5, #54
   1e2fc:	bf88      	it	hi
   1e2fe:	bd30      	pophi	{r4, r5, pc}
   1e300:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   1e304:	ea4f 3000 	mov.w	r0, r0, lsl #12
   1e308:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   1e30c:	ea4c 3010 	orr.w	r0, ip, r0, lsr #12
   1e310:	d002      	beq.n	1e318 <__adddf3+0x70>
   1e312:	4249      	negs	r1, r1
   1e314:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   1e318:	f012 4f00 	tst.w	r2, #2147483648	; 0x80000000
   1e31c:	ea4f 3202 	mov.w	r2, r2, lsl #12
   1e320:	ea4c 3212 	orr.w	r2, ip, r2, lsr #12
   1e324:	d002      	beq.n	1e32c <__adddf3+0x84>
   1e326:	425b      	negs	r3, r3
   1e328:	eb62 0242 	sbc.w	r2, r2, r2, lsl #1
   1e32c:	ea94 0f05 	teq	r4, r5
   1e330:	f000 80a7 	beq.w	1e482 <__adddf3+0x1da>
   1e334:	f1a4 0401 	sub.w	r4, r4, #1	; 0x1
   1e338:	f1d5 0e20 	rsbs	lr, r5, #32	; 0x20
   1e33c:	db0d      	blt.n	1e35a <__adddf3+0xb2>
   1e33e:	fa03 fc0e 	lsl.w	ip, r3, lr
   1e342:	fa23 f305 	lsr.w	r3, r3, r5
   1e346:	18c9      	adds	r1, r1, r3
   1e348:	f140 0000 	adc.w	r0, r0, #0	; 0x0
   1e34c:	fa02 f30e 	lsl.w	r3, r2, lr
   1e350:	18c9      	adds	r1, r1, r3
   1e352:	fa42 f205 	asr.w	r2, r2, r5
   1e356:	4150      	adcs	r0, r2
   1e358:	e00e      	b.n	1e378 <__adddf3+0xd0>
   1e35a:	f1a5 0520 	sub.w	r5, r5, #32	; 0x20
   1e35e:	f10e 0e20 	add.w	lr, lr, #32	; 0x20
   1e362:	2b01      	cmp	r3, #1
   1e364:	fa02 fc0e 	lsl.w	ip, r2, lr
   1e368:	bf28      	it	cs
   1e36a:	f04c 0c02 	orrcs.w	ip, ip, #2	; 0x2
   1e36e:	fa42 f205 	asr.w	r2, r2, r5
   1e372:	1889      	adds	r1, r1, r2
   1e374:	eb50 70e2 	adcs.w	r0, r0, r2, asr #31
   1e378:	f000 4500 	and.w	r5, r0, #2147483648	; 0x80000000
   1e37c:	d507      	bpl.n	1e38e <__adddf3+0xe6>
   1e37e:	f04f 0e00 	mov.w	lr, #0	; 0x0
   1e382:	f1dc 0c00 	rsbs	ip, ip, #0	; 0x0
   1e386:	eb7e 0101 	sbcs.w	r1, lr, r1
   1e38a:	eb6e 0000 	sbc.w	r0, lr, r0
   1e38e:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
   1e392:	d31b      	bcc.n	1e3cc <__adddf3+0x124>
   1e394:	f5b0 1f00 	cmp.w	r0, #2097152	; 0x200000
   1e398:	d30c      	bcc.n	1e3b4 <__adddf3+0x10c>
   1e39a:	0840      	lsrs	r0, r0, #1
   1e39c:	ea5f 0131 	movs.w	r1, r1, rrx
   1e3a0:	ea4f 0c3c 	mov.w	ip, ip, rrx
   1e3a4:	f104 0401 	add.w	r4, r4, #1	; 0x1
   1e3a8:	ea4f 5244 	mov.w	r2, r4, lsl #21
   1e3ac:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   1e3b0:	f080 809a 	bcs.w	1e4e8 <__adddf3+0x240>
   1e3b4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   1e3b8:	bf08      	it	eq
   1e3ba:	ea5f 0c51 	movseq.w	ip, r1, lsr #1
   1e3be:	f151 0100 	adcs.w	r1, r1, #0	; 0x0
   1e3c2:	eb40 5004 	adc.w	r0, r0, r4, lsl #20
   1e3c6:	ea40 0005 	orr.w	r0, r0, r5
   1e3ca:	bd30      	pop	{r4, r5, pc}
   1e3cc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   1e3d0:	4149      	adcs	r1, r1
   1e3d2:	eb40 0000 	adc.w	r0, r0, r0
   1e3d6:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
   1e3da:	f1a4 0401 	sub.w	r4, r4, #1	; 0x1
   1e3de:	d1e9      	bne.n	1e3b4 <__adddf3+0x10c>
   1e3e0:	f090 0f00 	teq	r0, #0	; 0x0
   1e3e4:	bf04      	itt	eq
   1e3e6:	4608      	moveq	r0, r1
   1e3e8:	2100      	moveq	r1, #0
   1e3ea:	fab0 f380 	clz	r3, r0
   1e3ee:	bf08      	it	eq
   1e3f0:	3320      	addeq	r3, #32
   1e3f2:	f1a3 030b 	sub.w	r3, r3, #11	; 0xb
   1e3f6:	f1b3 0220 	subs.w	r2, r3, #32	; 0x20
   1e3fa:	da0c      	bge.n	1e416 <__adddf3+0x16e>
   1e3fc:	320c      	adds	r2, #12
   1e3fe:	dd08      	ble.n	1e412 <__adddf3+0x16a>
   1e400:	f102 0c14 	add.w	ip, r2, #20	; 0x14
   1e404:	f1c2 020c 	rsb	r2, r2, #12	; 0xc
   1e408:	fa00 f10c 	lsl.w	r1, r0, ip
   1e40c:	fa20 f002 	lsr.w	r0, r0, r2
   1e410:	e00c      	b.n	1e42c <__adddf3+0x184>
   1e412:	f102 0214 	add.w	r2, r2, #20	; 0x14
   1e416:	bfd8      	it	le
   1e418:	f1c2 0c20 	rsble	ip, r2, #32	; 0x20
   1e41c:	fa00 f002 	lsl.w	r0, r0, r2
   1e420:	fa21 fc0c 	lsr.w	ip, r1, ip
   1e424:	bfdc      	itt	le
   1e426:	ea40 000c 	orrle.w	r0, r0, ip
   1e42a:	4091      	lslle	r1, r2
   1e42c:	1ae4      	subs	r4, r4, r3
   1e42e:	bfa2      	ittt	ge
   1e430:	eb00 5004 	addge.w	r0, r0, r4, lsl #20
   1e434:	4328      	orrge	r0, r5
   1e436:	bd30      	popge	{r4, r5, pc}
   1e438:	ea6f 0404 	mvn.w	r4, r4
   1e43c:	3c1f      	subs	r4, #31
   1e43e:	da1c      	bge.n	1e47a <__adddf3+0x1d2>
   1e440:	340c      	adds	r4, #12
   1e442:	dc0e      	bgt.n	1e462 <__adddf3+0x1ba>
   1e444:	f104 0414 	add.w	r4, r4, #20	; 0x14
   1e448:	f1c4 0220 	rsb	r2, r4, #32	; 0x20
   1e44c:	fa21 f104 	lsr.w	r1, r1, r4
   1e450:	fa00 f202 	lsl.w	r2, r0, r2
   1e454:	ea41 0102 	orr.w	r1, r1, r2
   1e458:	fa20 f204 	lsr.w	r2, r0, r4
   1e45c:	ea45 0002 	orr.w	r0, r5, r2
   1e460:	bd30      	pop	{r4, r5, pc}
   1e462:	f1c4 040c 	rsb	r4, r4, #12	; 0xc
   1e466:	f1c4 0220 	rsb	r2, r4, #32	; 0x20
   1e46a:	fa21 f102 	lsr.w	r1, r1, r2
   1e46e:	fa00 f204 	lsl.w	r2, r0, r4
   1e472:	ea41 0102 	orr.w	r1, r1, r2
   1e476:	4628      	mov	r0, r5
   1e478:	bd30      	pop	{r4, r5, pc}
   1e47a:	fa20 f104 	lsr.w	r1, r0, r4
   1e47e:	4628      	mov	r0, r5
   1e480:	bd30      	pop	{r4, r5, pc}
   1e482:	f094 0f00 	teq	r4, #0	; 0x0
   1e486:	f482 1280 	eor.w	r2, r2, #1048576	; 0x100000
   1e48a:	bf06      	itte	eq
   1e48c:	f480 1080 	eoreq.w	r0, r0, #1048576	; 0x100000
   1e490:	3401      	addeq	r4, #1
   1e492:	3d01      	subne	r5, #1
   1e494:	e74e      	b.n	1e334 <__adddf3+0x8c>
   1e496:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   1e49a:	bf18      	it	ne
   1e49c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   1e4a0:	d029      	beq.n	1e4f6 <__adddf3+0x24e>
   1e4a2:	ea94 0f05 	teq	r4, r5
   1e4a6:	bf08      	it	eq
   1e4a8:	ea91 0f03 	teqeq	r1, r3
   1e4ac:	d005      	beq.n	1e4ba <__adddf3+0x212>
   1e4ae:	ea54 0c01 	orrs.w	ip, r4, r1
   1e4b2:	bf04      	itt	eq
   1e4b4:	4610      	moveq	r0, r2
   1e4b6:	4619      	moveq	r1, r3
   1e4b8:	bd30      	pop	{r4, r5, pc}
   1e4ba:	ea90 0f02 	teq	r0, r2
   1e4be:	bf1e      	ittt	ne
   1e4c0:	2000      	movne	r0, #0
   1e4c2:	2100      	movne	r1, #0
   1e4c4:	bd30      	popne	{r4, r5, pc}
   1e4c6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   1e4ca:	d105      	bne.n	1e4d8 <__adddf3+0x230>
   1e4cc:	0049      	lsls	r1, r1, #1
   1e4ce:	4140      	adcs	r0, r0
   1e4d0:	bf28      	it	cs
   1e4d2:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   1e4d6:	bd30      	pop	{r4, r5, pc}
   1e4d8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   1e4dc:	bf3c      	itt	cc
   1e4de:	f500 1080 	addcc.w	r0, r0, #1048576	; 0x100000
   1e4e2:	bd30      	popcc	{r4, r5, pc}
   1e4e4:	f000 4500 	and.w	r5, r0, #2147483648	; 0x80000000
   1e4e8:	f045 40fe 	orr.w	r0, r5, #2130706432	; 0x7f000000
   1e4ec:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
   1e4f0:	f04f 0100 	mov.w	r1, #0	; 0x0
   1e4f4:	bd30      	pop	{r4, r5, pc}
   1e4f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   1e4fa:	bf1a      	itte	ne
   1e4fc:	4610      	movne	r0, r2
   1e4fe:	4619      	movne	r1, r3
   1e500:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   1e504:	bf1c      	itt	ne
   1e506:	4602      	movne	r2, r0
   1e508:	460b      	movne	r3, r1
   1e50a:	ea51 3400 	orrs.w	r4, r1, r0, lsl #12
   1e50e:	bf06      	itte	eq
   1e510:	ea53 3502 	orrseq.w	r5, r3, r2, lsl #12
   1e514:	ea90 0f02 	teqeq	r0, r2
   1e518:	f440 2000 	orrne.w	r0, r0, #524288	; 0x80000
   1e51c:	bd30      	pop	{r4, r5, pc}
   1e51e:	46c0      	nop			(mov r8, r8)

0001e520 <__aeabi_ui2d>:
   1e520:	f090 0f00 	teq	r0, #0	; 0x0
   1e524:	bf04      	itt	eq
   1e526:	2100      	moveq	r1, #0
   1e528:	4770      	bxeq	lr
   1e52a:	b530      	push	{r4, r5, lr}
   1e52c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   1e530:	f104 0432 	add.w	r4, r4, #50	; 0x32
   1e534:	f04f 0500 	mov.w	r5, #0	; 0x0
   1e538:	4601      	mov	r1, r0
   1e53a:	f04f 0000 	mov.w	r0, #0	; 0x0
   1e53e:	e74f      	b.n	1e3e0 <__adddf3+0x138>

0001e540 <__aeabi_i2d>:
   1e540:	f090 0f00 	teq	r0, #0	; 0x0
   1e544:	bf04      	itt	eq
   1e546:	2100      	moveq	r1, #0
   1e548:	4770      	bxeq	lr
   1e54a:	b530      	push	{r4, r5, lr}
   1e54c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   1e550:	f104 0432 	add.w	r4, r4, #50	; 0x32
   1e554:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   1e558:	bf48      	it	mi
   1e55a:	4240      	negmi	r0, r0
   1e55c:	4601      	mov	r1, r0
   1e55e:	f04f 0000 	mov.w	r0, #0	; 0x0
   1e562:	e73d      	b.n	1e3e0 <__adddf3+0x138>

0001e564 <__aeabi_f2d>:
   1e564:	0042      	lsls	r2, r0, #1
   1e566:	ea4f 00e2 	mov.w	r0, r2, asr #3
   1e56a:	ea4f 0030 	mov.w	r0, r0, rrx
   1e56e:	ea4f 7102 	mov.w	r1, r2, lsl #28
   1e572:	bf1f      	itttt	ne
   1e574:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   1e578:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   1e57c:	f080 5060 	eorne.w	r0, r0, #939524096	; 0x38000000
   1e580:	4770      	bxne	lr
   1e582:	f092 0f00 	teq	r2, #0	; 0x0
   1e586:	bf14      	ite	ne
   1e588:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   1e58c:	4770      	bxeq	lr
   1e58e:	b530      	push	{r4, r5, lr}
   1e590:	f44f 7460 	mov.w	r4, #896	; 0x380
   1e594:	f000 4500 	and.w	r5, r0, #2147483648	; 0x80000000
   1e598:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
   1e59c:	e720      	b.n	1e3e0 <__adddf3+0x138>
   1e59e:	46c0      	nop			(mov r8, r8)

0001e5a0 <__aeabi_ul2d>:
   1e5a0:	ea50 0201 	orrs.w	r2, r0, r1
   1e5a4:	bf08      	it	eq
   1e5a6:	4770      	bxeq	lr
   1e5a8:	b530      	push	{r4, r5, lr}
   1e5aa:	f04f 0500 	mov.w	r5, #0	; 0x0
   1e5ae:	e00a      	b.n	1e5c6 <__aeabi_l2d+0x16>

0001e5b0 <__aeabi_l2d>:
   1e5b0:	ea50 0201 	orrs.w	r2, r0, r1
   1e5b4:	bf08      	it	eq
   1e5b6:	4770      	bxeq	lr
   1e5b8:	b530      	push	{r4, r5, lr}
   1e5ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   1e5be:	d502      	bpl.n	1e5c6 <__aeabi_l2d+0x16>
   1e5c0:	4240      	negs	r0, r0
   1e5c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1e5c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
   1e5ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
   1e5ce:	4684      	mov	ip, r0
   1e5d0:	4608      	mov	r0, r1
   1e5d2:	4661      	mov	r1, ip
   1e5d4:	ea5f 5c90 	movs.w	ip, r0, lsr #22
   1e5d8:	f43f aed9 	beq.w	1e38e <__adddf3+0xe6>
   1e5dc:	f04f 0203 	mov.w	r2, #3	; 0x3
   1e5e0:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   1e5e4:	bf18      	it	ne
   1e5e6:	3203      	addne	r2, #3
   1e5e8:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   1e5ec:	bf18      	it	ne
   1e5ee:	3203      	addne	r2, #3
   1e5f0:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   1e5f4:	f1c2 0320 	rsb	r3, r2, #32	; 0x20
   1e5f8:	fa01 fc03 	lsl.w	ip, r1, r3
   1e5fc:	fa21 f102 	lsr.w	r1, r1, r2
   1e600:	fa00 fe03 	lsl.w	lr, r0, r3
   1e604:	ea41 010e 	orr.w	r1, r1, lr
   1e608:	fa20 f002 	lsr.w	r0, r0, r2
   1e60c:	4414      	add	r4, r2
   1e60e:	e6be      	b.n	1e38e <__adddf3+0xe6>

0001e610 <__aeabi_dmul>:
   1e610:	b570      	push	{r4, r5, r6, lr}
   1e612:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1e616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1e61a:	ea1c 5410 	ands.w	r4, ip, r0, lsr #20
   1e61e:	bf1d      	ittte	ne
   1e620:	ea1c 5512 	andsne.w	r5, ip, r2, lsr #20
   1e624:	ea94 0f0c 	teqne	r4, ip
   1e628:	ea95 0f0c 	teqne	r5, ip
   1e62c:	f000 f8de 	bleq	1e7ec <__aeabi_dmul+0x1dc>
   1e630:	442c      	add	r4, r5
   1e632:	ea80 0602 	eor.w	r6, r0, r2
   1e636:	ea20 504c 	bic.w	r0, r0, ip, lsl #21
   1e63a:	ea22 524c 	bic.w	r2, r2, ip, lsl #21
   1e63e:	ea51 3500 	orrs.w	r5, r1, r0, lsl #12
   1e642:	bf18      	it	ne
   1e644:	ea53 3502 	orrsne.w	r5, r3, r2, lsl #12
   1e648:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
   1e64c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   1e650:	d038      	beq.n	1e6c4 <__aeabi_dmul+0xb4>
   1e652:	fba1 ce03 	umull	ip, lr, r1, r3
   1e656:	f04f 0500 	mov.w	r5, #0	; 0x0
   1e65a:	fbe0 e503 	umlal	lr, r5, r0, r3
   1e65e:	f006 4300 	and.w	r3, r6, #2147483648	; 0x80000000
   1e662:	fbe1 e502 	umlal	lr, r5, r1, r2
   1e666:	f04f 0600 	mov.w	r6, #0	; 0x0
   1e66a:	fbe0 5602 	umlal	r5, r6, r0, r2
   1e66e:	f09c 0f00 	teq	ip, #0	; 0x0
   1e672:	bf18      	it	ne
   1e674:	f04e 0e01 	orrne.w	lr, lr, #1	; 0x1
   1e678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   1e67c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   1e680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   1e684:	d204      	bcs.n	1e690 <__aeabi_dmul+0x80>
   1e686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   1e68a:	416d      	adcs	r5, r5
   1e68c:	eb46 0606 	adc.w	r6, r6, r6
   1e690:	ea43 20c6 	orr.w	r0, r3, r6, lsl #11
   1e694:	ea40 5055 	orr.w	r0, r0, r5, lsr #21
   1e698:	ea4f 21c5 	mov.w	r1, r5, lsl #11
   1e69c:	ea41 515e 	orr.w	r1, r1, lr, lsr #21
   1e6a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   1e6a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   1e6a8:	bf88      	it	hi
   1e6aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   1e6ae:	d81e      	bhi.n	1e6ee <__aeabi_dmul+0xde>
   1e6b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   1e6b4:	bf08      	it	eq
   1e6b6:	ea5f 0e51 	movseq.w	lr, r1, lsr #1
   1e6ba:	f151 0100 	adcs.w	r1, r1, #0	; 0x0
   1e6be:	eb40 5004 	adc.w	r0, r0, r4, lsl #20
   1e6c2:	bd70      	pop	{r4, r5, r6, pc}
   1e6c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   1e6c8:	ea46 0000 	orr.w	r0, r6, r0
   1e6cc:	ea41 0103 	orr.w	r1, r1, r3
   1e6d0:	ea80 0002 	eor.w	r0, r0, r2
   1e6d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   1e6d8:	bfc2      	ittt	gt
   1e6da:	ebd4 050c 	rsbsgt	r5, r4, ip
   1e6de:	ea40 5004 	orrgt.w	r0, r0, r4, lsl #20
   1e6e2:	bd70      	popgt	{r4, r5, r6, pc}
   1e6e4:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
   1e6e8:	f04f 0e00 	mov.w	lr, #0	; 0x0
   1e6ec:	3c01      	subs	r4, #1
   1e6ee:	f300 80ab 	bgt.w	1e848 <__aeabi_dmul+0x238>
   1e6f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
   1e6f6:	bfde      	ittt	le
   1e6f8:	2100      	movle	r1, #0
   1e6fa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   1e6fe:	bd70      	pople	{r4, r5, r6, pc}
   1e700:	f1c4 0400 	rsb	r4, r4, #0	; 0x0
   1e704:	3c20      	subs	r4, #32
   1e706:	da35      	bge.n	1e774 <__aeabi_dmul+0x164>
   1e708:	340c      	adds	r4, #12
   1e70a:	dc1b      	bgt.n	1e744 <__aeabi_dmul+0x134>
   1e70c:	f104 0414 	add.w	r4, r4, #20	; 0x14
   1e710:	f1c4 0520 	rsb	r5, r4, #32	; 0x20
   1e714:	fa01 f305 	lsl.w	r3, r1, r5
   1e718:	fa21 f104 	lsr.w	r1, r1, r4
   1e71c:	fa00 f205 	lsl.w	r2, r0, r5
   1e720:	ea41 0102 	orr.w	r1, r1, r2
   1e724:	f000 4200 	and.w	r2, r0, #2147483648	; 0x80000000
   1e728:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
   1e72c:	eb11 71d3 	adds.w	r1, r1, r3, lsr #31
   1e730:	fa20 f604 	lsr.w	r6, r0, r4
   1e734:	eb42 0006 	adc.w	r0, r2, r6
   1e738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1e73c:	bf08      	it	eq
   1e73e:	ea21 71d3 	biceq.w	r1, r1, r3, lsr #31
   1e742:	bd70      	pop	{r4, r5, r6, pc}
   1e744:	f1c4 040c 	rsb	r4, r4, #12	; 0xc
   1e748:	f1c4 0520 	rsb	r5, r4, #32	; 0x20
   1e74c:	fa01 f304 	lsl.w	r3, r1, r4
   1e750:	fa21 f105 	lsr.w	r1, r1, r5
   1e754:	fa00 f204 	lsl.w	r2, r0, r4
   1e758:	ea41 0102 	orr.w	r1, r1, r2
   1e75c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   1e760:	eb11 71d3 	adds.w	r1, r1, r3, lsr #31
   1e764:	f140 0000 	adc.w	r0, r0, #0	; 0x0
   1e768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1e76c:	bf08      	it	eq
   1e76e:	ea21 71d3 	biceq.w	r1, r1, r3, lsr #31
   1e772:	bd70      	pop	{r4, r5, r6, pc}
   1e774:	f1c4 0520 	rsb	r5, r4, #32	; 0x20
   1e778:	fa01 f205 	lsl.w	r2, r1, r5
   1e77c:	ea4e 0e02 	orr.w	lr, lr, r2
   1e780:	fa21 f304 	lsr.w	r3, r1, r4
   1e784:	fa00 f205 	lsl.w	r2, r0, r5
   1e788:	ea43 0302 	orr.w	r3, r3, r2
   1e78c:	fa20 f104 	lsr.w	r1, r0, r4
   1e790:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   1e794:	fa20 f204 	lsr.w	r2, r0, r4
   1e798:	ea21 0102 	bic.w	r1, r1, r2
   1e79c:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
   1e7a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1e7a4:	bf08      	it	eq
   1e7a6:	ea21 71d3 	biceq.w	r1, r1, r3, lsr #31
   1e7aa:	bd70      	pop	{r4, r5, r6, pc}
   1e7ac:	f094 0f00 	teq	r4, #0	; 0x0
   1e7b0:	d10f      	bne.n	1e7d2 <__aeabi_dmul+0x1c2>
   1e7b2:	f000 4600 	and.w	r6, r0, #2147483648	; 0x80000000
   1e7b6:	0049      	lsls	r1, r1, #1
   1e7b8:	eb40 0000 	adc.w	r0, r0, r0
   1e7bc:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
   1e7c0:	bf08      	it	eq
   1e7c2:	3c01      	subeq	r4, #1
   1e7c4:	d0f7      	beq.n	1e7b6 <__aeabi_dmul+0x1a6>
   1e7c6:	ea40 0006 	orr.w	r0, r0, r6
   1e7ca:	f095 0f00 	teq	r5, #0	; 0x0
   1e7ce:	bf18      	it	ne
   1e7d0:	4770      	bxne	lr
   1e7d2:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
   1e7d6:	005b      	lsls	r3, r3, #1
   1e7d8:	eb42 0202 	adc.w	r2, r2, r2
   1e7dc:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
   1e7e0:	bf08      	it	eq
   1e7e2:	3d01      	subeq	r5, #1
   1e7e4:	d0f7      	beq.n	1e7d6 <__aeabi_dmul+0x1c6>
   1e7e6:	ea42 0206 	orr.w	r2, r2, r6
   1e7ea:	4770      	bx	lr
   1e7ec:	ea94 0f0c 	teq	r4, ip
   1e7f0:	ea0c 5512 	and.w	r5, ip, r2, lsr #20
   1e7f4:	bf18      	it	ne
   1e7f6:	ea95 0f0c 	teqne	r5, ip
   1e7fa:	d00c      	beq.n	1e816 <__aeabi_dmul+0x206>
   1e7fc:	ea51 0640 	orrs.w	r6, r1, r0, lsl #1
   1e800:	bf18      	it	ne
   1e802:	ea53 0642 	orrsne.w	r6, r3, r2, lsl #1
   1e806:	d1d1      	bne.n	1e7ac <__aeabi_dmul+0x19c>
   1e808:	ea80 0002 	eor.w	r0, r0, r2
   1e80c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   1e810:	f04f 0100 	mov.w	r1, #0	; 0x0
   1e814:	bd70      	pop	{r4, r5, r6, pc}
   1e816:	ea51 0640 	orrs.w	r6, r1, r0, lsl #1
   1e81a:	bf06      	itte	eq
   1e81c:	4619      	moveq	r1, r3
   1e81e:	4610      	moveq	r0, r2
   1e820:	ea53 0642 	orrsne.w	r6, r3, r2, lsl #1
   1e824:	d019      	beq.n	1e85a <__aeabi_dmul+0x24a>
   1e826:	ea94 0f0c 	teq	r4, ip
   1e82a:	d102      	bne.n	1e832 <__aeabi_dmul+0x222>
   1e82c:	ea51 3600 	orrs.w	r6, r1, r0, lsl #12
   1e830:	d113      	bne.n	1e85a <__aeabi_dmul+0x24a>
   1e832:	ea95 0f0c 	teq	r5, ip
   1e836:	d105      	bne.n	1e844 <__aeabi_dmul+0x234>
   1e838:	ea53 3602 	orrs.w	r6, r3, r2, lsl #12
   1e83c:	bf1c      	itt	ne
   1e83e:	4619      	movne	r1, r3
   1e840:	4610      	movne	r0, r2
   1e842:	d10a      	bne.n	1e85a <__aeabi_dmul+0x24a>
   1e844:	ea80 0002 	eor.w	r0, r0, r2
   1e848:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   1e84c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   1e850:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
   1e854:	f04f 0100 	mov.w	r1, #0	; 0x0
   1e858:	bd70      	pop	{r4, r5, r6, pc}
   1e85a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   1e85e:	f440 0078 	orr.w	r0, r0, #16252928	; 0xf80000
   1e862:	bd70      	pop	{r4, r5, r6, pc}

0001e864 <__aeabi_ddiv>:
   1e864:	b570      	push	{r4, r5, r6, lr}
   1e866:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1e86a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1e86e:	ea1c 5410 	ands.w	r4, ip, r0, lsr #20
   1e872:	bf1d      	ittte	ne
   1e874:	ea1c 5512 	andsne.w	r5, ip, r2, lsr #20
   1e878:	ea94 0f0c 	teqne	r4, ip
   1e87c:	ea95 0f0c 	teqne	r5, ip
   1e880:	f000 f8a7 	bleq	1e9d2 <__aeabi_ddiv+0x16e>
   1e884:	eba4 0405 	sub.w	r4, r4, r5
   1e888:	ea80 0e02 	eor.w	lr, r0, r2
   1e88c:	ea53 3502 	orrs.w	r5, r3, r2, lsl #12
   1e890:	ea4f 3000 	mov.w	r0, r0, lsl #12
   1e894:	f000 8088 	beq.w	1e9a8 <__aeabi_ddiv+0x144>
   1e898:	ea4f 3202 	mov.w	r2, r2, lsl #12
   1e89c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   1e8a0:	ea45 1212 	orr.w	r2, r5, r2, lsr #4
   1e8a4:	ea42 6213 	orr.w	r2, r2, r3, lsr #24
   1e8a8:	ea4f 2303 	mov.w	r3, r3, lsl #8
   1e8ac:	ea45 1510 	orr.w	r5, r5, r0, lsr #4
   1e8b0:	ea45 6511 	orr.w	r5, r5, r1, lsr #24
   1e8b4:	ea4f 2601 	mov.w	r6, r1, lsl #8
   1e8b8:	f00e 4000 	and.w	r0, lr, #2147483648	; 0x80000000
   1e8bc:	4295      	cmp	r5, r2
   1e8be:	bf08      	it	eq
   1e8c0:	429e      	cmpeq	r6, r3
   1e8c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   1e8c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
   1e8ca:	d202      	bcs.n	1e8d2 <__aeabi_ddiv+0x6e>
   1e8cc:	0852      	lsrs	r2, r2, #1
   1e8ce:	ea4f 0333 	mov.w	r3, r3, rrx
   1e8d2:	1af6      	subs	r6, r6, r3
   1e8d4:	eb65 0502 	sbc.w	r5, r5, r2
   1e8d8:	0852      	lsrs	r2, r2, #1
   1e8da:	ea4f 0333 	mov.w	r3, r3, rrx
   1e8de:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
   1e8e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   1e8e6:	ebb6 0e03 	subs.w	lr, r6, r3
   1e8ea:	eb75 0e02 	sbcs.w	lr, r5, r2
   1e8ee:	bf22      	ittt	cs
   1e8f0:	1af6      	subcs	r6, r6, r3
   1e8f2:	4675      	movcs	r5, lr
   1e8f4:	ea41 010c 	orrcs.w	r1, r1, ip
   1e8f8:	0852      	lsrs	r2, r2, #1
   1e8fa:	ea4f 0333 	mov.w	r3, r3, rrx
   1e8fe:	ebb6 0e03 	subs.w	lr, r6, r3
   1e902:	eb75 0e02 	sbcs.w	lr, r5, r2
   1e906:	bf22      	ittt	cs
   1e908:	1af6      	subcs	r6, r6, r3
   1e90a:	4675      	movcs	r5, lr
   1e90c:	ea41 015c 	orrcs.w	r1, r1, ip, lsr #1
   1e910:	0852      	lsrs	r2, r2, #1
   1e912:	ea4f 0333 	mov.w	r3, r3, rrx
   1e916:	ebb6 0e03 	subs.w	lr, r6, r3
   1e91a:	eb75 0e02 	sbcs.w	lr, r5, r2
   1e91e:	bf22      	ittt	cs
   1e920:	1af6      	subcs	r6, r6, r3
   1e922:	4675      	movcs	r5, lr
   1e924:	ea41 019c 	orrcs.w	r1, r1, ip, lsr #2
   1e928:	0852      	lsrs	r2, r2, #1
   1e92a:	ea4f 0333 	mov.w	r3, r3, rrx
   1e92e:	ebb6 0e03 	subs.w	lr, r6, r3
   1e932:	eb75 0e02 	sbcs.w	lr, r5, r2
   1e936:	bf22      	ittt	cs
   1e938:	1af6      	subcs	r6, r6, r3
   1e93a:	4675      	movcs	r5, lr
   1e93c:	ea41 01dc 	orrcs.w	r1, r1, ip, lsr #3
   1e940:	ea55 0e06 	orrs.w	lr, r5, r6
   1e944:	d018      	beq.n	1e978 <__aeabi_ddiv+0x114>
   1e946:	ea4f 1505 	mov.w	r5, r5, lsl #4
   1e94a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   1e94e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   1e952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   1e956:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
   1e95a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1e95e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   1e962:	d1c0      	bne.n	1e8e6 <__aeabi_ddiv+0x82>
   1e964:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
   1e968:	d10b      	bne.n	1e982 <__aeabi_ddiv+0x11e>
   1e96a:	ea40 0001 	orr.w	r0, r0, r1
   1e96e:	f04f 0100 	mov.w	r1, #0	; 0x0
   1e972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   1e976:	e7b6      	b.n	1e8e6 <__aeabi_ddiv+0x82>
   1e978:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
   1e97c:	bf04      	itt	eq
   1e97e:	4308      	orreq	r0, r1
   1e980:	2100      	moveq	r1, #0
   1e982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   1e986:	bf88      	it	hi
   1e988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   1e98c:	f63f aeaf 	bhi.w	1e6ee <__aeabi_dmul+0xde>
   1e990:	ebb5 0c02 	subs.w	ip, r5, r2
   1e994:	bf04      	itt	eq
   1e996:	ebb6 0c03 	subseq.w	ip, r6, r3
   1e99a:	ea5f 0c51 	movseq.w	ip, r1, lsr #1
   1e99e:	f151 0100 	adcs.w	r1, r1, #0	; 0x0
   1e9a2:	eb40 5004 	adc.w	r0, r0, r4, lsl #20
   1e9a6:	bd70      	pop	{r4, r5, r6, pc}
   1e9a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   1e9ac:	ea4e 3010 	orr.w	r0, lr, r0, lsr #12
   1e9b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   1e9b4:	bfc2      	ittt	gt
   1e9b6:	ebd4 050c 	rsbsgt	r5, r4, ip
   1e9ba:	ea40 5004 	orrgt.w	r0, r0, r4, lsl #20
   1e9be:	bd70      	popgt	{r4, r5, r6, pc}
   1e9c0:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
   1e9c4:	f04f 0e00 	mov.w	lr, #0	; 0x0
   1e9c8:	3c01      	subs	r4, #1
   1e9ca:	e690      	b.n	1e6ee <__aeabi_dmul+0xde>
   1e9cc:	ea45 0e06 	orr.w	lr, r5, r6
   1e9d0:	e68d      	b.n	1e6ee <__aeabi_dmul+0xde>
   1e9d2:	ea0c 5512 	and.w	r5, ip, r2, lsr #20
   1e9d6:	ea94 0f0c 	teq	r4, ip
   1e9da:	bf08      	it	eq
   1e9dc:	ea95 0f0c 	teqeq	r5, ip
   1e9e0:	f43f af3b 	beq.w	1e85a <__aeabi_dmul+0x24a>
   1e9e4:	ea94 0f0c 	teq	r4, ip
   1e9e8:	d10a      	bne.n	1ea00 <__aeabi_ddiv+0x19c>
   1e9ea:	ea51 3400 	orrs.w	r4, r1, r0, lsl #12
   1e9ee:	f47f af34 	bne.w	1e85a <__aeabi_dmul+0x24a>
   1e9f2:	ea95 0f0c 	teq	r5, ip
   1e9f6:	f47f af25 	bne.w	1e844 <__aeabi_dmul+0x234>
   1e9fa:	4619      	mov	r1, r3
   1e9fc:	4610      	mov	r0, r2
   1e9fe:	e72c      	b.n	1e85a <__aeabi_dmul+0x24a>
   1ea00:	ea95 0f0c 	teq	r5, ip
   1ea04:	d106      	bne.n	1ea14 <__aeabi_ddiv+0x1b0>
   1ea06:	ea53 3502 	orrs.w	r5, r3, r2, lsl #12
   1ea0a:	f43f aefd 	beq.w	1e808 <__aeabi_dmul+0x1f8>
   1ea0e:	4619      	mov	r1, r3
   1ea10:	4610      	mov	r0, r2
   1ea12:	e722      	b.n	1e85a <__aeabi_dmul+0x24a>
   1ea14:	ea51 0640 	orrs.w	r6, r1, r0, lsl #1
   1ea18:	bf18      	it	ne
   1ea1a:	ea53 0642 	orrsne.w	r6, r3, r2, lsl #1
   1ea1e:	f47f aec5 	bne.w	1e7ac <__aeabi_dmul+0x19c>
   1ea22:	ea51 0440 	orrs.w	r4, r1, r0, lsl #1
   1ea26:	f47f af0d 	bne.w	1e844 <__aeabi_dmul+0x234>
   1ea2a:	ea53 0542 	orrs.w	r5, r3, r2, lsl #1
   1ea2e:	f47f aeeb 	bne.w	1e808 <__aeabi_dmul+0x1f8>
   1ea32:	e712      	b.n	1e85a <__aeabi_dmul+0x24a>

0001ea34 <__gedf2>:
   1ea34:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
   1ea38:	e006      	b.n	1ea48 <__cmpdf2+0x4>
   1ea3a:	46c0      	nop			(mov r8, r8)

0001ea3c <__ledf2>:
   1ea3c:	f04f 0c01 	mov.w	ip, #1	; 0x1
   1ea40:	e002      	b.n	1ea48 <__cmpdf2+0x4>
   1ea42:	46c0      	nop			(mov r8, r8)

0001ea44 <__cmpdf2>:
   1ea44:	f04f 0c01 	mov.w	ip, #1	; 0x1
   1ea48:	f84d cc04 	str.w	ip, [sp, #-4]
   1ea4c:	ea4f 0c40 	mov.w	ip, r0, lsl #1
   1ea50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1ea54:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   1ea58:	bf18      	it	ne
   1ea5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   1ea5e:	d01a      	beq.n	1ea96 <__cmpdf2+0x52>
   1ea60:	ea51 0c40 	orrs.w	ip, r1, r0, lsl #1
   1ea64:	bf0c      	ite	eq
   1ea66:	ea53 0c42 	orrseq.w	ip, r3, r2, lsl #1
   1ea6a:	ea90 0f02 	teqne	r0, r2
   1ea6e:	bf02      	ittt	eq
   1ea70:	ea91 0f03 	teqeq	r1, r3
   1ea74:	2000      	moveq	r0, #0
   1ea76:	4770      	bxeq	lr
   1ea78:	f110 0f00 	cmn.w	r0, #0	; 0x0
   1ea7c:	ea90 0f02 	teq	r0, r2
   1ea80:	bf58      	it	pl
   1ea82:	4290      	cmppl	r0, r2
   1ea84:	bf08      	it	eq
   1ea86:	4299      	cmpeq	r1, r3
   1ea88:	bf2c      	ite	cs
   1ea8a:	17d0      	asrcs	r0, r2, #31
   1ea8c:	ea6f 70e2 	mvncc.w	r0, r2, asr #31
   1ea90:	f040 0001 	orr.w	r0, r0, #1	; 0x1
   1ea94:	4770      	bx	lr
   1ea96:	ea4f 0c40 	mov.w	ip, r0, lsl #1
   1ea9a:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1ea9e:	d102      	bne.n	1eaa6 <__cmpdf2+0x62>
   1eaa0:	ea51 3c00 	orrs.w	ip, r1, r0, lsl #12
   1eaa4:	d107      	bne.n	1eab6 <__cmpdf2+0x72>
   1eaa6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   1eaaa:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1eaae:	d1d7      	bne.n	1ea60 <__cmpdf2+0x1c>
   1eab0:	ea53 3c02 	orrs.w	ip, r3, r2, lsl #12
   1eab4:	d0d4      	beq.n	1ea60 <__cmpdf2+0x1c>
   1eab6:	f85d 0c04 	ldr.w	r0, [sp, #-4]
   1eaba:	4770      	bx	lr

0001eabc <__aeabi_cdrcmple>:
   1eabc:	4684      	mov	ip, r0
   1eabe:	4610      	mov	r0, r2
   1eac0:	4662      	mov	r2, ip
   1eac2:	468c      	mov	ip, r1
   1eac4:	4619      	mov	r1, r3
   1eac6:	4663      	mov	r3, ip
   1eac8:	e000      	b.n	1eacc <__aeabi_cdcmpeq>
   1eaca:	46c0      	nop			(mov r8, r8)

0001eacc <__aeabi_cdcmpeq>:
   1eacc:	b501      	push	{r0, lr}
   1eace:	f7ff ffb9 	bl	1ea44 <__cmpdf2>
   1ead2:	2800      	cmp	r0, #0
   1ead4:	bf48      	it	mi
   1ead6:	f110 0f00 	cmnmi.w	r0, #0	; 0x0
   1eada:	bd01      	pop	{r0, pc}

0001eadc <__aeabi_dcmpeq>:
   1eadc:	f84d ed08 	str.w	lr, [sp, #-8]!
   1eae0:	f7ff fff4 	bl	1eacc <__aeabi_cdcmpeq>
   1eae4:	bf0c      	ite	eq
   1eae6:	2001      	moveq	r0, #1
   1eae8:	2000      	movne	r0, #0
   1eaea:	f85d fb08 	ldr.w	pc, [sp], #8
   1eaee:	46c0      	nop			(mov r8, r8)

0001eaf0 <__aeabi_dcmplt>:
   1eaf0:	f84d ed08 	str.w	lr, [sp, #-8]!
   1eaf4:	f7ff ffea 	bl	1eacc <__aeabi_cdcmpeq>
   1eaf8:	bf34      	ite	cc
   1eafa:	2001      	movcc	r0, #1
   1eafc:	2000      	movcs	r0, #0
   1eafe:	f85d fb08 	ldr.w	pc, [sp], #8
   1eb02:	46c0      	nop			(mov r8, r8)

0001eb04 <__aeabi_dcmple>:
   1eb04:	f84d ed08 	str.w	lr, [sp, #-8]!
   1eb08:	f7ff ffe0 	bl	1eacc <__aeabi_cdcmpeq>
   1eb0c:	bf94      	ite	ls
   1eb0e:	2001      	movls	r0, #1
   1eb10:	2000      	movhi	r0, #0
   1eb12:	f85d fb08 	ldr.w	pc, [sp], #8
   1eb16:	46c0      	nop			(mov r8, r8)

0001eb18 <__aeabi_dcmpge>:
   1eb18:	f84d ed08 	str.w	lr, [sp, #-8]!
   1eb1c:	f7ff ffce 	bl	1eabc <__aeabi_cdrcmple>
   1eb20:	bf94      	ite	ls
   1eb22:	2001      	movls	r0, #1
   1eb24:	2000      	movhi	r0, #0
   1eb26:	f85d fb08 	ldr.w	pc, [sp], #8
   1eb2a:	46c0      	nop			(mov r8, r8)

0001eb2c <__aeabi_dcmpgt>:
   1eb2c:	f84d ed08 	str.w	lr, [sp, #-8]!
   1eb30:	f7ff ffc4 	bl	1eabc <__aeabi_cdrcmple>
   1eb34:	bf34      	ite	cc
   1eb36:	2001      	movcc	r0, #1
   1eb38:	2000      	movcs	r0, #0
   1eb3a:	f85d fb08 	ldr.w	pc, [sp], #8
   1eb3e:	46c0      	nop			(mov r8, r8)

0001eb40 <__aeabi_d2iz>:
   1eb40:	ea4f 0240 	mov.w	r2, r0, lsl #1
   1eb44:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   1eb48:	d215      	bcs.n	1eb76 <__aeabi_d2iz+0x36>
   1eb4a:	d511      	bpl.n	1eb70 <__aeabi_d2iz+0x30>
   1eb4c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   1eb50:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   1eb54:	d912      	bls.n	1eb7c <__aeabi_d2iz+0x3c>
   1eb56:	ea4f 23c0 	mov.w	r3, r0, lsl #11
   1eb5a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1eb5e:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
   1eb62:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   1eb66:	fa23 f002 	lsr.w	r0, r3, r2
   1eb6a:	bf18      	it	ne
   1eb6c:	4240      	negne	r0, r0
   1eb6e:	4770      	bx	lr
   1eb70:	f04f 0000 	mov.w	r0, #0	; 0x0
   1eb74:	4770      	bx	lr
   1eb76:	ea51 3100 	orrs.w	r1, r1, r0, lsl #12
   1eb7a:	d105      	bne.n	1eb88 <__aeabi_d2iz+0x48>
   1eb7c:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   1eb80:	bf08      	it	eq
   1eb82:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   1eb86:	4770      	bx	lr
   1eb88:	f04f 0000 	mov.w	r0, #0	; 0x0
   1eb8c:	4770      	bx	lr
   1eb8e:	46c0      	nop			(mov r8, r8)

0001eb90 <OSUnMapTbl>:
   1eb90:	0000 0001 0002 0001 0003 0001 0002 0001     ................
   1eba0:	0004 0001 0002 0001 0003 0001 0002 0001     ................
   1ebb0:	0005 0001 0002 0001 0003 0001 0002 0001     ................
   1ebc0:	0004 0001 0002 0001 0003 0001 0002 0001     ................
   1ebd0:	0006 0001 0002 0001 0003 0001 0002 0001     ................
   1ebe0:	0004 0001 0002 0001 0003 0001 0002 0001     ................
   1ebf0:	0005 0001 0002 0001 0003 0001 0002 0001     ................
   1ec00:	0004 0001 0002 0001 0003 0001 0002 0001     ................
   1ec10:	0007 0001 0002 0001 0003 0001 0002 0001     ................
   1ec20:	0004 0001 0002 0001 0003 0001 0002 0001     ................
   1ec30:	0005 0001 0002 0001 0003 0001 0002 0001     ................
   1ec40:	0004 0001 0002 0001 0003 0001 0002 0001     ................
   1ec50:	0006 0001 0002 0001 0003 0001 0002 0001     ................
   1ec60:	0004 0001 0002 0001 0003 0001 0002 0001     ................
   1ec70:	0005 0001 0002 0001 0003 0001 0002 0001     ................
   1ec80:	0004 0001 0002 0001 0003 0001 0002 0001     ................
   1ec90:	4375 4f2f 2d53 4949 4920 6c64 0065 0000     uC/OS-II Idle...
   1eca0:	4375 4f2f 2d53 4949 5320 6174 0074 0000     uC/OS-II Stat...
   1ecb0:	534f 542d 726d 6f4c 6b63 0000 534f 542d     OS-TmrLock..OS-T
   1ecc0:	726d 6953 0067 0000 4375 4f2f 2d53 4949     mrSig...uC/OS-II
   1ecd0:	5420 726d 0000 0000 3153 0a0d 0000 0000      Tmr....S1......
   1ece0:	3053 0a0d 0000 0000 6552 6573 2074 2021     S0......Reset ! 
   1ecf0:	0a0d 0000 6553 2074 2021 0a0d 0000 0000     ....Set ! ......
   1ed00:	2554 0d64 000a 0000 2556 0d64 000a 0000     T%d.....V%d.....
   1ed10:	5355 5241 3154 0000 0077 0000 6154 6b73     USART1..w...Task
   1ed20:	0000 0000                                   ....

0001ed24 <C.18.6182>:
   1ed24:	3030 0030                                   000.

0001ed28 <SystemFrequency>:
   1ed28:	a200 044a                                   ..J.

0001ed2c <SystemFrequency_SysClk>:
   1ed2c:	a200 044a                                   ..J.

0001ed30 <SystemFrequency_AHBClk>:
   1ed30:	a200 044a                                   ..J.

0001ed34 <SystemFrequency_APB1Clk>:
   1ed34:	5100 0225                                   .Q%.

0001ed38 <SystemFrequency_APB2Clk>:
   1ed38:	a200 044a                                   ..J.

0001ed3c <D_LED_PIN>:
   1ed3c:	0001 0002 0004 0008 0010 0020 0040 0080     .......... .@...

0001ed4c <D_LED_CLK>:
   1ed4c:	0100 0000                                   ....

0001ed50 <SWITCH_CLK>:
   1ed50:	0100 0000                                   ....

0001ed54 <SWITCH_PIN>:
   1ed54:	0100 0200 0400 0800 1000 2000 4000 8000     ........... .@..
   1ed64:	5544 4d4d 4549 0000                         DUMMIE..

0001ed6c <device_operation_table_DUMMIE>:
   1ed6c:	ed64 0001 389d 0001 38ad 0001 38b9 0001     d....8...8...8..
   1ed7c:	38c9 0001 5355 5241 3154 0000               .8..USART1..

0001ed88 <device_operation_table_USART1>:
   1ed88:	ed80 0001 38d9 0001 38f5 0001 3901 0001     .....8...8...9..
   1ed98:	395d 0001 5355 5241 3354 0000               ]9..USART3..

0001eda4 <device_operation_table_USART3>:
   1eda4:	ed9c 0001 396d 0001 3989 0001 3995 0001     ....m9...9...9..
   1edb4:	39f1 0001                                   .9..

0001edb8 <Virtual_Com_Port_DeviceDescriptor>:
   1edb8:	0112 0200 0002 4000 0483 5740 0200 0201     .......@..@W....
   1edc8:	0103 0000                                   ....

0001edcc <Virtual_Com_Port_ConfigDescriptor>:
   1edcc:	0209 0043 0102 c000 0932 0004 0100 0202     ..C.....2.......
   1eddc:	0001 2405 1000 0501 0124 0100 2404 0202     ...$....$....$..
   1edec:	2405 0006 0701 8205 0803 ff00 0409 0001     .$..............
   1edfc:	0a02 0000 0700 0305 4002 0000 0507 0281     .........@......
   1ee0c:	0040 0000                                   @...

0001ee10 <Virtual_Com_Port_StringLangID>:
   1ee10:	0304 0409                                   ....

0001ee14 <Virtual_Com_Port_StringVendor>:
   1ee14:	0326 0053 0054 004d 0069 0063 0072 006f     &.S.T.M.i.c.r.o.
   1ee24:	0065 006c 0065 0063 0074 0072 006f 006e     e.l.e.c.t.r.o.n.
   1ee34:	0069 0063 0073 0000                         i.c.s...

0001ee3c <Virtual_Com_Port_StringProduct>:
   1ee3c:	0332 0053 0054 004d 0033 0032 0020 0056     2.S.T.M.3.2. .V.
   1ee4c:	0069 0072 0074 0075 0061 006c 0020 0043     i.r.t.u.a.l. .C.
   1ee5c:	004f 004d 0020 0050 006f 0072 0074 0020     O.M. .P.o.r.t. .
   1ee6c:	0020 0000                                    ...

0001ee70 <_global_impure_ptr>:
   1ee70:	018c 2000 0043 0000                         ... C...

0001ee78 <blanks.3463>:
   1ee78:	2020 2020 2020 2020 2020 2020 2020 2020                     

0001ee88 <zeroes.3464>:
   1ee88:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   1ee98:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
   1eea8:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
   1eeb8:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
   1eec8:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
   1eed8:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
   1eee8:	614e 004e                                   NaN.

0001eeec <__sf_fake_stdin>:
	...

0001ef0c <__sf_fake_stdout>:
	...

0001ef2c <__sf_fake_stderr>:
	...

0001ef4c <charset>:
   1ef4c:	ef84 0001                                   ....

0001ef50 <lconv>:
   1ef50:	ef80 0001 eea8 0001 eea8 0001 eea8 0001     ................
   1ef60:	eea8 0001 eea8 0001 eea8 0001 eea8 0001     ................
   1ef70:	eea8 0001 eea8 0001 ffff ffff ffff ffff     ................
   1ef80:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

0001ef90 <__mprec_tens>:
   1ef90:	0000 3ff0 0000 0000 0000 4024 0000 0000     ...?......$@....
   1efa0:	0000 4059 0000 0000 4000 408f 0000 0000     ..Y@.....@.@....
   1efb0:	8800 40c3 0000 0000 6a00 40f8 0000 0000     ...@.....j.@....
   1efc0:	8480 412e 0000 0000 12d0 4163 0000 0000     ...A......cA....
   1efd0:	d784 4197 0000 0000 cd65 41cd 0000 0000     ...A....e..A....
   1efe0:	a05f 4202 0000 2000 4876 4237 0000 e800     _..B... vH7B....
   1eff0:	1a94 426d 0000 a200 309c 42a2 0000 e540     ..mB.....0.B..@.
   1f000:	bcc4 42d6 0000 1e90 6bf5 430c 0000 2634     ...B.....k.C..4&
   1f010:	c379 4341 8000 37e0 3457 4376 a000 85d8     y.AC...7W4vC....
   1f020:	c16d 43ab c800 674e 58e4 43e1 3d00 6091     m..C..Ng.X.C.=.`
   1f030:	af1d 4415 8c40 78b5 1ae4 444b ef50 d6e2     ...D@..x..KDP...
   1f040:	f0cf 4480 d592 064d 2d02 44b5 4af6 c7e1     ...D..M..-.D.J..
   1f050:	7843 44ea 9db4 79d9                         Cx.D...y

0001f058 <p05.2396>:
   1f058:	0005 0000 0019 0000 007d 0000               ........}...

0001f064 <__mprec_bigtens>:
   1f064:	c379 4341 8000 37e0 b8b5 4693 6e17 b505     y.AC...7...F.n..
   1f074:	4f03 4d38 f9f5 e93f 7748 5a82 1d32 f930     .O8M..?.Hw.Z2.0.
   1f084:	4fdd 7515 bf3c 7f73                         .O.u<.s.

0001f08c <__mprec_tinytens>:
   1f08c:	d2b2 3c9c 89bc 97d8 f623 3949 a733 d5a8     ...<....#.I93...
   1f09c:	0ffd 32a5 a73d 44f4 ba08 255b 979d cf8c     ...2=..D..[%....
   1f0ac:	0628 0ac8 6f43 64ac                         (...Co.d
