{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556034963909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556034963916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:56:03 2019 " "Processing started: Tue Apr 23 16:56:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556034963916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034963916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034963916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556034964907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556034964907 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ADA.qsys " "Elaborating Platform Designer system entity \"ADA.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556034988779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:56:33 Progress: Loading FPGA_MiniProject/ADA.qsys " "2019.04.23.16:56:33 Progress: Loading FPGA_MiniProject/ADA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034993464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:56:34 Progress: Reading input file " "2019.04.23.16:56:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034994072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:56:34 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 17.1\] " "2019.04.23.16:56:34 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034994232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:56:35 Progress: Parameterizing module adc_mega_0 " "2019.04.23.16:56:35 Progress: Parameterizing module adc_mega_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034995194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:56:35 Progress: Building connections " "2019.04.23.16:56:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034995199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:56:35 Progress: Parameterizing connections " "2019.04.23.16:56:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034995200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:56:35 Progress: Validating " "2019.04.23.16:56:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034995223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:56:35 Progress: Done reading input file " "2019.04.23.16:56:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034995278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADA: Generating ADA \"ADA\" for QUARTUS_SYNTH " "ADA: Generating ADA \"ADA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034996275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board " "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034997111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/Haider/AppData/Local/Temp/alt8009_1990676447247189430.dir/0002_sopcgen/ADA_adc_mega_0.v " "Adc_mega_0: C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/Haider/AppData/Local/Temp/alt8009_1990676447247189430.dir/0002_sopcgen/ADA_adc_mega_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556034997112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: \"ADA\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\" " "Adc_mega_0: \"ADA\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035000056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADA: Done \"ADA\" with 2 modules, 3 files " "ADA: Done \"ADA\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035000060 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ADA.qsys " "Finished elaborating Platform Designer system entity \"ADA.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035000926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035001003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_IP_Top " "Found entity 1: VGA_IP_Top" {  } { { "VGA_IP_Top.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035001008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 4 4 " "Found 4 design units, including 4 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001019 ""} { "Info" "ISGN_ENTITY_NAME" "2 hsync " "Found entity 2: hsync" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001019 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001019 ""} { "Info" "ISGN_ENTITY_NAME" "4 gridandwave " "Found entity 4: gridandwave" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035001019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035001024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "testwave testWave FPGA_MiniProject.v(37) " "Verilog HDL Declaration information at FPGA_MiniProject.v(37): object \"testwave\" differs only in case from object \"testWave\" in the same scope" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556035001028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035001033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinegen.v 1 1 " "Found 1 design units, including 1 entities, in source file sinegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035001039 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sample_IP.v(40) " "Verilog HDL information at Sample_IP.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "Sample_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556035001042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample " "Found entity 1: Sample" {  } { { "Sample_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035001047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ada/ada.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ada/ada.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADA " "Found entity 1: ADA" {  } { { "db/ip/ada/ada.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/ada.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035001048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ada/submodules/ada_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ada/submodules/ada_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADA_adc_mega_0 " "Found entity 1: ADA_adc_mega_0" {  } { { "db/ip/ada/submodules/ada_adc_mega_0.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/submodules/ada_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035001054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ada/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ada/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/ada/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/db/ip/ada/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556035001059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035001059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R VGATB.v(28) " "Verilog HDL Implicit Net warning at VGATB.v(28): created implicit net for \"R\"" {  } { { "VGATB.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGATB.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035001059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slClock FPGA_MiniProject.v(74) " "Verilog HDL Implicit Net warning at FPGA_MiniProject.v(74): created implicit net for \"slClock\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035001059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH0 FPGA_MiniProject.v(112) " "Verilog HDL Implicit Net warning at FPGA_MiniProject.v(112): created implicit net for \"CH0\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035001063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556035001148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(69) " "Verilog HDL assignment warning at FPGA_MiniProject.v(69): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001151 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_MiniProject.v(132) " "Verilog HDL assignment warning at FPGA_MiniProject.v(132): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001153 "|FPGA_MiniProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_wave_gen sine_wave_gen:testWave " "Elaborating entity \"sine_wave_gen\" for hierarchy \"sine_wave_gen:testWave\"" {  } { { "FPGA_MiniProject.v" "testWave" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035001228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(32) " "Verilog HDL assignment warning at sineGen.v(32): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001232 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(33) " "Verilog HDL assignment warning at sineGen.v(33): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001232 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(34) " "Verilog HDL assignment warning at sineGen.v(34): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001232 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(35) " "Verilog HDL assignment warning at sineGen.v(35): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001236 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(36) " "Verilog HDL assignment warning at sineGen.v(36): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001236 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(37) " "Verilog HDL assignment warning at sineGen.v(37): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001236 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(38) " "Verilog HDL assignment warning at sineGen.v(38): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001236 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(39) " "Verilog HDL assignment warning at sineGen.v(39): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001236 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(40) " "Verilog HDL assignment warning at sineGen.v(40): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001236 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(41) " "Verilog HDL assignment warning at sineGen.v(41): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001237 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(42) " "Verilog HDL assignment warning at sineGen.v(42): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001237 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(43) " "Verilog HDL assignment warning at sineGen.v(43): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001237 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(44) " "Verilog HDL assignment warning at sineGen.v(44): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001237 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(45) " "Verilog HDL assignment warning at sineGen.v(45): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001237 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(51) " "Verilog HDL assignment warning at sineGen.v(51): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001237 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.data_a 0 sineGen.v(9) " "Net \"sine.data_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556035001238 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.waddr_a 0 sineGen.v(9) " "Net \"sine.waddr_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556035001238 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.we_a 0 sineGen.v(9) " "Net \"sine.we_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556035001238 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_IP_Top VGA_IP_Top:VGA " "Elaborating entity \"VGA_IP_Top\" for hierarchy \"VGA_IP_Top:VGA\"" {  } { { "FPGA_MiniProject.v" "VGA" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035001247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync VGA_IP_Top:VGA\|hsync:hs " "Elaborating entity \"hsync\" for hierarchy \"VGA_IP_Top:VGA\|hsync:hs\"" {  } { { "VGA_IP_Top.v" "hs" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035001257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(53) " "Verilog HDL assignment warning at VGA_IP.v(53): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001260 "|FPGA_MiniProject|VGA_IP_Top:VGA|hsync:hs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync VGA_IP_Top:VGA\|vsync:vs " "Elaborating entity \"vsync\" for hierarchy \"VGA_IP_Top:VGA\|vsync:vs\"" {  } { { "VGA_IP_Top.v" "vs" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035001263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(13) " "Verilog HDL assignment warning at VGA_IP.v(13): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001268 "|FPGA_MiniProject|VGA_IP_Top:VGA|vsync:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gridandwave VGA_IP_Top:VGA\|gridandwave:gaw " "Elaborating entity \"gridandwave\" for hierarchy \"VGA_IP_Top:VGA\|gridandwave:gaw\"" {  } { { "VGA_IP_Top.v" "gaw" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP_Top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035001269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_IP.v(146) " "Verilog HDL assignment warning at VGA_IP.v(146): truncated value with size 20 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001277 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_IP.v(147) " "Verilog HDL assignment warning at VGA_IP.v(147): truncated value with size 20 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001277 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_IP.v(157) " "Verilog HDL assignment warning at VGA_IP.v(157): truncated value with size 32 to match size of target (20)" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001277 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_IP.v(290) " "Verilog HDL assignment warning at VGA_IP.v(290): truncated value with size 32 to match size of target (20)" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001277 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(293) " "Verilog HDL assignment warning at VGA_IP.v(293): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001278 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(294) " "Verilog HDL assignment warning at VGA_IP.v(294): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001278 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(295) " "Verilog HDL assignment warning at VGA_IP.v(295): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/VGA_IP.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001278 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sample Sample:sample " "Elaborating entity \"Sample\" for hierarchy \"Sample:sample\"" {  } { { "FPGA_MiniProject.v" "sample" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035001283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outputcounter Sample_IP.v(16) " "Verilog HDL or VHDL warning at Sample_IP.v(16): object \"outputcounter\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556035001286 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "randomreg1 Sample_IP.v(18) " "Verilog HDL or VHDL warning at Sample_IP.v(18): object \"randomreg1\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556035001286 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "randomreg2 Sample_IP.v(19) " "Verilog HDL or VHDL warning at Sample_IP.v(19): object \"randomreg2\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556035001286 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(49) " "Verilog HDL assignment warning at Sample_IP.v(49): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001286 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(50) " "Verilog HDL assignment warning at Sample_IP.v(50): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001287 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(54) " "Verilog HDL assignment warning at Sample_IP.v(54): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001287 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(55) " "Verilog HDL assignment warning at Sample_IP.v(55): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/Sample_IP.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556035001287 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556035001840 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADDAClock GND " "Pin \"ADDAClock\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556035001931 "|FPGA_MiniProject|ADDAClock"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556035001931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556035002009 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556035002263 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADA 19 " "Ignored 19 assignments for entity \"ADA\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556035002284 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg " "Generated suppressed messages file C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035002318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556035002473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556035002473 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch5 " "No output dependent on input pin \"switch5\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|switch5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch6 " "No output dependent on input pin \"switch6\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|switch6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch7 " "No output dependent on input pin \"switch7\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|switch7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch8 " "No output dependent on input pin \"switch8\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|switch8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch9 " "No output dependent on input pin \"switch9\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|switch9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butt0 " "No output dependent on input pin \"butt0\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|butt0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butt1 " "No output dependent on input pin \"butt1\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|butt1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "butt2 " "No output dependent on input pin \"butt2\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|butt2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[0\] " "No output dependent on input pin \"ADCin\[0\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[1\] " "No output dependent on input pin \"ADCin\[1\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[2\] " "No output dependent on input pin \"ADCin\[2\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[3\] " "No output dependent on input pin \"ADCin\[3\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[4\] " "No output dependent on input pin \"ADCin\[4\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[5\] " "No output dependent on input pin \"ADCin\[5\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[6\] " "No output dependent on input pin \"ADCin\[6\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[7\] " "No output dependent on input pin \"ADCin\[7\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[8\] " "No output dependent on input pin \"ADCin\[8\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[9\] " "No output dependent on input pin \"ADCin\[9\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[10\] " "No output dependent on input pin \"ADCin\[10\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[11\] " "No output dependent on input pin \"ADCin\[11\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[12\] " "No output dependent on input pin \"ADCin\[12\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[13\] " "No output dependent on input pin \"ADCin\[13\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|ADCin[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutOfRange " "No output dependent on input pin \"OutOfRange\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/FPGA_MiniProject.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556035002543 "|FPGA_MiniProject|OutOfRange"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556035002543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556035002544 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556035002544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556035002544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556035002544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556035002561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:56:42 2019 " "Processing ended: Tue Apr 23 16:56:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556035002561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556035002561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556035002561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556035002561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556035004320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556035004327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:56:43 2019 " "Processing started: Tue Apr 23 16:56:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556035004327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556035004327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556035004327 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1556035004583 ""}
{ "Info" "0" "" "Project  = FPGA_MiniProject" {  } {  } 0 0 "Project  = FPGA_MiniProject" 0 0 "Fitter" 0 0 1556035004583 ""}
{ "Info" "0" "" "Revision = FPGA_MiniProject" {  } {  } 0 0 "Revision = FPGA_MiniProject" 0 0 "Fitter" 0 0 1556035004584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556035004799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556035004800 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FPGA_MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556035004822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556035004878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556035004878 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556035005385 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556035005417 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556035005837 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556035020090 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 71 global CLKCTRL_G6 " "clock~inputCLKENA0 with 71 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556035020222 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1556035020222 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556035020226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556035020232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556035020232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556035020235 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556035020235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556035020236 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556035020236 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_MiniProject.sdc " "Synopsys Design Constraints File file not found: 'FPGA_MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556035020855 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556035020856 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556035020857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556035020857 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556035020861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556035020883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556035020884 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556035020884 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556035020969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556035027078 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1556035027338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556035028269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556035029713 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556035037734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556035037734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556035042402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556035054536 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556035054536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556035061690 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556035061690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556035061693 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.89 " "Total time spent on timing analysis during the Fitter is 1.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556035063584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556035063630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556035064445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556035064445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556035064993 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556035067728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/output_files/FPGA_MiniProject.fit.smsg " "Generated suppressed messages file C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/output_files/FPGA_MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556035068083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6647 " "Peak virtual memory: 6647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556035068664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:57:48 2019 " "Processing ended: Tue Apr 23 16:57:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556035068664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556035068664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556035068664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556035068664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556035070062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556035070068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:57:49 2019 " "Processing started: Tue Apr 23 16:57:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556035070068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556035070068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556035070068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556035071212 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556035078682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556035079192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:57:59 2019 " "Processing ended: Tue Apr 23 16:57:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556035079192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556035079192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556035079192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556035079192 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556035079920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556035080720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556035080728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:58:00 2019 " "Processing started: Tue Apr 23 16:58:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556035080728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035080728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_sta FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035080728 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1556035080986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082148 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_MiniProject.sdc " "Synopsys Design Constraints File file not found: 'FPGA_MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082751 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082752 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556035082755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_IP_Top:VGA\|hsync:hs\|newline VGA_IP_Top:VGA\|hsync:hs\|newline " "create_clock -period 1.000 -name VGA_IP_Top:VGA\|hsync:hs\|newline VGA_IP_Top:VGA\|hsync:hs\|newline" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556035082755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_IP_Top:VGA\|hsync:hs\|blank VGA_IP_Top:VGA\|hsync:hs\|blank " "create_clock -period 1.000 -name VGA_IP_Top:VGA\|hsync:hs\|blank VGA_IP_Top:VGA\|hsync:hs\|blank" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556035082755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slowerClock\[10\] slowerClock\[10\] " "create_clock -period 1.000 -name slowerClock\[10\] slowerClock\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556035082755 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082755 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082773 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1556035082773 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556035082786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556035082822 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.974 " "Worst-case setup slack is -4.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.974            -230.269 clock  " "   -4.974            -230.269 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.024             -17.993 slowerClock\[10\]  " "   -2.024             -17.993 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.716             -37.163 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -1.716             -37.163 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.669             -27.716 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -1.669             -27.716 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.285               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.298               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clock  " "    0.380               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 slowerClock\[10\]  " "    0.569               0.000 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.801 " "Worst-case minimum pulse width slack is -0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801             -52.946 clock  " "   -0.801             -52.946 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.255 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -0.394             -11.255 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.200 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -0.394             -10.200 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.656 slowerClock\[10\]  " "   -0.394              -5.656 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035082865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082865 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556035082894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035082931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035083830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035084040 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556035084109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035084109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.950 " "Worst-case setup slack is -4.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.950            -220.535 clock  " "   -4.950            -220.535 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000             -18.554 slowerClock\[10\]  " "   -2.000             -18.554 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.758             -28.756 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -1.758             -28.756 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.608             -34.954 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -1.608             -34.954 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035084114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.075 " "Worst-case hold slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 clock  " "    0.075               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.286               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.298               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 slowerClock\[10\]  " "    0.553               0.000 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035084135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035084147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035084159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.813 " "Worst-case minimum pulse width slack is -0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813             -57.358 clock  " "   -0.813             -57.358 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.298 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -0.394             -11.298 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.260 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -0.394             -10.260 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.609 slowerClock\[10\]  " "   -0.394              -5.609 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035084168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035084168 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556035084197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035084510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086152 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556035086155 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.827 " "Worst-case setup slack is -3.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.827            -121.026 clock  " "   -3.827            -121.026 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.975              -6.926 slowerClock\[10\]  " "   -0.975              -6.926 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694             -15.206 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -0.694             -15.206 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -9.919 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -0.680              -9.919 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.095               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 clock  " "    0.099               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.102               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 slowerClock\[10\]  " "    0.260               0.000 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.698 " "Worst-case minimum pulse width slack is -0.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698             -10.975 clock  " "   -0.698             -10.975 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.125               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 slowerClock\[10\]  " "    0.125               0.000 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.145               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086173 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556035086188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556035086386 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.323 " "Worst-case setup slack is -3.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.323             -99.881 clock  " "   -3.323             -99.881 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -6.246 slowerClock\[10\]  " "   -0.834              -6.246 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586              -8.704 VGA_IP_Top:VGA\|hsync:hs\|blank  " "   -0.586              -8.704 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579             -12.658 VGA_IP_Top:VGA\|hsync:hs\|newline  " "   -0.579             -12.658 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.166 " "Worst-case hold slack is -0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.391 clock  " "   -0.166              -0.391 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.061               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.088               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 slowerClock\[10\]  " "    0.231               0.000 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.679 " "Worst-case minimum pulse width slack is -0.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679             -10.878 clock  " "   -0.679             -10.878 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline  " "    0.129               0.000 VGA_IP_Top:VGA\|hsync:hs\|newline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 slowerClock\[10\]  " "    0.135               0.000 slowerClock\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank  " "    0.145               0.000 VGA_IP_Top:VGA\|hsync:hs\|blank " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556035086467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035086467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035088267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035088269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5155 " "Peak virtual memory: 5155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556035088406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:58:08 2019 " "Processing ended: Tue Apr 23 16:58:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556035088406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556035088406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556035088406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035088406 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556035089870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556035089879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:58:09 2019 " "Processing started: Tue Apr 23 16:58:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556035089879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556035089879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556035089880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556035091426 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1556035091479 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_MiniProject.vo C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/simulation/ simulation " "Generated file FPGA_MiniProject.vo in folder \"C:/Users/Haider/DE1_SoC_SCOPE/FPGA_MiniProject/simulation/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556035091659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556035091810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:58:11 2019 " "Processing ended: Tue Apr 23 16:58:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556035091810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556035091810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556035091810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556035091810 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus Prime Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556035092490 ""}
