// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _quantize_activation_HH_
#define _quantize_activation_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_udiv_47s_37nsdEe.h"

namespace ap_rtl {

struct quantize_activation : public sc_module {
    // Port declarations 269
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > input_0_V_address0;
    sc_out< sc_logic > input_0_V_ce0;
    sc_in< sc_lv<38> > input_0_V_q0;
    sc_out< sc_lv<9> > input_0_V_address1;
    sc_out< sc_logic > input_0_V_ce1;
    sc_in< sc_lv<38> > input_0_V_q1;
    sc_out< sc_lv<3> > output_states_0_0_0_V_address0;
    sc_out< sc_logic > output_states_0_0_0_V_ce0;
    sc_out< sc_logic > output_states_0_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_0_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_0_1_0_V_address0;
    sc_out< sc_logic > output_states_0_1_0_V_ce0;
    sc_out< sc_logic > output_states_0_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_0_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_0_2_0_V_address0;
    sc_out< sc_logic > output_states_0_2_0_V_ce0;
    sc_out< sc_logic > output_states_0_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_0_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_0_3_0_V_address0;
    sc_out< sc_logic > output_states_0_3_0_V_ce0;
    sc_out< sc_logic > output_states_0_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_0_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_1_0_0_V_address0;
    sc_out< sc_logic > output_states_1_0_0_V_ce0;
    sc_out< sc_logic > output_states_1_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_1_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_1_1_0_V_address0;
    sc_out< sc_logic > output_states_1_1_0_V_ce0;
    sc_out< sc_logic > output_states_1_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_1_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_1_2_0_V_address0;
    sc_out< sc_logic > output_states_1_2_0_V_ce0;
    sc_out< sc_logic > output_states_1_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_1_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_1_3_0_V_address0;
    sc_out< sc_logic > output_states_1_3_0_V_ce0;
    sc_out< sc_logic > output_states_1_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_1_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_2_0_0_V_address0;
    sc_out< sc_logic > output_states_2_0_0_V_ce0;
    sc_out< sc_logic > output_states_2_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_2_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_2_1_0_V_address0;
    sc_out< sc_logic > output_states_2_1_0_V_ce0;
    sc_out< sc_logic > output_states_2_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_2_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_2_2_0_V_address0;
    sc_out< sc_logic > output_states_2_2_0_V_ce0;
    sc_out< sc_logic > output_states_2_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_2_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_2_3_0_V_address0;
    sc_out< sc_logic > output_states_2_3_0_V_ce0;
    sc_out< sc_logic > output_states_2_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_2_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_3_0_0_V_address0;
    sc_out< sc_logic > output_states_3_0_0_V_ce0;
    sc_out< sc_logic > output_states_3_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_3_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_3_1_0_V_address0;
    sc_out< sc_logic > output_states_3_1_0_V_ce0;
    sc_out< sc_logic > output_states_3_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_3_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_3_2_0_V_address0;
    sc_out< sc_logic > output_states_3_2_0_V_ce0;
    sc_out< sc_logic > output_states_3_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_3_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_3_3_0_V_address0;
    sc_out< sc_logic > output_states_3_3_0_V_ce0;
    sc_out< sc_logic > output_states_3_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_3_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_4_0_0_V_address0;
    sc_out< sc_logic > output_states_4_0_0_V_ce0;
    sc_out< sc_logic > output_states_4_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_4_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_4_1_0_V_address0;
    sc_out< sc_logic > output_states_4_1_0_V_ce0;
    sc_out< sc_logic > output_states_4_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_4_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_4_2_0_V_address0;
    sc_out< sc_logic > output_states_4_2_0_V_ce0;
    sc_out< sc_logic > output_states_4_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_4_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_4_3_0_V_address0;
    sc_out< sc_logic > output_states_4_3_0_V_ce0;
    sc_out< sc_logic > output_states_4_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_4_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_5_0_0_V_address0;
    sc_out< sc_logic > output_states_5_0_0_V_ce0;
    sc_out< sc_logic > output_states_5_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_5_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_5_1_0_V_address0;
    sc_out< sc_logic > output_states_5_1_0_V_ce0;
    sc_out< sc_logic > output_states_5_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_5_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_5_2_0_V_address0;
    sc_out< sc_logic > output_states_5_2_0_V_ce0;
    sc_out< sc_logic > output_states_5_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_5_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_5_3_0_V_address0;
    sc_out< sc_logic > output_states_5_3_0_V_ce0;
    sc_out< sc_logic > output_states_5_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_5_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_6_0_0_V_address0;
    sc_out< sc_logic > output_states_6_0_0_V_ce0;
    sc_out< sc_logic > output_states_6_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_6_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_6_1_0_V_address0;
    sc_out< sc_logic > output_states_6_1_0_V_ce0;
    sc_out< sc_logic > output_states_6_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_6_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_6_2_0_V_address0;
    sc_out< sc_logic > output_states_6_2_0_V_ce0;
    sc_out< sc_logic > output_states_6_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_6_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_6_3_0_V_address0;
    sc_out< sc_logic > output_states_6_3_0_V_ce0;
    sc_out< sc_logic > output_states_6_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_6_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_7_0_0_V_address0;
    sc_out< sc_logic > output_states_7_0_0_V_ce0;
    sc_out< sc_logic > output_states_7_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_7_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_7_1_0_V_address0;
    sc_out< sc_logic > output_states_7_1_0_V_ce0;
    sc_out< sc_logic > output_states_7_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_7_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_7_2_0_V_address0;
    sc_out< sc_logic > output_states_7_2_0_V_ce0;
    sc_out< sc_logic > output_states_7_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_7_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_7_3_0_V_address0;
    sc_out< sc_logic > output_states_7_3_0_V_ce0;
    sc_out< sc_logic > output_states_7_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_7_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_8_0_0_V_address0;
    sc_out< sc_logic > output_states_8_0_0_V_ce0;
    sc_out< sc_logic > output_states_8_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_8_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_8_1_0_V_address0;
    sc_out< sc_logic > output_states_8_1_0_V_ce0;
    sc_out< sc_logic > output_states_8_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_8_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_8_2_0_V_address0;
    sc_out< sc_logic > output_states_8_2_0_V_ce0;
    sc_out< sc_logic > output_states_8_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_8_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_8_3_0_V_address0;
    sc_out< sc_logic > output_states_8_3_0_V_ce0;
    sc_out< sc_logic > output_states_8_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_8_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_9_0_0_V_address0;
    sc_out< sc_logic > output_states_9_0_0_V_ce0;
    sc_out< sc_logic > output_states_9_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_9_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_9_1_0_V_address0;
    sc_out< sc_logic > output_states_9_1_0_V_ce0;
    sc_out< sc_logic > output_states_9_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_9_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_9_2_0_V_address0;
    sc_out< sc_logic > output_states_9_2_0_V_ce0;
    sc_out< sc_logic > output_states_9_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_9_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_9_3_0_V_address0;
    sc_out< sc_logic > output_states_9_3_0_V_ce0;
    sc_out< sc_logic > output_states_9_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_9_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_10_0_0_V_address0;
    sc_out< sc_logic > output_states_10_0_0_V_ce0;
    sc_out< sc_logic > output_states_10_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_10_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_10_1_0_V_address0;
    sc_out< sc_logic > output_states_10_1_0_V_ce0;
    sc_out< sc_logic > output_states_10_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_10_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_10_2_0_V_address0;
    sc_out< sc_logic > output_states_10_2_0_V_ce0;
    sc_out< sc_logic > output_states_10_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_10_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_10_3_0_V_address0;
    sc_out< sc_logic > output_states_10_3_0_V_ce0;
    sc_out< sc_logic > output_states_10_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_10_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_11_0_0_V_address0;
    sc_out< sc_logic > output_states_11_0_0_V_ce0;
    sc_out< sc_logic > output_states_11_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_11_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_11_1_0_V_address0;
    sc_out< sc_logic > output_states_11_1_0_V_ce0;
    sc_out< sc_logic > output_states_11_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_11_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_11_2_0_V_address0;
    sc_out< sc_logic > output_states_11_2_0_V_ce0;
    sc_out< sc_logic > output_states_11_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_11_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_11_3_0_V_address0;
    sc_out< sc_logic > output_states_11_3_0_V_ce0;
    sc_out< sc_logic > output_states_11_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_11_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_12_0_0_V_address0;
    sc_out< sc_logic > output_states_12_0_0_V_ce0;
    sc_out< sc_logic > output_states_12_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_12_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_12_1_0_V_address0;
    sc_out< sc_logic > output_states_12_1_0_V_ce0;
    sc_out< sc_logic > output_states_12_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_12_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_12_2_0_V_address0;
    sc_out< sc_logic > output_states_12_2_0_V_ce0;
    sc_out< sc_logic > output_states_12_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_12_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_12_3_0_V_address0;
    sc_out< sc_logic > output_states_12_3_0_V_ce0;
    sc_out< sc_logic > output_states_12_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_12_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_13_0_0_V_address0;
    sc_out< sc_logic > output_states_13_0_0_V_ce0;
    sc_out< sc_logic > output_states_13_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_13_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_13_1_0_V_address0;
    sc_out< sc_logic > output_states_13_1_0_V_ce0;
    sc_out< sc_logic > output_states_13_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_13_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_13_2_0_V_address0;
    sc_out< sc_logic > output_states_13_2_0_V_ce0;
    sc_out< sc_logic > output_states_13_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_13_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_13_3_0_V_address0;
    sc_out< sc_logic > output_states_13_3_0_V_ce0;
    sc_out< sc_logic > output_states_13_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_13_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_14_0_0_V_address0;
    sc_out< sc_logic > output_states_14_0_0_V_ce0;
    sc_out< sc_logic > output_states_14_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_14_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_14_1_0_V_address0;
    sc_out< sc_logic > output_states_14_1_0_V_ce0;
    sc_out< sc_logic > output_states_14_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_14_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_14_2_0_V_address0;
    sc_out< sc_logic > output_states_14_2_0_V_ce0;
    sc_out< sc_logic > output_states_14_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_14_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_14_3_0_V_address0;
    sc_out< sc_logic > output_states_14_3_0_V_ce0;
    sc_out< sc_logic > output_states_14_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_14_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_15_0_0_V_address0;
    sc_out< sc_logic > output_states_15_0_0_V_ce0;
    sc_out< sc_logic > output_states_15_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_15_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_15_1_0_V_address0;
    sc_out< sc_logic > output_states_15_1_0_V_ce0;
    sc_out< sc_logic > output_states_15_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_15_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_15_2_0_V_address0;
    sc_out< sc_logic > output_states_15_2_0_V_ce0;
    sc_out< sc_logic > output_states_15_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_15_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_15_3_0_V_address0;
    sc_out< sc_logic > output_states_15_3_0_V_ce0;
    sc_out< sc_logic > output_states_15_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_15_3_0_V_d0;
    sc_out< sc_lv<38> > ap_return;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<47> > ap_var_for_const0;


    // Module declarations
    quantize_activation(sc_module_name name);
    SC_HAS_PROCESS(quantize_activation);

    ~quantize_activation();

    sc_trace_file* mVcdFile;

    dut_udiv_47s_37nsdEe<1,51,47,37,38>* dut_udiv_47s_37nsdEe_U8;
    sc_signal< sc_lv<63> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<38> > reg_1213;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<38> > reg_1218;
    sc_signal< sc_lv<38> > grp_fu_1205_p3;
    sc_signal< sc_lv<38> > p_Val2_13_reg_2019;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln87_fu_1223_p2;
    sc_signal< sc_lv<9> > add_ln87_fu_1234_p2;
    sc_signal< sc_lv<9> > add_ln87_reg_2032;
    sc_signal< sc_lv<38> > p_Val2_15_reg_2042;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<38> > p_Val2_16_fu_1273_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<38> > trunc_ln703_fu_1280_p1;
    sc_signal< sc_lv<38> > trunc_ln703_reg_2053;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<58> > sext_ln94_fu_1284_p1;
    sc_signal< sc_lv<58> > sext_ln94_reg_2057;
    sc_signal< sc_lv<3> > add_ln94_fu_1294_p2;
    sc_signal< sc_lv<3> > add_ln94_reg_2068;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_lv<7> > shl_ln_fu_1300_p3;
    sc_signal< sc_lv<7> > shl_ln_reg_2073;
    sc_signal< sc_lv<1> > icmp_ln94_fu_1288_p2;
    sc_signal< sc_lv<5> > add_ln95_fu_1318_p2;
    sc_signal< sc_lv<5> > add_ln95_reg_2081;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_lv<4> > trunc_ln96_fu_1324_p1;
    sc_signal< sc_lv<4> > trunc_ln96_reg_2086;
    sc_signal< sc_lv<1> > icmp_ln95_fu_1312_p2;
    sc_signal< sc_lv<9> > shl_ln1_fu_1333_p3;
    sc_signal< sc_lv<9> > shl_ln1_reg_2090;
    sc_signal< sc_lv<3> > lshr_ln_reg_2101;
    sc_signal< sc_lv<38> > p_Val2_9_reg_2121;
    sc_signal< sc_lv<38> > p_Val2_17_reg_2127;
    sc_signal< sc_lv<18> > select_ln850_fu_1485_p3;
    sc_signal< sc_lv<18> > select_ln850_reg_2133;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_lv<11> > tmp_75_reg_2139;
    sc_signal< sc_lv<18> > select_ln850_1_fu_1563_p3;
    sc_signal< sc_lv<18> > select_ln850_1_reg_2144;
    sc_signal< sc_lv<11> > tmp_77_reg_2150;
    sc_signal< sc_lv<38> > p_Val2_18_reg_2155;
    sc_signal< sc_lv<38> > p_Val2_19_reg_2161;
    sc_signal< sc_lv<8> > select_ln887_1_fu_1646_p3;
    sc_signal< sc_lv<8> > select_ln887_1_reg_2167;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_lv<8> > select_ln887_3_fu_1681_p3;
    sc_signal< sc_lv<8> > select_ln887_3_reg_2187;
    sc_signal< sc_lv<18> > select_ln850_2_fu_1749_p3;
    sc_signal< sc_lv<18> > select_ln850_2_reg_2207;
    sc_signal< sc_lv<11> > tmp_79_reg_2213;
    sc_signal< sc_lv<18> > select_ln850_3_fu_1827_p3;
    sc_signal< sc_lv<18> > select_ln850_3_reg_2218;
    sc_signal< sc_lv<11> > tmp_81_reg_2224;
    sc_signal< sc_lv<38> > max_val_V_0_0_reg_1148;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<9> > j_0_0_reg_1158;
    sc_signal< sc_lv<3> > jo_0_0_reg_1169;
    sc_signal< sc_lv<5> > ji_0_0_reg_1180;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_lv<64> > zext_ln88_fu_1229_p1;
    sc_signal< sc_lv<64> > zext_ln98_fu_1341_p1;
    sc_signal< sc_lv<64> > zext_ln98_1_fu_1362_p1;
    sc_signal< sc_lv<64> > zext_ln98_2_fu_1372_p1;
    sc_signal< sc_lv<64> > zext_ln98_3_fu_1382_p1;
    sc_signal< sc_lv<64> > zext_ln180_fu_1845_p1;
    sc_signal< sc_lv<8> > select_ln887_5_fu_1939_p3;
    sc_signal< sc_lv<8> > select_ln887_7_fu_1990_p3;
    sc_signal< sc_lv<1> > grp_fu_1191_p3;
    sc_signal< sc_lv<38> > grp_fu_1199_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_32_fu_1244_p2;
    sc_signal< sc_lv<37> > trunc_ln87_fu_1240_p1;
    sc_signal< sc_lv<37> > select_ln60_fu_1250_p3;
    sc_signal< sc_lv<37> > grp_fu_1262_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1268_p2;
    sc_signal< sc_lv<38> > grp_fu_1262_p2;
    sc_signal< sc_lv<7> > zext_ln95_fu_1308_p1;
    sc_signal< sc_lv<7> > add_ln96_fu_1328_p2;
    sc_signal< sc_lv<9> > or_ln98_fu_1356_p2;
    sc_signal< sc_lv<9> > or_ln98_1_fu_1367_p2;
    sc_signal< sc_lv<9> > or_ln98_2_fu_1377_p2;
    sc_signal< sc_lv<38> > mul_ln1118_fu_1391_p0;
    sc_signal< sc_lv<38> > mul_ln1118_fu_1391_p1;
    sc_signal< sc_lv<58> > mul_ln1118_fu_1391_p2;
    sc_signal< sc_lv<38> > mul_ln1118_1_fu_1410_p0;
    sc_signal< sc_lv<38> > mul_ln1118_1_fu_1410_p1;
    sc_signal< sc_lv<58> > mul_ln1118_1_fu_1410_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_33_fu_1425_p2;
    sc_signal< sc_lv<38> > select_ln67_fu_1430_p3;
    sc_signal< sc_lv<38> > add_ln67_fu_1438_p2;
    sc_signal< sc_lv<20> > trunc_ln851_fu_1461_p1;
    sc_signal< sc_lv<18> > p_Result_s_fu_1443_p4;
    sc_signal< sc_lv<1> > icmp_ln851_fu_1465_p2;
    sc_signal< sc_lv<18> > add_ln700_fu_1471_p2;
    sc_signal< sc_lv<1> > tmp_74_fu_1453_p3;
    sc_signal< sc_lv<18> > select_ln851_fu_1477_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_34_fu_1503_p2;
    sc_signal< sc_lv<38> > select_ln67_1_fu_1508_p3;
    sc_signal< sc_lv<38> > add_ln67_1_fu_1516_p2;
    sc_signal< sc_lv<20> > trunc_ln851_1_fu_1539_p1;
    sc_signal< sc_lv<18> > p_Result_0_1_fu_1521_p4;
    sc_signal< sc_lv<1> > icmp_ln851_1_fu_1543_p2;
    sc_signal< sc_lv<18> > add_ln700_1_fu_1549_p2;
    sc_signal< sc_lv<1> > tmp_76_fu_1531_p3;
    sc_signal< sc_lv<18> > select_ln851_1_fu_1555_p3;
    sc_signal< sc_lv<38> > mul_ln1118_2_fu_1585_p0;
    sc_signal< sc_lv<38> > mul_ln1118_2_fu_1585_p1;
    sc_signal< sc_lv<58> > mul_ln1118_2_fu_1585_p2;
    sc_signal< sc_lv<38> > mul_ln1118_3_fu_1604_p0;
    sc_signal< sc_lv<38> > mul_ln1118_3_fu_1604_p1;
    sc_signal< sc_lv<58> > mul_ln1118_3_fu_1604_p2;
    sc_signal< sc_lv<1> > icmp_ln887_fu_1619_p2;
    sc_signal< sc_lv<1> > icmp_ln895_fu_1624_p2;
    sc_signal< sc_lv<1> > or_ln887_fu_1640_p2;
    sc_signal< sc_lv<8> > select_ln887_fu_1632_p3;
    sc_signal< sc_lv<8> > trunc_ln99_fu_1629_p1;
    sc_signal< sc_lv<1> > icmp_ln887_1_fu_1654_p2;
    sc_signal< sc_lv<1> > icmp_ln895_1_fu_1659_p2;
    sc_signal< sc_lv<1> > or_ln887_1_fu_1675_p2;
    sc_signal< sc_lv<8> > select_ln887_2_fu_1667_p3;
    sc_signal< sc_lv<8> > trunc_ln99_1_fu_1664_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_35_fu_1689_p2;
    sc_signal< sc_lv<38> > select_ln67_2_fu_1694_p3;
    sc_signal< sc_lv<38> > add_ln67_2_fu_1702_p2;
    sc_signal< sc_lv<20> > trunc_ln851_2_fu_1725_p1;
    sc_signal< sc_lv<18> > p_Result_0_2_fu_1707_p4;
    sc_signal< sc_lv<1> > icmp_ln851_2_fu_1729_p2;
    sc_signal< sc_lv<18> > add_ln700_2_fu_1735_p2;
    sc_signal< sc_lv<1> > tmp_78_fu_1717_p3;
    sc_signal< sc_lv<18> > select_ln851_2_fu_1741_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_36_fu_1767_p2;
    sc_signal< sc_lv<38> > select_ln67_3_fu_1772_p3;
    sc_signal< sc_lv<38> > add_ln67_3_fu_1780_p2;
    sc_signal< sc_lv<20> > trunc_ln851_3_fu_1803_p1;
    sc_signal< sc_lv<18> > p_Result_0_3_fu_1785_p4;
    sc_signal< sc_lv<1> > icmp_ln851_3_fu_1807_p2;
    sc_signal< sc_lv<18> > add_ln700_3_fu_1813_p2;
    sc_signal< sc_lv<1> > tmp_80_fu_1795_p3;
    sc_signal< sc_lv<18> > select_ln851_3_fu_1819_p3;
    sc_signal< sc_lv<1> > icmp_ln887_2_fu_1912_p2;
    sc_signal< sc_lv<1> > icmp_ln895_2_fu_1917_p2;
    sc_signal< sc_lv<1> > or_ln887_2_fu_1933_p2;
    sc_signal< sc_lv<8> > select_ln887_4_fu_1925_p3;
    sc_signal< sc_lv<8> > trunc_ln99_2_fu_1922_p1;
    sc_signal< sc_lv<1> > icmp_ln887_3_fu_1963_p2;
    sc_signal< sc_lv<1> > icmp_ln895_3_fu_1968_p2;
    sc_signal< sc_lv<1> > or_ln887_3_fu_1984_p2;
    sc_signal< sc_lv<8> > select_ln887_6_fu_1976_p3;
    sc_signal< sc_lv<8> > trunc_ln99_3_fu_1973_p1;
    sc_signal< sc_logic > grp_fu_1262_ap_start;
    sc_signal< sc_logic > grp_fu_1262_ap_done;
    sc_signal< sc_lv<63> > ap_NS_fsm;
    sc_signal< sc_lv<47> > grp_fu_1262_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<63> ap_ST_fsm_state1;
    static const sc_lv<63> ap_ST_fsm_state2;
    static const sc_lv<63> ap_ST_fsm_state3;
    static const sc_lv<63> ap_ST_fsm_state4;
    static const sc_lv<63> ap_ST_fsm_state5;
    static const sc_lv<63> ap_ST_fsm_state6;
    static const sc_lv<63> ap_ST_fsm_state7;
    static const sc_lv<63> ap_ST_fsm_state8;
    static const sc_lv<63> ap_ST_fsm_state9;
    static const sc_lv<63> ap_ST_fsm_state10;
    static const sc_lv<63> ap_ST_fsm_state11;
    static const sc_lv<63> ap_ST_fsm_state12;
    static const sc_lv<63> ap_ST_fsm_state13;
    static const sc_lv<63> ap_ST_fsm_state14;
    static const sc_lv<63> ap_ST_fsm_state15;
    static const sc_lv<63> ap_ST_fsm_state16;
    static const sc_lv<63> ap_ST_fsm_state17;
    static const sc_lv<63> ap_ST_fsm_state18;
    static const sc_lv<63> ap_ST_fsm_state19;
    static const sc_lv<63> ap_ST_fsm_state20;
    static const sc_lv<63> ap_ST_fsm_state21;
    static const sc_lv<63> ap_ST_fsm_state22;
    static const sc_lv<63> ap_ST_fsm_state23;
    static const sc_lv<63> ap_ST_fsm_state24;
    static const sc_lv<63> ap_ST_fsm_state25;
    static const sc_lv<63> ap_ST_fsm_state26;
    static const sc_lv<63> ap_ST_fsm_state27;
    static const sc_lv<63> ap_ST_fsm_state28;
    static const sc_lv<63> ap_ST_fsm_state29;
    static const sc_lv<63> ap_ST_fsm_state30;
    static const sc_lv<63> ap_ST_fsm_state31;
    static const sc_lv<63> ap_ST_fsm_state32;
    static const sc_lv<63> ap_ST_fsm_state33;
    static const sc_lv<63> ap_ST_fsm_state34;
    static const sc_lv<63> ap_ST_fsm_state35;
    static const sc_lv<63> ap_ST_fsm_state36;
    static const sc_lv<63> ap_ST_fsm_state37;
    static const sc_lv<63> ap_ST_fsm_state38;
    static const sc_lv<63> ap_ST_fsm_state39;
    static const sc_lv<63> ap_ST_fsm_state40;
    static const sc_lv<63> ap_ST_fsm_state41;
    static const sc_lv<63> ap_ST_fsm_state42;
    static const sc_lv<63> ap_ST_fsm_state43;
    static const sc_lv<63> ap_ST_fsm_state44;
    static const sc_lv<63> ap_ST_fsm_state45;
    static const sc_lv<63> ap_ST_fsm_state46;
    static const sc_lv<63> ap_ST_fsm_state47;
    static const sc_lv<63> ap_ST_fsm_state48;
    static const sc_lv<63> ap_ST_fsm_state49;
    static const sc_lv<63> ap_ST_fsm_state50;
    static const sc_lv<63> ap_ST_fsm_state51;
    static const sc_lv<63> ap_ST_fsm_state52;
    static const sc_lv<63> ap_ST_fsm_state53;
    static const sc_lv<63> ap_ST_fsm_state54;
    static const sc_lv<63> ap_ST_fsm_state55;
    static const sc_lv<63> ap_ST_fsm_state56;
    static const sc_lv<63> ap_ST_fsm_state57;
    static const sc_lv<63> ap_ST_fsm_state58;
    static const sc_lv<63> ap_ST_fsm_state59;
    static const sc_lv<63> ap_ST_fsm_state60;
    static const sc_lv<63> ap_ST_fsm_state61;
    static const sc_lv<63> ap_ST_fsm_state62;
    static const sc_lv<63> ap_ST_fsm_state63;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<38> ap_const_lv38_0;
    static const sc_lv<9> ap_const_lv9_180;
    static const sc_lv<38> ap_const_lv38_A;
    static const sc_lv<37> ap_const_lv37_A;
    static const sc_lv<47> ap_const_lv47_7F0000000000;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<38> ap_const_lv38_80000;
    static const sc_lv<38> ap_const_lv38_3FFFF80000;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_3FF80;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_7F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln67_1_fu_1516_p2();
    void thread_add_ln67_2_fu_1702_p2();
    void thread_add_ln67_3_fu_1780_p2();
    void thread_add_ln67_fu_1438_p2();
    void thread_add_ln700_1_fu_1549_p2();
    void thread_add_ln700_2_fu_1735_p2();
    void thread_add_ln700_3_fu_1813_p2();
    void thread_add_ln700_fu_1471_p2();
    void thread_add_ln87_fu_1234_p2();
    void thread_add_ln94_fu_1294_p2();
    void thread_add_ln95_fu_1318_p2();
    void thread_add_ln96_fu_1328_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_fu_1191_p3();
    void thread_grp_fu_1199_p2();
    void thread_grp_fu_1205_p3();
    void thread_grp_fu_1262_ap_start();
    void thread_grp_fu_1262_p1();
    void thread_grp_fu_1262_p10();
    void thread_icmp_ln1494_32_fu_1244_p2();
    void thread_icmp_ln1494_33_fu_1425_p2();
    void thread_icmp_ln1494_34_fu_1503_p2();
    void thread_icmp_ln1494_35_fu_1689_p2();
    void thread_icmp_ln1494_36_fu_1767_p2();
    void thread_icmp_ln1494_fu_1268_p2();
    void thread_icmp_ln851_1_fu_1543_p2();
    void thread_icmp_ln851_2_fu_1729_p2();
    void thread_icmp_ln851_3_fu_1807_p2();
    void thread_icmp_ln851_fu_1465_p2();
    void thread_icmp_ln87_fu_1223_p2();
    void thread_icmp_ln887_1_fu_1654_p2();
    void thread_icmp_ln887_2_fu_1912_p2();
    void thread_icmp_ln887_3_fu_1963_p2();
    void thread_icmp_ln887_fu_1619_p2();
    void thread_icmp_ln895_1_fu_1659_p2();
    void thread_icmp_ln895_2_fu_1917_p2();
    void thread_icmp_ln895_3_fu_1968_p2();
    void thread_icmp_ln895_fu_1624_p2();
    void thread_icmp_ln94_fu_1288_p2();
    void thread_icmp_ln95_fu_1312_p2();
    void thread_input_0_V_address0();
    void thread_input_0_V_address1();
    void thread_input_0_V_ce0();
    void thread_input_0_V_ce1();
    void thread_mul_ln1118_1_fu_1410_p0();
    void thread_mul_ln1118_1_fu_1410_p1();
    void thread_mul_ln1118_1_fu_1410_p2();
    void thread_mul_ln1118_2_fu_1585_p0();
    void thread_mul_ln1118_2_fu_1585_p1();
    void thread_mul_ln1118_2_fu_1585_p2();
    void thread_mul_ln1118_3_fu_1604_p0();
    void thread_mul_ln1118_3_fu_1604_p1();
    void thread_mul_ln1118_3_fu_1604_p2();
    void thread_mul_ln1118_fu_1391_p0();
    void thread_mul_ln1118_fu_1391_p1();
    void thread_mul_ln1118_fu_1391_p2();
    void thread_or_ln887_1_fu_1675_p2();
    void thread_or_ln887_2_fu_1933_p2();
    void thread_or_ln887_3_fu_1984_p2();
    void thread_or_ln887_fu_1640_p2();
    void thread_or_ln98_1_fu_1367_p2();
    void thread_or_ln98_2_fu_1377_p2();
    void thread_or_ln98_fu_1356_p2();
    void thread_output_states_0_0_0_V_address0();
    void thread_output_states_0_0_0_V_ce0();
    void thread_output_states_0_0_0_V_d0();
    void thread_output_states_0_0_0_V_we0();
    void thread_output_states_0_1_0_V_address0();
    void thread_output_states_0_1_0_V_ce0();
    void thread_output_states_0_1_0_V_d0();
    void thread_output_states_0_1_0_V_we0();
    void thread_output_states_0_2_0_V_address0();
    void thread_output_states_0_2_0_V_ce0();
    void thread_output_states_0_2_0_V_d0();
    void thread_output_states_0_2_0_V_we0();
    void thread_output_states_0_3_0_V_address0();
    void thread_output_states_0_3_0_V_ce0();
    void thread_output_states_0_3_0_V_d0();
    void thread_output_states_0_3_0_V_we0();
    void thread_output_states_10_0_0_V_address0();
    void thread_output_states_10_0_0_V_ce0();
    void thread_output_states_10_0_0_V_d0();
    void thread_output_states_10_0_0_V_we0();
    void thread_output_states_10_1_0_V_address0();
    void thread_output_states_10_1_0_V_ce0();
    void thread_output_states_10_1_0_V_d0();
    void thread_output_states_10_1_0_V_we0();
    void thread_output_states_10_2_0_V_address0();
    void thread_output_states_10_2_0_V_ce0();
    void thread_output_states_10_2_0_V_d0();
    void thread_output_states_10_2_0_V_we0();
    void thread_output_states_10_3_0_V_address0();
    void thread_output_states_10_3_0_V_ce0();
    void thread_output_states_10_3_0_V_d0();
    void thread_output_states_10_3_0_V_we0();
    void thread_output_states_11_0_0_V_address0();
    void thread_output_states_11_0_0_V_ce0();
    void thread_output_states_11_0_0_V_d0();
    void thread_output_states_11_0_0_V_we0();
    void thread_output_states_11_1_0_V_address0();
    void thread_output_states_11_1_0_V_ce0();
    void thread_output_states_11_1_0_V_d0();
    void thread_output_states_11_1_0_V_we0();
    void thread_output_states_11_2_0_V_address0();
    void thread_output_states_11_2_0_V_ce0();
    void thread_output_states_11_2_0_V_d0();
    void thread_output_states_11_2_0_V_we0();
    void thread_output_states_11_3_0_V_address0();
    void thread_output_states_11_3_0_V_ce0();
    void thread_output_states_11_3_0_V_d0();
    void thread_output_states_11_3_0_V_we0();
    void thread_output_states_12_0_0_V_address0();
    void thread_output_states_12_0_0_V_ce0();
    void thread_output_states_12_0_0_V_d0();
    void thread_output_states_12_0_0_V_we0();
    void thread_output_states_12_1_0_V_address0();
    void thread_output_states_12_1_0_V_ce0();
    void thread_output_states_12_1_0_V_d0();
    void thread_output_states_12_1_0_V_we0();
    void thread_output_states_12_2_0_V_address0();
    void thread_output_states_12_2_0_V_ce0();
    void thread_output_states_12_2_0_V_d0();
    void thread_output_states_12_2_0_V_we0();
    void thread_output_states_12_3_0_V_address0();
    void thread_output_states_12_3_0_V_ce0();
    void thread_output_states_12_3_0_V_d0();
    void thread_output_states_12_3_0_V_we0();
    void thread_output_states_13_0_0_V_address0();
    void thread_output_states_13_0_0_V_ce0();
    void thread_output_states_13_0_0_V_d0();
    void thread_output_states_13_0_0_V_we0();
    void thread_output_states_13_1_0_V_address0();
    void thread_output_states_13_1_0_V_ce0();
    void thread_output_states_13_1_0_V_d0();
    void thread_output_states_13_1_0_V_we0();
    void thread_output_states_13_2_0_V_address0();
    void thread_output_states_13_2_0_V_ce0();
    void thread_output_states_13_2_0_V_d0();
    void thread_output_states_13_2_0_V_we0();
    void thread_output_states_13_3_0_V_address0();
    void thread_output_states_13_3_0_V_ce0();
    void thread_output_states_13_3_0_V_d0();
    void thread_output_states_13_3_0_V_we0();
    void thread_output_states_14_0_0_V_address0();
    void thread_output_states_14_0_0_V_ce0();
    void thread_output_states_14_0_0_V_d0();
    void thread_output_states_14_0_0_V_we0();
    void thread_output_states_14_1_0_V_address0();
    void thread_output_states_14_1_0_V_ce0();
    void thread_output_states_14_1_0_V_d0();
    void thread_output_states_14_1_0_V_we0();
    void thread_output_states_14_2_0_V_address0();
    void thread_output_states_14_2_0_V_ce0();
    void thread_output_states_14_2_0_V_d0();
    void thread_output_states_14_2_0_V_we0();
    void thread_output_states_14_3_0_V_address0();
    void thread_output_states_14_3_0_V_ce0();
    void thread_output_states_14_3_0_V_d0();
    void thread_output_states_14_3_0_V_we0();
    void thread_output_states_15_0_0_V_address0();
    void thread_output_states_15_0_0_V_ce0();
    void thread_output_states_15_0_0_V_d0();
    void thread_output_states_15_0_0_V_we0();
    void thread_output_states_15_1_0_V_address0();
    void thread_output_states_15_1_0_V_ce0();
    void thread_output_states_15_1_0_V_d0();
    void thread_output_states_15_1_0_V_we0();
    void thread_output_states_15_2_0_V_address0();
    void thread_output_states_15_2_0_V_ce0();
    void thread_output_states_15_2_0_V_d0();
    void thread_output_states_15_2_0_V_we0();
    void thread_output_states_15_3_0_V_address0();
    void thread_output_states_15_3_0_V_ce0();
    void thread_output_states_15_3_0_V_d0();
    void thread_output_states_15_3_0_V_we0();
    void thread_output_states_1_0_0_V_address0();
    void thread_output_states_1_0_0_V_ce0();
    void thread_output_states_1_0_0_V_d0();
    void thread_output_states_1_0_0_V_we0();
    void thread_output_states_1_1_0_V_address0();
    void thread_output_states_1_1_0_V_ce0();
    void thread_output_states_1_1_0_V_d0();
    void thread_output_states_1_1_0_V_we0();
    void thread_output_states_1_2_0_V_address0();
    void thread_output_states_1_2_0_V_ce0();
    void thread_output_states_1_2_0_V_d0();
    void thread_output_states_1_2_0_V_we0();
    void thread_output_states_1_3_0_V_address0();
    void thread_output_states_1_3_0_V_ce0();
    void thread_output_states_1_3_0_V_d0();
    void thread_output_states_1_3_0_V_we0();
    void thread_output_states_2_0_0_V_address0();
    void thread_output_states_2_0_0_V_ce0();
    void thread_output_states_2_0_0_V_d0();
    void thread_output_states_2_0_0_V_we0();
    void thread_output_states_2_1_0_V_address0();
    void thread_output_states_2_1_0_V_ce0();
    void thread_output_states_2_1_0_V_d0();
    void thread_output_states_2_1_0_V_we0();
    void thread_output_states_2_2_0_V_address0();
    void thread_output_states_2_2_0_V_ce0();
    void thread_output_states_2_2_0_V_d0();
    void thread_output_states_2_2_0_V_we0();
    void thread_output_states_2_3_0_V_address0();
    void thread_output_states_2_3_0_V_ce0();
    void thread_output_states_2_3_0_V_d0();
    void thread_output_states_2_3_0_V_we0();
    void thread_output_states_3_0_0_V_address0();
    void thread_output_states_3_0_0_V_ce0();
    void thread_output_states_3_0_0_V_d0();
    void thread_output_states_3_0_0_V_we0();
    void thread_output_states_3_1_0_V_address0();
    void thread_output_states_3_1_0_V_ce0();
    void thread_output_states_3_1_0_V_d0();
    void thread_output_states_3_1_0_V_we0();
    void thread_output_states_3_2_0_V_address0();
    void thread_output_states_3_2_0_V_ce0();
    void thread_output_states_3_2_0_V_d0();
    void thread_output_states_3_2_0_V_we0();
    void thread_output_states_3_3_0_V_address0();
    void thread_output_states_3_3_0_V_ce0();
    void thread_output_states_3_3_0_V_d0();
    void thread_output_states_3_3_0_V_we0();
    void thread_output_states_4_0_0_V_address0();
    void thread_output_states_4_0_0_V_ce0();
    void thread_output_states_4_0_0_V_d0();
    void thread_output_states_4_0_0_V_we0();
    void thread_output_states_4_1_0_V_address0();
    void thread_output_states_4_1_0_V_ce0();
    void thread_output_states_4_1_0_V_d0();
    void thread_output_states_4_1_0_V_we0();
    void thread_output_states_4_2_0_V_address0();
    void thread_output_states_4_2_0_V_ce0();
    void thread_output_states_4_2_0_V_d0();
    void thread_output_states_4_2_0_V_we0();
    void thread_output_states_4_3_0_V_address0();
    void thread_output_states_4_3_0_V_ce0();
    void thread_output_states_4_3_0_V_d0();
    void thread_output_states_4_3_0_V_we0();
    void thread_output_states_5_0_0_V_address0();
    void thread_output_states_5_0_0_V_ce0();
    void thread_output_states_5_0_0_V_d0();
    void thread_output_states_5_0_0_V_we0();
    void thread_output_states_5_1_0_V_address0();
    void thread_output_states_5_1_0_V_ce0();
    void thread_output_states_5_1_0_V_d0();
    void thread_output_states_5_1_0_V_we0();
    void thread_output_states_5_2_0_V_address0();
    void thread_output_states_5_2_0_V_ce0();
    void thread_output_states_5_2_0_V_d0();
    void thread_output_states_5_2_0_V_we0();
    void thread_output_states_5_3_0_V_address0();
    void thread_output_states_5_3_0_V_ce0();
    void thread_output_states_5_3_0_V_d0();
    void thread_output_states_5_3_0_V_we0();
    void thread_output_states_6_0_0_V_address0();
    void thread_output_states_6_0_0_V_ce0();
    void thread_output_states_6_0_0_V_d0();
    void thread_output_states_6_0_0_V_we0();
    void thread_output_states_6_1_0_V_address0();
    void thread_output_states_6_1_0_V_ce0();
    void thread_output_states_6_1_0_V_d0();
    void thread_output_states_6_1_0_V_we0();
    void thread_output_states_6_2_0_V_address0();
    void thread_output_states_6_2_0_V_ce0();
    void thread_output_states_6_2_0_V_d0();
    void thread_output_states_6_2_0_V_we0();
    void thread_output_states_6_3_0_V_address0();
    void thread_output_states_6_3_0_V_ce0();
    void thread_output_states_6_3_0_V_d0();
    void thread_output_states_6_3_0_V_we0();
    void thread_output_states_7_0_0_V_address0();
    void thread_output_states_7_0_0_V_ce0();
    void thread_output_states_7_0_0_V_d0();
    void thread_output_states_7_0_0_V_we0();
    void thread_output_states_7_1_0_V_address0();
    void thread_output_states_7_1_0_V_ce0();
    void thread_output_states_7_1_0_V_d0();
    void thread_output_states_7_1_0_V_we0();
    void thread_output_states_7_2_0_V_address0();
    void thread_output_states_7_2_0_V_ce0();
    void thread_output_states_7_2_0_V_d0();
    void thread_output_states_7_2_0_V_we0();
    void thread_output_states_7_3_0_V_address0();
    void thread_output_states_7_3_0_V_ce0();
    void thread_output_states_7_3_0_V_d0();
    void thread_output_states_7_3_0_V_we0();
    void thread_output_states_8_0_0_V_address0();
    void thread_output_states_8_0_0_V_ce0();
    void thread_output_states_8_0_0_V_d0();
    void thread_output_states_8_0_0_V_we0();
    void thread_output_states_8_1_0_V_address0();
    void thread_output_states_8_1_0_V_ce0();
    void thread_output_states_8_1_0_V_d0();
    void thread_output_states_8_1_0_V_we0();
    void thread_output_states_8_2_0_V_address0();
    void thread_output_states_8_2_0_V_ce0();
    void thread_output_states_8_2_0_V_d0();
    void thread_output_states_8_2_0_V_we0();
    void thread_output_states_8_3_0_V_address0();
    void thread_output_states_8_3_0_V_ce0();
    void thread_output_states_8_3_0_V_d0();
    void thread_output_states_8_3_0_V_we0();
    void thread_output_states_9_0_0_V_address0();
    void thread_output_states_9_0_0_V_ce0();
    void thread_output_states_9_0_0_V_d0();
    void thread_output_states_9_0_0_V_we0();
    void thread_output_states_9_1_0_V_address0();
    void thread_output_states_9_1_0_V_ce0();
    void thread_output_states_9_1_0_V_d0();
    void thread_output_states_9_1_0_V_we0();
    void thread_output_states_9_2_0_V_address0();
    void thread_output_states_9_2_0_V_ce0();
    void thread_output_states_9_2_0_V_d0();
    void thread_output_states_9_2_0_V_we0();
    void thread_output_states_9_3_0_V_address0();
    void thread_output_states_9_3_0_V_ce0();
    void thread_output_states_9_3_0_V_d0();
    void thread_output_states_9_3_0_V_we0();
    void thread_p_Result_0_1_fu_1521_p4();
    void thread_p_Result_0_2_fu_1707_p4();
    void thread_p_Result_0_3_fu_1785_p4();
    void thread_p_Result_s_fu_1443_p4();
    void thread_p_Val2_16_fu_1273_p3();
    void thread_select_ln60_fu_1250_p3();
    void thread_select_ln67_1_fu_1508_p3();
    void thread_select_ln67_2_fu_1694_p3();
    void thread_select_ln67_3_fu_1772_p3();
    void thread_select_ln67_fu_1430_p3();
    void thread_select_ln850_1_fu_1563_p3();
    void thread_select_ln850_2_fu_1749_p3();
    void thread_select_ln850_3_fu_1827_p3();
    void thread_select_ln850_fu_1485_p3();
    void thread_select_ln851_1_fu_1555_p3();
    void thread_select_ln851_2_fu_1741_p3();
    void thread_select_ln851_3_fu_1819_p3();
    void thread_select_ln851_fu_1477_p3();
    void thread_select_ln887_1_fu_1646_p3();
    void thread_select_ln887_2_fu_1667_p3();
    void thread_select_ln887_3_fu_1681_p3();
    void thread_select_ln887_4_fu_1925_p3();
    void thread_select_ln887_5_fu_1939_p3();
    void thread_select_ln887_6_fu_1976_p3();
    void thread_select_ln887_7_fu_1990_p3();
    void thread_select_ln887_fu_1632_p3();
    void thread_sext_ln94_fu_1284_p1();
    void thread_shl_ln1_fu_1333_p3();
    void thread_shl_ln_fu_1300_p3();
    void thread_tmp_74_fu_1453_p3();
    void thread_tmp_76_fu_1531_p3();
    void thread_tmp_78_fu_1717_p3();
    void thread_tmp_80_fu_1795_p3();
    void thread_trunc_ln703_fu_1280_p1();
    void thread_trunc_ln851_1_fu_1539_p1();
    void thread_trunc_ln851_2_fu_1725_p1();
    void thread_trunc_ln851_3_fu_1803_p1();
    void thread_trunc_ln851_fu_1461_p1();
    void thread_trunc_ln87_fu_1240_p1();
    void thread_trunc_ln96_fu_1324_p1();
    void thread_trunc_ln99_1_fu_1664_p1();
    void thread_trunc_ln99_2_fu_1922_p1();
    void thread_trunc_ln99_3_fu_1973_p1();
    void thread_trunc_ln99_fu_1629_p1();
    void thread_zext_ln180_fu_1845_p1();
    void thread_zext_ln88_fu_1229_p1();
    void thread_zext_ln95_fu_1308_p1();
    void thread_zext_ln98_1_fu_1362_p1();
    void thread_zext_ln98_2_fu_1372_p1();
    void thread_zext_ln98_3_fu_1382_p1();
    void thread_zext_ln98_fu_1341_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
