INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/SoC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/factorial/check_error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/factorial/cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/factorial/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/factorial/fact_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/factorial/fact_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/fact_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/factorial/factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/factorial/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/factorial/mux1to2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1to2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/factorial/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Assignment5/Assignment5.srcs/sources_1/new/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/factorial/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Desktop/lab5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/14158/Assignment5/Assignment5.srcs/sim_1/new/tb_lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab8
