<stg><name>relu.3</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:0  %data_63_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_63_V_read)

]]></Node>
<StgValue><ssdm name="data_63_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:1  %data_62_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_62_V_read)

]]></Node>
<StgValue><ssdm name="data_62_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:2  %data_61_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_61_V_read)

]]></Node>
<StgValue><ssdm name="data_61_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:3  %data_60_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_60_V_read)

]]></Node>
<StgValue><ssdm name="data_60_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:4  %data_59_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_59_V_read)

]]></Node>
<StgValue><ssdm name="data_59_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:5  %data_58_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_58_V_read)

]]></Node>
<StgValue><ssdm name="data_58_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:6  %data_57_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_57_V_read)

]]></Node>
<StgValue><ssdm name="data_57_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:7  %data_56_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_56_V_read)

]]></Node>
<StgValue><ssdm name="data_56_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:8  %data_55_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_55_V_read)

]]></Node>
<StgValue><ssdm name="data_55_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:9  %data_54_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_54_V_read)

]]></Node>
<StgValue><ssdm name="data_54_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:10  %data_53_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_53_V_read)

]]></Node>
<StgValue><ssdm name="data_53_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:11  %data_52_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_52_V_read)

]]></Node>
<StgValue><ssdm name="data_52_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:12  %data_51_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_51_V_read)

]]></Node>
<StgValue><ssdm name="data_51_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:13  %data_50_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_50_V_read)

]]></Node>
<StgValue><ssdm name="data_50_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:14  %data_49_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_49_V_read)

]]></Node>
<StgValue><ssdm name="data_49_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:15  %data_48_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_48_V_read)

]]></Node>
<StgValue><ssdm name="data_48_V_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:16  %data_47_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_47_V_read)

]]></Node>
<StgValue><ssdm name="data_47_V_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:17  %data_46_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_46_V_read)

]]></Node>
<StgValue><ssdm name="data_46_V_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:18  %data_45_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_45_V_read)

]]></Node>
<StgValue><ssdm name="data_45_V_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:19  %data_44_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_44_V_read)

]]></Node>
<StgValue><ssdm name="data_44_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:20  %data_43_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_43_V_read)

]]></Node>
<StgValue><ssdm name="data_43_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:21  %data_42_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_42_V_read)

]]></Node>
<StgValue><ssdm name="data_42_V_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:22  %data_41_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_41_V_read)

]]></Node>
<StgValue><ssdm name="data_41_V_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:23  %data_40_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_40_V_read)

]]></Node>
<StgValue><ssdm name="data_40_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:24  %data_39_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_39_V_read)

]]></Node>
<StgValue><ssdm name="data_39_V_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:25  %data_38_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_38_V_read)

]]></Node>
<StgValue><ssdm name="data_38_V_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:26  %data_37_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_37_V_read)

]]></Node>
<StgValue><ssdm name="data_37_V_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:27  %data_36_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_36_V_read)

]]></Node>
<StgValue><ssdm name="data_36_V_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:28  %data_35_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_35_V_read)

]]></Node>
<StgValue><ssdm name="data_35_V_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:29  %data_34_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_34_V_read)

]]></Node>
<StgValue><ssdm name="data_34_V_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:30  %data_33_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_33_V_read)

]]></Node>
<StgValue><ssdm name="data_33_V_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:31  %data_32_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_32_V_read)

]]></Node>
<StgValue><ssdm name="data_32_V_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:32  %data_31_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:33  %data_30_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:34  %data_29_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:35  %data_28_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_28_V_read)

]]></Node>
<StgValue><ssdm name="data_28_V_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:36  %data_27_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:37  %data_26_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:38  %data_25_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_25_V_read)

]]></Node>
<StgValue><ssdm name="data_25_V_read_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:39  %data_24_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:40  %data_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:41  %data_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:42  %data_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:43  %data_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:44  %data_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:45  %data_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:46  %data_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:47  %data_16_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:48  %data_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:49  %data_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:50  %data_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:51  %data_12_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:52  %data_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:53  %data_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:54  %data_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:55  %data_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:56  %data_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:57  %data_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:58  %data_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:59  %data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:60  %data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:61  %data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:62  %data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:63  %data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_21:64  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_21:65  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_21:66  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:67  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:68  %trunc_ln746 = trunc i16 %data_0_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:69  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:70  %p_Result_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_0_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:71  %icmp_ln785 = icmp ne i5 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:72  %or_ln785 = or i1 %tmp_1, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:73  %select_ln785 = select i1 %or_ln785, i10 -1, i10 %trunc_ln746

]]></Node>
<StgValue><ssdm name="select_ln785"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:74  %select_ln1494 = select i1 %icmp_ln1494, i10 %select_ln785, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:75  %zext_ln1494 = zext i10 %select_ln1494 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:76  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:77  %trunc_ln746_1 = trunc i16 %data_1_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:78  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:79  %p_Result_10_1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_1_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:80  %icmp_ln785_1 = icmp ne i5 %p_Result_10_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:81  %or_ln785_1 = or i1 %tmp_2, %icmp_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:82  %select_ln785_1 = select i1 %or_ln785_1, i10 -1, i10 %trunc_ln746_1

]]></Node>
<StgValue><ssdm name="select_ln785_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:83  %select_ln1494_1 = select i1 %icmp_ln1494_1, i10 %select_ln785_1, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:84  %zext_ln1494_1 = zext i10 %select_ln1494_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:85  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:86  %trunc_ln746_2 = trunc i16 %data_2_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:87  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:88  %p_Result_10_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_2_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:89  %icmp_ln785_2 = icmp ne i5 %p_Result_10_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:90  %or_ln785_2 = or i1 %tmp_3, %icmp_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:91  %select_ln785_2 = select i1 %or_ln785_2, i10 -1, i10 %trunc_ln746_2

]]></Node>
<StgValue><ssdm name="select_ln785_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:92  %select_ln1494_2 = select i1 %icmp_ln1494_2, i10 %select_ln785_2, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:93  %zext_ln1494_2 = zext i10 %select_ln1494_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:94  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:95  %trunc_ln746_3 = trunc i16 %data_3_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:96  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:97  %p_Result_10_3 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_3_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:98  %icmp_ln785_3 = icmp ne i5 %p_Result_10_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:99  %or_ln785_3 = or i1 %tmp_4, %icmp_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:100  %select_ln785_3 = select i1 %or_ln785_3, i10 -1, i10 %trunc_ln746_3

]]></Node>
<StgValue><ssdm name="select_ln785_3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:101  %select_ln1494_3 = select i1 %icmp_ln1494_3, i10 %select_ln785_3, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:102  %zext_ln1494_3 = zext i10 %select_ln1494_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:103  %icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:104  %trunc_ln746_4 = trunc i16 %data_4_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_4"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:105  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:106  %p_Result_10_4 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_4_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_4"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:107  %icmp_ln785_4 = icmp ne i5 %p_Result_10_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_4"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:108  %or_ln785_4 = or i1 %tmp_5, %icmp_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:109  %select_ln785_4 = select i1 %or_ln785_4, i10 -1, i10 %trunc_ln746_4

]]></Node>
<StgValue><ssdm name="select_ln785_4"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:110  %select_ln1494_4 = select i1 %icmp_ln1494_4, i10 %select_ln785_4, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_4"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:111  %zext_ln1494_4 = zext i10 %select_ln1494_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:112  %icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:113  %trunc_ln746_5 = trunc i16 %data_5_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_5"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:114  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_5_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:115  %p_Result_10_5 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_5_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_5"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:116  %icmp_ln785_5 = icmp ne i5 %p_Result_10_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_5"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:117  %or_ln785_5 = or i1 %tmp_6, %icmp_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:118  %select_ln785_5 = select i1 %or_ln785_5, i10 -1, i10 %trunc_ln746_5

]]></Node>
<StgValue><ssdm name="select_ln785_5"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:119  %select_ln1494_5 = select i1 %icmp_ln1494_5, i10 %select_ln785_5, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_5"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:120  %zext_ln1494_5 = zext i10 %select_ln1494_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:121  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:122  %trunc_ln746_6 = trunc i16 %data_6_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_6"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:123  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:124  %p_Result_10_6 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_6_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_6"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:125  %icmp_ln785_6 = icmp ne i5 %p_Result_10_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_6"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:126  %or_ln785_6 = or i1 %tmp_7, %icmp_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:127  %select_ln785_6 = select i1 %or_ln785_6, i10 -1, i10 %trunc_ln746_6

]]></Node>
<StgValue><ssdm name="select_ln785_6"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:128  %select_ln1494_6 = select i1 %icmp_ln1494_6, i10 %select_ln785_6, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_6"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:129  %zext_ln1494_6 = zext i10 %select_ln1494_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:130  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:131  %trunc_ln746_7 = trunc i16 %data_7_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_7"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:132  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:133  %p_Result_10_7 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_7_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_7"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:134  %icmp_ln785_7 = icmp ne i5 %p_Result_10_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_7"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:135  %or_ln785_7 = or i1 %tmp_8, %icmp_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:136  %select_ln785_7 = select i1 %or_ln785_7, i10 -1, i10 %trunc_ln746_7

]]></Node>
<StgValue><ssdm name="select_ln785_7"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:137  %select_ln1494_7 = select i1 %icmp_ln1494_7, i10 %select_ln785_7, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_7"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:138  %zext_ln1494_7 = zext i10 %select_ln1494_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:139  %icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:140  %trunc_ln746_8 = trunc i16 %data_8_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_8"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:141  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:142  %p_Result_10_8 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_8_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_8"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:143  %icmp_ln785_8 = icmp ne i5 %p_Result_10_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_8"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:144  %or_ln785_8 = or i1 %tmp_9, %icmp_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:145  %select_ln785_8 = select i1 %or_ln785_8, i10 -1, i10 %trunc_ln746_8

]]></Node>
<StgValue><ssdm name="select_ln785_8"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:146  %select_ln1494_8 = select i1 %icmp_ln1494_8, i10 %select_ln785_8, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_8"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:147  %zext_ln1494_8 = zext i10 %select_ln1494_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_8"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:148  %icmp_ln1494_9 = icmp sgt i16 %data_9_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:149  %trunc_ln746_9 = trunc i16 %data_9_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_9"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:150  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:151  %p_Result_10_9 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_9_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_9"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:152  %icmp_ln785_9 = icmp ne i5 %p_Result_10_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_9"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:153  %or_ln785_9 = or i1 %tmp_10, %icmp_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:154  %select_ln785_9 = select i1 %or_ln785_9, i10 -1, i10 %trunc_ln746_9

]]></Node>
<StgValue><ssdm name="select_ln785_9"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:155  %select_ln1494_9 = select i1 %icmp_ln1494_9, i10 %select_ln785_9, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_9"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:156  %zext_ln1494_9 = zext i10 %select_ln1494_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_9"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:157  %icmp_ln1494_10 = icmp sgt i16 %data_10_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:158  %trunc_ln746_10 = trunc i16 %data_10_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_10"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:159  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:160  %p_Result_10_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_10_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_s"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:161  %icmp_ln785_10 = icmp ne i5 %p_Result_10_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_10"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:162  %or_ln785_10 = or i1 %tmp_11, %icmp_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_10"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:163  %select_ln785_10 = select i1 %or_ln785_10, i10 -1, i10 %trunc_ln746_10

]]></Node>
<StgValue><ssdm name="select_ln785_10"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:164  %select_ln1494_10 = select i1 %icmp_ln1494_10, i10 %select_ln785_10, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_10"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:165  %zext_ln1494_10 = zext i10 %select_ln1494_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_10"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:166  %icmp_ln1494_11 = icmp sgt i16 %data_11_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:167  %trunc_ln746_11 = trunc i16 %data_11_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_11"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:168  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:169  %p_Result_10_10 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_11_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_10"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:170  %icmp_ln785_11 = icmp ne i5 %p_Result_10_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_11"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:171  %or_ln785_11 = or i1 %tmp_12, %icmp_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln785_11"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:172  %select_ln785_11 = select i1 %or_ln785_11, i10 -1, i10 %trunc_ln746_11

]]></Node>
<StgValue><ssdm name="select_ln785_11"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:173  %select_ln1494_11 = select i1 %icmp_ln1494_11, i10 %select_ln785_11, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_11"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:174  %zext_ln1494_11 = zext i10 %select_ln1494_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_11"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:175  %icmp_ln1494_12 = icmp sgt i16 %data_12_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:176  %trunc_ln746_12 = trunc i16 %data_12_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_12"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:177  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:178  %p_Result_10_11 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_12_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_11"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:179  %icmp_ln785_12 = icmp ne i5 %p_Result_10_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_12"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:180  %or_ln785_12 = or i1 %tmp_13, %icmp_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln785_12"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:181  %select_ln785_12 = select i1 %or_ln785_12, i10 -1, i10 %trunc_ln746_12

]]></Node>
<StgValue><ssdm name="select_ln785_12"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:182  %select_ln1494_12 = select i1 %icmp_ln1494_12, i10 %select_ln785_12, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_12"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:183  %zext_ln1494_12 = zext i10 %select_ln1494_12 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_12"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:184  %icmp_ln1494_13 = icmp sgt i16 %data_13_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:185  %trunc_ln746_13 = trunc i16 %data_13_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_13"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:186  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:187  %p_Result_10_12 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_13_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_12"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:188  %icmp_ln785_13 = icmp ne i5 %p_Result_10_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_13"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:189  %or_ln785_13 = or i1 %tmp_14, %icmp_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln785_13"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:190  %select_ln785_13 = select i1 %or_ln785_13, i10 -1, i10 %trunc_ln746_13

]]></Node>
<StgValue><ssdm name="select_ln785_13"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:191  %select_ln1494_13 = select i1 %icmp_ln1494_13, i10 %select_ln785_13, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_13"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:192  %zext_ln1494_13 = zext i10 %select_ln1494_13 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_13"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:193  %icmp_ln1494_14 = icmp sgt i16 %data_14_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:194  %trunc_ln746_14 = trunc i16 %data_14_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_14"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:195  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:196  %p_Result_10_13 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_14_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_13"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:197  %icmp_ln785_14 = icmp ne i5 %p_Result_10_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_14"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:198  %or_ln785_14 = or i1 %tmp_15, %icmp_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_14"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:199  %select_ln785_14 = select i1 %or_ln785_14, i10 -1, i10 %trunc_ln746_14

]]></Node>
<StgValue><ssdm name="select_ln785_14"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:200  %select_ln1494_14 = select i1 %icmp_ln1494_14, i10 %select_ln785_14, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_14"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:201  %zext_ln1494_14 = zext i10 %select_ln1494_14 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_14"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:202  %icmp_ln1494_15 = icmp sgt i16 %data_15_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:203  %trunc_ln746_15 = trunc i16 %data_15_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_15"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:204  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:205  %p_Result_10_14 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_15_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_14"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:206  %icmp_ln785_15 = icmp ne i5 %p_Result_10_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_15"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:207  %or_ln785_15 = or i1 %tmp_16, %icmp_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln785_15"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:208  %select_ln785_15 = select i1 %or_ln785_15, i10 -1, i10 %trunc_ln746_15

]]></Node>
<StgValue><ssdm name="select_ln785_15"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:209  %select_ln1494_15 = select i1 %icmp_ln1494_15, i10 %select_ln785_15, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_15"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:210  %zext_ln1494_15 = zext i10 %select_ln1494_15 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_15"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:211  %icmp_ln1494_16 = icmp sgt i16 %data_16_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:212  %trunc_ln746_16 = trunc i16 %data_16_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_16"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:213  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_16_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:214  %p_Result_10_15 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_16_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_15"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:215  %icmp_ln785_16 = icmp ne i5 %p_Result_10_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_16"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:216  %or_ln785_16 = or i1 %tmp_17, %icmp_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln785_16"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:217  %select_ln785_16 = select i1 %or_ln785_16, i10 -1, i10 %trunc_ln746_16

]]></Node>
<StgValue><ssdm name="select_ln785_16"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:218  %select_ln1494_16 = select i1 %icmp_ln1494_16, i10 %select_ln785_16, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_16"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:219  %zext_ln1494_16 = zext i10 %select_ln1494_16 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_16"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:220  %icmp_ln1494_17 = icmp sgt i16 %data_17_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:221  %trunc_ln746_17 = trunc i16 %data_17_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_17"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:222  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_17_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:223  %p_Result_10_16 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_17_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_16"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:224  %icmp_ln785_17 = icmp ne i5 %p_Result_10_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_17"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:225  %or_ln785_17 = or i1 %tmp_18, %icmp_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln785_17"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:226  %select_ln785_17 = select i1 %or_ln785_17, i10 -1, i10 %trunc_ln746_17

]]></Node>
<StgValue><ssdm name="select_ln785_17"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:227  %select_ln1494_17 = select i1 %icmp_ln1494_17, i10 %select_ln785_17, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_17"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:228  %zext_ln1494_17 = zext i10 %select_ln1494_17 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_17"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:229  %icmp_ln1494_18 = icmp sgt i16 %data_18_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:230  %trunc_ln746_18 = trunc i16 %data_18_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_18"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:231  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_18_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:232  %p_Result_10_17 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_18_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_17"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:233  %icmp_ln785_18 = icmp ne i5 %p_Result_10_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_18"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:234  %or_ln785_18 = or i1 %tmp_19, %icmp_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln785_18"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:235  %select_ln785_18 = select i1 %or_ln785_18, i10 -1, i10 %trunc_ln746_18

]]></Node>
<StgValue><ssdm name="select_ln785_18"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:236  %select_ln1494_18 = select i1 %icmp_ln1494_18, i10 %select_ln785_18, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_18"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:237  %zext_ln1494_18 = zext i10 %select_ln1494_18 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_18"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:238  %icmp_ln1494_19 = icmp sgt i16 %data_19_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:239  %trunc_ln746_19 = trunc i16 %data_19_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_19"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:240  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_19_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:241  %p_Result_10_18 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_19_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_18"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:242  %icmp_ln785_19 = icmp ne i5 %p_Result_10_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_19"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:243  %or_ln785_19 = or i1 %tmp_20, %icmp_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln785_19"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:244  %select_ln785_19 = select i1 %or_ln785_19, i10 -1, i10 %trunc_ln746_19

]]></Node>
<StgValue><ssdm name="select_ln785_19"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:245  %select_ln1494_19 = select i1 %icmp_ln1494_19, i10 %select_ln785_19, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_19"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:246  %zext_ln1494_19 = zext i10 %select_ln1494_19 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_19"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:247  %icmp_ln1494_20 = icmp sgt i16 %data_20_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_20"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:248  %trunc_ln746_20 = trunc i16 %data_20_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_20"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:249  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_20_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:250  %p_Result_10_19 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_20_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_19"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:251  %icmp_ln785_20 = icmp ne i5 %p_Result_10_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_20"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:252  %or_ln785_20 = or i1 %tmp_21, %icmp_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln785_20"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:253  %select_ln785_20 = select i1 %or_ln785_20, i10 -1, i10 %trunc_ln746_20

]]></Node>
<StgValue><ssdm name="select_ln785_20"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:254  %select_ln1494_20 = select i1 %icmp_ln1494_20, i10 %select_ln785_20, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_20"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:255  %zext_ln1494_20 = zext i10 %select_ln1494_20 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_20"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:256  %icmp_ln1494_21 = icmp sgt i16 %data_21_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_21"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:257  %trunc_ln746_21 = trunc i16 %data_21_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_21"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:258  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_21_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:259  %p_Result_10_20 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_21_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_20"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:260  %icmp_ln785_21 = icmp ne i5 %p_Result_10_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_21"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:261  %or_ln785_21 = or i1 %tmp_22, %icmp_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln785_21"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:262  %select_ln785_21 = select i1 %or_ln785_21, i10 -1, i10 %trunc_ln746_21

]]></Node>
<StgValue><ssdm name="select_ln785_21"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:263  %select_ln1494_21 = select i1 %icmp_ln1494_21, i10 %select_ln785_21, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_21"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:264  %zext_ln1494_21 = zext i10 %select_ln1494_21 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_21"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:265  %icmp_ln1494_22 = icmp sgt i16 %data_22_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_22"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:266  %trunc_ln746_22 = trunc i16 %data_22_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_22"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:267  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_22_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:268  %p_Result_10_21 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_22_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_21"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:269  %icmp_ln785_22 = icmp ne i5 %p_Result_10_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_22"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:270  %or_ln785_22 = or i1 %tmp_23, %icmp_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln785_22"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:271  %select_ln785_22 = select i1 %or_ln785_22, i10 -1, i10 %trunc_ln746_22

]]></Node>
<StgValue><ssdm name="select_ln785_22"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:272  %select_ln1494_22 = select i1 %icmp_ln1494_22, i10 %select_ln785_22, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_22"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:273  %zext_ln1494_22 = zext i10 %select_ln1494_22 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_22"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:274  %icmp_ln1494_23 = icmp sgt i16 %data_23_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_23"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:275  %trunc_ln746_23 = trunc i16 %data_23_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_23"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:276  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_23_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:277  %p_Result_10_22 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_23_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_22"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:278  %icmp_ln785_23 = icmp ne i5 %p_Result_10_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_23"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:279  %or_ln785_23 = or i1 %tmp_24, %icmp_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln785_23"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:280  %select_ln785_23 = select i1 %or_ln785_23, i10 -1, i10 %trunc_ln746_23

]]></Node>
<StgValue><ssdm name="select_ln785_23"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:281  %select_ln1494_23 = select i1 %icmp_ln1494_23, i10 %select_ln785_23, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_23"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:282  %zext_ln1494_23 = zext i10 %select_ln1494_23 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_23"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:283  %icmp_ln1494_24 = icmp sgt i16 %data_24_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_24"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:284  %trunc_ln746_24 = trunc i16 %data_24_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_24"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:285  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_24_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:286  %p_Result_10_23 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_24_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_23"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:287  %icmp_ln785_24 = icmp ne i5 %p_Result_10_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_24"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:288  %or_ln785_24 = or i1 %tmp_25, %icmp_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln785_24"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:289  %select_ln785_24 = select i1 %or_ln785_24, i10 -1, i10 %trunc_ln746_24

]]></Node>
<StgValue><ssdm name="select_ln785_24"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:290  %select_ln1494_24 = select i1 %icmp_ln1494_24, i10 %select_ln785_24, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_24"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:291  %zext_ln1494_24 = zext i10 %select_ln1494_24 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_24"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:292  %icmp_ln1494_25 = icmp sgt i16 %data_25_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_25"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_25" val="0"/>
<literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:293  %trunc_ln746_25 = trunc i16 %data_25_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_25"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:294  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_25_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:295  %p_Result_10_24 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_25_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_24"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:296  %icmp_ln785_25 = icmp ne i5 %p_Result_10_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_25"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:297  %or_ln785_25 = or i1 %tmp_26, %icmp_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln785_25"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:298  %select_ln785_25 = select i1 %or_ln785_25, i10 -1, i10 %trunc_ln746_25

]]></Node>
<StgValue><ssdm name="select_ln785_25"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:299  %select_ln1494_25 = select i1 %icmp_ln1494_25, i10 %select_ln785_25, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_25"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:300  %zext_ln1494_25 = zext i10 %select_ln1494_25 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_25"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:301  %icmp_ln1494_26 = icmp sgt i16 %data_26_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_26"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_26" val="0"/>
<literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:302  %trunc_ln746_26 = trunc i16 %data_26_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_26"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:303  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_26_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:304  %p_Result_10_25 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_26_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_25"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:305  %icmp_ln785_26 = icmp ne i5 %p_Result_10_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_26"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:306  %or_ln785_26 = or i1 %tmp_27, %icmp_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln785_26"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:307  %select_ln785_26 = select i1 %or_ln785_26, i10 -1, i10 %trunc_ln746_26

]]></Node>
<StgValue><ssdm name="select_ln785_26"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:308  %select_ln1494_26 = select i1 %icmp_ln1494_26, i10 %select_ln785_26, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_26"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:309  %zext_ln1494_26 = zext i10 %select_ln1494_26 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_26"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:310  %icmp_ln1494_27 = icmp sgt i16 %data_27_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_27"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_27" val="0"/>
<literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:311  %trunc_ln746_27 = trunc i16 %data_27_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_27"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:312  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_27_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:313  %p_Result_10_26 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_27_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_26"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:314  %icmp_ln785_27 = icmp ne i5 %p_Result_10_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_27"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:315  %or_ln785_27 = or i1 %tmp_28, %icmp_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln785_27"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:316  %select_ln785_27 = select i1 %or_ln785_27, i10 -1, i10 %trunc_ln746_27

]]></Node>
<StgValue><ssdm name="select_ln785_27"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:317  %select_ln1494_27 = select i1 %icmp_ln1494_27, i10 %select_ln785_27, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_27"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:318  %zext_ln1494_27 = zext i10 %select_ln1494_27 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_27"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:319  %icmp_ln1494_28 = icmp sgt i16 %data_28_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_28"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_28" val="0"/>
<literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:320  %trunc_ln746_28 = trunc i16 %data_28_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_28"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:321  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_28_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:322  %p_Result_10_27 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_28_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_27"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:323  %icmp_ln785_28 = icmp ne i5 %p_Result_10_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_28"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:324  %or_ln785_28 = or i1 %tmp_29, %icmp_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln785_28"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:325  %select_ln785_28 = select i1 %or_ln785_28, i10 -1, i10 %trunc_ln746_28

]]></Node>
<StgValue><ssdm name="select_ln785_28"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:326  %select_ln1494_28 = select i1 %icmp_ln1494_28, i10 %select_ln785_28, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_28"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:327  %zext_ln1494_28 = zext i10 %select_ln1494_28 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_28"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:328  %icmp_ln1494_29 = icmp sgt i16 %data_29_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_29"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_29" val="0"/>
<literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:329  %trunc_ln746_29 = trunc i16 %data_29_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_29"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:330  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_29_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:331  %p_Result_10_28 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_29_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_28"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:332  %icmp_ln785_29 = icmp ne i5 %p_Result_10_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_29"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:333  %or_ln785_29 = or i1 %tmp_30, %icmp_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln785_29"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:334  %select_ln785_29 = select i1 %or_ln785_29, i10 -1, i10 %trunc_ln746_29

]]></Node>
<StgValue><ssdm name="select_ln785_29"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:335  %select_ln1494_29 = select i1 %icmp_ln1494_29, i10 %select_ln785_29, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_29"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:336  %zext_ln1494_29 = zext i10 %select_ln1494_29 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_29"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:337  %icmp_ln1494_30 = icmp sgt i16 %data_30_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_30"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_30" val="0"/>
<literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:338  %trunc_ln746_30 = trunc i16 %data_30_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_30"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:339  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_30_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:340  %p_Result_10_29 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_30_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_29"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:341  %icmp_ln785_30 = icmp ne i5 %p_Result_10_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_30"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:342  %or_ln785_30 = or i1 %tmp_31, %icmp_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln785_30"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:343  %select_ln785_30 = select i1 %or_ln785_30, i10 -1, i10 %trunc_ln746_30

]]></Node>
<StgValue><ssdm name="select_ln785_30"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:344  %select_ln1494_30 = select i1 %icmp_ln1494_30, i10 %select_ln785_30, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_30"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:345  %zext_ln1494_30 = zext i10 %select_ln1494_30 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_30"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:346  %icmp_ln1494_31 = icmp sgt i16 %data_31_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_31"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_31" val="0"/>
<literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:347  %trunc_ln746_31 = trunc i16 %data_31_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_31"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:348  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_31_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:349  %p_Result_10_30 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_31_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_30"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:350  %icmp_ln785_31 = icmp ne i5 %p_Result_10_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_31"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:351  %or_ln785_31 = or i1 %tmp_32, %icmp_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln785_31"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:352  %select_ln785_31 = select i1 %or_ln785_31, i10 -1, i10 %trunc_ln746_31

]]></Node>
<StgValue><ssdm name="select_ln785_31"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:353  %select_ln1494_31 = select i1 %icmp_ln1494_31, i10 %select_ln785_31, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_31"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:354  %zext_ln1494_31 = zext i10 %select_ln1494_31 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_31"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:355  %icmp_ln1494_32 = icmp sgt i16 %data_32_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_32"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_32" val="0"/>
<literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:356  %trunc_ln746_32 = trunc i16 %data_32_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_32"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:357  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_32_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:358  %p_Result_10_31 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_32_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_31"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:359  %icmp_ln785_32 = icmp ne i5 %p_Result_10_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_32"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:360  %or_ln785_32 = or i1 %tmp_33, %icmp_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln785_32"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:361  %select_ln785_32 = select i1 %or_ln785_32, i10 -1, i10 %trunc_ln746_32

]]></Node>
<StgValue><ssdm name="select_ln785_32"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:362  %select_ln1494_32 = select i1 %icmp_ln1494_32, i10 %select_ln785_32, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_32"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:363  %zext_ln1494_32 = zext i10 %select_ln1494_32 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_32"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:364  %icmp_ln1494_33 = icmp sgt i16 %data_33_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_33"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_33" val="0"/>
<literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:365  %trunc_ln746_33 = trunc i16 %data_33_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_33"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:366  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_33_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:367  %p_Result_10_32 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_33_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_32"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:368  %icmp_ln785_33 = icmp ne i5 %p_Result_10_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_33"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:369  %or_ln785_33 = or i1 %tmp_34, %icmp_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln785_33"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:370  %select_ln785_33 = select i1 %or_ln785_33, i10 -1, i10 %trunc_ln746_33

]]></Node>
<StgValue><ssdm name="select_ln785_33"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:371  %select_ln1494_33 = select i1 %icmp_ln1494_33, i10 %select_ln785_33, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_33"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:372  %zext_ln1494_33 = zext i10 %select_ln1494_33 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_33"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:373  %icmp_ln1494_34 = icmp sgt i16 %data_34_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_34"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_34" val="0"/>
<literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:374  %trunc_ln746_34 = trunc i16 %data_34_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_34"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:375  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_34_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:376  %p_Result_10_33 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_34_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_33"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:377  %icmp_ln785_34 = icmp ne i5 %p_Result_10_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_34"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:378  %or_ln785_34 = or i1 %tmp_35, %icmp_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln785_34"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:379  %select_ln785_34 = select i1 %or_ln785_34, i10 -1, i10 %trunc_ln746_34

]]></Node>
<StgValue><ssdm name="select_ln785_34"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:380  %select_ln1494_34 = select i1 %icmp_ln1494_34, i10 %select_ln785_34, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_34"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:381  %zext_ln1494_34 = zext i10 %select_ln1494_34 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_34"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:382  %icmp_ln1494_35 = icmp sgt i16 %data_35_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_35"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_35" val="0"/>
<literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:383  %trunc_ln746_35 = trunc i16 %data_35_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_35"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:384  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_35_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:385  %p_Result_10_34 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_35_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_34"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:386  %icmp_ln785_35 = icmp ne i5 %p_Result_10_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_35"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:387  %or_ln785_35 = or i1 %tmp_36, %icmp_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln785_35"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:388  %select_ln785_35 = select i1 %or_ln785_35, i10 -1, i10 %trunc_ln746_35

]]></Node>
<StgValue><ssdm name="select_ln785_35"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:389  %select_ln1494_35 = select i1 %icmp_ln1494_35, i10 %select_ln785_35, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_35"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:390  %zext_ln1494_35 = zext i10 %select_ln1494_35 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_35"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:391  %icmp_ln1494_36 = icmp sgt i16 %data_36_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_36"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_36" val="0"/>
<literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:392  %trunc_ln746_36 = trunc i16 %data_36_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_36"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:393  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_36_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:394  %p_Result_10_35 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_36_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_35"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:395  %icmp_ln785_36 = icmp ne i5 %p_Result_10_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_36"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:396  %or_ln785_36 = or i1 %tmp_37, %icmp_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln785_36"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:397  %select_ln785_36 = select i1 %or_ln785_36, i10 -1, i10 %trunc_ln746_36

]]></Node>
<StgValue><ssdm name="select_ln785_36"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:398  %select_ln1494_36 = select i1 %icmp_ln1494_36, i10 %select_ln785_36, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_36"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:399  %zext_ln1494_36 = zext i10 %select_ln1494_36 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_36"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:400  %icmp_ln1494_37 = icmp sgt i16 %data_37_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_37"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_37" val="0"/>
<literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:401  %trunc_ln746_37 = trunc i16 %data_37_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_37"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:402  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_37_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:403  %p_Result_10_36 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_37_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_36"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:404  %icmp_ln785_37 = icmp ne i5 %p_Result_10_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_37"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:405  %or_ln785_37 = or i1 %tmp_38, %icmp_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln785_37"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:406  %select_ln785_37 = select i1 %or_ln785_37, i10 -1, i10 %trunc_ln746_37

]]></Node>
<StgValue><ssdm name="select_ln785_37"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:407  %select_ln1494_37 = select i1 %icmp_ln1494_37, i10 %select_ln785_37, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_37"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:408  %zext_ln1494_37 = zext i10 %select_ln1494_37 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_37"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:409  %icmp_ln1494_38 = icmp sgt i16 %data_38_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_38"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_38" val="0"/>
<literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:410  %trunc_ln746_38 = trunc i16 %data_38_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_38"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:411  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_38_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:412  %p_Result_10_37 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_38_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_37"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:413  %icmp_ln785_38 = icmp ne i5 %p_Result_10_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_38"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:414  %or_ln785_38 = or i1 %tmp_39, %icmp_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln785_38"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:415  %select_ln785_38 = select i1 %or_ln785_38, i10 -1, i10 %trunc_ln746_38

]]></Node>
<StgValue><ssdm name="select_ln785_38"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:416  %select_ln1494_38 = select i1 %icmp_ln1494_38, i10 %select_ln785_38, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_38"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:417  %zext_ln1494_38 = zext i10 %select_ln1494_38 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_38"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:418  %icmp_ln1494_39 = icmp sgt i16 %data_39_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_39"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_39" val="0"/>
<literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:419  %trunc_ln746_39 = trunc i16 %data_39_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_39"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:420  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_39_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:421  %p_Result_10_38 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_39_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_38"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:422  %icmp_ln785_39 = icmp ne i5 %p_Result_10_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_39"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:423  %or_ln785_39 = or i1 %tmp_40, %icmp_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln785_39"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:424  %select_ln785_39 = select i1 %or_ln785_39, i10 -1, i10 %trunc_ln746_39

]]></Node>
<StgValue><ssdm name="select_ln785_39"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:425  %select_ln1494_39 = select i1 %icmp_ln1494_39, i10 %select_ln785_39, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_39"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:426  %zext_ln1494_39 = zext i10 %select_ln1494_39 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_39"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:427  %icmp_ln1494_40 = icmp sgt i16 %data_40_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_40"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_40" val="0"/>
<literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:428  %trunc_ln746_40 = trunc i16 %data_40_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_40"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:429  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_40_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:430  %p_Result_10_39 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_40_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_39"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:431  %icmp_ln785_40 = icmp ne i5 %p_Result_10_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_40"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:432  %or_ln785_40 = or i1 %tmp_41, %icmp_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln785_40"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:433  %select_ln785_40 = select i1 %or_ln785_40, i10 -1, i10 %trunc_ln746_40

]]></Node>
<StgValue><ssdm name="select_ln785_40"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:434  %select_ln1494_40 = select i1 %icmp_ln1494_40, i10 %select_ln785_40, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_40"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:435  %zext_ln1494_40 = zext i10 %select_ln1494_40 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_40"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:436  %icmp_ln1494_41 = icmp sgt i16 %data_41_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_41"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_41" val="0"/>
<literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:437  %trunc_ln746_41 = trunc i16 %data_41_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_41"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:438  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_41_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:439  %p_Result_10_40 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_41_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_40"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:440  %icmp_ln785_41 = icmp ne i5 %p_Result_10_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_41"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:441  %or_ln785_41 = or i1 %tmp_42, %icmp_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln785_41"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:442  %select_ln785_41 = select i1 %or_ln785_41, i10 -1, i10 %trunc_ln746_41

]]></Node>
<StgValue><ssdm name="select_ln785_41"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:443  %select_ln1494_41 = select i1 %icmp_ln1494_41, i10 %select_ln785_41, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_41"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:444  %zext_ln1494_41 = zext i10 %select_ln1494_41 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_41"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:445  %icmp_ln1494_42 = icmp sgt i16 %data_42_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_42"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_42" val="0"/>
<literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:446  %trunc_ln746_42 = trunc i16 %data_42_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_42"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:447  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_42_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:448  %p_Result_10_41 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_42_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_41"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:449  %icmp_ln785_42 = icmp ne i5 %p_Result_10_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_42"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:450  %or_ln785_42 = or i1 %tmp_43, %icmp_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln785_42"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:451  %select_ln785_42 = select i1 %or_ln785_42, i10 -1, i10 %trunc_ln746_42

]]></Node>
<StgValue><ssdm name="select_ln785_42"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:452  %select_ln1494_42 = select i1 %icmp_ln1494_42, i10 %select_ln785_42, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_42"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:453  %zext_ln1494_42 = zext i10 %select_ln1494_42 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_42"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:454  %icmp_ln1494_43 = icmp sgt i16 %data_43_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_43"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_43" val="0"/>
<literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:455  %trunc_ln746_43 = trunc i16 %data_43_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_43"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:456  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_43_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:457  %p_Result_10_42 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_43_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_42"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:458  %icmp_ln785_43 = icmp ne i5 %p_Result_10_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_43"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:459  %or_ln785_43 = or i1 %tmp_44, %icmp_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln785_43"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:460  %select_ln785_43 = select i1 %or_ln785_43, i10 -1, i10 %trunc_ln746_43

]]></Node>
<StgValue><ssdm name="select_ln785_43"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:461  %select_ln1494_43 = select i1 %icmp_ln1494_43, i10 %select_ln785_43, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_43"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:462  %zext_ln1494_43 = zext i10 %select_ln1494_43 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_43"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:463  %icmp_ln1494_44 = icmp sgt i16 %data_44_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_44"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_44" val="0"/>
<literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:464  %trunc_ln746_44 = trunc i16 %data_44_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_44"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:465  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_44_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:466  %p_Result_10_43 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_44_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_43"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:467  %icmp_ln785_44 = icmp ne i5 %p_Result_10_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_44"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:468  %or_ln785_44 = or i1 %tmp_45, %icmp_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln785_44"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:469  %select_ln785_44 = select i1 %or_ln785_44, i10 -1, i10 %trunc_ln746_44

]]></Node>
<StgValue><ssdm name="select_ln785_44"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:470  %select_ln1494_44 = select i1 %icmp_ln1494_44, i10 %select_ln785_44, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_44"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:471  %zext_ln1494_44 = zext i10 %select_ln1494_44 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_44"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:472  %icmp_ln1494_45 = icmp sgt i16 %data_45_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_45"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_45" val="0"/>
<literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:473  %trunc_ln746_45 = trunc i16 %data_45_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_45"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:474  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_45_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:475  %p_Result_10_44 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_45_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_44"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:476  %icmp_ln785_45 = icmp ne i5 %p_Result_10_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_45"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:477  %or_ln785_45 = or i1 %tmp_46, %icmp_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln785_45"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:478  %select_ln785_45 = select i1 %or_ln785_45, i10 -1, i10 %trunc_ln746_45

]]></Node>
<StgValue><ssdm name="select_ln785_45"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:479  %select_ln1494_45 = select i1 %icmp_ln1494_45, i10 %select_ln785_45, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_45"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:480  %zext_ln1494_45 = zext i10 %select_ln1494_45 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_45"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:481  %icmp_ln1494_46 = icmp sgt i16 %data_46_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_46"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_46" val="0"/>
<literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:482  %trunc_ln746_46 = trunc i16 %data_46_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_46"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:483  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_46_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:484  %p_Result_10_45 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_46_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_45"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:485  %icmp_ln785_46 = icmp ne i5 %p_Result_10_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_46"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:486  %or_ln785_46 = or i1 %tmp_47, %icmp_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln785_46"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:487  %select_ln785_46 = select i1 %or_ln785_46, i10 -1, i10 %trunc_ln746_46

]]></Node>
<StgValue><ssdm name="select_ln785_46"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:488  %select_ln1494_46 = select i1 %icmp_ln1494_46, i10 %select_ln785_46, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_46"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:489  %zext_ln1494_46 = zext i10 %select_ln1494_46 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_46"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:490  %icmp_ln1494_47 = icmp sgt i16 %data_47_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_47"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_47" val="0"/>
<literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:491  %trunc_ln746_47 = trunc i16 %data_47_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_47"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:492  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_47_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:493  %p_Result_10_46 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_47_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_46"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:494  %icmp_ln785_47 = icmp ne i5 %p_Result_10_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_47"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:495  %or_ln785_47 = or i1 %tmp_48, %icmp_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln785_47"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:496  %select_ln785_47 = select i1 %or_ln785_47, i10 -1, i10 %trunc_ln746_47

]]></Node>
<StgValue><ssdm name="select_ln785_47"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:497  %select_ln1494_47 = select i1 %icmp_ln1494_47, i10 %select_ln785_47, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_47"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:498  %zext_ln1494_47 = zext i10 %select_ln1494_47 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_47"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:499  %icmp_ln1494_48 = icmp sgt i16 %data_48_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_48"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_48" val="0"/>
<literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:500  %trunc_ln746_48 = trunc i16 %data_48_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_48"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:501  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_48_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:502  %p_Result_10_47 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_48_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_47"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:503  %icmp_ln785_48 = icmp ne i5 %p_Result_10_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_48"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:504  %or_ln785_48 = or i1 %tmp_49, %icmp_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln785_48"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:505  %select_ln785_48 = select i1 %or_ln785_48, i10 -1, i10 %trunc_ln746_48

]]></Node>
<StgValue><ssdm name="select_ln785_48"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:506  %select_ln1494_48 = select i1 %icmp_ln1494_48, i10 %select_ln785_48, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_48"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:507  %zext_ln1494_48 = zext i10 %select_ln1494_48 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_48"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:508  %icmp_ln1494_49 = icmp sgt i16 %data_49_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_49"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_49" val="0"/>
<literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:509  %trunc_ln746_49 = trunc i16 %data_49_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_49"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:510  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_49_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:511  %p_Result_10_48 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_49_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_48"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:512  %icmp_ln785_49 = icmp ne i5 %p_Result_10_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_49"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:513  %or_ln785_49 = or i1 %tmp_50, %icmp_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln785_49"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:514  %select_ln785_49 = select i1 %or_ln785_49, i10 -1, i10 %trunc_ln746_49

]]></Node>
<StgValue><ssdm name="select_ln785_49"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:515  %select_ln1494_49 = select i1 %icmp_ln1494_49, i10 %select_ln785_49, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_49"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:516  %zext_ln1494_49 = zext i10 %select_ln1494_49 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_49"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:517  %icmp_ln1494_50 = icmp sgt i16 %data_50_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_50"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_50" val="0"/>
<literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:518  %trunc_ln746_50 = trunc i16 %data_50_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_50"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:519  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_50_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:520  %p_Result_10_49 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_50_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_49"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:521  %icmp_ln785_50 = icmp ne i5 %p_Result_10_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_50"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:522  %or_ln785_50 = or i1 %tmp_51, %icmp_ln785_50

]]></Node>
<StgValue><ssdm name="or_ln785_50"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:523  %select_ln785_50 = select i1 %or_ln785_50, i10 -1, i10 %trunc_ln746_50

]]></Node>
<StgValue><ssdm name="select_ln785_50"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:524  %select_ln1494_50 = select i1 %icmp_ln1494_50, i10 %select_ln785_50, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_50"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:525  %zext_ln1494_50 = zext i10 %select_ln1494_50 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_50"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:526  %icmp_ln1494_51 = icmp sgt i16 %data_51_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_51"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_51" val="0"/>
<literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:527  %trunc_ln746_51 = trunc i16 %data_51_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_51"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:528  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_51_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:529  %p_Result_10_50 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_51_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_50"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:530  %icmp_ln785_51 = icmp ne i5 %p_Result_10_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_51"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:531  %or_ln785_51 = or i1 %tmp_52, %icmp_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln785_51"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:532  %select_ln785_51 = select i1 %or_ln785_51, i10 -1, i10 %trunc_ln746_51

]]></Node>
<StgValue><ssdm name="select_ln785_51"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:533  %select_ln1494_51 = select i1 %icmp_ln1494_51, i10 %select_ln785_51, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_51"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:534  %zext_ln1494_51 = zext i10 %select_ln1494_51 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_51"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:535  %icmp_ln1494_52 = icmp sgt i16 %data_52_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_52"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_52" val="0"/>
<literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:536  %trunc_ln746_52 = trunc i16 %data_52_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_52"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:537  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_52_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:538  %p_Result_10_51 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_52_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_51"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:539  %icmp_ln785_52 = icmp ne i5 %p_Result_10_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_52"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:540  %or_ln785_52 = or i1 %tmp_53, %icmp_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln785_52"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:541  %select_ln785_52 = select i1 %or_ln785_52, i10 -1, i10 %trunc_ln746_52

]]></Node>
<StgValue><ssdm name="select_ln785_52"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:542  %select_ln1494_52 = select i1 %icmp_ln1494_52, i10 %select_ln785_52, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_52"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:543  %zext_ln1494_52 = zext i10 %select_ln1494_52 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_52"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:544  %icmp_ln1494_53 = icmp sgt i16 %data_53_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_53"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_53" val="0"/>
<literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:545  %trunc_ln746_53 = trunc i16 %data_53_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_53"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:546  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_53_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:547  %p_Result_10_52 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_53_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_52"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:548  %icmp_ln785_53 = icmp ne i5 %p_Result_10_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_53"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:549  %or_ln785_53 = or i1 %tmp_54, %icmp_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln785_53"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:550  %select_ln785_53 = select i1 %or_ln785_53, i10 -1, i10 %trunc_ln746_53

]]></Node>
<StgValue><ssdm name="select_ln785_53"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:551  %select_ln1494_53 = select i1 %icmp_ln1494_53, i10 %select_ln785_53, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_53"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:552  %zext_ln1494_53 = zext i10 %select_ln1494_53 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_53"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:553  %icmp_ln1494_54 = icmp sgt i16 %data_54_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_54"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_54" val="0"/>
<literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:554  %trunc_ln746_54 = trunc i16 %data_54_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_54"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:555  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_54_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:556  %p_Result_10_53 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_54_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_53"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:557  %icmp_ln785_54 = icmp ne i5 %p_Result_10_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_54"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:558  %or_ln785_54 = or i1 %tmp_55, %icmp_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln785_54"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:559  %select_ln785_54 = select i1 %or_ln785_54, i10 -1, i10 %trunc_ln746_54

]]></Node>
<StgValue><ssdm name="select_ln785_54"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:560  %select_ln1494_54 = select i1 %icmp_ln1494_54, i10 %select_ln785_54, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_54"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:561  %zext_ln1494_54 = zext i10 %select_ln1494_54 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_54"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:562  %icmp_ln1494_55 = icmp sgt i16 %data_55_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_55"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_55" val="0"/>
<literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:563  %trunc_ln746_55 = trunc i16 %data_55_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_55"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:564  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_55_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:565  %p_Result_10_54 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_55_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_54"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:566  %icmp_ln785_55 = icmp ne i5 %p_Result_10_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_55"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:567  %or_ln785_55 = or i1 %tmp_56, %icmp_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln785_55"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:568  %select_ln785_55 = select i1 %or_ln785_55, i10 -1, i10 %trunc_ln746_55

]]></Node>
<StgValue><ssdm name="select_ln785_55"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:569  %select_ln1494_55 = select i1 %icmp_ln1494_55, i10 %select_ln785_55, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_55"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:570  %zext_ln1494_55 = zext i10 %select_ln1494_55 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_55"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:571  %icmp_ln1494_56 = icmp sgt i16 %data_56_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_56"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_56" val="0"/>
<literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:572  %trunc_ln746_56 = trunc i16 %data_56_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_56"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:573  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_56_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:574  %p_Result_10_55 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_56_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_55"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:575  %icmp_ln785_56 = icmp ne i5 %p_Result_10_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_56"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:576  %or_ln785_56 = or i1 %tmp_57, %icmp_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln785_56"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:577  %select_ln785_56 = select i1 %or_ln785_56, i10 -1, i10 %trunc_ln746_56

]]></Node>
<StgValue><ssdm name="select_ln785_56"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:578  %select_ln1494_56 = select i1 %icmp_ln1494_56, i10 %select_ln785_56, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_56"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:579  %zext_ln1494_56 = zext i10 %select_ln1494_56 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_56"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:580  %icmp_ln1494_57 = icmp sgt i16 %data_57_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_57"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_57" val="0"/>
<literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:581  %trunc_ln746_57 = trunc i16 %data_57_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_57"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:582  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_57_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:583  %p_Result_10_56 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_57_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_56"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:584  %icmp_ln785_57 = icmp ne i5 %p_Result_10_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_57"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:585  %or_ln785_57 = or i1 %tmp_58, %icmp_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln785_57"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:586  %select_ln785_57 = select i1 %or_ln785_57, i10 -1, i10 %trunc_ln746_57

]]></Node>
<StgValue><ssdm name="select_ln785_57"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:587  %select_ln1494_57 = select i1 %icmp_ln1494_57, i10 %select_ln785_57, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_57"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:588  %zext_ln1494_57 = zext i10 %select_ln1494_57 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_57"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:589  %icmp_ln1494_58 = icmp sgt i16 %data_58_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_58"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_58" val="0"/>
<literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:590  %trunc_ln746_58 = trunc i16 %data_58_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_58"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:591  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_58_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:592  %p_Result_10_57 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_58_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_57"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:593  %icmp_ln785_58 = icmp ne i5 %p_Result_10_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_58"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:594  %or_ln785_58 = or i1 %tmp_59, %icmp_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln785_58"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:595  %select_ln785_58 = select i1 %or_ln785_58, i10 -1, i10 %trunc_ln746_58

]]></Node>
<StgValue><ssdm name="select_ln785_58"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:596  %select_ln1494_58 = select i1 %icmp_ln1494_58, i10 %select_ln785_58, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_58"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:597  %zext_ln1494_58 = zext i10 %select_ln1494_58 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_58"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:598  %icmp_ln1494_59 = icmp sgt i16 %data_59_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_59"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_59" val="0"/>
<literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:599  %trunc_ln746_59 = trunc i16 %data_59_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_59"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:600  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_59_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:601  %p_Result_10_58 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_59_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_58"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:602  %icmp_ln785_59 = icmp ne i5 %p_Result_10_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_59"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:603  %or_ln785_59 = or i1 %tmp_60, %icmp_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln785_59"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:604  %select_ln785_59 = select i1 %or_ln785_59, i10 -1, i10 %trunc_ln746_59

]]></Node>
<StgValue><ssdm name="select_ln785_59"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:605  %select_ln1494_59 = select i1 %icmp_ln1494_59, i10 %select_ln785_59, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_59"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:606  %zext_ln1494_59 = zext i10 %select_ln1494_59 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_59"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:607  %icmp_ln1494_60 = icmp sgt i16 %data_60_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_60"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_60" val="0"/>
<literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:608  %trunc_ln746_60 = trunc i16 %data_60_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_60"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:609  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_60_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:610  %p_Result_10_59 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_60_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_59"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:611  %icmp_ln785_60 = icmp ne i5 %p_Result_10_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_60"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:612  %or_ln785_60 = or i1 %tmp_61, %icmp_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln785_60"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:613  %select_ln785_60 = select i1 %or_ln785_60, i10 -1, i10 %trunc_ln746_60

]]></Node>
<StgValue><ssdm name="select_ln785_60"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:614  %select_ln1494_60 = select i1 %icmp_ln1494_60, i10 %select_ln785_60, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_60"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:615  %zext_ln1494_60 = zext i10 %select_ln1494_60 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_60"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:616  %icmp_ln1494_61 = icmp sgt i16 %data_61_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_61"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_61" val="0"/>
<literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:617  %trunc_ln746_61 = trunc i16 %data_61_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_61"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:618  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_61_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:619  %p_Result_10_60 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_61_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_60"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:620  %icmp_ln785_61 = icmp ne i5 %p_Result_10_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_61"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:621  %or_ln785_61 = or i1 %tmp_62, %icmp_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln785_61"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:622  %select_ln785_61 = select i1 %or_ln785_61, i10 -1, i10 %trunc_ln746_61

]]></Node>
<StgValue><ssdm name="select_ln785_61"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:623  %select_ln1494_61 = select i1 %icmp_ln1494_61, i10 %select_ln785_61, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_61"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:624  %zext_ln1494_61 = zext i10 %select_ln1494_61 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_61"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:625  %icmp_ln1494_62 = icmp sgt i16 %data_62_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_62"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_62" val="0"/>
<literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:626  %trunc_ln746_62 = trunc i16 %data_62_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_62"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:627  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_62_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:628  %p_Result_10_61 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_62_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_61"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:629  %icmp_ln785_62 = icmp ne i5 %p_Result_10_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_62"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:630  %or_ln785_62 = or i1 %tmp_63, %icmp_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln785_62"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:631  %select_ln785_62 = select i1 %or_ln785_62, i10 -1, i10 %trunc_ln746_62

]]></Node>
<StgValue><ssdm name="select_ln785_62"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:632  %select_ln1494_62 = select i1 %icmp_ln1494_62, i10 %select_ln785_62, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_62"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:633  %zext_ln1494_62 = zext i10 %select_ln1494_62 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_62"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_21:634  %icmp_ln1494_63 = icmp sgt i16 %data_63_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_63"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_63" val="0"/>
<literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="16">
<![CDATA[
hls_label_21:635  %trunc_ln746_63 = trunc i16 %data_63_V_read_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_63"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_21:636  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_63_V_read_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:637  %p_Result_10_62 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_63_V_read_1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_10_62"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:638  %icmp_ln785_63 = icmp ne i5 %p_Result_10_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_63"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:639  %or_ln785_63 = or i1 %tmp_64, %icmp_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln785_63"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:640  %select_ln785_63 = select i1 %or_ln785_63, i10 -1, i10 %trunc_ln746_63

]]></Node>
<StgValue><ssdm name="select_ln785_63"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_21:641  %select_ln1494_63 = select i1 %icmp_ln1494_63, i10 %select_ln785_63, i10 0

]]></Node>
<StgValue><ssdm name="select_ln1494_63"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:642  %zext_ln1494_63 = zext i10 %select_ln1494_63 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_63"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:643  %mrv = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } undef, i11 %zext_ln1494, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:644  %mrv_1 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv, i11 %zext_ln1494_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:645  %mrv_2 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_1, i11 %zext_ln1494_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:646  %mrv_3 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_2, i11 %zext_ln1494_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:647  %mrv_4 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_3, i11 %zext_ln1494_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:648  %mrv_5 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_4, i11 %zext_ln1494_5, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:649  %mrv_6 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_5, i11 %zext_ln1494_6, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:650  %mrv_7 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_6, i11 %zext_ln1494_7, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:651  %mrv_8 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_7, i11 %zext_ln1494_8, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:652  %mrv_9 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_8, i11 %zext_ln1494_9, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:653  %mrv_10 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_9, i11 %zext_ln1494_10, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:654  %mrv_11 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_10, i11 %zext_ln1494_11, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:655  %mrv_12 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_11, i11 %zext_ln1494_12, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:656  %mrv_13 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_12, i11 %zext_ln1494_13, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:657  %mrv_14 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_13, i11 %zext_ln1494_14, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:658  %mrv_15 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_14, i11 %zext_ln1494_15, 15

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:659  %mrv_16 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_15, i11 %zext_ln1494_16, 16

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:660  %mrv_17 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_16, i11 %zext_ln1494_17, 17

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:661  %mrv_18 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_17, i11 %zext_ln1494_18, 18

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:662  %mrv_19 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_18, i11 %zext_ln1494_19, 19

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:663  %mrv_20 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_19, i11 %zext_ln1494_20, 20

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:664  %mrv_21 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_20, i11 %zext_ln1494_21, 21

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:665  %mrv_22 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_21, i11 %zext_ln1494_22, 22

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:666  %mrv_23 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_22, i11 %zext_ln1494_23, 23

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:667  %mrv_24 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_23, i11 %zext_ln1494_24, 24

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:668  %mrv_25 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_24, i11 %zext_ln1494_25, 25

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:669  %mrv_26 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_25, i11 %zext_ln1494_26, 26

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:670  %mrv_27 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_26, i11 %zext_ln1494_27, 27

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:671  %mrv_28 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_27, i11 %zext_ln1494_28, 28

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:672  %mrv_29 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_28, i11 %zext_ln1494_29, 29

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:673  %mrv_30 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_29, i11 %zext_ln1494_30, 30

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:674  %mrv_s = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_30, i11 %zext_ln1494_31, 31

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:675  %mrv_31 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_s, i11 %zext_ln1494_32, 32

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:676  %mrv_32 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_31, i11 %zext_ln1494_33, 33

]]></Node>
<StgValue><ssdm name="mrv_32"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:677  %mrv_33 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_32, i11 %zext_ln1494_34, 34

]]></Node>
<StgValue><ssdm name="mrv_33"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:678  %mrv_34 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_33, i11 %zext_ln1494_35, 35

]]></Node>
<StgValue><ssdm name="mrv_34"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:679  %mrv_35 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_34, i11 %zext_ln1494_36, 36

]]></Node>
<StgValue><ssdm name="mrv_35"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:680  %mrv_36 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_35, i11 %zext_ln1494_37, 37

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:681  %mrv_37 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_36, i11 %zext_ln1494_38, 38

]]></Node>
<StgValue><ssdm name="mrv_37"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:682  %mrv_38 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_37, i11 %zext_ln1494_39, 39

]]></Node>
<StgValue><ssdm name="mrv_38"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:683  %mrv_39 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_38, i11 %zext_ln1494_40, 40

]]></Node>
<StgValue><ssdm name="mrv_39"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:684  %mrv_40 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_39, i11 %zext_ln1494_41, 41

]]></Node>
<StgValue><ssdm name="mrv_40"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:685  %mrv_41 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_40, i11 %zext_ln1494_42, 42

]]></Node>
<StgValue><ssdm name="mrv_41"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:686  %mrv_42 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_41, i11 %zext_ln1494_43, 43

]]></Node>
<StgValue><ssdm name="mrv_42"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:687  %mrv_43 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_42, i11 %zext_ln1494_44, 44

]]></Node>
<StgValue><ssdm name="mrv_43"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:688  %mrv_44 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_43, i11 %zext_ln1494_45, 45

]]></Node>
<StgValue><ssdm name="mrv_44"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:689  %mrv_45 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_44, i11 %zext_ln1494_46, 46

]]></Node>
<StgValue><ssdm name="mrv_45"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:690  %mrv_46 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_45, i11 %zext_ln1494_47, 47

]]></Node>
<StgValue><ssdm name="mrv_46"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:691  %mrv_47 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_46, i11 %zext_ln1494_48, 48

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:692  %mrv_48 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_47, i11 %zext_ln1494_49, 49

]]></Node>
<StgValue><ssdm name="mrv_48"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:693  %mrv_49 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_48, i11 %zext_ln1494_50, 50

]]></Node>
<StgValue><ssdm name="mrv_49"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:694  %mrv_50 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_49, i11 %zext_ln1494_51, 51

]]></Node>
<StgValue><ssdm name="mrv_50"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:695  %mrv_51 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_50, i11 %zext_ln1494_52, 52

]]></Node>
<StgValue><ssdm name="mrv_51"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:696  %mrv_52 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_51, i11 %zext_ln1494_53, 53

]]></Node>
<StgValue><ssdm name="mrv_52"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:697  %mrv_53 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_52, i11 %zext_ln1494_54, 54

]]></Node>
<StgValue><ssdm name="mrv_53"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:698  %mrv_54 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_53, i11 %zext_ln1494_55, 55

]]></Node>
<StgValue><ssdm name="mrv_54"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:699  %mrv_55 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_54, i11 %zext_ln1494_56, 56

]]></Node>
<StgValue><ssdm name="mrv_55"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:700  %mrv_56 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_55, i11 %zext_ln1494_57, 57

]]></Node>
<StgValue><ssdm name="mrv_56"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:701  %mrv_57 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_56, i11 %zext_ln1494_58, 58

]]></Node>
<StgValue><ssdm name="mrv_57"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:702  %mrv_58 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_57, i11 %zext_ln1494_59, 59

]]></Node>
<StgValue><ssdm name="mrv_58"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:703  %mrv_59 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_58, i11 %zext_ln1494_60, 60

]]></Node>
<StgValue><ssdm name="mrv_59"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:704  %mrv_60 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_59, i11 %zext_ln1494_61, 61

]]></Node>
<StgValue><ssdm name="mrv_60"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:705  %mrv_61 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_60, i11 %zext_ln1494_62, 62

]]></Node>
<StgValue><ssdm name="mrv_61"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="704" op_0_bw="704" op_1_bw="11">
<![CDATA[
hls_label_21:706  %mrv_62 = insertvalue { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_61, i11 %zext_ln1494_63, 63

]]></Node>
<StgValue><ssdm name="mrv_62"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="704">
<![CDATA[
hls_label_21:707  ret { i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11, i11 } %mrv_62

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
