{"vcs1":{"timestamp_begin":1747124058.472149852, "rt":11.33, "ut":11.36, "st":0.64}}
{"vcselab":{"timestamp_begin":1747124069.879235848, "rt":0.37, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747124070.309800372, "rt":0.53, "ut":0.27, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747124057.858218958}
{"VCS_COMP_START_TIME": 1747124057.858218958}
{"VCS_COMP_END_TIME": 1747124070.991281186}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 484888}}
{"vcselab": {"peak_mem": 183884}}
