// Seed: 346923451
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    output tri   id_2,
    output tri   id_3
);
  wand id_5;
  wire id_6;
  assign id_5 = 1 + 1;
  id_7(
      .id_0(id_6), .id_1(1 == 1 - id_6), .id_2(id_2)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output wor id_7,
    input wire id_8,
    output logic id_9
);
  wire id_11;
  always @((1'h0)) begin : LABEL_0
    id_9 = #1 1;
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_7,
      id_7
  );
  assign modCall_1.type_1 = 0;
endmodule
