--- a/drivers/net/ethernet/mediatek/mtk_wed.c
+++ b/drivers/net/ethernet/mediatek/mtk_wed.c
@@ -429,6 +429,12 @@
 		val &= ~MTK_WED_WO_CPU_WO1_MCUSYS_RESET_MASK;
 		writel(val, reg);
 		break;
+	case 2:
+		val |= MTK_WED_WO_CPU_WO2_MCUSYS_RESET_MASK;
+		writel(val, reg);
+		val &= ~MTK_WED_WO_CPU_WO2_MCUSYS_RESET_MASK;
+		writel(val, reg);
+		break;
 	default:
 		break;
 	}
--- a/drivers/net/ethernet/mediatek/mtk_wed_mcu.c
+++ b/drivers/net/ethernet/mediatek/mtk_wed_mcu.c
@@ -400,10 +400,15 @@
 			fw_name = wo->hw->index ? MT7986_FIRMWARE_WO1
 						: MT7986_FIRMWARE_WO0;
 		break;
-	case 3:
-		fw_name = wo->hw->index ? MT7988_FIRMWARE_WO1
-					: MT7988_FIRMWARE_WO0;
+	case 3:{
+		if(wo->hw->index == 0)
+			fw_name = MT7988_FIRMWARE_WO0;
+		if(wo->hw->index == 1)
+			fw_name = MT7988_FIRMWARE_WO1;
+		if(wo->hw->index == 2)
+			fw_name = MT7988_FIRMWARE_WO2;
 		break;
+		}
 	default:
 		return -EINVAL;
 	}
@@ -471,3 +476,4 @@
 MODULE_FIRMWARE(MT7986_FIRMWARE_WO1);
 MODULE_FIRMWARE(MT7988_FIRMWARE_WO0);
 MODULE_FIRMWARE(MT7988_FIRMWARE_WO1);
+MODULE_FIRMWARE(MT7988_FIRMWARE_WO2);
--- a/drivers/net/ethernet/mediatek/mtk_wed_wo.h
+++ b/drivers/net/ethernet/mediatek/mtk_wed_wo.h
@@ -52,6 +52,7 @@
 #define MTK_WED_WO_CPU_MCUSYS_RESET_ADDR	0x15194050
 #define MTK_WED_WO_CPU_WO0_MCUSYS_RESET_MASK	0x20
 #define MTK_WED_WO_CPU_WO1_MCUSYS_RESET_MASK	0x1
+#define MTK_WED_WO_CPU_WO2_MCUSYS_RESET_MASK	0x1
 
 enum {
 	MTK_WED_WO_REGION_EMI,
@@ -93,6 +94,7 @@
 #define MT7986_FIRMWARE_WO1	"mediatek/mt7986_wo_1.bin"
 #define MT7988_FIRMWARE_WO0	"mediatek/mt7988/mt7988_wo_0.bin"
 #define MT7988_FIRMWARE_WO1	"mediatek/mt7988/mt7988_wo_1.bin"
+#define MT7988_FIRMWARE_WO2	"mediatek/mt7988/mt7988_wo_2.bin"
 
 #define MTK_WO_MCU_CFG_LS_BASE				0
 #define MTK_WO_MCU_CFG_LS_HW_VER_ADDR			(MTK_WO_MCU_CFG_LS_BASE + 0x000)
