Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88c8ee0bcb144a38cbd60fd4a77fee9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update(msg=288'b0110000101...
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
