Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Wed Jan 20 22:27:22 2016
| Host         : megalit.local running 64-bit Fedora release 22 (Twenty Two)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ZynqDesign_wrapper_timing_summary_routed.rpt -rpx ZynqDesign_wrapper_timing_summary_routed.rpx
| Design       : ZynqDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.232        0.000                      0                 6825        0.022        0.000                      0                 6809        3.750        0.000                       0                  3022  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
ZynqDesign_i/clk_wiz_0/inst/clk_in1     {0.000 10.000}     20.000          50.000          
  clk_out1_ZynqDesign_clk_wiz_0_0       {10.000 20.000}    20.000          50.000          
  clkfbout_ZynqDesign_clk_wiz_0_0       {0.000 10.000}     20.000          50.000          
ZynqDesign_i/ethernetlite_0/phy_rx_clk  {0.000 20.000}     40.000          25.000          
ZynqDesign_i/ethernetlite_0/phy_tx_clk  {0.000 20.000}     40.000          25.000          
clk_fpga_0                              {0.000 5.000}      10.000          100.000         
clk_fpga_1                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ZynqDesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_ZynqDesign_clk_wiz_0_0            12.148        0.000                      0                 1291        0.043        0.000                      0                 1291        9.020        0.000                       0                   552  
  clkfbout_ZynqDesign_clk_wiz_0_0                                                                                                                                                        17.845        0.000                       0                     3  
ZynqDesign_i/ethernetlite_0/phy_rx_clk       36.814        0.000                      0                  117        0.062        0.000                      0                  117       18.750        0.000                       0                    78  
ZynqDesign_i/ethernetlite_0/phy_tx_clk       36.299        0.000                      0                  164        0.062        0.000                      0                  164       18.750        0.000                       0                   123  
clk_fpga_0                                    2.232        0.000                      0                 5142        0.030        0.000                      0                 5142        3.750        0.000                       0                  2341  
clk_fpga_1                                                                                                                                                                               17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                              clk_out1_ZynqDesign_clk_wiz_0_0               2.974        0.000                      0                   34        0.022        0.000                      0                   34  
clk_out1_ZynqDesign_clk_wiz_0_0         ZynqDesign_i/ethernetlite_0/phy_rx_clk        9.614        0.000                      0                    6        8.292        0.000                      0                    6  
clk_fpga_0                              ZynqDesign_i/ethernetlite_0/phy_rx_clk        8.197        0.000                      0                    4                                                                        
clk_out1_ZynqDesign_clk_wiz_0_0         ZynqDesign_i/ethernetlite_0/phy_tx_clk        9.701        0.000                      0                    6        8.133        0.000                      0                    6  
clk_fpga_0                              ZynqDesign_i/ethernetlite_0/phy_tx_clk        8.197        0.000                      0                    8                                                                        
clk_out1_ZynqDesign_clk_wiz_0_0         clk_fpga_0                                    6.978        0.000                      0                  170        0.048        0.000                      0                  170  
ZynqDesign_i/ethernetlite_0/phy_rx_clk  clk_fpga_0                                   38.135        0.000                      0                    4                                                                        
ZynqDesign_i/ethernetlite_0/phy_tx_clk  clk_fpga_0                                   38.135        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       ZynqDesign_i/ethernetlite_0/phy_rx_clk  ZynqDesign_i/ethernetlite_0/phy_rx_clk       38.410        0.000                      0                    2        0.447        0.000                      0                    2  
**async_default**                       ZynqDesign_i/ethernetlite_0/phy_tx_clk  ZynqDesign_i/ethernetlite_0/phy_tx_clk       38.410        0.000                      0                    2        0.447        0.000                      0                    2  
**async_default**                       clk_fpga_0                              clk_fpga_0                                    8.099        0.000                      0                    2        0.247        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  ZynqDesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  clk_out1_ZynqDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.148ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.285ns  (logic 1.525ns (20.935%)  route 5.760ns (79.065%))
  Logic Levels:           6  (LUT4=2 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 31.618 - 30.000 ) 
    Source Clock Delay      (SCD):    1.755ns = ( 11.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.752    11.755    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/ref_clk
    SLICE_X12Y9          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518    12.273 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][1]/Q
                         net (fo=5, routed)           0.902    13.175    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.299 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[frlen][6]_i_2/O
                         net (fo=3, routed)           0.829    14.128    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[frlen][6]_i_2_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I4_O)        0.124    14.252 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[crc_calc]_i_2/O
                         net (fo=4, routed)           1.430    15.682    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[crc_calc]_i_2_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I0_O)        0.124    15.806 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r[state][2]_i_4/O
                         net (fo=1, routed)           0.000    15.806    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r[state][2]_i_4_n_0
    SLICE_X6Y9           MUXF7 (Prop_muxf7_I1_O)      0.214    16.020 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r_reg[state][2]_i_2/O
                         net (fo=3, routed)           0.979    17.000    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r_reg[state][2]_i_2_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.297    17.297 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r[state][1]_i_1__1/O
                         net (fo=2, routed)           1.054    18.351    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/pwropt_1
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.124    18.475 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.564    19.040    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y4          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.615    31.618    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y4          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                         clock pessimism              0.115    31.732    
                         clock uncertainty           -0.102    31.630    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    31.187    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                         31.187    
                         arrival time                         -19.040    
  -------------------------------------------------------------------
                         slack                                 12.148    

Slack (MET) :             13.380ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        6.113ns  (logic 1.166ns (19.075%)  route 4.947ns (80.925%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 31.564 - 30.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 11.742 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.739    11.742    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X21Y20         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456    12.198 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/Q
                         net (fo=10, routed)          1.012    13.210    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt_n_0_][2]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.334 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_3/O
                         net (fo=1, routed)           0.795    14.129    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_3_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.253 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_2/O
                         net (fo=6, routed)           1.343    15.596    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/v[state]1
    SLICE_X20Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.720 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_9/O
                         net (fo=2, routed)           0.691    16.411    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_9_n_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.535 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_5/O
                         net (fo=1, routed)           0.000    16.535    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_5_n_0
    SLICE_X20Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.749 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          1.105    17.855    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/v[cnt]
    SLICE_X22Y22         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.561    31.564    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X22Y22         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][6]/C
                         clock pessimism              0.115    31.679    
                         clock uncertainty           -0.102    31.577    
    SLICE_X22Y22         FDRE (Setup_fdre_C_CE)      -0.342    31.235    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][6]
  -------------------------------------------------------------------
                         required time                         31.235    
                         arrival time                         -17.855    
  -------------------------------------------------------------------
                         slack                                 13.380    

Slack (MET) :             13.515ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        6.014ns  (logic 1.166ns (19.387%)  route 4.848ns (80.613%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 31.565 - 30.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 11.742 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.739    11.742    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X21Y20         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456    12.198 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/Q
                         net (fo=10, routed)          1.012    13.210    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt_n_0_][2]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.334 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_3/O
                         net (fo=1, routed)           0.795    14.129    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_3_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.253 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_2/O
                         net (fo=6, routed)           1.343    15.596    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/v[state]1
    SLICE_X20Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.720 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_9/O
                         net (fo=2, routed)           0.691    16.411    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_9_n_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.535 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_5/O
                         net (fo=1, routed)           0.000    16.535    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_5_n_0
    SLICE_X20Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.749 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          1.007    17.756    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/v[cnt]
    SLICE_X20Y22         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.562    31.565    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X20Y22         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][10]/C
                         clock pessimism              0.151    31.716    
                         clock uncertainty           -0.102    31.614    
    SLICE_X20Y22         FDRE (Setup_fdre_C_CE)      -0.342    31.272    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][10]
  -------------------------------------------------------------------
                         required time                         31.272    
                         arrival time                         -17.756    
  -------------------------------------------------------------------
                         slack                                 13.515    

Slack (MET) :             13.536ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[b_restart]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[wptr_at_end]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        6.357ns  (logic 1.584ns (24.918%)  route 4.773ns (75.082%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 31.576 - 30.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 11.742 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.739    11.742    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X22Y18         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[b_restart]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.518    12.260 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[b_restart]/Q
                         net (fo=60, routed)          2.514    14.774    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/b_restart
    SLICE_X23Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.898 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_14/O
                         net (fo=2, routed)           0.748    15.646    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_14_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124    15.770 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_18/O
                         net (fo=4, routed)           0.706    16.476    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_18_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.600 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_12/O
                         net (fo=1, routed)           0.805    17.405    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_12_n_0
    SLICE_X21Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.529 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_3/O
                         net (fo=1, routed)           0.000    17.529    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r[wptr_at_end]_i_3_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.099 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[wptr_at_end]_i_1/CO[2]
                         net (fo=1, routed)           0.000    18.099    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/rin[wptr_at_end]
    SLICE_X21Y11         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[wptr_at_end]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.573    31.576    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/ref_clk
    SLICE_X21Y11         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[wptr_at_end]/C
                         clock pessimism              0.115    31.691    
                         clock uncertainty           -0.102    31.589    
    SLICE_X21Y11         FDRE (Setup_fdre_C_D)        0.046    31.635    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[wptr_at_end]
  -------------------------------------------------------------------
                         required time                         31.635    
                         arrival time                         -18.099    
  -------------------------------------------------------------------
                         slack                                 13.536    

Slack (MET) :             13.662ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.832ns  (logic 1.166ns (19.994%)  route 4.666ns (80.006%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 31.565 - 30.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 11.742 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.739    11.742    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X21Y20         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456    12.198 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/Q
                         net (fo=10, routed)          1.012    13.210    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt_n_0_][2]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.334 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_3/O
                         net (fo=1, routed)           0.795    14.129    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_3_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.253 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_2/O
                         net (fo=6, routed)           1.343    15.596    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/v[state]1
    SLICE_X20Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.720 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_9/O
                         net (fo=2, routed)           0.691    16.411    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_9_n_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.535 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_5/O
                         net (fo=1, routed)           0.000    16.535    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_5_n_0
    SLICE_X20Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.749 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.824    17.574    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/v[cnt]
    SLICE_X21Y22         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.562    31.565    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X21Y22         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][9]/C
                         clock pessimism              0.151    31.716    
                         clock uncertainty           -0.102    31.614    
    SLICE_X21Y22         FDRE (Setup_fdre_C_CE)      -0.378    31.236    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][9]
  -------------------------------------------------------------------
                         required time                         31.236    
                         arrival time                         -17.574    
  -------------------------------------------------------------------
                         slack                                 13.662    

Slack (MET) :             13.762ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        6.102ns  (logic 1.076ns (17.633%)  route 5.026ns (82.367%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 31.566 - 30.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 11.744 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.741    11.744    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X21Y18         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.456    12.200 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][1]/Q
                         net (fo=12, routed)          1.049    13.249    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt_n_0_][1]
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.373 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][8]_i_5/O
                         net (fo=1, routed)           0.799    14.172    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][8]_i_5_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I5_O)        0.124    14.296 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][8]_i_3__0/O
                         net (fo=17, routed)          1.953    16.249    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][8]_0
    SLICE_X17Y22         LUT5 (Prop_lut5_I0_O)        0.124    16.373 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_10/O
                         net (fo=1, routed)           0.581    16.954    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_10_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I2_O)        0.124    17.078 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_3__0/O
                         net (fo=3, routed)           0.644    17.722    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_3__0_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I2_O)        0.124    17.846 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_1/O
                         net (fo=1, routed)           0.000    17.846    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_1_n_0
    SLICE_X19Y22         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.563    31.566    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X19Y22         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][2]/C
                         clock pessimism              0.115    31.681    
                         clock uncertainty           -0.102    31.579    
    SLICE_X19Y22         FDRE (Setup_fdre_C_D)        0.029    31.608    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][2]
  -------------------------------------------------------------------
                         required time                         31.608    
                         arrival time                         -17.846    
  -------------------------------------------------------------------
                         slack                                 13.762    

Slack (MET) :             13.790ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r_reg[state][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        6.107ns  (logic 1.401ns (22.941%)  route 4.706ns (77.059%))
  Logic Levels:           5  (LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 31.655 - 30.000 ) 
    Source Clock Delay      (SCD):    1.755ns = ( 11.755 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.752    11.755    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/ref_clk
    SLICE_X12Y9          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518    12.273 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][1]/Q
                         net (fo=5, routed)           0.902    13.175    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r_reg[frlen][1]
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.299 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[frlen][6]_i_2/O
                         net (fo=3, routed)           0.829    14.128    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[frlen][6]_i_2_n_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I4_O)        0.124    14.252 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[crc_calc]_i_2/O
                         net (fo=4, routed)           1.430    15.682    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/r[crc_calc]_i_2_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I0_O)        0.124    15.806 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r[state][2]_i_4/O
                         net (fo=1, routed)           0.000    15.806    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r[state][2]_i_4_n_0
    SLICE_X6Y9           MUXF7 (Prop_muxf7_I1_O)      0.214    16.020 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r_reg[state][2]_i_2/O
                         net (fo=3, routed)           0.979    17.000    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r_reg[state][2]_i_2_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.297    17.297 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r[state][1]_i_1__1/O
                         net (fo=2, routed)           0.565    17.862    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r[state][1]_i_1__1_n_0
    SLICE_X4Y11          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r_reg[state][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.652    31.655    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/ref_clk
    SLICE_X4Y11          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r_reg[state][1]/C
                         clock pessimism              0.115    31.770    
                         clock uncertainty           -0.102    31.668    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)       -0.016    31.652    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/txlnkfsm/FSM_sequential_r_reg[state][1]
  -------------------------------------------------------------------
                         required time                         31.652    
                         arrival time                         -17.862    
  -------------------------------------------------------------------
                         slack                                 13.790    

Slack (MET) :             13.824ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.672ns  (logic 1.166ns (20.557%)  route 4.506ns (79.443%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 31.567 - 30.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 11.742 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.739    11.742    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X21Y20         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456    12.198 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/Q
                         net (fo=10, routed)          1.012    13.210    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt_n_0_][2]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.334 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_3/O
                         net (fo=1, routed)           0.795    14.129    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_3_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.253 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_2/O
                         net (fo=6, routed)           1.343    15.596    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/v[state]1
    SLICE_X20Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.720 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_9/O
                         net (fo=2, routed)           0.691    16.411    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_9_n_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.535 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_5/O
                         net (fo=1, routed)           0.000    16.535    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_5_n_0
    SLICE_X20Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.749 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.665    17.414    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/v[cnt]
    SLICE_X21Y21         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.564    31.567    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X21Y21         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][8]/C
                         clock pessimism              0.151    31.718    
                         clock uncertainty           -0.102    31.616    
    SLICE_X21Y21         FDRE (Setup_fdre_C_CE)      -0.378    31.238    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][8]
  -------------------------------------------------------------------
                         required time                         31.238    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                 13.824    

Slack (MET) :             13.926ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.571ns  (logic 1.166ns (20.931%)  route 4.405ns (79.069%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 31.568 - 30.000 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 11.742 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.739    11.742    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X21Y20         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.456    12.198 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][2]/Q
                         net (fo=10, routed)          1.012    13.210    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt_n_0_][2]
    SLICE_X20Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.334 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_3/O
                         net (fo=1, routed)           0.795    14.129    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_3_n_0
    SLICE_X20Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.253 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[b_commit]_i_2/O
                         net (fo=6, routed)           1.343    15.596    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/v[state]1
    SLICE_X20Y18         LUT5 (Prop_lut5_I3_O)        0.124    15.720 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_9/O
                         net (fo=2, routed)           0.691    16.411    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_9_n_0
    SLICE_X20Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.535 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_5/O
                         net (fo=1, routed)           0.000    16.535    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][10]_i_5_n_0
    SLICE_X20Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    16.749 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][10]_i_1/O
                         net (fo=11, routed)          0.563    17.313    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/v[cnt]
    SLICE_X21Y19         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.565    31.568    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X21Y19         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][3]/C
                         clock pessimism              0.151    31.719    
                         clock uncertainty           -0.102    31.617    
    SLICE_X21Y19         FDRE (Setup_fdre_C_CE)      -0.378    31.239    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][3]
  -------------------------------------------------------------------
                         required time                         31.239    
                         arrival time                         -17.313    
  -------------------------------------------------------------------
                         slack                                 13.926    

Slack (MET) :             13.927ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.985ns  (logic 1.076ns (17.978%)  route 4.909ns (82.022%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 31.566 - 30.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 11.744 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.741    11.744    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X21Y18         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.456    12.200 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][1]/Q
                         net (fo=12, routed)          1.049    13.249    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt_n_0_][1]
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.373 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][8]_i_5/O
                         net (fo=1, routed)           0.799    14.172    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][8]_i_5_n_0
    SLICE_X21Y21         LUT6 (Prop_lut6_I5_O)        0.124    14.296 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r[cnt][8]_i_3__0/O
                         net (fo=17, routed)          1.288    15.584    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/r_reg[cnt][8]_0
    SLICE_X17Y19         LUT6 (Prop_lut6_I0_O)        0.124    15.708 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_13/O
                         net (fo=1, routed)           0.949    16.657    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_13_n_0
    SLICE_X17Y21         LUT6 (Prop_lut6_I2_O)        0.124    16.781 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_4__0/O
                         net (fo=3, routed)           0.824    17.605    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][2]_i_4__0_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.124    17.729 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][0]_i_1/O
                         net (fo=1, routed)           0.000    17.729    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r[state][0]_i_1_n_0
    SLICE_X18Y22         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.563    31.566    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/ref_clk
    SLICE_X18Y22         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][0]/C
                         clock pessimism              0.115    31.681    
                         clock uncertainty           -0.102    31.579    
    SLICE_X18Y22         FDRE (Setup_fdre_C_D)        0.077    31.656    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxfsm/FSM_sequential_r_reg[state][0]
  -------------------------------------------------------------------
                         required time                         31.656    
                         arrival time                         -17.729    
  -------------------------------------------------------------------
                         slack                                 13.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.097%)  route 0.255ns (60.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 10.905 - 10.000 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 10.592 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.590    10.592    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X14Y13         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164    10.756 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[11]/Q
                         net (fo=1, routed)           0.255    11.011    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[11]
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.903    10.905    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.672    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296    10.968    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.968    
                         arrival time                          11.011    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.890%)  route 0.281ns (63.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 10.905 - 10.000 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 10.591 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.589    10.591    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X20Y13         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.164    10.755 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[12]/Q
                         net (fo=1, routed)           0.281    11.035    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[12]
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.903    10.905    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.672    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.296    10.968    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.968    
                         arrival time                          11.035    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.534%)  route 0.285ns (63.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 10.905 - 10.000 ) 
    Source Clock Delay      (SCD):    0.594ns = ( 10.594 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.592    10.594    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X14Y11         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164    10.758 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[0]/Q
                         net (fo=1, routed)           0.285    11.042    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[0]
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.903    10.905    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.672    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.296    10.968    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.968    
                         arrival time                          11.042    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.106%)  route 0.251ns (62.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 10.905 - 10.000 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 10.592 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.590    10.592    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X14Y13         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.148    10.740 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[3]/Q
                         net (fo=1, routed)           0.251    10.990    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[3]
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.903    10.905    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.672    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.242    10.914    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.914    
                         arrival time                          10.990    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 10.902 - 10.000 ) 
    Source Clock Delay      (SCD):    0.595ns = ( 10.595 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.593    10.595    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    SLICE_X9Y9           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141    10.736 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/port2_rdelay_2.rm2_addr_reg[2]/Q
                         net (fo=1, routed)           0.210    10.946    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/rm2_addr[2]
    RAMB18_X0Y4          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.900    10.902    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/ref_clk
    RAMB18_X0Y4          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
                         clock pessimism             -0.253    10.649    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    10.832    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          10.946    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.937%)  route 0.334ns (67.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 10.905 - 10.000 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 10.591 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.589    10.591    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X20Y14         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.164    10.755 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[23]/Q
                         net (fo=1, routed)           0.334    11.089    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[23]
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.903    10.905    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.672    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    10.968    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.968    
                         arrival time                          11.089    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.924%)  route 0.334ns (67.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 10.905 - 10.000 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 10.591 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.589    10.591    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X20Y13         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.164    10.755 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[2]/Q
                         net (fo=1, routed)           0.334    11.089    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[2]
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.903    10.905    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.672    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.296    10.968    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.968    
                         arrival time                          11.089    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.367%)  route 0.068ns (32.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 10.859 - 10.000 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 10.591 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.589    10.591    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/ref_clk
    SLICE_X21Y14         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141    10.732 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[m_wdt][14]/Q
                         net (fo=2, routed)           0.068    10.800    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/Q[14]
    SLICE_X20Y14         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.857    10.859    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X20Y14         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[14]/C
                         clock pessimism             -0.255    10.604    
    SLICE_X20Y14         FDRE (Hold_fdre_C_D)         0.075    10.679    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[14]
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.800    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.869%)  route 0.335ns (67.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns = ( 10.905 - 10.000 ) 
    Source Clock Delay      (SCD):    0.591ns = ( 10.591 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.589    10.591    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    SLICE_X20Y14         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.164    10.755 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt_reg[15]/Q
                         net (fo=1, routed)           0.335    11.090    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/rm1_wdt[15]
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.903    10.905    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/ref_clk
    RAMB18_X0Y5          RAMB18E1                                     r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233    10.672    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.296    10.968    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg
  -------------------------------------------------------------------
                         required time                        -10.968    
                         arrival time                          11.090    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 10.816 - 10.000 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 10.550 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.548    10.550    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X41Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141    10.691 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[3]/Q
                         net (fo=1, routed)           0.101    10.792    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Q[3]
    SLICE_X42Y78         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    10.816    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X42Y78         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
                         clock pessimism             -0.252    10.564    
    SLICE_X42Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    10.666    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I
  -------------------------------------------------------------------
                         required time                        -10.666    
                         arrival time                          10.792    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ZynqDesign_clk_wiz_0_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y5      ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y4      ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y16     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y16     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y16     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y17     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y17     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y16     ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y13      ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r_reg[dv][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y13      ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/bs2rmii/r_reg[dv][2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y78     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y9       ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_empty_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y7       ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ZynqDesign_clk_wiz_0_0
  To Clock:  clkfbout_ZynqDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ZynqDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    ZynqDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       36.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.814ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.766ns (25.328%)  route 2.258ns (74.672%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 42.967 - 40.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.643     3.384    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X46Y81         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.902 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           1.099     5.002    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d1_reg[3][2]
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.126 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_4/O
                         net (fo=1, routed)           0.580     5.705    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_4_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.829 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.579     6.408    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.470    42.967    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.358    43.325    
                         clock uncertainty           -0.035    43.290    
    SLICE_X49Y81         FDPE (Setup_fdpe_C_D)       -0.067    43.223    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.223    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                 36.814    

Slack (MET) :             37.179ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.766ns (28.952%)  route 1.880ns (71.048%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 42.967 - 40.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.643     3.384    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X46Y81         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.902 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           1.099     5.002    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d1_reg[3][2]
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.126 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_4/O
                         net (fo=1, routed)           0.580     5.705    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_4_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.829 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.200     6.030    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.470    42.967    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.358    43.325    
                         clock uncertainty           -0.035    43.290    
    SLICE_X49Y81         FDPE (Setup_fdpe_C_D)       -0.081    43.209    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.209    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                 37.179    

Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.580ns (35.305%)  route 1.063ns (64.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 42.970 - 40.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDPE (Prop_fdpe_C_Q)         0.456     3.839 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.681     4.520    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.644 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.382     5.026    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    42.970    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.358    43.328    
                         clock uncertainty           -0.035    43.293    
    SLICE_X46Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.760    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.580ns (35.305%)  route 1.063ns (64.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 42.970 - 40.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDPE (Prop_fdpe_C_Q)         0.456     3.839 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.681     4.520    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.644 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.382     5.026    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    42.970    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.358    43.328    
                         clock uncertainty           -0.035    43.293    
    SLICE_X46Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.760    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.580ns (35.305%)  route 1.063ns (64.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 42.970 - 40.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDPE (Prop_fdpe_C_Q)         0.456     3.839 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.681     4.520    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.644 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.382     5.026    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    42.970    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.358    43.328    
                         clock uncertainty           -0.035    43.293    
    SLICE_X46Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.760    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.580ns (35.305%)  route 1.063ns (64.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 42.970 - 40.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDPE (Prop_fdpe_C_Q)         0.456     3.839 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.681     4.520    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.644 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.382     5.026    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    42.970    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.358    43.328    
                         clock uncertainty           -0.035    43.293    
    SLICE_X46Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.760    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.580ns (35.305%)  route 1.063ns (64.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 42.970 - 40.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDPE (Prop_fdpe_C_Q)         0.456     3.839 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.681     4.520    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.644 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.382     5.026    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    42.970    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.358    43.328    
                         clock uncertainty           -0.035    43.293    
    SLICE_X46Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.760    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.580ns (35.305%)  route 1.063ns (64.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 42.970 - 40.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDPE (Prop_fdpe_C_Q)         0.456     3.839 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.681     4.520    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.644 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.382     5.026    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    42.970    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.358    43.328    
                         clock uncertainty           -0.035    43.293    
    SLICE_X46Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    42.760    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.580ns (35.305%)  route 1.063ns (64.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 42.970 - 40.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDPE (Prop_fdpe_C_Q)         0.456     3.839 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.681     4.520    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.644 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.382     5.026    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    42.970    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.358    43.328    
                         clock uncertainty           -0.035    43.293    
    SLICE_X46Y82         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    42.760    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.580ns (35.305%)  route 1.063ns (64.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 42.970 - 40.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDPE (Prop_fdpe_C_Q)         0.456     3.839 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.681     4.520    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.644 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.382     5.026    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    42.970    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.358    43.328    
                         clock uncertainty           -0.035    43.293    
    SLICE_X46Y82         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    42.760    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 37.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.663    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.631    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.339     1.292    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.601    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.663    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.631    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.339     1.292    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.601    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.663    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.631    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.339     1.292    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.601    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.663    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.631    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.339     1.292    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.601    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.663    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.631    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.339     1.292    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.601    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.663    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.631    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.339     1.292    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.601    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.663    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.631    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.339     1.292    
    SLICE_X46Y82         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.601    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.663    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.631    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.339     1.292    
    SLICE_X46Y82         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.601    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=9, routed)           0.265     1.665    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.631    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.339     1.292    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.602    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.259    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.400 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=9, routed)           0.265     1.665    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.631    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.339     1.292    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.602    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/ethernetlite_0/phy_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZynqDesign_i/ethernetlite_0/phy_rx_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/I0
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X52Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X52Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X50Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X50Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X51Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X51Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       36.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.299ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.704ns (20.403%)  route 2.746ns (79.597%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 43.260 - 40.000 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.989     1.989    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.090 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.652     3.742    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X49Y92         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.456     4.198 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           1.134     5.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X50Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__0/O
                         net (fo=1, routed)           1.025     6.481    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_fb_i_reg_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.605 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.587     7.192    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/wr_pntr_bin_reg[3]
    SLICE_X50Y92         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.702    41.702    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.793 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.468    43.260    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/O0_out
    SLICE_X50Y92         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.311    43.571    
                         clock uncertainty           -0.035    43.536    
    SLICE_X50Y92         FDPE (Setup_fdpe_C_D)       -0.045    43.491    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         43.491    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 36.299    

Slack (MET) :             36.502ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.704ns (21.587%)  route 2.557ns (78.413%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 43.260 - 40.000 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.989     1.989    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.090 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.652     3.742    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X49Y92         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.456     4.198 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           1.134     5.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X50Y92         LUT6 (Prop_lut6_I4_O)        0.124     5.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__0/O
                         net (fo=1, routed)           1.025     6.481    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_fb_i_reg_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.605 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.398     7.003    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/wr_pntr_bin_reg[3]
    SLICE_X50Y92         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.702    41.702    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.793 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.468    43.260    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/O0_out
    SLICE_X50Y92         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.311    43.571    
                         clock uncertainty           -0.035    43.536    
    SLICE_X50Y92         FDPE (Setup_fdpe_C_D)       -0.031    43.505    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.505    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                 36.502    

Slack (MET) :             36.814ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.766ns (25.328%)  route 2.258ns (74.672%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.799     1.799    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.900 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.643     3.543    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X46Y81         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     4.061 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           1.099     5.161    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d1_reg[3][2]
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.285 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_4/O
                         net (fo=1, routed)           0.580     5.865    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_4_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.989 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.579     6.568    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.543    41.543    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.634 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.470    43.104    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.380    43.484    
                         clock uncertainty           -0.035    43.449    
    SLICE_X49Y81         FDPE (Setup_fdpe_C_D)       -0.067    43.382    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.382    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                 36.814    

Slack (MET) :             36.962ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.737ns (28.909%)  route 1.812ns (71.091%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 43.273 - 40.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.989     1.989    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.090 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.641     3.731    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X51Y92         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.419     4.150 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=9, routed)           1.166     5.316    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRA1
    SLICE_X46Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     5.634 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.647     6.280    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_1
    SLICE_X47Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.702    41.702    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.793 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.481    43.273    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X47Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.311    43.584    
                         clock uncertainty           -0.035    43.549    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)       -0.307    43.242    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         43.242    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                 36.962    

Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.743ns (29.533%)  route 1.773ns (70.467%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 43.273 - 40.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.989     1.989    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.090 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.641     3.731    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X51Y92         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.419     4.150 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=9, routed)           1.158     5.308    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRB1
    SLICE_X46Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     5.632 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.615     6.247    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_3
    SLICE_X47Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.702    41.702    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.793 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.481    43.273    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X47Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.311    43.584    
                         clock uncertainty           -0.035    43.549    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)       -0.305    43.244    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         43.244    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             37.031ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.744ns (29.501%)  route 1.778ns (70.499%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 43.273 - 40.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.989     1.989    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.090 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.641     3.731    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X51Y92         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.419     4.150 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=9, routed)           1.145     5.295    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRC1
    SLICE_X46Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     5.620 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.633     6.253    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_5
    SLICE_X47Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.702    41.702    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.793 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.481    43.273    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X47Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.311    43.584    
                         clock uncertainty           -0.035    43.549    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)       -0.265    43.284    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         43.284    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                 37.031    

Slack (MET) :             37.179ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.766ns (28.952%)  route 1.880ns (71.048%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.799     1.799    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.900 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.643     3.543    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X46Y81         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     4.061 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           1.099     5.161    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d1_reg[3][2]
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.285 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_4/O
                         net (fo=1, routed)           0.580     5.865    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_4_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.989 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.200     6.189    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.543    41.543    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.634 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.470    43.104    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.380    43.484    
                         clock uncertainty           -0.035    43.449    
    SLICE_X49Y81         FDPE (Setup_fdpe_C_D)       -0.081    43.368    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.368    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                 37.179    

Slack (MET) :             37.274ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.715ns (28.789%)  route 1.769ns (71.211%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 43.273 - 40.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.989     1.989    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.090 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.641     3.731    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X51Y92         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.419     4.150 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=9, routed)           1.158     5.308    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRB1
    SLICE_X46Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     5.604 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.611     6.214    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_2
    SLICE_X47Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.702    41.702    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.793 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.481    43.273    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X47Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.311    43.584    
                         clock uncertainty           -0.035    43.549    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)       -0.061    43.488    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         43.488    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                 37.274    

Slack (MET) :             37.391ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.715ns (30.039%)  route 1.665ns (69.961%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 43.273 - 40.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.989     1.989    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.090 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.641     3.731    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X51Y92         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.419     4.150 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=9, routed)           1.145     5.295    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRC1
    SLICE_X46Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     5.591 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.520     6.111    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5_n_4
    SLICE_X47Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.702    41.702    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.793 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.481    43.273    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/O0_out
    SLICE_X47Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.311    43.584    
                         clock uncertainty           -0.035    43.549    
    SLICE_X47Y93         FDCE (Setup_fdce_C_D)       -0.047    43.502    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         43.502    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 37.391    

Slack (MET) :             37.447ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.664ns (33.872%)  route 1.296ns (66.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 43.271 - 40.000 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.989     1.989    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.090 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.641     3.731    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/O0_out
    SLICE_X50Y91         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.518     4.249 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=3, routed)           0.813     5.062    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X50Y92         LUT2 (Prop_lut2_I0_O)        0.146     5.208 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.483     5.691    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X49Y92         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.702    41.702    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    41.793 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=44, routed)          1.479    43.271    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X49Y92         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.311    43.582    
                         clock uncertainty           -0.035    43.547    
    SLICE_X49Y92         FDCE (Setup_fdce_C_CE)      -0.409    43.138    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         43.138    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                 37.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.346    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.750    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.727    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.348     1.379    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.688    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.346    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.750    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.727    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.348     1.379    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.688    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.346    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.750    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.727    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.348     1.379    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.688    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.346    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.750    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.727    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.348     1.379    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.688    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.346    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.750    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.727    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.348     1.379    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.688    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.346    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.750    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.727    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.348     1.379    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.688    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.346    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.750    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.727    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.348     1.379    
    SLICE_X46Y82         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.688    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.923%)  route 0.263ns (65.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.346    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.263     1.750    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.727    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.348     1.379    
    SLICE_X46Y82         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.688    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.346    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=9, routed)           0.265     1.752    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.727    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.348     1.379    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.689    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551     1.346    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X49Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=9, routed)           0.265     1.752    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.727    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y82         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.348     1.379    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.689    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/ethernetlite_0/phy_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZynqDesign_i/ethernetlite_0/phy_tx_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/I
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/I1
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X48Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X52Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X52Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X50Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X50Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X51Y81   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.526%)  route 6.097ns (90.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X42Y106        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.278     6.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.057 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         2.819     9.876    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/SS[0]
    SLICE_X36Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.479    12.658    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X36Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[26]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.524    12.109    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[26]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.526%)  route 6.097ns (90.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X42Y106        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.278     6.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.057 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         2.819     9.876    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/SS[0]
    SLICE_X36Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.479    12.658    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X36Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[9]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.524    12.109    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[9]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.830ns (26.268%)  route 5.137ns (73.732%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.737     3.031    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.419     5.784    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y101        LUT5 (Prop_lut5_I4_O)        0.124     5.908 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=13, routed)          0.994     6.902    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.026 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/RX_PONG_REG_GEN.pong_rx_status_i_2/O
                         net (fo=2, routed)           1.113     8.139    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_wrce
    SLICE_X26Y97         LUT6 (Prop_lut6_I1_O)        0.124     8.263 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__0/O
                         net (fo=4, routed)           0.974     9.236    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/XEMAC_I/bus2ip_ce
    SLICE_X32Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.360 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.637     9.997    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]
    RAMB36_X2Y16         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.511    12.690    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.322    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.526%)  route 6.097ns (90.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X42Y106        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.278     6.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.057 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         2.819     9.876    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/SS[0]
    SLICE_X37Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.479    12.658    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[11]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y94         FDRE (Setup_fdre_C_R)       -0.429    12.204    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[11]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.526%)  route 6.097ns (90.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X42Y106        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.278     6.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.057 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         2.819     9.876    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/SS[0]
    SLICE_X37Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.479    12.658    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[15]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y94         FDRE (Setup_fdre_C_R)       -0.429    12.204    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[15]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.526%)  route 6.097ns (90.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X42Y106        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.278     6.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.057 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         2.819     9.876    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/SS[0]
    SLICE_X37Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.479    12.658    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[21]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y94         FDRE (Setup_fdre_C_R)       -0.429    12.204    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[21]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.526%)  route 6.097ns (90.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X42Y106        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.278     6.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.057 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         2.819     9.876    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/SS[0]
    SLICE_X37Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.479    12.658    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[29]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y94         FDRE (Setup_fdre_C_R)       -0.429    12.204    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[29]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.642ns (9.737%)  route 5.951ns (90.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X42Y106        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.278     6.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.057 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         2.673     9.730    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/SS[0]
    SLICE_X37Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.479    12.658    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[10]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDRE (Setup_fdre_C_R)       -0.429    12.204    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[10]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.642ns (9.737%)  route 5.951ns (90.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X42Y106        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.278     6.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.057 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         2.673     9.730    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/SS[0]
    SLICE_X37Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.479    12.658    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[12]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDRE (Setup_fdre_C_R)       -0.429    12.204    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[12]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.642ns (9.737%)  route 5.951ns (90.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X42Y106        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.278     6.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/s_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.057 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/PRE_SFD_count/IP2INTC_IRPT_REG_I_i_1/O
                         net (fo=221, routed)         2.673     9.730    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/SS[0]
    SLICE_X37Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.479    12.658    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[14]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y93         FDRE (Setup_fdre_C_R)       -0.429    12.204    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[14]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  2.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.438%)  route 0.174ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.555     0.891    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X49Y95         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.128     1.019 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=10, routed)          0.174     1.192    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[3][3]
    SLICE_X50Y94         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.820     1.186    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_axi_aclk
    SLICE_X50Y94         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y94         FDCE (Hold_fdce_C_D)         0.011     1.162    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.580%)  route 0.213ns (53.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.635     0.971    ZynqDesign_i/gpio_sws/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y101        FDRE                                         r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/Q
                         net (fo=1, routed)           0.213     1.325    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_In_reg[0][4]
    SLICE_X45Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.370 r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.370    ZynqDesign_i/gpio_sws/U0/gpio_core_1/Read_Reg_In[3]
    SLICE_X45Y100        FDRE                                         r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.911     1.277    ZynqDesign_i/gpio_sws/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[27]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.091     1.329    ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/txbuffer_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.953%)  route 0.187ns (57.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.557     0.893    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/txbuffer_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/txbuffer_addr_reg[9]/Q
                         net (fo=3, routed)           0.187     1.221    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out[2]
    RAMB36_X2Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.867     1.233    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.152    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/txbuffer_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.945%)  route 0.187ns (57.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.558     0.894    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X35Y93         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/txbuffer_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/txbuffer_addr_reg[1]/Q
                         net (fo=3, routed)           0.187     1.222    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out[10]
    RAMB36_X2Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.867     1.233    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.152    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.701%)  route 0.225ns (60.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.552     0.888    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_axi_aclk
    SLICE_X50Y94         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.148     1.036 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.225     1.260    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_0_out[3]
    SLICE_X48Y94         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.824     1.190    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_axi_aclk
    SLICE_X48Y94         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y94         FDCE (Hold_fdce_C_D)         0.021     1.176    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.325%)  route 0.264ns (58.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.635     0.971    ZynqDesign_i/gpio_sws/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y100        FDRE                                         r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.264     1.376    ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_In_reg[0][5]
    SLICE_X43Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.421 r  ZynqDesign_i/gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.421    ZynqDesign_i/gpio_sws/U0/gpio_core_1/Read_Reg_In[2]
    SLICE_X43Y100        FDRE                                         r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.911     1.277    ZynqDesign_i/gpio_sws/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.092     1.330    ZynqDesign_i/gpio_sws/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.666%)  route 0.166ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.556     0.892    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X32Y89         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[6]/Q
                         net (fo=5, routed)           0.166     1.222    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.862     1.228    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.130    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.128ns (27.738%)  route 0.333ns (72.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.575     0.911    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X31Y92         FDRE                                         r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.333     1.372    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][17]
    SLICE_X31Y102        FDRE                                         r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.931     1.297    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.018     1.280    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.304%)  route 0.183ns (52.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.557     0.893    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aclk
    SLICE_X32Y92         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4]/Q
                         net (fo=14, routed)          0.183     1.239    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X2Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.866     1.232    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.134    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.633%)  route 0.160ns (49.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.576     0.912    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y94         FDRE                                         r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.160     1.235    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y95         SRLC32E                                      r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.843     1.209    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5   ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbuf/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fbuf/memory_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y93  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y93  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y93  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y93  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y93  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y93  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y93  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y93  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y93  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y93  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ZynqDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/rmii_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.456ns (8.530%)  route 4.890ns (91.470%))
  Logic Levels:           0  
  Clock Path Skew:        -1.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.735     3.029    ZynqDesign_i/eth100_loopback_rxtx_0/U0/clk
    SLICE_X23Y23         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rst_reg/Q
                         net (fo=216, routed)         4.890     8.375    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/rst
    SLICE_X0Y21          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/rmii_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.644    11.647    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X0Y21          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/rmii_rst_1_reg/C
                         clock pessimism              0.000    11.647    
                         clock uncertainty           -0.267    11.380    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)       -0.031    11.349    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/rmii_rst_1_reg
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.518ns (12.109%)  route 3.760ns (87.891%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X42Y106        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=55, routed)          3.760     7.415    ZynqDesign_i/mii_to_rmii_0/U0/rst_n
    SLICE_X40Y79         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.471    11.474    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y79         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.267    11.206    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)       -0.067    11.139    ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/strobe_tmp1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/strobe_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.718ns (43.571%)  route 0.930ns (56.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.838     3.132    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/clk
    SLICE_X1Y5           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/strobe_tmp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.419     3.551 f  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/strobe_tmp1_reg/Q
                         net (fo=12, routed)          0.930     4.481    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/strobe_tmp1
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.299     4.780 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/strobe_latch_i_1/O
                         net (fo=1, routed)           0.000     4.780    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/strobe_latch_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/strobe_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.656    11.659    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/ref_clk
    SLICE_X0Y5           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/strobe_latch_reg/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.267    11.392    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.077    11.469    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfdeq_dclk/strobe_latch_reg
  -------------------------------------------------------------------
                         required time                         11.469    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[fifo_empty]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.456ns (30.442%)  route 1.042ns (69.558%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.838     3.132    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X1Y5           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[fifo_empty]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     3.588 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[fifo_empty]/Q
                         net (fo=11, routed)          1.042     4.630    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/fifo_empty
    SLICE_X6Y9           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.653    11.656    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X6Y9           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_empty_reg/C
                         clock pessimism              0.000    11.656    
                         clock uncertainty           -0.267    11.389    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)       -0.045    11.344    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_empty_reg
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.518ns (38.976%)  route 0.811ns (61.024%))
  Logic Levels:           0  
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.757     3.051    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X14Y6          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][16]/Q
                         net (fo=1, routed)           0.811     4.380    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[16]
    SLICE_X13Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.576    11.579    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X13Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[16]/C
                         clock pessimism              0.000    11.579    
                         clock uncertainty           -0.267    11.312    
    SLICE_X13Y7          FDRE (Setup_fdre_C_D)       -0.061    11.251    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[16]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.012%)  route 0.846ns (64.988%))
  Logic Levels:           0  
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.757     3.051    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X13Y6          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456     3.507 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][17]/Q
                         net (fo=1, routed)           0.846     4.353    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[17]
    SLICE_X13Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.576    11.579    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X13Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[17]/C
                         clock pessimism              0.000    11.579    
                         clock uncertainty           -0.267    11.312    
    SLICE_X13Y7          FDRE (Setup_fdre_C_D)       -0.058    11.254    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[17]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.518ns (43.738%)  route 0.666ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.837     3.131    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X6Y6           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     3.649 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][2]/Q
                         net (fo=1, routed)           0.666     4.315    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[2]
    SLICE_X9Y7           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.576    11.579    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X9Y7           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[2]/C
                         clock pessimism              0.000    11.579    
                         clock uncertainty           -0.267    11.312    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)       -0.093    11.219    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.408%)  route 0.796ns (60.592%))
  Logic Levels:           0  
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.757     3.051    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X14Y6          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][13]/Q
                         net (fo=1, routed)           0.796     4.365    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[13]
    SLICE_X12Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.576    11.579    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X12Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[13]/C
                         clock pessimism              0.000    11.579    
                         clock uncertainty           -0.267    11.312    
    SLICE_X12Y7          FDRE (Setup_fdre_C_D)       -0.031    11.281    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[13]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pfqueue/r_reg[fifo_full]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf1_full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.419ns (38.822%)  route 0.660ns (61.178%))
  Logic Levels:           0  
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.755     3.049    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pfqueue/clk
    SLICE_X19Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pfqueue/r_reg[fifo_full]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDRE (Prop_fdre_C_Q)         0.419     3.468 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pfqueue/r_reg[fifo_full]/Q
                         net (fo=6, routed)           0.660     4.128    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/fifo_full
    SLICE_X19Y10         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf1_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.575    11.578    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X19Y10         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf1_full_reg/C
                         clock pessimism              0.000    11.578    
                         clock uncertainty           -0.267    11.311    
    SLICE_X19Y10         FDRE (Setup_fdre_C_D)       -0.242    11.069    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf1_full_reg
  -------------------------------------------------------------------
                         required time                         11.069    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.456ns (39.344%)  route 0.703ns (60.656%))
  Logic Levels:           0  
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.837     3.131    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X7Y6           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     3.587 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][4]/Q
                         net (fo=1, routed)           0.703     4.290    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[4]
    SLICE_X9Y7           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.576    11.579    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X9Y7           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[4]/C
                         clock pessimism              0.000    11.579    
                         clock uncertainty           -0.267    11.312    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)       -0.058    11.254    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  6.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 10.864 - 10.000 ) 
    Source Clock Delay      (SCD):    0.932ns = ( 10.932 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.596    10.932    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X12Y6          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164    11.095 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][14]/Q
                         net (fo=1, routed)           0.110    11.206    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[14]
    SLICE_X12Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.862    10.864    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X12Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[14]/C
                         clock pessimism              0.000    10.864    
                         clock uncertainty            0.267    11.131    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.052    11.183    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[14]
  -------------------------------------------------------------------
                         required time                        -11.183    
                         arrival time                          11.206    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 10.863 - 10.000 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 10.930 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.594    10.930    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X17Y8          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141    11.071 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[6]/Q
                         net (fo=1, routed)           0.156    11.227    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[6]
    SLICE_X18Y10         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.861    10.863    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X18Y10         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[6]/C
                         clock pessimism              0.000    10.863    
                         clock uncertainty            0.267    11.130    
    SLICE_X18Y10         FDRE (Hold_fdre_C_D)         0.063    11.193    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.193    
                         arrival time                          11.227    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.618%)  route 0.155ns (52.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 10.863 - 10.000 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 10.930 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.594    10.930    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X17Y8          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141    11.071 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[4]/Q
                         net (fo=1, routed)           0.155    11.226    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[4]
    SLICE_X18Y10         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.861    10.863    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X18Y10         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[4]/C
                         clock pessimism              0.000    10.863    
                         clock uncertainty            0.267    11.130    
    SLICE_X18Y10         FDRE (Hold_fdre_C_D)         0.059    11.189    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.189    
                         arrival time                          11.226    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 10.864 - 10.000 ) 
    Source Clock Delay      (SCD):    0.932ns = ( 10.932 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.596    10.932    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X13Y6          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    11.073 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][9]/Q
                         net (fo=1, routed)           0.164    11.236    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[9]
    SLICE_X12Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.862    10.864    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X12Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[9]/C
                         clock pessimism              0.000    10.864    
                         clock uncertainty            0.267    11.131    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.063    11.194    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[9]
  -------------------------------------------------------------------
                         required time                        -11.194    
                         arrival time                          11.236    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 10.893 - 10.000 ) 
    Source Clock Delay      (SCD):    0.961ns = ( 10.960 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.625    10.961    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X4Y6           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.164    11.125 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][5]/Q
                         net (fo=1, routed)           0.144    11.269    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[5]
    SLICE_X4Y7           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.891    10.893    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X4Y7           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[5]/C
                         clock pessimism              0.000    10.893    
                         clock uncertainty            0.267    11.160    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.052    11.212    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                        -11.212    
                         arrival time                          11.269    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_strobe_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_strobe_tmp1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.341%)  route 0.184ns (56.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 10.863 - 10.000 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 10.929 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.594    10.930    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X15Y10         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_strobe_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141    11.071 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_strobe_latch_reg/Q
                         net (fo=2, routed)           0.184    11.255    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_strobe_latch
    SLICE_X16Y10         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_strobe_tmp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.861    10.863    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X16Y10         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_strobe_tmp1_reg/C
                         clock pessimism              0.000    10.863    
                         clock uncertainty            0.267    11.130    
    SLICE_X16Y10         FDRE (Hold_fdre_C_D)         0.059    11.189    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_strobe_tmp1_reg
  -------------------------------------------------------------------
                         required time                        -11.189    
                         arrival time                          11.255    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.415%)  route 0.168ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 10.893 - 10.000 ) 
    Source Clock Delay      (SCD):    0.961ns = ( 10.960 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.625    10.961    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X4Y5           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.164    11.125 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][1]/Q
                         net (fo=1, routed)           0.168    11.292    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[1]
    SLICE_X4Y7           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.891    10.893    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X4Y7           FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[1]/C
                         clock pessimism              0.000    10.893    
                         clock uncertainty            0.267    11.160    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.059    11.219    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.219    
                         arrival time                          11.292    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 10.864 - 10.000 ) 
    Source Clock Delay      (SCD):    0.932ns = ( 10.932 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.596    10.932    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X12Y6          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164    11.095 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][15]/Q
                         net (fo=1, routed)           0.172    11.268    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[15]
    SLICE_X12Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.862    10.864    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X12Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[15]/C
                         clock pessimism              0.000    10.864    
                         clock uncertainty            0.267    11.131    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.063    11.194    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[15]
  -------------------------------------------------------------------
                         required time                        -11.194    
                         arrival time                          11.268    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.365%)  route 0.175ns (51.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 10.863 - 10.000 ) 
    Source Clock Delay      (SCD):    0.930ns = ( 10.930 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.594    10.930    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X16Y8          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.164    11.094 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg[0]/Q
                         net (fo=1, routed)           0.175    11.269    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf_frlen_latch_reg_n_0_[0]
    SLICE_X20Y9          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.861    10.863    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X20Y9          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[0]/C
                         clock pessimism              0.000    10.863    
                         clock uncertainty            0.267    11.130    
    SLICE_X20Y9          FDRE (Hold_fdre_C_D)         0.059    11.189    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rf1_frlen_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.189    
                         arrival time                          11.269    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.163%)  route 0.177ns (51.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 10.864 - 10.000 ) 
    Source Clock Delay      (SCD):    0.932ns = ( 10.932 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.596    10.932    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/clk
    SLICE_X14Y6          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.164    11.095 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pfqueue/r_reg[deq_data][11]/Q
                         net (fo=1, routed)           0.177    11.272    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/deq_data[11]
    SLICE_X14Y8          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.862    10.864    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X14Y8          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[11]/C
                         clock pessimism              0.000    10.864    
                         clock uncertainty            0.267    11.131    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.059    11.190    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/pf1_tag_len_ptr_reg[11]
  -------------------------------------------------------------------
                         required time                        -11.190    
                         arrival time                          11.272    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.614ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.460ns  (logic 0.184ns (40.024%)  route 0.276ns (59.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 41.261 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X46Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.184    31.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.276    31.276    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682    40.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.261    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    41.261    
                         clock uncertainty           -0.267    40.993    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.104    40.889    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         40.889    
                         arrival time                         -31.276    
  -------------------------------------------------------------------
                         slack                                  9.614    

Slack (MET) :             9.627ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.468ns  (logic 0.160ns (34.179%)  route 0.308ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 41.261 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.160    30.976 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.308    31.284    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X47Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682    40.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.261    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    41.261    
                         clock uncertainty           -0.267    40.993    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.082    40.911    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         40.911    
                         arrival time                         -31.284    
  -------------------------------------------------------------------
                         slack                                  9.627    

Slack (MET) :             9.641ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.447ns  (logic 0.160ns (35.779%)  route 0.287ns (64.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 41.261 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.160    30.976 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.287    31.263    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682    40.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.261    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    41.261    
                         clock uncertainty           -0.267    40.993    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.089    40.904    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         40.904    
                         arrival time                         -31.263    
  -------------------------------------------------------------------
                         slack                                  9.641    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.427ns  (logic 0.160ns (37.434%)  route 0.267ns (62.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 41.259 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.160    30.976 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.267    31.243    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682    40.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551    41.259    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    41.259    
                         clock uncertainty           -0.267    40.991    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)       -0.086    40.905    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         40.905    
                         arrival time                         -31.243    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.723ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.404ns  (logic 0.175ns (43.349%)  route 0.229ns (56.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 41.261 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X47Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.229    31.220    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682    40.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.261    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    41.261    
                         clock uncertainty           -0.267    40.993    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.051    40.942    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         40.942    
                         arrival time                         -31.220    
  -------------------------------------------------------------------
                         slack                                  9.723    

Slack (MET) :             9.852ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.307ns  (logic 0.175ns (56.971%)  route 0.132ns (43.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 41.259 - 40.000 ) 
    Source Clock Delay      (SCD):    0.818ns = ( 30.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.816    30.818    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.175    30.993 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.132    31.125    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682    40.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551    41.259    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    41.259    
                         clock uncertainty           -0.267    40.991    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)       -0.014    40.977    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         40.977    
                         arrival time                         -31.125    
  -------------------------------------------------------------------
                         slack                                  9.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.292ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.662ns  (logic 0.367ns (55.423%)  route 0.295ns (44.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    1.474ns = ( 11.474 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.471    11.474    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.367    11.841 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.295    12.136    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.643     3.384    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000     3.384    
                         clock uncertainty            0.267     3.651    
    SLICE_X45Y81         FDRE (Hold_fdre_C_D)         0.192     3.843    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         -3.843    
                         arrival time                          12.136    
  -------------------------------------------------------------------
                         slack                                  8.292    

Slack (MET) :             8.395ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.810ns  (logic 0.367ns (45.325%)  route 0.443ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.469    11.472    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X47Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.367    11.839 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.443    12.281    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.387    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000     3.387    
                         clock uncertainty            0.267     3.654    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.232     3.886    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.886    
                         arrival time                          12.281    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.604ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.878ns  (logic 0.337ns (38.375%)  route 0.541ns (61.625%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.469    11.472    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.337    11.809 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.541    12.350    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.387    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000     3.387    
                         clock uncertainty            0.267     3.654    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.091     3.745    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.745    
                         arrival time                          12.350    
  -------------------------------------------------------------------
                         slack                                  8.604    

Slack (MET) :             8.615ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.906ns  (logic 0.385ns (42.507%)  route 0.521ns (57.493%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.469    11.472    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X46Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.385    11.857 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.521    12.377    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.387    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000     3.387    
                         clock uncertainty            0.267     3.654    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.108     3.762    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                          12.377    
  -------------------------------------------------------------------
                         slack                                  8.615    

Slack (MET) :             8.635ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.854ns  (logic 0.337ns (39.442%)  route 0.517ns (60.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.469    11.472    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.337    11.809 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.517    12.326    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.643     3.384    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000     3.384    
                         clock uncertainty            0.267     3.651    
    SLICE_X45Y81         FDRE (Hold_fdre_C_D)         0.040     3.691    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                          12.326    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.733ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.967ns  (logic 0.337ns (34.846%)  route 0.630ns (65.154%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.469    11.472    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.337    11.809 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.630    12.439    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X47Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.387    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000     3.387    
                         clock uncertainty            0.267     3.654    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.051     3.705    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         -3.705    
                         arrival time                          12.439    
  -------------------------------------------------------------------
                         slack                                  8.733    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.197ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.708ns  (logic 0.456ns (26.691%)  route 1.252ns (73.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.252     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y82         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                  8.197    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.170ns  (logic 0.419ns (35.821%)  route 0.751ns (64.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.751     1.170    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y82         FDCE (Setup_fdce_C_D)       -0.270     9.730    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.788%)  route 0.584ns (58.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.584     1.003    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y82         FDCE (Setup_fdce_C_D)       -0.266     9.734    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.764ns  (logic 0.456ns (59.701%)  route 0.308ns (40.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.308     0.764    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y82         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  9.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.701ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.460ns  (logic 0.184ns (40.024%)  route 0.276ns (59.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 41.348 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X46Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.184    31.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.276    31.276    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769    40.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.348    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    41.348    
                         clock uncertainty           -0.267    41.081    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.104    40.977    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         40.977    
                         arrival time                         -31.276    
  -------------------------------------------------------------------
                         slack                                  9.701    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.468ns  (logic 0.160ns (34.179%)  route 0.308ns (65.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 41.348 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.160    30.976 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.308    31.284    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X47Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769    40.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.348    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    41.348    
                         clock uncertainty           -0.267    41.081    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.082    40.999    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         40.999    
                         arrival time                         -31.284    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.728ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.447ns  (logic 0.160ns (35.779%)  route 0.287ns (64.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 41.348 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.160    30.976 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.287    31.263    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769    40.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.348    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    41.348    
                         clock uncertainty           -0.267    41.081    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.089    40.992    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         40.992    
                         arrival time                         -31.263    
  -------------------------------------------------------------------
                         slack                                  9.728    

Slack (MET) :             9.749ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.427ns  (logic 0.160ns (37.434%)  route 0.267ns (62.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 41.346 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.160    30.976 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.267    31.243    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769    40.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551    41.346    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    41.346    
                         clock uncertainty           -0.267    41.079    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)       -0.086    40.993    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -31.243    
  -------------------------------------------------------------------
                         slack                                  9.749    

Slack (MET) :             9.810ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.404ns  (logic 0.175ns (43.349%)  route 0.229ns (56.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 41.348 - 40.000 ) 
    Source Clock Delay      (SCD):    0.816ns = ( 30.816 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.814    30.816    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X47Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.175    30.991 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.229    31.220    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769    40.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.348    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    41.348    
                         clock uncertainty           -0.267    41.081    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.051    41.030    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.030    
                         arrival time                         -31.220    
  -------------------------------------------------------------------
                         slack                                  9.810    

Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.307ns  (logic 0.175ns (56.971%)  route 0.132ns (43.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 41.346 - 40.000 ) 
    Source Clock Delay      (SCD):    0.818ns = ( 30.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.816    30.818    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.175    30.993 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.132    31.125    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769    40.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.551    41.346    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    41.346    
                         clock uncertainty           -0.267    41.079    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)       -0.014    41.065    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         41.065    
                         arrival time                         -31.125    
  -------------------------------------------------------------------
                         slack                                  9.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.133ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.662ns  (logic 0.367ns (55.423%)  route 0.295ns (44.577%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    1.474ns = ( 11.474 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.471    11.474    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X43Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.367    11.841 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.295    12.136    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.799     1.799    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.900 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.643     3.543    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000     3.543    
                         clock uncertainty            0.267     3.811    
    SLICE_X45Y81         FDRE (Hold_fdre_C_D)         0.192     4.003    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         -4.003    
                         arrival time                          12.136    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.236ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.810ns  (logic 0.367ns (45.325%)  route 0.443ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.469    11.472    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X47Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.367    11.839 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.443    12.281    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.799     1.799    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.900 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.546    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000     3.546    
                         clock uncertainty            0.267     3.814    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.232     4.046    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.046    
                         arrival time                          12.281    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.445ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.878ns  (logic 0.337ns (38.375%)  route 0.541ns (61.625%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.469    11.472    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.337    11.809 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.541    12.350    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.799     1.799    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.900 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.546    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000     3.546    
                         clock uncertainty            0.267     3.814    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.091     3.905    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                          12.350    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.456ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.906ns  (logic 0.385ns (42.507%)  route 0.521ns (57.493%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.469    11.472    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X46Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.385    11.857 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.521    12.377    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.799     1.799    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.900 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.546    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X46Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000     3.546    
                         clock uncertainty            0.267     3.814    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.108     3.922    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.922    
                         arrival time                          12.377    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.475ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.854ns  (logic 0.337ns (39.442%)  route 0.517ns (60.558%))
  Logic Levels:           0  
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.469    11.472    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.337    11.809 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.517    12.326    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.799     1.799    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.900 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.643     3.543    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X45Y81         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000     3.543    
                         clock uncertainty            0.267     3.811    
    SLICE_X45Y81         FDRE (Hold_fdre_C_D)         0.040     3.851    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -3.851    
                         arrival time                          12.326    
  -------------------------------------------------------------------
                         slack                                  8.475    

Slack (MET) :             8.574ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.967ns  (logic 0.337ns (34.846%)  route 0.630ns (65.154%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.472ns = ( 11.472 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.469    11.472    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X45Y78         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.337    11.809 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.630    12.439    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X47Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.799     1.799    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.900 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.546    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X47Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000     3.546    
                         clock uncertainty            0.267     3.814    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.051     3.865    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                          12.439    
  -------------------------------------------------------------------
                         slack                                  8.574    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.197ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.708ns  (logic 0.456ns (26.691%)  route 1.252ns (73.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.252     1.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y82         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                  8.197    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.660ns  (logic 0.456ns (27.463%)  route 1.204ns (72.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.204     1.660    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X50Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y93         FDCE (Setup_fdce_C_D)       -0.047     9.953    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.528ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.205ns  (logic 0.478ns (39.664%)  route 0.727ns (60.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.727     1.205    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X52Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)       -0.267     9.733    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                  8.528    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.170ns  (logic 0.419ns (35.821%)  route 0.751ns (64.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.751     1.170    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y82         FDCE (Setup_fdce_C_D)       -0.270     9.730    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.788%)  route 0.584ns (58.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.584     1.003    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y82         FDCE (Setup_fdce_C_D)       -0.266     9.734    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.933%)  route 0.580ns (58.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.580     0.999    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X50Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y93         FDCE (Setup_fdce_C_D)       -0.216     9.784    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.799%)  route 0.585ns (56.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.585     1.041    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X51Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y93         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  8.864    

Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.764ns  (logic 0.456ns (59.701%)  route 0.308ns (40.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X45Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.308     0.764    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y82         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  9.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.720ns  (logic 0.518ns (13.925%)  route 3.202ns (86.075%))
  Logic Levels:           0  
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.754 - 20.000 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 11.746 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.743    11.746    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X10Y18         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518    12.264 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[10]/Q
                         net (fo=2, routed)           3.202    15.466    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg_n_0_[10]
    SLICE_X10Y15         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.575    22.754    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X10Y15         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[10]/C
                         clock pessimism              0.000    22.754    
                         clock uncertainty           -0.267    22.487    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)       -0.043    22.444    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[10]
  -------------------------------------------------------------------
                         required time                         22.444    
                         arrival time                         -15.466    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.359ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.320ns  (logic 0.456ns (13.735%)  route 2.864ns (86.265%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 11.749 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.746    11.749    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X9Y15          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456    12.205 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[2]/Q
                         net (fo=2, routed)           2.864    15.069    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg_n_0_[2]
    SLICE_X8Y15          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.574    22.753    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X8Y15          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[2]/C
                         clock pessimism              0.000    22.753    
                         clock uncertainty           -0.267    22.486    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)       -0.058    22.428    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[2]
  -------------------------------------------------------------------
                         required time                         22.428    
                         arrival time                         -15.069    
  -------------------------------------------------------------------
                         slack                                  7.359    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.283ns  (logic 0.456ns (13.891%)  route 2.827ns (86.109%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 22.751 - 20.000 ) 
    Source Clock Delay      (SCD):    1.748ns = ( 11.748 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.745    11.748    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X13Y17         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456    12.204 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[10]/Q
                         net (fo=2, routed)           2.827    15.031    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg_n_0_[10]
    SLICE_X12Y17         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.572    22.751    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X12Y17         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[10]/C
                         clock pessimism              0.000    22.751    
                         clock uncertainty           -0.267    22.484    
    SLICE_X12Y17         FDRE (Setup_fdre_C_D)       -0.031    22.453    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[10]
  -------------------------------------------------------------------
                         required time                         22.453    
                         arrival time                         -15.031    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.259ns  (logic 0.518ns (15.896%)  route 2.741ns (84.104%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 11.743 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.740    11.743    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X10Y21         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    12.261 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[23]/Q
                         net (fo=2, routed)           2.741    15.002    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg_n_0_[23]
    SLICE_X8Y21          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.568    22.747    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X8Y21          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[23]/C
                         clock pessimism              0.000    22.747    
                         clock uncertainty           -0.267    22.480    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)       -0.043    22.437    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[23]
  -------------------------------------------------------------------
                         required time                         22.437    
                         arrival time                         -15.002    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.235ns  (logic 0.518ns (16.010%)  route 2.717ns (83.990%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 22.749 - 20.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 11.744 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.741    11.744    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X10Y20         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.518    12.262 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[18]/Q
                         net (fo=2, routed)           2.717    14.979    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg_n_0_[18]
    SLICE_X8Y20          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.569    22.749    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X8Y20          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[18]/C
                         clock pessimism              0.000    22.749    
                         clock uncertainty           -0.267    22.481    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.045    22.436    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[18]
  -------------------------------------------------------------------
                         required time                         22.436    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.246ns  (logic 0.456ns (14.047%)  route 2.790ns (85.953%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 11.746 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.743    11.746    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X13Y18         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456    12.202 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[14]/Q
                         net (fo=2, routed)           2.790    14.992    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg_n_0_[14]
    SLICE_X12Y18         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.570    22.750    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X12Y18         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[14]/C
                         clock pessimism              0.000    22.750    
                         clock uncertainty           -0.267    22.482    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)       -0.028    22.454    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[14]
  -------------------------------------------------------------------
                         required time                         22.454    
                         arrival time                         -14.992    
  -------------------------------------------------------------------
                         slack                                  7.462    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.204ns  (logic 0.456ns (14.232%)  route 2.748ns (85.768%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 22.749 - 20.000 ) 
    Source Clock Delay      (SCD):    1.744ns = ( 11.744 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.741    11.744    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X13Y20         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456    12.200 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[21]/Q
                         net (fo=2, routed)           2.748    14.948    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg_n_0_[21]
    SLICE_X12Y20         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.569    22.749    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X12Y20         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[21]/C
                         clock pessimism              0.000    22.749    
                         clock uncertainty           -0.267    22.481    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)       -0.043    22.438    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[21]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.200ns  (logic 0.518ns (16.185%)  route 2.682ns (83.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 11.746 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.743    11.746    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X10Y18         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518    12.264 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[8]/Q
                         net (fo=2, routed)           2.682    14.946    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg_n_0_[8]
    SLICE_X8Y18          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.570    22.750    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X8Y18          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[8]/C
                         clock pessimism              0.000    22.750    
                         clock uncertainty           -0.267    22.482    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)       -0.043    22.439    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[8]
  -------------------------------------------------------------------
                         required time                         22.439    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                  7.493    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.213ns  (logic 0.456ns (14.191%)  route 2.757ns (85.809%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 11.745 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.742    11.745    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X9Y18          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456    12.201 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg[14]/Q
                         net (fo=2, routed)           2.757    14.958    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_sofs_reg_n_0_[14]
    SLICE_X8Y18          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.570    22.750    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X8Y18          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[14]/C
                         clock pessimism              0.000    22.750    
                         clock uncertainty           -0.267    22.482    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)       -0.030    22.452    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_sofs_reg[14]
  -------------------------------------------------------------------
                         required time                         22.452    
                         arrival time                         -14.958    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[frlength][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_frlen_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.039ns  (logic 0.478ns (15.729%)  route 2.561ns (84.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 11.754 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.751    11.754    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/ref_clk
    SLICE_X20Y8          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[frlength][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.478    12.232 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[frlength][8]/Q
                         net (fo=2, routed)           2.561    14.793    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/r_reg[frlength][8]
    SLICE_X20Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_frlen_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.578    22.757    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X20Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_frlen_reg[8]/C
                         clock pessimism              0.000    22.757    
                         clock uncertainty           -0.267    22.490    
    SLICE_X20Y7          FDRE (Setup_fdre_C_D)       -0.199    22.291    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_frlen_reg[8]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  7.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.018ns  (logic 0.367ns (18.190%)  route 1.651ns (81.810%))
  Logic Levels:           0  
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 13.118 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.644    11.647    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X3Y21          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.367    12.014 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[24]/Q
                         net (fo=2, routed)           1.651    13.665    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[24]
    SLICE_X2Y21          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.824    13.118    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X2Y21          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[24]/C
                         clock pessimism              0.000    13.118    
                         clock uncertainty            0.267    13.385    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.232    13.617    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[24]
  -------------------------------------------------------------------
                         required time                        -13.617    
                         arrival time                          13.665    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.101ns  (logic 0.367ns (17.464%)  route 1.734ns (82.536%))
  Logic Levels:           0  
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 13.115 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 11.645 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.642    11.645    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X3Y22          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.367    12.012 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[31]/Q
                         net (fo=2, routed)           1.734    13.747    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[31]
    SLICE_X2Y22          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.821    13.115    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X2Y22          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[31]/C
                         clock pessimism              0.000    13.115    
                         clock uncertainty            0.267    13.382    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.246    13.628    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[31]
  -------------------------------------------------------------------
                         required time                        -13.628    
                         arrival time                          13.747    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.140ns  (logic 0.367ns (17.149%)  route 1.773ns (82.851%))
  Logic Levels:           0  
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 13.115 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns = ( 11.645 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.642    11.645    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X3Y22          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.367    12.012 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[28]/Q
                         net (fo=2, routed)           1.773    13.786    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[28]
    SLICE_X2Y22          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.821    13.115    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X2Y22          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[28]/C
                         clock pessimism              0.000    13.115    
                         clock uncertainty            0.267    13.382    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.243    13.625    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[28]
  -------------------------------------------------------------------
                         required time                        -13.625    
                         arrival time                          13.786    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.146ns  (logic 0.141ns (12.305%)  route 1.005ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 11.226 - 10.000 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 10.592 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.590    10.592    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X11Y15         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    10.733 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[3]/Q
                         net (fo=2, routed)           1.005    11.738    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_frames_reg[3]
    SLICE_X11Y14         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.860    11.226    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X11Y14         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[3]/C
                         clock pessimism              0.000    11.226    
                         clock uncertainty            0.267    11.493    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.070    11.563    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_frames_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.563    
                         arrival time                          11.738    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.151ns  (logic 0.141ns (12.252%)  route 1.010ns (87.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 11.188 - 10.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 10.557 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.555    10.557    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X48Y88         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141    10.698 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/Q
                         net (fo=1, routed)           1.010    11.708    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/phy_crs
    SLICE_X47Y88         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.822    11.188    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X47Y88         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/C
                         clock pessimism              0.000    11.188    
                         clock uncertainty            0.267    11.455    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.075    11.530    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1
  -------------------------------------------------------------------
                         required time                        -11.530    
                         arrival time                          11.708    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.155ns  (logic 0.141ns (12.211%)  route 1.014ns (87.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 11.219 - 10.000 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 10.586 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.584    10.586    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X13Y21         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141    10.727 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[26]/Q
                         net (fo=2, routed)           1.014    11.740    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg_n_0_[26]
    SLICE_X12Y21         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.853    11.219    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X12Y21         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[26]/C
                         clock pessimism              0.000    11.219    
                         clock uncertainty            0.267    11.486    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.076    11.562    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[26]
  -------------------------------------------------------------------
                         required time                        -11.562    
                         arrival time                          11.740    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.349%)  route 1.001ns (87.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 11.225 - 10.000 ) 
    Source Clock Delay      (SCD):    0.592ns = ( 10.592 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.590    10.592    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X13Y15         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    10.733 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg[2]/Q
                         net (fo=2, routed)           1.001    11.733    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_frames_reg_n_0_[2]
    SLICE_X12Y15         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.859    11.225    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X12Y15         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[2]/C
                         clock pessimism              0.000    11.225    
                         clock uncertainty            0.267    11.492    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.063    11.555    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_frames_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.555    
                         arrival time                          11.733    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.142ns  (logic 0.141ns (12.343%)  route 1.001ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    0.620ns = ( 10.620 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.618    10.620    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/ref_clk
    SLICE_X3Y16          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    10.761 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[4]/Q
                         net (fo=2, routed)           1.001    11.762    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info2_tx_bytes_reg[4]
    SLICE_X2Y16          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.888    11.254    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/clk
    SLICE_X2Y16          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[4]/C
                         clock pessimism              0.000    11.254    
                         clock uncertainty            0.267    11.521    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.059    11.580    ZynqDesign_i/eth100_loopback_rxtx_0/U0/tx/info_tx_bytes_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.580    
                         arrival time                          11.762    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.131ns  (logic 0.164ns (14.500%)  route 0.967ns (85.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 10.584 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.582    10.584    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/ref_clk
    SLICE_X10Y23         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    10.748 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg[29]/Q
                         net (fo=2, routed)           0.967    11.715    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info1_rx_ovfs_reg_n_0_[29]
    SLICE_X11Y23         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.850    11.216    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X11Y23         FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[29]/C
                         clock pessimism              0.000    11.216    
                         clock uncertainty            0.267    11.483    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.047    11.530    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/info_rx_ovfs_reg[29]
  -------------------------------------------------------------------
                         required time                        -11.530    
                         arrival time                          11.715    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[frlength][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_frlen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.151ns  (logic 0.164ns (14.243%)  route 0.987ns (85.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 11.229 - 10.000 ) 
    Source Clock Delay      (SCD):    0.594ns = ( 10.594 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         0.592    10.594    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/ref_clk
    SLICE_X20Y8          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[frlength][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.164    10.758 r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/rxcbufctrl/r_reg[frlength][7]/Q
                         net (fo=3, routed)           0.987    11.745    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/r_reg[frlength][7]
    SLICE_X20Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_frlen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.863    11.229    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/clk
    SLICE_X20Y7          FDRE                                         r  ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_frlen_reg[7]/C
                         clock pessimism              0.000    11.229    
                         clock uncertainty            0.267    11.496    
    SLICE_X20Y7          FDRE (Hold_fdre_C_D)         0.063    11.559    ZynqDesign_i/eth100_loopback_rxtx_0/U0/rx/pf2_frlen_reg[7]
  -------------------------------------------------------------------
                         required time                        -11.559    
                         arrival time                          11.745    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.135ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.135ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.598ns  (logic 0.419ns (26.226%)  route 1.179ns (73.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.179     1.598    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X43Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X43Y82         FDCE (Setup_fdce_C_D)       -0.267    39.733    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.733    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 38.135    

Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.744ns  (logic 0.456ns (26.143%)  route 1.288ns (73.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.288     1.744    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                 38.161    

Slack (MET) :             38.204ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.703ns  (logic 0.456ns (26.778%)  route 1.247ns (73.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X48Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.247     1.703    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X45Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)       -0.093    39.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.703    
  -------------------------------------------------------------------
                         slack                                 38.204    

Slack (MET) :             38.482ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.579%)  route 0.829ns (66.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.829     1.248    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y83         FDCE (Setup_fdce_C_D)       -0.270    39.730    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                 38.482    





---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.135ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.135ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.598ns  (logic 0.419ns (26.226%)  route 1.179ns (73.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.179     1.598    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X43Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X43Y82         FDCE (Setup_fdce_C_D)       -0.267    39.733    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.733    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 38.135    

Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.744ns  (logic 0.456ns (26.143%)  route 1.288ns (73.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.288     1.744    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.744    
  -------------------------------------------------------------------
                         slack                                 38.161    

Slack (MET) :             38.204ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.703ns  (logic 0.456ns (26.778%)  route 1.247ns (73.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X48Y82         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.247     1.703    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X45Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)       -0.093    39.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.703    
  -------------------------------------------------------------------
                         slack                                 38.204    

Slack (MET) :             38.350ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.603ns  (logic 0.456ns (28.439%)  route 1.147ns (71.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.147     1.603    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X50Y94         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y94         FDCE (Setup_fdce_C_D)       -0.047    39.953    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 38.350    

Slack (MET) :             38.450ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.282ns  (logic 0.419ns (32.688%)  route 0.863ns (67.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.863     1.282    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X49Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)       -0.268    39.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -1.282    
  -------------------------------------------------------------------
                         slack                                 38.450    

Slack (MET) :             38.482ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.579%)  route 0.829ns (66.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.829     1.248    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y83         FDCE (Setup_fdce_C_D)       -0.270    39.730    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                 38.482    

Slack (MET) :             38.669ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.116ns  (logic 0.478ns (42.839%)  route 0.638ns (57.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X50Y93         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.638     1.116    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y94         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y94         FDCE (Setup_fdce_C_D)       -0.215    39.785    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                 38.669    

Slack (MET) :             38.712ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.193ns  (logic 0.456ns (38.224%)  route 0.737ns (61.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.737     1.193    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X49Y93         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 38.712    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.410ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 42.967 - 40.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.802 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.580     4.382    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y81         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.470    42.967    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.394    43.361    
                         clock uncertainty           -0.035    43.326    
    SLICE_X49Y81         FDPE (Recov_fdpe_C_PRE)     -0.534    42.792    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 38.410    

Slack (MET) :             38.410ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 42.967 - 40.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.640     1.640    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.741 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.802 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.580     4.382    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y81         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y76         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.406    41.406    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.497 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.470    42.967    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.394    43.361    
                         clock uncertainty           -0.035    43.326    
    SLICE_X49Y81         FDPE (Recov_fdpe_C_PRE)     -0.534    42.792    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 38.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.550     1.258    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.386 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.569    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y81         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.817     1.630    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.359     1.271    
    SLICE_X49Y81         FDPE (Remov_fdpe_C_PRE)     -0.149     1.122    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.682     0.682    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.708 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.550     1.258    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.386 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.569    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y81         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y76         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.784     0.784    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.813 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.817     1.630    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.359     1.271    
    SLICE_X49Y81         FDPE (Remov_fdpe_C_PRE)     -0.149     1.122    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.410ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.542ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.799     1.799    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.900 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.542    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.961 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.580     4.541    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y81         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.543    41.543    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.634 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.470    43.104    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.416    43.520    
                         clock uncertainty           -0.035    43.485    
    SLICE_X49Y81         FDPE (Recov_fdpe_C_PRE)     -0.534    42.951    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         42.951    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                 38.410    

Slack (MET) :             38.410ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.542ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.799     1.799    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     1.900 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.642     3.542    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.961 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.580     4.541    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y81         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X46Y78         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.543    41.543    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    41.634 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.470    43.104    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.416    43.520    
                         clock uncertainty           -0.035    43.485    
    SLICE_X49Y81         FDPE (Recov_fdpe_C_PRE)     -0.534    42.951    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         42.951    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                 38.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.550     1.345    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.473 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.656    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y81         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.817     1.726    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.368     1.358    
    SLICE_X49Y81         FDPE (Remov_fdpe_C_PRE)     -0.149     1.209    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.769     0.769    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.795 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.550     1.345    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.473 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183     1.656    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y81         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X46Y78         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           0.880     0.880    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.817     1.726    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X49Y81         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.368     1.358    
    SLICE_X49Y81         FDPE (Remov_fdpe_C_PRE)     -0.149     1.209    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.340%)  route 0.646ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.639     2.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X51Y94         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDPE (Prop_fdpe_C_Q)         0.419     3.352 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.646     3.998    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X48Y93         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.477    12.656    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X48Y93         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X48Y93         FDPE (Recov_fdpe_C_PRE)     -0.534    12.097    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.340%)  route 0.646ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.639     2.933    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X51Y94         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDPE (Prop_fdpe_C_Q)         0.419     3.352 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.646     3.998    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X48Y93         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        1.477    12.656    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X48Y93         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X48Y93         FDPE (Recov_fdpe_C_PRE)     -0.534    12.097    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  8.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.061%)  route 0.237ns (64.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.552     0.888    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X51Y94         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.016 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.237     1.253    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X48Y93         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.824     1.190    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X48Y93         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDPE (Remov_fdpe_C_PRE)     -0.149     1.006    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.061%)  route 0.237ns (64.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.552     0.888    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X51Y94         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDPE (Prop_fdpe_C_Q)         0.128     1.016 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.237     1.253    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X48Y93         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2341, routed)        0.824     1.190    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X48Y93         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y93         FDPE (Remov_fdpe_C_PRE)     -0.149     1.006    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.247    





