<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="SC" description="Status and Control register">
    <alias type="CMSIS" value="SC"/>
    <bit_field offset="0" width="1" name="LDOK" access="RW" reset_value="0" description="Load OK">
      <alias type="CMSIS" value="PDB_SC_LDOK(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="CONT" access="RW" reset_value="0" description="Continuous Mode Enable">
      <alias type="CMSIS" value="PDB_SC_CONT(x)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="MULT" access="RW" reset_value="0" description="Multiplication Factor Select for Prescaler">
      <alias type="CMSIS" value="PDB_SC_MULT(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <bit_field offset="5" width="1" name="PDBIE" access="RW" reset_value="0" description="PDB Interrupt Enable">
      <alias type="CMSIS" value="PDB_SC_PDBIE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="PDBIF" access="RW" reset_value="0" description="PDB Interrupt Flag">
      <alias type="CMSIS" value="PDB_SC_PDBIF(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="PDBEN" access="RW" reset_value="0" description="PDB Enable">
      <alias type="CMSIS" value="PDB_SC_PDBEN(x)"/>
    </bit_field>
    <bit_field offset="8" width="4" name="TRGSEL" access="RW" reset_value="0" description="Trigger Input Source Select">
      <alias type="CMSIS" value="PDB_SC_TRGSEL(x)"/>
    </bit_field>
    <bit_field offset="12" width="3" name="PRESCALER" access="RW" reset_value="0" description="Prescaler Divider Select">
      <alias type="CMSIS" value="PDB_SC_PRESCALER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="DMAEN" access="RW" reset_value="0" description="DMA Enable">
      <alias type="CMSIS" value="PDB_SC_DMAEN(x)"/>
    </bit_field>
    <bit_field offset="16" width="1" name="SWTRIG" access="WORZ" reset_value="0" description="Software Trigger">
      <alias type="CMSIS" value="PDB_SC_SWTRIG(x)"/>
    </bit_field>
    <bit_field offset="17" width="1" name="PDBEIE" access="RW" reset_value="0" description="PDB Sequence Error Interrupt Enable">
      <alias type="CMSIS" value="PDB_SC_PDBEIE(x)"/>
    </bit_field>
    <bit_field offset="18" width="2" name="LDMOD" access="RW" reset_value="0" description="Load Mode Select">
      <alias type="CMSIS" value="PDB_SC_LDMOD(x)"/>
    </bit_field>
    <reserved_bit_field offset="20" width="12" reset_value="0"/>
  </register>
  <register offset="0x4" width="32" name="MOD" description="Modulus register">
    <alias type="CMSIS" value="MOD"/>
    <bit_field offset="0" width="16" name="MOD" access="RW" reset_value="0xFFFF" description="PDB Modulus">
      <alias type="CMSIS" value="PDB_MOD_MOD(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x8" width="32" name="CNT" description="Counter register">
    <alias type="CMSIS" value="CNT"/>
    <bit_field offset="0" width="16" name="CNT" access="RO" reset_value="0" description="PDB Counter">
      <alias type="CMSIS" value="PDB_CNT_CNT(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0xC" width="32" name="IDLY" description="Interrupt Delay register">
    <alias type="CMSIS" value="IDLY"/>
    <bit_field offset="0" width="16" name="IDLY" access="RW" reset_value="0xFFFF" description="PDB Interrupt Delay">
      <alias type="CMSIS" value="PDB_IDLY_IDLY(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x10" width="32" name="CH0C1" description="Channel n Control register 1">
    <alias type="CMSIS" value="CH[0].C1"/>
    <bit_field offset="0" width="8" name="EN" access="RW" reset_value="0" description="PDB Channel Pre-Trigger Enable">
      <alias type="CMSIS" value="PDB_C1_EN(x)"/>
    </bit_field>
    <bit_field offset="8" width="8" name="TOS" access="RW" reset_value="0" description="PDB Channel Pre-Trigger Output Select">
      <alias type="CMSIS" value="PDB_C1_TOS(x)"/>
    </bit_field>
    <bit_field offset="16" width="8" name="BB" access="RW" reset_value="0" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
      <alias type="CMSIS" value="PDB_C1_BB(x)"/>
    </bit_field>
    <reserved_bit_field offset="24" width="8" reset_value="0"/>
  </register>
  <register offset="0x14" width="32" name="CH0S" description="Channel n Status register">
    <alias type="CMSIS" value="CH[0].S"/>
    <bit_field offset="0" width="8" name="ERR" access="RW" reset_value="0" description="PDB Channel Sequence Error Flags">
      <alias type="CMSIS" value="PDB_S_ERR(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <bit_field offset="16" width="8" name="CF" access="RW" reset_value="0" description="PDB Channel Flags">
      <alias type="CMSIS" value="PDB_S_CF(x)"/>
    </bit_field>
    <reserved_bit_field offset="24" width="8" reset_value="0"/>
  </register>
  <register offset="0x18" width="32" name="CH0DLY0" description="Channel n Delay 0 register">
    <alias type="CMSIS" value="CH[0].DLY[0]"/>
    <bit_field offset="0" width="16" name="DLY" access="RW" reset_value="0" description="PDB Channel Delay">
      <alias type="CMSIS" value="PDB_DLY_DLY(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x1C" width="32" name="CH0DLY1" description="Channel n Delay 1 register">
    <alias type="CMSIS" value="CH[0].DLY[1]"/>
    <bit_field offset="0" width="16" name="DLY" access="RW" reset_value="0" description="PDB Channel Delay">
      <alias type="CMSIS" value="PDB_DLY_DLY(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x38" width="32" name="CH1C1" description="Channel n Control register 1">
    <alias type="CMSIS" value="CH[1].C1"/>
    <bit_field offset="0" width="8" name="EN" access="RW" reset_value="0" description="PDB Channel Pre-Trigger Enable">
      <alias type="CMSIS" value="PDB_C1_EN(x)"/>
    </bit_field>
    <bit_field offset="8" width="8" name="TOS" access="RW" reset_value="0" description="PDB Channel Pre-Trigger Output Select">
      <alias type="CMSIS" value="PDB_C1_TOS(x)"/>
    </bit_field>
    <bit_field offset="16" width="8" name="BB" access="RW" reset_value="0" description="PDB Channel Pre-Trigger Back-to-Back Operation Enable">
      <alias type="CMSIS" value="PDB_C1_BB(x)"/>
    </bit_field>
    <reserved_bit_field offset="24" width="8" reset_value="0"/>
  </register>
  <register offset="0x3C" width="32" name="CH1S" description="Channel n Status register">
    <alias type="CMSIS" value="CH[1].S"/>
    <bit_field offset="0" width="8" name="ERR" access="RW" reset_value="0" description="PDB Channel Sequence Error Flags">
      <alias type="CMSIS" value="PDB_S_ERR(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <bit_field offset="16" width="8" name="CF" access="RW" reset_value="0" description="PDB Channel Flags">
      <alias type="CMSIS" value="PDB_S_CF(x)"/>
    </bit_field>
    <reserved_bit_field offset="24" width="8" reset_value="0"/>
  </register>
  <register offset="0x40" width="32" name="CH1DLY0" description="Channel n Delay 0 register">
    <alias type="CMSIS" value="CH[1].DLY[0]"/>
    <bit_field offset="0" width="16" name="DLY" access="RW" reset_value="0" description="PDB Channel Delay">
      <alias type="CMSIS" value="PDB_DLY_DLY(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x44" width="32" name="CH1DLY1" description="Channel n Delay 1 register">
    <alias type="CMSIS" value="CH[1].DLY[1]"/>
    <bit_field offset="0" width="16" name="DLY" access="RW" reset_value="0" description="PDB Channel Delay">
      <alias type="CMSIS" value="PDB_DLY_DLY(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x190" width="32" name="POEN" description="Pulse-Out n Enable register">
    <alias type="CMSIS" value="POEN"/>
    <alias type="id" value="PO0EN"/>
    <bit_field offset="0" width="8" name="POEN" access="RW" reset_value="0" description="PDB Pulse-Out Enable">
      <alias type="CMSIS" value="PDB_POEN_POEN(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x194" width="32" name="PO0DLY" description="Pulse-Out n Delay register">
    <alias type="CMSIS" value="PODLY[0]"/>
    <bit_field offset="0" width="16" name="DLY2" access="RW" reset_value="0" description="PDB Pulse-Out Delay 2">
      <alias type="CMSIS" value="PDB_PODLY_DLY2(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="DLY1" access="RW" reset_value="0" description="PDB Pulse-Out Delay 1">
      <alias type="CMSIS" value="PDB_PODLY_DLY1(x)"/>
    </bit_field>
  </register>
  <register offset="0x198" width="32" name="PO1DLY" description="Pulse-Out n Delay register">
    <alias type="CMSIS" value="PODLY[1]"/>
    <bit_field offset="0" width="16" name="DLY2" access="RW" reset_value="0" description="PDB Pulse-Out Delay 2">
      <alias type="CMSIS" value="PDB_PODLY_DLY2(x)"/>
    </bit_field>
    <bit_field offset="16" width="16" name="DLY1" access="RW" reset_value="0" description="PDB Pulse-Out Delay 1">
      <alias type="CMSIS" value="PDB_PODLY_DLY1(x)"/>
    </bit_field>
  </register>
</regs:peripheral>