# pipelined-arch-processor
A 5-stage pipelined CPU implemented in VHDL with full hazard handling (forwarding, stalls, simple branch handling), a custom 32-bit ISA and instruction format, and a Python assembler that converts human-readable assembly into machine code for simulation and synthesis.
