$date
	Sat Nov 16 10:20:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 32 ! result [31:0] $end
$var parameter 32 " DURATION $end
$var reg 3 # ALUControl [2:0] $end
$var reg 1 $ clk $end
$var reg 32 % srcA [31:0] $end
$var reg 32 & srcB [31:0] $end
$scope module UUT $end
$var wire 3 ' ALUControl [2:0] $end
$var wire 32 ( result [31:0] $end
$var wire 32 ) srcA [31:0] $end
$var wire 32 * srcB [31:0] $end
$var reg 32 + aux [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx +
b1 *
b10 )
bx (
bx '
b1 &
b10 %
0$
bx #
bx !
$end
#50000
1$
#100000
b11 !
b11 (
b11 +
0$
b0 #
b0 '
#150000
1$
#200000
b1 !
b1 (
b1 +
0$
b1 #
b1 '
#250000
1$
#300000
b0 !
b0 (
b0 +
0$
b10 #
b10 '
#350000
1$
#400000
b11 !
b11 (
b11 +
0$
b11 #
b11 '
#450000
1$
#500000
b0 !
b0 (
b0 +
0$
b101 #
b101 '
#550000
1$
#600000
0$
#650000
1$
#700000
0$
#750000
1$
#800000
0$
#850000
1$
#900000
0$
#950000
1$
#1000000
0$
#1050000
1$
#1100000
0$
#1150000
1$
#1200000
0$
#1250000
1$
#1300000
0$
#1350000
1$
#1400000
0$
#1450000
1$
#1500000
0$
