

================================================================
== Vivado HLS Report for 'Duplicate'
================================================================
* Date:           Tue Dec  4 09:50:23 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     4.520|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  77521|    1|  77521|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  77520|  3 ~ 323 |          -|          -| 0 ~ 240 |    no    |
        | + loop_width  |    0|    320|         2|          1|          1| 0 ~ 320 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     124|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     114|
|Register         |        -|      -|     168|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     168|     238|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_117_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_128_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond8_i_fu_112_p2             |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_i_fu_123_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 124|         134|          72|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |dst1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |dst2_data_stream_V_blk_n  |   9|          2|    1|          2|
    |src_cols_V_blk_n          |   9|          2|    1|          2|
    |src_data_stream_V_blk_n   |   9|          2|    1|          2|
    |src_rows_V_blk_n          |   9|          2|    1|          2|
    |t_V_5_reg_101             |   9|          2|   32|         64|
    |t_V_reg_90                |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 114|         24|   72|        148|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_V_reg_139           |  32|   0|   32|          0|
    |exitcond_i_reg_153       |   1|   0|    1|          0|
    |i_V_reg_148              |  32|   0|   32|          0|
    |rows_V_reg_134           |  32|   0|   32|          0|
    |t_V_5_reg_101            |  32|   0|   32|          0|
    |t_V_reg_90               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 168|   0|  168|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      Duplicate     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      Duplicate     | return value |
|src_rows_V_dout            |  in |   32|   ap_fifo  |     src_rows_V     |    pointer   |
|src_rows_V_empty_n         |  in |    1|   ap_fifo  |     src_rows_V     |    pointer   |
|src_rows_V_read            | out |    1|   ap_fifo  |     src_rows_V     |    pointer   |
|src_cols_V_dout            |  in |   32|   ap_fifo  |     src_cols_V     |    pointer   |
|src_cols_V_empty_n         |  in |    1|   ap_fifo  |     src_cols_V     |    pointer   |
|src_cols_V_read            | out |    1|   ap_fifo  |     src_cols_V     |    pointer   |
|src_data_stream_V_dout     |  in |   16|   ap_fifo  |  src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  |  src_data_stream_V |    pointer   |
|dst1_data_stream_V_din     | out |   16|   ap_fifo  | dst1_data_stream_V |    pointer   |
|dst1_data_stream_V_full_n  |  in |    1|   ap_fifo  | dst1_data_stream_V |    pointer   |
|dst1_data_stream_V_write   | out |    1|   ap_fifo  | dst1_data_stream_V |    pointer   |
|dst2_data_stream_V_din     | out |   16|   ap_fifo  | dst2_data_stream_V |    pointer   |
|dst2_data_stream_V_full_n  |  in |    1|   ap_fifo  | dst2_data_stream_V |    pointer   |
|dst2_data_stream_V_write   | out |    1|   ap_fifo  | dst2_data_stream_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8_i)
3 --> 
	5  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dst2_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %dst1_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.26ns)   --->   "%rows_V = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_rows_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1493]   --->   Operation 11 'read' 'rows_V' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (2.26ns)   --->   "%cols_V = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_cols_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1493]   --->   Operation 12 'read' 'cols_V' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %4 ]"   --->   Operation 14 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.31ns)   --->   "%exitcond8_i = icmp eq i32 %t_V, %rows_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501]   --->   Operation 15 'icmp' 'exitcond8_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 240, i64 0)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501]   --->   Operation 17 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond8_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501]   --->   Operation 19 'specloopname' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501]   --->   Operation 20 'specregionbegin' 'tmp_i' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502]   --->   Operation 21 'br' <Predicate = (!exitcond8_i)> <Delay = 0.97>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 22 'ret' <Predicate = (exitcond8_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.57>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%t_V_5 = phi i32 [ 0, %1 ], [ %j_V, %3 ]"   --->   Operation 23 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.31ns)   --->   "%exitcond_i = icmp eq i32 %t_V_5, %cols_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502]   --->   Operation 24 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 320, i64 0)"   --->   Operation 25 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_5, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502]   --->   Operation 26 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %4, label %3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502]   --->   Operation 28 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_151_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502]   --->   Operation 29 'specregionbegin' 'tmp_151_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1504]   --->   Operation 30 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_152_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str33)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505]   --->   Operation 31 'specregionbegin' 'tmp_152_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505]   --->   Operation 32 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.26ns)   --->   "%tmp = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %src_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505]   --->   Operation 33 'read' 'tmp' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str33, i32 %tmp_152_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1505]   --->   Operation 34 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_153_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str43)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506]   --->   Operation 35 'specregionbegin' 'tmp_153_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506]   --->   Operation 36 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %dst1_data_stream_V, i16 %tmp)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506]   --->   Operation 37 'write' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_278 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str43, i32 %tmp_153_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1506]   --->   Operation 38 'specregionend' 'empty_278' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_155_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str43)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507]   --->   Operation 39 'specregionbegin' 'tmp_155_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507]   --->   Operation 40 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %dst2_data_stream_V, i16 %tmp)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507]   --->   Operation 41 'write' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_279 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str43, i32 %tmp_155_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1507]   --->   Operation 42 'specregionend' 'empty_279' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_280 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_151_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1508]   --->   Operation 43 'specregionend' 'empty_280' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1502]   --->   Operation 44 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_281 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1509]   --->   Operation 45 'specregionend' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:1501]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst2_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specinterface    ) [ 000000]
StgValue_7  (specinterface    ) [ 000000]
StgValue_8  (specinterface    ) [ 000000]
StgValue_9  (specinterface    ) [ 000000]
StgValue_10 (specinterface    ) [ 000000]
rows_V      (read             ) [ 001111]
cols_V      (read             ) [ 001111]
StgValue_13 (br               ) [ 011111]
t_V         (phi              ) [ 001000]
exitcond8_i (icmp             ) [ 001111]
StgValue_16 (speclooptripcount) [ 000000]
i_V         (add              ) [ 011111]
StgValue_18 (br               ) [ 000000]
StgValue_19 (specloopname     ) [ 000000]
tmp_i       (specregionbegin  ) [ 000111]
StgValue_21 (br               ) [ 001111]
StgValue_22 (ret              ) [ 000000]
t_V_5       (phi              ) [ 000100]
exitcond_i  (icmp             ) [ 001111]
StgValue_25 (speclooptripcount) [ 000000]
j_V         (add              ) [ 001111]
StgValue_27 (br               ) [ 000000]
StgValue_28 (specloopname     ) [ 000000]
tmp_151_i   (specregionbegin  ) [ 000000]
StgValue_30 (specpipeline     ) [ 000000]
tmp_152_i   (specregionbegin  ) [ 000000]
StgValue_32 (specprotocol     ) [ 000000]
tmp         (read             ) [ 000000]
empty       (specregionend    ) [ 000000]
tmp_153_i   (specregionbegin  ) [ 000000]
StgValue_36 (specprotocol     ) [ 000000]
StgValue_37 (write            ) [ 000000]
empty_278   (specregionend    ) [ 000000]
tmp_155_i   (specregionbegin  ) [ 000000]
StgValue_40 (specprotocol     ) [ 000000]
StgValue_41 (write            ) [ 000000]
empty_279   (specregionend    ) [ 000000]
empty_280   (specregionend    ) [ 000000]
StgValue_44 (br               ) [ 001111]
empty_281   (specregionend    ) [ 000000]
StgValue_46 (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst1_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst2_data_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst2_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="rows_V_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="cols_V_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="StgValue_37_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="16" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="StgValue_41_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/4 "/>
</bind>
</comp>

<comp id="90" class="1005" name="t_V_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="t_V_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="t_V_5_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="t_V_5_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="exitcond8_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8_i/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_V_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="exitcond_i_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="rows_V_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_V "/>
</bind>
</comp>

<comp id="139" class="1005" name="cols_V_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2"/>
<pin id="141" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_V "/>
</bind>
</comp>

<comp id="144" class="1005" name="exitcond8_i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8_i "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_V_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="153" class="1005" name="exitcond_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="157" class="1005" name="j_V_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="54" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="68" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="68" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="94" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="94" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="105" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="105" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="56" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="142"><net_src comp="62" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="147"><net_src comp="112" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="117" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="156"><net_src comp="123" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="128" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst1_data_stream_V | {4 }
	Port: dst2_data_stream_V | {4 }
 - Input state : 
	Port: Duplicate : src_rows_V | {1 }
	Port: Duplicate : src_cols_V | {1 }
	Port: Duplicate : src_data_stream_V | {4 }
	Port: Duplicate : dst1_data_stream_V | {}
  - Chain level:
	State 1
	State 2
		exitcond8_i : 1
		i_V : 1
		StgValue_18 : 2
	State 3
		exitcond_i : 1
		j_V : 1
		StgValue_27 : 2
	State 4
		empty : 1
		empty_278 : 1
		empty_279 : 1
		empty_280 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_V_fu_117       |    0    |    39   |
|          |        j_V_fu_128       |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |    exitcond8_i_fu_112   |    0    |    18   |
|          |    exitcond_i_fu_123    |    0    |    18   |
|----------|-------------------------|---------|---------|
|          |    rows_V_read_fu_56    |    0    |    0    |
|   read   |    cols_V_read_fu_62    |    0    |    0    |
|          |      tmp_read_fu_68     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_37_write_fu_74 |    0    |    0    |
|          | StgValue_41_write_fu_82 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   114   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   cols_V_reg_139  |   32   |
|exitcond8_i_reg_144|    1   |
| exitcond_i_reg_153|    1   |
|    i_V_reg_148    |   32   |
|    j_V_reg_157    |   32   |
|   rows_V_reg_134  |   32   |
|   t_V_5_reg_101   |   32   |
|     t_V_reg_90    |   32   |
+-------------------+--------+
|       Total       |   194  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   114  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   194  |    -   |
+-----------+--------+--------+
|   Total   |   194  |   114  |
+-----------+--------+--------+
