#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15461ca30 .scope module, "bist_testbench" "bist_testbench" 2 76;
 .timescale 0 0;
P_0x154625680 .param/l "CLK_CYCLES" 1 2 78, +C4<00000000000000000000000000011111>;
P_0x1546256c0 .param/l "CLK_PERIOD" 1 2 78, +C4<00000000000000000000000001100100>;
P_0x154625700 .param/l "RST_PULSE" 1 2 78, +C4<00000000000000000000000000011001>;
v0x15463bd60_0 .var "clk", 0 0;
v0x15463be00_0 .var "rst_b", 0 0;
v0x15463bea0_0 .net "sig", 3 0, L_0x15463d680;  1 drivers
S_0x154623f80 .scope module, "bist_inst" "bist" 2 83, 2 1 0, S_0x15461ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /OUTPUT 4 "sig";
v0x15463b9b0_0 .net "clk", 0 0, v0x15463bd60_0;  1 drivers
v0x15463ba50_0 .net "o", 0 0, L_0x15463cf40;  1 drivers
v0x15463bb30_0 .net "q", 4 0, L_0x15463c710;  1 drivers
v0x15463bc00_0 .net "rst_b", 0 0, v0x15463be00_0;  1 drivers
v0x15463bc90_0 .net "sig", 3 0, L_0x15463d680;  alias, 1 drivers
S_0x15460dc50 .scope module, "check_inst" "check" 2 10, 2 49 0, S_0x154623f80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i";
    .port_info 1 /OUTPUT 1 "o";
L_0x15463cf40 .functor AND 1, L_0x15463ca90, L_0x15463ce60, C4<1>, C4<1>;
v0x1546292f0_0 .net *"_ivl_1", 0 0, L_0x15463c840;  1 drivers
v0x154636830_0 .net *"_ivl_11", 0 0, L_0x15463cbb0;  1 drivers
v0x1546368e0_0 .net *"_ivl_12", 31 0, L_0x15463cc50;  1 drivers
L_0x158078208 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1546369a0_0 .net *"_ivl_15", 30 0, L_0x158078208;  1 drivers
L_0x158078250 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x154636a50_0 .net/2u *"_ivl_16", 31 0, L_0x158078250;  1 drivers
v0x154636b40_0 .net *"_ivl_18", 0 0, L_0x15463ce60;  1 drivers
v0x154636be0_0 .net *"_ivl_2", 31 0, L_0x15463c900;  1 drivers
L_0x158078178 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154636c90_0 .net *"_ivl_5", 30 0, L_0x158078178;  1 drivers
L_0x1580781c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154636d40_0 .net/2u *"_ivl_6", 31 0, L_0x1580781c0;  1 drivers
v0x154636e50_0 .net *"_ivl_8", 0 0, L_0x15463ca90;  1 drivers
v0x154636ef0_0 .net "i", 4 0, L_0x15463c710;  alias, 1 drivers
v0x154636fa0_0 .net "o", 0 0, L_0x15463cf40;  alias, 1 drivers
L_0x15463c840 .part L_0x15463c710, 1, 1;
L_0x15463c900 .concat [ 1 31 0 0], L_0x15463c840, L_0x158078178;
L_0x15463ca90 .cmp/eq 32, L_0x15463c900, L_0x1580781c0;
L_0x15463cbb0 .part L_0x15463c710, 0, 1;
L_0x15463cc50 .concat [ 1 31 0 0], L_0x15463cbb0, L_0x158078208;
L_0x15463ce60 .cmp/eq 32, L_0x15463cc50, L_0x158078250;
S_0x154637070 .scope module, "lfsr5b_inst" "lfsr5b" 2 9, 2 33 0, S_0x154623f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /OUTPUT 5 "q";
L_0x15463c330 .functor XOR 1, L_0x15463c1b0, L_0x15463c270, C4<0>, C4<0>;
v0x154639430_0 .net *"_ivl_15", 0 0, L_0x15463c1b0;  1 drivers
v0x1546394c0_0 .net *"_ivl_17", 0 0, L_0x15463c270;  1 drivers
v0x154639550_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x1546395e0_0 .net "q", 4 0, L_0x15463c710;  alias, 1 drivers
v0x154639690_0 .net "rst_b", 0 0, v0x15463be00_0;  alias, 1 drivers
L_0x15463bf70 .part L_0x15463c710, 4, 1;
L_0x15463c050 .part L_0x15463c710, 0, 1;
L_0x15463c1b0 .part L_0x15463c710, 1, 1;
L_0x15463c270 .part L_0x15463c710, 4, 1;
L_0x15463c460 .part L_0x15463c710, 2, 1;
L_0x15463c570 .part L_0x15463c710, 3, 1;
LS_0x15463c710_0_0 .concat8 [ 1 1 1 1], v0x154637690_0, v0x154637d20_0, v0x1546383f0_0, v0x154638a60_0;
LS_0x15463c710_0_4 .concat8 [ 1 0 0 0], v0x154639170_0;
L_0x15463c710 .concat8 [ 4 1 0 0], LS_0x15463c710_0_0, LS_0x15463c710_0_4;
S_0x154637280 .scope module, "d0" "d_ff" 2 40, 2 16 0, S_0x154637070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x154637550_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x1546375f0_0 .net "d", 0 0, L_0x15463bf70;  1 drivers
v0x154637690_0 .var "q", 0 0;
L_0x158078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x154637740_0 .net "rst_b", 0 0, L_0x158078010;  1 drivers
v0x1546377e0_0 .net "set_b", 0 0, v0x15463be00_0;  alias, 1 drivers
E_0x1546374f0/0 .event negedge, v0x1546377e0_0, v0x154637740_0;
E_0x1546374f0/1 .event posedge, v0x154637550_0;
E_0x1546374f0 .event/or E_0x1546374f0/0, E_0x1546374f0/1;
S_0x154637940 .scope module, "d1" "d_ff" 2 41, 2 16 0, S_0x154637070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x154637be0_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x154637c90_0 .net "d", 0 0, L_0x15463c050;  1 drivers
v0x154637d20_0 .var "q", 0 0;
L_0x158078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x154637dd0_0 .net "rst_b", 0 0, L_0x158078058;  1 drivers
v0x154637e70_0 .net "set_b", 0 0, v0x15463be00_0;  alias, 1 drivers
E_0x154637b80/0 .event negedge, v0x1546377e0_0, v0x154637dd0_0;
E_0x154637b80/1 .event posedge, v0x154637550_0;
E_0x154637b80 .event/or E_0x154637b80/0, E_0x154637b80/1;
S_0x154637fb0 .scope module, "d2" "d_ff" 2 42, 2 16 0, S_0x154637070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x154638270_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x154638350_0 .net "d", 0 0, L_0x15463c330;  1 drivers
v0x1546383f0_0 .var "q", 0 0;
L_0x1580780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x154638480_0 .net "rst_b", 0 0, L_0x1580780a0;  1 drivers
v0x154638520_0 .net "set_b", 0 0, v0x15463be00_0;  alias, 1 drivers
E_0x154638210/0 .event negedge, v0x1546377e0_0, v0x154638480_0;
E_0x154638210/1 .event posedge, v0x154637550_0;
E_0x154638210 .event/or E_0x154638210/0, E_0x154638210/1;
S_0x154638690 .scope module, "d3" "d_ff" 2 43, 2 16 0, S_0x154637070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x154638930_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x1546389c0_0 .net "d", 0 0, L_0x15463c460;  1 drivers
v0x154638a60_0 .var "q", 0 0;
L_0x1580780e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x154638b10_0 .net "rst_b", 0 0, L_0x1580780e8;  1 drivers
v0x154638bb0_0 .net "set_b", 0 0, v0x15463be00_0;  alias, 1 drivers
E_0x1546388d0/0 .event negedge, v0x1546377e0_0, v0x154638b10_0;
E_0x1546388d0/1 .event posedge, v0x154637550_0;
E_0x1546388d0 .event/or E_0x1546388d0/0, E_0x1546388d0/1;
S_0x154638d00 .scope module, "d4" "d_ff" 2 44, 2 16 0, S_0x154637070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x154638fc0_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x1546390d0_0 .net "d", 0 0, L_0x15463c570;  1 drivers
v0x154639170_0 .var "q", 0 0;
L_0x158078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x154639200_0 .net "rst_b", 0 0, L_0x158078130;  1 drivers
v0x154639290_0 .net "set_b", 0 0, v0x15463be00_0;  alias, 1 drivers
E_0x154638f80/0 .event negedge, v0x1546377e0_0, v0x154639200_0;
E_0x154638f80/1 .event posedge, v0x154637550_0;
E_0x154638f80 .event/or E_0x154638f80/0, E_0x154638f80/1;
S_0x154639780 .scope module, "sisr4b_inst" "sisr4b" 2 11, 2 63 0, S_0x154623f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "i";
    .port_info 3 /OUTPUT 4 "q";
L_0x15463d0d0 .functor XOR 1, L_0x15463cf40, L_0x15463d030, C4<0>, C4<0>;
L_0x15463d3c0 .functor XOR 1, L_0x15463d1c0, L_0x15463d300, C4<0>, C4<0>;
v0x15463b4e0_0 .net *"_ivl_11", 0 0, L_0x15463d1c0;  1 drivers
v0x15463b580_0 .net *"_ivl_13", 0 0, L_0x15463d300;  1 drivers
v0x15463b620_0 .net *"_ivl_3", 0 0, L_0x15463d030;  1 drivers
v0x15463b6c0_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x15463b750_0 .net "i", 0 0, L_0x15463cf40;  alias, 1 drivers
v0x15463b820_0 .net "q", 3 0, L_0x15463d680;  alias, 1 drivers
v0x15463b8c0_0 .net "rst_b", 0 0, v0x15463be00_0;  alias, 1 drivers
L_0x15463d030 .part L_0x15463d680, 3, 1;
L_0x15463d1c0 .part L_0x15463d680, 0, 1;
L_0x15463d300 .part L_0x15463d680, 3, 1;
L_0x15463d4d0 .part L_0x15463d680, 1, 1;
L_0x15463d590 .part L_0x15463d680, 2, 1;
L_0x15463d680 .concat8 [ 1 1 1 1], v0x154639de0_0, v0x15463a450_0, v0x15463abd0_0, v0x15463b240_0;
S_0x1546399c0 .scope module, "d0" "d_ff" 2 68, 2 16 0, S_0x154639780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x154639ca0_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x154639d40_0 .net "d", 0 0, L_0x15463d0d0;  1 drivers
v0x154639de0_0 .var "q", 0 0;
v0x154639e90_0 .net "rst_b", 0 0, v0x15463be00_0;  alias, 1 drivers
L_0x158078298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x154639f20_0 .net "set_b", 0 0, L_0x158078298;  1 drivers
E_0x154639c30/0 .event negedge, v0x154639f20_0, v0x1546377e0_0;
E_0x154639c30/1 .event posedge, v0x154637550_0;
E_0x154639c30 .event/or E_0x154639c30/0, E_0x154639c30/1;
S_0x15463a080 .scope module, "d1" "d_ff" 2 69, 2 16 0, S_0x154639780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x15463a320_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x15463a3b0_0 .net "d", 0 0, L_0x15463d3c0;  1 drivers
v0x15463a450_0 .var "q", 0 0;
v0x15463a500_0 .net "rst_b", 0 0, v0x15463be00_0;  alias, 1 drivers
L_0x1580782e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15463a590_0 .net "set_b", 0 0, L_0x1580782e0;  1 drivers
E_0x15463a2c0/0 .event negedge, v0x15463a590_0, v0x1546377e0_0;
E_0x15463a2c0/1 .event posedge, v0x154637550_0;
E_0x15463a2c0 .event/or E_0x15463a2c0/0, E_0x15463a2c0/1;
S_0x15463a6f0 .scope module, "d2" "d_ff" 2 70, 2 16 0, S_0x154639780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x15463a990_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x15463ab30_0 .net "d", 0 0, L_0x15463d4d0;  1 drivers
v0x15463abd0_0 .var "q", 0 0;
v0x15463ac60_0 .net "rst_b", 0 0, v0x15463be00_0;  alias, 1 drivers
L_0x158078328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15463adf0_0 .net "set_b", 0 0, L_0x158078328;  1 drivers
E_0x15463a930/0 .event negedge, v0x15463adf0_0, v0x1546377e0_0;
E_0x15463a930/1 .event posedge, v0x154637550_0;
E_0x15463a930 .event/or E_0x15463a930/0, E_0x15463a930/1;
S_0x15463ae80 .scope module, "d3" "d_ff" 2 71, 2 16 0, S_0x154639780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "set_b";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x15463b100_0 .net "clk", 0 0, v0x15463bd60_0;  alias, 1 drivers
v0x15463b1a0_0 .net "d", 0 0, L_0x15463d590;  1 drivers
v0x15463b240_0 .var "q", 0 0;
v0x15463b2f0_0 .net "rst_b", 0 0, v0x15463be00_0;  alias, 1 drivers
L_0x158078370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15463b380_0 .net "set_b", 0 0, L_0x158078370;  1 drivers
E_0x15463b0c0/0 .event negedge, v0x15463b380_0, v0x1546377e0_0;
E_0x15463b0c0/1 .event posedge, v0x154637550_0;
E_0x15463b0c0 .event/or E_0x15463b0c0/0, E_0x15463b0c0/1;
    .scope S_0x154637280;
T_0 ;
    %wait E_0x1546374f0;
    %load/vec4 v0x154637740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154637690_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1546377e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154637690_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1546375f0_0;
    %assign/vec4 v0x154637690_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x154637940;
T_1 ;
    %wait E_0x154637b80;
    %load/vec4 v0x154637dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154637d20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x154637e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154637d20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x154637c90_0;
    %assign/vec4 v0x154637d20_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x154637fb0;
T_2 ;
    %wait E_0x154638210;
    %load/vec4 v0x154638480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1546383f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x154638520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1546383f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x154638350_0;
    %assign/vec4 v0x1546383f0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x154638690;
T_3 ;
    %wait E_0x1546388d0;
    %load/vec4 v0x154638b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154638a60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x154638bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154638a60_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1546389c0_0;
    %assign/vec4 v0x154638a60_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x154638d00;
T_4 ;
    %wait E_0x154638f80;
    %load/vec4 v0x154639200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154639170_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x154639290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154639170_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1546390d0_0;
    %assign/vec4 v0x154639170_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1546399c0;
T_5 ;
    %wait E_0x154639c30;
    %load/vec4 v0x154639e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154639de0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x154639f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154639de0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x154639d40_0;
    %assign/vec4 v0x154639de0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15463a080;
T_6 ;
    %wait E_0x15463a2c0;
    %load/vec4 v0x15463a500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463a450_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15463a590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15463a450_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x15463a3b0_0;
    %assign/vec4 v0x15463a450_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15463a6f0;
T_7 ;
    %wait E_0x15463a930;
    %load/vec4 v0x15463ac60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463abd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15463adf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15463abd0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x15463ab30_0;
    %assign/vec4 v0x15463abd0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15463ae80;
T_8 ;
    %wait E_0x15463b0c0;
    %load/vec4 v0x15463b2f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15463b240_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x15463b380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15463b240_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x15463b1a0_0;
    %assign/vec4 v0x15463b240_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15461ca30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15463bd60_0, 0, 1;
    %pushi/vec4 62, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x15463bd60_0;
    %inv;
    %store/vec4 v0x15463bd60_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x15461ca30;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15463be00_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15463be00_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x15461ca30;
T_11 ;
    %vpi_call 2 99 "$display", "Time sig[3] sig[2] sig[1] sig[0]" {0 0 0};
    %vpi_call 2 100 "$monitor", "%d %b %b %b %b", $time, &PV<v0x15463bea0_0, 3, 1>, &PV<v0x15463bea0_0, 2, 1>, &PV<v0x15463bea0_0, 1, 1>, &PV<v0x15463bea0_0, 0, 1> {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "bist.v";
