// Seed: 3738765652
module module_0 (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4
);
  reg id_6;
  final begin : LABEL_0
    id_6 <= 1 & 1;
  end
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1
    , id_7,
    input tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wire id_5
);
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_2,
      id_5
  );
  assign modCall_1.type_1 = 0;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wand id_3 = 1;
  wire id_4;
  assign id_2 = id_4;
  id_5(
      .id_0(1), .id_1(), .id_2(id_3), .id_3()
  );
  wire id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  wire id_5;
  not primCall (id_4, id_2);
  wire id_6;
endmodule
