
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _096_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     7    0.02    0.11    0.08    2.08 ^ rst (in)
                                         rst (net)
                  0.11    0.00    2.08 ^ _052_/A (sky130_fd_sc_hd__buf_1)
    10    0.05    0.55    0.47    2.55 ^ _052_/X (sky130_fd_sc_hd__buf_1)
                                         _020_ (net)
                  0.55    0.00    2.55 ^ _054_/A (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.08    0.08    2.63 v _054_/Y (sky130_fd_sc_hd__nor2_2)
                                         _022_ (net)
                  0.08    0.00    2.63 v _055_/B1 (sky130_fd_sc_hd__o21a_2)
     1    0.00    0.03    0.13    2.75 v _055_/X (sky130_fd_sc_hd__o21a_2)
                                         _000_ (net)
                  0.03    0.00    2.75 v _096_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.75   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _096_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  6.92   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 66 unannotated drivers.
 clk
 rst
 _048_/X
 _049_/X
 _050_/X
 _051_/X
 _052_/X
 _053_/X
 _054_/Y
 _055_/X
 _056_/X
 _057_/X
 _058_/Y
 _059_/X
 _060_/Y
 _061_/X
 _062_/Y
 _063_/X
 _064_/Y
 _065_/X
 _066_/X
 _067_/Y
 _068_/X
 _069_/Y
 _070_/X
 _071_/Y
 _072_/X
 _073_/Y
 _074_/Y
 _075_/X
 _076_/Y
 _077_/X
 _078_/X
 _079_/X
 _080_/X
 _081_/X
 _082_/X
 _083_/X
 _084_/Y
 _085_/Y
 _086_/X
 _087_/X
 _088_/Y
 _089_/Y
 _090_/Y
 _091_/X
 _092_/Y
 _093_/X
 _094_/Y
 _095_/Y
 _096_/Q
 _097_/Q
 _098_/Q
 _099_/Q
 _100_/Q
 _101_/Q
 _102_/Q
 _103_/Q
 _104_/Q
 _105_/Q
 _106_/Q
 _107_/Q
 _108_/Q
 _109_/Q
 _110_/Q
 _111_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
