$date
	Wed Oct 23 15:46:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bitcell_tb $end
$var wire 1 ! outp $end
$var reg 1 " inp $end
$var reg 1 # inpn $end
$var reg 1 $ re $end
$var reg 1 % ren $end
$var reg 1 & we $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
0$
1#
0"
z!
$end
#5
0%
x!
1$
#10
1%
z!
0$
#15
1&
0#
1"
#20
0&
#25
1#
0"
#30
1!
0%
1$
#35
1&
z!
1%
0$
#40
0&
#45
0%
0!
1$
#50
1%
z!
0$
#55
