#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ee263ed3e0 .scope module, "shift_test" "shift_test" 2 1;
 .timescale 0 0;
v000002ee2647fa00_0 .var "clk", 0 0;
v000002ee2647faa0_0 .var "clr", 0 0;
v000002ee2647fb40_0 .var "in", 0 0;
v000002ee2647fbe0_0 .net "out", 0 0, v000002ee2647f820_0;  1 drivers
v000002ee2647fc80_0 .net "out1", 0 0, v000002ee264030e0_0;  1 drivers
v000002ee2647fd20_0 .net "out2", 0 0, v000002ee263ed700_0;  1 drivers
v000002ee2647fdc0_0 .net "out3", 0 0, v000002ee263ed7a0_0;  1 drivers
S_000002ee263ed570 .scope module, "DUT" "shiftreg_4bit" 2 4, 3 1 0, S_000002ee263ed3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /OUTPUT 1 "E";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 1 "D";
v000002ee263eab30_0 .net "A", 0 0, v000002ee2647fb40_0;  1 drivers
v000002ee264030e0_0 .var "B", 0 0;
v000002ee263ed700_0 .var "C", 0 0;
v000002ee263ed7a0_0 .var "D", 0 0;
v000002ee2647f820_0 .var "E", 0 0;
v000002ee2647f8c0_0 .net "clear", 0 0, v000002ee2647faa0_0;  1 drivers
v000002ee2647f960_0 .net "clock", 0 0, v000002ee2647fa00_0;  1 drivers
E_000002ee2643a5e0/0 .event negedge, v000002ee2647f8c0_0;
E_000002ee2643a5e0/1 .event posedge, v000002ee2647f960_0;
E_000002ee2643a5e0 .event/or E_000002ee2643a5e0/0, E_000002ee2643a5e0/1;
    .scope S_000002ee263ed570;
T_0 ;
    %wait E_000002ee2643a5e0;
    %load/vec4 v000002ee2647f8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ee264030e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ee263ed700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ee263ed7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ee2647f820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ee263ed7a0_0;
    %assign/vec4 v000002ee2647f820_0, 0;
    %load/vec4 v000002ee263ed700_0;
    %assign/vec4 v000002ee263ed7a0_0, 0;
    %load/vec4 v000002ee264030e0_0;
    %assign/vec4 v000002ee263ed700_0, 0;
    %load/vec4 v000002ee263eab30_0;
    %assign/vec4 v000002ee264030e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ee263ed3e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ee2647fa00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ee2647faa0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ee2647faa0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000002ee263ed3e0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000002ee2647fa00_0;
    %inv;
    %store/vec4 v000002ee2647fa00_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002ee263ed3e0;
T_3 ;
    %delay 2, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ee2647fb40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ee2647fb40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ee2647fb40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ee2647fb40_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_000002ee263ed3e0;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "shift.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002ee263ed3e0 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\shift_tb.v";
    ".\shift.v";
