// Seed: 1479440150
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  assign id_1 = 1;
  initial begin
    id_1 = 1;
  end
  assign id_1 = ~id_2;
  type_0 id_4 (
      1,
      1
  );
  logic id_5;
endmodule
