{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637877734631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637877734632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 00:02:14 2021 " "Processing started: Fri Nov 26 00:02:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637877734632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637877734632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637877734632 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1637877736158 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mips.vhd 2 1 " "Using design file mips.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-bdf_type " "Found design unit 1: mips-bdf_type" {  } { { "mips.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738405 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738405 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "mips " "Found the following files while searching for definition of entity \"mips\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "mips.bdf " "File: mips.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Quartus II" 0 -1 1637877738407 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Quartus II" 0 -1 1637877738407 "|mips"}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637877738426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-RTL " "Found design unit 1: alu-RTL" {  } { { "alu.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738474 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738474 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:b2v_alu " "Elaborating entity \"alu\" for hierarchy \"alu:b2v_alu\"" {  } { { "mips.vhd" "b2v_alu" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877738481 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aludec.vhd 2 1 " "Using design file aludec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-RTL " "Found design unit 1: aludec-RTL" {  } { { "aludec.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/aludec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738524 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/aludec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738524 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec aludec:b2v_aludec " "Elaborating entity \"aludec\" for hierarchy \"aludec:b2v_aludec\"" {  } { { "mips.vhd" "b2v_aludec" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877738528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_32.vhd 2 1 " "Using design file mux4_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_32-RTL " "Found design unit 1: mux4_32-RTL" {  } { { "mux4_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux4_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738581 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_32 " "Found entity 1: mux4_32" {  } { { "mux4_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux4_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738581 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_32 mux4_32:b2v_b_mux " "Elaborating entity \"mux4_32\" for hierarchy \"mux4_32:b2v_b_mux\"" {  } { { "mips.vhd" "b2v_b_mux" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877738588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 2 1 " "Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-RTL " "Found design unit 1: adder-RTL" {  } { { "adder.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738634 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:b2v_br_adder " "Elaborating entity \"adder\" for hierarchy \"adder:b2v_br_adder\"" {  } { { "mips.vhd" "b2v_br_adder" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877738639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_32.vhd 2 1 " "Using design file mux2_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_32-RTL " "Found design unit 1: mux2_32-RTL" {  } { { "mux2_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux2_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738684 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "mux2_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux2_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738684 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32 mux2_32:b2v_br_mux " "Elaborating entity \"mux2_32\" for hierarchy \"mux2_32:b2v_br_mux\"" {  } { { "mips.vhd" "b2v_br_mux" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877738689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sl2_32.vhd 2 1 " "Using design file sl2_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2_32-RTL " "Found design unit 1: sl2_32-RTL" {  } { { "sl2_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl2_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738730 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2_32 " "Found entity 1: sl2_32" {  } { { "sl2_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl2_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738730 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2_32 sl2_32:b2v_br_shift " "Elaborating entity \"sl2_32\" for hierarchy \"sl2_32:b2v_br_shift\"" {  } { { "mips.vhd" "b2v_br_shift" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877738735 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dmem.vhd 2 1 " "Using design file dmem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-RTL " "Found design unit 1: dmem-RTL" {  } { { "dmem.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/dmem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738785 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/dmem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:b2v_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:b2v_dmem\"" {  } { { "mips.vhd" "b2v_dmem" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877738791 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imem.vhd 2 1 " "Using design file imem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-RTL " "Found design unit 1: imem-RTL" {  } { { "imem.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738840 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:b2v_imem " "Elaborating entity \"imem\" for hierarchy \"imem:b2v_imem\"" {  } { { "mips.vhd" "b2v_imem" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877738848 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signext.vhd 2 1 " "Using design file signext.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-RTL " "Found design unit 1: signext-RTL" {  } { { "signext.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/signext.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738901 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/signext.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext signext:b2v_imm_signext " "Elaborating entity \"signext\" for hierarchy \"signext:b2v_imm_signext\"" {  } { { "mips.vhd" "b2v_imm_signext" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877738905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_5.vhd 2 1 " "Using design file mux2_5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_5-RTL " "Found design unit 1: mux2_5-RTL" {  } { { "mux2_5.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux2_5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738950 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_5 " "Found entity 1: mux2_5" {  } { { "mux2_5.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux2_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877738950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877738950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_5 mux2_5:b2v_inst " "Elaborating entity \"mux2_5\" for hierarchy \"mux2_5:b2v_inst\"" {  } { { "mips.vhd" "b2v_inst" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877738956 ""}
{ "Warning" "WSGN_SEARCH_FILE" "maindec.vhd 2 1 " "Using design file maindec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-RTL " "Found design unit 1: maindec-RTL" {  } { { "maindec.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/maindec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739004 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/maindec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877739004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec maindec:b2v_inst10 " "Elaborating entity \"maindec\" for hierarchy \"maindec:b2v_inst10\"" {  } { { "mips.vhd" "b2v_inst10" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877739009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant4.vhd 2 1 " "Using design file lpm_constant4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant4-RTL " "Found design unit 1: lpm_constant4-RTL" {  } { { "lpm_constant4.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/lpm_constant4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739066 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Found entity 1: lpm_constant4" {  } { { "lpm_constant4.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/lpm_constant4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739066 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877739066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant4 lpm_constant4:b2v_inst27 " "Elaborating entity \"lpm_constant4\" for hierarchy \"lpm_constant4:b2v_inst27\"" {  } { { "mips.vhd" "b2v_inst27" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877739071 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sl2_26.vhd 2 1 " "Using design file sl2_26.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2_26-RTL " "Found design unit 1: sl2_26-RTL" {  } { { "sl2_26.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl2_26.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739133 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2_26 " "Found entity 1: sl2_26" {  } { { "sl2_26.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl2_26.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739133 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877739133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2_26 sl2_26:b2v_jump_shft " "Elaborating entity \"sl2_26\" for hierarchy \"sl2_26:b2v_jump_shft\"" {  } { { "mips.vhd" "b2v_jump_shft" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877739139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flopr.vhd 2 1 " "Using design file flopr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-RTL " "Found design unit 1: flopr-RTL" {  } { { "flopr.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/flopr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739190 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/flopr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877739190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:b2v_pc_reg " "Elaborating entity \"flopr\" for hierarchy \"flopr:b2v_pc_reg\"" {  } { { "mips.vhd" "b2v_pc_reg" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877739196 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-RTL " "Found design unit 1: regfile-RTL" {  } { { "regfile.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/regfile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739248 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739248 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877739248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:b2v_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:b2v_regfile\"" {  } { { "mips.vhd" "b2v_regfile" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877739253 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sl16_32.vhd 2 1 " "Using design file sl16_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl16_32-RTL " "Found design unit 1: sl16_32-RTL" {  } { { "sl16_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl16_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739298 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl16_32 " "Found entity 1: sl16_32" {  } { { "sl16_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl16_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637877739298 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637877739298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl16_32 sl16_32:b2v_upper_imm " "Elaborating entity \"sl16_32\" for hierarchy \"sl16_32:b2v_upper_imm\"" {  } { { "mips.vhd" "b2v_upper_imm" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637877739304 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:b2v_regfile\|rf " "RAM logic \"regfile:b2v_regfile\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.vhd" "rf" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/regfile.vhd" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1637877740373 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:b2v_dmem\|ram " "RAM logic \"dmem:b2v_dmem\|ram\" is uninferred due to asynchronous read logic" {  } { { "dmem.vhd" "ram" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/dmem.vhd" 43 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1637877740373 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1637877740373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1637877754452 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[15\] " "Logic cell \"imem:b2v_imem\|rd\[15\]\"" {  } { { "imem.vhd" "rd\[15\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[14\] " "Logic cell \"imem:b2v_imem\|rd\[14\]\"" {  } { { "imem.vhd" "rd\[14\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[13\] " "Logic cell \"imem:b2v_imem\|rd\[13\]\"" {  } { { "imem.vhd" "rd\[13\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[12\] " "Logic cell \"imem:b2v_imem\|rd\[12\]\"" {  } { { "imem.vhd" "rd\[12\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[11\] " "Logic cell \"imem:b2v_imem\|rd\[11\]\"" {  } { { "imem.vhd" "rd\[11\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[10\] " "Logic cell \"imem:b2v_imem\|rd\[10\]\"" {  } { { "imem.vhd" "rd\[10\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[9\] " "Logic cell \"imem:b2v_imem\|rd\[9\]\"" {  } { { "imem.vhd" "rd\[9\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[8\] " "Logic cell \"imem:b2v_imem\|rd\[8\]\"" {  } { { "imem.vhd" "rd\[8\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[7\] " "Logic cell \"imem:b2v_imem\|rd\[7\]\"" {  } { { "imem.vhd" "rd\[7\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[6\] " "Logic cell \"imem:b2v_imem\|rd\[6\]\"" {  } { { "imem.vhd" "rd\[6\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[5\] " "Logic cell \"imem:b2v_imem\|rd\[5\]\"" {  } { { "imem.vhd" "rd\[5\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[4\] " "Logic cell \"imem:b2v_imem\|rd\[4\]\"" {  } { { "imem.vhd" "rd\[4\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[3\] " "Logic cell \"imem:b2v_imem\|rd\[3\]\"" {  } { { "imem.vhd" "rd\[3\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[2\] " "Logic cell \"imem:b2v_imem\|rd\[2\]\"" {  } { { "imem.vhd" "rd\[2\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[1\] " "Logic cell \"imem:b2v_imem\|rd\[1\]\"" {  } { { "imem.vhd" "rd\[1\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[0\] " "Logic cell \"imem:b2v_imem\|rd\[0\]\"" {  } { { "imem.vhd" "rd\[0\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[27\] " "Logic cell \"imem:b2v_imem\|rd\[27\]\"" {  } { { "imem.vhd" "rd\[27\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[31\] " "Logic cell \"imem:b2v_imem\|rd\[31\]\"" {  } { { "imem.vhd" "rd\[31\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[29\] " "Logic cell \"imem:b2v_imem\|rd\[29\]\"" {  } { { "imem.vhd" "rd\[29\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[28\] " "Logic cell \"imem:b2v_imem\|rd\[28\]\"" {  } { { "imem.vhd" "rd\[28\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[30\] " "Logic cell \"imem:b2v_imem\|rd\[30\]\"" {  } { { "imem.vhd" "rd\[30\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[26\] " "Logic cell \"imem:b2v_imem\|rd\[26\]\"" {  } { { "imem.vhd" "rd\[26\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[25\] " "Logic cell \"imem:b2v_imem\|rd\[25\]\"" {  } { { "imem.vhd" "rd\[25\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[24\] " "Logic cell \"imem:b2v_imem\|rd\[24\]\"" {  } { { "imem.vhd" "rd\[24\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[23\] " "Logic cell \"imem:b2v_imem\|rd\[23\]\"" {  } { { "imem.vhd" "rd\[23\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[22\] " "Logic cell \"imem:b2v_imem\|rd\[22\]\"" {  } { { "imem.vhd" "rd\[22\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[21\] " "Logic cell \"imem:b2v_imem\|rd\[21\]\"" {  } { { "imem.vhd" "rd\[21\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[20\] " "Logic cell \"imem:b2v_imem\|rd\[20\]\"" {  } { { "imem.vhd" "rd\[20\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[19\] " "Logic cell \"imem:b2v_imem\|rd\[19\]\"" {  } { { "imem.vhd" "rd\[19\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[18\] " "Logic cell \"imem:b2v_imem\|rd\[18\]\"" {  } { { "imem.vhd" "rd\[18\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[17\] " "Logic cell \"imem:b2v_imem\|rd\[17\]\"" {  } { { "imem.vhd" "rd\[17\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[16\] " "Logic cell \"imem:b2v_imem\|rd\[16\]\"" {  } { { "imem.vhd" "rd\[16\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877765745 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1637877765745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1637877766926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637877766926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6298 " "Implemented 6298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1637877768190 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1637877768190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6296 " "Implemented 6296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1637877768190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1637877768190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637877768293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 00:02:48 2021 " "Processing ended: Fri Nov 26 00:02:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637877768293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637877768293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637877768293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637877768293 ""}
