Running: /opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/linus/Projects/ISE/Lab9_student/MIPS_test_isim_beh.exe -prj /home/linus/Projects/ISE/Lab9_student/MIPS_test_beh.prj work.MIPS_test work.glbl 
ISim P.58f (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/linus/Projects/ISE/Lab9_student/reg_half.v" into library work
Analyzing Verilog file "/home/linus/Projects/ISE/Lab9_student/RegisterFile.v" into library work
Analyzing Verilog file "/home/linus/Projects/ISE/Lab9_student/InstructionMemory.v" into library work
Analyzing Verilog file "/home/linus/Projects/ISE/Lab9_student/DataMemory.v" into library work
Analyzing Verilog file "/home/linus/Projects/ISE/Lab9_student/ControlUnit.v" into library work
Analyzing Verilog file "/home/linus/Projects/ISE/Lab9_student/ALU.v" into library work
Analyzing Verilog file "/home/linus/Projects/ISE/Lab9_student/MIPS.v" into library work
Analyzing Verilog file "/home/linus/Projects/ISE/Lab9_student/MIPS_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/linus/Projects/ISE/Lab9_student/RegisterFile.v" Line 39: Port spo is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/linus/Projects/ISE/Lab9_student/RegisterFile.v" Line 47: Port spo is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 94956 KB
Fuse CPU Usage: 1170 ms
Compiling module InstructionMemory
Compiling module DIST_MEM_GEN_V4_1(C_ADDR_WIDTH=5...
Compiling module reg_half
Compiling module RegisterFile
Compiling module ALU
Compiling module DataMemory
Compiling module ControlUnit
Compiling module MIPS
Compiling module MIPS_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable /home/linus/Projects/ISE/Lab9_student/MIPS_test_isim_beh.exe
Fuse Memory Usage: 655680 KB
Fuse CPU Usage: 1220 ms
GCC CPU Usage: 1210 ms
