##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for serial_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. serial_IntClock:R)
		5.2::Critical Path Report for (serial_IntClock:R vs. serial_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                  | Frequency: 60.55 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: serial_IntClock            | Frequency: 53.17 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        serial_IntClock  41666.7          25151       N/A              N/A         N/A              N/A         N/A              N/A         
serial_IntClock  serial_IntClock  1.08333e+006     1064527     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  26146         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  26510         CyBUS_CLK(fixed-function):R  
Tx_1(0)_PAD       30686         serial_IntClock:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.55 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13046
-------------------------------------   ----- 
End-of-path arrival time (ps)           13046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell2         2183   2183  25151  RISE       1
\serial:BUART:rx_postpoll\/main_1         macrocell6      5224   7407  25151  RISE       1
\serial:BUART:rx_postpoll\/q              macrocell6      3350  10757  25151  RISE       1
\serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13046  25151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for serial_IntClock
*********************************************
Clock: serial_IntClock
Frequency: 53.17 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12617
-------------------------------------   ----- 
End-of-path arrival time (ps)           12617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  1064527  RISE       1
\serial:BUART:counter_load_not\/main_1           macrocell2      5715   6965  1064527  RISE       1
\serial:BUART:counter_load_not\/q                macrocell2      3350  10315  1064527  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  12617  1064527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. serial_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13046
-------------------------------------   ----- 
End-of-path arrival time (ps)           13046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell2         2183   2183  25151  RISE       1
\serial:BUART:rx_postpoll\/main_1         macrocell6      5224   7407  25151  RISE       1
\serial:BUART:rx_postpoll\/q              macrocell6      3350  10757  25151  RISE       1
\serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13046  25151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (serial_IntClock:R vs. serial_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12617
-------------------------------------   ----- 
End-of-path arrival time (ps)           12617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  1064527  RISE       1
\serial:BUART:counter_load_not\/main_1           macrocell2      5715   6965  1064527  RISE       1
\serial:BUART:counter_load_not\/q                macrocell2      3350  10315  1064527  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  12617  1064527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13046
-------------------------------------   ----- 
End-of-path arrival time (ps)           13046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell2         2183   2183  25151  RISE       1
\serial:BUART:rx_postpoll\/main_1         macrocell6      5224   7407  25151  RISE       1
\serial:BUART:rx_postpoll\/q              macrocell6      3350  10757  25151  RISE       1
\serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  13046  25151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:rx_state_2\/main_8
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 29835p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell2       2183   2183  25151  RISE       1
\serial:BUART:rx_state_2\/main_8  macrocell18   6138   8321  29835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:rx_status_3\/main_6
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 29835p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2183   2183  25151  RISE       1
\serial:BUART:rx_status_3\/main_6  macrocell23   6138   8321  29835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:rx_state_0\/main_9
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 29857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8300
-------------------------------------   ---- 
End-of-path arrival time (ps)           8300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell2       2183   2183  25151  RISE       1
\serial:BUART:rx_state_0\/main_9  macrocell15   6117   8300  29857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:rx_last\/main_0
Capture Clock  : \serial:BUART:rx_last\/clock_0
Path slack     : 29857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8300
-------------------------------------   ---- 
End-of-path arrival time (ps)           8300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell2       2183   2183  25151  RISE       1
\serial:BUART:rx_last\/main_0  macrocell24   6117   8300  29857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_last\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:pollcount_0\/main_2
Capture Clock  : \serial:BUART:pollcount_0\/clock_0
Path slack     : 30750p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7407
-------------------------------------   ---- 
End-of-path arrival time (ps)           7407
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2183   2183  25151  RISE       1
\serial:BUART:pollcount_0\/main_2  macrocell22   5224   7407  30750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:pollcount_1\/main_3
Capture Clock  : \serial:BUART:pollcount_1\/clock_0
Path slack     : 30756p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2183   2183  25151  RISE       1
\serial:BUART:pollcount_1\/main_3  macrocell21   5217   7400  30756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12617
-------------------------------------   ----- 
End-of-path arrival time (ps)           12617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  1064527  RISE       1
\serial:BUART:counter_load_not\/main_1           macrocell2      5715   6965  1064527  RISE       1
\serial:BUART:counter_load_not\/q                macrocell2      3350  10315  1064527  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  12617  1064527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \serial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13276
-------------------------------------   ----- 
End-of-path arrival time (ps)           13276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  1064697  RISE       1
\serial:BUART:rx_counter_load\/main_0  macrocell5    5749   6999  1064697  RISE       1
\serial:BUART:rx_counter_load\/q       macrocell5    3350  10349  1064697  RISE       1
\serial:BUART:sRX:RxBitCounter\/load   count7cell    2927  13276  1064697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q                macrocell10     1250   1250  1065742  RISE       1
\serial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7069   8319  1069004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \serial:BUART:sTX:TxSts\/status_0
Capture Clock  : \serial:BUART:sTX:TxSts\/clock
Path slack     : 1069097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13736
-------------------------------------   ----- 
End-of-path arrival time (ps)           13736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069097  RISE       1
\serial:BUART:tx_status_0\/main_3                 macrocell3      4490   8070  1069097  RISE       1
\serial:BUART:tx_status_0\/q                      macrocell3      3350  11420  1069097  RISE       1
\serial:BUART:sTX:TxSts\/status_0                 statusicell1    2316  13736  1069097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \serial:BUART:sRX:RxSts\/status_4
Capture Clock  : \serial:BUART:sRX:RxSts\/clock
Path slack     : 1069376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13457
-------------------------------------   ----- 
End-of-path arrival time (ps)           13457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069376  RISE       1
\serial:BUART:rx_status_4\/main_1                 macrocell7      2879   6459  1069376  RISE       1
\serial:BUART:rx_status_4\/q                      macrocell7      3350   9809  1069376  RISE       1
\serial:BUART:sRX:RxSts\/status_4                 statusicell2    3648  13457  1069376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7551
-------------------------------------   ---- 
End-of-path arrival time (ps)           7551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1064697  RISE       1
\serial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6301   7551  1069772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069964p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q                macrocell15     1250   1250  1064912  RISE       1
\serial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6109   7359  1069964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070540p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1070540  RISE       1
\serial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5533   6783  1070540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \serial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068710  RISE       1
\serial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6535   6725  1070599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_load_fifo\/main_0
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1071274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1064697  RISE       1
\serial:BUART:rx_load_fifo\/main_0  macrocell16   7300   8550  1071274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_state_2\/main_0
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1071274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1064697  RISE       1
\serial:BUART:rx_state_2\/main_0    macrocell18   7300   8550  1071274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_status_3\/main_0
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1071274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1064697  RISE       1
\serial:BUART:rx_status_3\/main_0   macrocell23   7300   8550  1071274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:txn\/main_2
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1071478p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q  macrocell11   1250   1250  1064527  RISE       1
\serial:BUART:txn\/main_2    macrocell9    7096   8346  1071478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:tx_state_1\/main_1
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1071478p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q       macrocell11   1250   1250  1064527  RISE       1
\serial:BUART:tx_state_1\/main_1  macrocell10   7096   8346  1071478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:tx_state_0\/main_0
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1071530p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q       macrocell10   1250   1250  1065742  RISE       1
\serial:BUART:tx_state_0\/main_0  macrocell11   7044   8294  1071530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \serial:BUART:txn\/main_3
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1071761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1071761  RISE       1
\serial:BUART:txn\/main_3                macrocell9      3693   8063  1071761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_state_3\/main_4
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1072100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q       macrocell18   1250   1250  1065487  RISE       1
\serial:BUART:rx_state_3\/main_4  macrocell17   6474   7724  1072100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:rx_state_3\/main_2
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1072108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1070540  RISE       1
\serial:BUART:rx_state_3\/main_2   macrocell17   6466   7716  1072108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_state_0\/main_4
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1072108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7715
-------------------------------------   ---- 
End-of-path arrival time (ps)           7715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q       macrocell18   1250   1250  1065487  RISE       1
\serial:BUART:rx_state_0\/main_4  macrocell15   6465   7715  1072108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072464p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7360
-------------------------------------   ---- 
End-of-path arrival time (ps)           7360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q               macrocell15   1250   1250  1064912  RISE       1
\serial:BUART:rx_state_stop1_reg\/main_1  macrocell20   6110   7360  1072464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:tx_state_2\/main_0
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1072588p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q       macrocell10   1250   1250  1065742  RISE       1
\serial:BUART:tx_state_2\/main_0  macrocell12   5985   7235  1072588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:tx_bitclk\/main_1
Capture Clock  : \serial:BUART:tx_bitclk\/clock_0
Path slack     : 1072859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6965
-------------------------------------   ---- 
End-of-path arrival time (ps)           6965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q      macrocell11   1250   1250  1064527  RISE       1
\serial:BUART:tx_bitclk\/main_1  macrocell13   5715   6965  1072859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_load_fifo\/main_1
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1072940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q         macrocell15   1250   1250  1064912  RISE       1
\serial:BUART:rx_load_fifo\/main_1  macrocell16   5633   6883  1072940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_state_2\/main_1
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1072940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q       macrocell15   1250   1250  1064912  RISE       1
\serial:BUART:rx_state_2\/main_1  macrocell18   5633   6883  1072940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_status_3\/main_1
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1072940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q        macrocell15   1250   1250  1064912  RISE       1
\serial:BUART:rx_status_3\/main_1  macrocell23   5633   6883  1072940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073060p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q               macrocell18   1250   1250  1065487  RISE       1
\serial:BUART:rx_state_stop1_reg\/main_3  macrocell20   5513   6763  1073060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073276p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1064697  RISE       1
\serial:BUART:rx_state_stop1_reg\/main_0  macrocell20   5297   6547  1073276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073410p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q               macrocell17   1250   1250  1065845  RISE       1
\serial:BUART:rx_state_stop1_reg\/main_2  macrocell20   5163   6413  1073410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_load_fifo\/main_3
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073467p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q         macrocell17   1250   1250  1065845  RISE       1
\serial:BUART:rx_load_fifo\/main_3  macrocell16   5107   6357  1073467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_state_2\/main_3
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1073467p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q       macrocell17   1250   1250  1065845  RISE       1
\serial:BUART:rx_state_2\/main_3  macrocell18   5107   6357  1073467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_status_3\/main_3
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1073467p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q        macrocell17   1250   1250  1065845  RISE       1
\serial:BUART:rx_status_3\/main_3  macrocell23   5107   6357  1073467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073486p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q                macrocell11     1250   1250  1064527  RISE       1
\serial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2587   3837  1073486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_1\/q
Path End       : \serial:BUART:rx_state_0\/main_8
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1073492p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_1\/q      macrocell21   1250   1250  1069378  RISE       1
\serial:BUART:rx_state_0\/main_8  macrocell15   5082   6332  1073492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:rx_state_0\/main_2
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1073501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1070540  RISE       1
\serial:BUART:rx_state_0\/main_2   macrocell15   5072   6322  1073501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:txn\/main_1
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1073525p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q  macrocell10   1250   1250  1065742  RISE       1
\serial:BUART:txn\/main_1    macrocell9    5049   6299  1073525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:tx_state_1\/main_0
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1073525p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q       macrocell10   1250   1250  1065742  RISE       1
\serial:BUART:tx_state_1\/main_0  macrocell10   5049   6299  1073525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \serial:BUART:rx_state_3\/main_6
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073719  RISE       1
\serial:BUART:rx_state_3\/main_6         macrocell17   4165   6105  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \serial:BUART:rx_state_3\/main_5
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1073719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073719  RISE       1
\serial:BUART:rx_state_3\/main_5         macrocell17   4164   6104  1073719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \serial:BUART:rx_state_3\/main_7
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1073722p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073722  RISE       1
\serial:BUART:rx_state_3\/main_7         macrocell17   4161   6101  1073722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \serial:BUART:rx_state_0\/main_7
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1073734p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073722  RISE       1
\serial:BUART:rx_state_0\/main_7         macrocell15   4149   6089  1073734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \serial:BUART:rx_state_0\/main_6
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1073734p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073719  RISE       1
\serial:BUART:rx_state_0\/main_6         macrocell15   4149   6089  1073734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \serial:BUART:rx_state_0\/main_5
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1073734p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073719  RISE       1
\serial:BUART:rx_state_0\/main_5         macrocell15   4149   6089  1073734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \serial:BUART:tx_state_0\/main_3
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1073937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069097  RISE       1
\serial:BUART:tx_state_0\/main_3                  macrocell11     2306   5886  1073937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:tx_bitclk\/main_0
Capture Clock  : \serial:BUART:tx_bitclk\/clock_0
Path slack     : 1074074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q      macrocell10   1250   1250  1065742  RISE       1
\serial:BUART:tx_bitclk\/main_0  macrocell13   4499   5749  1074074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \serial:BUART:tx_state_0\/main_2
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1074096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068710  RISE       1
\serial:BUART:tx_state_0\/main_2               macrocell11     5537   5727  1074096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_bitclk\/q
Path End       : \serial:BUART:tx_state_0\/main_5
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1074319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1074319  RISE       1
\serial:BUART:tx_state_0\/main_5  macrocell11   4254   5504  1074319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \serial:BUART:pollcount_1\/main_1
Capture Clock  : \serial:BUART:pollcount_1\/clock_0
Path slack     : 1074322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074322  RISE       1
\serial:BUART:pollcount_1\/main_1        macrocell21   3562   5502  1074322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_1\/q
Path End       : \serial:BUART:pollcount_1\/main_2
Capture Clock  : \serial:BUART:pollcount_1\/clock_0
Path slack     : 1074411p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_1\/q       macrocell21   1250   1250  1069378  RISE       1
\serial:BUART:pollcount_1\/main_2  macrocell21   4163   5413  1074411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_load_fifo\/q
Path End       : \serial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1071364  RISE       1
\serial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4540   5790  1074413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \serial:BUART:pollcount_1\/main_0
Capture Clock  : \serial:BUART:pollcount_1\/clock_0
Path slack     : 1074460p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074460  RISE       1
\serial:BUART:pollcount_1\/main_0        macrocell21   3423   5363  1074460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \serial:BUART:pollcount_0\/main_1
Capture Clock  : \serial:BUART:pollcount_0\/clock_0
Path slack     : 1074471p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074322  RISE       1
\serial:BUART:pollcount_0\/main_1        macrocell22   3412   5352  1074471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_1\/q
Path End       : \serial:BUART:rx_status_3\/main_5
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1074472p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_1\/q       macrocell21   1250   1250  1069378  RISE       1
\serial:BUART:rx_status_3\/main_5  macrocell23   4102   5352  1074472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \serial:BUART:pollcount_0\/main_0
Capture Clock  : \serial:BUART:pollcount_0\/clock_0
Path slack     : 1074474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074460  RISE       1
\serial:BUART:pollcount_0\/main_0        macrocell22   3410   5350  1074474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \serial:BUART:tx_state_2\/main_2
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1074699p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068710  RISE       1
\serial:BUART:tx_state_2\/main_2               macrocell12     4934   5124  1074699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_2\/q
Path End       : \serial:BUART:txn\/main_4
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1074725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_2\/q  macrocell12   1250   1250  1066681  RISE       1
\serial:BUART:txn\/main_4    macrocell9    3848   5098  1074725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_2\/q
Path End       : \serial:BUART:tx_state_1\/main_3
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1074725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_2\/q       macrocell12   1250   1250  1066681  RISE       1
\serial:BUART:tx_state_1\/main_3  macrocell10   3848   5098  1074725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_2\/q
Path End       : \serial:BUART:tx_state_0\/main_4
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1074751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_2\/q       macrocell12   1250   1250  1066681  RISE       1
\serial:BUART:tx_state_0\/main_4  macrocell11   3822   5072  1074751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:tx_state_2\/main_1
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1074910p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q       macrocell11   1250   1250  1064527  RISE       1
\serial:BUART:tx_state_2\/main_1  macrocell12   3663   4913  1074910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_last\/q
Path End       : \serial:BUART:rx_state_2\/main_9
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1074914p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_last\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_last\/q          macrocell24   1250   1250  1074914  RISE       1
\serial:BUART:rx_state_2\/main_9  macrocell18   3659   4909  1074914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_0\/q
Path End       : \serial:BUART:rx_status_3\/main_7
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1075009p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1070061  RISE       1
\serial:BUART:rx_status_3\/main_7  macrocell23   3564   4814  1075009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_2\/q
Path End       : \serial:BUART:tx_bitclk\/main_3
Capture Clock  : \serial:BUART:tx_bitclk\/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_2\/q      macrocell12   1250   1250  1066681  RISE       1
\serial:BUART:tx_bitclk\/main_3  macrocell13   3561   4811  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_0\/q
Path End       : \serial:BUART:rx_state_0\/main_10
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1075015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1070061  RISE       1
\serial:BUART:rx_state_0\/main_10  macrocell15   3559   4809  1075015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_bitclk\/q
Path End       : \serial:BUART:tx_state_2\/main_5
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1074319  RISE       1
\serial:BUART:tx_state_2\/main_5  macrocell12   3397   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \serial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075247p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074322  RISE       1
\serial:BUART:rx_bitclk_enable\/main_1   macrocell19   2636   4576  1075247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_0
Path End       : \serial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075557  RISE       1
\serial:BUART:rx_bitclk_enable\/main_2   macrocell19   2326   4266  1075557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \serial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074460  RISE       1
\serial:BUART:rx_bitclk_enable\/main_0   macrocell19   2326   4266  1075558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \serial:BUART:rx_load_fifo\/main_7
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073722  RISE       1
\serial:BUART:rx_load_fifo\/main_7       macrocell16   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \serial:BUART:rx_state_2\/main_7
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073722  RISE       1
\serial:BUART:rx_state_2\/main_7         macrocell18   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \serial:BUART:rx_load_fifo\/main_6
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075570p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073719  RISE       1
\serial:BUART:rx_load_fifo\/main_6       macrocell16   2313   4253  1075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \serial:BUART:rx_state_2\/main_6
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1075570p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073719  RISE       1
\serial:BUART:rx_state_2\/main_6         macrocell18   2313   4253  1075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \serial:BUART:rx_load_fifo\/main_5
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073719  RISE       1
\serial:BUART:rx_load_fifo\/main_5       macrocell16   2313   4253  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \serial:BUART:rx_state_2\/main_5
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073719  RISE       1
\serial:BUART:rx_state_2\/main_5         macrocell18   2313   4253  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_2\/q
Path End       : \serial:BUART:tx_state_2\/main_3
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1075651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_2\/q       macrocell12   1250   1250  1066681  RISE       1
\serial:BUART:tx_state_2\/main_3  macrocell12   2922   4172  1075651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_0\/q
Path End       : \serial:BUART:pollcount_0\/main_3
Capture Clock  : \serial:BUART:pollcount_0\/clock_0
Path slack     : 1075660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1070061  RISE       1
\serial:BUART:pollcount_0\/main_3  macrocell22   2913   4163  1075660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_0\/q
Path End       : \serial:BUART:pollcount_1\/main_4
Capture Clock  : \serial:BUART:pollcount_1\/clock_0
Path slack     : 1075662p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1070061  RISE       1
\serial:BUART:pollcount_1\/main_4  macrocell21   2911   4161  1075662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_state_0\/main_0
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1075776p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1064697  RISE       1
\serial:BUART:rx_state_0\/main_0    macrocell15   2797   4047  1075776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_state_3\/main_3
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1075780p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q       macrocell17   1250   1250  1065845  RISE       1
\serial:BUART:rx_state_3\/main_3  macrocell17   2794   4044  1075780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_state_3\/main_0
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1064697  RISE       1
\serial:BUART:rx_state_3\/main_0    macrocell17   2786   4036  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_state_0\/main_1
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q       macrocell15   1250   1250  1064912  RISE       1
\serial:BUART:rx_state_0\/main_1  macrocell15   2778   4028  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_state_0\/main_3
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1075800p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q       macrocell17   1250   1250  1065845  RISE       1
\serial:BUART:rx_state_0\/main_3  macrocell15   2774   4024  1075800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_state_3\/main_1
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1075807p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q       macrocell15   1250   1250  1064912  RISE       1
\serial:BUART:rx_state_3\/main_1  macrocell17   2766   4016  1075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_load_fifo\/main_4
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075946p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q         macrocell18   1250   1250  1065487  RISE       1
\serial:BUART:rx_load_fifo\/main_4  macrocell16   2627   3877  1075946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_state_2\/main_4
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1075946p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q       macrocell18   1250   1250  1065487  RISE       1
\serial:BUART:rx_state_2\/main_4  macrocell18   2627   3877  1075946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_status_3\/main_4
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1075946p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q        macrocell18   1250   1250  1065487  RISE       1
\serial:BUART:rx_status_3\/main_4  macrocell23   2627   3877  1075946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_bitclk\/q
Path End       : \serial:BUART:txn\/main_6
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_bitclk\/q  macrocell13   1250   1250  1074319  RISE       1
\serial:BUART:txn\/main_6   macrocell9    2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_bitclk\/q
Path End       : \serial:BUART:tx_state_1\/main_5
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1074319  RISE       1
\serial:BUART:tx_state_1\/main_5  macrocell10   2616   3866  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:tx_state_0\/main_1
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q       macrocell11   1250   1250  1064527  RISE       1
\serial:BUART:tx_state_0\/main_1  macrocell11   2579   3829  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \serial:BUART:tx_state_2\/main_4
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1076250p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076250  RISE       1
\serial:BUART:tx_state_2\/main_4               macrocell12     3383   3573  1076250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:txn\/q
Path End       : \serial:BUART:txn\/main_0
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1076253p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:txn\/q       macrocell9    1250   1250  1076253  RISE       1
\serial:BUART:txn\/main_0  macrocell9    2321   3571  1076253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:rx_load_fifo\/main_2
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1070540  RISE       1
\serial:BUART:rx_load_fifo\/main_2  macrocell16   2298   3548  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:rx_state_2\/main_2
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1070540  RISE       1
\serial:BUART:rx_state_2\/main_2   macrocell18   2298   3548  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:rx_status_3\/main_2
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1070540  RISE       1
\serial:BUART:rx_status_3\/main_2  macrocell23   2298   3548  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \serial:BUART:txn\/main_5
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1076987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2836
-------------------------------------   ---- 
End-of-path arrival time (ps)           2836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076250  RISE       1
\serial:BUART:txn\/main_5                      macrocell9      2646   2836  1076987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \serial:BUART:tx_state_1\/main_4
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1076987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2836
-------------------------------------   ---- 
End-of-path arrival time (ps)           2836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076250  RISE       1
\serial:BUART:tx_state_1\/main_4               macrocell10     2646   2836  1076987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \serial:BUART:tx_state_1\/main_2
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1077033p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2790
-------------------------------------   ---- 
End-of-path arrival time (ps)           2790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068710  RISE       1
\serial:BUART:tx_state_1\/main_2               macrocell10     2600   2790  1077033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \serial:BUART:tx_bitclk\/main_2
Capture Clock  : \serial:BUART:tx_bitclk\/clock_0
Path slack     : 1077042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2781
-------------------------------------   ---- 
End-of-path arrival time (ps)           2781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068710  RISE       1
\serial:BUART:tx_bitclk\/main_2                macrocell13     2591   2781  1077042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_status_3\/q
Path End       : \serial:BUART:sRX:RxSts\/status_3
Capture Clock  : \serial:BUART:sRX:RxSts\/clock
Path slack     : 1077944p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\serial:BUART:rx_status_3\/q       macrocell23    1250   1250  1077944  RISE       1
\serial:BUART:sRX:RxSts\/status_3  statusicell2   3639   4889  1077944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

