{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463166412540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463166412541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 16:06:52 2016 " "Processing started: Fri May 13 16:06:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463166412541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463166412541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topoPart5 -c topoPart5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off topoPart5 -c topoPart5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463166412541 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463166413149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "topopart5.vhd 2 1 " "Using design file topopart5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topoPart5-topo_estru " "Found design unit 1: topoPart5-topo_estru" {  } { { "topopart5.vhd" "" { Text "C:/altera/PLab2/Part5/topopart5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166413863 ""} { "Info" "ISGN_ENTITY_NAME" "1 topoPart5 " "Found entity 1: topoPart5" {  } { { "topopart5.vhd" "" { Text "C:/altera/PLab2/Part5/topopart5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166413863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463166413863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topoPart5 " "Elaborating entity \"topoPart5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463166413863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux1_2.vhd 2 1 " "Using design file demux1_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1_2-demux1_2_bhv " "Found design unit 1: demux1_2-demux1_2_bhv" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166413878 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1_2 " "Found entity 1: demux1_2" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166413878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463166413878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_2 demux1_2:L1 " "Elaborating entity \"demux1_2\" for hierarchy \"demux1_2:L1\"" {  } { { "topopart5.vhd" "L1" { Text "C:/altera/PLab2/Part5/topopart5.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463166413894 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saidaParaLetixi demux1_2.vhd(15) " "VHDL Process Statement warning at demux1_2.vhd(15): inferring latch(es) for signal or variable \"saidaParaLetixi\", which holds its previous value in one or more paths through the process" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[0\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[0\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[1\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[1\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[2\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[2\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[3\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[3\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[4\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[4\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[5\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[5\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[6\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[6\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[7\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[7\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[8\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[8\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[9\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[9\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[10\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[10\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[11\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[11\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[12\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[12\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[13\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[13\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[14\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[14\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[15\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[15\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413894 "|topoPart5|demux1_2:L1"}
{ "Warning" "WSGN_SEARCH_FILE" "dlatch3.vhd 2 1 " "Using design file dlatch3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dLatch3-Behavior " "Found design unit 1: dLatch3-Behavior" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 ""} { "Info" "ISGN_ENTITY_NAME" "1 dLatch3 " "Found entity 1: dLatch3" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463166413909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dLatch3 dLatch3:L2 " "Elaborating entity \"dLatch3\" for hierarchy \"dLatch3:L2\"" {  } { { "topopart5.vhd" "L2" { Text "C:/altera/PLab2/Part5/topopart5.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463166413909 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp dlatch3.vhd(24) " "VHDL Process Statement warning at dlatch3.vhd(24): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp dlatch3.vhd(15) " "VHDL Process Statement warning at dlatch3.vhd(15): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] dlatch3.vhd(15) " "Inferred latch for \"temp\[0\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] dlatch3.vhd(15) " "Inferred latch for \"temp\[1\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] dlatch3.vhd(15) " "Inferred latch for \"temp\[2\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] dlatch3.vhd(15) " "Inferred latch for \"temp\[3\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] dlatch3.vhd(15) " "Inferred latch for \"temp\[4\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] dlatch3.vhd(15) " "Inferred latch for \"temp\[5\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] dlatch3.vhd(15) " "Inferred latch for \"temp\[6\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] dlatch3.vhd(15) " "Inferred latch for \"temp\[7\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] dlatch3.vhd(15) " "Inferred latch for \"temp\[8\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] dlatch3.vhd(15) " "Inferred latch for \"temp\[9\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] dlatch3.vhd(15) " "Inferred latch for \"temp\[10\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] dlatch3.vhd(15) " "Inferred latch for \"temp\[11\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] dlatch3.vhd(15) " "Inferred latch for \"temp\[12\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] dlatch3.vhd(15) " "Inferred latch for \"temp\[13\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] dlatch3.vhd(15) " "Inferred latch for \"temp\[14\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] dlatch3.vhd(15) " "Inferred latch for \"temp\[15\]\" at dlatch3.vhd(15)" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166413909 "|topoPart5|dLatch3:L2"}
{ "Warning" "WSGN_SEARCH_FILE" "decod7seg.vhd 2 1 " "Using design file decod7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7seg-decod " "Found design unit 1: decod7seg-decod" {  } { { "decod7seg.vhd" "" { Text "C:/altera/PLab2/Part5/decod7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166413945 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.vhd" "" { Text "C:/altera/PLab2/Part5/decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166413945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463166413945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg decod7seg:L3 " "Elaborating entity \"decod7seg\" for hierarchy \"decod7seg:L3\"" {  } { { "topopart5.vhd" "L3" { Text "C:/altera/PLab2/Part5/topopart5.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463166413947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463166415308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463166415308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463166415371 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463166415371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463166415371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463166415371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463166415393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 16:06:55 2016 " "Processing ended: Fri May 13 16:06:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463166415393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463166415393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463166415393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463166415393 ""}
