===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3826 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2892 ( 16.7%)    0.2892 ( 20.9%)  FIR Parser
    1.1277 ( 65.3%)    0.7829 ( 56.6%)  'firrtl.circuit' Pipeline
    0.1369 (  7.9%)    0.0734 (  5.3%)    'firrtl.module' Pipeline
    0.1201 (  7.0%)    0.0642 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0167 (  1.0%)    0.0092 (  0.7%)      LowerCHIRRTL
    0.0132 (  0.8%)    0.0132 (  1.0%)    InferWidths
    0.0517 (  3.0%)    0.0517 (  3.7%)    InferResets
    0.0020 (  0.1%)    0.0020 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1316 (  7.6%)    0.1316 (  9.5%)    LowerFIRRTLTypes
    0.6173 ( 35.7%)    0.3359 ( 24.3%)    'firrtl.module' Pipeline
    0.0997 (  5.8%)    0.0560 (  4.1%)      ExpandWhens
    0.5176 ( 30.0%)    0.2798 ( 20.2%)      Canonicalizer
    0.0234 (  1.4%)    0.0234 (  1.7%)    Inliner
    0.0351 (  2.0%)    0.0351 (  2.5%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1183 (  6.8%)    0.1183 (  8.6%)    'firrtl.module' Pipeline
    0.1183 (  6.8%)    0.1183 (  8.6%)      Canonicalizer
    0.0972 (  5.6%)    0.0972 (  7.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1218 (  7.1%)    0.1218 (  8.8%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0338 (  2.0%)    0.0338 (  2.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0859 (  5.0%)    0.0859 (  6.2%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0067 (  0.4%)    0.0067 (  0.5%)  HWLegalizeNames
    0.0183 (  1.1%)    0.0183 (  1.3%)  'hw.module' Pipeline
    0.0183 (  1.1%)    0.0183 (  1.3%)    PrettifyVerilog
    0.0656 (  3.8%)    0.0656 (  4.7%)  Output
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.7275 (100.0%)    1.3826 (100.0%)  Total

{
  totalTime: 1.394,
  maxMemory: 69570560
}
