#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00BB9FC8 .scope module, "arriveAndDepartSignal_testbench" "arriveAndDepartSignal_testbench" 2 4;
 .timescale 0 0;
v00BBE418_0 .net "arriveSignal", 0 0, v005B4EA0_0; 1 drivers
v005D63E8_0 .net "arriveSwitch", 0 0, v005B21F0_0; 1 drivers
v005D6440_0 .net "clk", 0 0, v00BBE310_0; 1 drivers
v005D6498_0 .net "departSignal", 0 0, v00BBC630_0; 1 drivers
v005D64F0_0 .net "departSwitch", 0 0, v00BBE368_0; 1 drivers
v005D6548_0 .net "rst", 0 0, v00BBE3C0_0; 1 drivers
S_00BBA160 .scope module, "t" "arriveAndDepartSignal_tester" 2 9, 3 1, S_00BB9FC8;
 .timescale 0 0;
P_005B46DC .param/l "CLOCK_PERIOD" 3 5, +C4<010>;
v005B21F0_0 .var "arriveSwitch", 0 0;
v00BBE310_0 .var "clk", 0 0;
v00BBE368_0 .var "departSwitch", 0 0;
v00BBE3C0_0 .var "rst", 0 0;
S_00BBA0D8 .scope module, "dut" "arriveAndDepartSignal" 2 13, 4 63, S_00BB9FC8;
 .timescale 0 0;
v005B4E10_0 .var "arriveNS", 0 0;
v005B4EA0_0 .var "arrivePS", 0 0;
v005B4F30_0 .alias "arriveSignal", 0 0, v00BBE418_0;
v00BBBC80_0 .alias "arriveSwitch", 0 0, v005D63E8_0;
v00BBBD10_0 .alias "clk", 0 0, v005D6440_0;
v00BBBDA0_0 .var "departNS", 0 0;
v00BBC630_0 .var "departPS", 0 0;
v00BBC6C0_0 .alias "departSignal", 0 0, v005D6498_0;
v005B2140_0 .alias "departSwitch", 0 0, v005D64F0_0;
v005B2198_0 .alias "rst", 0 0, v005D6548_0;
E_005B45F8 .event posedge, v00BBBD10_0;
E_005B4658 .event edge, v00BBBC80_0, v005B2140_0;
    .scope S_00BBA160;
T_0 ;
    %set/v v00BBE310_0, 1, 1;
    %end;
    .thread T_0;
    .scope S_00BBA160;
T_1 ;
    %delay 1, 0;
    %load/v 8, v00BBE310_0, 1;
    %inv 8, 1;
    %set/v v00BBE310_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00BBA160;
T_2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00BBE368_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B21F0_0, 0, 0;
    %wait E_005B45F8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BBE3C0_0, 0, 1;
    %wait E_005B45F8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BBE3C0_0, 0, 0;
    %wait E_005B45F8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BBE3C0_0, 0, 1;
    %wait E_005B45F8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B21F0_0, 0, 1;
    %wait E_005B45F8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BBE368_0, 0, 1;
    %wait E_005B45F8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B21F0_0, 0, 0;
    %wait E_005B45F8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BBE368_0, 0, 0;
    %wait E_005B45F8;
    %end;
    .thread T_2;
    .scope S_00BBA0D8;
T_3 ;
    %wait E_005B4658;
    %load/v 8, v00BBBC80_0, 1;
    %load/v 9, v005B2140_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005B4E10_0, 1, 1;
    %set/v v00BBBDA0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00BBBC80_0, 1;
    %inv 8, 1;
    %load/v 9, v005B2140_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v005B4E10_0, 0, 1;
    %set/v v00BBBDA0_0, 1, 1;
    %jmp T_3.3;
T_3.2 ;
    %set/v v005B4E10_0, 0, 1;
    %set/v v00BBBDA0_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00BBA0D8;
T_4 ;
    %wait E_005B45F8;
    %load/v 8, v005B2198_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B4EA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00BBC630_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005B4E10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B4EA0_0, 0, 8;
    %load/v 8, v00BBBDA0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00BBC630_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00BB9FC8;
T_5 ;
    %vpi_call 2 18 "$dumpfile", "arriveAndDepartSignal.vcd";
    %vpi_call 2 19 "$dumpvars", 1'sb0, S_00BB9FC8;
    %delay 150, 0;
    %vpi_call 2 21 "$finish";
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "arriveAndDepartSignal_testbench.v";
    "./arriveAndDepartSignal_tester.v";
    "./arriveAndDepartSignal.v";
