// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\test1\Addressable_Delay_Line_block.v
// Created: 2023-10-04 18:26:37
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Addressable_Delay_Line_block
// Source Path: test1/myCNT09/Discrete FIR Filter/Addressable_Delay_Line
// Hierarchy Level: 2
// Model version: 1.17
// 
// Addressable Delay Line
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Addressable_Delay_Line_block
          (clk,
           reset,
           enb,
           dataIn,
           validIn,
           wrAddr,
           rdAddr,
           delayLineEnd,
           dataOut);


  input   clk;
  input   reset;
  input   enb;
  input   signed [15:0] dataIn;  // sfix16_En15
  input   validIn;
  input   [3:0] wrAddr;  // ufix4
  input   [3:0] rdAddr;  // ufix4
  output  signed [15:0] delayLineEnd;  // sfix16_En15
  output  signed [15:0] dataOut;  // sfix16_En15


  reg [3:0] wrAddrREG;  // ufix4
  wire relop_relop1;
  reg  dataEndEn;
  wire wrEnN;
  wire dataEndEnS;
  wire signed [15:0] delayedSignals;  // sfix16_En15
  reg signed [15:0] dataOutReg_reg [0:1];  // sfix16 [2]
  wire signed [15:0] dataOutReg_reg_next [0:1];  // sfix16_En15 [2]
  reg signed [15:0] dataOut_1;  // sfix16_En15
  reg signed [31:0] dataOutReg_t_0_0;  // int32
  reg signed [31:0] dataOutReg_t_1;  // int32


  always @(posedge clk or posedge reset)
    begin : dataOutReg_process
      if (reset == 1'b1) begin
        wrAddrREG <= 4'b0000;
      end
      else begin
        if (enb) begin
          wrAddrREG <= wrAddr;
        end
      end
    end



  assign relop_relop1 = wrAddr != wrAddrREG;



  always @(posedge clk or posedge reset)
    begin : dataOutReg_1_process
      if (reset == 1'b1) begin
        dataEndEn <= 1'b0;
      end
      else begin
        if (enb) begin
          dataEndEn <= relop_relop1;
        end
      end
    end



  assign wrEnN =  ~ dataEndEn;



  assign dataEndEnS = relop_relop1 & wrEnN;



  SimpleDualPortRAM_generic #(.AddrWidth(4),
                              .DataWidth(16)
                              )
                            u_simpleDualPortRam (.clk(clk),
                                                 .enb(enb),
                                                 .wr_din(dataIn),
                                                 .wr_addr(wrAddr),
                                                 .wr_en(validIn),
                                                 .rd_addr(rdAddr),
                                                 .dout(delayedSignals)
                                                 );

  always @(posedge clk or posedge reset)
    begin : dataOutReg_2_process
      if (reset == 1'b1) begin
        for(dataOutReg_t_1 = 32'sd0; dataOutReg_t_1 <= 32'sd1; dataOutReg_t_1 = dataOutReg_t_1 + 32'sd1) begin
          dataOutReg_reg[dataOutReg_t_1] <= 16'sb0000000000000000;
        end
      end
      else begin
        if (enb && dataEndEnS) begin
          for(dataOutReg_t_0_0 = 32'sd0; dataOutReg_t_0_0 <= 32'sd1; dataOutReg_t_0_0 = dataOutReg_t_0_0 + 32'sd1) begin
            dataOutReg_reg[dataOutReg_t_0_0] <= dataOutReg_reg_next[dataOutReg_t_0_0];
          end
        end
      end
    end

  assign delayLineEnd = dataOutReg_reg[1];
  assign dataOutReg_reg_next[0] = delayedSignals;
  assign dataOutReg_reg_next[1] = dataOutReg_reg[0];



  always @(posedge clk or posedge reset)
    begin : reg_rsvd_process
      if (reset == 1'b1) begin
        dataOut_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          dataOut_1 <= delayedSignals;
        end
      end
    end



  assign dataOut = dataOut_1;

endmodule  // Addressable_Delay_Line_block

