make[2]: Entering directory `/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original'

################################################################################
##                                  PRINT ENV                                 ##
################################################################################
FPGA_LOCAL_DISK_COMP_DIR=
FPGA_LOCAL_DISK_COMP=NO
VCS_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64
VIVADO_ENABLE_MULTI_MACHINE_MPF=0
VIVADO_ENABLE_MULTITHREADING=6
VIVADO_ENABLE_SINGLE_MACHINE_MPF=0
XILINX_LOCAL_USER_DATA=no
ZEBU_ACTIVATE_EMU_QUEUE=TRUE
ZEBU_COMPILATION_OBJECTIVE=PERFORMANCE
ZEBU_DEBUG_DYN_GRAPH_LOADING=1
ZEBU_DEBUG_USE_AUTO_ZXF=1
ZEBU_DEBUG_USE_DFS=1
ZEBU_DEBUG_USE_SIMZILLA=1
ZEBU_DRIVER_PATH=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/drivers
ZEBU_ENABLE_DDR_DMA=true
ZEBU_ENABLE_NEW_ZTDB_RB=1
ZEBU_FPGA_MODULE_DIR=/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0
ZEBU_FPGA_ORIGINAL_DIR=/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original
ZEBU_FPGA_SRC_DIR=/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.src
ZEBU_IP_ROOT=/global/apps/zebu_vs_2023.03-SP1/
ZEBU_ROOT=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
ZEBU_SA_ROOT=/remote/vginterfaces1/zebu_sa/ZebuSaRoot_Q-2020.03
ZEBU_SDF_ANALYSIS=1
ZEBU_SERIALIZED_ZFPGATIMING_BACK_ANNOTATION=1
ZEBU_SIMZILLA_VIRTUAL_SLICING=1
ZEBU_SYSTEM_DIR=/remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170
ZEBU_XIL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/ise/ISE_DS
ZEBU_XIL_VIVADO_FRACTAL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_fractal/
ZEBU_XIL_VIVADO_P2=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p2/
ZEBU_XIL_VIVADO_P4=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/
ZEBU_XIL_VIVADO=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado/


####################################################################
###################### VERIFICATION MACHINE  #######################
####################################################################
Host name is us01zebu-4587-002.static.us01-p06.synopsys.com
Fpga compilation directory : /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original

Make process id 2957067
------[ CPU info (30 cores) ]-----------------------------
processor	: 0
vendor_id	: GenuineIntel
cpu family	: 6
model		: 207
model name	: INTEL(R) XEON(R) GOLD 6548Y+
stepping	: 2
microcode	: 0x21000200
cpu MHz		: 2500.000
cache size	: 16384 KB
physical id	: 0
siblings	: 15
core id		: 0
cpu cores	: 15
apicid		: 0
initial apicid	: 0
fpu		: yes
fpu_exception	: yes
cpuid level	: 31
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology cpuid tsc_known_freq pni pclmulqdq dtes64 vmx ssse3 fma cx16 pdcm pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch cpuid_fault invpcid_single ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves avx_vnni avx512_bf16 wbnoinvd arat avx512vbmi umip pku ospke waitpkg avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg avx512_vpopcntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b fsrm md_clear serialize tsxldtrk avx512_fp16 arch_capabilities
bugs		: spectre_v1 spectre_v2 spec_store_bypass swapgs taa eibrs_pbrsb
bogomips	: 5000.00
clflush size	: 64
cache_alignment	: 64
------[ top (41 lines) ]---------------------------------
top - 18:38:23 up 208 days,  8:40, 12 users,  load average: 1.08, 2.69, 4.47
Tasks: 470 total,   4 running, 466 sleeping,   0 stopped,   0 zombie
%Cpu(s):  0.0 us,  1.5 sy,  3.8 ni, 93.9 id,  0.2 wa,  0.2 hi,  0.4 si,  0.0 st
MiB Mem : 987467.1 total, 880931.7 free,  13001.9 used,  93533.5 buff/cache
MiB Swap: 104448.0 total, 102414.4 free,   2033.6 used. 967493.2 avail Mem 

    PID USER      PR  NI    VIRT    RES    SHR S  %CPU  %MEM     TIME+ COMMAND
2957071 sudhirp   39  19  463936 113832  46656 R  94.1   0.0   0:00.43 zfast
2956622 muggulla  39  19 5427548  84848  27724 D  11.8   0.0   0:06.89 python
2934503 root      20   0       0      0      0 I   5.9   0.0   0:04.66 kworker+
2955454 root      20   0       0      0      0 I   5.9   0.0   0:00.44 kworker+
2956919 shrivas   39  19  282080  17772   7660 S   5.9   0.0   0:00.10 python
2956974 rashour   39  19  526220 135224  48524 D   5.9   0.0   0:00.11 zTime
      1 root      20   0  240196   8624   4568 S   0.0   0.0  67:37.93 systemd
      2 root      20   0       0      0      0 S   0.0   0.0   0:54.56 kthreadd
      3 root       0 -20       0      0      0 I   0.0   0.0   0:00.00 rcu_gp
      4 root       0 -20       0      0      0 I   0.0   0.0   0:00.03 rcu_par+
      6 root       0 -20       0      0      0 I   0.0   0.0   0:00.00 kworker+
      9 root       0 -20       0      0      0 I   0.0   0.0   0:00.00 mm_perc+
     10 root      20   0       0      0      0 S   0.0   0.0   0:00.00 rcu_tas+
     11 root      20   0       0      0      0 S   0.0   0.0   0:00.00 rcu_tas+
     12 root      20   0       0      0      0 S   0.0   0.0   1:09.45 ksoftir+
     13 root      20   0       0      0      0 I   0.0   0.0 290:02.64 rcu_sch+
     14 root      rt   0       0      0      0 S   0.0   0.0   0:08.36 migrati+
     15 root      rt   0       0      0      0 S   0.0   0.0   0:42.80 watchdo+
     16 root      20   0       0      0      0 S   0.0   0.0   0:00.00 cpuhp/0
     17 root      20   0       0      0      0 S   0.0   0.0   0:00.00 cpuhp/1
     18 root      rt   0       0      0      0 S   0.0   0.0   0:55.64 watchdo+
     19 root      rt   0       0      0      0 S   0.0   0.0   0:05.89 migrati+
     20 root      20   0       0      0      0 S   0.0   0.0   1:14.05 ksoftir+
     22 root       0 -20       0      0      0 I   0.0   0.0   0:00.00 kworker+
     23 root      20   0       0      0      0 S   0.0   0.0   0:00.00 cpuhp/2
     24 root      rt   0       0      0      0 S   0.0   0.0   0:59.60 watchdo+
     25 root      rt   0       0      0      0 S   0.0   0.0   0:05.70 migrati+
     26 root      20   0       0      0      0 S   0.0   0.0   1:15.33 ksoftir+
     28 root       0 -20       0      0      0 I   0.0   0.0   0:00.00 kworker+
     29 root      20   0       0      0      0 S   0.0   0.0   0:00.00 cpuhp/3
     30 root      rt   0       0      0      0 S   0.0   0.0   0:57.38 watchdo+
     31 root      rt   0       0      0      0 S   0.0   0.0   0:05.36 migrati+
     32 root      20   0       0      0      0 S   0.0   0.0   1:11.42 ksoftir+
     34 root       0 -20       0      0      0 I   0.0   0.0   0:00.00 kworker+
----------------------------------------------------------------



touch zNetgen_property.db




[SW-FPGA] - INFO : run in Original target, cleaning fpga_info.log log file

################################################################################
##                                 STEP ZNETGEN                               ##
################################################################################
znetgen start time: 1747150707

                                    ZeBu (R)
                                  zNetgen_bin

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zNetgen_bin design.tcl 

# start time is Tue May 13 18:38:28 2025




# Build Date : May  7 2024 - 21:35:29
# ---------------------------System Context--------------------------- 
# Cpu        30 x bogomips - 5000.00 INTEL(R) XEON(R) GOLD 6548Y+
#            Load: 1.23 2.69 4.46 7/687 2957783
#            Hostname: us01zebu-4587-002   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 987467 MB Free: 880115 MB
#            Swap space: 104447 MB Free Swap space: 102414 MB
#            VmSize: 327 MB VmPeak: 327 MB
# Disk Space Total: 5000 GB Available: 554 GB Used: 4446 GB
#            Free inodes: 11762790
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step INIT : Advanced commands have been loaded
#   step OPTIONSDB : Started reading options db from_backend/options.db
#   step OPTIONSDB : Default value() overwritten with post_routing_basic for zopt
#   step OPTIONSDB : Completed reading options db from_backend/options.db
### warning in OPTIONSDB [OPTDB01] : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
#   step OPTIONSDB : Default value(false) overwritten with true for ztdb_rb_api
##############################################
# 1 INIT
##############################################
Initilization done. znetgen_mode:zpar, tool_ise_vivado:vivado, fractal_flow:0, is_hydra:1, is_Anaconda:0, is_OPP:0
##############################################
# 2 READ EDIFS AND MERGE
##############################################
#   step ZNF PARSER : reading netlist from ZNF file 'wrapper.edf.gz'
#   step ZNF PARSER : reading netlist from ZNF file 'fpga.edf.gz'
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step merge : merging file 'wrapper.edf.gz'
#   step merge : merging file 'fpga.edf.gz'
### warning in MERGE [LST0237W] : Module 'connector_async_zpc_ft' from library 'design_lib' and netlist 'zmerge' has also been defined in library 'zsplit_lib_UNIT0.MOD0.F0_design_lib' and netlist 'zmerge' and has at least two distinct implementations. The module from the latter library will be renamed to zmerge__connector_async_zpc_ft_10.
### warning in MERGE [LST0194W] : When merging library 'design_lib' in global netlist, interface of module 'connector_async_zpc_ft' differs with existing module.
### warning in MERGE [LST0237W] : Module 'connector_async_zpc_ft_mod' from library 'design_lib' and netlist 'zmerge' has also been defined in library 'zsplit_lib_UNIT0.MOD0.F0_design_lib' and netlist 'zmerge' and has at least two distinct implementations. The module from the latter library will be renamed to zmerge__connector_async_zpc_ft_mod_10.
### warning in MERGE [LST0194W] : When merging library 'design_lib' in global netlist, interface of module 'connector_async_zpc_ft_mod' differs with existing module.
### warning in MERGE [LST0237W] : Module 'connector_async_zpc_ft_mod_0' from library 'design_lib' and netlist 'zmerge' has also been defined in library 'zsplit_lib_UNIT0.MOD0.F0_design_lib' and netlist 'zmerge' and has at least two distinct implementations. The module from the latter library will be renamed to zmerge__connector_async_zpc_ft_mod_0_10.
### warning in MERGE [LST0194W] : When merging library 'design_lib' in global netlist, interface of module 'connector_async_zpc_ft_mod_0' differs with existing module.
### warning in MERGE [LST0237W] : Module 'connector_async_zpc_ft_mod_1' from library 'design_lib' and netlist 'zmerge' has also been defined in library 'zsplit_lib_UNIT0.MOD0.F0_design_lib' and netlist 'zmerge' and has at least two distinct implementations. The module from the latter library will be renamed to zmerge__connector_async_zpc_ft_mod_1_10.
### warning in MERGE [LST0194W] : When merging library 'design_lib' in global netlist, interface of module 'connector_async_zpc_ft_mod_1' differs with existing module.
### warning in MERGE [LST0237W] : Module 'connector_async_zpc_ft_mod_2' from library 'design_lib' and netlist 'zmerge' has also been defined in library 'zsplit_lib_UNIT0.MOD0.F0_design_lib' and netlist 'zmerge' and has at least two distinct implementations. The module from the latter library will be renamed to zmerge__connector_async_zpc_ft_mod_2_10.
### warning in MERGE [LST0194W] : When merging library 'design_lib' in global netlist, interface of module 'connector_async_zpc_ft_mod_2' differs with existing module.
### warning in MERGE [LST0238W] : Not displaying more than 5 warnings.
#   step set_top : setting module 'design' as top of netlist 'zmerge'
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 42684 modules created
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_read_edifs.
##############################################
# 3 INSTRUMENTATION
##############################################
#   step FETCH_MODE : Performing fetch mode clock instrumentation for Critical Path Optimization
##############################################
# 4 ZPRD AND ZICE
##############################################
##############################################
# 5 PRE DAP PROCESSING
##############################################
#   step DONT TOUCH : Protect all instances with 'ZEBU_VIVADO_STOP_TIMING' attribute.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step DONT TOUCH : 179 instances have been protected.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
   ##############################################
   # 5.1 NATIVE SOCKETS
   ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step NATIVESOCKETS : //--------------------------------------------------------------------------------------------------------------------------//
#   step NATIVESOCKETS : // Not Found module 'RX_BITSLICE', 'TX_BITSLICE' or 'RXTX_BITSLICE' in top module 'design'
#   step NATIVESOCKETS : //--------------------------------------------------------------------------------------------------------------------------//
   ##############################################
   # 5.2 PROCESS_COMBI_PATH
   ##############################################
#   step BREAK_COMBI_LOOP : 0 latch insertions
Warning: SOFT CONSTRAINTs and PDM/DAP flows enabled together. Disabling SOFT CONSTRAINTs
#   step ZTIME_FPGA* : Starting generation of Vivado constraints...
#   step VivadoSoftTimingConstraintBuilder : Final number of constraints 40
#   step VivadoSoftTimingConstraintBuilder : Exporting vivado soft constraints to file(s)...
#   step ZTIME_FPGA* : Generation of Vivado constraints completed successfully.
   ##############################################
   # 5.3 ZVIEW
   ##############################################
#   step zview : 14697 zview found
#   step zview : 14697 zview processed (6106 fd added, 8484 fd instr, 105 zview duplicated, 2 zview gnd)
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step $DUMPVARS : Starting $dumpvar/dpi/ccall preprocessing.
#   step $DUMPVARS : Configuring for Virtex V8, waveform capture gen2.
   ##############################################
   # 5.4 XDL RENAME
   ##############################################
#   step XDL RENAME : Log file named xdlRename.log
   ##############################################
   # 5.5 ZPAR INSTRUMENTATION
   ##############################################
#   step TRANSACTIONAL FW : Instanciating 49 zceiMessageIn and 38 zceiMessageOut ports.
#   step TRANSACTIONAL FW : Total of 38 zcei output message ports
#   step TRANSACTIONAL FW : Total of 49 zcei input message ports.
   ##############################################
   # 5.6 FW MACROS
   ##############################################
#   step instanciate_uram_rdb : fw_lib:zs5_hw_rbip.edf.gz, prefix:x
#   step MemoryManagerURAM : 98 instances of uram288_base changed by x_uram_rbwb_multiport_sync_100
#   step MemoryManagerURAM : Number of detected ZXLSYS (zgatexlsys) for multiport: 8
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 2482 modules created
   ##############################################
   # 5.7 VDE CLOCKLOOP
   ##############################################
   ##############################################
   # 5.8 ZXLSYS
   ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 585 modules created
#   step instr_ztig_reg : 3 instances of the writeback blackbox registers replaced.
#   step instr_zxlsys : zxlsys manipulation 
   ##############################################
   # 5.9 ZPLUG
   ##############################################
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 || $DUMPVARS
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   ##############################################
   # 5.10 SYNCHRO
   ##############################################
#   step synchro : design synchronization statistics
#   step CLOCK NETWORK : writing report for design 'design'
#   info :    #-------- Summary 

#   info :      - 264163 synchronous items
#   info :      - 0 primary clock 
#   info :      - 80 derived clocks 
#   info :      - 0 multi-driven clock 
#   info :      - 11 stuck clocks 
#   info :      - 1 undriven clock
#   info :      - Total : 92 clocks

#   info :      - 4 zxlsys instances


#   info :    #-------- DERIVED clocks

#   info :      70887 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_bus.x_bufgctrl_ce_sib_clk.O (BUFG)
#   info :      37371 items : design.U0_M0_F1.new_fm_clk_info_O_17424882798885417542
#   info :      27013 items : design.U0_M0_F1.new_fm_clk_info_O_17683565601155847156
#   info :      26256 items : design.x_uram_rbwb_ctrl_ins.wrapper.clk_mux_smap_and_idel_dv2.O (BUFG)
#   info :      15531 items : design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.zddr40_wr_U0_M0_F1_core#core_chip_dut#icore_sys#ialb_mss_mem#u_rgon0_mem_inst#u_alb_mss_mem_ram#mem_r#i_ZRM#ctrlclko
#   info :      10917 items : design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_pclkgen.pclk_mix (BUFG)
#   info :      10222 items : design.U0_M0_F1.new_fm_clk_info_O_9372387678573991088
#   info :       8477 items : design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_pclkgen.pclk_free (BUFG)
#   info :       8152 items : design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_pclkgen.pclk_dut (BUFG)
#   info :       5220 items : design.U0_M0_F1.new_fm_clk_info_O_12749105083538191675
#   info :       5188 items : design.U0_M0_F1.new_fm_clk_info_O_12059651512388227887
#   info :       4917 items : design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_pclkgen.pclk (BUFG)
#   info :       4007 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_pcs_tx_0.socket_gt_sys_simplex_gt_userclk_tx.gt_userclk_usrclk2 (BUFG)
#   info :       3674 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_bus.x_bufgctrl_ce_srb_clk.O (BUFG)
#   info :       2871 items : design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.ctrl.wrapper.ddr4_ctrl_memif.ddr4_clk_dv4
#   info :       2156 items : design.U0_M0_F1.new_fm_clk_info_O_11067087949519006954
#   info :       1779 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_pcs_rx_0.socket_gt_sys_simplex_gt_userclk_rx.gt_userclk_usrclk2 (BUFG)
#   info :       1557 items : design.U0_M0_F1.new_fm_clk_info_O_877466468586702771
#   info :       1326 items : design.U0_M0_F1.new_fm_clk_info_O_3402477364822272335
#   info :       1216 items : design.U0_M0_F1.new_fm_clk_info_O_7400856323889693776
#   info :       1001 items : design.U0_M0_F1.new_fm_clk_info_O_15703263866410431123
#   info :       1001 items : design.U0_M0_F1.new_fm_clk_info_O_16464497775366424000
#   info :        785 items : design.U0_M0_F1.new_fm_clk_info_O_6974743325660484261
#   info :        528 items : design.U0_M0_F1.new_fm_clk_info_O_13748363602363649998
#   info :        390 items : design.U0_M0_F1.new_fm_clk_info_O_15141853717983836124
#   info :        380 items : design.U0_M0_F1.new_fm_clk_info_O_11472331745994112727
#   info :        349 items : design.zkprctrl.wrapper.gt_refclk_226_fabric_bufg_dv4 (BUFG)
#   info :        262 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sys_mclk (BUFG)
#   info :        194 items : design.U0_M0_F1.new_fm_clk_info_O_1306193954849896637
#   info :        184 items : design.U0_M0_F1.new_fm_clk_info_O_5383195008971685416
#   info :        162 items : design.U0_M0_F1.new_fm_clk_info_O_18369648163337721018
#   info :        162 items : design.U0_M0_F1.new_fm_clk_info_O_2908223621649014442
#   info :        162 items : design.U0_M0_F1.new_fm_clk_info_O_8479330721506830672
#   info :        155 items : design.U0_M0_F1.new_fm_clk_info_O_12202647334299479171
#   info :        155 items : design.U0_M0_F1.new_fm_clk_info_O_18064014346017572592
#   info :        130 items : design.U0_M0_F1.new_fm_clk_info_O_16810201546786164243
#   info :         99 items : design.x_uram_rbwb_ctrl_ins.wrapper.clk_mux_smap_and_idel_dv1.O (BUFG)
#   info :         99 items : design.x_uram_rbwb_ctrl_ins.wrapper.clk_mux_smap_and_idel_dv8.O (BUFG)
#   info :         99 items : design.x_uram_rbwb_ctrl_ins.wrapper.clk_mux_smap_and_idel_dv4.O (BUFG)
#   info :         76 items : design.U0_M0_F1.new_fm_clk_info_O_1962870551832223235
#   info :         76 items : design.U0_M0_F1.new_fm_clk_info_O_1989225641232752218
#   info :         76 items : design.U0_M0_F1.new_fm_clk_info_O_9443513347978988362
#   info :         67 items : design.U0_M0_F1.new_fm_clk_info_O_476914596097714770
#   info :         66 items : design.U0_M0_F1.new_fm_clk_info_O_288256185818116952
#   info :         60 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_xclk.x_bufgctrl_ce_sys_xclk_dv4_ref.O (BUFG)
#   info :         43 items : design.U0_M0_F1.new_fm_clk_info_O_11807922073469951678
#   info :         43 items : design.U0_M0_F1.new_fm_clk_info_O_2312743805018102937
#   info :         16 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_gt_wrapper_0.xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0.inst.gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0.gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst.channel_inst.GTYE4_CHANNEL_TXOUTCLKPCS[0]
#   info :         16 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_gt_wrapper_0.xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0.inst.gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0.gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst.channel_inst.GTYE4_CHANNEL_TXOUTCLKPCS[1]
#   info :         16 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_gt_wrapper_0.xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0.inst.gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0.gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst.channel_inst.GTYE4_CHANNEL_TXOUTCLKPCS[2]
#   info :         16 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_gt_wrapper_0.xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0.inst.gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0.gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst.channel_inst.GTYE4_CHANNEL_TXOUTCLKPCS[3]
#   info :         12 items : design.U0_M0_F1.new_fm_clk_info_O_14954427956678209628
#   info :          7 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.x_bufgctrl_ce_idel_clk_in.O (BUFG)
#   info :          7 items : design.U0_M0_F1.new_fm_clk_info_O_16862685441344990977
#   info :          7 items : design.U0_M0_F1.new_fm_clk_info_O_5828854887904172917
#   info :          5 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_registers.reg_sock_ena
#   info :          4 items : design.U0_M0_F1.new_fm_clk_info_O_350843950842987945
#   info :          4 items : design.U0_M0_F1.new_fm_clk_info_O_7608313757621911989
#   info :          3 items : design.U0_M0_F1.new_fm_clk_info_O_13912134506020417021
#   info :          3 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_pcs_tx_0.socket_gt_sys_simplex_gt_userclk_tx.gt_userclk_usrclk (BUFG)
#   info :          2 items : design.U0_M0_F1.new_fm_clk_info_O_11752619310684240565
#   info :          2 items : design.U0_M0_F1.new_fm_clk_info_O_12041067367163414002
#   info :          2 items : design.U0_M0_F1.new_fm_clk_info_O_14180729737385135843
#   info :          2 items : design.U0_M0_F1.new_fm_clk_info_O_17600800619123736976
#   info :          2 items : design.U0_M0_F1.new_fm_clk_info_O_5442683477540937896
#   info :          2 items : design.U0_M0_F1.new_fm_clk_info_O_5852559934191804491
#   info :          2 items : design.U0_M0_F1.new_fm_clk_info_O_6459335160419743023
#   info :          2 items : design.U0_M0_F1.new_fm_clk_info_O_8185217197067741592
#   info :          2 items : design.U0_M0_F1.new_fm_clk_info_O_9790376805970893308
#   info :          2 items : design.U0_M0_F1.new_fm_clk_info_O_9847513002037714800
#   info :          1 items : design.U0_M0_F1.new_fm_clk_info_O_14388794874818746033
#   info :          1 items : design.U0_M0_F1.new_fm_clk_info_O_15938099386769350674
#   info :          1 items : design.U0_M0_F1.new_fm_clk_info_O_18166766474946569636
#   info :          1 items : design.U0_M0_F1.new_fm_clk_info_O_9878564533359847905
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_bus.mmcm_sib_clk
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_bus.x_bufgctrl_ce_sib_clk.bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_bus.mmcm_srb_clk
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_bus.x_bufgctrl_ce_srb_clk.bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_idly.mmcm_idel_clk
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_idly.x_bufgctrl_ce_sys_idel_clk.bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_idly.mmcm_idel_clk_dv2
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_idly.x_bufgctrl_ce_sys_idel_clk_dv2.bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_idly.mmcm_idel_clk_dv4
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_idly.x_bufgctrl_ce_sys_idel_clk_dv4.bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_idly.mmcm_idel_clk_dv8
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_idly.x_bufgctrl_ce_sys_idel_clk_dv8.bufgctrl_0
#   info : 

#   info :    #-------- STUCK clocks

#   info :          2 items : design.zebu_fake_zview.gnd (STUCK)
#   info :          2 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_bus.GND_2 (STUCK)
#   info :          2 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_idly.GND_2 (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_100_zMem_multiport_TO_clk_100_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_200_zMem_multiport_TO_clk_200_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_25_zMem_multiport_TO_clk_25_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_50_zMem_multiport_TO_clk_50_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_zMem_multiport_TO_.gnd (STUCK)
#   info :          1 items : design.zebu_fake_ztig.gnd (STUCK)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_bus.VCC_1 (STUCK)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.sysclk_dut_zs5_idly.VCC_1 (STUCK)
#   info : 

#   info :    #-------- UNDRIVEN clocks

#   info :       1185 items : design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.clka
#   info : 


#   info : # clock buffer list:
#   info : #      bufgce   design.zkprctrl.wrapper.sysclk_dut_zs5.u_xst_wrapper_0.bufgce_sys_mclk     net: design.zpl_wr_zkprctrlsys_mclk
#   info : #      bufgce   design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_dlyclkgen[0].bufg_dclk_delay     net: design.U0_M0_F1.F01_ClockGen.dclk_delay[0]
#   info : #      bufgce   design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_dlyclkgen[1].bufg_dclk_delay     net: design.U0_M0_F1.F01_ClockGen.dclk_delay[1]
#   info : #      bufgce   design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_dlyclkgen[2].bufg_dclk_delay     net: design.U0_M0_F1.F01_ClockGen.dclk_delay[2]
#   info : #      bufgce   design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_pclkgen.bufg_pclk     net: design.zpad_sys_pclk
#   info : #      bufgce   design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_pclkgen.bufg_pclk_dut     net: design.zpad_pclk
#   info : #      bufgce   design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_pclkgen.bufg_pclk_free     net: design.U0_M0_F1.z_ts_w_pclk_free
#   info : #      bufgce   design.U0_M0_F1.F01_ClockGen.wrapper.ts_clockgen_pclkgen.bufg_pclk_mix     net: design.U0_M0_F1.zpl_wr_U0_M0_F1#F01_ClockGenpclk_mix
#   info : #      bufgce   design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.ctrl.wrapper.bufg_sys_clk     net: design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r.i_ZRM.ctrl.wrapper.sys_clk_bufg

#   info : # 9 clock buffer(s) found

   ##############################################
   # 5.11 MANIPULATION OF MUXCY/XORCY
   ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 22 modules created
#   step instr_muxcy_xorcy : 0 muxcy chains broken because of size greater then 73
#   step query_undriven_nets : Found 23 undriven nets in the netlist.
#   step query_undriven_nets : Found 888 undriven pins in the netlist.
#   step query_undriven_nets : See './fpga_reports/zNetgen/undriven_nets_and_pins.rpt.gz' report for additional information regarding undriven elements in the netlist.
   ##############################################
   # 5.12 VD
   ##############################################
#   step NtgTclCheckIdelayctrl : Have added DONT_TOUCH property on 0 idelayctrl instance(s).
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_before_DAP.
##############################################
# 6 ZOPT AND DAP
##############################################
# ZNETGEN REPORT INFO: ZOPT mode=basic
#   step ZOPT : set_app_var zopt post_routing_basic
# ZOPT hybrid mode is enabled
#   step Run logic re-optimization : Starting
#   step ZOPT : optimzing U0_M0_F1_core
#   step VivadoConstraintMuxDuplication : Begining duplication of transformed latches
#   step Run flattenTargets : Starting
#   step UNIQUIFY : Netlist with Top 'U0_M0_F1_core'
#   step UNIQUIFY : 0 modules created
#   step Run flattenTargets : Done in      elapsed:20 s     user:21 s   system:0.43 s     %cpu:105.87       load:2.70       fm:852488 m    vm:15465 m    vm:+1180 m    um:14899 m    um:+1199 m
#   step UNIQUIFY : Netlist with Top 'U0_M0_F1_core'
#   step UNIQUIFY : 0 modules created
#   step ISOLATE CLOCK_LEV : Starting
#   step ISOLATE CLOCK_LEV : Done in    elapsed:0.21 s   user:0.21 s      system:0 s      %cpu:99.37       load:2.70       fm:854747 m    vm:15465 m       vm:+0 m    um:14899 m       um:+0 m
#   step SPLIT MOD : Starting
#   step SPLIT MOD : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:107.14       load:2.70       fm:854747 m    vm:15465 m       vm:+0 m    um:14899 m       um:+0 m
#   step REMOVE TRIVIAL : Starting
#   step REMOVE TRIVIAL : Modules to optimize after phase 1: 62429 -> 2413
#   step REMOVE TRIVIAL : Modules to optimize after phase 2: 2413 -> 733
#   step REMOVE TRIVIAL : Done in     elapsed:0.6 s    user:0.6 s      system:0 s     %cpu:100.00       load:2.70       fm:854747 m    vm:15465 m       vm:+0 m    um:14899 m       um:+0 m
#   step Break Loops : Starting
#   step Break Loops : Done in    elapsed:0.69 s      user:1 s   system:0.15 s     %cpu:245.52       load:2.70       fm:854695 m    vm:15545 m      vm:+80 m    um:14950 m      um:+51 m
#   step MT re-optimization : Starting
#   step ABC_REOPT : multithread ABCOpt use 16 of threads (toOptimize size 733)
#   step MT re-optimization : Done in      elapsed:61 s    user:128 s      system:7 s     %cpu:221.72       load:3.29       fm:851497 m    vm:15605 m      vm:+60 m    um:15025 m      um:+75 m
#   step REVERT ISOLATION : Starting
#   step REVERT ISOLATION : Done in     elapsed:0.2 s    user:0.1 s      system:0 s      %cpu:90.91       load:3.29       fm:851497 m    vm:15605 m       vm:+0 m    um:15025 m       um:+0 m
#   step Run logic re-optimization : Done in      elapsed:84 s    user:153 s      system:7 s     %cpu:190.50       load:3.29       fm:851497 m    vm:15605 m    vm:+1320 m    um:15025 m    um:+1327 m
   ##############################################
   # 6.1 DAP
   ##############################################
#   step Property DB : writing property DB into file 'zNetgen_property.db'
#   step DIE_BUILD : Unmuxable Types: ZMem Carry Bufg FwNet NoSLR ZebuFilter ClockDriver UnknownBBox LatchGEPin MUXF7BBox XTOR
#   step DIE_BUILD : Die Build Setting
#   step DIE_BUILD : 
# +---------------+--------------------+
# |       Setting |              Value |
# +---------------+--------------------+
# |        Unit Id|                   0|
# |      Module Id|                   0|
# |      Fpga Name|                 F01|
# |    virtex Type|                  V8|
# |      Fpga Part|xcvu19p-fsva3824-1-e|
# |           Flow|              Direct|
# |defpartXTORMode|                   1|
# |    ProductType|                 zs5|
# |     DAP Engine|                 rdp|
# |Muxability Mode|              Normal|
# |      timingOpt|                   0|
# |        softDAP|                   0|
# +---------------+--------------------+
#   step dieBuildDB : Starting
#   step decisionMaking : Starting
#   step INIT : Starting
#   step dieBuildDB : Logical FPGA: U0_M0_F1 ; Physical FPGA: U0/M0/F01
#   step FWC : Configuring for Virtex 8, fast waveform capture gen2
#   step QIWC : Configuring for Virtex 8
#   step dieBuildDB : Target Product: zs5
#   step INIT : Done in    elapsed:0.23 s   user:0.23 s      system:0 s     %cpu:100.15       load:3.29       fm:851497 m    vm:15605 m       vm:+0 m    um:15025 m       um:+0 m
#   step dieBuildDB : Reading toe file: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/partitioningModel/zs5_xcvup_12c_19_v2_toe.xml
#   step DIE_BUILD : Generate zdo Option
#   step ZDO DM Build : Starting
#   step ZDO_CONSTRAINT_MGR PARSE : Starting
#   step ZDO_DEVICE : Fpgalet Report:
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : |             part_SLR3             |
#   step ZDO_DEVICE : |  BBox:[   0, 915] - ( 705,1220)   |
#   step ZDO_DEVICE : |        shell flpins:     0        |
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : +- N    0/   0 -- S    0/   0 -- V     0 -+
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : |             part_SLR2             |
#   step ZDO_DEVICE : |  BBox:[   0, 610] - ( 705, 915)   |
#   step ZDO_DEVICE : |        shell flpins:     0        |
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : +- N    0/   0 -- S    0/   0 -- V     0 -+
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : |             part_SLR1             |
#   step ZDO_DEVICE : |  BBox:[   0, 305] - ( 705, 610)   |
#   step ZDO_DEVICE : |        shell flpins:     0        |
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : +- N    0/   0 -- S    0/   0 -- V     0 -+
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : |             part_SLR0             |
#   step ZDO_DEVICE : |  BBox:[   0,   0] - ( 705, 305)   |
#   step ZDO_DEVICE : |        shell flpins:     0        |
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : (Direction[N|S|E|W] #NormalFlPins / #BypassFlPins)
#   step ZDO_CONSTRAINT_MGR : Product type = zs5, virtex type = V8
#   step ZDO_CONSTRAINT_MGR : Setup resource types with productType zs5
#   step ZDO_TCLMGR : Parsing tcl file tools/zDieOpt/script.tcl
#   step ZDO_CONSTRAINT_MGR : Collect [BASE/Total] = [496/669] defparts and transform into 207920 primitives
#   step ZDO_CONSTRAINT_MGR : Collect 0 user defgroups with 0 primitives
#   step ZDO_CONSTRAINT_MGR : Collect [target/balance/fillrate] = [0/0/0] defpart_resource constraints.
#   step ZDO_CONSTRAINT_MGR : Collect 0 shell offset commands.
#   step ZDO_CONSTRAINT_MGR : Collect 0 resource weight commands.
#   step ZDO_CONSTRAINT_MGR : Collect 0 pin weight commands.
#   step ZDO_CONSTRAINT_MGR : Collect 0 user-defined indivisible modules.
#   step ZDO_CONSTRAINT_MGR : Parse dap mode : default
#   step ZDO_CONSTRAINT_MGR : Collect 0 primitive modules with user-defined resource.
#   step ZDO_CONSTRAINT_MGR : Parse socket budget: [from/to/fromTo] = [5/35/0]
#   step ZDO_CONSTRAINT_MGR : Collect 40 delay requests: [from/to/fromTo] = [5/35/0]
#   step ZDO_CONSTRAINT_MGR : Collect 11 indivisible memory defGroups.
#   step ZDO_CONSTRAINT_MGR : Collect 1092 QiwcFwc defGroups.
#   step ZDO_CONSTRAINT_MGR : Collect 328 indivisible defGroups.
#   step ZDO_CONSTRAINT_MGR : Collect 12009 filters with [zClockcone/clockLev] = [620/11389]
#   step ZDO_CONSTRAINT_MGR : Collect 0 dlcone with [zcb_dlcone] = [0]
#   step ZDO_CONSTRAINT_MGR : Collect 3656 shape defGroups with [muxf/carry4/rom128x1LDCE/muxcy/xorcy] = [3656/0/0/0/0]
#   step ZDO_CONSTRAINT_MGR : Collect 0 TS clock bus defGroups.
#   step ZDO_CONSTRAINT_MGR : Collect driver clock period = 182256 ps
#   step ZDO_CONSTRAINT_MGR : Set SLR cut threshold = 19584
#   step ZDO_CONSTRAINT_MGR PARSE : Done in       elapsed:4 s      user:4 s      system:0 s      %cpu:99.33       load:3.17       fm:851494 m    vm:15605 m       vm:+0 m    um:15026 m       um:+1 m
#   step znlToZdoAdaptor convert : Starting
#   step ZNLZDOAdaptor : Build 496 raw vertices and 14567 ports for shell
#   step ZNLZDOAdaptor : Totally build 646947 raw vertices, 3197052 raw ports(40 socket ports)
#   step ZNLZDOAdaptor : Build 596218 raw edges (2769 edges connecting to shell) and skip 8323 constant edges, 1411 edges without driver, 0 edges with multiple drivers, 75898 edges without reader
#   step ZDO_RES_EST : Estimate Resource for BlackBox - 0 estimated
#   step ZDO_RES_EST : Estimate Resource for ZCEI - 87 estimated
#   step ZDO_RES_EST : Cost per QiWC bit
#   step ZDO_RES_EST : 
---------------------
|LUT |LUT6|RAM |REG |
---------------------
|0.33|0.33|0.00|0.07|
---------------------

#   step ZDO_RES_EST : RAM:0.00018986
#   step ZDO_RES_EST : DPI Frequency:0 Sampling Frequency:50000 MaxDPIBitPerIP:384
#   step ZDO_RES_EST : Total FWC Cost
#   step ZDO_RES_EST : 
-------------------------------------------------------------------------
|LUT        |RAM        |REG        |RAMLUT     |FWC_IP_NUM |FWC_IP_BITS|
-------------------------------------------------------------------------
|3377.00    |2.00       |3420.00    |96.00      |3.00       |832.00     |
-------------------------------------------------------------------------

#   step ZDO_RES_EST : Cost per FWC bit
#   step ZDO_RES_EST : 
-----------------------------
|LUT   |RAM   |REG   |RAMLUT|
-----------------------------
|4.06  |0.00  |4.11  |0.12  |
-----------------------------

#   step ZDO_RES_EST : 0 dpi bits, 0 dpi instances
#   step ZDO_RES_EST : value set name: FULL_DUT_DUMP_PORTS|VCC|FWC - bit count 832 - instance count 832
#   step ZNLZDOAdaptor : Set lvds locations on 40 zdo raw vertices
#   step ZNLZDOAdaptor : Collect 7115 fast clk registers with 6 fast clocks
#   step ZNLZDOAdaptor : Collect 12009 vertices with ClockCone
#   step ZNLZDOAdaptor : Collect muxability types from edges and ports
#   step ZNLZDOAdaptor : Collect 7651 timing arcs for 19 memory instances
#   step ZNLZDOAdaptor : Collect 5 timing arcs for 5 primitive instances
#   step ZNLZDOAdaptor : Collect 31540 timing arcs for 496 shell instances.
#   step ZNLZDOAdaptor : Collect 39196 timing arcs totally
#   step ZNLZDOAdaptor : Collect 40/40 valid timing constraints from soft constraints
#   step ZNLZDOAdaptor : Transform 40 delay requests into 0 timing constraints of driverClockPeriod 182256
#   step ZNLZDOAdaptor : Collect 40 timing constraints
#   step ZNLZDOAdaptor : Collect 207920/207920 valid single defpart constraints
#   step ZNLZDOAdaptor : Collect 0/0 valid multi defpart constraints
#   step ZNLZDOAdaptor : Collect 207920 defpart constraints
#   step ZNLZDOAdaptor : Collect 496/496 valid defpartBase constraints
#   step ZNLZDOAdaptor : Collect 11/11 valid IndivisibleMem groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 328/328 valid IndivisibleMod groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 1/1 valid ClockCone groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid DataCone groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 3656/3656 valid Shape groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid TsClockBus groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid User groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 1092/1092 valid QiwcFwc groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid Fwc groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid anchors (0 invalid anchor / 0 invalid instances)
#   step ZNLZDOAdaptor : Collect 0/0 valid localization constraints
#   step ZNLZDOAdaptor : Collect 0/0 reconstructable macros
#   step znlToZdoAdaptor convert : Done in      elapsed:28 s     user:27 s   system:0.23 s     %cpu:100.12       load:2.85       fm:865637 m    vm:16411 m     vm:+806 m    um:15832 m     um:+806 m
#   step ZDODM : Bulid netlist flat graph: 646947 vertices, 596218 edges, 3197052 ports
#   step ZDODM_process_configs : Starting
#   step ZDODM : Hardgroup reduces from :3995 to 1267
#   step ZDODM : Solve 1200 defgroups containing defpart and set 850 vertices as defpart/multi-defpart
#   step ZDODM_process_configs : Done in    elapsed:0.13 s   user:0.13 s      system:0 s      %cpu:98.48       load:2.85       fm:865576 m    vm:16411 m       vm:+0 m    um:15833 m       um:+0 m
#   step RSRC_CONSTRAINT : Processed defpart_resource constraints [valid/total] = [0/0]
#   step RSRC_CONSTRAINT :  Output current resource constraint table: 
# +---------+--------+--------+-----+----+--------+-----+-------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+-----------+-----+
# |    Parts|     LUT|    LUT6|  RAM|URAM|     REG|  DSP| RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|     ZFORCE|ZVIEW|
# +---------+--------+--------+-----+----+--------+-----+-------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+-----------+-----+
# |part_SLR0|1021650 |1021500 | 485 | 64 |2043279 | 816 |129000 |      186 |     71424 |     235929 |  2147483647 |            1 |   2147483647 |             1 | 2147483647 |              150 |               150 | 2147483647 |     1 |2147483647 |   1 |
# |part_SLR1|1021650 |1021500 | 452 | 64 |2043279 | 804 |129000 |      186 |     71424 |     235929 |  2147483647 |            1 |   2147483647 |             1 | 2147483647 |              150 |               150 | 2147483647 |     1 |2147483647 |   1 |
# |part_SLR2|1021650 |1021500 | 485 | 64 |2043279 | 816 |129000 |      186 |     71424 |     235929 |  2147483647 |            1 |   2147483647 |             1 | 2147483647 |              150 |               150 | 2147483647 |     1 |2147483647 |   1 |
# |part_SLR3|1021650 |1021500 | 485 | 64 |2043279 | 816 |129000 |      186 |     71424 |     235929 |  2147483647 |            1 |   2147483647 |             1 | 2147483647 |              150 |               150 | 2147483647 |     1 |2147483647 |   1 |
# +---------+--------+--------+-----+----+--------+-----+-------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+-----------+-----+
# |      SUM|4086600 |4086000 |1907 |256 |8173116 |3252 |516000 |      744 |    285696 |     943716 |          -4 |            4 |           -4 |             4 |         -4 |              600 |               600 |         -4 |     4 |        -4 |   4 |
# +---------+--------+--------+-----+----+--------+-----+-------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+-----------+-----+
#   step ZDODM : Collect 0 combinational loops 0 ports in loops
#   step ZDO DM Build : Done in      elapsed:34 s     user:35 s   system:0.28 s     %cpu:104.66       load:2.78       fm:865551 m    vm:16423 m     vm:+818 m    um:15845 m     um:+820 m
#   step ZDOFLOWMGR : Run direct

Outline of Decision Making
--------------------------
1. Partitioning
2. Routing
3. PDM

#   step BUILD_TIMER : Starting
#   step ZDODM : Build timing graph: 2018056 timing nodes, 2606180 timing arcs (32619 virtual arcs)
#   step ZDODM : Adjust 0 over constrained from/to timing constraints, number of constraints after adjustment: 40
#   step TimingConstraintHandler : 
# +-------------------+-----+-----+-----+
# |             Delay | S2F | F2S | S2S |
# +-------------------+-----+-----+-----+
# |       [0 - 20000) |   2 |   0 |   0 |
# |   [20000 - 30000) |   2 |   0 |   0 |
# |   [30000 - 80000) |   0 |   1 |   0 |
# |  [80000 - 100000) |   1 |   1 |   0 |
# | [100000 - 200000) |   0 |  33 |   0 |
# |             Total |   5 |  35 |   0 |
# +-------------------+-----+-----+-----+
#   step TimingConstraintHandler : Collect 40 sockets and 40 constraints with [S2F/F2S/S2S] = [5/35/0]
#   step TimingConstraintHandler : Starting
#   step TimingConstraintHandler :  Timing Constaint Report: 
# +-----------------------------------------------+-------+------------------+
# |                                          Type | Count | Total gap(in ps) |
# +-----------------------------------------------+-------+------------------+
# |                                       Invalid |     0 |     0.000000e+00 |
# | Overconstrained with constraint delay >= 50ns |     0 |     0.000000e+00 |
# |  Overconstrained with constraint delay < 50ns |     0 |     0.000000e+00 |
# |                         Overconstrained total |     0 |     0.000000e+00 |
# +-----------------------------------------------+-------+------------------+
#   step TimingConstraintHandler : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.78       fm:864646 m    vm:16668 m       vm:+0 m    um:16093 m       um:+0 m
#   step TimingConstraintHandler : Calculate 40 ports initial arr/req time with 2 tag(s)
#   step ZDO_TIMDM : collect 0 loop breaking arcs
#   step BUILD_TIMER : Done in       elapsed:4 s      user:4 s    system:0.9 s      %cpu:99.83       load:2.78       fm:864578 m    vm:16708 m     vm:+285 m    um:16134 m     um:+289 m
#   step ZDOFLOWMGR : Timing Report - Before Partitioning
#   step ZDOFLOWMGR : [ Min slack / Top 1% min slack / Total slack / Driver clock period ] = [ 10598 / 123001 / 8.474944e+14 / 182256 ]
#   step ZDODM : Dumping timing constraint cones into file tools/zDieOpt/Before Partitioning.constraintCone.log

##################################################
## Partitioning                                 ##
##################################################

#   step run_partitioning : Starting
#   step ZDORDPAdaptor : Collect 646947 nodes
#   step ZDORDPAdaptor : Collect 561187 nets and skip 33286 1-pin nets
#   step BUILDRDPDM : Starting
#   step RDP_DM : Build Nodes: [Fix/Clock/Data/Total] = [40/12009/0/646947]
#   step RDP_DM : Build Nets: Total [Net/Pin/Undefined pin] = [561187/2519116/0]
#   step BUILDRDPDM : Done in    elapsed:0.85 s   user:0.74 s   system:0.11 s      %cpu:99.65       load:2.72       fm:863597 m    vm:17519 m     vm:+317 m    um:16931 m     um:+317 m
#   step RDP_OPTION_MGR : Report option table in DAP
#   step RDP_OPTION_MGR : 
# +------------------+-------+------------------------------------------------+
# |           Option | Value |                                    Description |
# +------------------+-------+------------------------------------------------+
# |    adjustUBFactor|   True|                         Adjust unbalance factor|
# | combLoopSoftGroup|   True|Add soft group constraint on combinational loops|
# |        fixDefpart|   True|       Fix defpart at the center of each fpgalet|
# |  setUBFactorValue|  0.010|              Define the UBFactor in partitionDM|
# |       smallDesign|   True|         Simplify the flow for very small design|
# |typeSpecificSpread|   True|          Spread specific resource to its column|
# +------------------+-------+------------------------------------------------+
#   step RDP_DM : Set partition for defpart nodes - Invalid/shell/normal defpart/multi defpart/total = [0/496/208274/0/208770]
#   step RDP_DM : Process zMem soft constraints - 11 groups with 119286 pseudo-nets are created
#   step RDP_DM : Process combLoop soft constraints - 0 groups with 0 pseudo-nets are created
#   step RDP_DM : 67 groups are created
#   step RDP_DM : Create 0 anchor constraints
#   step RDP_DM : Sparsify Matrix - [pseudo/high degree/skip nets] = [119286/315/1272]
#   step RDP_DM : set estimate qiwc bit and fwc bit resources
#   step RDP_DM : Fix defpart nodes in partition center
#   step RDP_DM : Defpart fixed in center [Part0/Part1/Part2/Part3] = [44/208106/84/0]
#   step INITQPDM : Starting
#   step INITQPDM : Done in       elapsed:1 s      user:1 s   system:0.29 s      %cpu:99.48       load:2.66       fm:862660 m    vm:18432 m     vm:+873 m    um:17823 m     um:+859 m
#   step RDP_DM : Setting QP Blockages - Num Set : 3
#   step RDP_DM : Process Skip Nodes - Num of skip nodes: 53
#   step RDP_DM : Set cut threshold = 19584
#   step RDP_DM : Report cut size table from defpart/fixed nodes
+-------------+-----------------------+-------------+----------------+-----------+
| Boundary Id |      fpgalet - fpgalet| PDMable Cut | NonPDMable Cut | Total Cut |
+-------------+-----------------------+-------------+----------------+-----------+
|           0 | part_SLR0 - part_SLR1 |           0 |              0 |         0 |
|           1 | part_SLR1 - part_SLR2 |           0 |              0 |         0 |
|           2 | part_SLR2 - part_SLR3 |           0 |              0 |         0 |
+-------------+-----------------------+-------------+----------------+-----------+


#   step RDP_PARTDM : build 646451 normal nodes, 0 group nodes, 8 legal order, 1 fwc value set
#   step RDP_PARTDM : Build Complete
#   step RDP : Starting
#   step RDP Pre-Processing : Starting
#   step RDP : Pre-Processing using pin balance mode
#   step RDP_CONGMGR : Init inflat nodes
#   step RDP_CONGMGR : Total area: 14010384.900985	Total pins: 1762212	Avg pin area: 7.950454

### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP_DM : Report cut size table
+-------------+-----------------------+-------------+----------------+-----------+
| Boundary Id |      fpgalet - fpgalet| PDMable Cut | NonPDMable Cut | Total Cut |
+-------------+-----------------------+-------------+----------------+-----------+
|           0 | part_SLR0 - part_SLR1 |       11699 |           7308 |     19007 |
|           1 | part_SLR1 - part_SLR2 |       16240 |            237 |     16477 |
|           2 | part_SLR2 - part_SLR3 |       22384 |            110 |     22494 |
+-------------+-----------------------+-------------+----------------+-----------+


#   step RDP_DM : 
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|           LUT|         LUT6|   RAM| URAM|           REG|  DSP|     RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|125486/1021650|18146/1021500|32/485|64/64| 75434/2043279|0/816|   0/129000|     1/186|   77/71424|11426/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|120920/1021650|12504/1021500|34/452|34/64|137689/2043279|2/804|9555/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             5/150|              5/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2| 75100/1021650|25590/1021500| 8/485| 0/64| 51868/2043279|0/816|  64/129000|     2/186|  707/71424|41725/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3| 64915/1021650|23201/1021500| 8/485| 0/64| 56037/2043279|0/816|   0/129000|     1/186|   48/71424|41658/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        386716|        79441|    82|   98|        321220|    2|       9651|         3|        832|       94809|            0|             0|             0|              0|           0|                 5|                  5|           0|      0|     0|    0|
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step RDP_PARTDM : Defpart Resource Usage
#   step RDP_DM : 
# +---------+--------------+-------------+------+----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|           LUT|         LUT6|   RAM|URAM|           REG|  DSP|     RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+--------------+-------------+------+----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|    26/1021650|    3/1021500| 0/485|0/64|    14/2043279|0/816|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|103070/1021650|12504/1021500|34/452|0/64|118343/2043279|2/804|9555/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             5/150|              5/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2|    43/1021650|    6/1021500| 0/485|0/64|    33/2043279|0/816|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3|     0/1021650|    0/1021500| 0/485|0/64|     0/2043279|0/816|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+--------------+-------------+------+----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        103139|        12513|    34|   0|        118390|    2|       9555|         0|          0|           0|            0|             0|             0|              0|           0|                 5|                  5|           0|      0|     0|    0|
# +---------+--------------+-------------+------+----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step RDP : Prepare Type Spreading DB : 3
#   step RDP Pre-Processing : Done in       elapsed:1 s     user:16 s   system:0.29 s     %cpu:918.63       load:2.66       fm:862113 m    vm:18831 m     vm:+386 m    um:18218 m     um:+369 m
#   step RDP : Processing ...
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 0
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 1
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 2
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 3
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 4
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 5
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 6
#   step RDP_DM : 1 types of resources overflow in some partitions
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 7
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 8
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 9
#   step RDP_PARTDM : build 570620 normal nodes, 67 group nodes, 14 legal order, 1 fwc value set
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 10
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 11
#   step RDP : Cut size <= SLR cut threshold.
#   step RDP_DM : Report cut size table
+-------------+-----------------------+-------------+----------------+-----------+
| Boundary Id |      fpgalet - fpgalet| PDMable Cut | NonPDMable Cut | Total Cut |
+-------------+-----------------------+-------------+----------------+-----------+
|           0 | part_SLR0 - part_SLR1 |        1249 |             10 |      1259 |
|           1 | part_SLR1 - part_SLR2 |        5995 |             89 |      6084 |
|           2 | part_SLR2 - part_SLR3 |         947 |              9 |       956 |
+-------------+-----------------------+-------------+----------------+-----------+


#   step RDP_DM : 
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|           LUT|         LUT6|   RAM| URAM|           REG|  DSP|     RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|123689/1021650|22180/1021500| 4/485|64/64| 71541/2043279|0/816|   0/129000|     1/186|   62/71424|16401/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|103070/1021650|12504/1021500|34/452| 0/64|118343/2043279|2/804|9555/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             5/150|              5/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2| 98082/1021650|20686/1021500|35/485|34/64| 79202/2043279|0/816|  96/129000|     3/186|  769/71424|30772/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3| 61861/1021650|24071/1021500| 9/485| 0/64| 52073/2043279|0/816|   0/129000|     1/186|    1/71424|47636/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        386716|        79441|    82|   98|        321220|    2|       9651|         3|        832|       94809|            0|             0|             0|              0|           0|                 5|                  5|           0|      0|     0|    0|
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step RDP : Post-Processing ...
#   step RDP_PARTDM : build 570620 normal nodes, 67 group nodes, 14 legal order, 1 fwc value set
#   step RDP : Partition Cost Metric
+---------+---------------+----------------+------------------+
| Fpgalet | Pin Cost / (%)| Area Cost / (%)| Target Offset (%)|
+---------+---------------+----------------+------------------+
|part_SLR0| 604584 / 24.00| 6633177 / 26.03|             25.00|
|part_SLR1| 756458 / 30.03| 7212571 / 28.31|             25.00|
|part_SLR2| 604579 / 24.00| 6382623 / 25.05|             25.00|
|part_SLR3| 553495 / 21.97| 5251549 / 20.61|             25.00|
+---------+---------------+----------------+------------------+
|    Total|  2519116 / 100|  25479920 / 100|              100 |
+---------+---------------+----------------+------------------+


#   step RDP_DM : Sanity check.....
#   step RDP : Done in      elapsed:27 s    user:151 s      system:2 s     %cpu:554.84       load:2.68       fm:860246 m    vm:18996 m     vm:+551 m    um:18359 m     um:+510 m
#   step RDP_DM : Report cut size table
+-------------+-----------------------+-------------+----------------+-----------+
| Boundary Id |      fpgalet - fpgalet| PDMable Cut | NonPDMable Cut | Total Cut |
+-------------+-----------------------+-------------+----------------+-----------+
|           0 | part_SLR0 - part_SLR1 |        1249 |             10 |      1259 |
|           1 | part_SLR1 - part_SLR2 |        5995 |             89 |      6084 |
|           2 | part_SLR2 - part_SLR3 |         947 |              9 |       956 |
+-------------+-----------------------+-------------+----------------+-----------+


#   step RDP_DM : 
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|           LUT|         LUT6|   RAM| URAM|           REG|  DSP|     RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|123689/1021650|22180/1021500| 4/485|64/64| 71541/2043279|0/816|   0/129000|     1/186|   62/71424|16401/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|103070/1021650|12504/1021500|34/452| 0/64|118344/2043279|2/804|9555/129000|     0/186|    0/71424|    1/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             5/150|              5/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2| 98082/1021650|20686/1021500|35/485|34/64| 79201/2043279|0/816|  96/129000|     3/186|  769/71424|30774/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3| 61860/1021650|24070/1021500| 9/485| 0/64| 52073/2043279|0/816|   0/129000|     1/186|    1/71424|47633/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        386716|        79441|    82|   98|        321220|    2|       9651|         3|        832|       94809|            0|             0|             0|              0|           0|                 5|                  5|           0|      0|     0|    0|
# +---------+--------------+-------------+------+-----+--------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step RDP_DM : Report resource usage from QIWC_IP_BITS
#   step RDP_DM : 
# +---------+-------------+-------------+-----+----+------------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|          LUT|         LUT6|  RAM|URAM|         REG|  DSP|  RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+-------------+-------------+-----+----+------------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0| 5412/1021650| 5412/1021500|3/485|0/64|1148/2043279|0/816|0/129000|     0/186|    0/71424|16401/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|    0/1021650|    0/1021500|0/452|0/64|   0/2043279|0/804|0/129000|     0/186|    0/71424|    1/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2|10155/1021650|10155/1021500|6/485|0/64|2154/2043279|0/816|0/129000|     0/186|    0/71424|30774/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3|15719/1021650|15719/1021500|9/485|0/64|3334/2043279|0/816|0/129000|     0/186|    0/71424|47633/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+-------------+-------------+-----+----+------------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        31287|        31287|   18|   0|        6637|    0|       0|         0|          0|       94809|            0|             0|             0|              0|           0|                 0|                  0|           0|      0|     0|    0|
# +---------+-------------+-------------+-----+----+------------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step RDP_DM : Report resource usage from FWC_IP_NUM
#   step RDP_DM : 
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|      LUT|     LUT6|  RAM|URAM|      REG|  DSP|  RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|0/1021650|0/1021500|0/485|0/64|0/2043279|0/816|0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|0/1021650|0/1021500|0/452|0/64|0/2043279|0/804|0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2|0/1021650|0/1021500|0/485|0/64|0/2043279|0/816|0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3|0/1021650|0/1021500|0/485|0/64|0/2043279|0/816|0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        0|        0|    0|   0|        0|    0|       0|         0|          0|           0|            0|             0|             0|              0|           0|                 0|                  0|           0|      0|     0|    0|
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step run_partitioning : Done in      elapsed:33 s    user:156 s      system:2 s     %cpu:477.05       load:2.68       fm:860255 m    vm:18996 m    vm:+1890 m    um:18358 m    um:+1835 m
#   step decisionMaking : Done in      elapsed:78 s    user:204 s      system:3 s     %cpu:265.55       load:2.68       fm:860234 m    vm:18996 m    vm:+3391 m    um:18371 m    um:+3346 m
#   step dieBuildDB : doSplitNetlist:off ; doPblockConstraints:off ; doReplication:off ; doMDTMXinsertion:off ; doClockOpt:off ; doDataOpt:off ; doAnnotateLoc:off
#   step netlistModification : Starting
#   step netlistModification : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.68       fm:860234 m    vm:18996 m       vm:+0 m    um:18371 m       um:+0 m
#   step postProcess : Starting
#   step postProcess : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.68       fm:860234 m    vm:18996 m       vm:+0 m    um:18371 m       um:+0 m
### Warning : Cannot open log file () for writing.
#   step dieBuildDB : Done in      elapsed:78 s    user:204 s      system:3 s     %cpu:265.45       load:2.68       fm:860233 m    vm:18996 m    vm:+3391 m    um:18371 m    um:+3346 m
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step MEM SDF MODEL : Starting
#   step MEM SDF MODEL : Generation of memory timing arcs for zFpgaTiming
#   step MEM SDF MODEL : Generating SDF timing models for 11 memories in file zFpgaTiming_memory_arcs.tcl
#   step MEM SDF MODEL : Memory module reserved_scope_fpga_sram_0002_ZMEM_mem_r : No zxlsys fast clock involved, skipping generation of SDF timing model
#   step MEM SDF MODEL : Memory module reserved_scope_fpga_sram_0002_ZMEM_mem_r :   Hierarchy path is : design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_iccm0_even.u_iccm0_sram.mem_r
#   step MEM SDF MODEL : Memory module reserved_scope_fpga_sram_0001_ZMEM_mem_r : No zxlsys fast clock involved, skipping generation of SDF timing model
#   step MEM SDF MODEL : Memory module reserved_scope_fpga_sram_0001_ZMEM_mem_r :   Hierarchy path is : design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_data_ram.u_ic_data_ram.mem_r
#   step MEM SDF MODEL : Memory module reserved_scope_fpga_sram_0002_0000_ZMEM_mem_r_0 : No zxlsys fast clock involved, skipping generation of SDF timing model
#   step MEM SDF MODEL : Memory module reserved_scope_fpga_sram_0002_0000_ZMEM_mem_r_0 :   Hierarchy path is : design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_even.u_DCCM_sram.mem_r
#   step MEM SDF MODEL : Memory module reserved_scope_fpga_sram_0002_0000_ZMEM_mem_r : No zxlsys fast clock involved, skipping generation of SDF timing model
#   step MEM SDF MODEL : Memory module reserved_scope_fpga_sram_0002_0000_ZMEM_mem_r :   Hierarchy path is : design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_dccm_odd.u_DCCM_sram.mem_r
#   step MEM SDF MODEL : Done in    elapsed:0.34 s   user:0.52 s    system:0.3 s     %cpu:162.24       load:2.68       fm:860231 m    vm:18996 m       vm:+0 m    um:18371 m       um:+0 m
#   step MULIPLEXED DSP SDF MODEL : Starting
#   step DSP MULTIPLEXED : 0 DSP multiplxed instance(s), 0 zFpgaTiming command(s) generated.
#   step MULIPLEXED DSP SDF MODEL : Done in    elapsed:0.53 s      user:2 s    system:0.6 s     %cpu:427.22       load:2.68       fm:860242 m    vm:18996 m       vm:+0 m    um:18372 m       um:+1 m
##############################################
# 7 POST DAP PROCESSING
##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step $DUMPVARS : Starting $dumpvar/dpi/ccall postprocessing.
#   step $DUMPVARS : Configuring for Virtex V8, waveform capture gen2.
#   step $DUMPVARS : 1 Logical $dumpvar/dpi/ccall were mapped on 3 physical High Speed packets.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 832 signals, 1 logical groups were mapped on 3 physical groups.
#   step $DUMPVARS : 1 Logical $dumpvar/dpi/ccall were mapped on 3 physical Qiwc packets.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 94809 signals, 1 logical groups were mapped on 3 physical groups.
#   step $DUMPVARS : 0 Logical $dumpvar/dpi/ccall were mapped on 0 physical Toggle Activity packets.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 0 signals, 0 logical groups were mapped on 0 physical groups.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 0 signals, 0 logical groups were mapped on 0 physical groups.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 0 signals, 0 logical groups were mapped on 0 physical groups.
#   step $DUMPVARS : 0 attributes cleaned-up.
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   2 |                   0 |                   0 |                   0 |                   0 || $DUMPVARS
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   ##############################################
   # 7.1 POST PROCESS FPGA
   ##############################################
#   step Name report. : Starting
#   step zNetgen : Wire names to improve: 22854/3346161, gate names to improve 20528/599497
#   step Name report. : Done in    elapsed:0.16 s   user:0.17 s      system:0 s     %cpu:104.94       load:2.58       fm:859982 m    vm:18996 m       vm:+0 m    um:18376 m       um:+0 m
#   step clean_netlist : cleaning netlist 'zmerge'
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 52 modules created
#   step Init whiteboard : Starting
#   step Init whiteboard : Done in    elapsed:0.14 s   user:0.29 s    system:0.1 s     %cpu:214.80       load:2.58       fm:859401 m    vm:18996 m       vm:+0 m    um:18375 m       um:+0 m
#   step MULTIQUIFY : Netlist number of modules was decreased by 3499 to 8565.
#   step XDC GENERATOR : Writing XDC file 'design_fw.zdc' with 829 constraints
#   step XDC GENERATOR : Writing XDC file 'design_bufg.zdc' with 1 constraints
### warning in AURA OPTION [CCT0539W] : Option -isOrionpp is going to be deprecated. Please use -isAura instead.
#   step SERIALIZE : writing netlist 'zmerge' into znl file './fpga_reports/zNetgen/design_db.znf'
#   step SERIALIZE : #bytes in: 113685040, #bytes out: 25855577, compression ratio: 4.396925
#   step aggregate_topgnd : # info : Found 976310 design IO ports on GND. 1953 new GND driver created
# Checkin RAMB16
#   step NtgTclCheckRAMB16 : No RAMB16 found in the netlist, pass.
#   step FDP_1 handling : 0 FDP_1 protected with 0 inv
#   step FD_1 handling : 0 FD_1 protected with 0 inv
#   step FDC_1 handling : 0 FDC_1 protected with 0 inv and changed to FDC
#   step FDE_1 handling : 0 FDE_1 protected with 0 inv
#   step NtgTclTDMRegMarking : Setting inter-die TDM properties ZDEL(5458 new, 0 existed) and DUT(106888 new, 0 existed) on registers.
#   step NtgTclTDMRegMarking : inserted 112346 inter-die TDM properties in total.

#   step VivadoConstraintMuxDuplication : Begining duplication of transformed latches
#   step NtgTclFilterRegMarking : Marking design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_en_reg to be replicated (fetch_mode).
#   step NtgTclFilterRegMarking : Setting 11 filter register for replication among 11 total filter registers.
#   step NtgTclFilterRegMarking : Setting 8 LUT1 for replication in Aux --> LUT1(INV) --> LD path.
#   step USERIP_POSTDAP : Starting UserIP Post-DAP flow...
#   step USERIP_POSTDAP : Found 0 IP block instances after merge
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_after_DAP.
##############################################
# 8 NETLIST ASSEMBLY
##############################################
#   step set_top : setting module 'design' as top of netlist 'clean_properties'
#   step clean_netlist : cleaning netlist 'clean_properties'

[SW_FPGA] - INFO : IP Source files loading ...

#   step EDIF LOADER : reading EDIF file 'fx_top.edf'
#   step EDIF LOADER : reading EDIF file 'qiwc_ip_cluster.edf'
#   step EDIF LOADER : reading EDIF file 'fwc_ip_hs_cluster.edf'
#   step EDIF LOADER : reading EDIF file 'vd_top.edf'
#   step EDIF LOADER : reading EDIF file 'vde_mon_top.edf'
#   step merge : Merging in assembly mode
#   step merge : merging file 'fx_top.edf'
#   step merge : merging file 'qiwc_ip_cluster.edf'
#   step merge : merging file 'fwc_ip_hs_cluster.edf'
#   step merge : merging file 'vd_top.edf'
#   step merge : merging file 'vde_mon_top.edf'
#   step set_top : setting module 'fx_top' as top of netlist 'set_top'
# fixing TopMod directions

[SW_FPGA] - INFO : IP Source files loaded..
##############################################
# 9 PRE VIVADO OPTIMIZATION
##############################################
#   step NtgTclReplaceMuxfx : Have converted 7396 MUXFx into LUT3.
   ##############################################
   # 9.1 ZNETGEN HOLD FIX
   ##############################################
#   step HoldFixDelayInserter : Found LUT1 clock bufg port 'fx_top/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk/O', will insert LUT1 for hold_fix.
#   step HoldFixDelayInserter : Found LUT1 clock bufg port 'fx_top/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_free/O', will insert LUT1 for hold_fix.
#   step HoldFixDelayInserter : Found LUT1 clock bufg port 'fx_top/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O', will insert LUT1 for hold_fix.
#   step HoldFixDelayInserter : Found LUT1 clock bufg port 'fx_top/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_mix/O', will insert LUT1 for hold_fix.
#   step HoldFixDelayInserter : Checking all the timing paths within logic level '5' for LUT1 clock...
#   step HoldFixDelayInserter : Have skipped: 7881 self-loop regs, 0 protected(source-side) regs, 0 protected(load-side) regs, 34 half-cycle paths, 0 SLR crossing paths, 5083 CARRY/MUXF chains
#   step HoldFixDelayInserter : Have found 235788 candidate sequential elements (0 source, 235788 load side, 13468 CDC) that need to insert LUT1 (among 179685 all paths and 387 nonRegisterPaths).
#   step HoldFixDelayInserter : Have found 0 candidate sequential elements that need to insert FD due to Adjacent SLR crossing.
#   step HoldFixDelayInserter : Have used 394800 (9%) LUT on device, remaining avaiable LUT = 4085760 - 394800 = 3690960, LUT1BudgetRatio=0.12 LUT1IncreaseBudget=160000.
#   step HoldFixDelayInserter : Budget is '160000' for LUT1 delays insertion, and '100000' for FD_1 delays insertion.
#   step HoldFixDelayInserter : First insert LUT1 on Clock Domain Crossing (CDC) paths, inserted 39944 LUT1.
#   step HoldFixDelayInserter : Then insert LUT1 on non-CDC paths, start from the lowest logic level, until all paths have at least logic level '5':
#   step HoldFixDelayInserter : Inserting LUT1 on a BFS manner. Has reached the insertion budget limit:120056, stop at currentLevel:3.
#   step HoldFixDelayInserter :  - logic level 0: total 11695 paths, each path requires 5 LUT1. Covered 36045 paths (inserted 3.08 LUT1 per path on average).
#   step HoldFixDelayInserter :  - logic level 1: total 50004 paths, each path requires 4 LUT1. Covered 104360 paths (inserted 2.09 LUT1 per path on average).
#   step HoldFixDelayInserter :  - logic level 2: total 26156 paths, each path requires 3 LUT1. Covered 16392 paths (inserted 0.63 LUT1 per path on average).
#   step HoldFixDelayInserter :  - logic level 3: total 50923 paths, each path requires 2 LUT1. Covered 382 paths (inserted 0.01 LUT1 per path on average).
#   step HoldFixDelayInserter :  - logic level 4: total 29503 paths, each path requires 1 LUT1. Covered 2821 paths (inserted 0.10 LUT1 per path on average).
#   step HoldFixDelayInserter :  - no insertion happen beyong logic level 5, since it has fulfill the requirement of '5' (defined as '-targetPostInsertLevel').
#   step HoldFixDelayInserter : Have inserted 5940 prdBox LUT1, 160000 LUT1 and 0 FD_1 delays in total, hold_fix finished.
   ##############################################
   # 9.2 ZNETGEN VIVADO WA
   ##############################################
#   step zVreportsZview : 6110 zview cells.
#   step zVreportsZview : 6108 FF cells as zview.
#   step zVreportsZview : 0 FF cells as zview in sockets.
#   step zVreportsDataPins : 12288 fwc nets. 832 fwc pin_driver found, 17 of them are LUT1 (setting DONT_TOUCH).
#   step zVreportsDataPins : 1048576 qiwc nets. 94809 qiwc pin_driver found, 248 of them are LUT1 (setting DONT_TOUCH).
#   step VivadoPorting : zNetgen_port_vivado finished, constriants have been written into port_vivado.zdc
#   info : replace_lut6_cells
#   step LUT6 resynthesis: : Please set env variable 'ZEBU_REPLACE_LUT6_QIWC' true to perform LUT6 decomposition of QiWC modules
#   step NtgTclBramMarking : Setting 53 BRAM to clock domain COMMON among 152 total BRAM.
   ##############################################
   # 9.3 NETLIST SANTIY CHECK
   ##############################################
#   step NtgTclTDMRegMarking : Sanity check PASS, no duplicated attribute found on primitives.
#   step resolvePortDirections : Starting
#   step resolvePortDirections : Done in      elapsed:14 s     user:13 s   system:0.42 s      %cpu:99.71       load:2.69       fm:856639 m    vm:20381 m    vm:+1140 m    um:19806 m    um:+1139 m
#   step resolveMultiDriverShorts : Starting
Resolved 99 local wires with multiple module port drivers
#   step resolveMultiDriverShorts : Done in       elapsed:1 s      user:1 s      system:0 s      %cpu:99.77       load:2.69       fm:856654 m    vm:20381 m       vm:+0 m    um:19806 m       um:+0 m
### warning in NtgTclSanityCheck [PRO1290W] : Found blackbox module "ddr4_MTA16ATF2G64HZ_2G3_VU19P".
### warning in NtgTclSanityCheck [PRO1291W] : Found 1 blackbox modules. See trace log for more details.
#   step NtgTclSanityCheck : All wires driven by pclk_dut port do not cross partition.
##############################################
# 10 WRITE EDIF
##############################################
#   step INSTPORTATTR : EDIF driver: Duplicated 20004 instance port attributes
### warning in MERGE [LST0237W] : Module 'port_rcv_128' from library 'zsplit_lib_UNIT0.MOD0.F0_lib_driver_boxes' and netlist 'set_top' has also been defined in library 'lib_driver_boxes' and netlist 'set_top' and has at least two distinct implementations. The module from the latter library will be renamed to set_top__port_rcv_128_69.
### warning in MERGE [LST0194W] : When merging library 'zsplit_lib_UNIT0.MOD0.F0_lib_driver_boxes' in global netlist, interface of module 'port_rcv_128' differs with existing module.
### warning in MERGE [LST0237W] : Module 'port_snd_96' from library 'zsplit_lib_UNIT0.MOD0.F0_lib_driver_boxes' and netlist 'set_top' has also been defined in library 'lib_driver_boxes' and netlist 'set_top' and has at least two distinct implementations. The module from the latter library will be renamed to set_top__port_snd_96_69.
### warning in MERGE [LST0194W] : When merging library 'zsplit_lib_UNIT0.MOD0.F0_lib_driver_boxes' in global netlist, interface of module 'port_snd_96' differs with existing module.
### warning in MERGE [LST0237W] : Module 'ts_min2_24_zpt_wrapper_0' from library 'zsplit_lib_UNIT0.MOD0.F0_lib_driver_boxes' and netlist 'set_top' has also been defined in library 'lib' and netlist 'set_top' and has at least two distinct implementations. The module from the latter library will be renamed to set_top__ts_min2_24_zpt_wrapper_0_71.
### warning in MERGE [LST0237W] : Blackbox module 'design' from library 'zsplit_lib_UNIT0.MOD0.F0_lib_driver_boxes' and netlist 'set_top' has also been defined in library 'zxlpar_lib' and netlist 'set_top' and has at least two distinct implementations. The module from the latter library will be renamed to set_top__design_73.
### warning in MERGE [LST0194W] : When merging library 'zsplit_lib_UNIT0.MOD0.F0_lib_driver_boxes' in global netlist, interface of module 'design' differs with existing module.
#   step EDIF GENERATOR : writing netlist 'set_top' into EDIF file 'fx_top.edf.gz'
#   step EDIF GENERATOR : Using pigz for writing into EDIF file 'fx_top.edf.gz'
#   step SERIALIZE : writing netlist 'set_top' into znl file 'design.edf.gz'
#   step SERIALIZE : #bytes in: 319248362, #bytes out: 67324835, compression ratio: 4.741911
##############################################
# 11 WRAP UP
##############################################
#   step CheckMultiDriverNets : Starting
Found local wire driven by multiple ports: fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iarcv_dm_top.u_dm_cgm.u_clkgate_dm.zebu_sfg_filter_clk numDrivers: 2
    Port 0: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iarcv_dm_top.u_dm_cgm.u_clkgate_dm.zsfg_filter_zebu_sfg_filter_clk
    Port 1: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iarcv_dm_top.u_dm_cgm.u_clkgate_dm.zrtlclkdup_1580447540796030194
Found local wire driven by multiple ports: fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_reset_ctrl_wrap.u_rl_reset_ctrl.u_clkgate.zebu_sfg_filter_clk numDrivers: 2
    Port 0: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_reset_ctrl_wrap.u_rl_reset_ctrl.u_clkgate.zsfg_filter_zebu_sfg_filter_clk
    Port 1: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_reset_ctrl_wrap.u_rl_reset_ctrl.u_clkgate.zrtlclkdup_1580447540796030194
Found local wire driven by multiple ports: fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_clock_ctrl.u_clkgate2.zebu_sfg_filter_clk numDrivers: 2
    Port 0: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_clock_ctrl.u_clkgate2.zsfg_filter_zebu_sfg_filter_clk
    Port 1: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_clock_ctrl.u_clkgate2.zrtlclkdup_1580447540796030194
Found local wire driven by multiple ports: fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_clock_ctrl.u_clkgate_hpm.zebu_sfg_filter_clk numDrivers: 2
    Port 0: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_clock_ctrl.u_clkgate_hpm.zsfg_filter_zebu_sfg_filter_clk
    Port 1: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_clock_ctrl.u_clkgate_hpm.zrtlclkdup_1580447540796030194
Found local wire driven by multiple ports: fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_clock_ctrl.u_clkgate1.zebu_sfg_filter_clk numDrivers: 2
    Port 0: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_clock_ctrl.u_clkgate1.zsfg_filter_zebu_sfg_filter_clk
    Port 1: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.u_rl_clock_ctrl.u_clkgate1.zrtlclkdup_1580447540796030194
Found local wire driven by multiple ports: fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zebu_sfg_filter_clk numDrivers: 3
    Port 0: (type:Instance) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zcbsplt_zebu_FT_inout_mod_hidden_wire_16272612024152361372.zrtlclkdup_10623144466005340597
    Port 1: (type:Instance) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zcbsplt_zebu_FT_inout_mod_hidden_wire_13109635584286586154.zrtlclkdup_10623144466005340597
    Port 2: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.p_3
Found local wire driven by multiple ports: fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.w_1 numDrivers: 2
    Port 0: (type:Instance) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zrtlclkdup_zebu_FT_inout_mod_hidden_wire_13360226962293373568.IO1
    Port 1: (type:Instance) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zcbsplt_zebu_FT_inout_mod_hidden_wire_16272612024152361372.IO1
Found local wire driven by multiple ports: fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core.w_2 numDrivers: 2
    Port 0: (type:Instance) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core.zcbsplt_zebu_FT_inout_mod_hidden_wire_8375421026707311110.zrtlclkdup_10623144466005340597
    Port 1: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk.clockdelayport_core.p_3
Found local wire driven by multiple ports: fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk_UNIT0_MOD0_F1_dup.clockdelayport_core.clockdelayport_state_machine.w_2 numDrivers: 2
    Port 0: (type:Instance) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk_UNIT0_MOD0_F1_dup.clockdelayport_core.clockdelayport_state_machine.zcbsplt_zebu_FT_inout_mod_hidden_wire_13109635584286586154.IO1
    Port 1: (type:Module) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk_UNIT0_MOD0_F1_dup.clockdelayport_core.clockdelayport_state_machine.p_4
Found local wire driven by multiple ports: fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk_UNIT0_MOD0_F1_dup.clockdelayport_core.clockdelayport_state_machine.w_1 numDrivers: 2
    Port 0: (type:Instance) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk_UNIT0_MOD0_F1_dup.clockdelayport_core.clockdelayport_state_machine.zcbsplt_zebu_FT_inout_mod_hidden_wire_7748460655407325119.IO1
    Port 1: (type:Instance) fx_top.design.U0_M0_F1.U0_M0_F1_core.zebuclk_ref_clk_UNIT0_MOD0_F1_dup.clockdelayport_core.clockdelayport_state_machine.zsfg_filter_zpc_ft.w_1
WARNING: Found 6 local wires driven by multiple module/instance ports
WARNING: Found 10 local wires driven by multiple module ports
#   step CheckMultiDriverNets : Done in       elapsed:6 s      user:6 s    system:0.7 s      %cpu:99.73       load:2.87       fm:856446 m    vm:20381 m       vm:+0 m    um:19808 m       um:+1 m
#   step CheckUnconnectedLuts : Starting
#   step CheckUnconnectedLuts : Done in       elapsed:1 s      user:1 s    system:0.1 s      %cpu:99.51       load:2.87       fm:856442 m    vm:20381 m       vm:+0 m    um:19808 m       um:+0 m
#   step CheckUndrivenNets : Starting
Found undriven net: fx_top.design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.sqnod7948.w_0
Found undriven net: fx_top.design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.sqnod7943.w_0
Found undriven net: fx_top.design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.sqnod7941.w_0
Found undriven net: fx_top.design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.sqnod7939.w_0
Found undriven net: fx_top.design.U0_M0_F1.U0_M0_F1_core.i_t32Jtag_driver.sqnod7934.w_0
### warning in report_netlist_metrics [CCC0258W] : Found 181 undriven nets. Listing a maximum of 5 such nets.
#   step CheckUndrivenNets : Done in       elapsed:3 s      user:3 s    system:0.1 s      %cpu:99.92       load:2.80       fm:856430 m    vm:20381 m       vm:+0 m    um:19808 m       um:+0 m
#   step checkBlackBox : Starting
#   step checkBlackBox : Done in    elapsed:0.23 s   user:0.23 s      system:0 s     %cpu:100.58       load:2.80       fm:856430 m    vm:20381 m       vm:+0 m    um:19808 m       um:+0 m
#   step NtgTclReportNetlistMetric : Resource usage by FW IPs (under wc_ip_top):
#   step NtgTclReportNetlistMetric :     WC_LUTs=75135
#   step NtgTclReportNetlistMetric :     WC_LUTRAMs=10350
#   step NtgTclReportNetlistMetric :     WC_REGISTERS=36072
#   step NtgTclReportNetlistMetric :     WC_CARRY8=316
#   step NtgTclReportNetlistMetric :     WC_MUXF7=0
#   step NtgTclReportNetlistMetric :     WC_MUXF8=0
#   step NtgTclReportNetlistMetric :     WC_BRAMs=58
#   step NtgTclReportNetlistMetric :     WC_URAMs=0
#   step NtgTclReportNetlistMetric :     WC_DSPs=0
#   step NtgTclReportNetlistMetric :     WC_BUFG=0
#   step NtgTclReportNetlistMetric :     WC_LUT6=44280
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into smart_metric.info with mode:zNetgen.
#   step FPGA STATS : xilinx primitives
#   step FPGA STATS :       225270 fdre
#   step FPGA STATS :       170710 lut1
#   step FPGA STATS :       101997 lut3
#   step FPGA STATS :        95827 lut6
#   step FPGA STATS :        54908 lut4
#   step FPGA STATS :        54258 lut5
#   step FPGA STATS :        52909 lut2
#   step FPGA STATS :        38301 fde
#   step FPGA STATS :        15500 gnd
#   step FPGA STATS :        14804 fd
#   step FPGA STATS :        11943 fdce
#   step FPGA STATS :        10010 vcc
#   step FPGA STATS :         9967 srlc32e
#   step FPGA STATS :         9246 and2
#   step FPGA STATS :         3803 carry8
#   step FPGA STATS :         2534 fdse
#   step FPGA STATS :         2374 ldce
#   step FPGA STATS :         1126 srlc16e
#   step FPGA STATS :         1048 srl16e
#   step FPGA STATS :         1024 ram32x1s
#   step FPGA STATS :          750 ram32m16
#   step FPGA STATS :          642 fdpe
#   step FPGA STATS :          267 or4
#   step FPGA STATS :          245 ram32x2s
#   step FPGA STATS :          180 and2b1
#   step FPGA STATS :          173 ram32x1d
#   step FPGA STATS :          140 or2
#   step FPGA STATS :          120 ramb36e2
#   step FPGA STATS :           98 uram288
#   step FPGA STATS :           35 obufds
#   step FPGA STATS :           30 ramb36e1
#   step FPGA STATS :           26 lde
#   step FPGA STATS :           22 fdrs
#   step FPGA STATS :           12 fd_1
#   step FPGA STATS :           12 bufgctrl
#   step FPGA STATS :           11 xor2
#   step FPGA STATS :           10 fde_1
#   step FPGA STATS :            9 fifo36e2
#   step FPGA STATS :            9 bufgce
#   step FPGA STATS :            8 xorcy
#   step FPGA STATS :            8 ram256x1d
#   step FPGA STATS :            8 muxcy_l
#   step FPGA STATS :            8 ibufds
#   step FPGA STATS :            6 fdr
#   step FPGA STATS :            5 plle4_adv
#   step FPGA STATS :            5 bufg_gt
#   step FPGA STATS :            4 ibufds_gte4
#   step FPGA STATS :            4 gtye4_channel
#   step FPGA STATS :            3 and3
#   step FPGA STATS :            2 ramb18e2
#   step FPGA STATS :            2 mmcme4_adv
#   step FPGA STATS :            2 ibuf
#   step FPGA STATS :            2 dsp48e2
#   step FPGA STATS :            2 and4
#   step FPGA STATS :            1 usr_accesse2
#   step FPGA STATS :            1 sysmone4
#   step FPGA STATS :            1 startupe3
#   step FPGA STATS :            1 or3
#   step FPGA STATS :            1 ld
#   step FPGA STATS :            1 gtye4_common
#   step FPGA STATS :            1 bufg_gt_sync
#   step FPGA STATS : hierachic instances
#   step FPGA STATS :          398 port_snd32_cst_57c4c2ef
#   step FPGA STATS :          320 port_rcv32_slice
#   step FPGA STATS :          180 port_snd32_slice_90e2403a
#   step FPGA STATS :          160 port_rcv32_slice__1
#   step FPGA STATS :          160 port_rcv32__255
#   step FPGA STATS :          160 port_rcv32_XTOR_MAX_PORT_SIZE256_32
#   step FPGA STATS : 
#   step FPGA STATS : This fpga has an interface of 40 wires (5 recv_out, recv_out_fast, recv_out_direct and 35 send_in, send_in_fast, send_in_direct)
#   step FPGA STATS : 
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : |                         1 |         2 |         3 |      4 |      5 |      6 |      7 |       8 |   9 |  10 |  11 |  12 |  13 |  14 |  15 |  16 |   17 |   18 |
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : |  socket_00_01_00_00(LVDS) | U0/M0/F01 | U0/M0/F00 |     35 |      0 |      5 |      0 |  40/120 |  35 |   0 |   5 |   0 |   1 |   1 |   1 |   1 |    0 |    0 |
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : 1  => socket name
#   step FPGA STATS : 2  => fpga from
#   step FPGA STATS : 3  => fpga to
#   step FPGA STATS : 4  => design wire out with xdr
#   step FPGA STATS : 5  => design wire out with sdr
#   step FPGA STATS : 6  => design wire in with xdr
#   step FPGA STATS : 7  => design wire in with sdr
#   step FPGA STATS : 8  => physical wire used/physical wire total
#   step FPGA STATS : 9  => physical wire used out with xdr
#   step FPGA STATS : 10  => physical wire used out with sdr
#   step FPGA STATS : 11  => physical wire used in with xdr
#   step FPGA STATS : 12  => physical wire used in with sdr
#   step FPGA STATS : 13  => min xdr out
#   step FPGA STATS : 14 => max xdr out
#   step FPGA STATS : 15 => min xdr in
#   step FPGA STATS : 16 => max xdr in
#   step FPGA STATS : 17 => Available slot out
#   step FPGA STATS : 18 => Available slot in
#   step FPGA STATS : 
#   step FPGA STATS : Number of Flip Flop Or Latches controls set (ce, s, r, pre, clr, ge) : 19898 
#   step FPGA STATS : 
#   step FPGA STATS : Number of Synchronous Elements controls set (ce, s, r, pre, ge, clr, we, clk) : 20683 
#   step FPGA STATS : 
#   step FPGA STATS : Number of Synchronous Elements controls set with Ise approximation used (ce, s, r, pre, clr. clk) : 19088 
#   step FPGA STATS : 
#   step Update paths : Defmapping DB is empty.
#   step SANITY CHECK : Starting
#   step SANITY CHECK : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.68       fm:856525 m    vm:20381 m       vm:+0 m    um:19808 m       um:+0 m
loading default constraints...
#   step NtgTclXdcSorter : Have specified 17 constraint families via -family_list option
#   step NtgTclXdcSorter : Reading design_zpar.zdc...        Have read 5 constraint(s).
#   step NtgTclXdcSorter : Reading design_fw.zdc...          Have read 553 constraint(s).
#   step NtgTclXdcSorter : Reading design_zlcr.zdc...        File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading design_bufg.zdc...        Have read 0 constraint(s).
#   step NtgTclXdcSorter : Reading design_mcp.zdc...         File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading design_pclk.zdc...        Have read 5 constraint(s).
#   step NtgTclXdcSorter : Reading resyn_constr.zdc...       File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading design_fwc.zdc...         File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading bram_clkdomain.zdc...     Have read 53 constraint(s).
#   step NtgTclXdcSorter : Reading design_pdm.zdc...         File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading ice.zdc...                File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading port_vivado.zdc...        Have read 579 constraint(s).
#   step NtgTclXdcSorter : Reading socket_placement.zdc...   File empty or not exist, continue.
#   step NtgTclXdcSorter : Successfully combine 1195 constraints into design.xdc from 13 zdc files (6 of them are valid).
#   step NtgTclXdcSorter : Successfully write 6 constraints into 1 tcl files.

#   exec summary :   36 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 8m55.929s, sys 0m18.675s
#   exec summary : Total memory: 20870796 kB - RSS memory: 20284852 kB - Data memory: 20366164 kB
#   exec summary : Successful execution

# end time is Tue May 13 18:44:19 2025

real	5m52.868s
user	9m28.051s
sys	0m27.439s


WARNING: zNetgen.xcui not exist, preempt zNetgen check fails.



  -------------------------------------
 |     Data Path Constraints start     |
  -------------------------------------

 Bash version : 4.4.20(1)-release
 Script version : 4.0

 No hard constraint set for U0_M0_F01_.
 To set up Socket to Dut : export U0_M0_F01_<MxFy|ALL>[_1x]_TO_DUT=delay in ns.
 To set up Dut to Socket : export U0_M0_F01_DUT_TO_<MxFy|ALL>[_1x]=delay in ns.
 To set up Socket to Socket : export U0_M0_F01_<MxFy|ALL>[_1x]_TO_<MxFy|ALL>[_1x]=delay in ns.
 To set up pclk_dut to pclk_dut : export U0_M0_F01_DUT_TO_DUT=number of MCLK periods=ns (0 to false path, else minimum 2).
 To set up pclk_dut to pclk_dut through ClockCone : export U0_M0_F01_CLOCKCONE=number of PCLK periods (0 to false path, else minimu 2).
 The value can also be set in the file 'datapath_constraints.var' of FPGA dir without 'U0_M0_F01_' prefix in the name of variable. (ex: S2D=10)
 export U0_M0_F01_SOFT=1 to apply soft constraints instead of hard
 export U0_M0_F01_FP_THROUGH_ZEBU_MUX_SEL=1 to set false path through flagged zebu mux sel input.
 export U0_M0_F01_D2S_FP_THROUGH_ZEBU_MUX_SEL=1 to set false path from dut to socket through flagged zebu mux sel input.
 export U0_M0_F01_S2D_FP_THROUGH_ZEBU_MUX_SEL=1 to set false path from socket to dut through flagged zebu mux sel input.
 export U0_M0_F01_S2S_FP_THROUGH_ZEBU_MUX_SEL=1 to set false path from socket to socket through flagged zebu mux sel input.
 export U0_M0_F01_S2D_STOP_AT_ZEBU_MUX_SEL=1 to apply delay from socket to flagged zebu mux sel input.
 export ZEBU_HC_DISABLE_ALL_FPGA = 1 to disable hard constrants.
 export ZEBU_HC_DISABLE_AUTO = 1 or ZEBU_HC_U0_M0_F01_DISABLE_AUTO to ignore datapath_constraints.var (disable auto hard constraints).
 export ZEBU_HC_MIN_DELAY = N to force minimum delay value of N ns.
YANTRA_OPT_TRIGGER is 0
VM_WRITER_MODE is 0
zSynbatch skipped: Yantra disabled and output expected in EDF format(VM writer skipped)
##########################################################################
##                              STEP VIVADO                             ##
##########################################################################
# Vivado DCP Temp Dir: tmp_dcp
vivado start time: 1747151064

****** Vivado v2022.1_AR76726 (64-bit)
  **** SW Build 4044071 on Fri Nov  3 11:45:33 MDT 2023
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Sourcing tcl script '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/scripts/Vivado_init.tcl'
source /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vivado_zs5/compil_vivado_zs5.tcl -notrace
[SW_FPGA] - INFO : Loading zebu_fpga_compile_env.tcl
[SW_FPGA] - INFO : Loading vivado_common_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_proc_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_reports_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_reports_timing_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_zs5_pkg.tcl
[SW_FPGA] - INFO : Vivado params selectable: Emulation Mode in Placer => [Enabled]
[SW_FPGA] - INFO : Vivado params selectable: Emulation Mode in Router => [Enabled]
env(ARCHITECT_BITMODE)                           = 64-32
env(ARCHITECT_ROOT)                              = /global/apps/architect_2025.03/ARChitect
env(ATRENTA_IPKIT_DIR)                           = /global/cust_apps_sgip001/dw_tools/ipkit_dir
env(BACKENDNAME)                                 = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default
env(BINARY_TYPE_HPC)                             = 
env(BSUB_BLOCK_EXEC_HOST)                        = 
env(CITRIX_CLIENT_IP_ADDR)                       = 192.168.3.34
env(CITRIX_CLIENT_PROD_ID)                       = 1
env(CITRIX_DISPLAY)                              = :1
env(CITRIX_REMOTE_DISPLAY)                       = us01odcvde23280:1.0
env(CITRIX_SESSION_ID)                           = 2
env(COLORTERM)                                   = truecolor
env(CPLUS_INCLUDE_PATH)                          = /usr/include/x86_64-linux-gnu
env(CTX_REMOTE_DISPLAY)                          = us01odcvde23280:1.0
env(CTX_SESSION_SCALE_FACTOR)                    = 125
env(CUDA_VISIBLE_DEVICES)                        = 
env(CUDA_VISIBLE_DEVICES_ORIG)                   = 
env(C_INCLUDE_PATH)                              = /usr/include/x86_64-linux-gnu
env(DBUS_SESSION_BUS_ADDRESS)                    = unix:abstract=/tmp/dbus-gRcLLqVlFg,guid=9f6e1fb8666e973afd4002bd67c95cc9
env(DEBUGINFOD_URLS)                             = https://debuginfod.centos.org/
env(DESKTOP_SESSION)                             = mate
env(DISPLAY)                                     = us01odcvde23280.internal.synopsys.com:1
env(DMTCP_PLUGIN)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib/libthreadmalloc.so:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib/libpthread_join.so
env(FPGA_BITGEN_COMPIL_OPTIONS)                  = -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
env(FPGA_FX)                                     = F01
env(FPGA_INFO_BRAM_RATE)                         = 0.00
env(FPGA_INFO_BRAM_VALUE)                        = 0
env(FPGA_INFO_BUFGCE_DIV)                        = 0
env(FPGA_INFO_BUFGCTRL)                          = 0
env(FPGA_INFO_BUFG_CLKGEN)                       = 0
env(FPGA_INFO_BUFG_DESIGN)                       = 0
env(FPGA_INFO_BUFG_SOCKET)                       = 0
env(FPGA_INFO_BUFG_SYS)                          = 0
env(FPGA_INFO_CS_VALUE)                          = 0
env(FPGA_INFO_DSP_RATE)                          = 0.00
env(FPGA_INFO_DSP_VALUE)                         = 0
env(FPGA_INFO_FF_RATE)                           = 0.00
env(FPGA_INFO_FF_VALUE)                          = 0
env(FPGA_INFO_FWC_VALUE)                         = 832
env(FPGA_INFO_GLOBAL_CLOCK_BUFFERs)              = 0
env(FPGA_INFO_IOCUT_VALUE)                       = 0
env(FPGA_INFO_LATCH_RATE)                        = 0.00
env(FPGA_INFO_LATCH_VALUE)                       = 0
env(FPGA_INFO_LUT6_VALUE)                        = 0
env(FPGA_INFO_LUT_RATE)                          = 0.00
env(FPGA_INFO_LUT_VALUE)                         = 0
env(FPGA_INFO_MUXCY_VALUE)                       = 0
env(FPGA_INFO_MUXF7_VALUE)                       = 0
env(FPGA_INFO_MUXF8_VALUE)                       = 0
env(FPGA_INFO_NO_OF_BUFG)                        = 0
env(FPGA_INFO_QIWC_VALUE)                        = 94809
env(FPGA_INFO_REG_RATE)                          = 0.00
env(FPGA_INFO_REG_VALUE)                         = 0
env(FPGA_INFO_USELESS_BUFG)                      = 0
env(FPGA_INFO_XORCY_VALUE)                       = 0
env(FPGA_LABEL)                                  = Original
env(FPGA_LOCAL_DISK_COMP)                        = NO
env(FPGA_LOCAL_DISK_COMP_DIR)                    = 
env(FPGA_PART)                                   = xcvu19p-fsva3824-1-e
env(FREETYPE_PROPERTIES)                         = truetype:interpreter-version=35
env(FX)                                          = F01
env(GDMSESSION)                                  = mate
env(GDM_LANG)                                    = en_US.UTF-8
env(GLIBCPP_FORCE_NEW)                           = 1
env(GLIBCXX_FORCE_NEW)                           = 1
env(GPU_DEVICE_ORDINAL)                          = 
env(GROUP)                                       = synopsys
env(GTK_IM_MODULE)                               = ibus
env(GTK_OVERLAY_SCROLLING)                       = 0
env(HDIPRELDPATH)                                = :/global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/lib:/depot/qsc/QSCR/GCC/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/NPI/lib/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/platform/linux64/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbReader/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbWriter/linux64:/global/freeware/Linux/4.18/gcc-9.2.0/lib:/global/freeware/Linux/4.18/gcc-9.2.0/lib64:/usr/lib/x86_64-linux-gnu:/global/freeware/Linux/RHEL8/python-3.6.3/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tcl-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tk-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/graphviz-2.24.0/lib:/global/freeware/Linux/RHEL8/python-3.6.3/libs:/depot/qt-everywhere-opensource-5.6.0/lib:/remote/sge8/default/lib/lx24-amd64:/usr/lib:/global/apps/architect_2025.03/ARChitect/lib/linux_x86_64:/global/apps/architect_2025.03/ARChitect/lib/linux:/global/apps/architect_2025.03/xCAM/bin:/global/apps/mwdt_2025.03/MetaWare/arc/bin:/global/apps/zebu_vs_2023.03-SP1/lib:/usr/local/lib:/global/apps/syn_2020.09-SP5-1/icc2/etc/Python/lib:/global/apps/zebu_vs_2023.03-SP1//lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/linux64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64/lib:/tmp/zpython_temp_rashour:/tmp/zpython_temp_rashour:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/bin/../lnx64/tools/dot/lib
env(HDI_APPROOT)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4
env(HIP_VISIBLE_DEVICES)                         = 
env(HOME)                                        = /u/rashour
env(HOST)                                        = us01odcvde23280
env(HOSTNAME)                                    = us01zebu-4587-002.static.us01-p06.synopsys.com
env(HOSTTYPE)                                    = X86_64
env(HRT_TCL_PATH)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/scripts/rt/fpga_tcl
env(INFOPATH)                                    = /global/freeware/Linux/4.18/gcc-9.2.0/share/info:/global/freeware/Linux/4.18/binutils-2.30/info:/global/freeware/Linux/2.X/make-3.82/info
env(ISL_IOSTREAMS_RSA)                           = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/isl
env(JOB_TERMINATE_INTERVAL)                      = 30
env(KDEDIRS)                                     = /usr
env(KRB5CCNAME)                                  = FILE:/tmp/krb5cc_10072339_KQcDvu
env(LABEL)                                       = Original
env(LANG)                                        = en_US.UTF-8
env(LANGUAGE)                                    = en_US:en
env(LC_ALL)                                      = en_US.UTF-8
env(LC_COLLATE)                                  = en_US.UTF-8
env(LC_CTYPE)                                    = en_US.UTF-8
env(LC_MESSAGES)                                 = en_US.UTF-8
env(LC_MONETARY)                                 = en_US.UTF-8
env(LC_NUMERIC)                                  = en_US.UTF-8
env(LC_TIME)                                     = en_US.UTF-8
env(LD_LIBRARY_PATH)                             = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/java-cef-78.3.9.242/bin/lib/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/javafx-sdk-11.0.2/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/lib/lnx64.o/Default:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/lib/lnx64.o:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/lib/lnx64.o/Default:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/lib/lnx64.o:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/jre11.0.11_9/lib/:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/jre11.0.11_9/lib//server::/global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/lib:/depot/qsc/QSCR/GCC/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/NPI/lib/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/platform/linux64/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbReader/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbWriter/linux64:/global/freeware/Linux/4.18/gcc-9.2.0/lib:/global/freeware/Linux/4.18/gcc-9.2.0/lib64:/usr/lib/x86_64-linux-gnu:/global/freeware/Linux/RHEL8/python-3.6.3/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tcl-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tk-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/graphviz-2.24.0/lib:/global/freeware/Linux/RHEL8/python-3.6.3/libs:/depot/qt-everywhere-opensource-5.6.0/lib:/remote/sge8/default/lib/lx24-amd64:/usr/lib:/global/apps/architect_2025.03/ARChitect/lib/linux_x86_64:/global/apps/architect_2025.03/ARChitect/lib/linux:/global/apps/architect_2025.03/xCAM/bin:/global/apps/mwdt_2025.03/MetaWare/arc/bin:/global/apps/zebu_vs_2023.03-SP1/lib:/usr/local/lib:/global/apps/syn_2020.09-SP5-1/icc2/etc/Python/lib:/global/apps/zebu_vs_2023.03-SP1//lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/linux64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64/lib:/tmp/zpython_temp_rashour:/tmp/zpython_temp_rashour:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/bin/../lnx64/tools/dot/lib
env(LESSOPEN)                                    = ||/usr/bin/lesspipe.sh %s
env(LIBRARY_PATH)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib:/usr/lib/x86_64-linux-gnu
env(LM_LICENSE_FILE)                             = 26585@us01genlic:26585@us01snpslmd1
env(LOADEDMODULES)                               = zebu_vs/2023.03-SP1:gmake/3.82:mwdt/2025.03:architect/2025.03:syn/2020.09-SP5-1:pt/2020.09-SP5-1:fc/2020.09-SP6:spyglass/2024.09-SP2-1:grd/dw:python/3.6.3:binutils/2.30:gcc/9.2.0
env(LOGNAME)                                     = rashour
env(LSB_ACCT_FILE)                               = /tmp/80667788.tmpdir/.1747150670.80667788.acct
env(LSB_AFFINITY_HOSTFILE)                       = /tmp/lsf_spool/1747150670.80667788.hostAffinityFile
env(LSB_APPLICATION_NAME)                        = comp_zebucae
env(LSB_BATCH_JID)                               = 80667788
env(LSB_CHKFILENAME)                             = /tmp/lsf_spool/1747150670.80667788
env(LSB_CONFDIR)                                 = /global/lsf/cells/us01_zebutrain/conf/lsbatch
env(LSB_DJOB_HOSTFILE)                           = /tmp/lsf_spool/1747150670.80667788.hostfile
env(LSB_DJOB_NUMPROC)                            = 1
env(LSB_DJOB_RANKFILE)                           = /tmp/lsf_spool/1747150670.80667788.hostfile
env(LSB_DOCKER_JOB_STARTTS)                      = 1747150699
env(LSB_ECHKPNT_RSH_CMD)                         = ssh
env(LSB_EEXEC_REAL_GID)                          = 
env(LSB_EEXEC_REAL_UID)                          = 
env(LSB_EFFECTIVE_RSRCREQ)                       = select[(((type = any )&&((mc<=1)&&(mtc<=1))) && (type == any)) && (health=1)] order[r15s:pg] rusage[mem=1.00] 
env(LSB_EXEC_CLUSTER)                            = us01_zebutrain
env(LSB_EXEC_HOSTTYPE)                           = X86_64
env(LSB_EXIT_PRE_ABORT)                          = 99
env(LSB_EXIT_REQUEUE)                            = 99
env(LSB_HOSTS)                                   = us01zebu-4587-002.static.us01-p06.synopsys.com
env(LSB_INTERACTIVE)                             = Y
env(LSB_JOBEXIT_STAT)                            = 0
env(LSB_JOBFILENAME)                             = /tmp/lsf_spool/1747150670.80667788
env(LSB_JOBID)                                   = 80667788
env(LSB_JOBINDEX)                                = 0
env(LSB_JOBNAME)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/tracerun.py 37102501 /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/zCui/backup/multibackend_25_5_13_18_25_38/prof /bin/sh /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/./zCui/com/backend_default_U0_M0_F01_Original_command.sh
env(LSB_JOBRES_CALLBACK)                         = 42117@us01zebu-4587-002.static.us01-p06.synopsys.com
env(LSB_JOBRES_PID)                              = 2956735
env(LSB_JOB_CGROUP_PARENT)                       = /lsf/us01_zebutrain/job.80667788.2956735.1747150695
env(LSB_JOB_EXECUSER)                            = rashour
env(LSB_JOB_NICE)                                = 20
env(LSB_MAX_NUM_PROCESSORS)                      = 1
env(LSB_MCPU_HOSTS)                              = us01zebu-4587-002.static.us01-p06.synopsys.com 1 
env(LSB_OUTDIR)                                  = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0
env(LSB_PROJECT_NAME)                            = default_project
env(LSB_QUEUE)                                   = comp
env(LSB_RESIZABLE)                               = Y
env(LSB_RES_GET_FANOUT_INFO)                     = Y
env(LSB_SET_TMPDIR)                              = LSF_TMPDIR
env(LSB_SHAREDIR)                                = /global/lsf/work
env(LSB_SHMODE)                                  = y
env(LSB_SUB_HOST)                                = us01odcvde23280.internal.synopsys.com
env(LSB_SUB_RES_REQ)                             =  rusage[mem=1] select[(type=any)&&((mc<=1)&&(mtc<=1))]  
env(LSB_SUB_USER)                                = rashour
env(LSB_TRAPSIGS)                                = trap # 15 10 12 2 1
env(LSB_UNIXGROUP_INT)                           = synopsys
env(LSB_XFER_OP)                                 = 
env(LSFUSER)                                     = rashour
env(LSF_BINDIR)                                  = /global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/bin
env(LSF_CGROUP_TOPDIR_KEY)                       = us01_zebutrain
env(LSF_CONFDIR)                                 = /global/lsf/cells/us01_zebutrain/conf
env(LSF_CREATE_USER_CGROUP)                      = Y
env(LSF_ENVDIR)                                  = /global/lsf/cells/us01_zebutrain/conf
env(LSF_INVOKE_CMD)                              = bsub
env(LSF_JOB_TIMESTAMP_VALUE)                     = 1747150695
env(LSF_LIBDIR)                                  = /global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/lib
env(LSF_LIM_API_NTRIES)                          = 1
env(LSF_LOGDIR)                                  = /opt/snps-lsf/log
env(LSF_NIOS_PEND_TIMEOUT)                       = 43200
env(LSF_SERVERDIR)                               = /global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/etc
env(LSF_SUBMIT_TO_CLUSTER)                       = us01_zebutrain
env(LSF_SYNOPSYS_CELL)                           = us01_zebutrain
env(LSF_TMPDIR)                                  = /tmp/80667788.tmpdir
env(LSF_TOP)                                     = /global/lsf/lsf_top
env(LSF_VERSION)                                 = 36
env(LS_COLORS)                                   = rs=0:di=38;5;33:ln=38;5;51:mh=00:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=01;05;37;41:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;40:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.zst=38;5;9:*.tzst=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.wim=38;5;9:*.swm=38;5;9:*.dwm=38;5;9:*.esd=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.mjpg=38;5;13:*.mjpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.m4a=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.oga=38;5;45:*.opus=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
env(LS_EXECCWD)                                  = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0
env(LS_EXEC_T)                                   = START
env(LS_JOBPID)                                   = 2956735
env(LS_SUBCWD)                                   = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0
env(MACHTYPE)                                    = x86_64
env(MAIL)                                        = /var/spool/mail/rashour
env(MAKEFLAGS)                                   = w -- FX=F01 LABEL=Original MONITORING=YES BACKENDNAME=/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default PARAMETER_FILE=/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/fpga_parff_strategies.xcui FPGA_LOCAL_DISK_COMP=NO FPGA_LOCAL_DISK_COMP_DIR=
env(MAKELEVEL)                                   = 3
env(MAKEOVERRIDES)                               = ${-*-command-variables-*-}
env(MANPATH)                                     = /global/lsf/lsf_top/10.1.14p6debug/man:/global/freeware/Linux/4.18/gcc-9.2.0/share/man:/global/freeware/Linux/4.18/binutils-2.30/man:/global/freeware/Linux/RHEL8/python-3.6.3/share/man:/global/apps/spyglass_2024.09-SP2-1/perl/man:/global/apps/spyglass_2024.09-SP2-1/tcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/utility/valgrind/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/examples/sg_shell/design_query/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/gdb75_64/share/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/auxi/help_doc/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/lint/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/auto-verify/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/constraints/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/starc/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/morelint/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/latch/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/erc/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/dft/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/lowpower/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/power_est/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/clock/sgtcl/man:/global/apps/fc_2020.09-SP6/doc/FC/man:/global/apps/fc_2020.09-SP6/ICC2/man:/global/apps/fc_2020.09-SP6/doc/LM/man:/global/apps/fc_2020.09-SP6/doc/snps_gui/man:/global/apps/fc_2020.09-SP6/doc/snps_tcl/man:/global/apps/pt_2020.09-SP5-1/py/2.5.1/man:/global/apps/pt_2020.09-SP5-1/doc/gca/man:/global/apps/pt_2020.09-SP5-1/doc/pt/man:/global/apps/pt_2020.09-SP5-1/doc/snps_tcl/man:/global/apps/syn_2020.09-SP5-1/doc/icc/man:/global/apps/syn_2020.09-SP5-1/doc/syn/man:/global/apps/syn_2020.09-SP5-1/doc/snps_tcl/man:/global/apps/syn_2020.09-SP5-1/doc/snps_gui/man:/global/freeware/Linux/2.X/make-3.82/man:/remote/sge8/default/man:/remote/sge8/default/man:/global/etc/modules/3.1.6/man:/usr/share/man:/usr/X11R6/man:/usr/local/man
env(MATE_DESKTOP_SESSION_ID)                     = this-is-deprecated
env(METAWARE_HOME)                               = /global/apps/mwdt_2025.03/MetaWare/arc
env(METAWARE_ROOT)                               = /global/apps/mwdt_2025.03/MetaWare
env(MFLAGS)                                      = -w
env(MODULEPATH)                                  = /global/etc/modules/files/eda:/global/etc/modules/files/eda2:/global/cust_apps_sgip001/modulefiles:/global/snps_apps/modulefiles/eda:/global/export_control_apps/modulefiles/eda:/global/etc/modulefiles/freeware/opensource:/global/cust_apps_sgps001/lynx/admin/modulefiles/mc_servers:/global/script_depot/module:/global/etc/modules/files/flows:/global/lsf/cfadm/etc/modules:/global/etc/modules/files/usr_depot:/remote/vgeuclideproj1/modules:
env(MODULESHOME)                                 = /global/etc/modules/3.1.6
env(MODULES_PLATFORM)                            = x86_64.Linux.4.18
env(MODULES_RC)                                  = /global/etc/modules/modulesrc
env(MODULE_VERSION)                              = 3.1.6
env(MODULE_VERSION_STACK)                        = 3.1.6
env(MONITORING)                                  = YES
env(Malloc)                                      = 1
env(NLSPATH)                                     = /opt/Citrix/VDA/xdl/%L/%N.cat:/opt/Citrix/VDA/xdl/%l_%t.%c/%N.cat:/opt/Citrix/VDA/xdl/%l_%t/%N.cat:/opt/Citrix/VDA/xdl/%l.%c/%N.cat:/opt/Citrix/VDA/xdl/%l/%N.cat
env(OLDPWD)                                      = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/bin
env(OLD_LD_LIBRARY_PATH)                         = /depot/qsc/QSCR/GCC/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/NPI/lib/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/platform/linux64/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbReader/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbWriter/linux64:/global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/lib:/depot/qsc/QSCR/GCC/lib:/global/freeware/Linux/4.18/gcc-9.2.0/lib:/global/freeware/Linux/4.18/gcc-9.2.0/lib64:/usr/lib/x86_64-linux-gnu:/global/freeware/Linux/RHEL8/python-3.6.3/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tcl-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tk-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/graphviz-2.24.0/lib:/global/freeware/Linux/RHEL8/python-3.6.3/libs:/depot/qt-everywhere-opensource-5.6.0/lib:/remote/sge8/default/lib/lx24-amd64:/usr/lib:/global/apps/architect_2025.03/ARChitect/lib/linux_x86_64:/global/apps/architect_2025.03/ARChitect/lib/linux:/global/apps/architect_2025.03/xCAM/bin:/global/apps/mwdt_2025.03/MetaWare/arc/bin:/global/apps/zebu_vs_2023.03-SP1/lib:/usr/local/lib:/global/apps/syn_2020.09-SP5-1/icc2/etc/Python/lib:/global/apps/zebu_vs_2023.03-SP1//lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/linux64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64/lib:/global/apps/zebu_vs_2023.03-SP1//lib
env(OSTYPE)                                      = linux
env(PARAMETER_FILE)                              = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/fpga_parff_strategies.xcui
env(PATH)                                        = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/lib/python3.8/site-packages:::/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/jre11.0.11_9/bin:/global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/bin:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin:/remote/sdgregrsnapshot2/NB/linux64_VCS2021.09.2.ZEBU.B4.1/spyglass-src/sgcommon/kernel/source/SPYGLASS_HOME/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/platform/linux64/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/thirdparty/pigz/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/zsynbatch/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/bin:/remote/vtgimages/STABLE_BUILDS_FOR_ZEBU/synplify/SYNPLIFY2018.09/linux64_SYNPLIFY2018.09.20190401/syn201809leosp1_061R/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin:/global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/etc:/global/freeware/Linux/4.18/gcc-9.2.0/bin:/global/freeware/Linux/4.18/binutils-2.30/bin:/global/freeware/Linux/RHEL8/python-3.6.3/bin:/global/freeware/Linux/RHEL8/python-3.6.3/deps/bin:/global/freeware/Linux/RHEL8/python-3.6.3/deps/graphviz-2.24.0/bin:/remote/sge8/default/bin/lx24-amd64:/global/apps/fc_2020.09-SP6/bin:/global/apps/pt_2020.09-SP5-1/bin:/global/apps/syn_2020.09-SP5-1/bin:/global/apps/architect_2025.03/xCAM/i686-RHEL4-gcc-3.2.3/bin:/global/apps/architect_2025.03/xCAM/bin:/global/apps/architect_2025.03/ARChitect/bin/linux64:/global/apps/mwdt_2025.03/MetaWare/arc/bin:/global/apps/mwdt_2025.03/MetaWare/ide:/global/freeware/Linux/2.X/make-3.82/bin:/global/apps/zebu_vs_2023.03-SP1/bin:/remote/sge8/default/bin/lx-amd64:/bin:/usr/bin:/usr/local/bin:/usr/X11R6/bin:/usr/local/sbin:/usr/sbin:/opt/Citrix/VDA/bin:.
env(PROXIMA_ROOT)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
env(PWD)                                         = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original
env(PYTHON)                                      = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3
env(PYTHONHOME)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3
env(PYTHONPATH)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/lib/python3.8/site-packages:::
env(QT_FONT_DPI)                                 = 96
env(QT_IM_MODULE)                                = ibus
env(QT_SCALE_FACTOR)                             = 1
env(RDI_APPROOT)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4
env(RDI_BASEROOT)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
env(RDI_BINROOT)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/bin
env(RDI_BUILD)                                   = yes
env(RDI_DATADIR)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/data:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/data
env(RDI_INSTALLROOT)                             = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu
env(RDI_INSTALLVER)                              = vivado_p4
env(RDI_JAVA_PLATFORM)                           = 
env(RDI_JAVA_VERSION)                            = 11.0.11_9
env(RDI_LIBDIR)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/lib/lnx64.o/Default:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/lib/lnx64.o:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/lib/lnx64.o/Default:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/lib/lnx64.o
env(RDI_OPT_EXT)                                 = .o
env(RDI_PATCHROOT)                               = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado:
env(RDI_PLATFORM)                                = lnx64
env(RDI_PROG)                                    = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/bin/unwrapped/lnx64.o/vivado
env(RDI_USE_JDK11)                               = True
env(ROCR_VISIBLE_DEVICES)                        = 
env(RT_INTERUPT)                                 = /remote/us01home61/rashour/.oasys/realTime-interrupt.tcl
env(RT_LIBPATH)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/scripts/rt/data
env(RT_TCL_PATH)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/scripts/rt/base_tcl/tcl
env(SBD_KRB5CCNAME_VAL)                          = 
env(SESSION_MANAGER)                             = local/unix:@/tmp/.ICE-unix/128399,unix/unix:/tmp/.ICE-unix/128399
env(SGE_CELL)                                    = snps
env(SGE_CLUSTER_NAME)                            = us01_snps_uge865
env(SGE_EXECD_PORT)                              = 537
env(SGE_JSV_TIMEOUT)                             = 100
env(SGE_QMASTER_PORT)                            = 536
env(SGE_ROOT)                                    = /remote/sge8/default
env(SHELL)                                       = /bin/csh
env(SHLVL)                                       = 12
env(SNPSLMD_LICENSE_FILE)                        = 26585@us01genlic:26585@us01snpslmd1
env(SNPS_RHINODB_INTERNAL_DV2ZXF_ENABLE)         = 1
env(SNPS_ZEBU_ADDITIONAL_DEFAULT_COMMANDS)       = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/utf/default_commands.utf
env(SNPS_ZEBU_TARGET_CAPABILITIES)               = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/target_capabilities.utf
env(SPYGLASS_HOME)                               = /global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME
env(SSH_AGENT_PID)                               = 128400
env(SSH_ASKPASS)                                 = /usr/libexec/openssh/gnome-ssh-askpass
env(SSH_AUTH_SOCK)                               = /run/user/10072339/keyring/ssh
env(SSL_CERT_FILE)                               = /global/freeware/Linux/RHEL8/python-3.6.3/deps/ssl/certs/ca-bundle.trust.crt
env(SUBMITCMDSH)                                 = bsub -Is -app comp_zebucae -Jd zebu_compile
env(SYNOPSYS)                                    = /global/apps/syn_2020.09-SP5-1
env(SYNOPSYS_TMAX)                               = /global/apps/syn_2020.09-SP5-1
env(SYNPLIFY_HOME)                               = /remote/vtgimages/STABLE_BUILDS_FOR_ZEBU/synplify/SYNPLIFY2018.09/linux64_SYNPLIFY2018.09.20190401/syn201809leosp1_061R
env(SYNTH_COMMON)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/scripts/rt/data
env(S_COLORS)                                    = auto
env(TCLLIBPATH)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl
env(TCL_LIBRARY)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/tcl/tcl8.5
env(TCL_LIBRARY_PATH)                            = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl
env(TERM)                                        = xterm-256color
env(TZ)                                          = EET-2EEST,M4.5.4/23:59:59,M10.5.4/23:59:59
env(USER)                                        = rashour
env(USE_SYSTEMD)                                 = false
env(VCS_HOME)                                    = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64
env(VENDOR)                                      = unknown
env(VERDI_HOME)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10
env(VERILATOR_ROOT)                              = /global/apps/architect_2025.03/xCAM
env(VIVADO_ENABLE_MULTITHREADING)                = 6
env(VIVADO_ENABLE_MULTI_MACHINE_MPF)             = 0
env(VIVADO_ENABLE_SINGLE_MACHINE_MPF)            = 0
env(VTE_VERSION)                                 = 5204
env(WINDOWID)                                    = 62338947
env(XDG_CURRENT_DESKTOP)                         = MATE
env(XDG_RUNTIME_DIR)                             = /run/user/10072339
env(XDG_SESSION_DESKTOP)                         = mate
env(XDG_SESSION_ID)                              = 82
env(XILINX)                                      = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/ids_lite/ISE
env(XILINX_DSP)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/ids_lite/ISE
env(XILINX_LOCAL_USER_DATA)                      = no
env(XILINX_PLANAHEAD)                            = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4
env(XILINX_VITIS)                                = 
env(XILINX_VIVADO)                               = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4
env(XIL_CHECK_TCL_DEBUG)                         = False
env(XLSF_UIDDIR)                                 = /global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/lib/uid
env(XMODIFIERS)                                  = @im=ibus
env(ZCUI_ENABLE_MESSAGE_SYSTEM)                  = 0
env(ZCUI_FPGA_DIR)                               = F01.Original
env(ZCUI_FPGA_FEATURE_TAGS)                      = PDM|multistage|Vtx8
env(ZCUI_FRACTAL_FLOW)                           = 0
env(ZCUI_MESSAGES_CONFIG)                        = task=backend_default_U0_M0_F01_Original|pid=1069029|index=0|tcphost=us01odcvde23280.internal.synopsys.com|tcpport=5201|retry=10|delay=500|blocking=1|nmap=0
env(ZCUI_PROFILER_CRC)                           = 37102501
env(ZCUI_PROFILER_DIR)                           = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/zCui/backup/multibackend_25_5_13_18_25_38/prof
env(ZCUI_TASK_CLASS)                             = IsePar
env(ZCUI_TASK_NAME)                              = backend_default_U0_M0_F01_Original
env(ZCUI_WORK_DIR)                               = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work
env(ZEBU_ACTIVATE_EMU_QUEUE)                     = TRUE
env(ZEBU_COMPILATION_OBJECTIVE)                  = PERFORMANCE
env(ZEBU_DEBUG_DYN_GRAPH_LOADING)                = 1
env(ZEBU_DEBUG_USE_AUTO_ZXF)                     = 1
env(ZEBU_DEBUG_USE_DFS)                          = 1
env(ZEBU_DEBUG_USE_SIMZILLA)                     = 1
env(ZEBU_DRIVER_PATH)                            = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/drivers
env(ZEBU_ECO_ENABLE)                             = 
env(ZEBU_ENABLE_DDR_DMA)                         = true
env(ZEBU_ENABLE_NEW_ZTDB_RB)                     = 1
env(ZEBU_FPGA_MODULE_DIR)                        = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0
env(ZEBU_FPGA_ORIGINAL_DIR)                      = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original
env(ZEBU_FPGA_SRC_DIR)                           = /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.src
env(ZEBU_HYDRA_ENABLE)                           = 1
env(ZEBU_IP_ROOT)                                = /global/apps/zebu_vs_2023.03-SP1/
env(ZEBU_ROOT)                                   = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
env(ZEBU_SA_ROOT)                                = /remote/vginterfaces1/zebu_sa/ZebuSaRoot_Q-2020.03
env(ZEBU_SDF_ANALYSIS)                           = 1
env(ZEBU_SERIALIZED_ZFPGATIMING_BACK_ANNOTATION) = 1
env(ZEBU_SIMZILLA_VIRTUAL_SLICING)               = 1
env(ZEBU_SYSTEM_DIR)                             = /remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170
env(ZEBU_XIL)                                    = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/ise/ISE_DS
env(ZEBU_XIL_VIVADO)                             = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado/
env(ZEBU_XIL_VIVADO_FRACTAL)                     = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_fractal/
env(ZEBU_XIL_VIVADO_P2)                          = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p2/
env(ZEBU_XIL_VIVADO_P4)                          = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/
env(ZXLPAR_NOPROGRESSBAR)                        = 1
env(_)                                           = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/bin/unwrapped/lnx64.o/vivado
env(_LMFILES_)                                   = /global/etc/modules/files/eda/zebu_vs/2023.03-SP1:/global/etc/modulefiles/freeware/opensource/gmake/3.82:/global/etc/modules/files/eda/mwdt/2025.03:/global/etc/modules/files/eda/architect/2025.03:/global/etc/modules/files/eda/syn/2020.09-SP5-1:/global/etc/modules/files/eda/pt/2020.09-SP5-1:/global/etc/modules/files/eda/fc/2020.09-SP6:/global/etc/modules/files/eda/spyglass/2024.09-SP2-1:/global/etc/modules/files/eda/grd/dw:/global/etc/modulefiles/freeware/opensource/python/3.6.3:/global/etc/modulefiles/freeware/opensource/binutils/2.30:/global/etc/modulefiles/freeware/opensource/gcc/9.2.0
env(__LSF_JOB_TMPDIR__)                          = /tmp/80667788.tmpdir
[SW_FPGA] - ZEBU compilation
[SW_FPGA] - start ZEBU_link
In phase:vivado_link
##  phase:vivado_link  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 855 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.57|2.81|3.97 / 30  MemAvail: 939 GB

[SW_FPGA] - INFO : place.genOldSSIUtilTextReport true
[SW_FPGA] - INFO : Vivado Parameters used 
VIVADO_ENABLE_MULTITHREADING=6
VIVADO_ENABLE_MULTI_MACHINE_MPF=0
VIVADO_ENABLE_SINGLE_MACHINE_MPF=0

[SW_FPGA] - INFO : top fpga name is: fx_top
[SW_FPGA] - INFO : bitgen options sets [-w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable] 
387 Beta devices matching pattern found, 219 enabled.
[SW_FPGA] - INFO : Default Vivado params loaded
[SW_FPGA] - INFO : Disable place.autoLaguna
[SW_FPGA] - INFO : place.opportunisticLagunaRegUse  false
[SW_FPGA] - INFO : physynth.enableLagunaSites  false
[SW_FPGA] - INFO : physynth.slrCrossingOptTnsInExplore false
[SW_FPGA] - INFO : place.placeApiCheckGTPortPinDirection 0
[SW_FPGA] - INFO : VIVADO_FORCE_REPLICATION=ON
[SW_FPGA] - INFO : Disabling PSIP in Emulation mode
[SW_FPGA] - INFO : Disabling Equivalent Rewiring
[SW_FPGA] - INFO : Falling Back to older implementation of Native TDM
[SW_FPGA] - INFO : Advanced Vivado Debug parameters [Enabled]
[SW_FPGA] - INFO : Disable  place.enforceSameSourceForClockDelayGroup
[SW-FPGA] - INFO : Load MIG IP Cache ('/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/mig_cache/2022.1/zs5_xcvup_12c_19_v2_F01').
[SW-FPGA] - INFO : source FW_ip.tcl
[FW_ip.tcl] - INFO : Reading IP 'ddr4_MTA16ATF2G64HZ_2G3_VU19P.xcix'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/mig_cache/2022.1/zs5_xcvup_12c_19_v2_F01'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/data/ip'.
WARNING: [Vivado 12-13651] The IP file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P.xcix' has been moved from its original location, as a result the outputs for this IP will now be generated in ''. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
[FW_ip.tcl] - INFO : Set MIG Cache Parameter : ips.ignoreSWVersionInCacheId=true
[SW_FPGA] - INFO : Adding Files in full Netlist Assembly flow 

[SW_FPGA] - INFO : Source files loading ...

[SW_FPGA] - INFO : adding files ...
[SW_FPGA] - INFO : adding fx_top.edf file
[SW_FPGA]: Link design
Command: link_design -top fx_top -part xcvu19p-fsva3824-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu19p-fsva3824-1-e
Parsing EDIF File [./fx_top.edf]
Finished Parsing EDIF File [./fx_top.edf]
INFO: [Project 1-454] Reading design checkpoint '/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/tmp_dcp/.Xil_rashour/Vivado-2961675-us01zebu-4587-002/ddr4_MTA16ATF2G64HZ_2G3_VU19P/ddr4_MTA16ATF2G64HZ_2G3_VU19P.dcp' for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0'
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6224.371 ; gain = 0.000 ; free physical = 875237 ; free virtual = 1069523
INFO: [Netlist 29-17] Analyzing 69644 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1_AR76727
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_0/bd_9b9a_microblaze_I_0.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_0/bd_9b9a_microblaze_I_0.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_1/bd_9b9a_rst_0_0_board.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_1/bd_9b9a_rst_0_0_board.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_1/bd_9b9a_rst_0_0.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_1/bd_9b9a_rst_0_0.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_2/bd_9b9a_ilmb_0.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_2/bd_9b9a_ilmb_0.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_3/bd_9b9a_dlmb_0.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_3/bd_9b9a_dlmb_0.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_10/bd_9b9a_iomodule_0_0_board.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/bd_0/ip/ip_10/bd_9b9a_iomodule_0_0_board.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/ip_0/ddr4_MTA16ATF2G64HZ_2G3_VU19P_microblaze_mcs_board.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/ip_0/ddr4_MTA16ATF2G64HZ_2G3_VU19P_microblaze_mcs_board.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/par/ddr4_MTA16ATF2G64HZ_2G3_VU19P.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst'
Finished Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/par/ddr4_MTA16ATF2G64HZ_2G3_VU19P.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/tmp_dcp/.Xil_rashour/Vivado-2961675-us01zebu-4587-002/ddr4_MTA16ATF2G64HZ_2G3_VU19P/ddr4_MTA16ATF2G64HZ_2G3_VU19P.dcp'
Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/ddr4_MTA16ATF2G64HZ_2G3_VU19P_board.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst'
Finished Parsing XDC File [/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/ddr4_MTA16ATF2G64HZ_2G3_VU19P_board.xdc] for cell 'design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst'
Generating merged BMM file for the design top 'fx_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8041.785 ; gain = 0.000 ; free physical = 872895 ; free virtual = 1067186
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65414 instances were transformed.
  (CARRY4) => CARRY8: 8 instances
  AND2 => LUT2: 9246 instances
  AND2B1 => LUT2: 180 instances
  AND3 => LUT3: 3 instances
  AND4 => LUT4: 2 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FD => FDRE: 14804 instances
  FDE => FDRE: 38301 instances
  FDE_1 => FDRE (inverted pins: C): 10 instances
  FDR => FDRE: 6 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 22 instances
  FD_1 => FDRE (inverted pins: C): 12 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 8 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LD => LDCE: 1 instance 
  LDE => LDCE: 26 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  OR2 => LUT2: 140 instances
  OR3 => LUT3: 1 instance 
  OR4 => LUT4: 267 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 48 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 750 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 125 instances
  RAM32X1S => RAM32X1S (RAMS32): 1024 instances
  RAM32X2S => RAM32X2S (RAMS32(x2)): 245 instances
  RAMB36E1 => RAMB36E2: 30 instances
  XOR2 => LUT2: 11 instances

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 8041.785 ; gain = 5221.789 ; free physical = 872894 ; free virtual = 1067184
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, tcl.collectionResultDisplayLimit, general.maxThreads
[SW_FPGA] - INFO : Sources files loaded and linked
[SW_FPGA] - INFO : Vivado params selectable: Delete Empty Hierarchy with Dont touch => [enabled]
[SW_FPGA] - hw_type is zs5
[SW_FPGA] - INFO : Vivado params selectable: Multithreading value = 6
[SW_FPGA] - INFO : Vivado params selectable: Global Hold Iter => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: route SLL Assignment  => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: place_design BUFG insertion in 2017.3  => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: Soft Constraints Relax = 5
[SW_FPGA] - INFO : Vivado params selectable: Soft Constraints Max Terminals = 300000
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_set_options_variable 1 mins
[SW_FPGA] - INFO : Vivado message settings set

TDM Marking of properties happened in zNetgen


  


[SW-FPGA] - INFO: zVivado_get_control_set_preopt
report_control_sets: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.87 . Memory (MB): peak = 8041.785 ; gain = 0.000 ; free physical = 872530 ; free virtual = 1066817
     |- Control Set            : 11564
[SW_FPGA] - REPORTS : running zVreports_fpgaIO
  |- Total interface : 40 IO + 0 MGT IO
      |- 5  	 Socket input
      |- 35  	 Socket output
      |- 0  	 MGT_Socket input
      |- 0 	 MGT_Socket output
           |- MGT version: GT_GP

[SW_FPGA] - REPORTS : running zVreports_fpgaIO_distribution target=zs5
+----------------------------------++-----------------------------+
| bank 38 | R=0     | S=0          || bank 78 | R=0     | S=0     |
| bank 37 | R=0     | S=0          || bank 77 | R=0     | S=0     |
| bank 36 | R=0     | S=0          || bank 76 | R=0     | S=0     |
| bank 35 | R=0     | S=0          || bank 75 | R=0     | S=0     |
| bank 34 | R=0     | S=0          || bank 74 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 33 | R=0     | S=0          || bank 73 | R=0     | S=0     |
| bank 32 | R=0     | S=0          || bank 72 | R=0     | S=0     |
| bank 31 | R=0     | S=11         || bank 71 | R=0     | S=0     |
| bank 30 | R=0     | S=0          || bank 70 | R=0     | S=0     |
| bank 29 | R=5     | S=2          || bank 69 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 28 | R=0     | S=0          || bank 68 | R=0     | S=0     |
| bank 27 | R=0     | S=0          || bank 67 | R=0     | S=0     |
| bank 26 | R=0     | S=0          || bank 66 | R=0     | S=11    |
| bank 25 | R=0     | S=0          || bank 65 | R=0     | S=0     |
| bank 24 | R=0     | S=0          || bank 64 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 23 | R=0     | S=0          || bank 63 | R=0     | S=0     |
| bank 22 | R=0     | S=11         || bank 62 | R=0     | S=0     |
| bank 21 | R=0     | S=0          || bank 61 | R=0     | S=0     |
| bank 20 | R=0     | S=0          || bank 60 | R=0     | S=0     |
| bank 19 | R=0     | S=0          || bank 59 | R=0     | S=0     |
+----------------------------------++-----------------------------+
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1_AR76726 (lin64) Build 4044071 Fri Nov  3 11:45:33 MDT 2023
| Date         : Tue May 13 18:46:50 2025
| Host         : us01zebu-4587-002 running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command      : report_utilization -file ./fpga_reports/vivado/report_linked_ulization.rpt
| Design       : fx_top
| Device       : xcvu19p-fsva3824-1-e
| Speed File   : -1
| Design State : Synthesized
--------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity and Clocking Utilization
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs*                  | 563529 |     4 |          0 |   4085760 | 13.79 |
|   LUT as Logic             | 543560 |     4 |          0 |   4085760 | 13.30 |
|   LUT as Memory            |  19969 |     0 |          0 |    956160 |  2.09 |
|     LUT as Distributed RAM |   7743 |     0 |            |           |       |
|     LUT as Shift Register  |  12226 |     0 |            |           |       |
| CLB Registers              | 308422 |    23 |          0 |   8171520 |  3.77 |
|   Register as Flip Flop    | 306020 |    18 |          0 |   8171520 |  3.74 |
|   Register as Latch        |   2401 |     5 |          0 |   8171520 |  0.03 |
|   Register as AND/OR       |      1 |     0 |          0 |   8171520 | <0.01 |
| CARRY8                     |   3849 |     0 |          0 |    510720 |  0.75 |
| F7 Muxes                   |    367 |     0 |          0 |   2042880 |  0.02 |
| F8 Muxes                   |     16 |     0 |          0 |   1021440 | <0.01 |
| F9 Muxes                   |      0 |     0 |          0 |    510720 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 23     |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 644    |          Yes |           - |          Set |
| 14344  |          Yes |           - |        Reset |
| 3043   |          Yes |         Set |            - |
| 290368 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 185.5 |     0 |          0 |      2160 |  8.59 |
|   RAMB36/FIFO*    |   184 |     0 |          0 |      2160 |  8.52 |
|     FIFO36E2 only |     9 |       |            |           |       |
|     RAMB36E2 only |   175 |       |            |           |       |
|   RAMB18          |     3 |     0 |          0 |      4320 |  0.07 |
|     RAMB18E2 only |     3 |       |            |           |       |
| URAM              |    98 |     0 |          0 |       320 | 30.63 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    5 |     0 |          0 |      3840 |  0.13 |
|   DSP48E2 only |    5 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| Bonded IOB      |  209 |   209 |          0 |      2072 | 10.09 |
| HPIOB_M         |  107 |   107 |          0 |       912 | 11.73 |
|   INPUT         |    8 |       |            |           |       |
|   OUTPUT        |   51 |       |            |           |       |
|   BIDIR         |   48 |       |            |           |       |
| HPIOB_S         |  101 |   101 |          0 |       912 | 11.07 |
|   INPUT         |   10 |       |            |           |       |
|   OUTPUT        |   51 |       |            |           |       |
|   BIDIR         |   40 |       |            |           |       |
| HPIOB_SNGL      |    1 |     1 |          0 |       152 |  0.66 |
|   INPUT         |    0 |       |            |           |       |
|   OUTPUT        |    1 |       |            |           |       |
|   BIDIR         |    0 |       |            |           |       |
| HPIOBDIFFINBUF  |   16 |    16 |          0 |       960 |  1.67 |
|   DIFFINBUF     |   16 |    16 |            |           |       |
| HPIOBDIFFOUTBUF |   35 |    35 |          0 |       960 |  3.65 |
|   OBUFDS        |   35 |    35 |            |           |       |
| BITSLICE_RX_TX  |  110 |   110 |          0 |     12480 |  0.88 |
|   RXTX_BITSLICE |  110 |   110 |            |           |       |
+-----------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   47 |     0 |          0 |      1936 |  2.43 |
|   BUFGCE             |   18 |     0 |          0 |       976 |  1.84 |
|   BUFGCE_DIV         |    0 |     0 |          0 |       160 |  0.00 |
|   BUFG_GT            |    5 |     0 |          0 |       480 |  1.04 |
|   BUFGCTRL*          |   12 |     0 |          0 |       320 |  3.75 |
| PLL                  |    8 |     0 |          0 |        80 | 10.00 |
| MMCM                 |    3 |     0 |          0 |        40 |  7.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTYE4_CHANNEL   |    4 |     4 |          0 |        48 |  8.33 |
| GTYE4_COMMON    |    1 |     0 |          0 |        12 |  8.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        24 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         8 |  0.00 |
| SYSMONE4        |    1 |     0 |          0 |         4 | 25.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |        16 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         4 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         4 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         4 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         8 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         4 |  0.00 |
| STARTUPE3   |    1 |     0 |          0 |         4 | 25.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+------------------+--------+---------------------+
|     Ref Name     |  Used  | Functional Category |
+------------------+--------+---------------------+
| FDRE             | 290390 |            Register |
| LUT1             | 170959 |                 CLB |
| LUT3             | 103933 |                 CLB |
| LUT6             |  99657 |                 CLB |
| LUT2             |  63186 |                 CLB |
| LUT4             |  57800 |                 CLB |
| LUT5             |  55905 |                 CLB |
| FDCE             |  11943 |            Register |
| RAMD32           |  10942 |                 CLB |
| SRLC32E          |   9968 |                 CLB |
| CARRY8           |   3849 |                 CLB |
| RAMS32           |   3046 |                 CLB |
| FDSE             |   3043 |            Register |
| LDCE             |   2401 |            Register |
| SRL16E           |   1132 |                 CLB |
| SRLC16E          |   1126 |                 CLB |
| FDPE             |    644 |            Register |
| MUXF7            |    367 |                 CLB |
| RAMB36E2         |    175 |            BLOCKRAM |
| RXTX_BITSLICE    |    110 |                 I/O |
| URAM288          |     98 |            BLOCKRAM |
| IBUFCTRL         |     90 |              Others |
| INBUF            |     74 |                 I/O |
| OBUFT_DCIEN      |     72 |                 I/O |
| RAMD64E          |     64 |                 CLB |
| OBUFDS           |     35 |                 I/O |
| OBUF             |     33 |                 I/O |
| TX_BITSLICE_TRI  |     22 |                 I/O |
| BITSLICE_CONTROL |     22 |                 I/O |
| BUFGCE           |     18 |               Clock |
| OBUFT            |     16 |                 I/O |
| MUXF8            |     16 |                 CLB |
| DIFFINBUF        |     16 |                 I/O |
| BUFGCTRL         |     12 |               Clock |
| RIU_OR           |     11 |                 I/O |
| INV              |     10 |                 CLB |
| FIFO36E2         |      9 |            BLOCKRAM |
| PLLE4_ADV        |      8 |               Clock |
| HPIO_VREF        |      8 |                 I/O |
| DSP48E2          |      5 |          Arithmetic |
| BUFG_GT          |      5 |               Clock |
| IBUFDS_GTE4      |      4 |                 I/O |
| GTYE4_CHANNEL    |      4 |            Advanced |
| RAMB18E2         |      3 |            BLOCKRAM |
| MMCME4_ADV       |      3 |               Clock |
| BUFG_GT_SYNC     |      3 |               Clock |
| USR_ACCESSE2     |      1 |              Others |
| SYSMONE4         |      1 |            Advanced |
| STARTUPE3        |      1 |       Configuration |
| GTYE4_COMMON     |      1 |            Advanced |
| AND2B1L          |      1 |              Others |
+------------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| ddr4_MTA16ATF2G64HZ_2G3_VU19P |    1 |
+-------------------------------+------+


11. SLR Connectivity and Clocking Utilization
---------------------------------------------

+----------+-----------------+---------+-----------------+--------------+-------+-------+
|          | Total SLLs Used | (%)SLLs | BUFGs/BUFGCTRLs | BUFH/BUFHCEs | BUFRs | MMCMs |
+----------+-----------------+---------+-----------------+--------------+-------+-------+
| SLR3     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |               0 |    0.00 |                 |              |       |       |
| SLR2     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |               0 |    0.00 |                 |              |       |       |
| SLR1     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |               0 |    0.00 |                 |              |       |       |
| SLR0     |                 |         |               0 |            0 |     0 |     0 |
+----------+-----------------+---------+-----------------+--------------+-------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    0 |    0 |    0 |
| SLR2      |    0 |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |    0 |
+-----------+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+-----------+------+---------+------------+-------------+---------------+-----------+-------+------+------+
| SLR Index | CLBs | (%)CLBs | Total LUTs | Memory LUTs | (%)Total LUTs | Registers | BRAMs | URAM | DSPs |
+-----------+------+---------+------------+-------------+---------------+-----------+-------+------+------+
| SLR3      |    0 |    0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |    0 |
| SLR2      |    0 |    0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |    0 |
| SLR1      |    0 |    0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |    0 |
| SLR0      |    0 |    0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |    0 |
+-----------+------+---------+------------+-------------+---------------+-----------+-------+------+------+
| Total     |    0 |         |          0 |           0 |               |         0 |     0 |    0 |    0 |
+-----------+------+---------+------------+-------------+---------------+-----------+-------+------+------+


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         2 |    0.37 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |        40 |    7.35 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       145 |   32.95 |          0 |     0.00 |          0 |     0.00 |   4 |
| SLR0      |        22 |    4.04 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       209 |         |          0 |          |          0 |          |   4 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



    #################################################################################
    ##                 STEP VIVADO : NETLIST_ANALYSIS_PREPROCESSING                ##
    #################################################################################
In phase:linked_analysis
##  phase:linked_analysis  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 852 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.52|2.76|3.78 / 30  MemAvail: 936 GB

[SW_FPGA] - INFO : start netlist_analys_preproc phase
netlist_analys_preproc start time: 1747151212
netlist_analys_preproc start date: Tue May 13 18:46:52 EEST 2025


[SW_FPGA] - INFO : Check Multidriver Nets
    |- No multi driven nets found





  

    #################################################################################
    ##                             STEP VIVADO : READ_CONSTRAINTS                  ##
    #################################################################################
In phase:constraints
##  phase:constraints  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 852 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.52|2.76|3.78 / 30  MemAvail: 936 GB

[SW_FPGA] - INFO : start read_constraints phase
read_constraints start time: 1747151215
read_constraints start date: Tue May 13 18:46:55 EEST 2025

Parsing XDC File [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:21]
INFO: [Timing 38-2] Deriving generated clocks [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:21]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[0]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:684]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[1]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:684]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[2]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:684]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[3]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:684]
INFO: [Timing 38-2] Deriving generated clocks [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:684]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[0]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:708]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[1]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:708]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[2]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:708]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[3]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:708]
WARNING: [Vivado 12-508] No pins matched 'wc_ip_top/wrapper/qiwc_ip_cluster/wc_ctrl_dut_event_0[*]/zwc_pclk_r_reg/Q'. [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:1004]
INFO: [Vivado 12-3520] Assignment of 'wrapper' to a pblock 'PBLOCK_SLR1' means that all children of 'BANK_PORT_1' are in the pblock. Changing the pblock assignment to 'BANK_PORT_1'. [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:1290]
WARNING: [Constraints 18-4434] Global Clock Buffer 'design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut' is LOCed to site 'BUFGCE_X1Y217'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc:1361]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original/design.xdc]
read_xdc: Time (s): cpu = 00:02:12 ; elapsed = 00:01:24 . Memory (MB): peak = 10303.516 ; gain = 2261.730 ; free physical = 870214 ; free virtual = 1064502

[SW-FPGA] - INFO: Updating TDM Budget to 100 ns based on DRIVER CLK PERIOD
[INFO] set_native_equalization 1747151300 06:48:20 PM start
[INFO] set_native_equalization: Native Optimization: EQUALIZATION (RX_BITSLICE)
[INFO] set_native_equalization: => No RX_BITSLICE found in '*socket_*' hierarchy.
[INFO] set_native_equalization 1747151300 06:48:20 PM done
[INFO] set_native_pre_emphasis: Native Optimization: PRE_EMPHASIS (TX_BITSLICE)
[INFO] set_native_pre_emphasis 1747151300 06:48:20 PM start
[INFO] set_native_pre_emphasis: => No TX_BITSLICE found in '*socket_*' hierarchy.
[INFO] set_native_pre_emphasis: 1747151301 06:48:21 PM done
[INFO] preplace_native_tx_local_dv_domain: Preplace Native TX Local DV Domain
[INFO] preplace_native_tx_local_dv_domain 1747151301 06:48:21 PM start
[INFO] preplace_native_tx_local_dv_domain: 1747151301 06:48:21 PM done
[SW_FPGA] - INFO : zVivado_remove_unused_pblocks done

[SW_FPGA] - INFO_PROC : running pVivado_SetFalsePath_Latch2Latch


[SW_FPGA] - INFO : 177 input pins to stop timing at found.
[SW-FPGA] : INFO : zebu_mux_sel false Path settings.

[SW-FPGA] - start ZEBU_opt


  

  #################################################################################
  ##                             STEP VIVADO : OPT_DESIGN                        ##
  #################################################################################
In phase:opt
##  phase:opt  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 850 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.92|2.81|3.70 / 30  MemAvail: 934 GB

[SW_FPGA] - INFO : start opt_design phase
opt_design start time: 1747151309
opt_design start date: Tue May 13 18:48:29 EEST 2025

[SW-FPGA] - INFO: CELL BLOAT FACTOR ON QIWC IS NOT ENABLED
[SW_FPGA] - INFO : Vivado params selectable: printSelectedMessagesForEmulation => [Enabled]
[SW_FPGA] - INFO : Vivado opt_design_options [  -hier_fanout_limit 512 -retarget -propconst -sweep -bufg_opt  ] 

Command: opt_design -hier_fanout_limit 512 -retarget -propconst -sweep -bufg_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 10315.539 ; gain = 12.023 ; free physical = 871287 ; free virtual = 1065575

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
WARNING: [Constraints 18-4434] Global Clock Buffer 'design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk' is LOCed to site 'BUFGCE_X1Y226'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Mig 66-454] Using cached IP synthesis design for IP xilinx.com:ip:ddr4_phy:2.2, cache-ID = 382f18a75a334a3c.
read_xdc: Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 10378.172 ; gain = 0.000 ; free physical = 874885 ; free virtual = 1065639
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 10378.172 ; gain = 0.000 ; free physical = 874903 ; free virtual = 1065630
Phase 1 Generate And Synthesize MIG Cores | Checksum: 42d9da88

Time (s): cpu = 00:02:04 ; elapsed = 00:01:25 . Memory (MB): peak = 10378.172 ; gain = 62.633 ; free physical = 874902 ; free virtual = 1065630

Phase 2 Retarget
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 2 Retarget | Checksum: 15782fef2

Time (s): cpu = 00:02:48 ; elapsed = 00:01:56 . Memory (MB): peak = 10634.172 ; gain = 318.633 ; free physical = 873986 ; free virtual = 1064524

Phase 3 Constant propagation
Phase 3 Constant propagation | Checksum: 12cc6c79a

Time (s): cpu = 00:03:04 ; elapsed = 00:02:12 . Memory (MB): peak = 10634.172 ; gain = 318.633 ; free physical = 874872 ; free virtual = 1065427

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1cf27eff0

Time (s): cpu = 00:03:57 ; elapsed = 00:03:06 . Memory (MB): peak = 10634.172 ; gain = 318.633 ; free physical = 874863 ; free virtual = 1065256

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1df7c25e5

Time (s): cpu = 00:04:08 ; elapsed = 00:03:14 . Memory (MB): peak = 10634.172 ; gain = 318.633 ; free physical = 874877 ; free virtual = 1065270

Phase 6 Fanout optimization
special-module max-fanout 4294967295 > all-module max-fanout 512 will be ignored.
Phase 6 Fanout optimization | Checksum: f3f31fd6

Time (s): cpu = 00:04:15 ; elapsed = 00:03:21 . Memory (MB): peak = 10634.172 ; gain = 318.633 ; free physical = 874818 ; free virtual = 1065210

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1315e6139

Time (s): cpu = 00:04:22 ; elapsed = 00:03:29 . Memory (MB): peak = 10634.172 ; gain = 318.633 ; free physical = 874805 ; free virtual = 1065198
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |           32056  |           38555  |                                         166625  |
|  Constant propagation     |            7121  |           76451  |                                         178114  |
|  Sweep                    |               0  |           74859  |                                         186317  |
|  BUFG optimization        |               1  |               1  |                                              5  |
|  Fanout optimization      |              59  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               3  |                                         172708  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11cf7acd5

Time (s): cpu = 00:04:38 ; elapsed = 00:03:44 . Memory (MB): peak = 10634.172 ; gain = 318.633 ; free physical = 874890 ; free virtual = 1065283

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 10634.172 ; gain = 0.000 ; free physical = 874870 ; free virtual = 1065263
Ending Netlist Obfuscation Task | Checksum: 11cf7acd5

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 10634.172 ; gain = 0.000 ; free physical = 874889 ; free virtual = 1065282
INFO: [Common 17-83] Releasing license: Implementation
144413 Infos, 32 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:50 ; elapsed = 00:03:54 . Memory (MB): peak = 10634.172 ; gain = 330.656 ; free physical = 874863 ; free virtual = 1065255
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, tcl.collectionResultDisplayLimit, general.maxThreads
[INFO] zs5_apply_ddr4_workaround: Adding CLOCK_DEDICATED_ROUTE=SAME_CMT_COLUMN constraint for DDR4 IP when needed: 
[INFO] zs5_apply_ddr4_workaround: -> design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst: CLOCK_DEDICATED_ROUTE=SAME_CMT_COLUMN SET (to design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/sys_clk_bufg)
[SW_FPGA] - INFO : elapsed time of the procedure zs5_apply_ddr4_workaround 1 mins

[SW_FPGA] - INFO : source external vivado TCL file (vivado_soft_constraints.tcl) post-OPT
[SW_FPGA] - INFO : Vivado soft constraints are not loaded, turn on env(ZEBU_VIVADO_ENABLE_SC) to apply the feature.
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_apply_soft_constraints 1 mins


  

    #################################################################################
    ##             STEP VIVADO : POST_OPT_NETLIST_ANALYS_PROCESSING                ##
    #################################################################################
[SW_FPGA] - INFO : start post_opt_netlist_analys_preproc phase
post_opt_netlist_analys_preproc start time: 1747151556
post_opt_netlist_analys_preproc start date: Tue May 13 18:52:36 EEST 2025

[SW_FPGA] - INFO : BRAM_Clock_domain [Enabled]
[SW_FPGA] - INFO : elapsed time of the procedure zS5_BRAM_Clock_domain 1 mins

[SW-FPGA] - INFO : No MUXCY/XORCY in the netlist
[SW-FPGA] : PROC : Running zS5_MessagePort_constraints. Number of ZRM BANK: 0 

[SW_FPGA] - INFO_PROC : running zVivado_Hold_TAPDELAY
[SW_FPGA] - INFO : zS5_MGT_GT_fanoutOpt  
WARNING: [Vivado 12-508] No pins matched 'design/*l2_mux_*/wrapper/countreg_reg*/Q'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of [get_pins design/*l2_mux_*/wrapper/countreg_reg*/Q]'.
    |- found: 0 cells do be optimized with fanout of 4


[SW_FPGA] - start ZEBU_place


  

  #################################################################################
  ##                             STEP VIVADO : PLACE_DESIGN                      ##
  #################################################################################
In phase:place
##  phase:place  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 853 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.96|3.07|3.61 / 30  MemAvail: 934 GB

[SW_FPGA] - INFO : start place_design phase
place_design start time: 1747151560
place_design start date: Tue May 13 18:52:40 EEST 2025

[SW_FPGA] - INFO : Vivado place_design_options []

Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 10638.180 ; gain = 0.000 ; free physical = 874160 ; free virtual = 1064553
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa0a2420

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 10638.180 ; gain = 0.000 ; free physical = 874159 ; free virtual = 1064552
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 10638.180 ; gain = 0.000 ; free physical = 874947 ; free virtual = 1065340

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[0]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[1]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[2]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[3]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1af0ae479

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 10748.266 ; gain = 110.086 ; free physical = 872634 ; free virtual = 1063028

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d393388e

Time (s): cpu = 00:03:59 ; elapsed = 00:02:15 . Memory (MB): peak = 13105.926 ; gain = 2467.746 ; free physical = 869246 ; free virtual = 1059778

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d393388e

Time (s): cpu = 00:04:00 ; elapsed = 00:02:16 . Memory (MB): peak = 13105.926 ; gain = 2467.746 ; free physical = 870530 ; free virtual = 1061115
Phase 1 Placer Initialization | Checksum: 1d393388e

Time (s): cpu = 00:04:01 ; elapsed = 00:02:17 . Memory (MB): peak = 13105.926 ; gain = 2467.746 ; free physical = 871584 ; free virtual = 1062168

Phase 2 Global Placement
Attempting to get a license: imp_emulation
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Feature available: imp_emulation

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f69176a5

Time (s): cpu = 00:05:35 ; elapsed = 00:02:52 . Memory (MB): peak = 14063.887 ; gain = 3425.707 ; free physical = 879767 ; free virtual = 1070136

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 40 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[17]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[21]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[23]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[25]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[25]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[26]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[26]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[28]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[28]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[29]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[29]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[31]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[31]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data_valid. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design/x_uram_rbwb_ctrl_ins/wrapper/zpl_out_uram_rbwb_100_data_valid. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 66 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 14063.887 ; gain = 0.000 ; free physical = 878665 ; free virtual = 1069064
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 14063.887 ; gain = 0.000 ; free physical = 878666 ; free virtual = 1069064

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |           66  |              0  |                    33  |           0  |           1  |  00:00:11  |
|  Total                                |           66  |              0  |                    33  |           0  |           1  |  00:00:11  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 23ce99ac9

Time (s): cpu = 00:06:32 ; elapsed = 00:03:10 . Memory (MB): peak = 14063.887 ; gain = 3425.707 ; free physical = 879721 ; free virtual = 1070124

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1effe7faa

Time (s): cpu = 00:07:12 ; elapsed = 00:03:20 . Memory (MB): peak = 14063.887 ; gain = 3425.707 ; free physical = 879719 ; free virtual = 1070122

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1effe7faa

Time (s): cpu = 00:07:13 ; elapsed = 00:03:21 . Memory (MB): peak = 14063.887 ; gain = 3425.707 ; free physical = 879719 ; free virtual = 1070122

Phase 2.5 Global Place Phase1
Phase 2.5 Global Place Phase1 | Checksum: 14a2f262b

Time (s): cpu = 00:12:12 ; elapsed = 00:06:31 . Memory (MB): peak = 15926.914 ; gain = 5288.734 ; free physical = 879430 ; free virtual = 1069833

Phase 2.6 Global Place Phase2
Phase 2.6 Global Place Phase2 | Checksum: 185ce74b5

Time (s): cpu = 00:12:59 ; elapsed = 00:06:57 . Memory (MB): peak = 15926.914 ; gain = 5288.734 ; free physical = 879148 ; free virtual = 1069551
Phase 2 Global Placement | Checksum: 185ce74b5

Time (s): cpu = 00:12:59 ; elapsed = 00:06:57 . Memory (MB): peak = 15926.914 ; gain = 5288.734 ; free physical = 879861 ; free virtual = 1070264

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 185ce74b5

Time (s): cpu = 00:13:07 ; elapsed = 00:07:04 . Memory (MB): peak = 15926.914 ; gain = 5288.734 ; free physical = 879869 ; free virtual = 1070272

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c8104d08

Time (s): cpu = 00:13:23 ; elapsed = 00:07:13 . Memory (MB): peak = 15926.914 ; gain = 5288.734 ; free physical = 879685 ; free virtual = 1070088

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 220c2f146

Time (s): cpu = 00:13:27 ; elapsed = 00:07:17 . Memory (MB): peak = 15926.914 ; gain = 5288.734 ; free physical = 879833 ; free virtual = 1070236

Phase 3.4 Small Shape DP

Phase 3.4.1 splitSLRCrossingNets
Phase 3.4.1 splitSLRCrossingNets | Checksum: 219350f5f

Time (s): cpu = 00:13:29 ; elapsed = 00:07:18 . Memory (MB): peak = 15926.914 ; gain = 5288.734 ; free physical = 879862 ; free virtual = 1070265
Phase 3.4 Small Shape DP | Checksum: 2190b9d60

Time (s): cpu = 00:16:17 ; elapsed = 00:08:55 . Memory (MB): peak = 15926.914 ; gain = 5288.734 ; free physical = 878471 ; free virtual = 1068874
Phase 3 Detail Placement | Checksum: 2190b9d60

Time (s): cpu = 00:16:19 ; elapsed = 00:08:58 . Memory (MB): peak = 15926.914 ; gain = 5288.734 ; free physical = 878573 ; free virtual = 1068976

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PostCommitOpt Emulation
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 15960.320 ; gain = 0.000 ; free physical = 879523 ; free virtual = 1069926
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[0]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[1]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[2]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[3]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
Phase 4.1 PostCommitOpt Emulation | Checksum: 1deef7201

Time (s): cpu = 00:18:36 ; elapsed = 00:09:53 . Memory (MB): peak = 15960.320 ; gain = 5322.141 ; free physical = 878670 ; free virtual = 1069073
Post Placement Optimization Initialization | Checksum: 1deef7201
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 878105 ; free virtual = 1068508

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1deef7201

Time (s): cpu = 00:19:37 ; elapsed = 00:10:30 . Memory (MB): peak = 15968.320 ; gain = 5330.141 ; free physical = 878250 ; free virtual = 1068653

Phase 4.3 Emu-Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                4x4|                4x4|
|___________|___________________|___________________|___________________|
|      South|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       East|                4x4|                4x4|                8x8|
|___________|___________________|___________________|___________________|
|       West|                4x4|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1deef7201

Time (s): cpu = 00:19:40 ; elapsed = 00:10:34 . Memory (MB): peak = 15968.320 ; gain = 5330.141 ; free physical = 878381 ; free virtual = 1068784
Phase 4.3 Emu-Placer Reporting | Checksum: 1deef7201

Time (s): cpu = 00:19:43 ; elapsed = 00:10:36 . Memory (MB): peak = 15968.320 ; gain = 5330.141 ; free physical = 878381 ; free virtual = 1068783

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 878389 ; free virtual = 1068792

Time (s): cpu = 00:19:43 ; elapsed = 00:10:36 . Memory (MB): peak = 15968.320 ; gain = 5330.141 ; free physical = 878389 ; free virtual = 1068792
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15bb31eec

Time (s): cpu = 00:19:46 ; elapsed = 00:10:39 . Memory (MB): peak = 15968.320 ; gain = 5330.141 ; free physical = 878389 ; free virtual = 1068792
Ending Placer Task | Checksum: 11d4a5344

Time (s): cpu = 00:19:48 ; elapsed = 00:10:41 . Memory (MB): peak = 15968.320 ; gain = 5330.141 ; free physical = 878389 ; free virtual = 1068792
INFO: [Common 17-83] Releasing license: Implementation
INFO: [#UNDEF] InstructionCount: 0.000E+00
144498 Infos, 42 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:20:22 ; elapsed = 00:10:58 . Memory (MB): peak = 15968.320 ; gain = 5334.148 ; free physical = 880794 ; free virtual = 1071197
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, general.maxThreads

# ===========================================
# place_design Summary
# ===========================================
get_timing_paths: Time (s): cpu = 00:02:26 ; elapsed = 00:00:32 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 879864 ; free virtual = 1070267

reportFile : ./fpga_reports/vivado/report_place_utilization.rpt
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1_AR76726 (lin64) Build 4044071 Fri Nov  3 11:45:33 MDT 2023
| Date         : Tue May 13 19:04:24 2025
| Host         : us01zebu-4587-002 running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command      : report_utilization -return_string
| Design       : fx_top
| Device       : xcvu19p-fsva3824-1-e
| Speed File   : -1
| Design State : Fully Placed
--------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   | 417634 |     0 |          0 |   4085760 | 10.22 |
|   LUT as Logic             | 408281 |     0 |          0 |   4085760 |  9.99 |
|   LUT as Memory            |   9353 |     0 |          0 |    956160 |  0.98 |
|     LUT as Distributed RAM |   6103 |     0 |            |           |       |
|     LUT as Shift Register  |   3250 |     0 |            |           |       |
| CLB Registers              | 237330 |    27 |          0 |   8171520 |  2.90 |
|   Register as Flip Flop    | 236113 |    22 |          0 |   8171520 |  2.89 |
|   Register as Latch        |   1216 |     5 |          0 |   8171520 |  0.01 |
|   Register as AND/OR       |      1 |     0 |          0 |   8171520 | <0.01 |
| CARRY8                     |   3599 |     0 |          0 |    510720 |  0.70 |
| F7 Muxes                   |    310 |     0 |          0 |   2042880 |  0.02 |
| F8 Muxes                   |      0 |     0 |          0 |   1021440 |  0.00 |
| F9 Muxes                   |      0 |     0 |          0 |    510720 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 23     |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 628    |          Yes |           - |          Set |
| 10794  |          Yes |           - |        Reset |
| 2542   |          Yes |         Set |            - |
| 223343 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+------------+-----------+-------+
| CLB                                        |  97446 |     0 |          0 |    510720 | 19.08 |
|   CLBL                                     |  74573 |     0 |            |           |       |
|   CLBM                                     |  22873 |     0 |            |           |       |
| LUT as Logic                               | 408281 |     0 |          0 |   4085760 |  9.99 |
|   using O5 output only                     |   6854 |       |            |           |       |
|   using O6 output only                     | 326394 |       |            |           |       |
|   using O5 and O6                          |  75033 |       |            |           |       |
| LUT as Memory                              |   9353 |     0 |          0 |    956160 |  0.98 |
|   LUT as Distributed RAM                   |   6103 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |    250 |       |            |           |       |
|     using O5 and O6                        |   5853 |       |            |           |       |
|   LUT as Shift Register                    |   3250 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |   3119 |       |            |           |       |
|     using O5 and O6                        |    131 |       |            |           |       |
| CLB Registers                              | 237330 |     0 |          0 |   8171520 |  2.90 |
|   Register driven from within the CLB      | 117948 |       |            |           |       |
|   Register driven from outside the CLB     | 119382 |       |            |           |       |
|     LUT in front of the register is unused |  67974 |       |            |           |       |
|     LUT in front of the register is used   |  51408 |       |            |           |       |
| Unique Control Sets                        |  10088 |       |          0 |   1021440 |  0.99 |
+--------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 156.5 |     0 |          0 |      2160 |  7.25 |
|   RAMB36/FIFO*    |   155 |     0 |          0 |      2160 |  7.18 |
|     FIFO36E2 only |     9 |       |            |           |       |
|     RAMB36E2 only |   146 |       |            |           |       |
|   RAMB18          |     3 |     0 |          0 |      4320 |  0.07 |
|     RAMB18E2 only |     3 |       |            |           |       |
| URAM              |    98 |     0 |          0 |       320 | 30.63 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    5 |     0 |          0 |      3840 |  0.13 |
|   DSP48E2 only |    5 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  209 |   209 |          0 |      2072 | 10.09 |
| HPIOB_M          |  107 |   107 |          0 |       912 | 11.73 |
|   INPUT          |    8 |       |            |           |       |
|   OUTPUT         |   51 |       |            |           |       |
|   BIDIR          |   48 |       |            |           |       |
| HPIOB_S          |  101 |   101 |          0 |       912 | 11.07 |
|   INPUT          |   10 |       |            |           |       |
|   OUTPUT         |   51 |       |            |           |       |
|   BIDIR          |   40 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |          0 |       152 |  0.66 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |   16 |    16 |          0 |       960 |  1.67 |
|   DIFFINBUF      |   16 |    16 |            |           |       |
| HPIOBDIFFOUTBUF  |   35 |    35 |          0 |       960 |  3.65 |
|   OBUFDS         |   35 |    35 |            |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |   22 |     0 |          0 |       320 |  6.88 |
| BITSLICE_RX_TX   |  110 |   110 |          0 |     12480 |  0.88 |
|   RXTX_BITSLICE  |  110 |   110 |            |           |       |
| BITSLICE_TX      |   22 |     0 |          0 |       320 |  6.88 |
| RIU_OR           |   11 |     0 |          0 |       160 |  6.88 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   31 |     5 |          0 |      1936 |  1.60 |
|   BUFGCE             |   10 |     4 |          0 |       976 |  1.02 |
|   BUFGCE_DIV         |    0 |     0 |          0 |       160 |  0.00 |
|   BUFG_GT            |    5 |     1 |          0 |       480 |  1.04 |
|   BUFGCTRL*          |    8 |     0 |          0 |       320 |  2.50 |
| PLL                  |    8 |     0 |          0 |        80 | 10.00 |
| MMCM                 |    3 |     1 |          0 |        40 |  7.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTYE4_CHANNEL   |    4 |     4 |          0 |        48 |  8.33 |
| GTYE4_COMMON    |    1 |     0 |          0 |        12 |  8.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        24 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         8 |  0.00 |
| SYSMONE4        |    1 |     1 |          0 |         4 | 25.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |        16 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         4 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         4 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         4 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         8 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         4 |  0.00 |
| STARTUPE3   |    1 |     0 |          0 |         4 | 25.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+--------+---------------------+
|     Ref Name     |  Used  | Functional Category |
+------------------+--------+---------------------+
| FDRE             | 223365 |            Register |
| LUT1             | 168165 |                 CLB |
| LUT6             |  82870 |                 CLB |
| LUT2             |  72250 |                 CLB |
| LUT3             |  59454 |                 CLB |
| LUT4             |  51922 |                 CLB |
| LUT5             |  48653 |                 CLB |
| RAMD32           |   9976 |                 CLB |
| FDCE             |   9578 |            Register |
| CARRY8           |   3599 |                 CLB |
| SRLC32E          |   3084 |                 CLB |
| FDSE             |   2542 |            Register |
| RAMS32           |   1980 |                 CLB |
| LDCE             |   1216 |            Register |
| FDPE             |    628 |            Register |
| MUXF7            |    310 |                 CLB |
| SRL16E           |    297 |                 CLB |
| RAMB36E2         |    146 |            BLOCKRAM |
| RXTX_BITSLICE    |    110 |                 I/O |
| URAM288          |     98 |            BLOCKRAM |
| IBUFCTRL         |     90 |              Others |
| INBUF            |     74 |                 I/O |
| OBUFT_DCIEN      |     72 |                 I/O |
| OBUFDS           |     35 |                 I/O |
| OBUF             |     33 |                 I/O |
| TX_BITSLICE_TRI  |     22 |                 I/O |
| BITSLICE_CONTROL |     22 |                 I/O |
| OBUFT            |     16 |                 I/O |
| DIFFINBUF        |     16 |                 I/O |
| RIU_OR           |     11 |                 I/O |
| INV              |     10 |                 CLB |
| BUFGCE           |     10 |               Clock |
| FIFO36E2         |      9 |            BLOCKRAM |
| PLLE4_ADV        |      8 |               Clock |
| HPIO_VREF        |      8 |                 I/O |
| BUFGCTRL         |      8 |               Clock |
| DSP48E2          |      5 |          Arithmetic |
| BUFG_GT          |      5 |               Clock |
| IBUFDS_GTE4      |      4 |                 I/O |
| GTYE4_CHANNEL    |      4 |            Advanced |
| RAMB18E2         |      3 |            BLOCKRAM |
| MMCME4_ADV       |      3 |               Clock |
| BUFG_GT_SYNC     |      3 |               Clock |
| USR_ACCESSE2     |      1 |              Others |
| SYSMONE4         |      1 |            Advanced |
| STARTUPE3        |      1 |       Configuration |
| GTYE4_COMMON     |      1 |            Advanced |
| AND2B1L          |      1 |              Others |
+------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| ddr4_MTA16ATF2G64HZ_2G3_VU19P_phy |    1 |
| ddr4_MTA16ATF2G64HZ_2G3_VU19P     |    1 |
+-----------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR3 <-> SLR2                    |    0 |       |     23040 |  0.00 |
|   SLR2 -> SLR3                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR3 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR2 <-> SLR1                    |  198 |       |     23040 |  0.86 |
|   SLR1 -> SLR2                   |  142 |       |           |  0.62 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |   56 |       |           |  0.24 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    | 1756 |       |     23040 |  7.62 |
|   SLR0 -> SLR1                   |  704 |       |           |  3.06 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   | 1052 |       |           |  4.57 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 1954 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    0 |    0 |    0 |
| SLR2      |    0 |    0 |    9 |   47 |
| SLR1      |    0 |   49 |    0 | 1005 |
| SLR0      |    0 |   93 |  611 |    0 |
+-----------+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+--------+-------+------+--------+--------+--------+--------+
|          Site Type         |  SLR0 |  SLR1  |  SLR2 | SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+-------+--------+-------+------+--------+--------+--------+--------+
| CLB                        | 17871 |  77287 |  2236 |   52 |  14.00 |  60.53 |   1.75 |   0.04 |
|   CLBL                     | 13635 |  59213 |  1688 |   37 |  13.94 |  60.54 |   1.73 |   0.04 |
|   CLBM                     |  4236 |  18074 |   548 |   15 |  14.18 |  60.49 |   1.83 |   0.05 |
| CLB LUTs                   | 82183 | 323565 | 11750 |  136 |   8.05 |  31.68 |   1.15 |   0.01 |
|   LUT as Logic             | 82183 | 314214 | 11750 |  134 |   8.05 |  30.76 |   1.15 |   0.01 |
|     using O5 output only   |  1115 |   5619 |   106 |   14 |   0.11 |   0.55 |   0.01 |  <0.01 |
|     using O6 output only   | 74818 | 241396 | 10090 |   90 |   7.32 |  23.63 |   0.99 |  <0.01 |
|     using O5 and O6        |  6250 |  67199 |  1554 |   30 |   0.61 |   6.58 |   0.15 |  <0.01 |
|   LUT as Memory            |     0 |   9351 |     0 |    2 |   0.00 |   3.91 |   0.00 |  <0.01 |
|     LUT as Distributed RAM |     0 |   6103 |     0 |    0 |   0.00 |   2.55 |   0.00 |   0.00 |
|     LUT as Shift Register  |     0 |   3248 |     0 |    2 |   0.00 |   1.36 |   0.00 |  <0.01 |
| CLB Registers              | 29998 | 198368 |  8632 |  332 |   1.47 |   9.71 |   0.42 |   0.02 |
| CARRY8                     |  1218 |   2213 |   162 |    6 |   0.95 |   1.73 |   0.13 |  <0.01 |
| F7 Muxes                   |     0 |    310 |     0 |    0 |   0.00 |   0.06 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |      0 |     0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |      0 |     0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |     1 |  155.5 |     0 |    0 |   0.19 |  28.80 |   0.00 |   0.00 |
|   RAMB36/FIFO              |     1 |    154 |     0 |    0 |   0.19 |  28.52 |   0.00 |   0.00 |
|   RAMB18                   |     0 |      3 |     0 |    0 |   0.00 |   0.28 |   0.00 |   0.00 |
| URAM                       |    34 |     32 |    32 |    0 |  42.50 |  40.00 |  40.00 |   0.00 |
| DSPs                       |     0 |      5 |     0 |    0 |   0.00 |   0.52 |   0.00 |   0.00 |
| Unique Control Sets        |   938 |   8820 |   338 |   12 |   0.37 |   3.45 |   0.13 |  <0.01 |
+----------------------------+-------+--------+-------+------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         2 |    0.37 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |        40 |    7.35 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       145 |   32.95 |          0 |     0.00 |          0 |     0.00 |   4 |
| SLR0      |        22 |    4.04 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       209 |         |          0 |          |          0 |          |   4 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+




[SW-FPGA] - INFO: zVivado_get_UtilizationReports
     |- Control Set            : 10088
     |- SLL crossing SLR3-SLR2 : 0 - 0.00%
     |- SLL crossing SLR2-SLR1 : 198 - 0.86%
     |- SLL crossing SLR1-SLR0 : 1756 - 7.62%

[SW-FPGA] - INFO: GP/DP placements check: SLL results
   |- relevant files are not found
 
[SW-FPGA] - INFO: Generating congestion level reporting from Emu-Placer Reporting

      |- North : Global_congestionLevel= 2
      |- South : Global_congestionLevel= 2
      |- East  : Global_congestionlevel= 2
      |- West  : Global_congestionlevel= 2
      |- North : Long_congestionLevel= 2
      |- South : Long_congestionLevel= 2
      |- East  : Long_congestionlevel= 2
      |- West  : Long_congestionlevel= 2
      |- North : Short_congestionLevel= 2
      |- South : Short_congestionLevel= 2
      |- East  : Short_congestionlevel= 3
      |- West  : Short_congestionlevel= 3



  

      #################################################################################
      ##                    STEP VIVADO : POST_PLACE_PHYS_OPT_DESIGN                 ##
      #################################################################################
In phase:phys_opt_place
##  phase:phys_opt_place  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 859 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.37|2.37|3.02 / 30  MemAvail: 939 GB

[SW_FPGA] - INFO : start post_place_phys phase
post_place_phys start time: 1747152268
post_place_phys start date: Tue May 13 19:04:28 EEST 2025

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_get_slack 1 mins
[SW_FPGA] - WNS after placement is 1.227
[SW_FPGA] - TNS after placement is 0.000
[SW_FPGA] - WHS after placement is -0.544
[SW_FPGA] - THS after placement is -1562.442
[SW_FPGA] - INFO : THS -1562.442 is better than -10000 , phys_opt_design will not be running for Hold-Fix
[SW_FPGA] - INFO : WNS 1.227 is better than -0.5 , phys_opt_design for setup is bypassed
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_post_place_phys_opt_design 1 mins
[SW-FPGA] : INFO : No Laguna registers are used in placement.


[SW-FPGA] : INFO : Post Placement zTime Analysis [disabled]. To enable, please use utf command or set ZEBU_FORCE_REPORT_TIMING=1


[SW_FPGA] - start ZEBU_route


  

  #################################################################################
  ##                             STEP VIVADO : ROUTE_DESIGN                      ##
  #################################################################################
In phase:route
##  phase:route  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 858 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.14|2.32|2.98 / 30  MemAvail: 939 GB

[SW_FPGA] - INFO : start route_design phase
route_design start time: 1747152302
route_design start date: Tue May 13 19:05:02 EEST 2025

[SW_FPGA] - INFO : Vivado route_design_options []

Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 336439ca ConstDB: 0 ShapeSum: 7ca3e877 RouteDB: 6d423103
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 879189 ; free virtual = 1069592
Post Restoration Checksum: NetGraph: bbe43021 NumContArr: 946332d2 Constraints: d7065a0b Timing: 0
Phase 1 Build RT Design | Checksum: 2274dbcfe

Time (s): cpu = 00:02:42 ; elapsed = 00:00:53 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 879815 ; free virtual = 1070218

Phase 2 Router Initialization
Wirelength Stats for all nets: 
  Num Nets: 666555 Total-HPWL: 4764949
Wirelength Stats for Inter-SLR nets: 
  Num Inter-SLR Signal Nets: 1813 Total-HPWL 398931

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2274dbcfe

Time (s): cpu = 00:02:45 ; elapsed = 00:00:56 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 879538 ; free virtual = 1069941

Phase 2.2 Pre Route Cleanup
INFO: [Route 35-556] 0 Nets skipped to route as DONT_ROUTE property is set on them
Phase 2.2 Pre Route Cleanup | Checksum: 2274dbcfe

Time (s): cpu = 00:02:48 ; elapsed = 00:00:59 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 879509 ; free virtual = 1069912

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1f4159adc

Time (s): cpu = 00:03:43 ; elapsed = 00:01:21 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 879213 ; free virtual = 1069616

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25f958e8b

Time (s): cpu = 00:05:49 ; elapsed = 00:02:01 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 878417 ; free virtual = 1068820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.257  | TNS=0.000  | WHS=-0.327 | THS=-989.398|


Phase 2.5 Fast Budgeting
Phase 2.5 Fast Budgeting | Checksum: 26b4f57a9

Time (s): cpu = 00:06:09 ; elapsed = 00:02:22 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 878351 ; free virtual = 1068754

Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 2c733f78c

Time (s): cpu = 00:07:59 ; elapsed = 00:02:48 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 878409 ; free virtual = 1068812
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.257  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2e86e56bf

Time (s): cpu = 00:08:00 ; elapsed = 00:02:49 . Memory (MB): peak = 15968.320 ; gain = 0.000 ; free physical = 878421 ; free virtual = 1068824

Router Utilization Summary
  Total Routed Wirelength: 0 (Vertical 0, Horizontal 0)
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 666785
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 390199
  Number of Partially Routed Nets     = 276586
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 33a7e6b07

Time (s): cpu = 00:08:25 ; elapsed = 00:02:59 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878412 ; free virtual = 1068815

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [2-3]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
  SLR [1-2]        0 (  0%)     4 (  0%)    15 (  1%)     0 (  0%)     1 (  0%)     1 (  0%)     1 (  0%)     1 (  0%)    51 (  4%)    85 (  6%)    31 (  2%)    15 (  1%)     0 (  0%)     1 (  0%)     8 (  1%)     0 (  0%)  Demand:   214 Available: 23040 Utilization(%): 0.93
  SLR [0-1]        1 (  0%)     3 (  0%)    13 (  1%)     1 (  0%)    79 (  5%)   145 ( 10%)   382 ( 27%)   570 ( 40%)   580 ( 40%)   365 ( 25%)   168 ( 12%)   102 (  7%)     9 (  1%)     8 (  1%)    13 (  1%)     1 (  0%)  Demand:  2440 Available: 23040 Utilization(%): 10.59
Phase 3.1.1 SLL Assignment | Checksum: 1d2e31fd1

Time (s): cpu = 00:08:28 ; elapsed = 00:03:01 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878408 ; free virtual = 1068811
Phase 3.1 Global Routing | Checksum: 1d2e31fd1

Time (s): cpu = 00:08:28 ; elapsed = 00:03:02 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878408 ; free virtual = 1068811
Phase 3 Initial Routing | Checksum: 1f4046ed7

Time (s): cpu = 00:10:23 ; elapsed = 00:03:57 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878051 ; free virtual = 1068454

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.01|     8x8|      0.07|     4x4|      0.02|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.01|     2x2|      0.04|     4x4|      0.02|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.02|   16x16|      0.62|     4x4|      0.04|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     4x4|      0.05|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X152Y708->INT_X153Y710 (CLEM_X152Y708->CLEL_R_X153Y710)
	INT_X152Y708->INT_X153Y709 (CLEM_X152Y708->CLEL_R_X153Y709)
	INT_X4Y428->INT_X5Y429 (CLEM_X4Y428->CLEL_R_X5Y429)
	INT_X152Y352->INT_X153Y353 (CLEM_X152Y352->CLEL_R_X153Y353)
	INT_X152Y172->INT_X153Y173 (CLEM_X152Y172->CLEL_R_X153Y173)
SOUTH
	INT_X152Y663->INT_X152Y665 (CLEM_X152Y663->URAM_URAM_FT_X152Y660)
	INT_X152Y665->INT_X152Y665 (CLEM_X152Y665->URAM_URAM_FT_X152Y660)
	INT_X152Y664->INT_X152Y664 (CLEM_X152Y664->URAM_URAM_FT_X152Y660)
	INT_X152Y661->INT_X152Y661 (CLEM_X152Y661->URAM_URAM_FT_X152Y660)
	INT_X109Y433->INT_X109Y433 (CLEM_X109Y433->CLEL_R_X109Y433)
EAST
	INT_X126Y411->INT_X127Y414 (CLEM_X126Y411->CLEL_R_X127Y414)
	INT_X126Y412->INT_X127Y413 (CLEM_X126Y412->CLEL_R_X127Y413)
WEST
	INT_X79Y554->INT_X79Y554 (CLEM_X79Y554->CLEL_R_X79Y554)
	INT_X0Y477->INT_X0Y477 (XIPHY_BYTE_L_X0Y465->CLEL_R_X0Y477)
	INT_X0Y458->INT_X0Y458 (XIPHY_BYTE_L_X0Y450->CLEL_R_X0Y458)
	INT_X0Y452->INT_X0Y452 (RCLK_HPIO_L_X0Y449->CLEL_R_X0Y452)
	INT_X154Y451->INT_X154Y451 (CLEM_X154Y451->CLEL_R_X154Y451)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X4Y410->INT_X5Y425 (CLEM_X4Y410->CLEL_R_X5Y425)
	INT_X152Y720->INT_X153Y721 (CLEM_X152Y720->CLEL_R_X153Y721)
	INT_X150Y716->INT_X151Y717 (CLEM_X150Y716->CLEL_R_X151Y717)
	INT_X152Y716->INT_X153Y717 (CLEM_X152Y716->CLEL_R_X153Y717)
	INT_X150Y708->INT_X151Y709 (CLEM_X150Y708->CLEL_R_X151Y709)
SOUTH
	INT_X0Y396->INT_X2Y398 (XIPHY_BYTE_L_X0Y390->CLEL_R_X2Y398)
	INT_X152Y664->INT_X153Y665 (CLEM_X152Y664->CLEL_R_X153Y665)
	INT_X0Y412->INT_X1Y413 (CMT_L_X0Y360->CLEL_R_X1Y413)
	INT_X0Y396->INT_X1Y397 (XIPHY_BYTE_L_X0Y390->CLEL_R_X1Y397)
	INT_X152Y364->INT_X153Y365 (CLEM_X152Y364->CLEL_R_X153Y365)
EAST
	INT_X131Y400->INT_X146Y415 (CLEM_X131Y400->CLEL_R_X146Y415)
	INT_X131Y403->INT_X146Y418 (CLEM_X131Y403->CLEL_R_X146Y418)
	INT_X131Y402->INT_X146Y417 (CLEM_X131Y402->CLEL_R_X146Y417)
	INT_X131Y401->INT_X146Y416 (CLEM_X131Y401->CLEL_R_X146Y416)
WEST
	INT_X219Y403->INT_X220Y411 (CLEM_X219Y403->CLEL_R_X220Y411)
	INT_X134Y534->INT_X135Y535 (CLEM_X134Y534->CLEL_R_X135Y535)
	INT_X130Y532->INT_X131Y533 (CLEM_X130Y532->CLEL_R_X131Y533)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X152Y397->INT_X154Y403 (CLEM_X152Y397->CLEL_R_X154Y403)
	INT_X152Y400->INT_X153Y401 (CLEM_X152Y400->CLEL_R_X153Y401)
	INT_X152Y398->INT_X153Y399 (CLEM_X152Y398->CLEL_R_X153Y399)
	INT_X152Y390->INT_X153Y391 (CLEM_X152Y390->CLEL_R_X153Y391)
	INT_X152Y356->INT_X153Y357 (CLEM_X152Y356->CLEL_R_X153Y357)
SOUTH
	INT_X152Y375->INT_X153Y383 (CLEM_X152Y375->CLEL_R_X153Y383)
	INT_X152Y660->INT_X153Y661 (CLEM_X152Y660->CLEL_R_X153Y661)
	INT_X152Y380->INT_X153Y381 (CLEM_X152Y380->CLEL_R_X153Y381)
	INT_X152Y346->INT_X153Y347 (CLEM_X152Y346->CLEL_R_X153Y347)
	INT_X152Y330->INT_X153Y331 (CLEM_X152Y330->CLEL_R_X153Y331)
EAST
	INT_X85Y463->INT_X88Y467 (CLEM_X85Y463->CLEL_R_X88Y467)
	INT_X10Y410->INT_X11Y411 (CLEM_X10Y410->CLEL_R_X11Y411)
	INT_X38Y318->INT_X39Y319 (CLEL_L_X38Y318->CLEL_R_X39Y319)
	INT_X38Y316->INT_X39Y317 (CLEL_L_X38Y316->CLEL_R_X39Y317)
WEST
	INT_X44Y516->INT_X45Y516 (CLEL_L_X44Y516->CLEL_R_X45Y516)
	INT_X152Y695->INT_X152Y695 (CLEM_X152Y695->URAM_URAM_FT_X152Y690)
	INT_X68Y572->INT_X68Y572 (CLEM_X68Y572->CLEL_R_X68Y572)
	INT_X66Y567->INT_X66Y567 (CLEL_L_X66Y567->CLEL_R_X66Y567)
	INT_X69Y565->INT_X69Y565 (CLEL_L_X69Y565->CLEL_R_X69Y565)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10840
 Number of Nodes with overlaps = 415
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.430  | TNS=0.000  | WHS=-0.387 | THS=-30.401|

Phase 4.1 Global Iteration 0 | Checksum: 21d88317b

Time (s): cpu = 00:19:54 ; elapsed = 00:09:20 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 877985 ; free virtual = 1068391

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.430  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 4.2 Global Iteration 1 | Checksum: 24ea0d96d

Time (s): cpu = 00:21:06 ; elapsed = 00:09:49 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 877872 ; free virtual = 1068279
Phase 4 Rip-up And Reroute | Checksum: 24ea0d96d

Time (s): cpu = 00:21:07 ; elapsed = 00:09:50 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878006 ; free virtual = 1068413

Phase 5 Delay and Skew Optimization

Phase 5.1 Clock Skew Optimization
Phase 5.1 Clock Skew Optimization | Checksum: 24ea0d96d

Time (s): cpu = 00:21:09 ; elapsed = 00:09:52 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878008 ; free virtual = 1068414
Phase 5 Delay and Skew Optimization | Checksum: 24ea0d96d

Time (s): cpu = 00:21:11 ; elapsed = 00:09:54 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878007 ; free virtual = 1068413

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2868e2af1

Time (s): cpu = 00:21:22 ; elapsed = 00:10:03 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878008 ; free virtual = 1068414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.430  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2bef62abf

Time (s): cpu = 00:21:28 ; elapsed = 00:10:07 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878006 ; free virtual = 1068412
Phase 6 Post Hold Fix | Checksum: 2bef62abf

Time (s): cpu = 00:21:29 ; elapsed = 00:10:09 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878006 ; free virtual = 1068412

Phase 7 Route finalize

Router Utilization Summary
  Total Routed Wirelength: 5506845 (Vertical 3385008, Horizontal 2121837)
  Global Vertical Routing Utilization    = 2.91923 %
  Global Horizontal Routing Utilization  = 3.73763 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 208c5bc90

Time (s): cpu = 00:21:41 ; elapsed = 00:10:13 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 877979 ; free virtual = 1068385

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 208c5bc90

Time (s): cpu = 00:21:43 ; elapsed = 00:10:15 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 877972 ; free virtual = 1068378

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_common_wrapper_0/xcvup_gty_inst_gtye4_common/GTREFCLK01 to physical pin GTYE4_COMMON_X0Y6/COM2_REFCLKOUT5
Phase 9 Depositing Routes | Checksum: 208c5bc90

Time (s): cpu = 00:22:18 ; elapsed = 00:10:40 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878087 ; free virtual = 1068494
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.01|     4x4|      0.08|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.01|     2x2|      0.03|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     4x4|      0.09|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     2x2|      0.01|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.03|     8x8|      0.15|     4x4|      0.06|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.01|     2x2|      0.12|     4x4|      0.04|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.10|   16x16|      2.35|     4x4|      0.13|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     4x4|      0.19|     2x2|      0.05|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.01|     4x4|      0.05|     2x2|      0.01|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.00|     2x2|      0.01|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     4x4|      0.05|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR3

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 10 Resolve XTalk
Total number of XTalk assignment: 9
Phase 10 Resolve XTalk | Checksum: 1b1b8ef77

Time (s): cpu = 00:22:24 ; elapsed = 00:10:47 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878148 ; free virtual = 1068555

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 1b3b05cc7

Time (s): cpu = 00:23:26 ; elapsed = 00:11:07 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878225 ; free virtual = 1068632
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.430  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1b3b05cc7

Time (s): cpu = 00:23:28 ; elapsed = 00:11:09 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 878225 ; free virtual = 1068632
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:23:29 ; elapsed = 00:11:10 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 879233 ; free virtual = 1069640
INFO: [#UNDEF] InstructionCount: 0.000E+00

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
144518 Infos, 44 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:24:50 ; elapsed = 00:11:55 . Memory (MB): peak = 16437.297 ; gain = 468.977 ; free physical = 879233 ; free virtual = 1069640
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, general.maxThreads
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_route_design 12 mins


  

      #################################################################################
      ##                    STEP VIVADO : POST_ROUTE_PHYS_OPT_DESIGN                 ##
      #################################################################################
In phase:phys_opt_route
##  phase:phys_opt_route  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 858 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.72|2.51|2.71 / 30  MemAvail: 939 GB

[SW_FPGA] - INFO : start post_route_physopt phase
post_route_physopt start time: 1747153021
post_route_physopt start date: Tue May 13 19:17:01 EEST 2025

[SW_FPGA] - INFO : Slack 0.431 is better than/equal to  0 , so no need to run phys_opt_design  for fixing setup
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_analyse_timing_post_route 1 mins
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_analyse_uip_timing_post_route 1 mins
[SW-FPGA] : INFO : No Laguna registers are used in placement.

[SW_FPGA] - start ZEBU_timing


  

  #################################################################################
  ##                            STEP VIVADO : TIMING                             ##
  #################################################################################
In phase:timing
##  phase:timing  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 857 GB  -  LoadAverage (5s|5min|15min / NBcpu): 4.25|2.94|2.85 / 30  MemAvail: 938 GB

[SW_FPGA] - INFO : elapsed time of the procedure get_timing_property 1 mins
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by slack.
[SW_FPGA] - INFO : Generated timing report file: ./timing.rpt

[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : *****  REPORT_TIMING ANALYSIS *****
[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : No error detected in timing.rpt    
[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : start report_timing phase
report_timing start time: 1747153071
report_timing start date: Tue May 13 19:17:51 EEST 2025


[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : *****  REPORT_TIMING ANALYSIS *****
[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : timing_report skipped. No error detected
[SW_FPGA] - INFO : ***********************************

[SW-FPGA] - start ZEBU_bit
Processed 0 zClockRoots Succesfully


  

  #################################################################################
  ##                            STEP VIVADO : DRC_BITSTREAM_CHECK                ##
  #################################################################################
In phase:bitstream
##  phase:bitstream  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 857 GB  -  LoadAverage (5s|5min|15min / NBcpu): 3.91|2.97|2.86 / 30  MemAvail: 938 GB

[SW_FPGA] - INFO : start write_bitstream phase
write_bitstream start time: 1747153087
write_bitstream start date: Tue May 13 19:18:07 EEST 2025

[SW_FPGA] - INFO : zs5_write_bitstream

Command: write_bitstream -force design.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: MDRV-1
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_24/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_24/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_25/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_25/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_26/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_26/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_27/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_27/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_28/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_28/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_29/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_29/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_3/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_3/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_30/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_30/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_4/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_4/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_5/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_5/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_6/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_6/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_7/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_7/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_8/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_8/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_9/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_9/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_A is set to FALSE, so the OREG_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1860] URAM288_USE_EXT_CE_FALSE_tie_OREG_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_B is set to FALSE, so the OREG_CE_B pin should be tied HIGH.
INFO: [Common 17-14] Message 'DRC REQP-1860' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_24/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_24/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_25/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_25/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_26/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_26/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_27/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_27/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_28/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_28/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_29/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_29/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_3/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_3/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_30/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_30/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_4/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_4/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_5/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_5/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_6/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_6/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_7/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_7/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_8/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_8/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_9/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_even/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_9/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_0/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_1/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_10/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_11/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_12/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_13/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_14/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_15/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_16/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_17/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_18/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_19/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_2/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_20/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_21/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_22/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
WARNING: [DRC REQP-1861] URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high: URAM288 design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_dccm_odd/u_DCCM_sram/mem_r/memory_base/URAM288_BASE_23/wrapper/x_uram_rbwb_inst/inst/uram_rd_back_top_inst/uram288_prim_inst has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
INFO: [Common 17-14] Message 'DRC REQP-1861' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 414 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'fx_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/hw/vivado/ip_lib/2021.1/ddr4_MTA16ATF2G64HZ_2G3_VU19P/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
144532 Infos, 245 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:05:57 ; elapsed = 00:02:34 . Memory (MB): peak = 18470.988 ; gain = 2033.691 ; free physical = 877711 ; free virtual = 1068308

[SW_FPGA] - INFO : Generating post bitstream checkpoint: disabled



  

      #################################################################################
      ##                          STEP VIVADO : ZTIME_ANALYSE_ROUTE                  ##
      #################################################################################
In phase:extra_timing
##  phase:extra_timing  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 857 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.98|3.05|2.92 / 30  MemAvail: 937 GB


[SW_FPGA] - INFO : start zTime_analyse phase
zTime_analyse start time: 1747153244
zTime_analyse start date: Tue May 13 19:20:44 EEST 2025

[SW_FPGA] - Write_sdf is enabled
[SW_FPGA] - Write_sdf is attempted at : /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original
write_sdf: Time (s): cpu = 00:05:13 ; elapsed = 00:01:09 . Memory (MB): peak = 18470.988 ; gain = 0.000 ; free physical = 877784 ; free virtual = 1068443
[SW_FPGA] - genSdfMap is not enabled
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_get_CAF 1 mins
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_get_sll_info 1 mins



  

    #################################################################################
    ##                            STEP VIVADO : LOCATION_BUILDING                  ##
    #################################################################################
In phase:db
##  phase:db  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 857 GB  -  LoadAverage (5s|5min|15min / NBcpu): 3.51|3.26|3.00 / 30  MemAvail: 938 GB

[SW_FPGA] - INFO : start location_building phase
location_building start time: 1747153316
location_building start date: Tue May 13 19:21:56 EEST 2025

[SW_FPGA] - INFO : Start of Cells Location Builing
[SW_FPGA] - INFO : End of  Cells Location Builing
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_build_design_location 1 mins


    #################################################################################
    ##                            STEP VIVADO : WRITE EXCLUDE PLACEMENT FILE       ##
    #################################################################################
In phase:report_exclude_placement
##  phase:report_exclude_placement  -  Host: us01zebu-4587-002.static.us01-p06.synopsys.com  -  MemFree: 857 GB  -  LoadAverage (5s|5min|15min / NBcpu): 2.80|3.12|2.96 / 30  MemAvail: 937 GB

[SW_FPGA] - INFO : start write_exclude_placement_file phase
write_exclude_placement_file start time: 1747153333
write_exclude_placement_file start date: Tue May 13 19:22:13 EEST 2025

[SW_FPGA] - INFO : write exclude placement file
[SW_FPGA] - INFO : extracting range info from pblock PBLOCK_DDR_CTRL ...
[SW_FPGA] - INFO : RAMB36_X0Y60:RAMB36_X0Y95
[SW_FPGA] - INFO : PLL_X0Y10:PLL_X0Y15
[SW_FPGA] - INFO : DSP48E2_X0Y136:DSP48E2_X0Y149
[SW_FPGA] - INFO : SLICE_X9Y300:SLICE_X23Y479
[SW_FPGA] - INFO : SLICE_X8Y360:SLICE_X8Y479
[SW_FPGA] - INFO : SLICE_X0Y300:SLICE_X7Y479
[SW_FPGA] - INFO : extracting range info from pblock PBLOCK_MGT_SYS_SOCKET ...
[SW_FPGA] - INFO : RAMB36_X7Y72:RAMB36_X8Y83
[SW_FPGA] - INFO : SLICE_X400Y360:SLICE_X414Y419



/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original
from dump_fpga_data_info ==>  trigger_bits=0 trigger_cells=0 trigger_max_bits=0 trigger_max_cell=NA peak_mem_place_design=15968.320 peak_mem_route_design=16437.297 peak_mem=16437.297 peak_memory=18470.988

INFO: [Common 17-206] Exiting Vivado at Tue May 13 19:22:13 2025...

real	37m49.967s
user	74m18.459s
sys	4m0.137s
Vivado finished with status 0
Cleaning up fx_top.edf
Vivado finished with status GOOD
################################################################################
##                                  STEP ZRDB                                 ##
################################################################################
zrdb start time: 1747153341
zrdb start date: Tue May 13 19:22:21 EEST 2025

                                    ZeBu (R)
                                      zRDB

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zRDB -krb -edf ./fpga_reports/zNetgen/design_db.znf -virtex xcvu19p -forceTopName zebu_top -o zrdb/ZebuDB.zdb -db zxl_base.zdb -xdl design.loc -fpga F1 -unit U0 -module M0 

# start time is Tue May 13 19:22:21 2025




# Build Date : May  7 2024 - 21:34:25
# ---------------------------System Context--------------------------- 
# Cpu        30 x bogomips - 5000.00 INTEL(R) XEON(R) GOLD 6548Y+
#            Load: 2.60 3.06 2.94 1/620 2991194
#            Hostname: us01zebu-4587-002   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 987467 MB Free: 891212 MB
#            Swap space: 104447 MB Free Swap space: 102414 MB
#            VmSize: 358 MB VmPeak: 358 MB
# Disk Space Total: 5000 GB Available: 554 GB Used: 4446 GB
#            Free inodes: 11762590
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step ZRDB : libZebuRDB version 2021.3.0 RW
OptionsDB Info : DB ./options.db not available, loading the default values ..
OptionsDB Warning : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
OptionsDB Info : Default value(false) overwritten with true for ztdb_rb_api
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step FpgaCoords::run : Starting
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 3499 modules created
#   step Init whiteboard : Starting
#   step Init whiteboard : Done in    elapsed:0.11 s   user:0.26 s    system:0.5 s     %cpu:301.95       load:2.47       fm:889227 m     vm:2829 m     vm:+192 m     um:2263 m      um:+59 m
### warning in WAP Instrumentation [EDI0355W] : No WAP IP found - no MuDB coordinates generated.
#   step Information : IP Rewiring: Reading and updating the rewired information from rewire_grp.out
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[97]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[96]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[95]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[94]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[93]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[92]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[91]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[90]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[89]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[88]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[87]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[86]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[85]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[84]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[83]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : Reached max count for message, next warning of this id won't be displayed.
#   step writeConstants : Starting
#   step writeConstants : Done in     elapsed:0.2 s      user:0 s      system:0 s       %cpu:0.00       load:2.35       fm:889176 m     vm:3099 m       vm:+0 m     um:2282 m       um:+0 m
#   step FpgaCoords::run : Done in       elapsed:6 s      user:6 s   system:0.24 s     %cpu:102.19       load:2.35       fm:889176 m     vm:3099 m     vm:+791 m     um:2282 m     um:+403 m
#   step writeCoords : Starting
#   step writeCoords : Done in     elapsed:0.3 s    user:0.7 s      system:0 s     %cpu:235.96       load:2.35       fm:889175 m     vm:3099 m       vm:+0 m     um:2282 m       um:+0 m
#   step DATABASE : checking and preparing netlist.
#   step DATABASE : uniquified algo will be used.
#   step FETCH : We are now in fetch mode. This will disable socket visibility on clock domain registers

#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 239 modules created
#   step DATABASE : Referencing nodes (top instances)
#   step DATABASE : 1 nodes referenced in 0 seconds. Total of 0 referenced nodes.
#   step DATABASE : reading data base 'zxl_base.zdb'
#   step ZVP : Reading vivado placement log file 'design.loc'
#   step ZVP : 'design.loc':1 - reading a FD/LD section
#   step ZVP : 'design.loc':236138 - reading a FD/LD section
#   step ZVP : 'design.loc':237356 - reading a BRAM section
#   step ZVP : 'design.loc':237504 - reading a URAM section
#   step ZVP : 'design.loc':237604 - reading a RAMLUT section
#   step ZVP : 1550 ramluts found, 12882 unsupported or unknown ramluts
#   step ZVP : 'design.loc':251263 - reading an SRL section
#   step ZVP : 'design.loc':254646 - reading a DSP48 section
#   step ZVP : File 'design.loc' : read complete in 1 seconds
#   step ZVP : Reading vivado simplifications log file 'vivado_opt.log'
#   step ZVP : Fetching constants
#   step ZVP : Fetching removed
#   step ZVP : File 'vivado_opt.log' : read complete in 0 seconds
#   step VVD : Collected 237351 register locations, 93396 constant or removed registers, 3381 SRL locations, 146 BRAM locations, 98 URAM locations, and 775 RAMLUT locations.
#   step DATABASE : adding signals to data base 'zxl_base.zdb'
#   step KRB : Building top list
#   step KRB : added top 'U0_M0_F1/U0_M0_F1_core'
#   step DB : Top name set to 'zebu_top'
### warning in CompositeBuilder [RDB0344E] : Coord dynprb:(U0/M0/F01:X273Y385:4)r-w- has no access permission at all
### warning in CompositeBuilder [RDB0344E] : Coord dynprb:(U0/M0/F01:X273Y385:4)r-w- has no access permission at all
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/riu_rd_val_r1_reg_srl3'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[1]_srl30'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][10]_srl4'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][11]_srl4'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][16]_srl4'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4'
### warning in RDB0308W [Netlist] : Reached max count for message, next warning of this id won't be displayed.
#   step FWC : Starting FWC coordinate retrieval
#   step FWC : Exploring netlist step 1/3 : fetch all FWC coordinates
### warning in WAP Instrumentation [EDI0355W] : No WAP IP found - no MuDB coordinates generated.
#   step Information : IP Rewiring: Reading and updating the rewired information from rewire_grp.out
#   step FWC : Exploring netlist step 1/3 : done in 0 seconds
#   step FWC : Exploring netlist step 2/3 : associating FWC coordinates to paths
#   step FWC : Exploring netlist step 2/3 : done in 7 seconds
#   step FWC : Exploring netlist step 3/3 : clean backend datastructures
#   step FWC : Exploring netlist step 3/3 : done in 0 seconds
#   step FWC : Saving to file './zrdb/fwc_local_table.zrdb'
#   step FILE : Opening file './zrdb/fwc_local_table.zrdb' in write mode
#   step DICTIONARY : Serializing dictionary
#   step DICTIONARY : Serialized dictionary in 0 seconds, 126225 different names
#   step FWC : Serializing 2 ValueSets
#   step FWC : Serializing value set 'FULL_DUT_DUMP'
#   step FWC : Serializing valueset
#   step FWC : Serialized 3568 hierarchical references, 506818 signals, 506818 coordinates in 0 seconds
#   step FWC : Serializing value set 'FULL_DUT_DUMP_PORTS'
#   step FWC : Serializing valueset
#   step FWC : Serialized 178 hierarchical references, 8897 signals, 8897 coordinates in 0 seconds
#   step FWC : All ValueSets serialized in 0 seconds
#   step FWC : Saved in 0 seconds'
#   step FWC : All done in '7 seconds'
### warning in DATABASE [RDB0289W] : Found 70872 mismatches between Xilinx file and Edif netlist
#   step KRB : Writing SAC to './zrdb/tree.zrdb'.
#   step KRB : Wrote SAC in 0 seconds.
#   step CompositeBuilder : Saving composite DB to './zrdb/composites.zrdb'
#   step FILE : Opening file './zrdb/composites.zrdb' in write mode

#   step zlog : Ran into 1597 messages with id 'Netlist', yet only 16 were displayed in the log as per user request.
#   step zlog : Ran into 7833 messages with id 'RDB0424W', yet only 16 were displayed in the log as per user request.
#   exec summary : 9435 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : wall clock 0m32s, user 0m30.660s, sys 0m0.940s
#   exec summary : Total memory: 3806720 kB - RSS memory: 3005356 kB - Data memory: 3405756 kB
#   exec summary : Successful execution

# end time is Tue May 13 19:22:53 2025

real	0m31.746s
user	0m30.726s
sys	0m1.060s
################################################################################
##                                   STEP ZDB                                 ##
################################################################################
zdb start time: 1747153375
zdb start date: Tue May 13 19:22:55 EEST 2025

                                    ZeBu (R)
                                      zDB

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zDB -edf ./fpga_reports/zNetgen/design_db.znf -virtex xcvu19p -forceTopName zebu_top -o zrdb/ZebuDB.zdb -db zxl_base.zdb -xdl design.loc -fpga_index 7 -device_index 30 

# start time is Tue May 13 19:22:55 2025




# Build Date : May  7 2024 - 21:33:51
# ---------------------------System Context--------------------------- 
# Cpu        30 x bogomips - 5000.00 INTEL(R) XEON(R) GOLD 6548Y+
#            Load: 1.97 2.87 2.88 2/621 2991375
#            Hostname: us01zebu-4587-002   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 987467 MB Free: 891361 MB
#            Swap space: 104447 MB Free Swap space: 102414 MB
#            VmSize: 129 MB VmPeak: 129 MB
# Disk Space Total: 5000 GB Available: 554 GB Used: 4446 GB
#            Free inodes: 11762576
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step ZRDB : libZebuRDB version 2021.3.0 RW
OptionsDB Info : DB ./options.db not available, loading the default values ..
OptionsDB Warning : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
OptionsDB Info : Default value(false) overwritten with true for ztdb_rb_api
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step DATABASE : checking and preparing netlist.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 3499 modules created
#   step DATABASE : reading data base 'zxl_base.zdb'
#   step ZVP : Reading vivado placement log file 'design.loc'
#   step ZVP : 'design.loc':1 - reading a FD/LD section
#   step ZVP : 'design.loc':236138 - reading a FD/LD section
#   step ZVP : 'design.loc':237356 - reading a BRAM section
#   step ZVP : 'design.loc':237504 - reading a URAM section
#   step ZVP : 'design.loc':237604 - reading a RAMLUT section
#   step ZVP : 1550 ramluts found, 12882 unsupported or unknown ramluts
#   step ZVP : 'design.loc':251263 - reading an SRL section
#   step ZVP : 'design.loc':254646 - reading a DSP48 section
#   step ZVP : File 'design.loc' : read complete in 0 seconds
#   step ZVP : Reading vivado simplifications log file 'vivado_opt.log'
#   step ZVP : Fetching constants
#   step ZVP : Fetching removed
#   step ZVP : File 'vivado_opt.log' : read complete in 1 seconds
#   step VVD : Collected 237351 register locations, 93396 constant or removed registers, 3381 SRL locations, 146 BRAM locations, 98 URAM locations, and 775 RAMLUT locations.
#   step DATABASE : adding signals to data base 'zxl_base.zdb'
#   step MEMORY : Adding ZMEMs into MuDB.
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[4].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[5].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[6].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[7].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[8].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferA' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferB' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_last_and_word_number' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_word_mask' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferA' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferB' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_last_and_word_number' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_word_mask' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferA' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferB' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_last_and_word_number' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_word_mask' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[1]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[2]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[3]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[4]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[5]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[6]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[7]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[1]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[2]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[3]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[4]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[5]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[6]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[7]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x72_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[9]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[9]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[9]'
#   step MEMORY : Adding ZMEMs into zRDB.
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/i_ZRM/ctrl/wrapper/ddr4_ctrl_memif/u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[4].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[5].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[6].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[7].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[8].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferA' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferB' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_last_and_word_number' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_word_mask' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferA' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferB' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_last_and_word_number' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[1]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_word_mask' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferA' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferB' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_last_and_word_number' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[2]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_word_mask' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[1]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[2]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[3]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[4]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[5]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[6]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[7]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[1]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[2]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[3]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[4]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[5]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[6]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[7]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x72_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[9]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[1]/fwc_ip_hs_memory_0/memory_0[9]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[2]/fwc_ip_hs_memory_0/memory_0[9]'
#   step TOP : forcing top name : 'zebu_top'
#   step DATABASE : writing data base 'zrdb/ZebuDB.zdb'

#   exec summary :  342 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 0m5.408s, sys 0m0.574s
#   exec summary : Total memory: 2556932 kB - RSS memory: 2134820 kB - Data memory: 2206016 kB
#   exec summary : Successful execution

# end time is Tue May 13 19:23:01 2025

real	0m6.308s
user	0m5.418s
sys	0m0.644s






echo ""

make[2]: Leaving directory `/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01.Original'

FPGA compilation finished with status 0
