-- VHDL Entity ece411.bubbleUnit.interface
--
-- Created:
--          by - goldste6.ews (linux6.ews.illinois.edu)
--          at - 17:37:36 04/26/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY bubbleUnit IS
   PORT( 
      CLK                   : IN     std_logic;
      decode_flush          : IN     std_logic;
      decode_flush_l        : IN     std_logic;
      exec_flush            : IN     std_logic;
      exec_flush_l          : IN     std_logic;
      fetch2_flush          : IN     std_logic;
      fetch2_flush_l        : IN     std_logic;
      mem1_flush            : IN     std_logic;
      mem1_flush_l          : IN     std_logic;
      mem2_flush            : IN     STD_LOGIC;
      mem2_flush_l          : IN     STD_LOGIC;
      stall_load_use_buffer : IN     STD_LOGIC;
      uarch_flush           : IN     std_logic;
      uarch_flush_l         : IN     std_logic;
      decode_insert_bubble  : OUT    std_logic;
      exec_insert_bubble    : OUT    LC3B_TRISTATE_2MUX_SEL;
      fetch2_insert_bubble  : OUT    std_logic;
      mem1_insert_bubble    : OUT    LC3B_TRISTATE_2MUX_SEL;
      mem2_insert_bubble    : OUT    LC3B_TRISTATE_2MUX_SEL;
      uarch_insert_bubble   : OUT    std_logic
   );

-- Declarations

END bubbleUnit ;

--
-- VHDL Architecture ece411.bubbleUnit.struct
--
-- Created:
--          by - goldste6.ews (linux6.ews.illinois.edu)
--          at - 17:37:36 04/26/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY mp3lib;

ARCHITECTURE struct OF bubbleUnit IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL exec_do_bubble   : STD_LOGIC;
   SIGNAL exec_do_bubble_l : STD_LOGIC;


   -- Component Declarations
   COMPONENT NOR2
   PORT (
      A : IN     STD_LOGIC ;
      B : IN     STD_LOGIC ;
      F : OUT    STD_LOGIC 
   );
   END COMPONENT;
   COMPONENT OR2
   PORT (
      A : IN     STD_LOGIC ;
      B : IN     STD_LOGIC ;
      F : OUT    STD_LOGIC 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : NOR2 USE ENTITY mp3lib.NOR2;
   FOR ALL : OR2 USE ENTITY mp3lib.OR2;
   -- pragma synthesis_on


BEGIN
   -- Architecture concurrent statements
   -- HDL Embedded Text Block 4 eb4
   fetch2_insert_bubble <= fetch2_flush;
   decode_insert_bubble <= decode_flush;
   exec_insert_bubble   <= exec_do_bubble & exec_do_bubble_l;
   mem1_insert_bubble   <= mem1_flush & mem1_flush_l;
   mem2_insert_bubble   <= mem2_flush & mem2_flush_l;
   uarch_insert_bubble  <= uarch_flush;


   -- Instance port mappings.
   U_1 : NOR2
      PORT MAP (
         A => stall_load_use_buffer,
         B => exec_flush,
         F => exec_do_bubble_l
      );
   U_0 : OR2
      PORT MAP (
         A => exec_flush,
         B => stall_load_use_buffer,
         F => exec_do_bubble
      );

END struct;
