Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue May 17 21:51:41 2022
| Host         : DESKTOP-QCTR6OS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RS232_top_timing_summary_routed.rpt -pb RS232_top_timing_summary_routed.pb -rpx RS232_top_timing_summary_routed.rpx -warn_on_violation
| Design       : RS232_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.562        0.000                      0                   77        0.178        0.000                      0                   77        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.562        0.000                      0                   77        0.178        0.000                      0                   77        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 u_RS232_send/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.078ns (33.787%)  route 2.113ns (66.213%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    u_RS232_send/CLK
    SLICE_X86Y134        FDCE                                         r  u_RS232_send/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_RS232_send/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.838     6.568    u_RS232_send/clk_cnt[1]
    SLICE_X88Y133        LUT4 (Prop_lut4_I2_O)        0.328     6.896 f  u_RS232_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.646     7.542    u_RS232_send/tx_data[7]_i_3_n_0
    SLICE_X87Y133        LUT5 (Prop_lut5_I2_O)        0.331     7.873 r  u_RS232_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.629     8.502    u_RS232_send/tx_data[7]_i_1_n_0
    SLICE_X84Y133        FDCE                                         r  u_RS232_send/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    u_RS232_send/CLK
    SLICE_X84Y133        FDCE                                         r  u_RS232_send/tx_data_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X84Y133        FDCE (Setup_fdce_C_CE)      -0.169    15.064    u_RS232_send/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 u_RS232_send/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.078ns (33.787%)  route 2.113ns (66.213%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    u_RS232_send/CLK
    SLICE_X86Y134        FDCE                                         r  u_RS232_send/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_RS232_send/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.838     6.568    u_RS232_send/clk_cnt[1]
    SLICE_X88Y133        LUT4 (Prop_lut4_I2_O)        0.328     6.896 f  u_RS232_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.646     7.542    u_RS232_send/tx_data[7]_i_3_n_0
    SLICE_X87Y133        LUT5 (Prop_lut5_I2_O)        0.331     7.873 r  u_RS232_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.629     8.502    u_RS232_send/tx_data[7]_i_1_n_0
    SLICE_X84Y133        FDCE                                         r  u_RS232_send/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    u_RS232_send/CLK
    SLICE_X84Y133        FDCE                                         r  u_RS232_send/tx_data_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X84Y133        FDCE (Setup_fdce_C_CE)      -0.169    15.064    u_RS232_send/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 u_RS232_send/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.078ns (33.787%)  route 2.113ns (66.213%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    u_RS232_send/CLK
    SLICE_X86Y134        FDCE                                         r  u_RS232_send/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_RS232_send/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.838     6.568    u_RS232_send/clk_cnt[1]
    SLICE_X88Y133        LUT4 (Prop_lut4_I2_O)        0.328     6.896 f  u_RS232_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.646     7.542    u_RS232_send/tx_data[7]_i_3_n_0
    SLICE_X87Y133        LUT5 (Prop_lut5_I2_O)        0.331     7.873 r  u_RS232_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.629     8.502    u_RS232_send/tx_data[7]_i_1_n_0
    SLICE_X84Y133        FDCE                                         r  u_RS232_send/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    u_RS232_send/CLK
    SLICE_X84Y133        FDCE                                         r  u_RS232_send/tx_data_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X84Y133        FDCE (Setup_fdce_C_CE)      -0.169    15.064    u_RS232_send/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 u_RS232_send/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.078ns (33.787%)  route 2.113ns (66.213%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    u_RS232_send/CLK
    SLICE_X86Y134        FDCE                                         r  u_RS232_send/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_RS232_send/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.838     6.568    u_RS232_send/clk_cnt[1]
    SLICE_X88Y133        LUT4 (Prop_lut4_I2_O)        0.328     6.896 f  u_RS232_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.646     7.542    u_RS232_send/tx_data[7]_i_3_n_0
    SLICE_X87Y133        LUT5 (Prop_lut5_I2_O)        0.331     7.873 r  u_RS232_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.629     8.502    u_RS232_send/tx_data[7]_i_1_n_0
    SLICE_X84Y133        FDCE                                         r  u_RS232_send/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    u_RS232_send/CLK
    SLICE_X84Y133        FDCE                                         r  u_RS232_send/tx_data_reg[5]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X84Y133        FDCE (Setup_fdce_C_CE)      -0.169    15.064    u_RS232_send/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 u_RS232_send/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/tx_flag_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.078ns (33.787%)  route 2.113ns (66.213%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    u_RS232_send/CLK
    SLICE_X86Y134        FDCE                                         r  u_RS232_send/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_RS232_send/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.838     6.568    u_RS232_send/clk_cnt[1]
    SLICE_X88Y133        LUT4 (Prop_lut4_I2_O)        0.328     6.896 f  u_RS232_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.646     7.542    u_RS232_send/tx_data[7]_i_3_n_0
    SLICE_X87Y133        LUT5 (Prop_lut5_I2_O)        0.331     7.873 r  u_RS232_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.629     8.502    u_RS232_send/tx_data[7]_i_1_n_0
    SLICE_X84Y133        FDCE                                         r  u_RS232_send/tx_flag_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    u_RS232_send/CLK
    SLICE_X84Y133        FDCE                                         r  u_RS232_send/tx_flag_reg/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X84Y133        FDCE (Setup_fdce_C_CE)      -0.169    15.064    u_RS232_send/tx_flag_reg
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 u_RS232_send/tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/txd_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.828ns (24.703%)  route 2.524ns (75.297%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.708     5.310    u_RS232_send/CLK
    SLICE_X87Y133        FDCE                                         r  u_RS232_send/tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDCE (Prop_fdce_C_Q)         0.456     5.766 r  u_RS232_send/tx_cnt_reg[0]/Q
                         net (fo=8, routed)           1.305     7.072    u_RS232_send/tx_cnt_reg[0]
    SLICE_X85Y133        LUT6 (Prop_lut6_I4_O)        0.124     7.196 r  u_RS232_send/txd_i_4/O
                         net (fo=1, routed)           0.805     8.001    u_RS232_send/txd_i_4_n_0
    SLICE_X86Y133        LUT6 (Prop_lut6_I2_O)        0.124     8.125 r  u_RS232_send/txd_i_3/O
                         net (fo=1, routed)           0.413     8.538    u_RS232_send/txd_i_3_n_0
    SLICE_X85Y133        LUT2 (Prop_lut2_I0_O)        0.124     8.662 r  u_RS232_send/txd_i_2/O
                         net (fo=1, routed)           0.000     8.662    u_RS232_send/txd_i_2_n_0
    SLICE_X85Y133        FDPE                                         r  u_RS232_send/txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.587    15.009    u_RS232_send/CLK
    SLICE_X85Y133        FDPE                                         r  u_RS232_send/txd_reg/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X85Y133        FDPE (Setup_fdpe_C_D)        0.031    15.264    u_RS232_send/txd_reg
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 u_RS232_recv/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_recv/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 1.027ns (29.987%)  route 2.398ns (70.013%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.703     5.305    u_RS232_recv/CLK
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDCE (Prop_fdce_C_Q)         0.478     5.783 f  u_RS232_recv/clk_cnt_reg[8]/Q
                         net (fo=5, routed)           0.717     6.500    u_RS232_recv/clk_cnt[8]
    SLICE_X84Y130        LUT2 (Prop_lut2_I1_O)        0.301     6.801 r  u_RS232_recv/clk_cnt[9]_i_4/O
                         net (fo=1, routed)           0.666     7.468    u_RS232_recv/clk_cnt[9]_i_4_n_0
    SLICE_X84Y130        LUT6 (Prop_lut6_I1_O)        0.124     7.592 f  u_RS232_recv/clk_cnt[9]_i_2/O
                         net (fo=14, routed)          1.014     8.606    u_RS232_recv/rx_cnt[3]_i_1_n_0
    SLICE_X84Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.730 r  u_RS232_recv/clk_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.730    u_RS232_recv/clk_cnt[2]_i_1__0_n_0
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.584    15.006    u_RS232_recv/CLK
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/clk_cnt_reg[2]/C
                         clock pessimism              0.299    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y131        FDCE (Setup_fdce_C_D)        0.077    15.347    u_RS232_recv/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 u_RS232_recv/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_recv/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 1.053ns (30.515%)  route 2.398ns (69.485%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.703     5.305    u_RS232_recv/CLK
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDCE (Prop_fdce_C_Q)         0.478     5.783 f  u_RS232_recv/clk_cnt_reg[8]/Q
                         net (fo=5, routed)           0.717     6.500    u_RS232_recv/clk_cnt[8]
    SLICE_X84Y130        LUT2 (Prop_lut2_I1_O)        0.301     6.801 r  u_RS232_recv/clk_cnt[9]_i_4/O
                         net (fo=1, routed)           0.666     7.468    u_RS232_recv/clk_cnt[9]_i_4_n_0
    SLICE_X84Y130        LUT6 (Prop_lut6_I1_O)        0.124     7.592 f  u_RS232_recv/clk_cnt[9]_i_2/O
                         net (fo=14, routed)          1.014     8.606    u_RS232_recv/rx_cnt[3]_i_1_n_0
    SLICE_X84Y131        LUT5 (Prop_lut5_I0_O)        0.150     8.756 r  u_RS232_recv/clk_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.756    u_RS232_recv/clk_cnt[3]_i_1__0_n_0
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.584    15.006    u_RS232_recv/CLK
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/clk_cnt_reg[3]/C
                         clock pessimism              0.299    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y131        FDCE (Setup_fdce_C_D)        0.118    15.388    u_RS232_recv/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 u_RS232_send/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.078ns (35.397%)  route 1.967ns (64.603%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    u_RS232_send/CLK
    SLICE_X86Y134        FDCE                                         r  u_RS232_send/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_RS232_send/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.838     6.568    u_RS232_send/clk_cnt[1]
    SLICE_X88Y133        LUT4 (Prop_lut4_I2_O)        0.328     6.896 f  u_RS232_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.646     7.542    u_RS232_send/tx_data[7]_i_3_n_0
    SLICE_X87Y133        LUT5 (Prop_lut5_I2_O)        0.331     7.873 r  u_RS232_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.484     8.357    u_RS232_send/tx_data[7]_i_1_n_0
    SLICE_X86Y132        FDCE                                         r  u_RS232_send/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.588    15.010    u_RS232_send/CLK
    SLICE_X86Y132        FDCE                                         r  u_RS232_send/tx_data_reg[0]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X86Y132        FDCE (Setup_fdce_C_CE)      -0.205    15.045    u_RS232_send/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 u_RS232_send/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.078ns (35.397%)  route 1.967ns (64.603%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.709     5.311    u_RS232_send/CLK
    SLICE_X86Y134        FDCE                                         r  u_RS232_send/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y134        FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_RS232_send/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.838     6.568    u_RS232_send/clk_cnt[1]
    SLICE_X88Y133        LUT4 (Prop_lut4_I2_O)        0.328     6.896 f  u_RS232_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.646     7.542    u_RS232_send/tx_data[7]_i_3_n_0
    SLICE_X87Y133        LUT5 (Prop_lut5_I2_O)        0.331     7.873 r  u_RS232_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.484     8.357    u_RS232_send/tx_data[7]_i_1_n_0
    SLICE_X86Y132        FDCE                                         r  u_RS232_send/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.588    15.010    u_RS232_send/CLK
    SLICE_X86Y132        FDCE                                         r  u_RS232_send/tx_data_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X86Y132        FDCE (Setup_fdce_C_CE)      -0.205    15.045    u_RS232_send/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  6.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_RS232_send/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    u_RS232_send/CLK
    SLICE_X89Y133        FDCE                                         r  u_RS232_send/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_RS232_send/clk_cnt_reg[6]/Q
                         net (fo=6, routed)           0.133     1.789    u_RS232_send/clk_cnt[6]
    SLICE_X88Y133        LUT5 (Prop_lut5_I2_O)        0.048     1.837 r  u_RS232_send/clk_cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.837    u_RS232_send/clk_cnt[8]_i_1__0_n_0
    SLICE_X88Y133        FDCE                                         r  u_RS232_send/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    u_RS232_send/CLK
    SLICE_X88Y133        FDCE                                         r  u_RS232_send/clk_cnt_reg[8]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X88Y133        FDCE (Hold_fdce_C_D)         0.131     1.659    u_RS232_send/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_RS232_recv/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.514    u_RS232_recv/CLK
    SLICE_X87Y132        FDCE                                         r  u_RS232_recv/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y132        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_RS232_recv/data_reg[0]/Q
                         net (fo=1, routed)           0.098     1.753    u_RS232_send/Q[0]
    SLICE_X86Y132        LUT3 (Prop_lut3_I0_O)        0.045     1.798 r  u_RS232_send/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    u_RS232_send/tx_data[0]_i_1_n_0
    SLICE_X86Y132        FDCE                                         r  u_RS232_send/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.864     2.030    u_RS232_send/CLK
    SLICE_X86Y132        FDCE                                         r  u_RS232_send/tx_data_reg[0]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X86Y132        FDCE (Hold_fdce_C_D)         0.092     1.619    u_RS232_send/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_RS232_send/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    u_RS232_send/CLK
    SLICE_X89Y133        FDCE                                         r  u_RS232_send/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_RS232_send/clk_cnt_reg[6]/Q
                         net (fo=6, routed)           0.133     1.789    u_RS232_send/clk_cnt[6]
    SLICE_X88Y133        LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  u_RS232_send/clk_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    u_RS232_send/clk_cnt[7]_i_1__0_n_0
    SLICE_X88Y133        FDCE                                         r  u_RS232_send/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    u_RS232_send/CLK
    SLICE_X88Y133        FDCE                                         r  u_RS232_send/clk_cnt_reg[7]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X88Y133        FDCE (Hold_fdce_C_D)         0.120     1.648    u_RS232_send/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_RS232_send/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_send/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    u_RS232_send/CLK
    SLICE_X89Y133        FDCE                                         r  u_RS232_send/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_RS232_send/clk_cnt_reg[6]/Q
                         net (fo=6, routed)           0.137     1.793    u_RS232_send/clk_cnt[6]
    SLICE_X88Y133        LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  u_RS232_send/clk_cnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    u_RS232_send/clk_cnt[9]_i_1__0_n_0
    SLICE_X88Y133        FDCE                                         r  u_RS232_send/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    u_RS232_send/CLK
    SLICE_X88Y133        FDCE                                         r  u_RS232_send/clk_cnt_reg[9]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X88Y133        FDCE (Hold_fdce_C_D)         0.121     1.649    u_RS232_send/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_RS232_recv/rxd_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_recv/rxd_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.592%)  route 0.116ns (41.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.594     1.513    u_RS232_recv/CLK
    SLICE_X88Y131        FDCE                                         r  u_RS232_recv/rxd_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y131        FDCE (Prop_fdce_C_Q)         0.164     1.677 r  u_RS232_recv/rxd_d0_reg/Q
                         net (fo=2, routed)           0.116     1.793    u_RS232_recv/rxd_d0
    SLICE_X86Y131        FDCE                                         r  u_RS232_recv/rxd_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.029    u_RS232_recv/CLK
    SLICE_X86Y131        FDCE                                         r  u_RS232_recv/rxd_d1_reg/C
                         clock pessimism             -0.501     1.527    
    SLICE_X86Y131        FDCE (Hold_fdce_C_D)         0.075     1.602    u_RS232_recv/rxd_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_RS232_recv/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_recv/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.516%)  route 0.185ns (49.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.593     1.512    u_RS232_recv/CLK
    SLICE_X86Y130        FDCE                                         r  u_RS232_recv/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_RS232_recv/clk_cnt_reg[0]/Q
                         net (fo=11, routed)          0.185     1.839    u_RS232_recv/clk_cnt[0]
    SLICE_X84Y131        LUT5 (Prop_lut5_I2_O)        0.048     1.887 r  u_RS232_recv/clk_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.887    u_RS232_recv/clk_cnt[3]_i_1__0_n_0
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.028    u_RS232_recv/CLK
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/clk_cnt_reg[3]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X84Y131        FDCE (Hold_fdce_C_D)         0.131     1.679    u_RS232_recv/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_RS232_recv/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_recv/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.116%)  route 0.185ns (49.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.593     1.512    u_RS232_recv/CLK
    SLICE_X86Y130        FDCE                                         r  u_RS232_recv/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_RS232_recv/clk_cnt_reg[0]/Q
                         net (fo=11, routed)          0.185     1.839    u_RS232_recv/clk_cnt[0]
    SLICE_X84Y131        LUT4 (Prop_lut4_I1_O)        0.045     1.884 r  u_RS232_recv/clk_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.884    u_RS232_recv/clk_cnt[2]_i_1__0_n_0
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.028    u_RS232_recv/CLK
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/clk_cnt_reg[2]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X84Y131        FDCE (Hold_fdce_C_D)         0.120     1.668    u_RS232_recv/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_RS232_recv/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_recv/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.188%)  route 0.157ns (45.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.593     1.512    u_RS232_recv/CLK
    SLICE_X86Y130        FDCE                                         r  u_RS232_recv/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u_RS232_recv/clk_cnt_reg[0]/Q
                         net (fo=11, routed)          0.157     1.811    u_RS232_recv/clk_cnt[0]
    SLICE_X85Y130        LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  u_RS232_recv/clk_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.856    u_RS232_recv/clk_cnt[4]_i_1__0_n_0
    SLICE_X85Y130        FDCE                                         r  u_RS232_recv/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.027    u_RS232_recv/CLK
    SLICE_X85Y130        FDCE                                         r  u_RS232_recv/clk_cnt_reg[4]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X85Y130        FDCE (Hold_fdce_C_D)         0.092     1.639    u_RS232_recv/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_RS232_recv/rxd_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_recv/rxdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.227ns (60.958%)  route 0.145ns (39.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.594     1.513    u_RS232_recv/CLK
    SLICE_X86Y131        FDCE                                         r  u_RS232_recv/rxd_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDCE (Prop_fdce_C_Q)         0.128     1.641 r  u_RS232_recv/rxd_d1_reg/Q
                         net (fo=9, routed)           0.145     1.787    u_RS232_recv/p_7_in[0]
    SLICE_X84Y131        LUT6 (Prop_lut6_I0_O)        0.099     1.886 r  u_RS232_recv/rxdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    u_RS232_recv/rxdata[4]_i_1_n_0
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/rxdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.028    u_RS232_recv/CLK
    SLICE_X84Y131        FDCE                                         r  u_RS232_recv/rxdata_reg[4]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X84Y131        FDCE (Hold_fdce_C_D)         0.121     1.669    u_RS232_recv/rxdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_RS232_recv/rxd_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RS232_recv/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.875%)  route 0.093ns (29.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.594     1.513    u_RS232_recv/CLK
    SLICE_X86Y131        FDCE                                         r  u_RS232_recv/rxd_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDCE (Prop_fdce_C_Q)         0.128     1.641 r  u_RS232_recv/rxd_d1_reg/Q
                         net (fo=9, routed)           0.093     1.735    u_RS232_recv/p_7_in[0]
    SLICE_X86Y131        LUT6 (Prop_lut6_I1_O)        0.099     1.834 r  u_RS232_recv/rx_flag_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_RS232_recv/rx_flag_i_1_n_0
    SLICE_X86Y131        FDCE                                         r  u_RS232_recv/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.863     2.029    u_RS232_recv/CLK
    SLICE_X86Y131        FDCE                                         r  u_RS232_recv/rx_flag_reg/C
                         clock pessimism             -0.515     1.513    
    SLICE_X86Y131        FDCE (Hold_fdce_C_D)         0.091     1.604    u_RS232_recv/rx_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y130   u_RS232_recv/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y130   u_RS232_recv/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y130   u_RS232_recv/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y130   u_RS232_recv/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y130   u_RS232_recv/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   u_RS232_recv/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   u_RS232_recv/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   u_RS232_recv/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   u_RS232_recv/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y130   u_RS232_recv/clk_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y130   u_RS232_recv/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   u_RS232_recv/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   u_RS232_recv/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   u_RS232_recv/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y130   u_RS232_recv/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   u_RS232_recv/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y130   u_RS232_recv/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y130   u_RS232_recv/clk_cnt_reg[4]/C



