#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019779d4dd70 .scope module, "countermod6_test" "countermod6_test" 2 1;
 .timescale 0 0;
v0000019779c18120_0 .var "clk", 0 0;
v0000019779c181c0_0 .var "clrn", 0 0;
v0000019779c18260_0 .var "data", 3 0;
v0000019779c18300_0 .var "en", 0 0;
v0000019779c18bb0_0 .var "loadn", 0 0;
v0000019779c18c50_0 .net "tc", 0 0, v0000019779d4e130_0;  1 drivers
v0000019779bc2f10_0 .net "tens", 3 0, v0000019779c17fe0_0;  1 drivers
v0000019779bc28d0_0 .net "zero", 0 0, v0000019779c18080_0;  1 drivers
S_0000019779d4df00 .scope module, "dut" "countermod6" 2 8, 3 1 0, S_0000019779d4dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "loadn";
    .port_info 2 /INPUT 1 "clrn";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 4 "tens";
    .port_info 6 /OUTPUT 1 "tc";
    .port_info 7 /OUTPUT 1 "zero";
v0000019779bc4540_0 .net "clk", 0 0, v0000019779c18120_0;  1 drivers
v0000019779bc43c0_0 .net "clrn", 0 0, v0000019779c181c0_0;  1 drivers
v0000019779d4bcb0_0 .net "data", 3 0, v0000019779c18260_0;  1 drivers
v0000019779d46c70_0 .net "en", 0 0, v0000019779c18300_0;  1 drivers
v0000019779d4e090_0 .net "loadn", 0 0, v0000019779c18bb0_0;  1 drivers
v0000019779d4e130_0 .var "tc", 0 0;
v0000019779c17fe0_0 .var "tens", 3 0;
v0000019779c18080_0 .var "zero", 0 0;
E_0000019779d4afc0 .event posedge, v0000019779bc4540_0;
E_0000019779d4b040 .event negedge, v0000019779d4e090_0;
E_0000019779d4adc0 .event negedge, v0000019779bc43c0_0;
    .scope S_0000019779d4df00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019779d4e130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019779c18080_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000019779d4df00;
T_1 ;
    %wait E_0000019779d4adc0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019779c17fe0_0, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019779d4df00;
T_2 ;
    %wait E_0000019779d4b040;
    %load/vec4 v0000019779d4bcb0_0;
    %assign/vec4 v0000019779c17fe0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019779d4df00;
T_3 ;
    %wait E_0000019779d4afc0;
    %load/vec4 v0000019779d46c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000019779c17fe0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019779c17fe0_0, 0;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000019779c17fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019779d4e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019779c18080_0, 0;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000019779c17fe0_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000019779c17fe0_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000019779c17fe0_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000019779c17fe0_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019779c17fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019779c18080_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000019779c17fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019779d4e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019779c18080_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019779d4dd70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019779c18120_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000019779d4dd70;
T_5 ;
    %delay 10, 0;
    %load/vec4 v0000019779c18120_0;
    %nor/r;
    %store/vec4 v0000019779c18120_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000019779d4dd70;
T_6 ;
    %vpi_call 2 14 "$dumpfile", "countermod6.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019779d4dd70 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000019779d4dd70;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000019779c18bb0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000019779c18300_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000019779c181c0_0;
    %pushi/vec4 6, 0, 4;
    %cassign/vec4 v0000019779c18260_0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000019779c18bb0_0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000019779c18bb0_0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000019779c18300_0;
    %delay 5, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "countermod6_test.v";
    "countermod6.v";
