
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _20_ (rising edge-triggered flip-flop clocked by core_clk)
Endpoint: gpio_out[0] (output port clocked by core_clk)
Path Group: core_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _20_/CLK (sky130_fd_sc_hd__dfrtp_2)
     5    0.02    0.08    0.43    0.65 v _20_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net5 (net)
                  0.08    0.00    0.65 v _25_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.11    0.75 v _25_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.03    0.00    0.75 v output2/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.18    0.93 v output2/X (sky130_fd_sc_hd__clkbuf_4)
                                         gpio_out[0] (net)
                  0.08    0.00    0.93 v gpio_out[0] (out)
                                  0.93   data arrival time

                         10.00   10.00   clock core_clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.10    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -4.00    5.90   output external delay
                                  5.90   data required time
-----------------------------------------------------------------------------
                                  5.90   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  4.97   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 soc_top_6/HI
 soc_top_7/HI
 soc_top_8/HI
 soc_top_9/HI
Found 5 partially unannotated drivers.
 clk
 _08_/Y
 _19_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst_n
Warning: There are 4 unconstrained endpoints.
  gpio_out[1]
  gpio_out[3]
  gpio_out[4]
  gpio_out[6]
