{
   "ActiveEmotionalView":"Color Coded",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 6140 -y 370 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 6140 -y 340 -defaultsOSRD
preplace port mdio_phy -pg 1 -lvl 10 -x 6140 -y 1100 -defaultsOSRD
preplace port rgmii -pg 1 -lvl 10 -x 6140 -y 1160 -defaultsOSRD
preplace port scf_i2c_0 -pg 1 -lvl 10 -x 6140 -y 890 -defaultsOSRD
preplace port scf_i2c_1 -pg 1 -lvl 10 -x 6140 -y 830 -defaultsOSRD
preplace port scf_i2c_2 -pg 1 -lvl 10 -x 6140 -y 860 -defaultsOSRD
preplace port i2c_10g -pg 1 -lvl 10 -x 6140 -y 920 -defaultsOSRD
preplace port local_i2c -pg 1 -lvl 10 -x 6140 -y 950 -defaultsOSRD
preplace port port-id_scf_tdo_0 -pg 1 -lvl 0 -x -520 -y 3060 -defaultsOSRD
preplace port port-id_scf_tdo_1 -pg 1 -lvl 0 -x -520 -y 2900 -defaultsOSRD
preplace port port-id_ipmc_sda_0 -pg 1 -lvl 10 -x 6140 -y 1700 -defaultsOSRD
preplace port port-id_ipmc_scl_0 -pg 1 -lvl 10 -x 6140 -y 1670 -defaultsOSRD
preplace port port-id_ipmc_scl_1 -pg 1 -lvl 10 -x 6140 -y 1730 -defaultsOSRD
preplace port port-id_ipmc_sda_1 -pg 1 -lvl 10 -x 6140 -y 1760 -defaultsOSRD
preplace port port-id_axi_c2c_phy_clk -pg 1 -lvl 0 -x -520 -y 1770 -defaultsOSRD
preplace port port-id_mgt_unlocked_top -pg 1 -lvl 0 -x -520 -y 2640 -defaultsOSRD
preplace port port-id_mgt_unlocked_bot -pg 1 -lvl 0 -x -520 -y 2420 -defaultsOSRD
preplace port port-id_mgt_chup_top -pg 1 -lvl 0 -x -520 -y 110 -defaultsOSRD
preplace port port-id_mgt_chup_bot -pg 1 -lvl 0 -x -520 -y 80 -defaultsOSRD
preplace port port-id_rxvalid_top -pg 1 -lvl 0 -x -520 -y 2480 -defaultsOSRD
preplace port port-id_rxvalid_bot -pg 1 -lvl 0 -x -520 -y 2160 -defaultsOSRD
preplace port port-id_axi_clk -pg 1 -lvl 10 -x 6140 -y 1640 -defaultsOSRD
preplace port port-id_txready_top -pg 1 -lvl 0 -x -520 -y 170 -defaultsOSRD
preplace port port-id_txvalid_top -pg 1 -lvl 10 -x 6140 -y 2480 -defaultsOSRD
preplace port port-id_txready_bot -pg 1 -lvl 0 -x -520 -y 140 -defaultsOSRD
preplace port port-id_txvalid_bot -pg 1 -lvl 10 -x 6140 -y 2160 -defaultsOSRD
preplace port port-id_gtp_reset -pg 1 -lvl 10 -x 6140 -y 1360 -defaultsOSRD
preplace port port-id_do_cc_bot -pg 1 -lvl 10 -x 6140 -y 2200 -defaultsOSRD
preplace port port-id_do_cc_top -pg 1 -lvl 10 -x 6140 -y 2510 -defaultsOSRD
preplace port port-id_link_up_top -pg 1 -lvl 10 -x 6140 -y 2830 -defaultsOSRD
preplace port port-id_link_up_bot -pg 1 -lvl 10 -x 6140 -y 2540 -defaultsOSRD
preplace port port-id_c2c_slave_reset_top -pg 1 -lvl 10 -x 6140 -y 1400 -defaultsOSRD
preplace port port-id_c2c_slave_reset_bot -pg 1 -lvl 10 -x 6140 -y 1440 -defaultsOSRD
preplace port port-id_pok_payload -pg 1 -lvl 0 -x -520 -y 1830 -defaultsOSRD
preplace portBus phy_rst -pg 1 -lvl 10 -x 6140 -y 1130 -defaultsOSRD
preplace portBus scf_tdi_1 -pg 1 -lvl 10 -x 6140 -y 3300 -defaultsOSRD
preplace portBus scf_tms_1 -pg 1 -lvl 10 -x 6140 -y 3180 -defaultsOSRD
preplace portBus scf_tck_1 -pg 1 -lvl 10 -x 6140 -y 3060 -defaultsOSRD
preplace portBus scf_tdi_0 -pg 1 -lvl 10 -x 6140 -y 2940 -defaultsOSRD
preplace portBus scf_tms_0 -pg 1 -lvl 10 -x 6140 -y 2440 -defaultsOSRD
preplace portBus scf_tck_0 -pg 1 -lvl 10 -x 6140 -y 2460 -defaultsOSRD
preplace portBus en_ipmb_zynq -pg 1 -lvl 10 -x 6140 -y 1240 -defaultsOSRD
preplace portBus id -pg 1 -lvl 10 -x 6140 -y 1270 -defaultsOSRD
preplace portBus ready_ipmb_zynq -pg 1 -lvl 0 -x -520 -y 1740 -defaultsOSRD
preplace portBus los_10g -pg 1 -lvl 0 -x -520 -y 1540 -defaultsOSRD
preplace portBus ha -pg 1 -lvl 0 -x -520 -y 1650 -defaultsOSRD
preplace portBus pim_alarm -pg 1 -lvl 0 -x -520 -y 1680 -defaultsOSRD
preplace portBus qbv_on_off -pg 1 -lvl 10 -x 6140 -y 1560 -defaultsOSRD
preplace portBus hot_swap_sw -pg 1 -lvl 0 -x -520 -y 1570 -defaultsOSRD
preplace portBus prbs_sel -pg 1 -lvl 10 -x 6140 -y 1300 -defaultsOSRD
preplace portBus prbs_err -pg 1 -lvl 0 -x -520 -y 1800 -defaultsOSRD
preplace portBus tx_polarity -pg 1 -lvl 10 -x 6140 -y 1330 -defaultsOSRD
preplace portBus rxd_raw2 -pg 1 -lvl 0 -x -520 -y 320 -defaultsOSRD
preplace portBus rxd_raw3 -pg 1 -lvl 0 -x -520 -y 350 -defaultsOSRD
preplace portBus rxk_raw0 -pg 1 -lvl 0 -x -520 -y 380 -defaultsOSRD
preplace portBus rxk_raw1 -pg 1 -lvl 0 -x -520 -y 410 -defaultsOSRD
preplace portBus rxk_raw2 -pg 1 -lvl 0 -x -520 -y 440 -defaultsOSRD
preplace portBus rxk_raw3 -pg 1 -lvl 0 -x -520 -y 470 -defaultsOSRD
preplace portBus align_b0 -pg 1 -lvl 0 -x -520 -y 20 -defaultsOSRD
preplace portBus rxd_raw0 -pg 1 -lvl 0 -x -520 -y 260 -defaultsOSRD
preplace portBus rxd_raw1 -pg 1 -lvl 0 -x -520 -y 290 -defaultsOSRD
preplace portBus align_lock -pg 1 -lvl 0 -x -520 -y 50 -defaultsOSRD
preplace portBus rxdata_top -pg 1 -lvl 0 -x -520 -y 2450 -defaultsOSRD
preplace portBus rxdata_bot -pg 1 -lvl 0 -x -520 -y 2390 -defaultsOSRD
preplace portBus txdata_top -pg 1 -lvl 10 -x 6140 -y 2860 -defaultsOSRD
preplace portBus txdata_bot -pg 1 -lvl 10 -x 6140 -y 2890 -defaultsOSRD
preplace portBus rxclkcorcnt_top -pg 1 -lvl 0 -x -520 -y 230 -defaultsOSRD
preplace portBus rxclkcorcnt_bot -pg 1 -lvl 0 -x -520 -y 200 -defaultsOSRD
preplace portBus txk_raw1 -pg 1 -lvl 0 -x -520 -y 650 -defaultsOSRD
preplace portBus txk_raw2 -pg 1 -lvl 0 -x -520 -y 680 -defaultsOSRD
preplace portBus txd_raw0 -pg 1 -lvl 0 -x -520 -y 500 -defaultsOSRD
preplace portBus txd_raw1 -pg 1 -lvl 0 -x -520 -y 530 -defaultsOSRD
preplace portBus txd_raw2 -pg 1 -lvl 0 -x -520 -y 560 -defaultsOSRD
preplace portBus txd_raw3 -pg 1 -lvl 0 -x -520 -y 590 -defaultsOSRD
preplace portBus txk_raw0 -pg 1 -lvl 0 -x -520 -y 620 -defaultsOSRD
preplace portBus txk_raw3 -pg 1 -lvl 0 -x -520 -y 710 -defaultsOSRD
preplace portBus pok_change -pg 1 -lvl 0 -x -520 -y 1710 -defaultsOSRD
preplace inst eth1 -pg 1 -lvl 3 -x 880 -y 920 -defaultsOSRD
preplace inst cpu -pg 1 -lvl 4 -x 1590 -y 700 -defaultsOSRD
preplace inst dbg -pg 1 -lvl 5 -x 2379 -y 450 -defaultsOSRD
preplace inst i2c -pg 1 -lvl 7 -x 3886 -y 940 -defaultsOSRD
preplace inst bram_loopback -pg 1 -lvl 5 -x 2379 -y 610 -defaultsOSRD
preplace inst axisafety_2 -pg 1 -lvl 6 -x 2996 -y 2270 -defaultsOSRD
preplace inst axisafety_1 -pg 1 -lvl 6 -x 2996 -y 2040 -defaultsOSRD
preplace inst axi_jtag_1 -pg 1 -lvl 7 -x 3886 -y 2700 -defaultsOSRD
preplace inst axi_jtag_0 -pg 1 -lvl 7 -x 3886 -y 2866 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 9 -x 5826 -y 2710 -defaultsOSRD
preplace inst axi_chip2chip_1 -pg 1 -lvl 7 -x 3886 -y 2376 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 7 -x 3886 -y 2050 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 2379 -y 1560 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1590 -y 170 -defaultsOSRD
preplace inst pok_alarm_0 -pg 1 -lvl 9 -x 5826 -y 1550 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 2379 -y 1030 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 5 -x 2379 -y 1950 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 2379 -y 1250 -defaultsOSRD
preplace inst i2c_switch_dual_0 -pg 1 -lvl 7 -x 3886 -y 1710 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 5 -x 2379 -y 810 -defaultsOSRD
preplace inst i2cSlave_0 -pg 1 -lvl 6 -x 2996 -y 1620 -defaultsOSRD
preplace inst i2cSlave_1 -pg 1 -lvl 6 -x 2996 -y 1440 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 2 -x 200 -y 130 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 880 -y 180 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 1 -x -210 -y 180 -defaultsOSRD
preplace inst axis_jtag_0 -pg 1 -lvl 7 -x 3886 -y 3160 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 8 -x 4836 -y 2820 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 8 -x 4836 -y 2940 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -x 4836 -y 2700 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 8 -x 4836 -y 3300 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 8 -x 4836 -y 3180 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 8 -x 4836 -y 3060 -defaultsOSRD
preplace inst reg_bank_0 -pg 1 -lvl 7 -x 3886 -y 1370 -defaultsOSRD
preplace netloc ARESETN_1 1 2 3 430 1070 NJ 1070 1760
preplace netloc AXIS_RX_0_tvalid_0_1 1 0 7 -450J 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2380 NJ 2380 3450J
preplace netloc AXIS_RX_0_tvalid_1_1 1 0 7 -500J 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 3240J
preplace netloc In1_0_1 1 0 7 -480J 1150 NJ 1150 NJ 1150 NJ 1150 1850J 1120 NJ 1120 3290J
preplace netloc In2_0_1 1 0 7 NJ 1650 NJ 1650 NJ 1650 NJ 1650 1790J 1810 2620 1330 3270
preplace netloc In3_0_1 1 0 7 -500J -70 NJ -70 NJ -70 NJ -70 NJ -70 NJ -70 3490J
preplace netloc In8_0_1 1 0 7 -490J 1040 NJ 1040 NJ 1040 NJ 1040 1980J 920 NJ 920 3400J
preplace netloc Net 1 0 10 -440 290 -20 -20 400 360 1030J 340 1860 680 2560 980 3350 1120 N 1120 5120 1450 6090J
preplace netloc Net1 1 7 3 NJ 1680 5160 1670 NJ
preplace netloc Net2 1 7 3 NJ 1700 N 1700 NJ
preplace netloc Net3 1 7 3 NJ 1720 5160 1730 NJ
preplace netloc Net4 1 7 3 NJ 1740 5160 1760 NJ
preplace netloc TDO_0_0_1 1 0 7 -450J 2896 NJ 2896 NJ 2896 NJ 2896 NJ 2896 NJ 2896 NJ
preplace netloc TDO_1_0_1 1 0 7 -480J 2730 NJ 2730 NJ 2730 NJ 2730 NJ 2730 NJ 2730 NJ
preplace netloc aresetn_bot 1 6 3 3400 1880 NJ 1880 5010
preplace netloc aresetn_top 1 6 3 3470 1870 NJ 1870 5030
preplace netloc aurora_mmcm_not_locked_0_1 1 0 7 -440J 2486 NJ 2486 NJ 2486 NJ 2486 NJ 2486 NJ 2486 NJ
preplace netloc aurora_mmcm_not_locked_1_1 1 0 7 -470J 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ 2160 NJ
preplace netloc axi_c2c_phy_clk_0_1 1 0 9 NJ 1770 NJ 1770 NJ 1770 NJ 1770 1760J 1820 NJ 1820 3410 1810 NJ 1810 5130
preplace netloc axi_chip2chip_0_axi_c2c_aurora_tx_tvalid 1 7 3 NJ 2000 5100 2160 NJ
preplace netloc axi_chip2chip_1_axi_c2c_aurora_tx_tvalid 1 7 3 NJ 2326 5050 2460 6060J
preplace netloc axi_dma_0_mm2s_introut 1 2 2 410 790 1070J
preplace netloc axi_dma_0_s2mm_introut 1 2 2 380 -30 1080J
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 3 1 1090 600n
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 3 1 1110 620n
preplace netloc axi_ethernet_0_interrupt 1 3 1 1120 660n
preplace netloc axi_ethernet_0_mac_irq 1 3 1 1100 640n
preplace netloc axi_ethernet_0_phy_rst_n 1 3 7 1030J 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 N 1130 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 5 2 2550J 1320 3250
preplace netloc axisafety_1_channel_up 1 6 1 3240 2090n
preplace netloc axisafety_2_channel_up 1 6 1 3210 2320n
preplace netloc chip2chip_bot_ff_aurora_do_cc 1 7 3 NJ 2040 5090 2200 NJ
preplace netloc chip2chip_top_ff_aurora_do_cc 1 7 3 NJ 2366 5040 2470 6080J
preplace netloc cpu_peripheral_aresetn 1 4 3 1910J 1150 NJ 1150 3230
preplace netloc cpu_peripheral_reset 1 6 2 3530 1820 4200
preplace netloc i2c_iic2intc_irpt 1 3 5 1160 300 NJ 300 NJ 300 NJ 300 4160
preplace netloc i2c_iic2intc_irpt1 1 3 5 1170 310 NJ 310 NJ 310 NJ 310 4150
preplace netloc i2c_iic2intc_irpt2 1 3 5 1190 330 1790J 230 NJ 230 NJ 230 4200
preplace netloc i2c_iic2intc_irpt3 1 3 5 1150 320 NJ 320 NJ 320 NJ 320 4180
preplace netloc i2c_iic2intc_irpt4 1 3 5 1130 70 NJ 70 NJ 70 NJ 70 4210
preplace netloc ipmb_rdy 1 0 7 -460J 1120 NJ 1120 NJ 1120 NJ 1120 1810J 940 NJ 940 3420J
preplace netloc ipmc_gpio_io_o 1 5 2 2640 1750 NJ
preplace netloc ipmc_jtag_irq 1 3 4 1180 290 1800J 270 NJ 270 3220
preplace netloc ipmc_jtag_irq1 1 3 4 1140 280 NJ 280 NJ 280 3210
preplace netloc link_stat_bot 1 6 4 3530 1600 4230 2120 5020 2510 6070J
preplace netloc link_stat_top 1 6 4 3510 2546 4200 2530 5160 2530 6040J
preplace netloc pok_alarm_0_payload_off_alarm 1 6 4 3520 1150 NJ 1150 5130 1170 6040
preplace netloc pok_alarm_0_payload_on_out 1 9 1 NJ 1560
preplace netloc pok_change_0_1 1 0 9 -450J 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 3460 1160 NJ 1160 5100
preplace netloc pok_payload_28_0_1 1 0 7 -440J 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 3360J
preplace netloc prbs_sel 1 7 3 NJ 1290 5130 1300 NJ
preplace netloc probe0_0_1 1 0 7 -470J 1050 NJ 1050 NJ 1050 NJ 1050 1790J 950 NJ 950 3390J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 7 -490 300 -10 260 420 -20 1100J 60 1920 530 2630 1000 N
preplace netloc processing_system7_0_FCLK_CLK1 1 2 5 410 1090 NJ 1090 1960 330 NJ 330 3260
preplace netloc processing_system7_0_FCLK_CLK2 1 2 3 390 1080 NJ 1080 1830
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 3 440 1060 NJ 1060 1780
preplace netloc read_fault_bot 1 6 3 3370 1850 NJ 1850 5060
preplace netloc read_fault_top 1 6 3 3390 1860 NJ 1860 5080
preplace netloc reg_bank_0_c2c_slave_reset 1 7 3 NJ 1390 5030 1400 NJ
preplace netloc reg_bank_0_c2c_slave_reset_bot_18 1 7 3 NJ 1430 5010 1440 NJ
preplace netloc reg_bank_0_channel_up_bot_17 1 5 3 2660 1530 3490 1580 4160
preplace netloc reg_bank_0_channel_up_top_15 1 5 3 2650 1340 3290 1590 4210
preplace netloc reg_bank_0_payload_on_5 1 7 2 N 1270 5020
preplace netloc reg_bank_0_pok_change_enable_25_23 1 7 2 N 1470 5000
preplace netloc reg_bank_0_pok_change_polarity_22_20 1 7 2 N 1450 5010
preplace netloc reg_bank_0_reg_ro 1 5 3 2570 1350 3310J 1570 4150
preplace netloc reg_bank_Dout2 1 7 3 NJ 1330 N 1330 NJ
preplace netloc reg_bank_en_ipmb_zynq 1 7 3 NJ 1230 5130 1240 NJ
preplace netloc reg_bank_gtp_reset_14_0 1 7 3 NJ 1350 5110 1360 NJ
preplace netloc rxdata_bot 1 0 9 -490J 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 3450 1830 NJ 1830 5110
preplace netloc rxdata_top 1 0 9 NJ 2450 NJ 2450 NJ 2450 NJ 2450 NJ 2450 NJ 2450 3490 2610 NJ 2610 N
preplace netloc txdata_bot 1 7 3 N 1960 5000 2500 6060J
preplace netloc txdata_top 1 7 3 N 2286 4990 2520 6050J
preplace netloc write_fault_bot 1 6 3 3360 1840 NJ 1840 5070
preplace netloc write_fault_top 1 6 3 3210 1610 NJ 1610 5120
preplace netloc xlslice_0_Dout 1 7 3 NJ 1250 5160 1270 NJ
preplace netloc axi_jtag_0_TCK 1 7 1 4150 2690n
preplace netloc axi_jtag_0_TMS 1 7 1 4200 2810n
preplace netloc axi_jtag_0_TDI 1 7 1 4170 2886n
preplace netloc axis_jtag_0_TCK_0 1 7 1 4190 2710n
preplace netloc axis_jtag_0_TMS_0 1 7 1 4220 2830n
preplace netloc axis_jtag_0_TDI_0 1 7 1 4230 2950n
preplace netloc axi_jtag_1_TCK 1 7 1 4210 2680n
preplace netloc axi_jtag_1_TMS 1 7 1 4180 2700n
preplace netloc axi_jtag_1_TDI 1 7 1 4160 2720n
preplace netloc axis_jtag_0_TDI_1 1 7 1 4150 3210n
preplace netloc axis_jtag_0_TMS_1 1 7 1 N 3190
preplace netloc axis_jtag_0_TCK_1 1 7 1 4150 3070n
preplace netloc util_vector_logic_3_Res 1 8 2 NJ 3300 N
preplace netloc util_vector_logic_4_Res 1 8 2 NJ 3180 N
preplace netloc util_vector_logic_5_Res 1 8 2 NJ 3060 N
preplace netloc util_vector_logic_1_Res 1 8 2 NJ 2940 N
preplace netloc util_vector_logic_0_Res 1 8 2 5140J 2480 6040
preplace netloc util_vector_logic_2_Res 1 8 2 5150J 2490 6090
preplace netloc axis_data_fifo_0_m_axis_tdata 1 1 6 -50J -60 NJ -60 NJ -60 NJ -60 NJ -60 3340
preplace netloc axis_data_fifo_0_m_axis_tvalid 1 1 6 -40J -50 NJ -50 NJ -50 NJ -50 NJ -50 3300
preplace netloc axis_jtag_0_s_axis_tready 1 1 6 -30J -40 NJ -40 NJ -40 NJ -40 NJ -40 3280
preplace netloc reg_bank_0_channel_jtag_26 1 6 2 3500 1170 4180
preplace netloc S_AXI2_1 1 4 1 1970 560n
preplace netloc S_AXI3_1 1 4 1 1900 580n
preplace netloc S_AXI4_1 1 4 1 1940 600n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 2590 1030n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA_1 1 5 1 2580 1250n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 0 4 -440 -10 NJ -10 390 -10 1090
preplace netloc axi_dma_0_M_AXI_MM2S 1 2 1 N 80
preplace netloc axi_dma_0_M_AXI_S2MM 1 2 1 N 100
preplace netloc axi_dma_0_M_AXI_SG 1 2 1 N 60
preplace netloc axi_ethernet_0_mdio 1 3 7 1050J 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 5160 1100 NJ
preplace netloc axi_ethernet_0_rgmii 1 3 7 1040J 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 5160 1160 NJ
preplace netloc axi_iic_0_IIC 1 7 3 NJ 890 N 890 NJ
preplace netloc axi_iic_1_IIC 1 7 3 NJ 850 5160 830 NJ
preplace netloc axi_iic_2_IIC 1 7 3 NJ 870 5160 860 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 1060 560n
preplace netloc axi_mem_intercon_M00_AXI1 1 3 1 1120 130n
preplace netloc axisafety_1_M_AXI 1 6 1 3380 1940n
preplace netloc axisafety_1_M_AXI_1 1 6 1 3220 2220n
preplace netloc cpu_IIC_0 1 4 3 1850J 240 NJ 240 3430
preplace netloc cpu_M03_AXI 1 4 3 1810J 250 NJ 250 3330
preplace netloc cpu_M04_AXI 1 4 3 1820J 260 NJ 260 3320
preplace netloc cpu_M08_AXI 1 4 1 1810 780n
preplace netloc cpu_M09_AXI 1 1 4 -10 0 NJ 0 NJ 0 1780
preplace netloc cpu_M10_AXI 1 4 3 1830J 290 NJ 290 3480
preplace netloc cpu_M11_AXI 1 4 3 1890J 360 NJ 360 3460
preplace netloc cpu_M12_AXI 1 4 3 1880J 340 NJ 340 3470
preplace netloc cpu_M13_AXI 1 4 1 1770 680n
preplace netloc cpu_M14_AXI 1 4 2 1950J 690 2610
preplace netloc cpu_M16_AXI 1 4 3 1930J 350 NJ 350 3450
preplace netloc cpu_M17_AXI 1 4 3 1950J 930 NJ 930 3440
preplace netloc cpu_M18_AXI 1 4 1 1790 590n
preplace netloc i2c_iic_rtl_3 1 7 3 4220J 920 N 920 NJ
preplace netloc i2c_iic_rtl_4 1 7 3 4230J 910 N 910 6040J
preplace netloc ipmc_RX 1 6 1 3240 1600n
preplace netloc ipmc_RX1 1 6 1 3250 1420n
preplace netloc processing_system7_0_DDR 1 4 6 1840J 370 NJ 370 NJ 370 NJ 370 N 370 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 6 1970J 520 NJ 520 NJ 520 NJ 520 5160 380 6040J
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 440 380 1060J 360 1760
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1870 430n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 3 430 370 1040J 350 1770
preplace netloc s_axi_2 1 4 2 1980J 700 2600
levelinfo -pg 1 -520 -210 200 880 1590 2379 2996 3886 4836 5826 6140
pagesize -pg 1 -db -bbox -sgen -730 -80 6340 6620
",
   "Color Coded_ScaleFactor":"1.0",
   "Color Coded_TopLeft":"-398,-80",
   "Default View_ScaleFactor":"1.12622",
   "Default View_TopLeft":"606,330",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2010 -y -200 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2010 -y -170 -defaultsOSRD
preplace port mdio_phy -pg 1 -lvl 6 -x 2010 -y 870 -defaultsOSRD
preplace port rgmii -pg 1 -lvl 6 -x 2010 -y 900 -defaultsOSRD
preplace portBus phy_rst -pg 1 -lvl 6 -x 2010 -y 960 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 420 -y 270 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 420 -y -130 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 2 -x 420 -y 890 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 3 -x 790 -y 810 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 420 -y 650 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 420 -y 30 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 4 -x 1180 -y 800 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 70 -y 330 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 4 -x 1180 -y 320 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1180 -y -90 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -x 1760 -y 810 -defaultsOSRD
preplace netloc xlconstant_0_dout 1 2 1 640 30n
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 200 -230 650
preplace netloc Net 1 1 4 190 480 670 350 910 580 1440
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 170 -240 680 160 930 630 1420
preplace netloc xlconcat_0_dout 1 1 1 160 310n
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 3 2 1000 600 1470J
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 3 2 950 590 1450J
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 3 2 980 610 1430J
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 3 2 990 620 1400J
preplace netloc processing_system7_0_FCLK_CLK2 1 2 2 NJ 390 880
preplace netloc processing_system7_0_FCLK_CLK1 1 2 2 NJ 370 890
preplace netloc axi_ethernet_0_phy_rst_n 1 4 2 1360 1490 1990
preplace netloc axi_ethernet_0_mac_irq 1 0 5 -60 980 NJ 980 NJ 980 NJ 980 1350
preplace netloc axi_ethernet_0_interrupt 1 0 5 -40 970 NJ 970 NJ 970 NJ 970 1340
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 0 5 -60 -30 NJ -30 670J 170 900J 150 1460
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 0 5 -50 470 NJ 470 NJ 470 900J 500 1390
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 2 200 810 640
preplace netloc processing_system7_0_DDR 1 2 4 NJ 150 890 -210 N -210 1970
preplace netloc debug_bridge_0_m0_bscan 1 2 1 680 800n
preplace netloc processing_system7_0_FIXED_IO 1 2 4 660J 140 880 -220 N -220 1990
preplace netloc processing_system7_0_M_AXI_GP0 1 1 4 200 490 660 490 N 490 1410
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 NJ 630 920 550 1440
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 3 2 960 510 1370J
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 3 2 970 530 1360J
preplace netloc axi_ethernet_0_m_axis_rxs 1 3 2 950 540 1340
preplace netloc axi_ethernet_0_m_axis_rxd 1 3 2 940 520 1350
preplace netloc axi_ethernet_0_rgmii 1 4 2 1370 1480 1980
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 3 680 480 920J 480 1420
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 3 2 950 160 1440
preplace netloc axi_mem_intercon_M00_AXI 1 1 4 180 -250 NJ -250 NJ -250 1470J
preplace netloc axi_ethernet_0_mdio 1 4 2 1380 1470 1970
levelinfo -pg 1 -80 70 420 790 1180 1760 2010
pagesize -pg 1 -db -bbox -sgen -80 -750 2140 1910
"
}
{
   "da_aeth_cnt":"7",
   "da_axi4_cnt":"48",
   "da_axi_chip2chip_cnt":"1",
   "da_board_cnt":"37",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"25"
}
