Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Tools/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84b9cc0042e74be1bc29b9e8bbffa7f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot calculator_top_module_behav xil_defaultlib.calculator_top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'buttondb' on this module [X:/Life/Collages/Year5-MAI/5C1/Lab4/Lab4.srcs/sources_1/new/calculator_top_module.sv:18]
ERROR: [VRFC 10-3180] cannot find port 'buttondb' on this module [X:/Life/Collages/Year5-MAI/5C1/Lab4/Lab4.srcs/sources_1/new/calculator_top_module.sv:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
