$date
	Mon Oct 15 15:44:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_DFF $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$scope module d $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
x"
x!
$end
#10
0!
1"
1$
#20
0$
0#
#30
1!
0"
1$
#40
0$
#50
0!
1"
1$
1#
#60
0$
#70
1$
#80
0$
#90
1$
#100
0$
0#
#110
1!
0"
1$
#120
0$
#130
1$
#140
0$
1#
#150
0!
1"
1$
#160
0$
0#
#170
1!
0"
1$
#180
0$
#190
0!
1"
1$
1#
#200
0$
0#
