package flare_cpu
import spinal.core._
//import spinal.lib.bus.tilelink
import spinal.lib._
import spinal.lib.misc.pipeline._
//import spinal.lib.bus.amba4.axi._
import spinal.lib.bus.bmb._
//import spinal.lib.bus.avalon._
//import spinal.lib.bus.tilelink
//import spinal.core.fiber.Fiber
import scala.collection.mutable.ArrayBuffer
import libcheesevoyage.general._
//import libcheesevoyage.general.PipeSkidBuf
//import libcheesevoyage.general.PipeSkidBufIo
////import libcheesevoyage.general.PipeSimpleDualPortMem
//import libcheesevoyage.general.FpgacpuRamSimpleDualPort
import libcheesevoyage.general.PipeMemRmw
import libcheesevoyage.general.PipeHelper
import libcheesevoyage.math.LongDivPipelined

//case class FlareCpuWrbackIo(
//  params: FlareCpuParams,
//) extends Area {
//  val currPayload = Payload(FlareCpuPipePayload(params=params))
//}

case class FlareCpuPsWrback(
  params: FlareCpuParams,
  prevPayload: Payload[FlareCpuPipePayload],
  cPrevCurr: CtrlLink,
  decodeIo: FlareCpuPsDecodeIo,
) extends Area {
  //--------
  //val io = FlareCpuWrbackIo(params=params)
  //--------
  //when (cExWb.down.isFiring)
  val cPrevCurrArea = new cPrevCurr.Area {
    when (up.isValid) {
      when (
        !up(prevPayload).dcache.valid
        || (
          up(prevPayload).dcache.valid
          && !up(prevPayload).dcache.isWr
        )
      ) {
        def wrGpr = (
          //cExWb.down(psExOutp).get(isGpr=true)
          up(prevPayload).exec.get(isGpr=true)
        )
        def wrSpr = (
          //cExWb.down(psExOutp).get(isGpr=false)
          up(prevPayload).exec.get(isGpr=false)
        )
        when (wrGpr.wrReg.fire) {
          decodeIo.rGprVec(wrGpr.regIdx) := wrGpr.wrReg.payload
        }
        when (wrSpr.wrReg.fire) {
          decodeIo.rSprVec(wrSpr.regIdx) := wrSpr.wrReg.payload
        }
      }
    }
  }
  //--------
}
