
---------- Begin Simulation Statistics ----------
final_tick                               110193220720001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 385821                       # Simulator instruction rate (inst/s)
host_mem_usage                                1887180                       # Number of bytes of host memory used
host_op_rate                                   675184                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 69637.54                       # Real time elapsed on the host
host_tick_rate                              176699264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 26867607758                       # Number of instructions simulated
sim_ops                                   47018152075                       # Number of ops (including micro ops) simulated
sim_seconds                                 12.304902                       # Number of seconds simulated
sim_ticks                                12304901555501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes      1794048                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages          438                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs          438                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes        16384                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            4                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            4                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |       28271    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total        28271                      
system.ruby.DMA_Controller.I.allocI_store |         256    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total          256                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |       27503    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total        27503                      
system.ruby.DMA_Controller.M.allocTBE    |         256    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total          256                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |         256    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total          256                      
system.ruby.DMA_Controller.S.SloadSEvent |          86    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           86                      
system.ruby.DMA_Controller.S.allocTBE    |       27504    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total        27504                      
system.ruby.DMA_Controller.S.deallocTBE  |         256    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          256                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |       28271    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total        28271                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       79497    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        79497                      
system.ruby.DMA_Controller.SloadSEvent   |          86    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           86                      
system.ruby.DMA_Controller.Stallmandatory_in |       79497    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        79497                      
system.ruby.DMA_Controller.allocI_load   |       28271    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total        28271                      
system.ruby.DMA_Controller.allocI_store  |         256    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total          256                      
system.ruby.DMA_Controller.allocTBE      |       27760    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total        27760                      
system.ruby.DMA_Controller.deallocTBE    |         256    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          256                      
system.ruby.DMA_Controller.deallocfwdfrom_in |       27503    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total        27503                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |       28271    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total        28271                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |         256    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total          256                      
system.ruby.Directory_Controller.I.allocTBE |    13979147     24.67%     24.67% |    13931622     24.59%     49.27% |    13630822     24.06%     73.33% |    15112145     26.67%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     56653736                      
system.ruby.Directory_Controller.I.deallocTBE |    13978351     24.67%     24.67% |    13930803     24.59%     49.27% |    13630019     24.06%     73.33% |    15111322     26.67%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     56650495                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |           1     20.00%     20.00% |           4     80.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total            5                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |         632     25.89%     25.89% |         543     22.24%     48.14% |         722     29.58%     77.71% |         544     22.29%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total         2441                      
system.ruby.Directory_Controller.M.allocTBE |     6956422     24.52%     24.52% |     6856808     24.17%     48.69% |     6911968     24.36%     73.06% |     7643669     26.94%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total     28368867                      
system.ruby.Directory_Controller.M.deallocTBE |     6956522     24.52%     24.52% |     6856900     24.17%     48.69% |     6912074     24.36%     73.06% |     7643773     26.94%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total     28369269                      
system.ruby.Directory_Controller.M_GetM.Progress |        3152     31.43%     31.43% |        3813     38.02%     69.44% |        1055     10.52%     79.96% |        2010     20.04%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        10030                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |          12     48.00%     48.00% |           6     24.00%     72.00% |           2      8.00%     80.00% |           5     20.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total           25                      
system.ruby.Directory_Controller.M_GetS.Progress |       24694     24.95%     24.95% |       25378     25.65%     50.60% |       24449     24.71%     75.31% |       24436     24.69%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        98957                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         194     20.49%     20.49% |         263     27.77%     48.26% |         264     27.88%     76.14% |         226     23.86%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total          947                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |         504     16.23%     16.23% |        1247     40.16%     56.39% |         712     22.93%     79.32% |         642     20.68%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total         3105                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     50.00%     50.00% |           3     50.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            6                      
system.ruby.Directory_Controller.Progress |       74668     34.45%     34.45% |       49793     22.97%     57.42% |       44908     20.72%     78.14% |       47373     21.86%    100.00%
system.ruby.Directory_Controller.Progress::total       216742                      
system.ruby.Directory_Controller.S.allocTBE |    20753722     24.98%     24.98% |    19991026     24.06%     49.03% |    19509348     23.48%     72.51% |    22840555     27.49%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     83094651                      
system.ruby.Directory_Controller.S.deallocTBE |    20754418     24.98%     24.98% |    19991752     24.06%     49.03% |    19510045     23.48%     72.51% |    22841274     27.49%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     83097489                      
system.ruby.Directory_Controller.S_GetM.Progress |       46822     43.45%     43.45% |       20602     19.12%     62.57% |       19404     18.01%     80.58% |       20927     19.42%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total       107755                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |          14      7.65%      7.65% |          83     45.36%     53.01% |          29     15.85%     68.85% |          57     31.15%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total          183                      
system.ruby.Directory_Controller.S_GetM.allocTBE |       39386     32.61%     32.61% |       27816     23.03%     55.64% |       26849     22.23%     77.87% |       26729     22.13%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total       120780                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |       39386     32.61%     32.61% |       27816     23.03%     55.64% |       26849     22.23%     77.87% |       26729     22.13%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total       120780                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |           7      5.74%      5.74% |          59     48.36%     54.10% |          22     18.03%     72.13% |          34     27.87%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total          122                      
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in::total            5                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |         790     24.26%     24.26% |         844     25.91%     50.17% |         863     26.50%     76.67% |         760     23.33%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total         3257                      
system.ruby.Directory_Controller.Stallreqto_in |        2154     21.34%     21.34% |        3049     30.20%     51.54% |        2622     25.97%     77.51% |        2271     22.49%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        10096                      
system.ruby.Directory_Controller.allocTBE |    41728677     24.80%     24.80% |    40807272     24.26%     49.06% |    40078987     23.82%     72.88% |    45623098     27.12%    100.00%
system.ruby.Directory_Controller.allocTBE::total    168238034                      
system.ruby.Directory_Controller.deallocTBE |    41728677     24.80%     24.80% |    40807271     24.26%     49.06% |    40078987     23.82%     72.88% |    45623098     27.12%    100.00%
system.ruby.Directory_Controller.deallocTBE::total    168238033                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples  30788739645                      
system.ruby.IFETCH.hit_latency_hist_seqr | 30788739645    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total  30788739645                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples  30796091036                      
system.ruby.IFETCH.latency_hist_seqr     | 30796091036    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total  30796091036                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      7351391                      
system.ruby.IFETCH.miss_latency_hist_seqr |     7351391    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      7351391                      
system.ruby.L1Cache_Controller.I.allocI_load |    15467384     22.21%     22.21% |    23737500     34.08%     56.29% |    15663187     22.49%     78.78% |    14779404     21.22%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     69647475                      
system.ruby.L1Cache_Controller.I.allocI_store |      218643     34.17%     34.17% |      194869     30.46%     64.63% |      172351     26.94%     91.57% |       53926      8.43%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       639789                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |    15685021     22.32%     22.32% |    23931369     34.05%     56.37% |    15834542     22.53%     78.90% |    14832322     21.10%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     70283254                      
system.ruby.L1Cache_Controller.I_store.Progress |       28467     95.79%     95.79% |         480      1.62%     97.41% |         397      1.34%     98.74% |         374      1.26%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total        29718                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          19     19.19%     19.19% |          53     53.54%     72.73% |           9      9.09%     81.82% |          18     18.18%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           99                      
system.ruby.L1Cache_Controller.M.MloadMEvent |  1244780718     25.89%     25.89% |  1127122526     23.44%     49.34% |  1223193295     25.44%     74.78% |  1212466290     25.22%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total   4807562829                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |   987812203     25.53%     25.53% |   947161922     24.48%     50.00% |   972810911     25.14%     75.14% |   961915476     24.86%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total   3869700512                      
system.ruby.L1Cache_Controller.M.allocTBE |     6479287     22.84%     22.84% |     9281963     32.72%     55.56% |     6563569     23.14%     78.70% |     6043772     21.30%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total     28368591                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     6479388     22.84%     22.84% |     9282054     32.72%     55.56% |     6563692     23.14%     78.70% |     6043859     21.30%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total     28368993                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        2433     24.15%     24.15% |        3122     30.99%     55.15% |        2322     23.05%     78.20% |        2196     21.80%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        10073                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            3                      
system.ruby.L1Cache_Controller.MloadMEvent |  1244780718     25.89%     25.89% |  1127122526     23.44%     49.34% |  1223193295     25.44%     74.78% |  1212466290     25.22%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total   4807562829                      
system.ruby.L1Cache_Controller.MstoreMEvent |   987812203     25.53%     25.53% |   947161922     24.48%     50.00% |   972810911     25.14%     75.14% |   961915476     24.86%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total   3869700512                      
system.ruby.L1Cache_Controller.Progress  |     6444917     23.05%     23.05% |     9104672     32.57%     55.62% |     6404364     22.91%     78.53% |     6003867     21.47%    100.00%
system.ruby.L1Cache_Controller.Progress::total     27957820                      
system.ruby.L1Cache_Controller.S.SloadSEvent |    39341642      0.00%      0.00% |18446744073492535296     33.33%     33.33% |18446744073634119680     33.33%     66.67% |18446744073531543552     33.33%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total 55340232220697542656                      
system.ruby.L1Cache_Controller.S.allocTBE |    15523982     22.26%     22.26% |    23754597     34.06%     56.32% |    15672580     22.47%     78.79% |    14791395     21.21%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     69742554                      
system.ruby.L1Cache_Controller.S.deallocTBE |       57503     58.27%     58.27% |       18006     18.25%     76.51% |       10266     10.40%     86.92% |       12912     13.08%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        98687                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |    15467384     22.21%     22.21% |    23737500     34.08%     56.29% |    15663187     22.49%     78.78% |    14779403     21.22%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     69647474                      
system.ruby.L1Cache_Controller.S_evict.Progress |           6     42.86%     42.86% |           7     50.00%     92.86% |           0      0.00%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total           14                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |        1510     24.41%     24.41% |        2172     35.11%     59.52% |        1218     19.69%     79.21% |        1286     20.79%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         6186                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           8     42.11%     42.11% |           6     31.58%     73.68% |           3     15.79%     89.47% |           2     10.53%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total           19                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |          29     43.28%     43.28% |          22     32.84%     76.12% |           9     13.43%     89.55% |           7     10.45%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total           67                      
system.ruby.L1Cache_Controller.S_store.Progress |     6416436     22.97%     22.97% |     9104178     32.60%     55.57% |     6403964     22.93%     78.50% |     6003490     21.50%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total     27928068                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           6     27.27%     27.27% |           5     22.73%     50.00% |           2      9.09%     59.09% |           9     40.91%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           22                      
system.ruby.L1Cache_Controller.SloadSEvent |    39341642      0.00%      0.00% |18446744073492535296     33.33%     33.33% |18446744073634119680     33.33%     66.67% |18446744073531543552     33.33%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total 55340232220697542656                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          25     20.66%     20.66% |          58     47.93%     68.60% |          11      9.09%     77.69% |          27     22.31%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total          121                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        3972     24.32%     24.32% |        5319     32.57%     56.90% |        3549     21.73%     78.63% |        3489     21.37%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        16329                      
system.ruby.L1Cache_Controller.allocI_load |    15467384     22.21%     22.21% |    23737500     34.08%     56.29% |    15663187     22.49%     78.78% |    14779404     21.22%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     69647475                      
system.ruby.L1Cache_Controller.allocI_store |      218643     34.17%     34.17% |      194869     30.46%     64.63% |      172351     26.94%     91.57% |       53926      8.43%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       639789                      
system.ruby.L1Cache_Controller.allocTBE  |    22003269     22.43%     22.43% |    33036560     33.67%     56.10% |    22236149     22.66%     78.76% |    20835167     21.24%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     98111145                      
system.ruby.L1Cache_Controller.deallocTBE |       57503     58.27%     58.27% |       18006     18.25%     76.51% |       10266     10.40%     86.92% |       12912     13.08%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        98687                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |    15685021     22.32%     22.32% |    23931369     34.05%     56.37% |    15834542     22.53%     78.90% |    14832322     21.10%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     70283254                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |    15467384     22.21%     22.21% |    23737500     34.08%     56.29% |    15663187     22.49%     78.78% |    14779403     21.22%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     69647474                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     6479388     22.84%     22.84% |     9282054     32.72%     55.56% |     6563692     23.14%     78.70% |     6043859     21.30%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total     28368993                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples   7947445625                      
system.ruby.LD.hit_latency_hist_seqr     |  7947445625    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total   7947445625                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples   8009741708                      
system.ruby.LD.latency_hist_seqr         |  8009741708    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total    8009741708                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     62296083                      
system.ruby.LD.miss_latency_hist_seqr    |    62296083    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     62296083                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       291321                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      291321    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       291321                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       367872                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      367872    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       367872                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        76551                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       76551    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        76551                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       367872                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      367872    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       367872                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       367872                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      367872    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       367872                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples    399478068                      
system.ruby.RMW_Read.hit_latency_hist_seqr |   399478068    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total    399478068                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples    400646461                      
system.ruby.RMW_Read.latency_hist_seqr   |   400646461    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total    400646461                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples      1168393                      
system.ruby.RMW_Read.miss_latency_hist_seqr |     1168393    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total      1168393                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples   3469563251                      
system.ruby.ST.hit_latency_hist_seqr     |  3469563251    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total   3469563251                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples   3496687300                      
system.ruby.ST.latency_hist_seqr         |  3496687300    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total    3496687300                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples     27124049                      
system.ruby.ST.miss_latency_hist_seqr    |    27124049    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total     27124049                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.004263                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.999070                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.001695                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5152.056299                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.001268                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999987                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.005919                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.324613                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  9479.006685                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001269                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999984                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.004155                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.997347                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.001658                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5798.703550                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.001244                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.005803                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.521392                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  9931.387111                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001245                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999996                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.004064                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.996393                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.001629                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5336.694144                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.001232                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.005732                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.880371                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  9959.461523                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001233                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999996                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.004658                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.999323                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.001854                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5647.039947                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.001388                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999991                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.006491                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.821749                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 10071.650773                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001389                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999988                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        24573                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time 17272.779998                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 25063.830744                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   853.709528                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 205790.572678                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   895.546127                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples  42605885782                      
system.ruby.hit_latency_hist_seqr        | 42605885782    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total  42605885782                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            30                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     2.928172                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6498.334698                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.460903                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1324.840927                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001528                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999935                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000899                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16509.166454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.999089                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            43                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     6.718850                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6483.783108                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.453838                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1728.767264                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.002311                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.001342                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16495.951492                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.994977                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            31                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.084343                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6507.129433                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.455004                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1335.403035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.001544                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000904                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16482.402823                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time  1000.019487                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            21                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     2.558453                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6532.574270                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.448592                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  1277.481708                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.001446                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.977144                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000847                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16502.325619                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   999.951174                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples    42703902249                      
system.ruby.latency_hist_seqr            | 42703902249    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total      42703902249                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     98016467                      
system.ruby.miss_latency_hist_seqr       |    98016467    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     98016467                      
system.ruby.network.average_flit_latency    16.848519                      
system.ruby.network.average_flit_network_latency    12.514224                      
system.ruby.network.average_flit_queueing_latency     4.334294                      
system.ruby.network.average_flit_vnet_latency |   15.012727                       |    5.006834                       |   10.029354                      
system.ruby.network.average_flit_vqueue_latency |    6.003320                       |    6.000000                       |    1.001331                      
system.ruby.network.average_hops             1.000813                      
system.ruby.network.average_packet_latency    16.013699                      
system.ruby.network.average_packet_network_latency    12.509898                      
system.ruby.network.average_packet_queueing_latency     3.503801                      
system.ruby.network.average_packet_vnet_latency |   24.932989                       |    5.006834                       |    8.365379                      
system.ruby.network.average_packet_vqueue_latency |    5.986296                       |    6.000000                       |    1.002225                      
system.ruby.network.avg_link_utilization     0.102762                      
system.ruby.network.avg_vc_load          |    0.044832     43.63%     43.63% |    0.005073      4.94%     48.56% |    0.004996      4.86%     53.43% |    0.004993      4.86%     58.28% |    0.006437      6.26%     64.55% |    0.000718      0.70%     65.25% |    0.000716      0.70%     65.94% |    0.000715      0.70%     66.64% |    0.025594     24.91%     91.55% |    0.002974      2.89%     94.44% |    0.002857      2.78%     97.22% |    0.002856      2.78%    100.00%
system.ruby.network.avg_vc_load::total       0.102762                      
system.ruby.network.ext_in_link_utilization    842753390                      
system.ruby.network.ext_out_link_utilization    842753390                      
system.ruby.network.flit_network_latency |  7374054079                       |   352530100                       |  2819820674                      
system.ruby.network.flit_queueing_latency |  2948751765                       |   422458707                       |   281530882                      
system.ruby.network.flits_injected       |   491186855     58.28%     58.28% |    70409781      8.35%     66.64% |   281156754     33.36%    100.00%
system.ruby.network.flits_injected::total    842753390                      
system.ruby.network.flits_received       |   491186855     58.28%     58.28% |    70409781      8.35%     66.64% |   281156754     33.36%    100.00%
system.ruby.network.flits_received::total    842753390                      
system.ruby.network.int_link_utilization    843438956                      
system.ruby.network.packet_network_latency |  2458668277                       |   352530100                       |  1406364609                      
system.ruby.network.packet_queueing_latency |   590314893                       |   422458707                       |   168491310                      
system.ruby.network.packets_injected     |    98611051     29.25%     29.25% |    70409781     20.88%     50.13% |   168117254     49.87%    100.00%
system.ruby.network.packets_injected::total    337138086                      
system.ruby.network.packets_received     |    98611051     29.25%     29.25% |    70409781     20.88%     50.13% |   168117254     49.87%    100.00%
system.ruby.network.packets_received::total    337138086                      
system.ruby.network.routers0.buffer_reads    403475555                      
system.ruby.network.routers0.buffer_writes    403475555                      
system.ruby.network.routers0.crossbar_activity    403475555                      
system.ruby.network.routers0.sw_input_arbiter_activity    403770693                      
system.ruby.network.routers0.sw_output_arbiter_activity    403475555                      
system.ruby.network.routers1.buffer_reads    470402685                      
system.ruby.network.routers1.buffer_writes    470402685                      
system.ruby.network.routers1.crossbar_activity    470402685                      
system.ruby.network.routers1.sw_input_arbiter_activity    470652609                      
system.ruby.network.routers1.sw_output_arbiter_activity    470402685                      
system.ruby.network.routers2.buffer_reads    391526952                      
system.ruby.network.routers2.buffer_writes    391526952                      
system.ruby.network.routers2.crossbar_activity    391526952                      
system.ruby.network.routers2.sw_input_arbiter_activity    391737898                      
system.ruby.network.routers2.sw_output_arbiter_activity    391526952                      
system.ruby.network.routers3.buffer_reads    420787154                      
system.ruby.network.routers3.buffer_writes    420787154                      
system.ruby.network.routers3.crossbar_activity    420787154                      
system.ruby.network.routers3.sw_input_arbiter_activity    421011578                      
system.ruby.network.routers3.sw_output_arbiter_activity    420787154                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples  42703902250                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000089                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% | 42703901915    100.00%    100.00% |         335      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total  42703902250                      
system.switch_cpus0.Branches                660024724                       # Number of branches fetched
system.switch_cpus0.committedInsts         5479667340                       # Number of instructions committed
system.switch_cpus0.committedOps          10626709034                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses         2141056759                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               499188                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses          892188182                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                39756                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.020545                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses         7848974494                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                18622                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.979455                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles             24609803110                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      24104203964.020626                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads   4803613068                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes   4179872251                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts    655556615                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses    3962293403                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts           3962293403                       # number of float instructions
system.switch_cpus0.num_fp_register_reads   5553204674                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes   3233880251                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            3335336                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      505599145.979373                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   8888430081                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          8888430081                       # number of integer instructions
system.switch_cpus0.num_int_register_reads  18103662299                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   5852716981                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts         2140558473                       # Number of load instructions
system.switch_cpus0.num_mem_refs           3032710063                       # number of memory refs
system.switch_cpus0.num_store_insts         892151590                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      3548032      0.03%      0.03% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       5987583673     56.34%     56.38% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          272859      0.00%     56.38% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv          7701813      0.07%     56.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       47066780      0.44%     56.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     56.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           3472      0.00%     56.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     56.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     56.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     56.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     56.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     56.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             422      0.00%     56.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     56.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        91536451      0.86%     57.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     57.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             160      0.00%     57.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc            172      0.00%     57.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     57.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     57.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           210      0.00%     57.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     57.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     57.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     57.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd    727882496      6.85%     64.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       519936      0.00%     64.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult    727882496      6.85%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     71.46% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       637998008      6.00%     77.47% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      163741958      1.54%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead   1502560465     14.14%     93.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite    728409632      6.85%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       10626709035                       # Class of executed instruction
system.switch_cpus1.Branches                629650815                       # Number of branches fetched
system.switch_cpus1.committedInsts         5272976110                       # Number of instructions committed
system.switch_cpus1.committedOps          10214654185                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses         2062908397                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               468246                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses          858043524                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                43304                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.005940                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses         7557736030                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                22949                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.994060                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles             24609803110                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      24463626627.995964                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads   4593937273                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes   4019873486                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts    626214633                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses    3824827961                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts           3824827961                       # number of float instructions
system.switch_cpus1.num_fp_register_reads   5360432472                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes   3121695780                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            2482525                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      146176482.004036                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   8538522750                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          8538522750                       # number of integer instructions
system.switch_cpus1.num_int_register_reads  17401802683                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   5617359480                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts         2062441470                       # Number of load instructions
system.switch_cpus1.num_mem_refs           2920442476                       # number of memory refs
system.switch_cpus1.num_store_insts         858001006                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      1620246      0.02%      0.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       5745184933     56.24%     56.26% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          236921      0.00%     56.26% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv          7551692      0.07%     56.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       45511104      0.45%     56.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     56.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           3120      0.00%     56.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     56.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     56.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     56.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     56.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     56.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             490      0.00%     56.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     56.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        88385182      0.87%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             296      0.00%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc            753      0.00%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift           236      0.00%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd    702594304      6.88%     64.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     64.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     64.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt          513      0.00%     64.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       528128      0.01%     64.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     64.53% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult    702593792      6.88%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       612048691      5.99%     77.40% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      154872061      1.52%     78.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead   1450392779     14.20%     93.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite    703128945      6.88%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       10214654186                       # Class of executed instruction
system.switch_cpus2.Branches                644862839                       # Number of branches fetched
system.switch_cpus2.committedInsts         5400294915                       # Number of instructions committed
system.switch_cpus2.committedOps          10460941685                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses         2112473838                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               482720                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses          878648752                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                39701                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.031631                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses         7740058218                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                20346                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.968369                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles             24609802848                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      23831362073.317165                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads   4705060525                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes   4117530708                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts    641381887                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses    3916757299                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts           3916757299                       # number of float instructions
system.switch_cpus2.num_fp_register_reads   5489423256                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes   3196717095                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            2477926                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      778440774.682834                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   8744493871                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          8744493871                       # number of integer instructions
system.switch_cpus2.num_int_register_reads  17821235890                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   5752946943                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts         2111991088                       # Number of load instructions
system.switch_cpus2.num_mem_refs           2990600425                       # number of memory refs
system.switch_cpus2.num_store_insts         878609337                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      1735844      0.02%      0.02% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       5884118207     56.25%     56.27% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          233335      0.00%     56.27% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv          7661573      0.07%     56.34% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       46521456      0.44%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           4208      0.00%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             144      0.00%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     56.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        90501547      0.87%     57.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp            1278      0.00%     57.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt           15988      0.00%     57.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc          31766      0.00%     57.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     57.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     57.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            68      0.00%     57.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     57.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     57.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     57.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd    719502080      6.88%     64.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     64.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     64.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     64.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       511744      0.00%     64.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     64.53% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult    719502080      6.88%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       626721914      5.99%     77.40% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      158582763      1.52%     78.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead   1485269174     14.20%     93.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite    720026574      6.88%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       10460941743                       # Class of executed instruction
system.switch_cpus3.Branches                637217807                       # Number of branches fetched
system.switch_cpus3.committedInsts         5336872691                       # Number of instructions committed
system.switch_cpus3.committedOps          10338050469                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses         2087842119                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               457660                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses          868389320                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                39474                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.047973                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses         7649406068                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                21856                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.952027                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles             24609803026                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      23429193456.077908                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads   4649324120                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes   4068847503                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts    633848067                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses    3871905785                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts           3871905785                       # number of float instructions
system.switch_cpus3.num_fp_register_reads   5426399830                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes   3160117160                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            2418480                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      1180609569.922092                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   8641283415                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          8641283415                       # number of integer instructions
system.switch_cpus3.num_int_register_reads  17611015988                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   5684579824                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts         2087384204                       # Number of load instructions
system.switch_cpus3.num_mem_refs           2955734332                       # number of memory refs
system.switch_cpus3.num_store_insts         868350128                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      1658128      0.02%      0.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       5814204489     56.24%     56.26% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          231960      0.00%     56.26% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv          7647974      0.07%     56.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       46076697      0.45%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           4528      0.00%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             782      0.00%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     56.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        89476439      0.87%     57.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     57.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt            2392      0.00%     57.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc           3228      0.00%     57.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     57.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     57.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           498      0.00%     57.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     57.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     57.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     57.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd    711236352      6.88%     64.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     64.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       536320      0.01%     64.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     64.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult    711236352      6.88%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     71.41% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       619143359      5.99%     77.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      156567532      1.51%     78.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead   1468240845     14.20%     93.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite    711782596      6.89%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       10338050471                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions         1239                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          619                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 628789000.809370                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 416936380.488028                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          619    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       889000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    995995500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          619                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 11914859980000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 389220391501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 97889140348500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions         1646                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          822                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 717447324.817518                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 389380838.039604                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          822    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value        27000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    995987500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          822                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 11714596768501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 589741701000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 97888882250500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          822                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          410                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 616580397.560976                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 420333211.604010                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          410    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value       235000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    994001500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          410                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 12052101982501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 252797963000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 97888320774500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          489                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          244                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 299541971.331967                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 348883727.446363                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          244    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value       238000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    996050500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          244                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 12231477502496                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  73088241005                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 97888654976500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 12304901555501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 12304901555501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 12304901555501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 12304901555501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      9252096                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           9252096                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       144564                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             144564                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2       751903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total               751903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2       751903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total              751903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    144564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000630250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            3449646                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     144564                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   144564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9300                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             8987                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             8993                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9047                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9145                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9169                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9204                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8883                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8789                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             8876                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9160                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            8896                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            9009                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            9132                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9001                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            8973                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.11                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  2210942448                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 722820000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             4921517448                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    15293.87                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               34043.87                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   76709                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                53.06                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               144564                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 137719                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   1661                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    382                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    380                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    375                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1781                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                   1260                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    635                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    220                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     72                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    27                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                    10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        67851                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   136.355249                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   106.236250                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   119.717048                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        39126     57.66%     57.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16348     24.09%     81.76% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         8763     12.92%     94.67% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         3064      4.52%     99.19% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           69      0.10%     99.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           48      0.07%     99.36% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895           35      0.05%     99.41% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           14      0.02%     99.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          384      0.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        67851                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               9252096                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                9252096                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        0.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 12304901026000                       # Total gap between requests
system.mem_ctrls2.avgGap                  85117325.38                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      9252096                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 751903.293030717410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       144564                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   4921517448                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     34043.87                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   53.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2     30175043                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total     30175043                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2     30175043                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total     30175043                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       144564                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       144564                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       144564                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       144564                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  12353629936                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  12353629936                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  12353629936                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  12353629936                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2     30319607                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total     30319607                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2     30319607                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total     30319607                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.004768                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.004768                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.004768                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.004768                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 85454.400376                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 85454.400376                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 85454.400376                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 85454.400376                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       144564                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       144564                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       144564                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       144564                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   9399965438                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   9399965438                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   9399965438                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   9399965438                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.004768                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.004768                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.004768                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.004768                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 65022.864876                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 65022.864876                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 65022.864876                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 65022.864876                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2     23264137                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total     23264137                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       144564                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       144564                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  12353629936                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  12353629936                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2     23408701                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total     23408701                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.006176                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.006176                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 85454.400376                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 85454.400376                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       144564                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       144564                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   9399965438                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   9399965438                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.006176                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.006176                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 65022.864876                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 65022.864876                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      6910906                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      6910906                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      6910906                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      6910906                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     141199.549526                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  97888319232500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 141199.549526                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.538634                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.538634                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       144564                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       144447                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.551468                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses     485258276                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses     30319607                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           239182860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy           127117320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          512909040                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    971338333680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy    214060676220                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    4544820569760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      5731098788880                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       465.757386                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 11813341425500                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF 410887620000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  80672510001                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           245301840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy           130377225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          519277920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    971338333680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy    214363680810                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    4544565286560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      5731162258035                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       465.762544                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 11812659608751                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF 410887620000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  81354326750                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      9255040                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           9255040                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       144610                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             144610                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3       752143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               752143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3       752143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              752143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    144610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000667500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            3449739                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     144610                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   144610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9302                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9016                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8989                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9049                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9141                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9140                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9205                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8885                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8784                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             8893                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9175                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            8905                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            9008                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            9119                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            9017                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            8982                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.12                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  2252818452                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 723050000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             4964255952                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    15578.58                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               34328.58                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   75602                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                52.28                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               144610                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 137715                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   1706                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    388                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    379                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    370                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1768                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                   1254                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    631                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    256                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     73                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    24                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                    10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        69002                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   134.121562                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   104.640306                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   118.783621                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        40567     58.79%     58.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        16417     23.79%     82.58% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         8393     12.16%     94.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         3064      4.44%     99.19% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           75      0.11%     99.30% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           51      0.07%     99.37% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           32      0.05%     99.42% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           18      0.03%     99.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          385      0.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        69002                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               9255040                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                9255040                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        0.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 12304901227000                       # Total gap between requests
system.mem_ctrls3.avgGap                  85090251.21                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      9255040                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 752142.547281287494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       144610                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   4964255952                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     34328.58                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   52.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3     34014253                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total     34014253                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3     34014253                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total     34014253                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       144610                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       144610                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       144610                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       144610                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  12399388890                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  12399388890                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  12399388890                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  12399388890                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3     34158863                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total     34158863                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3     34158863                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total     34158863                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.004233                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.004233                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.004233                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.004233                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 85743.647673                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 85743.647673                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 85743.647673                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 85743.647673                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       144610                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       144610                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       144610                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       144610                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   9444247893                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   9444247893                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   9444247893                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   9444247893                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.004233                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.004233                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.004233                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.004233                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 65308.401169                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 65308.401169                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 65308.401169                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 65308.401169                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3     26372604                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total     26372604                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       144610                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       144610                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  12399388890                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  12399388890                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3     26517214                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total     26517214                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.005453                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.005453                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 85743.647673                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 85743.647673                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       144610                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       144610                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   9444247893                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   9444247893                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.005453                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.005453                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 65308.401169                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 65308.401169                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      7641649                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      7641649                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      7641649                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      7641649                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     141243.219480                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  97888319441500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 141243.219480                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.538800                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.538800                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       144610                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       144491                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.551643                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     546686418                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses     34158863                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           243631080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy           129481605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          513244620                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    971338333680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy    214178040360                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    4544721574080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      5731124305425                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       465.759460                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 11813078751500                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF 410887620000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  80935184001                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           249086040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy           132380985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          519270780                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    971338333680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy    214410656790                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    4544525768640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      5731175496915                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       465.763620                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 11812550079500                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF 410887620000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  81463856001                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      9256384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9256384                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       144631                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             144631                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0       752252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               752252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0       752252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              752252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    144631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000622250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3449761                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     144631                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   144631                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9320                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9013                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9002                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9052                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9146                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9158                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9216                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             8884                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8784                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8896                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9173                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8909                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8978                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9116                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9004                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            8980                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.12                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  2224683949                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 723155000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             4936515199                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15381.79                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34131.79                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   76439                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.85                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               144631                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 137752                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   1691                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    392                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    377                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    375                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1796                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1257                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    651                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    197                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     73                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    24                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        68189                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   135.743184                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   105.796557                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   119.392871                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        39546     57.99%     57.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        16289     23.89%     81.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         8721     12.79%     94.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         3083      4.52%     99.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           73      0.11%     99.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           51      0.07%     99.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           23      0.03%     99.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           22      0.03%     99.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          381      0.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        68189                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               9256384                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9256384                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 12304900060000                       # Total gap between requests
system.mem_ctrls0.avgGap                  85077888.28                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      9256384                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 752251.772047852166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       144631                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   4936515199                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     34131.79                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   52.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0     31053719                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total     31053719                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0     31053719                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total     31053719                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       144631                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       144631                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       144631                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       144631                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  12372304369                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  12372304369                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  12372304369                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  12372304369                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0     31198350                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total     31198350                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0     31198350                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total     31198350                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.004636                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.004636                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.004636                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.004636                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 85543.931585                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 85543.931585                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 85543.931585                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 85543.931585                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       144631                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       144631                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       144631                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       144631                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   9417082622                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   9417082622                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   9417082622                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   9417082622                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.004636                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.004636                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.004636                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.004636                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 65111.093901                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 65111.093901                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 65111.093901                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 65111.093901                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0     24100450                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total     24100450                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       144631                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       144631                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  12372304369                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  12372304369                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0     24245081                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total     24245081                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.005965                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.005965                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 85543.931585                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 85543.931585                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       144631                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       144631                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   9417082622                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   9417082622                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.005965                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.005965                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 65111.093901                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 65111.093901                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      6953269                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      6953269                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      6953269                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      6953269                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     141285.767053                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  97888319549500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 141285.767053                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.538962                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.538962                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       144631                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       144516                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.551723                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses     499318231                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses     31198350                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           239868300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           127481640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          512937600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    971338333680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    214147865700                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    4544746940160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      5731113427080                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.758576                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 11813149236251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 410887620000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  80864699250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           247022580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           131295615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          519727740                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    971338333680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    214419844050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    4544517990720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      5731174214385                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.763516                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 11812533943751                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 410887620000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  81479991750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      9251904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9251904                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       144561                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             144561                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1       751888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               751888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1       751888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              751888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    144561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000632250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3449617                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     144561                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   144561                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9322                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             8970                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8989                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9030                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9148                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9185                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9204                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8784                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8893                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9165                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8907                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8979                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            9137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            8993                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            8977                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.12                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  2235644713                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 722805000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             4946163463                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15465.06                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34215.06                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   75359                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                52.13                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               144561                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 137675                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1695                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    382                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    377                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    381                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1851                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   1194                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    653                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    206                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     77                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        69199                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   133.697192                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   104.317027                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   118.737847                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        40847     59.03%     59.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16419     23.73%     82.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         8295     11.99%     94.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         3083      4.46%     99.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           72      0.10%     99.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           45      0.07%     99.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           29      0.04%     99.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           18      0.03%     99.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          391      0.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        69199                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               9251904                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9251904                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 12304900744000                       # Total gap between requests
system.mem_ctrls1.avgGap                  85119089.82                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      9251904                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 751887.689492636826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       144561                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   4946163463                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     34215.06                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   52.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1     30473444                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total     30473444                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1     30473444                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total     30473444                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       144561                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       144561                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       144561                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       144561                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  12378857439                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  12378857439                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  12378857439                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  12378857439                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1     30618005                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total     30618005                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1     30618005                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total     30618005                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.004721                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.004721                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.004721                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.004721                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 85630.684894                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 85630.684894                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 85630.684894                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 85630.684894                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       144561                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       144561                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       144561                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       144561                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   9424547944                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   9424547944                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   9424547944                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   9424547944                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.004721                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.004721                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.004721                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.004721                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 65194.263626                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 65194.263626                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 65194.263626                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 65194.263626                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1     23620451                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total     23620451                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       144561                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       144561                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  12378857439                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  12378857439                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1     23765012                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total     23765012                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.006083                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.006083                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 85630.684894                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 85630.684894                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       144561                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       144561                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   9424547944                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   9424547944                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.006083                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.006083                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 65194.263626                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 65194.263626                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      6852993                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      6852993                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      6852993                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      6852993                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     141211.368274                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  97888319232500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 141211.368274                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.538679                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.538679                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       144561                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       144440                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.551456                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses     490032641                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses     30618005                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           243781020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           129561300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          512901900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    971338333680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    214065217410                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    4544816745600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      5731106540910                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.758016                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 11813323791751                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 410887620000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  80690143750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           250321260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           133048905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          519263640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    971338333680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    214372073490                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    4544558300160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      5731171341135                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.763283                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 11812632387002                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 410887620000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  81381548499                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 3067                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3067                       # Transaction distribution
system.iobus.trans_dist::WriteReq               56735                       # Transaction distribution
system.iobus.trans_dist::WriteResp              56735                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         7684                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        26862                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        35190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         2760                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        27170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        31586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        25730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           62                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        26074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           74                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           82                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        25784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        26018                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  119604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            9                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        53724                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        59505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         1380                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          537                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          420                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        54340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        57421                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          156                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        51460                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        51956                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          156                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          148                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          164                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        51568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        52036                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   222390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy              8871000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 110193220720001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy            32393297                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy            33222185                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              705000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            34625043                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy            19572500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy            24196000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy            19589500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              597270                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            25530000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy            32298507                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
