Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\604ba0cb415a.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\604ba0cb415a.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0 --family="Cyclone 10 GX" --part=10CX105YF672E5G
Info: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Warning: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0.splitter: splitter.nodes must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0.jtagpins: jtagpins.pins must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Processing generation queue"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_181_vq6guei"
Info: alt_sld_fab_0: "Generating: altera_signaltap_agent_wrapper"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_181_6frorta"
Info: alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_181_bez4b2q"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_181_o3crgfy"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi"
Info: alt_sld_fab_0: Done "alt_sld_fab_0" with 9 modules, 12 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
