
can_normalmode_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000958  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000ae0  08000ae8  00001ae8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000ae0  08000ae0  00001ae8  2**0
                  CONTENTS
  4 .ARM          00000000  08000ae0  08000ae0  00001ae8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000ae0  08000ae8  00001ae8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ae0  08000ae0  00001ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000ae4  08000ae4  00001ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001ae8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001ae8  2**0
                  CONTENTS
 10 .bss          00000070  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000070  20000070  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00001ae8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000018d4  00000000  00000000  00001b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000716  00000000  00000000  000033ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000130  00000000  00000000  00003b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000cc  00000000  00000000  00003c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000191b6  00000000  00000000  00003d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002074  00000000  00000000  0001ceba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c8e4  00000000  00000000  0001ef2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ab812  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000002dc  00000000  00000000  000ab858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  000abb34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000ac8 	.word	0x08000ac8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000ac8 	.word	0x08000ac8

080001c8 <pa1_adc_init>:
#define CR2_SWSTART (1U<<30)
#define SR_EOC (1U<<1)
#define CR2_CONT (1U<<1)


void pa1_adc_init(void) {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	/****configure the ADC PIN**/
	/*Enable clock access to GPIOA*/
	RCC-> AHB1ENR |= GPIOAEN;
 80001cc:	4b14      	ldr	r3, [pc, #80]	@ (8000220 <pa1_adc_init+0x58>)
 80001ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001d0:	4a13      	ldr	r2, [pc, #76]	@ (8000220 <pa1_adc_init+0x58>)
 80001d2:	f043 0301 	orr.w	r3, r3, #1
 80001d6:	6313      	str	r3, [r2, #48]	@ 0x30
	/* Set the mode of PA1 to analog mode*/
	GPIOA-> MODER |= (1U<<2);
 80001d8:	4b12      	ldr	r3, [pc, #72]	@ (8000224 <pa1_adc_init+0x5c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a11      	ldr	r2, [pc, #68]	@ (8000224 <pa1_adc_init+0x5c>)
 80001de:	f043 0304 	orr.w	r3, r3, #4
 80001e2:	6013      	str	r3, [r2, #0]
	GPIOA-> MODER |= (1U<<3);
 80001e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000224 <pa1_adc_init+0x5c>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a0e      	ldr	r2, [pc, #56]	@ (8000224 <pa1_adc_init+0x5c>)
 80001ea:	f043 0308 	orr.w	r3, r3, #8
 80001ee:	6013      	str	r3, [r2, #0]
	/****configure the ADC PERIPHERAL**/
	/*Enable Access to ADC*/
	RCC->APB2ENR |= ADC1EN ;
 80001f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000220 <pa1_adc_init+0x58>)
 80001f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80001f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000220 <pa1_adc_init+0x58>)
 80001f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80001fa:	6453      	str	r3, [r2, #68]	@ 0x44
	/*Conversion sequence start*/
	ADC1->SQR3 = ADC_CH1;
 80001fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000228 <pa1_adc_init+0x60>)
 80001fe:	2201      	movs	r2, #1
 8000200:	635a      	str	r2, [r3, #52]	@ 0x34
	/*Conversion sequence length*/
	ADC1->SQR1= ADC_SEQ_LEN_1;
 8000202:	4b09      	ldr	r3, [pc, #36]	@ (8000228 <pa1_adc_init+0x60>)
 8000204:	2200      	movs	r2, #0
 8000206:	62da      	str	r2, [r3, #44]	@ 0x2c
	/*Enable ADC module*/
	ADC1->CR2 |= CR2_ADON ;
 8000208:	4b07      	ldr	r3, [pc, #28]	@ (8000228 <pa1_adc_init+0x60>)
 800020a:	689b      	ldr	r3, [r3, #8]
 800020c:	4a06      	ldr	r2, [pc, #24]	@ (8000228 <pa1_adc_init+0x60>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	6093      	str	r3, [r2, #8]
}
 8000214:	bf00      	nop
 8000216:	46bd      	mov	sp, r7
 8000218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	40023800 	.word	0x40023800
 8000224:	40020000 	.word	0x40020000
 8000228:	40012000 	.word	0x40012000

0800022c <start_converstion>:

void start_converstion(void){
 800022c:	b480      	push	{r7}
 800022e:	af00      	add	r7, sp, #0
	/*Enable Continuous conversion*/
	ADC1->CR2 |= CR2_CONT ;
 8000230:	4b08      	ldr	r3, [pc, #32]	@ (8000254 <start_converstion+0x28>)
 8000232:	689b      	ldr	r3, [r3, #8]
 8000234:	4a07      	ldr	r2, [pc, #28]	@ (8000254 <start_converstion+0x28>)
 8000236:	f043 0302 	orr.w	r3, r3, #2
 800023a:	6093      	str	r3, [r2, #8]
	/*start the ADC conversion */
	ADC1->CR2 |= CR2_SWSTART;
 800023c:	4b05      	ldr	r3, [pc, #20]	@ (8000254 <start_converstion+0x28>)
 800023e:	689b      	ldr	r3, [r3, #8]
 8000240:	4a04      	ldr	r2, [pc, #16]	@ (8000254 <start_converstion+0x28>)
 8000242:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000246:	6093      	str	r3, [r2, #8]

}
 8000248:	bf00      	nop
 800024a:	46bd      	mov	sp, r7
 800024c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	40012000 	.word	0x40012000

08000258 <adc_read>:

uint32_t adc_read(void) {
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
	/*wait for conversion to be complete*/
	while (!(ADC1->SR & SR_EOC)) {}
 800025c:	bf00      	nop
 800025e:	4b06      	ldr	r3, [pc, #24]	@ (8000278 <adc_read+0x20>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	f003 0302 	and.w	r3, r3, #2
 8000266:	2b00      	cmp	r3, #0
 8000268:	d0f9      	beq.n	800025e <adc_read+0x6>
	/*Read Converted result*/
	return (ADC1->DR);
 800026a:	4b03      	ldr	r3, [pc, #12]	@ (8000278 <adc_read+0x20>)
 800026c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800026e:	4618      	mov	r0, r3
 8000270:	46bd      	mov	sp, r7
 8000272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000276:	4770      	bx	lr
 8000278:	40012000 	.word	0x40012000

0800027c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800027c:	b480      	push	{r7}
 800027e:	b083      	sub	sp, #12
 8000280:	af00      	add	r7, sp, #0
 8000282:	4603      	mov	r3, r0
 8000284:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028a:	2b00      	cmp	r3, #0
 800028c:	db0b      	blt.n	80002a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	f003 021f 	and.w	r2, r3, #31
 8000294:	4907      	ldr	r1, [pc, #28]	@ (80002b4 <__NVIC_EnableIRQ+0x38>)
 8000296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029a:	095b      	lsrs	r3, r3, #5
 800029c:	2001      	movs	r0, #1
 800029e:	fa00 f202 	lsl.w	r2, r0, r2
 80002a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80002a6:	bf00      	nop
 80002a8:	370c      	adds	r7, #12
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000e100 	.word	0xe000e100

080002b8 <can_gpio_init>:
#include "timebase.h"

#define GPIODEN (1U<<3)
#define CAN_AF 0x09

void can_gpio_init(void) {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
	/*1 Enable Clock Access to GPIOB*/
	RCC->AHB1ENR |= GPIODEN;
 80002bc:	4b2f      	ldr	r3, [pc, #188]	@ (800037c <can_gpio_init+0xc4>)
 80002be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002c0:	4a2e      	ldr	r2, [pc, #184]	@ (800037c <can_gpio_init+0xc4>)
 80002c2:	f043 0308 	orr.w	r3, r3, #8
 80002c6:	6313      	str	r3, [r2, #48]	@ 0x30
	/*2 Set PD0 and PD1 to alternate function mode*/
	GPIOD->MODER &=~(1U<<0);
 80002c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000380 <can_gpio_init+0xc8>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	4a2c      	ldr	r2, [pc, #176]	@ (8000380 <can_gpio_init+0xc8>)
 80002ce:	f023 0301 	bic.w	r3, r3, #1
 80002d2:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |=(1U<<1);
 80002d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000380 <can_gpio_init+0xc8>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	4a29      	ldr	r2, [pc, #164]	@ (8000380 <can_gpio_init+0xc8>)
 80002da:	f043 0302 	orr.w	r3, r3, #2
 80002de:	6013      	str	r3, [r2, #0]

	GPIOD->MODER &=~(1U<<2);
 80002e0:	4b27      	ldr	r3, [pc, #156]	@ (8000380 <can_gpio_init+0xc8>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a26      	ldr	r2, [pc, #152]	@ (8000380 <can_gpio_init+0xc8>)
 80002e6:	f023 0304 	bic.w	r3, r3, #4
 80002ea:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |=(1U<<3);
 80002ec:	4b24      	ldr	r3, [pc, #144]	@ (8000380 <can_gpio_init+0xc8>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4a23      	ldr	r2, [pc, #140]	@ (8000380 <can_gpio_init+0xc8>)
 80002f2:	f043 0308 	orr.w	r3, r3, #8
 80002f6:	6013      	str	r3, [r2, #0]

	GPIOD->PUPDR |=(1U<<0);
 80002f8:	4b21      	ldr	r3, [pc, #132]	@ (8000380 <can_gpio_init+0xc8>)
 80002fa:	68db      	ldr	r3, [r3, #12]
 80002fc:	4a20      	ldr	r2, [pc, #128]	@ (8000380 <can_gpio_init+0xc8>)
 80002fe:	f043 0301 	orr.w	r3, r3, #1
 8000302:	60d3      	str	r3, [r2, #12]
	GPIOD->PUPDR &=~(1U<<1);
 8000304:	4b1e      	ldr	r3, [pc, #120]	@ (8000380 <can_gpio_init+0xc8>)
 8000306:	68db      	ldr	r3, [r3, #12]
 8000308:	4a1d      	ldr	r2, [pc, #116]	@ (8000380 <can_gpio_init+0xc8>)
 800030a:	f023 0302 	bic.w	r3, r3, #2
 800030e:	60d3      	str	r3, [r2, #12]
	GPIOD->PUPDR |=(1U<<2);
 8000310:	4b1b      	ldr	r3, [pc, #108]	@ (8000380 <can_gpio_init+0xc8>)
 8000312:	68db      	ldr	r3, [r3, #12]
 8000314:	4a1a      	ldr	r2, [pc, #104]	@ (8000380 <can_gpio_init+0xc8>)
 8000316:	f043 0304 	orr.w	r3, r3, #4
 800031a:	60d3      	str	r3, [r2, #12]
	GPIOD->PUPDR &=~(1U<<3);
 800031c:	4b18      	ldr	r3, [pc, #96]	@ (8000380 <can_gpio_init+0xc8>)
 800031e:	68db      	ldr	r3, [r3, #12]
 8000320:	4a17      	ldr	r2, [pc, #92]	@ (8000380 <can_gpio_init+0xc8>)
 8000322:	f023 0308 	bic.w	r3, r3, #8
 8000326:	60d3      	str	r3, [r2, #12]

	GPIOD->OTYPER &=~(1U<<0);
 8000328:	4b15      	ldr	r3, [pc, #84]	@ (8000380 <can_gpio_init+0xc8>)
 800032a:	685b      	ldr	r3, [r3, #4]
 800032c:	4a14      	ldr	r2, [pc, #80]	@ (8000380 <can_gpio_init+0xc8>)
 800032e:	f023 0301 	bic.w	r3, r3, #1
 8000332:	6053      	str	r3, [r2, #4]
	GPIOD->OTYPER &=~(1U<<1);
 8000334:	4b12      	ldr	r3, [pc, #72]	@ (8000380 <can_gpio_init+0xc8>)
 8000336:	685b      	ldr	r3, [r3, #4]
 8000338:	4a11      	ldr	r2, [pc, #68]	@ (8000380 <can_gpio_init+0xc8>)
 800033a:	f023 0302 	bic.w	r3, r3, #2
 800033e:	6053      	str	r3, [r2, #4]

	/*3 SET PD0 and PD1  alternate function  to CAN1 RX and TX*/
	GPIOD->AFR[0] |= (1<<0);
 8000340:	4b0f      	ldr	r3, [pc, #60]	@ (8000380 <can_gpio_init+0xc8>)
 8000342:	6a1b      	ldr	r3, [r3, #32]
 8000344:	4a0e      	ldr	r2, [pc, #56]	@ (8000380 <can_gpio_init+0xc8>)
 8000346:	f043 0301 	orr.w	r3, r3, #1
 800034a:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= (1<<3);
 800034c:	4b0c      	ldr	r3, [pc, #48]	@ (8000380 <can_gpio_init+0xc8>)
 800034e:	6a1b      	ldr	r3, [r3, #32]
 8000350:	4a0b      	ldr	r2, [pc, #44]	@ (8000380 <can_gpio_init+0xc8>)
 8000352:	f043 0308 	orr.w	r3, r3, #8
 8000356:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |=  (1<<4);
 8000358:	4b09      	ldr	r3, [pc, #36]	@ (8000380 <can_gpio_init+0xc8>)
 800035a:	6a1b      	ldr	r3, [r3, #32]
 800035c:	4a08      	ldr	r2, [pc, #32]	@ (8000380 <can_gpio_init+0xc8>)
 800035e:	f043 0310 	orr.w	r3, r3, #16
 8000362:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |=  (1<<7);
 8000364:	4b06      	ldr	r3, [pc, #24]	@ (8000380 <can_gpio_init+0xc8>)
 8000366:	6a1b      	ldr	r3, [r3, #32]
 8000368:	4a05      	ldr	r2, [pc, #20]	@ (8000380 <can_gpio_init+0xc8>)
 800036a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800036e:	6213      	str	r3, [r2, #32]

	/*4 Enable CAN RX0 Interrupt for message reception*/
	NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000370:	2014      	movs	r0, #20
 8000372:	f7ff ff83 	bl	800027c <__NVIC_EnableIRQ>
}
 8000376:	bf00      	nop
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	40023800 	.word	0x40023800
 8000380:	40020c00 	.word	0x40020c00

08000384 <can_parms_init>:

void can_parms_init(uint8_t mode){
 8000384:	b480      	push	{r7}
 8000386:	b083      	sub	sp, #12
 8000388:	af00      	add	r7, sp, #0
 800038a:	4603      	mov	r3, r0
 800038c:	71fb      	strb	r3, [r7, #7]
	/*1 Enable Clock Access to CAN1*/
	RCC->APB1ENR |= RCC_APB1ENR_CAN1EN;
 800038e:	4b1f      	ldr	r3, [pc, #124]	@ (800040c <can_parms_init+0x88>)
 8000390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000392:	4a1e      	ldr	r2, [pc, #120]	@ (800040c <can_parms_init+0x88>)
 8000394:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000398:	6413      	str	r3, [r2, #64]	@ 0x40
	/*2 Enter Initialization mode*/
	CAN1->MCR |= CAN_MCR_INRQ;
 800039a:	4b1d      	ldr	r3, [pc, #116]	@ (8000410 <can_parms_init+0x8c>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	4a1c      	ldr	r2, [pc, #112]	@ (8000410 <can_parms_init+0x8c>)
 80003a0:	f043 0301 	orr.w	r3, r3, #1
 80003a4:	6013      	str	r3, [r2, #0]
	/*3 Wait until CAN1 is in Initialization mode*/
	while ((CAN1->MSR & CAN_MSR_INAK)==0) {}
 80003a6:	bf00      	nop
 80003a8:	4b19      	ldr	r3, [pc, #100]	@ (8000410 <can_parms_init+0x8c>)
 80003aa:	685b      	ldr	r3, [r3, #4]
 80003ac:	f003 0301 	and.w	r3, r3, #1
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d0f9      	beq.n	80003a8 <can_parms_init+0x24>
	/*4 Exit Sleep Mode*/
	CAN1->MCR &=~ CAN_MCR_SLEEP;
 80003b4:	4b16      	ldr	r3, [pc, #88]	@ (8000410 <can_parms_init+0x8c>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a15      	ldr	r2, [pc, #84]	@ (8000410 <can_parms_init+0x8c>)
 80003ba:	f023 0302 	bic.w	r3, r3, #2
 80003be:	6013      	str	r3, [r2, #0]
	/*5 Wait until CAN1 is OUT of Sleep Mode*/
	while ((CAN1->MSR & CAN_MSR_SLAK)) {}
 80003c0:	bf00      	nop
 80003c2:	4b13      	ldr	r3, [pc, #76]	@ (8000410 <can_parms_init+0x8c>)
 80003c4:	685b      	ldr	r3, [r3, #4]
 80003c6:	f003 0302 	and.w	r3, r3, #2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d1f9      	bne.n	80003c2 <can_parms_init+0x3e>
	/*5 Configure timing parameters including baudrate by configuring time segment 1 and 2 and prescaler*/
	CAN1->BTR &=~CAN_BTR_SJW;
 80003ce:	4b10      	ldr	r3, [pc, #64]	@ (8000410 <can_parms_init+0x8c>)
 80003d0:	69db      	ldr	r3, [r3, #28]
 80003d2:	4a0f      	ldr	r2, [pc, #60]	@ (8000410 <can_parms_init+0x8c>)
 80003d4:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80003d8:	61d3      	str	r3, [r2, #28]
	CAN1->BTR = (13<< CAN_BTR_TS1_Pos) | (2<< CAN_BTR_TS2_Pos) | (2<< CAN_BTR_BRP_Pos);
 80003da:	4b0d      	ldr	r3, [pc, #52]	@ (8000410 <can_parms_init+0x8c>)
 80003dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000414 <can_parms_init+0x90>)
 80003de:	61da      	str	r2, [r3, #28]
	/*6 Select Mode*/
	if (mode) {
 80003e0:	79fb      	ldrb	r3, [r7, #7]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d006      	beq.n	80003f4 <can_parms_init+0x70>
		/*Normal Mode*/
		CAN1->BTR &=~(1<<30);
 80003e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000410 <can_parms_init+0x8c>)
 80003e8:	69db      	ldr	r3, [r3, #28]
 80003ea:	4a09      	ldr	r2, [pc, #36]	@ (8000410 <can_parms_init+0x8c>)
 80003ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80003f0:	61d3      	str	r3, [r2, #28]
	else {
		//loopBack mode
		CAN1->BTR |=(1<<30);
	}

}
 80003f2:	e005      	b.n	8000400 <can_parms_init+0x7c>
		CAN1->BTR |=(1<<30);
 80003f4:	4b06      	ldr	r3, [pc, #24]	@ (8000410 <can_parms_init+0x8c>)
 80003f6:	69db      	ldr	r3, [r3, #28]
 80003f8:	4a05      	ldr	r2, [pc, #20]	@ (8000410 <can_parms_init+0x8c>)
 80003fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80003fe:	61d3      	str	r3, [r2, #28]
}
 8000400:	bf00      	nop
 8000402:	370c      	adds	r7, #12
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr
 800040c:	40023800 	.word	0x40023800
 8000410:	40006400 	.word	0x40006400
 8000414:	002d0002 	.word	0x002d0002

08000418 <can_start>:

void can_start(void) {
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
	/*1 EXIT Initialization mode*/
		CAN1->MCR &=~ CAN_MCR_INRQ;
 800041c:	4b0b      	ldr	r3, [pc, #44]	@ (800044c <can_start+0x34>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a0a      	ldr	r2, [pc, #40]	@ (800044c <can_start+0x34>)
 8000422:	f023 0301 	bic.w	r3, r3, #1
 8000426:	6013      	str	r3, [r2, #0]
	/*2 Wait until CAN1 is OUT Initialization mode*/
	    while ((CAN1->MSR & CAN_MSR_INAK) == 1) {}
 8000428:	bf00      	nop
 800042a:	4b08      	ldr	r3, [pc, #32]	@ (800044c <can_start+0x34>)
 800042c:	685b      	ldr	r3, [r3, #4]
 800042e:	f003 0301 	and.w	r3, r3, #1
 8000432:	2b01      	cmp	r3, #1
 8000434:	d0f9      	beq.n	800042a <can_start+0x12>
	/*3 Enable Interrupt for FIFO message pending*/
		CAN1->IER |=(1<<1);
 8000436:	4b05      	ldr	r3, [pc, #20]	@ (800044c <can_start+0x34>)
 8000438:	695b      	ldr	r3, [r3, #20]
 800043a:	4a04      	ldr	r2, [pc, #16]	@ (800044c <can_start+0x34>)
 800043c:	f043 0302 	orr.w	r3, r3, #2
 8000440:	6153      	str	r3, [r2, #20]
}
 8000442:	bf00      	nop
 8000444:	46bd      	mov	sp, r7
 8000446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044a:	4770      	bx	lr
 800044c:	40006400 	.word	0x40006400

08000450 <can_add_tx_message>:

/*Function to Get an CAN frame from the Rx FIFO zone into the message RAM.*/

uint8_t can_add_tx_message(can_tx_header_typedef *pHeader, uint8_t aData[], uint32_t *pTxMailbox){
 8000450:	b480      	push	{r7}
 8000452:	b087      	sub	sp, #28
 8000454:	af00      	add	r7, sp, #0
 8000456:	60f8      	str	r0, [r7, #12]
 8000458:	60b9      	str	r1, [r7, #8]
 800045a:	607a      	str	r2, [r7, #4]
    // 1 Variable to hold the selected transmit mailbox
	 uint32_t transmitmailbox;
	// 2 Read the Transmit Status Register
	 uint32_t tsr = READ_REG(CAN1->TSR);
 800045c:	4b53      	ldr	r3, [pc, #332]	@ (80005ac <can_add_tx_message+0x15c>)
 800045e:	689b      	ldr	r3, [r3, #8]
 8000460:	617b      	str	r3, [r7, #20]
	// 3 Check that at least one Tx mailbox is empty
	 if (((tsr & CAN_TSR_TME0)!=0)||
 8000462:	697b      	ldr	r3, [r7, #20]
 8000464:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000468:	2b00      	cmp	r3, #0
 800046a:	d10a      	bne.n	8000482 <can_add_tx_message+0x32>
		((tsr & CAN_TSR_TME1)!=0)||
 800046c:	697b      	ldr	r3, [r7, #20]
 800046e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
	 if (((tsr & CAN_TSR_TME0)!=0)||
 8000472:	2b00      	cmp	r3, #0
 8000474:	d105      	bne.n	8000482 <can_add_tx_message+0x32>
		((tsr & CAN_TSR_TME2)!=0)) {
 8000476:	697b      	ldr	r3, [r7, #20]
 8000478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
		((tsr & CAN_TSR_TME1)!=0)||
 800047c:	2b00      	cmp	r3, #0
 800047e:	f000 808d 	beq.w	800059c <can_add_tx_message+0x14c>
	// 1 Select an empty transmit mailbox
		 transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000482:	697b      	ldr	r3, [r7, #20]
 8000484:	0e1b      	lsrs	r3, r3, #24
 8000486:	f003 0303 	and.w	r3, r3, #3
 800048a:	613b      	str	r3, [r7, #16]
	// 2 Check transmitmailbox validity */
		 if (transmitmailbox > 2U)
 800048c:	693b      	ldr	r3, [r7, #16]
 800048e:	2b02      	cmp	r3, #2
 8000490:	d901      	bls.n	8000496 <can_add_tx_message+0x46>
		   {
		      return 1; // Invalid mailbox selected
 8000492:	2301      	movs	r3, #1
 8000494:	e083      	b.n	800059e <can_add_tx_message+0x14e>
		       }
    // 3 Store TX mailbox
		 *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000496:	2201      	movs	r2, #1
 8000498:	693b      	ldr	r3, [r7, #16]
 800049a:	409a      	lsls	r2, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	601a      	str	r2, [r3, #0]
	// 4 Set up the ID
		 if (pHeader->ide == CAN_ID_STD) {
 80004a0:	68fb      	ldr	r3, [r7, #12]
 80004a2:	689b      	ldr	r3, [r3, #8]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d10c      	bne.n	80004c2 <can_add_tx_message+0x72>
		CAN1->sTxMailBox[transmitmailbox].TIR =((pHeader->std_id << CAN_TI0R_STID_Pos)|
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	055a      	lsls	r2, r3, #21
                                                 pHeader->rtr);
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	68db      	ldr	r3, [r3, #12]
		CAN1->sTxMailBox[transmitmailbox].TIR =((pHeader->std_id << CAN_TI0R_STID_Pos)|
 80004b2:	493e      	ldr	r1, [pc, #248]	@ (80005ac <can_add_tx_message+0x15c>)
 80004b4:	431a      	orrs	r2, r3
 80004b6:	693b      	ldr	r3, [r7, #16]
 80004b8:	3318      	adds	r3, #24
 80004ba:	011b      	lsls	r3, r3, #4
 80004bc:	440b      	add	r3, r1
 80004be:	601a      	str	r2, [r3, #0]
 80004c0:	e00e      	b.n	80004e0 <can_add_tx_message+0x90>
		 }
		 else {
		CAN1->sTxMailBox[transmitmailbox].TIR = ((pHeader->ext_id << CAN_TI0R_EXID_Pos) |
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	685b      	ldr	r3, [r3, #4]
 80004c6:	00da      	lsls	r2, r3, #3
			                                                            pHeader->ide    |
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	689b      	ldr	r3, [r3, #8]
		CAN1->sTxMailBox[transmitmailbox].TIR = ((pHeader->ext_id << CAN_TI0R_EXID_Pos) |
 80004cc:	431a      	orrs	r2, r3
			                                                            pHeader->rtr);
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	68db      	ldr	r3, [r3, #12]
		CAN1->sTxMailBox[transmitmailbox].TIR = ((pHeader->ext_id << CAN_TI0R_EXID_Pos) |
 80004d2:	4936      	ldr	r1, [pc, #216]	@ (80005ac <can_add_tx_message+0x15c>)
			                                                            pHeader->ide    |
 80004d4:	431a      	orrs	r2, r3
		CAN1->sTxMailBox[transmitmailbox].TIR = ((pHeader->ext_id << CAN_TI0R_EXID_Pos) |
 80004d6:	693b      	ldr	r3, [r7, #16]
 80004d8:	3318      	adds	r3, #24
 80004da:	011b      	lsls	r3, r3, #4
 80004dc:	440b      	add	r3, r1
 80004de:	601a      	str	r2, [r3, #0]
		 }
	// 5 Setup the DLC
		CAN1->sTxMailBox[transmitmailbox].TDTR = (pHeader->dlc);
 80004e0:	4932      	ldr	r1, [pc, #200]	@ (80005ac <can_add_tx_message+0x15c>)
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	691a      	ldr	r2, [r3, #16]
 80004e6:	693b      	ldr	r3, [r7, #16]
 80004e8:	3318      	adds	r3, #24
 80004ea:	011b      	lsls	r3, r3, #4
 80004ec:	440b      	add	r3, r1
 80004ee:	3304      	adds	r3, #4
 80004f0:	601a      	str	r2, [r3, #0]
	// 6 Setup the Transmit Global Time Mode
		if (pHeader->transmit_global_time == 1)
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	7d1b      	ldrb	r3, [r3, #20]
 80004f6:	2b01      	cmp	r3, #1
 80004f8:	d10f      	bne.n	800051a <can_add_tx_message+0xca>
		      {
		        SET_BIT(CAN1->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80004fa:	4a2c      	ldr	r2, [pc, #176]	@ (80005ac <can_add_tx_message+0x15c>)
 80004fc:	693b      	ldr	r3, [r7, #16]
 80004fe:	3318      	adds	r3, #24
 8000500:	011b      	lsls	r3, r3, #4
 8000502:	4413      	add	r3, r2
 8000504:	3304      	adds	r3, #4
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4928      	ldr	r1, [pc, #160]	@ (80005ac <can_add_tx_message+0x15c>)
 800050a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800050e:	693b      	ldr	r3, [r7, #16]
 8000510:	3318      	adds	r3, #24
 8000512:	011b      	lsls	r3, r3, #4
 8000514:	440b      	add	r3, r1
 8000516:	3304      	adds	r3, #4
 8000518:	601a      	str	r2, [r3, #0]
		      }
	//7 Set up the DATA Filed
		WRITE_REG(CAN1->sTxMailBox[transmitmailbox].TDHR,
 800051a:	68bb      	ldr	r3, [r7, #8]
 800051c:	3307      	adds	r3, #7
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	061a      	lsls	r2, r3, #24
 8000522:	68bb      	ldr	r3, [r7, #8]
 8000524:	3306      	adds	r3, #6
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	041b      	lsls	r3, r3, #16
 800052a:	431a      	orrs	r2, r3
 800052c:	68bb      	ldr	r3, [r7, #8]
 800052e:	3305      	adds	r3, #5
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	021b      	lsls	r3, r3, #8
 8000534:	4313      	orrs	r3, r2
 8000536:	68ba      	ldr	r2, [r7, #8]
 8000538:	3204      	adds	r2, #4
 800053a:	7812      	ldrb	r2, [r2, #0]
 800053c:	491b      	ldr	r1, [pc, #108]	@ (80005ac <can_add_tx_message+0x15c>)
 800053e:	431a      	orrs	r2, r3
 8000540:	693b      	ldr	r3, [r7, #16]
 8000542:	011b      	lsls	r3, r3, #4
 8000544:	440b      	add	r3, r1
 8000546:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800054a:	601a      	str	r2, [r3, #0]
		                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
		                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
		                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
		                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));

	    WRITE_REG(CAN1->sTxMailBox[transmitmailbox].TDLR,
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	3303      	adds	r3, #3
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	061a      	lsls	r2, r3, #24
 8000554:	68bb      	ldr	r3, [r7, #8]
 8000556:	3302      	adds	r3, #2
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	041b      	lsls	r3, r3, #16
 800055c:	431a      	orrs	r2, r3
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	3301      	adds	r3, #1
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	021b      	lsls	r3, r3, #8
 8000566:	4313      	orrs	r3, r2
 8000568:	68ba      	ldr	r2, [r7, #8]
 800056a:	7812      	ldrb	r2, [r2, #0]
 800056c:	490f      	ldr	r1, [pc, #60]	@ (80005ac <can_add_tx_message+0x15c>)
 800056e:	431a      	orrs	r2, r3
 8000570:	693b      	ldr	r3, [r7, #16]
 8000572:	011b      	lsls	r3, r3, #4
 8000574:	440b      	add	r3, r1
 8000576:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800057a:	601a      	str	r2, [r3, #0]
		                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
		                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
		                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

	 // 8 Request Transmission
	    SET_BIT(CAN1->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800057c:	4a0b      	ldr	r2, [pc, #44]	@ (80005ac <can_add_tx_message+0x15c>)
 800057e:	693b      	ldr	r3, [r7, #16]
 8000580:	3318      	adds	r3, #24
 8000582:	011b      	lsls	r3, r3, #4
 8000584:	4413      	add	r3, r2
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4908      	ldr	r1, [pc, #32]	@ (80005ac <can_add_tx_message+0x15c>)
 800058a:	f043 0201 	orr.w	r2, r3, #1
 800058e:	693b      	ldr	r3, [r7, #16]
 8000590:	3318      	adds	r3, #24
 8000592:	011b      	lsls	r3, r3, #4
 8000594:	440b      	add	r3, r1
 8000596:	601a      	str	r2, [r3, #0]

	 //9 Return Function Status
	    return 0;
 8000598:	2300      	movs	r3, #0
 800059a:	e000      	b.n	800059e <can_add_tx_message+0x14e>
	 }
	    return 0;
 800059c:	2300      	movs	r3, #0
}
 800059e:	4618      	mov	r0, r3
 80005a0:	371c      	adds	r7, #28
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	40006400 	.word	0x40006400

080005b0 <can_get_rx_message>:

// Get a CAN Frame from the RX Fifo Zone into message to RAM
uint8_t can_get_rx_message(uint32_t RxFifo, can_rx_header_typedef *pHeader, uint8_t aData[])
{
 80005b0:	b480      	push	{r7}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	60f8      	str	r0, [r7, #12]
 80005b8:	60b9      	str	r1, [r7, #8]
 80005ba:	607a      	str	r2, [r7, #4]
	// 1 Check the RX FIFO
	if (RxFifo == CAN_RX_FIFO0) // Rx element is assigned to Rx FIFO 0
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d107      	bne.n	80005d2 <can_get_rx_message+0x22>
	    {
	      /* Check that the Rx FIFO 0 is not empty */
	      if ((CAN1->RF0R & CAN_RF0R_FMP0) == 0U)
 80005c2:	4b6a      	ldr	r3, [pc, #424]	@ (800076c <can_get_rx_message+0x1bc>)
 80005c4:	68db      	ldr	r3, [r3, #12]
 80005c6:	f003 0303 	and.w	r3, r3, #3
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d109      	bne.n	80005e2 <can_get_rx_message+0x32>
	      {
	        return 1;
 80005ce:	2301      	movs	r3, #1
 80005d0:	e0c5      	b.n	800075e <can_get_rx_message+0x1ae>
	      }
	    }
	    else /* Rx element is assigned to Rx FIFO 1 */
	    {
	      /* Check that the Rx FIFO 1 is not empty */
	      if ((CAN1->RF1R & CAN_RF1R_FMP1) == 0U)
 80005d2:	4b66      	ldr	r3, [pc, #408]	@ (800076c <can_get_rx_message+0x1bc>)
 80005d4:	691b      	ldr	r3, [r3, #16]
 80005d6:	f003 0303 	and.w	r3, r3, #3
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d101      	bne.n	80005e2 <can_get_rx_message+0x32>
	      {
	        return 1;
 80005de:	2301      	movs	r3, #1
 80005e0:	e0bd      	b.n	800075e <can_get_rx_message+0x1ae>
	      }
	    }
	// Read the header information from the FIFO mailbox
	// Extract identifier, DLC, timestamp, etc.
	pHeader->ide = CAN_RI0R_IDE & CAN1->sFIFOMailBox[RxFifo].RIR;
 80005e2:	4a62      	ldr	r2, [pc, #392]	@ (800076c <can_get_rx_message+0x1bc>)
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	331b      	adds	r3, #27
 80005e8:	011b      	lsls	r3, r3, #4
 80005ea:	4413      	add	r3, r2
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	f003 0204 	and.w	r2, r3, #4
 80005f2:	68bb      	ldr	r3, [r7, #8]
 80005f4:	609a      	str	r2, [r3, #8]
	    if (pHeader->ide == CAN_ID_STD)
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	689b      	ldr	r3, [r3, #8]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d10b      	bne.n	8000616 <can_get_rx_message+0x66>
	    {
	      pHeader->std_id = (CAN_RI0R_STID & CAN1->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80005fe:	4a5b      	ldr	r2, [pc, #364]	@ (800076c <can_get_rx_message+0x1bc>)
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	331b      	adds	r3, #27
 8000604:	011b      	lsls	r3, r3, #4
 8000606:	4413      	add	r3, r2
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	0d5b      	lsrs	r3, r3, #21
 800060c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	e00a      	b.n	800062c <can_get_rx_message+0x7c>
	    }
	    else
	    {
	      pHeader->ext_id = ((CAN_RI0R_EXID | CAN_RI0R_STID) & CAN1->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000616:	4a55      	ldr	r2, [pc, #340]	@ (800076c <can_get_rx_message+0x1bc>)
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	331b      	adds	r3, #27
 800061c:	011b      	lsls	r3, r3, #4
 800061e:	4413      	add	r3, r2
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	08db      	lsrs	r3, r3, #3
 8000624:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	605a      	str	r2, [r3, #4]
	    }
	    pHeader->rtr = (CAN_RI0R_RTR & CAN1->sFIFOMailBox[RxFifo].RIR);
 800062c:	4a4f      	ldr	r2, [pc, #316]	@ (800076c <can_get_rx_message+0x1bc>)
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	331b      	adds	r3, #27
 8000632:	011b      	lsls	r3, r3, #4
 8000634:	4413      	add	r3, r2
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f003 0202 	and.w	r2, r3, #2
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	60da      	str	r2, [r3, #12]
	    pHeader->dlc = (CAN_RDT0R_DLC & CAN1->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000640:	4a4a      	ldr	r2, [pc, #296]	@ (800076c <can_get_rx_message+0x1bc>)
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	331b      	adds	r3, #27
 8000646:	011b      	lsls	r3, r3, #4
 8000648:	4413      	add	r3, r2
 800064a:	3304      	adds	r3, #4
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	f003 020f 	and.w	r2, r3, #15
 8000652:	68bb      	ldr	r3, [r7, #8]
 8000654:	611a      	str	r2, [r3, #16]
	    pHeader->filter_match_index = (CAN_RDT0R_FMI & CAN1->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000656:	4a45      	ldr	r2, [pc, #276]	@ (800076c <can_get_rx_message+0x1bc>)
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	331b      	adds	r3, #27
 800065c:	011b      	lsls	r3, r3, #4
 800065e:	4413      	add	r3, r2
 8000660:	3304      	adds	r3, #4
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	0a1b      	lsrs	r3, r3, #8
 8000666:	b2da      	uxtb	r2, r3
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	619a      	str	r2, [r3, #24]
	    pHeader->timestamp = (CAN_RDT0R_TIME & CAN1->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800066c:	4a3f      	ldr	r2, [pc, #252]	@ (800076c <can_get_rx_message+0x1bc>)
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	331b      	adds	r3, #27
 8000672:	011b      	lsls	r3, r3, #4
 8000674:	4413      	add	r3, r2
 8000676:	3304      	adds	r3, #4
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	0c1b      	lsrs	r3, r3, #16
 800067c:	b29a      	uxth	r2, r3
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	615a      	str	r2, [r3, #20]

	    // Extract the data from the FIFO mailbox
	    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000682:	4a3a      	ldr	r2, [pc, #232]	@ (800076c <can_get_rx_message+0x1bc>)
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	011b      	lsls	r3, r3, #4
 8000688:	4413      	add	r3, r2
 800068a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	b2da      	uxtb	r2, r3
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	701a      	strb	r2, [r3, #0]
	    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000696:	4a35      	ldr	r2, [pc, #212]	@ (800076c <can_get_rx_message+0x1bc>)
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	011b      	lsls	r3, r3, #4
 800069c:	4413      	add	r3, r2
 800069e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	0a1a      	lsrs	r2, r3, #8
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	3301      	adds	r3, #1
 80006aa:	b2d2      	uxtb	r2, r2
 80006ac:	701a      	strb	r2, [r3, #0]
	    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80006ae:	4a2f      	ldr	r2, [pc, #188]	@ (800076c <can_get_rx_message+0x1bc>)
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	011b      	lsls	r3, r3, #4
 80006b4:	4413      	add	r3, r2
 80006b6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	0c1a      	lsrs	r2, r3, #16
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	3302      	adds	r3, #2
 80006c2:	b2d2      	uxtb	r2, r2
 80006c4:	701a      	strb	r2, [r3, #0]
	    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80006c6:	4a29      	ldr	r2, [pc, #164]	@ (800076c <can_get_rx_message+0x1bc>)
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	011b      	lsls	r3, r3, #4
 80006cc:	4413      	add	r3, r2
 80006ce:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	0e1a      	lsrs	r2, r3, #24
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	3303      	adds	r3, #3
 80006da:	b2d2      	uxtb	r2, r2
 80006dc:	701a      	strb	r2, [r3, #0]
	    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80006de:	4a23      	ldr	r2, [pc, #140]	@ (800076c <can_get_rx_message+0x1bc>)
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	011b      	lsls	r3, r3, #4
 80006e4:	4413      	add	r3, r2
 80006e6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80006ea:	681a      	ldr	r2, [r3, #0]
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	3304      	adds	r3, #4
 80006f0:	b2d2      	uxtb	r2, r2
 80006f2:	701a      	strb	r2, [r3, #0]
	    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80006f4:	4a1d      	ldr	r2, [pc, #116]	@ (800076c <can_get_rx_message+0x1bc>)
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	011b      	lsls	r3, r3, #4
 80006fa:	4413      	add	r3, r2
 80006fc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	0a1a      	lsrs	r2, r3, #8
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	3305      	adds	r3, #5
 8000708:	b2d2      	uxtb	r2, r2
 800070a:	701a      	strb	r2, [r3, #0]
	    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800070c:	4a17      	ldr	r2, [pc, #92]	@ (800076c <can_get_rx_message+0x1bc>)
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	011b      	lsls	r3, r3, #4
 8000712:	4413      	add	r3, r2
 8000714:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	0c1a      	lsrs	r2, r3, #16
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	3306      	adds	r3, #6
 8000720:	b2d2      	uxtb	r2, r2
 8000722:	701a      	strb	r2, [r3, #0]
	    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000724:	4a11      	ldr	r2, [pc, #68]	@ (800076c <can_get_rx_message+0x1bc>)
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	011b      	lsls	r3, r3, #4
 800072a:	4413      	add	r3, r2
 800072c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	0e1a      	lsrs	r2, r3, #24
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	3307      	adds	r3, #7
 8000738:	b2d2      	uxtb	r2, r2
 800073a:	701a      	strb	r2, [r3, #0]

	    /* Release the FIFO */
	    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d106      	bne.n	8000750 <can_get_rx_message+0x1a0>
	    {
	      /* Release RX FIFO 0 */
	      SET_BIT(CAN1->RF0R, CAN_RF0R_RFOM0);
 8000742:	4b0a      	ldr	r3, [pc, #40]	@ (800076c <can_get_rx_message+0x1bc>)
 8000744:	68db      	ldr	r3, [r3, #12]
 8000746:	4a09      	ldr	r2, [pc, #36]	@ (800076c <can_get_rx_message+0x1bc>)
 8000748:	f043 0320 	orr.w	r3, r3, #32
 800074c:	60d3      	str	r3, [r2, #12]
 800074e:	e005      	b.n	800075c <can_get_rx_message+0x1ac>
	    }
	    else /* Rx element is assigned to Rx FIFO 1 */
	    {
	      /* Release RX FIFO 1 */
	      SET_BIT(CAN1->RF1R, CAN_RF1R_RFOM1);
 8000750:	4b06      	ldr	r3, [pc, #24]	@ (800076c <can_get_rx_message+0x1bc>)
 8000752:	691b      	ldr	r3, [r3, #16]
 8000754:	4a05      	ldr	r2, [pc, #20]	@ (800076c <can_get_rx_message+0x1bc>)
 8000756:	f043 0320 	orr.w	r3, r3, #32
 800075a:	6113      	str	r3, [r2, #16]
	    }



	  return 0;// Message read successfully
 800075c:	2300      	movs	r3, #0

	}
 800075e:	4618      	mov	r0, r3
 8000760:	3714      	adds	r7, #20
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	40006400 	.word	0x40006400

08000770 <can_filter_config>:


void can_filter_config(uint16_t std_id)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	80fb      	strh	r3, [r7, #6]
	//Set filter intiailization mode
	CAN1->FMR |= CAN_FMR_FINIT ;
 800077a:	4b2c      	ldr	r3, [pc, #176]	@ (800082c <can_filter_config+0xbc>)
 800077c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000780:	4a2a      	ldr	r2, [pc, #168]	@ (800082c <can_filter_config+0xbc>)
 8000782:	f043 0301 	orr.w	r3, r3, #1
 8000786:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
	//Set the slave filter to start from 20
	CAN1->FMR &=~(CAN_FMR_CAN2SB_Msk);
 800078a:	4b28      	ldr	r3, [pc, #160]	@ (800082c <can_filter_config+0xbc>)
 800078c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000790:	4a26      	ldr	r2, [pc, #152]	@ (800082c <can_filter_config+0xbc>)
 8000792:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8000796:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
	CAN1->FMR |=(20 << CAN_FMR_CAN2SB_Pos);
 800079a:	4b24      	ldr	r3, [pc, #144]	@ (800082c <can_filter_config+0xbc>)
 800079c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80007a0:	4a22      	ldr	r2, [pc, #136]	@ (800082c <can_filter_config+0xbc>)
 80007a2:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80007a6:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
	/*****Filter activation sequence****/
	//Deactive filter 18
	CAN1->FA1R &=~(CAN_FA1R_FACT18);
 80007aa:	4b20      	ldr	r3, [pc, #128]	@ (800082c <can_filter_config+0xbc>)
 80007ac:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80007b0:	4a1e      	ldr	r2, [pc, #120]	@ (800082c <can_filter_config+0xbc>)
 80007b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80007b6:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
	//Set 32-bit scale configuration
	CAN1->FS1R |= (CAN_FS1R_FSC18);
 80007ba:	4b1c      	ldr	r3, [pc, #112]	@ (800082c <can_filter_config+0xbc>)
 80007bc:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 80007c0:	4a1a      	ldr	r2, [pc, #104]	@ (800082c <can_filter_config+0xbc>)
 80007c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007c6:	f8c2 320c 	str.w	r3, [r2, #524]	@ 0x20c
	//Configure filter mode to identifier mask mode
	CAN1->FM1R &=~(CAN_FM1R_FBM18);
 80007ca:	4b18      	ldr	r3, [pc, #96]	@ (800082c <can_filter_config+0xbc>)
 80007cc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80007d0:	4a16      	ldr	r2, [pc, #88]	@ (800082c <can_filter_config+0xbc>)
 80007d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80007d6:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
	//Set the identifier
	CAN1->sFilterRegister[18].FR1 = (std_id << 21);
 80007da:	88fb      	ldrh	r3, [r7, #6]
 80007dc:	4a13      	ldr	r2, [pc, #76]	@ (800082c <can_filter_config+0xbc>)
 80007de:	055b      	lsls	r3, r3, #21
 80007e0:	f8c2 32d0 	str.w	r3, [r2, #720]	@ 0x2d0
	//Set the identifier Mask
	CAN1->sFilterRegister[18].FR2 = (std_id << 21);
 80007e4:	88fb      	ldrh	r3, [r7, #6]
 80007e6:	4a11      	ldr	r2, [pc, #68]	@ (800082c <can_filter_config+0xbc>)
 80007e8:	055b      	lsls	r3, r3, #21
 80007ea:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
	//Assign filter 18 to FIFO0
	CAN1->FFA1R &=~(CAN_FFA1R_FFA18);
 80007ee:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <can_filter_config+0xbc>)
 80007f0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80007f4:	4a0d      	ldr	r2, [pc, #52]	@ (800082c <can_filter_config+0xbc>)
 80007f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80007fa:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214
	//Activate filter 18
	CAN1->FA1R |=(CAN_FA1R_FACT18);
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <can_filter_config+0xbc>)
 8000800:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8000804:	4a09      	ldr	r2, [pc, #36]	@ (800082c <can_filter_config+0xbc>)
 8000806:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800080a:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
	// Clear Filter initialisation mode
	CAN1->FMR &=~ CAN_FMR_FINIT ;
 800080e:	4b07      	ldr	r3, [pc, #28]	@ (800082c <can_filter_config+0xbc>)
 8000810:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000814:	4a05      	ldr	r2, [pc, #20]	@ (800082c <can_filter_config+0xbc>)
 8000816:	f023 0301 	bic.w	r3, r3, #1
 800081a:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

}
 800081e:	bf00      	nop
 8000820:	370c      	adds	r7, #12
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	40006400 	.word	0x40006400

08000830 <fpu_enable>:
#include "stm32f4xx.h"

void fpu_enable(void) {
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
	SCB->CPACR |= (1<<20);
 8000834:	4b12      	ldr	r3, [pc, #72]	@ (8000880 <fpu_enable+0x50>)
 8000836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800083a:	4a11      	ldr	r2, [pc, #68]	@ (8000880 <fpu_enable+0x50>)
 800083c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000840:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1<<21);
 8000844:	4b0e      	ldr	r3, [pc, #56]	@ (8000880 <fpu_enable+0x50>)
 8000846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800084a:	4a0d      	ldr	r2, [pc, #52]	@ (8000880 <fpu_enable+0x50>)
 800084c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000850:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1<<22);
 8000854:	4b0a      	ldr	r3, [pc, #40]	@ (8000880 <fpu_enable+0x50>)
 8000856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800085a:	4a09      	ldr	r2, [pc, #36]	@ (8000880 <fpu_enable+0x50>)
 800085c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000860:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1<<23);
 8000864:	4b06      	ldr	r3, [pc, #24]	@ (8000880 <fpu_enable+0x50>)
 8000866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800086a:	4a05      	ldr	r2, [pc, #20]	@ (8000880 <fpu_enable+0x50>)
 800086c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000870:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 8000874:	bf00      	nop
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	e000ed00 	.word	0xe000ed00

08000884 <CAN1_RX0_IRQHandler>:
can_tx_header_typedef tx_header;

uint8_t count = 0;

void CAN1_RX0_IRQHandler(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
	if((CAN1->RF0R & CAN_RF0R_FMP0) != 0U)
 8000888:	4b09      	ldr	r3, [pc, #36]	@ (80008b0 <CAN1_RX0_IRQHandler+0x2c>)
 800088a:	68db      	ldr	r3, [r3, #12]
 800088c:	f003 0303 	and.w	r3, r3, #3
 8000890:	2b00      	cmp	r3, #0
 8000892:	d00a      	beq.n	80008aa <CAN1_RX0_IRQHandler+0x26>
	{
		can_get_rx_message(CAN_RX_FIFO0, &rx_header, rx_data);
 8000894:	4a07      	ldr	r2, [pc, #28]	@ (80008b4 <CAN1_RX0_IRQHandler+0x30>)
 8000896:	4908      	ldr	r1, [pc, #32]	@ (80008b8 <CAN1_RX0_IRQHandler+0x34>)
 8000898:	2000      	movs	r0, #0
 800089a:	f7ff fe89 	bl	80005b0 <can_get_rx_message>
		count++;
 800089e:	4b07      	ldr	r3, [pc, #28]	@ (80008bc <CAN1_RX0_IRQHandler+0x38>)
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	3301      	adds	r3, #1
 80008a4:	b2da      	uxtb	r2, r3
 80008a6:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <CAN1_RX0_IRQHandler+0x38>)
 80008a8:	701a      	strb	r2, [r3, #0]
	}
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40006400 	.word	0x40006400
 80008b4:	20000020 	.word	0x20000020
 80008b8:	20000030 	.word	0x20000030
 80008bc:	20000064 	.word	0x20000064

080008c0 <main>:

int main (void) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
	fpu_enable();
 80008c6:	f7ff ffb3 	bl	8000830 <fpu_enable>
	timebase_init();
 80008ca:	f000 f885 	bl	80009d8 <timebase_init>
	//debug_uart_init();

	pa1_adc_init();
 80008ce:	f7ff fc7b 	bl	80001c8 <pa1_adc_init>
	start_converstion();
 80008d2:	f7ff fcab 	bl	800022c <start_converstion>
	//SystemClock_Config();
	can_gpio_init();
 80008d6:	f7ff fcef 	bl	80002b8 <can_gpio_init>
	can_parms_init(CAN_MODE_NORMAL);
 80008da:	2001      	movs	r0, #1
 80008dc:	f7ff fd52 	bl	8000384 <can_parms_init>
	can_filter_config(0x544);
 80008e0:	f240 5044 	movw	r0, #1348	@ 0x544
 80008e4:	f7ff ff44 	bl	8000770 <can_filter_config>
	can_start();
 80008e8:	f7ff fd96 	bl	8000418 <can_start>
	//printf("TX IS READY.. /n");
	while (1) {
		temp_value = adc_read();
 80008ec:	f7ff fcb4 	bl	8000258 <adc_read>
 80008f0:	4603      	mov	r3, r0
 80008f2:	4a15      	ldr	r2, [pc, #84]	@ (8000948 <main+0x88>)
 80008f4:	6013      	str	r3, [r2, #0]
		tx_header.dlc = 2 ;
 80008f6:	4b15      	ldr	r3, [pc, #84]	@ (800094c <main+0x8c>)
 80008f8:	2202      	movs	r2, #2
 80008fa:	611a      	str	r2, [r3, #16]
		tx_header.ext_id = 0;
 80008fc:	4b13      	ldr	r3, [pc, #76]	@ (800094c <main+0x8c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	605a      	str	r2, [r3, #4]
		tx_header.ide = CAN_ID_STD;
 8000902:	4b12      	ldr	r3, [pc, #72]	@ (800094c <main+0x8c>)
 8000904:	2200      	movs	r2, #0
 8000906:	609a      	str	r2, [r3, #8]
		tx_header.rtr =  0;
 8000908:	4b10      	ldr	r3, [pc, #64]	@ (800094c <main+0x8c>)
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
		tx_header.std_id =  0x244;
 800090e:	4b0f      	ldr	r3, [pc, #60]	@ (800094c <main+0x8c>)
 8000910:	f44f 7211 	mov.w	r2, #580	@ 0x244
 8000914:	601a      	str	r2, [r3, #0]
		tx_header.transmit_global_time = 0;
 8000916:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <main+0x8c>)
 8000918:	2200      	movs	r2, #0
 800091a:	751a      	strb	r2, [r3, #20]
		uint8_t tx_msg_pack[2]={0};
 800091c:	2300      	movs	r3, #0
 800091e:	80bb      	strh	r3, [r7, #4]
		tx_msg_pack[0] = (temp_value >> 8) & 0xFF;
 8000920:	4b09      	ldr	r3, [pc, #36]	@ (8000948 <main+0x88>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	0a1b      	lsrs	r3, r3, #8
 8000926:	b2db      	uxtb	r3, r3
 8000928:	713b      	strb	r3, [r7, #4]
		tx_msg_pack[1] = temp_value & 0xFF;         // Octet le moins significatif
 800092a:	4b07      	ldr	r3, [pc, #28]	@ (8000948 <main+0x88>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	b2db      	uxtb	r3, r3
 8000930:	717b      	strb	r3, [r7, #5]

        can_add_tx_message(&tx_header,tx_msg_pack,tx_mailbox);
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	4a06      	ldr	r2, [pc, #24]	@ (8000950 <main+0x90>)
 8000936:	4619      	mov	r1, r3
 8000938:	4804      	ldr	r0, [pc, #16]	@ (800094c <main+0x8c>)
 800093a:	f7ff fd89 	bl	8000450 <can_add_tx_message>

        delay(1);
 800093e:	2001      	movs	r0, #1
 8000940:	f000 f808 	bl	8000954 <delay>
	while (1) {
 8000944:	bf00      	nop
 8000946:	e7d1      	b.n	80008ec <main+0x2c>
 8000948:	2000001c 	.word	0x2000001c
 800094c:	2000004c 	.word	0x2000004c
 8000950:	20000024 	.word	0x20000024

08000954 <delay>:
volatile uint32_t g_curr_tick_p;


/*Delay in seconds*/
void delay(uint32_t delay)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart =  get_tick();
 800095c:	f000 f818 	bl	8000990 <get_tick>
 8000960:	60b8      	str	r0, [r7, #8]
	uint32_t wait =  delay;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	60fb      	str	r3, [r7, #12]

	if(wait < MAX_DELAY)
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800096c:	d002      	beq.n	8000974 <delay+0x20>
	{
		wait += (uint32_t)TICK_FREQ;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	3301      	adds	r3, #1
 8000972:	60fb      	str	r3, [r7, #12]
	}

    while((get_tick() - tickstart) < wait){}
 8000974:	bf00      	nop
 8000976:	f000 f80b 	bl	8000990 <get_tick>
 800097a:	4602      	mov	r2, r0
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	1ad3      	subs	r3, r2, r3
 8000980:	68fa      	ldr	r2, [r7, #12]
 8000982:	429a      	cmp	r2, r3
 8000984:	d8f7      	bhi.n	8000976 <delay+0x22>

}
 8000986:	bf00      	nop
 8000988:	bf00      	nop
 800098a:	3710      	adds	r7, #16
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <get_tick>:

uint32_t get_tick(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000994:	b672      	cpsid	i
}
 8000996:	bf00      	nop
	__disable_irq();
	g_curr_tick_p = g_curr_tick;
 8000998:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <get_tick+0x24>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a06      	ldr	r2, [pc, #24]	@ (80009b8 <get_tick+0x28>)
 800099e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80009a0:	b662      	cpsie	i
}
 80009a2:	bf00      	nop
	__enable_irq();

	return g_curr_tick_p;
 80009a4:	4b04      	ldr	r3, [pc, #16]	@ (80009b8 <get_tick+0x28>)
 80009a6:	681b      	ldr	r3, [r3, #0]

}
 80009a8:	4618      	mov	r0, r3
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	20000068 	.word	0x20000068
 80009b8:	2000006c 	.word	0x2000006c

080009bc <tick_increment>:
static void tick_increment(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
	g_curr_tick += TICK_FREQ;
 80009c0:	4b04      	ldr	r3, [pc, #16]	@ (80009d4 <tick_increment+0x18>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	3301      	adds	r3, #1
 80009c6:	4a03      	ldr	r2, [pc, #12]	@ (80009d4 <tick_increment+0x18>)
 80009c8:	6013      	str	r3, [r2, #0]
}
 80009ca:	bf00      	nop
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr
 80009d4:	20000068 	.word	0x20000068

080009d8 <timebase_init>:
void timebase_init(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	bf00      	nop

	/*Disable global interrupts*/
	__disable_irq();

    /*Load the timer with number of clock cycles per second*/
	SysTick->LOAD =  ONE_SEC_LOAD - 1;
 80009e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <timebase_init+0x40>)
 80009e2:	4a0e      	ldr	r2, [pc, #56]	@ (8000a1c <timebase_init+0x44>)
 80009e4:	605a      	str	r2, [r3, #4]

    /*Clear systick current value register*/
	SysTick->VAL = 0;
 80009e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <timebase_init+0x40>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]

    /*Select internal clock source*/
	SysTick->CTRL = CTRL_CLCKSRC;
 80009ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000a18 <timebase_init+0x40>)
 80009ee:	2204      	movs	r2, #4
 80009f0:	601a      	str	r2, [r3, #0]

    /*Enable interrupt*/
	SysTick->CTRL |= CTRL_TICKINT;
 80009f2:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <timebase_init+0x40>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a08      	ldr	r2, [pc, #32]	@ (8000a18 <timebase_init+0x40>)
 80009f8:	f043 0302 	orr.w	r3, r3, #2
 80009fc:	6013      	str	r3, [r2, #0]

	/*Enable systick*/
	SysTick->CTRL |=CTRL_ENABLE;
 80009fe:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <timebase_init+0x40>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a05      	ldr	r2, [pc, #20]	@ (8000a18 <timebase_init+0x40>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a0a:	b662      	cpsie	i
}
 8000a0c:	bf00      	nop

	/*Enable global interrupts*/
	__enable_irq();
}
 8000a0e:	bf00      	nop
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	e000e010 	.word	0xe000e010
 8000a1c:	00f423ff 	.word	0x00f423ff

08000a20 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
	tick_increment();
 8000a24:	f7ff ffca 	bl	80009bc <tick_increment>
}
 8000a28:	bf00      	nop
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <Reset_Handler>:





  ldr   r0, =_estack
 8000a2c:	480d      	ldr	r0, [pc, #52]	@ (8000a64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a2e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a30:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a34:	480c      	ldr	r0, [pc, #48]	@ (8000a68 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a36:	490d      	ldr	r1, [pc, #52]	@ (8000a6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a38:	4a0d      	ldr	r2, [pc, #52]	@ (8000a70 <LoopForever+0xe>)
  movs r3, #0
 8000a3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a3c:	e002      	b.n	8000a44 <LoopCopyDataInit>

08000a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a42:	3304      	adds	r3, #4

08000a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a48:	d3f9      	bcc.n	8000a3e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a4c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a78 <LoopForever+0x16>)
  movs r3, #0
 8000a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a50:	e001      	b.n	8000a56 <LoopFillZerobss>

08000a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a54:	3204      	adds	r2, #4

08000a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a58:	d3fb      	bcc.n	8000a52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a5a:	f000 f811 	bl	8000a80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a5e:	f7ff ff2f 	bl	80008c0 <main>

08000a62 <LoopForever>:

LoopForever:
  b LoopForever
 8000a62:	e7fe      	b.n	8000a62 <LoopForever>
  ldr   r0, =_estack
 8000a64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a6c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000a70:	08000ae8 	.word	0x08000ae8
  ldr r2, =_sbss
 8000a74:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000a78:	20000070 	.word	0x20000070

08000a7c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a7c:	e7fe      	b.n	8000a7c <ADC_IRQHandler>
	...

08000a80 <__libc_init_array>:
 8000a80:	b570      	push	{r4, r5, r6, lr}
 8000a82:	4d0d      	ldr	r5, [pc, #52]	@ (8000ab8 <__libc_init_array+0x38>)
 8000a84:	4c0d      	ldr	r4, [pc, #52]	@ (8000abc <__libc_init_array+0x3c>)
 8000a86:	1b64      	subs	r4, r4, r5
 8000a88:	10a4      	asrs	r4, r4, #2
 8000a8a:	2600      	movs	r6, #0
 8000a8c:	42a6      	cmp	r6, r4
 8000a8e:	d109      	bne.n	8000aa4 <__libc_init_array+0x24>
 8000a90:	4d0b      	ldr	r5, [pc, #44]	@ (8000ac0 <__libc_init_array+0x40>)
 8000a92:	4c0c      	ldr	r4, [pc, #48]	@ (8000ac4 <__libc_init_array+0x44>)
 8000a94:	f000 f818 	bl	8000ac8 <_init>
 8000a98:	1b64      	subs	r4, r4, r5
 8000a9a:	10a4      	asrs	r4, r4, #2
 8000a9c:	2600      	movs	r6, #0
 8000a9e:	42a6      	cmp	r6, r4
 8000aa0:	d105      	bne.n	8000aae <__libc_init_array+0x2e>
 8000aa2:	bd70      	pop	{r4, r5, r6, pc}
 8000aa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000aa8:	4798      	blx	r3
 8000aaa:	3601      	adds	r6, #1
 8000aac:	e7ee      	b.n	8000a8c <__libc_init_array+0xc>
 8000aae:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ab2:	4798      	blx	r3
 8000ab4:	3601      	adds	r6, #1
 8000ab6:	e7f2      	b.n	8000a9e <__libc_init_array+0x1e>
 8000ab8:	08000ae0 	.word	0x08000ae0
 8000abc:	08000ae0 	.word	0x08000ae0
 8000ac0:	08000ae0 	.word	0x08000ae0
 8000ac4:	08000ae4 	.word	0x08000ae4

08000ac8 <_init>:
 8000ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aca:	bf00      	nop
 8000acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ace:	bc08      	pop	{r3}
 8000ad0:	469e      	mov	lr, r3
 8000ad2:	4770      	bx	lr

08000ad4 <_fini>:
 8000ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ad6:	bf00      	nop
 8000ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ada:	bc08      	pop	{r3}
 8000adc:	469e      	mov	lr, r3
 8000ade:	4770      	bx	lr
