Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,30
design__inferred_latch__count,0
design__instance__count,3625
design__instance__area,29883.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,10
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,4
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005076287197880447
power__switching__total,0.00017103792924899608
power__leakage__total,3.2973634489508186e-08
power__total,0.0006786995800212026
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.544458
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.544458
timing__hold__ws__corner:nom_tt_025C_1v80,0.305859
timing__setup__ws__corner:nom_tt_025C_1v80,11.378332
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.305859
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.378332
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,59
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,4
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.001911
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.001911
timing__hold__ws__corner:nom_ss_100C_1v60,0.861928
timing__setup__ws__corner:nom_ss_100C_1v60,2.189738
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.861928
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,2.189738
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,4
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.364264
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.364264
timing__hold__ws__corner:nom_ff_n40C_1v95,0.112096
timing__setup__ws__corner:nom_ff_n40C_1v95,14.56086
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112096
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.56086
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,83
design__max_fanout_violation__count,4
design__max_cap_violation__count,2
clock__skew__worst_hold,1.026466
clock__skew__worst_setup,0.353551
timing__hold__ws,0.109897
timing__setup__ws,1.984537
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109897
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,1.984537
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3625
design__instance__area__stdcell,29883.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.872379
design__instance__utilization__stdcell,0.872379
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,73155.6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,114
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,3188
route__net__special,2
route__drc_errors__iter:1,3660
route__wirelength__iter:1,87358
route__drc_errors__iter:2,1666
route__wirelength__iter:2,86001
route__drc_errors__iter:3,1838
route__wirelength__iter:3,85281
route__drc_errors__iter:4,684
route__wirelength__iter:4,85248
route__drc_errors__iter:5,260
route__wirelength__iter:5,85081
route__drc_errors__iter:6,151
route__wirelength__iter:6,85106
route__drc_errors__iter:7,150
route__wirelength__iter:7,85106
route__drc_errors__iter:8,147
route__wirelength__iter:8,85108
route__drc_errors__iter:9,106
route__wirelength__iter:9,85117
route__drc_errors__iter:10,105
route__wirelength__iter:10,85118
route__drc_errors__iter:11,73
route__wirelength__iter:11,85126
route__drc_errors__iter:12,57
route__wirelength__iter:12,85159
route__drc_errors__iter:13,22
route__wirelength__iter:13,85167
route__drc_errors__iter:14,15
route__wirelength__iter:14,85183
route__drc_errors__iter:15,15
route__wirelength__iter:15,85183
route__drc_errors__iter:16,15
route__wirelength__iter:16,85183
route__drc_errors__iter:17,15
route__wirelength__iter:17,85183
route__drc_errors__iter:18,15
route__wirelength__iter:18,85183
route__drc_errors__iter:19,0
route__wirelength__iter:19,85176
route__drc_errors,0
route__wirelength,85176
route__vias,24405
route__vias__singlecut,24405
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,375.275
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,6
design__max_fanout_violation__count__corner:min_tt_025C_1v80,4
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.529753
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.529753
timing__hold__ws__corner:min_tt_025C_1v80,0.305541
timing__setup__ws__corner:min_tt_025C_1v80,11.508622
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.305541
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.508622
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,24
design__max_fanout_violation__count__corner:min_ss_100C_1v60,4
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.977508
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.977508
timing__hold__ws__corner:min_ss_100C_1v60,0.854839
timing__setup__ws__corner:min_ss_100C_1v60,2.359144
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.854839
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,2.359144
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,4
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.353551
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.353551
timing__hold__ws__corner:min_ff_n40C_1v95,0.109897
timing__setup__ws__corner:min_ff_n40C_1v95,14.648289
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109897
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.648289
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,12
design__max_fanout_violation__count__corner:max_tt_025C_1v80,4
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.559622
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.559622
timing__hold__ws__corner:max_tt_025C_1v80,0.308887
timing__setup__ws__corner:max_tt_025C_1v80,11.237102
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.308887
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.237102
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,83
design__max_fanout_violation__count__corner:max_ss_100C_1v60,4
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.026466
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.026466
timing__hold__ws__corner:max_ss_100C_1v60,0.868573
timing__setup__ws__corner:max_ss_100C_1v60,1.984537
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.868573
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,1.984537
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,4
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.375822
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.375822
timing__hold__ws__corner:max_ff_n40C_1v95,0.113911
timing__setup__ws__corner:max_ff_n40C_1v95,14.46362
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113911
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.46362
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000860297
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000633933
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000562234
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000633933
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000057899999999999996215245372244151411678103613667190074920654296875
ir__drop__worst,0.00008600000000000000330811766868777112904353998601436614990234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
