

================================================================
== Vitis HLS Report for 'pool2'
================================================================
* Date:           Sat Jan 25 23:53:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pool2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   275975|   275975|  2.760 ms|  2.760 ms|  275976|  275976|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_pool2_Pipeline_L4_fu_359     |pool2_Pipeline_L4     |       30|       30|   0.300 us|   0.300 us|    28|    28|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_pool2_Pipeline_L5_L6_fu_420  |pool2_Pipeline_L5_L6  |     1035|     1035|  10.350 us|  10.350 us|  1020|  1020|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_1  |   275968|   275968|      1078|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 16 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 3 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul16 = alloca i32 1"   --->   Operation 21 'alloca' 'phi_mul16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 22 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 23 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 26 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_115 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_322 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_529 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_736 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_943 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_1150 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_1357 = alloca i32 1"   --->   Operation 33 'alloca' 'mux_case_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_1564 = alloca i32 1"   --->   Operation 34 'alloca' 'mux_case_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_1771 = alloca i32 1"   --->   Operation 35 'alloca' 'mux_case_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_1978 = alloca i32 1"   --->   Operation 36 'alloca' 'mux_case_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_2185 = alloca i32 1"   --->   Operation 37 'alloca' 'mux_case_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_2392 = alloca i32 1"   --->   Operation 38 'alloca' 'mux_case_2392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_2599 = alloca i32 1"   --->   Operation 39 'alloca' 'mux_case_2599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_2106 = alloca i32 1"   --->   Operation 40 'alloca' 'mux_case_2106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_4113 = alloca i32 1"   --->   Operation 41 'alloca' 'mux_case_4113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_6120 = alloca i32 1"   --->   Operation 42 'alloca' 'mux_case_6120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_8127 = alloca i32 1"   --->   Operation 43 'alloca' 'mux_case_8127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_10134 = alloca i32 1"   --->   Operation 44 'alloca' 'mux_case_10134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_12141 = alloca i32 1"   --->   Operation 45 'alloca' 'mux_case_12141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_14148 = alloca i32 1"   --->   Operation 46 'alloca' 'mux_case_14148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_16155 = alloca i32 1"   --->   Operation 47 'alloca' 'mux_case_16155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_18162 = alloca i32 1"   --->   Operation 48 'alloca' 'mux_case_18162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_20169 = alloca i32 1"   --->   Operation 49 'alloca' 'mux_case_20169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_22176 = alloca i32 1"   --->   Operation 50 'alloca' 'mux_case_22176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_24183 = alloca i32 1"   --->   Operation 51 'alloca' 'mux_case_24183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_26190 = alloca i32 1"   --->   Operation 52 'alloca' 'mux_case_26190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 53 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%out_img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_img"   --->   Operation 54 'read' 'out_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%inp_img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inp_img"   --->   Operation 55 'read' 'inp_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_114_loc = alloca i64 1"   --->   Operation 56 'alloca' 'mux_case_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_321_loc = alloca i64 1"   --->   Operation 57 'alloca' 'mux_case_321_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_528_loc = alloca i64 1"   --->   Operation 58 'alloca' 'mux_case_528_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_735_loc = alloca i64 1"   --->   Operation 59 'alloca' 'mux_case_735_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_942_loc = alloca i64 1"   --->   Operation 60 'alloca' 'mux_case_942_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_1149_loc = alloca i64 1"   --->   Operation 61 'alloca' 'mux_case_1149_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_1356_loc = alloca i64 1"   --->   Operation 62 'alloca' 'mux_case_1356_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_1563_loc = alloca i64 1"   --->   Operation 63 'alloca' 'mux_case_1563_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_1770_loc = alloca i64 1"   --->   Operation 64 'alloca' 'mux_case_1770_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_1977_loc = alloca i64 1"   --->   Operation 65 'alloca' 'mux_case_1977_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_2184_loc = alloca i64 1"   --->   Operation 66 'alloca' 'mux_case_2184_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_2391_loc = alloca i64 1"   --->   Operation 67 'alloca' 'mux_case_2391_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_2598_loc = alloca i64 1"   --->   Operation 68 'alloca' 'mux_case_2598_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_2105_loc = alloca i64 1"   --->   Operation 69 'alloca' 'mux_case_2105_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_4112_loc = alloca i64 1"   --->   Operation 70 'alloca' 'mux_case_4112_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_6119_loc = alloca i64 1"   --->   Operation 71 'alloca' 'mux_case_6119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_8126_loc = alloca i64 1"   --->   Operation 72 'alloca' 'mux_case_8126_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_10133_loc = alloca i64 1"   --->   Operation 73 'alloca' 'mux_case_10133_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_12140_loc = alloca i64 1"   --->   Operation 74 'alloca' 'mux_case_12140_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_14147_loc = alloca i64 1"   --->   Operation 75 'alloca' 'mux_case_14147_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_16154_loc = alloca i64 1"   --->   Operation 76 'alloca' 'mux_case_16154_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_18161_loc = alloca i64 1"   --->   Operation 77 'alloca' 'mux_case_18161_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_20168_loc = alloca i64 1"   --->   Operation 78 'alloca' 'mux_case_20168_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_22175_loc = alloca i64 1"   --->   Operation 79 'alloca' 'mux_case_22175_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_24182_loc = alloca i64 1"   --->   Operation 80 'alloca' 'mux_case_24182_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_26189_loc = alloca i64 1"   --->   Operation 81 'alloca' 'mux_case_26189_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 82 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_img_read, i32 2, i32 63" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 83 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 0, i9 %c" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 84 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %phi_mul"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln0 = store i20 0, i20 %phi_mul16"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln25 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 87 'spectopmodule' 'spectopmodule_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 290400, void @empty_0, void @empty_1, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inp_img, void @empty_2, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inp_img, void @empty_6, i32 4294967295, i32 4294967295, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_img, void @empty_2, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_img, void @empty_6, i32 4294967295, i32 4294967295, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i62 %trunc_ln" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 95 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln51" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 96 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (7.30ns)   --->   "%empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 43264" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 97 'writereq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 98 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%phi_mul16_load = load i20 %phi_mul16" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 99 'load' 'phi_mul16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%phi_mul_load = load i18 %phi_mul" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 100 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%c_1 = load i9 %c" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 101 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.89ns)   --->   "%add_ln51_1 = add i20 %phi_mul16_load, i20 2916" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 102 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.87ns)   --->   "%add_ln51_2 = add i18 %phi_mul_load, i18 729" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 103 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i9 %c_1, i9 256" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 104 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.77ns)   --->   "%add_ln51 = add i9 %c_1, i9 1" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 105 'add' 'add_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %L3.split, void %for.end270" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 106 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_cast10 = zext i20 %phi_mul16_load" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 107 'zext' 'p_cast10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.08ns)   --->   "%empty_41 = add i64 %p_cast10, i64 %inp_img_read" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 108 'add' 'empty_41' <Predicate = (!icmp_ln51)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_41, i32 2, i32 63" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 109 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 %add_ln51, i9 %c" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 110 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_3 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln51 = store i18 %add_ln51_2, i18 %phi_mul" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 111 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_3 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln51 = store i20 %add_ln51_1, i20 %phi_mul16" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 112 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i62 %trunc_ln1" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 113 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln57" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 114 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [8/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 27" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 115 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 116 [7/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 27" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 116 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 117 [6/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 27" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 117 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 118 [5/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 27" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 118 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 119 [4/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 27" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 119 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 120 [3/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 27" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 120 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 121 [2/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 27" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 121 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 122 [1/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 27" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 122 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%mux_case_115_load = load i32 %mux_case_115"   --->   Operation 123 'load' 'mux_case_115_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%mux_case_322_load = load i32 %mux_case_322"   --->   Operation 124 'load' 'mux_case_322_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%mux_case_529_load = load i32 %mux_case_529"   --->   Operation 125 'load' 'mux_case_529_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%mux_case_736_load = load i32 %mux_case_736"   --->   Operation 126 'load' 'mux_case_736_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%mux_case_943_load = load i32 %mux_case_943"   --->   Operation 127 'load' 'mux_case_943_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%mux_case_1150_load = load i32 %mux_case_1150"   --->   Operation 128 'load' 'mux_case_1150_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%mux_case_1357_load = load i32 %mux_case_1357"   --->   Operation 129 'load' 'mux_case_1357_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%mux_case_1564_load = load i32 %mux_case_1564"   --->   Operation 130 'load' 'mux_case_1564_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%mux_case_1771_load = load i32 %mux_case_1771"   --->   Operation 131 'load' 'mux_case_1771_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%mux_case_1978_load = load i32 %mux_case_1978"   --->   Operation 132 'load' 'mux_case_1978_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%mux_case_2185_load = load i32 %mux_case_2185"   --->   Operation 133 'load' 'mux_case_2185_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_2392_load = load i32 %mux_case_2392"   --->   Operation 134 'load' 'mux_case_2392_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%mux_case_2599_load = load i32 %mux_case_2599"   --->   Operation 135 'load' 'mux_case_2599_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%mux_case_2106_load = load i32 %mux_case_2106"   --->   Operation 136 'load' 'mux_case_2106_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%mux_case_4113_load = load i32 %mux_case_4113"   --->   Operation 137 'load' 'mux_case_4113_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%mux_case_6120_load = load i32 %mux_case_6120"   --->   Operation 138 'load' 'mux_case_6120_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%mux_case_8127_load = load i32 %mux_case_8127"   --->   Operation 139 'load' 'mux_case_8127_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%mux_case_10134_load = load i32 %mux_case_10134"   --->   Operation 140 'load' 'mux_case_10134_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%mux_case_12141_load = load i32 %mux_case_12141"   --->   Operation 141 'load' 'mux_case_12141_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_14148_load = load i32 %mux_case_14148"   --->   Operation 142 'load' 'mux_case_14148_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_16155_load = load i32 %mux_case_16155"   --->   Operation 143 'load' 'mux_case_16155_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_18162_load = load i32 %mux_case_18162"   --->   Operation 144 'load' 'mux_case_18162_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_20169_load = load i32 %mux_case_20169"   --->   Operation 145 'load' 'mux_case_20169_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_22176_load = load i32 %mux_case_22176"   --->   Operation 146 'load' 'mux_case_22176_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_24183_load = load i32 %mux_case_24183"   --->   Operation 147 'load' 'mux_case_24183_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%mux_case_26190_load = load i32 %mux_case_26190"   --->   Operation 148 'load' 'mux_case_26190_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_39"   --->   Operation 149 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [2/2] (0.42ns)   --->   "%call_ln57 = call void @pool2_Pipeline_L4, i32 %p_load, i32 %mux_case_26190_load, i32 %mux_case_24183_load, i32 %mux_case_22176_load, i32 %mux_case_20169_load, i32 %mux_case_18162_load, i32 %mux_case_16155_load, i32 %mux_case_14148_load, i32 %mux_case_12141_load, i32 %mux_case_10134_load, i32 %mux_case_8127_load, i32 %mux_case_6120_load, i32 %mux_case_4113_load, i32 %mux_case_2106_load, i32 %mux_case_2599_load, i32 %mux_case_2392_load, i32 %mux_case_2185_load, i32 %mux_case_1978_load, i32 %mux_case_1771_load, i32 %mux_case_1564_load, i32 %mux_case_1357_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i32 %gmem, i62 %trunc_ln1, i32 %p_loc, i32 %mux_case_26189_loc, i32 %mux_case_24182_loc, i32 %mux_case_22175_loc, i32 %mux_case_20168_loc, i32 %mux_case_18161_loc, i32 %mux_case_16154_loc, i32 %mux_case_14147_loc, i32 %mux_case_12140_loc, i32 %mux_case_10133_loc, i32 %mux_case_8126_loc, i32 %mux_case_6119_loc, i32 %mux_case_4112_loc, i32 %mux_case_2105_loc, i32 %mux_case_2598_loc, i32 %mux_case_2391_loc, i32 %mux_case_2184_loc, i32 %mux_case_1977_loc, i32 %mux_case_1770_loc, i32 %mux_case_1563_loc, i32 %mux_case_1356_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 150 'call' 'call_ln57' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%p_load29 = load i32 %empty"   --->   Operation 151 'load' 'p_load29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%p_load28 = load i32 %empty_37"   --->   Operation 152 'load' 'p_load28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%p_load27 = load i32 %empty_38"   --->   Operation 153 'load' 'p_load27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/2] (0.00ns)   --->   "%call_ln57 = call void @pool2_Pipeline_L4, i32 %p_load, i32 %mux_case_26190_load, i32 %mux_case_24183_load, i32 %mux_case_22176_load, i32 %mux_case_20169_load, i32 %mux_case_18162_load, i32 %mux_case_16155_load, i32 %mux_case_14148_load, i32 %mux_case_12141_load, i32 %mux_case_10134_load, i32 %mux_case_8127_load, i32 %mux_case_6120_load, i32 %mux_case_4113_load, i32 %mux_case_2106_load, i32 %mux_case_2599_load, i32 %mux_case_2392_load, i32 %mux_case_2185_load, i32 %mux_case_1978_load, i32 %mux_case_1771_load, i32 %mux_case_1564_load, i32 %mux_case_1357_load, i32 %mux_case_1150_load, i32 %mux_case_943_load, i32 %mux_case_736_load, i32 %mux_case_529_load, i32 %mux_case_322_load, i32 %mux_case_115_load, i32 %gmem, i62 %trunc_ln1, i32 %p_loc, i32 %mux_case_26189_loc, i32 %mux_case_24182_loc, i32 %mux_case_22175_loc, i32 %mux_case_20168_loc, i32 %mux_case_18161_loc, i32 %mux_case_16154_loc, i32 %mux_case_14147_loc, i32 %mux_case_12140_loc, i32 %mux_case_10133_loc, i32 %mux_case_8126_loc, i32 %mux_case_6119_loc, i32 %mux_case_4112_loc, i32 %mux_case_2105_loc, i32 %mux_case_2598_loc, i32 %mux_case_2391_loc, i32 %mux_case_2184_loc, i32 %mux_case_1977_loc, i32 %mux_case_1770_loc, i32 %mux_case_1563_loc, i32 %mux_case_1356_loc, i32 %mux_case_1149_loc, i32 %mux_case_942_loc, i32 %mux_case_735_loc, i32 %mux_case_528_loc, i32 %mux_case_321_loc, i32 %mux_case_114_loc" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57]   --->   Operation 154 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 1.95>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 155 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%mux_case_26189_loc_load = load i32 %mux_case_26189_loc"   --->   Operation 156 'load' 'mux_case_26189_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%mux_case_24182_loc_load = load i32 %mux_case_24182_loc"   --->   Operation 157 'load' 'mux_case_24182_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%mux_case_22175_loc_load = load i32 %mux_case_22175_loc"   --->   Operation 158 'load' 'mux_case_22175_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%mux_case_20168_loc_load = load i32 %mux_case_20168_loc"   --->   Operation 159 'load' 'mux_case_20168_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%mux_case_18161_loc_load = load i32 %mux_case_18161_loc"   --->   Operation 160 'load' 'mux_case_18161_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%mux_case_16154_loc_load = load i32 %mux_case_16154_loc"   --->   Operation 161 'load' 'mux_case_16154_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%mux_case_14147_loc_load = load i32 %mux_case_14147_loc"   --->   Operation 162 'load' 'mux_case_14147_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%mux_case_12140_loc_load = load i32 %mux_case_12140_loc"   --->   Operation 163 'load' 'mux_case_12140_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%mux_case_10133_loc_load = load i32 %mux_case_10133_loc"   --->   Operation 164 'load' 'mux_case_10133_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%mux_case_8126_loc_load = load i32 %mux_case_8126_loc"   --->   Operation 165 'load' 'mux_case_8126_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%mux_case_6119_loc_load = load i32 %mux_case_6119_loc"   --->   Operation 166 'load' 'mux_case_6119_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%mux_case_4112_loc_load = load i32 %mux_case_4112_loc"   --->   Operation 167 'load' 'mux_case_4112_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%mux_case_2105_loc_load = load i32 %mux_case_2105_loc"   --->   Operation 168 'load' 'mux_case_2105_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%mux_case_2598_loc_load = load i32 %mux_case_2598_loc"   --->   Operation 169 'load' 'mux_case_2598_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%mux_case_2391_loc_load = load i32 %mux_case_2391_loc"   --->   Operation 170 'load' 'mux_case_2391_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%mux_case_2184_loc_load = load i32 %mux_case_2184_loc"   --->   Operation 171 'load' 'mux_case_2184_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%mux_case_1977_loc_load = load i32 %mux_case_1977_loc"   --->   Operation 172 'load' 'mux_case_1977_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%mux_case_1770_loc_load = load i32 %mux_case_1770_loc"   --->   Operation 173 'load' 'mux_case_1770_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%mux_case_1563_loc_load = load i32 %mux_case_1563_loc"   --->   Operation 174 'load' 'mux_case_1563_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%mux_case_1356_loc_load = load i32 %mux_case_1356_loc"   --->   Operation 175 'load' 'mux_case_1356_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%mux_case_1149_loc_load = load i32 %mux_case_1149_loc"   --->   Operation 176 'load' 'mux_case_1149_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%mux_case_942_loc_load = load i32 %mux_case_942_loc"   --->   Operation 177 'load' 'mux_case_942_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%mux_case_735_loc_load = load i32 %mux_case_735_loc"   --->   Operation 178 'load' 'mux_case_735_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%mux_case_528_loc_load = load i32 %mux_case_528_loc"   --->   Operation 179 'load' 'mux_case_528_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%mux_case_321_loc_load = load i32 %mux_case_321_loc"   --->   Operation 180 'load' 'mux_case_321_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%mux_case_114_loc_load = load i32 %mux_case_114_loc"   --->   Operation 181 'load' 'mux_case_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [2/2] (1.95ns)   --->   "%call_ln51 = call void @pool2_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_26189_loc_load, i32 %mux_case_24182_loc_load, i32 %mux_case_22175_loc_load, i32 %mux_case_20168_loc_load, i32 %mux_case_18161_loc_load, i32 %mux_case_16154_loc_load, i32 %mux_case_14147_loc_load, i32 %mux_case_12140_loc_load, i32 %mux_case_10133_loc_load, i32 %mux_case_8126_loc_load, i32 %mux_case_6119_loc_load, i32 %mux_case_4112_loc_load, i32 %mux_case_2105_loc_load, i32 %mux_case_2598_loc_load, i32 %mux_case_2391_loc_load, i32 %mux_case_2184_loc_load, i32 %mux_case_1977_loc_load, i32 %mux_case_1770_loc_load, i32 %mux_case_1563_loc_load, i32 %mux_case_1356_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i32 %p_load27, i32 %p_load28, i32 %p_load29, i32 %gmem, i62 %trunc_ln, i18 %phi_mul_load, i64 %inp_img_read, i32 %empty_39, i32 %mux_case_26190, i32 %mux_case_24183, i32 %mux_case_22176, i32 %mux_case_20169, i32 %mux_case_18162, i32 %mux_case_16155, i32 %mux_case_14148, i32 %mux_case_12141, i32 %mux_case_10134, i32 %mux_case_8127, i32 %mux_case_6120, i32 %mux_case_4113, i32 %mux_case_2106, i32 %mux_case_2599, i32 %mux_case_2392, i32 %mux_case_2185, i32 %mux_case_1978, i32 %mux_case_1771, i32 %mux_case_1564, i32 %mux_case_1357, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_38, i32 %empty_37, i32 %empty" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 182 'call' 'call_ln51' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 184 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln51 = call void @pool2_Pipeline_L5_L6, i32 %p_loc_load, i32 %mux_case_26189_loc_load, i32 %mux_case_24182_loc_load, i32 %mux_case_22175_loc_load, i32 %mux_case_20168_loc_load, i32 %mux_case_18161_loc_load, i32 %mux_case_16154_loc_load, i32 %mux_case_14147_loc_load, i32 %mux_case_12140_loc_load, i32 %mux_case_10133_loc_load, i32 %mux_case_8126_loc_load, i32 %mux_case_6119_loc_load, i32 %mux_case_4112_loc_load, i32 %mux_case_2105_loc_load, i32 %mux_case_2598_loc_load, i32 %mux_case_2391_loc_load, i32 %mux_case_2184_loc_load, i32 %mux_case_1977_loc_load, i32 %mux_case_1770_loc_load, i32 %mux_case_1563_loc_load, i32 %mux_case_1356_loc_load, i32 %mux_case_1149_loc_load, i32 %mux_case_942_loc_load, i32 %mux_case_735_loc_load, i32 %mux_case_528_loc_load, i32 %mux_case_321_loc_load, i32 %mux_case_114_loc_load, i32 %p_load27, i32 %p_load28, i32 %p_load29, i32 %gmem, i62 %trunc_ln, i18 %phi_mul_load, i64 %inp_img_read, i32 %empty_39, i32 %mux_case_26190, i32 %mux_case_24183, i32 %mux_case_22176, i32 %mux_case_20169, i32 %mux_case_18162, i32 %mux_case_16155, i32 %mux_case_14148, i32 %mux_case_12141, i32 %mux_case_10134, i32 %mux_case_8127, i32 %mux_case_6120, i32 %mux_case_4113, i32 %mux_case_2106, i32 %mux_case_2599, i32 %mux_case_2392, i32 %mux_case_2185, i32 %mux_case_1978, i32 %mux_case_1771, i32 %mux_case_1564, i32 %mux_case_1357, i32 %mux_case_1150, i32 %mux_case_943, i32 %mux_case_736, i32 %mux_case_529, i32 %mux_case_322, i32 %mux_case_115, i32 %empty_38, i32 %empty_37, i32 %empty" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 185 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln51 = br void %L3" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51]   --->   Operation 186 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 7.30>
ST_16 : Operation 187 [5/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:167]   --->   Operation 187 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 4> <Delay = 7.30>
ST_17 : Operation 188 [4/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:167]   --->   Operation 188 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 5> <Delay = 7.30>
ST_18 : Operation 189 [3/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:167]   --->   Operation 189 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 6> <Delay = 7.30>
ST_19 : Operation 190 [2/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:167]   --->   Operation 190 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 7> <Delay = 7.30>
ST_20 : Operation 191 [1/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:167]   --->   Operation 191 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:167]   --->   Operation 192 'ret' 'ret_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inp_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul16               (alloca           ) [ 011111111111111100000]
phi_mul                 (alloca           ) [ 011111111111111100000]
empty                   (alloca           ) [ 001111111111111100000]
empty_37                (alloca           ) [ 001111111111111100000]
empty_38                (alloca           ) [ 001111111111111100000]
c                       (alloca           ) [ 011111111111111100000]
mux_case_115            (alloca           ) [ 001111111111111100000]
mux_case_322            (alloca           ) [ 001111111111111100000]
mux_case_529            (alloca           ) [ 001111111111111100000]
mux_case_736            (alloca           ) [ 001111111111111100000]
mux_case_943            (alloca           ) [ 001111111111111100000]
mux_case_1150           (alloca           ) [ 001111111111111100000]
mux_case_1357           (alloca           ) [ 001111111111111100000]
mux_case_1564           (alloca           ) [ 001111111111111100000]
mux_case_1771           (alloca           ) [ 001111111111111100000]
mux_case_1978           (alloca           ) [ 001111111111111100000]
mux_case_2185           (alloca           ) [ 001111111111111100000]
mux_case_2392           (alloca           ) [ 001111111111111100000]
mux_case_2599           (alloca           ) [ 001111111111111100000]
mux_case_2106           (alloca           ) [ 001111111111111100000]
mux_case_4113           (alloca           ) [ 001111111111111100000]
mux_case_6120           (alloca           ) [ 001111111111111100000]
mux_case_8127           (alloca           ) [ 001111111111111100000]
mux_case_10134          (alloca           ) [ 001111111111111100000]
mux_case_12141          (alloca           ) [ 001111111111111100000]
mux_case_14148          (alloca           ) [ 001111111111111100000]
mux_case_16155          (alloca           ) [ 001111111111111100000]
mux_case_18162          (alloca           ) [ 001111111111111100000]
mux_case_20169          (alloca           ) [ 001111111111111100000]
mux_case_22176          (alloca           ) [ 001111111111111100000]
mux_case_24183          (alloca           ) [ 001111111111111100000]
mux_case_26190          (alloca           ) [ 001111111111111100000]
empty_39                (alloca           ) [ 001111111111111100000]
out_img_read            (read             ) [ 000000000000000000000]
inp_img_read            (read             ) [ 001111111111111100000]
mux_case_114_loc        (alloca           ) [ 001111111111111100000]
mux_case_321_loc        (alloca           ) [ 001111111111111100000]
mux_case_528_loc        (alloca           ) [ 001111111111111100000]
mux_case_735_loc        (alloca           ) [ 001111111111111100000]
mux_case_942_loc        (alloca           ) [ 001111111111111100000]
mux_case_1149_loc       (alloca           ) [ 001111111111111100000]
mux_case_1356_loc       (alloca           ) [ 001111111111111100000]
mux_case_1563_loc       (alloca           ) [ 001111111111111100000]
mux_case_1770_loc       (alloca           ) [ 001111111111111100000]
mux_case_1977_loc       (alloca           ) [ 001111111111111100000]
mux_case_2184_loc       (alloca           ) [ 001111111111111100000]
mux_case_2391_loc       (alloca           ) [ 001111111111111100000]
mux_case_2598_loc       (alloca           ) [ 001111111111111100000]
mux_case_2105_loc       (alloca           ) [ 001111111111111100000]
mux_case_4112_loc       (alloca           ) [ 001111111111111100000]
mux_case_6119_loc       (alloca           ) [ 001111111111111100000]
mux_case_8126_loc       (alloca           ) [ 001111111111111100000]
mux_case_10133_loc      (alloca           ) [ 001111111111111100000]
mux_case_12140_loc      (alloca           ) [ 001111111111111100000]
mux_case_14147_loc      (alloca           ) [ 001111111111111100000]
mux_case_16154_loc      (alloca           ) [ 001111111111111100000]
mux_case_18161_loc      (alloca           ) [ 001111111111111100000]
mux_case_20168_loc      (alloca           ) [ 001111111111111100000]
mux_case_22175_loc      (alloca           ) [ 001111111111111100000]
mux_case_24182_loc      (alloca           ) [ 001111111111111100000]
mux_case_26189_loc      (alloca           ) [ 001111111111111100000]
p_loc                   (alloca           ) [ 001111111111111100000]
trunc_ln                (partselect       ) [ 001111111111111100000]
store_ln51              (store            ) [ 000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000]
spectopmodule_ln25      (spectopmodule    ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
sext_ln51               (sext             ) [ 000000000000000000000]
gmem_addr               (getelementptr    ) [ 000111111111111111111]
empty_40                (writereq         ) [ 000000000000000000000]
br_ln51                 (br               ) [ 000000000000000000000]
phi_mul16_load          (load             ) [ 000000000000000000000]
phi_mul_load            (load             ) [ 000011111111111100000]
c_1                     (load             ) [ 000000000000000000000]
add_ln51_1              (add              ) [ 000000000000000000000]
add_ln51_2              (add              ) [ 000000000000000000000]
icmp_ln51               (icmp             ) [ 000111111111111100000]
add_ln51                (add              ) [ 000000000000000000000]
br_ln51                 (br               ) [ 000000000000000000000]
p_cast10                (zext             ) [ 000000000000000000000]
empty_41                (add              ) [ 000000000000000000000]
trunc_ln1               (partselect       ) [ 000011111111110000000]
store_ln51              (store            ) [ 000000000000000000000]
store_ln51              (store            ) [ 000000000000000000000]
store_ln51              (store            ) [ 000000000000000000000]
sext_ln57               (sext             ) [ 000000000000000000000]
gmem_addr_1             (getelementptr    ) [ 000001111111000000000]
empty_42                (readreq          ) [ 000000000000000000000]
mux_case_115_load       (load             ) [ 000000000000010000000]
mux_case_322_load       (load             ) [ 000000000000010000000]
mux_case_529_load       (load             ) [ 000000000000010000000]
mux_case_736_load       (load             ) [ 000000000000010000000]
mux_case_943_load       (load             ) [ 000000000000010000000]
mux_case_1150_load      (load             ) [ 000000000000010000000]
mux_case_1357_load      (load             ) [ 000000000000010000000]
mux_case_1564_load      (load             ) [ 000000000000010000000]
mux_case_1771_load      (load             ) [ 000000000000010000000]
mux_case_1978_load      (load             ) [ 000000000000010000000]
mux_case_2185_load      (load             ) [ 000000000000010000000]
mux_case_2392_load      (load             ) [ 000000000000010000000]
mux_case_2599_load      (load             ) [ 000000000000010000000]
mux_case_2106_load      (load             ) [ 000000000000010000000]
mux_case_4113_load      (load             ) [ 000000000000010000000]
mux_case_6120_load      (load             ) [ 000000000000010000000]
mux_case_8127_load      (load             ) [ 000000000000010000000]
mux_case_10134_load     (load             ) [ 000000000000010000000]
mux_case_12141_load     (load             ) [ 000000000000010000000]
mux_case_14148_load     (load             ) [ 000000000000010000000]
mux_case_16155_load     (load             ) [ 000000000000010000000]
mux_case_18162_load     (load             ) [ 000000000000010000000]
mux_case_20169_load     (load             ) [ 000000000000010000000]
mux_case_22176_load     (load             ) [ 000000000000010000000]
mux_case_24183_load     (load             ) [ 000000000000010000000]
mux_case_26190_load     (load             ) [ 000000000000010000000]
p_load                  (load             ) [ 000000000000010000000]
p_load29                (load             ) [ 000000000000001100000]
p_load28                (load             ) [ 000000000000001100000]
p_load27                (load             ) [ 000000000000001100000]
call_ln57               (call             ) [ 000000000000000000000]
p_loc_load              (load             ) [ 000000000000000100000]
mux_case_26189_loc_load (load             ) [ 000000000000000100000]
mux_case_24182_loc_load (load             ) [ 000000000000000100000]
mux_case_22175_loc_load (load             ) [ 000000000000000100000]
mux_case_20168_loc_load (load             ) [ 000000000000000100000]
mux_case_18161_loc_load (load             ) [ 000000000000000100000]
mux_case_16154_loc_load (load             ) [ 000000000000000100000]
mux_case_14147_loc_load (load             ) [ 000000000000000100000]
mux_case_12140_loc_load (load             ) [ 000000000000000100000]
mux_case_10133_loc_load (load             ) [ 000000000000000100000]
mux_case_8126_loc_load  (load             ) [ 000000000000000100000]
mux_case_6119_loc_load  (load             ) [ 000000000000000100000]
mux_case_4112_loc_load  (load             ) [ 000000000000000100000]
mux_case_2105_loc_load  (load             ) [ 000000000000000100000]
mux_case_2598_loc_load  (load             ) [ 000000000000000100000]
mux_case_2391_loc_load  (load             ) [ 000000000000000100000]
mux_case_2184_loc_load  (load             ) [ 000000000000000100000]
mux_case_1977_loc_load  (load             ) [ 000000000000000100000]
mux_case_1770_loc_load  (load             ) [ 000000000000000100000]
mux_case_1563_loc_load  (load             ) [ 000000000000000100000]
mux_case_1356_loc_load  (load             ) [ 000000000000000100000]
mux_case_1149_loc_load  (load             ) [ 000000000000000100000]
mux_case_942_loc_load   (load             ) [ 000000000000000100000]
mux_case_735_loc_load   (load             ) [ 000000000000000100000]
mux_case_528_loc_load   (load             ) [ 000000000000000100000]
mux_case_321_loc_load   (load             ) [ 000000000000000100000]
mux_case_114_loc_load   (load             ) [ 000000000000000100000]
speclooptripcount_ln51  (speclooptripcount) [ 000000000000000000000]
specloopname_ln51       (specloopname     ) [ 000000000000000000000]
call_ln51               (call             ) [ 000000000000000000000]
br_ln51                 (br               ) [ 000000000000000000000]
empty_43                (writeresp        ) [ 000000000000000000000]
ret_ln167               (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_img"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_img">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_img"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_Pipeline_L4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_Pipeline_L5_L6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="phi_mul16_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul16/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="phi_mul_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_37_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_37/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_38_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mux_case_115_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_115/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mux_case_322_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_322/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mux_case_529_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_529/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mux_case_736_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_736/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mux_case_943_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_943/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mux_case_1150_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1150/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mux_case_1357_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1357/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mux_case_1564_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1564/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mux_case_1771_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1771/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mux_case_1978_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1978/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mux_case_2185_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_2185/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mux_case_2392_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_2392/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mux_case_2599_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_2599/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mux_case_2106_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_2106/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mux_case_4113_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_4113/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mux_case_6120_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_6120/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mux_case_8127_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_8127/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mux_case_10134_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_10134/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mux_case_12141_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_12141/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mux_case_14148_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_14148/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mux_case_16155_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_16155/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mux_case_18162_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_18162/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mux_case_20169_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_20169/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mux_case_22176_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_22176/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mux_case_24183_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_24183/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mux_case_26190_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_26190/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_39_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_39/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mux_case_114_loc_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_114_loc/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mux_case_321_loc_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_321_loc/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mux_case_528_loc_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_528_loc/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mux_case_735_loc_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_735_loc/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mux_case_942_loc_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_942_loc/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="mux_case_1149_loc_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1149_loc/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mux_case_1356_loc_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1356_loc/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mux_case_1563_loc_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1563_loc/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mux_case_1770_loc_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1770_loc/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mux_case_1977_loc_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_1977_loc/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mux_case_2184_loc_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_2184_loc/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mux_case_2391_loc_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_2391_loc/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mux_case_2598_loc_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_2598_loc/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mux_case_2105_loc_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_2105_loc/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mux_case_4112_loc_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_4112_loc/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mux_case_6119_loc_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_6119_loc/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mux_case_8126_loc_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_8126_loc/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mux_case_10133_loc_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_10133_loc/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="mux_case_12140_loc_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_12140_loc/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mux_case_14147_loc_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_14147_loc/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="mux_case_16154_loc_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_16154_loc/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mux_case_18161_loc_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_18161_loc/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mux_case_20168_loc_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_20168_loc/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="mux_case_22175_loc_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_22175_loc/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mux_case_24182_loc_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_24182_loc/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mux_case_26189_loc_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mux_case_26189_loc/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_loc_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="out_img_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_img_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="inp_img_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inp_img_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_writeresp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="17" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_40/2 empty_43/16 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_readreq_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_42/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_pool2_Pipeline_L4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="0" index="3" bw="32" slack="0"/>
<pin id="364" dir="0" index="4" bw="32" slack="0"/>
<pin id="365" dir="0" index="5" bw="32" slack="0"/>
<pin id="366" dir="0" index="6" bw="32" slack="0"/>
<pin id="367" dir="0" index="7" bw="32" slack="0"/>
<pin id="368" dir="0" index="8" bw="32" slack="0"/>
<pin id="369" dir="0" index="9" bw="32" slack="0"/>
<pin id="370" dir="0" index="10" bw="32" slack="0"/>
<pin id="371" dir="0" index="11" bw="32" slack="0"/>
<pin id="372" dir="0" index="12" bw="32" slack="0"/>
<pin id="373" dir="0" index="13" bw="32" slack="0"/>
<pin id="374" dir="0" index="14" bw="32" slack="0"/>
<pin id="375" dir="0" index="15" bw="32" slack="0"/>
<pin id="376" dir="0" index="16" bw="32" slack="0"/>
<pin id="377" dir="0" index="17" bw="32" slack="0"/>
<pin id="378" dir="0" index="18" bw="32" slack="0"/>
<pin id="379" dir="0" index="19" bw="32" slack="0"/>
<pin id="380" dir="0" index="20" bw="32" slack="0"/>
<pin id="381" dir="0" index="21" bw="32" slack="0"/>
<pin id="382" dir="0" index="22" bw="32" slack="0"/>
<pin id="383" dir="0" index="23" bw="32" slack="0"/>
<pin id="384" dir="0" index="24" bw="32" slack="0"/>
<pin id="385" dir="0" index="25" bw="32" slack="0"/>
<pin id="386" dir="0" index="26" bw="32" slack="0"/>
<pin id="387" dir="0" index="27" bw="32" slack="0"/>
<pin id="388" dir="0" index="28" bw="32" slack="0"/>
<pin id="389" dir="0" index="29" bw="62" slack="9"/>
<pin id="390" dir="0" index="30" bw="32" slack="11"/>
<pin id="391" dir="0" index="31" bw="32" slack="11"/>
<pin id="392" dir="0" index="32" bw="32" slack="11"/>
<pin id="393" dir="0" index="33" bw="32" slack="11"/>
<pin id="394" dir="0" index="34" bw="32" slack="11"/>
<pin id="395" dir="0" index="35" bw="32" slack="11"/>
<pin id="396" dir="0" index="36" bw="32" slack="11"/>
<pin id="397" dir="0" index="37" bw="32" slack="11"/>
<pin id="398" dir="0" index="38" bw="32" slack="11"/>
<pin id="399" dir="0" index="39" bw="32" slack="11"/>
<pin id="400" dir="0" index="40" bw="32" slack="11"/>
<pin id="401" dir="0" index="41" bw="32" slack="11"/>
<pin id="402" dir="0" index="42" bw="32" slack="11"/>
<pin id="403" dir="0" index="43" bw="32" slack="11"/>
<pin id="404" dir="0" index="44" bw="32" slack="11"/>
<pin id="405" dir="0" index="45" bw="32" slack="11"/>
<pin id="406" dir="0" index="46" bw="32" slack="11"/>
<pin id="407" dir="0" index="47" bw="32" slack="11"/>
<pin id="408" dir="0" index="48" bw="32" slack="11"/>
<pin id="409" dir="0" index="49" bw="32" slack="11"/>
<pin id="410" dir="0" index="50" bw="32" slack="11"/>
<pin id="411" dir="0" index="51" bw="32" slack="11"/>
<pin id="412" dir="0" index="52" bw="32" slack="11"/>
<pin id="413" dir="0" index="53" bw="32" slack="11"/>
<pin id="414" dir="0" index="54" bw="32" slack="11"/>
<pin id="415" dir="0" index="55" bw="32" slack="11"/>
<pin id="416" dir="0" index="56" bw="32" slack="11"/>
<pin id="417" dir="1" index="57" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/12 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_pool2_Pipeline_L5_L6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="0" index="3" bw="32" slack="0"/>
<pin id="425" dir="0" index="4" bw="32" slack="0"/>
<pin id="426" dir="0" index="5" bw="32" slack="0"/>
<pin id="427" dir="0" index="6" bw="32" slack="0"/>
<pin id="428" dir="0" index="7" bw="32" slack="0"/>
<pin id="429" dir="0" index="8" bw="32" slack="0"/>
<pin id="430" dir="0" index="9" bw="32" slack="0"/>
<pin id="431" dir="0" index="10" bw="32" slack="0"/>
<pin id="432" dir="0" index="11" bw="32" slack="0"/>
<pin id="433" dir="0" index="12" bw="32" slack="0"/>
<pin id="434" dir="0" index="13" bw="32" slack="0"/>
<pin id="435" dir="0" index="14" bw="32" slack="0"/>
<pin id="436" dir="0" index="15" bw="32" slack="0"/>
<pin id="437" dir="0" index="16" bw="32" slack="0"/>
<pin id="438" dir="0" index="17" bw="32" slack="0"/>
<pin id="439" dir="0" index="18" bw="32" slack="0"/>
<pin id="440" dir="0" index="19" bw="32" slack="0"/>
<pin id="441" dir="0" index="20" bw="32" slack="0"/>
<pin id="442" dir="0" index="21" bw="32" slack="0"/>
<pin id="443" dir="0" index="22" bw="32" slack="0"/>
<pin id="444" dir="0" index="23" bw="32" slack="0"/>
<pin id="445" dir="0" index="24" bw="32" slack="0"/>
<pin id="446" dir="0" index="25" bw="32" slack="0"/>
<pin id="447" dir="0" index="26" bw="32" slack="0"/>
<pin id="448" dir="0" index="27" bw="32" slack="0"/>
<pin id="449" dir="0" index="28" bw="32" slack="2"/>
<pin id="450" dir="0" index="29" bw="32" slack="2"/>
<pin id="451" dir="0" index="30" bw="32" slack="2"/>
<pin id="452" dir="0" index="31" bw="32" slack="0"/>
<pin id="453" dir="0" index="32" bw="62" slack="13"/>
<pin id="454" dir="0" index="33" bw="18" slack="11"/>
<pin id="455" dir="0" index="34" bw="64" slack="13"/>
<pin id="456" dir="0" index="35" bw="32" slack="13"/>
<pin id="457" dir="0" index="36" bw="32" slack="13"/>
<pin id="458" dir="0" index="37" bw="32" slack="13"/>
<pin id="459" dir="0" index="38" bw="32" slack="13"/>
<pin id="460" dir="0" index="39" bw="32" slack="13"/>
<pin id="461" dir="0" index="40" bw="32" slack="13"/>
<pin id="462" dir="0" index="41" bw="32" slack="13"/>
<pin id="463" dir="0" index="42" bw="32" slack="13"/>
<pin id="464" dir="0" index="43" bw="32" slack="13"/>
<pin id="465" dir="0" index="44" bw="32" slack="13"/>
<pin id="466" dir="0" index="45" bw="32" slack="13"/>
<pin id="467" dir="0" index="46" bw="32" slack="13"/>
<pin id="468" dir="0" index="47" bw="32" slack="13"/>
<pin id="469" dir="0" index="48" bw="32" slack="13"/>
<pin id="470" dir="0" index="49" bw="32" slack="13"/>
<pin id="471" dir="0" index="50" bw="32" slack="13"/>
<pin id="472" dir="0" index="51" bw="32" slack="13"/>
<pin id="473" dir="0" index="52" bw="32" slack="13"/>
<pin id="474" dir="0" index="53" bw="32" slack="13"/>
<pin id="475" dir="0" index="54" bw="32" slack="13"/>
<pin id="476" dir="0" index="55" bw="32" slack="13"/>
<pin id="477" dir="0" index="56" bw="32" slack="13"/>
<pin id="478" dir="0" index="57" bw="32" slack="13"/>
<pin id="479" dir="0" index="58" bw="32" slack="13"/>
<pin id="480" dir="0" index="59" bw="32" slack="13"/>
<pin id="481" dir="0" index="60" bw="32" slack="13"/>
<pin id="482" dir="0" index="61" bw="32" slack="13"/>
<pin id="483" dir="0" index="62" bw="32" slack="13"/>
<pin id="484" dir="0" index="63" bw="32" slack="13"/>
<pin id="485" dir="0" index="64" bw="32" slack="13"/>
<pin id="486" dir="1" index="65" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/14 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="62" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="0"/>
<pin id="492" dir="0" index="2" bw="3" slack="0"/>
<pin id="493" dir="0" index="3" bw="7" slack="0"/>
<pin id="494" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln51_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="9" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln0_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="18" slack="0"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln0_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="20" slack="0"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln51_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="62" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="gmem_addr_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="62" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="phi_mul16_load_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="20" slack="2"/>
<pin id="526" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul16_load/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="phi_mul_load_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="18" slack="2"/>
<pin id="529" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="c_1_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="2"/>
<pin id="532" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln51_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="20" slack="0"/>
<pin id="535" dir="0" index="1" bw="13" slack="0"/>
<pin id="536" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln51_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="18" slack="0"/>
<pin id="541" dir="0" index="1" bw="11" slack="0"/>
<pin id="542" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln51_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="0"/>
<pin id="547" dir="0" index="1" bw="9" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln51_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_cast10_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="20" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="empty_41_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="20" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="2"/>
<pin id="564" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_41/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="62" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="0" index="2" bw="3" slack="0"/>
<pin id="570" dir="0" index="3" bw="7" slack="0"/>
<pin id="571" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln51_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="0" index="1" bw="9" slack="2"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln51_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="18" slack="0"/>
<pin id="583" dir="0" index="1" bw="18" slack="2"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln51_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="20" slack="0"/>
<pin id="588" dir="0" index="1" bw="20" slack="2"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln57_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="62" slack="1"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="gmem_addr_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="62" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="mux_case_115_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="11"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_115_load/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="mux_case_322_load_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="11"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_322_load/12 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mux_case_529_load_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="11"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_529_load/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="mux_case_736_load_load_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="11"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_736_load/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="mux_case_943_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="11"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_943_load/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="mux_case_1150_load_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="11"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1150_load/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="mux_case_1357_load_load_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="11"/>
<pin id="627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1357_load/12 "/>
</bind>
</comp>

<comp id="629" class="1004" name="mux_case_1564_load_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="11"/>
<pin id="631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1564_load/12 "/>
</bind>
</comp>

<comp id="633" class="1004" name="mux_case_1771_load_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="11"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1771_load/12 "/>
</bind>
</comp>

<comp id="637" class="1004" name="mux_case_1978_load_load_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="11"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1978_load/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="mux_case_2185_load_load_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="11"/>
<pin id="643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_2185_load/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="mux_case_2392_load_load_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="11"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_2392_load/12 "/>
</bind>
</comp>

<comp id="649" class="1004" name="mux_case_2599_load_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="11"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_2599_load/12 "/>
</bind>
</comp>

<comp id="653" class="1004" name="mux_case_2106_load_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="11"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_2106_load/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="mux_case_4113_load_load_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="11"/>
<pin id="659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_4113_load/12 "/>
</bind>
</comp>

<comp id="661" class="1004" name="mux_case_6120_load_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="11"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_6120_load/12 "/>
</bind>
</comp>

<comp id="665" class="1004" name="mux_case_8127_load_load_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="11"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_8127_load/12 "/>
</bind>
</comp>

<comp id="669" class="1004" name="mux_case_10134_load_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="11"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_10134_load/12 "/>
</bind>
</comp>

<comp id="673" class="1004" name="mux_case_12141_load_load_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="11"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_12141_load/12 "/>
</bind>
</comp>

<comp id="677" class="1004" name="mux_case_14148_load_load_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="11"/>
<pin id="679" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_14148_load/12 "/>
</bind>
</comp>

<comp id="681" class="1004" name="mux_case_16155_load_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="11"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_16155_load/12 "/>
</bind>
</comp>

<comp id="685" class="1004" name="mux_case_18162_load_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="11"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_18162_load/12 "/>
</bind>
</comp>

<comp id="689" class="1004" name="mux_case_20169_load_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="11"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_20169_load/12 "/>
</bind>
</comp>

<comp id="693" class="1004" name="mux_case_22176_load_load_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="11"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_22176_load/12 "/>
</bind>
</comp>

<comp id="697" class="1004" name="mux_case_24183_load_load_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="11"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_24183_load/12 "/>
</bind>
</comp>

<comp id="701" class="1004" name="mux_case_26190_load_load_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="11"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_26190_load/12 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_load_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="11"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/12 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_load29_load_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="12"/>
<pin id="711" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load29/13 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_load28_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="12"/>
<pin id="714" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load28/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_load27_load_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="12"/>
<pin id="717" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load27/13 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_loc_load_load_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="13"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/14 "/>
</bind>
</comp>

<comp id="722" class="1004" name="mux_case_26189_loc_load_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="13"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_26189_loc_load/14 "/>
</bind>
</comp>

<comp id="726" class="1004" name="mux_case_24182_loc_load_load_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="13"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_24182_loc_load/14 "/>
</bind>
</comp>

<comp id="730" class="1004" name="mux_case_22175_loc_load_load_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="13"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_22175_loc_load/14 "/>
</bind>
</comp>

<comp id="734" class="1004" name="mux_case_20168_loc_load_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="13"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_20168_loc_load/14 "/>
</bind>
</comp>

<comp id="738" class="1004" name="mux_case_18161_loc_load_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="13"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_18161_loc_load/14 "/>
</bind>
</comp>

<comp id="742" class="1004" name="mux_case_16154_loc_load_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="13"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_16154_loc_load/14 "/>
</bind>
</comp>

<comp id="746" class="1004" name="mux_case_14147_loc_load_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="13"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_14147_loc_load/14 "/>
</bind>
</comp>

<comp id="750" class="1004" name="mux_case_12140_loc_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="13"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_12140_loc_load/14 "/>
</bind>
</comp>

<comp id="754" class="1004" name="mux_case_10133_loc_load_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="13"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_10133_loc_load/14 "/>
</bind>
</comp>

<comp id="758" class="1004" name="mux_case_8126_loc_load_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="13"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_8126_loc_load/14 "/>
</bind>
</comp>

<comp id="762" class="1004" name="mux_case_6119_loc_load_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="13"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_6119_loc_load/14 "/>
</bind>
</comp>

<comp id="766" class="1004" name="mux_case_4112_loc_load_load_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="13"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_4112_loc_load/14 "/>
</bind>
</comp>

<comp id="770" class="1004" name="mux_case_2105_loc_load_load_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="13"/>
<pin id="772" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_2105_loc_load/14 "/>
</bind>
</comp>

<comp id="774" class="1004" name="mux_case_2598_loc_load_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="13"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_2598_loc_load/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="mux_case_2391_loc_load_load_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="13"/>
<pin id="780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_2391_loc_load/14 "/>
</bind>
</comp>

<comp id="782" class="1004" name="mux_case_2184_loc_load_load_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="13"/>
<pin id="784" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_2184_loc_load/14 "/>
</bind>
</comp>

<comp id="786" class="1004" name="mux_case_1977_loc_load_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="13"/>
<pin id="788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1977_loc_load/14 "/>
</bind>
</comp>

<comp id="790" class="1004" name="mux_case_1770_loc_load_load_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="13"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1770_loc_load/14 "/>
</bind>
</comp>

<comp id="794" class="1004" name="mux_case_1563_loc_load_load_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="13"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1563_loc_load/14 "/>
</bind>
</comp>

<comp id="798" class="1004" name="mux_case_1356_loc_load_load_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="13"/>
<pin id="800" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1356_loc_load/14 "/>
</bind>
</comp>

<comp id="802" class="1004" name="mux_case_1149_loc_load_load_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="13"/>
<pin id="804" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_1149_loc_load/14 "/>
</bind>
</comp>

<comp id="806" class="1004" name="mux_case_942_loc_load_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="13"/>
<pin id="808" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_942_loc_load/14 "/>
</bind>
</comp>

<comp id="810" class="1004" name="mux_case_735_loc_load_load_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="13"/>
<pin id="812" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_735_loc_load/14 "/>
</bind>
</comp>

<comp id="814" class="1004" name="mux_case_528_loc_load_load_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="13"/>
<pin id="816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_528_loc_load/14 "/>
</bind>
</comp>

<comp id="818" class="1004" name="mux_case_321_loc_load_load_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="13"/>
<pin id="820" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_321_loc_load/14 "/>
</bind>
</comp>

<comp id="822" class="1004" name="mux_case_114_loc_load_load_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="13"/>
<pin id="824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_case_114_loc_load/14 "/>
</bind>
</comp>

<comp id="826" class="1005" name="phi_mul16_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="20" slack="0"/>
<pin id="828" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul16 "/>
</bind>
</comp>

<comp id="833" class="1005" name="phi_mul_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="18" slack="0"/>
<pin id="835" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="840" class="1005" name="empty_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="12"/>
<pin id="842" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="846" class="1005" name="empty_37_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="12"/>
<pin id="848" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="852" class="1005" name="empty_38_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="12"/>
<pin id="854" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="858" class="1005" name="c_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="9" slack="0"/>
<pin id="860" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="865" class="1005" name="mux_case_115_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="11"/>
<pin id="867" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_115 "/>
</bind>
</comp>

<comp id="871" class="1005" name="mux_case_322_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="11"/>
<pin id="873" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_322 "/>
</bind>
</comp>

<comp id="877" class="1005" name="mux_case_529_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="11"/>
<pin id="879" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_529 "/>
</bind>
</comp>

<comp id="883" class="1005" name="mux_case_736_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="11"/>
<pin id="885" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_736 "/>
</bind>
</comp>

<comp id="889" class="1005" name="mux_case_943_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="11"/>
<pin id="891" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_943 "/>
</bind>
</comp>

<comp id="895" class="1005" name="mux_case_1150_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="11"/>
<pin id="897" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1150 "/>
</bind>
</comp>

<comp id="901" class="1005" name="mux_case_1357_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="11"/>
<pin id="903" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1357 "/>
</bind>
</comp>

<comp id="907" class="1005" name="mux_case_1564_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="11"/>
<pin id="909" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1564 "/>
</bind>
</comp>

<comp id="913" class="1005" name="mux_case_1771_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="11"/>
<pin id="915" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1771 "/>
</bind>
</comp>

<comp id="919" class="1005" name="mux_case_1978_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="11"/>
<pin id="921" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1978 "/>
</bind>
</comp>

<comp id="925" class="1005" name="mux_case_2185_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="11"/>
<pin id="927" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_2185 "/>
</bind>
</comp>

<comp id="931" class="1005" name="mux_case_2392_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="11"/>
<pin id="933" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_2392 "/>
</bind>
</comp>

<comp id="937" class="1005" name="mux_case_2599_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="11"/>
<pin id="939" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_2599 "/>
</bind>
</comp>

<comp id="943" class="1005" name="mux_case_2106_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="11"/>
<pin id="945" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_2106 "/>
</bind>
</comp>

<comp id="949" class="1005" name="mux_case_4113_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="11"/>
<pin id="951" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_4113 "/>
</bind>
</comp>

<comp id="955" class="1005" name="mux_case_6120_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="11"/>
<pin id="957" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_6120 "/>
</bind>
</comp>

<comp id="961" class="1005" name="mux_case_8127_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="11"/>
<pin id="963" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_8127 "/>
</bind>
</comp>

<comp id="967" class="1005" name="mux_case_10134_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="11"/>
<pin id="969" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_10134 "/>
</bind>
</comp>

<comp id="973" class="1005" name="mux_case_12141_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="11"/>
<pin id="975" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_12141 "/>
</bind>
</comp>

<comp id="979" class="1005" name="mux_case_14148_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="11"/>
<pin id="981" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_14148 "/>
</bind>
</comp>

<comp id="985" class="1005" name="mux_case_16155_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="11"/>
<pin id="987" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_16155 "/>
</bind>
</comp>

<comp id="991" class="1005" name="mux_case_18162_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="11"/>
<pin id="993" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_18162 "/>
</bind>
</comp>

<comp id="997" class="1005" name="mux_case_20169_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="11"/>
<pin id="999" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_20169 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="mux_case_22176_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="11"/>
<pin id="1005" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_22176 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="mux_case_24183_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="11"/>
<pin id="1011" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_24183 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="mux_case_26190_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="11"/>
<pin id="1017" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_26190 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="empty_39_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="11"/>
<pin id="1023" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="empty_39 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="inp_img_read_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="64" slack="2"/>
<pin id="1029" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="inp_img_read "/>
</bind>
</comp>

<comp id="1033" class="1005" name="mux_case_114_loc_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="11"/>
<pin id="1035" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_114_loc "/>
</bind>
</comp>

<comp id="1039" class="1005" name="mux_case_321_loc_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="11"/>
<pin id="1041" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_321_loc "/>
</bind>
</comp>

<comp id="1045" class="1005" name="mux_case_528_loc_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="11"/>
<pin id="1047" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_528_loc "/>
</bind>
</comp>

<comp id="1051" class="1005" name="mux_case_735_loc_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="11"/>
<pin id="1053" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_735_loc "/>
</bind>
</comp>

<comp id="1057" class="1005" name="mux_case_942_loc_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="11"/>
<pin id="1059" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_942_loc "/>
</bind>
</comp>

<comp id="1063" class="1005" name="mux_case_1149_loc_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="11"/>
<pin id="1065" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1149_loc "/>
</bind>
</comp>

<comp id="1069" class="1005" name="mux_case_1356_loc_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="11"/>
<pin id="1071" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1356_loc "/>
</bind>
</comp>

<comp id="1075" class="1005" name="mux_case_1563_loc_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="11"/>
<pin id="1077" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1563_loc "/>
</bind>
</comp>

<comp id="1081" class="1005" name="mux_case_1770_loc_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="11"/>
<pin id="1083" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1770_loc "/>
</bind>
</comp>

<comp id="1087" class="1005" name="mux_case_1977_loc_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="11"/>
<pin id="1089" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_1977_loc "/>
</bind>
</comp>

<comp id="1093" class="1005" name="mux_case_2184_loc_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="11"/>
<pin id="1095" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_2184_loc "/>
</bind>
</comp>

<comp id="1099" class="1005" name="mux_case_2391_loc_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="11"/>
<pin id="1101" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_2391_loc "/>
</bind>
</comp>

<comp id="1105" class="1005" name="mux_case_2598_loc_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="11"/>
<pin id="1107" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_2598_loc "/>
</bind>
</comp>

<comp id="1111" class="1005" name="mux_case_2105_loc_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="11"/>
<pin id="1113" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_2105_loc "/>
</bind>
</comp>

<comp id="1117" class="1005" name="mux_case_4112_loc_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="11"/>
<pin id="1119" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_4112_loc "/>
</bind>
</comp>

<comp id="1123" class="1005" name="mux_case_6119_loc_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="11"/>
<pin id="1125" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_6119_loc "/>
</bind>
</comp>

<comp id="1129" class="1005" name="mux_case_8126_loc_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="11"/>
<pin id="1131" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_8126_loc "/>
</bind>
</comp>

<comp id="1135" class="1005" name="mux_case_10133_loc_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="11"/>
<pin id="1137" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_10133_loc "/>
</bind>
</comp>

<comp id="1141" class="1005" name="mux_case_12140_loc_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="11"/>
<pin id="1143" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_12140_loc "/>
</bind>
</comp>

<comp id="1147" class="1005" name="mux_case_14147_loc_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="11"/>
<pin id="1149" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_14147_loc "/>
</bind>
</comp>

<comp id="1153" class="1005" name="mux_case_16154_loc_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="11"/>
<pin id="1155" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_16154_loc "/>
</bind>
</comp>

<comp id="1159" class="1005" name="mux_case_18161_loc_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="11"/>
<pin id="1161" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_18161_loc "/>
</bind>
</comp>

<comp id="1165" class="1005" name="mux_case_20168_loc_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="11"/>
<pin id="1167" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_20168_loc "/>
</bind>
</comp>

<comp id="1171" class="1005" name="mux_case_22175_loc_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="11"/>
<pin id="1173" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_22175_loc "/>
</bind>
</comp>

<comp id="1177" class="1005" name="mux_case_24182_loc_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="11"/>
<pin id="1179" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_24182_loc "/>
</bind>
</comp>

<comp id="1183" class="1005" name="mux_case_26189_loc_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="11"/>
<pin id="1185" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mux_case_26189_loc "/>
</bind>
</comp>

<comp id="1189" class="1005" name="p_loc_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="11"/>
<pin id="1191" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1195" class="1005" name="trunc_ln_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="62" slack="1"/>
<pin id="1197" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1201" class="1005" name="gmem_addr_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="2"/>
<pin id="1203" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1206" class="1005" name="phi_mul_load_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="18" slack="11"/>
<pin id="1208" dir="1" index="1" bw="18" slack="11"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="1214" class="1005" name="trunc_ln1_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="62" slack="1"/>
<pin id="1216" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="gmem_addr_1_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="p_load29_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="2"/>
<pin id="1308" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load29 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="p_load28_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="2"/>
<pin id="1313" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load28 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="p_load27_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="2"/>
<pin id="1318" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="10" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="10" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="8" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="4" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="8" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="2" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="76" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="358"><net_src comp="90" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="418"><net_src comp="78" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="419"><net_src comp="0" pin="0"/><net_sink comp="359" pin=28"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="488"><net_src comp="0" pin="0"/><net_sink comp="420" pin=31"/></net>

<net id="495"><net_src comp="12" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="332" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="14" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="16" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="503"><net_src comp="18" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="20" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="22" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="521"><net_src comp="0" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="517" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="537"><net_src comp="524" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="66" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="527" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="68" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="530" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="70" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="530" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="72" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="524" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="572"><net_src comp="12" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="561" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="14" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="16" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="580"><net_src comp="551" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="539" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="533" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="598"><net_src comp="0" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="600"><net_src comp="594" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="604"><net_src comp="601" pin="1"/><net_sink comp="359" pin=27"/></net>

<net id="608"><net_src comp="605" pin="1"/><net_sink comp="359" pin=26"/></net>

<net id="612"><net_src comp="609" pin="1"/><net_sink comp="359" pin=25"/></net>

<net id="616"><net_src comp="613" pin="1"/><net_sink comp="359" pin=24"/></net>

<net id="620"><net_src comp="617" pin="1"/><net_sink comp="359" pin=23"/></net>

<net id="624"><net_src comp="621" pin="1"/><net_sink comp="359" pin=22"/></net>

<net id="628"><net_src comp="625" pin="1"/><net_sink comp="359" pin=21"/></net>

<net id="632"><net_src comp="629" pin="1"/><net_sink comp="359" pin=20"/></net>

<net id="636"><net_src comp="633" pin="1"/><net_sink comp="359" pin=19"/></net>

<net id="640"><net_src comp="637" pin="1"/><net_sink comp="359" pin=18"/></net>

<net id="644"><net_src comp="641" pin="1"/><net_sink comp="359" pin=17"/></net>

<net id="648"><net_src comp="645" pin="1"/><net_sink comp="359" pin=16"/></net>

<net id="652"><net_src comp="649" pin="1"/><net_sink comp="359" pin=15"/></net>

<net id="656"><net_src comp="653" pin="1"/><net_sink comp="359" pin=14"/></net>

<net id="660"><net_src comp="657" pin="1"/><net_sink comp="359" pin=13"/></net>

<net id="664"><net_src comp="661" pin="1"/><net_sink comp="359" pin=12"/></net>

<net id="668"><net_src comp="665" pin="1"/><net_sink comp="359" pin=11"/></net>

<net id="672"><net_src comp="669" pin="1"/><net_sink comp="359" pin=10"/></net>

<net id="676"><net_src comp="673" pin="1"/><net_sink comp="359" pin=9"/></net>

<net id="680"><net_src comp="677" pin="1"/><net_sink comp="359" pin=8"/></net>

<net id="684"><net_src comp="681" pin="1"/><net_sink comp="359" pin=7"/></net>

<net id="688"><net_src comp="685" pin="1"/><net_sink comp="359" pin=6"/></net>

<net id="692"><net_src comp="689" pin="1"/><net_sink comp="359" pin=5"/></net>

<net id="696"><net_src comp="693" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="700"><net_src comp="697" pin="1"/><net_sink comp="359" pin=3"/></net>

<net id="704"><net_src comp="701" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="708"><net_src comp="705" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="721"><net_src comp="718" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="725"><net_src comp="722" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="729"><net_src comp="726" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="733"><net_src comp="730" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="737"><net_src comp="734" pin="1"/><net_sink comp="420" pin=5"/></net>

<net id="741"><net_src comp="738" pin="1"/><net_sink comp="420" pin=6"/></net>

<net id="745"><net_src comp="742" pin="1"/><net_sink comp="420" pin=7"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="420" pin=8"/></net>

<net id="753"><net_src comp="750" pin="1"/><net_sink comp="420" pin=9"/></net>

<net id="757"><net_src comp="754" pin="1"/><net_sink comp="420" pin=10"/></net>

<net id="761"><net_src comp="758" pin="1"/><net_sink comp="420" pin=11"/></net>

<net id="765"><net_src comp="762" pin="1"/><net_sink comp="420" pin=12"/></net>

<net id="769"><net_src comp="766" pin="1"/><net_sink comp="420" pin=13"/></net>

<net id="773"><net_src comp="770" pin="1"/><net_sink comp="420" pin=14"/></net>

<net id="777"><net_src comp="774" pin="1"/><net_sink comp="420" pin=15"/></net>

<net id="781"><net_src comp="778" pin="1"/><net_sink comp="420" pin=16"/></net>

<net id="785"><net_src comp="782" pin="1"/><net_sink comp="420" pin=17"/></net>

<net id="789"><net_src comp="786" pin="1"/><net_sink comp="420" pin=18"/></net>

<net id="793"><net_src comp="790" pin="1"/><net_sink comp="420" pin=19"/></net>

<net id="797"><net_src comp="794" pin="1"/><net_sink comp="420" pin=20"/></net>

<net id="801"><net_src comp="798" pin="1"/><net_sink comp="420" pin=21"/></net>

<net id="805"><net_src comp="802" pin="1"/><net_sink comp="420" pin=22"/></net>

<net id="809"><net_src comp="806" pin="1"/><net_sink comp="420" pin=23"/></net>

<net id="813"><net_src comp="810" pin="1"/><net_sink comp="420" pin=24"/></net>

<net id="817"><net_src comp="814" pin="1"/><net_sink comp="420" pin=25"/></net>

<net id="821"><net_src comp="818" pin="1"/><net_sink comp="420" pin=26"/></net>

<net id="825"><net_src comp="822" pin="1"/><net_sink comp="420" pin=27"/></net>

<net id="829"><net_src comp="92" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="836"><net_src comp="96" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="843"><net_src comp="100" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="420" pin=64"/></net>

<net id="849"><net_src comp="104" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="420" pin=63"/></net>

<net id="855"><net_src comp="108" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="420" pin=62"/></net>

<net id="861"><net_src comp="112" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="868"><net_src comp="116" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="420" pin=61"/></net>

<net id="874"><net_src comp="120" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="420" pin=60"/></net>

<net id="880"><net_src comp="124" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="420" pin=59"/></net>

<net id="886"><net_src comp="128" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="420" pin=58"/></net>

<net id="892"><net_src comp="132" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="420" pin=57"/></net>

<net id="898"><net_src comp="136" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="420" pin=56"/></net>

<net id="904"><net_src comp="140" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="420" pin=55"/></net>

<net id="910"><net_src comp="144" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="420" pin=54"/></net>

<net id="916"><net_src comp="148" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="420" pin=53"/></net>

<net id="922"><net_src comp="152" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="420" pin=52"/></net>

<net id="928"><net_src comp="156" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="420" pin=51"/></net>

<net id="934"><net_src comp="160" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="420" pin=50"/></net>

<net id="940"><net_src comp="164" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="420" pin=49"/></net>

<net id="946"><net_src comp="168" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="420" pin=48"/></net>

<net id="952"><net_src comp="172" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="420" pin=47"/></net>

<net id="958"><net_src comp="176" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="420" pin=46"/></net>

<net id="964"><net_src comp="180" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="420" pin=45"/></net>

<net id="970"><net_src comp="184" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="420" pin=44"/></net>

<net id="976"><net_src comp="188" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="420" pin=43"/></net>

<net id="982"><net_src comp="192" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="420" pin=42"/></net>

<net id="988"><net_src comp="196" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="420" pin=41"/></net>

<net id="994"><net_src comp="200" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="420" pin=40"/></net>

<net id="1000"><net_src comp="204" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="420" pin=39"/></net>

<net id="1006"><net_src comp="208" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="420" pin=38"/></net>

<net id="1012"><net_src comp="212" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="420" pin=37"/></net>

<net id="1018"><net_src comp="216" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="420" pin=36"/></net>

<net id="1024"><net_src comp="220" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="420" pin=35"/></net>

<net id="1030"><net_src comp="338" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="420" pin=34"/></net>

<net id="1036"><net_src comp="224" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="359" pin=56"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1042"><net_src comp="228" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="359" pin=55"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1048"><net_src comp="232" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="359" pin=54"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1054"><net_src comp="236" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="359" pin=53"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1060"><net_src comp="240" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="359" pin=52"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1066"><net_src comp="244" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="359" pin=51"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1072"><net_src comp="248" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="359" pin=50"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1078"><net_src comp="252" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="359" pin=49"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1084"><net_src comp="256" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="359" pin=48"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1090"><net_src comp="260" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="359" pin=47"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1096"><net_src comp="264" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="359" pin=46"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1102"><net_src comp="268" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="359" pin=45"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1108"><net_src comp="272" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="359" pin=44"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1114"><net_src comp="276" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="359" pin=43"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1120"><net_src comp="280" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="359" pin=42"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1126"><net_src comp="284" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="359" pin=41"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1132"><net_src comp="288" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="359" pin=40"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1138"><net_src comp="292" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="359" pin=39"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1144"><net_src comp="296" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="359" pin=38"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1150"><net_src comp="300" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="359" pin=37"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1156"><net_src comp="304" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="359" pin=36"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1162"><net_src comp="308" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="359" pin=35"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1168"><net_src comp="312" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="359" pin=34"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1174"><net_src comp="316" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="359" pin=33"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1180"><net_src comp="320" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="359" pin=32"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1186"><net_src comp="324" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="359" pin=31"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1192"><net_src comp="328" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="359" pin=30"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1198"><net_src comp="489" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="420" pin=32"/></net>

<net id="1204"><net_src comp="517" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1209"><net_src comp="527" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="420" pin=33"/></net>

<net id="1217"><net_src comp="566" pin="4"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="359" pin=29"/></net>

<net id="1223"><net_src comp="594" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1309"><net_src comp="709" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="420" pin=30"/></net>

<net id="1314"><net_src comp="712" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="420" pin=29"/></net>

<net id="1319"><net_src comp="715" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="420" pin=28"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 14 15 16 17 18 19 20 }
 - Input state : 
	Port: pool2 : gmem | {4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: pool2 : inp_img | {1 }
	Port: pool2 : out_img | {1 }
  - Chain level:
	State 1
		store_ln51 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		gmem_addr : 1
		empty_40 : 2
	State 3
		add_ln51_1 : 1
		add_ln51_2 : 1
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		p_cast10 : 1
		empty_41 : 2
		trunc_ln1 : 3
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
	State 4
		gmem_addr_1 : 1
		empty_42 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		call_ln57 : 1
	State 13
	State 14
		call_ln51 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   |   grp_pool2_Pipeline_L4_fu_359  |    0    |    0    |   971   |    24   |
|          | grp_pool2_Pipeline_L5_L6_fu_420 |    0    | 2.46067 |   1962  |   2145  |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        add_ln51_1_fu_533        |    0    |    0    |    0    |    27   |
|    add   |        add_ln51_2_fu_539        |    0    |    0    |    0    |    25   |
|          |         add_ln51_fu_551         |    0    |    0    |    0    |    16   |
|          |         empty_41_fu_561         |    0    |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln51_fu_545        |    0    |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |     out_img_read_read_fu_332    |    0    |    0    |    0    |    0    |
|          |     inp_img_read_read_fu_338    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_344      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_351       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|         trunc_ln_fu_489         |    0    |    0    |    0    |    0    |
|          |         trunc_ln1_fu_566        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   sext   |         sext_ln51_fu_514        |    0    |    0    |    0    |    0    |
|          |         sext_ln57_fu_591        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   zext   |         p_cast10_fu_557         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    0    | 2.46067 |   2933  |   2324  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         c_reg_858         |    9   |
|      empty_37_reg_846     |   32   |
|      empty_38_reg_852     |   32   |
|     empty_39_reg_1021     |   32   |
|       empty_reg_840       |   32   |
|    gmem_addr_1_reg_1220   |   32   |
|     gmem_addr_reg_1201    |   32   |
|   inp_img_read_reg_1027   |   64   |
|mux_case_10133_loc_reg_1135|   32   |
|   mux_case_10134_reg_967  |   32   |
| mux_case_1149_loc_reg_1063|   32   |
| mux_case_114_loc_reg_1033 |   32   |
|   mux_case_1150_reg_895   |   32   |
|    mux_case_115_reg_865   |   32   |
|mux_case_12140_loc_reg_1141|   32   |
|   mux_case_12141_reg_973  |   32   |
| mux_case_1356_loc_reg_1069|   32   |
|   mux_case_1357_reg_901   |   32   |
|mux_case_14147_loc_reg_1147|   32   |
|   mux_case_14148_reg_979  |   32   |
| mux_case_1563_loc_reg_1075|   32   |
|   mux_case_1564_reg_907   |   32   |
|mux_case_16154_loc_reg_1153|   32   |
|   mux_case_16155_reg_985  |   32   |
| mux_case_1770_loc_reg_1081|   32   |
|   mux_case_1771_reg_913   |   32   |
|mux_case_18161_loc_reg_1159|   32   |
|   mux_case_18162_reg_991  |   32   |
| mux_case_1977_loc_reg_1087|   32   |
|   mux_case_1978_reg_919   |   32   |
|mux_case_20168_loc_reg_1165|   32   |
|   mux_case_20169_reg_997  |   32   |
| mux_case_2105_loc_reg_1111|   32   |
|   mux_case_2106_reg_943   |   32   |
| mux_case_2184_loc_reg_1093|   32   |
|   mux_case_2185_reg_925   |   32   |
|mux_case_22175_loc_reg_1171|   32   |
|  mux_case_22176_reg_1003  |   32   |
| mux_case_2391_loc_reg_1099|   32   |
|   mux_case_2392_reg_931   |   32   |
|mux_case_24182_loc_reg_1177|   32   |
|  mux_case_24183_reg_1009  |   32   |
| mux_case_2598_loc_reg_1105|   32   |
|   mux_case_2599_reg_937   |   32   |
|mux_case_26189_loc_reg_1183|   32   |
|  mux_case_26190_reg_1015  |   32   |
| mux_case_321_loc_reg_1039 |   32   |
|    mux_case_322_reg_871   |   32   |
| mux_case_4112_loc_reg_1117|   32   |
|   mux_case_4113_reg_949   |   32   |
| mux_case_528_loc_reg_1045 |   32   |
|    mux_case_529_reg_877   |   32   |
| mux_case_6119_loc_reg_1123|   32   |
|   mux_case_6120_reg_955   |   32   |
| mux_case_735_loc_reg_1051 |   32   |
|    mux_case_736_reg_883   |   32   |
| mux_case_8126_loc_reg_1129|   32   |
|   mux_case_8127_reg_961   |   32   |
| mux_case_942_loc_reg_1057 |   32   |
|    mux_case_943_reg_889   |   32   |
|     p_load27_reg_1316     |   32   |
|     p_load28_reg_1311     |   32   |
|     p_load29_reg_1306     |   32   |
|       p_loc_reg_1189      |   32   |
|     phi_mul16_reg_826     |   20   |
|   phi_mul_load_reg_1206   |   18   |
|      phi_mul_reg_833      |   18   |
|     trunc_ln1_reg_1214    |   62   |
|     trunc_ln_reg_1195     |   62   |
+---------------------------+--------+
|           Total           |  2237  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_344 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_344 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|  grp_readreq_fu_351  |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   130  ||  1.281  ||    0    ||    18   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    2   |  2933  |  2324  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   18   |
|  Register |    -   |    -   |  2237  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |  5170  |  2342  |
+-----------+--------+--------+--------+--------+
