<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: continuous assignment with delay test
should_fail: 0
tags: 10.3.3
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-10
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-10/10.3.3--cont-assignment-delay.sv.html" target="file-frame">tests/chapter-10/10.3.3--cont-assignment-delay.sv</a>
time_elapsed: 0.087s
ram usage: 11592 KB
</pre>
<pre class="log">

%Error-PROCASSWIRE: <a href="../../../tests/chapter-10/10.3.3--cont-assignment-delay.sv.html#l-12" target="file-frame">tests/chapter-10/10.3.3--cont-assignment-delay.sv:12</a>: Procedural assignment to wire, perhaps intended var (IEEE 2017 6.5): &#39;w&#39;
                                                                                                              : ... In instance top
 w = #10 a &amp; b;
 ^
%Error: Exiting due to 1 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>