<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="delay_dqs_enable" TYPE="String" VALUE="bypass|true|one_and_half_cycle" DEFAULT_VALUE="true" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="add_phase_transfer_reg" TYPE="String" VALUE="false|true|dynamic" DEFAULT_VALUE="false" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="cyclonev_dqs_enable_ctrl" />
		<PARAMETER NAME="delay_dqs_enable_by_half_cycle" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="rstn" TYPE="INPUT" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="dqsenablein" TYPE="INPUT" DEFAULT_VALUE="0" SIM_DEFAULT_VALUE="1" />
		<PORT NAME="zerophaseclk" TYPE="INPUT" DEFAULT_VALUE="0" SIM_DEFAULT_VALUE="1" />
		<PORT NAME="enaphasetransferreg" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="levelingclk" TYPE="INPUT" DEFAULT_VALUE="0" SIM_DEFAULT_VALUE="1" />
		<PORT NAME="dqsenableout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dffin" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="OBSERVABLE" />
		<PORT NAME="dffphasetransfer" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="OBSERVABLE" />
		<PORT NAME="dffextenddqsenable" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="OBSERVABLE" />
	</PORTS>
</ROOT>
