$date
	Sun Oct 27 17:17:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module xnor_tb_16bit $end
$var wire 16 ! Y [15:0] $end
$var reg 16 " A [15:0] $end
$var reg 16 # B [15:0] $end
$scope module uut $end
$var wire 16 $ A [15:0] $end
$var wire 16 % B [15:0] $end
$var wire 16 & Y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111111111111111 &
b0 %
b0 $
b0 #
b0 "
b1111111111111111 !
$end
#10
b1111111111111111 #
b1111111111111111 %
b1111111111111111 "
b1111111111111111 $
#20
b0 !
b0 &
b101010101010101 #
b101010101010101 %
b1010101010101010 "
b1010101010101010 $
#30
b1111111111111111 !
b1111111111111111 &
b1111000011110000 #
b1111000011110000 %
b1111000011110000 "
b1111000011110000 $
#40
b0 !
b0 &
b111100001111 "
b111100001111 $
#50
b1111111111111111 !
b1111111111111111 &
b11001100110011 #
b11001100110011 %
b11001100110011 "
b11001100110011 $
#60
b0 !
b0 &
b1100001111000011 #
b1100001111000011 %
b11110000111100 "
b11110000111100 $
#70
b1010111011101010 !
b1010111011101010 &
b100001100100001 #
b100001100100001 %
b1001000110100 "
b1001000110100 $
#80
