# Errors: 0, Warnings: 0
# Compile of config.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ins_decoder.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache_tb.sv was successful.
vsim -voptargs=+acc work.cache_tb
# vsim -voptargs="+acc" work.cache_tb 
# Start time: 20:27:49 on Apr 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(309): (vopt-2182) 'load_enable' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(308): (vopt-2182) 'op_finished' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(340): (vopt-2182) 'write_back_enable' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "set(fast)".
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2685) [TFMPC] - Too few port connections for 'set'.  Expected 19, found 14.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'cs'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'load_enable'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'valid_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'dirty_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'hit_status'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rdata'. The port definition is at: E:/CPU_RISC-V/testbench/../src/cache.sv(197).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 412
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (128) for port 'write_back_data'. The port definition is at: E:/CPU_RISC-V/testbench/../src/cache.sv(198).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 412
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'rdata'. The port definition is at: E:/CPU_RISC-V/testbench/../src/cache.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[0]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'write_back_data'. The port definition is at: E:/CPU_RISC-V/testbench/../src/cache.sv(15).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[0]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'rdata'. The port definition is at: E:/CPU_RISC-V/testbench/../src/cache.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[1]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Error (suppressible): (vsim-3839) Variable '/cache_tb/dut/set/rdata', driven via a port connection, is multiply driven. See E:/CPU_RISC-V/testbench/../src/cache.sv(374).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[1]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'write_back_data'. The port definition is at: E:/CPU_RISC-V/testbench/../src/cache.sv(15).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[1]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Error (suppressible): (vsim-3839) Variable '/cache_tb/dut/set/write_back_data', driven via a port connection, is multiply driven. See E:/CPU_RISC-V/testbench/../src/cache.sv(374).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[1]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'rdata'. The port definition is at: E:/CPU_RISC-V/testbench/../src/cache.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[2]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Error (suppressible): (vsim-3839) Variable '/cache_tb/dut/set/rdata', driven via a port connection, is multiply driven. See E:/CPU_RISC-V/testbench/../src/cache.sv(374).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[2]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'write_back_data'. The port definition is at: E:/CPU_RISC-V/testbench/../src/cache.sv(15).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[2]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Error (suppressible): (vsim-3839) Variable '/cache_tb/dut/set/write_back_data', driven via a port connection, is multiply driven. See E:/CPU_RISC-V/testbench/../src/cache.sv(374).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[2]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'rdata'. The port definition is at: E:/CPU_RISC-V/testbench/../src/cache.sv(14).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[3]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Error (suppressible): (vsim-3839) Variable '/cache_tb/dut/set/rdata', driven via a port connection, is multiply driven. See E:/CPU_RISC-V/testbench/../src/cache.sv(374).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[3]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'write_back_data'. The port definition is at: E:/CPU_RISC-V/testbench/../src/cache.sv(15).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[3]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# ** Error (suppressible): (vsim-3839) Variable '/cache_tb/dut/set/write_back_data', driven via a port connection, is multiply driven. See E:/CPU_RISC-V/testbench/../src/cache.sv(374).
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb/dut/set/genblk1[3]/way File: E:/CPU_RISC-V/testbench/../src/cache.sv Line: 374
# Error loading design
# End time: 20:27:50 on Apr 25,2025, Elapsed time: 0:00:01
# Errors: 6, Warnings: 21
# Errors: 0, Warnings: 0
# Compile of config.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ins_decoder.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache_tb.sv was successful.
vsim -voptargs=+acc work.cache_tb
# vsim -voptargs="+acc" work.cache_tb 
# Start time: 20:38:15 on Apr 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(309): (vopt-2182) 'load_enable' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(308): (vopt-2182) 'op_finished' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(340): (vopt-2182) 'write_back_enable' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "set(fast)".
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2685) [TFMPC] - Too few port connections for 'set'.  Expected 19, found 14.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'cs'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'load_enable'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'valid_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'dirty_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'hit_status'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
add wave sim:/cache_tb/*
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# op: write, addr: 00000000, op_finished: 0
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 0
# way 0
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: 00000004, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: 00000008, rdata: zzzzzzzz, op_finished: 0
# 
# way 1
# op: read, addr: 0000000c, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: a0000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: a0000000, rdata: zzzzzzzz, op_finished: 0
# 
# diffent index
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: 00000010, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: 00000010, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: a0000000, rdata: zzzzzzzz, op_finished: 0
# 
# replace
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: b0000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: b0000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: 00000010, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: a0000000, rdata: zzzzzzzz, op_finished: 0
# 
# write back dirty data
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: b0000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: c0000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 0
# op: read, addr: c0000000, rdata: zzzzzzzz, op_finished: 0
# ** Note: $finish    : E:/CPU_RISC-V/testbench/cache_tb.sv(158)
#    Time: 605 ns  Iteration: 0  Instance: /cache_tb
# 1
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 158
quit -sim
# End time: 20:41:38 on Apr 25,2025, Elapsed time: 0:03:23
# Errors: 2, Warnings: 11
# Errors: 0, Warnings: 0
# Compile of config.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ins_decoder.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache_tb.sv was successful.
vsim -voptargs=+acc work.cache_tb
# vsim -voptargs="+acc" work.cache_tb 
# Start time: 20:41:51 on Apr 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(309): (vopt-2182) 'load_enable' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(308): (vopt-2182) 'op_finished' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(340): (vopt-2182) 'write_back_enable' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "set(fast)".
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2685) [TFMPC] - Too few port connections for 'set'.  Expected 19, found 14.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'cs'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'load_enable'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'valid_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'dirty_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(412): (vopt-2718) [TFMPC] - Missing connection for port 'hit_status'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
add wave sim:/cache_tb/*
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# Break key hit
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 288
quit -sim
# End time: 20:43:07 on Apr 25,2025, Elapsed time: 0:01:16
# Errors: 2, Warnings: 11
# Errors: 0, Warnings: 0
# Compile of config.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ins_decoder.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache_tb.sv was successful.
vsim -voptargs=+acc work.cache_tb
# vsim -voptargs="+acc" work.cache_tb 
# Start time: 20:43:18 on Apr 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# op: write, addr: 00000000, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# way 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000004, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000008, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 0000000c, rdata: xxxxxxxx, op_finished: 0
# 
# way 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# diffent index
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# replace
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# write back dirty data
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# ** Note: $finish    : E:/CPU_RISC-V/testbench/cache_tb.sv(161)
#    Time: 1052 ns  Iteration: 0  Instance: /cache_tb
# 1
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 161
add wave sim:/cache_tb/*
run -all
# Break key hit
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 288
quit -sim
# End time: 20:45:16 on Apr 25,2025, Elapsed time: 0:01:58
# Errors: 2, Warnings: 2
# Errors: 0, Warnings: 0
# Compile of config.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ins_decoder.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache_tb.sv was successful.
vsim -voptargs=+acc work.cache_tb
# vsim -voptargs="+acc" work.cache_tb 
# Start time: 20:45:40 on Apr 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
add wave sim:/cache_tb/*
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# op: write, addr: 00000000, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# way 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000004, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000008, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 0000000c, rdata: xxxxxxxx, op_finished: 0
# 
# way 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# diffent index
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# replace
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# write back dirty data
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# ** Note: $finish    : E:/CPU_RISC-V/testbench/cache_tb.sv(161)
#    Time: 1805 ns  Iteration: 0  Instance: /cache_tb
# 1
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 161
add wave sim:/cache_tb/dut/set/*
add wave {sim:/cache_tb/dut/set/genblk1[0]/*}
# ** UI-Msg: (vish-4014) No objects found matching '/cache_tb/dut/set/genblk1[0]/*'.
run -all
# Compile of config.sv was successful.
# Compile of ins_decoder.sv was successful.
# Compile of cache.sv was successful with warnings.
# Compile of cache_tb.sv was successful with warnings.
# 4 compiles, 0 failed with no errors.
# Break key hit
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 288
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# Break key hit
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 96
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 300
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 9 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -all
# op: write, addr: 00000000, op_finished: 0
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 300
# Errors: 0, Warnings: 0
# Compile of config.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ins_decoder.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(311): (vopt-2182) 'load_enable' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(310): (vopt-2182) 'op_finished' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(342): (vopt-2182) 'write_back_enable' might be read before written in always_comb or always @* block.
# ** Note: (vopt-143) Recognized 1 FSM in module "set(fast)".
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(414): (vopt-2685) [TFMPC] - Too few port connections for 'set'.  Expected 19, found 14.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(414): (vopt-2718) [TFMPC] - Missing connection for port 'cs'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(414): (vopt-2718) [TFMPC] - Missing connection for port 'load_enable'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(414): (vopt-2718) [TFMPC] - Missing connection for port 'valid_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(414): (vopt-2718) [TFMPC] - Missing connection for port 'dirty_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(414): (vopt-2718) [TFMPC] - Missing connection for port 'hit_status'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# op: write, addr: 00000000, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# way 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000004, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000008, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 0000000c, rdata: xxxxxxxx, op_finished: 0
# 
# way 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# diffent index
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# replace
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# write back dirty data
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# ** Note: $finish    : E:/CPU_RISC-V/testbench/cache_tb.sv(165)
#    Time: 1845 ns  Iteration: 0  Instance: /cache_tb
# 1
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 165
run -all
# Break key hit
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 290
run -continue
# Break key hit
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 290
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 302
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
step -over
step -over
step -over
run -all
# 
# write data
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 100
step
step -over
step -over
run -all
# op: write, addr: 00000000, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# way 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000004, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000008, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 0000000c, rdata: xxxxxxxx, op_finished: 0
# 
# way 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# diffent index
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# replace
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# write back dirty data
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# ** Note: $finish    : E:/CPU_RISC-V/testbench/cache_tb.sv(165)
#    Time: 1845 ns  Iteration: 0  Instance: /cache_tb
# 1
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 165
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 100
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 302
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 307
step -over
# Next activity is in 9 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -all
# op: write, addr: 00000000, op_finished: 0
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 302
step -over
step -over
step -over
step -over
step -over
step -over
step -over
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 100
step
step -over
step -over
run -all
# op: write, addr: 00000000, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# way 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000004, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000008, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 0000000c, rdata: xxxxxxxx, op_finished: 0
# 
# way 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# diffent index
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# replace
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# 
# write back dirty data
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 0
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 0
# ** Note: $finish    : E:/CPU_RISC-V/testbench/cache_tb.sv(165)
#    Time: 1845 ns  Iteration: 0  Instance: /cache_tb
# 1
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 165
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 288
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 288
step -over
step -over
step -over
step -over
run -all
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 94
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 288
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 288
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 40
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 40
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 40
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 40
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 288
run -all
# 
# write data
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 100
step
step -over
step -over
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 302
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 9 ns.
step -over
step -over
step -over
step -over
step -over
# Errors: 0, Warnings: 0
# Compile of config.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ins_decoder.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache_tb.sv was successful.
quit -sim
# End time: 21:28:13 on Apr 25,2025, Elapsed time: 0:42:33
# Errors: 2, Warnings: 11
vsim -voptargs=+acc work.cache_tb
# vsim -voptargs="+acc" work.cache_tb 
# Start time: 21:28:16 on Apr 25,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(314): (vopt-2182) 'load_enable' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(313): (vopt-2182) 'op_finished' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(345): (vopt-2182) 'write_back_enable' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(417): (vopt-2685) [TFMPC] - Too few port connections for 'set'.  Expected 19, found 14.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(417): (vopt-2718) [TFMPC] - Missing connection for port 'cs'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(417): (vopt-2718) [TFMPC] - Missing connection for port 'load_enable'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(417): (vopt-2718) [TFMPC] - Missing connection for port 'valid_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(417): (vopt-2718) [TFMPC] - Missing connection for port 'dirty_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(417): (vopt-2718) [TFMPC] - Missing connection for port 'hit_status'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading sv_std.std
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
add wave sim:/cache_tb/*
add wave sim:/cache_tb/dut/set/*
add wave {sim:/cache_tb/dut/set/genblk1[0]/*}
# ** UI-Msg: (vish-4014) No objects found matching '/cache_tb/dut/set/genblk1[0]/*'.
add wave {sim:/cache_tb/dut/set/genblk1[0]/way/*}
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# valid: 0, tag: 0000000000000000000000, dirty: 0, data: 00000000000000000000000000000000
# op: write, addr: 00000000, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# way 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000004, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000008, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 0000000c, rdata: xxxxxxxx, op_finished: 1
# 
# way 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# 
# diffent index
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# 
# replace
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# 
# write back dirty data
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# ** Note: $finish    : E:/CPU_RISC-V/testbench/cache_tb.sv(165)
#    Time: 1845 ns  Iteration: 0  Instance: /cache_tb
# 1
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 165
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 100
step
step -over
step -over
step -over
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 305
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 9 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 310
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
step -over
step -over
step -over
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 310
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step
step -over
step -over
step -over
step -over
step -over
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=9.
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# Errors: 0, Warnings: 0
# Compile of config.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ins_decoder.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(314): (vopt-2182) 'load_enable' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(313): (vopt-2182) 'op_finished' might be read before written in always_comb or always @* block.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(345): (vopt-2182) 'write_back_enable' might be read before written in always_comb or always @* block.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 305
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
run -all
# 
# write data
# valid: 0, tag: 0000000000000000000000, dirty: 0, data: 00000000000000000000000000000000
# op: write, addr: 00000000, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# way 0
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000004, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000008, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 0000000c, rdata: xxxxxxxx, op_finished: 1
# 
# way 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# 
# diffent index
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# 
# replace
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# 
# write back dirty data
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: c0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# ** Note: $finish    : E:/CPU_RISC-V/testbench/cache_tb.sv(165)
#    Time: 1845 ns  Iteration: 0  Instance: /cache_tb
# 1
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 165
# Errors: 0, Warnings: 0
# Compile of config.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ins_decoder.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache.sv was successful.
# Errors: 0, Warnings: 1
# Compile of cache_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# op: write, addr: 00000000, op_finished: 1
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 1
# way 0
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000004, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000008, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 0000000c, rdata: zzzzzzzz, op_finished: 1
# 
# way 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: a0000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 1
# 
# diffent index
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000010, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: a0000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# 
# replace
# op: read, addr: b0000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000010, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 1
# 
# write back dirty data
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: c0000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: c0000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# ** Note: $finish    : E:/CPU_RISC-V/testbench/cache_tb.sv(165)
#    Time: 1012 ns  Iteration: 0  Instance: /cache_tb
# 1
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 165
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# 
# write data
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 100
step
step -over
step -over
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 305
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 9 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
step -over
step -over
step -over
step -over
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 310
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
step -over
step -over
step -over
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 310
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 305
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 305
run -all
# op: write, addr: 00000000, op_finished: 1
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 310
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 310
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
step -over
step -over
step -over
# Next activity is in 10 ns.
step -over
step -over
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
step -over
step -over
# Errors: 0, Warnings: 0
# Compile of config.sv was successful.
# Errors: 0, Warnings: 0
# Compile of ins_decoder.sv was successful.
# Errors: 0, Warnings: 0
# Compile of cache.sv was successful.
# Errors: 0, Warnings: 0
# Compile of cache_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(418): (vopt-2685) [TFMPC] - Too few port connections for 'set'.  Expected 19, found 14.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(418): (vopt-2718) [TFMPC] - Missing connection for port 'cs'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(418): (vopt-2718) [TFMPC] - Missing connection for port 'load_enable'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(418): (vopt-2718) [TFMPC] - Missing connection for port 'valid_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(418): (vopt-2718) [TFMPC] - Missing connection for port 'dirty_status'.
# ** Warning: E:\CPU_RISC-V\testbench\..\src\cache.sv(418): (vopt-2718) [TFMPC] - Missing connection for port 'hit_status'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading sv_std.std
# Loading work.cache_tb_sv_unit(fast)
# Loading work.cache_tb(fast)
# Loading work.cache(fast)
# Loading work.set(fast)
# Loading work.way(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$dumpvar' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
run -all
# ** Error: (vsim-7) Failed to open VCD file "../build/cache_tb.vcd" in write mode.
# No such file or directory. (errno = ENOENT)    : E:/CPU_RISC-V/testbench/cache_tb.sv(26)
#    Time: 0 ns  Iteration: 0  Instance: /cache_tb
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$dumpvar'
#    Time: 0 ns  Iteration: 0  Process: /cache_tb/#INITIAL#25 File: E:/CPU_RISC-V/testbench/cache_tb.sv Line: 27
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 310
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
run -all
# 
# write data
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 100
step
step -over
step -over
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 305
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# Next activity is in 9 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
step -over
step -over
step -over
step -over
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 310
step -over
# Next activity is in 10 ns.
step -over
step -over
step -over
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -all
# Break in Module set at E:/CPU_RISC-V/testbench/../src/cache.sv line 305
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
step -over
step -over
step -over
# Next activity is in 10 ns.
step -over
step -over
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# valid: 0, tag: 0000000000000000000000, dirty: 0, data: 00000000000000000000000000000000
step -over
step -over
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
step -over
step -over
step -over
step -over
step -over
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
step -over
run -all
# Break in Module way at E:/CPU_RISC-V/testbench/../src/cache.sv line 60
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# op: write, addr: 00000000, op_finished: 1
step -over
step -over
run -all
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 1
# way 0
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000004, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000008, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 0000000c, rdata: zzzzzzzz, op_finished: 1
# 
# way 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: a0000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 1
# 
# diffent index
# op: read, addr: 00000010, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000010, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: a0000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# 
# replace
# op: read, addr: b0000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000010, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: a0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: 00000000, rdata: zzzzzzzz, op_finished: 1
# 
# write back dirty data
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: c0000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: 00000000, rdata: xxxxxxxx, op_finished: 1
# op: read, addr: c0000000, rdata: zzzzzzzz, op_finished: 1
# op: read, addr: b0000000, rdata: xxxxxxxx, op_finished: 1
# ** Note: $finish    : E:/CPU_RISC-V/testbench/cache_tb.sv(165)
#    Time: 1212 ns  Iteration: 0  Instance: /cache_tb
# 1
# Break in Module cache_tb at E:/CPU_RISC-V/testbench/cache_tb.sv line 165
