#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000214b5109fb0 .scope module, "register_file_tb" "register_file_tb" 2 3;
 .timescale 0 0;
v00000214b51651a0_0 .var "CLK", 0 0;
v00000214b5165d80_0 .net "READ_DATA_1", 31 0, L_00000214b5165420;  1 drivers
v00000214b5166aa0_0 .net "READ_DATA_2", 31 0, L_00000214b5165560;  1 drivers
v00000214b5166a00_0 .var "READ_REG_1", 4 0;
v00000214b5166c80_0 .var "READ_REG_2", 4 0;
v00000214b5165240_0 .var "RST", 0 0;
v00000214b5166b40_0 .var "WRITE_DATA", 31 0;
v00000214b5166320_0 .var "WRITE_ENABLE", 0 0;
v00000214b5165c40_0 .var "WRITE_REG", 4 0;
v00000214b5165f60_0 .var/i "i", 31 0;
S_00000214b510a140 .scope module, "dut" "register_file" 2 12, 3 1 0, S_00000214b5109fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WRITE_ENABLE";
    .port_info 3 /INPUT 5 "READ_REG_1";
    .port_info 4 /INPUT 5 "READ_REG_2";
    .port_info 5 /INPUT 5 "WRITE_REG";
    .port_info 6 /INPUT 32 "WRITE_DATA";
    .port_info 7 /OUTPUT 32 "READ_DATA_1";
    .port_info 8 /OUTPUT 32 "READ_DATA_2";
v00000214b50fb9d0_0 .net "CLK", 0 0, v00000214b51651a0_0;  1 drivers
v00000214b50fbcf0_0 .net "READ_DATA_1", 31 0, L_00000214b5165420;  alias, 1 drivers
v00000214b50fb390_0 .net "READ_DATA_2", 31 0, L_00000214b5165560;  alias, 1 drivers
v00000214b50fb2f0_0 .net "READ_REG_1", 4 0, v00000214b5166a00_0;  1 drivers
v00000214b50fb7f0_0 .net "READ_REG_2", 4 0, v00000214b5166c80_0;  1 drivers
v00000214b50fb890 .array "REGISTERS", 0 31, 31 0;
v00000214b50fb6b0_0 .net "RST", 0 0, v00000214b5165240_0;  1 drivers
v00000214b50fbd90_0 .net "WRITE_DATA", 31 0, v00000214b5166b40_0;  1 drivers
v00000214b50fb930_0 .net "WRITE_ENABLE", 0 0, v00000214b5166320_0;  1 drivers
v00000214b50fba70_0 .net "WRITE_REG", 4 0, v00000214b5165c40_0;  1 drivers
v00000214b50fbb10_0 .net *"_ivl_0", 31 0, L_00000214b5166f00;  1 drivers
v00000214b50fb750_0 .net *"_ivl_10", 6 0, L_00000214b5165380;  1 drivers
L_00000214b51670b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000214b50fbe30_0 .net *"_ivl_13", 1 0, L_00000214b51670b8;  1 drivers
L_00000214b5167100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000214b50fb4d0_0 .net/2u *"_ivl_14", 31 0, L_00000214b5167100;  1 drivers
v00000214b50fbbb0_0 .net *"_ivl_18", 31 0, L_00000214b5166d20;  1 drivers
L_00000214b5167148 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000214b50fb250_0 .net *"_ivl_21", 26 0, L_00000214b5167148;  1 drivers
L_00000214b5167190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000214b50fb430_0 .net/2u *"_ivl_22", 31 0, L_00000214b5167190;  1 drivers
v00000214b50fb570_0 .net *"_ivl_24", 0 0, L_00000214b51668c0;  1 drivers
v00000214b50fbed0_0 .net *"_ivl_26", 31 0, L_00000214b5165060;  1 drivers
v00000214b50fc010_0 .net *"_ivl_28", 6 0, L_00000214b5165ba0;  1 drivers
L_00000214b5167028 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000214b50fbf70_0 .net *"_ivl_3", 26 0, L_00000214b5167028;  1 drivers
L_00000214b51671d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000214b50fb610_0 .net *"_ivl_31", 1 0, L_00000214b51671d8;  1 drivers
L_00000214b5167220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000214b50fc0b0_0 .net/2u *"_ivl_32", 31 0, L_00000214b5167220;  1 drivers
L_00000214b5167070 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000214b50fc150_0 .net/2u *"_ivl_4", 31 0, L_00000214b5167070;  1 drivers
v00000214b5166780_0 .net *"_ivl_6", 0 0, L_00000214b5166000;  1 drivers
v00000214b5166820_0 .net *"_ivl_8", 31 0, L_00000214b51657e0;  1 drivers
v00000214b51652e0_0 .var/i "i", 31 0;
E_00000214b50f7480 .event posedge, v00000214b50fb9d0_0;
L_00000214b5166f00 .concat [ 5 27 0 0], v00000214b5166a00_0, L_00000214b5167028;
L_00000214b5166000 .cmp/ne 32, L_00000214b5166f00, L_00000214b5167070;
L_00000214b51657e0 .array/port v00000214b50fb890, L_00000214b5165380;
L_00000214b5165380 .concat [ 5 2 0 0], v00000214b5166a00_0, L_00000214b51670b8;
L_00000214b5165420 .functor MUXZ 32, L_00000214b5167100, L_00000214b51657e0, L_00000214b5166000, C4<>;
L_00000214b5166d20 .concat [ 5 27 0 0], v00000214b5166c80_0, L_00000214b5167148;
L_00000214b51668c0 .cmp/ne 32, L_00000214b5166d20, L_00000214b5167190;
L_00000214b5165060 .array/port v00000214b50fb890, L_00000214b5165ba0;
L_00000214b5165ba0 .concat [ 5 2 0 0], v00000214b5166c80_0, L_00000214b51671d8;
L_00000214b5165560 .functor MUXZ 32, L_00000214b5167220, L_00000214b5165060, L_00000214b51668c0, C4<>;
    .scope S_00000214b510a140;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000214b51652e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000214b51652e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000214b51652e0_0;
    %store/vec4a v00000214b50fb890, 4, 0;
    %load/vec4 v00000214b51652e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000214b51652e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_00000214b510a140;
T_1 ;
    %wait E_00000214b50f7480;
    %load/vec4 v00000214b50fb6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000214b51652e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000214b51652e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000214b51652e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000214b50fb890, 0, 4;
    %load/vec4 v00000214b51652e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000214b51652e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000214b50fb930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v00000214b50fba70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000214b50fbd90_0;
    %load/vec4 v00000214b50fba70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000214b50fb890, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000214b5109fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000214b51651a0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v00000214b51651a0_0;
    %inv;
    %store/vec4 v00000214b51651a0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000214b5109fb0;
T_3 ;
    %vpi_call 2 34 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000214b5109fb0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000214b5165f60_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000214b5165f60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000214b50fb890, v00000214b5165f60_0 > {0 0 0};
    %load/vec4 v00000214b5165f60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000214b5165f60_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000214b5165240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000214b5166320_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000214b5166a00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000214b5166c80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000214b5165c40_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000214b5166b40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000214b5165240_0, 0, 1;
    %wait E_00000214b50f7480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000214b5165240_0, 0, 1;
    %wait E_00000214b50f7480;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000214b5166320_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000214b5165c40_0, 0;
    %pushi/vec4 2863311530, 0, 32;
    %assign/vec4 v00000214b5166b40_0, 0;
    %wait E_00000214b50f7480;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000214b5166320_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000214b5166a00_0, 0;
    %wait E_00000214b50f7480;
    %load/vec4 v00000214b5165d80_0;
    %cmpi/ne 2863311530, 0, 32;
    %jmp/0xz  T_3.2, 6;
    %vpi_call 2 63 "$display", "Test 2 Failed: Expected 0xAAAAAAAA, Got %h", v00000214b5165d80_0 {0 0 0};
T_3.2 ;
    %wait E_00000214b50f7480;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000214b5166320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000214b5165c40_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000214b5166b40_0, 0;
    %wait E_00000214b50f7480;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000214b5166320_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000214b5166a00_0, 0;
    %wait E_00000214b50f7480;
    %load/vec4 v00000214b5165d80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.4, 6;
    %vpi_call 2 75 "$display", "Test 3 Failed: Register 0 should always be 0" {0 0 0};
T_3.4 ;
    %wait E_00000214b50f7480;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000214b5166320_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000214b5165c40_0, 0;
    %pushi/vec4 1431655765, 0, 32;
    %assign/vec4 v00000214b5166b40_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000214b5166a00_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000214b5166c80_0, 0;
    %wait E_00000214b50f7480;
    %load/vec4 v00000214b5166aa0_0;
    %cmpi/ne 2863311530, 0, 32;
    %jmp/0xz  T_3.6, 6;
    %vpi_call 2 86 "$display", "Test 4 Failed: Incorrect value read from register 1" {0 0 0};
T_3.6 ;
    %delay 20, 0;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "./../../rtl/register_file/register_file.v";
