HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Minimal_SoC
Implementation;Synthesis||null||@W:Net resetn_rx_s is not declared.||Minimal_SoC.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/58||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis|| CG360 ||@W:Removing wire RDW, as there is no assignment to it.||Minimal_SoC.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/310||ramblocks.v(43);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/43
Implementation;Synthesis|| CG360 ||@W:Removing wire WDY, as there is no assignment to it.||Minimal_SoC.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/311||ramblocks.v(47);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/47
Implementation;Synthesis|| CG360 ||@W:Removing wire RDY, as there is no assignment to it.||Minimal_SoC.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/312||ramblocks.v(48);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/48
Implementation;Synthesis|| CG360 ||@W:Removing wire RDYY, as there is no assignment to it.||Minimal_SoC.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/313||ramblocks.v(49);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/49
Implementation;Synthesis|| CG133 ||@W:Object ACMDATA is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/319||acmtable.v(27);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\acmtable.v'/linenumber/27
Implementation;Synthesis|| CG133 ||@W:Object MULT is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/577||coreabc.v(696);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/696
Implementation;Synthesis|| CG133 ||@W:Object A is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/578||coreabc.v(697);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/697
Implementation;Synthesis|| CG133 ||@W:Object B is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/579||coreabc.v(698);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/698
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUG1, as there is no assignment to it.||Minimal_SoC.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/580||coreabc.v(234);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/234
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUG2, as there is no assignment to it.||Minimal_SoC.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/581||coreabc.v(235);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/235
Implementation;Synthesis|| CG360 ||@W:Removing wire DEBUGBLK_RESETN, as there is no assignment to it.||Minimal_SoC.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/582||coreabc.v(236);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/236
Implementation;Synthesis|| CG133 ||@W:Object iii is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/583||coreabc.v(262);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/262
Implementation;Synthesis|| CG133 ||@W:Object RAMDOUTXX is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/584||coreabc.v(263);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/263
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 12 of ins_addr||Minimal_SoC.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/585||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 13 of ins_addr||Minimal_SoC.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/586||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 14 of ins_addr||Minimal_SoC.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/587||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CG134 ||@W:No assignment to bit 15 of ins_addr||Minimal_SoC.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/588||coreabc.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/267
Implementation;Synthesis|| CL169 ||@W:Pruning unused register GETINST. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/589||coreabc.v(1041);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/1041
Implementation;Synthesis|| CL169 ||@W:Pruning unused register UROM.upper_addr[7:0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/590||coreabc.v(511);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/511
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 16 of ZREGISTER[16:0] assign 0, register removed by optimization.||Minimal_SoC.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/591||coreabc.v(1041);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/1041
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of UROM.INSTR_SLOT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/593||coreabc.v(494);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||Minimal_SoC.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/594||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||Minimal_SoC.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/675||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(707);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/707||sram_512to8192x8.v(75280);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/75280
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OIIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(708);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/708||sram_512to8192x8.v(74779);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/74779
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_lOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(709);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/709||sram_512to8192x8.v(74278);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/74278
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(710);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/710||sram_512to8192x8.v(73777);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73777
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OOIl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(711);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/711||sram_512to8192x8.v(73276);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73276
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_l1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(712);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/712||sram_512to8192x8.v(72775);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/72775
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_I1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(713);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/713||sram_512to8192x8.v(72274);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/72274
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_O1Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(714);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/714||sram_512to8192x8.v(71773);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/71773
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_l0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(715);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/715||sram_512to8192x8.v(71272);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/71272
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_I0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(716);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/716||sram_512to8192x8.v(70771);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/70771
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_O0Ol because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(717);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/717||sram_512to8192x8.v(70270);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/70270
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_llOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(718);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/718||sram_512to8192x8.v(69769);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/69769
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_IlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(719);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/719||sram_512to8192x8.v(69268);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/69268
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_OlOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(720);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/720||sram_512to8192x8.v(68767);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/68767
Implementation;Synthesis|| CL168 ||@W:Removing instance CoreApbSram_lIOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(721);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/721||sram_512to8192x8.v(68266);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/68266
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CoreApbSram_I1l[12:9]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(722);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/722||sram_512to8192x8.v(879);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/879
Implementation;Synthesis|| CG360 ||@W:Removing wire CoreApbSram_l0I, as there is no assignment to it.||Minimal_SoC.srr(723);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/723||coreapbsram.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/304
Implementation;Synthesis|| CL168 ||@W:Removing instance genblk1.CoreApbSram_O0l because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(724);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/724||coreapbsram.v(1676);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/1676
Implementation;Synthesis|| CL168 ||@W:Removing instance genblk1.CoreApbSram_IOl because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Minimal_SoC.srr(725);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/725||coreapbsram.v(1617);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/1617
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||Minimal_SoC.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/726||corespi.v(27);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||Minimal_SoC.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/734||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||null||@W:Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(778);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/778||spi_chanctrl.v(132);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/132
Implementation;Synthesis|| CG133 ||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(779);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/779||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_p, as there is no assignment to it.||Minimal_SoC.srr(780);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/780||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_r, as there is no assignment to it.||Minimal_SoC.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/781||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis|| CG133 ||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(782);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/782||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/783||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/784||spi_chanctrl.v(1053);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1053
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/785||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(786);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/786||spi_chanctrl.v(807);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/807
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(787);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/787||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(788);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/788||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(789);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/789||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(790);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/790||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(791);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/791||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit mtx_holdsel to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(792);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/792||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_holdsel. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(793);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/793||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||Minimal_SoC.srr(824);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/824||coretimer.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/834||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(835);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/835||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(836);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/836||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(837);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/837||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Minimal_SoC.srr(838);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/838||coretimer.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||null||@W:Index into variable CUARTIl0l could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(865);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/865||Tx_async.v(168);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/168
Implementation;Synthesis||null||@W:Index into variable CUARTIl0l could be out of range - a simulation mismatch is possible||Minimal_SoC.srr(866);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/866||Tx_async.v(168);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/168
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||Minimal_SoC.srr(880);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/880||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTO1Il to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(881);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/881||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTO1Il. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(882);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/882||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||Minimal_SoC.srr(904);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/904||fifo_256x8_pa3.v(90);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v'/linenumber/90
Implementation;Synthesis|| CG133 ||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||Minimal_SoC.srr(905);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/905||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(906);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/906||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(933);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/933||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(934);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/934||fifo_256x8_pa3.v(253);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_pa3.v'/linenumber/253
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTl1Il to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(942);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/942||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTl1Il. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(943);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/943||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit CUARTO11 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(944);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/944||Rx_async.v(575);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/575
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CUARTO11. Make sure that there are no unused intermediate registers.||Minimal_SoC.srr(945);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/945||Rx_async.v(575);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/575
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(966);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/966||spi.v(70);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(967);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/967||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(968);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/968||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/969||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(970);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/970||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(971);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/971||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of stxs_bitsel[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Minimal_SoC.srr(972);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/972||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 8 of wrdata[15:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(991);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/991||spi_rf.v(42);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/42
Implementation;Synthesis|| CL246 ||@W:Input port bits 12 to 9 of CoreApbSram_lIl[12:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(999);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/999||sram_512to8192x8.v(65);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/65
Implementation;Synthesis|| CL246 ||@W:Input port bits 12 to 9 of CoreApbSram_Oll[12:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1000);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1000||sram_512to8192x8.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\sram_512to8192x8.v'/linenumber/73
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 14 of PADDR[16:0] are unused. Assign logic for all port bits or change the input port size.||Minimal_SoC.srr(1001);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1001||coreapbsram.v(205);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vlog\core_obfuscated\coreapbsram.v'/linenumber/205
Implementation;Synthesis|| CL157 ||@W:*Output SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(1043);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1043||ramblocks.v(40);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/40
Implementation;Synthesis|| CL157 ||@W:*Output DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Minimal_SoC.srr(1044);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1044||ramblocks.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\ramblocks.v'/linenumber/41
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element UROM.INSTR_MUXC. Add a syn_preserve attribute to the element to prevent sharing.||Minimal_SoC.srr(1045);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1045||coreabc.v(494);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\component\work\Minimal_SoC\COREABC_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Minimal_SoC_with_PLL|GLA_inferred_clock which controls 584 sequential elements including COREABC_0.URAM\.UR.UG3\.UR_xhdl12.Ram256x16_R0C0. This clock has no specified timing constraint which may adversely impact design performance. ||Minimal_SoC.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1150||ram256x16_pa3.v(47);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\ram256x16_pa3.v'/linenumber/47
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_SLOT[2] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1251);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1251||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[7] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1252);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1252||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[8] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1253);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1253||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[9] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1254);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1254||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[10] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1255);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1255||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_ADDR[11] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1256);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1256||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_DATA[8] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1257);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1257||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_DATA[9] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1258);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1258||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_DATA[10] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1259);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1259||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_DATA[11] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1260||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_DATA[12] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1261);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1261||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_DATA[13] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1262||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_DATA[14] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1263||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MO129 ||@W:Sequential instance COREABC_0.UROM.INSTR_DATA[15] is reduced to a combinational gate by constant propagation.||Minimal_SoC.srr(1264);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1264||coreabc.v(494);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreabc_0\rtl\vlog\core\coreabc.v'/linenumber/494
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||Minimal_SoC.srr(1266);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1266||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||Minimal_SoC.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1268||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MO160 ||@W:Register bit Load[31] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1282||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[30] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1283||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[29] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1284||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[28] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1285);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1285||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[27] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1286);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1286||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[26] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1287);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1287||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[25] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1288);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1288||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[24] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1289);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1289||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[23] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1290||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[22] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1291||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[21] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1292||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[20] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1293||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[19] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1294||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[18] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1295||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[17] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1296||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| MO160 ||@W:Register bit Load[16] (in view view:CORETIMER_LIB.CoreTimer_32s_0s_15s_0s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Minimal_SoC.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1297||coretimer.v(199);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/199
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.CUARTlOlI.CUARTlO0 because it is equivalent to instance CoreUARTapb_0.CUARTlOlI.CUARTl1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1352);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1352||coreuart.v(936);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v'/linenumber/936
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.CUARTlOlI.CUARTOO0 because it is equivalent to instance CoreUARTapb_0.CUARTlOlI.CUARTOI0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Minimal_SoC.srr(1353);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1353||coreuart.v(888);liberoaction://cross_probe/hdl/file/'c:\users\micha\synologydrive\engineering\projects\chess obc\soc\liberoprojects\clyde\clyde\component\work\minimal_soc\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v'/linenumber/888
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Minimal_SoC_with_PLL|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:Minimal_SoC_with_PLL_0.GLA"||Minimal_SoC.srr(1482);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1482||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Minimal_SoC.srr(1498);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1498||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Minimal_SoC.srr(1500);liberoaction://cross_probe/hdl/file/'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.srr'/linenumber/1500||null;null
Implementation;Compile;RootName:Minimal_SoC
