*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue Feb 11 23:20:55 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

The design hasn't changed and need not be recompiled. 
If you really want to, delete file simv.daidir/.vcs.timestamp and
run VCS again.

Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Feb 11 23:20 2025
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.file_io_open: at time                    0 WARNING: no +model_data option specified, using /tmp.
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.open_bank_file: at time 0 INFO: opening /tmp/TESTBED.init_ddr_phy_dram_inst.ddr3_inst.open_bank_file.x.
*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'initialization.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the SVA assertions, layer (0).
*Verdi* : End of traversing the SVA assertions.
======================================
====       Resetting the DDR3      ===
======================================
======================================
====       Done Reset the DDR3     ===
======================================
======================================
====     WAITING INITIALIZATION    ===
======================================
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100802501.0 ps INFO: Load Mode 0
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100802501.0 ps INFO: Load Mode 0 Burst Length = Fixed  4 (chop)
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100802501.0 ps INFO: Load Mode 0 Burst Order = Sequential
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100802501.0 ps INFO: Load Mode 0 CAS Latency =           5
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100802501.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100802501.0 ps INFO: Load Mode 0 Write Recovery =           5
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100802501.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100820501.0 ps INFO: Load Mode 1
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100820501.0 ps INFO: Load Mode 1 DLL Enable = Enabled
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100820501.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100820501.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100820501.0 ps INFO: Load Mode 1 Additive Latency = 0
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100820501.0 ps INFO: Load Mode 1 Write Levelization = Disabled
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100820501.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100820501.0 ps INFO: Load Mode 1 Qoff = Enabled
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100838501.0 ps INFO: Load Mode 2
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100838501.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100838501.0 ps INFO: Load Mode 2 CAS Write Latency =           5
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100838501.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100838501.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100838501.0 ps INFO: Load Mode 2 Dynamic ODT Rtt =          60 Ohm
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100856501.0 ps INFO: Load Mode 3
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100856501.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100856501.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100937501.0 ps INFO: ZQ        long = 1
TESTBED.init_ddr_phy_dram_inst.ddr3_inst.cmd_task: at time 2100937501.0 ps INFO: Initialization Sequence is complete
=======================================
====     DONE INITILIZATION         ===
=======================================
Congratulations! All tests passed
$finish called from file "PATTERN.sv", line 95.
$finish at simulation time 2102475000.0 ps
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2102475000 ps
CPU Time:     21.310 seconds;       Data structure size:   0.1Mb
Tue Feb 11 23:21:09 2025
