Name:Nagellaanithareddy Company:CODETECH IT SOLUTIONS ID:CT12DS763 DOMAIN:VLSI DURATION:15th JUNE 2024 to 15th AUG 2024 MENTOR:G.SRAVANI OVERVIEW OF THE PROJECT:VLSI DESIGN OF BASIC LOGIC GATES,ADDERS, NAD MUL;TIPLUXERS USING VERILOG WITH IN THE VLSI SOFTWARE OBJECTIVE:The objective of the project is to design the basic logic gates.... KEY ACTIVITIES:To obtain waveforms of the followings designs TECHNOLOGIES USED:XILIN SOFTWARE 
![image](https://github.com/user-attachments/assets/1a94eb24-c1cc-4879-be8a-4dedd29cd869)
![image](https://github.com/user-attachments/assets/31b55ba7-89be-4311-99c0-43ec69ba0913)
![image](https://github.com/user-attachments/assets/11878562-2428-4841-bea1-c5cdf2e0f131)
![image](https://github.com/user-attachments/assets/00e5b643-1743-4d08-bfdb-8c5c090d916c)
![image](https://github.com/user-attachments/assets/7fa3c8ef-660b-42c1-a5f2-dc71dca9c2e0)
![image](https://github.com/user-attachments/assets/11bbe234-8ea7-46c2-af41-b8467ba32782)
![image](https://github.com/user-attachments/assets/5b89e794-198e-4eda-b4e2-19177ac8ec4c)
![image](https://github.com/user-attachments/assets/b1a489e3-8cd1-4c74-a9bd-cec6fc36f905)
![image](https://github.com/user-attachments/assets/c7a1af19-b89d-4566-aa05-bd335b79ec7e)
![image](https://github.com/user-attachments/assets/4e8af616-910e-4bc1-8414-8247d504434e)
