#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Feb 19 04:40:09 2020
# Process ID: 18420
# Current directory: C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/impl_1
# Command line: vivado.exe -log adder_subtractor_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source adder_subtractor_wrapper.tcl -notrace
# Log file: C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/impl_1/adder_subtractor_wrapper.vdi
# Journal file: C:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source adder_subtractor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top adder_subtractor_wrapper -part xc7k70tfbv676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_0/adder_subtractor_FA_0_0.dcp' for cell 'adder_subtractor_i/FA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_1/adder_subtractor_FA_0_1.dcp' for cell 'adder_subtractor_i/FA_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_2/adder_subtractor_FA_0_2.dcp' for cell 'adder_subtractor_i/FA_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_FA_0_3/adder_subtractor_FA_0_3.dcp' for cell 'adder_subtractor_i/FA_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_0/adder_subtractor_util_vector_logic_0_0.dcp' for cell 'adder_subtractor_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_1/adder_subtractor_util_vector_logic_0_1.dcp' for cell 'adder_subtractor_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_2/adder_subtractor_util_vector_logic_0_2.dcp' for cell 'adder_subtractor_i/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Programs/Lab2_part2GuevaraNishioka/Lab2_part2GuevaraNishioka.srcs/sources_1/bd/adder_subtractor/ip/adder_subtractor_util_vector_logic_0_3/adder_subtractor_util_vector_logic_0_3.dcp' for cell 'adder_subtractor_i/util_vector_logic_3'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 630.109 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 743.422 ; gain = 399.863

*** Halting run - EA reset detected ***



    while executing
"start_step opt_design"
    (file "adder_subtractor_wrapper.tcl" line 95)
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 04:40:26 2020...
