var a08491 =
[
    [ "ADC Peripheral Access Layer", "d8/dc4/a08492.html", "d8/dc4/a08492" ],
    [ "CMP Peripheral Access Layer", "d9/d20/a08494.html", "d9/d20/a08494" ],
    [ "DAC Peripheral Access Layer", "da/d90/a08496.html", "da/d90/a08496" ],
    [ "DMA Peripheral Access Layer", "d3/daf/a08498.html", "d3/daf/a08498" ],
    [ "DMAMUX Peripheral Access Layer", "db/d2c/a08500.html", "db/d2c/a08500" ],
    [ "FGPIO Peripheral Access Layer", "de/df3/a08502.html", "de/df3/a08502" ],
    [ "FTFA Peripheral Access Layer", "d3/d22/a08504.html", "d3/d22/a08504" ],
    [ "GPIO Peripheral Access Layer", "d6/d22/a08506.html", "d6/d22/a08506" ],
    [ "I2C Peripheral Access Layer", "db/d8e/a08508.html", "db/d8e/a08508" ],
    [ "I2S Peripheral Access Layer", "d1/d3b/a08510.html", "d1/d3b/a08510" ],
    [ "LLWU Peripheral Access Layer", "da/d89/a08512.html", "da/d89/a08512" ],
    [ "LPTMR Peripheral Access Layer", "d2/d7f/a08514.html", "d2/d7f/a08514" ],
    [ "MCG Peripheral Access Layer", "db/d22/a08516.html", "db/d22/a08516" ],
    [ "MCM Peripheral Access Layer", "db/df9/a08518.html", "db/df9/a08518" ],
    [ "MTB Peripheral Access Layer", "df/d79/a08520.html", "df/d79/a08520" ],
    [ "MTBDWT Peripheral Access Layer", "d0/d32/a08522.html", "d0/d32/a08522" ],
    [ "NV Peripheral Access Layer", "d1/d28/a08524.html", "d1/d28/a08524" ],
    [ "OSC Peripheral Access Layer", "d6/d15/a08526.html", "d6/d15/a08526" ],
    [ "PIT Peripheral Access Layer", "d6/d65/a08528.html", "d6/d65/a08528" ],
    [ "PMC Peripheral Access Layer", "de/d71/a08530.html", "de/d71/a08530" ],
    [ "PORT Peripheral Access Layer", "df/dc4/a08532.html", "df/dc4/a08532" ],
    [ "RCM Peripheral Access Layer", "d4/d26/a08534.html", "d4/d26/a08534" ],
    [ "ROM Peripheral Access Layer", "d6/d96/a08536.html", "d6/d96/a08536" ],
    [ "RTC Peripheral Access Layer", "d7/d03/a08538.html", "d7/d03/a08538" ],
    [ "SIM Peripheral Access Layer", "dc/dfb/a08540.html", "dc/dfb/a08540" ],
    [ "SMC Peripheral Access Layer", "d3/d31/a08542.html", "d3/d31/a08542" ],
    [ "SPI Peripheral Access Layer", "d9/d01/a08544.html", "d9/d01/a08544" ],
    [ "TPM Peripheral Access Layer", "d5/d80/a08546.html", "d5/d80/a08546" ],
    [ "TSI Peripheral Access Layer", "d8/d2e/a08548.html", "d8/d2e/a08548" ],
    [ "UART Peripheral Access Layer", "df/d7b/a08550.html", "df/d7b/a08550" ],
    [ "UART0 Peripheral Access Layer", "d0/d70/a08552.html", "d0/d70/a08552" ],
    [ "USB Peripheral Access Layer", "de/da8/a08554.html", "de/da8/a08554" ]
];