

*** CYCLE 0
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	addi x1 x0 #12
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
		0  addi x1 x0 #12  READY (0)  READY (12)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  addi x1 x0 #12  NOT COMPLETED



*** CYCLE 3
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		1  beq x1 x0 #40  TAG= 0  READY (0)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 0
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  addi x1 x0 #12  NOT COMPLETED
		1  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 4
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		1  beq x1 x0 #40  TAG= 0  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 0, result = 0x0000000C
floating writeback ports:
branch PC update:
ROB:
		0  addi x1 x0 #12  NOT COMPLETED
		1  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 5
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 1
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  addi x1 x0 #12  COMPLETED
		1  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 6
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 1, outcome = 0, target = 0x0000002C
ROB:
		1  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 7
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		2  addi x1 x1 #-1  READY (12)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		1  beq x1 x0 #40  COMPLETED
		2  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 8
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		3  flw f0 (48)x2  READY (0)  READY (48)  NOT ISSUED
CQ:
		3  flw f0 (48)x2  TAG=67  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 2
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		2  addi x1 x1 #-1  NOT COMPLETED
		3  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 9
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		4  flw f8 (96)x2  READY (0)  READY (96)  NOT ISSUED
CQ:
		3  flw f0 (48)x2  TAG=67  READY   NOT ISSUED
		4  flw f8 (96)x2  TAG=68  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 67
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 2, result = 0x0000000B
floating writeback ports:
branch PC update:
ROB:
		2  addi x1 x1 #-1  NOT COMPLETED
		3  flw f0 (48)x2  NOT COMPLETED
		4  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 10
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		5  flw f16 (144)x2  READY (0)  READY (144)  NOT ISSUED
CQ:
		3  flw f0 (48)x2  TAG=67  READY   NOT ISSUED
		4  flw f8 (96)x2  TAG=68  READY   NOT ISSUED
		5  flw f16 (144)x2  TAG=69  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 68
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 67, result = 0x00000030
floating writeback ports:
branch PC update:
ROB:
		2  addi x1 x1 #-1  COMPLETED
		3  flw f0 (48)x2  NOT COMPLETED
		4  flw f8 (96)x2  NOT COMPLETED
		5  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 11
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		6  fmult.s f0 f0 f8  TAG= 3  TAG= 4  NOT ISSUED
CQ:
		4  flw f8 (96)x2  TAG=68  READY   NOT ISSUED
		5  flw f16 (144)x2  TAG=69  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 69
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 3
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 68, result = 0x00000060
floating writeback ports:
branch PC update:
ROB:
		3  flw f0 (48)x2  NOT COMPLETED
		4  flw f8 (96)x2  NOT COMPLETED
		5  flw f16 (144)x2  NOT COMPLETED
		6  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 12
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		6  fmult.s f0 f0 f8  TAG= 3  TAG= 4  NOT ISSUED
		7  fadd.s f0 f0 f16  TAG= 6  TAG= 5  NOT ISSUED
CQ:
		5  flw f16 (144)x2  TAG=69  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 4
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 69, result = 0x00000090
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
branch PC update:
ROB:
		3  flw f0 (48)x2  NOT COMPLETED
		4  flw f8 (96)x2  NOT COMPLETED
		5  flw f16 (144)x2  NOT COMPLETED
		6  fmult.s f0 f0 f8  NOT COMPLETED
		7  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 13
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		6  fmult.s f0 f0 f8  READY (1008981770)  TAG= 4  NOT ISSUED
		7  fadd.s f0 f0 f16  TAG= 6  TAG= 5  NOT ISSUED
		8  fsw f0 (192)x2  READY (0)  READY (192)  NOT ISSUED
CQ:
		8  fsw f0 (192)x2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 4, result = 0x3F800000
branch PC update:
ROB:
		3  flw f0 (48)x2  COMPLETED
		4  flw f8 (96)x2  NOT COMPLETED
		5  flw f16 (144)x2  NOT COMPLETED
		6  fmult.s f0 f0 f8  NOT COMPLETED
		7  fadd.s f0 f0 f16  NOT COMPLETED
		8  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 14
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		7  fadd.s f0 f0 f16  TAG= 6  TAG= 5  NOT ISSUED
		8  fsw f0 (192)x2  READY (0)  READY (192)  NOT ISSUED
		9  addi x2 x2 #4  READY (0)  READY (4)  NOT ISSUED
CQ:
		8  fsw f0 (192)x2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 5, result = 0x42C80000
branch PC update:
ROB:
		4  flw f8 (96)x2  COMPLETED
		5  flw f16 (144)x2  NOT COMPLETED
		6  fmult.s f0 f0 f8  NOT COMPLETED
		7  fadd.s f0 f0 f16  NOT COMPLETED
		8  fsw f0 (192)x2  NOT COMPLETED
		9  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 15
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		7  fadd.s f0 f0 f16  TAG= 6  READY (1120403456)  NOT ISSUED
		8  fsw f0 (192)x2  READY (0)  READY (192)  ISSUED
		9  addi x2 x2 #4  READY (0)  READY (4)  NOT ISSUED
		10  jal x0 #-36  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  fsw f0 (192)x2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		5  flw f16 (144)x2  COMPLETED
		6  fmult.s f0 f0 f8  NOT COMPLETED
		7  fadd.s f0 f0 f16  NOT COMPLETED
		8  fsw f0 (192)x2  NOT COMPLETED
		9  addi x2 x2 #4  NOT COMPLETED
		10  jal x0 #-36  NOT COMPLETED



*** CYCLE 16
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		7  fadd.s f0 f0 f16  TAG= 6  READY (1120403456)  NOT ISSUED
		8  fsw f0 (192)x2  READY (0)  READY (192)  ISSUED
		9  addi x2 x2 #4  READY (0)  READY (4)  ISSUED
		10  jal x0 #-36  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  fsw f0 (192)x2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 9
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
branch PC update:
ROB:
		6  fmult.s f0 f0 f8  NOT COMPLETED
		7  fadd.s f0 f0 f16  NOT COMPLETED
		8  fsw f0 (192)x2  NOT COMPLETED
		9  addi x2 x2 #4  NOT COMPLETED
		10  jal x0 #-36  NOT COMPLETED



*** CYCLE 17
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		7  fadd.s f0 f0 f16  TAG= 6  READY (1120403456)  NOT ISSUED
		8  fsw f0 (192)x2  READY (0)  READY (192)  ISSUED
		9  addi x2 x2 #4  READY (0)  READY (4)  ISSUED
		10  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
		8  fsw f0 (192)x2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 10
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 6
DIV fu:
integer writeback ports:
		TAG = 9, result = 0x00000004
floating writeback ports:
branch PC update:
ROB:
		6  fmult.s f0 f0 f8  NOT COMPLETED
		7  fadd.s f0 f0 f16  NOT COMPLETED
		8  fsw f0 (192)x2  NOT COMPLETED
		9  addi x2 x2 #4  NOT COMPLETED
		10  jal x0 #-36  NOT COMPLETED



*** CYCLE 18
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		7  fadd.s f0 f0 f16  TAG= 6  READY (1120403456)  NOT ISSUED
		8  fsw f0 (192)x2  READY (0)  READY (192)  ISSUED
		9  addi x2 x2 #4  READY (0)  READY (4)  ISSUED
		10  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
		8  fsw f0 (192)x2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 10, result = 0x00000028
floating writeback ports:
		TAG = 6, result = 0x3C23D70A
branch PC update:
		TAG = 10, outcome = 40, target = 0x00000004
ROB:
		6  fmult.s f0 f0 f8  NOT COMPLETED
		7  fadd.s f0 f0 f16  NOT COMPLETED
		8  fsw f0 (192)x2  NOT COMPLETED
		9  addi x2 x2 #4  COMPLETED
		10  jal x0 #-36  NOT COMPLETED



*** CYCLE 19
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		8  fsw f0 (192)x2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 7
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		6  fmult.s f0 f0 f8  COMPLETED
		7  fadd.s f0 f0 f16  NOT COMPLETED
		8  fsw f0 (192)x2  NOT COMPLETED
		9  addi x2 x2 #4  COMPLETED
		10  jal x0 #-36  COMPLETED



*** CYCLE 20
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		11  beq x1 x0 #40  READY (11)  READY (0)  NOT ISSUED
CQ:
		8  fsw f0 (192)x2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 7
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fadd.s f0 f0 f16  NOT COMPLETED
		8  fsw f0 (192)x2  NOT COMPLETED
		9  addi x2 x2 #4  COMPLETED
		10  jal x0 #-36  COMPLETED
		11  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 21
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		8  fsw f0 (192)x2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 11
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 7
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fadd.s f0 f0 f16  NOT COMPLETED
		8  fsw f0 (192)x2  NOT COMPLETED
		9  addi x2 x2 #4  COMPLETED
		10  jal x0 #-36  COMPLETED
		11  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 22
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		8  fsw f0 (192)x2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 7, result = 0x42C8051F
branch PC update:
		TAG = 11, outcome = 0, target = 0x0000002C
ROB:
		7  fadd.s f0 f0 f16  NOT COMPLETED
		8  fsw f0 (192)x2  NOT COMPLETED
		9  addi x2 x2 #4  COMPLETED
		10  jal x0 #-36  COMPLETED
		11  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 23
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		12  addi x1 x1 #-1  READY (11)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		7  fadd.s f0 f0 f16  COMPLETED
		8  fsw f0 (192)x2  COMPLETED
		9  addi x2 x2 #4  COMPLETED
		10  jal x0 #-36  COMPLETED
		11  beq x1 x0 #40  COMPLETED
		12  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 24
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		13  flw f0 (48)x2  READY (4)  READY (48)  NOT ISSUED
CQ:
		13  flw f0 (48)x2  TAG=77  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 12
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		8  fsw f0 (192)x2  COMPLETED
		9  addi x2 x2 #4  COMPLETED
		10  jal x0 #-36  COMPLETED
		11  beq x1 x0 #40  COMPLETED
		12  addi x1 x1 #-1  NOT COMPLETED
		13  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 25
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		14  flw f8 (96)x2  READY (4)  READY (96)  NOT ISSUED
CQ:
		13  flw f0 (48)x2  TAG=77  READY   NOT ISSUED
		14  flw f8 (96)x2  TAG=78  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 77
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 8
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 12, result = 0x0000000A
floating writeback ports:
branch PC update:
ROB:
		9  addi x2 x2 #4  COMPLETED
		10  jal x0 #-36  COMPLETED
		11  beq x1 x0 #40  COMPLETED
		12  addi x1 x1 #-1  NOT COMPLETED
		13  flw f0 (48)x2  NOT COMPLETED
		14  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 26
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		15  flw f16 (144)x2  READY (4)  READY (144)  NOT ISSUED
CQ:
		13  flw f0 (48)x2  TAG=77  READY   NOT ISSUED
		14  flw f8 (96)x2  TAG=78  READY   NOT ISSUED
		15  flw f16 (144)x2  TAG=79  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 78
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 77, result = 0x00000034
floating writeback ports:
branch PC update:
ROB:
		10  jal x0 #-36  COMPLETED
		11  beq x1 x0 #40  COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  flw f0 (48)x2  NOT COMPLETED
		14  flw f8 (96)x2  NOT COMPLETED
		15  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 27
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		16  fmult.s f0 f0 f8  TAG=13  TAG=14  NOT ISSUED
CQ:
		14  flw f8 (96)x2  TAG=78  READY   NOT ISSUED
		15  flw f16 (144)x2  TAG=79  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 79
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 13
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 78, result = 0x00000064
floating writeback ports:
branch PC update:
ROB:
		11  beq x1 x0 #40  COMPLETED
		12  addi x1 x1 #-1  COMPLETED
		13  flw f0 (48)x2  NOT COMPLETED
		14  flw f8 (96)x2  NOT COMPLETED
		15  flw f16 (144)x2  NOT COMPLETED
		16  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 28
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000B	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		16  fmult.s f0 f0 f8  TAG=13  TAG=14  NOT ISSUED
		17  fadd.s f0 f0 f16  TAG=16  TAG=15  NOT ISSUED
CQ:
		15  flw f16 (144)x2  TAG=79  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 14
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 79, result = 0x00000094
floating writeback ports:
		TAG = 13, result = 0x3CA3D70A
branch PC update:
ROB:
		12  addi x1 x1 #-1  COMPLETED
		13  flw f0 (48)x2  NOT COMPLETED
		14  flw f8 (96)x2  NOT COMPLETED
		15  flw f16 (144)x2  NOT COMPLETED
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 29
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		16  fmult.s f0 f0 f8  READY (1017370378)  TAG=14  NOT ISSUED
		17  fadd.s f0 f0 f16  TAG=16  TAG=15  NOT ISSUED
		18  fsw f0 (192)x2  READY (4)  READY (192)  NOT ISSUED
CQ:
		18  fsw f0 (192)x2  TAG=82  TAG=17  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 15
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 14, result = 0x40000000
branch PC update:
ROB:
		13  flw f0 (48)x2  COMPLETED
		14  flw f8 (96)x2  NOT COMPLETED
		15  flw f16 (144)x2  NOT COMPLETED
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fadd.s f0 f0 f16  NOT COMPLETED
		18  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 30
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		17  fadd.s f0 f0 f16  TAG=16  TAG=15  NOT ISSUED
		18  fsw f0 (192)x2  READY (4)  READY (192)  NOT ISSUED
		19  addi x2 x2 #4  READY (4)  READY (4)  NOT ISSUED
CQ:
		18  fsw f0 (192)x2  TAG=82  TAG=17  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 15, result = 0x42CA0000
branch PC update:
ROB:
		14  flw f8 (96)x2  COMPLETED
		15  flw f16 (144)x2  NOT COMPLETED
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fadd.s f0 f0 f16  NOT COMPLETED
		18  fsw f0 (192)x2  NOT COMPLETED
		19  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 31
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		17  fadd.s f0 f0 f16  TAG=16  READY (1120534528)  NOT ISSUED
		18  fsw f0 (192)x2  READY (4)  READY (192)  ISSUED
		19  addi x2 x2 #4  READY (4)  READY (4)  NOT ISSUED
		20  jal x0 #-36  READY (0)  READY (0)  NOT ISSUED
CQ:
		18  fsw f0 (192)x2  TAG=82  TAG=17  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 82
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		15  flw f16 (144)x2  COMPLETED
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fadd.s f0 f0 f16  NOT COMPLETED
		18  fsw f0 (192)x2  NOT COMPLETED
		19  addi x2 x2 #4  NOT COMPLETED
		20  jal x0 #-36  NOT COMPLETED



*** CYCLE 32
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		17  fadd.s f0 f0 f16  TAG=16  READY (1120534528)  NOT ISSUED
		18  fsw f0 (192)x2  READY (4)  READY (192)  ISSUED
		19  addi x2 x2 #4  READY (4)  READY (4)  ISSUED
		20  jal x0 #-36  READY (0)  READY (0)  NOT ISSUED
CQ:
		18  fsw f0 (192)x2  TAG=82  TAG=17  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 19
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
		TAG = 82, result = 0x000000C4
floating writeback ports:
branch PC update:
ROB:
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fadd.s f0 f0 f16  NOT COMPLETED
		18  fsw f0 (192)x2  NOT COMPLETED
		19  addi x2 x2 #4  NOT COMPLETED
		20  jal x0 #-36  NOT COMPLETED



*** CYCLE 33
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		17  fadd.s f0 f0 f16  TAG=16  READY (1120534528)  NOT ISSUED
		18  fsw f0 (192)x2  READY (4)  READY (192)  ISSUED
		19  addi x2 x2 #4  READY (4)  READY (4)  ISSUED
		20  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
		18  fsw f0 (192)x2  READY   TAG=17  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 20
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
		TAG = 19, result = 0x00000008
floating writeback ports:
branch PC update:
ROB:
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fadd.s f0 f0 f16  NOT COMPLETED
		18  fsw f0 (192)x2  NOT COMPLETED
		19  addi x2 x2 #4  NOT COMPLETED
		20  jal x0 #-36  NOT COMPLETED



*** CYCLE 34
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		17  fadd.s f0 f0 f16  TAG=16  READY (1120534528)  NOT ISSUED
		18  fsw f0 (192)x2  READY (4)  READY (192)  ISSUED
		19  addi x2 x2 #4  READY (4)  READY (4)  ISSUED
		20  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
		18  fsw f0 (192)x2  READY   TAG=17  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 20, result = 0x00000028
floating writeback ports:
		TAG = 16, result = 0x3D23D70A
branch PC update:
		TAG = 20, outcome = 40, target = 0x00000004
ROB:
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fadd.s f0 f0 f16  NOT COMPLETED
		18  fsw f0 (192)x2  NOT COMPLETED
		19  addi x2 x2 #4  COMPLETED
		20  jal x0 #-36  NOT COMPLETED



*** CYCLE 35
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.02      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		18  fsw f0 (192)x2  READY   TAG=17  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 17
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		16  fmult.s f0 f0 f8  COMPLETED
		17  fadd.s f0 f0 f16  NOT COMPLETED
		18  fsw f0 (192)x2  NOT COMPLETED
		19  addi x2 x2 #4  COMPLETED
		20  jal x0 #-36  COMPLETED



*** CYCLE 36
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		21  beq x1 x0 #40  READY (10)  READY (0)  NOT ISSUED
CQ:
		18  fsw f0 (192)x2  READY   TAG=17  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 17
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		17  fadd.s f0 f0 f16  NOT COMPLETED
		18  fsw f0 (192)x2  NOT COMPLETED
		19  addi x2 x2 #4  COMPLETED
		20  jal x0 #-36  COMPLETED
		21  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 37
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		18  fsw f0 (192)x2  READY   TAG=17  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 21
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 17
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		17  fadd.s f0 f0 f16  NOT COMPLETED
		18  fsw f0 (192)x2  NOT COMPLETED
		19  addi x2 x2 #4  COMPLETED
		20  jal x0 #-36  COMPLETED
		21  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 38
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		18  fsw f0 (192)x2  READY   TAG=17  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 17, result = 0x42CA147B
branch PC update:
		TAG = 21, outcome = 0, target = 0x0000002C
ROB:
		17  fadd.s f0 f0 f16  NOT COMPLETED
		18  fsw f0 (192)x2  NOT COMPLETED
		19  addi x2 x2 #4  COMPLETED
		20  jal x0 #-36  COMPLETED
		21  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 39
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		22  addi x1 x1 #-1  READY (10)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		17  fadd.s f0 f0 f16  COMPLETED
		18  fsw f0 (192)x2  COMPLETED
		19  addi x2 x2 #4  COMPLETED
		20  jal x0 #-36  COMPLETED
		21  beq x1 x0 #40  COMPLETED
		22  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 40
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		23  flw f0 (48)x2  READY (8)  READY (48)  NOT ISSUED
CQ:
		23  flw f0 (48)x2  TAG=87  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 22
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		18  fsw f0 (192)x2  COMPLETED
		19  addi x2 x2 #4  COMPLETED
		20  jal x0 #-36  COMPLETED
		21  beq x1 x0 #40  COMPLETED
		22  addi x1 x1 #-1  NOT COMPLETED
		23  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 41
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000004	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		24  flw f8 (96)x2  READY (8)  READY (96)  NOT ISSUED
CQ:
		23  flw f0 (48)x2  TAG=87  READY   NOT ISSUED
		24  flw f8 (96)x2  TAG=88  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 87
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 18
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 22, result = 0x00000009
floating writeback ports:
branch PC update:
ROB:
		19  addi x2 x2 #4  COMPLETED
		20  jal x0 #-36  COMPLETED
		21  beq x1 x0 #40  COMPLETED
		22  addi x1 x1 #-1  NOT COMPLETED
		23  flw f0 (48)x2  NOT COMPLETED
		24  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 42
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		25  flw f16 (144)x2  READY (8)  READY (144)  NOT ISSUED
CQ:
		23  flw f0 (48)x2  TAG=87  READY   NOT ISSUED
		24  flw f8 (96)x2  TAG=88  READY   NOT ISSUED
		25  flw f16 (144)x2  TAG=89  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 88
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 87, result = 0x00000038
floating writeback ports:
branch PC update:
ROB:
		20  jal x0 #-36  COMPLETED
		21  beq x1 x0 #40  COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  flw f0 (48)x2  NOT COMPLETED
		24  flw f8 (96)x2  NOT COMPLETED
		25  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 43
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		26  fmult.s f0 f0 f8  TAG=23  TAG=24  NOT ISSUED
CQ:
		24  flw f8 (96)x2  TAG=88  READY   NOT ISSUED
		25  flw f16 (144)x2  TAG=89  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 89
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 23
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 88, result = 0x00000068
floating writeback ports:
branch PC update:
ROB:
		21  beq x1 x0 #40  COMPLETED
		22  addi x1 x1 #-1  COMPLETED
		23  flw f0 (48)x2  NOT COMPLETED
		24  flw f8 (96)x2  NOT COMPLETED
		25  flw f16 (144)x2  NOT COMPLETED
		26  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 44
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000A	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		26  fmult.s f0 f0 f8  TAG=23  TAG=24  NOT ISSUED
		27  fadd.s f0 f0 f16  TAG=26  TAG=25  NOT ISSUED
CQ:
		25  flw f16 (144)x2  TAG=89  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 24
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 89, result = 0x00000098
floating writeback ports:
		TAG = 23, result = 0x3CF5C28F
branch PC update:
ROB:
		22  addi x1 x1 #-1  COMPLETED
		23  flw f0 (48)x2  NOT COMPLETED
		24  flw f8 (96)x2  NOT COMPLETED
		25  flw f16 (144)x2  NOT COMPLETED
		26  fmult.s f0 f0 f8  NOT COMPLETED
		27  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 45
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=101.04    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		26  fmult.s f0 f0 f8  READY (1022739087)  TAG=24  NOT ISSUED
		27  fadd.s f0 f0 f16  TAG=26  TAG=25  NOT ISSUED
		28  fsw f0 (192)x2  READY (8)  READY (192)  NOT ISSUED
CQ:
		28  fsw f0 (192)x2  TAG=92  TAG=27  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 25
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 24, result = 0x40400000
branch PC update:
ROB:
		23  flw f0 (48)x2  COMPLETED
		24  flw f8 (96)x2  NOT COMPLETED
		25  flw f16 (144)x2  NOT COMPLETED
		26  fmult.s f0 f0 f8  NOT COMPLETED
		27  fadd.s f0 f0 f16  NOT COMPLETED
		28  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 46
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=2         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		27  fadd.s f0 f0 f16  TAG=26  TAG=25  NOT ISSUED
		28  fsw f0 (192)x2  READY (8)  READY (192)  NOT ISSUED
		29  addi x2 x2 #4  READY (8)  READY (4)  NOT ISSUED
CQ:
		28  fsw f0 (192)x2  TAG=92  TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 26
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 25, result = 0x42CC0000
branch PC update:
ROB:
		24  flw f8 (96)x2  COMPLETED
		25  flw f16 (144)x2  NOT COMPLETED
		26  fmult.s f0 f0 f8  NOT COMPLETED
		27  fadd.s f0 f0 f16  NOT COMPLETED
		28  fsw f0 (192)x2  NOT COMPLETED
		29  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 47
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=101       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		27  fadd.s f0 f0 f16  TAG=26  READY (1120665600)  NOT ISSUED
		28  fsw f0 (192)x2  READY (8)  READY (192)  ISSUED
		29  addi x2 x2 #4  READY (8)  READY (4)  NOT ISSUED
		30  jal x0 #-36  READY (0)  READY (0)  NOT ISSUED
CQ:
		28  fsw f0 (192)x2  TAG=92  TAG=27  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 92
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 26
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		25  flw f16 (144)x2  COMPLETED
		26  fmult.s f0 f0 f8  NOT COMPLETED
		27  fadd.s f0 f0 f16  NOT COMPLETED
		28  fsw f0 (192)x2  NOT COMPLETED
		29  addi x2 x2 #4  NOT COMPLETED
		30  jal x0 #-36  NOT COMPLETED



*** CYCLE 48
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		27  fadd.s f0 f0 f16  TAG=26  READY (1120665600)  NOT ISSUED
		28  fsw f0 (192)x2  READY (8)  READY (192)  ISSUED
		29  addi x2 x2 #4  READY (8)  READY (4)  ISSUED
		30  jal x0 #-36  READY (0)  READY (0)  NOT ISSUED
CQ:
		28  fsw f0 (192)x2  TAG=92  TAG=27  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 29
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 26
DIV fu:
integer writeback ports:
		TAG = 92, result = 0x000000C8
floating writeback ports:
branch PC update:
ROB:
		26  fmult.s f0 f0 f8  NOT COMPLETED
		27  fadd.s f0 f0 f16  NOT COMPLETED
		28  fsw f0 (192)x2  NOT COMPLETED
		29  addi x2 x2 #4  NOT COMPLETED
		30  jal x0 #-36  NOT COMPLETED



*** CYCLE 49
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		27  fadd.s f0 f0 f16  TAG=26  READY (1120665600)  NOT ISSUED
		28  fsw f0 (192)x2  READY (8)  READY (192)  ISSUED
		29  addi x2 x2 #4  READY (8)  READY (4)  ISSUED
		30  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
		28  fsw f0 (192)x2  READY   TAG=27  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 30
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 26
DIV fu:
integer writeback ports:
		TAG = 29, result = 0x0000000C
floating writeback ports:
branch PC update:
ROB:
		26  fmult.s f0 f0 f8  NOT COMPLETED
		27  fadd.s f0 f0 f16  NOT COMPLETED
		28  fsw f0 (192)x2  NOT COMPLETED
		29  addi x2 x2 #4  NOT COMPLETED
		30  jal x0 #-36  NOT COMPLETED



*** CYCLE 50
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		27  fadd.s f0 f0 f16  TAG=26  READY (1120665600)  NOT ISSUED
		28  fsw f0 (192)x2  READY (8)  READY (192)  ISSUED
		29  addi x2 x2 #4  READY (8)  READY (4)  ISSUED
		30  jal x0 #-36  READY (0)  READY (0)  ISSUED
CQ:
		28  fsw f0 (192)x2  READY   TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 30, result = 0x00000028
floating writeback ports:
		TAG = 26, result = 0x3DB851EB
branch PC update:
		TAG = 30, outcome = 40, target = 0x00000004
ROB:
		26  fmult.s f0 f0 f8  NOT COMPLETED
		27  fadd.s f0 f0 f16  NOT COMPLETED
		28  fsw f0 (192)x2  NOT COMPLETED
		29  addi x2 x2 #4  COMPLETED
		30  jal x0 #-36  NOT COMPLETED



*** CYCLE 51
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.03      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		28  fsw f0 (192)x2  READY   TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 27
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		26  fmult.s f0 f0 f8  COMPLETED
		27  fadd.s f0 f0 f16  NOT COMPLETED
		28  fsw f0 (192)x2  NOT COMPLETED
		29  addi x2 x2 #4  COMPLETED
		30  jal x0 #-36  COMPLETED



*** CYCLE 52
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		31  beq x1 x0 #40  READY (9)  READY (0)  NOT ISSUED
CQ:
		28  fsw f0 (192)x2  READY   TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 27
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		27  fadd.s f0 f0 f16  NOT COMPLETED
		28  fsw f0 (192)x2  NOT COMPLETED
		29  addi x2 x2 #4  COMPLETED
		30  jal x0 #-36  COMPLETED
		31  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 53
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		28  fsw f0 (192)x2  READY   TAG=27  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 31
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 27
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		27  fadd.s f0 f0 f16  NOT COMPLETED
		28  fsw f0 (192)x2  NOT COMPLETED
		29  addi x2 x2 #4  COMPLETED
		30  jal x0 #-36  COMPLETED
		31  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 54
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		28  fsw f0 (192)x2  READY   TAG=27  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 27, result = 0x42CC2E14
branch PC update:
		TAG = 31, outcome = 0, target = 0x0000002C
ROB:
		27  fadd.s f0 f0 f16  NOT COMPLETED
		28  fsw f0 (192)x2  NOT COMPLETED
		29  addi x2 x2 #4  COMPLETED
		30  jal x0 #-36  COMPLETED
		31  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 55
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		32  addi x1 x1 #-1  READY (9)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		27  fadd.s f0 f0 f16  COMPLETED
		28  fsw f0 (192)x2  COMPLETED
		29  addi x2 x2 #4  COMPLETED
		30  jal x0 #-36  COMPLETED
		31  beq x1 x0 #40  COMPLETED
		32  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 56
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		33  flw f0 (48)x2  READY (12)  READY (48)  NOT ISSUED
CQ:
		33  flw f0 (48)x2  TAG=97  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 32
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  fsw f0 (192)x2  COMPLETED
		29  addi x2 x2 #4  COMPLETED
		30  jal x0 #-36  COMPLETED
		31  beq x1 x0 #40  COMPLETED
		32  addi x1 x1 #-1  NOT COMPLETED
		33  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 57
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x00000008	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		34  flw f8 (96)x2  READY (12)  READY (96)  NOT ISSUED
CQ:
		33  flw f0 (48)x2  TAG=97  READY   NOT ISSUED
		34  flw f8 (96)x2  TAG=98  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 97
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 28
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 32, result = 0x00000008
floating writeback ports:
branch PC update:
ROB:
		29  addi x2 x2 #4  COMPLETED
		30  jal x0 #-36  COMPLETED
		31  beq x1 x0 #40  COMPLETED
		32  addi x1 x1 #-1  NOT COMPLETED
		33  flw f0 (48)x2  NOT COMPLETED
		34  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 58
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		35  flw f16 (144)x2  READY (12)  READY (144)  NOT ISSUED
CQ:
		33  flw f0 (48)x2  TAG=97  READY   NOT ISSUED
		34  flw f8 (96)x2  TAG=98  READY   NOT ISSUED
		35  flw f16 (144)x2  TAG=99  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 98
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 97, result = 0x0000003C
floating writeback ports:
branch PC update:
ROB:
		30  jal x0 #-36  COMPLETED
		31  beq x1 x0 #40  COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  flw f0 (48)x2  NOT COMPLETED
		34  flw f8 (96)x2  NOT COMPLETED
		35  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 59
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		36  fmult.s f0 f0 f8  TAG=33  TAG=34  NOT ISSUED
CQ:
		34  flw f8 (96)x2  TAG=98  READY   NOT ISSUED
		35  flw f16 (144)x2  TAG=99  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 99
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 33
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 98, result = 0x0000006C
floating writeback ports:
branch PC update:
ROB:
		31  beq x1 x0 #40  COMPLETED
		32  addi x1 x1 #-1  COMPLETED
		33  flw f0 (48)x2  NOT COMPLETED
		34  flw f8 (96)x2  NOT COMPLETED
		35  flw f16 (144)x2  NOT COMPLETED
		36  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 60
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000009	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		36  fmult.s f0 f0 f8  TAG=33  TAG=34  NOT ISSUED
		37  fadd.s f0 f0 f16  TAG=36  TAG=35  NOT ISSUED
CQ:
		35  flw f16 (144)x2  TAG=99  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 34
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 99, result = 0x0000009C
floating writeback ports:
		TAG = 33, result = 0x3D23D70A
branch PC update:
ROB:
		32  addi x1 x1 #-1  COMPLETED
		33  flw f0 (48)x2  NOT COMPLETED
		34  flw f8 (96)x2  NOT COMPLETED
		35  flw f16 (144)x2  NOT COMPLETED
		36  fmult.s f0 f0 f8  NOT COMPLETED
		37  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 61
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=102.09    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		36  fmult.s f0 f0 f8  READY (1025758986)  TAG=34  NOT ISSUED
		37  fadd.s f0 f0 f16  TAG=36  TAG=35  NOT ISSUED
		38  fsw f0 (192)x2  READY (12)  READY (192)  NOT ISSUED
CQ:
		38  fsw f0 (192)x2  TAG=102  TAG=37  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 35
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 34, result = 0x40800000
branch PC update:
ROB:
		33  flw f0 (48)x2  COMPLETED
		34  flw f8 (96)x2  NOT COMPLETED
		35  flw f16 (144)x2  NOT COMPLETED
		36  fmult.s f0 f0 f8  NOT COMPLETED
		37  fadd.s f0 f0 f16  NOT COMPLETED
		38  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 62
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=3         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		37  fadd.s f0 f0 f16  TAG=36  TAG=35  NOT ISSUED
		38  fsw f0 (192)x2  READY (12)  READY (192)  NOT ISSUED
		39  addi x2 x2 #4  READY (12)  READY (4)  NOT ISSUED
CQ:
		38  fsw f0 (192)x2  TAG=102  TAG=37  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 36
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 35, result = 0x42CE0000
branch PC update:
ROB:
		34  flw f8 (96)x2  COMPLETED
		35  flw f16 (144)x2  NOT COMPLETED
		36  fmult.s f0 f0 f8  NOT COMPLETED
		37  fadd.s f0 f0 f16  NOT COMPLETED
		38  fsw f0 (192)x2  NOT COMPLETED
		39  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 63
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=102       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		37  fadd.s f0 f0 f16  TAG=36  READY (1120796672)  NOT ISSUED
		38  fsw f0 (192)x2  READY (12)  READY (192)  ISSUED
		39  addi x2 x2 #4  READY (12)  READY (4)  NOT ISSUED
		40  jal x0 #-36  READY (0)  READY (192)  NOT ISSUED
CQ:
		38  fsw f0 (192)x2  TAG=102  TAG=37  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 102
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 36
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		35  flw f16 (144)x2  COMPLETED
		36  fmult.s f0 f0 f8  NOT COMPLETED
		37  fadd.s f0 f0 f16  NOT COMPLETED
		38  fsw f0 (192)x2  NOT COMPLETED
		39  addi x2 x2 #4  NOT COMPLETED
		40  jal x0 #-36  NOT COMPLETED



*** CYCLE 64
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		37  fadd.s f0 f0 f16  TAG=36  READY (1120796672)  NOT ISSUED
		38  fsw f0 (192)x2  READY (12)  READY (192)  ISSUED
		39  addi x2 x2 #4  READY (12)  READY (4)  ISSUED
		40  jal x0 #-36  READY (0)  READY (192)  NOT ISSUED
CQ:
		38  fsw f0 (192)x2  TAG=102  TAG=37  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 39
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 36
DIV fu:
integer writeback ports:
		TAG = 102, result = 0x000000CC
floating writeback ports:
branch PC update:
ROB:
		36  fmult.s f0 f0 f8  NOT COMPLETED
		37  fadd.s f0 f0 f16  NOT COMPLETED
		38  fsw f0 (192)x2  NOT COMPLETED
		39  addi x2 x2 #4  NOT COMPLETED
		40  jal x0 #-36  NOT COMPLETED



*** CYCLE 65
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		37  fadd.s f0 f0 f16  TAG=36  READY (1120796672)  NOT ISSUED
		38  fsw f0 (192)x2  READY (12)  READY (192)  ISSUED
		39  addi x2 x2 #4  READY (12)  READY (4)  ISSUED
		40  jal x0 #-36  READY (0)  READY (192)  ISSUED
CQ:
		38  fsw f0 (192)x2  READY   TAG=37  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 40
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 36
DIV fu:
integer writeback ports:
		TAG = 39, result = 0x00000010
floating writeback ports:
branch PC update:
ROB:
		36  fmult.s f0 f0 f8  NOT COMPLETED
		37  fadd.s f0 f0 f16  NOT COMPLETED
		38  fsw f0 (192)x2  NOT COMPLETED
		39  addi x2 x2 #4  NOT COMPLETED
		40  jal x0 #-36  NOT COMPLETED



*** CYCLE 66
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		37  fadd.s f0 f0 f16  TAG=36  READY (1120796672)  NOT ISSUED
		38  fsw f0 (192)x2  READY (12)  READY (192)  ISSUED
		39  addi x2 x2 #4  READY (12)  READY (4)  ISSUED
		40  jal x0 #-36  READY (0)  READY (192)  ISSUED
CQ:
		38  fsw f0 (192)x2  READY   TAG=37  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 40, result = 0x00000028
floating writeback ports:
		TAG = 36, result = 0x3E23D70A
branch PC update:
		TAG = 40, outcome = 40, target = 0x00000004
ROB:
		36  fmult.s f0 f0 f8  NOT COMPLETED
		37  fadd.s f0 f0 f16  NOT COMPLETED
		38  fsw f0 (192)x2  NOT COMPLETED
		39  addi x2 x2 #4  COMPLETED
		40  jal x0 #-36  NOT COMPLETED



*** CYCLE 67
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.04      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		38  fsw f0 (192)x2  READY   TAG=37  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 37
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		36  fmult.s f0 f0 f8  COMPLETED
		37  fadd.s f0 f0 f16  NOT COMPLETED
		38  fsw f0 (192)x2  NOT COMPLETED
		39  addi x2 x2 #4  COMPLETED
		40  jal x0 #-36  COMPLETED



*** CYCLE 68
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.16      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		41  beq x1 x0 #40  READY (8)  READY (0)  NOT ISSUED
CQ:
		38  fsw f0 (192)x2  READY   TAG=37  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 37
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		37  fadd.s f0 f0 f16  NOT COMPLETED
		38  fsw f0 (192)x2  NOT COMPLETED
		39  addi x2 x2 #4  COMPLETED
		40  jal x0 #-36  COMPLETED
		41  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 69
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.16      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		38  fsw f0 (192)x2  READY   TAG=37  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 41
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 37
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		37  fadd.s f0 f0 f16  NOT COMPLETED
		38  fsw f0 (192)x2  NOT COMPLETED
		39  addi x2 x2 #4  COMPLETED
		40  jal x0 #-36  COMPLETED
		41  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 70
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.16      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		38  fsw f0 (192)x2  READY   TAG=37  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 37, result = 0x42CE51EC
branch PC update:
		TAG = 41, outcome = 0, target = 0x0000002C
ROB:
		37  fadd.s f0 f0 f16  NOT COMPLETED
		38  fsw f0 (192)x2  NOT COMPLETED
		39  addi x2 x2 #4  COMPLETED
		40  jal x0 #-36  COMPLETED
		41  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 71
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.16      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		42  addi x1 x1 #-1  READY (8)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		37  fadd.s f0 f0 f16  COMPLETED
		38  fsw f0 (192)x2  COMPLETED
		39  addi x2 x2 #4  COMPLETED
		40  jal x0 #-36  COMPLETED
		41  beq x1 x0 #40  COMPLETED
		42  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 72
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		43  flw f0 (48)x2  READY (16)  READY (48)  NOT ISSUED
CQ:
		43  flw f0 (48)x2  TAG=107  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 42
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		38  fsw f0 (192)x2  COMPLETED
		39  addi x2 x2 #4  COMPLETED
		40  jal x0 #-36  COMPLETED
		41  beq x1 x0 #40  COMPLETED
		42  addi x1 x1 #-1  NOT COMPLETED
		43  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 73
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x0000000C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		44  flw f8 (96)x2  READY (16)  READY (96)  NOT ISSUED
CQ:
		43  flw f0 (48)x2  TAG=107  READY   NOT ISSUED
		44  flw f8 (96)x2  TAG=108  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 107
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 38
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 42, result = 0x00000007
floating writeback ports:
branch PC update:
ROB:
		39  addi x2 x2 #4  COMPLETED
		40  jal x0 #-36  COMPLETED
		41  beq x1 x0 #40  COMPLETED
		42  addi x1 x1 #-1  NOT COMPLETED
		43  flw f0 (48)x2  NOT COMPLETED
		44  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 74
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		45  flw f16 (144)x2  READY (16)  READY (144)  NOT ISSUED
CQ:
		43  flw f0 (48)x2  TAG=107  READY   NOT ISSUED
		44  flw f8 (96)x2  TAG=108  READY   NOT ISSUED
		45  flw f16 (144)x2  TAG=109  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 108
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 107, result = 0x00000040
floating writeback ports:
branch PC update:
ROB:
		40  jal x0 #-36  COMPLETED
		41  beq x1 x0 #40  COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  flw f0 (48)x2  NOT COMPLETED
		44  flw f8 (96)x2  NOT COMPLETED
		45  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 75
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		46  fmult.s f0 f0 f8  TAG=43  TAG=44  NOT ISSUED
CQ:
		44  flw f8 (96)x2  TAG=108  READY   NOT ISSUED
		45  flw f16 (144)x2  TAG=109  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 109
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 43
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 108, result = 0x00000070
floating writeback ports:
branch PC update:
ROB:
		41  beq x1 x0 #40  COMPLETED
		42  addi x1 x1 #-1  COMPLETED
		43  flw f0 (48)x2  NOT COMPLETED
		44  flw f8 (96)x2  NOT COMPLETED
		45  flw f16 (144)x2  NOT COMPLETED
		46  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 76
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000008	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		46  fmult.s f0 f0 f8  TAG=43  TAG=44  NOT ISSUED
		47  fadd.s f0 f0 f16  TAG=46  TAG=45  NOT ISSUED
CQ:
		45  flw f16 (144)x2  TAG=109  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 44
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 109, result = 0x000000A0
floating writeback ports:
		TAG = 43, result = 0x3D4CCCCD
branch PC update:
ROB:
		42  addi x1 x1 #-1  COMPLETED
		43  flw f0 (48)x2  NOT COMPLETED
		44  flw f8 (96)x2  NOT COMPLETED
		45  flw f16 (144)x2  NOT COMPLETED
		46  fmult.s f0 f0 f8  NOT COMPLETED
		47  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 77
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=103.16    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		46  fmult.s f0 f0 f8  READY (1028443341)  TAG=44  NOT ISSUED
		47  fadd.s f0 f0 f16  TAG=46  TAG=45  NOT ISSUED
		48  fsw f0 (192)x2  READY (16)  READY (192)  NOT ISSUED
CQ:
		48  fsw f0 (192)x2  TAG=112  TAG=47  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 45
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 44, result = 0x40A00000
branch PC update:
ROB:
		43  flw f0 (48)x2  COMPLETED
		44  flw f8 (96)x2  NOT COMPLETED
		45  flw f16 (144)x2  NOT COMPLETED
		46  fmult.s f0 f0 f8  NOT COMPLETED
		47  fadd.s f0 f0 f16  NOT COMPLETED
		48  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 78
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=4         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		47  fadd.s f0 f0 f16  TAG=46  TAG=45  NOT ISSUED
		48  fsw f0 (192)x2  READY (16)  READY (192)  NOT ISSUED
		49  addi x2 x2 #4  READY (16)  READY (4)  NOT ISSUED
CQ:
		48  fsw f0 (192)x2  TAG=112  TAG=47  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 46
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 45, result = 0x42D00000
branch PC update:
ROB:
		44  flw f8 (96)x2  COMPLETED
		45  flw f16 (144)x2  NOT COMPLETED
		46  fmult.s f0 f0 f8  NOT COMPLETED
		47  fadd.s f0 f0 f16  NOT COMPLETED
		48  fsw f0 (192)x2  NOT COMPLETED
		49  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 79
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=103       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		47  fadd.s f0 f0 f16  TAG=46  READY (1120927744)  NOT ISSUED
		48  fsw f0 (192)x2  READY (16)  READY (192)  ISSUED
		49  addi x2 x2 #4  READY (16)  READY (4)  NOT ISSUED
		50  jal x0 #-36  READY (4)  READY (192)  NOT ISSUED
CQ:
		48  fsw f0 (192)x2  TAG=112  TAG=47  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 112
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 46
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		45  flw f16 (144)x2  COMPLETED
		46  fmult.s f0 f0 f8  NOT COMPLETED
		47  fadd.s f0 f0 f16  NOT COMPLETED
		48  fsw f0 (192)x2  NOT COMPLETED
		49  addi x2 x2 #4  NOT COMPLETED
		50  jal x0 #-36  NOT COMPLETED



*** CYCLE 80
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		47  fadd.s f0 f0 f16  TAG=46  READY (1120927744)  NOT ISSUED
		48  fsw f0 (192)x2  READY (16)  READY (192)  ISSUED
		49  addi x2 x2 #4  READY (16)  READY (4)  ISSUED
		50  jal x0 #-36  READY (4)  READY (192)  NOT ISSUED
CQ:
		48  fsw f0 (192)x2  TAG=112  TAG=47  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 49
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 46
DIV fu:
integer writeback ports:
		TAG = 112, result = 0x000000D0
floating writeback ports:
branch PC update:
ROB:
		46  fmult.s f0 f0 f8  NOT COMPLETED
		47  fadd.s f0 f0 f16  NOT COMPLETED
		48  fsw f0 (192)x2  NOT COMPLETED
		49  addi x2 x2 #4  NOT COMPLETED
		50  jal x0 #-36  NOT COMPLETED



*** CYCLE 81
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		47  fadd.s f0 f0 f16  TAG=46  READY (1120927744)  NOT ISSUED
		48  fsw f0 (192)x2  READY (16)  READY (192)  ISSUED
		49  addi x2 x2 #4  READY (16)  READY (4)  ISSUED
		50  jal x0 #-36  READY (4)  READY (192)  ISSUED
CQ:
		48  fsw f0 (192)x2  READY   TAG=47  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 50
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 46
DIV fu:
integer writeback ports:
		TAG = 49, result = 0x00000014
floating writeback ports:
branch PC update:
ROB:
		46  fmult.s f0 f0 f8  NOT COMPLETED
		47  fadd.s f0 f0 f16  NOT COMPLETED
		48  fsw f0 (192)x2  NOT COMPLETED
		49  addi x2 x2 #4  NOT COMPLETED
		50  jal x0 #-36  NOT COMPLETED



*** CYCLE 82
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		47  fadd.s f0 f0 f16  TAG=46  READY (1120927744)  NOT ISSUED
		48  fsw f0 (192)x2  READY (16)  READY (192)  ISSUED
		49  addi x2 x2 #4  READY (16)  READY (4)  ISSUED
		50  jal x0 #-36  READY (4)  READY (192)  ISSUED
CQ:
		48  fsw f0 (192)x2  READY   TAG=47  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 50, result = 0x00000028
floating writeback ports:
		TAG = 46, result = 0x3E800000
branch PC update:
		TAG = 50, outcome = 40, target = 0x00000004
ROB:
		46  fmult.s f0 f0 f8  NOT COMPLETED
		47  fadd.s f0 f0 f16  NOT COMPLETED
		48  fsw f0 (192)x2  NOT COMPLETED
		49  addi x2 x2 #4  COMPLETED
		50  jal x0 #-36  NOT COMPLETED



*** CYCLE 83
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		48  fsw f0 (192)x2  READY   TAG=47  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 47
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		46  fmult.s f0 f0 f8  COMPLETED
		47  fadd.s f0 f0 f16  NOT COMPLETED
		48  fsw f0 (192)x2  NOT COMPLETED
		49  addi x2 x2 #4  COMPLETED
		50  jal x0 #-36  COMPLETED



*** CYCLE 84
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		51  beq x1 x0 #40  READY (7)  READY (0)  NOT ISSUED
CQ:
		48  fsw f0 (192)x2  READY   TAG=47  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 47
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		47  fadd.s f0 f0 f16  NOT COMPLETED
		48  fsw f0 (192)x2  NOT COMPLETED
		49  addi x2 x2 #4  COMPLETED
		50  jal x0 #-36  COMPLETED
		51  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 85
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		48  fsw f0 (192)x2  READY   TAG=47  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 51
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 47
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		47  fadd.s f0 f0 f16  NOT COMPLETED
		48  fsw f0 (192)x2  NOT COMPLETED
		49  addi x2 x2 #4  COMPLETED
		50  jal x0 #-36  COMPLETED
		51  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 86
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		48  fsw f0 (192)x2  READY   TAG=47  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 47, result = 0x42D08000
branch PC update:
		TAG = 51, outcome = 0, target = 0x0000002C
ROB:
		47  fadd.s f0 f0 f16  NOT COMPLETED
		48  fsw f0 (192)x2  NOT COMPLETED
		49  addi x2 x2 #4  COMPLETED
		50  jal x0 #-36  COMPLETED
		51  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 87
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		52  addi x1 x1 #-1  READY (7)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		47  fadd.s f0 f0 f16  COMPLETED
		48  fsw f0 (192)x2  COMPLETED
		49  addi x2 x2 #4  COMPLETED
		50  jal x0 #-36  COMPLETED
		51  beq x1 x0 #40  COMPLETED
		52  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 88
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		53  flw f0 (48)x2  READY (20)  READY (48)  NOT ISSUED
CQ:
		53  flw f0 (48)x2  TAG=117  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 52
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		48  fsw f0 (192)x2  COMPLETED
		49  addi x2 x2 #4  COMPLETED
		50  jal x0 #-36  COMPLETED
		51  beq x1 x0 #40  COMPLETED
		52  addi x1 x1 #-1  NOT COMPLETED
		53  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 89
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000010	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		54  flw f8 (96)x2  READY (20)  READY (96)  NOT ISSUED
CQ:
		53  flw f0 (48)x2  TAG=117  READY   NOT ISSUED
		54  flw f8 (96)x2  TAG=118  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 117
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 48
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 52, result = 0x00000006
floating writeback ports:
branch PC update:
ROB:
		49  addi x2 x2 #4  COMPLETED
		50  jal x0 #-36  COMPLETED
		51  beq x1 x0 #40  COMPLETED
		52  addi x1 x1 #-1  NOT COMPLETED
		53  flw f0 (48)x2  NOT COMPLETED
		54  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 90
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		55  flw f16 (144)x2  READY (20)  READY (144)  NOT ISSUED
CQ:
		53  flw f0 (48)x2  TAG=117  READY   NOT ISSUED
		54  flw f8 (96)x2  TAG=118  READY   NOT ISSUED
		55  flw f16 (144)x2  TAG=119  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 118
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 117, result = 0x00000044
floating writeback ports:
branch PC update:
ROB:
		50  jal x0 #-36  COMPLETED
		51  beq x1 x0 #40  COMPLETED
		52  addi x1 x1 #-1  COMPLETED
		53  flw f0 (48)x2  NOT COMPLETED
		54  flw f8 (96)x2  NOT COMPLETED
		55  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 91
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		56  fmult.s f0 f0 f8  TAG=53  TAG=54  NOT ISSUED
CQ:
		54  flw f8 (96)x2  TAG=118  READY   NOT ISSUED
		55  flw f16 (144)x2  TAG=119  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 119
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 53
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 118, result = 0x00000074
floating writeback ports:
branch PC update:
ROB:
		51  beq x1 x0 #40  COMPLETED
		52  addi x1 x1 #-1  COMPLETED
		53  flw f0 (48)x2  NOT COMPLETED
		54  flw f8 (96)x2  NOT COMPLETED
		55  flw f16 (144)x2  NOT COMPLETED
		56  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 92
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000007	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		56  fmult.s f0 f0 f8  TAG=53  TAG=54  NOT ISSUED
		57  fadd.s f0 f0 f16  TAG=56  TAG=55  NOT ISSUED
CQ:
		55  flw f16 (144)x2  TAG=119  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 54
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 119, result = 0x000000A4
floating writeback ports:
		TAG = 53, result = 0x3D75C28F
branch PC update:
ROB:
		52  addi x1 x1 #-1  COMPLETED
		53  flw f0 (48)x2  NOT COMPLETED
		54  flw f8 (96)x2  NOT COMPLETED
		55  flw f16 (144)x2  NOT COMPLETED
		56  fmult.s f0 f0 f8  NOT COMPLETED
		57  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 93
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		56  fmult.s f0 f0 f8  READY (1031127695)  TAG=54  NOT ISSUED
		57  fadd.s f0 f0 f16  TAG=56  TAG=55  NOT ISSUED
		58  fsw f0 (192)x2  READY (20)  READY (192)  NOT ISSUED
CQ:
		58  fsw f0 (192)x2  TAG=122  TAG=57  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 55
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 54, result = 0x40C00000
branch PC update:
ROB:
		53  flw f0 (48)x2  COMPLETED
		54  flw f8 (96)x2  NOT COMPLETED
		55  flw f16 (144)x2  NOT COMPLETED
		56  fmult.s f0 f0 f8  NOT COMPLETED
		57  fadd.s f0 f0 f16  NOT COMPLETED
		58  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 94
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=5         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		57  fadd.s f0 f0 f16  TAG=56  TAG=55  NOT ISSUED
		58  fsw f0 (192)x2  READY (20)  READY (192)  NOT ISSUED
		59  addi x2 x2 #4  READY (20)  READY (4)  NOT ISSUED
CQ:
		58  fsw f0 (192)x2  TAG=122  TAG=57  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 56
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 55, result = 0x42D20000
branch PC update:
ROB:
		54  flw f8 (96)x2  COMPLETED
		55  flw f16 (144)x2  NOT COMPLETED
		56  fmult.s f0 f0 f8  NOT COMPLETED
		57  fadd.s f0 f0 f16  NOT COMPLETED
		58  fsw f0 (192)x2  NOT COMPLETED
		59  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 95
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=104       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		57  fadd.s f0 f0 f16  TAG=56  READY (1121058816)  NOT ISSUED
		58  fsw f0 (192)x2  READY (20)  READY (192)  ISSUED
		59  addi x2 x2 #4  READY (20)  READY (4)  NOT ISSUED
		60  jal x0 #-36  READY (8)  READY (192)  NOT ISSUED
CQ:
		58  fsw f0 (192)x2  TAG=122  TAG=57  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 122
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 56
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		55  flw f16 (144)x2  COMPLETED
		56  fmult.s f0 f0 f8  NOT COMPLETED
		57  fadd.s f0 f0 f16  NOT COMPLETED
		58  fsw f0 (192)x2  NOT COMPLETED
		59  addi x2 x2 #4  NOT COMPLETED
		60  jal x0 #-36  NOT COMPLETED



*** CYCLE 96
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		57  fadd.s f0 f0 f16  TAG=56  READY (1121058816)  NOT ISSUED
		58  fsw f0 (192)x2  READY (20)  READY (192)  ISSUED
		59  addi x2 x2 #4  READY (20)  READY (4)  ISSUED
		60  jal x0 #-36  READY (8)  READY (192)  NOT ISSUED
CQ:
		58  fsw f0 (192)x2  TAG=122  TAG=57  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 59
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 56
DIV fu:
integer writeback ports:
		TAG = 122, result = 0x000000D4
floating writeback ports:
branch PC update:
ROB:
		56  fmult.s f0 f0 f8  NOT COMPLETED
		57  fadd.s f0 f0 f16  NOT COMPLETED
		58  fsw f0 (192)x2  NOT COMPLETED
		59  addi x2 x2 #4  NOT COMPLETED
		60  jal x0 #-36  NOT COMPLETED



*** CYCLE 97
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		57  fadd.s f0 f0 f16  TAG=56  READY (1121058816)  NOT ISSUED
		58  fsw f0 (192)x2  READY (20)  READY (192)  ISSUED
		59  addi x2 x2 #4  READY (20)  READY (4)  ISSUED
		60  jal x0 #-36  READY (8)  READY (192)  ISSUED
CQ:
		58  fsw f0 (192)x2  READY   TAG=57  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 60
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 56
DIV fu:
integer writeback ports:
		TAG = 59, result = 0x00000018
floating writeback ports:
branch PC update:
ROB:
		56  fmult.s f0 f0 f8  NOT COMPLETED
		57  fadd.s f0 f0 f16  NOT COMPLETED
		58  fsw f0 (192)x2  NOT COMPLETED
		59  addi x2 x2 #4  NOT COMPLETED
		60  jal x0 #-36  NOT COMPLETED



*** CYCLE 98
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		57  fadd.s f0 f0 f16  TAG=56  READY (1121058816)  NOT ISSUED
		58  fsw f0 (192)x2  READY (20)  READY (192)  ISSUED
		59  addi x2 x2 #4  READY (20)  READY (4)  ISSUED
		60  jal x0 #-36  READY (8)  READY (192)  ISSUED
CQ:
		58  fsw f0 (192)x2  READY   TAG=57  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 60, result = 0x00000028
floating writeback ports:
		TAG = 56, result = 0x3EB851EB
branch PC update:
		TAG = 60, outcome = 40, target = 0x00000004
ROB:
		56  fmult.s f0 f0 f8  NOT COMPLETED
		57  fadd.s f0 f0 f16  NOT COMPLETED
		58  fsw f0 (192)x2  NOT COMPLETED
		59  addi x2 x2 #4  COMPLETED
		60  jal x0 #-36  NOT COMPLETED



*** CYCLE 99
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.06      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		58  fsw f0 (192)x2  READY   TAG=57  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 57
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		56  fmult.s f0 f0 f8  COMPLETED
		57  fadd.s f0 f0 f16  NOT COMPLETED
		58  fsw f0 (192)x2  NOT COMPLETED
		59  addi x2 x2 #4  COMPLETED
		60  jal x0 #-36  COMPLETED



*** CYCLE 100
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.36      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		61  beq x1 x0 #40  READY (6)  READY (0)  NOT ISSUED
CQ:
		58  fsw f0 (192)x2  READY   TAG=57  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 57
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		57  fadd.s f0 f0 f16  NOT COMPLETED
		58  fsw f0 (192)x2  NOT COMPLETED
		59  addi x2 x2 #4  COMPLETED
		60  jal x0 #-36  COMPLETED
		61  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 101
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.36      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		58  fsw f0 (192)x2  READY   TAG=57  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 61
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 57
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		57  fadd.s f0 f0 f16  NOT COMPLETED
		58  fsw f0 (192)x2  NOT COMPLETED
		59  addi x2 x2 #4  COMPLETED
		60  jal x0 #-36  COMPLETED
		61  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 102
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.36      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		58  fsw f0 (192)x2  READY   TAG=57  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 57, result = 0x42D2B852
branch PC update:
		TAG = 61, outcome = 0, target = 0x0000002C
ROB:
		57  fadd.s f0 f0 f16  NOT COMPLETED
		58  fsw f0 (192)x2  NOT COMPLETED
		59  addi x2 x2 #4  COMPLETED
		60  jal x0 #-36  COMPLETED
		61  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 103
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.36      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		62  addi x1 x1 #-1  READY (6)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		57  fadd.s f0 f0 f16  COMPLETED
		58  fsw f0 (192)x2  COMPLETED
		59  addi x2 x2 #4  COMPLETED
		60  jal x0 #-36  COMPLETED
		61  beq x1 x0 #40  COMPLETED
		62  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 104
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		63  flw f0 (48)x2  READY (24)  READY (48)  NOT ISSUED
CQ:
		63  flw f0 (48)x2  TAG=127  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 62
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		58  fsw f0 (192)x2  COMPLETED
		59  addi x2 x2 #4  COMPLETED
		60  jal x0 #-36  COMPLETED
		61  beq x1 x0 #40  COMPLETED
		62  addi x1 x1 #-1  NOT COMPLETED
		63  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 105
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000014	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		0  flw f8 (96)x2  READY (24)  READY (96)  NOT ISSUED
CQ:
		63  flw f0 (48)x2  TAG=127  READY   NOT ISSUED
		0  flw f8 (96)x2  TAG=64  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 127
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 58
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 62, result = 0x00000005
floating writeback ports:
branch PC update:
ROB:
		59  addi x2 x2 #4  COMPLETED
		60  jal x0 #-36  COMPLETED
		61  beq x1 x0 #40  COMPLETED
		62  addi x1 x1 #-1  NOT COMPLETED
		63  flw f0 (48)x2  NOT COMPLETED
		0  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 106
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		1  flw f16 (144)x2  READY (24)  READY (144)  NOT ISSUED
CQ:
		63  flw f0 (48)x2  TAG=127  READY   NOT ISSUED
		0  flw f8 (96)x2  TAG=64  READY   NOT ISSUED
		1  flw f16 (144)x2  TAG=65  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 64
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 127, result = 0x00000048
floating writeback ports:
branch PC update:
ROB:
		60  jal x0 #-36  COMPLETED
		61  beq x1 x0 #40  COMPLETED
		62  addi x1 x1 #-1  COMPLETED
		63  flw f0 (48)x2  NOT COMPLETED
		0  flw f8 (96)x2  NOT COMPLETED
		1  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 107
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		2  fmult.s f0 f0 f8  TAG=63  TAG= 0  NOT ISSUED
CQ:
		0  flw f8 (96)x2  TAG=64  READY   NOT ISSUED
		1  flw f16 (144)x2  TAG=65  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 65
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 63
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 64, result = 0x00000078
floating writeback ports:
branch PC update:
ROB:
		61  beq x1 x0 #40  COMPLETED
		62  addi x1 x1 #-1  COMPLETED
		63  flw f0 (48)x2  NOT COMPLETED
		0  flw f8 (96)x2  NOT COMPLETED
		1  flw f16 (144)x2  NOT COMPLETED
		2  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 108
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000006	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		2  fmult.s f0 f0 f8  TAG=63  TAG= 0  NOT ISSUED
		3  fadd.s f0 f0 f16  TAG= 2  TAG= 1  NOT ISSUED
CQ:
		1  flw f16 (144)x2  TAG=65  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 0
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 65, result = 0x000000A8
floating writeback ports:
		TAG = 63, result = 0x3D8F5C29
branch PC update:
ROB:
		62  addi x1 x1 #-1  COMPLETED
		63  flw f0 (48)x2  NOT COMPLETED
		0  flw f8 (96)x2  NOT COMPLETED
		1  flw f16 (144)x2  NOT COMPLETED
		2  fmult.s f0 f0 f8  NOT COMPLETED
		3  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 109
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=105.36    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		2  fmult.s f0 f0 f8  READY (1032805417)  TAG= 0  NOT ISSUED
		3  fadd.s f0 f0 f16  TAG= 2  TAG= 1  NOT ISSUED
		4  fsw f0 (192)x2  READY (24)  READY (192)  NOT ISSUED
CQ:
		4  fsw f0 (192)x2  TAG=68  TAG= 3  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 1
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 0, result = 0x40E00000
branch PC update:
ROB:
		63  flw f0 (48)x2  COMPLETED
		0  flw f8 (96)x2  NOT COMPLETED
		1  flw f16 (144)x2  NOT COMPLETED
		2  fmult.s f0 f0 f8  NOT COMPLETED
		3  fadd.s f0 f0 f16  NOT COMPLETED
		4  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 110
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=6         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		3  fadd.s f0 f0 f16  TAG= 2  TAG= 1  NOT ISSUED
		4  fsw f0 (192)x2  READY (24)  READY (192)  NOT ISSUED
		5  addi x2 x2 #4  READY (24)  READY (4)  NOT ISSUED
CQ:
		4  fsw f0 (192)x2  TAG=68  TAG= 3  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 2
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 1, result = 0x42D40000
branch PC update:
ROB:
		0  flw f8 (96)x2  COMPLETED
		1  flw f16 (144)x2  NOT COMPLETED
		2  fmult.s f0 f0 f8  NOT COMPLETED
		3  fadd.s f0 f0 f16  NOT COMPLETED
		4  fsw f0 (192)x2  NOT COMPLETED
		5  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 111
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=105       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		3  fadd.s f0 f0 f16  TAG= 2  READY (1121189888)  NOT ISSUED
		4  fsw f0 (192)x2  READY (24)  READY (192)  ISSUED
		5  addi x2 x2 #4  READY (24)  READY (4)  NOT ISSUED
		6  jal x0 #-36  READY (12)  READY (192)  NOT ISSUED
CQ:
		4  fsw f0 (192)x2  TAG=68  TAG= 3  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 68
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 2
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		1  flw f16 (144)x2  COMPLETED
		2  fmult.s f0 f0 f8  NOT COMPLETED
		3  fadd.s f0 f0 f16  NOT COMPLETED
		4  fsw f0 (192)x2  NOT COMPLETED
		5  addi x2 x2 #4  NOT COMPLETED
		6  jal x0 #-36  NOT COMPLETED



*** CYCLE 112
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		3  fadd.s f0 f0 f16  TAG= 2  READY (1121189888)  NOT ISSUED
		4  fsw f0 (192)x2  READY (24)  READY (192)  ISSUED
		5  addi x2 x2 #4  READY (24)  READY (4)  ISSUED
		6  jal x0 #-36  READY (12)  READY (192)  NOT ISSUED
CQ:
		4  fsw f0 (192)x2  TAG=68  TAG= 3  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 5
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 2
DIV fu:
integer writeback ports:
		TAG = 68, result = 0x000000D8
floating writeback ports:
branch PC update:
ROB:
		2  fmult.s f0 f0 f8  NOT COMPLETED
		3  fadd.s f0 f0 f16  NOT COMPLETED
		4  fsw f0 (192)x2  NOT COMPLETED
		5  addi x2 x2 #4  NOT COMPLETED
		6  jal x0 #-36  NOT COMPLETED



*** CYCLE 113
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		3  fadd.s f0 f0 f16  TAG= 2  READY (1121189888)  NOT ISSUED
		4  fsw f0 (192)x2  READY (24)  READY (192)  ISSUED
		5  addi x2 x2 #4  READY (24)  READY (4)  ISSUED
		6  jal x0 #-36  READY (12)  READY (192)  ISSUED
CQ:
		4  fsw f0 (192)x2  READY   TAG= 3  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 6
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 2
DIV fu:
integer writeback ports:
		TAG = 5, result = 0x0000001C
floating writeback ports:
branch PC update:
ROB:
		2  fmult.s f0 f0 f8  NOT COMPLETED
		3  fadd.s f0 f0 f16  NOT COMPLETED
		4  fsw f0 (192)x2  NOT COMPLETED
		5  addi x2 x2 #4  NOT COMPLETED
		6  jal x0 #-36  NOT COMPLETED



*** CYCLE 114
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		3  fadd.s f0 f0 f16  TAG= 2  READY (1121189888)  NOT ISSUED
		4  fsw f0 (192)x2  READY (24)  READY (192)  ISSUED
		5  addi x2 x2 #4  READY (24)  READY (4)  ISSUED
		6  jal x0 #-36  READY (12)  READY (192)  ISSUED
CQ:
		4  fsw f0 (192)x2  READY   TAG= 3  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 6, result = 0x00000028
floating writeback ports:
		TAG = 2, result = 0x3EFAE148
branch PC update:
		TAG = 6, outcome = 40, target = 0x00000004
ROB:
		2  fmult.s f0 f0 f8  NOT COMPLETED
		3  fadd.s f0 f0 f16  NOT COMPLETED
		4  fsw f0 (192)x2  NOT COMPLETED
		5  addi x2 x2 #4  COMPLETED
		6  jal x0 #-36  NOT COMPLETED



*** CYCLE 115
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.07      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		4  fsw f0 (192)x2  READY   TAG= 3  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 3
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		2  fmult.s f0 f0 f8  COMPLETED
		3  fadd.s f0 f0 f16  NOT COMPLETED
		4  fsw f0 (192)x2  NOT COMPLETED
		5  addi x2 x2 #4  COMPLETED
		6  jal x0 #-36  COMPLETED



*** CYCLE 116
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.49      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		7  beq x1 x0 #40  READY (5)  READY (0)  NOT ISSUED
CQ:
		4  fsw f0 (192)x2  READY   TAG= 3  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 3
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		3  fadd.s f0 f0 f16  NOT COMPLETED
		4  fsw f0 (192)x2  NOT COMPLETED
		5  addi x2 x2 #4  COMPLETED
		6  jal x0 #-36  COMPLETED
		7  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 117
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.49      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		4  fsw f0 (192)x2  READY   TAG= 3  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 7
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 3
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		3  fadd.s f0 f0 f16  NOT COMPLETED
		4  fsw f0 (192)x2  NOT COMPLETED
		5  addi x2 x2 #4  COMPLETED
		6  jal x0 #-36  COMPLETED
		7  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 118
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.49      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		4  fsw f0 (192)x2  READY   TAG= 3  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 3, result = 0x42D4FAE1
branch PC update:
		TAG = 7, outcome = 0, target = 0x0000002C
ROB:
		3  fadd.s f0 f0 f16  NOT COMPLETED
		4  fsw f0 (192)x2  NOT COMPLETED
		5  addi x2 x2 #4  COMPLETED
		6  jal x0 #-36  COMPLETED
		7  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 119
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.49      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		8  addi x1 x1 #-1  READY (5)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		3  fadd.s f0 f0 f16  COMPLETED
		4  fsw f0 (192)x2  COMPLETED
		5  addi x2 x2 #4  COMPLETED
		6  jal x0 #-36  COMPLETED
		7  beq x1 x0 #40  COMPLETED
		8  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 120
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		9  flw f0 (48)x2  READY (28)  READY (48)  NOT ISSUED
CQ:
		9  flw f0 (48)x2  TAG=73  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 8
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		4  fsw f0 (192)x2  COMPLETED
		5  addi x2 x2 #4  COMPLETED
		6  jal x0 #-36  COMPLETED
		7  beq x1 x0 #40  COMPLETED
		8  addi x1 x1 #-1  NOT COMPLETED
		9  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 121
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x00000018	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		10  flw f8 (96)x2  READY (28)  READY (96)  NOT ISSUED
CQ:
		9  flw f0 (48)x2  TAG=73  READY   NOT ISSUED
		10  flw f8 (96)x2  TAG=74  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 73
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 4
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 8, result = 0x00000004
floating writeback ports:
branch PC update:
ROB:
		5  addi x2 x2 #4  COMPLETED
		6  jal x0 #-36  COMPLETED
		7  beq x1 x0 #40  COMPLETED
		8  addi x1 x1 #-1  NOT COMPLETED
		9  flw f0 (48)x2  NOT COMPLETED
		10  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 122
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		11  flw f16 (144)x2  READY (28)  READY (144)  NOT ISSUED
CQ:
		9  flw f0 (48)x2  TAG=73  READY   NOT ISSUED
		10  flw f8 (96)x2  TAG=74  READY   NOT ISSUED
		11  flw f16 (144)x2  TAG=75  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 74
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 73, result = 0x0000004C
floating writeback ports:
branch PC update:
ROB:
		6  jal x0 #-36  COMPLETED
		7  beq x1 x0 #40  COMPLETED
		8  addi x1 x1 #-1  COMPLETED
		9  flw f0 (48)x2  NOT COMPLETED
		10  flw f8 (96)x2  NOT COMPLETED
		11  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 123
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		12  fmult.s f0 f0 f8  TAG= 9  TAG=10  NOT ISSUED
CQ:
		10  flw f8 (96)x2  TAG=74  READY   NOT ISSUED
		11  flw f16 (144)x2  TAG=75  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 75
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 9
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 74, result = 0x0000007C
floating writeback ports:
branch PC update:
ROB:
		7  beq x1 x0 #40  COMPLETED
		8  addi x1 x1 #-1  COMPLETED
		9  flw f0 (48)x2  NOT COMPLETED
		10  flw f8 (96)x2  NOT COMPLETED
		11  flw f16 (144)x2  NOT COMPLETED
		12  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 124
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000005	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		12  fmult.s f0 f0 f8  TAG= 9  TAG=10  NOT ISSUED
		13  fadd.s f0 f0 f16  TAG=12  TAG=11  NOT ISSUED
CQ:
		11  flw f16 (144)x2  TAG=75  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 10
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 75, result = 0x000000AC
floating writeback ports:
		TAG = 9, result = 0x3DA3D70A
branch PC update:
ROB:
		8  addi x1 x1 #-1  COMPLETED
		9  flw f0 (48)x2  NOT COMPLETED
		10  flw f8 (96)x2  NOT COMPLETED
		11  flw f16 (144)x2  NOT COMPLETED
		12  fmult.s f0 f0 f8  NOT COMPLETED
		13  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 125
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=106.49    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		12  fmult.s f0 f0 f8  READY (1034147594)  TAG=10  NOT ISSUED
		13  fadd.s f0 f0 f16  TAG=12  TAG=11  NOT ISSUED
		14  fsw f0 (192)x2  READY (28)  READY (192)  NOT ISSUED
CQ:
		14  fsw f0 (192)x2  TAG=78  TAG=13  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 11
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 10, result = 0x41000000
branch PC update:
ROB:
		9  flw f0 (48)x2  COMPLETED
		10  flw f8 (96)x2  NOT COMPLETED
		11  flw f16 (144)x2  NOT COMPLETED
		12  fmult.s f0 f0 f8  NOT COMPLETED
		13  fadd.s f0 f0 f16  NOT COMPLETED
		14  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 126
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=7         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		13  fadd.s f0 f0 f16  TAG=12  TAG=11  NOT ISSUED
		14  fsw f0 (192)x2  READY (28)  READY (192)  NOT ISSUED
		15  addi x2 x2 #4  READY (28)  READY (4)  NOT ISSUED
CQ:
		14  fsw f0 (192)x2  TAG=78  TAG=13  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 12
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 11, result = 0x42D60000
branch PC update:
ROB:
		10  flw f8 (96)x2  COMPLETED
		11  flw f16 (144)x2  NOT COMPLETED
		12  fmult.s f0 f0 f8  NOT COMPLETED
		13  fadd.s f0 f0 f16  NOT COMPLETED
		14  fsw f0 (192)x2  NOT COMPLETED
		15  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 127
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=106       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		13  fadd.s f0 f0 f16  TAG=12  READY (1121320960)  NOT ISSUED
		14  fsw f0 (192)x2  READY (28)  READY (192)  ISSUED
		15  addi x2 x2 #4  READY (28)  READY (4)  NOT ISSUED
		16  jal x0 #-36  READY (16)  READY (192)  NOT ISSUED
CQ:
		14  fsw f0 (192)x2  TAG=78  TAG=13  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 78
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 12
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		11  flw f16 (144)x2  COMPLETED
		12  fmult.s f0 f0 f8  NOT COMPLETED
		13  fadd.s f0 f0 f16  NOT COMPLETED
		14  fsw f0 (192)x2  NOT COMPLETED
		15  addi x2 x2 #4  NOT COMPLETED
		16  jal x0 #-36  NOT COMPLETED



*** CYCLE 128
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		13  fadd.s f0 f0 f16  TAG=12  READY (1121320960)  NOT ISSUED
		14  fsw f0 (192)x2  READY (28)  READY (192)  ISSUED
		15  addi x2 x2 #4  READY (28)  READY (4)  ISSUED
		16  jal x0 #-36  READY (16)  READY (192)  NOT ISSUED
CQ:
		14  fsw f0 (192)x2  TAG=78  TAG=13  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 15
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 12
DIV fu:
integer writeback ports:
		TAG = 78, result = 0x000000DC
floating writeback ports:
branch PC update:
ROB:
		12  fmult.s f0 f0 f8  NOT COMPLETED
		13  fadd.s f0 f0 f16  NOT COMPLETED
		14  fsw f0 (192)x2  NOT COMPLETED
		15  addi x2 x2 #4  NOT COMPLETED
		16  jal x0 #-36  NOT COMPLETED



*** CYCLE 129
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		13  fadd.s f0 f0 f16  TAG=12  READY (1121320960)  NOT ISSUED
		14  fsw f0 (192)x2  READY (28)  READY (192)  ISSUED
		15  addi x2 x2 #4  READY (28)  READY (4)  ISSUED
		16  jal x0 #-36  READY (16)  READY (192)  ISSUED
CQ:
		14  fsw f0 (192)x2  READY   TAG=13  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 16
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 12
DIV fu:
integer writeback ports:
		TAG = 15, result = 0x00000020
floating writeback ports:
branch PC update:
ROB:
		12  fmult.s f0 f0 f8  NOT COMPLETED
		13  fadd.s f0 f0 f16  NOT COMPLETED
		14  fsw f0 (192)x2  NOT COMPLETED
		15  addi x2 x2 #4  NOT COMPLETED
		16  jal x0 #-36  NOT COMPLETED



*** CYCLE 130
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		13  fadd.s f0 f0 f16  TAG=12  READY (1121320960)  NOT ISSUED
		14  fsw f0 (192)x2  READY (28)  READY (192)  ISSUED
		15  addi x2 x2 #4  READY (28)  READY (4)  ISSUED
		16  jal x0 #-36  READY (16)  READY (192)  ISSUED
CQ:
		14  fsw f0 (192)x2  READY   TAG=13  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 16, result = 0x00000028
floating writeback ports:
		TAG = 12, result = 0x3F23D70A
branch PC update:
		TAG = 16, outcome = 40, target = 0x00000004
ROB:
		12  fmult.s f0 f0 f8  NOT COMPLETED
		13  fadd.s f0 f0 f16  NOT COMPLETED
		14  fsw f0 (192)x2  NOT COMPLETED
		15  addi x2 x2 #4  COMPLETED
		16  jal x0 #-36  NOT COMPLETED



*** CYCLE 131
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.08      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		14  fsw f0 (192)x2  READY   TAG=13  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 13
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		12  fmult.s f0 f0 f8  COMPLETED
		13  fadd.s f0 f0 f16  NOT COMPLETED
		14  fsw f0 (192)x2  NOT COMPLETED
		15  addi x2 x2 #4  COMPLETED
		16  jal x0 #-36  COMPLETED



*** CYCLE 132
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.64      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		17  beq x1 x0 #40  READY (4)  READY (0)  NOT ISSUED
CQ:
		14  fsw f0 (192)x2  READY   TAG=13  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 13
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		13  fadd.s f0 f0 f16  NOT COMPLETED
		14  fsw f0 (192)x2  NOT COMPLETED
		15  addi x2 x2 #4  COMPLETED
		16  jal x0 #-36  COMPLETED
		17  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 133
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.64      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		14  fsw f0 (192)x2  READY   TAG=13  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 17
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 13
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		13  fadd.s f0 f0 f16  NOT COMPLETED
		14  fsw f0 (192)x2  NOT COMPLETED
		15  addi x2 x2 #4  COMPLETED
		16  jal x0 #-36  COMPLETED
		17  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 134
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.64      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		14  fsw f0 (192)x2  READY   TAG=13  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 13, result = 0x42D747AE
branch PC update:
		TAG = 17, outcome = 0, target = 0x0000002C
ROB:
		13  fadd.s f0 f0 f16  NOT COMPLETED
		14  fsw f0 (192)x2  NOT COMPLETED
		15  addi x2 x2 #4  COMPLETED
		16  jal x0 #-36  COMPLETED
		17  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 135
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.64      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		18  addi x1 x1 #-1  READY (4)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		13  fadd.s f0 f0 f16  COMPLETED
		14  fsw f0 (192)x2  COMPLETED
		15  addi x2 x2 #4  COMPLETED
		16  jal x0 #-36  COMPLETED
		17  beq x1 x0 #40  COMPLETED
		18  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 136
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		19  flw f0 (48)x2  READY (32)  READY (48)  NOT ISSUED
CQ:
		19  flw f0 (48)x2  TAG=83  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 18
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		14  fsw f0 (192)x2  COMPLETED
		15  addi x2 x2 #4  COMPLETED
		16  jal x0 #-36  COMPLETED
		17  beq x1 x0 #40  COMPLETED
		18  addi x1 x1 #-1  NOT COMPLETED
		19  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 137
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x0000001C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		20  flw f8 (96)x2  READY (32)  READY (96)  NOT ISSUED
CQ:
		19  flw f0 (48)x2  TAG=83  READY   NOT ISSUED
		20  flw f8 (96)x2  TAG=84  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 83
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 14
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 18, result = 0x00000003
floating writeback ports:
branch PC update:
ROB:
		15  addi x2 x2 #4  COMPLETED
		16  jal x0 #-36  COMPLETED
		17  beq x1 x0 #40  COMPLETED
		18  addi x1 x1 #-1  NOT COMPLETED
		19  flw f0 (48)x2  NOT COMPLETED
		20  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 138
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		21  flw f16 (144)x2  READY (32)  READY (144)  NOT ISSUED
CQ:
		19  flw f0 (48)x2  TAG=83  READY   NOT ISSUED
		20  flw f8 (96)x2  TAG=84  READY   NOT ISSUED
		21  flw f16 (144)x2  TAG=85  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 84
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 83, result = 0x00000050
floating writeback ports:
branch PC update:
ROB:
		16  jal x0 #-36  COMPLETED
		17  beq x1 x0 #40  COMPLETED
		18  addi x1 x1 #-1  COMPLETED
		19  flw f0 (48)x2  NOT COMPLETED
		20  flw f8 (96)x2  NOT COMPLETED
		21  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 139
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		22  fmult.s f0 f0 f8  TAG=19  TAG=20  NOT ISSUED
CQ:
		20  flw f8 (96)x2  TAG=84  READY   NOT ISSUED
		21  flw f16 (144)x2  TAG=85  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 85
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 19
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 84, result = 0x00000080
floating writeback ports:
branch PC update:
ROB:
		17  beq x1 x0 #40  COMPLETED
		18  addi x1 x1 #-1  COMPLETED
		19  flw f0 (48)x2  NOT COMPLETED
		20  flw f8 (96)x2  NOT COMPLETED
		21  flw f16 (144)x2  NOT COMPLETED
		22  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 140
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000004	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		22  fmult.s f0 f0 f8  TAG=19  TAG=20  NOT ISSUED
		23  fadd.s f0 f0 f16  TAG=22  TAG=21  NOT ISSUED
CQ:
		21  flw f16 (144)x2  TAG=85  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 20
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 85, result = 0x000000B0
floating writeback ports:
		TAG = 19, result = 0x3DB851EC
branch PC update:
ROB:
		18  addi x1 x1 #-1  COMPLETED
		19  flw f0 (48)x2  NOT COMPLETED
		20  flw f8 (96)x2  NOT COMPLETED
		21  flw f16 (144)x2  NOT COMPLETED
		22  fmult.s f0 f0 f8  NOT COMPLETED
		23  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 141
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=107.64    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		22  fmult.s f0 f0 f8  READY (1035489772)  TAG=20  NOT ISSUED
		23  fadd.s f0 f0 f16  TAG=22  TAG=21  NOT ISSUED
		24  fsw f0 (192)x2  READY (32)  READY (192)  NOT ISSUED
CQ:
		24  fsw f0 (192)x2  TAG=88  TAG=23  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 21
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 20, result = 0x41100000
branch PC update:
ROB:
		19  flw f0 (48)x2  COMPLETED
		20  flw f8 (96)x2  NOT COMPLETED
		21  flw f16 (144)x2  NOT COMPLETED
		22  fmult.s f0 f0 f8  NOT COMPLETED
		23  fadd.s f0 f0 f16  NOT COMPLETED
		24  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 142
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=8         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		23  fadd.s f0 f0 f16  TAG=22  TAG=21  NOT ISSUED
		24  fsw f0 (192)x2  READY (32)  READY (192)  NOT ISSUED
		25  addi x2 x2 #4  READY (32)  READY (4)  NOT ISSUED
CQ:
		24  fsw f0 (192)x2  TAG=88  TAG=23  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 22
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 21, result = 0x42D80000
branch PC update:
ROB:
		20  flw f8 (96)x2  COMPLETED
		21  flw f16 (144)x2  NOT COMPLETED
		22  fmult.s f0 f0 f8  NOT COMPLETED
		23  fadd.s f0 f0 f16  NOT COMPLETED
		24  fsw f0 (192)x2  NOT COMPLETED
		25  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 143
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=107       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		23  fadd.s f0 f0 f16  TAG=22  READY (1121452032)  NOT ISSUED
		24  fsw f0 (192)x2  READY (32)  READY (192)  ISSUED
		25  addi x2 x2 #4  READY (32)  READY (4)  NOT ISSUED
		26  jal x0 #-36  READY (20)  READY (192)  NOT ISSUED
CQ:
		24  fsw f0 (192)x2  TAG=88  TAG=23  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 88
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 22
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		21  flw f16 (144)x2  COMPLETED
		22  fmult.s f0 f0 f8  NOT COMPLETED
		23  fadd.s f0 f0 f16  NOT COMPLETED
		24  fsw f0 (192)x2  NOT COMPLETED
		25  addi x2 x2 #4  NOT COMPLETED
		26  jal x0 #-36  NOT COMPLETED



*** CYCLE 144
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		23  fadd.s f0 f0 f16  TAG=22  READY (1121452032)  NOT ISSUED
		24  fsw f0 (192)x2  READY (32)  READY (192)  ISSUED
		25  addi x2 x2 #4  READY (32)  READY (4)  ISSUED
		26  jal x0 #-36  READY (20)  READY (192)  NOT ISSUED
CQ:
		24  fsw f0 (192)x2  TAG=88  TAG=23  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 25
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 22
DIV fu:
integer writeback ports:
		TAG = 88, result = 0x000000E0
floating writeback ports:
branch PC update:
ROB:
		22  fmult.s f0 f0 f8  NOT COMPLETED
		23  fadd.s f0 f0 f16  NOT COMPLETED
		24  fsw f0 (192)x2  NOT COMPLETED
		25  addi x2 x2 #4  NOT COMPLETED
		26  jal x0 #-36  NOT COMPLETED



*** CYCLE 145
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		23  fadd.s f0 f0 f16  TAG=22  READY (1121452032)  NOT ISSUED
		24  fsw f0 (192)x2  READY (32)  READY (192)  ISSUED
		25  addi x2 x2 #4  READY (32)  READY (4)  ISSUED
		26  jal x0 #-36  READY (20)  READY (192)  ISSUED
CQ:
		24  fsw f0 (192)x2  READY   TAG=23  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 26
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 22
DIV fu:
integer writeback ports:
		TAG = 25, result = 0x00000024
floating writeback ports:
branch PC update:
ROB:
		22  fmult.s f0 f0 f8  NOT COMPLETED
		23  fadd.s f0 f0 f16  NOT COMPLETED
		24  fsw f0 (192)x2  NOT COMPLETED
		25  addi x2 x2 #4  NOT COMPLETED
		26  jal x0 #-36  NOT COMPLETED



*** CYCLE 146
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		23  fadd.s f0 f0 f16  TAG=22  READY (1121452032)  NOT ISSUED
		24  fsw f0 (192)x2  READY (32)  READY (192)  ISSUED
		25  addi x2 x2 #4  READY (32)  READY (4)  ISSUED
		26  jal x0 #-36  READY (20)  READY (192)  ISSUED
CQ:
		24  fsw f0 (192)x2  READY   TAG=23  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 26, result = 0x00000028
floating writeback ports:
		TAG = 22, result = 0x3F4F5C2A
branch PC update:
		TAG = 26, outcome = 40, target = 0x00000004
ROB:
		22  fmult.s f0 f0 f8  NOT COMPLETED
		23  fadd.s f0 f0 f16  NOT COMPLETED
		24  fsw f0 (192)x2  NOT COMPLETED
		25  addi x2 x2 #4  COMPLETED
		26  jal x0 #-36  NOT COMPLETED



*** CYCLE 147
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		24  fsw f0 (192)x2  READY   TAG=23  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 23
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		22  fmult.s f0 f0 f8  COMPLETED
		23  fadd.s f0 f0 f16  NOT COMPLETED
		24  fsw f0 (192)x2  NOT COMPLETED
		25  addi x2 x2 #4  COMPLETED
		26  jal x0 #-36  COMPLETED



*** CYCLE 148
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		27  beq x1 x0 #40  READY (3)  READY (0)  NOT ISSUED
CQ:
		24  fsw f0 (192)x2  READY   TAG=23  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 23
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		23  fadd.s f0 f0 f16  NOT COMPLETED
		24  fsw f0 (192)x2  NOT COMPLETED
		25  addi x2 x2 #4  COMPLETED
		26  jal x0 #-36  COMPLETED
		27  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 149
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		24  fsw f0 (192)x2  READY   TAG=23  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 27
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 23
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		23  fadd.s f0 f0 f16  NOT COMPLETED
		24  fsw f0 (192)x2  NOT COMPLETED
		25  addi x2 x2 #4  COMPLETED
		26  jal x0 #-36  COMPLETED
		27  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 150
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		24  fsw f0 (192)x2  READY   TAG=23  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 23, result = 0x42D99EB8
branch PC update:
		TAG = 27, outcome = 0, target = 0x0000002C
ROB:
		23  fadd.s f0 f0 f16  NOT COMPLETED
		24  fsw f0 (192)x2  NOT COMPLETED
		25  addi x2 x2 #4  COMPLETED
		26  jal x0 #-36  COMPLETED
		27  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 151
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		28  addi x1 x1 #-1  READY (3)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		23  fadd.s f0 f0 f16  COMPLETED
		24  fsw f0 (192)x2  COMPLETED
		25  addi x2 x2 #4  COMPLETED
		26  jal x0 #-36  COMPLETED
		27  beq x1 x0 #40  COMPLETED
		28  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 152
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		29  flw f0 (48)x2  READY (36)  READY (48)  NOT ISSUED
CQ:
		29  flw f0 (48)x2  TAG=93  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 28
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		24  fsw f0 (192)x2  COMPLETED
		25  addi x2 x2 #4  COMPLETED
		26  jal x0 #-36  COMPLETED
		27  beq x1 x0 #40  COMPLETED
		28  addi x1 x1 #-1  NOT COMPLETED
		29  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 153
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000020	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		30  flw f8 (96)x2  READY (36)  READY (96)  NOT ISSUED
CQ:
		29  flw f0 (48)x2  TAG=93  READY   NOT ISSUED
		30  flw f8 (96)x2  TAG=94  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 93
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 24
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 28, result = 0x00000002
floating writeback ports:
branch PC update:
ROB:
		25  addi x2 x2 #4  COMPLETED
		26  jal x0 #-36  COMPLETED
		27  beq x1 x0 #40  COMPLETED
		28  addi x1 x1 #-1  NOT COMPLETED
		29  flw f0 (48)x2  NOT COMPLETED
		30  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 154
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		31  flw f16 (144)x2  READY (36)  READY (144)  NOT ISSUED
CQ:
		29  flw f0 (48)x2  TAG=93  READY   NOT ISSUED
		30  flw f8 (96)x2  TAG=94  READY   NOT ISSUED
		31  flw f16 (144)x2  TAG=95  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 94
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 93, result = 0x00000054
floating writeback ports:
branch PC update:
ROB:
		26  jal x0 #-36  COMPLETED
		27  beq x1 x0 #40  COMPLETED
		28  addi x1 x1 #-1  COMPLETED
		29  flw f0 (48)x2  NOT COMPLETED
		30  flw f8 (96)x2  NOT COMPLETED
		31  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 155
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		32  fmult.s f0 f0 f8  TAG=29  TAG=30  NOT ISSUED
CQ:
		30  flw f8 (96)x2  TAG=94  READY   NOT ISSUED
		31  flw f16 (144)x2  TAG=95  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 95
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 29
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 94, result = 0x00000084
floating writeback ports:
branch PC update:
ROB:
		27  beq x1 x0 #40  COMPLETED
		28  addi x1 x1 #-1  COMPLETED
		29  flw f0 (48)x2  NOT COMPLETED
		30  flw f8 (96)x2  NOT COMPLETED
		31  flw f16 (144)x2  NOT COMPLETED
		32  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 156
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		32  fmult.s f0 f0 f8  TAG=29  TAG=30  NOT ISSUED
		33  fadd.s f0 f0 f16  TAG=32  TAG=31  NOT ISSUED
CQ:
		31  flw f16 (144)x2  TAG=95  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 30
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 95, result = 0x000000B4
floating writeback ports:
		TAG = 29, result = 0x3DCCCCCD
branch PC update:
ROB:
		28  addi x1 x1 #-1  COMPLETED
		29  flw f0 (48)x2  NOT COMPLETED
		30  flw f8 (96)x2  NOT COMPLETED
		31  flw f16 (144)x2  NOT COMPLETED
		32  fmult.s f0 f0 f8  NOT COMPLETED
		33  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 157
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		32  fmult.s f0 f0 f8  READY (1036831949)  TAG=30  NOT ISSUED
		33  fadd.s f0 f0 f16  TAG=32  TAG=31  NOT ISSUED
		34  fsw f0 (192)x2  READY (36)  READY (192)  NOT ISSUED
CQ:
		34  fsw f0 (192)x2  TAG=98  TAG=33  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 31
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 30, result = 0x41200000
branch PC update:
ROB:
		29  flw f0 (48)x2  COMPLETED
		30  flw f8 (96)x2  NOT COMPLETED
		31  flw f16 (144)x2  NOT COMPLETED
		32  fmult.s f0 f0 f8  NOT COMPLETED
		33  fadd.s f0 f0 f16  NOT COMPLETED
		34  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 158
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=9         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		33  fadd.s f0 f0 f16  TAG=32  TAG=31  NOT ISSUED
		34  fsw f0 (192)x2  READY (36)  READY (192)  NOT ISSUED
		35  addi x2 x2 #4  READY (36)  READY (4)  NOT ISSUED
CQ:
		34  fsw f0 (192)x2  TAG=98  TAG=33  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 32
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 31, result = 0x42DA0000
branch PC update:
ROB:
		30  flw f8 (96)x2  COMPLETED
		31  flw f16 (144)x2  NOT COMPLETED
		32  fmult.s f0 f0 f8  NOT COMPLETED
		33  fadd.s f0 f0 f16  NOT COMPLETED
		34  fsw f0 (192)x2  NOT COMPLETED
		35  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 159
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=108       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		33  fadd.s f0 f0 f16  TAG=32  READY (1121583104)  NOT ISSUED
		34  fsw f0 (192)x2  READY (36)  READY (192)  ISSUED
		35  addi x2 x2 #4  READY (36)  READY (4)  NOT ISSUED
		36  jal x0 #-36  READY (24)  READY (192)  NOT ISSUED
CQ:
		34  fsw f0 (192)x2  TAG=98  TAG=33  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 98
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 32
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  flw f16 (144)x2  COMPLETED
		32  fmult.s f0 f0 f8  NOT COMPLETED
		33  fadd.s f0 f0 f16  NOT COMPLETED
		34  fsw f0 (192)x2  NOT COMPLETED
		35  addi x2 x2 #4  NOT COMPLETED
		36  jal x0 #-36  NOT COMPLETED



*** CYCLE 160
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		33  fadd.s f0 f0 f16  TAG=32  READY (1121583104)  NOT ISSUED
		34  fsw f0 (192)x2  READY (36)  READY (192)  ISSUED
		35  addi x2 x2 #4  READY (36)  READY (4)  ISSUED
		36  jal x0 #-36  READY (24)  READY (192)  NOT ISSUED
CQ:
		34  fsw f0 (192)x2  TAG=98  TAG=33  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 35
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 32
DIV fu:
integer writeback ports:
		TAG = 98, result = 0x000000E4
floating writeback ports:
branch PC update:
ROB:
		32  fmult.s f0 f0 f8  NOT COMPLETED
		33  fadd.s f0 f0 f16  NOT COMPLETED
		34  fsw f0 (192)x2  NOT COMPLETED
		35  addi x2 x2 #4  NOT COMPLETED
		36  jal x0 #-36  NOT COMPLETED



*** CYCLE 161
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		33  fadd.s f0 f0 f16  TAG=32  READY (1121583104)  NOT ISSUED
		34  fsw f0 (192)x2  READY (36)  READY (192)  ISSUED
		35  addi x2 x2 #4  READY (36)  READY (4)  ISSUED
		36  jal x0 #-36  READY (24)  READY (192)  ISSUED
CQ:
		34  fsw f0 (192)x2  READY   TAG=33  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 36
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 32
DIV fu:
integer writeback ports:
		TAG = 35, result = 0x00000028
floating writeback ports:
branch PC update:
ROB:
		32  fmult.s f0 f0 f8  NOT COMPLETED
		33  fadd.s f0 f0 f16  NOT COMPLETED
		34  fsw f0 (192)x2  NOT COMPLETED
		35  addi x2 x2 #4  NOT COMPLETED
		36  jal x0 #-36  NOT COMPLETED



*** CYCLE 162
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		33  fadd.s f0 f0 f16  TAG=32  READY (1121583104)  NOT ISSUED
		34  fsw f0 (192)x2  READY (36)  READY (192)  ISSUED
		35  addi x2 x2 #4  READY (36)  READY (4)  ISSUED
		36  jal x0 #-36  READY (24)  READY (192)  ISSUED
CQ:
		34  fsw f0 (192)x2  READY   TAG=33  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 36, result = 0x00000028
floating writeback ports:
		TAG = 32, result = 0x3F800000
branch PC update:
		TAG = 36, outcome = 40, target = 0x00000004
ROB:
		32  fmult.s f0 f0 f8  NOT COMPLETED
		33  fadd.s f0 f0 f16  NOT COMPLETED
		34  fsw f0 (192)x2  NOT COMPLETED
		35  addi x2 x2 #4  COMPLETED
		36  jal x0 #-36  NOT COMPLETED



*** CYCLE 163
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.1       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		34  fsw f0 (192)x2  READY   TAG=33  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 33
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  fmult.s f0 f0 f8  COMPLETED
		33  fadd.s f0 f0 f16  NOT COMPLETED
		34  fsw f0 (192)x2  NOT COMPLETED
		35  addi x2 x2 #4  COMPLETED
		36  jal x0 #-36  COMPLETED



*** CYCLE 164
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		37  beq x1 x0 #40  READY (2)  READY (0)  NOT ISSUED
CQ:
		34  fsw f0 (192)x2  READY   TAG=33  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 33
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  fadd.s f0 f0 f16  NOT COMPLETED
		34  fsw f0 (192)x2  NOT COMPLETED
		35  addi x2 x2 #4  COMPLETED
		36  jal x0 #-36  COMPLETED
		37  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 165
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		34  fsw f0 (192)x2  READY   TAG=33  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 37
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 33
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  fadd.s f0 f0 f16  NOT COMPLETED
		34  fsw f0 (192)x2  NOT COMPLETED
		35  addi x2 x2 #4  COMPLETED
		36  jal x0 #-36  COMPLETED
		37  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 166
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		34  fsw f0 (192)x2  READY   TAG=33  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 33, result = 0x42DC0000
branch PC update:
		TAG = 37, outcome = 0, target = 0x0000002C
ROB:
		33  fadd.s f0 f0 f16  NOT COMPLETED
		34  fsw f0 (192)x2  NOT COMPLETED
		35  addi x2 x2 #4  COMPLETED
		36  jal x0 #-36  COMPLETED
		37  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 167
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		38  addi x1 x1 #-1  READY (2)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  fadd.s f0 f0 f16  COMPLETED
		34  fsw f0 (192)x2  COMPLETED
		35  addi x2 x2 #4  COMPLETED
		36  jal x0 #-36  COMPLETED
		37  beq x1 x0 #40  COMPLETED
		38  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 168
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		39  flw f0 (48)x2  READY (40)  READY (48)  NOT ISSUED
CQ:
		39  flw f0 (48)x2  TAG=103  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 38
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		34  fsw f0 (192)x2  COMPLETED
		35  addi x2 x2 #4  COMPLETED
		36  jal x0 #-36  COMPLETED
		37  beq x1 x0 #40  COMPLETED
		38  addi x1 x1 #-1  NOT COMPLETED
		39  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 169
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000024	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		40  flw f8 (96)x2  READY (40)  READY (96)  NOT ISSUED
CQ:
		39  flw f0 (48)x2  TAG=103  READY   NOT ISSUED
		40  flw f8 (96)x2  TAG=104  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 103
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 34
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 38, result = 0x00000001
floating writeback ports:
branch PC update:
ROB:
		35  addi x2 x2 #4  COMPLETED
		36  jal x0 #-36  COMPLETED
		37  beq x1 x0 #40  COMPLETED
		38  addi x1 x1 #-1  NOT COMPLETED
		39  flw f0 (48)x2  NOT COMPLETED
		40  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 170
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		41  flw f16 (144)x2  READY (40)  READY (144)  NOT ISSUED
CQ:
		39  flw f0 (48)x2  TAG=103  READY   NOT ISSUED
		40  flw f8 (96)x2  TAG=104  READY   NOT ISSUED
		41  flw f16 (144)x2  TAG=105  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 104
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 103, result = 0x00000058
floating writeback ports:
branch PC update:
ROB:
		36  jal x0 #-36  COMPLETED
		37  beq x1 x0 #40  COMPLETED
		38  addi x1 x1 #-1  COMPLETED
		39  flw f0 (48)x2  NOT COMPLETED
		40  flw f8 (96)x2  NOT COMPLETED
		41  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 171
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		42  fmult.s f0 f0 f8  TAG=39  TAG=40  NOT ISSUED
CQ:
		40  flw f8 (96)x2  TAG=104  READY   NOT ISSUED
		41  flw f16 (144)x2  TAG=105  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 105
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 39
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 104, result = 0x00000088
floating writeback ports:
branch PC update:
ROB:
		37  beq x1 x0 #40  COMPLETED
		38  addi x1 x1 #-1  COMPLETED
		39  flw f0 (48)x2  NOT COMPLETED
		40  flw f8 (96)x2  NOT COMPLETED
		41  flw f16 (144)x2  NOT COMPLETED
		42  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 172
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		42  fmult.s f0 f0 f8  TAG=39  TAG=40  NOT ISSUED
		43  fadd.s f0 f0 f16  TAG=42  TAG=41  NOT ISSUED
CQ:
		41  flw f16 (144)x2  TAG=105  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 40
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 105, result = 0x000000B8
floating writeback ports:
		TAG = 39, result = 0x3DE147AE
branch PC update:
ROB:
		38  addi x1 x1 #-1  COMPLETED
		39  flw f0 (48)x2  NOT COMPLETED
		40  flw f8 (96)x2  NOT COMPLETED
		41  flw f16 (144)x2  NOT COMPLETED
		42  fmult.s f0 f0 f8  NOT COMPLETED
		43  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 173
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=110       	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		42  fmult.s f0 f0 f8  READY (1038174126)  TAG=40  NOT ISSUED
		43  fadd.s f0 f0 f16  TAG=42  TAG=41  NOT ISSUED
		44  fsw f0 (192)x2  READY (40)  READY (192)  NOT ISSUED
CQ:
		44  fsw f0 (192)x2  TAG=108  TAG=43  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 41
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 40, result = 0x41300000
branch PC update:
ROB:
		39  flw f0 (48)x2  COMPLETED
		40  flw f8 (96)x2  NOT COMPLETED
		41  flw f16 (144)x2  NOT COMPLETED
		42  fmult.s f0 f0 f8  NOT COMPLETED
		43  fadd.s f0 f0 f16  NOT COMPLETED
		44  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 174
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=10        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		43  fadd.s f0 f0 f16  TAG=42  TAG=41  NOT ISSUED
		44  fsw f0 (192)x2  READY (40)  READY (192)  NOT ISSUED
		45  addi x2 x2 #4  READY (40)  READY (4)  NOT ISSUED
CQ:
		44  fsw f0 (192)x2  TAG=108  TAG=43  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 42
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 41, result = 0x42DC0000
branch PC update:
ROB:
		40  flw f8 (96)x2  COMPLETED
		41  flw f16 (144)x2  NOT COMPLETED
		42  fmult.s f0 f0 f8  NOT COMPLETED
		43  fadd.s f0 f0 f16  NOT COMPLETED
		44  fsw f0 (192)x2  NOT COMPLETED
		45  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 175
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=109       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		43  fadd.s f0 f0 f16  TAG=42  READY (1121714176)  NOT ISSUED
		44  fsw f0 (192)x2  READY (40)  READY (192)  ISSUED
		45  addi x2 x2 #4  READY (40)  READY (4)  NOT ISSUED
		46  jal x0 #-36  READY (28)  READY (192)  NOT ISSUED
CQ:
		44  fsw f0 (192)x2  TAG=108  TAG=43  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 108
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 42
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		41  flw f16 (144)x2  COMPLETED
		42  fmult.s f0 f0 f8  NOT COMPLETED
		43  fadd.s f0 f0 f16  NOT COMPLETED
		44  fsw f0 (192)x2  NOT COMPLETED
		45  addi x2 x2 #4  NOT COMPLETED
		46  jal x0 #-36  NOT COMPLETED



*** CYCLE 176
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		43  fadd.s f0 f0 f16  TAG=42  READY (1121714176)  NOT ISSUED
		44  fsw f0 (192)x2  READY (40)  READY (192)  ISSUED
		45  addi x2 x2 #4  READY (40)  READY (4)  ISSUED
		46  jal x0 #-36  READY (28)  READY (192)  NOT ISSUED
CQ:
		44  fsw f0 (192)x2  TAG=108  TAG=43  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 45
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 42
DIV fu:
integer writeback ports:
		TAG = 108, result = 0x000000E8
floating writeback ports:
branch PC update:
ROB:
		42  fmult.s f0 f0 f8  NOT COMPLETED
		43  fadd.s f0 f0 f16  NOT COMPLETED
		44  fsw f0 (192)x2  NOT COMPLETED
		45  addi x2 x2 #4  NOT COMPLETED
		46  jal x0 #-36  NOT COMPLETED



*** CYCLE 177
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		43  fadd.s f0 f0 f16  TAG=42  READY (1121714176)  NOT ISSUED
		44  fsw f0 (192)x2  READY (40)  READY (192)  ISSUED
		45  addi x2 x2 #4  READY (40)  READY (4)  ISSUED
		46  jal x0 #-36  READY (28)  READY (192)  ISSUED
CQ:
		44  fsw f0 (192)x2  READY   TAG=43  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 46
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 42
DIV fu:
integer writeback ports:
		TAG = 45, result = 0x0000002C
floating writeback ports:
branch PC update:
ROB:
		42  fmult.s f0 f0 f8  NOT COMPLETED
		43  fadd.s f0 f0 f16  NOT COMPLETED
		44  fsw f0 (192)x2  NOT COMPLETED
		45  addi x2 x2 #4  NOT COMPLETED
		46  jal x0 #-36  NOT COMPLETED



*** CYCLE 178
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		43  fadd.s f0 f0 f16  TAG=42  READY (1121714176)  NOT ISSUED
		44  fsw f0 (192)x2  READY (40)  READY (192)  ISSUED
		45  addi x2 x2 #4  READY (40)  READY (4)  ISSUED
		46  jal x0 #-36  READY (28)  READY (192)  ISSUED
CQ:
		44  fsw f0 (192)x2  READY   TAG=43  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 46, result = 0x00000028
floating writeback ports:
		TAG = 42, result = 0x3F9AE148
branch PC update:
		TAG = 46, outcome = 40, target = 0x00000004
ROB:
		42  fmult.s f0 f0 f8  NOT COMPLETED
		43  fadd.s f0 f0 f16  NOT COMPLETED
		44  fsw f0 (192)x2  NOT COMPLETED
		45  addi x2 x2 #4  COMPLETED
		46  jal x0 #-36  NOT COMPLETED



*** CYCLE 179
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.11      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		44  fsw f0 (192)x2  READY   TAG=43  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 43
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		42  fmult.s f0 f0 f8  COMPLETED
		43  fadd.s f0 f0 f16  NOT COMPLETED
		44  fsw f0 (192)x2  NOT COMPLETED
		45  addi x2 x2 #4  COMPLETED
		46  jal x0 #-36  COMPLETED



*** CYCLE 180
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.21      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		47  beq x1 x0 #40  READY (1)  READY (0)  NOT ISSUED
CQ:
		44  fsw f0 (192)x2  READY   TAG=43  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 43
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		43  fadd.s f0 f0 f16  NOT COMPLETED
		44  fsw f0 (192)x2  NOT COMPLETED
		45  addi x2 x2 #4  COMPLETED
		46  jal x0 #-36  COMPLETED
		47  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 181
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.21      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		44  fsw f0 (192)x2  READY   TAG=43  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 47
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 43
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		43  fadd.s f0 f0 f16  NOT COMPLETED
		44  fsw f0 (192)x2  NOT COMPLETED
		45  addi x2 x2 #4  COMPLETED
		46  jal x0 #-36  COMPLETED
		47  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 182
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.21      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		44  fsw f0 (192)x2  READY   TAG=43  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 43, result = 0x42DE6B85
branch PC update:
		TAG = 47, outcome = 0, target = 0x0000002C
ROB:
		43  fadd.s f0 f0 f16  NOT COMPLETED
		44  fsw f0 (192)x2  NOT COMPLETED
		45  addi x2 x2 #4  COMPLETED
		46  jal x0 #-36  COMPLETED
		47  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 183
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.21      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	flw f0 (48)x2
IQ:
		48  addi x1 x1 #-1  READY (1)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		43  fadd.s f0 f0 f16  COMPLETED
		44  fsw f0 (192)x2  COMPLETED
		45  addi x2 x2 #4  COMPLETED
		46  jal x0 #-36  COMPLETED
		47  beq x1 x0 #40  COMPLETED
		48  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 184
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f8 (96)x2
IQ:
		49  flw f0 (48)x2  READY (44)  READY (48)  NOT ISSUED
CQ:
		49  flw f0 (48)x2  TAG=113  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 48
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		44  fsw f0 (192)x2  COMPLETED
		45  addi x2 x2 #4  COMPLETED
		46  jal x0 #-36  COMPLETED
		47  beq x1 x0 #40  COMPLETED
		48  addi x1 x1 #-1  NOT COMPLETED
		49  flw f0 (48)x2  NOT COMPLETED



*** CYCLE 185
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000028	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f16 (144)x2
IQ:
		50  flw f8 (96)x2  READY (44)  READY (96)  NOT ISSUED
CQ:
		49  flw f0 (48)x2  TAG=113  READY   NOT ISSUED
		50  flw f8 (96)x2  TAG=114  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 113
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 44
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 48, result = 0x00000000
floating writeback ports:
branch PC update:
ROB:
		45  addi x2 x2 #4  COMPLETED
		46  jal x0 #-36  COMPLETED
		47  beq x1 x0 #40  COMPLETED
		48  addi x1 x1 #-1  NOT COMPLETED
		49  flw f0 (48)x2  NOT COMPLETED
		50  flw f8 (96)x2  NOT COMPLETED



*** CYCLE 186
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		51  flw f16 (144)x2  READY (44)  READY (144)  NOT ISSUED
CQ:
		49  flw f0 (48)x2  TAG=113  READY   NOT ISSUED
		50  flw f8 (96)x2  TAG=114  READY   NOT ISSUED
		51  flw f16 (144)x2  TAG=115  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 114
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 113, result = 0x0000005C
floating writeback ports:
branch PC update:
ROB:
		46  jal x0 #-36  COMPLETED
		47  beq x1 x0 #40  COMPLETED
		48  addi x1 x1 #-1  COMPLETED
		49  flw f0 (48)x2  NOT COMPLETED
		50  flw f8 (96)x2  NOT COMPLETED
		51  flw f16 (144)x2  NOT COMPLETED



*** CYCLE 187
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		52  fmult.s f0 f0 f8  TAG=49  TAG=50  NOT ISSUED
CQ:
		50  flw f8 (96)x2  TAG=114  READY   NOT ISSUED
		51  flw f16 (144)x2  TAG=115  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 115
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 49
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 114, result = 0x0000008C
floating writeback ports:
branch PC update:
ROB:
		47  beq x1 x0 #40  COMPLETED
		48  addi x1 x1 #-1  COMPLETED
		49  flw f0 (48)x2  NOT COMPLETED
		50  flw f8 (96)x2  NOT COMPLETED
		51  flw f16 (144)x2  NOT COMPLETED
		52  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 188
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	fsw f0 (192)x2
IQ:
		52  fmult.s f0 f0 f8  TAG=49  TAG=50  NOT ISSUED
		53  fadd.s f0 f0 f16  TAG=52  TAG=51  NOT ISSUED
CQ:
		51  flw f16 (144)x2  TAG=115  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 50
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 115, result = 0x000000BC
floating writeback ports:
		TAG = 49, result = 0x3DF5C28F
branch PC update:
ROB:
		48  addi x1 x1 #-1  COMPLETED
		49  flw f0 (48)x2  NOT COMPLETED
		50  flw f8 (96)x2  NOT COMPLETED
		51  flw f16 (144)x2  NOT COMPLETED
		52  fmult.s f0 f0 f8  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 189
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=111.21    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	addi x2 x2 #4
IQ:
		52  fmult.s f0 f0 f8  READY (1039516303)  TAG=50  NOT ISSUED
		53  fadd.s f0 f0 f16  TAG=52  TAG=51  NOT ISSUED
		54  fsw f0 (192)x2  READY (44)  READY (192)  NOT ISSUED
CQ:
		54  fsw f0 (192)x2  TAG=118  TAG=53  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 51
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 50, result = 0x41400000
branch PC update:
ROB:
		49  flw f0 (48)x2  COMPLETED
		50  flw f8 (96)x2  NOT COMPLETED
		51  flw f16 (144)x2  NOT COMPLETED
		52  fmult.s f0 f0 f8  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fsw f0 (192)x2  NOT COMPLETED



*** CYCLE 190
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=11        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	jal x0 #-36
IQ:
		53  fadd.s f0 f0 f16  TAG=52  TAG=51  NOT ISSUED
		54  fsw f0 (192)x2  READY (44)  READY (192)  NOT ISSUED
		55  addi x2 x2 #4  READY (44)  READY (4)  NOT ISSUED
CQ:
		54  fsw f0 (192)x2  TAG=118  TAG=53  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 52
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 51, result = 0x42DE0000
branch PC update:
ROB:
		50  flw f8 (96)x2  COMPLETED
		51  flw f16 (144)x2  NOT COMPLETED
		52  fmult.s f0 f0 f8  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fsw f0 (192)x2  NOT COMPLETED
		55  addi x2 x2 #4  NOT COMPLETED



*** CYCLE 191
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=110       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		53  fadd.s f0 f0 f16  TAG=52  READY (1121845248)  NOT ISSUED
		54  fsw f0 (192)x2  READY (44)  READY (192)  ISSUED
		55  addi x2 x2 #4  READY (44)  READY (4)  NOT ISSUED
		56  jal x0 #-36  READY (32)  READY (192)  NOT ISSUED
CQ:
		54  fsw f0 (192)x2  TAG=118  TAG=53  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 118
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 52
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		51  flw f16 (144)x2  COMPLETED
		52  fmult.s f0 f0 f8  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fsw f0 (192)x2  NOT COMPLETED
		55  addi x2 x2 #4  NOT COMPLETED
		56  jal x0 #-36  NOT COMPLETED



*** CYCLE 192
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		53  fadd.s f0 f0 f16  TAG=52  READY (1121845248)  NOT ISSUED
		54  fsw f0 (192)x2  READY (44)  READY (192)  ISSUED
		55  addi x2 x2 #4  READY (44)  READY (4)  ISSUED
		56  jal x0 #-36  READY (32)  READY (192)  NOT ISSUED
CQ:
		54  fsw f0 (192)x2  TAG=118  TAG=53  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 55
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 52
DIV fu:
integer writeback ports:
		TAG = 118, result = 0x000000EC
floating writeback ports:
branch PC update:
ROB:
		52  fmult.s f0 f0 f8  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fsw f0 (192)x2  NOT COMPLETED
		55  addi x2 x2 #4  NOT COMPLETED
		56  jal x0 #-36  NOT COMPLETED



*** CYCLE 193
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		53  fadd.s f0 f0 f16  TAG=52  READY (1121845248)  NOT ISSUED
		54  fsw f0 (192)x2  READY (44)  READY (192)  ISSUED
		55  addi x2 x2 #4  READY (44)  READY (4)  ISSUED
		56  jal x0 #-36  READY (32)  READY (192)  ISSUED
CQ:
		54  fsw f0 (192)x2  READY   TAG=53  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 56
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 52
DIV fu:
integer writeback ports:
		TAG = 55, result = 0x00000030
floating writeback ports:
branch PC update:
ROB:
		52  fmult.s f0 f0 f8  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fsw f0 (192)x2  NOT COMPLETED
		55  addi x2 x2 #4  NOT COMPLETED
		56  jal x0 #-36  NOT COMPLETED



*** CYCLE 194
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
		53  fadd.s f0 f0 f16  TAG=52  READY (1121845248)  NOT ISSUED
		54  fsw f0 (192)x2  READY (44)  READY (192)  ISSUED
		55  addi x2 x2 #4  READY (44)  READY (4)  ISSUED
		56  jal x0 #-36  READY (32)  READY (192)  ISSUED
CQ:
		54  fsw f0 (192)x2  READY   TAG=53  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 56, result = 0x00000028
floating writeback ports:
		TAG = 52, result = 0x3FB851EB
branch PC update:
		TAG = 56, outcome = 40, target = 0x00000004
ROB:
		52  fmult.s f0 f0 f8  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fsw f0 (192)x2  NOT COMPLETED
		55  addi x2 x2 #4  COMPLETED
		56  jal x0 #-36  NOT COMPLETED



*** CYCLE 195
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.12      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	beq x1 x0 #40
IQ:
CQ:
		54  fsw f0 (192)x2  READY   TAG=53  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 53
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		52  fmult.s f0 f0 f8  COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fsw f0 (192)x2  NOT COMPLETED
		55  addi x2 x2 #4  COMPLETED
		56  jal x0 #-36  COMPLETED



*** CYCLE 196
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.44      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
		57  beq x1 x0 #40  READY (0)  READY (0)  NOT ISSUED
CQ:
		54  fsw f0 (192)x2  READY   TAG=53  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 53
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fsw f0 (192)x2  NOT COMPLETED
		55  addi x2 x2 #4  COMPLETED
		56  jal x0 #-36  COMPLETED
		57  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 197
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.44      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		54  fsw f0 (192)x2  READY   TAG=53  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 57
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 53
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fsw f0 (192)x2  NOT COMPLETED
		55  addi x2 x2 #4  COMPLETED
		56  jal x0 #-36  COMPLETED
		57  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 198
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.44      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
		54  fsw f0 (192)x2  READY   TAG=53  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 53, result = 0x42E0E148
branch PC update:
		TAG = 57, outcome = 1, target = 0x0000002C
ROB:
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fsw f0 (192)x2  NOT COMPLETED
		55  addi x2 x2 #4  COMPLETED
		56  jal x0 #-36  COMPLETED
		57  beq x1 x0 #40  NOT COMPLETED



*** CYCLE 199
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1.44      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	halt
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		53  fadd.s f0 f0 f16  COMPLETED
		54  fsw f0 (192)x2  COMPLETED
		55  addi x2 x2 #4  COMPLETED
		56  jal x0 #-36  COMPLETED
		57  beq x1 x0 #40  COMPLETED



*** CYCLE 200
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=112.44    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	0x3C23D70A
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		54  fsw f0 (192)x2  COMPLETED
		55  addi x2 x2 #4  COMPLETED
		56  jal x0 #-36  COMPLETED
		57  beq x1 x0 #40  COMPLETED
		58  halt  COMPLETED



*** CYCLE 201
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x0000002C	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=112.44    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	0x3C23D70A
IQ:
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 54
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		55  addi x2 x2 #4  COMPLETED
		56  jal x0 #-36  COMPLETED
		57  beq x1 x0 #40  COMPLETED
		58  halt  COMPLETED



*** CYCLE 202
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=112.44    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	0x3C23D70A
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		56  jal x0 #-36  COMPLETED
		57  beq x1 x0 #40  COMPLETED
		58  halt  COMPLETED



*** CYCLE 203
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=112.44    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	0x3C23D70A
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		57  beq x1 x0 #40  COMPLETED
		58  halt  COMPLETED



*** CYCLE 204
Memory
	Address		Data
	0x00000000	86 00 C0 00 05 84 00 02 86 80 F0 FF 07 10 01 03
	0x00000010	07 14 01 06 07 18 01 09 01 10 80 04 01 10 00 01
	0x00000020	08 10 01 0C 06 01 41 00 03 C0 FD FF 3F 00 00 00
	0x00000030	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x00000040	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x00000050	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x00000060	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x00000070	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x00000080	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x00000090	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x000000A0	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x000000B0	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x000000C0	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x000000D0	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x000000E0	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=112.44    	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=12        	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=111       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	0x3C23D70A
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		58  halt  COMPLETED

SIMULATION COMPLETE!
COMMITTED 123 INSTRUCTIONS IN 204 CYCLES
CPI:  1.66
