// Seed: 1654435134
module module_0 (
    output tri1 id_0
);
  id_2 :
  assert property (@(posedge 1) 1)
  else $display(1, id_2);
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output uwire id_2
);
  wire id_4;
  module_0 modCall_1 (id_2);
  assign modCall_1.type_0 = 0;
endmodule
module module_1 (
    input supply0 module_2,
    output logic id_1,
    input logic id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri id_6
);
  always @(posedge id_6 or 1 == id_0) id_1 <= id_2;
  module_0 modCall_1 (id_4);
  assign modCall_1.type_0 = 0;
  assign id_5 = id_3;
endmodule
