
---------- Begin Simulation Statistics ----------
final_tick                               169358698000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 366321                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709668                       # Number of bytes of host memory used
host_op_rate                                   367052                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   272.98                       # Real time elapsed on the host
host_tick_rate                              620396472                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.169359                       # Number of seconds simulated
sim_ticks                                169358698000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.569518                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104114                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113211                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635511                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389831                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66033                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.693587                       # CPI: cycles per instruction
system.cpu.discardedOps                        196956                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628247                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485310                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033602                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36158965                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590463                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169358698                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133199733                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566075                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          683                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       870158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14033                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1741748                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14034                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199735                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78996                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177244                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       853419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 853419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31173056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31173056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287344                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287344    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287344                       # Request fanout histogram
system.membus.respLayer1.occupancy         1564227250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1365015000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            549482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       968863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          465                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322110                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           877                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       548605                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2611121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2613340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        85888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    104949952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105035840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          288046                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12783040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1159638                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012694                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1144919     98.73%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14718      1.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1159638                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3280934000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2612150994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2631000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  187                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               584056                       # number of demand (read+write) hits
system.l2.demand_hits::total                   584243                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 187                       # number of overall hits
system.l2.overall_hits::.cpu.data              584056                       # number of overall hits
system.l2.overall_hits::total                  584243                       # number of overall hits
system.l2.demand_misses::.cpu.inst                690                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286659                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287349                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               690                       # number of overall misses
system.l2.overall_misses::.cpu.data            286659                       # number of overall misses
system.l2.overall_misses::total                287349                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30637272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30704980000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67708000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30637272000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30704980000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              877                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           870715                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               871592                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             877                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          870715                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              871592                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.786773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.329223                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.329683                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.786773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.329223                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.329683                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98127.536232                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106877.062991                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106856.053092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98127.536232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106877.062991                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106856.053092                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199735                       # number of writebacks
system.l2.writebacks::total                    199735                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287344                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24903781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24957689000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24903781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24957689000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.786773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.329217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.329677                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.786773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.329217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.329677                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78127.536232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86877.493424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86856.482126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78127.536232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86877.493424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86856.482126                       # average overall mshr miss latency
system.l2.replacements                         288046                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       769128                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           769128                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       769128                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       769128                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          453                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              453                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          453                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          453                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4719                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4719                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            144866                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144866                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          177244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177244                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19348204000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19348204000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.550259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109161.404617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109161.404617                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       177244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15803324000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15803324000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.550259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89161.404617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89161.404617                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.786773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.786773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98127.536232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98127.536232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.786773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.786773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78127.536232                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78127.536232                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        439190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            439190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11289068000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11289068000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       548605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        548605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.199442                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.199442                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103176.602842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103176.602842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9100457000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9100457000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.199433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.199433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83177.561466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83177.561466                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8086.821771                       # Cycle average of tags in use
system.l2.tags.total_refs                     1736341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    296238                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.861304                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     133.413646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.925129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7926.482997                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987161                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          453                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1947                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          602                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3778368                       # Number of tag accesses
system.l2.tags.data_accesses                  3778368                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          44160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18345856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18390016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12783040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12783040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              287344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199735                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199735                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            260748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         108325443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108586191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       260748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           260748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       75479088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75479088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       75479088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           260748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        108325443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184065279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006037154500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11705                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11705                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              803395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188231                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199735                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    969                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    35                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13206                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4804102250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1431875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10173633500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16775.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35525.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145418                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101882                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199735                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       238748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.291420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.138080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.075293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       184047     77.09%     77.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29601     12.40%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5627      2.36%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1788      0.75%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9609      4.02%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          605      0.25%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          441      0.18%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          545      0.23%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6485      2.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       238748                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.465528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.073877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.081128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11500     98.25%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          139      1.19%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           23      0.20%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           25      0.21%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11705                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.059376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.026048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5711     48.79%     48.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              210      1.79%     50.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5191     44.35%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              566      4.84%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.21%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11705                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18328000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12779520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18390016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12783040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       108.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  169358633000                       # Total gap between requests
system.mem_ctrls.avgGap                     347702.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18283840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12779520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 260748.343731362402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 107959261.708542421460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75458303.298954263330                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199735                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18481250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10155152250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4008389728500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26784.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35426.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20068539.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            829268160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            440747505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1007910960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          511095420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13368420000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41480356350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30102913920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        87740712315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.076210                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77822448750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5655000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85881249250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            875442540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            465301155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1036806540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          531234180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13368420000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41811052680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29824432800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87912689895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.091673                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77107142500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5655000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86596555500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    169358698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198341                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198341                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198341                       # number of overall hits
system.cpu.icache.overall_hits::total        10198341                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          877                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            877                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          877                       # number of overall misses
system.cpu.icache.overall_misses::total           877                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76060000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76060000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76060000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76060000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10199218                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10199218                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10199218                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10199218                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86727.480046                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86727.480046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86727.480046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86727.480046                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          465                       # number of writebacks
system.cpu.icache.writebacks::total               465                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          877                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          877                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          877                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          877                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     74306000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74306000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     74306000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74306000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84727.480046                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84727.480046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84727.480046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84727.480046                       # average overall mshr miss latency
system.cpu.icache.replacements                    465                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198341                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198341                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          877                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           877                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10199218                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10199218                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86727.480046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86727.480046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     74306000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74306000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84727.480046                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84727.480046                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           325.406139                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10199218                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11629.667047                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   325.406139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.635559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.635559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10200095                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10200095                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51245696                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51245696                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51246158                       # number of overall hits
system.cpu.dcache.overall_hits::total        51246158                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       918312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         918312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       926268                       # number of overall misses
system.cpu.dcache.overall_misses::total        926268                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48429636999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48429636999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48429636999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48429636999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52164008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52164008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52172426                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52172426                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017604                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017604                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017754                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52737.671945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52737.671945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52284.691902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52284.691902                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        92700                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3107                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.835855                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       769128                       # number of writebacks
system.cpu.dcache.writebacks::total            769128                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55551                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55551                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       862761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       862761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       870711                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       870711                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44990367000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44990367000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45786120999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45786120999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016689                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016689                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52146.964223                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52146.964223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52584.750852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52584.750852                       # average overall mshr miss latency
system.cpu.dcache.replacements                 869691                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40643478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40643478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       542351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        542351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22682056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22682056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41185829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41185829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41821.727995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41821.727995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1613                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1613                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       540738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       540738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21526276000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21526276000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39809.068347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39809.068347                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10602218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10602218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       375961                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       375961                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25747580999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25747580999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68484.712507                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68484.712507                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53938                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23464091000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23464091000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72864.643209                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72864.643209                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          462                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           462                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7956                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7956                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.945118                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.945118                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7950                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7950                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    795753999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    795753999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.944405                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.944405                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100094.842642                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100094.842642                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       532000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       532000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       133000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       133000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       131000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       131000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.131461                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52116945                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            870715                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.855343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.131461                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989386                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989386                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53043217                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53043217                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 169358698000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
