git clone --depth 1 --no-tags https://github.com/isu92neth/Building-a-Memory-Hierarchy.git f:/verilog_sva_gh_scraper/data/full_repos/349415544
git clone --depth 1 --no-tags https://github.com/SarvitK/Verilog-Lab-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/349971016
git clone --depth 1 --no-tags https://github.com/rhb418/processor.git f:/verilog_sva_gh_scraper/data/full_repos/352550105
git clone --depth 1 --no-tags https://github.com/Maiux92/Salsa20SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/350385257
git clone --depth 1 --no-tags https://github.com/lsylsyzz/sheng.git f:/verilog_sva_gh_scraper/data/full_repos/351269583
git clone --depth 1 --no-tags https://github.com/juanmelo13/Computer-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/351285194
git clone --depth 1 --no-tags https://github.com/Monchell/vhdl-.git f:/verilog_sva_gh_scraper/data/full_repos/343623412
git clone --depth 1 --no-tags https://github.com/hohaicongthuan/0x55AA.git f:/verilog_sva_gh_scraper/data/full_repos/343692454
git clone --depth 1 --no-tags https://github.com/jiotich/tp01-isl.git f:/verilog_sva_gh_scraper/data/full_repos/349168353
git clone --depth 1 --no-tags https://github.com/abhi5459/Y86-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/348984134
git clone --depth 1 --no-tags https://github.com/mohammaderm/digital-lab.git f:/verilog_sva_gh_scraper/data/full_repos/347435794
git clone --depth 1 --no-tags https://github.com/blerdwor/W21-CSM152A.git f:/verilog_sva_gh_scraper/data/full_repos/352126599
git clone --depth 1 --no-tags https://github.com/Mariam-Zanaty/uart.git f:/verilog_sva_gh_scraper/data/full_repos/347588020
git clone --depth 1 --no-tags https://github.com/maiabdeltwab/MIPS-Project.git f:/verilog_sva_gh_scraper/data/full_repos/347753767
git clone --depth 1 --no-tags https://github.com/Rizzist/VerilogVHDLpractice.git f:/verilog_sva_gh_scraper/data/full_repos/347900871
git clone --depth 1 --no-tags https://github.com/desperandumbellum/MIPT_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/350861281
git clone --depth 1 --no-tags https://github.com/I4N4P/Basys3_screen_controlling_by_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/350851978
git clone --depth 1 --no-tags https://github.com/RezaAbbaszadeh/MIPS-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/350658286
git clone --depth 1 --no-tags https://github.com/mzhong99/FPGA-Mandelbrot-Viewer.git f:/verilog_sva_gh_scraper/data/full_repos/350731083
git clone --depth 1 --no-tags https://github.com/0x444d4d/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/343819138
git clone --depth 1 --no-tags https://github.com/michellenovenda/Logic-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/341578139
git clone --depth 1 --no-tags https://github.com/Arenngor/ECE-2700-Debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/343660011
git clone --depth 1 --no-tags https://github.com/GuhSerafs/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/343564700
git clone --depth 1 --no-tags https://github.com/JIHernandez13/FPGA_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/345495459
git clone --depth 1 --no-tags https://github.com/riyenas0925/Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/345943107
git clone --depth 1 --no-tags https://github.com/edstott/EEE2Rover-dev.git f:/verilog_sva_gh_scraper/data/full_repos/346058356
git clone --depth 1 --no-tags https://github.com/mirunamaria98/RISC_V_Processor_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/346073245
git clone --depth 1 --no-tags https://github.com/developersage/Verilog-simplecounter.git f:/verilog_sva_gh_scraper/data/full_repos/341794300
git clone --depth 1 --no-tags https://github.com/jedbrooke/ChromeDino-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/342061347
git clone --depth 1 --no-tags https://github.com/18521383/CE-DESIGN-3T.git f:/verilog_sva_gh_scraper/data/full_repos/344990425
git clone --depth 1 --no-tags https://github.com/zabbidou/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/345818268
git clone --depth 1 --no-tags https://github.com/shapocunxiaolaodi/High-Speed-Exponent.git f:/verilog_sva_gh_scraper/data/full_repos/345914526
git clone --depth 1 --no-tags https://github.com/mslinklater/nandland.git f:/verilog_sva_gh_scraper/data/full_repos/345753612
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-RockSpartan3000.git f:/verilog_sva_gh_scraper/data/full_repos/346389881
git clone --depth 1 --no-tags https://github.com/mahdibohloul/DigitalSystemsCA.git f:/verilog_sva_gh_scraper/data/full_repos/346992280
git clone --depth 1 --no-tags https://github.com/Tatev2919/CLKx4.git f:/verilog_sva_gh_scraper/data/full_repos/346979870
git clone --depth 1 --no-tags https://github.com/mcdag/ProjetoHardware.git f:/verilog_sva_gh_scraper/data/full_repos/348910099
git clone --depth 1 --no-tags https://github.com/aaku2009/Multicombinational_Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/349359853
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/349912230
git clone --depth 1 --no-tags https://github.com/oliviawu77/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/349937546
git clone --depth 1 --no-tags https://github.com/jackle1/CPU-Design-and-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/349242327
git clone --depth 1 --no-tags https://github.com/afsngr/Very-Simple-CPU-.git f:/verilog_sva_gh_scraper/data/full_repos/349971026
git clone --depth 1 --no-tags https://github.com/turbonoodles/3500lab8.git f:/verilog_sva_gh_scraper/data/full_repos/350098485
git clone --depth 1 --no-tags https://github.com/Speedweener/EE2026-Project.git f:/verilog_sva_gh_scraper/data/full_repos/342130677
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Multiplication-by-repeated-addition.git f:/verilog_sva_gh_scraper/data/full_repos/342513366
git clone --depth 1 --no-tags https://github.com/elbasit/DSD_by_ABC.git f:/verilog_sva_gh_scraper/data/full_repos/342234217
git clone --depth 1 --no-tags https://github.com/sagheer-shah/DSD_spring.git f:/verilog_sva_gh_scraper/data/full_repos/342234731
git clone --depth 1 --no-tags https://github.com/chandlerbing65nm/FPGA-Design-Coursera.git f:/verilog_sva_gh_scraper/data/full_repos/341769104
git clone --depth 1 --no-tags https://github.com/fhideous/MIET_verilog_labs.git f:/verilog_sva_gh_scraper/data/full_repos/343905862
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-jusierraa.git f:/verilog_sva_gh_scraper/data/full_repos/346417372
git clone --depth 1 --no-tags https://github.com/Stonerdk/csed311_lab.git f:/verilog_sva_gh_scraper/data/full_repos/349771044
git clone --depth 1 --no-tags https://github.com/MohammadRostami71/Random-Test-Socket-RTS.git f:/verilog_sva_gh_scraper/data/full_repos/351541231
git clone --depth 1 --no-tags https://github.com/mayankp291/EE2026-Design-Project-2021.git f:/verilog_sva_gh_scraper/data/full_repos/350544348
git clone --depth 1 --no-tags https://github.com/ALAN-Hu-1999/CPEN311.git f:/verilog_sva_gh_scraper/data/full_repos/350577301
git clone --depth 1 --no-tags https://github.com/TeddyJack/ast_bos_reliability.git f:/verilog_sva_gh_scraper/data/full_repos/351461242
git clone --depth 1 --no-tags https://github.com/Khaliddxx/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/347765360
git clone --depth 1 --no-tags https://github.com/ChienLing/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/345348797
git clone --depth 1 --no-tags https://github.com/HumanBeingXenon/function-generator.git f:/verilog_sva_gh_scraper/data/full_repos/345135267
git clone --depth 1 --no-tags https://github.com/VikramT19/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/345849590
git clone --depth 1 --no-tags https://github.com/antorsae/Template_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/346127243
git clone --depth 1 --no-tags https://github.com/JaxonCoward/UT_460M_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/346182785
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-sebrodriguezmor.git f:/verilog_sva_gh_scraper/data/full_repos/346388985
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-rdramosip.git f:/verilog_sva_gh_scraper/data/full_repos/346417068
git clone --depth 1 --no-tags https://github.com/pvelb/ClockProject.git f:/verilog_sva_gh_scraper/data/full_repos/348057984
git clone --depth 1 --no-tags https://github.com/AhmetSelimPehlivan/AES-Encryption-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/348326060
git clone --depth 1 --no-tags https://github.com/turbonoodles/3500lab7.git f:/verilog_sva_gh_scraper/data/full_repos/348444727
git clone --depth 1 --no-tags https://github.com/Raitis3000/various_verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/347441628
git clone --depth 1 --no-tags https://github.com/kartikeyrai-me/32-bit-RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/347260860
git clone --depth 1 --no-tags https://github.com/carmaking/SoC-design.git f:/verilog_sva_gh_scraper/data/full_repos/347406192
git clone --depth 1 --no-tags https://github.com/snapdensing/CoE113.git f:/verilog_sva_gh_scraper/data/full_repos/347922371
git clone --depth 1 --no-tags https://github.com/ng-andre/EE2026-Project.git f:/verilog_sva_gh_scraper/data/full_repos/348004924
git clone --depth 1 --no-tags https://github.com/Gazda9451/Digital-Multipler-.git f:/verilog_sva_gh_scraper/data/full_repos/342341663
git clone --depth 1 --no-tags https://github.com/phucleminh/PPT.git f:/verilog_sva_gh_scraper/data/full_repos/343690185
git clone --depth 1 --no-tags https://github.com/ungurasu/exercitii_verilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/343753437
git clone --depth 1 --no-tags https://github.com/Q-b1t/Tareas-Leonel.git f:/verilog_sva_gh_scraper/data/full_repos/343647019
git clone --depth 1 --no-tags https://github.com/amaltaha67/Lock-System-Project.git f:/verilog_sva_gh_scraper/data/full_repos/341901031
git clone --depth 1 --no-tags https://github.com/jacobmjohnson1999/JacobJohnsonProjects.git f:/verilog_sva_gh_scraper/data/full_repos/344581705
git clone --depth 1 --no-tags https://github.com/evgeniyBolnov/sort_test_task.git f:/verilog_sva_gh_scraper/data/full_repos/344700646
git clone --depth 1 --no-tags https://github.com/MikeCovrado/z2a_project.git f:/verilog_sva_gh_scraper/data/full_repos/344659437
git clone --depth 1 --no-tags https://github.com/davidetiddia/ISA_lab3_base_core.git f:/verilog_sva_gh_scraper/data/full_repos/344532034
git clone --depth 1 --no-tags https://github.com/Zachattack98/CS168-Verilog-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/345387331
git clone --depth 1 --no-tags https://github.com/zhitai-yu/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/349749441
git clone --depth 1 --no-tags https://github.com/xscomeon/8-Bit-RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/350367617
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo14.git f:/verilog_sva_gh_scraper/data/full_repos/349065205
git clone --depth 1 --no-tags https://github.com/alien18331/VSD.git f:/verilog_sva_gh_scraper/data/full_repos/349083385
git clone --depth 1 --no-tags https://github.com/isu92neth/Building-a-Simple-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/349411713
git clone --depth 1 --no-tags https://github.com/sbaby171/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/349836362
git clone --depth 1 --no-tags https://github.com/andrsonin/FPGA_lib.git f:/verilog_sva_gh_scraper/data/full_repos/349836454
git clone --depth 1 --no-tags https://github.com/SengerM/PSITestSetupFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/349827947
git clone --depth 1 --no-tags https://github.com/jreindel/VerilogScripts.git f:/verilog_sva_gh_scraper/data/full_repos/352703764
git clone --depth 1 --no-tags https://github.com/Smile834/full-five-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/350628040
git clone --depth 1 --no-tags https://github.com/NotEnterprising/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/350180899
git clone --depth 1 --no-tags https://github.com/siajessica/CA.git f:/verilog_sva_gh_scraper/data/full_repos/350193866
git clone --depth 1 --no-tags https://github.com/pandey-99/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/351143548
git clone --depth 1 --no-tags https://github.com/grawknuggle/SIMPS-10M04.git f:/verilog_sva_gh_scraper/data/full_repos/350917457
git clone --depth 1 --no-tags https://github.com/Kyle-Kirsten/mips.git f:/verilog_sva_gh_scraper/data/full_repos/343631855
git clone --depth 1 --no-tags https://github.com/choisium/CSED311.git f:/verilog_sva_gh_scraper/data/full_repos/341800219
git clone --depth 1 --no-tags https://github.com/Luke-Jacobs/SOC-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/348846080
git clone --depth 1 --no-tags https://github.com/EngincanVaran/CS303-Logic-and-Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/345971126
git clone --depth 1 --no-tags https://github.com/OllyKao/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/349133562
