wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 0
wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
4294312851 4
wb_stage 
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 12, rd: 7, imm: 4294967295
addi  instr correctly recognised
print6 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
40094307 8
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 6
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
7537331 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
4294967295 7 
ex_stage id_stage
does not fetch from prev latch
print0 7
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 60
wb_stage 
mem_stage 
no mem op
4294967295 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
64
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 0
wb_stage 
mem_stage 
no mem op
64 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
4294312851 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 12, rd: 7, imm: 4294967295
addi  instr correctly recognised
print6 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
40094307 8
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 6
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
7537331 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
4294967295 7 
ex_stage id_stage
does not fetch from prev latch
print0 7
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 60
wb_stage 
mem_stage 
no mem op
4294967295 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
64
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 0
wb_stage 
mem_stage 
no mem op
64 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
4294312851 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 12, rd: 7, imm: 4294967295
addi  instr correctly recognised
print6 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
40094307 8
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 6
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
7537331 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
4294967295 7 
ex_stage id_stage
does not fetch from prev latch
print0 7
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 60
wb_stage 
mem_stage 
no mem op
4294967295 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
64
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 0
wb_stage 
mem_stage 
no mem op
64 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
4294312851 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 12, rd: 7, imm: 4294967295
addi  instr correctly recognised
print6 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
40094307 8
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 6
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
7537331 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
4294967295 7 
ex_stage id_stage
does not fetch from prev latch
print0 7
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 60
wb_stage 
mem_stage 
no mem op
4294967295 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
64
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 0
wb_stage 
mem_stage 
no mem op
64 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
4294312851 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 12, rd: 7, imm: 4294967295
addi  instr correctly recognised
print6 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
40094307 8
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 6
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
7537331 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
4294967295 7 
ex_stage id_stage
does not fetch from prev latch
print0 7
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 60
wb_stage 
mem_stage 
no mem op
4294967295 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
64
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 0
wb_stage 
mem_stage 
no mem op
64 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
4294312851 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 12, rd: 7, imm: 4294967295
addi  instr correctly recognised
print6 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
40094307 8
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
print7 6
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
7537331 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
4294967295 7 
ex_stage id_stage
does not fetch from prev latch
print0 7
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
should not got hereeeee
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
4294967295
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 60
wb_stage 
mem_stage 
no mem op
4294967295 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
64
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
787 0
wb_stage 
mem_stage 
no mem op
64 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
I-type instruction recognized
ADDI instruction recognized
ADDI rs1: 0, rd: 6, imm: 0
addi  instr correctly recognised
print0 0
no stalling
helloooooo ID no stall toh true h
go hereeeeee
if_stage latch is empty and free
inst.fetch occurs
4294312851 4

Final state of registers:
x 0:        0	x 1:        0	x 2:        0	x 3:        0
x 4:        0	x 5:        0	x 6:        0	x 7:       -1
x 8:        0	x 9:        0	x10:        0	x11:        0
x12:        0	x13:        0	x14:        0	x15:        0
x16:        0	x17:        0	x18:        0	x19:        0
x20:        0	x21:        0	x22:        0	x23:        0
x24:        0	x25:        0	x26:        0	x27:        0
x28:        0	x29:        0	x30:        0	x31:        0
addi x6 x0 0        |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |
addi x7 x12 -1      |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |
blt x7 x6 52        |    |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |
add x5 x6 x7        |    |    |    |IF  |-   |-   |    |    |    |    |    |IF  |-   |-   |    |    |    |    |    |IF  |-   |-   |    |    |    |    |    |IF  |-   |-   |    |    |    |    |    |IF  |-   |-   |    |    |    |    |    |IF  |-   |-   |    |    |    |    |
srai x5 x5 1        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
slli x29 x5 2       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
add x29 x10 x29     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
lw x29 0 x29        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
bge x29 x11 12      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
addi x6 x5 1        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
jal x0 -32          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
bge x11 x29 12      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
addi x7 x5 -1       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
jal x0 -44          |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
addi x10 x5 0       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
jalr x0 x1 0        |    |    |    |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |
