
---------- Begin Simulation Statistics ----------
final_tick                               346943407142000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               17113210                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                 31675090                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.44                       # Real time elapsed on the host
host_tick_rate                            17934105698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7458910                       # Number of instructions simulated
sim_ops                                      13808573                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007819                       # Number of seconds simulated
sim_ticks                                  7818568000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   1812267226500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                46000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              119000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              157000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               23000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   65                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  65                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  27                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 27                       # Transaction distribution
system.iobus.trans_dist::MessageReq                23                       # Transaction distribution
system.iobus.trans_dist::MessageResp               23                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55246.12                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29397.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        85.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples       140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    105381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     19164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10647.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1013.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         7.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.43                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107826395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107826395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        93112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker       155527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107826395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     18853325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126928358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        93112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker       155527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107826395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31181797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139256831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     12328472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12328472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        15039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    530.941685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   328.831814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.723085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3701     24.61%     24.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1712     11.38%     35.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1271      8.45%     44.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          962      6.40%     50.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          788      5.24%     56.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          657      4.37%     60.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          751      4.99%     65.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          533      3.54%     68.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4664     31.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15039                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                7925696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  992398                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  257088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   59584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                96391                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       843048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        843048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       843048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       147406                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             992398                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        96391                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           96391                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           91                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker          152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       105381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        22232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     46733.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     38238.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28429.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28541.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker         1120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       843048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       120494                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 86972.448151630844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 143248.738132097846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107826394.807847172022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15411262.011150890961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      4252750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker      5812250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   2995925750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    634545250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        13667                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15689904.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         6055                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 774438.490526654059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 214433926250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 12736                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           58                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              263278                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                880                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           58                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker          152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       105381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        22232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              127856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        13667                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13667                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              5460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               20                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008248307750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           58                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2131.103448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1028.024295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6362.068167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           51     87.93%     87.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      6.90%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      1.72%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      1.72%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      1.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            58                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  123837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    127856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   941                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   177                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  5700                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                121038                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      127856                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.03                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   109017                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   4017                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  619195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    7818596000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3640536000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1318554750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           58                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.051724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.047477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.393919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               57     98.28%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            58                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    13667                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  319                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  170                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 2423                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                10755                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      13667                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                76.80                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     715                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            966939450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 61011300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2549200170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            607.842715                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      6594000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     261040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF       156000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     75346750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1890819500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5584642500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             14728800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 32416890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        28954560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               475916700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         617098560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     2458560.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4752459600                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5659839750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                3335580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            835244940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 46495680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2395268820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            589.439639                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     17022000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     258700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     66723750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    604435000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1624076250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5247876750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             26428800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 24690270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       232294080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               409136280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         611566800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         25582680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4608573900                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5919005250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1524240                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       210762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       210762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side         3800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        71798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        75802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port          304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total          304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 287096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       843048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       843048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        15200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       243797                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       259129                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1104213                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3400000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           155190500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              23000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          239749250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           68449750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             379750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             232250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            143548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  143548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              143548                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              128296                       # Transaction distribution
system.membus.trans_dist::ReadResp             128296                       # Transaction distribution
system.membus.trans_dist::WriteReq              15204                       # Transaction distribution
system.membus.trans_dist::WriteResp             15204                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                25                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               25                       # Transaction distribution
system.membus.trans_dist::MessageReq               23                       # Transaction distribution
system.membus.trans_dist::MessageResp              23                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     18193                       # Number of branches fetched
system.switch_cpus.committedInsts               81493                       # Number of instructions committed
system.switch_cpus.committedOps                160934                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               22653                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    20                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               15180                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 346943407142000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              105419                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    38                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 15637772                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           15637772                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        79225                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        49694                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        11395                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           3536                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  3536                       # number of float instructions
system.switch_cpus.num_fp_register_reads         4016                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         2403                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                5552                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        159196                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               159196                       # number of integer instructions
system.switch_cpus.num_int_register_reads       314883                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       125029                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               22702                       # Number of load instructions
system.switch_cpus.num_mem_refs                 37905                       # number of memory refs
system.switch_cpus.num_store_insts              15203                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           558      0.35%      0.35% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            120792     75.05%     75.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult               74      0.05%     75.45% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                21      0.01%     75.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     75.46% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     75.46% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     75.46% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     75.46% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     75.46% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     75.46% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     75.46% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     75.46% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     75.46% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     75.46% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.02%     75.48% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     75.48% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     75.49% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             641      0.40%     75.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     75.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     75.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     75.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     75.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     75.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     75.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     75.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     75.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          602      0.37%     76.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          300      0.19%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus.op_class::MemRead            21886     13.60%     90.05% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           14086      8.75%     98.80% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          816      0.51%     99.31% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         1117      0.69%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             160941                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 649057878000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               346951122685000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               17727773                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                 32834979                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.43                       # Real time elapsed on the host
host_tick_rate                            18136912368                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7540217                       # Number of instructions simulated
sim_ops                                      13967675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007716                       # Number of seconds simulated
sim_ticks                                  7715543000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF     7715543000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                46000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              119000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              157000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               23000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   65                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  65                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  27                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 27                       # Transaction distribution
system.iobus.trans_dist::MessageReq                23                       # Transaction distribution
system.iobus.trans_dist::MessageResp               23                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54932.49                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29070.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    104823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     18353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10320.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1016.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         5.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    108687619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        108687619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    108687619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     18741908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127429528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    108687619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30225222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138912841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11483314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11483314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        13961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    564.764129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   368.019197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.559690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3008     21.55%     21.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1211      8.67%     30.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          959      6.87%     37.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1352      9.68%     46.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          972      6.96%     53.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          665      4.76%     58.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          624      4.47%     62.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          579      4.15%     67.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4591     32.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13961                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                7841792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  983188                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  318272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   41984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                88600                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       838584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        838584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       838584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       144604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             983188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data        88600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           88600                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       104823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        22678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28344.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26051.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       838584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       115199                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108687619.264126971364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 14930770.264646312222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   2971135500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    590789250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        12954                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15068746.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         4057                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 525821.708206408774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 195200540750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 12306                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           41                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              259944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                615                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           41                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       104823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        22678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              127501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        12954                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12954                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.007022088500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2997.609756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    993.280225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9036.534629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           36     87.80%     87.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      4.88%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      2.44%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      2.44%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      2.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            41                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  122527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    127501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   769                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   164                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  7613                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                118955                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      127501                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.75                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   108741                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   4973                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  612640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    7715543000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3561924750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1264524750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            41                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    12954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  250                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  155                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 3088                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 9461                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      12954                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                75.00                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     486                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            767564280                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 46767000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2640490800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            589.661557                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      6210000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     257660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      5514000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    198744000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1455826250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5791588750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             14364960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 24864840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        76344960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               365725080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         609108240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          1875540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4549559100                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5995541250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2453400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            996082410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 52885980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2293384740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            607.139935                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     15684000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     257140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     16610500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    412653250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1984081750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5029373500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             27688800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 28117155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       158438400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               509124840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         607878960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          9624600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4684414275                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5458607000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 970920                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       209646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       209646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side         5200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        71264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        76668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 286360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       838584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       838584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       233204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       254136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1092812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4600000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           153409500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              23000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          238423500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           69741750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            143180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  143180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              143180                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              128166                       # Transaction distribution
system.membus.trans_dist::ReadResp             128166                       # Transaction distribution
system.membus.trans_dist::WriteReq              14991                       # Transaction distribution
system.membus.trans_dist::WriteResp             14991                       # Transaction distribution
system.membus.trans_dist::MessageReq               23                       # Transaction distribution
system.membus.trans_dist::MessageResp              23                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     18719                       # Number of branches fetched
system.switch_cpus.committedInsts               81307                       # Number of instructions committed
system.switch_cpus.committedOps                159102                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               23279                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               14964                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7715543000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              104823                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 15431086                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           15431086                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        81084                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        46144                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        11729                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           4543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  4543                       # number of float instructions
system.switch_cpus.num_fp_register_reads         5427                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         3210                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                5962                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        156581                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               156581                       # number of integer instructions
system.switch_cpus.num_int_register_reads       309272                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       121314                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               23343                       # Number of load instructions
system.switch_cpus.num_mem_refs                 38334                       # number of memory refs
system.switch_cpus.num_store_insts              14991                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           928      0.58%      0.58% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            117580     73.90%     74.49% # Class of executed instruction
system.switch_cpus.op_class::IntMult               50      0.03%     74.52% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.01%     74.53% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     74.53% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.02%     74.54% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     74.54% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     74.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             842      0.53%     75.09% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     75.09% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     75.09% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     75.09% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     75.09% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     75.09% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          804      0.51%     75.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          500      0.31%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     75.91% # Class of executed instruction
system.switch_cpus.op_class::MemRead            22325     14.03%     89.94% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           13674      8.59%     98.53% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         1018      0.64%     99.17% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         1317      0.83%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             159102                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON   7715543000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               346961246232000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               13719942                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                 25424319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.56                       # Real time elapsed on the host
host_tick_rate                            18163498918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7645927                       # Number of instructions simulated
sim_ops                                      14170015                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010124                       # Number of seconds simulated
sim_ticks                                 10123547000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    10123547000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                46000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              119000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              157000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               23000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   65                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  65                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  27                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 27                       # Transaction distribution
system.iobus.trans_dist::MessageReq                23                       # Transaction distribution
system.iobus.trans_dist::MessageResp               23                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54747.03                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29068.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    135341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     25576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10318.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1014.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106951447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106951447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106951447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19689838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126641285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106951447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31584286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138535733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11894448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11894448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        18171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    566.796764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   371.646454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.448370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3888     21.40%     21.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1390      7.65%     29.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1127      6.20%     35.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2222     12.23%     47.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1269      6.98%     54.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          666      3.67%     58.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          773      4.25%     62.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          960      5.28%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5876     32.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18171                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               10267456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1282059                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  423744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   30720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               120414                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1082728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1082728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1082728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       199331                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1282059                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       120414                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          120414                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       135341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        31709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28309.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26236.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1082728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       160279                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106951446.958264723420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15832296.723668098450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   3831452250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    831938500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        17865                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14224188.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         2981                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 294462.010202550562                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 254115123750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 17377                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           30                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              341287                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                450                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           30                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       135341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        31709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              167050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        17865                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17865                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            46548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.012874347750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5335.166667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1499.337252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13161.134785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           23     76.67%     76.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3     10.00%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      3.33%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            1      3.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      3.33%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      3.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            30                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  160428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    167050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   666                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   141                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 12208                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                154035                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      167050                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.75                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   142376                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   6621                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  802145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   10123547000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              4663390750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1655347000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               30    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            30                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    17865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  220                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  137                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 5036                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                12472                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      17865                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.39                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     363                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            934065270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 55899060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3568344780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            585.518754                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      6894000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     338000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    203595000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1749353250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7825704750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             17705760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 29707260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        78233280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               442508640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         799032000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5927526630                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           8028994250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2030580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1367610690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 73834740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2927362110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            611.079858                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     22025500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     337220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     21654500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    588095750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2734656250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   6419895000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             36254880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 39251685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       225835680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               702954420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         797188080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         15273120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             6186295665                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           7029615000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 475020                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       270682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       270682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side         8000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        99148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       107352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 378080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      1082728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1082728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       319745                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       351877                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1434697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7000000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               20000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           202780500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              23000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          307917750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy           97873500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            189040                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  189040    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              189040                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              168115                       # Transaction distribution
system.membus.trans_dist::ReadResp             168115                       # Transaction distribution
system.membus.trans_dist::WriteReq              20902                       # Transaction distribution
system.membus.trans_dist::WriteResp             20902                       # Transaction distribution
system.membus.trans_dist::MessageReq               23                       # Transaction distribution
system.membus.trans_dist::MessageResp              23                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     23661                       # Number of branches fetched
system.switch_cpus.committedInsts              105710                       # Number of instructions committed
system.switch_cpus.committedOps                202340                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               32710                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               20875                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  10123547000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              135341                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 20247094                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           20247094                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       101981                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        58264                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        14097                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           6543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  6543                       # number of float instructions
system.switch_cpus.num_fp_register_reads         8227                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         4810                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                8192                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        199750                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               199750                       # number of integer instructions
system.switch_cpus.num_int_register_reads       397645                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       152804                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               32774                       # Number of load instructions
system.switch_cpus.num_mem_refs                 53676                       # number of memory refs
system.switch_cpus.num_store_insts              20902                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           202      0.10%      0.10% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            145008     71.67%     71.77% # Class of executed instruction
system.switch_cpus.op_class::IntMult               44      0.02%     71.79% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.01%     71.79% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.01%     71.81% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.81% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     71.82% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1242      0.61%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.43% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         1204      0.60%     73.03% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv          900      0.44%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus.op_class::MemRead            31356     15.50%     88.97% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           19185      9.48%     98.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         1418      0.70%     99.15% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         1717      0.85%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             202340                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  10123547000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               346976570062000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9285207                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                 17225323                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.84                       # Real time elapsed on the host
host_tick_rate                            18222126929                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7807699                       # Number of instructions simulated
sim_ops                                      14485308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015324                       # Number of seconds simulated
sim_ticks                                 15323830000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    15323830000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                46000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              119000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              157000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               23000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   65                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  65                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  27                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 27                       # Transaction distribution
system.iobus.trans_dist::MessageReq                23                       # Transaction distribution
system.iobus.trans_dist::MessageResp               23                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54820.38                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29055.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    206783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     37345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10305.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1016.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.65                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107953690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107953690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107953690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19035972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126989663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107953690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30201001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138154691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11165029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11165029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        27230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    573.818876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   382.233100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.829273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5711     20.97%     20.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1658      6.09%     27.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1648      6.05%     33.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3611     13.26%     46.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2028      7.45%     53.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1110      4.08%     57.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1329      4.88%     62.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1394      5.12%     67.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8741     32.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27230                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               15584064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1945968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  657152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   40960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               171091                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1654264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1654264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1654264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       291704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1945968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       171091                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          171091                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       206783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        46986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28292.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26065.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1654264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       233036                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107953690.428567796946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15207425.297722566873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   5850424250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1224704000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        25759                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15925008.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         4088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 266774.037561105797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 410212303500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 25132                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           40                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              516627                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                600                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           40                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       206783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        46986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              253769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        25759                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25759                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             57078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            79355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.016980631250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6107.850000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1481.093121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15996.261189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           31     77.50%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4     10.00%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      2.50%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      2.50%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            3      7.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  243500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    253769                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   693                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   156                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 19599                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                233321                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      253769                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.87                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   216404                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  10268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1217505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   15323830000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              7075128250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2509484500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               40    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    25759                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  243                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  152                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 8092                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                17272                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      25759                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                80.70                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     506                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1443984420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 82759740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5397823620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            587.062375                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     10398000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     511680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    250986000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2712513500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11838252500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             26393760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 43980255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        96434400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               692315820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1209611520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             8996044035                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          12088648750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2740500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2042927310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                111669600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4202305620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            606.837898                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     40824000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     504920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    181804250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1301195250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4079796750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9215289750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             55478880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 59357595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       499658880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1046281320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1193630880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         86868120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9299080785                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          10698259000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 600300                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       413566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       413566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        12200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       145490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       157898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 571510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      1654264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1654264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        48800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       462795                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       511735                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2166091                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10600000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               24000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           305287500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              23000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          470367750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          144507000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            285755                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  285755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              285755                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              255434                       # Transaction distribution
system.membus.trans_dist::ReadResp             255434                       # Transaction distribution
system.membus.trans_dist::WriteReq              30298                       # Transaction distribution
system.membus.trans_dist::WriteResp             30298                       # Transaction distribution
system.membus.trans_dist::MessageReq               23                       # Transaction distribution
system.membus.trans_dist::MessageResp              23                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     38129                       # Number of branches fetched
system.switch_cpus.committedInsts              161772                       # Number of instructions committed
system.switch_cpus.committedOps                315293                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               48587                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               30271                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  15323830000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              206783                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 30647660                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           30647660                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       172756                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        95562                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        24061                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           9543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  9543                       # number of float instructions
system.switch_cpus.num_fp_register_reads        12427                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         7210                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               12038                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        310755                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               310755                       # number of integer instructions
system.switch_cpus.num_int_register_reads       605867                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       238813                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               48651                       # Number of load instructions
system.switch_cpus.num_mem_refs                 78949                       # number of memory refs
system.switch_cpus.num_store_insts              30298                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           950      0.30%      0.30% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            230106     72.98%     73.28% # Class of executed instruction
system.switch_cpus.op_class::IntMult               78      0.02%     73.31% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     73.31% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.01%     73.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     73.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.01%     73.33% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            1842      0.58%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         1804      0.57%     74.48% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         1500      0.48%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.96% # Class of executed instruction
system.switch_cpus.op_class::MemRead            46633     14.79%     89.75% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           27981      8.87%     98.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         2018      0.64%     99.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         2317      0.73%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             315293                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  15323830000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               346997966545000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                6859445                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                 12741657                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.17                       # Real time elapsed on the host
host_tick_rate                            18276397951                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8029923                       # Number of instructions simulated
sim_ops                                      14916651                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021396                       # Number of seconds simulated
sim_ticks                                 21396483000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    21396483000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55059.86                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29203.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    286407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     53957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10453.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1016.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      28.18                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107085636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107085636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107085636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19085800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126171437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107085636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30058164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137143801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     10972364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10972364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        38163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    570.730813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   377.621944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.230851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8394     22.00%     22.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2041      5.35%     27.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2059      5.40%     32.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5302     13.89%     46.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3009      7.88%     54.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1537      4.03%     58.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1588      4.16%     62.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2117      5.55%     68.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12116     31.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38163                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               21741504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2699625                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  841280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   40960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               234770                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      2291256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2291256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      2291256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       408369                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2699625                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       234770                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          234770                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       286407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        66449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28333.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27172.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      2291256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       328887                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107085636.457169145346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15371077.573823697865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   8115012750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1805589750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        35748                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16773606.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         4161                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 194471.212862412940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 599622891250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 35095                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           40                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              720595                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                601                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           40                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       286407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        66449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              352856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        35748                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              35748                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             76142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           122849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            71781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.029228368500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8472.350000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1758.208106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  18817.945256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           29     72.50%     72.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4     10.00%     82.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      2.50%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      2.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      2.50%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            4     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  339710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    352856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   714                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   166                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 29307                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                322669                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      352856                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.81                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   301690                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  13145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1698555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   21396483000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              9920602500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   3551021250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               40    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    35748                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  250                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  162                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                12123                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                23213                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      35748                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                76.11                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     497                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1959642330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                111883800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      7596416790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            585.346406                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     15822000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     714480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF        15000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    342900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3662960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  16660306000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             37226400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 59475240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       131715360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               935461380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1689030720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     614640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            12524354430                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          17002915500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2777040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2905068270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                160607160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6189926400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            611.120095                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     36978000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     710060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    117435250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1153119000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5805158000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  13573732750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             68860320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 85353345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       442845120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1490075160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1678581840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         53351400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            13075820715                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          14844256750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 563760                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       572814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       572814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        17800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       204394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       222412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 795274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      2291256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      2291256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side        71200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           52                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       643139                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       714487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3005839                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15400000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               26000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           424352500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          651550250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          204489250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            397637                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  397637    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              397637                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              355324                       # Transaction distribution
system.membus.trans_dist::ReadResp             355324                       # Transaction distribution
system.membus.trans_dist::WriteReq              42289                       # Transaction distribution
system.membus.trans_dist::WriteResp             42289                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     52003                       # Number of branches fetched
system.switch_cpus.committedInsts              222224                       # Number of instructions committed
system.switch_cpus.committedOps                431343                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               68850                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               42261                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  21396483000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              286407                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 42792966                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           42792966                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       236000                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       130022                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        32156                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          13543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 13543                       # number of float instructions
system.switch_cpus.num_fp_register_reads        18027                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        10410                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               16982                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        423773                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               423773                       # number of integer instructions
system.switch_cpus.num_int_register_reads       829418                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       324401                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               68917                       # Number of load instructions
system.switch_cpus.num_mem_refs                111206                       # number of memory refs
system.switch_cpus.num_store_insts              42289                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1674      0.39%      0.39% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            310757     72.04%     72.43% # Class of executed instruction
system.switch_cpus.op_class::IntMult               96      0.02%     72.45% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.01%     72.46% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     72.46% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     72.47% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            2642      0.61%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     73.08% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         2604      0.60%     73.69% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         2300      0.53%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     74.22% # Class of executed instruction
system.switch_cpus.op_class::MemRead            66099     15.32%     89.54% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           39172      9.08%     98.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         2818      0.65%     99.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         3117      0.72%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             431343                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  21396483000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347028001705000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5074726                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                  9442948                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.64                       # Real time elapsed on the host
host_tick_rate                            18272826611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8340858                       # Number of instructions simulated
sim_ops                                      15521227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030035                       # Number of seconds simulated
sim_ticks                                 30035160000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    30035160000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54735.37                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29140.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    401139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     75809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10390.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1014.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      28.91                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106845177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106845177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106845177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19607087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126452265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106845177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30712305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137557483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11105218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11105218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        54324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    561.902658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   374.067352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.154749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11583     21.32%     21.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3095      5.70%     27.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3454      6.36%     33.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8438     15.53%     48.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3861      7.11%     56.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2099      3.86%     59.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2136      3.93%     63.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2912      5.36%     69.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16746     30.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        54324                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               30464064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3798014                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 1379200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   60608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               333547                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      3209112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3209112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      3209112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       588902                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3798014                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       333547                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          333547                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       401139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        96412                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28384.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25773.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      3209112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       455658                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106845177.452026218176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15170819.799195341766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  11386133000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2484848750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        51183                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16942666.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         6186                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 205958.616501460288                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 867176483500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 50236                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           59                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1010757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                889                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           59                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       401139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        96412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              497551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        51183                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51183                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              5683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             97077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           188242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            98863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.016274748500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           59                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8068.661017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1492.261503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  18917.664689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           47     79.66%     79.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      5.08%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      1.69%     86.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      1.69%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      1.69%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            6     10.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            59                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  476000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    497551                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   755                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   188                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 43995                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                452613                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      497551                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.63                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   421890                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  21550                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 2380005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   30035160000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             13870981750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   4945963000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           59                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.050847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.046671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.390567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               58     98.31%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            59                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    51183                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  283                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  184                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                18208                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                32508                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      51183                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                77.51                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     734                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           2608782270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                152546100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     10638738780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            581.544132                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     24798000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1002820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF       551750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    841962000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4833372750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  23331655500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             53836320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 81080175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       323307360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1230243420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2370666480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     3105300.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            17466771045                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          24173863750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                4066380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4225856880                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                235327260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      8469593520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            612.873261                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     63006000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     988780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    394861000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1537597750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    8477265500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  18573649750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            100135200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                125079405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       590449920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2168403720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2337475920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        154096380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            18407746455                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          20506078250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 876960                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       802278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       802278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        26200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       295190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       321614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1123940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      3209112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      3209112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       104800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       922449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      1027409                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4236617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            22600000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               32000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           599917500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          912710000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          295787250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            561970                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  561970    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              561970                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              501219                       # Transaction distribution
system.membus.trans_dist::ReadResp             501219                       # Transaction distribution
system.membus.trans_dist::WriteReq              60727                       # Transaction distribution
system.membus.trans_dist::WriteResp             60727                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     72908                       # Number of branches fetched
system.switch_cpus.committedInsts              310935                       # Number of instructions committed
system.switch_cpus.committedOps                604576                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              100013                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               60699                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  30035160000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              401139                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 60070320                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           60070320                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       331830                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       182545                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        44208                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          19543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 19543                       # number of float instructions
system.switch_cpus.num_fp_register_reads        26427                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        15210                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               24548                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        595233                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               595233                       # number of integer instructions
system.switch_cpus.num_int_register_reads      1169756                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       454221                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              100080                       # Number of load instructions
system.switch_cpus.num_mem_refs                160807                       # number of memory refs
system.switch_cpus.num_store_insts              60727                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1047      0.17%      0.17% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            431365     71.35%     71.52% # Class of executed instruction
system.switch_cpus.op_class::IntMult              147      0.02%     71.55% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.55% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            3842      0.64%     72.19% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.19% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.19% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.19% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.19% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.19% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     72.19% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.19% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.19% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         3804      0.63%     72.82% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         3500      0.58%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.40% # Class of executed instruction
system.switch_cpus.op_class::MemRead            96062     15.89%     89.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           56410      9.33%     98.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         4018      0.66%     99.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         4317      0.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             604576                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  30035160000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347071016826000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3733142                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                  6961863                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.35                       # Real time elapsed on the host
host_tick_rate                            18273465460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8787387                       # Number of instructions simulated
sim_ops                                      16387833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043015                       # Number of seconds simulated
sim_ticks                                 43015121000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    43015121000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54333.91                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29036.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    577218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    104666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10286.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1012.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      29.71                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107351645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107351645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107351645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19853437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127205826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107351645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30967552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138319941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11114115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11114115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        78158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    558.376622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   372.716761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.515314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16650     21.30%     21.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4093      5.24%     26.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5352      6.85%     33.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12642     16.17%     49.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5924      7.58%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2360      3.02%     60.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3115      3.99%     64.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4268      5.46%     69.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23754     30.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        78158                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               43559552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 5471774                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 2382016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   81344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               478075                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      4617744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4617744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      4617744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       853998                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5471774                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       478075                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          478075                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       577218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       140615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     38500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28319.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24292.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      4617744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       650670                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 743.924444615650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107351645.018039107323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15126541.199314538389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       154000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  16346358250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3415940250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        73844                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  17282148.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data         8357                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 194280.518239155936                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 1276182965000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 72574                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1445899                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1195                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       577218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       140615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              717837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        73844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73844                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              8062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           286049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           139096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015973438500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8725.846154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1572.476372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19416.242088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           60     76.92%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      5.13%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            3      3.85%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            1      1.28%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            1      1.28%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            2      2.56%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            7      8.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  680617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    717837                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   811                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   208                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 65999                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                650819                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      717837                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.55                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   602720                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  37219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3403090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   43015121000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             19762452500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   7000865000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.294872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.265264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.058165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               72     92.31%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      3.85%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.28%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      2.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    73844                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  316                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  204                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                27310                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                46014                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      73844                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                79.61                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    1011                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           3570457770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                211872360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     15344311650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            579.176980                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     35838000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1436240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF        61750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1331711500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6560033250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  33651236500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             77882880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                112609035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       511297440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1681341480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3395271360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     2458560.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            24913367895                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          34982704250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                5423580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6170816010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                346175760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11210855760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            611.961761                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    110466000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1409200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    750990750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3745638000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12412803000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  24586023250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            152760000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                184000575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1438338240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              3178271040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3331348800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        308511840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26323609215                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          29082621750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1211040                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      1154436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      1154436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        38800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       428918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       467948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1622440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      4617744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      4617744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       155200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           76                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      1332073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      1487445                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6105317                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            33400000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               38000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           865525500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1313397750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy          429630750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              10000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            811220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  811220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              811220                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              723305                       # Transaction distribution
system.membus.trans_dist::ReadResp             723305                       # Transaction distribution
system.membus.trans_dist::WriteReq              87891                       # Transaction distribution
system.membus.trans_dist::WriteResp             87891                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    104787                       # Number of branches fetched
system.switch_cpus.committedInsts              446529                       # Number of instructions committed
system.switch_cpus.committedOps                866606                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              146017                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               87863                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  43015121000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              577218                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 86030242                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           86030242                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       477880                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       259580                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        63048                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          28543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 28543                       # number of float instructions
system.switch_cpus.num_fp_register_reads        39027                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        22410                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               35704                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        852889                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               852889                       # number of integer instructions
system.switch_cpus.num_int_register_reads      1681230                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       649337                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              146083                       # Number of load instructions
system.switch_cpus.num_mem_refs                233973                       # number of memory refs
system.switch_cpus.num_store_insts              87890                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1821      0.21%      0.21% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            614004     70.85%     71.06% # Class of executed instruction
system.switch_cpus.op_class::IntMult              198      0.02%     71.08% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.09% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            5642      0.65%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     71.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         5604      0.65%     72.39% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         5300      0.61%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus.op_class::MemRead           140265     16.19%     89.19% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           81773      9.44%     98.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         5818      0.67%     99.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         6117      0.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             866606                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  43015121000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347133760607000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2735890                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                  5115408                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.45                       # Real time elapsed on the host
host_tick_rate                            18201642008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9430741                       # Number of instructions simulated
sim_ops                                      17633452                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062744                       # Number of seconds simulated
sim_ticks                                 62743781000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    62743781000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54531.12                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29182.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    833308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    159648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10432.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1011.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      28.44                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106249000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106249000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106249000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20106200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126355200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106249000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31272884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137521884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11166684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11166684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       114361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    555.699933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   371.996684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.833396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24497     21.42%     21.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5499      4.81%     26.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7419      6.49%     32.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19236     16.82%     49.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9517      8.32%     57.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3760      3.29%     61.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4394      3.84%     64.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5896      5.16%     70.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34143     29.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114361                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               63435200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 7928003                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 3242368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  114880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               700640                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      6666464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6666464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      6666464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1261539                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7928003                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       700640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          700640                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       833308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       208529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28385.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25275.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      6666464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       976556                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106249000.199717000127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15564187.947168819606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  23654001000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5270573500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       108768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  16405364.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        12178                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 194090.949029673560                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 1784378666250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                106987                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          111                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             2106878                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1685                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          111                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst       833308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       208529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1041837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       108768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             108768                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             11634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             81529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            179360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           437998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           201537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.015952756500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8936.477477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2160.795746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  17205.959929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           72     64.86%     64.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            6      5.41%     70.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            7      6.31%     76.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            9      8.11%     84.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.90%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      0.90%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      0.90%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            1      0.90%     88.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            2      1.80%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            2      1.80%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            3      2.70%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            3      2.70%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.90%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            2      1.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  991174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   1041837                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   844                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   236                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 99842                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                940915                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1041837                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.50                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   877176                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  50662                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 4955875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   62743781000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             28924574500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  10340043250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.171171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.149766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              107     96.40%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.90%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.80%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   108768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  360                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  232                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                41398                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                66778                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     108768                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                80.40                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    1432                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           5021657820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                298187820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     22839729000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            577.947606                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     52710000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2095340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF       194750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1343307750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    9160838500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  50091390000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            115474560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                158498175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       515817120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2351323380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4953383760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     614640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36262618005                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          51434587250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                7903080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           9165187890                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                518356860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     16132609680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            612.142742                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    166389000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2040740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1529500500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5144319500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   18482524250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  35380307750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            227258400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                275501820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1975422240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              4725666120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4824309360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        562142520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            38408150160                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          42054097500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                1466820                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      1666616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      1666616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        58400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       634594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       693232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2359896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      6666464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      6666464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       233600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio           92                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      1962179                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      2195967                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8862527                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            50200000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               46000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          1259373500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1896338000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          638129500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1179948                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1179948    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1179948                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             1050105                       # Transaction distribution
system.membus.trans_dist::ReadResp            1050105                       # Transaction distribution
system.membus.trans_dist::WriteReq             129819                       # Transaction distribution
system.membus.trans_dist::WriteResp            129819                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    149442                       # Number of branches fetched
system.switch_cpus.committedInsts              643354                       # Number of instructions committed
system.switch_cpus.committedOps               1245619                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              216730                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              129791                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  62743781000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              833308                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                125487562                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          125487562                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       676745                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       371920                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        87518                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          42543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 42543                       # number of float instructions
system.switch_cpus.num_fp_register_reads        58627                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        33610                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               52982                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       1226909                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              1226909                       # number of integer instructions
system.switch_cpus.num_int_register_reads      2429698                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       931308                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              216797                       # Number of load instructions
system.switch_cpus.num_mem_refs                346616                       # number of memory refs
system.switch_cpus.num_store_insts             129819                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1214      0.10%      0.10% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            872513     70.05%     70.14% # Class of executed instruction
system.switch_cpus.op_class::IntMult              266      0.02%     70.17% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     70.17% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc            8442      0.68%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt         8404      0.67%     71.52% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv         8100      0.65%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::MemRead           208179     16.71%     88.89% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          120902      9.71%     98.59% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         8618      0.69%     99.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite         8917      0.72%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            1245619                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  62743781000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347227063114000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1879003                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                  3526360                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.53                       # Real time elapsed on the host
host_tick_rate                            16864348886                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10395496                       # Number of instructions simulated
sim_ops                                      19509636                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093303                       # Number of seconds simulated
sim_ticks                                 93302507000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF    93302507000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54190.35                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29090.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1247015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    228277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10340.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1009.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.60                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106922315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106922315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106922315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20222983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127145640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106922315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31396638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138319295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11173655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11173655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       170390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    554.138060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   370.827749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.895053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36676     21.52%     21.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7714      4.53%     26.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11507      6.75%     32.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29762     17.47%     50.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14044      8.24%     58.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4783      2.81%     61.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5921      3.47%     64.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8911      5.23%     70.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51072     29.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       170390                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               94210560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                11863007                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 5596928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  208256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1042530                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      9976120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9976120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      9976120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1886855                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11863007                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      1042530                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1042530                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1247015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       312473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     48812.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28383.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23769.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      9976120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1418379                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 342.970419862352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106922314.531162589788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15201938.786060700193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       195250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  35394313250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7427404500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       162263                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15828430.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        22378                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 239843.501739990752                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 2568368588500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                159007                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             3129356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3059                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1247015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       312473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1559492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       162263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             162263                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             17575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            268120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             62325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           666577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           295931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.016369740750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    7287.301980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2244.689502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13501.413922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          114     56.44%     56.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           12      5.94%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           14      6.93%     69.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           26     12.87%     82.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           12      5.94%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.50%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            1      0.50%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            1      0.50%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            2      0.99%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            2      0.99%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            1      0.50%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            2      0.99%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.50%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            3      1.49%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.50%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            2      0.99%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            2      0.99%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            4      1.98%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1472039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   1559492                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                   964                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   300                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                151095                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               1407133                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1559492                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.46                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1302224                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  87452                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 7360200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   93302507000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             42821913000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  15221163000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.108911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.099655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.579947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              195     96.53%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      2.97%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   162263                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  458                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  296                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                62648                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                98861                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     162263                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                82.31                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2680                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           7329860280                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                441723240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     33628138380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            576.372071                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     81264000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3115320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF       802000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3030158000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   13325228000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  73749735000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            173441760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                234762495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1163369280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              3425093700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7364616480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1357980.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            53776959165                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          76780149250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               14480280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13696926150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                774861360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23623114200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            607.594847                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    298404000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2950480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4746294250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5803729250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   27696829250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  51806770250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            349313760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                411867555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2228601600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              7085271900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6974934720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1542413400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            56690122485                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          62356763500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                2505600                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      2494030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      2494030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side        87800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       949472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      1037528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3531614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      9976120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      9976120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       351200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      2929385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      3280809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13257057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            75400000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               64000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          1884018500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2837574750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          953039500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              10750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1765807                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1765807    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1765807                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             1571960                       # Transaction distribution
system.membus.trans_dist::ReadResp            1571960                       # Transaction distribution
system.membus.trans_dist::WriteReq             193823                       # Transaction distribution
system.membus.trans_dist::WriteResp            193823                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    226599                       # Number of branches fetched
system.switch_cpus.committedInsts              964755                       # Number of instructions committed
system.switch_cpus.committedOps               1876184                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              324875                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              193795                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  93302507000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             1247015                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                186605014                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          186605014                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      1034282                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       565853                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       133933                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          63543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 63543                       # number of float instructions
system.switch_cpus.num_fp_register_reads        88027                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        50410                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               79268                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       1850254                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              1850254                       # number of integer instructions
system.switch_cpus.num_int_register_reads      3652504                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      1405402                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              324941                       # Number of load instructions
system.switch_cpus.num_mem_refs                518764                       # number of memory refs
system.switch_cpus.num_store_insts             193823                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           734      0.04%      0.04% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           1318655     70.28%     70.32% # Class of executed instruction
system.switch_cpus.op_class::IntMult              421      0.02%     70.35% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     70.35% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           12642      0.67%     71.02% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     71.02% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     71.02% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     71.02% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     71.02% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     71.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     71.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     71.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     71.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        12604      0.67%     71.69% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        12300      0.66%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus.op_class::MemRead           312123     16.64%     88.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          180706      9.63%     98.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        12818      0.68%     99.30% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        13117      0.70%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            1876184                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON  93302507000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347364830809000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1576906                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                  2971461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.49                       # Real time elapsed on the host
host_tick_rate                            18388660036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11814042                       # Number of instructions simulated
sim_ops                                      22262116                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137768                       # Number of seconds simulated
sim_ticks                                137767695000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   137767695000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              124000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   68                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  68                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  28                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 28                       # Transaction distribution
system.iobus.trans_dist::MessageReq                24                       # Transaction distribution
system.iobus.trans_dist::MessageResp               24                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      54205.11                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29101.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1836516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    342508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10351.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1009.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.69                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106644217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106644217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker          465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106644217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20311649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126956330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker          465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106644217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31521192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138165874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     11209544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11209544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       252206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    552.942785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   370.420840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.121920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        54176     21.48%     21.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11599      4.60%     26.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16948      6.72%     32.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44085     17.48%     50.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21418      8.49%     58.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7222      2.86%     61.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8370      3.32%     64.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13362      5.30%     70.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        75026     29.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       252206                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              139089984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                17490481                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 8161728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  368128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1544313                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     14692128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14692128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     14692128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2798289                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17490481                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      1544313                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1544313                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1836516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       464284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     40562.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28323.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24187.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           56                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     14692128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2112126                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 406.481359799190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106644217.281852617860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 15331068.724057553336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       324500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  52016330250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  11230052500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       240792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  15778930.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        40621                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 294851.416364337085                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 3799440205500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                235042                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          355                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             4620910                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5421                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          355                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1836516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       464284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2300808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       240792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             240792                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             25715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            166942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            382344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1003324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           434742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008076231750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6121.932394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2676.260103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8196.796682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          160     45.07%     45.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           22      6.20%     51.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           19      5.35%     56.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           52     14.65%     71.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239           42     11.83%     83.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           30      8.45%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            8      2.25%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            1      0.28%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.28%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            3      0.85%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            2      0.56%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            3      0.85%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            1      0.28%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            2      0.56%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      0.28%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            1      0.28%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.28%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            3      0.85%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            1      0.28%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 2173280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2300808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1108                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   373                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                226497                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               2072830                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2300808                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.44                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1921971                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 127527                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                10866405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  137767695000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             63246707250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  22497688500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.202817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.186973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              331     93.24%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      6.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   240792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  575                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  369                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                93946                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               145902                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     240792                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.40                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    4853                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          10683736860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                643064100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     50198721810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            576.185441                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    122478000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4600440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF        48500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3580533750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   19375944250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 110088250500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            258816000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                341808060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1374140640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              4974645060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10875440160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     2458560.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            79379740050                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         113668527250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               26460180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          20321156640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1157708160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     34377224400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            601.116255                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    346680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4246580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  10383494250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6173135500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   41228903250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  75388902000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            483043680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                615313710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2370467040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             10542581280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         10038915120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2904152040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            82814400810                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          91945501500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                3565260                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      3673032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      3673032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side       131200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           84                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      1410152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      1541628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5214724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     14692128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     14692128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       524800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      4342602                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      4867666                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19559954                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           112600000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               84000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               48000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          2782392500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              24000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         4179534750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1416785500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy              20500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2607362                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2607362    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2607362                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             2319475                       # Transaction distribution
system.membus.trans_dist::ReadResp            2319475                       # Transaction distribution
system.membus.trans_dist::WriteReq             287862                       # Transaction distribution
system.membus.trans_dist::WriteResp            287862                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                 1                       # Transaction distribution
system.membus.trans_dist::SoftPFResp                1                       # Transaction distribution
system.membus.trans_dist::MessageReq               24                       # Transaction distribution
system.membus.trans_dist::MessageResp              24                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    331452                       # Number of branches fetched
system.switch_cpus.committedInsts             1418546                       # Number of instructions committed
system.switch_cpus.committedOps               2752480                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              482885                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              287836                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 137767695000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             1836516                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                275535390                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          275535390                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      1508851                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       826084                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       193825                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses          94543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                 94543                       # number of float instructions
system.switch_cpus.num_fp_register_reads       131427                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        75210                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              117734                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       2713892                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              2713892                       # number of integer instructions
system.switch_cpus.num_int_register_reads      5372248                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      2058105                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              482952                       # Number of load instructions
system.switch_cpus.num_mem_refs                770815                       # number of memory refs
system.switch_cpus.num_store_insts             287863                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass           992      0.04%      0.04% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           1923868     69.90%     69.93% # Class of executed instruction
system.switch_cpus.op_class::IntMult              596      0.02%     69.95% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     69.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.00%     69.96% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     69.96% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     69.96% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           18842      0.68%     70.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.64% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.64% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.64% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     70.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.64% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        18804      0.68%     71.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        18500      0.67%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     72.00% # Class of executed instruction
system.switch_cpus.op_class::MemRead           463934     16.86%     88.85% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          268546      9.76%     98.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        19018      0.69%     99.30% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        19317      0.70%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            2752481                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 137767695000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347548376027000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1342414                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                  2619627                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.16                       # Real time elapsed on the host
host_tick_rate                            18067887809                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13636990                       # Number of instructions simulated
sim_ops                                      26611798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.183545                       # Number of seconds simulated
sim_ticks                                183545218000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   183545218000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                50000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              171000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               25000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   71                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  71                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  29                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 29                       # Transaction distribution
system.iobus.trans_dist::MessageReq                25                       # Transaction distribution
system.iobus.trans_dist::MessageResp               25                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53755.47                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29228.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   2364790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    511568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10478.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       999.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    125.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.57                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    103071713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103071713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    103071713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     22706890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125778602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    103071713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     35148881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138220594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     12441991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12441991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       351135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    524.263044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   346.139068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.848452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        81389     23.18%     23.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16867      4.80%     27.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24908      7.09%     35.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        65410     18.63%     53.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29101      8.29%     61.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10404      2.96%     64.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12568      3.58%     68.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19845      5.65%     74.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        90643     25.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       351135                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              183449536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                23086061                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                12224192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  636544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2283668                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     18918320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18918320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     18918320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4167741                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23086061                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      2283668                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2283668                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      2364790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       692612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28316.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24279.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     18918320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3144580                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 103071712.824465945363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 17132453.976545441896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  66963726500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16815992500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       357045                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  13626775.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        70601                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 384651.808253593394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 4865371979000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                347086                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          615                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             6136064                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9378                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          615                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst      2364790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       692612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3057402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       357045                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             357045                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             37417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            244512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            202897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            140864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1513250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           644254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.006860929750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4659.570732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2639.423098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3793.688729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            64     10.41%     10.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          145     23.58%     33.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           32      5.20%     39.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           13      2.11%     41.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           15      2.44%     43.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            8      1.30%     45.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            5      0.81%     45.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            7      1.14%     46.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           22      3.58%     50.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           24      3.90%     54.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           12      1.95%     56.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            5      0.81%     57.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           12      1.95%     59.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167           23      3.74%     62.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           43      6.99%     69.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           57      9.27%     79.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           31      5.04%     84.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           32      5.20%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           18      2.93%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           12      1.95%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751           15      2.44%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            5      0.81%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.33%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            3      0.49%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.16%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            2      0.33%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.16%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            3      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            2      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 2866398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   3057402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1266                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   456                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                340389                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               2715291                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     3057402                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 87.80                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2516732                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 191003                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                14331995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  183545218000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             83779719000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  30034737750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.172358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.589995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              565     91.87%     91.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45      7.32%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.65%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   357045                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  708                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  452                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               141256                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               214629                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     357045                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                85.16                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    8481                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          11042091870                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                771576960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     69774740250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            564.877023                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    149954750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6128720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      2514250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5477043250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   18770845500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 153016140250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            321068640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                410099085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2102667360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              4717812120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14488294080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     5260320.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           103680476415                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         158495392250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               46416240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          30284062380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1735505520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     49857862380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            631.596384                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    278082000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6089200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1122907000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5048645500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   61670575500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 109335808000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            623024160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                922458240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1938651840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             15748276740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14394868800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        415635660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           115926496020                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         115507330250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                5501880                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      4729580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      4729580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side       197000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      2099314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      2296622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7026252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     18918320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     18918320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side       788000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      6451409                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      7239725                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26158145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              129000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           169000000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              108000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               50000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          3771492500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              25000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5386003500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer4.occupancy         2112438500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3513126                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3513126    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3513126                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             3085473                       # Transaction distribution
system.membus.trans_dist::ReadResp            3085473                       # Transaction distribution
system.membus.trans_dist::WriteReq             427628                       # Transaction distribution
system.membus.trans_dist::WriteResp            427628                       # Transaction distribution
system.membus.trans_dist::MessageReq               25                       # Transaction distribution
system.membus.trans_dist::MessageResp              25                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    568116                       # Number of branches fetched
system.switch_cpus.committedInsts             1822948                       # Number of instructions committed
system.switch_cpus.committedOps               4349682                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              720613                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              427599                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 183545218000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             2364790                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                367090436                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          367090436                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      2616233                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1285242                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       362966                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         141543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                141543                       # number of float instructions
system.switch_cpus.num_fp_register_reads       197227                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       112810                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              175536                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       4192619                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              4192619                       # number of integer instructions
system.switch_cpus.num_int_register_reads      8221647                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      3239990                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              720683                       # Number of load instructions
system.switch_cpus.num_mem_refs               1148311                       # number of memory refs
system.switch_cpus.num_store_insts             427628                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         99959      2.30%      2.30% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           3016208     69.34%     71.64% # Class of executed instruction
system.switch_cpus.op_class::IntMult              794      0.02%     71.66% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                14      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.66% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           28242      0.65%     72.31% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.31% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.31% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     72.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        28204      0.65%     72.96% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        27900      0.64%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus.op_class::MemRead           692265     15.92%     89.52% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          398911      9.17%     98.69% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        28418      0.65%     99.34% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        28717      0.66%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            4349682                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 183545218000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347821612202000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1057373                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                                  2140451                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.46                       # Real time elapsed on the host
host_tick_rate                            17669231667                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16351070                       # Number of instructions simulated
sim_ops                                      33099797                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.273236                       # Number of seconds simulated
sim_ticks                                273236175000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   273236175000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                52000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              134000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              178000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               26000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                   74                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  74                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  30                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 30                       # Transaction distribution
system.iobus.trans_dist::MessageReq                26                       # Transaction distribution
system.iobus.trans_dist::MessageResp               26                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      53707.65                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29171.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   3519907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    767702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10421.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1000.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    125.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.46                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    103058301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103058301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    103058301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     22769156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125827457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    103058301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     35229468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138287769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     12460312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12460312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       521399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    526.291888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   347.641522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.849634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121426     23.29%     23.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22913      4.39%     27.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36757      7.05%     34.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        97088     18.62%     53.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        44079      8.45%     61.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15602      2.99%     64.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17973      3.45%     68.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30750      5.90%     74.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       134811     25.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       521399                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              273338816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                34380613                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                18159552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1068992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              3404608                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     28159256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28159256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     28159256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6221357                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34380613                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      3404608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3404608                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      3519907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1034755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28388.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23836.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     28159256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4706766                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 103058301.119901120663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 17225998.717043962330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  99923842500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  24664975500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       532810                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  13542448.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data       120047                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 439352.512528767402                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 7215551932750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                516120                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1023                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             9142497                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15853                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1023                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.inst      3519907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1034755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4554662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       532810                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             532810                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             55672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            366739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            289863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            211285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2273646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           958119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.005339583750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4175.642229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3631.353975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           149     14.57%     14.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          260     25.42%     39.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           72      7.04%     47.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            9      0.88%     47.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            9      0.88%     48.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           14      1.37%     50.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           16      1.56%     51.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            6      0.59%     52.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           11      1.08%     53.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           15      1.47%     54.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            9      0.88%     55.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           30      2.93%     58.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           29      2.83%     61.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167           65      6.35%     67.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679           40      3.91%     71.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          118     11.53%     83.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           44      4.30%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           68      6.65%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           30      2.93%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            4      0.39%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751           14      1.37%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            9      0.88%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 4270918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   4554662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  1574                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   616                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                510492                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               4041980                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     4554662                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 87.85                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  3751812                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 283743                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                21354595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  273236175000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            124588818000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  44509086750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.327468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.309918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.782201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              865     84.56%     84.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              143     13.98%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.08%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   532810                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                  960                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                  612                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               211870                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               319368                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     532810                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                86.34                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   14410                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          16374433890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1136973600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    102494488440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            563.715972                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    226644000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    9123660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      9374500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11285917750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   27826987500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 224763591250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            483436320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                604319595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4335061920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              6943878480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         21568332240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          7500060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           154027595925                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         236058578000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               78644520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          45244500690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               2585822400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     73770528030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            630.630387                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    465673000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8999380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3567426750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6202166500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   92224074250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 161777454500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            947950560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1374389610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2381662080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             23550483180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         21274534320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1172618820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           172311034830                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         171547017500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                8545140                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      7039814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      7039814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side       295000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio          152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      3135130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      3430490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10470356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     28159256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     28159256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave          104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side      1180000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      9625965                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total     10806373                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38965733                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              134000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           253000000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              152000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               52000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          5620282500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              26000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         8016359500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer4.occupancy         3156482500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5235178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5235178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5235178                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             4596736                       # Transaction distribution
system.membus.trans_dist::ReadResp            4596736                       # Transaction distribution
system.membus.trans_dist::WriteReq             638416                       # Transaction distribution
system.membus.trans_dist::WriteResp            638416                       # Transaction distribution
system.membus.trans_dist::MessageReq               26                       # Transaction distribution
system.membus.trans_dist::MessageResp              26                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    848566                       # Number of branches fetched
system.switch_cpus.committedInsts             2714080                       # Number of instructions committed
system.switch_cpus.committedOps               6487999                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses             1076756                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              638386                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 273236175000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             3519907                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                546472350                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles          546472350                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      3901239                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1916802                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       542053                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         211543                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                211543                       # number of float instructions
system.switch_cpus.num_fp_register_reads       295227                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       168810                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              262256                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       6253375                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              6253375                       # number of integer instructions
system.switch_cpus.num_int_register_reads     12262612                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      4831368                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             1076829                       # Number of load instructions
system.switch_cpus.num_mem_refs               1715245                       # number of memory refs
system.switch_cpus.num_store_insts             638416                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        149512      2.30%      2.30% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           4495612     69.29%     71.60% # Class of executed instruction
system.switch_cpus.op_class::IntMult             1171      0.02%     71.61% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                63      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               4      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     71.61% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               26      0.00%     71.62% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     71.62% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt               18      0.00%     71.62% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           42242      0.65%     72.27% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.27% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     72.27% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      0.00%     72.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        42204      0.65%     72.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        41900      0.65%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus.op_class::MemRead          1034411     15.94%     89.51% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          595699      9.18%     98.69% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        42418      0.65%     99.34% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        42717      0.66%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            6487999                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 273236175000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               347821615001000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                            28714232529                       # Simulator instruction rate (inst/s)
host_mem_usage                                 963536                       # Number of bytes of host memory used
host_op_rate                              52855797160                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.00                       # Real time elapsed on the host
host_tick_rate                             4359235927                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16351090                       # Number of instructions simulated
sim_ops                                      33099833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000003                       # Number of seconds simulated
sim_ticks                                     2799000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF        2799000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      61888.89                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                34827.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     16077.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       960.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    121.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     91461236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91461236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker     11432655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     91461236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     18578064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             121471954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker     11432655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     91461236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     22865309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125759200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data      4287245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4287245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples            9                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    398.222222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   307.792240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.639516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            4     44.44%     44.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1     11.11%     55.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3     33.33%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1     11.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            9                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   2688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                     340                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                   12                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data           52                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                340                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              12                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     48812.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34109.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25142.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data           48                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 11432654.519471241161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 91461236.155769929290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 17148981.779206860811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker       195250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1091500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data       176000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data            2                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data         0.00                       # Per-master write average memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState                  87                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    75.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000000565750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                        43                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    42                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                          43                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.57                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                       33                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                     210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                       2785000                       # Total gap between requests
system.mem_ctrls.totMemAccLat                 1462750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                       675250                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy               145920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                    35700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         1130310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            494.383708                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT        319000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      2480000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                     7590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                   64260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                1383780                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime              2449500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy               552330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                    28560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy          707940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            778.526259                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE         6000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN         1250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT        978500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN      1553250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy                12960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                    26565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy             480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                  235620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                2179095                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime              1288750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy               47500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy              72500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.6                       # Layer utilization (%)
system.membus.respLayer4.occupancy              18000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy              10750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                45                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      45    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  45                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq                  43                       # Transaction distribution
system.membus.trans_dist::ReadResp                 43                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                         4                       # Number of branches fetched
system.switch_cpus.committedInsts                  20                       # Number of instructions committed
system.switch_cpus.committedOps                    36                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses                   9                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses                   2                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      2799000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses                  32                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                     4962                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles               4962                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads            7                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes            6                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              8                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     8                       # number of float instructions
system.switch_cpus.num_fp_register_reads           11                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            7                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   2                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses            32                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                   32                       # number of integer instructions
system.switch_cpus.num_int_register_reads           63                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes           23                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   8                       # Number of load instructions
system.switch_cpus.num_mem_refs                    10                       # number of memory refs
system.switch_cpus.num_store_insts                  2                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu                21     58.33%     58.33% # Class of executed instruction
system.switch_cpus.op_class::IntMult                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     58.33% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               1      2.78%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            1      2.78%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     63.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            2      5.56%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            1      2.78%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::MemRead                5     13.89%     86.11% # Class of executed instruction
system.switch_cpus.op_class::MemWrite               2      5.56%     91.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            3      8.33%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total                 36                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON      2799000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
