env SYNOPSYS_SIM_SETUP=/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/flowgen/mapfiles/vcssim.lib.vc_sv_pydoh_infra_val.map vlogan -work vc_sv_pydoh_infra_val -f /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/genfile_dv/vcssim/vc_sv_pydoh_infra/val/val_opts.f -f /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/analysis_opts.f -f /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/genfile_dv/vcssim/vc_sv_pydoh_infra/val/val.f 

Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.12.14-122.60-default' is not supported.
  Supported versions are 2.4* or 2.6*.

                         Chronologic VCS (TM)
      Version P-2019.06-SP2-6_Full64 -- Mon Dec 19 17:21:54 2022
               Copyright (c) 1991-2019 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sv_pydoh_infra_env_pkg.sv'
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_version_defines.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_version.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_version_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_global_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/snps_macros.svp'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_message_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_phase_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_object_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_printer_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_tlm_defines.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/tlm1/uvm_tlm_imps.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_tlm_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_sequence_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_callback_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_reg_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/macros/uvm_deprecated_defines.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sv_pydoh_infra_env_pkg.sv'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sv_pydoh_infra_defs.sv'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sv_pydoh_infra_env_pkg.sv'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sb_handler/sb_from_py_port.sv'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sv_pydoh_infra_env_pkg.sv'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sb_handler/sb_to_py_port.sv'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/includes/sb_dpi_functions.sv'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sb_handler/sb_to_py_port.sv'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sv_pydoh_infra_env_pkg.sv'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/run_control_handler/run_control.sv'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/includes/run_control_dpi_functions.sv'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/run_control_handler/run_control.sv'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sv_pydoh_infra_env_pkg.sv'.
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sv_pydoh_infra_env.sv'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/src/verif/sv_pydoh_infra_env_pkg.sv'.
Parsing design file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/verif/tb/sv_pydoh_infra_ti.sv'
Parsing included file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/uvm/src/uvm_macros.svh'.
Back to file '/nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/subip/vip/vc_sv_pydoh_infra/verif/tb/sv_pydoh_infra_ti.sv'.
CPU time: .415 seconds to compile
/p/hdk/pu_tu/prd/crb/master/2021.09.fe.CRB.2.21.5/scripts/parse_log.pl -flow vcssim -output /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/lib/vc_sv_pydoh_infra_val/.done -log /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/lib/vc_sv_pydoh_infra_val/analysis.log -rundir /nfs/site/disks/arl_frankych_wa_01/NVL_CLK_VAL/frameworks.validation.vip.clock-vc/output/cdie_clk_vc/vcssim/lib/vc_sv_pydoh_infra_val/tmp

 [CRB Log Parser] Exit Code : 0 
