From: =?iso-8859-1?Q?M=E5ns_Rullg=E5rd?= <mans@mansr.com>
Subject: Re: [PATCH] ARM: convert all "mov.* pc, reg" to "bx reg" for ARMv6+ (part1)
Date: Tue, 01 Jul 2014 21:04:15 +0100
Message-ID: <yw1xvbrgethc.fsf@unicorn.mansr.com>
References: <E1X20mL-00083I-Sv@rmk-PC.arm.linux.org.uk>
	<yw1x4mz1f2t9.fsf@unicorn.mansr.com>
	<20140701171346.GP3705@n2100.arm.linux.org.uk>
	<yw1xzjgtdmas.fsf@unicorn.mansr.com> <20140701173547.GW28164@arm.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1
Content-Transfer-Encoding: QUOTED-PRINTABLE
Return-path: <linux-crypto-owner@vger.kernel.org>
In-Reply-To: <20140701173547.GW28164@arm.com> (Will Deacon's message of "Tue,
	1 Jul 2014 18:35:47 +0100")
Sender: linux-crypto-owner@vger.kernel.org
To: Will Deacon <will.deacon@arm.com>
Cc: Russell King - ARM Linux <linux@arm.linux.org.uk>, "davinci-linux-open-source@linux.davincidsp.com" <davinci-linux-open-source@linux.davincidsp.com>, "linux-samsung-soc@vger.kernel.org" <linux-samsung-soc@vger.kernel.org>, "kvm@vger.kernel.org" <kvm@vger.kernel.org>, "linux-sh@vger.kernel.org" <linux-sh@vger.kernel.org>, "linux-crypto@vger.kernel.org" <linux-crypto@vger.kernel.org>, "linux-tegra@vger.kernel.org" <linux-tegra@vger.kernel.org>, "xen-devel@lists.xenproject.org" <xen-devel@lists.xenproject.org>, "linux-omap@vger.kernel.org" <linux-omap@vger.kernel.org>, "kvmarm@lists.cs.columbia.edu" <kvmarm@lists.cs.columbia.edu>, "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>
List-Id: linux-tegra@vger.kernel.org

Will Deacon <will.deacon@arm.com> writes:

> Hi Mans,
>
> On Tue, Jul 01, 2014 at 06:24:43PM +0100, M=E5ns Rullg=E5rd wrote:
>> Russell King - ARM Linux <linux@arm.linux.org.uk> writes:
>> > As you point out, "bx lr" /may/ be treated specially (I've actuall=
y been
>>=20
>> Most, if not all, Cortex-A cores do this according the public TRMs.
>> They also do the same thing for "mov pc, lr" so there will probably =
be
>> no performance gain from this change.  It's still a good idea though=
,
>> since we don't know what future cores will do.
>
> Funnily enough, that's not actually true (and is more or less what pr=
ompted
> this patch after discussion with Russell). There are cores out there =
that
> don't predict mov pc, lr at all (let alone do anything with the retur=
n
> stack).

Even ones where the TRM says they do?  I suppose the only way to know
for sure is to measure it.

>> > discussing this with Will Deacon over the last couple of days, who=
 has
>> > also been talking to the hardware people in ARM, and Will is happy=
 with
>> > this patch as in its current form.)  This is why I've changed all
>> > "mov pc, reg" instructions which return in some way to use this ma=
cro,
>> > and left others (those which are used to call some function and re=
turn
>> > back to the same point) alone.
>>=20
>> In that case the patch should be fine.  Your patch description didn'=
t
>> make it clear that only actual returns were being changed.
>
> I'm led to believe that some predictors require lr in order to update=
 the
> return stack, whilst others don't. That part is all horribly
> micro-architectural, so the current patch is doing the right thing by
> sticking to the ARM ARM but enabling us to hook into other registers =
later
> on if we choose.

Agreed.

--=20
M=E5ns Rullg=E5rd
mans@mansr.com
