Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Aug 17 01:21:55 2020
| Host         : lmpcc running 64-bit SUSE Linux Enterprise Server 15 SP1
| Command      : report_control_sets -verbose -file vnu3_204_102_control_sets_placed.rpt
| Design       : vnu3_204_102
| Device       : xczu7ev
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11505 |         2850 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             208 |          203 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------+------------------------------------------------+------------------+----------------+
|   Clock Signal  |       Enable Signal       |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------+---------------------------+------------------------------------------------+------------------+----------------+
|  read_clk_BUFG  |                           | vnu_cnt[3]_i_1_n_0                             |                2 |              4 |
|  read_clk_BUFG  |                           | vnu3_204_102_inst[21].vnu3_v2c_fifo[0]_i_1_n_0 |               56 |             57 |
|  read_clk_BUFG  |                           | vnu_cnt[2]                                     |              145 |            147 |
|  write_clk_BUFG | ib_dnu_ram_we_IBUF_inst/O |                                                |              102 |            816 |
|  write_clk_BUFG | ib_ram_we_IBUF[0]_inst/O  |                                                |              816 |           6528 |
|  write_clk_BUFG | ib_ram_we_IBUF[1]_inst/O  |                                                |             1224 |           9792 |
|  read_clk_BUFG  |                           |                                                |             2850 |          11505 |
+-----------------+---------------------------+------------------------------------------------+------------------+----------------+


