Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: gameboycolor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gameboycolor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gameboycolor"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : gameboycolor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../memory/bram"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../gbc_top_synth.v" in library work
Compiling verilog include file "../../memory/memory_router/memdef.vh"
ERROR:HDLCompilers:28 - "../gbc_top_synth.v" line 139 'lcdram_we_l' has not been declared
ERROR:HDLCompilers:28 - "../gbc_top_synth.v" line 139 'lcdram_re_l' has not been declared
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 252 expecting '.', found ')'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 256 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 257 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 258 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 259 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 260 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 261 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 262 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 263 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 264 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 265 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 266 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 267 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 268 unexpected token: '.'
ERROR:HDLCompilers:26 - "../gbc_top_synth.v" line 269 unexpected token: '.'
ERROR:HDLCompilers:28 - "../gbc_top_synth.v" line 341 'I_CLK' has not been declared
Module <gameboycolor> compiled
Compiling verilog file "../../misc/timer/timer.v" in library work
Compiling verilog include file "../../memory/memory_router/memdef.vh"
Module <my_clock_divider> compiled
Compiling verilog file "../../misc/sound/waveform_generator.v" in library work
Module <timer_module> compiled
Compiling verilog file "../../misc/sound/sound_channel4.v" in library work
Compiling verilog include file "../../memory/memory_router/memdef.vh"
Module <squarewave_generator> compiled
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 153 'current_volume' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 154 'current_volume' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 154 'current_volume' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 155 'current_volume' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 156 'current_volume' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 156 'current_volume' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 173 'current_volume' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 181 'current_volume' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 190 'I_BITCLK' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 192 'I_STROBE' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel4.v" line 196 'current_volume' has not been declared
Compiling verilog file "../../misc/sound/sound_channel3.v" in library work
Compiling verilog include file "../../memory/memory_router/memdef.vh"
ERROR:HDLCompilers:208 - "../../misc/sound/sound_channel4.v" line 13 Port reference 'I_STROBE' was not declared as input, inout or output
ERROR:HDLCompilers:208 - "../../misc/sound/sound_channel4.v" line 12 Port reference 'I_BITCLK' was not declared as input, inout or output
Module <sound_channel4> compiled
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel3.v" line 171 'clocks_in_sample' has not been declared
Compiling verilog file "../../misc/sound/sound_channel2.v" in library work
Compiling verilog include file "../../memory/memory_router/memdef.vh"
Module <sound_channel3> compiled
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel2.v" line 138 'I_BITCLK' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel2.v" line 141 'I_STROBE' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel2.v" line 142 'current_freq' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/sound_channel2.v" line 144 'sound_enable' has not been declared
Compiling verilog file "../../misc/sound/sound_channel1.v" in library work
Compiling verilog include file "../../memory/memory_router/memdef.vh"
ERROR:HDLCompilers:208 - "../../misc/sound/sound_channel2.v" line 13 Port reference 'I_STROBE' was not declared as input, inout or output
ERROR:HDLCompilers:208 - "../../misc/sound/sound_channel2.v" line 12 Port reference 'I_BITCLK' was not declared as input, inout or output
Module <sound_channel2> compiled
Compiling verilog file "../../misc/sound/random_waveform_generator.v" in library work
Module <sound_channel1> compiled
ERROR:HDLCompilers:28 - "../../misc/sound/random_waveform_generator.v" line 110 'I_BITBLK' has not been declared
Compiling verilog file "../../misc/sound/gbc_sound.v" in library work
Compiling verilog include file "../../memory/memory_router/memdef.vh"
Module <randwave_generator> compiled
ERROR:HDLCompilers:207 - "../../misc/sound/gbc_sound.v" line 24 Signal 'O_LEFT_SAMPLE' is not referenced in the module port list
ERROR:HDLCompilers:207 - "../../misc/sound/gbc_sound.v" line 24 Signal 'O_RIGHT_SAMPLE' is not referenced in the module port list
ERROR:HDLCompilers:27 - "../../misc/sound/gbc_sound.v" line 75 Illegal redeclaration of 'nr52'
ERROR:HDLCompilers:27 - "../../misc/sound/gbc_sound.v" line 105 Illegal redeclaration of 'sound4_on'
ERROR:HDLCompilers:28 - "../../misc/sound/gbc_sound.v" line 110 'sound1_on' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/gbc_sound.v" line 134 'O_SO1' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/gbc_sound.v" line 135 'O_SO2' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/gbc_sound.v" line 148 'sound1_on' has not been declared
Compiling verilog file "../../misc/sound/AC97.v" in library work
ERROR:HDLCompilers:208 - "../../misc/sound/gbc_sound.v" line 13 Port reference 'O_SO1' was not declared as input, inout or output
ERROR:HDLCompilers:208 - "../../misc/sound/gbc_sound.v" line 14 Port reference 'O_SO2' was not declared as input, inout or output
Module <sound_controller> compiled
ERROR:HDLCompilers:28 - "../../misc/sound/AC97.v" line 91 'I_CLK_33MHZ' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/AC97.v" line 95 'ac97_outslot3' has not been declared
ERROR:HDLCompilers:28 - "../../misc/sound/AC97.v" line 96 'ac97_outslot4' has not been declared
Module <AC97> compiled
Module <AudioGen> compiled
Module <SquareWave> compiled
Module <ACLink> compiled
Compiling verilog file "../../misc/reset/reset_controller.v" in library work
Module <AC97Conf> compiled
Compiling verilog file "../../misc/interrupts/interrupt.v" in library work
Module <reset_controller> compiled
Compiling verilog file "../../misc/controller/controller_cpulink.v" in library work
Compiling verilog include file "../../memory/memory_router/memdef.vh"
Module <interrupt> compiled
Compiling verilog file "../../misc/controller/controller.v" in library work
Module <controller> compiled
Module <controller_interface> compiled
Compiling verilog file "../../memory/working_memory_bank/working_memory_banking.v" in library work
Compiling verilog include file "../../memory/bram/../memory_router/memdef.vh"
Module <controller_clock_divider> compiled
Compiling verilog file "../../memory/memory_testing_modules/lcdram_test.v" in library work
Module <working_memory_bank> compiled
Compiling verilog file "../../memory/memory_router/memory_router.v" in library work
Compiling verilog include file "../../memory/memory_router/memdef.vh"
Module <lcdram_test> compiled
Compiling verilog file "../../memory/io_bus_parser/test_io_bus_parser.v" in library work
Compiling verilog include file "../../memory/io_bus_parser/io_bus_parser.v"
Module <memory_router> compiled
Module <io_bus_parser_reg> compiled
Compiling verilog file "../../memory/dma/dma.v" in library work
Compiling verilog include file "../../memory/io_bus_parser/io_bus_parser.v"
Module <test_io_bus_parser> compiled
ERROR:HDLCompilers:27 - "../../memory/io_bus_parser/io_bus_parser.v" line 7 Illegal redeclaration of 'io_bus_parser_reg'
Compiling verilog include file "../../memory/memory_router/memdef.vh"
Module <io_bus_parser_reg> compiled
Compiling verilog file "../../memory/cpuIF_2_bramIF/bram_wrapper.v" in library work
Module <dma_controller> compiled
Compiling verilog file "../../memory/cartridge_sim/cartridge_sim.v" in library work
Module <bram_wrapper> compiled
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 74 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 76 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 80 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 82 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 90 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 90 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 91 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 91 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 95 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 96 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 102 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 103 'zero_found' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 104 'zero_found' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 104 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 106 'zero_found' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 109 'zero_found' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 112 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 113 'zero_found' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 114 'zero_found' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 114 'I_CARTRIDGE_DATA' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 116 'zero_found' has not been declared
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 119 'zero_found' has not been declared
ERROR:HDLCompilers:27 - "../../memory/cartridge_sim/cartridge_sim.v" line 197 Illegal redeclaration of 'bram_addr'
WARNING:HDLCompilers:301 - "../../memory/cartridge_sim/cartridge_sim.v" line 209 Too many digits specified in hex constant
ERROR:HDLCompilers:28 - "../../memory/cartridge_sim/cartridge_sim.v" line 231 'rtc_data' has not been declared
Compiling verilog file "../../memory/bram/sound_bram.v" in library work
Module <cartridge_sim> compiled
Compiling verilog file "../../memory/bram/bram.v" in library work
Module <sound_bram> compiled
Compiling verilog file "../../cpu/src/mem.v" in library work
Module <bram> compiled
Compiling verilog file "../../cpu/src/cpu.v" in library work
Compiling verilog include file "../../cpu/src/cpu.vh"
Compiling verilog include file "../../cpu/src/decode.v"
Compiling verilog include file "../../cpu/src/cpu.vh"
Module <mem> compiled
Compiling verilog include file "../../cpu/src/regfile.v"
Compiling verilog include file "../../cpu/src/cpu.vh"
Module <decode> compiled
Compiling verilog include file "../../cpu/src/alu.v"
Compiling verilog include file "../../cpu/src/cpu.vh"
Module <regfile> compiled
Module <alu> compiled
Module <cpu> compiled
Module <rn_decode> compiled
Module <tristate> compiled
Module <register> compiled
Module <buffer> compiled
Module <nobus_buffer> compiled
Analysis of file <"gameboycolor.prj"> failed.
--> 

Total memory usage is 268872 kilobytes

Number of errors   :   77 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

