[INFO :CM0023] Creating log file ../../build/tests/UnitTest/slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PA0205] top.v:3: No timescale set for "tb_operators".

[WARNI:PA0205] top.v:40: No timescale set for "top".

[WARNI:PA0205] top.v:47: No timescale set for "mem_if".

[WARNI:PA0205] top.v:57: No timescale set for "memory_ctrl1".

[INFO :CP0300] Compilation...

[INFO :CP0304] top.v:47: Compile interface "work@mem_if".

[INFO :CP0303] top.v:57: Compile module "work@memory_ctrl1".

[INFO :CP0303] top.v:3: Compile module "work@tb_operators".

[INFO :CP0303] top.v:40: Compile module "work@top".

[INFO :CP0302] top.v:54: Compile class "work@DD2".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] top.v:3: Top level module "work@tb_operators".

[NOTE :EL0503] top.v:40: Top level module "work@top".

[NOTE :EL0503] top.v:57: Top level module "work@memory_ctrl1".

[NOTE :EL0504] Multiple top level modules in design.

[ERROR:CP0317] top.v:59: Undefined type "DD1".

[NOTE :EL0508] Nb Top level modules: 3.

[NOTE :EL0509] Max instance depth: 1.

[NOTE :EL0510] Nb instances: 3.

[NOTE :EL0511] Nb leaf instances: 2.

====== UHDM =======
design: work@tb_operators
\_module: work@memory_ctrl1, file:top.v, line:57, parent:work@tb_operators
  \_port: sif1, line:57, parent:work@memory_ctrl1
    |vpiDirection:1
    \_ref_obj: 
      \_interface: work@mem_if, file:top.v, line:47, parent:work@tb_operators
        \_modport: memory
          \_io_decl: clk
            |vpiDirection:2
        \_modport: system
          \_io_decl: clk
            |vpiDirection:1
        \_port: clk, line:47, parent:work@mem_if
          |vpiDirection:1
  \_port: sif2, line:57, parent:work@memory_ctrl1
    |vpiDirection:1
    \_ref_obj: 
      \_modport: system
        \_io_decl: clk
          |vpiDirection:1
  \_logic_net: toto1, line:59, parent:work@memory_ctrl1
  \_logic_net: i1, line:63, parent:work@memory_ctrl1
    |vpiNetType:1
  \_logic_net: o1, line:65, parent:work@memory_ctrl1
    |vpiNetType:48
  \_class_var: toto2, line:61, parent:work@memory_ctrl1
\_module: work@tb_operators, file:top.v, line:3, parent:work@tb_operators
  \_initial: 
    \_begin: 
      \_assignment: 
        \_ref_obj: shifter
        \_constant: 
          |INT:1
      \_assignment: 
        \_ref_obj: result
        \_constant: 
          |INT:0
      \_assignment: 
        \_ref_obj: result
        \_constant: 
          |INT:0
      \_assignment: 
        \_ref_obj: result
        \_constant: 
          |INT:0
      \_assignment: 
        \_ref_obj: result
        \_constant: 
          |INT:0
      \_assignment: 
        \_ref_obj: result
        \_constant: 
          |INT:0
      \_assignment: 
        \_ref_obj: result
        \_constant: 
          |INT:0
      \_assignment: 
        \_ref_obj: result
        \_constant: 
          |INT:0
      \_assignment: 
        \_ref_obj: result
        \_constant: 
          |INT:0
      \_assignment: 
        \_ref_obj: shifter
        \_constant: 
          |INT:0
      \_assignment: 
        \_ref_obj: shifter
        \_constant: 
          |INT:0
  \_logic_net: shifter, line:5, parent:work@tb_operators
    |vpiNetType:1
  \_logic_net: result, line:6, parent:work@tb_operators
    |vpiNetType:1
\_module: work@top, file:top.v, line:40, parent:work@tb_operators
  \_port: i, line:40, parent:work@top
    |vpiDirection:1
    \_ref_obj: 
      \_logic_net: i, line:41, parent:work@top
        |vpiNetType:1
  \_port: o, line:40, parent:work@top
    |vpiDirection:2
    \_ref_obj: 
      \_logic_net: o, line:42, parent:work@top
        |vpiNetType:48
  \_cont_assign: , line:43
    \_ref_obj: i
      \_logic_net: i, line:41, parent:work@top
        |vpiNetType:1
    \_ref_obj: o
      \_logic_net: o, line:42, parent:work@top
        |vpiNetType:48
  \_logic_net: i, line:41, parent:work@top
    |vpiNetType:1
  \_logic_net: o, line:42, parent:work@top
    |vpiNetType:48
\_package: builtin, parent:work@tb_operators
\_class_defn: builtin::array, parent:builtin
\_class_defn: builtin::queue, parent:builtin
\_class_defn: builtin::string, parent:builtin
\_class_defn: builtin::system, parent:builtin
\_class_defn: work@DD2, file:top.v, line:54, parent:work@tb_operators
\_interface: work@mem_if, file:top.v, line:47, parent:work@tb_operators
  \_modport: memory
    \_io_decl: clk
      |vpiDirection:2
  \_modport: system
    \_io_decl: clk
      |vpiDirection:1
  \_port: clk, line:47, parent:work@mem_if
    |vpiDirection:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 4
[   NOTE] : 8

