# A-verilog-CPU
In the Process of making a verilog CPU by connecting the Block models
