;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <922
	ADD @-30, 9
	ADD 210, 30
	SUB <0, @2
	ADD 210, 30
	ADD 210, 30
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	ADD #300, 90
	DJN -1, @-20
	ADD 210, 30
	SUB 0, 700
	ADD 210, 30
	ADD #300, <90
	SUB <0, @2
	SUB -100, -100
	ADD 32, 9
	SUB <0, @2
	SUB <0, @2
	ADD #300, 90
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	ADD 210, 30
	SUB #0, <-0
	CMP 320, 90
	SUB #0, <-0
	CMP -207, <-120
	SUB #0, <-0
	SUB #0, <-0
	ADD 210, 30
	SUB #0, <-0
	SUB #0, <-0
	SUB <0, @2
	SUB #0, <-0
	CMP -207, <-120
	SUB 0, 700
	SUB 320, 90
	DJN -1, @-20
	SPL 0, <922
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	DJN 1, @-20
