<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64Subtarget.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64Subtarget.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64Subtarget.cpp.html'>AArch64Subtarget.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AArch64Subtarget.cpp - AArch64 Subtarget Information ----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the AArch64 specific subclass of TargetSubtarget.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64PBQPRegAlloc.h.html">"AArch64PBQPRegAlloc.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AArch64TargetMachine.h.html">"AArch64TargetMachine.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="GISel/AArch64CallLowering.h.html">"GISel/AArch64CallLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="GISel/AArch64LegalizerInfo.h.html">"GISel/AArch64LegalizerInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="GISel/AArch64RegisterBankInfo.h.html">"GISel/AArch64RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelect.h.html">"llvm/CodeGen/GlobalISel/InstructionSelect.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/TargetParser.h.html">"llvm/Support/TargetParser.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-subtarget"</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_CTOR" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</dfn></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_TARGET_DESC" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../build/lib/Target/AArch64/AArch64GenSubtargetInfo.inc.html">"AArch64GenSubtargetInfo.inc"</a></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="37">37</th><td><dfn class="tu decl def" id="EnableEarlyIfConvert" title='EnableEarlyIfConvert' data-type='cl::opt&lt;bool&gt;' data-ref="EnableEarlyIfConvert" data-ref-filename="EnableEarlyIfConvert">EnableEarlyIfConvert</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"aarch64-early-ifcvt"</q>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable the early if "</q></td></tr>
<tr><th id="38">38</th><td>                     <q>"converter pass"</q>), <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i  data-doc="UseAddressTopByteIgnored">// If OS supports TBI, use this flag to enable it.</i></td></tr>
<tr><th id="41">41</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="42">42</th><td><dfn class="tu decl def" id="UseAddressTopByteIgnored" title='UseAddressTopByteIgnored' data-type='cl::opt&lt;bool&gt;' data-ref="UseAddressTopByteIgnored" data-ref-filename="UseAddressTopByteIgnored">UseAddressTopByteIgnored</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"aarch64-use-tbi"</q>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Assume that top byte of "</q></td></tr>
<tr><th id="43">43</th><td>                         <q>"an address is ignored"</q>), <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="46">46</th><td>    <dfn class="tu decl def" id="UseNonLazyBind" title='UseNonLazyBind' data-type='cl::opt&lt;bool&gt;' data-ref="UseNonLazyBind" data-ref-filename="UseNonLazyBind">UseNonLazyBind</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"aarch64-enable-nonlazybind"</q>,</td></tr>
<tr><th id="47">47</th><td>                   <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Call nonlazybind functions via direct GOT load"</q>),</td></tr>
<tr><th id="48">48</th><td>                   <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SVEVectorBitsMax" title='SVEVectorBitsMax' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SVEVectorBitsMax" data-ref-filename="SVEVectorBitsMax">SVEVectorBitsMax</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="51">51</th><td>    <q>"aarch64-sve-vector-bits-max"</q>,</td></tr>
<tr><th id="52">52</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Assume SVE vector registers are at most this big, "</q></td></tr>
<tr><th id="53">53</th><td>             <q>"with zero meaning no maximum size is assumed."</q>),</td></tr>
<tr><th id="54">54</th><td>    <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SVEVectorBitsMin" title='SVEVectorBitsMin' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SVEVectorBitsMin" data-ref-filename="SVEVectorBitsMin">SVEVectorBitsMin</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="57">57</th><td>    <q>"aarch64-sve-vector-bits-min"</q>,</td></tr>
<tr><th id="58">58</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Assume SVE vector registers are at least this big, "</q></td></tr>
<tr><th id="59">59</th><td>             <q>"with zero meaning no minimum size is assumed."</q>),</td></tr>
<tr><th id="60">60</th><td>    <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;</td></tr>
<tr><th id="63">63</th><td><a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64Subtarget31initializeSubtargetDependenciesENS_9StringRefES1_" title='llvm::AArch64Subtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm16AArch64Subtarget31initializeSubtargetDependenciesENS_9StringRefES1_" data-ref-filename="_ZN4llvm16AArch64Subtarget31initializeSubtargetDependenciesENS_9StringRefES1_">initializeSubtargetDependencies</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col5 decl" id="95FS" title='FS' data-type='llvm::StringRef' data-ref="95FS" data-ref-filename="95FS">FS</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                                  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="96CPUString" title='CPUString' data-type='llvm::StringRef' data-ref="96CPUString" data-ref-filename="96CPUString">CPUString</dfn>) {</td></tr>
<tr><th id="65">65</th><td>  <i>// Determine default and user-specified characteristics</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (<a class="local col6 ref" href="#96CPUString" title='CPUString' data-ref="96CPUString" data-ref-filename="96CPUString">CPUString</a>.<a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv" data-ref-filename="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="68">68</th><td>    <a class="local col6 ref" href="#96CPUString" title='CPUString' data-ref="96CPUString" data-ref-filename="96CPUString">CPUString</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_" data-ref-filename="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"generic"</q>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <a class="member fn" href="AArch64Subtarget.h.html#_ZN4llvm16AArch64Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_S1_" title='llvm::AArch64Subtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm16AArch64Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_S1_" data-ref-filename="_ZN4llvm16AArch64Subtarget22ParseSubtargetFeaturesENS_9StringRefES1_S1_">ParseSubtargetFeatures</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#96CPUString" title='CPUString' data-ref="96CPUString" data-ref-filename="96CPUString">CPUString</a>, <i>/*TuneCPU*/</i> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#96CPUString" title='CPUString' data-ref="96CPUString" data-ref-filename="96CPUString">CPUString</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#95FS" title='FS' data-ref="95FS" data-ref-filename="95FS">FS</a>);</td></tr>
<tr><th id="71">71</th><td>  <a class="member fn" href="#_ZN4llvm16AArch64Subtarget20initializePropertiesEv" title='llvm::AArch64Subtarget::initializeProperties' data-ref="_ZN4llvm16AArch64Subtarget20initializePropertiesEv" data-ref-filename="_ZN4llvm16AArch64Subtarget20initializePropertiesEv">initializeProperties</a>();</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="74">74</th><td>}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><em>void</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64Subtarget20initializePropertiesEv" title='llvm::AArch64Subtarget::initializeProperties' data-ref="_ZN4llvm16AArch64Subtarget20initializePropertiesEv" data-ref-filename="_ZN4llvm16AArch64Subtarget20initializePropertiesEv">initializeProperties</dfn>() {</td></tr>
<tr><th id="77">77</th><td>  <i>// Initialize CPU specific properties. We should add a tablegen feature for</i></td></tr>
<tr><th id="78">78</th><td><i>  // this in the future so we can specify it together with the subtarget</i></td></tr>
<tr><th id="79">79</th><td><i>  // features.</i></td></tr>
<tr><th id="80">80</th><td>  <b>switch</b> (<a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::ARMProcFamily" title='llvm::AArch64Subtarget::ARMProcFamily' data-ref="llvm::AArch64Subtarget::ARMProcFamily" data-ref-filename="llvm..AArch64Subtarget..ARMProcFamily">ARMProcFamily</a>) {</td></tr>
<tr><th id="81">81</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::Others" title='llvm::AArch64Subtarget::Others' data-ref="llvm::AArch64Subtarget::Others" data-ref-filename="llvm..AArch64Subtarget..Others">Others</a>:</td></tr>
<tr><th id="82">82</th><td>    <b>break</b>;</td></tr>
<tr><th id="83">83</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::Carmel" title='llvm::AArch64Subtarget::Carmel' data-ref="llvm::AArch64Subtarget::Carmel" data-ref-filename="llvm..AArch64Subtarget..Carmel">Carmel</a>:</td></tr>
<tr><th id="84">84</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize" data-ref-filename="llvm..AArch64Subtarget..CacheLineSize">CacheLineSize</a> = <var>64</var>;</td></tr>
<tr><th id="85">85</th><td>    <b>break</b>;</td></tr>
<tr><th id="86">86</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA35" title='llvm::AArch64Subtarget::CortexA35' data-ref="llvm::AArch64Subtarget::CortexA35" data-ref-filename="llvm..AArch64Subtarget..CortexA35">CortexA35</a>:</td></tr>
<tr><th id="87">87</th><td>    <b>break</b>;</td></tr>
<tr><th id="88">88</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA53" title='llvm::AArch64Subtarget::CortexA53' data-ref="llvm::AArch64Subtarget::CortexA53" data-ref-filename="llvm..AArch64Subtarget..CortexA53">CortexA53</a>:</td></tr>
<tr><th id="89">89</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>3</var>;</td></tr>
<tr><th id="90">90</th><td>    <b>break</b>;</td></tr>
<tr><th id="91">91</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA55" title='llvm::AArch64Subtarget::CortexA55' data-ref="llvm::AArch64Subtarget::CortexA55" data-ref-filename="llvm..AArch64Subtarget..CortexA55">CortexA55</a>:</td></tr>
<tr><th id="92">92</th><td>    <b>break</b>;</td></tr>
<tr><th id="93">93</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA57" title='llvm::AArch64Subtarget::CortexA57' data-ref="llvm::AArch64Subtarget::CortexA57" data-ref-filename="llvm..AArch64Subtarget..CortexA57">CortexA57</a>:</td></tr>
<tr><th id="94">94</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxInterleaveFactor" title='llvm::AArch64Subtarget::MaxInterleaveFactor' data-ref="llvm::AArch64Subtarget::MaxInterleaveFactor" data-ref-filename="llvm..AArch64Subtarget..MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>4</var>;</td></tr>
<tr><th id="95">95</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>4</var>;</td></tr>
<tr><th id="96">96</th><td>    <b>break</b>;</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA65" title='llvm::AArch64Subtarget::CortexA65' data-ref="llvm::AArch64Subtarget::CortexA65" data-ref-filename="llvm..AArch64Subtarget..CortexA65">CortexA65</a>:</td></tr>
<tr><th id="98">98</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>3</var>;</td></tr>
<tr><th id="99">99</th><td>    <b>break</b>;</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA72" title='llvm::AArch64Subtarget::CortexA72' data-ref="llvm::AArch64Subtarget::CortexA72" data-ref-filename="llvm..AArch64Subtarget..CortexA72">CortexA72</a>:</td></tr>
<tr><th id="101">101</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA73" title='llvm::AArch64Subtarget::CortexA73' data-ref="llvm::AArch64Subtarget::CortexA73" data-ref-filename="llvm..AArch64Subtarget..CortexA73">CortexA73</a>:</td></tr>
<tr><th id="102">102</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA75" title='llvm::AArch64Subtarget::CortexA75' data-ref="llvm::AArch64Subtarget::CortexA75" data-ref-filename="llvm..AArch64Subtarget..CortexA75">CortexA75</a>:</td></tr>
<tr><th id="103">103</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA76" title='llvm::AArch64Subtarget::CortexA76' data-ref="llvm::AArch64Subtarget::CortexA76" data-ref-filename="llvm..AArch64Subtarget..CortexA76">CortexA76</a>:</td></tr>
<tr><th id="104">104</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA77" title='llvm::AArch64Subtarget::CortexA77' data-ref="llvm::AArch64Subtarget::CortexA77" data-ref-filename="llvm..AArch64Subtarget..CortexA77">CortexA77</a>:</td></tr>
<tr><th id="105">105</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA78" title='llvm::AArch64Subtarget::CortexA78' data-ref="llvm::AArch64Subtarget::CortexA78" data-ref-filename="llvm..AArch64Subtarget..CortexA78">CortexA78</a>:</td></tr>
<tr><th id="106">106</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexA78C" title='llvm::AArch64Subtarget::CortexA78C' data-ref="llvm::AArch64Subtarget::CortexA78C" data-ref-filename="llvm..AArch64Subtarget..CortexA78C">CortexA78C</a>:</td></tr>
<tr><th id="107">107</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexR82" title='llvm::AArch64Subtarget::CortexR82' data-ref="llvm::AArch64Subtarget::CortexR82" data-ref-filename="llvm..AArch64Subtarget..CortexR82">CortexR82</a>:</td></tr>
<tr><th id="108">108</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CortexX1" title='llvm::AArch64Subtarget::CortexX1' data-ref="llvm::AArch64Subtarget::CortexX1" data-ref-filename="llvm..AArch64Subtarget..CortexX1">CortexX1</a>:</td></tr>
<tr><th id="109">109</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>4</var>;</td></tr>
<tr><th id="110">110</th><td>    <b>break</b>;</td></tr>
<tr><th id="111">111</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::A64FX" title='llvm::AArch64Subtarget::A64FX' data-ref="llvm::AArch64Subtarget::A64FX" data-ref-filename="llvm..AArch64Subtarget..A64FX">A64FX</a>:</td></tr>
<tr><th id="112">112</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize" data-ref-filename="llvm..AArch64Subtarget..CacheLineSize">CacheLineSize</a> = <var>256</var>;</td></tr>
<tr><th id="113">113</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>3</var>;</td></tr>
<tr><th id="114">114</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefLoopLogAlignment" title='llvm::AArch64Subtarget::PrefLoopLogAlignment' data-ref="llvm::AArch64Subtarget::PrefLoopLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefLoopLogAlignment">PrefLoopLogAlignment</a> = <var>2</var>;</td></tr>
<tr><th id="115">115</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxInterleaveFactor" title='llvm::AArch64Subtarget::MaxInterleaveFactor' data-ref="llvm::AArch64Subtarget::MaxInterleaveFactor" data-ref-filename="llvm..AArch64Subtarget..MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>4</var>;</td></tr>
<tr><th id="116">116</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefetchDistance" title='llvm::AArch64Subtarget::PrefetchDistance' data-ref="llvm::AArch64Subtarget::PrefetchDistance" data-ref-filename="llvm..AArch64Subtarget..PrefetchDistance">PrefetchDistance</a> = <var>128</var>;</td></tr>
<tr><th id="117">117</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinPrefetchStride" title='llvm::AArch64Subtarget::MinPrefetchStride' data-ref="llvm::AArch64Subtarget::MinPrefetchStride" data-ref-filename="llvm..AArch64Subtarget..MinPrefetchStride">MinPrefetchStride</a> = <var>1024</var>;</td></tr>
<tr><th id="118">118</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" title='llvm::AArch64Subtarget::MaxPrefetchIterationsAhead' data-ref="llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" data-ref-filename="llvm..AArch64Subtarget..MaxPrefetchIterationsAhead">MaxPrefetchIterationsAhead</a> = <var>4</var>;</td></tr>
<tr><th id="119">119</th><td>    <b>break</b>;</td></tr>
<tr><th id="120">120</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::AppleA7" title='llvm::AArch64Subtarget::AppleA7' data-ref="llvm::AArch64Subtarget::AppleA7" data-ref-filename="llvm..AArch64Subtarget..AppleA7">AppleA7</a>:</td></tr>
<tr><th id="121">121</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::AppleA10" title='llvm::AArch64Subtarget::AppleA10' data-ref="llvm::AArch64Subtarget::AppleA10" data-ref-filename="llvm..AArch64Subtarget..AppleA10">AppleA10</a>:</td></tr>
<tr><th id="122">122</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::AppleA11" title='llvm::AArch64Subtarget::AppleA11' data-ref="llvm::AArch64Subtarget::AppleA11" data-ref-filename="llvm..AArch64Subtarget..AppleA11">AppleA11</a>:</td></tr>
<tr><th id="123">123</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::AppleA12" title='llvm::AArch64Subtarget::AppleA12' data-ref="llvm::AArch64Subtarget::AppleA12" data-ref-filename="llvm..AArch64Subtarget..AppleA12">AppleA12</a>:</td></tr>
<tr><th id="124">124</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::AppleA13" title='llvm::AArch64Subtarget::AppleA13' data-ref="llvm::AArch64Subtarget::AppleA13" data-ref-filename="llvm..AArch64Subtarget..AppleA13">AppleA13</a>:</td></tr>
<tr><th id="125">125</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::AppleA14" title='llvm::AArch64Subtarget::AppleA14' data-ref="llvm::AArch64Subtarget::AppleA14" data-ref-filename="llvm..AArch64Subtarget..AppleA14">AppleA14</a>:</td></tr>
<tr><th id="126">126</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize" data-ref-filename="llvm..AArch64Subtarget..CacheLineSize">CacheLineSize</a> = <var>64</var>;</td></tr>
<tr><th id="127">127</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefetchDistance" title='llvm::AArch64Subtarget::PrefetchDistance' data-ref="llvm::AArch64Subtarget::PrefetchDistance" data-ref-filename="llvm..AArch64Subtarget..PrefetchDistance">PrefetchDistance</a> = <var>280</var>;</td></tr>
<tr><th id="128">128</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinPrefetchStride" title='llvm::AArch64Subtarget::MinPrefetchStride' data-ref="llvm::AArch64Subtarget::MinPrefetchStride" data-ref-filename="llvm..AArch64Subtarget..MinPrefetchStride">MinPrefetchStride</a> = <var>2048</var>;</td></tr>
<tr><th id="129">129</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" title='llvm::AArch64Subtarget::MaxPrefetchIterationsAhead' data-ref="llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" data-ref-filename="llvm..AArch64Subtarget..MaxPrefetchIterationsAhead">MaxPrefetchIterationsAhead</a> = <var>3</var>;</td></tr>
<tr><th id="130">130</th><td>    <b>break</b>;</td></tr>
<tr><th id="131">131</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::ExynosM3" title='llvm::AArch64Subtarget::ExynosM3' data-ref="llvm::AArch64Subtarget::ExynosM3" data-ref-filename="llvm..AArch64Subtarget..ExynosM3">ExynosM3</a>:</td></tr>
<tr><th id="132">132</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxInterleaveFactor" title='llvm::AArch64Subtarget::MaxInterleaveFactor' data-ref="llvm::AArch64Subtarget::MaxInterleaveFactor" data-ref-filename="llvm..AArch64Subtarget..MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>4</var>;</td></tr>
<tr><th id="133">133</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxJumpTableSize" title='llvm::AArch64Subtarget::MaxJumpTableSize' data-ref="llvm::AArch64Subtarget::MaxJumpTableSize" data-ref-filename="llvm..AArch64Subtarget..MaxJumpTableSize">MaxJumpTableSize</a> = <var>20</var>;</td></tr>
<tr><th id="134">134</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>5</var>;</td></tr>
<tr><th id="135">135</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefLoopLogAlignment" title='llvm::AArch64Subtarget::PrefLoopLogAlignment' data-ref="llvm::AArch64Subtarget::PrefLoopLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefLoopLogAlignment">PrefLoopLogAlignment</a> = <var>4</var>;</td></tr>
<tr><th id="136">136</th><td>    <b>break</b>;</td></tr>
<tr><th id="137">137</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::Falkor" title='llvm::AArch64Subtarget::Falkor' data-ref="llvm::AArch64Subtarget::Falkor" data-ref-filename="llvm..AArch64Subtarget..Falkor">Falkor</a>:</td></tr>
<tr><th id="138">138</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxInterleaveFactor" title='llvm::AArch64Subtarget::MaxInterleaveFactor' data-ref="llvm::AArch64Subtarget::MaxInterleaveFactor" data-ref-filename="llvm..AArch64Subtarget..MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>4</var>;</td></tr>
<tr><th id="139">139</th><td>    <i>// FIXME: remove this to enable 64-bit SLP if performance looks good.</i></td></tr>
<tr><th id="140">140</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinVectorRegisterBitWidth" title='llvm::AArch64Subtarget::MinVectorRegisterBitWidth' data-ref="llvm::AArch64Subtarget::MinVectorRegisterBitWidth" data-ref-filename="llvm..AArch64Subtarget..MinVectorRegisterBitWidth">MinVectorRegisterBitWidth</a> = <var>128</var>;</td></tr>
<tr><th id="141">141</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize" data-ref-filename="llvm..AArch64Subtarget..CacheLineSize">CacheLineSize</a> = <var>128</var>;</td></tr>
<tr><th id="142">142</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefetchDistance" title='llvm::AArch64Subtarget::PrefetchDistance' data-ref="llvm::AArch64Subtarget::PrefetchDistance" data-ref-filename="llvm..AArch64Subtarget..PrefetchDistance">PrefetchDistance</a> = <var>820</var>;</td></tr>
<tr><th id="143">143</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinPrefetchStride" title='llvm::AArch64Subtarget::MinPrefetchStride' data-ref="llvm::AArch64Subtarget::MinPrefetchStride" data-ref-filename="llvm..AArch64Subtarget..MinPrefetchStride">MinPrefetchStride</a> = <var>2048</var>;</td></tr>
<tr><th id="144">144</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" title='llvm::AArch64Subtarget::MaxPrefetchIterationsAhead' data-ref="llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" data-ref-filename="llvm..AArch64Subtarget..MaxPrefetchIterationsAhead">MaxPrefetchIterationsAhead</a> = <var>8</var>;</td></tr>
<tr><th id="145">145</th><td>    <b>break</b>;</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::Kryo" title='llvm::AArch64Subtarget::Kryo' data-ref="llvm::AArch64Subtarget::Kryo" data-ref-filename="llvm..AArch64Subtarget..Kryo">Kryo</a>:</td></tr>
<tr><th id="147">147</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxInterleaveFactor" title='llvm::AArch64Subtarget::MaxInterleaveFactor' data-ref="llvm::AArch64Subtarget::MaxInterleaveFactor" data-ref-filename="llvm..AArch64Subtarget..MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>4</var>;</td></tr>
<tr><th id="148">148</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::VectorInsertExtractBaseCost" title='llvm::AArch64Subtarget::VectorInsertExtractBaseCost' data-ref="llvm::AArch64Subtarget::VectorInsertExtractBaseCost" data-ref-filename="llvm..AArch64Subtarget..VectorInsertExtractBaseCost">VectorInsertExtractBaseCost</a> = <var>2</var>;</td></tr>
<tr><th id="149">149</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize" data-ref-filename="llvm..AArch64Subtarget..CacheLineSize">CacheLineSize</a> = <var>128</var>;</td></tr>
<tr><th id="150">150</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefetchDistance" title='llvm::AArch64Subtarget::PrefetchDistance' data-ref="llvm::AArch64Subtarget::PrefetchDistance" data-ref-filename="llvm..AArch64Subtarget..PrefetchDistance">PrefetchDistance</a> = <var>740</var>;</td></tr>
<tr><th id="151">151</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinPrefetchStride" title='llvm::AArch64Subtarget::MinPrefetchStride' data-ref="llvm::AArch64Subtarget::MinPrefetchStride" data-ref-filename="llvm..AArch64Subtarget..MinPrefetchStride">MinPrefetchStride</a> = <var>1024</var>;</td></tr>
<tr><th id="152">152</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" title='llvm::AArch64Subtarget::MaxPrefetchIterationsAhead' data-ref="llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" data-ref-filename="llvm..AArch64Subtarget..MaxPrefetchIterationsAhead">MaxPrefetchIterationsAhead</a> = <var>11</var>;</td></tr>
<tr><th id="153">153</th><td>    <i>// FIXME: remove this to enable 64-bit SLP if performance looks good.</i></td></tr>
<tr><th id="154">154</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinVectorRegisterBitWidth" title='llvm::AArch64Subtarget::MinVectorRegisterBitWidth' data-ref="llvm::AArch64Subtarget::MinVectorRegisterBitWidth" data-ref-filename="llvm..AArch64Subtarget..MinVectorRegisterBitWidth">MinVectorRegisterBitWidth</a> = <var>128</var>;</td></tr>
<tr><th id="155">155</th><td>    <b>break</b>;</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::NeoverseE1" title='llvm::AArch64Subtarget::NeoverseE1' data-ref="llvm::AArch64Subtarget::NeoverseE1" data-ref-filename="llvm..AArch64Subtarget..NeoverseE1">NeoverseE1</a>:</td></tr>
<tr><th id="157">157</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>3</var>;</td></tr>
<tr><th id="158">158</th><td>    <b>break</b>;</td></tr>
<tr><th id="159">159</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::NeoverseN1" title='llvm::AArch64Subtarget::NeoverseN1' data-ref="llvm::AArch64Subtarget::NeoverseN1" data-ref-filename="llvm..AArch64Subtarget..NeoverseN1">NeoverseN1</a>:</td></tr>
<tr><th id="160">160</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::NeoverseN2" title='llvm::AArch64Subtarget::NeoverseN2' data-ref="llvm::AArch64Subtarget::NeoverseN2" data-ref-filename="llvm..AArch64Subtarget..NeoverseN2">NeoverseN2</a>:</td></tr>
<tr><th id="161">161</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::NeoverseV1" title='llvm::AArch64Subtarget::NeoverseV1' data-ref="llvm::AArch64Subtarget::NeoverseV1" data-ref-filename="llvm..AArch64Subtarget..NeoverseV1">NeoverseV1</a>:</td></tr>
<tr><th id="162">162</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>4</var>;</td></tr>
<tr><th id="163">163</th><td>    <b>break</b>;</td></tr>
<tr><th id="164">164</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::Saphira" title='llvm::AArch64Subtarget::Saphira' data-ref="llvm::AArch64Subtarget::Saphira" data-ref-filename="llvm..AArch64Subtarget..Saphira">Saphira</a>:</td></tr>
<tr><th id="165">165</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxInterleaveFactor" title='llvm::AArch64Subtarget::MaxInterleaveFactor' data-ref="llvm::AArch64Subtarget::MaxInterleaveFactor" data-ref-filename="llvm..AArch64Subtarget..MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>4</var>;</td></tr>
<tr><th id="166">166</th><td>    <i>// FIXME: remove this to enable 64-bit SLP if performance looks good.</i></td></tr>
<tr><th id="167">167</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinVectorRegisterBitWidth" title='llvm::AArch64Subtarget::MinVectorRegisterBitWidth' data-ref="llvm::AArch64Subtarget::MinVectorRegisterBitWidth" data-ref-filename="llvm..AArch64Subtarget..MinVectorRegisterBitWidth">MinVectorRegisterBitWidth</a> = <var>128</var>;</td></tr>
<tr><th id="168">168</th><td>    <b>break</b>;</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::ThunderX2T99" title='llvm::AArch64Subtarget::ThunderX2T99' data-ref="llvm::AArch64Subtarget::ThunderX2T99" data-ref-filename="llvm..AArch64Subtarget..ThunderX2T99">ThunderX2T99</a>:</td></tr>
<tr><th id="170">170</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize" data-ref-filename="llvm..AArch64Subtarget..CacheLineSize">CacheLineSize</a> = <var>64</var>;</td></tr>
<tr><th id="171">171</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>3</var>;</td></tr>
<tr><th id="172">172</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefLoopLogAlignment" title='llvm::AArch64Subtarget::PrefLoopLogAlignment' data-ref="llvm::AArch64Subtarget::PrefLoopLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefLoopLogAlignment">PrefLoopLogAlignment</a> = <var>2</var>;</td></tr>
<tr><th id="173">173</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxInterleaveFactor" title='llvm::AArch64Subtarget::MaxInterleaveFactor' data-ref="llvm::AArch64Subtarget::MaxInterleaveFactor" data-ref-filename="llvm..AArch64Subtarget..MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>4</var>;</td></tr>
<tr><th id="174">174</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefetchDistance" title='llvm::AArch64Subtarget::PrefetchDistance' data-ref="llvm::AArch64Subtarget::PrefetchDistance" data-ref-filename="llvm..AArch64Subtarget..PrefetchDistance">PrefetchDistance</a> = <var>128</var>;</td></tr>
<tr><th id="175">175</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinPrefetchStride" title='llvm::AArch64Subtarget::MinPrefetchStride' data-ref="llvm::AArch64Subtarget::MinPrefetchStride" data-ref-filename="llvm..AArch64Subtarget..MinPrefetchStride">MinPrefetchStride</a> = <var>1024</var>;</td></tr>
<tr><th id="176">176</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" title='llvm::AArch64Subtarget::MaxPrefetchIterationsAhead' data-ref="llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" data-ref-filename="llvm..AArch64Subtarget..MaxPrefetchIterationsAhead">MaxPrefetchIterationsAhead</a> = <var>4</var>;</td></tr>
<tr><th id="177">177</th><td>    <i>// FIXME: remove this to enable 64-bit SLP if performance looks good.</i></td></tr>
<tr><th id="178">178</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinVectorRegisterBitWidth" title='llvm::AArch64Subtarget::MinVectorRegisterBitWidth' data-ref="llvm::AArch64Subtarget::MinVectorRegisterBitWidth" data-ref-filename="llvm..AArch64Subtarget..MinVectorRegisterBitWidth">MinVectorRegisterBitWidth</a> = <var>128</var>;</td></tr>
<tr><th id="179">179</th><td>    <b>break</b>;</td></tr>
<tr><th id="180">180</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::ThunderX" title='llvm::AArch64Subtarget::ThunderX' data-ref="llvm::AArch64Subtarget::ThunderX" data-ref-filename="llvm..AArch64Subtarget..ThunderX">ThunderX</a>:</td></tr>
<tr><th id="181">181</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::ThunderXT88" title='llvm::AArch64Subtarget::ThunderXT88' data-ref="llvm::AArch64Subtarget::ThunderXT88" data-ref-filename="llvm..AArch64Subtarget..ThunderXT88">ThunderXT88</a>:</td></tr>
<tr><th id="182">182</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::ThunderXT81" title='llvm::AArch64Subtarget::ThunderXT81' data-ref="llvm::AArch64Subtarget::ThunderXT81" data-ref-filename="llvm..AArch64Subtarget..ThunderXT81">ThunderXT81</a>:</td></tr>
<tr><th id="183">183</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::ThunderXT83" title='llvm::AArch64Subtarget::ThunderXT83' data-ref="llvm::AArch64Subtarget::ThunderXT83" data-ref-filename="llvm..AArch64Subtarget..ThunderXT83">ThunderXT83</a>:</td></tr>
<tr><th id="184">184</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize" data-ref-filename="llvm..AArch64Subtarget..CacheLineSize">CacheLineSize</a> = <var>128</var>;</td></tr>
<tr><th id="185">185</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>3</var>;</td></tr>
<tr><th id="186">186</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefLoopLogAlignment" title='llvm::AArch64Subtarget::PrefLoopLogAlignment' data-ref="llvm::AArch64Subtarget::PrefLoopLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefLoopLogAlignment">PrefLoopLogAlignment</a> = <var>2</var>;</td></tr>
<tr><th id="187">187</th><td>    <i>// FIXME: remove this to enable 64-bit SLP if performance looks good.</i></td></tr>
<tr><th id="188">188</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinVectorRegisterBitWidth" title='llvm::AArch64Subtarget::MinVectorRegisterBitWidth' data-ref="llvm::AArch64Subtarget::MinVectorRegisterBitWidth" data-ref-filename="llvm..AArch64Subtarget..MinVectorRegisterBitWidth">MinVectorRegisterBitWidth</a> = <var>128</var>;</td></tr>
<tr><th id="189">189</th><td>    <b>break</b>;</td></tr>
<tr><th id="190">190</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::TSV110" title='llvm::AArch64Subtarget::TSV110' data-ref="llvm::AArch64Subtarget::TSV110" data-ref-filename="llvm..AArch64Subtarget..TSV110">TSV110</a>:</td></tr>
<tr><th id="191">191</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize" data-ref-filename="llvm..AArch64Subtarget..CacheLineSize">CacheLineSize</a> = <var>64</var>;</td></tr>
<tr><th id="192">192</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>4</var>;</td></tr>
<tr><th id="193">193</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefLoopLogAlignment" title='llvm::AArch64Subtarget::PrefLoopLogAlignment' data-ref="llvm::AArch64Subtarget::PrefLoopLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefLoopLogAlignment">PrefLoopLogAlignment</a> = <var>2</var>;</td></tr>
<tr><th id="194">194</th><td>    <b>break</b>;</td></tr>
<tr><th id="195">195</th><td>  <b>case</b> <a class="enum" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::ThunderX3T110" title='llvm::AArch64Subtarget::ThunderX3T110' data-ref="llvm::AArch64Subtarget::ThunderX3T110" data-ref-filename="llvm..AArch64Subtarget..ThunderX3T110">ThunderX3T110</a>:</td></tr>
<tr><th id="196">196</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CacheLineSize" title='llvm::AArch64Subtarget::CacheLineSize' data-ref="llvm::AArch64Subtarget::CacheLineSize" data-ref-filename="llvm..AArch64Subtarget..CacheLineSize">CacheLineSize</a> = <var>64</var>;</td></tr>
<tr><th id="197">197</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefFunctionLogAlignment" title='llvm::AArch64Subtarget::PrefFunctionLogAlignment' data-ref="llvm::AArch64Subtarget::PrefFunctionLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefFunctionLogAlignment">PrefFunctionLogAlignment</a> = <var>4</var>;</td></tr>
<tr><th id="198">198</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefLoopLogAlignment" title='llvm::AArch64Subtarget::PrefLoopLogAlignment' data-ref="llvm::AArch64Subtarget::PrefLoopLogAlignment" data-ref-filename="llvm..AArch64Subtarget..PrefLoopLogAlignment">PrefLoopLogAlignment</a> = <var>2</var>;</td></tr>
<tr><th id="199">199</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxInterleaveFactor" title='llvm::AArch64Subtarget::MaxInterleaveFactor' data-ref="llvm::AArch64Subtarget::MaxInterleaveFactor" data-ref-filename="llvm..AArch64Subtarget..MaxInterleaveFactor">MaxInterleaveFactor</a> = <var>4</var>;</td></tr>
<tr><th id="200">200</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::PrefetchDistance" title='llvm::AArch64Subtarget::PrefetchDistance' data-ref="llvm::AArch64Subtarget::PrefetchDistance" data-ref-filename="llvm..AArch64Subtarget..PrefetchDistance">PrefetchDistance</a> = <var>128</var>;</td></tr>
<tr><th id="201">201</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinPrefetchStride" title='llvm::AArch64Subtarget::MinPrefetchStride' data-ref="llvm::AArch64Subtarget::MinPrefetchStride" data-ref-filename="llvm..AArch64Subtarget..MinPrefetchStride">MinPrefetchStride</a> = <var>1024</var>;</td></tr>
<tr><th id="202">202</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" title='llvm::AArch64Subtarget::MaxPrefetchIterationsAhead' data-ref="llvm::AArch64Subtarget::MaxPrefetchIterationsAhead" data-ref-filename="llvm..AArch64Subtarget..MaxPrefetchIterationsAhead">MaxPrefetchIterationsAhead</a> = <var>4</var>;</td></tr>
<tr><th id="203">203</th><td>    <i>// FIXME: remove this to enable 64-bit SLP if performance looks good.</i></td></tr>
<tr><th id="204">204</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::MinVectorRegisterBitWidth" title='llvm::AArch64Subtarget::MinVectorRegisterBitWidth' data-ref="llvm::AArch64Subtarget::MinVectorRegisterBitWidth" data-ref-filename="llvm..AArch64Subtarget..MinVectorRegisterBitWidth">MinVectorRegisterBitWidth</a> = <var>128</var>;</td></tr>
<tr><th id="205">205</th><td>    <b>break</b>;</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="decl def fn" id="_ZN4llvm16AArch64SubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_13TargetMachineEb" title='llvm::AArch64Subtarget::AArch64Subtarget' data-ref="_ZN4llvm16AArch64SubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_13TargetMachineEb" data-ref-filename="_ZN4llvm16AArch64SubtargetC1ERKNS_6TripleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESB_RKNS_13TargetMachineEb">AArch64Subtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col7 decl" id="97TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="97TT" data-ref-filename="97TT">TT</dfn>, <em>const</em> <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> &amp;<dfn class="local col8 decl" id="98CPU" title='CPU' data-type='const std::string &amp;' data-ref="98CPU" data-ref-filename="98CPU">CPU</dfn>,</td></tr>
<tr><th id="210">210</th><td>                                   <em>const</em> <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> &amp;<dfn class="local col9 decl" id="99FS" title='FS' data-type='const std::string &amp;' data-ref="99FS" data-ref-filename="99FS">FS</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" data-ref-filename="llvm..TargetMachine">TargetMachine</a> &amp;<dfn class="local col0 decl" id="100TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="100TM" data-ref-filename="100TM">TM</dfn>, <em>bool</em> <dfn class="local col1 decl" id="101LittleEndian" title='LittleEndian' data-type='bool' data-ref="101LittleEndian" data-ref-filename="101LittleEndian">LittleEndian</dfn>)</td></tr>
<tr><th id="212">212</th><td>    : <a class="type" href="../../../../build/lib/Target/AArch64/AArch64GenSubtargetInfo.inc.html#llvm::AArch64GenSubtargetInfo" title='llvm::AArch64GenSubtargetInfo' data-ref="llvm::AArch64GenSubtargetInfo" data-ref-filename="llvm..AArch64GenSubtargetInfo">AArch64GenSubtargetInfo</a><a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenSubtargetInfo.inc.html#_ZN4llvm23AArch64GenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_" title='llvm::AArch64GenSubtargetInfo::AArch64GenSubtargetInfo' data-ref="_ZN4llvm23AArch64GenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_" data-ref-filename="_ZN4llvm23AArch64GenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_">(</a><a class="local col7 ref" href="#97TT" title='TT' data-ref="97TT" data-ref-filename="97TT">TT</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col8 ref" href="#98CPU" title='CPU' data-ref="98CPU" data-ref-filename="98CPU">CPU</a>, <i>/*TuneCPU*/</i> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col8 ref" href="#98CPU" title='CPU' data-ref="98CPU" data-ref-filename="98CPU">CPU</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col9 ref" href="#99FS" title='FS' data-ref="99FS" data-ref-filename="99FS">FS</a>),</td></tr>
<tr><th id="213">213</th><td>      <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::ReserveXRegister" title='llvm::AArch64Subtarget::ReserveXRegister' data-ref="llvm::AArch64Subtarget::ReserveXRegister" data-ref-filename="llvm..AArch64Subtarget..ReserveXRegister">ReserveXRegister</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>()),</td></tr>
<tr><th id="214">214</th><td>      <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CustomCallSavedXRegs" title='llvm::AArch64Subtarget::CustomCallSavedXRegs' data-ref="llvm::AArch64Subtarget::CustomCallSavedXRegs" data-ref-filename="llvm..AArch64Subtarget..CustomCallSavedXRegs">CustomCallSavedXRegs</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>()),</td></tr>
<tr><th id="215">215</th><td>      <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::IsLittle" title='llvm::AArch64Subtarget::IsLittle' data-ref="llvm::AArch64Subtarget::IsLittle" data-ref-filename="llvm..AArch64Subtarget..IsLittle">IsLittle</a>(<a class="local col1 ref" href="#101LittleEndian" title='LittleEndian' data-ref="101LittleEndian" data-ref-filename="101LittleEndian">LittleEndian</a>),</td></tr>
<tr><th id="216">216</th><td>      <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple" data-ref-filename="llvm..AArch64Subtarget..TargetTriple">TargetTriple</a><a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#45" title='llvm::Triple::Triple' data-ref="_ZN4llvm6TripleC1ERKS0_" data-ref-filename="_ZN4llvm6TripleC1ERKS0_">(</a><a class="local col7 ref" href="#97TT" title='TT' data-ref="97TT" data-ref-filename="97TT">TT</a>), <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::FrameLowering" title='llvm::AArch64Subtarget::FrameLowering' data-ref="llvm::AArch64Subtarget::FrameLowering" data-ref-filename="llvm..AArch64Subtarget..FrameLowering">FrameLowering</a><a class="ref fn" href="AArch64FrameLowering.h.html#_ZN4llvm20AArch64FrameLoweringC1Ev" title='llvm::AArch64FrameLowering::AArch64FrameLowering' data-ref="_ZN4llvm20AArch64FrameLoweringC1Ev" data-ref-filename="_ZN4llvm20AArch64FrameLoweringC1Ev">(</a>),</td></tr>
<tr><th id="217">217</th><td>      <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::InstrInfo" title='llvm::AArch64Subtarget::InstrInfo' data-ref="llvm::AArch64Subtarget::InstrInfo" data-ref-filename="llvm..AArch64Subtarget..InstrInfo">InstrInfo</a><a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE" title='llvm::AArch64InstrInfo::AArch64InstrInfo' data-ref="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE" data-ref-filename="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE">(</a><a class="member fn" href="#_ZN4llvm16AArch64Subtarget31initializeSubtargetDependenciesENS_9StringRefES1_" title='llvm::AArch64Subtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm16AArch64Subtarget31initializeSubtargetDependenciesENS_9StringRefES1_" data-ref-filename="_ZN4llvm16AArch64Subtarget31initializeSubtargetDependenciesENS_9StringRefES1_">initializeSubtargetDependencies</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col9 ref" href="#99FS" title='FS' data-ref="99FS" data-ref-filename="99FS">FS</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col8 ref" href="#98CPU" title='CPU' data-ref="98CPU" data-ref-filename="98CPU">CPU</a>)), <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::TSInfo" title='llvm::AArch64Subtarget::TSInfo' data-ref="llvm::AArch64Subtarget::TSInfo" data-ref-filename="llvm..AArch64Subtarget..TSInfo">TSInfo</a><a class="ref fn" href="AArch64SelectionDAGInfo.h.html#20" title='llvm::AArch64SelectionDAGInfo::AArch64SelectionDAGInfo' data-ref="_ZN4llvm23AArch64SelectionDAGInfoC1Ev" data-ref-filename="_ZN4llvm23AArch64SelectionDAGInfoC1Ev">(</a>),</td></tr>
<tr><th id="218">218</th><td>      <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::TLInfo" title='llvm::AArch64Subtarget::TLInfo' data-ref="llvm::AArch64Subtarget::TLInfo" data-ref-filename="llvm..AArch64Subtarget..TLInfo">TLInfo</a><a class="ref fn" href="AArch64ISelLowering.h.html#_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE" title='llvm::AArch64TargetLowering::AArch64TargetLowering' data-ref="_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE" data-ref-filename="_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE">(</a><a class="local col0 ref" href="#100TM" title='TM' data-ref="100TM" data-ref-filename="100TM">TM</a>, *<b>this</b>) {</td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (<span class="namespace">AArch64::</span><a class="ref fn" href="../../../include/llvm/Support/AArch64TargetParser.h.html#_ZN4llvm7AArch6422isX18ReservedByDefaultERKNS_6TripleE" title='llvm::AArch64::isX18ReservedByDefault' data-ref="_ZN4llvm7AArch6422isX18ReservedByDefaultERKNS_6TripleE" data-ref-filename="_ZN4llvm7AArch6422isX18ReservedByDefaultERKNS_6TripleE">isX18ReservedByDefault</a>(<a class="local col7 ref" href="#97TT" title='TT' data-ref="97TT" data-ref-filename="97TT">TT</a>))</td></tr>
<tr><th id="220">220</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::ReserveXRegister" title='llvm::AArch64Subtarget::ReserveXRegister' data-ref="llvm::AArch64Subtarget::ReserveXRegister" data-ref-filename="llvm..AArch64Subtarget..ReserveXRegister">ReserveXRegister</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<var>18</var>);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CallLoweringInfo" title='llvm::AArch64Subtarget::CallLoweringInfo' data-ref="llvm::AArch64Subtarget::CallLoweringInfo" data-ref-filename="llvm..AArch64Subtarget..CallLoweringInfo">CallLoweringInfo</a>.<span class='ref fn' title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</span>(<b>new</b> <a class="type" href="GISel/AArch64CallLowering.h.html#llvm::AArch64CallLowering" title='llvm::AArch64CallLowering' data-ref="llvm::AArch64CallLowering" data-ref-filename="llvm..AArch64CallLowering">AArch64CallLowering</a><a class="ref fn" href="GISel/AArch64CallLowering.h.html#_ZN4llvm19AArch64CallLoweringC1ERKNS_21AArch64TargetLoweringE" title='llvm::AArch64CallLowering::AArch64CallLowering' data-ref="_ZN4llvm19AArch64CallLoweringC1ERKNS_21AArch64TargetLoweringE" data-ref-filename="_ZN4llvm19AArch64CallLoweringC1ERKNS_21AArch64TargetLoweringE">(</a>*<a class="virtual member fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" title='llvm::AArch64Subtarget::getTargetLowering' data-ref="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv">getTargetLowering</a>()));</td></tr>
<tr><th id="223">223</th><td>  <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::InlineAsmLoweringInfo" title='llvm::AArch64Subtarget::InlineAsmLoweringInfo' data-ref="llvm::AArch64Subtarget::InlineAsmLoweringInfo" data-ref-filename="llvm..AArch64Subtarget..InlineAsmLoweringInfo">InlineAsmLoweringInfo</a>.<span class='ref fn' title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</span>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering" title='llvm::InlineAsmLowering' data-ref="llvm::InlineAsmLowering" data-ref-filename="llvm..InlineAsmLowering">InlineAsmLowering</a><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#_ZN4llvm17InlineAsmLoweringC1EPKNS_14TargetLoweringE" title='llvm::InlineAsmLowering::InlineAsmLowering' data-ref="_ZN4llvm17InlineAsmLoweringC1EPKNS_14TargetLoweringE" data-ref-filename="_ZN4llvm17InlineAsmLoweringC1EPKNS_14TargetLoweringE">(</a><a class="virtual member fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" title='llvm::AArch64Subtarget::getTargetLowering' data-ref="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv">getTargetLowering</a>()));</td></tr>
<tr><th id="224">224</th><td>  <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::Legalizer" title='llvm::AArch64Subtarget::Legalizer' data-ref="llvm::AArch64Subtarget::Legalizer" data-ref-filename="llvm..AArch64Subtarget..Legalizer">Legalizer</a>.<span class='ref fn' title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</span>(<b>new</b> <a class="type" href="GISel/AArch64LegalizerInfo.h.html#llvm::AArch64LegalizerInfo" title='llvm::AArch64LegalizerInfo' data-ref="llvm::AArch64LegalizerInfo" data-ref-filename="llvm..AArch64LegalizerInfo">AArch64LegalizerInfo</a><a class="ref fn" href="GISel/AArch64LegalizerInfo.h.html#_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE" title='llvm::AArch64LegalizerInfo::AArch64LegalizerInfo' data-ref="_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE" data-ref-filename="_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE">(</a>*<b>this</b>));</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <em>auto</em> *<dfn class="local col2 decl" id="102RBI" title='RBI' data-type='llvm::AArch64RegisterBankInfo *' data-ref="102RBI" data-ref-filename="102RBI">RBI</dfn> = <b>new</b> <a class="type" href="GISel/AArch64RegisterBankInfo.h.html#llvm::AArch64RegisterBankInfo" title='llvm::AArch64RegisterBankInfo' data-ref="llvm::AArch64RegisterBankInfo" data-ref-filename="llvm..AArch64RegisterBankInfo">AArch64RegisterBankInfo</a><a class="ref fn" href="GISel/AArch64RegisterBankInfo.h.html#_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE" title='llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo' data-ref="_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE">(</a>*<a class="virtual member fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" title='llvm::AArch64Subtarget::getRegisterInfo' data-ref="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i>// FIXME: At this point, we can't rely on Subtarget having RBI.</i></td></tr>
<tr><th id="229">229</th><td><i>  // It's awkward to mix passing RBI and the Subtarget; should we pass</i></td></tr>
<tr><th id="230">230</th><td><i>  // TII/TRI as well?</i></td></tr>
<tr><th id="231">231</th><td>  <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::InstSelector" title='llvm::AArch64Subtarget::InstSelector' data-ref="llvm::AArch64Subtarget::InstSelector" data-ref-filename="llvm..AArch64Subtarget..InstSelector">InstSelector</a>.<span class='ref fn' title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</span>(<a class="ref fn" href="AArch64.h.html#_ZN4llvm32createAArch64InstructionSelectorERKNS_20AArch64TargetMachineERNS_16AArch64SubtargetERNS_23AArch64RegisterBankInfoE" title='llvm::createAArch64InstructionSelector' data-ref="_ZN4llvm32createAArch64InstructionSelectorERKNS_20AArch64TargetMachineERNS_16AArch64SubtargetERNS_23AArch64RegisterBankInfoE" data-ref-filename="_ZN4llvm32createAArch64InstructionSelectorERKNS_20AArch64TargetMachineERNS_16AArch64SubtargetERNS_23AArch64RegisterBankInfoE">createAArch64InstructionSelector</a>(</td></tr>
<tr><th id="232">232</th><td>      *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64TargetMachine.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine" data-ref-filename="llvm..AArch64TargetMachine">AArch64TargetMachine</a> *&gt;(&amp;<a class="local col0 ref" href="#100TM" title='TM' data-ref="100TM" data-ref-filename="100TM">TM</a>), <span class='refarg'>*<b>this</b></span>, <span class='refarg'>*<a class="local col2 ref" href="#102RBI" title='RBI' data-ref="102RBI" data-ref-filename="102RBI">RBI</a></span>));</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::RegBankInfo" title='llvm::AArch64Subtarget::RegBankInfo' data-ref="llvm::AArch64Subtarget::RegBankInfo" data-ref-filename="llvm..AArch64Subtarget..RegBankInfo">RegBankInfo</a>.<span class='ref fn' title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</span>(<a class="local col2 ref" href="#102RBI" title='RBI' data-ref="102RBI" data-ref-filename="102RBI">RBI</a>);</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering" data-ref-filename="llvm..CallLowering">CallLowering</a> *<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64Subtarget15getCallLoweringEv" title='llvm::AArch64Subtarget::getCallLowering' data-ref="_ZNK4llvm16AArch64Subtarget15getCallLoweringEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15getCallLoweringEv">getCallLowering</dfn>() <em>const</em> {</td></tr>
<tr><th id="238">238</th><td>  <b>return</b> <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::CallLoweringInfo" title='llvm::AArch64Subtarget::CallLoweringInfo' data-ref="llvm::AArch64Subtarget::CallLoweringInfo" data-ref-filename="llvm..AArch64Subtarget..CallLoweringInfo">CallLoweringInfo</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>();</td></tr>
<tr><th id="239">239</th><td>}</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InlineAsmLowering.h.html#llvm::InlineAsmLowering" title='llvm::InlineAsmLowering' data-ref="llvm::InlineAsmLowering" data-ref-filename="llvm..InlineAsmLowering">InlineAsmLowering</a> *<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64Subtarget20getInlineAsmLoweringEv" title='llvm::AArch64Subtarget::getInlineAsmLowering' data-ref="_ZNK4llvm16AArch64Subtarget20getInlineAsmLoweringEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget20getInlineAsmLoweringEv">getInlineAsmLowering</dfn>() <em>const</em> {</td></tr>
<tr><th id="242">242</th><td>  <b>return</b> <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::InlineAsmLoweringInfo" title='llvm::AArch64Subtarget::InlineAsmLoweringInfo' data-ref="llvm::AArch64Subtarget::InlineAsmLoweringInfo" data-ref-filename="llvm..AArch64Subtarget..InlineAsmLoweringInfo">InlineAsmLoweringInfo</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>();</td></tr>
<tr><th id="243">243</th><td>}</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a> *<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64Subtarget22getInstructionSelectorEv" title='llvm::AArch64Subtarget::getInstructionSelector' data-ref="_ZNK4llvm16AArch64Subtarget22getInstructionSelectorEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget22getInstructionSelectorEv">getInstructionSelector</dfn>() <em>const</em> {</td></tr>
<tr><th id="246">246</th><td>  <b>return</b> <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::InstSelector" title='llvm::AArch64Subtarget::InstSelector' data-ref="llvm::AArch64Subtarget::InstSelector" data-ref-filename="llvm..AArch64Subtarget..InstSelector">InstSelector</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>();</td></tr>
<tr><th id="247">247</th><td>}</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo" data-ref-filename="llvm..LegalizerInfo">LegalizerInfo</a> *<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64Subtarget16getLegalizerInfoEv" title='llvm::AArch64Subtarget::getLegalizerInfo' data-ref="_ZNK4llvm16AArch64Subtarget16getLegalizerInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget16getLegalizerInfoEv">getLegalizerInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::Legalizer" title='llvm::AArch64Subtarget::Legalizer' data-ref="llvm::AArch64Subtarget::Legalizer" data-ref-filename="llvm..AArch64Subtarget..Legalizer">Legalizer</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>();</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> *<a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64Subtarget14getRegBankInfoEv" title='llvm::AArch64Subtarget::getRegBankInfo' data-ref="_ZNK4llvm16AArch64Subtarget14getRegBankInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14getRegBankInfoEv">getRegBankInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="254">254</th><td>  <b>return</b> <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::RegBankInfo" title='llvm::AArch64Subtarget::RegBankInfo' data-ref="llvm::AArch64Subtarget::RegBankInfo" data-ref-filename="llvm..AArch64Subtarget..RegBankInfo">RegBankInfo</a>.<span class='ref fn' title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv" data-ref-filename="_ZNKSt10unique_ptr3getEv">get</span>();</td></tr>
<tr><th id="255">255</th><td>}</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i class="doc">/// Find the target operand flags that describe how a global value should be</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">/// referenced for the current subtarget.</i></td></tr>
<tr><th id="259">259</th><td><em>unsigned</em></td></tr>
<tr><th id="260">260</th><td><a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::ClassifyGlobalReference' data-ref="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" data-ref-filename="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">ClassifyGlobalReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col3 decl" id="103GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="103GV" data-ref-filename="103GV">GV</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" data-ref-filename="llvm..TargetMachine">TargetMachine</a> &amp;<dfn class="local col4 decl" id="104TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="104TM" data-ref-filename="104TM">TM</dfn>) <em>const</em> {</td></tr>
<tr><th id="262">262</th><td>  <i>// MachO large model always goes via a GOT, simply to get a single 8-byte</i></td></tr>
<tr><th id="263">263</th><td><i>  // absolute relocation on all global addresses.</i></td></tr>
<tr><th id="264">264</th><td>  <b>if</b> (<a class="local col4 ref" href="#104TM" title='TM' data-ref="104TM" data-ref-filename="104TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Large" title='llvm::CodeModel::Large' data-ref="llvm::CodeModel::Large" data-ref-filename="llvm..CodeModel..Large">Large</a> &amp;&amp; <a class="member fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" title='llvm::AArch64Subtarget::isTargetMachO' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv">isTargetMachO</a>())</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (!<a class="local col4 ref" href="#104TM" title='TM' data-ref="104TM" data-ref-filename="104TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE" title='llvm::TargetMachine::shouldAssumeDSOLocal' data-ref="_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE" data-ref-filename="_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE">shouldAssumeDSOLocal</a>(*<a class="local col3 ref" href="#103GV" title='GV' data-ref="103GV" data-ref-filename="103GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv" data-ref-filename="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>(), <a class="local col3 ref" href="#103GV" title='GV' data-ref="103GV" data-ref-filename="103GV">GV</a>)) {</td></tr>
<tr><th id="268">268</th><td>    <b>if</b> (<a class="local col3 ref" href="#103GV" title='GV' data-ref="103GV" data-ref-filename="103GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue24hasDLLImportStorageClassEv" title='llvm::GlobalValue::hasDLLImportStorageClass' data-ref="_ZNK4llvm11GlobalValue24hasDLLImportStorageClassEv" data-ref-filename="_ZNK4llvm11GlobalValue24hasDLLImportStorageClassEv">hasDLLImportStorageClass</a>())</td></tr>
<tr><th id="269">269</th><td>      <b>return</b> <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_DLLIMPORT" title='llvm::AArch64II::MO_DLLIMPORT' data-ref="llvm::AArch64II::MO_DLLIMPORT" data-ref-filename="llvm..AArch64II..MO_DLLIMPORT">MO_DLLIMPORT</a>;</td></tr>
<tr><th id="270">270</th><td>    <b>if</b> (<a class="member fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getTargetTripleEv" title='llvm::AArch64Subtarget::getTargetTriple' data-ref="_ZNK4llvm16AArch64Subtarget15getTargetTripleEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15getTargetTripleEv">getTargetTriple</a>().<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSWindowsEv" title='llvm::Triple::isOSWindows' data-ref="_ZNK4llvm6Triple11isOSWindowsEv" data-ref-filename="_ZNK4llvm6Triple11isOSWindowsEv">isOSWindows</a>())</td></tr>
<tr><th id="271">271</th><td>      <b>return</b> <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_COFFSTUB" title='llvm::AArch64II::MO_COFFSTUB' data-ref="llvm::AArch64II::MO_COFFSTUB" data-ref-filename="llvm..AArch64II..MO_COFFSTUB">MO_COFFSTUB</a>;</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a>;</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// The small code model's direct accesses use ADRP, which cannot</i></td></tr>
<tr><th id="276">276</th><td><i>  // necessarily produce the value 0 (if the code is above 4GB).</i></td></tr>
<tr><th id="277">277</th><td><i>  // Same for the tiny code model, where we have a pc relative LDR.</i></td></tr>
<tr><th id="278">278</th><td>  <b>if</b> ((<a class="member fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv" title='llvm::AArch64Subtarget::useSmallAddressing' data-ref="_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv">useSmallAddressing</a>() || <a class="local col4 ref" href="#104TM" title='TM' data-ref="104TM" data-ref-filename="104TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Tiny" title='llvm::CodeModel::Tiny' data-ref="llvm::CodeModel::Tiny" data-ref-filename="llvm..CodeModel..Tiny">Tiny</a>) &amp;&amp;</td></tr>
<tr><th id="279">279</th><td>      <a class="local col3 ref" href="#103GV" title='GV' data-ref="103GV" data-ref-filename="103GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv" title='llvm::GlobalValue::hasExternalWeakLinkage' data-ref="_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv" data-ref-filename="_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv">hasExternalWeakLinkage</a>())</td></tr>
<tr><th id="280">280</th><td>    <b>return</b> <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <i>// References to tagged globals are marked with MO_NC | MO_TAGGED to indicate</i></td></tr>
<tr><th id="283">283</th><td><i>  // that their nominal addresses are tagged and outside of the code model. In</i></td></tr>
<tr><th id="284">284</th><td><i>  // AArch64ExpandPseudo::expandMI we emit an additional instruction to set the</i></td></tr>
<tr><th id="285">285</th><td><i>  // tag if necessary based on MO_TAGGED.</i></td></tr>
<tr><th id="286">286</th><td>  <b>if</b> (<a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::AllowTaggedGlobals" title='llvm::AArch64Subtarget::AllowTaggedGlobals' data-ref="llvm::AArch64Subtarget::AllowTaggedGlobals" data-ref-filename="llvm..AArch64Subtarget..AllowTaggedGlobals">AllowTaggedGlobals</a> &amp;&amp; !<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::FunctionType" title='llvm::FunctionType' data-ref="llvm::FunctionType" data-ref-filename="llvm..FunctionType">FunctionType</a>&gt;(<a class="local col3 ref" href="#103GV" title='GV' data-ref="103GV" data-ref-filename="103GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue12getValueTypeEv" title='llvm::GlobalValue::getValueType' data-ref="_ZNK4llvm11GlobalValue12getValueTypeEv" data-ref-filename="_ZNK4llvm11GlobalValue12getValueTypeEv">getValueType</a>()))</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_TAGGED" title='llvm::AArch64II::MO_TAGGED' data-ref="llvm::AArch64II::MO_TAGGED" data-ref-filename="llvm..AArch64II..MO_TAGGED">MO_TAGGED</a>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <b>return</b> <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NO_FLAG" title='llvm::AArch64II::MO_NO_FLAG' data-ref="llvm::AArch64II::MO_NO_FLAG" data-ref-filename="llvm..AArch64II..MO_NO_FLAG">MO_NO_FLAG</a>;</td></tr>
<tr><th id="290">290</th><td>}</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><em>unsigned</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::classifyGlobalFunctionReference' data-ref="_ZNK4llvm16AArch64Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" data-ref-filename="_ZNK4llvm16AArch64Subtarget31classifyGlobalFunctionReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">classifyGlobalFunctionReference</dfn>(</td></tr>
<tr><th id="293">293</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col5 decl" id="105GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="105GV" data-ref-filename="105GV">GV</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" data-ref-filename="llvm..TargetMachine">TargetMachine</a> &amp;<dfn class="local col6 decl" id="106TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="106TM" data-ref-filename="106TM">TM</dfn>) <em>const</em> {</td></tr>
<tr><th id="294">294</th><td>  <i>// MachO large model always goes via a GOT, because we don't have the</i></td></tr>
<tr><th id="295">295</th><td><i>  // relocations available to do anything else..</i></td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (<a class="local col6 ref" href="#106TM" title='TM' data-ref="106TM" data-ref-filename="106TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Large" title='llvm::CodeModel::Large' data-ref="llvm::CodeModel::Large" data-ref-filename="llvm..CodeModel..Large">Large</a> &amp;&amp; <a class="member fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" title='llvm::AArch64Subtarget::isTargetMachO' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv">isTargetMachO</a>() &amp;&amp;</td></tr>
<tr><th id="297">297</th><td>      !<a class="local col5 ref" href="#105GV" title='GV' data-ref="105GV" data-ref-filename="105GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue18hasInternalLinkageEv" title='llvm::GlobalValue::hasInternalLinkage' data-ref="_ZNK4llvm11GlobalValue18hasInternalLinkageEv" data-ref-filename="_ZNK4llvm11GlobalValue18hasInternalLinkageEv">hasInternalLinkage</a>())</td></tr>
<tr><th id="298">298</th><td>    <b>return</b> <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i>// NonLazyBind goes via GOT unless we know it's available locally.</i></td></tr>
<tr><th id="301">301</th><td>  <em>auto</em> *<dfn class="local col7 decl" id="107F" title='F' data-type='const llvm::Function *' data-ref="107F" data-ref-filename="107F">F</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a>&gt;(<a class="local col5 ref" href="#105GV" title='GV' data-ref="105GV" data-ref-filename="105GV">GV</a>);</td></tr>
<tr><th id="302">302</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseNonLazyBind" title='UseNonLazyBind' data-use='m' data-ref="UseNonLazyBind" data-ref-filename="UseNonLazyBind">UseNonLazyBind</a> &amp;&amp; <a class="local col7 ref" href="#107F" title='F' data-ref="107F" data-ref-filename="107F">F</a> &amp;&amp; <a class="local col7 ref" href="#107F" title='F' data-ref="107F" data-ref-filename="107F">F</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#44" title='llvm::Attribute::NonLazyBind' data-ref="llvm::Attribute::NonLazyBind" data-ref-filename="llvm..Attribute..NonLazyBind">NonLazyBind</a>) &amp;&amp;</td></tr>
<tr><th id="303">303</th><td>      !<a class="local col6 ref" href="#106TM" title='TM' data-ref="106TM" data-ref-filename="106TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE" title='llvm::TargetMachine::shouldAssumeDSOLocal' data-ref="_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE" data-ref-filename="_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE">shouldAssumeDSOLocal</a>(*<a class="local col5 ref" href="#105GV" title='GV' data-ref="105GV" data-ref-filename="105GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv" data-ref-filename="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>(), <a class="local col5 ref" href="#105GV" title='GV' data-ref="105GV" data-ref-filename="105GV">GV</a>))</td></tr>
<tr><th id="304">304</th><td>    <b>return</b> <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i>// Use ClassifyGlobalReference for setting MO_DLLIMPORT/MO_COFFSTUB.</i></td></tr>
<tr><th id="307">307</th><td>  <b>if</b> (<a class="member fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getTargetTripleEv" title='llvm::AArch64Subtarget::getTargetTriple' data-ref="_ZNK4llvm16AArch64Subtarget15getTargetTripleEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15getTargetTripleEv">getTargetTriple</a>().<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSWindowsEv" title='llvm::Triple::isOSWindows' data-ref="_ZNK4llvm6Triple11isOSWindowsEv" data-ref-filename="_ZNK4llvm6Triple11isOSWindowsEv">isOSWindows</a>())</td></tr>
<tr><th id="308">308</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::ClassifyGlobalReference' data-ref="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" data-ref-filename="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">ClassifyGlobalReference</a>(<a class="local col5 ref" href="#105GV" title='GV' data-ref="105GV" data-ref-filename="105GV">GV</a>, <a class="local col6 ref" href="#106TM" title='TM' data-ref="106TM" data-ref-filename="106TM">TM</a>);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <b>return</b> <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NO_FLAG" title='llvm::AArch64II::MO_NO_FLAG' data-ref="llvm::AArch64II::MO_NO_FLAG" data-ref-filename="llvm..AArch64II..MO_NO_FLAG">MO_NO_FLAG</a>;</td></tr>
<tr><th id="311">311</th><td>}</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><em>void</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64Subtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj" title='llvm::AArch64Subtarget::overrideSchedPolicy' data-ref="_ZNK4llvm16AArch64Subtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj" data-ref-filename="_ZNK4llvm16AArch64Subtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj">overrideSchedPolicy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy" title='llvm::MachineSchedPolicy' data-ref="llvm::MachineSchedPolicy" data-ref-filename="llvm..MachineSchedPolicy">MachineSchedPolicy</a> &amp;<dfn class="local col8 decl" id="108Policy" title='Policy' data-type='llvm::MachineSchedPolicy &amp;' data-ref="108Policy" data-ref-filename="108Policy">Policy</dfn>,</td></tr>
<tr><th id="314">314</th><td>                                           <em>unsigned</em> <dfn class="local col9 decl" id="109NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="109NumRegionInstrs" data-ref-filename="109NumRegionInstrs">NumRegionInstrs</dfn>) <em>const</em> {</td></tr>
<tr><th id="315">315</th><td>  <i>// LNT run (at least on Cyclone) showed reasonably significant gains for</i></td></tr>
<tr><th id="316">316</th><td><i>  // bi-directional scheduling. 253.perlbmk.</i></td></tr>
<tr><th id="317">317</th><td>  <a class="local col8 ref" href="#108Policy" title='Policy' data-ref="108Policy" data-ref-filename="108Policy">Policy</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyTopDown" title='llvm::MachineSchedPolicy::OnlyTopDown' data-ref="llvm::MachineSchedPolicy::OnlyTopDown" data-ref-filename="llvm..MachineSchedPolicy..OnlyTopDown">OnlyTopDown</a> = <b>false</b>;</td></tr>
<tr><th id="318">318</th><td>  <a class="local col8 ref" href="#108Policy" title='Policy' data-ref="108Policy" data-ref-filename="108Policy">Policy</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::OnlyBottomUp" title='llvm::MachineSchedPolicy::OnlyBottomUp' data-ref="llvm::MachineSchedPolicy::OnlyBottomUp" data-ref-filename="llvm..MachineSchedPolicy..OnlyBottomUp">OnlyBottomUp</a> = <b>false</b>;</td></tr>
<tr><th id="319">319</th><td>  <i>// Enabling or Disabling the latency heuristic is a close call: It seems to</i></td></tr>
<tr><th id="320">320</th><td><i>  // help nearly no benchmark on out-of-order architectures, on the other hand</i></td></tr>
<tr><th id="321">321</th><td><i>  // it regresses register pressure on a few benchmarking.</i></td></tr>
<tr><th id="322">322</th><td>  <a class="local col8 ref" href="#108Policy" title='Policy' data-ref="108Policy" data-ref-filename="108Policy">Policy</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::DisableLatencyHeuristic" title='llvm::MachineSchedPolicy::DisableLatencyHeuristic' data-ref="llvm::MachineSchedPolicy::DisableLatencyHeuristic" data-ref-filename="llvm..MachineSchedPolicy..DisableLatencyHeuristic">DisableLatencyHeuristic</a> = <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::DisableLatencySchedHeuristic" title='llvm::AArch64Subtarget::DisableLatencySchedHeuristic' data-ref="llvm::AArch64Subtarget::DisableLatencySchedHeuristic" data-ref-filename="llvm..AArch64Subtarget..DisableLatencySchedHeuristic">DisableLatencySchedHeuristic</a>;</td></tr>
<tr><th id="323">323</th><td>}</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><em>bool</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64Subtarget23enableEarlyIfConversionEv" title='llvm::AArch64Subtarget::enableEarlyIfConversion' data-ref="_ZNK4llvm16AArch64Subtarget23enableEarlyIfConversionEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget23enableEarlyIfConversionEv">enableEarlyIfConversion</dfn>() <em>const</em> {</td></tr>
<tr><th id="326">326</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableEarlyIfConvert" title='EnableEarlyIfConvert' data-use='m' data-ref="EnableEarlyIfConvert" data-ref-filename="EnableEarlyIfConvert">EnableEarlyIfConvert</a>;</td></tr>
<tr><th id="327">327</th><td>}</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><em>bool</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64Subtarget29supportsAddressTopByteIgnoredEv" title='llvm::AArch64Subtarget::supportsAddressTopByteIgnored' data-ref="_ZNK4llvm16AArch64Subtarget29supportsAddressTopByteIgnoredEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget29supportsAddressTopByteIgnoredEv">supportsAddressTopByteIgnored</dfn>() <em>const</em> {</td></tr>
<tr><th id="330">330</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseAddressTopByteIgnored" title='UseAddressTopByteIgnored' data-use='m' data-ref="UseAddressTopByteIgnored" data-ref-filename="UseAddressTopByteIgnored">UseAddressTopByteIgnored</a>)</td></tr>
<tr><th id="331">331</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <b>if</b> (<a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple" data-ref-filename="llvm..AArch64Subtarget..TargetTriple">TargetTriple</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5isiOSEv" title='llvm::Triple::isiOS' data-ref="_ZNK4llvm6Triple5isiOSEv" data-ref-filename="_ZNK4llvm6Triple5isiOSEv">isiOS</a>()) {</td></tr>
<tr><th id="334">334</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="110Major" title='Major' data-type='unsigned int' data-ref="110Major" data-ref-filename="110Major">Major</dfn>, <dfn class="local col1 decl" id="111Minor" title='Minor' data-type='unsigned int' data-ref="111Minor" data-ref-filename="111Minor">Minor</dfn>, <dfn class="local col2 decl" id="112Micro" title='Micro' data-type='unsigned int' data-ref="112Micro" data-ref-filename="112Micro">Micro</dfn>;</td></tr>
<tr><th id="335">335</th><td>    <a class="member field" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget::TargetTriple" title='llvm::AArch64Subtarget::TargetTriple' data-ref="llvm::AArch64Subtarget::TargetTriple" data-ref-filename="llvm..AArch64Subtarget..TargetTriple">TargetTriple</a>.<a class="ref fn" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple13getiOSVersionERjS1_S1_" title='llvm::Triple::getiOSVersion' data-ref="_ZNK4llvm6Triple13getiOSVersionERjS1_S1_" data-ref-filename="_ZNK4llvm6Triple13getiOSVersionERjS1_S1_">getiOSVersion</a>(<span class='refarg'><a class="local col0 ref" href="#110Major" title='Major' data-ref="110Major" data-ref-filename="110Major">Major</a></span>, <span class='refarg'><a class="local col1 ref" href="#111Minor" title='Minor' data-ref="111Minor" data-ref-filename="111Minor">Minor</a></span>, <span class='refarg'><a class="local col2 ref" href="#112Micro" title='Micro' data-ref="112Micro" data-ref-filename="112Micro">Micro</a></span>);</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> <a class="local col0 ref" href="#110Major" title='Major' data-ref="110Major" data-ref-filename="110Major">Major</a> &gt;= <var>8</var>;</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="340">340</th><td>}</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/PBQPRAConstraint.h.html#llvm::PBQPRAConstraint" title='llvm::PBQPRAConstraint' data-ref="llvm::PBQPRAConstraint" data-ref-filename="llvm..PBQPRAConstraint">PBQPRAConstraint</a>&gt;</td></tr>
<tr><th id="343">343</th><td><a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64Subtarget24getCustomPBQPConstraintsEv" title='llvm::AArch64Subtarget::getCustomPBQPConstraints' data-ref="_ZNK4llvm16AArch64Subtarget24getCustomPBQPConstraintsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget24getCustomPBQPConstraintsEv">getCustomPBQPConstraints</dfn>() <em>const</em> {</td></tr>
<tr><th id="344">344</th><td>  <b>return</b> <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrITL0__TL0_0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrITL0__TL0_0_E"></span><a class="member fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12balanceFPOpsEv" title='llvm::AArch64Subtarget::balanceFPOps' data-ref="_ZNK4llvm16AArch64Subtarget12balanceFPOpsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget12balanceFPOpsEv">balanceFPOps</a>() ? <span class="namespace">std::</span><span class='ref fn' title='std::make_unique' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="type" href="AArch64PBQPRegAlloc.h.html#llvm::A57ChainingConstraint" title='llvm::A57ChainingConstraint' data-ref="llvm::A57ChainingConstraint" data-ref-filename="llvm..A57ChainingConstraint">A57ChainingConstraint</a>&gt;() : <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EDn" data-ref-filename="_ZNSt10unique_ptrC1EDn"></span><b>nullptr</b>;</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><em>void</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16AArch64Subtarget13mirFileLoadedERNS_15MachineFunctionE" title='llvm::AArch64Subtarget::mirFileLoaded' data-ref="_ZNK4llvm16AArch64Subtarget13mirFileLoadedERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16AArch64Subtarget13mirFileLoadedERNS_15MachineFunctionE">mirFileLoaded</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="113MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="113MF" data-ref-filename="113MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="348">348</th><td>  <i>// We usually compute max call frame size after ISel. Do the computation now</i></td></tr>
<tr><th id="349">349</th><td><i>  // if the .mir file didn't specify it. Note that this will probably give you</i></td></tr>
<tr><th id="350">350</th><td><i>  // bogus values after PEI has eliminated the callframe setup/destroy pseudo</i></td></tr>
<tr><th id="351">351</th><td><i>  // instructions, specify explicitly if you need it to be correct.</i></td></tr>
<tr><th id="352">352</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="114MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="114MFI" data-ref-filename="114MFI">MFI</dfn> = <a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF" data-ref-filename="113MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="353">353</th><td>  <b>if</b> (!<a class="local col4 ref" href="#114MFI" title='MFI' data-ref="114MFI" data-ref-filename="114MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo26isMaxCallFrameSizeComputedEv" title='llvm::MachineFrameInfo::isMaxCallFrameSizeComputed' data-ref="_ZNK4llvm16MachineFrameInfo26isMaxCallFrameSizeComputedEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo26isMaxCallFrameSizeComputedEv">isMaxCallFrameSizeComputed</a>())</td></tr>
<tr><th id="354">354</th><td>    <a class="local col4 ref" href="#114MFI" title='MFI' data-ref="114MFI" data-ref-filename="114MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo23computeMaxCallFrameSizeERKNS_15MachineFunctionE" title='llvm::MachineFrameInfo::computeMaxCallFrameSize' data-ref="_ZN4llvm16MachineFrameInfo23computeMaxCallFrameSizeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16MachineFrameInfo23computeMaxCallFrameSizeERKNS_15MachineFunctionE">computeMaxCallFrameSize</a>(<a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF" data-ref-filename="113MF">MF</a>);</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><em>unsigned</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64Subtarget25getMaxSVEVectorSizeInBitsEv" title='llvm::AArch64Subtarget::getMaxSVEVectorSizeInBits' data-ref="_ZNK4llvm16AArch64Subtarget25getMaxSVEVectorSizeInBitsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget25getMaxSVEVectorSizeInBitsEv">getMaxSVEVectorSizeInBits</dfn>() <em>const</em> {</td></tr>
<tr><th id="358">358</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(HasSVE &amp;&amp; <q>"Tried to get SVE vector length without SVE support!"</q>);</td></tr>
<tr><th id="359">359</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SVEVectorBitsMax % <var>128</var> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="360">360</th><td>         <q>"SVE requires vector length in multiples of 128!"</q>);</td></tr>
<tr><th id="361">361</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SVEVectorBitsMax &gt;= SVEVectorBitsMin || SVEVectorBitsMax == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="362">362</th><td>         <q>"Minimum SVE vector size should not be larger than its maximum!"</q>);</td></tr>
<tr><th id="363">363</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SVEVectorBitsMax" title='SVEVectorBitsMax' data-use='m' data-ref="SVEVectorBitsMax" data-ref-filename="SVEVectorBitsMax">SVEVectorBitsMax</a> == <var>0</var>)</td></tr>
<tr><th id="364">364</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="365">365</th><td>  <b>return</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="tu ref" href="#SVEVectorBitsMin" title='SVEVectorBitsMin' data-use='r' data-ref="SVEVectorBitsMin" data-ref-filename="SVEVectorBitsMin">SVEVectorBitsMin</a>, <a class="tu ref" href="#SVEVectorBitsMax" title='SVEVectorBitsMax' data-use='r' data-ref="SVEVectorBitsMax" data-ref-filename="SVEVectorBitsMax">SVEVectorBitsMax</a>) / <var>128</var>) * <var>128</var>;</td></tr>
<tr><th id="366">366</th><td>}</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><em>unsigned</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64Subtarget25getMinSVEVectorSizeInBitsEv" title='llvm::AArch64Subtarget::getMinSVEVectorSizeInBits' data-ref="_ZNK4llvm16AArch64Subtarget25getMinSVEVectorSizeInBitsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget25getMinSVEVectorSizeInBitsEv">getMinSVEVectorSizeInBits</dfn>() <em>const</em> {</td></tr>
<tr><th id="369">369</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(HasSVE &amp;&amp; <q>"Tried to get SVE vector length without SVE support!"</q>);</td></tr>
<tr><th id="370">370</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SVEVectorBitsMin % <var>128</var> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="371">371</th><td>         <q>"SVE requires vector length in multiples of 128!"</q>);</td></tr>
<tr><th id="372">372</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SVEVectorBitsMax &gt;= SVEVectorBitsMin || SVEVectorBitsMax == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="373">373</th><td>         <q>"Minimum SVE vector size should not be larger than its maximum!"</q>);</td></tr>
<tr><th id="374">374</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SVEVectorBitsMax" title='SVEVectorBitsMax' data-use='m' data-ref="SVEVectorBitsMax" data-ref-filename="SVEVectorBitsMax">SVEVectorBitsMax</a> == <var>0</var>)</td></tr>
<tr><th id="375">375</th><td>    <b>return</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SVEVectorBitsMin" title='SVEVectorBitsMin' data-use='m' data-ref="SVEVectorBitsMin" data-ref-filename="SVEVectorBitsMin">SVEVectorBitsMin</a> / <var>128</var>) * <var>128</var>;</td></tr>
<tr><th id="376">376</th><td>  <b>return</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="tu ref" href="#SVEVectorBitsMin" title='SVEVectorBitsMin' data-use='r' data-ref="SVEVectorBitsMin" data-ref-filename="SVEVectorBitsMin">SVEVectorBitsMin</a>, <a class="tu ref" href="#SVEVectorBitsMax" title='SVEVectorBitsMax' data-use='r' data-ref="SVEVectorBitsMax" data-ref-filename="SVEVectorBitsMax">SVEVectorBitsMax</a>) / <var>128</var>) * <var>128</var>;</td></tr>
<tr><th id="377">377</th><td>}</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><em>bool</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>::<dfn class="decl def fn" id="_ZNK4llvm16AArch64Subtarget27useSVEForFixedLengthVectorsEv" title='llvm::AArch64Subtarget::useSVEForFixedLengthVectors' data-ref="_ZNK4llvm16AArch64Subtarget27useSVEForFixedLengthVectorsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget27useSVEForFixedLengthVectorsEv">useSVEForFixedLengthVectors</dfn>() <em>const</em> {</td></tr>
<tr><th id="380">380</th><td>  <i>// Prefer NEON unless larger SVE registers are available.</i></td></tr>
<tr><th id="381">381</th><td>  <b>return</b> <a class="member fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget6hasSVEEv" title='llvm::AArch64Subtarget::hasSVE' data-ref="_ZNK4llvm16AArch64Subtarget6hasSVEEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget6hasSVEEv">hasSVE</a>() &amp;&amp; <a class="member fn" href="#_ZNK4llvm16AArch64Subtarget25getMinSVEVectorSizeInBitsEv" title='llvm::AArch64Subtarget::getMinSVEVectorSizeInBits' data-ref="_ZNK4llvm16AArch64Subtarget25getMinSVEVectorSizeInBitsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget25getMinSVEVectorSizeInBitsEv">getMinSVEVectorSizeInBits</a>() &gt;= <var>256</var>;</td></tr>
<tr><th id="382">382</th><td>}</td></tr>
<tr><th id="383">383</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>