{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:22:43 2007 " "Info: Processing started: Wed May 02 11:22:43 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-Structure " "Info: Found design unit 1: part5-Structure" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_3bit_5to1-Behavior " "Info: Found design unit 2: mux_3bit_5to1-Behavior" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 80 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 char_7seg-Behavior " "Info: Found design unit 3: char_7seg-Behavior" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 137 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Info: Found entity 1: part5" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 mux_3bit_5to1 " "Info: Found entity 2: mux_3bit_5to1" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 75 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Info: Found entity 3: char_7seg" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Info: Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_5to1 mux_3bit_5to1:M4 " "Info: Elaborating entity \"mux_3bit_5to1\" for hierarchy \"mux_3bit_5to1:M4\"" {  } { { "part5.vhd" "M4" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:H7 " "Info: Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:H7\"" {  } { { "part5.vhd" "H7" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning: Pin \"HEX7\[6\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Warning: Pin \"HEX7\[5\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Warning: Pin \"HEX7\[4\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Warning: Pin \"HEX7\[3\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Warning: Pin \"HEX7\[2\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Warning: Pin \"HEX7\[1\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Warning: Pin \"HEX7\[0\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning: Pin \"HEX6\[6\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Warning: Pin \"HEX6\[5\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Warning: Pin \"HEX6\[4\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Warning: Pin \"HEX6\[3\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Warning: Pin \"HEX6\[2\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Warning: Pin \"HEX6\[1\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Warning: Pin \"HEX6\[0\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning: Pin \"HEX5\[6\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Warning: Pin \"HEX5\[5\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Warning: Pin \"HEX5\[4\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Warning: Pin \"HEX5\[3\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Warning: Pin \"HEX5\[2\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Warning: Pin \"HEX5\[1\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Warning: Pin \"HEX5\[0\]\" stuck at VCC" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "157 " "Info: Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "65 " "Info: Implemented 65 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:22:46 2007 " "Info: Processing ended: Wed May 02 11:22:46 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
