Info: Packing constants..
Info: Inserting IO buffers..
Info:     IO port 'sw[2]' driven by IBUF '$iopadmap$compteur_led.sw_2'
Info:     IO port 'sw[1]' driven by IBUF '$iopadmap$compteur_led.sw_1'
Info:     IO port 'sw[0]' driven by IBUF '$iopadmap$compteur_led.sw'
Info:     IO port 'led[3]' driven by OBUF '$iopadmap$compteur_led.led_3'
Info:     IO port 'led[2]' driven by OBUF '$iopadmap$compteur_led.led_2'
Info:     IO port 'led[1]' driven by OBUF '$iopadmap$compteur_led.led_1'
Info:     IO port 'led[0]' driven by OBUF '$iopadmap$compteur_led.led'
Info:     IO port 'btn[3]' driven by IBUF '$iopadmap$compteur_led.btn_3'
Info:     IO port 'btn[2]' driven by IBUF '$iopadmap$compteur_led.btn_2'
Info:     IO port 'btn[1]' driven by IBUF '$iopadmap$compteur_led.btn_1'
Info:     IO port 'btn[0]' driven by IBUF '$iopadmap$compteur_led.btn'
Info:     IO port 'sysclk' driven by IBUF '$iopadmap$compteur_led.sysclk'
Info:     IO port 'sw[3]' driven by IBUF '$iopadmap$compteur_led.sw_3'
Info:     Constraining 'sw[2]' to site 'IOB_X1Y102'
Info:     Tile 'RIOB33_X73Y101'
Info:     Constraining 'sw[1]' to site 'IOB_X1Y101'
Info:     Tile 'RIOB33_X73Y101'
Info:     Constraining 'sw[0]' to site 'IOB_X1Y103'
Info:     Tile 'RIOB33_X73Y103'
Info:     Constraining 'led[3]' to site 'IOB_X1Y47'
Info:     Tile 'RIOB33_X73Y47'
Info:     Constraining 'led[2]' to site 'IOB_X1Y45'
Info:     Tile 'RIOB33_X73Y45'
Info:     Constraining 'led[1]' to site 'IOB_X1Y48'
Info:     Tile 'RIOB33_X73Y47'
Info:     Constraining 'led[0]' to site 'IOB_X1Y46'
Info:     Tile 'RIOB33_X73Y45'
Info:     Constraining 'btn[3]' to site 'IOB_X1Y54'
Info:     Tile 'RIOB33_X73Y53'
Info:     Constraining 'btn[2]' to site 'IOB_X1Y62'
Info:     Tile 'RIOB33_X73Y61'
Info:     Constraining 'btn[1]' to site 'IOB_X1Y51'
Info:     Tile 'RIOB33_X73Y51'
Info:     Constraining 'btn[0]' to site 'IOB_X1Y52'
Info:     Tile 'RIOB33_X73Y51'
Info:     Constraining 'sysclk' to site 'IOB_X0Y26'
Info:     Tile 'LIOB33_X0Y25'
Info:     Constraining 'sw[3]' to site 'IOB_X1Y104'
Info:     Tile 'RIOB33_X73Y103'
Info: Generating input buffer for '$iopadmap$compteur_led.sw_2'
Info: Generating input buffer for '$iopadmap$compteur_led.sw_1'
Info: Generating input buffer for '$iopadmap$compteur_led.sw'
Info: Generating output buffer for '$iopadmap$compteur_led.led_3'
Info: Generating output buffer for '$iopadmap$compteur_led.led_2'
Info: Generating output buffer for '$iopadmap$compteur_led.led_1'
Info: Generating output buffer for '$iopadmap$compteur_led.led'
Info: Generating input buffer for '$iopadmap$compteur_led.btn_3'
Info: Generating input buffer for '$iopadmap$compteur_led.btn_2'
Info: Generating input buffer for '$iopadmap$compteur_led.btn_1'
Info: Generating input buffer for '$iopadmap$compteur_led.btn'
Info: Generating input buffer for '$iopadmap$compteur_led.sysclk'
Info: Generating input buffer for '$iopadmap$compteur_led.sw_3'
Info:     Created 13 PAD cells from:
Info:             13x PAD
Info:     Created 1 PS7_PS7 cells from:
Info:              1x PS7
Info: Preparing clocking...
Info: Packing constants..
Info: Packing PLLs...
Info: Packing global buffers...
Info:     Constrained BUFGCTRL '$auto$clkbufmap.cc:261:execute$3702' to bel 'BUFGCTRL_X0Y0/BUFGCTRL' based on dedicated routing
Info: Packing MUX[789]s..
Info: Packing carries..
Info:    Grouped 32 MUXCYs and 32 XORCYs into 1 chains.
Info:    Blasted 0 non-chain MUXCYs and 0 non-chain XORCYs to soft logic
Info: Packing LUTs..
Info:     Created 77 SLICE_LUTX cells from:
Info:             65x LUT1
Info:              4x LUT4
Info:              8x LUT6
Info: Packing DRAM..
Info:    Transformed 0 tied-low DRAM address inputs to be tied-high
Info: Packing BRAM..
Info: Packing DSPs..
Info: Packing flipflops..
Info:     Created 32 SLICE_FFX cells from:
Info:             32x FDRE
Info: Constrained 1 LUTFF pairs.

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xe47e99dc

Info: Device utilisation:
Info: 	          SLICE_LUTX:    77/106400     0%
Info: 	           SLICE_FFX:    32/106400     0%
Info: 	              CARRY4:     8/13300     0%
Info: 	          PSEUDO_GND:     1/29359     0%
Info: 	          PSEUDO_VCC:     1/29359     0%
Info: 	               HARD0:     0/ 1584     0%
Info: 	   RAMB18E1_RAMB18E1:     0/  280     0%
Info: 	   FIFO18E1_FIFO18E1:     0/  140     0%
Info: 	RAMBFIFO36E1_RAMBFIFO36E1:     0/  140     0%
Info: 	   RAMB36E1_RAMB36E1:     0/  140     0%
Info: 	     DSP48E1_DSP48E1:     0/  220     0%
Info: 	                 PAD:    13/  584     2%
Info: 	       IOB33M_OUTBUF:     0/   96     0%
Info: 	       IOB33S_OUTBUF:     0/   96     0%
Info: 	        IOB33_OUTBUF:     4/  200     2%
Info: 	     IOB33M_INBUF_EN:     0/   96     0%
Info: 	     IOB33S_INBUF_EN:     0/   96     0%
Info: 	      IOB33_INBUF_EN:     9/  200     4%
Info: 	IOB33M_TERM_OVERRIDE:     0/   96     0%
Info: 	IOB33S_TERM_OVERRIDE:     0/   96     0%
Info: 	 IOB33_TERM_OVERRIDE:     0/  200     0%
Info: 	       PULL_OR_KEEP1:     0/  392     0%
Info: 	   IDELAYE2_IDELAYE2:     0/  200     0%
Info: 	        OLOGICE3_TFF:     0/  200     0%
Info: 	      OLOGICE3_OUTFF:     0/  200     0%
Info: 	       OLOGICE3_MISR:     0/  200     0%
Info: 	 OSERDESE2_OSERDESE2:     0/  200     0%
Info: 	        ILOGICE3_IFF:     0/  200     0%
Info: 	ILOGICE3_ZHOLD_DELAY:     0/  200     0%
Info: 	 ISERDESE2_ISERDESE2:     0/  200     0%
Info: 	         BUFIO_BUFIO:     0/   16     0%
Info: 	IDELAYCTRL_IDELAYCTRL:     0/    4     0%
Info: 	            BUFGCTRL:     1/   32     3%
Info: 	             PS7_PS7:     1/    1   100%
Info: 	           BUFG_BUFG:     0/   32     0%
Info: 	            INVERTER:     0/   96     0%
Info: 	        OLOGICE2_TFF:     0/  200     0%
Info: 	      OLOGICE2_OUTFF:     0/  200     0%
Info: 	 PLLE2_ADV_PLLE2_ADV:     0/    4     0%
Info: 	           SELMUX2_1:     0/40700     0%
Info: 	       BUFHCE_BUFHCE:     0/   72     0%
Info: 	              BUFFER:     0/  192     0%
Info: 	        ILOGICE2_IFF:     0/  200     0%
Info: 	       OLOGICE2_MISR:     0/  200     0%

Info: Placed 28 cells based on constraints.
Info: Creating initial analytic placement for 45 cells, random placement wirelen = 13592.
Info:     at initial placer iter 0, wirelen = 793
Info:     at initial placer iter 1, wirelen = 771
Info:     at initial placer iter 2, wirelen = 746
Info:     at initial placer iter 3, wirelen = 744
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ALL: wirelen solved = 740, spread = 1158, legal = 1915; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 769, spread = 1135, legal = 2043; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 817, spread = 1244, legal = 1726; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 845, spread = 1032, legal = 1200; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 833, spread = 1024, legal = 967; time = 0.00s
Info: HeAP Placer Time: 0.31s
Info:   of which solving equations: 0.01s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 9, wirelen = 967
Info:   at iteration #5: temp = 0.000000, timing cost = 7, wirelen = 835
Info:   at iteration #10: temp = 0.000000, timing cost = 6, wirelen = 825
Info:   at iteration #10: temp = 0.000000, timing cost = 6, wirelen = 825 
Info: SA placement time 0.02s

Info: Max frequency for clock '$abc$3684$iopadmap$sysclk': 156.27 MHz (PASS at 12.00 MHz)

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 76934,  77238) |**** 
Info: [ 77238,  77542) | 
Info: [ 77542,  77846) |**** 
Info: [ 77846,  78150) | 
Info: [ 78150,  78454) |**** 
Info: [ 78454,  78758) | 
Info: [ 78758,  79062) |*** 
Info: [ 79062,  79366) |* 
Info: [ 79366,  79670) |**** 
Info: [ 79670,  79974) | 
Info: [ 79974,  80278) |* 
Info: [ 80278,  80582) |*** 
Info: [ 80582,  80886) |** 
Info: [ 80886,  81190) |** 
Info: [ 81190,  81494) | 
Info: [ 81494,  81798) |** 
Info: [ 81798,  82102) |* 
Info: [ 82102,  82406) | 
Info: [ 82406,  82710) | 
Info: [ 82710,  83014) |* 
Info: Checksum: 0x03a444cb
Info: Running post-placement legalisation...
Info: Tieing unused PS7 inputs to constants...
Info: Routing Vcc connections...
Info: Routing global clocks...
Info:     routing clock '$abc$3684$iopadmap$sysclk'

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2031 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       16        967 |   16   967 |      1048|       1.06       1.06|
Info:       2000 |       21       1942 |    5   975 |        53|       0.62       1.68|
Info:       2052 |       21       1995 |    0    53 |         0|       0.03       1.71|
Info: Routing complete.
Info: Router1 time 1.71s
Info: Checksum: 0x39a914ad

Info: Critical path report for clock '$abc$3684$iopadmap$sysclk' (posedge -> posedge):
Info: curr total
Info:  0.1  0.1  Source $auto$ff.cc:266:slice$2676.Q
Info:  0.3  0.4    Net counter[0] budget 7.397000 ns (172,103) -> (172,103)
Info:                Sink $abc$3684$lut$not$aiger3683$1.A1
Info:                Defined in:
Info:                  fichier_ghdl.v:634.14-634.20
Info:  0.1  0.5  Source $abc$3684$lut$not$aiger3683$1.O6
Info:  0.4  0.9    Net n331_o[0] budget 7.397000 ns (172,103) -> (173,103)
Info:                Sink n331_o[0]$LUT$2.A1
Info:                Defined in:
Info:                  fichier_ghdl.v:627.15-627.21
Info:  0.1  1.0  Source n331_o[0]$LUT$2.O6
Info:  0.0  1.0    Net n331_o[0]$legal$1 budget 7.397000 ns (173,103) -> (173,103)
Info:                Sink $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[0].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.S0
Info:  0.5  1.6  Source $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[0].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CO3
Info:  0.1  1.7    Net $abc$3684$aiger3683$58 budget 7.396000 ns (173,103) -> (173,102)
Info:                Sink $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[1].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CIN
Info:  0.1  1.8  Source $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[1].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CO3
Info:  0.1  1.9    Net $abc$3684$aiger3683$66 budget 7.396000 ns (173,102) -> (173,101)
Info:                Sink $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[2].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CIN
Info:  0.1  2.0  Source $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[2].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CO3
Info:  0.1  2.1    Net $abc$3684$aiger3683$74 budget 7.396000 ns (173,101) -> (173,100)
Info:                Sink $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[3].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CIN
Info:  0.1  2.2  Source $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[3].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CO3
Info:  0.1  2.3    Net $abc$3684$aiger3683$82 budget 7.396000 ns (173,100) -> (173,99)
Info:                Sink $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[4].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CIN
Info:  0.1  2.5  Source $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[4].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CO3
Info:  0.1  2.6    Net $abc$3684$aiger3683$90 budget 7.396000 ns (173,99) -> (173,98)
Info:                Sink $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[5].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CIN
Info:  0.1  2.7  Source $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[5].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CO3
Info:  0.1  2.8    Net $abc$3684$aiger3683$98 budget 7.396000 ns (173,98) -> (173,97)
Info:                Sink $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[6].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CIN
Info:  0.1  2.9  Source $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[6].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CO3
Info:  0.1  3.0    Net $abc$3684$aiger3683$106 budget 7.396000 ns (173,97) -> (173,96)
Info:                Sink $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[7].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.CIN
Info:  0.3  3.3  Source $auto$alumacc.cc:485:replace_alu$1620.genblk1.slice[7].genblk1.carry4$split$muxcy0$PACKED_CARRY4$.O3
Info:  0.8  4.1    Net n331_o[31] budget 7.398000 ns (173,96) -> (173,96)
Info:                Sink $auto$ff.cc:266:slice$2707.D
Info:                Defined in:
Info:                  fichier_ghdl.v:627.15-627.21
Info:  0.1  4.2  Setup $auto$ff.cc:266:slice$2707.D
Info: 2.0 ns logic, 2.3 ns routing

Info: Max frequency for clock '$abc$3684$iopadmap$sysclk': 237.02 MHz (PASS at 12.00 MHz)

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 79114,  79295) |*** 
Info: [ 79295,  79476) | 
Info: [ 79476,  79657) |*** 
Info: [ 79657,  79838) |*** 
Info: [ 79838,  80019) |**** 
Info: [ 80019,  80200) |*** 
Info: [ 80200,  80381) |** 
Info: [ 80381,  80562) |** 
Info: [ 80562,  80743) |* 
Info: [ 80743,  80924) |*** 
Info: [ 80924,  81105) |****** 
Info: [ 81105,  81286) |* 
Info: [ 81286,  81467) | 
Info: [ 81467,  81648) | 
Info: [ 81648,  81829) | 
Info: [ 81829,  82010) | 
Info: [ 82010,  82191) | 
Info: [ 82191,  82372) | 
Info: [ 82372,  82553) | 
Info: [ 82553,  82734) |* 
Info: Running post-routing legalisation...

Info: Program finished normally.
