load lang_adms.so 
     ^ ? lang_adms.so: cannot open shared object file: No such file or directory
load c_debug.so 
     ^ ? c_debug.so: cannot open shared object file: No such file or directory
>>>>>spice 
>>>>>.param amplitude = 1 
>>>>>.param offset 0 
>>>>>.param vdd=0.9 
>>>>>.param bias=.1m 
>>>>>.options language=verilog 
>>>>>spice 
>>>>>.verilog 
>>>>>module RESISTOR(1 2); 
>>>>>parameter value=1; 
>>>>>module VOLTAGE_SOURCE(1, 2); 
>>>>>parameter value=1; 
>>>>>module NMOS_TRANSISTOR(D G S B); 
>>>>>module PMOS_TRANSISTOR(D G S B); 
>>>>>geda "d_gedasckt.5.sch" module device="amp" 
reading file d_gedasckt.5.sch
amp #(.bias(.01 ... ) myamp(.nin(nin), .nout(nout), .gnd(0)); 
                                        ^ ? mismatch, ignored
amp #(.bias(.01 ... nin), .nout(nout), .gnd(0)); 
                                        ^ ? mismatch, ignored
>>>>>list 
myamp: port #1 (pasv) never connected
myamp: port #1 (pasv) never connected
vsource #(sin.offset( 0.), .amplitude(amplitude), .frequency( 10.K), .delay( 0.), .damping(NA( 0.)), .phase( 0.)) V1 (.p(nin),.n(0));
module RESISTOR (1,2);
resistor #(.r(value)) r (.p(1),.n(2));
endmodule // RESISTOR

module VOLTAGE_SOURCE (1,2);
vsource #(.dc(value)) v (.p(1),.n(2));
endmodule // VOLTAGE_SOURCE

module NMOS_TRANSISTOR (D,G,S,B);
endmodule // NMOS_TRANSISTOR

module PMOS_TRANSISTOR (D,G,S,B);
endmodule // PMOS_TRANSISTOR

module amp (pasv,nin);
//comment (incomplete) title-B.sym
NMOS_TRANSISTOR #(.basename(nmos-1.sym),.description(NMOS),.numslots(0),.symversion(0.1)) N2 (.D(x_cn_1),.G(x_cn_2),.S(x_cn_3),.B(x_cn_0));
place #(.x(47600),.y(44400)) 47600:44400 (.port(x_cn_0));
place #(.x(47400),.y(44800)) 47400:44800 (.port(x_cn_1));
place #(.x(46900),.y(44400)) 46900:44400 (.port(x_cn_2));
place #(.x(47400),.y(44000)) 47400:44000 (.port(x_cn_3));
VOLTAGE_SOURCE #(.basename(voltage-3.sym),.value(vdd)) Vlow (.1(x_cn_4),.2(x_cn_5));
place #(.x(41300),.y(44100)) 41300:44100 (.port(x_cn_4));
place #(.x(41300),.y(43200)) 41300:43200 (.port(x_cn_5));
rail #(.basename(5V-minus-1.sym),.net(-5V:1)) lowrail (.pin(x_cn_5),.rail(-5V:1));
port #(.basename(passive-1.sym),.net(pasv)) pasv (.int(x_cn_4),.ext(pasv));
rail #(.basename(5V-minus-1.sym),.net(-5V:1)) -5V:1 (.pin(x_cn_0),.rail(-5V:1));
port #(.basename(input-1.sym),.net(nin)) nin (.int(x_cn_6),.ext(nin));
place #(.x(45100),.y(45700)) 45100:45700 (.port(x_cn_6));
endmodule // amp

//amp #() myamp(nin, nout, 0); 
amp #(.bias(.01m),.vdd(3.3)) myamp (.pasv(?????),.nin(nin));
// nodelist 
>>>>>spice 
>>>>>.print op v(nin) v(v1) v(myamp.GROUND) v(nout)  v(myamp.highrail)  v(myamp.lowrail)  ev(myamp.Vlow.v)  v(myamp.Vlow.v)  i(myamp.Vlow.v)  ncc(myamp) 
myamp: port #1 (pasv) never connected
myamp: port #1 (pasv) never connected
collapse myamp: x_cn_5 (6), -5V:1(7)
collapse myamp: x_cn_4 (5), pasv(8)
collapse myamp: x_cn_0 (1), -5V:1(7)
collapse myamp: x_cn_6 (9), nin(10)
myamp: map_subckt_nodes net: 2 sckt: 10
myamp: map_subckt_nodes connected components 6
collapse myamp: x_cn_5 (6), -5V:1(7)
collapse myamp: x_cn_4 (5), pasv(8)
collapse myamp: x_cn_0 (1), -5V:1(7)
collapse myamp: x_cn_6 (9), nin(10)
myamp.N2: map_subckt_nodes net: 4 sckt: 4
myamp.N2: map_subckt_nodes connected components 4
myamp.Vlow: map_subckt_nodes net: 2 sckt: 2
myamp.Vlow: map_subckt_nodes connected components 2
.print op v(nin) v(v1) v(myamp.GROUND) v(nout)  v(myamp.highrail)  v(m
                         ^ ? no match
.print op v(nin ... ) v(myamp.GROUND) v(nout)  v(myamp.highrail)  v(myamp.lo
                                        ^ ? no match
.print op v(nin ... .GROUND) v(nout)  v(myamp.highrail)  v(myamp.lowrail)  e
                                        ^ ? no match
>>>>>.op 
collapse myamp: x_cn_5 (6), -5V:1(7)
collapse myamp: x_cn_4 (5), pasv(8)
collapse myamp: x_cn_0 (1), -5V:1(7)
collapse myamp: x_cn_6 (9), nin(10)
myamp: port #1 (pasv) never connected
myamp: port #1 (pasv) never connected
#           v(nin)     v(V1)      v(myamp.lowrail) ev(myamp.Vlow.v) v(myamp.Vlow.v) i(myamp.Vlow.v) ncc(myamp)
 27.        0.         0.        -2.         3.3        3.3        0.         6.        
>>>>>.end 
