\hypertarget{struct_c_m_t___mem_map}{}\section{C\+M\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_c_m_t___mem_map}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_a5efaf7b63ca9b1c492c633304e306dfa}{C\+G\+H1}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_a3251aaf1799b7c991993412230df664b}{C\+G\+L1}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_ae61900f68e5537b44f02af4f79a902e4}{C\+G\+H2}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_ae37d0c89ef9e59676774e958d5e96153}{C\+G\+L2}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_a67d3243d0c24b20b493fd919433dd84c}{OC}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_ad1905c6966e1ac635348ce19d5c44ae9}{M\+SC}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_a6771f22304d3dc09e2c1df31985a1f2a}{C\+M\+D1}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_a40660a71cbcc2c0a2b0690bf2f8017d3}{C\+M\+D2}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_a7918a8c8dfb707fc6ac973f26495d20d}{C\+M\+D3}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_a0e59339adacb7b8a3b1867bb5bf23d0d}{C\+M\+D4}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_a3a70b1ee9e4f0c56e0b2f48e059e1590}{P\+PS}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_c_m_t___mem_map_a3fec559e64d6d6210cbecbbb8368adda}{D\+MA}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+MT -\/ Peripheral register structure 

Definition at line 2346 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+G\+H1@{C\+G\+H1}}
\index{C\+G\+H1@{C\+G\+H1}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+G\+H1}{CGH1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+G\+H1}\hypertarget{struct_c_m_t___mem_map_a5efaf7b63ca9b1c492c633304e306dfa}{}\label{struct_c_m_t___mem_map_a5efaf7b63ca9b1c492c633304e306dfa}
C\+MT Carrier Generator High Data Register 1, offset\+: 0x0 

Definition at line 2347 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+G\+H2@{C\+G\+H2}}
\index{C\+G\+H2@{C\+G\+H2}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+G\+H2}{CGH2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+G\+H2}\hypertarget{struct_c_m_t___mem_map_ae61900f68e5537b44f02af4f79a902e4}{}\label{struct_c_m_t___mem_map_ae61900f68e5537b44f02af4f79a902e4}
C\+MT Carrier Generator High Data Register 2, offset\+: 0x2 

Definition at line 2349 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+G\+L1@{C\+G\+L1}}
\index{C\+G\+L1@{C\+G\+L1}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+G\+L1}{CGL1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+G\+L1}\hypertarget{struct_c_m_t___mem_map_a3251aaf1799b7c991993412230df664b}{}\label{struct_c_m_t___mem_map_a3251aaf1799b7c991993412230df664b}
C\+MT Carrier Generator Low Data Register 1, offset\+: 0x1 

Definition at line 2348 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+G\+L2@{C\+G\+L2}}
\index{C\+G\+L2@{C\+G\+L2}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+G\+L2}{CGL2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+G\+L2}\hypertarget{struct_c_m_t___mem_map_ae37d0c89ef9e59676774e958d5e96153}{}\label{struct_c_m_t___mem_map_ae37d0c89ef9e59676774e958d5e96153}
C\+MT Carrier Generator Low Data Register 2, offset\+: 0x3 

Definition at line 2350 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+M\+D1@{C\+M\+D1}}
\index{C\+M\+D1@{C\+M\+D1}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+M\+D1}{CMD1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+M\+D1}\hypertarget{struct_c_m_t___mem_map_a6771f22304d3dc09e2c1df31985a1f2a}{}\label{struct_c_m_t___mem_map_a6771f22304d3dc09e2c1df31985a1f2a}
C\+MT Modulator Data Register Mark High, offset\+: 0x6 

Definition at line 2353 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+M\+D2@{C\+M\+D2}}
\index{C\+M\+D2@{C\+M\+D2}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+M\+D2}{CMD2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+M\+D2}\hypertarget{struct_c_m_t___mem_map_a40660a71cbcc2c0a2b0690bf2f8017d3}{}\label{struct_c_m_t___mem_map_a40660a71cbcc2c0a2b0690bf2f8017d3}
C\+MT Modulator Data Register Mark Low, offset\+: 0x7 

Definition at line 2354 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+M\+D3@{C\+M\+D3}}
\index{C\+M\+D3@{C\+M\+D3}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+M\+D3}{CMD3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+M\+D3}\hypertarget{struct_c_m_t___mem_map_a7918a8c8dfb707fc6ac973f26495d20d}{}\label{struct_c_m_t___mem_map_a7918a8c8dfb707fc6ac973f26495d20d}
C\+MT Modulator Data Register Space High, offset\+: 0x8 

Definition at line 2355 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+M\+D4@{C\+M\+D4}}
\index{C\+M\+D4@{C\+M\+D4}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+M\+D4}{CMD4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+M\+D4}\hypertarget{struct_c_m_t___mem_map_a0e59339adacb7b8a3b1867bb5bf23d0d}{}\label{struct_c_m_t___mem_map_a0e59339adacb7b8a3b1867bb5bf23d0d}
C\+MT Modulator Data Register Space Low, offset\+: 0x9 

Definition at line 2356 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!D\+MA@{D\+MA}}
\index{D\+MA@{D\+MA}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{D\+MA}{DMA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+D\+MA}\hypertarget{struct_c_m_t___mem_map_a3fec559e64d6d6210cbecbbb8368adda}{}\label{struct_c_m_t___mem_map_a3fec559e64d6d6210cbecbbb8368adda}
C\+MT Direct Memory Access, offset\+: 0xB 

Definition at line 2358 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!M\+SC@{M\+SC}}
\index{M\+SC@{M\+SC}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{M\+SC}{MSC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+M\+SC}\hypertarget{struct_c_m_t___mem_map_ad1905c6966e1ac635348ce19d5c44ae9}{}\label{struct_c_m_t___mem_map_ad1905c6966e1ac635348ce19d5c44ae9}
C\+MT Modulator Status and Control Register, offset\+: 0x5 

Definition at line 2352 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!OC@{OC}}
\index{OC@{OC}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{OC}{OC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+OC}\hypertarget{struct_c_m_t___mem_map_a67d3243d0c24b20b493fd919433dd84c}{}\label{struct_c_m_t___mem_map_a67d3243d0c24b20b493fd919433dd84c}
C\+MT Output Control Register, offset\+: 0x4 

Definition at line 2351 of file M\+K20\+D7.\+h.

\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!P\+PS@{P\+PS}}
\index{P\+PS@{P\+PS}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+PS}{PPS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} C\+M\+T\+\_\+\+Mem\+Map\+::\+P\+PS}\hypertarget{struct_c_m_t___mem_map_a3a70b1ee9e4f0c56e0b2f48e059e1590}{}\label{struct_c_m_t___mem_map_a3a70b1ee9e4f0c56e0b2f48e059e1590}
C\+MT Primary Prescaler Register, offset\+: 0xA 

Definition at line 2357 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
