<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="tconcept"/>
<meta name="DC.Title" content="Load/Store Units"/>
<meta name="abstract" content=""/>
<meta name="description" content=""/>
<meta name="DC.Relation" scheme="URI" content="../../config/nodes/g_cache_localmem.html"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="opt-loadStoreUnits"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<link rel="stylesheet" type="text/css" href="../../cadence.css"/>
<title>Load/Store Units</title>
</head>
<body id="opt-loadStoreUnits">


    <h1 class="title topictitle1">Load/Store Units</h1>

    
    <div class="body conbody"><p class="shortdesc"/>

        <dl class="dl">
            
                <dt class="dt dlterm">LoadStore units</dt>

                <dd class="dd"><span class="ph">2</span></dd>

            
        </dl>

        <p class="p"><span class="ph">Cadence</span> supports the use of one or two load/store units. Dual
            load/store units potentially allow your application to issue two load/stores every
            cycle. The processor will only take advantage of the second load/store unit if you have
            custom FLIX TIE instructions with loads or stores in multiple slots, or if you utilize
            the dual load/store variant of a ConnX processor, which come pre-built with two
            load/store units. </p>

        <p class="p">Data caches on dual load/store configurations must be at least 2-way set associative and
            must have at least two banks. The memory is banked so that successive data memory access
            width size references go to different banks. The processor can not issue multiple memory
            references to the same bank in the same cycle. The compiler will try to compile code to
            avoid bank conflicts.</p>

        <p class="p">Local data memory can be optionally banked. In addition, the user can select the
            connection box option. With this option, if two memory references go to different local
            data memories, the processor will not stall. If two memory references go to the same
            bank of the same local data memory, the connection box will stall the processor for one
            cycle. With no banking and no connection box, dual load/store configurations require the
            use of dual-ported memory.</p>

        <div class="note restriction"><span class="restrictiontitle">Restriction:</span> Xtensa X and TX processors support just one load / store
            unit.</div>

    </div>

    
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a class="link" href="../../config/nodes/g_cache_localmem.html">Caches and Local Memories</a></div>
</div>
</div>

</body>
</html>