-- Shift Left 2 << COMPONENT FILE
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all; -- needed arithmetic operations

entity shift_left_2 is
  port (
    in_data : in std_logic_vector(31 downto 0);
    out_data : out std_logic_vector(31 downto 0)
  );
end entity;
architecture rtl of shift_left_2 is
  signal in_data_1 : std_logic_vector(31 downto 0);
  signal out_data_1 : std_logic_vector(31 downto 0);
begin
    in_data_1 <= in_data;
    out_data_1 <= (others => '0') & in_data_1(31 downto 2);
    out_data <= out_data_1;
end architecture;