// Seed: 358127658
module module_0 #(
    parameter id_1 = 32'd78,
    parameter id_2 = 32'd5
) ();
  defparam id_1.id_2 = 1;
endmodule
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_3;
  module_0();
  wire id_4;
  wire id_5;
  wire module_1;
  logic [7:0] id_6;
  id_7(
      .id_0(1), .id_1(1)
  );
  wor id_8;
  assign id_6[1'b0] = 1 && id_8;
endmodule
module module_2 (
    input supply1 id_0,
    output wor id_1,
    output wire id_2,
    output wire id_3,
    input wire id_4,
    input tri id_5,
    input wand id_6,
    input wire id_7,
    output supply1 id_8
    , id_32,
    output supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input wire id_12,
    input tri id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri id_18,
    input wire id_19,
    input wire id_20,
    output tri1 id_21,
    input tri id_22,
    output tri0 id_23,
    input tri id_24,
    output supply1 id_25,
    output tri id_26
    , id_33,
    input uwire id_27,
    input wire id_28,
    output uwire id_29,
    output wor id_30
);
  wire id_34;
  id_35(
      .id_0(id_28),
      .id_1(~id_17),
      .id_2(id_26),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0 | 1),
      .id_7(id_8),
      .id_8(id_16),
      .id_9(1'b0),
      .id_10(id_20),
      .id_11(id_28 === id_32),
      .id_12()
  ); module_0();
  assign id_15 = 1;
  xnor (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_22,
      id_24,
      id_27,
      id_28,
      id_32,
      id_33,
      id_34,
      id_35,
      id_4,
      id_5,
      id_6,
      id_7
  );
endmodule
