[
    {
        "mnemonic": "fmul",
        "mnemonicPrecise": "fmuld",
        "opcode": 216,
        "opcodeHex": "D8",
        "operands": [
            "Memory"
        ],
        "operandSize": 32,
        "opcodeExtensionInModrm": 1,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "fmul",
        "mnemonicPrecise": "fmulq",
        "opcode": 220,
        "opcodeHex": "DC",
        "operands": [
            "Memory"
        ],
        "operandSize": 64,
        "opcodeExtensionInModrm": 1,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "fmul",
        "mnemonicPrecise": "fmult",
        "opcode": 216,
        "opcodeHex": "D8",
        "operands": [
            "st0",
            "RegisterSt"
        ],
        "operandSize": 80,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    },
    {
        "mnemonic": "fmul",
        "mnemonicPrecise": "fmult",
        "opcode": 220,
        "opcodeHex": "DC",
        "operands": [
            "RegisterSt",
            "st0"
        ],
        "operandSize": 80,
        "operandEncoding": "rm",
        "modes": [
            "REAL",
            "PROT",
            "COMP",
            "LEG",
            "X32",
            "X64"
        ]
    }
]