# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+arith_tb arith_tb RTL
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5449 kB (elbread=427 elab2=4882 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\ALU\ALU\src\wave.asdb
#  7:57, pondìlí 9. kvìtna 2022
#  Simulation has been initialized
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
# add wave -noreg {/arith_tb/clk}
# add wave -noreg {/arith_tb/operandA}
# add wave -noreg {/arith_tb/operandB}
# add wave -noreg {/arith_tb/opcode}
# add wave -noreg {/arith_tb/opcode_signed}
# add wave -noreg {/arith_tb/opcode_saturate}
# add wave -noreg {/arith_tb/result}
# add wave -noreg {/arith_tb/carry}
# add wave -noreg {/arith_tb/overflow}
# add wave -noreg {/arith_tb/zero}
# add wave -noreg {/arith_tb/saturated}
# VSIM: 11 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/ALU/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
acom -O3 -e 100 -work alu -2002  $dsn/src/arith.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ALU/ALU/src/arith.vhd
# Compile Entity "arith"
# Compile Architecture "RTL" of Entity "arith"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5449 kB (elbread=427 elab2=4882 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\ALU\ALU\src\wave.asdb
#  8:02, pondìlí 9. kvìtna 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/ALU/ALU/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
# KERNEL: stopped at time: 800 ns
run 500 ns
# KERNEL: stopped at time: 1300 ns
run 500 ns
# KERNEL: stopped at time: 1800 ns
run 500 ns
# KERNEL: stopped at time: 2300 ns
acom -O3 -e 100 -work alu -2002  $dsn/src/arith_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ALU/ALU/src/arith_tb.vhd
# Compile Entity "arith_tb"
# Compile Architecture "RTL" of Entity "arith_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5449 kB (elbread=427 elab2=4882 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\ALU\ALU\src\wave.asdb
#  8:03, pondìlí 9. kvìtna 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/ALU/ALU/src/wave.asdb'.
run 500 ns
# KERNEL: stopped at time: 500 ns
run 500 ns
# KERNEL: stopped at time: 1 us
run 500 ns
# KERNEL: stopped at time: 1500 ns
acom -O3 -e 100 -work alu -2002  $dsn/src/arith_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ALU/ALU/src/arith_tb.vhd
# Compile Entity "arith_tb"
# Compile Architecture "RTL" of Entity "arith_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/arith.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ALU/ALU/src/arith.vhd
# Compile Entity "arith"
# Compile Architecture "RTL" of Entity "arith"
# Error: COMP96_0123: arith.vhd : (103, 5): Variable or constant cannot be the target of a signal assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/arith.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ALU/ALU/src/arith.vhd
# Compile Entity "arith"
# Compile Architecture "RTL" of Entity "arith"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  $dsn/src/arith.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ALU/ALU/src/arith.vhd
# Compile Entity "arith"
# Compile Architecture "RTL" of Entity "arith"
# Error: COMP96_0015: arith.vhd : (123, 4): ';' expected.
# Error: COMP96_0019: arith.vhd : (123, 7): Keyword 'if' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/arith.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ALU/ALU/src/arith.vhd
# Compile Entity "arith"
# Compile Architecture "RTL" of Entity "arith"
# Error: COMP96_0015: arith.vhd : (123, 4): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/arith.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ALU/ALU/src/arith.vhd
# Compile Entity "arith"
# Compile Architecture "RTL" of Entity "arith"
# Error: COMP96_0393: arith.vhd : (121, 8): Cannot read output : "result".
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/arith.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ALU/ALU/src/arith.vhd
# Compile Entity "arith"
# Compile Architecture "RTL" of Entity "arith"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
