<html>
<head>
<title>TriCore TC1796B (C types)</title>
</head>
<style type="text/css">
.url {text-decoration:none;}
</style>
<body>

<dl>
<dt><a name="ADC0_CLC_t"><b>ADC0_CLC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADC Clock Control Register</b></td></tr>
<tr><td colspan="5"><b>ADC0_CLC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DISR:1</td>
<td>0 - 0</td>
<td>ADC0_CLC_DISR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DISS:1</td>
<td>1 - 1</td>
<td>ADC0_CLC_DISS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SPEN:1</td>
<td>2 - 2</td>
<td>ADC0_CLC_SPEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EDIS:1</td>
<td>3 - 3</td>
<td>ADC0_CLC_EDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SBWE:1</td>
<td>4 - 4</td>
<td>ADC0_CLC_SBWE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FSOE:1</td>
<td>5 - 5</td>
<td>ADC0_CLC_FSOE_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CLC">ADC0_CLC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC0_FDR_t"><b>ADC0_FDR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADC Fractional Divider Register</b></td></tr>
<tr><td colspan="5"><b>ADC0_FDR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STEP:10</td>
<td>0 - 9</td>
<td>ADC0_FDR_STEP_MASK</td>
<td>0x000003ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SM:1</td>
<td>11 - 11</td>
<td>ADC0_FDR_SM_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SC:2</td>
<td>12 - 13</td>
<td>ADC0_FDR_SC_MASK</td>
<td>0x00003000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int DM:2</td>
<td>14 - 15</td>
<td>ADC0_FDR_DM_MASK</td>
<td>0x0000c000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int RESULT:10</td>
<td>16 - 25</td>
<td>ADC0_FDR_RESULT_MASK</td>
<td>0x03ff0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SUSACK:1</td>
<td>28 - 28</td>
<td>ADC0_FDR_SUSACK_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int SUSREQ:1</td>
<td>29 - 29</td>
<td>ADC0_FDR_SUSREQ_MASK</td>
<td>0x20000000</td>
<td align="right">29</td>
</tr>
<tr>
<td>unsigned int ENHW:1</td>
<td>30 - 30</td>
<td>ADC0_FDR_ENHW_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int DISCLK:1</td>
<td>31 - 31</td>
<td>ADC0_FDR_DISCLK_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_FDR">ADC0_FDR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADC0_ID_t"><b>ADC0_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADC Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>ADC0_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_ID">ADC0_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_AP_t"><b>ADCn_AP_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Arbitration Participation Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_AP_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ASP:1</td>
<td>0 - 0</td>
<td>ADCn_AP_ASP_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int QP:1</td>
<td>1 - 1</td>
<td>ADCn_AP_QP_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SW0P:1</td>
<td>3 - 3</td>
<td>ADCn_AP_SW0P_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int EXP:1</td>
<td>4 - 4</td>
<td>ADCn_AP_EXP_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int TP:1</td>
<td>6 - 6</td>
<td>ADCn_AP_TP_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int CHP:1</td>
<td>7 - 7</td>
<td>ADCn_AP_CHP_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_AP">ADC0_AP</a>,    
<a class="url" href="../adc1.html#ADC1_AP">ADC1_AP</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_ASCRP_t"><b>ADCn_ASCRP_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Auto Scan Conversion Request Pending Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_ASCRP_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ASCRP0:1</td>
<td>0 - 0</td>
<td>ADCn_ASCRP_ASCRP0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ASCRP1:1</td>
<td>1 - 1</td>
<td>ADCn_ASCRP_ASCRP1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ASCRP2:1</td>
<td>2 - 2</td>
<td>ADCn_ASCRP_ASCRP2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ASCRP3:1</td>
<td>3 - 3</td>
<td>ADCn_ASCRP_ASCRP3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ASCRP4:1</td>
<td>4 - 4</td>
<td>ADCn_ASCRP_ASCRP4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int ASCRP5:1</td>
<td>5 - 5</td>
<td>ADCn_ASCRP_ASCRP5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ASCRP6:1</td>
<td>6 - 6</td>
<td>ADCn_ASCRP_ASCRP6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ASCRP7:1</td>
<td>7 - 7</td>
<td>ADCn_ASCRP_ASCRP7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ASCRP8:1</td>
<td>8 - 8</td>
<td>ADCn_ASCRP_ASCRP8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ASCRP9:1</td>
<td>9 - 9</td>
<td>ADCn_ASCRP_ASCRP9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int ASCRP10:1</td>
<td>10 - 10</td>
<td>ADCn_ASCRP_ASCRP10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int ASCRP11:1</td>
<td>11 - 11</td>
<td>ADCn_ASCRP_ASCRP11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int ASCRP12:1</td>
<td>12 - 12</td>
<td>ADCn_ASCRP_ASCRP12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int ASCRP13:1</td>
<td>13 - 13</td>
<td>ADCn_ASCRP_ASCRP13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int ASCRP14:1</td>
<td>14 - 14</td>
<td>ADCn_ASCRP_ASCRP14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int ASCRP15:1</td>
<td>15 - 15</td>
<td>ADCn_ASCRP_ASCRP15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int GRPS:1</td>
<td>31 - 31</td>
<td>ADCn_ASCRP_GRPS_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_ASCRP">ADC0_ASCRP</a>,    
<a class="url" href="../adc1.html#ADC1_ASCRP">ADC1_ASCRP</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CHCONm_t"><b>ADCn_CHCONm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Channel Control Register m</b></td></tr>
<tr><td colspan="5"><b>ADCn_CHCONm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int STC:8</td>
<td>0 - 7</td>
<td>ADCn_CHCONm_STC_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int REF:2</td>
<td>8 - 9</td>
<td>ADCn_CHCONm_REF_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int RES:2</td>
<td>10 - 11</td>
<td>ADCn_CHCONm_RES_MASK</td>
<td>0x00000c00</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int EMUX:2</td>
<td>12 - 13</td>
<td>ADCn_CHCONm_EMUX_MASK</td>
<td>0x00003000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int GRPS:1</td>
<td>14 - 14</td>
<td>ADCn_CHCONm_GRPS_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int BSELB:2</td>
<td>16 - 17</td>
<td>ADCn_CHCONm_BSELB_MASK</td>
<td>0x00030000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int BSELA:2</td>
<td>18 - 19</td>
<td>ADCn_CHCONm_BSELA_MASK</td>
<td>0x000c0000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int LCC:3</td>
<td>20 - 22</td>
<td>ADCn_CHCONm_LCC_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int ENCH:1</td>
<td>23 - 23</td>
<td>ADCn_CHCONm_ENCH_MASK</td>
<td>0x00800000</td>
<td align="right">23</td>
</tr>
<tr>
<td>unsigned int INP:3</td>
<td>24 - 26</td>
<td>ADCn_CHCONm_INP_MASK</td>
<td>0x07000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int SYM:2</td>
<td>28 - 29</td>
<td>ADCn_CHCONm_SYM_MASK</td>
<td>0x30000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CHCON0">ADC0_CHCON0</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON1">ADC0_CHCON1</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON10">ADC0_CHCON10</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON11">ADC0_CHCON11</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON12">ADC0_CHCON12</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON13">ADC0_CHCON13</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON14">ADC0_CHCON14</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON15">ADC0_CHCON15</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON2">ADC0_CHCON2</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON3">ADC0_CHCON3</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON4">ADC0_CHCON4</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON5">ADC0_CHCON5</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON6">ADC0_CHCON6</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON7">ADC0_CHCON7</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON8">ADC0_CHCON8</a>,    
<a class="url" href="../adc0.html#ADC0_CHCON9">ADC0_CHCON9</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON0">ADC1_CHCON0</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON1">ADC1_CHCON1</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON10">ADC1_CHCON10</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON11">ADC1_CHCON11</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON12">ADC1_CHCON12</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON13">ADC1_CHCON13</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON14">ADC1_CHCON14</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON15">ADC1_CHCON15</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON2">ADC1_CHCON2</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON3">ADC1_CHCON3</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON4">ADC1_CHCON4</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON5">ADC1_CHCON5</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON6">ADC1_CHCON6</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON7">ADC1_CHCON7</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON8">ADC1_CHCON8</a>,    
<a class="url" href="../adc1.html#ADC1_CHCON9">ADC1_CHCON9</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CHIN_t"><b>ADCn_CHIN_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Channel Injection Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_CHIN_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CHNRIN:4</td>
<td>0 - 3</td>
<td>ADCn_CHIN_CHNRIN_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RES:2</td>
<td>6 - 7</td>
<td>ADCn_CHIN_RES_MASK</td>
<td>0x000000c0</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EMUX:2</td>
<td>8 - 9</td>
<td>ADCn_CHIN_EMUX_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int GRPS:1</td>
<td>10 - 10</td>
<td>ADCn_CHIN_GRPS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CIREN:1</td>
<td>15 - 15</td>
<td>ADCn_CHIN_CIREN_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int CINREQ:1</td>
<td>31 - 31</td>
<td>ADCn_CHIN_CINREQ_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CHIN">ADC0_CHIN</a>,    
<a class="url" href="../adc1.html#ADC1_CHIN">ADC1_CHIN</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CHSTATm_t"><b>ADCn_CHSTATm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Channel Status Register m</b></td></tr>
<tr><td colspan="5"><b>ADCn_CHSTATm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RESULT:12</td>
<td>0 - 11</td>
<td>ADCn_CHSTATm_RESULT_MASK</td>
<td>0x00000fff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int EMUX:2</td>
<td>16 - 17</td>
<td>ADCn_CHSTATm_EMUX_MASK</td>
<td>0x00030000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int GRPS:1</td>
<td>18 - 18</td>
<td>ADCn_CHSTATm_GRPS_MASK</td>
<td>0x00040000</td>
<td align="right">18</td>
</tr>
<tr>
<td>unsigned int CRS:3</td>
<td>20 - 22</td>
<td>ADCn_CHSTATm_CRS_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int CHNR:4</td>
<td>24 - 27</td>
<td>ADCn_CHSTATm_CHNR_MASK</td>
<td>0x0f000000</td>
<td align="right">24</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CHSTAT0">ADC0_CHSTAT0</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT1">ADC0_CHSTAT1</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT10">ADC0_CHSTAT10</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT11">ADC0_CHSTAT11</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT12">ADC0_CHSTAT12</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT13">ADC0_CHSTAT13</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT14">ADC0_CHSTAT14</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT15">ADC0_CHSTAT15</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT2">ADC0_CHSTAT2</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT3">ADC0_CHSTAT3</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT4">ADC0_CHSTAT4</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT5">ADC0_CHSTAT5</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT6">ADC0_CHSTAT6</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT7">ADC0_CHSTAT7</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT8">ADC0_CHSTAT8</a>,    
<a class="url" href="../adc0.html#ADC0_CHSTAT9">ADC0_CHSTAT9</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT0">ADC1_CHSTAT0</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT1">ADC1_CHSTAT1</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT10">ADC1_CHSTAT10</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT11">ADC1_CHSTAT11</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT12">ADC1_CHSTAT12</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT13">ADC1_CHSTAT13</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT14">ADC1_CHSTAT14</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT15">ADC1_CHSTAT15</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT2">ADC1_CHSTAT2</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT3">ADC1_CHSTAT3</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT4">ADC1_CHSTAT4</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT5">ADC1_CHSTAT5</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT6">ADC1_CHSTAT6</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT7">ADC1_CHSTAT7</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT8">ADC1_CHSTAT8</a>,    
<a class="url" href="../adc1.html#ADC1_CHSTAT9">ADC1_CHSTAT9</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_CON_t"><b>ADCn_CON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Converter Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_CON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CTC:8</td>
<td>0 - 7</td>
<td>ADCn_CON_CTC_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SCNM:2</td>
<td>8 - 9</td>
<td>ADCn_CON_SCNM_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int QEN:1</td>
<td>15 - 15</td>
<td>ADCn_CON_QEN_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int QWLP:4</td>
<td>16 - 19</td>
<td>ADCn_CON_QWLP_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int PCDIS:1</td>
<td>27 - 27</td>
<td>ADCn_CON_PCDIS_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int CPR:1</td>
<td>28 - 28</td>
<td>ADCn_CON_CPR_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>
<tr>
<td>unsigned int SRTEST:1</td>
<td>31 - 31</td>
<td>ADCn_CON_SRTEST_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_CON">ADC0_CON</a>,    
<a class="url" href="../adc1.html#ADC1_CON">ADC1_CON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_EXCRP_t"><b>ADCn_EXCRP_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn External Conversion Request Pending Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_EXCRP_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int EXCRP0:1</td>
<td>0 - 0</td>
<td>ADCn_EXCRP_EXCRP0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int EXCRP1:1</td>
<td>1 - 1</td>
<td>ADCn_EXCRP_EXCRP1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int EXCRP2:1</td>
<td>2 - 2</td>
<td>ADCn_EXCRP_EXCRP2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EXCRP3:1</td>
<td>3 - 3</td>
<td>ADCn_EXCRP_EXCRP3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int EXCRP4:1</td>
<td>4 - 4</td>
<td>ADCn_EXCRP_EXCRP4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int EXCRP5:1</td>
<td>5 - 5</td>
<td>ADCn_EXCRP_EXCRP5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int EXCRP6:1</td>
<td>6 - 6</td>
<td>ADCn_EXCRP_EXCRP6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EXCRP7:1</td>
<td>7 - 7</td>
<td>ADCn_EXCRP_EXCRP7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int EXCRP8:1</td>
<td>8 - 8</td>
<td>ADCn_EXCRP_EXCRP8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int EXCRP9:1</td>
<td>9 - 9</td>
<td>ADCn_EXCRP_EXCRP9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int EXCRP10:1</td>
<td>10 - 10</td>
<td>ADCn_EXCRP_EXCRP10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int EXCRP11:1</td>
<td>11 - 11</td>
<td>ADCn_EXCRP_EXCRP11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int EXCRP12:1</td>
<td>12 - 12</td>
<td>ADCn_EXCRP_EXCRP12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int EXCRP13:1</td>
<td>13 - 13</td>
<td>ADCn_EXCRP_EXCRP13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int EXCRP14:1</td>
<td>14 - 14</td>
<td>ADCn_EXCRP_EXCRP14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int EXCRP15:1</td>
<td>15 - 15</td>
<td>ADCn_EXCRP_EXCRP15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_EXCRP">ADC0_EXCRP</a>,    
<a class="url" href="../adc1.html#ADC1_EXCRP">ADC1_EXCRP</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_EXTC_t"><b>ADCn_EXTC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn External Trigger Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_EXTC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ETCCH0:1</td>
<td>0 - 0</td>
<td>ADCn_EXTC_ETCCH0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int ETCCH1:1</td>
<td>1 - 1</td>
<td>ADCn_EXTC_ETCCH1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ETCCH2:1</td>
<td>2 - 2</td>
<td>ADCn_EXTC_ETCCH2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int ETCCH3:1</td>
<td>3 - 3</td>
<td>ADCn_EXTC_ETCCH3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int ETCCH4:1</td>
<td>4 - 4</td>
<td>ADCn_EXTC_ETCCH4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int ETCCH5:1</td>
<td>5 - 5</td>
<td>ADCn_EXTC_ETCCH5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ETCCH6:1</td>
<td>6 - 6</td>
<td>ADCn_EXTC_ETCCH6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int ETCCH7:1</td>
<td>7 - 7</td>
<td>ADCn_EXTC_ETCCH7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int ETCCH8:1</td>
<td>8 - 8</td>
<td>ADCn_EXTC_ETCCH8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int ETCCH9:1</td>
<td>9 - 9</td>
<td>ADCn_EXTC_ETCCH9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int ETCCH10:1</td>
<td>10 - 10</td>
<td>ADCn_EXTC_ETCCH10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int ETCCH11:1</td>
<td>11 - 11</td>
<td>ADCn_EXTC_ETCCH11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int ETCCH12:1</td>
<td>12 - 12</td>
<td>ADCn_EXTC_ETCCH12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int ETCCH13:1</td>
<td>13 - 13</td>
<td>ADCn_EXTC_ETCCH13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int ETCCH14:1</td>
<td>14 - 14</td>
<td>ADCn_EXTC_ETCCH14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int ETCCH15:1</td>
<td>15 - 15</td>
<td>ADCn_EXTC_ETCCH15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_EXTC">ADC0_EXTC</a>,    
<a class="url" href="../adc1.html#ADC1_EXTC">ADC1_EXTC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_LCCONm_t"><b>ADCn_LCCONm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Limit Check Control Register m</b></td></tr>
<tr><td colspan="5"><b>ADCn_LCCONm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BOUNDARY:12</td>
<td>0 - 11</td>
<td>ADCn_LCCONm_BOUNDARY_MASK</td>
<td>0x00000fff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_LCCON0">ADC0_LCCON0</a>,    
<a class="url" href="../adc0.html#ADC0_LCCON1">ADC0_LCCON1</a>,    
<a class="url" href="../adc0.html#ADC0_LCCON2">ADC0_LCCON2</a>,    
<a class="url" href="../adc0.html#ADC0_LCCON3">ADC0_LCCON3</a>,    
<a class="url" href="../adc1.html#ADC1_LCCON0">ADC1_LCCON0</a>,    
<a class="url" href="../adc1.html#ADC1_LCCON1">ADC1_LCCON1</a>,    
<a class="url" href="../adc1.html#ADC1_LCCON2">ADC1_LCCON2</a>,    
<a class="url" href="../adc1.html#ADC1_LCCON3">ADC1_LCCON3</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_MSS0_t"><b>ADCn_MSS0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Module Service Request Status Register 0</b></td></tr>
<tr><td colspan="5"><b>ADCn_MSS0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MSRCH0:1</td>
<td>0 - 0</td>
<td>ADCn_MSS0_MSRCH0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MSRCH1:1</td>
<td>1 - 1</td>
<td>ADCn_MSS0_MSRCH1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int MSRCH2:1</td>
<td>2 - 2</td>
<td>ADCn_MSS0_MSRCH2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int MSRCH3:1</td>
<td>3 - 3</td>
<td>ADCn_MSS0_MSRCH3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int MSRCH4:1</td>
<td>4 - 4</td>
<td>ADCn_MSS0_MSRCH4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int MSRCH5:1</td>
<td>5 - 5</td>
<td>ADCn_MSS0_MSRCH5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int MSRCH6:1</td>
<td>6 - 6</td>
<td>ADCn_MSS0_MSRCH6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int MSRCH7:1</td>
<td>7 - 7</td>
<td>ADCn_MSS0_MSRCH7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int MSRCH8:1</td>
<td>8 - 8</td>
<td>ADCn_MSS0_MSRCH8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int MSRCH9:1</td>
<td>9 - 9</td>
<td>ADCn_MSS0_MSRCH9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int MSRCH10:1</td>
<td>10 - 10</td>
<td>ADCn_MSS0_MSRCH10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int MSRCH11:1</td>
<td>11 - 11</td>
<td>ADCn_MSS0_MSRCH11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int MSRCH12:1</td>
<td>12 - 12</td>
<td>ADCn_MSS0_MSRCH12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int MSRCH13:1</td>
<td>13 - 13</td>
<td>ADCn_MSS0_MSRCH13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int MSRCH14:1</td>
<td>14 - 14</td>
<td>ADCn_MSS0_MSRCH14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int MSRCH15:1</td>
<td>15 - 15</td>
<td>ADCn_MSS0_MSRCH15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_MSS0">ADC0_MSS0</a>,    
<a class="url" href="../adc1.html#ADC1_MSS0">ADC1_MSS0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_MSS1_t"><b>ADCn_MSS1_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Module Service Request Status Register 1</b></td></tr>
<tr><td colspan="5"><b>ADCn_MSS1_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int MSRT:1</td>
<td>0 - 0</td>
<td>ADCn_MSS1_MSRT_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int MSRSY:1</td>
<td>1 - 1</td>
<td>ADCn_MSS1_MSRSY_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int MSRQR:1</td>
<td>2 - 2</td>
<td>ADCn_MSS1_MSRQR_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int MSRAS:1</td>
<td>3 - 3</td>
<td>ADCn_MSS1_MSRAS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_MSS1">ADC0_MSS1</a>,    
<a class="url" href="../adc1.html#ADC1_MSS1">ADC1_MSS1</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_QR_t"><b>ADCn_QR_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Queue Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_QR_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CHNR:4</td>
<td>0 - 3</td>
<td>ADCn_QR_CHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RES:2</td>
<td>6 - 7</td>
<td>ADCn_QR_RES_MASK</td>
<td>0x000000c0</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EMUX:2</td>
<td>8 - 9</td>
<td>ADCn_QR_EMUX_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int GRPS:1</td>
<td>10 - 10</td>
<td>ADCn_QR_GRPS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>15 - 15</td>
<td>ADCn_QR_V_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_QR">ADC0_QR</a>,    
<a class="url" href="../adc1.html#ADC1_QR">ADC1_QR</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_QUEUE0_t"><b>ADCn_QUEUE0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Queue Status Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_QUEUE0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CHNR:4</td>
<td>0 - 3</td>
<td>ADCn_QUEUE0_CHNR_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RES:2</td>
<td>6 - 7</td>
<td>ADCn_QUEUE0_RES_MASK</td>
<td>0x000000c0</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EMUX:2</td>
<td>8 - 9</td>
<td>ADCn_QUEUE0_EMUX_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int GRPS:1</td>
<td>10 - 10</td>
<td>ADCn_QUEUE0_GRPS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int V:1</td>
<td>15 - 15</td>
<td>ADCn_QUEUE0_V_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_QUEUE0">ADC0_QUEUE0</a>,    
<a class="url" href="../adc1.html#ADC1_QUEUE0">ADC1_QUEUE0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_REQ0_t"><b>ADCn_REQ0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Conversion Request Register SW0</b></td></tr>
<tr><td colspan="5"><b>ADCn_REQ0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int REQ00:1</td>
<td>0 - 0</td>
<td>ADCn_REQ0_REQ00_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int REQ01:1</td>
<td>1 - 1</td>
<td>ADCn_REQ0_REQ01_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int REQ02:1</td>
<td>2 - 2</td>
<td>ADCn_REQ0_REQ02_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int REQ03:1</td>
<td>3 - 3</td>
<td>ADCn_REQ0_REQ03_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int REQ04:1</td>
<td>4 - 4</td>
<td>ADCn_REQ0_REQ04_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int REQ05:1</td>
<td>5 - 5</td>
<td>ADCn_REQ0_REQ05_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int REQ06:1</td>
<td>6 - 6</td>
<td>ADCn_REQ0_REQ06_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int REQ07:1</td>
<td>7 - 7</td>
<td>ADCn_REQ0_REQ07_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int REQ08:1</td>
<td>8 - 8</td>
<td>ADCn_REQ0_REQ08_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int REQ09:1</td>
<td>9 - 9</td>
<td>ADCn_REQ0_REQ09_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int REQ010:1</td>
<td>10 - 10</td>
<td>ADCn_REQ0_REQ010_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int REQ011:1</td>
<td>11 - 11</td>
<td>ADCn_REQ0_REQ011_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int REQ012:1</td>
<td>12 - 12</td>
<td>ADCn_REQ0_REQ012_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int REQ013:1</td>
<td>13 - 13</td>
<td>ADCn_REQ0_REQ013_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int REQ014:1</td>
<td>14 - 14</td>
<td>ADCn_REQ0_REQ014_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int REQ015:1</td>
<td>15 - 15</td>
<td>ADCn_REQ0_REQ015_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_REQ0">ADC0_REQ0</a>,    
<a class="url" href="../adc1.html#ADC1_REQ0">ADC1_REQ0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_SAL_t"><b>ADCn_SAL_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Source Arbitration Level Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_SAL_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SALAS:3</td>
<td>0 - 2</td>
<td>ADCn_SAL_SALAS_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SALQ:3</td>
<td>4 - 6</td>
<td>ADCn_SAL_SALQ_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SALSW0:3</td>
<td>12 - 14</td>
<td>ADCn_SAL_SALSW0_MASK</td>
<td>0x00007000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SALEXT:3</td>
<td>16 - 18</td>
<td>ADCn_SAL_SALEXT_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SALT:3</td>
<td>24 - 26</td>
<td>ADCn_SAL_SALT_MASK</td>
<td>0x07000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int SALCHIN:3</td>
<td>28 - 30</td>
<td>ADCn_SAL_SALCHIN_MASK</td>
<td>0x70000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_SAL">ADC0_SAL</a>,    
<a class="url" href="../adc1.html#ADC1_SAL">ADC1_SAL</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_SCN_t"><b>ADCn_SCN_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Auto Scan Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_SCN_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRQ0:1</td>
<td>0 - 0</td>
<td>ADCn_SCN_SRQ0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SRQ1:1</td>
<td>1 - 1</td>
<td>ADCn_SCN_SRQ1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SRQ2:1</td>
<td>2 - 2</td>
<td>ADCn_SCN_SRQ2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SRQ3:1</td>
<td>3 - 3</td>
<td>ADCn_SCN_SRQ3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SRQ4:1</td>
<td>4 - 4</td>
<td>ADCn_SCN_SRQ4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SRQ5:1</td>
<td>5 - 5</td>
<td>ADCn_SCN_SRQ5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SRQ6:1</td>
<td>6 - 6</td>
<td>ADCn_SCN_SRQ6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SRQ7:1</td>
<td>7 - 7</td>
<td>ADCn_SCN_SRQ7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SRQ8:1</td>
<td>8 - 8</td>
<td>ADCn_SCN_SRQ8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SRQ9:1</td>
<td>9 - 9</td>
<td>ADCn_SCN_SRQ9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int SRQ10:1</td>
<td>10 - 10</td>
<td>ADCn_SCN_SRQ10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRQ11:1</td>
<td>11 - 11</td>
<td>ADCn_SCN_SRQ11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SRQ12:1</td>
<td>12 - 12</td>
<td>ADCn_SCN_SRQ12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRQ13:1</td>
<td>13 - 13</td>
<td>ADCn_SCN_SRQ13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int SRQ14:1</td>
<td>14 - 14</td>
<td>ADCn_SCN_SRQ14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SRQ15:1</td>
<td>15 - 15</td>
<td>ADCn_SCN_SRQ15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int GRPC:2</td>
<td>30 - 31</td>
<td>ADCn_SCN_GRPC_MASK</td>
<td>0xc0000000</td>
<td align="right">30</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_SCN">ADC0_SCN</a>,    
<a class="url" href="../adc1.html#ADC1_SCN">ADC1_SCN</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_SCON_t"><b>ADCn_SCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Source Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_SCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int QENC:1</td>
<td>0 - 0</td>
<td>ADCn_SCON_QENC_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int QENS:1</td>
<td>1 - 1</td>
<td>ADCn_SCON_QENS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int TRC:1</td>
<td>2 - 2</td>
<td>ADCn_SCON_TRC_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int TRS:1</td>
<td>3 - 3</td>
<td>ADCn_SCON_TRS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int QRS:1</td>
<td>4 - 4</td>
<td>ADCn_SCON_QRS_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_SCON">ADC0_SCON</a>,    
<a class="url" href="../adc1.html#ADC1_SCON">ADC1_SCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_SRCm_t"><b>ADCn_SRCm_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Service Request Control Register m</b></td></tr>
<tr><td colspan="5"><b>ADCn_SRCm_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>ADCn_SRCm_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>ADCn_SRCm_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>ADCn_SRCm_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>ADCn_SRCm_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>ADCn_SRCm_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>ADCn_SRCm_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_SRC0">ADC0_SRC0</a>,    
<a class="url" href="../adc0.html#ADC0_SRC1">ADC0_SRC1</a>,    
<a class="url" href="../adc0.html#ADC0_SRC2">ADC0_SRC2</a>,    
<a class="url" href="../adc0.html#ADC0_SRC3">ADC0_SRC3</a>,    
<a class="url" href="../adc1.html#ADC1_SRC0">ADC1_SRC0</a>,    
<a class="url" href="../adc1.html#ADC1_SRC1">ADC1_SRC1</a>,    
<a class="url" href="../adc1.html#ADC1_SRC2">ADC1_SRC2</a>,    
<a class="url" href="../adc1.html#ADC1_SRC3">ADC1_SRC3</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_SRNP_t"><b>ADCn_SRNP_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Service Request Node Pointer Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_SRNP_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ENPT:1</td>
<td>0 - 0</td>
<td>ADCn_SRNP_ENPT_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int PT:3</td>
<td>1 - 3</td>
<td>ADCn_SRNP_PT_MASK</td>
<td>0x0000000e</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int ENPSY:1</td>
<td>4 - 4</td>
<td>ADCn_SRNP_ENPSY_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PSY:3</td>
<td>5 - 7</td>
<td>ADCn_SRNP_PSY_MASK</td>
<td>0x000000e0</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int ENPQR:1</td>
<td>8 - 8</td>
<td>ADCn_SRNP_ENPQR_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int PQR:3</td>
<td>9 - 11</td>
<td>ADCn_SRNP_PQR_MASK</td>
<td>0x00000e00</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int ENPAS:1</td>
<td>12 - 12</td>
<td>ADCn_SRNP_ENPAS_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int PAS:3</td>
<td>13 - 15</td>
<td>ADCn_SRNP_PAS_MASK</td>
<td>0x0000e000</td>
<td align="right">13</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_SRNP">ADC0_SRNP</a>,    
<a class="url" href="../adc1.html#ADC1_SRNP">ADC1_SRNP</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_STAT_t"><b>ADCn_STAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Converter Status Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_STAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CHNRCC:4</td>
<td>0 - 3</td>
<td>ADCn_STAT_CHNRCC_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int CHTSCC:3</td>
<td>8 - 10</td>
<td>ADCn_STAT_CHTSCC_MASK</td>
<td>0x00000700</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int DATAVAL:1</td>
<td>11 - 11</td>
<td>ADCn_STAT_DATAVAL_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int AL:1</td>
<td>12 - 12</td>
<td>ADCn_STAT_AL_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int CAL:1</td>
<td>13 - 13</td>
<td>ADCn_STAT_CAL_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int SMPL:1</td>
<td>14 - 14</td>
<td>ADCn_STAT_SMPL_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int BUSY:1</td>
<td>15 - 15</td>
<td>ADCn_STAT_BUSY_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int QLP:4</td>
<td>16 - 19</td>
<td>ADCn_STAT_QLP_MASK</td>
<td>0x000f0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int QF:1</td>
<td>20 - 20</td>
<td>ADCn_STAT_QF_MASK</td>
<td>0x00100000</td>
<td align="right">20</td>
</tr>
<tr>
<td>unsigned int REQSY:1</td>
<td>24 - 24</td>
<td>ADCn_STAT_REQSY_MASK</td>
<td>0x01000000</td>
<td align="right">24</td>
</tr>
<tr>
<td>unsigned int PARSY:1</td>
<td>25 - 25</td>
<td>ADCn_STAT_PARSY_MASK</td>
<td>0x02000000</td>
<td align="right">25</td>
</tr>
<tr>
<td>unsigned int IENREQ:1</td>
<td>26 - 26</td>
<td>ADCn_STAT_IENREQ_MASK</td>
<td>0x04000000</td>
<td align="right">26</td>
</tr>
<tr>
<td>unsigned int IENPAR:1</td>
<td>27 - 27</td>
<td>ADCn_STAT_IENPAR_MASK</td>
<td>0x08000000</td>
<td align="right">27</td>
</tr>
<tr>
<td>unsigned int SYMS:1</td>
<td>28 - 28</td>
<td>ADCn_STAT_SYMS_MASK</td>
<td>0x10000000</td>
<td align="right">28</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_STAT">ADC0_STAT</a>,    
<a class="url" href="../adc1.html#ADC1_STAT">ADC1_STAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_SW0CRP_t"><b>ADCn_SW0CRP_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Software SW0 Conversion Request Pending Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_SW0CRP_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SW0CRP0:1</td>
<td>0 - 0</td>
<td>ADCn_SW0CRP_SW0CRP0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SW0CRP1:1</td>
<td>1 - 1</td>
<td>ADCn_SW0CRP_SW0CRP1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SW0CRP2:1</td>
<td>2 - 2</td>
<td>ADCn_SW0CRP_SW0CRP2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int SW0CRP3:1</td>
<td>3 - 3</td>
<td>ADCn_SW0CRP_SW0CRP3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SW0CRP4:1</td>
<td>4 - 4</td>
<td>ADCn_SW0CRP_SW0CRP4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SW0CRP5:1</td>
<td>5 - 5</td>
<td>ADCn_SW0CRP_SW0CRP5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int SW0CRP6:1</td>
<td>6 - 6</td>
<td>ADCn_SW0CRP_SW0CRP6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int SW0CRP7:1</td>
<td>7 - 7</td>
<td>ADCn_SW0CRP_SW0CRP7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int SW0CRP8:1</td>
<td>8 - 8</td>
<td>ADCn_SW0CRP_SW0CRP8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int SW0CRP9:1</td>
<td>9 - 9</td>
<td>ADCn_SW0CRP_SW0CRP9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int SW0CRP10:1</td>
<td>10 - 10</td>
<td>ADCn_SW0CRP_SW0CRP10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SW0CRP11:1</td>
<td>11 - 11</td>
<td>ADCn_SW0CRP_SW0CRP11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SW0CRP12:1</td>
<td>12 - 12</td>
<td>ADCn_SW0CRP_SW0CRP12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SW0CRP13:1</td>
<td>13 - 13</td>
<td>ADCn_SW0CRP_SW0CRP13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int SW0CRP14:1</td>
<td>14 - 14</td>
<td>ADCn_SW0CRP_SW0CRP14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SW0CRP15:1</td>
<td>15 - 15</td>
<td>ADCn_SW0CRP_SW0CRP15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_SW0CRP">ADC0_SW0CRP</a>,    
<a class="url" href="../adc1.html#ADC1_SW0CRP">ADC1_SW0CRP</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_SYSTAT_t"><b>ADCn_SYSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Synchronization Status Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_SYSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CHNRSY:4</td>
<td>0 - 3</td>
<td>ADCn_SYSTAT_CHNRSY_MASK</td>
<td>0x0000000f</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int RES:2</td>
<td>6 - 7</td>
<td>ADCn_SYSTAT_RES_MASK</td>
<td>0x000000c0</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int EMUX:2</td>
<td>8 - 9</td>
<td>ADCn_SYSTAT_EMUX_MASK</td>
<td>0x00000300</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int GRPS:1</td>
<td>10 - 10</td>
<td>ADCn_SYSTAT_GRPS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int CSREN:1</td>
<td>15 - 15</td>
<td>ADCn_SYSTAT_CSREN_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>
<tr>
<td>unsigned int SYREQ:1</td>
<td>31 - 31</td>
<td>ADCn_SYSTAT_SYREQ_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_SYSTAT">ADC0_SYSTAT</a>,    
<a class="url" href="../adc1.html#ADC1_SYSTAT">ADC1_SYSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_TCON_t"><b>ADCn_TCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Timer Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_TCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ALB:14</td>
<td>0 - 13</td>
<td>ADCn_TCON_ALB_MASK</td>
<td>0x00003fff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TRLD:14</td>
<td>16 - 29</td>
<td>ADCn_TCON_TRLD_MASK</td>
<td>0x3fff0000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int TSEN:1</td>
<td>30 - 30</td>
<td>ADCn_TCON_TSEN_MASK</td>
<td>0x40000000</td>
<td align="right">30</td>
</tr>
<tr>
<td>unsigned int TR:1</td>
<td>31 - 31</td>
<td>ADCn_TCON_TR_MASK</td>
<td>0x80000000</td>
<td align="right">31</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_TCON">ADC0_TCON</a>,    
<a class="url" href="../adc1.html#ADC1_TCON">ADC1_TCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_TCRP_t"><b>ADCn_TCRP_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Timer Conversion Request Pending Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_TCRP_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TRP0:1</td>
<td>0 - 0</td>
<td>ADCn_TCRP_TRP0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TRP1:1</td>
<td>1 - 1</td>
<td>ADCn_TCRP_TRP1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int TRP2:1</td>
<td>2 - 2</td>
<td>ADCn_TCRP_TRP2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int TRP3:1</td>
<td>3 - 3</td>
<td>ADCn_TCRP_TRP3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int TRP4:1</td>
<td>4 - 4</td>
<td>ADCn_TCRP_TRP4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int TRP5:1</td>
<td>5 - 5</td>
<td>ADCn_TCRP_TRP5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int TRP6:1</td>
<td>6 - 6</td>
<td>ADCn_TCRP_TRP6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int TRP7:1</td>
<td>7 - 7</td>
<td>ADCn_TCRP_TRP7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int TRP8:1</td>
<td>8 - 8</td>
<td>ADCn_TCRP_TRP8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int TRP9:1</td>
<td>9 - 9</td>
<td>ADCn_TCRP_TRP9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int TRP10:1</td>
<td>10 - 10</td>
<td>ADCn_TCRP_TRP10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int TRP11:1</td>
<td>11 - 11</td>
<td>ADCn_TCRP_TRP11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int TRP12:1</td>
<td>12 - 12</td>
<td>ADCn_TCRP_TRP12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int TRP13:1</td>
<td>13 - 13</td>
<td>ADCn_TCRP_TRP13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int TRP14:1</td>
<td>14 - 14</td>
<td>ADCn_TCRP_TRP14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int TRP15:1</td>
<td>15 - 15</td>
<td>ADCn_TCRP_TRP15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_TCRP">ADC0_TCRP</a>,    
<a class="url" href="../adc1.html#ADC1_TCRP">ADC1_TCRP</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_TSTAT_t"><b>ADCn_TSTAT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Timer Status Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_TSTAT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TIMER:14</td>
<td>0 - 13</td>
<td>ADCn_TSTAT_TIMER_MASK</td>
<td>0x00003fff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_TSTAT">ADC0_TSTAT</a>,    
<a class="url" href="../adc1.html#ADC1_TSTAT">ADC1_TSTAT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ADCn_TTC_t"><b>ADCn_TTC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ADCn Timer Trigger Control Register</b></td></tr>
<tr><td colspan="5"><b>ADCn_TTC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TTCCH0:1</td>
<td>0 - 0</td>
<td>ADCn_TTC_TTCCH0_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TTCCH1:1</td>
<td>1 - 1</td>
<td>ADCn_TTC_TTCCH1_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int TTCCH2:1</td>
<td>2 - 2</td>
<td>ADCn_TTC_TTCCH2_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int TTCCH3:1</td>
<td>3 - 3</td>
<td>ADCn_TTC_TTCCH3_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int TTCCH4:1</td>
<td>4 - 4</td>
<td>ADCn_TTC_TTCCH4_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int TTCCH5:1</td>
<td>5 - 5</td>
<td>ADCn_TTC_TTCCH5_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int TTCCH6:1</td>
<td>6 - 6</td>
<td>ADCn_TTC_TTCCH6_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int TTCCH7:1</td>
<td>7 - 7</td>
<td>ADCn_TTC_TTCCH7_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int TTCCH8:1</td>
<td>8 - 8</td>
<td>ADCn_TTC_TTCCH8_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int TTCCH9:1</td>
<td>9 - 9</td>
<td>ADCn_TTC_TTCCH9_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int TTCCH10:1</td>
<td>10 - 10</td>
<td>ADCn_TTC_TTCCH10_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int TTCCH11:1</td>
<td>11 - 11</td>
<td>ADCn_TTC_TTCCH11_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int TTCCH12:1</td>
<td>12 - 12</td>
<td>ADCn_TTC_TTCCH12_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int TTCCH13:1</td>
<td>13 - 13</td>
<td>ADCn_TTC_TTCCH13_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int TTCCH14:1</td>
<td>14 - 14</td>
<td>ADCn_TTC_TTCCH14_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int TTCCH15:1</td>
<td>15 - 15</td>
<td>ADCn_TTC_TTCCH15_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../adc0.html#ADC0_TTC">ADC0_TTC</a>,    
<a class="url" href="../adc1.html#ADC1_TTC">ADC1_TTC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../adc0.html">ADC0</a>, 
<a class="url" href="../adc1.html">ADC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASC0_CLC_t"><b>ASC0_CLC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASC0 Clock Control Register</b></td></tr>
<tr><td colspan="5"><b>ASC0_CLC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int DISR:1</td>
<td>0 - 0</td>
<td>ASC0_CLC_DISR_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int DISS:1</td>
<td>1 - 1</td>
<td>ASC0_CLC_DISS_MASK</td>
<td>0x00000002</td>
<td align="right">1</td>
</tr>
<tr>
<td>unsigned int SPEN:1</td>
<td>2 - 2</td>
<td>ASC0_CLC_SPEN_MASK</td>
<td>0x00000004</td>
<td align="right">2</td>
</tr>
<tr>
<td>unsigned int EDIS:1</td>
<td>3 - 3</td>
<td>ASC0_CLC_EDIS_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SBWE:1</td>
<td>4 - 4</td>
<td>ASC0_CLC_SBWE_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int FSOE:1</td>
<td>5 - 5</td>
<td>ASC0_CLC_FSOE_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int RMC:8</td>
<td>8 - 15</td>
<td>ASC0_CLC_RMC_MASK</td>
<td>0x0000ff00</td>
<td align="right">8</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_CLC">ASC0_CLC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_BG_t"><b>ASCn_BG_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Baud Rate Timer Reload Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_BG_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int BR_VALUE:13</td>
<td>0 - 12</td>
<td>ASCn_BG_BR_VALUE_MASK</td>
<td>0x00001fff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_BG">ASC0_BG</a>,    
<a class="url" href="../asc1.html#ASC1_BG">ASC1_BG</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_CON_t"><b>ASCn_CON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_CON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int M:3</td>
<td>0 - 2</td>
<td>ASCn_CON_M_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int STP:1</td>
<td>3 - 3</td>
<td>ASCn_CON_STP_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int REN:1</td>
<td>4 - 4</td>
<td>ASCn_CON_REN_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int PEN:1</td>
<td>5 - 5</td>
<td>ASCn_CON_PEN_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int FEN:1</td>
<td>6 - 6</td>
<td>ASCn_CON_FEN_MASK</td>
<td>0x00000040</td>
<td align="right">6</td>
</tr>
<tr>
<td>unsigned int OEN:1</td>
<td>7 - 7</td>
<td>ASCn_CON_OEN_MASK</td>
<td>0x00000080</td>
<td align="right">7</td>
</tr>
<tr>
<td>unsigned int PE:1</td>
<td>8 - 8</td>
<td>ASCn_CON_PE_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int FE:1</td>
<td>9 - 9</td>
<td>ASCn_CON_FE_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int OE:1</td>
<td>10 - 10</td>
<td>ASCn_CON_OE_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int FDE:1</td>
<td>11 - 11</td>
<td>ASCn_CON_FDE_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int ODD:1</td>
<td>12 - 12</td>
<td>ASCn_CON_ODD_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int BRS:1</td>
<td>13 - 13</td>
<td>ASCn_CON_BRS_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int LB:1</td>
<td>14 - 14</td>
<td>ASCn_CON_LB_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int R:1</td>
<td>15 - 15</td>
<td>ASCn_CON_R_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_CON">ASC0_CON</a>,    
<a class="url" href="../asc1.html#ASC1_CON">ASC1_CON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_ESRC_t"><b>ASCn_ESRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Error Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_ESRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>ASCn_ESRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>ASCn_ESRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>ASCn_ESRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>ASCn_ESRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>ASCn_ESRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>ASCn_ESRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_ESRC">ASC0_ESRC</a>,    
<a class="url" href="../asc1.html#ASC1_ESRC">ASC1_ESRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_FDV_t"><b>ASCn_FDV_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Fractional Divider Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_FDV_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int FD_VALUE:9</td>
<td>0 - 8</td>
<td>ASCn_FDV_FD_VALUE_MASK</td>
<td>0x000001ff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_FDV">ASC0_FDV</a>,    
<a class="url" href="../asc1.html#ASC1_FDV">ASC1_FDV</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_ID_t"><b>ASCn_ID_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Module Identification Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_ID_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_ID">ASC0_ID</a>,    
<a class="url" href="../asc1.html#ASC1_ID">ASC1_ID</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_PISEL_t"><b>ASCn_PISEL_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Peripheral Input Select Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_PISEL_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RIS:1</td>
<td>0 - 0</td>
<td>ASCn_PISEL_RIS_MASK</td>
<td>0x00000001</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_PISEL">ASC0_PISEL</a>,    
<a class="url" href="../asc1.html#ASC1_PISEL">ASC1_PISEL</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_RBUF_t"><b>ASCn_RBUF_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Receive Buffer Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_RBUF_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int RD_VALUE:9</td>
<td>0 - 8</td>
<td>ASCn_RBUF_RD_VALUE_MASK</td>
<td>0x000001ff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_RBUF">ASC0_RBUF</a>,    
<a class="url" href="../asc1.html#ASC1_RBUF">ASC1_RBUF</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_RSRC_t"><b>ASCn_RSRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Receive Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_RSRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>ASCn_RSRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>ASCn_RSRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>ASCn_RSRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>ASCn_RSRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>ASCn_RSRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>ASCn_RSRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_RSRC">ASC0_RSRC</a>,    
<a class="url" href="../asc1.html#ASC1_RSRC">ASC1_RSRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_TBSRC_t"><b>ASCn_TBSRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Transmit Buffer Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_TBSRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>ASCn_TBSRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>ASCn_TBSRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>ASCn_TBSRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>ASCn_TBSRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>ASCn_TBSRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>ASCn_TBSRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_TBSRC">ASC0_TBSRC</a>,    
<a class="url" href="../asc1.html#ASC1_TBSRC">ASC1_TBSRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_TBUF_t"><b>ASCn_TBUF_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Transmit Buffer Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_TBUF_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int TD_VALUE:9</td>
<td>0 - 8</td>
<td>ASCn_TBUF_TD_VALUE_MASK</td>
<td>0x000001ff</td>
<td align="right">0</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_TBUF">ASC0_TBUF</a>,    
<a class="url" href="../asc1.html#ASC1_TBUF">ASC1_TBUF</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_TSRC_t"><b>ASCn_TSRC_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Transmit Interrupt Service Request Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_TSRC_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int SRPN:8</td>
<td>0 - 7</td>
<td>ASCn_TSRC_SRPN_MASK</td>
<td>0x000000ff</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int TOS:1</td>
<td>10 - 10</td>
<td>ASCn_TSRC_TOS_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SRE:1</td>
<td>12 - 12</td>
<td>ASCn_TSRC_SRE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SRR:1</td>
<td>13 - 13</td>
<td>ASCn_TSRC_SRR_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>
<tr>
<td>unsigned int CLRR:1</td>
<td>14 - 14</td>
<td>ASCn_TSRC_CLRR_MASK</td>
<td>0x00004000</td>
<td align="right">14</td>
</tr>
<tr>
<td>unsigned int SETR:1</td>
<td>15 - 15</td>
<td>ASCn_TSRC_SETR_MASK</td>
<td>0x00008000</td>
<td align="right">15</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_TSRC">ASC0_TSRC</a>,    
<a class="url" href="../asc1.html#ASC1_TSRC">ASC1_TSRC</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="ASCn_WHBCON_t"><b>ASCn_WHBCON_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>ASCn Write Hardware Bits Control Register</b></td></tr>
<tr><td colspan="5"><b>ASCn_WHBCON_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int CLRREN:1</td>
<td>4 - 4</td>
<td>ASCn_WHBCON_CLRREN_MASK</td>
<td>0x00000010</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int SETREN:1</td>
<td>5 - 5</td>
<td>ASCn_WHBCON_SETREN_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int CLRPE:1</td>
<td>8 - 8</td>
<td>ASCn_WHBCON_CLRPE_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int CLRFE:1</td>
<td>9 - 9</td>
<td>ASCn_WHBCON_CLRFE_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int CLROE:1</td>
<td>10 - 10</td>
<td>ASCn_WHBCON_CLROE_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int SETPE:1</td>
<td>11 - 11</td>
<td>ASCn_WHBCON_SETPE_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>
<tr>
<td>unsigned int SETFE:1</td>
<td>12 - 12</td>
<td>ASCn_WHBCON_SETFE_MASK</td>
<td>0x00001000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int SETOE:1</td>
<td>13 - 13</td>
<td>ASCn_WHBCON_SETOE_MASK</td>
<td>0x00002000</td>
<td align="right">13</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../asc0.html#ASC0_WHBCON">ASC0_WHBCON</a>,    
<a class="url" href="../asc1.html#ASC1_WHBCON">ASC1_WHBCON</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../asc0.html">ASC0</a>, 
<a class="url" href="../asc1.html">ASC1</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="An_t"><b>An_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Address Register n</b></td></tr>
<tr><td colspan="5"><b>An_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../gpr.html#A0">A0</a>,    
<a class="url" href="../gpr.html#A1">A1</a>,    
<a class="url" href="../gpr.html#A10">A10</a>,    
<a class="url" href="../gpr.html#A11">A11</a>,    
<a class="url" href="../gpr.html#A12">A12</a>,    
<a class="url" href="../gpr.html#A13">A13</a>,    
<a class="url" href="../gpr.html#A14">A14</a>,    
<a class="url" href="../gpr.html#A15">A15</a>,    
<a class="url" href="../gpr.html#A2">A2</a>,    
<a class="url" href="../gpr.html#A3">A3</a>,    
<a class="url" href="../gpr.html#A4">A4</a>,    
<a class="url" href="../gpr.html#A5">A5</a>,    
<a class="url" href="../gpr.html#A6">A6</a>,    
<a class="url" href="../gpr.html#A7">A7</a>,    
<a class="url" href="../gpr.html#A8">A8</a>,    
<a class="url" href="../gpr.html#A9">A9</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../gpr.html">GPR</a>

</dd>
</dl>
<hr>
</dd>

</dl>

</body>
</html>
