@W: MO161 :"/home/andy/Downloads/tmp/raw_colorbar_gen/raw_colorbar_gen.v":37:0:37:5|Register bit u_raw_colorbar_gen.rstn_cnt[7] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MT246 :"/home/andy/Downloads/tmp/raw_colorbar_gen/clarity/PLL/pll_sensor_clk/pll_sensor_clk.v":56:12:56:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock pll_sensor_clk|CLKOP_inferred_clock with period 10.00ns. Please declare a user-defined clock on net u_pll_sensor_clk.w_pixclk.
