
ECEN-361-STM32-Lab-08-Sampling-Solution.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008244  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000096c  080083d4  080083d4  000183d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d40  08008d40  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08008d40  08008d40  00018d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d48  08008d48  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d48  08008d48  00018d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d4c  08008d4c  00018d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08008d50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d0  2000006c  08008dbc  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000053c  08008dbc  0002053c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000176b8  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fa5  00000000  00000000  00037797  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015e0  00000000  00000000  0003a740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001108  00000000  00000000  0003bd20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a632  00000000  00000000  0003ce28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018e4b  00000000  00000000  0006745a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010a3fd  00000000  00000000  000802a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006674  00000000  00000000  0018a6a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00190d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080083bc 	.word	0x080083bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	080083bc 	.word	0x080083bc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <shiftOut>:
#define SevenSeg_LATCH_Port

void shiftOut(	GPIO_TypeDef* dataPort,uint16_t dataPin,
				GPIO_TypeDef* clockPort, uint16_t clockPin,
				uint8_t bitOrder, uint8_t val)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	607a      	str	r2, [r7, #4]
 8000576:	461a      	mov	r2, r3
 8000578:	460b      	mov	r3, r1
 800057a:	817b      	strh	r3, [r7, #10]
 800057c:	4613      	mov	r3, r2
 800057e:	813b      	strh	r3, [r7, #8]
	uint8_t i;

	for (i = 0; i < 8; i++)  {
 8000580:	2300      	movs	r3, #0
 8000582:	75fb      	strb	r3, [r7, #23]
 8000584:	e038      	b.n	80005f8 <shiftOut+0x8c>
		if (bitOrder == LSBFIRST) {
 8000586:	f897 3020 	ldrb.w	r3, [r7, #32]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d10f      	bne.n	80005ae <shiftOut+0x42>
			HAL_GPIO_WritePin(dataPort, dataPin,val & 1);
 800058e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000592:	f003 0301 	and.w	r3, r3, #1
 8000596:	b2da      	uxtb	r2, r3
 8000598:	897b      	ldrh	r3, [r7, #10]
 800059a:	4619      	mov	r1, r3
 800059c:	68f8      	ldr	r0, [r7, #12]
 800059e:	f003 ff03 	bl	80043a8 <HAL_GPIO_WritePin>
			val >>= 1;
 80005a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80005a6:	085b      	lsrs	r3, r3, #1
 80005a8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80005ac:	e00f      	b.n	80005ce <shiftOut+0x62>
		} else {	
			HAL_GPIO_WritePin(dataPort, dataPin, (val & 128) != 0);
 80005ae:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	09db      	lsrs	r3, r3, #7
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	461a      	mov	r2, r3
 80005ba:	897b      	ldrh	r3, [r7, #10]
 80005bc:	4619      	mov	r1, r3
 80005be:	68f8      	ldr	r0, [r7, #12]
 80005c0:	f003 fef2 	bl	80043a8 <HAL_GPIO_WritePin>
			val <<= 1;
 80005c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80005c8:	005b      	lsls	r3, r3, #1
 80005ca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		}
			
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005ce:	893b      	ldrh	r3, [r7, #8]
 80005d0:	2200      	movs	r2, #0
 80005d2:	4619      	mov	r1, r3
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f003 fee7 	bl	80043a8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_SET);
 80005da:	893b      	ldrh	r3, [r7, #8]
 80005dc:	2201      	movs	r2, #1
 80005de:	4619      	mov	r1, r3
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f003 fee1 	bl	80043a8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005e6:	893b      	ldrh	r3, [r7, #8]
 80005e8:	2200      	movs	r2, #0
 80005ea:	4619      	mov	r1, r3
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f003 fedb 	bl	80043a8 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)  {
 80005f2:	7dfb      	ldrb	r3, [r7, #23]
 80005f4:	3301      	adds	r3, #1
 80005f6:	75fb      	strb	r3, [r7, #23]
 80005f8:	7dfb      	ldrb	r3, [r7, #23]
 80005fa:	2b07      	cmp	r3, #7
 80005fc:	d9c3      	bls.n	8000586 <shiftOut+0x1a>
	}
}
 80005fe:	bf00      	nop
 8000600:	bf00      	nop
 8000602:	3718      	adds	r7, #24
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <MultiFunctionShield_Display>:
	SEGMENT_VALUE[0] = 0x0e;    // Letter F
	}


void MultiFunctionShield_Display (int16_t value)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	80fb      	strh	r3, [r7, #6]
  if ((value > 9999) || (value < -999))   // out of range
 8000612:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000616:	f242 720f 	movw	r2, #9999	; 0x270f
 800061a:	4293      	cmp	r3, r2
 800061c:	dc04      	bgt.n	8000628 <MultiFunctionShield_Display+0x20>
 800061e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000622:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8000626:	dc0c      	bgt.n	8000642 <MultiFunctionShield_Display+0x3a>
  {
    SEGMENT_VALUE[0] = SEGMENT_MINUS;
 8000628:	22bf      	movs	r2, #191	; 0xbf
 800062a:	4b7f      	ldr	r3, [pc, #508]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800062c:	701a      	strb	r2, [r3, #0]
    SEGMENT_VALUE[1] = SEGMENT_MINUS;
 800062e:	22bf      	movs	r2, #191	; 0xbf
 8000630:	4b7d      	ldr	r3, [pc, #500]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000632:	705a      	strb	r2, [r3, #1]
    SEGMENT_VALUE[2] = SEGMENT_MINUS;
 8000634:	22bf      	movs	r2, #191	; 0xbf
 8000636:	4b7c      	ldr	r3, [pc, #496]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000638:	709a      	strb	r2, [r3, #2]
    SEGMENT_VALUE[3] = SEGMENT_MINUS;
 800063a:	22bf      	movs	r2, #191	; 0xbf
 800063c:	4b7a      	ldr	r3, [pc, #488]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800063e:	70da      	strb	r2, [r3, #3]
        SEGMENT_VALUE[2] = BLANK_OR_ZERO_FILL;

      SEGMENT_VALUE[3] = SEGMENT_MAP [(uint8_t) (value % 10)];
    }
  }
}
 8000640:	e0ec      	b.n	800081c <MultiFunctionShield_Display+0x214>
    if (value > 0)   // positive values
 8000642:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000646:	2b00      	cmp	r3, #0
 8000648:	dd72      	ble.n	8000730 <MultiFunctionShield_Display+0x128>
      if (value > 999)
 800064a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800064e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000652:	db0f      	blt.n	8000674 <MultiFunctionShield_Display+0x6c>
        SEGMENT_VALUE[0] = SEGMENT_MAP [(uint8_t) (value / 1000)];
 8000654:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000658:	4a74      	ldr	r2, [pc, #464]	; (800082c <MultiFunctionShield_Display+0x224>)
 800065a:	fb82 1203 	smull	r1, r2, r2, r3
 800065e:	1192      	asrs	r2, r2, #6
 8000660:	17db      	asrs	r3, r3, #31
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	b21b      	sxth	r3, r3
 8000666:	b2db      	uxtb	r3, r3
 8000668:	461a      	mov	r2, r3
 800066a:	4b71      	ldr	r3, [pc, #452]	; (8000830 <MultiFunctionShield_Display+0x228>)
 800066c:	5c9a      	ldrb	r2, [r3, r2]
 800066e:	4b6e      	ldr	r3, [pc, #440]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000670:	701a      	strb	r2, [r3, #0]
 8000672:	e002      	b.n	800067a <MultiFunctionShield_Display+0x72>
        SEGMENT_VALUE[0] = BLANK_OR_ZERO_FILL;
 8000674:	22ff      	movs	r2, #255	; 0xff
 8000676:	4b6c      	ldr	r3, [pc, #432]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000678:	701a      	strb	r2, [r3, #0]
      if (value > 99)
 800067a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800067e:	2b63      	cmp	r3, #99	; 0x63
 8000680:	dd1b      	ble.n	80006ba <MultiFunctionShield_Display+0xb2>
        SEGMENT_VALUE[1] = SEGMENT_MAP [(uint8_t) ((value / 100) % 10)];
 8000682:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000686:	4a6b      	ldr	r2, [pc, #428]	; (8000834 <MultiFunctionShield_Display+0x22c>)
 8000688:	fb82 1203 	smull	r1, r2, r2, r3
 800068c:	1152      	asrs	r2, r2, #5
 800068e:	17db      	asrs	r3, r3, #31
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	b21a      	sxth	r2, r3
 8000694:	4b68      	ldr	r3, [pc, #416]	; (8000838 <MultiFunctionShield_Display+0x230>)
 8000696:	fb83 1302 	smull	r1, r3, r3, r2
 800069a:	1099      	asrs	r1, r3, #2
 800069c:	17d3      	asrs	r3, r2, #31
 800069e:	1ac9      	subs	r1, r1, r3
 80006a0:	460b      	mov	r3, r1
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	440b      	add	r3, r1
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	1ad3      	subs	r3, r2, r3
 80006aa:	b21b      	sxth	r3, r3
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	461a      	mov	r2, r3
 80006b0:	4b5f      	ldr	r3, [pc, #380]	; (8000830 <MultiFunctionShield_Display+0x228>)
 80006b2:	5c9a      	ldrb	r2, [r3, r2]
 80006b4:	4b5c      	ldr	r3, [pc, #368]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80006b6:	705a      	strb	r2, [r3, #1]
 80006b8:	e002      	b.n	80006c0 <MultiFunctionShield_Display+0xb8>
        SEGMENT_VALUE[1] = BLANK_OR_ZERO_FILL;
 80006ba:	22ff      	movs	r2, #255	; 0xff
 80006bc:	4b5a      	ldr	r3, [pc, #360]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80006be:	705a      	strb	r2, [r3, #1]
      if (value > 9)
 80006c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006c4:	2b09      	cmp	r3, #9
 80006c6:	dd1b      	ble.n	8000700 <MultiFunctionShield_Display+0xf8>
        SEGMENT_VALUE[2] = SEGMENT_MAP [(uint8_t) ((value / 10) % 10)];
 80006c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006cc:	4a5a      	ldr	r2, [pc, #360]	; (8000838 <MultiFunctionShield_Display+0x230>)
 80006ce:	fb82 1203 	smull	r1, r2, r2, r3
 80006d2:	1092      	asrs	r2, r2, #2
 80006d4:	17db      	asrs	r3, r3, #31
 80006d6:	1ad3      	subs	r3, r2, r3
 80006d8:	b21a      	sxth	r2, r3
 80006da:	4b57      	ldr	r3, [pc, #348]	; (8000838 <MultiFunctionShield_Display+0x230>)
 80006dc:	fb83 1302 	smull	r1, r3, r3, r2
 80006e0:	1099      	asrs	r1, r3, #2
 80006e2:	17d3      	asrs	r3, r2, #31
 80006e4:	1ac9      	subs	r1, r1, r3
 80006e6:	460b      	mov	r3, r1
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	440b      	add	r3, r1
 80006ec:	005b      	lsls	r3, r3, #1
 80006ee:	1ad3      	subs	r3, r2, r3
 80006f0:	b21b      	sxth	r3, r3
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	461a      	mov	r2, r3
 80006f6:	4b4e      	ldr	r3, [pc, #312]	; (8000830 <MultiFunctionShield_Display+0x228>)
 80006f8:	5c9a      	ldrb	r2, [r3, r2]
 80006fa:	4b4b      	ldr	r3, [pc, #300]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80006fc:	709a      	strb	r2, [r3, #2]
 80006fe:	e002      	b.n	8000706 <MultiFunctionShield_Display+0xfe>
        SEGMENT_VALUE[2] = BLANK_OR_ZERO_FILL;
 8000700:	22ff      	movs	r2, #255	; 0xff
 8000702:	4b49      	ldr	r3, [pc, #292]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000704:	709a      	strb	r2, [r3, #2]
      SEGMENT_VALUE[3] = SEGMENT_MAP [(uint8_t) (value % 10)];
 8000706:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800070a:	4b4b      	ldr	r3, [pc, #300]	; (8000838 <MultiFunctionShield_Display+0x230>)
 800070c:	fb83 1302 	smull	r1, r3, r3, r2
 8000710:	1099      	asrs	r1, r3, #2
 8000712:	17d3      	asrs	r3, r2, #31
 8000714:	1ac9      	subs	r1, r1, r3
 8000716:	460b      	mov	r3, r1
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	440b      	add	r3, r1
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	1ad3      	subs	r3, r2, r3
 8000720:	b21b      	sxth	r3, r3
 8000722:	b2db      	uxtb	r3, r3
 8000724:	461a      	mov	r2, r3
 8000726:	4b42      	ldr	r3, [pc, #264]	; (8000830 <MultiFunctionShield_Display+0x228>)
 8000728:	5c9a      	ldrb	r2, [r3, r2]
 800072a:	4b3f      	ldr	r3, [pc, #252]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800072c:	70da      	strb	r2, [r3, #3]
}
 800072e:	e075      	b.n	800081c <MultiFunctionShield_Display+0x214>
    else if (value == 0)   // positive values
 8000730:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d10c      	bne.n	8000752 <MultiFunctionShield_Display+0x14a>
		SEGMENT_VALUE[0] = SEGMENT_MAP[0];
 8000738:	22c0      	movs	r2, #192	; 0xc0
 800073a:	4b3b      	ldr	r3, [pc, #236]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800073c:	701a      	strb	r2, [r3, #0]
		SEGMENT_VALUE[1] = SEGMENT_MAP[0];
 800073e:	22c0      	movs	r2, #192	; 0xc0
 8000740:	4b39      	ldr	r3, [pc, #228]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000742:	705a      	strb	r2, [r3, #1]
		SEGMENT_VALUE[2] = SEGMENT_MAP[0];
 8000744:	22c0      	movs	r2, #192	; 0xc0
 8000746:	4b38      	ldr	r3, [pc, #224]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000748:	709a      	strb	r2, [r3, #2]
		SEGMENT_VALUE[3] = SEGMENT_MAP[0];
 800074a:	22c0      	movs	r2, #192	; 0xc0
 800074c:	4b36      	ldr	r3, [pc, #216]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800074e:	70da      	strb	r2, [r3, #3]
}
 8000750:	e064      	b.n	800081c <MultiFunctionShield_Display+0x214>
    else if (value < 0)      // negative values: "-" left
 8000752:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000756:	2b00      	cmp	r3, #0
 8000758:	da60      	bge.n	800081c <MultiFunctionShield_Display+0x214>
      value *= -1;
 800075a:	88fb      	ldrh	r3, [r7, #6]
 800075c:	425b      	negs	r3, r3
 800075e:	b29b      	uxth	r3, r3
 8000760:	80fb      	strh	r3, [r7, #6]
      SEGMENT_VALUE[0] = SEGMENT_MINUS;
 8000762:	22bf      	movs	r2, #191	; 0xbf
 8000764:	4b30      	ldr	r3, [pc, #192]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000766:	701a      	strb	r2, [r3, #0]
      if (value > 99)
 8000768:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800076c:	2b63      	cmp	r3, #99	; 0x63
 800076e:	dd1b      	ble.n	80007a8 <MultiFunctionShield_Display+0x1a0>
        SEGMENT_VALUE[1] = SEGMENT_MAP [(uint8_t) ((value / 100) % 10)];
 8000770:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000774:	4a2f      	ldr	r2, [pc, #188]	; (8000834 <MultiFunctionShield_Display+0x22c>)
 8000776:	fb82 1203 	smull	r1, r2, r2, r3
 800077a:	1152      	asrs	r2, r2, #5
 800077c:	17db      	asrs	r3, r3, #31
 800077e:	1ad3      	subs	r3, r2, r3
 8000780:	b21a      	sxth	r2, r3
 8000782:	4b2d      	ldr	r3, [pc, #180]	; (8000838 <MultiFunctionShield_Display+0x230>)
 8000784:	fb83 1302 	smull	r1, r3, r3, r2
 8000788:	1099      	asrs	r1, r3, #2
 800078a:	17d3      	asrs	r3, r2, #31
 800078c:	1ac9      	subs	r1, r1, r3
 800078e:	460b      	mov	r3, r1
 8000790:	009b      	lsls	r3, r3, #2
 8000792:	440b      	add	r3, r1
 8000794:	005b      	lsls	r3, r3, #1
 8000796:	1ad3      	subs	r3, r2, r3
 8000798:	b21b      	sxth	r3, r3
 800079a:	b2db      	uxtb	r3, r3
 800079c:	461a      	mov	r2, r3
 800079e:	4b24      	ldr	r3, [pc, #144]	; (8000830 <MultiFunctionShield_Display+0x228>)
 80007a0:	5c9a      	ldrb	r2, [r3, r2]
 80007a2:	4b21      	ldr	r3, [pc, #132]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80007a4:	705a      	strb	r2, [r3, #1]
 80007a6:	e002      	b.n	80007ae <MultiFunctionShield_Display+0x1a6>
        SEGMENT_VALUE[1] = BLANK_OR_ZERO_FILL;
 80007a8:	22ff      	movs	r2, #255	; 0xff
 80007aa:	4b1f      	ldr	r3, [pc, #124]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80007ac:	705a      	strb	r2, [r3, #1]
      if (value > 9)
 80007ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007b2:	2b09      	cmp	r3, #9
 80007b4:	dd1b      	ble.n	80007ee <MultiFunctionShield_Display+0x1e6>
        SEGMENT_VALUE[2] = SEGMENT_MAP [(uint8_t) ((value / 10) % 10)];
 80007b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007ba:	4a1f      	ldr	r2, [pc, #124]	; (8000838 <MultiFunctionShield_Display+0x230>)
 80007bc:	fb82 1203 	smull	r1, r2, r2, r3
 80007c0:	1092      	asrs	r2, r2, #2
 80007c2:	17db      	asrs	r3, r3, #31
 80007c4:	1ad3      	subs	r3, r2, r3
 80007c6:	b21a      	sxth	r2, r3
 80007c8:	4b1b      	ldr	r3, [pc, #108]	; (8000838 <MultiFunctionShield_Display+0x230>)
 80007ca:	fb83 1302 	smull	r1, r3, r3, r2
 80007ce:	1099      	asrs	r1, r3, #2
 80007d0:	17d3      	asrs	r3, r2, #31
 80007d2:	1ac9      	subs	r1, r1, r3
 80007d4:	460b      	mov	r3, r1
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	440b      	add	r3, r1
 80007da:	005b      	lsls	r3, r3, #1
 80007dc:	1ad3      	subs	r3, r2, r3
 80007de:	b21b      	sxth	r3, r3
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	461a      	mov	r2, r3
 80007e4:	4b12      	ldr	r3, [pc, #72]	; (8000830 <MultiFunctionShield_Display+0x228>)
 80007e6:	5c9a      	ldrb	r2, [r3, r2]
 80007e8:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80007ea:	709a      	strb	r2, [r3, #2]
 80007ec:	e002      	b.n	80007f4 <MultiFunctionShield_Display+0x1ec>
        SEGMENT_VALUE[2] = BLANK_OR_ZERO_FILL;
 80007ee:	22ff      	movs	r2, #255	; 0xff
 80007f0:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80007f2:	709a      	strb	r2, [r3, #2]
      SEGMENT_VALUE[3] = SEGMENT_MAP [(uint8_t) (value % 10)];
 80007f4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80007f8:	4b0f      	ldr	r3, [pc, #60]	; (8000838 <MultiFunctionShield_Display+0x230>)
 80007fa:	fb83 1302 	smull	r1, r3, r3, r2
 80007fe:	1099      	asrs	r1, r3, #2
 8000800:	17d3      	asrs	r3, r2, #31
 8000802:	1ac9      	subs	r1, r1, r3
 8000804:	460b      	mov	r3, r1
 8000806:	009b      	lsls	r3, r3, #2
 8000808:	440b      	add	r3, r1
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	b21b      	sxth	r3, r3
 8000810:	b2db      	uxtb	r3, r3
 8000812:	461a      	mov	r2, r3
 8000814:	4b06      	ldr	r3, [pc, #24]	; (8000830 <MultiFunctionShield_Display+0x228>)
 8000816:	5c9a      	ldrb	r2, [r3, r2]
 8000818:	4b03      	ldr	r3, [pc, #12]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800081a:	70da      	strb	r2, [r3, #3]
}
 800081c:	bf00      	nop
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	2000008c 	.word	0x2000008c
 800082c:	10624dd3 	.word	0x10624dd3
 8000830:	08008408 	.word	0x08008408
 8000834:	51eb851f 	.word	0x51eb851f
 8000838:	66666667 	.word	0x66666667

0800083c <Clear_LEDs>:
		SEGMENT_VALUE[1] = SEGMENT_MAP [1];
		}
	}

void Clear_LEDs(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
	  // Clear the LED lights


// LAB-04 needs D1 and D3 for SPI
#ifndef          LAB_04
  HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin,GPIO_PIN_SET);
 8000840:	2201      	movs	r2, #1
 8000842:	2180      	movs	r1, #128	; 0x80
 8000844:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000848:	f003 fdae 	bl	80043a8 <HAL_GPIO_WritePin>
#endif

  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin,GPIO_PIN_SET);
 800084c:	2201      	movs	r2, #1
 800084e:	2140      	movs	r1, #64	; 0x40
 8000850:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000854:	f003 fda8 	bl	80043a8 <HAL_GPIO_WritePin>

#ifndef          LAB_06
  HAL_GPIO_WritePin(LED_D4_GPIO_Port, LED_D4_Pin,GPIO_PIN_SET);
 8000858:	2201      	movs	r2, #1
 800085a:	2140      	movs	r1, #64	; 0x40
 800085c:	4805      	ldr	r0, [pc, #20]	; (8000874 <Clear_LEDs+0x38>)
 800085e:	f003 fda3 	bl	80043a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin,GPIO_PIN_SET);
 8000862:	2201      	movs	r2, #1
 8000864:	2120      	movs	r1, #32
 8000866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086a:	f003 fd9d 	bl	80043a8 <HAL_GPIO_WritePin>
#endif
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	48000400 	.word	0x48000400

08000878 <MultiFunctionShield_Clear>:

void MultiFunctionShield_Clear(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
	/* This blanks the SevenSegments and turns off the LEDs */


  SEGMENT_VALUE[0] = SEGMENT_BLANK;
 800087c:	22ff      	movs	r2, #255	; 0xff
 800087e:	4b08      	ldr	r3, [pc, #32]	; (80008a0 <MultiFunctionShield_Clear+0x28>)
 8000880:	701a      	strb	r2, [r3, #0]
  SEGMENT_VALUE[1] = SEGMENT_BLANK;
 8000882:	22ff      	movs	r2, #255	; 0xff
 8000884:	4b06      	ldr	r3, [pc, #24]	; (80008a0 <MultiFunctionShield_Clear+0x28>)
 8000886:	705a      	strb	r2, [r3, #1]
  SEGMENT_VALUE[2] = SEGMENT_BLANK;
 8000888:	22ff      	movs	r2, #255	; 0xff
 800088a:	4b05      	ldr	r3, [pc, #20]	; (80008a0 <MultiFunctionShield_Clear+0x28>)
 800088c:	709a      	strb	r2, [r3, #2]
  SEGMENT_VALUE[3] = SEGMENT_BLANK;
 800088e:	22ff      	movs	r2, #255	; 0xff
 8000890:	4b03      	ldr	r3, [pc, #12]	; (80008a0 <MultiFunctionShield_Clear+0x28>)
 8000892:	70da      	strb	r2, [r3, #3]
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	2000008c 	.word	0x2000008c

080008a4 <MultiFunctionShield_WriteNumberToSegment>:

void MultiFunctionShield_WriteNumberToSegment(uint8_t digit)
	{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af02      	add	r7, sp, #8
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2120      	movs	r1, #32
 80008b2:	4816      	ldr	r0, [pc, #88]	; (800090c <MultiFunctionShield_WriteNumberToSegment+0x68>)
 80008b4:	f003 fd78 	bl	80043a8 <HAL_GPIO_WritePin>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80008b8:	79fb      	ldrb	r3, [r7, #7]
			MSBFIRST, SEGMENT_VALUE[digit]);
 80008ba:	4a15      	ldr	r2, [pc, #84]	; (8000910 <MultiFunctionShield_WriteNumberToSegment+0x6c>)
 80008bc:	5cd3      	ldrb	r3, [r2, r3]
 80008be:	b2db      	uxtb	r3, r3
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80008c0:	9301      	str	r3, [sp, #4]
 80008c2:	2301      	movs	r3, #1
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008ca:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008d6:	f7ff fe49 	bl	800056c <shiftOut>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80008da:	79fb      	ldrb	r3, [r7, #7]
				MSBFIRST, SEGMENT_SELECT[digit]);
 80008dc:	4a0d      	ldr	r2, [pc, #52]	; (8000914 <MultiFunctionShield_WriteNumberToSegment+0x70>)
 80008de:	5cd3      	ldrb	r3, [r2, r3]
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80008e0:	9301      	str	r3, [sp, #4]
 80008e2:	2301      	movs	r3, #1
 80008e4:	9300      	str	r3, [sp, #0]
 80008e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008ea:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008f6:	f7ff fe39 	bl	800056c <shiftOut>
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_SET);
 80008fa:	2201      	movs	r2, #1
 80008fc:	2120      	movs	r1, #32
 80008fe:	4803      	ldr	r0, [pc, #12]	; (800090c <MultiFunctionShield_WriteNumberToSegment+0x68>)
 8000900:	f003 fd52 	bl	80043a8 <HAL_GPIO_WritePin>
	}
 8000904:	bf00      	nop
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	48000400 	.word	0x48000400
 8000910:	2000008c 	.word	0x2000008c
 8000914:	08008414 	.word	0x08008414

08000918 <MultiFunctionShield__ISRFunc>:
	}



void MultiFunctionShield__ISRFunc(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  switch (++ActDigit)
 800091c:	4b16      	ldr	r3, [pc, #88]	; (8000978 <MultiFunctionShield__ISRFunc+0x60>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	b2db      	uxtb	r3, r3
 8000922:	3301      	adds	r3, #1
 8000924:	b2da      	uxtb	r2, r3
 8000926:	4b14      	ldr	r3, [pc, #80]	; (8000978 <MultiFunctionShield__ISRFunc+0x60>)
 8000928:	4611      	mov	r1, r2
 800092a:	7019      	strb	r1, [r3, #0]
 800092c:	4613      	mov	r3, r2
 800092e:	3b01      	subs	r3, #1
 8000930:	2b03      	cmp	r3, #3
 8000932:	d81e      	bhi.n	8000972 <MultiFunctionShield__ISRFunc+0x5a>
 8000934:	a201      	add	r2, pc, #4	; (adr r2, 800093c <MultiFunctionShield__ISRFunc+0x24>)
 8000936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800093a:	bf00      	nop
 800093c:	0800094d 	.word	0x0800094d
 8000940:	08000955 	.word	0x08000955
 8000944:	0800095d 	.word	0x0800095d
 8000948:	08000965 	.word	0x08000965
  {
    case 1 : MultiFunctionShield_WriteNumberToSegment(0); break;
 800094c:	2000      	movs	r0, #0
 800094e:	f7ff ffa9 	bl	80008a4 <MultiFunctionShield_WriteNumberToSegment>
 8000952:	e00e      	b.n	8000972 <MultiFunctionShield__ISRFunc+0x5a>
    case 2 : MultiFunctionShield_WriteNumberToSegment(1); break;
 8000954:	2001      	movs	r0, #1
 8000956:	f7ff ffa5 	bl	80008a4 <MultiFunctionShield_WriteNumberToSegment>
 800095a:	e00a      	b.n	8000972 <MultiFunctionShield__ISRFunc+0x5a>
    case 3 : MultiFunctionShield_WriteNumberToSegment(2); break;
 800095c:	2002      	movs	r0, #2
 800095e:	f7ff ffa1 	bl	80008a4 <MultiFunctionShield_WriteNumberToSegment>
 8000962:	e006      	b.n	8000972 <MultiFunctionShield__ISRFunc+0x5a>
    case 4 : MultiFunctionShield_WriteNumberToSegment(3); ActDigit = 0; break;
 8000964:	2003      	movs	r0, #3
 8000966:	f7ff ff9d 	bl	80008a4 <MultiFunctionShield_WriteNumberToSegment>
 800096a:	4b03      	ldr	r3, [pc, #12]	; (8000978 <MultiFunctionShield__ISRFunc+0x60>)
 800096c:	2200      	movs	r2, #0
 800096e:	701a      	strb	r2, [r3, #0]
 8000970:	bf00      	nop
  }
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000088 	.word	0x20000088

0800097c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000980:	f001 f868 	bl	8001a54 <HAL_Init>
#define USE_HAL_DAC_REGISTER_CALLBACKS        1U

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000984:	f000 f864 	bl	8000a50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000988:	f000 fac2 	bl	8000f10 <MX_GPIO_Init>
  MX_DMA_Init();
 800098c:	f000 fa8e 	bl	8000eac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000990:	f000 fa5c 	bl	8000e4c <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000994:	f000 f914 	bl	8000bc0 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000998:	f000 f944 	bl	8000c24 <MX_TIM2_Init>
  MX_TIM17_Init();
 800099c:	f000 fa30 	bl	8000e00 <MX_TIM17_Init>
  MX_ADC3_Init();
 80009a0:	f000 f8a8 	bl	8000af4 <MX_ADC3_Init>
  MX_TIM3_Init();
 80009a4:	f000 f98c 	bl	8000cc0 <MX_TIM3_Init>
  MX_TIM15_Init();
 80009a8:	f000 f9d8 	bl	8000d5c <MX_TIM15_Init>
  // SysTick->LOAD = 79000 - 1;
  // SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
  // HAL_ResumeTick();


  HAL_TIM_Base_Start_IT(&htim2);
 80009ac:	481c      	ldr	r0, [pc, #112]	; (8000a20 <main+0xa4>)
 80009ae:	f005 f8a3 	bl	8005af8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); //Timer3 is the ADC Sample trigger
 80009b2:	481c      	ldr	r0, [pc, #112]	; (8000a24 <main+0xa8>)
 80009b4:	f005 f8a0 	bl	8005af8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim15); //Timer6 is an absolute Tick
 80009b8:	481b      	ldr	r0, [pc, #108]	; (8000a28 <main+0xac>)
 80009ba:	f005 f89d 	bl	8005af8 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,1);

  printf("\033\143"); printf("Welcome to ECEN-361 SineWave Generator\n\r");
 80009be:	481b      	ldr	r0, [pc, #108]	; (8000a2c <main+0xb0>)
 80009c0:	f006 fc9a 	bl	80072f8 <iprintf>
 80009c4:	481a      	ldr	r0, [pc, #104]	; (8000a30 <main+0xb4>)
 80009c6:	f006 fc97 	bl	80072f8 <iprintf>

  // Start timer
  MultiFunctionShield_Clear();								// Clear the 7-seg display
 80009ca:	f7ff ff55 	bl	8000878 <MultiFunctionShield_Clear>
  HAL_TIM_Base_Start_IT(&htim17);							// LED SevenSeg cycle thru them
 80009ce:	4819      	ldr	r0, [pc, #100]	; (8000a34 <main+0xb8>)
 80009d0:	f005 f892 	bl	8005af8 <HAL_TIM_Base_Start_IT>
  Clear_LEDs();
 80009d4:	f7ff ff32 	bl	800083c <Clear_LEDs>
  MultiFunctionShield_Display(points_to_use_in_a_cycle);
 80009d8:	4b17      	ldr	r3, [pc, #92]	; (8000a38 <main+0xbc>)
 80009da:	881b      	ldrh	r3, [r3, #0]
 80009dc:	b21b      	sxth	r3, r3
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff fe12 	bl	8000608 <MultiFunctionShield_Display>

  /* Setup the DMA */

  if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)	{while(1);}
 80009e4:	4815      	ldr	r0, [pc, #84]	; (8000a3c <main+0xc0>)
 80009e6:	f003 f8ff 	bl	8003be8 <HAL_DMA_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d000      	beq.n	80009f2 <main+0x76>
 80009f0:	e7fe      	b.n	80009f0 <main+0x74>
  if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)		{while(1);}
 80009f2:	4813      	ldr	r0, [pc, #76]	; (8000a40 <main+0xc4>)
 80009f4:	f003 f8f8 	bl	8003be8 <HAL_DMA_Init>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d000      	beq.n	8000a00 <main+0x84>
 80009fe:	e7fe      	b.n	80009fe <main+0x82>
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)		{while(1);}
 8000a00:	4810      	ldr	r0, [pc, #64]	; (8000a44 <main+0xc8>)
 8000a02:	f003 f8f1 	bl	8003be8 <HAL_DMA_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d000      	beq.n	8000a0e <main+0x92>
 8000a0c:	e7fe      	b.n	8000a0c <main+0x90>


  Start_the_DAC_DMA();
 8000a0e:	f000 fb97 	bl	8001140 <Start_the_DAC_DMA>
  HAL_ADC_Start_DMA(&hadc3, (uint32_t*) adc_buffer, ADC_BUFFER_LENGTH);
 8000a12:	2208      	movs	r2, #8
 8000a14:	490c      	ldr	r1, [pc, #48]	; (8000a48 <main+0xcc>)
 8000a16:	480d      	ldr	r0, [pc, #52]	; (8000a4c <main+0xd0>)
 8000a18:	f001 fc02 	bl	8002220 <HAL_ADC_Start_DMA>
	   //            HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) sineLookupTable_10_pts, 10,DAC_ALIGN_12B_R);

   // HAL_DMA_Start_IT(&hdma_dac_ch1, (uint32_t) &sineLookupTable_100_pts, (uint32_t) &hdac1, sizeof(sineLookupTable_100_pts));
   //HAL_DMA_PollForTransfer(&hdma_memtomem_dma1_channel1, );

  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <main+0xa0>
 8000a1e:	bf00      	nop
 8000a20:	200001cc 	.word	0x200001cc
 8000a24:	20000218 	.word	0x20000218
 8000a28:	20000264 	.word	0x20000264
 8000a2c:	080083d4 	.word	0x080083d4
 8000a30:	080083d8 	.word	0x080083d8
 8000a34:	200002b0 	.word	0x200002b0
 8000a38:	20000000 	.word	0x20000000
 8000a3c:	20000184 	.word	0x20000184
 8000a40:	20000100 	.word	0x20000100
 8000a44:	20000384 	.word	0x20000384
 8000a48:	200003cc 	.word	0x200003cc
 8000a4c:	2000009c 	.word	0x2000009c

08000a50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b096      	sub	sp, #88	; 0x58
 8000a54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a56:	f107 0314 	add.w	r3, r7, #20
 8000a5a:	2244      	movs	r2, #68	; 0x44
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f006 fcd3 	bl	800740a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a64:	463b      	mov	r3, r7
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	605a      	str	r2, [r3, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
 8000a6e:	60da      	str	r2, [r3, #12]
 8000a70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a72:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a76:	f003 fcd5 	bl	8004424 <HAL_PWREx_ControlVoltageScaling>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a80:	f000 fc34 	bl	80012ec <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a84:	2302      	movs	r3, #2
 8000a86:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a8c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a8e:	2310      	movs	r3, #16
 8000a90:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a92:	2302      	movs	r3, #2
 8000a94:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a96:	2302      	movs	r3, #2
 8000a98:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000a9e:	230a      	movs	r3, #10
 8000aa0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000aa2:	2307      	movs	r3, #7
 8000aa4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aae:	f107 0314 	add.w	r3, r7, #20
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f003 fd0c 	bl	80044d0 <HAL_RCC_OscConfig>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000abe:	f000 fc15 	bl	80012ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac2:	230f      	movs	r3, #15
 8000ac4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac6:	2303      	movs	r3, #3
 8000ac8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aca:	2300      	movs	r3, #0
 8000acc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ad6:	463b      	mov	r3, r7
 8000ad8:	2104      	movs	r1, #4
 8000ada:	4618      	mov	r0, r3
 8000adc:	f004 f8d4 	bl	8004c88 <HAL_RCC_ClockConfig>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ae6:	f000 fc01 	bl	80012ec <Error_Handler>
  }
}
 8000aea:	bf00      	nop
 8000aec:	3758      	adds	r7, #88	; 0x58
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
	...

08000af4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000afa:	463b      	mov	r3, r7
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
 8000b08:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000b0a:	4b2a      	ldr	r3, [pc, #168]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b0c:	4a2a      	ldr	r2, [pc, #168]	; (8000bb8 <MX_ADC3_Init+0xc4>)
 8000b0e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b10:	4b28      	ldr	r3, [pc, #160]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000b16:	4b27      	ldr	r3, [pc, #156]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b1c:	4b25      	ldr	r3, [pc, #148]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b22:	4b24      	ldr	r3, [pc, #144]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b28:	4b22      	ldr	r3, [pc, #136]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b2a:	2204      	movs	r2, #4
 8000b2c:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000b2e:	4b21      	ldr	r3, [pc, #132]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000b34:	4b1f      	ldr	r3, [pc, #124]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8000b3a:	4b1e      	ldr	r3, [pc, #120]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000b40:	4b1c      	ldr	r3, [pc, #112]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000b48:	4b1a      	ldr	r3, [pc, #104]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b4a:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8000b4e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b50:	4b18      	ldr	r3, [pc, #96]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b56:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8000b58:	4b16      	ldr	r3, [pc, #88]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b60:	4b14      	ldr	r3, [pc, #80]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000b66:	4b13      	ldr	r3, [pc, #76]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000b6e:	4811      	ldr	r0, [pc, #68]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b70:	f001 fa06 	bl	8001f80 <HAL_ADC_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 8000b7a:	f000 fbb7 	bl	80012ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b7e:	4b0f      	ldr	r3, [pc, #60]	; (8000bbc <MX_ADC3_Init+0xc8>)
 8000b80:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b82:	2306      	movs	r3, #6
 8000b84:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b8a:	237f      	movs	r3, #127	; 0x7f
 8000b8c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b8e:	2304      	movs	r3, #4
 8000b90:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b96:	463b      	mov	r3, r7
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4806      	ldr	r0, [pc, #24]	; (8000bb4 <MX_ADC3_Init+0xc0>)
 8000b9c:	f001 fe34 	bl	8002808 <HAL_ADC_ConfigChannel>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 8000ba6:	f000 fba1 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000baa:	bf00      	nop
 8000bac:	3718      	adds	r7, #24
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	2000009c 	.word	0x2000009c
 8000bb8:	50040200 	.word	0x50040200
 8000bbc:	10c00010 	.word	0x10c00010

08000bc0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08a      	sub	sp, #40	; 0x28
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	2224      	movs	r2, #36	; 0x24
 8000bca:	2100      	movs	r1, #0
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f006 fc1c 	bl	800740a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000bd2:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <MX_DAC1_Init+0x5c>)
 8000bd4:	4a12      	ldr	r2, [pc, #72]	; (8000c20 <MX_DAC1_Init+0x60>)
 8000bd6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000bd8:	4810      	ldr	r0, [pc, #64]	; (8000c1c <MX_DAC1_Init+0x5c>)
 8000bda:	f002 fc65 	bl	80034a8 <HAL_DAC_Init>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000be4:	f000 fb82 	bl	80012ec <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000be8:	2300      	movs	r3, #0
 8000bea:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000bec:	2324      	movs	r3, #36	; 0x24
 8000bee:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000bfc:	1d3b      	adds	r3, r7, #4
 8000bfe:	2200      	movs	r2, #0
 8000c00:	4619      	mov	r1, r3
 8000c02:	4806      	ldr	r0, [pc, #24]	; (8000c1c <MX_DAC1_Init+0x5c>)
 8000c04:	f002 fe2f 	bl	8003866 <HAL_DAC_ConfigChannel>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000c0e:	f000 fb6d 	bl	80012ec <Error_Handler>
  /* USER CODE BEGIN DAC1_Init 2 */
  // sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;

  /* USER CODE END DAC1_Init 2 */

}
 8000c12:	bf00      	nop
 8000c14:	3728      	adds	r7, #40	; 0x28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000148 	.word	0x20000148
 8000c20:	40007400 	.word	0x40007400

08000c24 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b088      	sub	sp, #32
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c2a:	f107 0310 	add.w	r3, r7, #16
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c38:	1d3b      	adds	r3, r7, #4
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c42:	4b1e      	ldr	r3, [pc, #120]	; (8000cbc <MX_TIM2_Init+0x98>)
 8000c44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c48:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8000c4a:	4b1c      	ldr	r3, [pc, #112]	; (8000cbc <MX_TIM2_Init+0x98>)
 8000c4c:	224f      	movs	r2, #79	; 0x4f
 8000c4e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c50:	4b1a      	ldr	r3, [pc, #104]	; (8000cbc <MX_TIM2_Init+0x98>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000c56:	4b19      	ldr	r3, [pc, #100]	; (8000cbc <MX_TIM2_Init+0x98>)
 8000c58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c5c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c5e:	4b17      	ldr	r3, [pc, #92]	; (8000cbc <MX_TIM2_Init+0x98>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c64:	4b15      	ldr	r3, [pc, #84]	; (8000cbc <MX_TIM2_Init+0x98>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c6a:	4814      	ldr	r0, [pc, #80]	; (8000cbc <MX_TIM2_Init+0x98>)
 8000c6c:	f004 feec 	bl	8005a48 <HAL_TIM_Base_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000c76:	f000 fb39 	bl	80012ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c7e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c80:	f107 0310 	add.w	r3, r7, #16
 8000c84:	4619      	mov	r1, r3
 8000c86:	480d      	ldr	r0, [pc, #52]	; (8000cbc <MX_TIM2_Init+0x98>)
 8000c88:	f005 f8a8 	bl	8005ddc <HAL_TIM_ConfigClockSource>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000c92:	f000 fb2b 	bl	80012ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c96:	2320      	movs	r3, #32
 8000c98:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4806      	ldr	r0, [pc, #24]	; (8000cbc <MX_TIM2_Init+0x98>)
 8000ca4:	f005 fac0 	bl	8006228 <HAL_TIMEx_MasterConfigSynchronization>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000cae:	f000 fb1d 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000cb2:	bf00      	nop
 8000cb4:	3720      	adds	r7, #32
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	200001cc 	.word	0x200001cc

08000cc0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b088      	sub	sp, #32
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cc6:	f107 0310 	add.w	r3, r7, #16
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	605a      	str	r2, [r3, #4]
 8000cd0:	609a      	str	r2, [r3, #8]
 8000cd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cd4:	1d3b      	adds	r3, r7, #4
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
 8000cdc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000cde:	4b1d      	ldr	r3, [pc, #116]	; (8000d54 <MX_TIM3_Init+0x94>)
 8000ce0:	4a1d      	ldr	r2, [pc, #116]	; (8000d58 <MX_TIM3_Init+0x98>)
 8000ce2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	; (8000d54 <MX_TIM3_Init+0x94>)
 8000ce6:	224f      	movs	r2, #79	; 0x4f
 8000ce8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cea:	4b1a      	ldr	r3, [pc, #104]	; (8000d54 <MX_TIM3_Init+0x94>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 8000cf0:	4b18      	ldr	r3, [pc, #96]	; (8000d54 <MX_TIM3_Init+0x94>)
 8000cf2:	220a      	movs	r2, #10
 8000cf4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf6:	4b17      	ldr	r3, [pc, #92]	; (8000d54 <MX_TIM3_Init+0x94>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cfc:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <MX_TIM3_Init+0x94>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d02:	4814      	ldr	r0, [pc, #80]	; (8000d54 <MX_TIM3_Init+0x94>)
 8000d04:	f004 fea0 	bl	8005a48 <HAL_TIM_Base_Init>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000d0e:	f000 faed 	bl	80012ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d18:	f107 0310 	add.w	r3, r7, #16
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	480d      	ldr	r0, [pc, #52]	; (8000d54 <MX_TIM3_Init+0x94>)
 8000d20:	f005 f85c 	bl	8005ddc <HAL_TIM_ConfigClockSource>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000d2a:	f000 fadf 	bl	80012ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d2e:	2320      	movs	r3, #32
 8000d30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d36:	1d3b      	adds	r3, r7, #4
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4806      	ldr	r0, [pc, #24]	; (8000d54 <MX_TIM3_Init+0x94>)
 8000d3c:	f005 fa74 	bl	8006228 <HAL_TIMEx_MasterConfigSynchronization>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000d46:	f000 fad1 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d4a:	bf00      	nop
 8000d4c:	3720      	adds	r7, #32
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000218 	.word	0x20000218
 8000d58:	40000400 	.word	0x40000400

08000d5c <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b088      	sub	sp, #32
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d62:	f107 0310 	add.w	r3, r7, #16
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	609a      	str	r2, [r3, #8]
 8000d6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000d7a:	4b1f      	ldr	r3, [pc, #124]	; (8000df8 <MX_TIM15_Init+0x9c>)
 8000d7c:	4a1f      	ldr	r2, [pc, #124]	; (8000dfc <MX_TIM15_Init+0xa0>)
 8000d7e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 79;
 8000d80:	4b1d      	ldr	r3, [pc, #116]	; (8000df8 <MX_TIM15_Init+0x9c>)
 8000d82:	224f      	movs	r2, #79	; 0x4f
 8000d84:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d86:	4b1c      	ldr	r3, [pc, #112]	; (8000df8 <MX_TIM15_Init+0x9c>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000;
 8000d8c:	4b1a      	ldr	r3, [pc, #104]	; (8000df8 <MX_TIM15_Init+0x9c>)
 8000d8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d92:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d94:	4b18      	ldr	r3, [pc, #96]	; (8000df8 <MX_TIM15_Init+0x9c>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000d9a:	4b17      	ldr	r3, [pc, #92]	; (8000df8 <MX_TIM15_Init+0x9c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000da0:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <MX_TIM15_Init+0x9c>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000da6:	4814      	ldr	r0, [pc, #80]	; (8000df8 <MX_TIM15_Init+0x9c>)
 8000da8:	f004 fe4e 	bl	8005a48 <HAL_TIM_Base_Init>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8000db2:	f000 fa9b 	bl	80012ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000db6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000dbc:	f107 0310 	add.w	r3, r7, #16
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	480d      	ldr	r0, [pc, #52]	; (8000df8 <MX_TIM15_Init+0x9c>)
 8000dc4:	f005 f80a 	bl	8005ddc <HAL_TIM_ConfigClockSource>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8000dce:	f000 fa8d 	bl	80012ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000dda:	1d3b      	adds	r3, r7, #4
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4806      	ldr	r0, [pc, #24]	; (8000df8 <MX_TIM15_Init+0x9c>)
 8000de0:	f005 fa22 	bl	8006228 <HAL_TIMEx_MasterConfigSynchronization>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8000dea:	f000 fa7f 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000dee:	bf00      	nop
 8000df0:	3720      	adds	r7, #32
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000264 	.word	0x20000264
 8000dfc:	40014000 	.word	0x40014000

08000e00 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000e04:	4b0f      	ldr	r3, [pc, #60]	; (8000e44 <MX_TIM17_Init+0x44>)
 8000e06:	4a10      	ldr	r2, [pc, #64]	; (8000e48 <MX_TIM17_Init+0x48>)
 8000e08:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 800-1;
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <MX_TIM17_Init+0x44>)
 8000e0c:	f240 321f 	movw	r2, #799	; 0x31f
 8000e10:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e12:	4b0c      	ldr	r3, [pc, #48]	; (8000e44 <MX_TIM17_Init+0x44>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 100;
 8000e18:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <MX_TIM17_Init+0x44>)
 8000e1a:	2264      	movs	r2, #100	; 0x64
 8000e1c:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e1e:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <MX_TIM17_Init+0x44>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000e24:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <MX_TIM17_Init+0x44>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e2a:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <MX_TIM17_Init+0x44>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000e30:	4804      	ldr	r0, [pc, #16]	; (8000e44 <MX_TIM17_Init+0x44>)
 8000e32:	f004 fe09 	bl	8005a48 <HAL_TIM_Base_Init>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8000e3c:	f000 fa56 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	200002b0 	.word	0x200002b0
 8000e48:	40014800 	.word	0x40014800

08000e4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e50:	4b14      	ldr	r3, [pc, #80]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e52:	4a15      	ldr	r2, [pc, #84]	; (8000ea8 <MX_USART2_UART_Init+0x5c>)
 8000e54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e56:	4b13      	ldr	r3, [pc, #76]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e5e:	4b11      	ldr	r3, [pc, #68]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e64:	4b0f      	ldr	r3, [pc, #60]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e70:	4b0c      	ldr	r3, [pc, #48]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e72:	220c      	movs	r2, #12
 8000e74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e76:	4b0b      	ldr	r3, [pc, #44]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e7c:	4b09      	ldr	r3, [pc, #36]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e82:	4b08      	ldr	r3, [pc, #32]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e8e:	4805      	ldr	r0, [pc, #20]	; (8000ea4 <MX_USART2_UART_Init+0x58>)
 8000e90:	f005 fa70 	bl	8006374 <HAL_UART_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e9a:	f000 fa27 	bl	80012ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200002fc 	.word	0x200002fc
 8000ea8:	40004400 	.word	0x40004400

08000eac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eb2:	4b16      	ldr	r3, [pc, #88]	; (8000f0c <MX_DMA_Init+0x60>)
 8000eb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eb6:	4a15      	ldr	r2, [pc, #84]	; (8000f0c <MX_DMA_Init+0x60>)
 8000eb8:	f043 0301 	orr.w	r3, r3, #1
 8000ebc:	6493      	str	r3, [r2, #72]	; 0x48
 8000ebe:	4b13      	ldr	r3, [pc, #76]	; (8000f0c <MX_DMA_Init+0x60>)
 8000ec0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000eca:	4b10      	ldr	r3, [pc, #64]	; (8000f0c <MX_DMA_Init+0x60>)
 8000ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ece:	4a0f      	ldr	r2, [pc, #60]	; (8000f0c <MX_DMA_Init+0x60>)
 8000ed0:	f043 0302 	orr.w	r3, r3, #2
 8000ed4:	6493      	str	r3, [r2, #72]	; 0x48
 8000ed6:	4b0d      	ldr	r3, [pc, #52]	; (8000f0c <MX_DMA_Init+0x60>)
 8000ed8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	603b      	str	r3, [r7, #0]
 8000ee0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2105      	movs	r1, #5
 8000ee6:	200d      	movs	r0, #13
 8000ee8:	f002 faa7 	bl	800343a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000eec:	200d      	movs	r0, #13
 8000eee:	f002 fac0 	bl	8003472 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	203c      	movs	r0, #60	; 0x3c
 8000ef8:	f002 fa9f 	bl	800343a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8000efc:	203c      	movs	r0, #60	; 0x3c
 8000efe:	f002 fab8 	bl	8003472 <HAL_NVIC_EnableIRQ>

}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40021000 	.word	0x40021000

08000f10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b08a      	sub	sp, #40	; 0x28
 8000f14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f16:	f107 0314 	add.w	r3, r7, #20
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	605a      	str	r2, [r3, #4]
 8000f20:	609a      	str	r2, [r3, #8]
 8000f22:	60da      	str	r2, [r3, #12]
 8000f24:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f26:	4b62      	ldr	r3, [pc, #392]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f2a:	4a61      	ldr	r2, [pc, #388]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f2c:	f043 0304 	orr.w	r3, r3, #4
 8000f30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f32:	4b5f      	ldr	r3, [pc, #380]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f36:	f003 0304 	and.w	r3, r3, #4
 8000f3a:	613b      	str	r3, [r7, #16]
 8000f3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f3e:	4b5c      	ldr	r3, [pc, #368]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f42:	4a5b      	ldr	r2, [pc, #364]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f4a:	4b59      	ldr	r3, [pc, #356]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f56:	4b56      	ldr	r3, [pc, #344]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f5a:	4a55      	ldr	r2, [pc, #340]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f62:	4b53      	ldr	r3, [pc, #332]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6e:	4b50      	ldr	r3, [pc, #320]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f72:	4a4f      	ldr	r2, [pc, #316]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f74:	f043 0302 	orr.w	r3, r3, #2
 8000f78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f7a:	4b4d      	ldr	r3, [pc, #308]	; (80010b0 <MX_GPIO_Init+0x1a0>)
 8000f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|SevenSeg_CLK_Pin
 8000f86:	2200      	movs	r2, #0
 8000f88:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 8000f8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f90:	f003 fa0a 	bl	80043a8 <HAL_GPIO_WritePin>
                          |SevenSeg_DATA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Period_Start_GPIO_Port, Period_Start_Pin, GPIO_PIN_RESET);
 8000f94:	2200      	movs	r2, #0
 8000f96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f9a:	4846      	ldr	r0, [pc, #280]	; (80010b4 <MX_GPIO_Init+0x1a4>)
 8000f9c:	f003 fa04 	bl	80043a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SevenSeg_LATCH_Pin|LED_D4_Pin, GPIO_PIN_RESET);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2160      	movs	r1, #96	; 0x60
 8000fa4:	4844      	ldr	r0, [pc, #272]	; (80010b8 <MX_GPIO_Init+0x1a8>)
 8000fa6:	f003 f9ff 	bl	80043a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000faa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fb0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000fb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fba:	f107 0314 	add.w	r3, r7, #20
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	483c      	ldr	r0, [pc, #240]	; (80010b4 <MX_GPIO_Init+0x1a4>)
 8000fc2:	f003 f847 	bl	8004054 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_1_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_1_GPIO_Port, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fde:	f003 f839 	bl	8004054 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D1_Pin LED_D2_Pin LED_D3_Pin SevenSeg_CLK_Pin
                           SevenSeg_DATA_Pin */
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|SevenSeg_CLK_Pin
 8000fe2:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000fe6:	617b      	str	r3, [r7, #20]
                          |SevenSeg_DATA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ffe:	f003 f829 	bl	8004054 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_3_Pin */
  GPIO_InitStruct.Pin = Button_3_Pin;
 8001002:	2301      	movs	r3, #1
 8001004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001006:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800100a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_3_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4828      	ldr	r0, [pc, #160]	; (80010b8 <MX_GPIO_Init+0x1a8>)
 8001018:	f003 f81c 	bl	8004054 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800101c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001022:	2302      	movs	r3, #2
 8001024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102a:	2300      	movs	r3, #0
 800102c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800102e:	2303      	movs	r3, #3
 8001030:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	4619      	mov	r1, r3
 8001038:	481e      	ldr	r0, [pc, #120]	; (80010b4 <MX_GPIO_Init+0x1a4>)
 800103a:	f003 f80b 	bl	8004054 <HAL_GPIO_Init>

  /*Configure GPIO pin : Period_Start_Pin */
  GPIO_InitStruct.Pin = Period_Start_Pin;
 800103e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001044:	2301      	movs	r3, #1
 8001046:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104c:	2300      	movs	r3, #0
 800104e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Period_Start_GPIO_Port, &GPIO_InitStruct);
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	4619      	mov	r1, r3
 8001056:	4817      	ldr	r0, [pc, #92]	; (80010b4 <MX_GPIO_Init+0x1a4>)
 8001058:	f002 fffc 	bl	8004054 <HAL_GPIO_Init>

  /*Configure GPIO pins : SevenSeg_LATCH_Pin LED_D4_Pin */
  GPIO_InitStruct.Pin = SevenSeg_LATCH_Pin|LED_D4_Pin;
 800105c:	2360      	movs	r3, #96	; 0x60
 800105e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001060:	2301      	movs	r3, #1
 8001062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2300      	movs	r3, #0
 800106a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106c:	f107 0314 	add.w	r3, r7, #20
 8001070:	4619      	mov	r1, r3
 8001072:	4811      	ldr	r0, [pc, #68]	; (80010b8 <MX_GPIO_Init+0x1a8>)
 8001074:	f002 ffee 	bl	8004054 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2100      	movs	r1, #0
 800107c:	2006      	movs	r0, #6
 800107e:	f002 f9dc 	bl	800343a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001082:	2006      	movs	r0, #6
 8001084:	f002 f9f5 	bl	8003472 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001088:	2200      	movs	r2, #0
 800108a:	2100      	movs	r1, #0
 800108c:	2007      	movs	r0, #7
 800108e:	f002 f9d4 	bl	800343a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001092:	2007      	movs	r0, #7
 8001094:	f002 f9ed 	bl	8003472 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001098:	2200      	movs	r2, #0
 800109a:	2100      	movs	r1, #0
 800109c:	2028      	movs	r0, #40	; 0x28
 800109e:	f002 f9cc 	bl	800343a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80010a2:	2028      	movs	r0, #40	; 0x28
 80010a4:	f002 f9e5 	bl	8003472 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010a8:	bf00      	nop
 80010aa:	3728      	adds	r7, #40	; 0x28
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40021000 	.word	0x40021000
 80010b4:	48000800 	.word	0x48000800
 80010b8:	48000400 	.word	0x48000400

080010bc <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80010c4:	1d39      	adds	r1, r7, #4
 80010c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ca:	2201      	movs	r2, #1
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <__io_putchar+0x20>)
 80010ce:	f005 f99f 	bl	8006410 <HAL_UART_Transmit>

  return ch;
 80010d2:	687b      	ldr	r3, [r7, #4]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	200002fc 	.word	0x200002fc

080010e0 <HAL_DAC_ConvCpltCallbackCh1>:



void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
	/* Fill this in when I know what to do if I get here */
	/* We get here when we are starting a new cycle of the analog out
	 *
	 */
	// Toggle a GPIO so I can measure it with a scope
	HAL_GPIO_WritePin(Period_Start_GPIO_Port, Period_Start_Pin, GPIO_PIN_SET);
 80010e8:	2201      	movs	r2, #1
 80010ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010ee:	4810      	ldr	r0, [pc, #64]	; (8001130 <HAL_DAC_ConvCpltCallbackCh1+0x50>)
 80010f0:	f003 f95a 	bl	80043a8 <HAL_GPIO_WritePin>
	for(int i=0;i<10;i++);
 80010f4:	2300      	movs	r3, #0
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	e002      	b.n	8001100 <HAL_DAC_ConvCpltCallbackCh1+0x20>
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	3301      	adds	r3, #1
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	2b09      	cmp	r3, #9
 8001104:	ddf9      	ble.n	80010fa <HAL_DAC_ConvCpltCallbackCh1+0x1a>
	HAL_GPIO_WritePin(Period_Start_GPIO_Port, Period_Start_Pin, GPIO_PIN_RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800110c:	4808      	ldr	r0, [pc, #32]	; (8001130 <HAL_DAC_ConvCpltCallbackCh1+0x50>)
 800110e:	f003 f94b 	bl	80043a8 <HAL_GPIO_WritePin>
	// And set the period
	the_period = AbsoluteTicks - last_tick;
 8001112:	4b08      	ldr	r3, [pc, #32]	; (8001134 <HAL_DAC_ConvCpltCallbackCh1+0x54>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	4b08      	ldr	r3, [pc, #32]	; (8001138 <HAL_DAC_ConvCpltCallbackCh1+0x58>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	4a07      	ldr	r2, [pc, #28]	; (800113c <HAL_DAC_ConvCpltCallbackCh1+0x5c>)
 800111e:	6013      	str	r3, [r2, #0]
	last_tick = AbsoluteTicks;
 8001120:	4b04      	ldr	r3, [pc, #16]	; (8001134 <HAL_DAC_ConvCpltCallbackCh1+0x54>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a04      	ldr	r2, [pc, #16]	; (8001138 <HAL_DAC_ConvCpltCallbackCh1+0x58>)
 8001126:	6013      	str	r3, [r2, #0]
	}
 8001128:	bf00      	nop
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	48000800 	.word	0x48000800
 8001134:	200003e4 	.word	0x200003e4
 8001138:	20000094 	.word	0x20000094
 800113c:	20000098 	.word	0x20000098

08001140 <Start_the_DAC_DMA>:
		}
	}


void Start_the_DAC_DMA(void)
	{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af02      	add	r7, sp, #8
	 //First stop it, just to be clean (if running)
	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001146:	2100      	movs	r1, #0
 8001148:	4817      	ldr	r0, [pc, #92]	; (80011a8 <Start_the_DAC_DMA+0x68>)
 800114a:	f002 facd 	bl	80036e8 <HAL_DAC_Stop_DMA>
	// Just use the global

	switch(points_to_use_in_a_cycle)
 800114e:	4b17      	ldr	r3, [pc, #92]	; (80011ac <Start_the_DAC_DMA+0x6c>)
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001156:	d019      	beq.n	800118c <Start_the_DAC_DMA+0x4c>
 8001158:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800115c:	dc20      	bgt.n	80011a0 <Start_the_DAC_DMA+0x60>
 800115e:	2b0a      	cmp	r3, #10
 8001160:	d002      	beq.n	8001168 <Start_the_DAC_DMA+0x28>
 8001162:	2b64      	cmp	r3, #100	; 0x64
 8001164:	d009      	beq.n	800117a <Start_the_DAC_DMA+0x3a>
			break;
		case thousand:
		   HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) sineLookupTable_1000_pts, 1000,DAC_ALIGN_12B_R);
			break;
		}
	}
 8001166:	e01b      	b.n	80011a0 <Start_the_DAC_DMA+0x60>
		   HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) sineLookupTable_10_pts, 10,DAC_ALIGN_12B_R);
 8001168:	2300      	movs	r3, #0
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	230a      	movs	r3, #10
 800116e:	4a10      	ldr	r2, [pc, #64]	; (80011b0 <Start_the_DAC_DMA+0x70>)
 8001170:	2100      	movs	r1, #0
 8001172:	480d      	ldr	r0, [pc, #52]	; (80011a8 <Start_the_DAC_DMA+0x68>)
 8001174:	f002 f9ec 	bl	8003550 <HAL_DAC_Start_DMA>
			break;
 8001178:	e012      	b.n	80011a0 <Start_the_DAC_DMA+0x60>
		   HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) sineLookupTable_100_pts, 100,DAC_ALIGN_12B_R);
 800117a:	2300      	movs	r3, #0
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2364      	movs	r3, #100	; 0x64
 8001180:	4a0c      	ldr	r2, [pc, #48]	; (80011b4 <Start_the_DAC_DMA+0x74>)
 8001182:	2100      	movs	r1, #0
 8001184:	4808      	ldr	r0, [pc, #32]	; (80011a8 <Start_the_DAC_DMA+0x68>)
 8001186:	f002 f9e3 	bl	8003550 <HAL_DAC_Start_DMA>
			break;
 800118a:	e009      	b.n	80011a0 <Start_the_DAC_DMA+0x60>
		   HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) sineLookupTable_1000_pts, 1000,DAC_ALIGN_12B_R);
 800118c:	2300      	movs	r3, #0
 800118e:	9300      	str	r3, [sp, #0]
 8001190:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001194:	4a08      	ldr	r2, [pc, #32]	; (80011b8 <Start_the_DAC_DMA+0x78>)
 8001196:	2100      	movs	r1, #0
 8001198:	4803      	ldr	r0, [pc, #12]	; (80011a8 <Start_the_DAC_DMA+0x68>)
 800119a:	f002 f9d9 	bl	8003550 <HAL_DAC_Start_DMA>
			break;
 800119e:	bf00      	nop
	}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000148 	.word	0x20000148
 80011ac:	20000000 	.word	0x20000000
 80011b0:	08008418 	.word	0x08008418
 80011b4:	0800842c 	.word	0x0800842c
 80011b8:	080084f4 	.word	0x080084f4

080011bc <change_points_per_cycle>:




void change_points_per_cycle()
	{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
	 *  2.) Change the DMA Call to point to the address of that set
	 *      and the new number of points
	 *
	 *  3.) Re-display the new set on the 7-Seg.  It'll show '10', or '100', or '1000'
	 */
	switch(points_to_use_in_a_cycle)
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <change_points_per_cycle+0x4c>)
 80011c2:	881b      	ldrh	r3, [r3, #0]
 80011c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80011c8:	d010      	beq.n	80011ec <change_points_per_cycle+0x30>
 80011ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80011ce:	dc11      	bgt.n	80011f4 <change_points_per_cycle+0x38>
 80011d0:	2b0a      	cmp	r3, #10
 80011d2:	d002      	beq.n	80011da <change_points_per_cycle+0x1e>
 80011d4:	2b64      	cmp	r3, #100	; 0x64
 80011d6:	d004      	beq.n	80011e2 <change_points_per_cycle+0x26>
 80011d8:	e00c      	b.n	80011f4 <change_points_per_cycle+0x38>
		{
		case ten:
			points_to_use_in_a_cycle = hundred;
 80011da:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <change_points_per_cycle+0x4c>)
 80011dc:	2264      	movs	r2, #100	; 0x64
 80011de:	801a      	strh	r2, [r3, #0]
			break;
 80011e0:	e008      	b.n	80011f4 <change_points_per_cycle+0x38>
		case hundred:
			points_to_use_in_a_cycle = thousand;
 80011e2:	4b09      	ldr	r3, [pc, #36]	; (8001208 <change_points_per_cycle+0x4c>)
 80011e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011e8:	801a      	strh	r2, [r3, #0]
			break;
 80011ea:	e003      	b.n	80011f4 <change_points_per_cycle+0x38>
		case thousand:
			points_to_use_in_a_cycle = ten;
 80011ec:	4b06      	ldr	r3, [pc, #24]	; (8001208 <change_points_per_cycle+0x4c>)
 80011ee:	220a      	movs	r2, #10
 80011f0:	801a      	strh	r2, [r3, #0]
			break;
 80011f2:	bf00      	nop
		}
		Start_the_DAC_DMA();
 80011f4:	f7ff ffa4 	bl	8001140 <Start_the_DAC_DMA>
		MultiFunctionShield_Display(points_to_use_in_a_cycle);
 80011f8:	4b03      	ldr	r3, [pc, #12]	; (8001208 <change_points_per_cycle+0x4c>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	b21b      	sxth	r3, r3
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff fa02 	bl	8000608 <MultiFunctionShield_Display>
	}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000000 	.word	0x20000000

0800120c <HAL_GPIO_EXTI_Callback>:
// Callback: timer has rolled over



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	80fb      	strh	r3, [r7, #6]
	// When the DAC is being used, Button_2 is unavailable.
	// The other two generate GPIO interrupts
	// Don't spend much time in the ISR because there are other interrupts happening
	switch(GPIO_Pin)
 8001216:	88fb      	ldrh	r3, [r7, #6]
 8001218:	2b01      	cmp	r3, #1
 800121a:	d004      	beq.n	8001226 <HAL_GPIO_EXTI_Callback+0x1a>
 800121c:	2b02      	cmp	r3, #2
 800121e:	d109      	bne.n	8001234 <HAL_GPIO_EXTI_Callback+0x28>
	{
	case Button_1_Pin:
		change_points_per_cycle();
 8001220:	f7ff ffcc 	bl	80011bc <change_points_per_cycle>
		break;
 8001224:	e008      	b.n	8001238 <HAL_GPIO_EXTI_Callback+0x2c>
	case Button_3_Pin:
		// Button_3 changes the Frequency of the DAC, going thru different
		// speeds
	  MultiFunctionShield_Display(the_period);
 8001226:	4b06      	ldr	r3, [pc, #24]	; (8001240 <HAL_GPIO_EXTI_Callback+0x34>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	b21b      	sxth	r3, r3
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff f9eb 	bl	8000608 <MultiFunctionShield_Display>
		break;
 8001232:	e001      	b.n	8001238 <HAL_GPIO_EXTI_Callback+0x2c>
	default:
      __NOP();
 8001234:	bf00      	nop
	}
}
 8001236:	bf00      	nop
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000098 	.word	0x20000098

08001244 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc3) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
   // Read the buffer and update the max
	// Get rid of this zero detect??  Just use time between dac starts



   for (int i=0; i<ADC_BUFFER_LENGTH;i++)
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	e017      	b.n	8001282 <HAL_ADC_ConvCpltCallback+0x3e>
	   { adc_highest_seen = (adc_highest_seen < adc_buffer[i])?adc_buffer[i]:adc_highest_seen;
 8001252:	4a12      	ldr	r2, [pc, #72]	; (800129c <HAL_ADC_ConvCpltCallback+0x58>)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800125a:	461a      	mov	r2, r3
 800125c:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <HAL_ADC_ConvCpltCallback+0x5c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4293      	cmp	r3, r2
 8001262:	bfb8      	it	lt
 8001264:	4613      	movlt	r3, r2
 8001266:	4a0e      	ldr	r2, [pc, #56]	; (80012a0 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001268:	6013      	str	r3, [r2, #0]
		snprintf((char *) adc_results_strings_buffer,100,"%d\n",adc_buffer[i]);
 800126a:	4a0c      	ldr	r2, [pc, #48]	; (800129c <HAL_ADC_ConvCpltCallback+0x58>)
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001272:	4a0c      	ldr	r2, [pc, #48]	; (80012a4 <HAL_ADC_ConvCpltCallback+0x60>)
 8001274:	2164      	movs	r1, #100	; 0x64
 8001276:	480c      	ldr	r0, [pc, #48]	; (80012a8 <HAL_ADC_ConvCpltCallback+0x64>)
 8001278:	f006 f850 	bl	800731c <sniprintf>
   for (int i=0; i<ADC_BUFFER_LENGTH;i++)
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	3301      	adds	r3, #1
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	2b07      	cmp	r3, #7
 8001286:	dde4      	ble.n	8001252 <HAL_ADC_ConvCpltCallback+0xe>
		// printf("%d\r\n\r",adc_buffer[i]);

	   }

   HAL_UART_Transmit_DMA((DMA_HandleTypeDef *) &hdma_usart2_tx,adc_results_strings_buffer,ADC_BUFFER_LENGTH);
 8001288:	2208      	movs	r2, #8
 800128a:	4907      	ldr	r1, [pc, #28]	; (80012a8 <HAL_ADC_ConvCpltCallback+0x64>)
 800128c:	4807      	ldr	r0, [pc, #28]	; (80012ac <HAL_ADC_ConvCpltCallback+0x68>)
 800128e:	f005 f949 	bl	8006524 <HAL_UART_Transmit_DMA>
		HAL_GPIO_WritePin(Period_Start_GPIO_Port, Period_Start_Pin, GPIO_PIN_RESET);
	    last_tick=this_tick - uwTick;
		hit_low = false;
	    HAL_TIM_Base_Start(&htim7); //Timer7 is used to time the period
	    */
	}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200003cc 	.word	0x200003cc
 80012a0:	20000090 	.word	0x20000090
 80012a4:	08008404 	.word	0x08008404
 80012a8:	200003dc 	.word	0x200003dc
 80012ac:	20000384 	.word	0x20000384

080012b0 <HAL_TIM_PeriodElapsedCallback>:
  // HAL_DMA_PollForTransfer(&hdma_memtomem_dma1_channel1, );


// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{ // Check which version of the timer triggered this callback and toggle the right LED
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]

	// This timer sets the AbsoluteTicks in milliSeconds.  SYSTICK stops ... :-(
	 if (htim == &htim15 ) { AbsoluteTicks++; }
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a09      	ldr	r2, [pc, #36]	; (80012e0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d104      	bne.n	80012ca <HAL_TIM_PeriodElapsedCallback+0x1a>
 80012c0:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	3301      	adds	r3, #1
 80012c6:	4a07      	ldr	r2, [pc, #28]	; (80012e4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80012c8:	6013      	str	r3, [r2, #0]

	// This timer has to be here to cycle thru the 7-Seg LED displays
	if (htim == &htim17 ) { MultiFunctionShield__ISRFunc(); }
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a06      	ldr	r2, [pc, #24]	; (80012e8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d101      	bne.n	80012d6 <HAL_TIM_PeriodElapsedCallback+0x26>
 80012d2:	f7ff fb21 	bl	8000918 <MultiFunctionShield__ISRFunc>
	}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000264 	.word	0x20000264
 80012e4:	200003e4 	.word	0x200003e4
 80012e8:	200002b0 	.word	0x200002b0

080012ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f0:	b672      	cpsid	i
}
 80012f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f4:	e7fe      	b.n	80012f4 <Error_Handler+0x8>
	...

080012f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012fe:	4b0f      	ldr	r3, [pc, #60]	; (800133c <HAL_MspInit+0x44>)
 8001300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001302:	4a0e      	ldr	r2, [pc, #56]	; (800133c <HAL_MspInit+0x44>)
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	6613      	str	r3, [r2, #96]	; 0x60
 800130a:	4b0c      	ldr	r3, [pc, #48]	; (800133c <HAL_MspInit+0x44>)
 800130c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	607b      	str	r3, [r7, #4]
 8001314:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001316:	4b09      	ldr	r3, [pc, #36]	; (800133c <HAL_MspInit+0x44>)
 8001318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800131a:	4a08      	ldr	r2, [pc, #32]	; (800133c <HAL_MspInit+0x44>)
 800131c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001320:	6593      	str	r3, [r2, #88]	; 0x58
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <HAL_MspInit+0x44>)
 8001324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132a:	603b      	str	r3, [r7, #0]
 800132c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	40021000 	.word	0x40021000

08001340 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b0ac      	sub	sp, #176	; 0xb0
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001348:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2288      	movs	r2, #136	; 0x88
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f006 f852 	bl	800740a <memset>
  if(hadc->Instance==ADC3)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a41      	ldr	r2, [pc, #260]	; (8001470 <HAL_ADC_MspInit+0x130>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d17a      	bne.n	8001466 <HAL_ADC_MspInit+0x126>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001370:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001374:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001376:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800137a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800137e:	2302      	movs	r3, #2
 8001380:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001382:	2301      	movs	r3, #1
 8001384:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001386:	2308      	movs	r3, #8
 8001388:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800138a:	2307      	movs	r3, #7
 800138c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800138e:	2302      	movs	r3, #2
 8001390:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001392:	2302      	movs	r3, #2
 8001394:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001396:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800139a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800139c:	f107 0314 	add.w	r3, r7, #20
 80013a0:	4618      	mov	r0, r3
 80013a2:	f003 fe95 	bl	80050d0 <HAL_RCCEx_PeriphCLKConfig>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80013ac:	f7ff ff9e 	bl	80012ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80013b0:	4b30      	ldr	r3, [pc, #192]	; (8001474 <HAL_ADC_MspInit+0x134>)
 80013b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b4:	4a2f      	ldr	r2, [pc, #188]	; (8001474 <HAL_ADC_MspInit+0x134>)
 80013b6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80013ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013bc:	4b2d      	ldr	r3, [pc, #180]	; (8001474 <HAL_ADC_MspInit+0x134>)
 80013be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013c4:	613b      	str	r3, [r7, #16]
 80013c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c8:	4b2a      	ldr	r3, [pc, #168]	; (8001474 <HAL_ADC_MspInit+0x134>)
 80013ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013cc:	4a29      	ldr	r2, [pc, #164]	; (8001474 <HAL_ADC_MspInit+0x134>)
 80013ce:	f043 0304 	orr.w	r3, r3, #4
 80013d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013d4:	4b27      	ldr	r3, [pc, #156]	; (8001474 <HAL_ADC_MspInit+0x134>)
 80013d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PC3     ------> ADC3_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80013e0:	2308      	movs	r3, #8
 80013e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80013e6:	230b      	movs	r3, #11
 80013e8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013f2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013f6:	4619      	mov	r1, r3
 80013f8:	481f      	ldr	r0, [pc, #124]	; (8001478 <HAL_ADC_MspInit+0x138>)
 80013fa:	f002 fe2b 	bl	8004054 <HAL_GPIO_Init>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA2_Channel5;
 80013fe:	4b1f      	ldr	r3, [pc, #124]	; (800147c <HAL_ADC_MspInit+0x13c>)
 8001400:	4a1f      	ldr	r2, [pc, #124]	; (8001480 <HAL_ADC_MspInit+0x140>)
 8001402:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_0;
 8001404:	4b1d      	ldr	r3, [pc, #116]	; (800147c <HAL_ADC_MspInit+0x13c>)
 8001406:	2200      	movs	r2, #0
 8001408:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800140a:	4b1c      	ldr	r3, [pc, #112]	; (800147c <HAL_ADC_MspInit+0x13c>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001410:	4b1a      	ldr	r3, [pc, #104]	; (800147c <HAL_ADC_MspInit+0x13c>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001416:	4b19      	ldr	r3, [pc, #100]	; (800147c <HAL_ADC_MspInit+0x13c>)
 8001418:	2280      	movs	r2, #128	; 0x80
 800141a:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800141c:	4b17      	ldr	r3, [pc, #92]	; (800147c <HAL_ADC_MspInit+0x13c>)
 800141e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001422:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001424:	4b15      	ldr	r3, [pc, #84]	; (800147c <HAL_ADC_MspInit+0x13c>)
 8001426:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800142a:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800142c:	4b13      	ldr	r3, [pc, #76]	; (800147c <HAL_ADC_MspInit+0x13c>)
 800142e:	2220      	movs	r2, #32
 8001430:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <HAL_ADC_MspInit+0x13c>)
 8001434:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001438:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800143a:	4810      	ldr	r0, [pc, #64]	; (800147c <HAL_ADC_MspInit+0x13c>)
 800143c:	f002 fbd4 	bl	8003be8 <HAL_DMA_Init>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <HAL_ADC_MspInit+0x10a>
    {
      Error_Handler();
 8001446:	f7ff ff51 	bl	80012ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a0b      	ldr	r2, [pc, #44]	; (800147c <HAL_ADC_MspInit+0x13c>)
 800144e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001450:	4a0a      	ldr	r2, [pc, #40]	; (800147c <HAL_ADC_MspInit+0x13c>)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	2100      	movs	r1, #0
 800145a:	202f      	movs	r0, #47	; 0x2f
 800145c:	f001 ffed 	bl	800343a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8001460:	202f      	movs	r0, #47	; 0x2f
 8001462:	f002 f806 	bl	8003472 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001466:	bf00      	nop
 8001468:	37b0      	adds	r7, #176	; 0xb0
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	50040200 	.word	0x50040200
 8001474:	40021000 	.word	0x40021000
 8001478:	48000800 	.word	0x48000800
 800147c:	20000100 	.word	0x20000100
 8001480:	40020458 	.word	0x40020458

08001484 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	; 0x28
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 0314 	add.w	r3, r7, #20
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a2f      	ldr	r2, [pc, #188]	; (8001560 <HAL_DAC_MspInit+0xdc>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d158      	bne.n	8001558 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80014a6:	4b2f      	ldr	r3, [pc, #188]	; (8001564 <HAL_DAC_MspInit+0xe0>)
 80014a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014aa:	4a2e      	ldr	r2, [pc, #184]	; (8001564 <HAL_DAC_MspInit+0xe0>)
 80014ac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80014b0:	6593      	str	r3, [r2, #88]	; 0x58
 80014b2:	4b2c      	ldr	r3, [pc, #176]	; (8001564 <HAL_DAC_MspInit+0xe0>)
 80014b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80014ba:	613b      	str	r3, [r7, #16]
 80014bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014be:	4b29      	ldr	r3, [pc, #164]	; (8001564 <HAL_DAC_MspInit+0xe0>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c2:	4a28      	ldr	r2, [pc, #160]	; (8001564 <HAL_DAC_MspInit+0xe0>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ca:	4b26      	ldr	r3, [pc, #152]	; (8001564 <HAL_DAC_MspInit+0xe0>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80014d6:	2310      	movs	r3, #16
 80014d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014da:	2303      	movs	r3, #3
 80014dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e2:	f107 0314 	add.w	r3, r7, #20
 80014e6:	4619      	mov	r1, r3
 80014e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ec:	f002 fdb2 	bl	8004054 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 80014f0:	4b1d      	ldr	r3, [pc, #116]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 80014f2:	4a1e      	ldr	r2, [pc, #120]	; (800156c <HAL_DAC_MspInit+0xe8>)
 80014f4:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 80014f6:	4b1c      	ldr	r3, [pc, #112]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 80014f8:	2206      	movs	r2, #6
 80014fa:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014fc:	4b1a      	ldr	r3, [pc, #104]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 80014fe:	2210      	movs	r2, #16
 8001500:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001502:	4b19      	ldr	r3, [pc, #100]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001508:	4b17      	ldr	r3, [pc, #92]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 800150a:	2280      	movs	r2, #128	; 0x80
 800150c:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800150e:	4b16      	ldr	r3, [pc, #88]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 8001510:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001514:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001516:	4b14      	ldr	r3, [pc, #80]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 8001518:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800151c:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 800151e:	4b12      	ldr	r3, [pc, #72]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 8001520:	2220      	movs	r2, #32
 8001522:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001524:	4b10      	ldr	r3, [pc, #64]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 8001526:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800152a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 800152c:	480e      	ldr	r0, [pc, #56]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 800152e:	f002 fb5b 	bl	8003be8 <HAL_DMA_Init>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8001538:	f7ff fed8 	bl	80012ec <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	4a0a      	ldr	r2, [pc, #40]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 8001540:	609a      	str	r2, [r3, #8]
 8001542:	4a09      	ldr	r2, [pc, #36]	; (8001568 <HAL_DAC_MspInit+0xe4>)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8001548:	2200      	movs	r2, #0
 800154a:	210f      	movs	r1, #15
 800154c:	2036      	movs	r0, #54	; 0x36
 800154e:	f001 ff74 	bl	800343a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001552:	2036      	movs	r0, #54	; 0x36
 8001554:	f001 ff8d 	bl	8003472 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001558:	bf00      	nop
 800155a:	3728      	adds	r7, #40	; 0x28
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40007400 	.word	0x40007400
 8001564:	40021000 	.word	0x40021000
 8001568:	20000184 	.word	0x20000184
 800156c:	40020030 	.word	0x40020030

08001570 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001580:	d114      	bne.n	80015ac <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001582:	4b33      	ldr	r3, [pc, #204]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 8001584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001586:	4a32      	ldr	r2, [pc, #200]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6593      	str	r3, [r2, #88]	; 0x58
 800158e:	4b30      	ldr	r3, [pc, #192]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 8001590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	201c      	movs	r0, #28
 80015a0:	f001 ff4b 	bl	800343a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015a4:	201c      	movs	r0, #28
 80015a6:	f001 ff64 	bl	8003472 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80015aa:	e04c      	b.n	8001646 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM3)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a28      	ldr	r2, [pc, #160]	; (8001654 <HAL_TIM_Base_MspInit+0xe4>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d114      	bne.n	80015e0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80015b6:	4b26      	ldr	r3, [pc, #152]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 80015b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ba:	4a25      	ldr	r2, [pc, #148]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 80015bc:	f043 0302 	orr.w	r3, r3, #2
 80015c0:	6593      	str	r3, [r2, #88]	; 0x58
 80015c2:	4b23      	ldr	r3, [pc, #140]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 80015c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2100      	movs	r1, #0
 80015d2:	201d      	movs	r0, #29
 80015d4:	f001 ff31 	bl	800343a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80015d8:	201d      	movs	r0, #29
 80015da:	f001 ff4a 	bl	8003472 <HAL_NVIC_EnableIRQ>
}
 80015de:	e032      	b.n	8001646 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM15)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a1c      	ldr	r2, [pc, #112]	; (8001658 <HAL_TIM_Base_MspInit+0xe8>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d114      	bne.n	8001614 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80015ea:	4b19      	ldr	r3, [pc, #100]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 80015ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ee:	4a18      	ldr	r2, [pc, #96]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 80015f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015f4:	6613      	str	r3, [r2, #96]	; 0x60
 80015f6:	4b16      	ldr	r3, [pc, #88]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 80015f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001602:	2200      	movs	r2, #0
 8001604:	2100      	movs	r1, #0
 8001606:	2018      	movs	r0, #24
 8001608:	f001 ff17 	bl	800343a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800160c:	2018      	movs	r0, #24
 800160e:	f001 ff30 	bl	8003472 <HAL_NVIC_EnableIRQ>
}
 8001612:	e018      	b.n	8001646 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM17)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a10      	ldr	r2, [pc, #64]	; (800165c <HAL_TIM_Base_MspInit+0xec>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d113      	bne.n	8001646 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800161e:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 8001620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001622:	4a0b      	ldr	r2, [pc, #44]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 8001624:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001628:	6613      	str	r3, [r2, #96]	; 0x60
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <HAL_TIM_Base_MspInit+0xe0>)
 800162c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800162e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001632:	60bb      	str	r3, [r7, #8]
 8001634:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001636:	2200      	movs	r2, #0
 8001638:	2100      	movs	r1, #0
 800163a:	201a      	movs	r0, #26
 800163c:	f001 fefd 	bl	800343a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001640:	201a      	movs	r0, #26
 8001642:	f001 ff16 	bl	8003472 <HAL_NVIC_EnableIRQ>
}
 8001646:	bf00      	nop
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000
 8001654:	40000400 	.word	0x40000400
 8001658:	40014000 	.word	0x40014000
 800165c:	40014800 	.word	0x40014800

08001660 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b0ac      	sub	sp, #176	; 0xb0
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001678:	f107 0314 	add.w	r3, r7, #20
 800167c:	2288      	movs	r2, #136	; 0x88
 800167e:	2100      	movs	r1, #0
 8001680:	4618      	mov	r0, r3
 8001682:	f005 fec2 	bl	800740a <memset>
  if(huart->Instance==USART2)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a36      	ldr	r2, [pc, #216]	; (8001764 <HAL_UART_MspInit+0x104>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d164      	bne.n	800175a <HAL_UART_MspInit+0xfa>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001690:	2302      	movs	r3, #2
 8001692:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001694:	2300      	movs	r3, #0
 8001696:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001698:	f107 0314 	add.w	r3, r7, #20
 800169c:	4618      	mov	r0, r3
 800169e:	f003 fd17 	bl	80050d0 <HAL_RCCEx_PeriphCLKConfig>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016a8:	f7ff fe20 	bl	80012ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016ac:	4b2e      	ldr	r3, [pc, #184]	; (8001768 <HAL_UART_MspInit+0x108>)
 80016ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b0:	4a2d      	ldr	r2, [pc, #180]	; (8001768 <HAL_UART_MspInit+0x108>)
 80016b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b6:	6593      	str	r3, [r2, #88]	; 0x58
 80016b8:	4b2b      	ldr	r3, [pc, #172]	; (8001768 <HAL_UART_MspInit+0x108>)
 80016ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c4:	4b28      	ldr	r3, [pc, #160]	; (8001768 <HAL_UART_MspInit+0x108>)
 80016c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c8:	4a27      	ldr	r2, [pc, #156]	; (8001768 <HAL_UART_MspInit+0x108>)
 80016ca:	f043 0301 	orr.w	r3, r3, #1
 80016ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d0:	4b25      	ldr	r3, [pc, #148]	; (8001768 <HAL_UART_MspInit+0x108>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016dc:	230c      	movs	r3, #12
 80016de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e2:	2302      	movs	r3, #2
 80016e4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016f4:	2307      	movs	r3, #7
 80016f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016fe:	4619      	mov	r1, r3
 8001700:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001704:	f002 fca6 	bl	8004054 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001708:	4b18      	ldr	r3, [pc, #96]	; (800176c <HAL_UART_MspInit+0x10c>)
 800170a:	4a19      	ldr	r2, [pc, #100]	; (8001770 <HAL_UART_MspInit+0x110>)
 800170c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 800170e:	4b17      	ldr	r3, [pc, #92]	; (800176c <HAL_UART_MspInit+0x10c>)
 8001710:	2202      	movs	r2, #2
 8001712:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001714:	4b15      	ldr	r3, [pc, #84]	; (800176c <HAL_UART_MspInit+0x10c>)
 8001716:	2210      	movs	r2, #16
 8001718:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800171a:	4b14      	ldr	r3, [pc, #80]	; (800176c <HAL_UART_MspInit+0x10c>)
 800171c:	2200      	movs	r2, #0
 800171e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001720:	4b12      	ldr	r3, [pc, #72]	; (800176c <HAL_UART_MspInit+0x10c>)
 8001722:	2280      	movs	r2, #128	; 0x80
 8001724:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001726:	4b11      	ldr	r3, [pc, #68]	; (800176c <HAL_UART_MspInit+0x10c>)
 8001728:	2200      	movs	r2, #0
 800172a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800172c:	4b0f      	ldr	r3, [pc, #60]	; (800176c <HAL_UART_MspInit+0x10c>)
 800172e:	2200      	movs	r2, #0
 8001730:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001732:	4b0e      	ldr	r3, [pc, #56]	; (800176c <HAL_UART_MspInit+0x10c>)
 8001734:	2200      	movs	r2, #0
 8001736:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001738:	4b0c      	ldr	r3, [pc, #48]	; (800176c <HAL_UART_MspInit+0x10c>)
 800173a:	2200      	movs	r2, #0
 800173c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800173e:	480b      	ldr	r0, [pc, #44]	; (800176c <HAL_UART_MspInit+0x10c>)
 8001740:	f002 fa52 	bl	8003be8 <HAL_DMA_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 800174a:	f7ff fdcf 	bl	80012ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4a06      	ldr	r2, [pc, #24]	; (800176c <HAL_UART_MspInit+0x10c>)
 8001752:	671a      	str	r2, [r3, #112]	; 0x70
 8001754:	4a05      	ldr	r2, [pc, #20]	; (800176c <HAL_UART_MspInit+0x10c>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800175a:	bf00      	nop
 800175c:	37b0      	adds	r7, #176	; 0xb0
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40004400 	.word	0x40004400
 8001768:	40021000 	.word	0x40021000
 800176c:	20000384 	.word	0x20000384
 8001770:	40020080 	.word	0x40020080

08001774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001778:	e7fe      	b.n	8001778 <NMI_Handler+0x4>

0800177a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800177a:	b480      	push	{r7}
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800177e:	e7fe      	b.n	800177e <HardFault_Handler+0x4>

08001780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001784:	e7fe      	b.n	8001784 <MemManage_Handler+0x4>

08001786 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001786:	b480      	push	{r7}
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800178a:	e7fe      	b.n	800178a <BusFault_Handler+0x4>

0800178c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001790:	e7fe      	b.n	8001790 <UsageFault_Handler+0x4>

08001792 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001792:	b480      	push	{r7}
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017b2:	bf00      	nop
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017c0:	f000 f9a4 	bl	8001b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017c4:	bf00      	nop
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_3_Pin);
 80017cc:	2001      	movs	r0, #1
 80017ce:	f002 fe03 	bl	80043d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_1_Pin);
 80017da:	2002      	movs	r0, #2
 80017dc:	f002 fdfc 	bl	80043d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80017e8:	4802      	ldr	r0, [pc, #8]	; (80017f4 <DMA1_Channel3_IRQHandler+0x10>)
 80017ea:	f002 fb53 	bl	8003e94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000184 	.word	0x20000184

080017f8 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 80017fc:	4802      	ldr	r0, [pc, #8]	; (8001808 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 80017fe:	f004 f9eb 	bl	8005bd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000264 	.word	0x20000264

0800180c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001810:	4802      	ldr	r0, [pc, #8]	; (800181c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001812:	f004 f9e1 	bl	8005bd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200002b0 	.word	0x200002b0

08001820 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001824:	4802      	ldr	r0, [pc, #8]	; (8001830 <TIM2_IRQHandler+0x10>)
 8001826:	f004 f9d7 	bl	8005bd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	200001cc 	.word	0x200001cc

08001834 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001838:	4802      	ldr	r0, [pc, #8]	; (8001844 <TIM3_IRQHandler+0x10>)
 800183a:	f004 f9cd 	bl	8005bd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000218 	.word	0x20000218

08001848 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800184c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001850:	f002 fdc2 	bl	80043d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}

08001858 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 800185c:	4802      	ldr	r0, [pc, #8]	; (8001868 <ADC3_IRQHandler+0x10>)
 800185e:	f000 fd9b 	bl	8002398 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	2000009c 	.word	0x2000009c

0800186c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8001870:	4802      	ldr	r0, [pc, #8]	; (800187c <TIM6_DAC_IRQHandler+0x10>)
 8001872:	f001 ff7e 	bl	8003772 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000148 	.word	0x20000148

08001880 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001884:	4802      	ldr	r0, [pc, #8]	; (8001890 <DMA2_Channel5_IRQHandler+0x10>)
 8001886:	f002 fb05 	bl	8003e94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000100 	.word	0x20000100

08001894 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a0:	2300      	movs	r3, #0
 80018a2:	617b      	str	r3, [r7, #20]
 80018a4:	e00a      	b.n	80018bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018a6:	f3af 8000 	nop.w
 80018aa:	4601      	mov	r1, r0
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	60ba      	str	r2, [r7, #8]
 80018b2:	b2ca      	uxtb	r2, r1
 80018b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	3301      	adds	r3, #1
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	697a      	ldr	r2, [r7, #20]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	dbf0      	blt.n	80018a6 <_read+0x12>
  }

  return len;
 80018c4:	687b      	ldr	r3, [r7, #4]
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3718      	adds	r7, #24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b086      	sub	sp, #24
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	60f8      	str	r0, [r7, #12]
 80018d6:	60b9      	str	r1, [r7, #8]
 80018d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
 80018de:	e009      	b.n	80018f4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	1c5a      	adds	r2, r3, #1
 80018e4:	60ba      	str	r2, [r7, #8]
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fbe7 	bl	80010bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	3301      	adds	r3, #1
 80018f2:	617b      	str	r3, [r7, #20]
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	dbf1      	blt.n	80018e0 <_write+0x12>
  }
  return len;
 80018fc:	687b      	ldr	r3, [r7, #4]
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <_close>:

int _close(int file)
{
 8001906:	b480      	push	{r7}
 8001908:	b083      	sub	sp, #12
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800190e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001912:	4618      	mov	r0, r3
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
 8001926:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800192e:	605a      	str	r2, [r3, #4]
  return 0;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <_isatty>:

int _isatty(int file)
{
 800193e:	b480      	push	{r7}
 8001940:	b083      	sub	sp, #12
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001946:	2301      	movs	r3, #1
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3714      	adds	r7, #20
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
	...

08001970 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001978:	4a14      	ldr	r2, [pc, #80]	; (80019cc <_sbrk+0x5c>)
 800197a:	4b15      	ldr	r3, [pc, #84]	; (80019d0 <_sbrk+0x60>)
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001984:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <_sbrk+0x64>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d102      	bne.n	8001992 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <_sbrk+0x64>)
 800198e:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <_sbrk+0x68>)
 8001990:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001992:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <_sbrk+0x64>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4413      	add	r3, r2
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	429a      	cmp	r2, r3
 800199e:	d207      	bcs.n	80019b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a0:	f005 fd82 	bl	80074a8 <__errno>
 80019a4:	4603      	mov	r3, r0
 80019a6:	220c      	movs	r2, #12
 80019a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019aa:	f04f 33ff 	mov.w	r3, #4294967295
 80019ae:	e009      	b.n	80019c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b0:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <_sbrk+0x64>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019b6:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <_sbrk+0x64>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	4a05      	ldr	r2, [pc, #20]	; (80019d4 <_sbrk+0x64>)
 80019c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019c2:	68fb      	ldr	r3, [r7, #12]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20018000 	.word	0x20018000
 80019d0:	00000400 	.word	0x00000400
 80019d4:	200003e8 	.word	0x200003e8
 80019d8:	20000540 	.word	0x20000540

080019dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <SystemInit+0x20>)
 80019e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019e6:	4a05      	ldr	r2, [pc, #20]	; (80019fc <SystemInit+0x20>)
 80019e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a38 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a04:	f7ff ffea 	bl	80019dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a08:	480c      	ldr	r0, [pc, #48]	; (8001a3c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a0a:	490d      	ldr	r1, [pc, #52]	; (8001a40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a0c:	4a0d      	ldr	r2, [pc, #52]	; (8001a44 <LoopForever+0xe>)
  movs r3, #0
 8001a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a10:	e002      	b.n	8001a18 <LoopCopyDataInit>

08001a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a16:	3304      	adds	r3, #4

08001a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a1c:	d3f9      	bcc.n	8001a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a1e:	4a0a      	ldr	r2, [pc, #40]	; (8001a48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a20:	4c0a      	ldr	r4, [pc, #40]	; (8001a4c <LoopForever+0x16>)
  movs r3, #0
 8001a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a24:	e001      	b.n	8001a2a <LoopFillZerobss>

08001a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a28:	3204      	adds	r2, #4

08001a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a2c:	d3fb      	bcc.n	8001a26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a2e:	f005 fd41 	bl	80074b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a32:	f7fe ffa3 	bl	800097c <main>

08001a36 <LoopForever>:

LoopForever:
    b LoopForever
 8001a36:	e7fe      	b.n	8001a36 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a38:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a40:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001a44:	08008d50 	.word	0x08008d50
  ldr r2, =_sbss
 8001a48:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001a4c:	2000053c 	.word	0x2000053c

08001a50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a50:	e7fe      	b.n	8001a50 <ADC1_2_IRQHandler>
	...

08001a54 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	; (8001a90 <HAL_Init+0x3c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a0b      	ldr	r2, [pc, #44]	; (8001a90 <HAL_Init+0x3c>)
 8001a64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a68:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a6a:	2003      	movs	r0, #3
 8001a6c:	f001 fcda 	bl	8003424 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a70:	200f      	movs	r0, #15
 8001a72:	f000 f80f 	bl	8001a94 <HAL_InitTick>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d002      	beq.n	8001a82 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	71fb      	strb	r3, [r7, #7]
 8001a80:	e001      	b.n	8001a86 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a82:	f7ff fc39 	bl	80012f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a86:	79fb      	ldrb	r3, [r7, #7]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40022000 	.word	0x40022000

08001a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001aa0:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <HAL_InitTick+0x6c>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d023      	beq.n	8001af0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001aa8:	4b16      	ldr	r3, [pc, #88]	; (8001b04 <HAL_InitTick+0x70>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <HAL_InitTick+0x6c>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ab6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f001 fce5 	bl	800348e <HAL_SYSTICK_Config>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10f      	bne.n	8001aea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b0f      	cmp	r3, #15
 8001ace:	d809      	bhi.n	8001ae4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad8:	f001 fcaf 	bl	800343a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001adc:	4a0a      	ldr	r2, [pc, #40]	; (8001b08 <HAL_InitTick+0x74>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	e007      	b.n	8001af4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	73fb      	strb	r3, [r7, #15]
 8001ae8:	e004      	b.n	8001af4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	73fb      	strb	r3, [r7, #15]
 8001aee:	e001      	b.n	8001af4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	2000000c 	.word	0x2000000c
 8001b04:	20000004 	.word	0x20000004
 8001b08:	20000008 	.word	0x20000008

08001b0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <HAL_IncTick+0x20>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	461a      	mov	r2, r3
 8001b16:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <HAL_IncTick+0x24>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <HAL_IncTick+0x24>)
 8001b1e:	6013      	str	r3, [r2, #0]
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	2000000c 	.word	0x2000000c
 8001b30:	200003ec 	.word	0x200003ec

08001b34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return uwTick;
 8001b38:	4b03      	ldr	r3, [pc, #12]	; (8001b48 <HAL_GetTick+0x14>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	200003ec 	.word	0x200003ec

08001b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b54:	f7ff ffee 	bl	8001b34 <HAL_GetTick>
 8001b58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b64:	d005      	beq.n	8001b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001b66:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <HAL_Delay+0x44>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	4413      	add	r3, r2
 8001b70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b72:	bf00      	nop
 8001b74:	f7ff ffde 	bl	8001b34 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d8f7      	bhi.n	8001b74 <HAL_Delay+0x28>
  {
  }
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	2000000c 	.word	0x2000000c

08001b94 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	431a      	orrs	r2, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	609a      	str	r2, [r3, #8]
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b083      	sub	sp, #12
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
 8001bc2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	431a      	orrs	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b087      	sub	sp, #28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
 8001c08:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	3360      	adds	r3, #96	; 0x60
 8001c0e:	461a      	mov	r2, r3
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4413      	add	r3, r2
 8001c16:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <LL_ADC_SetOffset+0x44>)
 8001c1e:	4013      	ands	r3, r2
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001c26:	683a      	ldr	r2, [r7, #0]
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c34:	bf00      	nop
 8001c36:	371c      	adds	r7, #28
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	03fff000 	.word	0x03fff000

08001c44 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	3360      	adds	r3, #96	; 0x60
 8001c52:	461a      	mov	r2, r3
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	4413      	add	r3, r2
 8001c5a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3714      	adds	r7, #20
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b087      	sub	sp, #28
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	3360      	adds	r3, #96	; 0x60
 8001c80:	461a      	mov	r2, r3
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	431a      	orrs	r2, r3
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001c9a:	bf00      	nop
 8001c9c:	371c      	adds	r7, #28
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e000      	b.n	8001cc0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b087      	sub	sp, #28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	3330      	adds	r3, #48	; 0x30
 8001cdc:	461a      	mov	r2, r3
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	0a1b      	lsrs	r3, r3, #8
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	f003 030c 	and.w	r3, r3, #12
 8001ce8:	4413      	add	r3, r2
 8001cea:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	f003 031f 	and.w	r3, r3, #31
 8001cf6:	211f      	movs	r1, #31
 8001cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	401a      	ands	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	0e9b      	lsrs	r3, r3, #26
 8001d04:	f003 011f 	and.w	r1, r3, #31
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	f003 031f 	and.w	r3, r3, #31
 8001d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d12:	431a      	orrs	r2, r3
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d18:	bf00      	nop
 8001d1a:	371c      	adds	r7, #28
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d30:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e000      	b.n	8001d3e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b087      	sub	sp, #28
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	60f8      	str	r0, [r7, #12]
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3314      	adds	r3, #20
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	0e5b      	lsrs	r3, r3, #25
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	f003 0304 	and.w	r3, r3, #4
 8001d66:	4413      	add	r3, r2
 8001d68:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	0d1b      	lsrs	r3, r3, #20
 8001d72:	f003 031f 	and.w	r3, r3, #31
 8001d76:	2107      	movs	r1, #7
 8001d78:	fa01 f303 	lsl.w	r3, r1, r3
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	401a      	ands	r2, r3
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	0d1b      	lsrs	r3, r3, #20
 8001d84:	f003 031f 	and.w	r3, r3, #31
 8001d88:	6879      	ldr	r1, [r7, #4]
 8001d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d94:	bf00      	nop
 8001d96:	371c      	adds	r7, #28
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001db8:	43db      	mvns	r3, r3
 8001dba:	401a      	ands	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f003 0318 	and.w	r3, r3, #24
 8001dc2:	4908      	ldr	r1, [pc, #32]	; (8001de4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001dc4:	40d9      	lsrs	r1, r3
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	400b      	ands	r3, r1
 8001dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001dd6:	bf00      	nop
 8001dd8:	3714      	adds	r7, #20
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	0007ffff 	.word	0x0007ffff

08001de8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 031f 	and.w	r3, r3, #31
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001e30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	6093      	str	r3, [r2, #8]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e58:	d101      	bne.n	8001e5e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e000      	b.n	8001e60 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001e7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e80:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e88:	bf00      	nop
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ea8:	d101      	bne.n	8001eae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e000      	b.n	8001eb0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001eae:	2300      	movs	r3, #0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ecc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ed0:	f043 0201 	orr.w	r2, r3, #1
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d101      	bne.n	8001efc <LL_ADC_IsEnabled+0x18>
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e000      	b.n	8001efe <LL_ADC_IsEnabled+0x1a>
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	b083      	sub	sp, #12
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f1a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f1e:	f043 0204 	orr.w	r2, r3, #4
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f003 0304 	and.w	r3, r3, #4
 8001f42:	2b04      	cmp	r3, #4
 8001f44:	d101      	bne.n	8001f4a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f46:	2301      	movs	r3, #1
 8001f48:	e000      	b.n	8001f4c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f4a:	2300      	movs	r3, #0
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f003 0308 	and.w	r3, r3, #8
 8001f68:	2b08      	cmp	r3, #8
 8001f6a:	d101      	bne.n	8001f70 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e000      	b.n	8001f72 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
	...

08001f80 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f80:	b590      	push	{r4, r7, lr}
 8001f82:	b089      	sub	sp, #36	; 0x24
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d101      	bne.n	8001f9a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e130      	b.n	80021fc <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d109      	bne.n	8001fbc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7ff f9c9 	bl	8001340 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff ff3f 	bl	8001e44 <LL_ADC_IsDeepPowerDownEnabled>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d004      	beq.n	8001fd6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff ff25 	bl	8001e20 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff ff5a 	bl	8001e94 <LL_ADC_IsInternalRegulatorEnabled>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d115      	bne.n	8002012 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff ff3e 	bl	8001e6c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ff0:	4b84      	ldr	r3, [pc, #528]	; (8002204 <HAL_ADC_Init+0x284>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	099b      	lsrs	r3, r3, #6
 8001ff6:	4a84      	ldr	r2, [pc, #528]	; (8002208 <HAL_ADC_Init+0x288>)
 8001ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffc:	099b      	lsrs	r3, r3, #6
 8001ffe:	3301      	adds	r3, #1
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002004:	e002      	b.n	800200c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	3b01      	subs	r3, #1
 800200a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d1f9      	bne.n	8002006 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff ff3c 	bl	8001e94 <LL_ADC_IsInternalRegulatorEnabled>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10d      	bne.n	800203e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002026:	f043 0210 	orr.w	r2, r3, #16
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002032:	f043 0201 	orr.w	r2, r3, #1
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff ff75 	bl	8001f32 <LL_ADC_REG_IsConversionOngoing>
 8002048:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800204e:	f003 0310 	and.w	r3, r3, #16
 8002052:	2b00      	cmp	r3, #0
 8002054:	f040 80c9 	bne.w	80021ea <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	2b00      	cmp	r3, #0
 800205c:	f040 80c5 	bne.w	80021ea <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002064:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002068:	f043 0202 	orr.w	r2, r3, #2
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ff35 	bl	8001ee4 <LL_ADC_IsEnabled>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d115      	bne.n	80020ac <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002080:	4862      	ldr	r0, [pc, #392]	; (800220c <HAL_ADC_Init+0x28c>)
 8002082:	f7ff ff2f 	bl	8001ee4 <LL_ADC_IsEnabled>
 8002086:	4604      	mov	r4, r0
 8002088:	4861      	ldr	r0, [pc, #388]	; (8002210 <HAL_ADC_Init+0x290>)
 800208a:	f7ff ff2b 	bl	8001ee4 <LL_ADC_IsEnabled>
 800208e:	4603      	mov	r3, r0
 8002090:	431c      	orrs	r4, r3
 8002092:	4860      	ldr	r0, [pc, #384]	; (8002214 <HAL_ADC_Init+0x294>)
 8002094:	f7ff ff26 	bl	8001ee4 <LL_ADC_IsEnabled>
 8002098:	4603      	mov	r3, r0
 800209a:	4323      	orrs	r3, r4
 800209c:	2b00      	cmp	r3, #0
 800209e:	d105      	bne.n	80020ac <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	4619      	mov	r1, r3
 80020a6:	485c      	ldr	r0, [pc, #368]	; (8002218 <HAL_ADC_Init+0x298>)
 80020a8:	f7ff fd74 	bl	8001b94 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	7e5b      	ldrb	r3, [r3, #25]
 80020b0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020b6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80020bc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80020c2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020ca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020cc:	4313      	orrs	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d106      	bne.n	80020e8 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020de:	3b01      	subs	r3, #1
 80020e0:	045b      	lsls	r3, r3, #17
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d009      	beq.n	8002104 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020fc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	4313      	orrs	r3, r2
 8002102:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68da      	ldr	r2, [r3, #12]
 800210a:	4b44      	ldr	r3, [pc, #272]	; (800221c <HAL_ADC_Init+0x29c>)
 800210c:	4013      	ands	r3, r2
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	6812      	ldr	r2, [r2, #0]
 8002112:	69b9      	ldr	r1, [r7, #24]
 8002114:	430b      	orrs	r3, r1
 8002116:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4618      	mov	r0, r3
 800211e:	f7ff ff1b 	bl	8001f58 <LL_ADC_INJ_IsConversionOngoing>
 8002122:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d13d      	bne.n	80021a6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d13a      	bne.n	80021a6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002134:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800213c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800213e:	4313      	orrs	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800214c:	f023 0302 	bic.w	r3, r3, #2
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6812      	ldr	r2, [r2, #0]
 8002154:	69b9      	ldr	r1, [r7, #24]
 8002156:	430b      	orrs	r3, r1
 8002158:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002160:	2b01      	cmp	r3, #1
 8002162:	d118      	bne.n	8002196 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800216e:	f023 0304 	bic.w	r3, r3, #4
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800217a:	4311      	orrs	r1, r2
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002180:	4311      	orrs	r1, r2
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002186:	430a      	orrs	r2, r1
 8002188:	431a      	orrs	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f042 0201 	orr.w	r2, r2, #1
 8002192:	611a      	str	r2, [r3, #16]
 8002194:	e007      	b.n	80021a6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	691a      	ldr	r2, [r3, #16]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f022 0201 	bic.w	r2, r2, #1
 80021a4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d10c      	bne.n	80021c8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b4:	f023 010f 	bic.w	r1, r3, #15
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	69db      	ldr	r3, [r3, #28]
 80021bc:	1e5a      	subs	r2, r3, #1
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	430a      	orrs	r2, r1
 80021c4:	631a      	str	r2, [r3, #48]	; 0x30
 80021c6:	e007      	b.n	80021d8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 020f 	bic.w	r2, r2, #15
 80021d6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021dc:	f023 0303 	bic.w	r3, r3, #3
 80021e0:	f043 0201 	orr.w	r2, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	655a      	str	r2, [r3, #84]	; 0x54
 80021e8:	e007      	b.n	80021fa <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ee:	f043 0210 	orr.w	r2, r3, #16
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80021fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3724      	adds	r7, #36	; 0x24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd90      	pop	{r4, r7, pc}
 8002204:	20000004 	.word	0x20000004
 8002208:	053e2d63 	.word	0x053e2d63
 800220c:	50040000 	.word	0x50040000
 8002210:	50040100 	.word	0x50040100
 8002214:	50040200 	.word	0x50040200
 8002218:	50040300 	.word	0x50040300
 800221c:	fff0c007 	.word	0xfff0c007

08002220 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800222c:	4853      	ldr	r0, [pc, #332]	; (800237c <HAL_ADC_Start_DMA+0x15c>)
 800222e:	f7ff fddb 	bl	8001de8 <LL_ADC_GetMultimode>
 8002232:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4618      	mov	r0, r3
 800223a:	f7ff fe7a 	bl	8001f32 <LL_ADC_REG_IsConversionOngoing>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	f040 8093 	bne.w	800236c <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800224c:	2b01      	cmp	r3, #1
 800224e:	d101      	bne.n	8002254 <HAL_ADC_Start_DMA+0x34>
 8002250:	2302      	movs	r3, #2
 8002252:	e08e      	b.n	8002372 <HAL_ADC_Start_DMA+0x152>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a47      	ldr	r2, [pc, #284]	; (8002380 <HAL_ADC_Start_DMA+0x160>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d008      	beq.n	8002278 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d005      	beq.n	8002278 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	2b05      	cmp	r3, #5
 8002270:	d002      	beq.n	8002278 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	2b09      	cmp	r3, #9
 8002276:	d172      	bne.n	800235e <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f000 feb7 	bl	8002fec <ADC_Enable>
 800227e:	4603      	mov	r3, r0
 8002280:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002282:	7dfb      	ldrb	r3, [r7, #23]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d165      	bne.n	8002354 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800228c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002290:	f023 0301 	bic.w	r3, r3, #1
 8002294:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a38      	ldr	r2, [pc, #224]	; (8002384 <HAL_ADC_Start_DMA+0x164>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d002      	beq.n	80022ac <HAL_ADC_Start_DMA+0x8c>
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	e000      	b.n	80022ae <HAL_ADC_Start_DMA+0x8e>
 80022ac:	4b36      	ldr	r3, [pc, #216]	; (8002388 <HAL_ADC_Start_DMA+0x168>)
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	6812      	ldr	r2, [r2, #0]
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d002      	beq.n	80022bc <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d105      	bne.n	80022c8 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d006      	beq.n	80022e2 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d8:	f023 0206 	bic.w	r2, r3, #6
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	659a      	str	r2, [r3, #88]	; 0x58
 80022e0:	e002      	b.n	80022e8 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ec:	4a27      	ldr	r2, [pc, #156]	; (800238c <HAL_ADC_Start_DMA+0x16c>)
 80022ee:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f4:	4a26      	ldr	r2, [pc, #152]	; (8002390 <HAL_ADC_Start_DMA+0x170>)
 80022f6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022fc:	4a25      	ldr	r2, [pc, #148]	; (8002394 <HAL_ADC_Start_DMA+0x174>)
 80022fe:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	221c      	movs	r2, #28
 8002306:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f042 0210 	orr.w	r2, r2, #16
 800231e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68da      	ldr	r2, [r3, #12]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f042 0201 	orr.w	r2, r2, #1
 800232e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	3340      	adds	r3, #64	; 0x40
 800233a:	4619      	mov	r1, r3
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f001 fd0a 	bl	8003d58 <HAL_DMA_Start_IT>
 8002344:	4603      	mov	r3, r0
 8002346:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff fddc 	bl	8001f0a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002352:	e00d      	b.n	8002370 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 800235c:	e008      	b.n	8002370 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800236a:	e001      	b.n	8002370 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800236c:	2302      	movs	r3, #2
 800236e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002370:	7dfb      	ldrb	r3, [r7, #23]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	50040300 	.word	0x50040300
 8002380:	50040200 	.word	0x50040200
 8002384:	50040100 	.word	0x50040100
 8002388:	50040000 	.word	0x50040000
 800238c:	080030f9 	.word	0x080030f9
 8002390:	080031d1 	.word	0x080031d1
 8002394:	080031ed 	.word	0x080031ed

08002398 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b08a      	sub	sp, #40	; 0x28
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80023a0:	2300      	movs	r3, #0
 80023a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023b4:	4882      	ldr	r0, [pc, #520]	; (80025c0 <HAL_ADC_IRQHandler+0x228>)
 80023b6:	f7ff fd17 	bl	8001de8 <LL_ADC_GetMultimode>
 80023ba:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d017      	beq.n	80023f6 <HAL_ADC_IRQHandler+0x5e>
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	f003 0302 	and.w	r3, r3, #2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d012      	beq.n	80023f6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d4:	f003 0310 	and.w	r3, r3, #16
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d105      	bne.n	80023e8 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023e0:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f000 ff41 	bl	8003270 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2202      	movs	r2, #2
 80023f4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d004      	beq.n	800240a <HAL_ADC_IRQHandler+0x72>
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	f003 0304 	and.w	r3, r3, #4
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10a      	bne.n	8002420 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002410:	2b00      	cmp	r3, #0
 8002412:	f000 8083 	beq.w	800251c <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	f003 0308 	and.w	r3, r3, #8
 800241c:	2b00      	cmp	r3, #0
 800241e:	d07d      	beq.n	800251c <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002424:	f003 0310 	and.w	r3, r3, #16
 8002428:	2b00      	cmp	r3, #0
 800242a:	d105      	bne.n	8002438 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002430:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff fc32 	bl	8001ca6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d062      	beq.n	800250e <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a5d      	ldr	r2, [pc, #372]	; (80025c4 <HAL_ADC_IRQHandler+0x22c>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d002      	beq.n	8002458 <HAL_ADC_IRQHandler+0xc0>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	e000      	b.n	800245a <HAL_ADC_IRQHandler+0xc2>
 8002458:	4b5b      	ldr	r3, [pc, #364]	; (80025c8 <HAL_ADC_IRQHandler+0x230>)
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	6812      	ldr	r2, [r2, #0]
 800245e:	4293      	cmp	r3, r2
 8002460:	d008      	beq.n	8002474 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d005      	beq.n	8002474 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	2b05      	cmp	r3, #5
 800246c:	d002      	beq.n	8002474 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	2b09      	cmp	r3, #9
 8002472:	d104      	bne.n	800247e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	623b      	str	r3, [r7, #32]
 800247c:	e00c      	b.n	8002498 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a50      	ldr	r2, [pc, #320]	; (80025c4 <HAL_ADC_IRQHandler+0x22c>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d002      	beq.n	800248e <HAL_ADC_IRQHandler+0xf6>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	e000      	b.n	8002490 <HAL_ADC_IRQHandler+0xf8>
 800248e:	4b4e      	ldr	r3, [pc, #312]	; (80025c8 <HAL_ADC_IRQHandler+0x230>)
 8002490:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002498:	6a3b      	ldr	r3, [r7, #32]
 800249a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d135      	bne.n	800250e <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0308 	and.w	r3, r3, #8
 80024ac:	2b08      	cmp	r3, #8
 80024ae:	d12e      	bne.n	800250e <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff fd3c 	bl	8001f32 <LL_ADC_REG_IsConversionOngoing>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d11a      	bne.n	80024f6 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f022 020c 	bic.w	r2, r2, #12
 80024ce:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d112      	bne.n	800250e <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ec:	f043 0201 	orr.w	r2, r3, #1
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	655a      	str	r2, [r3, #84]	; 0x54
 80024f4:	e00b      	b.n	800250e <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024fa:	f043 0210 	orr.w	r2, r3, #16
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002506:	f043 0201 	orr.w	r2, r3, #1
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7fe fe98 	bl	8001244 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	220c      	movs	r2, #12
 800251a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	f003 0320 	and.w	r3, r3, #32
 8002522:	2b00      	cmp	r3, #0
 8002524:	d004      	beq.n	8002530 <HAL_ADC_IRQHandler+0x198>
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	f003 0320 	and.w	r3, r3, #32
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10b      	bne.n	8002548 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 809f 	beq.w	800267a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002542:	2b00      	cmp	r3, #0
 8002544:	f000 8099 	beq.w	800267a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800254c:	f003 0310 	and.w	r3, r3, #16
 8002550:	2b00      	cmp	r3, #0
 8002552:	d105      	bne.n	8002560 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002558:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff fbdd 	bl	8001d24 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800256a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fb98 	bl	8001ca6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002576:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a11      	ldr	r2, [pc, #68]	; (80025c4 <HAL_ADC_IRQHandler+0x22c>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d002      	beq.n	8002588 <HAL_ADC_IRQHandler+0x1f0>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	e000      	b.n	800258a <HAL_ADC_IRQHandler+0x1f2>
 8002588:	4b0f      	ldr	r3, [pc, #60]	; (80025c8 <HAL_ADC_IRQHandler+0x230>)
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	6812      	ldr	r2, [r2, #0]
 800258e:	4293      	cmp	r3, r2
 8002590:	d008      	beq.n	80025a4 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d005      	beq.n	80025a4 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	2b06      	cmp	r3, #6
 800259c:	d002      	beq.n	80025a4 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2b07      	cmp	r3, #7
 80025a2:	d104      	bne.n	80025ae <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	623b      	str	r3, [r7, #32]
 80025ac:	e013      	b.n	80025d6 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a04      	ldr	r2, [pc, #16]	; (80025c4 <HAL_ADC_IRQHandler+0x22c>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d009      	beq.n	80025cc <HAL_ADC_IRQHandler+0x234>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	e007      	b.n	80025ce <HAL_ADC_IRQHandler+0x236>
 80025be:	bf00      	nop
 80025c0:	50040300 	.word	0x50040300
 80025c4:	50040100 	.word	0x50040100
 80025c8:	50040000 	.word	0x50040000
 80025cc:	4b7d      	ldr	r3, [pc, #500]	; (80027c4 <HAL_ADC_IRQHandler+0x42c>)
 80025ce:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d047      	beq.n	800266c <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80025dc:	6a3b      	ldr	r3, [r7, #32]
 80025de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d007      	beq.n	80025f6 <HAL_ADC_IRQHandler+0x25e>
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d03f      	beq.n	800266c <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80025ec:	6a3b      	ldr	r3, [r7, #32]
 80025ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d13a      	bne.n	800266c <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002600:	2b40      	cmp	r3, #64	; 0x40
 8002602:	d133      	bne.n	800266c <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d12e      	bne.n	800266c <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f7ff fca0 	bl	8001f58 <LL_ADC_INJ_IsConversionOngoing>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d11a      	bne.n	8002654 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	685a      	ldr	r2, [r3, #4]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800262c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002632:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002642:	2b00      	cmp	r3, #0
 8002644:	d112      	bne.n	800266c <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800264a:	f043 0201 	orr.w	r2, r3, #1
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	655a      	str	r2, [r3, #84]	; 0x54
 8002652:	e00b      	b.n	800266c <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002658:	f043 0210 	orr.w	r2, r3, #16
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002664:	f043 0201 	orr.w	r2, r3, #1
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 fdd7 	bl	8003220 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2260      	movs	r2, #96	; 0x60
 8002678:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002680:	2b00      	cmp	r3, #0
 8002682:	d011      	beq.n	80026a8 <HAL_ADC_IRQHandler+0x310>
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00c      	beq.n	80026a8 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002692:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 f8a0 	bl	80027e0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2280      	movs	r2, #128	; 0x80
 80026a6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d012      	beq.n	80026d8 <HAL_ADC_IRQHandler+0x340>
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00d      	beq.n	80026d8 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f000 fdbd 	bl	8003248 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026d6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d012      	beq.n	8002708 <HAL_ADC_IRQHandler+0x370>
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00d      	beq.n	8002708 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f000 fdaf 	bl	800325c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002706:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f003 0310 	and.w	r3, r3, #16
 800270e:	2b00      	cmp	r3, #0
 8002710:	d036      	beq.n	8002780 <HAL_ADC_IRQHandler+0x3e8>
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	f003 0310 	and.w	r3, r3, #16
 8002718:	2b00      	cmp	r3, #0
 800271a:	d031      	beq.n	8002780 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002720:	2b00      	cmp	r3, #0
 8002722:	d102      	bne.n	800272a <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8002724:	2301      	movs	r3, #1
 8002726:	627b      	str	r3, [r7, #36]	; 0x24
 8002728:	e014      	b.n	8002754 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d008      	beq.n	8002742 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002730:	4825      	ldr	r0, [pc, #148]	; (80027c8 <HAL_ADC_IRQHandler+0x430>)
 8002732:	f7ff fb67 	bl	8001e04 <LL_ADC_GetMultiDMATransfer>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00b      	beq.n	8002754 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800273c:	2301      	movs	r3, #1
 800273e:	627b      	str	r3, [r7, #36]	; 0x24
 8002740:	e008      	b.n	8002754 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	f003 0301 	and.w	r3, r3, #1
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002750:	2301      	movs	r3, #1
 8002752:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002756:	2b01      	cmp	r3, #1
 8002758:	d10e      	bne.n	8002778 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800275e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800276a:	f043 0202 	orr.w	r2, r3, #2
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f83e 	bl	80027f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2210      	movs	r2, #16
 800277e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002786:	2b00      	cmp	r3, #0
 8002788:	d018      	beq.n	80027bc <HAL_ADC_IRQHandler+0x424>
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002790:	2b00      	cmp	r3, #0
 8002792:	d013      	beq.n	80027bc <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002798:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a4:	f043 0208 	orr.w	r2, r3, #8
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027b4:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 fd3c 	bl	8003234 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80027bc:	bf00      	nop
 80027be:	3728      	adds	r7, #40	; 0x28
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	50040000 	.word	0x50040000
 80027c8:	50040300 	.word	0x50040300

080027cc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b0b6      	sub	sp, #216	; 0xd8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002812:	2300      	movs	r3, #0
 8002814:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002818:	2300      	movs	r3, #0
 800281a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002822:	2b01      	cmp	r3, #1
 8002824:	d101      	bne.n	800282a <HAL_ADC_ConfigChannel+0x22>
 8002826:	2302      	movs	r3, #2
 8002828:	e3c9      	b.n	8002fbe <HAL_ADC_ConfigChannel+0x7b6>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4618      	mov	r0, r3
 8002838:	f7ff fb7b 	bl	8001f32 <LL_ADC_REG_IsConversionOngoing>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	f040 83aa 	bne.w	8002f98 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	2b05      	cmp	r3, #5
 8002852:	d824      	bhi.n	800289e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	3b02      	subs	r3, #2
 800285a:	2b03      	cmp	r3, #3
 800285c:	d81b      	bhi.n	8002896 <HAL_ADC_ConfigChannel+0x8e>
 800285e:	a201      	add	r2, pc, #4	; (adr r2, 8002864 <HAL_ADC_ConfigChannel+0x5c>)
 8002860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002864:	08002875 	.word	0x08002875
 8002868:	0800287d 	.word	0x0800287d
 800286c:	08002885 	.word	0x08002885
 8002870:	0800288d 	.word	0x0800288d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002874:	230c      	movs	r3, #12
 8002876:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800287a:	e010      	b.n	800289e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800287c:	2312      	movs	r3, #18
 800287e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002882:	e00c      	b.n	800289e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002884:	2318      	movs	r3, #24
 8002886:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800288a:	e008      	b.n	800289e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800288c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002890:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002894:	e003      	b.n	800289e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002896:	2306      	movs	r3, #6
 8002898:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800289c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6818      	ldr	r0, [r3, #0]
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80028ac:	f7ff fa0e 	bl	8001ccc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fb3c 	bl	8001f32 <LL_ADC_REG_IsConversionOngoing>
 80028ba:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7ff fb48 	bl	8001f58 <LL_ADC_INJ_IsConversionOngoing>
 80028c8:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f040 81a4 	bne.w	8002c1e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f040 819f 	bne.w	8002c1e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6818      	ldr	r0, [r3, #0]
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	6819      	ldr	r1, [r3, #0]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	461a      	mov	r2, r3
 80028ee:	f7ff fa2c 	bl	8001d4a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	695a      	ldr	r2, [r3, #20]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	08db      	lsrs	r3, r3, #3
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	2b04      	cmp	r3, #4
 8002912:	d00a      	beq.n	800292a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6818      	ldr	r0, [r3, #0]
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	6919      	ldr	r1, [r3, #16]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002924:	f7ff f96a 	bl	8001bfc <LL_ADC_SetOffset>
 8002928:	e179      	b.n	8002c1e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2100      	movs	r1, #0
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff f987 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 8002936:	4603      	mov	r3, r0
 8002938:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800293c:	2b00      	cmp	r3, #0
 800293e:	d10a      	bne.n	8002956 <HAL_ADC_ConfigChannel+0x14e>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2100      	movs	r1, #0
 8002946:	4618      	mov	r0, r3
 8002948:	f7ff f97c 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 800294c:	4603      	mov	r3, r0
 800294e:	0e9b      	lsrs	r3, r3, #26
 8002950:	f003 021f 	and.w	r2, r3, #31
 8002954:	e01e      	b.n	8002994 <HAL_ADC_ConfigChannel+0x18c>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff f971 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 8002962:	4603      	mov	r3, r0
 8002964:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002968:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800296c:	fa93 f3a3 	rbit	r3, r3
 8002970:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002974:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002978:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800297c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002980:	2b00      	cmp	r3, #0
 8002982:	d101      	bne.n	8002988 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002984:	2320      	movs	r3, #32
 8002986:	e004      	b.n	8002992 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002988:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800298c:	fab3 f383 	clz	r3, r3
 8002990:	b2db      	uxtb	r3, r3
 8002992:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800299c:	2b00      	cmp	r3, #0
 800299e:	d105      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x1a4>
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	0e9b      	lsrs	r3, r3, #26
 80029a6:	f003 031f 	and.w	r3, r3, #31
 80029aa:	e018      	b.n	80029de <HAL_ADC_ConfigChannel+0x1d6>
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029b8:	fa93 f3a3 	rbit	r3, r3
 80029bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80029c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80029c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80029c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d101      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80029d0:	2320      	movs	r3, #32
 80029d2:	e004      	b.n	80029de <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80029d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80029d8:	fab3 f383 	clz	r3, r3
 80029dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029de:	429a      	cmp	r2, r3
 80029e0:	d106      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2200      	movs	r2, #0
 80029e8:	2100      	movs	r1, #0
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff f940 	bl	8001c70 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2101      	movs	r1, #1
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff f924 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 80029fc:	4603      	mov	r3, r0
 80029fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10a      	bne.n	8002a1c <HAL_ADC_ConfigChannel+0x214>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff f919 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 8002a12:	4603      	mov	r3, r0
 8002a14:	0e9b      	lsrs	r3, r3, #26
 8002a16:	f003 021f 	and.w	r2, r3, #31
 8002a1a:	e01e      	b.n	8002a5a <HAL_ADC_ConfigChannel+0x252>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2101      	movs	r1, #1
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7ff f90e 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a32:	fa93 f3a3 	rbit	r3, r3
 8002a36:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8002a3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8002a42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002a4a:	2320      	movs	r3, #32
 8002a4c:	e004      	b.n	8002a58 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002a4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a52:	fab3 f383 	clz	r3, r3
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d105      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x26a>
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	0e9b      	lsrs	r3, r3, #26
 8002a6c:	f003 031f 	and.w	r3, r3, #31
 8002a70:	e018      	b.n	8002aa4 <HAL_ADC_ConfigChannel+0x29c>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002a7e:	fa93 f3a3 	rbit	r3, r3
 8002a82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8002a86:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a8a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002a8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002a96:	2320      	movs	r3, #32
 8002a98:	e004      	b.n	8002aa4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002a9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a9e:	fab3 f383 	clz	r3, r3
 8002aa2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d106      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2200      	movs	r2, #0
 8002aae:	2101      	movs	r1, #1
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff f8dd 	bl	8001c70 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2102      	movs	r1, #2
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff f8c1 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10a      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x2da>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2102      	movs	r1, #2
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff f8b6 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	0e9b      	lsrs	r3, r3, #26
 8002adc:	f003 021f 	and.w	r2, r3, #31
 8002ae0:	e01e      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x318>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2102      	movs	r1, #2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff f8ab 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 8002aee:	4603      	mov	r3, r0
 8002af0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002af8:	fa93 f3a3 	rbit	r3, r3
 8002afc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8002b00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b04:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8002b08:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002b10:	2320      	movs	r3, #32
 8002b12:	e004      	b.n	8002b1e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002b14:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b18:	fab3 f383 	clz	r3, r3
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d105      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x330>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	0e9b      	lsrs	r3, r3, #26
 8002b32:	f003 031f 	and.w	r3, r3, #31
 8002b36:	e014      	b.n	8002b62 <HAL_ADC_ConfigChannel+0x35a>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b40:	fa93 f3a3 	rbit	r3, r3
 8002b44:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002b46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8002b4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002b54:	2320      	movs	r3, #32
 8002b56:	e004      	b.n	8002b62 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002b58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b5c:	fab3 f383 	clz	r3, r3
 8002b60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d106      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2102      	movs	r1, #2
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7ff f87e 	bl	8001c70 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2103      	movs	r1, #3
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff f862 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 8002b80:	4603      	mov	r3, r0
 8002b82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d10a      	bne.n	8002ba0 <HAL_ADC_ConfigChannel+0x398>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2103      	movs	r1, #3
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff f857 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 8002b96:	4603      	mov	r3, r0
 8002b98:	0e9b      	lsrs	r3, r3, #26
 8002b9a:	f003 021f 	and.w	r2, r3, #31
 8002b9e:	e017      	b.n	8002bd0 <HAL_ADC_ConfigChannel+0x3c8>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2103      	movs	r1, #3
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7ff f84c 	bl	8001c44 <LL_ADC_GetOffsetChannel>
 8002bac:	4603      	mov	r3, r0
 8002bae:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bb2:	fa93 f3a3 	rbit	r3, r3
 8002bb6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bba:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002bbc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002bc2:	2320      	movs	r3, #32
 8002bc4:	e003      	b.n	8002bce <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002bc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bc8:	fab3 f383 	clz	r3, r3
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d105      	bne.n	8002be8 <HAL_ADC_ConfigChannel+0x3e0>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	0e9b      	lsrs	r3, r3, #26
 8002be2:	f003 031f 	and.w	r3, r3, #31
 8002be6:	e011      	b.n	8002c0c <HAL_ADC_ConfigChannel+0x404>
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bf0:	fa93 f3a3 	rbit	r3, r3
 8002bf4:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8002bf6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bf8:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8002bfa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002c00:	2320      	movs	r3, #32
 8002c02:	e003      	b.n	8002c0c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002c04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c06:	fab3 f383 	clz	r3, r3
 8002c0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d106      	bne.n	8002c1e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2200      	movs	r2, #0
 8002c16:	2103      	movs	r1, #3
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff f829 	bl	8001c70 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff f95e 	bl	8001ee4 <LL_ADC_IsEnabled>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f040 8140 	bne.w	8002eb0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6818      	ldr	r0, [r3, #0]
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	6819      	ldr	r1, [r3, #0]
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	f7ff f8af 	bl	8001da0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	4a8f      	ldr	r2, [pc, #572]	; (8002e84 <HAL_ADC_ConfigChannel+0x67c>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	f040 8131 	bne.w	8002eb0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d10b      	bne.n	8002c76 <HAL_ADC_ConfigChannel+0x46e>
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	0e9b      	lsrs	r3, r3, #26
 8002c64:	3301      	adds	r3, #1
 8002c66:	f003 031f 	and.w	r3, r3, #31
 8002c6a:	2b09      	cmp	r3, #9
 8002c6c:	bf94      	ite	ls
 8002c6e:	2301      	movls	r3, #1
 8002c70:	2300      	movhi	r3, #0
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	e019      	b.n	8002caa <HAL_ADC_ConfigChannel+0x4a2>
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c7e:	fa93 f3a3 	rbit	r3, r3
 8002c82:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002c84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c86:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002c88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002c8e:	2320      	movs	r3, #32
 8002c90:	e003      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002c92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c94:	fab3 f383 	clz	r3, r3
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	f003 031f 	and.w	r3, r3, #31
 8002ca0:	2b09      	cmp	r3, #9
 8002ca2:	bf94      	ite	ls
 8002ca4:	2301      	movls	r3, #1
 8002ca6:	2300      	movhi	r3, #0
 8002ca8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d079      	beq.n	8002da2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d107      	bne.n	8002cca <HAL_ADC_ConfigChannel+0x4c2>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	0e9b      	lsrs	r3, r3, #26
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	069b      	lsls	r3, r3, #26
 8002cc4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cc8:	e015      	b.n	8002cf6 <HAL_ADC_ConfigChannel+0x4ee>
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cd2:	fa93 f3a3 	rbit	r3, r3
 8002cd6:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002cd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cda:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002cdc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002ce2:	2320      	movs	r3, #32
 8002ce4:	e003      	b.n	8002cee <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002ce6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ce8:	fab3 f383 	clz	r3, r3
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	3301      	adds	r3, #1
 8002cf0:	069b      	lsls	r3, r3, #26
 8002cf2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d109      	bne.n	8002d16 <HAL_ADC_ConfigChannel+0x50e>
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	0e9b      	lsrs	r3, r3, #26
 8002d08:	3301      	adds	r3, #1
 8002d0a:	f003 031f 	and.w	r3, r3, #31
 8002d0e:	2101      	movs	r1, #1
 8002d10:	fa01 f303 	lsl.w	r3, r1, r3
 8002d14:	e017      	b.n	8002d46 <HAL_ADC_ConfigChannel+0x53e>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d1e:	fa93 f3a3 	rbit	r3, r3
 8002d22:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002d24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d26:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002d2e:	2320      	movs	r3, #32
 8002d30:	e003      	b.n	8002d3a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002d32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d34:	fab3 f383 	clz	r3, r3
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	f003 031f 	and.w	r3, r3, #31
 8002d40:	2101      	movs	r1, #1
 8002d42:	fa01 f303 	lsl.w	r3, r1, r3
 8002d46:	ea42 0103 	orr.w	r1, r2, r3
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10a      	bne.n	8002d6c <HAL_ADC_ConfigChannel+0x564>
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	0e9b      	lsrs	r3, r3, #26
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	f003 021f 	and.w	r2, r3, #31
 8002d62:	4613      	mov	r3, r2
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	4413      	add	r3, r2
 8002d68:	051b      	lsls	r3, r3, #20
 8002d6a:	e018      	b.n	8002d9e <HAL_ADC_ConfigChannel+0x596>
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d74:	fa93 f3a3 	rbit	r3, r3
 8002d78:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002d84:	2320      	movs	r3, #32
 8002d86:	e003      	b.n	8002d90 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d8a:	fab3 f383 	clz	r3, r3
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	3301      	adds	r3, #1
 8002d92:	f003 021f 	and.w	r2, r3, #31
 8002d96:	4613      	mov	r3, r2
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	4413      	add	r3, r2
 8002d9c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d9e:	430b      	orrs	r3, r1
 8002da0:	e081      	b.n	8002ea6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d107      	bne.n	8002dbe <HAL_ADC_ConfigChannel+0x5b6>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	0e9b      	lsrs	r3, r3, #26
 8002db4:	3301      	adds	r3, #1
 8002db6:	069b      	lsls	r3, r3, #26
 8002db8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dbc:	e015      	b.n	8002dea <HAL_ADC_ConfigChannel+0x5e2>
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dc6:	fa93 f3a3 	rbit	r3, r3
 8002dca:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002dd6:	2320      	movs	r3, #32
 8002dd8:	e003      	b.n	8002de2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ddc:	fab3 f383 	clz	r3, r3
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	3301      	adds	r3, #1
 8002de4:	069b      	lsls	r3, r3, #26
 8002de6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d109      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0x602>
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	0e9b      	lsrs	r3, r3, #26
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	f003 031f 	and.w	r3, r3, #31
 8002e02:	2101      	movs	r1, #1
 8002e04:	fa01 f303 	lsl.w	r3, r1, r3
 8002e08:	e017      	b.n	8002e3a <HAL_ADC_ConfigChannel+0x632>
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	fa93 f3a3 	rbit	r3, r3
 8002e16:	61bb      	str	r3, [r7, #24]
  return result;
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002e1c:	6a3b      	ldr	r3, [r7, #32]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002e22:	2320      	movs	r3, #32
 8002e24:	e003      	b.n	8002e2e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002e26:	6a3b      	ldr	r3, [r7, #32]
 8002e28:	fab3 f383 	clz	r3, r3
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	3301      	adds	r3, #1
 8002e30:	f003 031f 	and.w	r3, r3, #31
 8002e34:	2101      	movs	r1, #1
 8002e36:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3a:	ea42 0103 	orr.w	r1, r2, r3
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10d      	bne.n	8002e66 <HAL_ADC_ConfigChannel+0x65e>
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	0e9b      	lsrs	r3, r3, #26
 8002e50:	3301      	adds	r3, #1
 8002e52:	f003 021f 	and.w	r2, r3, #31
 8002e56:	4613      	mov	r3, r2
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	4413      	add	r3, r2
 8002e5c:	3b1e      	subs	r3, #30
 8002e5e:	051b      	lsls	r3, r3, #20
 8002e60:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e64:	e01e      	b.n	8002ea4 <HAL_ADC_ConfigChannel+0x69c>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	fa93 f3a3 	rbit	r3, r3
 8002e72:	60fb      	str	r3, [r7, #12]
  return result;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d104      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002e7e:	2320      	movs	r3, #32
 8002e80:	e006      	b.n	8002e90 <HAL_ADC_ConfigChannel+0x688>
 8002e82:	bf00      	nop
 8002e84:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	fab3 f383 	clz	r3, r3
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	3301      	adds	r3, #1
 8002e92:	f003 021f 	and.w	r2, r3, #31
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	3b1e      	subs	r3, #30
 8002e9e:	051b      	lsls	r3, r3, #20
 8002ea0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ea4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002eaa:	4619      	mov	r1, r3
 8002eac:	f7fe ff4d 	bl	8001d4a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b44      	ldr	r3, [pc, #272]	; (8002fc8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d07a      	beq.n	8002fb2 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ebc:	4843      	ldr	r0, [pc, #268]	; (8002fcc <HAL_ADC_ConfigChannel+0x7c4>)
 8002ebe:	f7fe fe8f 	bl	8001be0 <LL_ADC_GetCommonPathInternalCh>
 8002ec2:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a41      	ldr	r2, [pc, #260]	; (8002fd0 <HAL_ADC_ConfigChannel+0x7c8>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d12c      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ed0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ed4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d126      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a3c      	ldr	r2, [pc, #240]	; (8002fd4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d004      	beq.n	8002ef0 <HAL_ADC_ConfigChannel+0x6e8>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a3b      	ldr	r2, [pc, #236]	; (8002fd8 <HAL_ADC_ConfigChannel+0x7d0>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d15d      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ef0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ef4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002ef8:	4619      	mov	r1, r3
 8002efa:	4834      	ldr	r0, [pc, #208]	; (8002fcc <HAL_ADC_ConfigChannel+0x7c4>)
 8002efc:	f7fe fe5d 	bl	8001bba <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f00:	4b36      	ldr	r3, [pc, #216]	; (8002fdc <HAL_ADC_ConfigChannel+0x7d4>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	099b      	lsrs	r3, r3, #6
 8002f06:	4a36      	ldr	r2, [pc, #216]	; (8002fe0 <HAL_ADC_ConfigChannel+0x7d8>)
 8002f08:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0c:	099b      	lsrs	r3, r3, #6
 8002f0e:	1c5a      	adds	r2, r3, #1
 8002f10:	4613      	mov	r3, r2
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	4413      	add	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f1a:	e002      	b.n	8002f22 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d1f9      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f28:	e040      	b.n	8002fac <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a2d      	ldr	r2, [pc, #180]	; (8002fe4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d118      	bne.n	8002f66 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d112      	bne.n	8002f66 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a23      	ldr	r2, [pc, #140]	; (8002fd4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d004      	beq.n	8002f54 <HAL_ADC_ConfigChannel+0x74c>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a22      	ldr	r2, [pc, #136]	; (8002fd8 <HAL_ADC_ConfigChannel+0x7d0>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d12d      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f54:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f58:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	481b      	ldr	r0, [pc, #108]	; (8002fcc <HAL_ADC_ConfigChannel+0x7c4>)
 8002f60:	f7fe fe2b 	bl	8001bba <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f64:	e024      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a1f      	ldr	r2, [pc, #124]	; (8002fe8 <HAL_ADC_ConfigChannel+0x7e0>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d120      	bne.n	8002fb2 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f70:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d11a      	bne.n	8002fb2 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a14      	ldr	r2, [pc, #80]	; (8002fd4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d115      	bne.n	8002fb2 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f86:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f8a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f8e:	4619      	mov	r1, r3
 8002f90:	480e      	ldr	r0, [pc, #56]	; (8002fcc <HAL_ADC_ConfigChannel+0x7c4>)
 8002f92:	f7fe fe12 	bl	8001bba <LL_ADC_SetCommonPathInternalCh>
 8002f96:	e00c      	b.n	8002fb2 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f9c:	f043 0220 	orr.w	r2, r3, #32
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002faa:	e002      	b.n	8002fb2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fac:	bf00      	nop
 8002fae:	e000      	b.n	8002fb2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fb0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fba:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	37d8      	adds	r7, #216	; 0xd8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	80080000 	.word	0x80080000
 8002fcc:	50040300 	.word	0x50040300
 8002fd0:	c7520000 	.word	0xc7520000
 8002fd4:	50040000 	.word	0x50040000
 8002fd8:	50040200 	.word	0x50040200
 8002fdc:	20000004 	.word	0x20000004
 8002fe0:	053e2d63 	.word	0x053e2d63
 8002fe4:	cb840000 	.word	0xcb840000
 8002fe8:	80000001 	.word	0x80000001

08002fec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fe ff71 	bl	8001ee4 <LL_ADC_IsEnabled>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d169      	bne.n	80030dc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689a      	ldr	r2, [r3, #8]
 800300e:	4b36      	ldr	r3, [pc, #216]	; (80030e8 <ADC_Enable+0xfc>)
 8003010:	4013      	ands	r3, r2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00d      	beq.n	8003032 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800301a:	f043 0210 	orr.w	r2, r3, #16
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003026:	f043 0201 	orr.w	r2, r3, #1
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e055      	b.n	80030de <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f7fe ff40 	bl	8001ebc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800303c:	482b      	ldr	r0, [pc, #172]	; (80030ec <ADC_Enable+0x100>)
 800303e:	f7fe fdcf 	bl	8001be0 <LL_ADC_GetCommonPathInternalCh>
 8003042:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003044:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003048:	2b00      	cmp	r3, #0
 800304a:	d013      	beq.n	8003074 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800304c:	4b28      	ldr	r3, [pc, #160]	; (80030f0 <ADC_Enable+0x104>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	099b      	lsrs	r3, r3, #6
 8003052:	4a28      	ldr	r2, [pc, #160]	; (80030f4 <ADC_Enable+0x108>)
 8003054:	fba2 2303 	umull	r2, r3, r2, r3
 8003058:	099b      	lsrs	r3, r3, #6
 800305a:	1c5a      	adds	r2, r3, #1
 800305c:	4613      	mov	r3, r2
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	4413      	add	r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003066:	e002      	b.n	800306e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	3b01      	subs	r3, #1
 800306c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1f9      	bne.n	8003068 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003074:	f7fe fd5e 	bl	8001b34 <HAL_GetTick>
 8003078:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800307a:	e028      	b.n	80030ce <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4618      	mov	r0, r3
 8003082:	f7fe ff2f 	bl	8001ee4 <LL_ADC_IsEnabled>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d104      	bne.n	8003096 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f7fe ff13 	bl	8001ebc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003096:	f7fe fd4d 	bl	8001b34 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d914      	bls.n	80030ce <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d00d      	beq.n	80030ce <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b6:	f043 0210 	orr.w	r2, r3, #16
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c2:	f043 0201 	orr.w	r2, r3, #1
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e007      	b.n	80030de <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0301 	and.w	r3, r3, #1
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d1cf      	bne.n	800307c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	8000003f 	.word	0x8000003f
 80030ec:	50040300 	.word	0x50040300
 80030f0:	20000004 	.word	0x20000004
 80030f4:	053e2d63 	.word	0x053e2d63

080030f8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003104:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800310e:	2b00      	cmp	r3, #0
 8003110:	d14b      	bne.n	80031aa <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003116:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0308 	and.w	r3, r3, #8
 8003128:	2b00      	cmp	r3, #0
 800312a:	d021      	beq.n	8003170 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4618      	mov	r0, r3
 8003132:	f7fe fdb8 	bl	8001ca6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d032      	beq.n	80031a2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d12b      	bne.n	80031a2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800315a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d11f      	bne.n	80031a2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003166:	f043 0201 	orr.w	r2, r3, #1
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	655a      	str	r2, [r3, #84]	; 0x54
 800316e:	e018      	b.n	80031a2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d111      	bne.n	80031a2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003182:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800318e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d105      	bne.n	80031a2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319a:	f043 0201 	orr.w	r2, r3, #1
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f7fe f84e 	bl	8001244 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031a8:	e00e      	b.n	80031c8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ae:	f003 0310 	and.w	r3, r3, #16
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d003      	beq.n	80031be <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	f7ff fb1c 	bl	80027f4 <HAL_ADC_ErrorCallback>
}
 80031bc:	e004      	b.n	80031c8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	4798      	blx	r3
}
 80031c8:	bf00      	nop
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031dc:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f7ff faf4 	bl	80027cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031e4:	bf00      	nop
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320a:	f043 0204 	orr.w	r2, r3, #4
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f7ff faee 	bl	80027f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003218:	bf00      	nop
 800321a:	3710      	adds	r7, #16
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003294:	4b0c      	ldr	r3, [pc, #48]	; (80032c8 <__NVIC_SetPriorityGrouping+0x44>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032a0:	4013      	ands	r3, r2
 80032a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032b6:	4a04      	ldr	r2, [pc, #16]	; (80032c8 <__NVIC_SetPriorityGrouping+0x44>)
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	60d3      	str	r3, [r2, #12]
}
 80032bc:	bf00      	nop
 80032be:	3714      	adds	r7, #20
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	e000ed00 	.word	0xe000ed00

080032cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032d0:	4b04      	ldr	r3, [pc, #16]	; (80032e4 <__NVIC_GetPriorityGrouping+0x18>)
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	0a1b      	lsrs	r3, r3, #8
 80032d6:	f003 0307 	and.w	r3, r3, #7
}
 80032da:	4618      	mov	r0, r3
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	e000ed00 	.word	0xe000ed00

080032e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	4603      	mov	r3, r0
 80032f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	db0b      	blt.n	8003312 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032fa:	79fb      	ldrb	r3, [r7, #7]
 80032fc:	f003 021f 	and.w	r2, r3, #31
 8003300:	4907      	ldr	r1, [pc, #28]	; (8003320 <__NVIC_EnableIRQ+0x38>)
 8003302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003306:	095b      	lsrs	r3, r3, #5
 8003308:	2001      	movs	r0, #1
 800330a:	fa00 f202 	lsl.w	r2, r0, r2
 800330e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	e000e100 	.word	0xe000e100

08003324 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	6039      	str	r1, [r7, #0]
 800332e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003334:	2b00      	cmp	r3, #0
 8003336:	db0a      	blt.n	800334e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	b2da      	uxtb	r2, r3
 800333c:	490c      	ldr	r1, [pc, #48]	; (8003370 <__NVIC_SetPriority+0x4c>)
 800333e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003342:	0112      	lsls	r2, r2, #4
 8003344:	b2d2      	uxtb	r2, r2
 8003346:	440b      	add	r3, r1
 8003348:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800334c:	e00a      	b.n	8003364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	b2da      	uxtb	r2, r3
 8003352:	4908      	ldr	r1, [pc, #32]	; (8003374 <__NVIC_SetPriority+0x50>)
 8003354:	79fb      	ldrb	r3, [r7, #7]
 8003356:	f003 030f 	and.w	r3, r3, #15
 800335a:	3b04      	subs	r3, #4
 800335c:	0112      	lsls	r2, r2, #4
 800335e:	b2d2      	uxtb	r2, r2
 8003360:	440b      	add	r3, r1
 8003362:	761a      	strb	r2, [r3, #24]
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	e000e100 	.word	0xe000e100
 8003374:	e000ed00 	.word	0xe000ed00

08003378 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003378:	b480      	push	{r7}
 800337a:	b089      	sub	sp, #36	; 0x24
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	f1c3 0307 	rsb	r3, r3, #7
 8003392:	2b04      	cmp	r3, #4
 8003394:	bf28      	it	cs
 8003396:	2304      	movcs	r3, #4
 8003398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	3304      	adds	r3, #4
 800339e:	2b06      	cmp	r3, #6
 80033a0:	d902      	bls.n	80033a8 <NVIC_EncodePriority+0x30>
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3b03      	subs	r3, #3
 80033a6:	e000      	b.n	80033aa <NVIC_EncodePriority+0x32>
 80033a8:	2300      	movs	r3, #0
 80033aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033ac:	f04f 32ff 	mov.w	r2, #4294967295
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	43da      	mvns	r2, r3
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	401a      	ands	r2, r3
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033c0:	f04f 31ff 	mov.w	r1, #4294967295
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ca:	43d9      	mvns	r1, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d0:	4313      	orrs	r3, r2
         );
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3724      	adds	r7, #36	; 0x24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
	...

080033e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3b01      	subs	r3, #1
 80033ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033f0:	d301      	bcc.n	80033f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033f2:	2301      	movs	r3, #1
 80033f4:	e00f      	b.n	8003416 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033f6:	4a0a      	ldr	r2, [pc, #40]	; (8003420 <SysTick_Config+0x40>)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3b01      	subs	r3, #1
 80033fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033fe:	210f      	movs	r1, #15
 8003400:	f04f 30ff 	mov.w	r0, #4294967295
 8003404:	f7ff ff8e 	bl	8003324 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003408:	4b05      	ldr	r3, [pc, #20]	; (8003420 <SysTick_Config+0x40>)
 800340a:	2200      	movs	r2, #0
 800340c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800340e:	4b04      	ldr	r3, [pc, #16]	; (8003420 <SysTick_Config+0x40>)
 8003410:	2207      	movs	r2, #7
 8003412:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	e000e010 	.word	0xe000e010

08003424 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f7ff ff29 	bl	8003284 <__NVIC_SetPriorityGrouping>
}
 8003432:	bf00      	nop
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b086      	sub	sp, #24
 800343e:	af00      	add	r7, sp, #0
 8003440:	4603      	mov	r3, r0
 8003442:	60b9      	str	r1, [r7, #8]
 8003444:	607a      	str	r2, [r7, #4]
 8003446:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003448:	2300      	movs	r3, #0
 800344a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800344c:	f7ff ff3e 	bl	80032cc <__NVIC_GetPriorityGrouping>
 8003450:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	68b9      	ldr	r1, [r7, #8]
 8003456:	6978      	ldr	r0, [r7, #20]
 8003458:	f7ff ff8e 	bl	8003378 <NVIC_EncodePriority>
 800345c:	4602      	mov	r2, r0
 800345e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003462:	4611      	mov	r1, r2
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff ff5d 	bl	8003324 <__NVIC_SetPriority>
}
 800346a:	bf00      	nop
 800346c:	3718      	adds	r7, #24
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b082      	sub	sp, #8
 8003476:	af00      	add	r7, sp, #0
 8003478:	4603      	mov	r3, r0
 800347a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800347c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff ff31 	bl	80032e8 <__NVIC_EnableIRQ>
}
 8003486:	bf00      	nop
 8003488:	3708      	adds	r7, #8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b082      	sub	sp, #8
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f7ff ffa2 	bl	80033e0 <SysTick_Config>
 800349c:	4603      	mov	r3, r0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
	...

080034a8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e034      	b.n	8003524 <HAL_DAC_Init+0x7c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	791b      	ldrb	r3, [r3, #4]
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d125      	bne.n	8003510 <HAL_DAC_Init+0x68>
  {
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the DAC Callback settings */
    hdac->ConvCpltCallbackCh1           = HAL_DAC_ConvCpltCallbackCh1;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a19      	ldr	r2, [pc, #100]	; (800352c <HAL_DAC_Init+0x84>)
 80034c8:	615a      	str	r2, [r3, #20]
    hdac->ConvHalfCpltCallbackCh1       = HAL_DAC_ConvHalfCpltCallbackCh1;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a18      	ldr	r2, [pc, #96]	; (8003530 <HAL_DAC_Init+0x88>)
 80034ce:	619a      	str	r2, [r3, #24]
    hdac->ErrorCallbackCh1              = HAL_DAC_ErrorCallbackCh1;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a18      	ldr	r2, [pc, #96]	; (8003534 <HAL_DAC_Init+0x8c>)
 80034d4:	61da      	str	r2, [r3, #28]
    hdac->DMAUnderrunCallbackCh1        = HAL_DAC_DMAUnderrunCallbackCh1;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a17      	ldr	r2, [pc, #92]	; (8003538 <HAL_DAC_Init+0x90>)
 80034da:	621a      	str	r2, [r3, #32]

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)   
    hdac->ConvCpltCallbackCh2           = HAL_DACEx_ConvCpltCallbackCh2;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a17      	ldr	r2, [pc, #92]	; (800353c <HAL_DAC_Init+0x94>)
 80034e0:	625a      	str	r2, [r3, #36]	; 0x24
    hdac->ConvHalfCpltCallbackCh2       = HAL_DACEx_ConvHalfCpltCallbackCh2;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a16      	ldr	r2, [pc, #88]	; (8003540 <HAL_DAC_Init+0x98>)
 80034e6:	629a      	str	r2, [r3, #40]	; 0x28
    hdac->ErrorCallbackCh2              = HAL_DACEx_ErrorCallbackCh2;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a16      	ldr	r2, [pc, #88]	; (8003544 <HAL_DAC_Init+0x9c>)
 80034ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hdac->DMAUnderrunCallbackCh2        = HAL_DACEx_DMAUnderrunCallbackCh2;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a15      	ldr	r2, [pc, #84]	; (8003548 <HAL_DAC_Init+0xa0>)
 80034f2:	631a      	str	r2, [r3, #48]	; 0x30
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
    
    if (hdac->MspInitCallback == NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d102      	bne.n	8003502 <HAL_DAC_Init+0x5a>
    {
      hdac->MspInitCallback             = HAL_DAC_MspInit;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a13      	ldr	r2, [pc, #76]	; (800354c <HAL_DAC_Init+0xa4>)
 8003500:	635a      	str	r2, [r3, #52]	; 0x34
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	715a      	strb	r2, [r3, #5]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	4798      	blx	r3
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2202      	movs	r2, #2
 8003514:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	3708      	adds	r7, #8
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	080010e1 	.word	0x080010e1
 8003530:	0800382b 	.word	0x0800382b
 8003534:	0800383f 	.word	0x0800383f
 8003538:	08003853 	.word	0x08003853
 800353c:	08003b27 	.word	0x08003b27
 8003540:	08003b3b 	.word	0x08003b3b
 8003544:	08003b4f 	.word	0x08003b4f
 8003548:	08003b63 	.word	0x08003b63
 800354c:	08001485 	.word	0x08001485

08003550 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b086      	sub	sp, #24
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
 800355c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800355e:	2300      	movs	r3, #0
 8003560:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	795b      	ldrb	r3, [r3, #5]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d101      	bne.n	800356e <HAL_DAC_Start_DMA+0x1e>
 800356a:	2302      	movs	r3, #2
 800356c:	e0ab      	b.n	80036c6 <HAL_DAC_Start_DMA+0x176>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2201      	movs	r2, #1
 8003572:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2202      	movs	r2, #2
 8003578:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d12f      	bne.n	80035e0 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	4a52      	ldr	r2, [pc, #328]	; (80036d0 <HAL_DAC_Start_DMA+0x180>)
 8003586:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	4a51      	ldr	r2, [pc, #324]	; (80036d4 <HAL_DAC_Start_DMA+0x184>)
 800358e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	4a50      	ldr	r2, [pc, #320]	; (80036d8 <HAL_DAC_Start_DMA+0x188>)
 8003596:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80035a6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80035a8:	6a3b      	ldr	r3, [r7, #32]
 80035aa:	2b08      	cmp	r3, #8
 80035ac:	d013      	beq.n	80035d6 <HAL_DAC_Start_DMA+0x86>
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	2b08      	cmp	r3, #8
 80035b2:	d845      	bhi.n	8003640 <HAL_DAC_Start_DMA+0xf0>
 80035b4:	6a3b      	ldr	r3, [r7, #32]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_DAC_Start_DMA+0x72>
 80035ba:	6a3b      	ldr	r3, [r7, #32]
 80035bc:	2b04      	cmp	r3, #4
 80035be:	d005      	beq.n	80035cc <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80035c0:	e03e      	b.n	8003640 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	3308      	adds	r3, #8
 80035c8:	613b      	str	r3, [r7, #16]
        break;
 80035ca:	e03c      	b.n	8003646 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	330c      	adds	r3, #12
 80035d2:	613b      	str	r3, [r7, #16]
        break;
 80035d4:	e037      	b.n	8003646 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	3310      	adds	r3, #16
 80035dc:	613b      	str	r3, [r7, #16]
        break;
 80035de:	e032      	b.n	8003646 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	4a3d      	ldr	r2, [pc, #244]	; (80036dc <HAL_DAC_Start_DMA+0x18c>)
 80035e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	4a3c      	ldr	r2, [pc, #240]	; (80036e0 <HAL_DAC_Start_DMA+0x190>)
 80035ee:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	4a3b      	ldr	r2, [pc, #236]	; (80036e4 <HAL_DAC_Start_DMA+0x194>)
 80035f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003606:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003608:	6a3b      	ldr	r3, [r7, #32]
 800360a:	2b08      	cmp	r3, #8
 800360c:	d013      	beq.n	8003636 <HAL_DAC_Start_DMA+0xe6>
 800360e:	6a3b      	ldr	r3, [r7, #32]
 8003610:	2b08      	cmp	r3, #8
 8003612:	d817      	bhi.n	8003644 <HAL_DAC_Start_DMA+0xf4>
 8003614:	6a3b      	ldr	r3, [r7, #32]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d003      	beq.n	8003622 <HAL_DAC_Start_DMA+0xd2>
 800361a:	6a3b      	ldr	r3, [r7, #32]
 800361c:	2b04      	cmp	r3, #4
 800361e:	d005      	beq.n	800362c <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003620:	e010      	b.n	8003644 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	3314      	adds	r3, #20
 8003628:	613b      	str	r3, [r7, #16]
        break;
 800362a:	e00c      	b.n	8003646 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	3318      	adds	r3, #24
 8003632:	613b      	str	r3, [r7, #16]
        break;
 8003634:	e007      	b.n	8003646 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	331c      	adds	r3, #28
 800363c:	613b      	str	r3, [r7, #16]
        break;
 800363e:	e002      	b.n	8003646 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003640:	bf00      	nop
 8003642:	e000      	b.n	8003646 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003644:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d111      	bne.n	8003670 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800365a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6898      	ldr	r0, [r3, #8]
 8003660:	6879      	ldr	r1, [r7, #4]
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	f000 fb77 	bl	8003d58 <HAL_DMA_Start_IT>
 800366a:	4603      	mov	r3, r0
 800366c:	75fb      	strb	r3, [r7, #23]
 800366e:	e010      	b.n	8003692 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800367e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	68d8      	ldr	r0, [r3, #12]
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	f000 fb65 	bl	8003d58 <HAL_DMA_Start_IT>
 800368e:	4603      	mov	r3, r0
 8003690:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003698:	7dfb      	ldrb	r3, [r7, #23]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10c      	bne.n	80036b8 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6819      	ldr	r1, [r3, #0]
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	f003 0310 	and.w	r3, r3, #16
 80036aa:	2201      	movs	r2, #1
 80036ac:	409a      	lsls	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	601a      	str	r2, [r3, #0]
 80036b6:	e005      	b.n	80036c4 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	f043 0204 	orr.w	r2, r3, #4
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80036c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	08003ab5 	.word	0x08003ab5
 80036d4:	08003ad9 	.word	0x08003ad9
 80036d8:	08003af7 	.word	0x08003af7
 80036dc:	08003b77 	.word	0x08003b77
 80036e0:	08003b9b 	.word	0x08003b9b
 80036e4:	08003bb9 	.word	0x08003bb9

080036e8 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6819      	ldr	r1, [r3, #0]
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	f003 0310 	and.w	r3, r3, #16
 80036fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003702:	fa02 f303 	lsl.w	r3, r2, r3
 8003706:	43da      	mvns	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	400a      	ands	r2, r1
 800370e:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6819      	ldr	r1, [r3, #0]
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	f003 0310 	and.w	r3, r3, #16
 800371c:	2201      	movs	r2, #1
 800371e:	fa02 f303 	lsl.w	r3, r2, r3
 8003722:	43da      	mvns	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	400a      	ands	r2, r1
 800372a:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10d      	bne.n	800374e <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	4618      	mov	r0, r3
 8003738:	f000 fb6e 	bl	8003e18 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	e00c      	b.n	8003768 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	4618      	mov	r0, r3
 8003754:	f000 fb60 	bl	8003e18 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003766:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b082      	sub	sp, #8
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003784:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003788:	d121      	bne.n	80037ce <HAL_DAC_IRQHandler+0x5c>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003790:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003794:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003798:	d119      	bne.n	80037ce <HAL_DAC_IRQHandler+0x5c>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2204      	movs	r2, #4
 800379e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	691b      	ldr	r3, [r3, #16]
 80037a4:	f043 0201 	orr.w	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80037b4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80037c4:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	4798      	blx	r3
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037dc:	d121      	bne.n	8003822 <HAL_DAC_IRQHandler+0xb0>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037ec:	d119      	bne.n	8003822 <HAL_DAC_IRQHandler+0xb0>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2204      	movs	r2, #4
 80037f2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	f043 0202 	orr.w	r2, r3, #2
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003808:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003818:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	4798      	blx	r3
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8003822:	bf00      	nop
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800382a:	b480      	push	{r7}
 800382c:	b083      	sub	sp, #12
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr

0800383e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800383e:	b480      	push	{r7}
 8003840:	b083      	sub	sp, #12
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr

08003852 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003852:	b480      	push	{r7}
 8003854:	b083      	sub	sp, #12
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800385a:	bf00      	nop
 800385c:	370c      	adds	r7, #12
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b088      	sub	sp, #32
 800386a:	af00      	add	r7, sp, #0
 800386c:	60f8      	str	r0, [r7, #12]
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003872:	2300      	movs	r3, #0
 8003874:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	795b      	ldrb	r3, [r3, #5]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d101      	bne.n	8003882 <HAL_DAC_ConfigChannel+0x1c>
 800387e:	2302      	movs	r3, #2
 8003880:	e114      	b.n	8003aac <HAL_DAC_ConfigChannel+0x246>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2201      	movs	r2, #1
 8003886:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2202      	movs	r2, #2
 800388c:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2b04      	cmp	r3, #4
 8003894:	f040 8081 	bne.w	800399a <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003898:	f7fe f94c 	bl	8001b34 <HAL_GetTick>
 800389c:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d140      	bne.n	8003926 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80038a4:	e018      	b.n	80038d8 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80038a6:	f7fe f945 	bl	8001b34 <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d911      	bls.n	80038d8 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00a      	beq.n	80038d8 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	f043 0208 	orr.w	r2, r3, #8
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2203      	movs	r2, #3
 80038d2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e0e9      	b.n	8003aac <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1df      	bne.n	80038a6 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80038e6:	2001      	movs	r0, #1
 80038e8:	f7fe f930 	bl	8001b4c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	68ba      	ldr	r2, [r7, #8]
 80038f2:	6992      	ldr	r2, [r2, #24]
 80038f4:	641a      	str	r2, [r3, #64]	; 0x40
 80038f6:	e023      	b.n	8003940 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80038f8:	f7fe f91c 	bl	8001b34 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b01      	cmp	r3, #1
 8003904:	d90f      	bls.n	8003926 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800390c:	2b00      	cmp	r3, #0
 800390e:	da0a      	bge.n	8003926 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	f043 0208 	orr.w	r2, r3, #8
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2203      	movs	r2, #3
 8003920:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e0c2      	b.n	8003aac <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800392c:	2b00      	cmp	r3, #0
 800392e:	dbe3      	blt.n	80038f8 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003930:	2001      	movs	r0, #1
 8003932:	f7fe f90b 	bl	8001b4c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	68ba      	ldr	r2, [r7, #8]
 800393c:	6992      	ldr	r2, [r2, #24]
 800393e:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f003 0310 	and.w	r3, r3, #16
 800394c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003950:	fa01 f303 	lsl.w	r3, r1, r3
 8003954:	43db      	mvns	r3, r3
 8003956:	ea02 0103 	and.w	r1, r2, r3
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	69da      	ldr	r2, [r3, #28]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f003 0310 	and.w	r3, r3, #16
 8003964:	409a      	lsls	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	430a      	orrs	r2, r1
 800396c:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f003 0310 	and.w	r3, r3, #16
 800397a:	21ff      	movs	r1, #255	; 0xff
 800397c:	fa01 f303 	lsl.w	r3, r1, r3
 8003980:	43db      	mvns	r3, r3
 8003982:	ea02 0103 	and.w	r1, r2, r3
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	6a1a      	ldr	r2, [r3, #32]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f003 0310 	and.w	r3, r3, #16
 8003990:	409a      	lsls	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	430a      	orrs	r2, r1
 8003998:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	691b      	ldr	r3, [r3, #16]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d11d      	bne.n	80039de <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a8:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f003 0310 	and.w	r3, r3, #16
 80039b0:	221f      	movs	r2, #31
 80039b2:	fa02 f303 	lsl.w	r3, r2, r3
 80039b6:	43db      	mvns	r3, r3
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	4013      	ands	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f003 0310 	and.w	r3, r3, #16
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039e4:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f003 0310 	and.w	r3, r3, #16
 80039ec:	2207      	movs	r2, #7
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	43db      	mvns	r3, r3
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	4013      	ands	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	431a      	orrs	r2, r3
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f003 0310 	and.w	r3, r3, #16
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6819      	ldr	r1, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f003 0310 	and.w	r3, r3, #16
 8003a32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	43da      	mvns	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	400a      	ands	r2, r1
 8003a42:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f003 0310 	and.w	r3, r3, #16
 8003a52:	f640 72fc 	movw	r2, #4092	; 0xffc
 8003a56:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5a:	43db      	mvns	r3, r3
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f003 0310 	and.w	r3, r3, #16
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	69ba      	ldr	r2, [r7, #24]
 8003a80:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6819      	ldr	r1, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f003 0310 	and.w	r3, r3, #16
 8003a8e:	22c0      	movs	r2, #192	; 0xc0
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	43da      	mvns	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	400a      	ands	r2, r1
 8003a9c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3720      	adds	r7, #32
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	4798      	blx	r3
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2201      	movs	r2, #1
 8003ace:	711a      	strb	r2, [r3, #4]
}
 8003ad0:	bf00      	nop
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae4:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	4798      	blx	r3
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003aee:	bf00      	nop
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b084      	sub	sp, #16
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b02:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	f043 0204 	orr.w	r2, r3, #4
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	69db      	ldr	r3, [r3, #28]
 8003b14:	68f8      	ldr	r0, [r7, #12]
 8003b16:	4798      	blx	r3
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	711a      	strb	r2, [r3, #4]
}
 8003b1e:	bf00      	nop
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003b2e:	bf00      	nop
 8003b30:	370c      	adds	r7, #12
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr

08003b3a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003b3a:	b480      	push	{r7}
 8003b3c:	b083      	sub	sp, #12
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b083      	sub	sp, #12
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003b62:	b480      	push	{r7}
 8003b64:	b083      	sub	sp, #12
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003b6a:	bf00      	nop
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b084      	sub	sp, #16
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b82:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	4798      	blx	r3
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	711a      	strb	r2, [r3, #4]
}
 8003b92:	bf00      	nop
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b084      	sub	sp, #16
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	4798      	blx	r3
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003bb0:	bf00      	nop
 8003bb2:	3710      	adds	r7, #16
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc4:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	f043 0204 	orr.w	r2, r3, #4
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	4798      	blx	r3
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	711a      	strb	r2, [r3, #4]
}
 8003be0:	bf00      	nop
 8003be2:	3710      	adds	r7, #16
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e098      	b.n	8003d2c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	4b4d      	ldr	r3, [pc, #308]	; (8003d38 <HAL_DMA_Init+0x150>)
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d80f      	bhi.n	8003c26 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	4b4b      	ldr	r3, [pc, #300]	; (8003d3c <HAL_DMA_Init+0x154>)
 8003c0e:	4413      	add	r3, r2
 8003c10:	4a4b      	ldr	r2, [pc, #300]	; (8003d40 <HAL_DMA_Init+0x158>)
 8003c12:	fba2 2303 	umull	r2, r3, r2, r3
 8003c16:	091b      	lsrs	r3, r3, #4
 8003c18:	009a      	lsls	r2, r3, #2
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a48      	ldr	r2, [pc, #288]	; (8003d44 <HAL_DMA_Init+0x15c>)
 8003c22:	641a      	str	r2, [r3, #64]	; 0x40
 8003c24:	e00e      	b.n	8003c44 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	4b46      	ldr	r3, [pc, #280]	; (8003d48 <HAL_DMA_Init+0x160>)
 8003c2e:	4413      	add	r3, r2
 8003c30:	4a43      	ldr	r2, [pc, #268]	; (8003d40 <HAL_DMA_Init+0x158>)
 8003c32:	fba2 2303 	umull	r2, r3, r2, r3
 8003c36:	091b      	lsrs	r3, r3, #4
 8003c38:	009a      	lsls	r2, r3, #2
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a42      	ldr	r2, [pc, #264]	; (8003d4c <HAL_DMA_Init+0x164>)
 8003c42:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c5e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003c68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c9e:	d039      	beq.n	8003d14 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca4:	4a27      	ldr	r2, [pc, #156]	; (8003d44 <HAL_DMA_Init+0x15c>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d11a      	bne.n	8003ce0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003caa:	4b29      	ldr	r3, [pc, #164]	; (8003d50 <HAL_DMA_Init+0x168>)
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cb2:	f003 031c 	and.w	r3, r3, #28
 8003cb6:	210f      	movs	r1, #15
 8003cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	4924      	ldr	r1, [pc, #144]	; (8003d50 <HAL_DMA_Init+0x168>)
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003cc4:	4b22      	ldr	r3, [pc, #136]	; (8003d50 <HAL_DMA_Init+0x168>)
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6859      	ldr	r1, [r3, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd0:	f003 031c 	and.w	r3, r3, #28
 8003cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd8:	491d      	ldr	r1, [pc, #116]	; (8003d50 <HAL_DMA_Init+0x168>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	600b      	str	r3, [r1, #0]
 8003cde:	e019      	b.n	8003d14 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003ce0:	4b1c      	ldr	r3, [pc, #112]	; (8003d54 <HAL_DMA_Init+0x16c>)
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce8:	f003 031c 	and.w	r3, r3, #28
 8003cec:	210f      	movs	r1, #15
 8003cee:	fa01 f303 	lsl.w	r3, r1, r3
 8003cf2:	43db      	mvns	r3, r3
 8003cf4:	4917      	ldr	r1, [pc, #92]	; (8003d54 <HAL_DMA_Init+0x16c>)
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003cfa:	4b16      	ldr	r3, [pc, #88]	; (8003d54 <HAL_DMA_Init+0x16c>)
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6859      	ldr	r1, [r3, #4]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d06:	f003 031c 	and.w	r3, r3, #28
 8003d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d0e:	4911      	ldr	r1, [pc, #68]	; (8003d54 <HAL_DMA_Init+0x16c>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003d2a:	2300      	movs	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	40020407 	.word	0x40020407
 8003d3c:	bffdfff8 	.word	0xbffdfff8
 8003d40:	cccccccd 	.word	0xcccccccd
 8003d44:	40020000 	.word	0x40020000
 8003d48:	bffdfbf8 	.word	0xbffdfbf8
 8003d4c:	40020400 	.word	0x40020400
 8003d50:	400200a8 	.word	0x400200a8
 8003d54:	400204a8 	.word	0x400204a8

08003d58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
 8003d64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d66:	2300      	movs	r3, #0
 8003d68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d101      	bne.n	8003d78 <HAL_DMA_Start_IT+0x20>
 8003d74:	2302      	movs	r3, #2
 8003d76:	e04b      	b.n	8003e10 <HAL_DMA_Start_IT+0xb8>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d13a      	bne.n	8003e02 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0201 	bic.w	r2, r2, #1
 8003da8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	68b9      	ldr	r1, [r7, #8]
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 f91e 	bl	8003ff2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d008      	beq.n	8003dd0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f042 020e 	orr.w	r2, r2, #14
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	e00f      	b.n	8003df0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f022 0204 	bic.w	r2, r2, #4
 8003dde:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f042 020a 	orr.w	r2, r2, #10
 8003dee:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f042 0201 	orr.w	r2, r2, #1
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	e005      	b.n	8003e0e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003e0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3718      	adds	r7, #24
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e20:	2300      	movs	r3, #0
 8003e22:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d008      	beq.n	8003e42 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2204      	movs	r2, #4
 8003e34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e022      	b.n	8003e88 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 020e 	bic.w	r2, r2, #14
 8003e50:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f022 0201 	bic.w	r2, r2, #1
 8003e60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e66:	f003 021c 	and.w	r2, r3, #28
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6e:	2101      	movs	r1, #1
 8003e70:	fa01 f202 	lsl.w	r2, r1, r2
 8003e74:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003e86:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3714      	adds	r7, #20
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eb0:	f003 031c 	and.w	r3, r3, #28
 8003eb4:	2204      	movs	r2, #4
 8003eb6:	409a      	lsls	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d026      	beq.n	8003f0e <HAL_DMA_IRQHandler+0x7a>
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d021      	beq.n	8003f0e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0320 	and.w	r3, r3, #32
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d107      	bne.n	8003ee8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f022 0204 	bic.w	r2, r2, #4
 8003ee6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eec:	f003 021c 	and.w	r2, r3, #28
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef4:	2104      	movs	r1, #4
 8003ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8003efa:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d071      	beq.n	8003fe8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003f0c:	e06c      	b.n	8003fe8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f12:	f003 031c 	and.w	r3, r3, #28
 8003f16:	2202      	movs	r2, #2
 8003f18:	409a      	lsls	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d02e      	beq.n	8003f80 <HAL_DMA_IRQHandler+0xec>
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d029      	beq.n	8003f80 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0320 	and.w	r3, r3, #32
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d10b      	bne.n	8003f52 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 020a 	bic.w	r2, r2, #10
 8003f48:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f56:	f003 021c 	and.w	r2, r3, #28
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	2102      	movs	r1, #2
 8003f60:	fa01 f202 	lsl.w	r2, r1, r2
 8003f64:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d038      	beq.n	8003fe8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003f7e:	e033      	b.n	8003fe8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f84:	f003 031c 	and.w	r3, r3, #28
 8003f88:	2208      	movs	r2, #8
 8003f8a:	409a      	lsls	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	4013      	ands	r3, r2
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d02a      	beq.n	8003fea <HAL_DMA_IRQHandler+0x156>
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	f003 0308 	and.w	r3, r3, #8
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d025      	beq.n	8003fea <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 020e 	bic.w	r2, r2, #14
 8003fac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb2:	f003 021c 	and.w	r2, r3, #28
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	2101      	movs	r1, #1
 8003fbc:	fa01 f202 	lsl.w	r2, r1, r2
 8003fc0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d004      	beq.n	8003fea <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
}
 8003fec:	3710      	adds	r7, #16
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	b085      	sub	sp, #20
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	60f8      	str	r0, [r7, #12]
 8003ffa:	60b9      	str	r1, [r7, #8]
 8003ffc:	607a      	str	r2, [r7, #4]
 8003ffe:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004004:	f003 021c 	and.w	r2, r3, #28
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400c:	2101      	movs	r1, #1
 800400e:	fa01 f202 	lsl.w	r2, r1, r2
 8004012:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	2b10      	cmp	r3, #16
 8004022:	d108      	bne.n	8004036 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68ba      	ldr	r2, [r7, #8]
 8004032:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004034:	e007      	b.n	8004046 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68ba      	ldr	r2, [r7, #8]
 800403c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	60da      	str	r2, [r3, #12]
}
 8004046:	bf00      	nop
 8004048:	3714      	adds	r7, #20
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
	...

08004054 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004054:	b480      	push	{r7}
 8004056:	b087      	sub	sp, #28
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800405e:	2300      	movs	r3, #0
 8004060:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004062:	e17f      	b.n	8004364 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	2101      	movs	r1, #1
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	fa01 f303 	lsl.w	r3, r1, r3
 8004070:	4013      	ands	r3, r2
 8004072:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2b00      	cmp	r3, #0
 8004078:	f000 8171 	beq.w	800435e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f003 0303 	and.w	r3, r3, #3
 8004084:	2b01      	cmp	r3, #1
 8004086:	d005      	beq.n	8004094 <HAL_GPIO_Init+0x40>
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f003 0303 	and.w	r3, r3, #3
 8004090:	2b02      	cmp	r3, #2
 8004092:	d130      	bne.n	80040f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	005b      	lsls	r3, r3, #1
 800409e:	2203      	movs	r2, #3
 80040a0:	fa02 f303 	lsl.w	r3, r2, r3
 80040a4:	43db      	mvns	r3, r3
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	4013      	ands	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	68da      	ldr	r2, [r3, #12]
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	005b      	lsls	r3, r3, #1
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80040ca:	2201      	movs	r2, #1
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	fa02 f303 	lsl.w	r3, r2, r3
 80040d2:	43db      	mvns	r3, r3
 80040d4:	693a      	ldr	r2, [r7, #16]
 80040d6:	4013      	ands	r3, r2
 80040d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	091b      	lsrs	r3, r3, #4
 80040e0:	f003 0201 	and.w	r2, r3, #1
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f003 0303 	and.w	r3, r3, #3
 80040fe:	2b03      	cmp	r3, #3
 8004100:	d118      	bne.n	8004134 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004106:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004108:	2201      	movs	r2, #1
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	fa02 f303 	lsl.w	r3, r2, r3
 8004110:	43db      	mvns	r3, r3
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	4013      	ands	r3, r2
 8004116:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	08db      	lsrs	r3, r3, #3
 800411e:	f003 0201 	and.w	r2, r3, #1
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	fa02 f303 	lsl.w	r3, r2, r3
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	4313      	orrs	r3, r2
 800412c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f003 0303 	and.w	r3, r3, #3
 800413c:	2b03      	cmp	r3, #3
 800413e:	d017      	beq.n	8004170 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	2203      	movs	r2, #3
 800414c:	fa02 f303 	lsl.w	r3, r2, r3
 8004150:	43db      	mvns	r3, r3
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	4013      	ands	r3, r2
 8004156:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	689a      	ldr	r2, [r3, #8]
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	4313      	orrs	r3, r2
 8004168:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f003 0303 	and.w	r3, r3, #3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d123      	bne.n	80041c4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	08da      	lsrs	r2, r3, #3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	3208      	adds	r2, #8
 8004184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004188:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	f003 0307 	and.w	r3, r3, #7
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	220f      	movs	r2, #15
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
 8004198:	43db      	mvns	r3, r3
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	4013      	ands	r3, r2
 800419e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	691a      	ldr	r2, [r3, #16]
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	f003 0307 	and.w	r3, r3, #7
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	08da      	lsrs	r2, r3, #3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	3208      	adds	r2, #8
 80041be:	6939      	ldr	r1, [r7, #16]
 80041c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	005b      	lsls	r3, r3, #1
 80041ce:	2203      	movs	r2, #3
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	43db      	mvns	r3, r3
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	4013      	ands	r3, r2
 80041da:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f003 0203 	and.w	r2, r3, #3
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	693a      	ldr	r2, [r7, #16]
 80041f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004200:	2b00      	cmp	r3, #0
 8004202:	f000 80ac 	beq.w	800435e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004206:	4b5f      	ldr	r3, [pc, #380]	; (8004384 <HAL_GPIO_Init+0x330>)
 8004208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800420a:	4a5e      	ldr	r2, [pc, #376]	; (8004384 <HAL_GPIO_Init+0x330>)
 800420c:	f043 0301 	orr.w	r3, r3, #1
 8004210:	6613      	str	r3, [r2, #96]	; 0x60
 8004212:	4b5c      	ldr	r3, [pc, #368]	; (8004384 <HAL_GPIO_Init+0x330>)
 8004214:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	60bb      	str	r3, [r7, #8]
 800421c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800421e:	4a5a      	ldr	r2, [pc, #360]	; (8004388 <HAL_GPIO_Init+0x334>)
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	089b      	lsrs	r3, r3, #2
 8004224:	3302      	adds	r3, #2
 8004226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800422a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	f003 0303 	and.w	r3, r3, #3
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	220f      	movs	r2, #15
 8004236:	fa02 f303 	lsl.w	r3, r2, r3
 800423a:	43db      	mvns	r3, r3
 800423c:	693a      	ldr	r2, [r7, #16]
 800423e:	4013      	ands	r3, r2
 8004240:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004248:	d025      	beq.n	8004296 <HAL_GPIO_Init+0x242>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a4f      	ldr	r2, [pc, #316]	; (800438c <HAL_GPIO_Init+0x338>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d01f      	beq.n	8004292 <HAL_GPIO_Init+0x23e>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a4e      	ldr	r2, [pc, #312]	; (8004390 <HAL_GPIO_Init+0x33c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d019      	beq.n	800428e <HAL_GPIO_Init+0x23a>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a4d      	ldr	r2, [pc, #308]	; (8004394 <HAL_GPIO_Init+0x340>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d013      	beq.n	800428a <HAL_GPIO_Init+0x236>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a4c      	ldr	r2, [pc, #304]	; (8004398 <HAL_GPIO_Init+0x344>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d00d      	beq.n	8004286 <HAL_GPIO_Init+0x232>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a4b      	ldr	r2, [pc, #300]	; (800439c <HAL_GPIO_Init+0x348>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d007      	beq.n	8004282 <HAL_GPIO_Init+0x22e>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a4a      	ldr	r2, [pc, #296]	; (80043a0 <HAL_GPIO_Init+0x34c>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d101      	bne.n	800427e <HAL_GPIO_Init+0x22a>
 800427a:	2306      	movs	r3, #6
 800427c:	e00c      	b.n	8004298 <HAL_GPIO_Init+0x244>
 800427e:	2307      	movs	r3, #7
 8004280:	e00a      	b.n	8004298 <HAL_GPIO_Init+0x244>
 8004282:	2305      	movs	r3, #5
 8004284:	e008      	b.n	8004298 <HAL_GPIO_Init+0x244>
 8004286:	2304      	movs	r3, #4
 8004288:	e006      	b.n	8004298 <HAL_GPIO_Init+0x244>
 800428a:	2303      	movs	r3, #3
 800428c:	e004      	b.n	8004298 <HAL_GPIO_Init+0x244>
 800428e:	2302      	movs	r3, #2
 8004290:	e002      	b.n	8004298 <HAL_GPIO_Init+0x244>
 8004292:	2301      	movs	r3, #1
 8004294:	e000      	b.n	8004298 <HAL_GPIO_Init+0x244>
 8004296:	2300      	movs	r3, #0
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	f002 0203 	and.w	r2, r2, #3
 800429e:	0092      	lsls	r2, r2, #2
 80042a0:	4093      	lsls	r3, r2
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80042a8:	4937      	ldr	r1, [pc, #220]	; (8004388 <HAL_GPIO_Init+0x334>)
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	089b      	lsrs	r3, r3, #2
 80042ae:	3302      	adds	r3, #2
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80042b6:	4b3b      	ldr	r3, [pc, #236]	; (80043a4 <HAL_GPIO_Init+0x350>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	43db      	mvns	r3, r3
 80042c0:	693a      	ldr	r2, [r7, #16]
 80042c2:	4013      	ands	r3, r2
 80042c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80042da:	4a32      	ldr	r2, [pc, #200]	; (80043a4 <HAL_GPIO_Init+0x350>)
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80042e0:	4b30      	ldr	r3, [pc, #192]	; (80043a4 <HAL_GPIO_Init+0x350>)
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	43db      	mvns	r3, r3
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	4013      	ands	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d003      	beq.n	8004304 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	4313      	orrs	r3, r2
 8004302:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004304:	4a27      	ldr	r2, [pc, #156]	; (80043a4 <HAL_GPIO_Init+0x350>)
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800430a:	4b26      	ldr	r3, [pc, #152]	; (80043a4 <HAL_GPIO_Init+0x350>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	43db      	mvns	r3, r3
 8004314:	693a      	ldr	r2, [r7, #16]
 8004316:	4013      	ands	r3, r2
 8004318:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d003      	beq.n	800432e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004326:	693a      	ldr	r2, [r7, #16]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	4313      	orrs	r3, r2
 800432c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800432e:	4a1d      	ldr	r2, [pc, #116]	; (80043a4 <HAL_GPIO_Init+0x350>)
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004334:	4b1b      	ldr	r3, [pc, #108]	; (80043a4 <HAL_GPIO_Init+0x350>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	43db      	mvns	r3, r3
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	4013      	ands	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d003      	beq.n	8004358 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	4313      	orrs	r3, r2
 8004356:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004358:	4a12      	ldr	r2, [pc, #72]	; (80043a4 <HAL_GPIO_Init+0x350>)
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	3301      	adds	r3, #1
 8004362:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	fa22 f303 	lsr.w	r3, r2, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	f47f ae78 	bne.w	8004064 <HAL_GPIO_Init+0x10>
  }
}
 8004374:	bf00      	nop
 8004376:	bf00      	nop
 8004378:	371c      	adds	r7, #28
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	40021000 	.word	0x40021000
 8004388:	40010000 	.word	0x40010000
 800438c:	48000400 	.word	0x48000400
 8004390:	48000800 	.word	0x48000800
 8004394:	48000c00 	.word	0x48000c00
 8004398:	48001000 	.word	0x48001000
 800439c:	48001400 	.word	0x48001400
 80043a0:	48001800 	.word	0x48001800
 80043a4:	40010400 	.word	0x40010400

080043a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	460b      	mov	r3, r1
 80043b2:	807b      	strh	r3, [r7, #2]
 80043b4:	4613      	mov	r3, r2
 80043b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043b8:	787b      	ldrb	r3, [r7, #1]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043be:	887a      	ldrh	r2, [r7, #2]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043c4:	e002      	b.n	80043cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043c6:	887a      	ldrh	r2, [r7, #2]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80043e2:	4b08      	ldr	r3, [pc, #32]	; (8004404 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043e4:	695a      	ldr	r2, [r3, #20]
 80043e6:	88fb      	ldrh	r3, [r7, #6]
 80043e8:	4013      	ands	r3, r2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d006      	beq.n	80043fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043ee:	4a05      	ldr	r2, [pc, #20]	; (8004404 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043f0:	88fb      	ldrh	r3, [r7, #6]
 80043f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043f4:	88fb      	ldrh	r3, [r7, #6]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fc ff08 	bl	800120c <HAL_GPIO_EXTI_Callback>
  }
}
 80043fc:	bf00      	nop
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40010400 	.word	0x40010400

08004408 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004408:	b480      	push	{r7}
 800440a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800440c:	4b04      	ldr	r3, [pc, #16]	; (8004420 <HAL_PWREx_GetVoltageRange+0x18>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004414:	4618      	mov	r0, r3
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	40007000 	.word	0x40007000

08004424 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004432:	d130      	bne.n	8004496 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004434:	4b23      	ldr	r3, [pc, #140]	; (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800443c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004440:	d038      	beq.n	80044b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004442:	4b20      	ldr	r3, [pc, #128]	; (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800444a:	4a1e      	ldr	r2, [pc, #120]	; (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800444c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004450:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004452:	4b1d      	ldr	r3, [pc, #116]	; (80044c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2232      	movs	r2, #50	; 0x32
 8004458:	fb02 f303 	mul.w	r3, r2, r3
 800445c:	4a1b      	ldr	r2, [pc, #108]	; (80044cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800445e:	fba2 2303 	umull	r2, r3, r2, r3
 8004462:	0c9b      	lsrs	r3, r3, #18
 8004464:	3301      	adds	r3, #1
 8004466:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004468:	e002      	b.n	8004470 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	3b01      	subs	r3, #1
 800446e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004470:	4b14      	ldr	r3, [pc, #80]	; (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004472:	695b      	ldr	r3, [r3, #20]
 8004474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004478:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800447c:	d102      	bne.n	8004484 <HAL_PWREx_ControlVoltageScaling+0x60>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1f2      	bne.n	800446a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004484:	4b0f      	ldr	r3, [pc, #60]	; (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800448c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004490:	d110      	bne.n	80044b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e00f      	b.n	80044b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004496:	4b0b      	ldr	r3, [pc, #44]	; (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800449e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044a2:	d007      	beq.n	80044b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80044a4:	4b07      	ldr	r3, [pc, #28]	; (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80044ac:	4a05      	ldr	r2, [pc, #20]	; (80044c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	40007000 	.word	0x40007000
 80044c8:	20000004 	.word	0x20000004
 80044cc:	431bde83 	.word	0x431bde83

080044d0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b088      	sub	sp, #32
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d101      	bne.n	80044e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e3ca      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044e2:	4b97      	ldr	r3, [pc, #604]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f003 030c 	and.w	r3, r3, #12
 80044ea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044ec:	4b94      	ldr	r3, [pc, #592]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f003 0303 	and.w	r3, r3, #3
 80044f4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0310 	and.w	r3, r3, #16
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f000 80e4 	beq.w	80046cc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d007      	beq.n	800451a <HAL_RCC_OscConfig+0x4a>
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	2b0c      	cmp	r3, #12
 800450e:	f040 808b 	bne.w	8004628 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	2b01      	cmp	r3, #1
 8004516:	f040 8087 	bne.w	8004628 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800451a:	4b89      	ldr	r3, [pc, #548]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	2b00      	cmp	r3, #0
 8004524:	d005      	beq.n	8004532 <HAL_RCC_OscConfig+0x62>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e3a2      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1a      	ldr	r2, [r3, #32]
 8004536:	4b82      	ldr	r3, [pc, #520]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0308 	and.w	r3, r3, #8
 800453e:	2b00      	cmp	r3, #0
 8004540:	d004      	beq.n	800454c <HAL_RCC_OscConfig+0x7c>
 8004542:	4b7f      	ldr	r3, [pc, #508]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800454a:	e005      	b.n	8004558 <HAL_RCC_OscConfig+0x88>
 800454c:	4b7c      	ldr	r3, [pc, #496]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 800454e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004552:	091b      	lsrs	r3, r3, #4
 8004554:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004558:	4293      	cmp	r3, r2
 800455a:	d223      	bcs.n	80045a4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	4618      	mov	r0, r3
 8004562:	f000 fd55 	bl	8005010 <RCC_SetFlashLatencyFromMSIRange>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d001      	beq.n	8004570 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e383      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004570:	4b73      	ldr	r3, [pc, #460]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a72      	ldr	r2, [pc, #456]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004576:	f043 0308 	orr.w	r3, r3, #8
 800457a:	6013      	str	r3, [r2, #0]
 800457c:	4b70      	ldr	r3, [pc, #448]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a1b      	ldr	r3, [r3, #32]
 8004588:	496d      	ldr	r1, [pc, #436]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 800458a:	4313      	orrs	r3, r2
 800458c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800458e:	4b6c      	ldr	r3, [pc, #432]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	021b      	lsls	r3, r3, #8
 800459c:	4968      	ldr	r1, [pc, #416]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	604b      	str	r3, [r1, #4]
 80045a2:	e025      	b.n	80045f0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045a4:	4b66      	ldr	r3, [pc, #408]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a65      	ldr	r2, [pc, #404]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80045aa:	f043 0308 	orr.w	r3, r3, #8
 80045ae:	6013      	str	r3, [r2, #0]
 80045b0:	4b63      	ldr	r3, [pc, #396]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	4960      	ldr	r1, [pc, #384]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045c2:	4b5f      	ldr	r3, [pc, #380]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	021b      	lsls	r3, r3, #8
 80045d0:	495b      	ldr	r1, [pc, #364]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d109      	bne.n	80045f0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f000 fd15 	bl	8005010 <RCC_SetFlashLatencyFromMSIRange>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e343      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045f0:	f000 fc4a 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 80045f4:	4602      	mov	r2, r0
 80045f6:	4b52      	ldr	r3, [pc, #328]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	091b      	lsrs	r3, r3, #4
 80045fc:	f003 030f 	and.w	r3, r3, #15
 8004600:	4950      	ldr	r1, [pc, #320]	; (8004744 <HAL_RCC_OscConfig+0x274>)
 8004602:	5ccb      	ldrb	r3, [r1, r3]
 8004604:	f003 031f 	and.w	r3, r3, #31
 8004608:	fa22 f303 	lsr.w	r3, r2, r3
 800460c:	4a4e      	ldr	r2, [pc, #312]	; (8004748 <HAL_RCC_OscConfig+0x278>)
 800460e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004610:	4b4e      	ldr	r3, [pc, #312]	; (800474c <HAL_RCC_OscConfig+0x27c>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4618      	mov	r0, r3
 8004616:	f7fd fa3d 	bl	8001a94 <HAL_InitTick>
 800461a:	4603      	mov	r3, r0
 800461c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800461e:	7bfb      	ldrb	r3, [r7, #15]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d052      	beq.n	80046ca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004624:	7bfb      	ldrb	r3, [r7, #15]
 8004626:	e327      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d032      	beq.n	8004696 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004630:	4b43      	ldr	r3, [pc, #268]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a42      	ldr	r2, [pc, #264]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004636:	f043 0301 	orr.w	r3, r3, #1
 800463a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800463c:	f7fd fa7a 	bl	8001b34 <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004644:	f7fd fa76 	bl	8001b34 <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b02      	cmp	r3, #2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e310      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004656:	4b3a      	ldr	r3, [pc, #232]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0f0      	beq.n	8004644 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004662:	4b37      	ldr	r3, [pc, #220]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a36      	ldr	r2, [pc, #216]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004668:	f043 0308 	orr.w	r3, r3, #8
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	4b34      	ldr	r3, [pc, #208]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	4931      	ldr	r1, [pc, #196]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 800467c:	4313      	orrs	r3, r2
 800467e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004680:	4b2f      	ldr	r3, [pc, #188]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	69db      	ldr	r3, [r3, #28]
 800468c:	021b      	lsls	r3, r3, #8
 800468e:	492c      	ldr	r1, [pc, #176]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004690:	4313      	orrs	r3, r2
 8004692:	604b      	str	r3, [r1, #4]
 8004694:	e01a      	b.n	80046cc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004696:	4b2a      	ldr	r3, [pc, #168]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a29      	ldr	r2, [pc, #164]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 800469c:	f023 0301 	bic.w	r3, r3, #1
 80046a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046a2:	f7fd fa47 	bl	8001b34 <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046a8:	e008      	b.n	80046bc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046aa:	f7fd fa43 	bl	8001b34 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d901      	bls.n	80046bc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e2dd      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046bc:	4b20      	ldr	r3, [pc, #128]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d1f0      	bne.n	80046aa <HAL_RCC_OscConfig+0x1da>
 80046c8:	e000      	b.n	80046cc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046ca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d074      	beq.n	80047c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d005      	beq.n	80046ea <HAL_RCC_OscConfig+0x21a>
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	2b0c      	cmp	r3, #12
 80046e2:	d10e      	bne.n	8004702 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	2b03      	cmp	r3, #3
 80046e8:	d10b      	bne.n	8004702 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ea:	4b15      	ldr	r3, [pc, #84]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d064      	beq.n	80047c0 <HAL_RCC_OscConfig+0x2f0>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d160      	bne.n	80047c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e2ba      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800470a:	d106      	bne.n	800471a <HAL_RCC_OscConfig+0x24a>
 800470c:	4b0c      	ldr	r3, [pc, #48]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a0b      	ldr	r2, [pc, #44]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004712:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004716:	6013      	str	r3, [r2, #0]
 8004718:	e026      	b.n	8004768 <HAL_RCC_OscConfig+0x298>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004722:	d115      	bne.n	8004750 <HAL_RCC_OscConfig+0x280>
 8004724:	4b06      	ldr	r3, [pc, #24]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a05      	ldr	r2, [pc, #20]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 800472a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800472e:	6013      	str	r3, [r2, #0]
 8004730:	4b03      	ldr	r3, [pc, #12]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a02      	ldr	r2, [pc, #8]	; (8004740 <HAL_RCC_OscConfig+0x270>)
 8004736:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800473a:	6013      	str	r3, [r2, #0]
 800473c:	e014      	b.n	8004768 <HAL_RCC_OscConfig+0x298>
 800473e:	bf00      	nop
 8004740:	40021000 	.word	0x40021000
 8004744:	08008cc4 	.word	0x08008cc4
 8004748:	20000004 	.word	0x20000004
 800474c:	20000008 	.word	0x20000008
 8004750:	4ba0      	ldr	r3, [pc, #640]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a9f      	ldr	r2, [pc, #636]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800475a:	6013      	str	r3, [r2, #0]
 800475c:	4b9d      	ldr	r3, [pc, #628]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a9c      	ldr	r2, [pc, #624]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004762:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004766:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d013      	beq.n	8004798 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004770:	f7fd f9e0 	bl	8001b34 <HAL_GetTick>
 8004774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004776:	e008      	b.n	800478a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004778:	f7fd f9dc 	bl	8001b34 <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	2b64      	cmp	r3, #100	; 0x64
 8004784:	d901      	bls.n	800478a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e276      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800478a:	4b92      	ldr	r3, [pc, #584]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004792:	2b00      	cmp	r3, #0
 8004794:	d0f0      	beq.n	8004778 <HAL_RCC_OscConfig+0x2a8>
 8004796:	e014      	b.n	80047c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004798:	f7fd f9cc 	bl	8001b34 <HAL_GetTick>
 800479c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800479e:	e008      	b.n	80047b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a0:	f7fd f9c8 	bl	8001b34 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b64      	cmp	r3, #100	; 0x64
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e262      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047b2:	4b88      	ldr	r3, [pc, #544]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1f0      	bne.n	80047a0 <HAL_RCC_OscConfig+0x2d0>
 80047be:	e000      	b.n	80047c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d060      	beq.n	8004890 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	2b04      	cmp	r3, #4
 80047d2:	d005      	beq.n	80047e0 <HAL_RCC_OscConfig+0x310>
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	2b0c      	cmp	r3, #12
 80047d8:	d119      	bne.n	800480e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d116      	bne.n	800480e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047e0:	4b7c      	ldr	r3, [pc, #496]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d005      	beq.n	80047f8 <HAL_RCC_OscConfig+0x328>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d101      	bne.n	80047f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e23f      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047f8:	4b76      	ldr	r3, [pc, #472]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	061b      	lsls	r3, r3, #24
 8004806:	4973      	ldr	r1, [pc, #460]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004808:	4313      	orrs	r3, r2
 800480a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800480c:	e040      	b.n	8004890 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d023      	beq.n	800485e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004816:	4b6f      	ldr	r3, [pc, #444]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a6e      	ldr	r2, [pc, #440]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 800481c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004820:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004822:	f7fd f987 	bl	8001b34 <HAL_GetTick>
 8004826:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004828:	e008      	b.n	800483c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800482a:	f7fd f983 	bl	8001b34 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d901      	bls.n	800483c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e21d      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800483c:	4b65      	ldr	r3, [pc, #404]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0f0      	beq.n	800482a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004848:	4b62      	ldr	r3, [pc, #392]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	061b      	lsls	r3, r3, #24
 8004856:	495f      	ldr	r1, [pc, #380]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004858:	4313      	orrs	r3, r2
 800485a:	604b      	str	r3, [r1, #4]
 800485c:	e018      	b.n	8004890 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800485e:	4b5d      	ldr	r3, [pc, #372]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a5c      	ldr	r2, [pc, #368]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004864:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800486a:	f7fd f963 	bl	8001b34 <HAL_GetTick>
 800486e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004870:	e008      	b.n	8004884 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004872:	f7fd f95f 	bl	8001b34 <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	2b02      	cmp	r3, #2
 800487e:	d901      	bls.n	8004884 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e1f9      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004884:	4b53      	ldr	r3, [pc, #332]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1f0      	bne.n	8004872 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0308 	and.w	r3, r3, #8
 8004898:	2b00      	cmp	r3, #0
 800489a:	d03c      	beq.n	8004916 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d01c      	beq.n	80048de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048a4:	4b4b      	ldr	r3, [pc, #300]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80048a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048aa:	4a4a      	ldr	r2, [pc, #296]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80048ac:	f043 0301 	orr.w	r3, r3, #1
 80048b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048b4:	f7fd f93e 	bl	8001b34 <HAL_GetTick>
 80048b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048ba:	e008      	b.n	80048ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048bc:	f7fd f93a 	bl	8001b34 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d901      	bls.n	80048ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e1d4      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048ce:	4b41      	ldr	r3, [pc, #260]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80048d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0ef      	beq.n	80048bc <HAL_RCC_OscConfig+0x3ec>
 80048dc:	e01b      	b.n	8004916 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048de:	4b3d      	ldr	r3, [pc, #244]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80048e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048e4:	4a3b      	ldr	r2, [pc, #236]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80048e6:	f023 0301 	bic.w	r3, r3, #1
 80048ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ee:	f7fd f921 	bl	8001b34 <HAL_GetTick>
 80048f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048f4:	e008      	b.n	8004908 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048f6:	f7fd f91d 	bl	8001b34 <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	2b02      	cmp	r3, #2
 8004902:	d901      	bls.n	8004908 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e1b7      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004908:	4b32      	ldr	r3, [pc, #200]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 800490a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1ef      	bne.n	80048f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0304 	and.w	r3, r3, #4
 800491e:	2b00      	cmp	r3, #0
 8004920:	f000 80a6 	beq.w	8004a70 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004924:	2300      	movs	r3, #0
 8004926:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004928:	4b2a      	ldr	r3, [pc, #168]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 800492a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800492c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10d      	bne.n	8004950 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004934:	4b27      	ldr	r3, [pc, #156]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004938:	4a26      	ldr	r2, [pc, #152]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 800493a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800493e:	6593      	str	r3, [r2, #88]	; 0x58
 8004940:	4b24      	ldr	r3, [pc, #144]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004944:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004948:	60bb      	str	r3, [r7, #8]
 800494a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800494c:	2301      	movs	r3, #1
 800494e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004950:	4b21      	ldr	r3, [pc, #132]	; (80049d8 <HAL_RCC_OscConfig+0x508>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004958:	2b00      	cmp	r3, #0
 800495a:	d118      	bne.n	800498e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800495c:	4b1e      	ldr	r3, [pc, #120]	; (80049d8 <HAL_RCC_OscConfig+0x508>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a1d      	ldr	r2, [pc, #116]	; (80049d8 <HAL_RCC_OscConfig+0x508>)
 8004962:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004966:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004968:	f7fd f8e4 	bl	8001b34 <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004970:	f7fd f8e0 	bl	8001b34 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e17a      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004982:	4b15      	ldr	r3, [pc, #84]	; (80049d8 <HAL_RCC_OscConfig+0x508>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800498a:	2b00      	cmp	r3, #0
 800498c:	d0f0      	beq.n	8004970 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d108      	bne.n	80049a8 <HAL_RCC_OscConfig+0x4d8>
 8004996:	4b0f      	ldr	r3, [pc, #60]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 8004998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800499c:	4a0d      	ldr	r2, [pc, #52]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 800499e:	f043 0301 	orr.w	r3, r3, #1
 80049a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80049a6:	e029      	b.n	80049fc <HAL_RCC_OscConfig+0x52c>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	2b05      	cmp	r3, #5
 80049ae:	d115      	bne.n	80049dc <HAL_RCC_OscConfig+0x50c>
 80049b0:	4b08      	ldr	r3, [pc, #32]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80049b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049b6:	4a07      	ldr	r2, [pc, #28]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80049b8:	f043 0304 	orr.w	r3, r3, #4
 80049bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80049c0:	4b04      	ldr	r3, [pc, #16]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80049c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049c6:	4a03      	ldr	r2, [pc, #12]	; (80049d4 <HAL_RCC_OscConfig+0x504>)
 80049c8:	f043 0301 	orr.w	r3, r3, #1
 80049cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80049d0:	e014      	b.n	80049fc <HAL_RCC_OscConfig+0x52c>
 80049d2:	bf00      	nop
 80049d4:	40021000 	.word	0x40021000
 80049d8:	40007000 	.word	0x40007000
 80049dc:	4b9c      	ldr	r3, [pc, #624]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 80049de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049e2:	4a9b      	ldr	r2, [pc, #620]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 80049e4:	f023 0301 	bic.w	r3, r3, #1
 80049e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80049ec:	4b98      	ldr	r3, [pc, #608]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 80049ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049f2:	4a97      	ldr	r2, [pc, #604]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 80049f4:	f023 0304 	bic.w	r3, r3, #4
 80049f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d016      	beq.n	8004a32 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a04:	f7fd f896 	bl	8001b34 <HAL_GetTick>
 8004a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a0a:	e00a      	b.n	8004a22 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a0c:	f7fd f892 	bl	8001b34 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e12a      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a22:	4b8b      	ldr	r3, [pc, #556]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0ed      	beq.n	8004a0c <HAL_RCC_OscConfig+0x53c>
 8004a30:	e015      	b.n	8004a5e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a32:	f7fd f87f 	bl	8001b34 <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a38:	e00a      	b.n	8004a50 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a3a:	f7fd f87b 	bl	8001b34 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d901      	bls.n	8004a50 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e113      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a50:	4b7f      	ldr	r3, [pc, #508]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1ed      	bne.n	8004a3a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a5e:	7ffb      	ldrb	r3, [r7, #31]
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d105      	bne.n	8004a70 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a64:	4b7a      	ldr	r3, [pc, #488]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a68:	4a79      	ldr	r2, [pc, #484]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004a6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a6e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	f000 80fe 	beq.w	8004c76 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	f040 80d0 	bne.w	8004c24 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a84:	4b72      	ldr	r3, [pc, #456]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	f003 0203 	and.w	r2, r3, #3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d130      	bne.n	8004afa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d127      	bne.n	8004afa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d11f      	bne.n	8004afa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ac4:	2a07      	cmp	r2, #7
 8004ac6:	bf14      	ite	ne
 8004ac8:	2201      	movne	r2, #1
 8004aca:	2200      	moveq	r2, #0
 8004acc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d113      	bne.n	8004afa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004adc:	085b      	lsrs	r3, r3, #1
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d109      	bne.n	8004afa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af0:	085b      	lsrs	r3, r3, #1
 8004af2:	3b01      	subs	r3, #1
 8004af4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d06e      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	2b0c      	cmp	r3, #12
 8004afe:	d069      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b00:	4b53      	ldr	r3, [pc, #332]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d105      	bne.n	8004b18 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004b0c:	4b50      	ldr	r3, [pc, #320]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d001      	beq.n	8004b1c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e0ad      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b1c:	4b4c      	ldr	r3, [pc, #304]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a4b      	ldr	r2, [pc, #300]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b26:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b28:	f7fd f804 	bl	8001b34 <HAL_GetTick>
 8004b2c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b2e:	e008      	b.n	8004b42 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b30:	f7fd f800 	bl	8001b34 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e09a      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b42:	4b43      	ldr	r3, [pc, #268]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1f0      	bne.n	8004b30 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b4e:	4b40      	ldr	r3, [pc, #256]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b50:	68da      	ldr	r2, [r3, #12]
 8004b52:	4b40      	ldr	r3, [pc, #256]	; (8004c54 <HAL_RCC_OscConfig+0x784>)
 8004b54:	4013      	ands	r3, r2
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004b5e:	3a01      	subs	r2, #1
 8004b60:	0112      	lsls	r2, r2, #4
 8004b62:	4311      	orrs	r1, r2
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b68:	0212      	lsls	r2, r2, #8
 8004b6a:	4311      	orrs	r1, r2
 8004b6c:	687a      	ldr	r2, [r7, #4]
 8004b6e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004b70:	0852      	lsrs	r2, r2, #1
 8004b72:	3a01      	subs	r2, #1
 8004b74:	0552      	lsls	r2, r2, #21
 8004b76:	4311      	orrs	r1, r2
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004b7c:	0852      	lsrs	r2, r2, #1
 8004b7e:	3a01      	subs	r2, #1
 8004b80:	0652      	lsls	r2, r2, #25
 8004b82:	4311      	orrs	r1, r2
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b88:	0912      	lsrs	r2, r2, #4
 8004b8a:	0452      	lsls	r2, r2, #17
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	4930      	ldr	r1, [pc, #192]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b94:	4b2e      	ldr	r3, [pc, #184]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a2d      	ldr	r2, [pc, #180]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004b9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b9e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ba0:	4b2b      	ldr	r3, [pc, #172]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	4a2a      	ldr	r2, [pc, #168]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004ba6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004baa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bac:	f7fc ffc2 	bl	8001b34 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bb4:	f7fc ffbe 	bl	8001b34 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e058      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bc6:	4b22      	ldr	r3, [pc, #136]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0f0      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004bd2:	e050      	b.n	8004c76 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e04f      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bd8:	4b1d      	ldr	r3, [pc, #116]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d148      	bne.n	8004c76 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004be4:	4b1a      	ldr	r3, [pc, #104]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a19      	ldr	r2, [pc, #100]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004bea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bf0:	4b17      	ldr	r3, [pc, #92]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	4a16      	ldr	r2, [pc, #88]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004bf6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bfa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004bfc:	f7fc ff9a 	bl	8001b34 <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c04:	f7fc ff96 	bl	8001b34 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e030      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c16:	4b0e      	ldr	r3, [pc, #56]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCC_OscConfig+0x734>
 8004c22:	e028      	b.n	8004c76 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	2b0c      	cmp	r3, #12
 8004c28:	d023      	beq.n	8004c72 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c2a:	4b09      	ldr	r3, [pc, #36]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a08      	ldr	r2, [pc, #32]	; (8004c50 <HAL_RCC_OscConfig+0x780>)
 8004c30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c36:	f7fc ff7d 	bl	8001b34 <HAL_GetTick>
 8004c3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c3c:	e00c      	b.n	8004c58 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c3e:	f7fc ff79 	bl	8001b34 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d905      	bls.n	8004c58 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e013      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
 8004c50:	40021000 	.word	0x40021000
 8004c54:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c58:	4b09      	ldr	r3, [pc, #36]	; (8004c80 <HAL_RCC_OscConfig+0x7b0>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d1ec      	bne.n	8004c3e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c64:	4b06      	ldr	r3, [pc, #24]	; (8004c80 <HAL_RCC_OscConfig+0x7b0>)
 8004c66:	68da      	ldr	r2, [r3, #12]
 8004c68:	4905      	ldr	r1, [pc, #20]	; (8004c80 <HAL_RCC_OscConfig+0x7b0>)
 8004c6a:	4b06      	ldr	r3, [pc, #24]	; (8004c84 <HAL_RCC_OscConfig+0x7b4>)
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	60cb      	str	r3, [r1, #12]
 8004c70:	e001      	b.n	8004c76 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e000      	b.n	8004c78 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3720      	adds	r7, #32
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	40021000 	.word	0x40021000
 8004c84:	feeefffc 	.word	0xfeeefffc

08004c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e0e7      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c9c:	4b75      	ldr	r3, [pc, #468]	; (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0307 	and.w	r3, r3, #7
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d910      	bls.n	8004ccc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004caa:	4b72      	ldr	r3, [pc, #456]	; (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f023 0207 	bic.w	r2, r3, #7
 8004cb2:	4970      	ldr	r1, [pc, #448]	; (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cba:	4b6e      	ldr	r3, [pc, #440]	; (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0307 	and.w	r3, r3, #7
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d001      	beq.n	8004ccc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0cf      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0302 	and.w	r3, r3, #2
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d010      	beq.n	8004cfa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689a      	ldr	r2, [r3, #8]
 8004cdc:	4b66      	ldr	r3, [pc, #408]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d908      	bls.n	8004cfa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ce8:	4b63      	ldr	r3, [pc, #396]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	4960      	ldr	r1, [pc, #384]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d04c      	beq.n	8004da0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2b03      	cmp	r3, #3
 8004d0c:	d107      	bne.n	8004d1e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d0e:	4b5a      	ldr	r3, [pc, #360]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d121      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e0a6      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d107      	bne.n	8004d36 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d26:	4b54      	ldr	r3, [pc, #336]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d115      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e09a      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d107      	bne.n	8004d4e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d3e:	4b4e      	ldr	r3, [pc, #312]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d109      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e08e      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d4e:	4b4a      	ldr	r3, [pc, #296]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d101      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e086      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d5e:	4b46      	ldr	r3, [pc, #280]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f023 0203 	bic.w	r2, r3, #3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	4943      	ldr	r1, [pc, #268]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d70:	f7fc fee0 	bl	8001b34 <HAL_GetTick>
 8004d74:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d76:	e00a      	b.n	8004d8e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d78:	f7fc fedc 	bl	8001b34 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e06e      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d8e:	4b3a      	ldr	r3, [pc, #232]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f003 020c 	and.w	r2, r3, #12
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d1eb      	bne.n	8004d78 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d010      	beq.n	8004dce <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	689a      	ldr	r2, [r3, #8]
 8004db0:	4b31      	ldr	r3, [pc, #196]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d208      	bcs.n	8004dce <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dbc:	4b2e      	ldr	r3, [pc, #184]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	492b      	ldr	r1, [pc, #172]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dce:	4b29      	ldr	r3, [pc, #164]	; (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0307 	and.w	r3, r3, #7
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d210      	bcs.n	8004dfe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ddc:	4b25      	ldr	r3, [pc, #148]	; (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f023 0207 	bic.w	r2, r3, #7
 8004de4:	4923      	ldr	r1, [pc, #140]	; (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dec:	4b21      	ldr	r3, [pc, #132]	; (8004e74 <HAL_RCC_ClockConfig+0x1ec>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0307 	and.w	r3, r3, #7
 8004df4:	683a      	ldr	r2, [r7, #0]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d001      	beq.n	8004dfe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e036      	b.n	8004e6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0304 	and.w	r3, r3, #4
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d008      	beq.n	8004e1c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e0a:	4b1b      	ldr	r3, [pc, #108]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	4918      	ldr	r1, [pc, #96]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0308 	and.w	r3, r3, #8
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d009      	beq.n	8004e3c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e28:	4b13      	ldr	r3, [pc, #76]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	00db      	lsls	r3, r3, #3
 8004e36:	4910      	ldr	r1, [pc, #64]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e3c:	f000 f824 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8004e40:	4602      	mov	r2, r0
 8004e42:	4b0d      	ldr	r3, [pc, #52]	; (8004e78 <HAL_RCC_ClockConfig+0x1f0>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	091b      	lsrs	r3, r3, #4
 8004e48:	f003 030f 	and.w	r3, r3, #15
 8004e4c:	490b      	ldr	r1, [pc, #44]	; (8004e7c <HAL_RCC_ClockConfig+0x1f4>)
 8004e4e:	5ccb      	ldrb	r3, [r1, r3]
 8004e50:	f003 031f 	and.w	r3, r3, #31
 8004e54:	fa22 f303 	lsr.w	r3, r2, r3
 8004e58:	4a09      	ldr	r2, [pc, #36]	; (8004e80 <HAL_RCC_ClockConfig+0x1f8>)
 8004e5a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e5c:	4b09      	ldr	r3, [pc, #36]	; (8004e84 <HAL_RCC_ClockConfig+0x1fc>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7fc fe17 	bl	8001a94 <HAL_InitTick>
 8004e66:	4603      	mov	r3, r0
 8004e68:	72fb      	strb	r3, [r7, #11]

  return status;
 8004e6a:	7afb      	ldrb	r3, [r7, #11]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3710      	adds	r7, #16
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	40022000 	.word	0x40022000
 8004e78:	40021000 	.word	0x40021000
 8004e7c:	08008cc4 	.word	0x08008cc4
 8004e80:	20000004 	.word	0x20000004
 8004e84:	20000008 	.word	0x20000008

08004e88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b089      	sub	sp, #36	; 0x24
 8004e8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	61fb      	str	r3, [r7, #28]
 8004e92:	2300      	movs	r3, #0
 8004e94:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e96:	4b3e      	ldr	r3, [pc, #248]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 030c 	and.w	r3, r3, #12
 8004e9e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ea0:	4b3b      	ldr	r3, [pc, #236]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	f003 0303 	and.w	r3, r3, #3
 8004ea8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d005      	beq.n	8004ebc <HAL_RCC_GetSysClockFreq+0x34>
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	2b0c      	cmp	r3, #12
 8004eb4:	d121      	bne.n	8004efa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d11e      	bne.n	8004efa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004ebc:	4b34      	ldr	r3, [pc, #208]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0308 	and.w	r3, r3, #8
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d107      	bne.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ec8:	4b31      	ldr	r3, [pc, #196]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ece:	0a1b      	lsrs	r3, r3, #8
 8004ed0:	f003 030f 	and.w	r3, r3, #15
 8004ed4:	61fb      	str	r3, [r7, #28]
 8004ed6:	e005      	b.n	8004ee4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ed8:	4b2d      	ldr	r3, [pc, #180]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	091b      	lsrs	r3, r3, #4
 8004ede:	f003 030f 	and.w	r3, r3, #15
 8004ee2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ee4:	4a2b      	ldr	r2, [pc, #172]	; (8004f94 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d10d      	bne.n	8004f10 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ef8:	e00a      	b.n	8004f10 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	d102      	bne.n	8004f06 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f00:	4b25      	ldr	r3, [pc, #148]	; (8004f98 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f02:	61bb      	str	r3, [r7, #24]
 8004f04:	e004      	b.n	8004f10 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	d101      	bne.n	8004f10 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f0c:	4b23      	ldr	r3, [pc, #140]	; (8004f9c <HAL_RCC_GetSysClockFreq+0x114>)
 8004f0e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	2b0c      	cmp	r3, #12
 8004f14:	d134      	bne.n	8004f80 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f16:	4b1e      	ldr	r3, [pc, #120]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d003      	beq.n	8004f2e <HAL_RCC_GetSysClockFreq+0xa6>
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	2b03      	cmp	r3, #3
 8004f2a:	d003      	beq.n	8004f34 <HAL_RCC_GetSysClockFreq+0xac>
 8004f2c:	e005      	b.n	8004f3a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f2e:	4b1a      	ldr	r3, [pc, #104]	; (8004f98 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f30:	617b      	str	r3, [r7, #20]
      break;
 8004f32:	e005      	b.n	8004f40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f34:	4b19      	ldr	r3, [pc, #100]	; (8004f9c <HAL_RCC_GetSysClockFreq+0x114>)
 8004f36:	617b      	str	r3, [r7, #20]
      break;
 8004f38:	e002      	b.n	8004f40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	617b      	str	r3, [r7, #20]
      break;
 8004f3e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f40:	4b13      	ldr	r3, [pc, #76]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	091b      	lsrs	r3, r3, #4
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f4e:	4b10      	ldr	r3, [pc, #64]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	0a1b      	lsrs	r3, r3, #8
 8004f54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f58:	697a      	ldr	r2, [r7, #20]
 8004f5a:	fb03 f202 	mul.w	r2, r3, r2
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f64:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f66:	4b0a      	ldr	r3, [pc, #40]	; (8004f90 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	0e5b      	lsrs	r3, r3, #25
 8004f6c:	f003 0303 	and.w	r3, r3, #3
 8004f70:	3301      	adds	r3, #1
 8004f72:	005b      	lsls	r3, r3, #1
 8004f74:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f7e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004f80:	69bb      	ldr	r3, [r7, #24]
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3724      	adds	r7, #36	; 0x24
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	40021000 	.word	0x40021000
 8004f94:	08008cdc 	.word	0x08008cdc
 8004f98:	00f42400 	.word	0x00f42400
 8004f9c:	007a1200 	.word	0x007a1200

08004fa0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fa4:	4b03      	ldr	r3, [pc, #12]	; (8004fb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr
 8004fb2:	bf00      	nop
 8004fb4:	20000004 	.word	0x20000004

08004fb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004fbc:	f7ff fff0 	bl	8004fa0 <HAL_RCC_GetHCLKFreq>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	4b06      	ldr	r3, [pc, #24]	; (8004fdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	0a1b      	lsrs	r3, r3, #8
 8004fc8:	f003 0307 	and.w	r3, r3, #7
 8004fcc:	4904      	ldr	r1, [pc, #16]	; (8004fe0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004fce:	5ccb      	ldrb	r3, [r1, r3]
 8004fd0:	f003 031f 	and.w	r3, r3, #31
 8004fd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	40021000 	.word	0x40021000
 8004fe0:	08008cd4 	.word	0x08008cd4

08004fe4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004fe8:	f7ff ffda 	bl	8004fa0 <HAL_RCC_GetHCLKFreq>
 8004fec:	4602      	mov	r2, r0
 8004fee:	4b06      	ldr	r3, [pc, #24]	; (8005008 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	0adb      	lsrs	r3, r3, #11
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	4904      	ldr	r1, [pc, #16]	; (800500c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ffa:	5ccb      	ldrb	r3, [r1, r3]
 8004ffc:	f003 031f 	and.w	r3, r3, #31
 8005000:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005004:	4618      	mov	r0, r3
 8005006:	bd80      	pop	{r7, pc}
 8005008:	40021000 	.word	0x40021000
 800500c:	08008cd4 	.word	0x08008cd4

08005010 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005018:	2300      	movs	r3, #0
 800501a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800501c:	4b2a      	ldr	r3, [pc, #168]	; (80050c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800501e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d003      	beq.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005028:	f7ff f9ee 	bl	8004408 <HAL_PWREx_GetVoltageRange>
 800502c:	6178      	str	r0, [r7, #20]
 800502e:	e014      	b.n	800505a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005030:	4b25      	ldr	r3, [pc, #148]	; (80050c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005034:	4a24      	ldr	r2, [pc, #144]	; (80050c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005036:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800503a:	6593      	str	r3, [r2, #88]	; 0x58
 800503c:	4b22      	ldr	r3, [pc, #136]	; (80050c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800503e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005040:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005044:	60fb      	str	r3, [r7, #12]
 8005046:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005048:	f7ff f9de 	bl	8004408 <HAL_PWREx_GetVoltageRange>
 800504c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800504e:	4b1e      	ldr	r3, [pc, #120]	; (80050c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005052:	4a1d      	ldr	r2, [pc, #116]	; (80050c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005054:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005058:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005060:	d10b      	bne.n	800507a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2b80      	cmp	r3, #128	; 0x80
 8005066:	d919      	bls.n	800509c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2ba0      	cmp	r3, #160	; 0xa0
 800506c:	d902      	bls.n	8005074 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800506e:	2302      	movs	r3, #2
 8005070:	613b      	str	r3, [r7, #16]
 8005072:	e013      	b.n	800509c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005074:	2301      	movs	r3, #1
 8005076:	613b      	str	r3, [r7, #16]
 8005078:	e010      	b.n	800509c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2b80      	cmp	r3, #128	; 0x80
 800507e:	d902      	bls.n	8005086 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005080:	2303      	movs	r3, #3
 8005082:	613b      	str	r3, [r7, #16]
 8005084:	e00a      	b.n	800509c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b80      	cmp	r3, #128	; 0x80
 800508a:	d102      	bne.n	8005092 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800508c:	2302      	movs	r3, #2
 800508e:	613b      	str	r3, [r7, #16]
 8005090:	e004      	b.n	800509c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2b70      	cmp	r3, #112	; 0x70
 8005096:	d101      	bne.n	800509c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005098:	2301      	movs	r3, #1
 800509a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800509c:	4b0b      	ldr	r3, [pc, #44]	; (80050cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f023 0207 	bic.w	r2, r3, #7
 80050a4:	4909      	ldr	r1, [pc, #36]	; (80050cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80050ac:	4b07      	ldr	r3, [pc, #28]	; (80050cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0307 	and.w	r3, r3, #7
 80050b4:	693a      	ldr	r2, [r7, #16]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d001      	beq.n	80050be <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e000      	b.n	80050c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80050be:	2300      	movs	r3, #0
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3718      	adds	r7, #24
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	40021000 	.word	0x40021000
 80050cc:	40022000 	.word	0x40022000

080050d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b086      	sub	sp, #24
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80050d8:	2300      	movs	r3, #0
 80050da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80050dc:	2300      	movs	r3, #0
 80050de:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d041      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050f0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80050f4:	d02a      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80050f6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80050fa:	d824      	bhi.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80050fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005100:	d008      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005102:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005106:	d81e      	bhi.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00a      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800510c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005110:	d010      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005112:	e018      	b.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005114:	4b86      	ldr	r3, [pc, #536]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	4a85      	ldr	r2, [pc, #532]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800511a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800511e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005120:	e015      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	3304      	adds	r3, #4
 8005126:	2100      	movs	r1, #0
 8005128:	4618      	mov	r0, r3
 800512a:	f000 fabb 	bl	80056a4 <RCCEx_PLLSAI1_Config>
 800512e:	4603      	mov	r3, r0
 8005130:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005132:	e00c      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	3320      	adds	r3, #32
 8005138:	2100      	movs	r1, #0
 800513a:	4618      	mov	r0, r3
 800513c:	f000 fba6 	bl	800588c <RCCEx_PLLSAI2_Config>
 8005140:	4603      	mov	r3, r0
 8005142:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005144:	e003      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	74fb      	strb	r3, [r7, #19]
      break;
 800514a:	e000      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800514c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800514e:	7cfb      	ldrb	r3, [r7, #19]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10b      	bne.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005154:	4b76      	ldr	r3, [pc, #472]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005156:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800515a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005162:	4973      	ldr	r1, [pc, #460]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005164:	4313      	orrs	r3, r2
 8005166:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800516a:	e001      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800516c:	7cfb      	ldrb	r3, [r7, #19]
 800516e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d041      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005180:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005184:	d02a      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005186:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800518a:	d824      	bhi.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800518c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005190:	d008      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005192:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005196:	d81e      	bhi.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00a      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800519c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051a0:	d010      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80051a2:	e018      	b.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051a4:	4b62      	ldr	r3, [pc, #392]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	4a61      	ldr	r2, [pc, #388]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051ae:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051b0:	e015      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	3304      	adds	r3, #4
 80051b6:	2100      	movs	r1, #0
 80051b8:	4618      	mov	r0, r3
 80051ba:	f000 fa73 	bl	80056a4 <RCCEx_PLLSAI1_Config>
 80051be:	4603      	mov	r3, r0
 80051c0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051c2:	e00c      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	3320      	adds	r3, #32
 80051c8:	2100      	movs	r1, #0
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 fb5e 	bl	800588c <RCCEx_PLLSAI2_Config>
 80051d0:	4603      	mov	r3, r0
 80051d2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051d4:	e003      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	74fb      	strb	r3, [r7, #19]
      break;
 80051da:	e000      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80051dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051de:	7cfb      	ldrb	r3, [r7, #19]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d10b      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80051e4:	4b52      	ldr	r3, [pc, #328]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ea:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051f2:	494f      	ldr	r1, [pc, #316]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051f4:	4313      	orrs	r3, r2
 80051f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80051fa:	e001      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051fc:	7cfb      	ldrb	r3, [r7, #19]
 80051fe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005208:	2b00      	cmp	r3, #0
 800520a:	f000 80a0 	beq.w	800534e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800520e:	2300      	movs	r3, #0
 8005210:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005212:	4b47      	ldr	r3, [pc, #284]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005214:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800521a:	2b00      	cmp	r3, #0
 800521c:	d101      	bne.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800521e:	2301      	movs	r3, #1
 8005220:	e000      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005222:	2300      	movs	r3, #0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00d      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005228:	4b41      	ldr	r3, [pc, #260]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800522a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800522c:	4a40      	ldr	r2, [pc, #256]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800522e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005232:	6593      	str	r3, [r2, #88]	; 0x58
 8005234:	4b3e      	ldr	r3, [pc, #248]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800523c:	60bb      	str	r3, [r7, #8]
 800523e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005240:	2301      	movs	r3, #1
 8005242:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005244:	4b3b      	ldr	r3, [pc, #236]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a3a      	ldr	r2, [pc, #232]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800524a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800524e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005250:	f7fc fc70 	bl	8001b34 <HAL_GetTick>
 8005254:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005256:	e009      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005258:	f7fc fc6c 	bl	8001b34 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	2b02      	cmp	r3, #2
 8005264:	d902      	bls.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005266:	2303      	movs	r3, #3
 8005268:	74fb      	strb	r3, [r7, #19]
        break;
 800526a:	e005      	b.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800526c:	4b31      	ldr	r3, [pc, #196]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005274:	2b00      	cmp	r3, #0
 8005276:	d0ef      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005278:	7cfb      	ldrb	r3, [r7, #19]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d15c      	bne.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800527e:	4b2c      	ldr	r3, [pc, #176]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005284:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005288:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d01f      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005296:	697a      	ldr	r2, [r7, #20]
 8005298:	429a      	cmp	r2, r3
 800529a:	d019      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800529c:	4b24      	ldr	r3, [pc, #144]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800529e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052a8:	4b21      	ldr	r3, [pc, #132]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ae:	4a20      	ldr	r2, [pc, #128]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052b8:	4b1d      	ldr	r3, [pc, #116]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052be:	4a1c      	ldr	r2, [pc, #112]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052c8:	4a19      	ldr	r2, [pc, #100]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	f003 0301 	and.w	r3, r3, #1
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d016      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052da:	f7fc fc2b 	bl	8001b34 <HAL_GetTick>
 80052de:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052e0:	e00b      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052e2:	f7fc fc27 	bl	8001b34 <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d902      	bls.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	74fb      	strb	r3, [r7, #19]
            break;
 80052f8:	e006      	b.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052fa:	4b0d      	ldr	r3, [pc, #52]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d0ec      	beq.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005308:	7cfb      	ldrb	r3, [r7, #19]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10c      	bne.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800530e:	4b08      	ldr	r3, [pc, #32]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005314:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800531e:	4904      	ldr	r1, [pc, #16]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005320:	4313      	orrs	r3, r2
 8005322:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005326:	e009      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005328:	7cfb      	ldrb	r3, [r7, #19]
 800532a:	74bb      	strb	r3, [r7, #18]
 800532c:	e006      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800532e:	bf00      	nop
 8005330:	40021000 	.word	0x40021000
 8005334:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005338:	7cfb      	ldrb	r3, [r7, #19]
 800533a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800533c:	7c7b      	ldrb	r3, [r7, #17]
 800533e:	2b01      	cmp	r3, #1
 8005340:	d105      	bne.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005342:	4b9e      	ldr	r3, [pc, #632]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005346:	4a9d      	ldr	r2, [pc, #628]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005348:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800534c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00a      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800535a:	4b98      	ldr	r3, [pc, #608]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800535c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005360:	f023 0203 	bic.w	r2, r3, #3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005368:	4994      	ldr	r1, [pc, #592]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800536a:	4313      	orrs	r3, r2
 800536c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0302 	and.w	r3, r3, #2
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00a      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800537c:	4b8f      	ldr	r3, [pc, #572]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800537e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005382:	f023 020c 	bic.w	r2, r3, #12
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800538a:	498c      	ldr	r1, [pc, #560]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800538c:	4313      	orrs	r3, r2
 800538e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0304 	and.w	r3, r3, #4
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00a      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800539e:	4b87      	ldr	r3, [pc, #540]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ac:	4983      	ldr	r1, [pc, #524]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0308 	and.w	r3, r3, #8
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00a      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053c0:	4b7e      	ldr	r3, [pc, #504]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053c6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ce:	497b      	ldr	r1, [pc, #492]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053d0:	4313      	orrs	r3, r2
 80053d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0310 	and.w	r3, r3, #16
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00a      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80053e2:	4b76      	ldr	r3, [pc, #472]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053f0:	4972      	ldr	r1, [pc, #456]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0320 	and.w	r3, r3, #32
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00a      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005404:	4b6d      	ldr	r3, [pc, #436]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005406:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800540a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005412:	496a      	ldr	r1, [pc, #424]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005414:	4313      	orrs	r3, r2
 8005416:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005426:	4b65      	ldr	r3, [pc, #404]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005428:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800542c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005434:	4961      	ldr	r1, [pc, #388]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005436:	4313      	orrs	r3, r2
 8005438:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005444:	2b00      	cmp	r3, #0
 8005446:	d00a      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005448:	4b5c      	ldr	r3, [pc, #368]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800544a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800544e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005456:	4959      	ldr	r1, [pc, #356]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005458:	4313      	orrs	r3, r2
 800545a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800546a:	4b54      	ldr	r3, [pc, #336]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800546c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005470:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005478:	4950      	ldr	r1, [pc, #320]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800547a:	4313      	orrs	r3, r2
 800547c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00a      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800548c:	4b4b      	ldr	r3, [pc, #300]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800548e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005492:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800549a:	4948      	ldr	r1, [pc, #288]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800549c:	4313      	orrs	r3, r2
 800549e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00a      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054ae:	4b43      	ldr	r3, [pc, #268]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054bc:	493f      	ldr	r1, [pc, #252]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d028      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054d0:	4b3a      	ldr	r3, [pc, #232]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054d6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054de:	4937      	ldr	r1, [pc, #220]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054ee:	d106      	bne.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054f0:	4b32      	ldr	r3, [pc, #200]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	4a31      	ldr	r2, [pc, #196]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054fa:	60d3      	str	r3, [r2, #12]
 80054fc:	e011      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005502:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005506:	d10c      	bne.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	3304      	adds	r3, #4
 800550c:	2101      	movs	r1, #1
 800550e:	4618      	mov	r0, r3
 8005510:	f000 f8c8 	bl	80056a4 <RCCEx_PLLSAI1_Config>
 8005514:	4603      	mov	r3, r0
 8005516:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005518:	7cfb      	ldrb	r3, [r7, #19]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800551e:	7cfb      	ldrb	r3, [r7, #19]
 8005520:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d028      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800552e:	4b23      	ldr	r3, [pc, #140]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005534:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800553c:	491f      	ldr	r1, [pc, #124]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800553e:	4313      	orrs	r3, r2
 8005540:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005548:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800554c:	d106      	bne.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800554e:	4b1b      	ldr	r3, [pc, #108]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	4a1a      	ldr	r2, [pc, #104]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005558:	60d3      	str	r3, [r2, #12]
 800555a:	e011      	b.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005560:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005564:	d10c      	bne.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	3304      	adds	r3, #4
 800556a:	2101      	movs	r1, #1
 800556c:	4618      	mov	r0, r3
 800556e:	f000 f899 	bl	80056a4 <RCCEx_PLLSAI1_Config>
 8005572:	4603      	mov	r3, r0
 8005574:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005576:	7cfb      	ldrb	r3, [r7, #19]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d001      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800557c:	7cfb      	ldrb	r3, [r7, #19]
 800557e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005588:	2b00      	cmp	r3, #0
 800558a:	d02b      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800558c:	4b0b      	ldr	r3, [pc, #44]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800558e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005592:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800559a:	4908      	ldr	r1, [pc, #32]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800559c:	4313      	orrs	r3, r2
 800559e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80055aa:	d109      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055ac:	4b03      	ldr	r3, [pc, #12]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	4a02      	ldr	r2, [pc, #8]	; (80055bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055b6:	60d3      	str	r3, [r2, #12]
 80055b8:	e014      	b.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80055ba:	bf00      	nop
 80055bc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80055c8:	d10c      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	3304      	adds	r3, #4
 80055ce:	2101      	movs	r1, #1
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 f867 	bl	80056a4 <RCCEx_PLLSAI1_Config>
 80055d6:	4603      	mov	r3, r0
 80055d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055da:	7cfb      	ldrb	r3, [r7, #19]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d001      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80055e0:	7cfb      	ldrb	r3, [r7, #19]
 80055e2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d02f      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80055f0:	4b2b      	ldr	r3, [pc, #172]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055fe:	4928      	ldr	r1, [pc, #160]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800560a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800560e:	d10d      	bne.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	3304      	adds	r3, #4
 8005614:	2102      	movs	r1, #2
 8005616:	4618      	mov	r0, r3
 8005618:	f000 f844 	bl	80056a4 <RCCEx_PLLSAI1_Config>
 800561c:	4603      	mov	r3, r0
 800561e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005620:	7cfb      	ldrb	r3, [r7, #19]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d014      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005626:	7cfb      	ldrb	r3, [r7, #19]
 8005628:	74bb      	strb	r3, [r7, #18]
 800562a:	e011      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005630:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005634:	d10c      	bne.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	3320      	adds	r3, #32
 800563a:	2102      	movs	r1, #2
 800563c:	4618      	mov	r0, r3
 800563e:	f000 f925 	bl	800588c <RCCEx_PLLSAI2_Config>
 8005642:	4603      	mov	r3, r0
 8005644:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005646:	7cfb      	ldrb	r3, [r7, #19]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d001      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800564c:	7cfb      	ldrb	r3, [r7, #19]
 800564e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00a      	beq.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800565c:	4b10      	ldr	r3, [pc, #64]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800565e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005662:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800566a:	490d      	ldr	r1, [pc, #52]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800566c:	4313      	orrs	r3, r2
 800566e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00b      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800567e:	4b08      	ldr	r3, [pc, #32]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005684:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800568e:	4904      	ldr	r1, [pc, #16]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005690:	4313      	orrs	r3, r2
 8005692:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005696:	7cbb      	ldrb	r3, [r7, #18]
}
 8005698:	4618      	mov	r0, r3
 800569a:	3718      	adds	r7, #24
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	40021000 	.word	0x40021000

080056a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056ae:	2300      	movs	r3, #0
 80056b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056b2:	4b75      	ldr	r3, [pc, #468]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	f003 0303 	and.w	r3, r3, #3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d018      	beq.n	80056f0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80056be:	4b72      	ldr	r3, [pc, #456]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	f003 0203 	and.w	r2, r3, #3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d10d      	bne.n	80056ea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
       ||
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d009      	beq.n	80056ea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80056d6:	4b6c      	ldr	r3, [pc, #432]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	091b      	lsrs	r3, r3, #4
 80056dc:	f003 0307 	and.w	r3, r3, #7
 80056e0:	1c5a      	adds	r2, r3, #1
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
       ||
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d047      	beq.n	800577a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	73fb      	strb	r3, [r7, #15]
 80056ee:	e044      	b.n	800577a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2b03      	cmp	r3, #3
 80056f6:	d018      	beq.n	800572a <RCCEx_PLLSAI1_Config+0x86>
 80056f8:	2b03      	cmp	r3, #3
 80056fa:	d825      	bhi.n	8005748 <RCCEx_PLLSAI1_Config+0xa4>
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d002      	beq.n	8005706 <RCCEx_PLLSAI1_Config+0x62>
 8005700:	2b02      	cmp	r3, #2
 8005702:	d009      	beq.n	8005718 <RCCEx_PLLSAI1_Config+0x74>
 8005704:	e020      	b.n	8005748 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005706:	4b60      	ldr	r3, [pc, #384]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	2b00      	cmp	r3, #0
 8005710:	d11d      	bne.n	800574e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005716:	e01a      	b.n	800574e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005718:	4b5b      	ldr	r3, [pc, #364]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005720:	2b00      	cmp	r3, #0
 8005722:	d116      	bne.n	8005752 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005728:	e013      	b.n	8005752 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800572a:	4b57      	ldr	r3, [pc, #348]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d10f      	bne.n	8005756 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005736:	4b54      	ldr	r3, [pc, #336]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d109      	bne.n	8005756 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005746:	e006      	b.n	8005756 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	73fb      	strb	r3, [r7, #15]
      break;
 800574c:	e004      	b.n	8005758 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800574e:	bf00      	nop
 8005750:	e002      	b.n	8005758 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005752:	bf00      	nop
 8005754:	e000      	b.n	8005758 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005756:	bf00      	nop
    }

    if(status == HAL_OK)
 8005758:	7bfb      	ldrb	r3, [r7, #15]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10d      	bne.n	800577a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800575e:	4b4a      	ldr	r3, [pc, #296]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6819      	ldr	r1, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	3b01      	subs	r3, #1
 8005770:	011b      	lsls	r3, r3, #4
 8005772:	430b      	orrs	r3, r1
 8005774:	4944      	ldr	r1, [pc, #272]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005776:	4313      	orrs	r3, r2
 8005778:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800577a:	7bfb      	ldrb	r3, [r7, #15]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d17d      	bne.n	800587c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005780:	4b41      	ldr	r3, [pc, #260]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a40      	ldr	r2, [pc, #256]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005786:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800578a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800578c:	f7fc f9d2 	bl	8001b34 <HAL_GetTick>
 8005790:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005792:	e009      	b.n	80057a8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005794:	f7fc f9ce 	bl	8001b34 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d902      	bls.n	80057a8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	73fb      	strb	r3, [r7, #15]
        break;
 80057a6:	e005      	b.n	80057b4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057a8:	4b37      	ldr	r3, [pc, #220]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1ef      	bne.n	8005794 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80057b4:	7bfb      	ldrb	r3, [r7, #15]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d160      	bne.n	800587c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d111      	bne.n	80057e4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057c0:	4b31      	ldr	r3, [pc, #196]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80057c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057cc:	687a      	ldr	r2, [r7, #4]
 80057ce:	6892      	ldr	r2, [r2, #8]
 80057d0:	0211      	lsls	r1, r2, #8
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	68d2      	ldr	r2, [r2, #12]
 80057d6:	0912      	lsrs	r2, r2, #4
 80057d8:	0452      	lsls	r2, r2, #17
 80057da:	430a      	orrs	r2, r1
 80057dc:	492a      	ldr	r1, [pc, #168]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	610b      	str	r3, [r1, #16]
 80057e2:	e027      	b.n	8005834 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d112      	bne.n	8005810 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057ea:	4b27      	ldr	r3, [pc, #156]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80057f2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	6892      	ldr	r2, [r2, #8]
 80057fa:	0211      	lsls	r1, r2, #8
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	6912      	ldr	r2, [r2, #16]
 8005800:	0852      	lsrs	r2, r2, #1
 8005802:	3a01      	subs	r2, #1
 8005804:	0552      	lsls	r2, r2, #21
 8005806:	430a      	orrs	r2, r1
 8005808:	491f      	ldr	r1, [pc, #124]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 800580a:	4313      	orrs	r3, r2
 800580c:	610b      	str	r3, [r1, #16]
 800580e:	e011      	b.n	8005834 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005810:	4b1d      	ldr	r3, [pc, #116]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005818:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	6892      	ldr	r2, [r2, #8]
 8005820:	0211      	lsls	r1, r2, #8
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	6952      	ldr	r2, [r2, #20]
 8005826:	0852      	lsrs	r2, r2, #1
 8005828:	3a01      	subs	r2, #1
 800582a:	0652      	lsls	r2, r2, #25
 800582c:	430a      	orrs	r2, r1
 800582e:	4916      	ldr	r1, [pc, #88]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005830:	4313      	orrs	r3, r2
 8005832:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005834:	4b14      	ldr	r3, [pc, #80]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a13      	ldr	r2, [pc, #76]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 800583a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800583e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005840:	f7fc f978 	bl	8001b34 <HAL_GetTick>
 8005844:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005846:	e009      	b.n	800585c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005848:	f7fc f974 	bl	8001b34 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	2b02      	cmp	r3, #2
 8005854:	d902      	bls.n	800585c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	73fb      	strb	r3, [r7, #15]
          break;
 800585a:	e005      	b.n	8005868 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800585c:	4b0a      	ldr	r3, [pc, #40]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d0ef      	beq.n	8005848 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005868:	7bfb      	ldrb	r3, [r7, #15]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d106      	bne.n	800587c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800586e:	4b06      	ldr	r3, [pc, #24]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005870:	691a      	ldr	r2, [r3, #16]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	4904      	ldr	r1, [pc, #16]	; (8005888 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005878:	4313      	orrs	r3, r2
 800587a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800587c:	7bfb      	ldrb	r3, [r7, #15]
}
 800587e:	4618      	mov	r0, r3
 8005880:	3710      	adds	r7, #16
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	40021000 	.word	0x40021000

0800588c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005896:	2300      	movs	r3, #0
 8005898:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800589a:	4b6a      	ldr	r3, [pc, #424]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	f003 0303 	and.w	r3, r3, #3
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d018      	beq.n	80058d8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80058a6:	4b67      	ldr	r3, [pc, #412]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	f003 0203 	and.w	r2, r3, #3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d10d      	bne.n	80058d2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
       ||
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d009      	beq.n	80058d2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80058be:	4b61      	ldr	r3, [pc, #388]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	091b      	lsrs	r3, r3, #4
 80058c4:	f003 0307 	and.w	r3, r3, #7
 80058c8:	1c5a      	adds	r2, r3, #1
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
       ||
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d047      	beq.n	8005962 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	73fb      	strb	r3, [r7, #15]
 80058d6:	e044      	b.n	8005962 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2b03      	cmp	r3, #3
 80058de:	d018      	beq.n	8005912 <RCCEx_PLLSAI2_Config+0x86>
 80058e0:	2b03      	cmp	r3, #3
 80058e2:	d825      	bhi.n	8005930 <RCCEx_PLLSAI2_Config+0xa4>
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d002      	beq.n	80058ee <RCCEx_PLLSAI2_Config+0x62>
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d009      	beq.n	8005900 <RCCEx_PLLSAI2_Config+0x74>
 80058ec:	e020      	b.n	8005930 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80058ee:	4b55      	ldr	r3, [pc, #340]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 0302 	and.w	r3, r3, #2
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d11d      	bne.n	8005936 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058fe:	e01a      	b.n	8005936 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005900:	4b50      	ldr	r3, [pc, #320]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005908:	2b00      	cmp	r3, #0
 800590a:	d116      	bne.n	800593a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005910:	e013      	b.n	800593a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005912:	4b4c      	ldr	r3, [pc, #304]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d10f      	bne.n	800593e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800591e:	4b49      	ldr	r3, [pc, #292]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d109      	bne.n	800593e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800592e:	e006      	b.n	800593e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	73fb      	strb	r3, [r7, #15]
      break;
 8005934:	e004      	b.n	8005940 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005936:	bf00      	nop
 8005938:	e002      	b.n	8005940 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800593a:	bf00      	nop
 800593c:	e000      	b.n	8005940 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800593e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005940:	7bfb      	ldrb	r3, [r7, #15]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10d      	bne.n	8005962 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005946:	4b3f      	ldr	r3, [pc, #252]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6819      	ldr	r1, [r3, #0]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	3b01      	subs	r3, #1
 8005958:	011b      	lsls	r3, r3, #4
 800595a:	430b      	orrs	r3, r1
 800595c:	4939      	ldr	r1, [pc, #228]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 800595e:	4313      	orrs	r3, r2
 8005960:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005962:	7bfb      	ldrb	r3, [r7, #15]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d167      	bne.n	8005a38 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005968:	4b36      	ldr	r3, [pc, #216]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a35      	ldr	r2, [pc, #212]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 800596e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005972:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005974:	f7fc f8de 	bl	8001b34 <HAL_GetTick>
 8005978:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800597a:	e009      	b.n	8005990 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800597c:	f7fc f8da 	bl	8001b34 <HAL_GetTick>
 8005980:	4602      	mov	r2, r0
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	2b02      	cmp	r3, #2
 8005988:	d902      	bls.n	8005990 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800598a:	2303      	movs	r3, #3
 800598c:	73fb      	strb	r3, [r7, #15]
        break;
 800598e:	e005      	b.n	800599c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005990:	4b2c      	ldr	r3, [pc, #176]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1ef      	bne.n	800597c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800599c:	7bfb      	ldrb	r3, [r7, #15]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d14a      	bne.n	8005a38 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d111      	bne.n	80059cc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059a8:	4b26      	ldr	r3, [pc, #152]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059aa:	695b      	ldr	r3, [r3, #20]
 80059ac:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80059b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	6892      	ldr	r2, [r2, #8]
 80059b8:	0211      	lsls	r1, r2, #8
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	68d2      	ldr	r2, [r2, #12]
 80059be:	0912      	lsrs	r2, r2, #4
 80059c0:	0452      	lsls	r2, r2, #17
 80059c2:	430a      	orrs	r2, r1
 80059c4:	491f      	ldr	r1, [pc, #124]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059c6:	4313      	orrs	r3, r2
 80059c8:	614b      	str	r3, [r1, #20]
 80059ca:	e011      	b.n	80059f0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059cc:	4b1d      	ldr	r3, [pc, #116]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80059d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	6892      	ldr	r2, [r2, #8]
 80059dc:	0211      	lsls	r1, r2, #8
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	6912      	ldr	r2, [r2, #16]
 80059e2:	0852      	lsrs	r2, r2, #1
 80059e4:	3a01      	subs	r2, #1
 80059e6:	0652      	lsls	r2, r2, #25
 80059e8:	430a      	orrs	r2, r1
 80059ea:	4916      	ldr	r1, [pc, #88]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80059f0:	4b14      	ldr	r3, [pc, #80]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a13      	ldr	r2, [pc, #76]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059fc:	f7fc f89a 	bl	8001b34 <HAL_GetTick>
 8005a00:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a02:	e009      	b.n	8005a18 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a04:	f7fc f896 	bl	8001b34 <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d902      	bls.n	8005a18 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	73fb      	strb	r3, [r7, #15]
          break;
 8005a16:	e005      	b.n	8005a24 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a18:	4b0a      	ldr	r3, [pc, #40]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d0ef      	beq.n	8005a04 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005a24:	7bfb      	ldrb	r3, [r7, #15]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d106      	bne.n	8005a38 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005a2a:	4b06      	ldr	r3, [pc, #24]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a2c:	695a      	ldr	r2, [r3, #20]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	4904      	ldr	r1, [pc, #16]	; (8005a44 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	40021000 	.word	0x40021000

08005a48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d101      	bne.n	8005a5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e049      	b.n	8005aee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d106      	bne.n	8005a74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f7fb fd7e 	bl	8001570 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2202      	movs	r2, #2
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	3304      	adds	r3, #4
 8005a84:	4619      	mov	r1, r3
 8005a86:	4610      	mov	r0, r2
 8005a88:	f000 fa9a 	bl	8005fc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3708      	adds	r7, #8
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
	...

08005af8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d001      	beq.n	8005b10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e04f      	b.n	8005bb0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2202      	movs	r2, #2
 8005b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68da      	ldr	r2, [r3, #12]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f042 0201 	orr.w	r2, r2, #1
 8005b26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a23      	ldr	r2, [pc, #140]	; (8005bbc <HAL_TIM_Base_Start_IT+0xc4>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d01d      	beq.n	8005b6e <HAL_TIM_Base_Start_IT+0x76>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b3a:	d018      	beq.n	8005b6e <HAL_TIM_Base_Start_IT+0x76>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a1f      	ldr	r2, [pc, #124]	; (8005bc0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d013      	beq.n	8005b6e <HAL_TIM_Base_Start_IT+0x76>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a1e      	ldr	r2, [pc, #120]	; (8005bc4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d00e      	beq.n	8005b6e <HAL_TIM_Base_Start_IT+0x76>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a1c      	ldr	r2, [pc, #112]	; (8005bc8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d009      	beq.n	8005b6e <HAL_TIM_Base_Start_IT+0x76>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a1b      	ldr	r2, [pc, #108]	; (8005bcc <HAL_TIM_Base_Start_IT+0xd4>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d004      	beq.n	8005b6e <HAL_TIM_Base_Start_IT+0x76>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a19      	ldr	r2, [pc, #100]	; (8005bd0 <HAL_TIM_Base_Start_IT+0xd8>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d115      	bne.n	8005b9a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	4b17      	ldr	r3, [pc, #92]	; (8005bd4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005b76:	4013      	ands	r3, r2
 8005b78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2b06      	cmp	r3, #6
 8005b7e:	d015      	beq.n	8005bac <HAL_TIM_Base_Start_IT+0xb4>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b86:	d011      	beq.n	8005bac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f042 0201 	orr.w	r2, r2, #1
 8005b96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b98:	e008      	b.n	8005bac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f042 0201 	orr.w	r2, r2, #1
 8005ba8:	601a      	str	r2, [r3, #0]
 8005baa:	e000      	b.n	8005bae <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3714      	adds	r7, #20
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr
 8005bbc:	40012c00 	.word	0x40012c00
 8005bc0:	40000400 	.word	0x40000400
 8005bc4:	40000800 	.word	0x40000800
 8005bc8:	40000c00 	.word	0x40000c00
 8005bcc:	40013400 	.word	0x40013400
 8005bd0:	40014000 	.word	0x40014000
 8005bd4:	00010007 	.word	0x00010007

08005bd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	f003 0302 	and.w	r3, r3, #2
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d020      	beq.n	8005c3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d01b      	beq.n	8005c3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f06f 0202 	mvn.w	r2, #2
 8005c0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2201      	movs	r2, #1
 8005c12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	f003 0303 	and.w	r3, r3, #3
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d003      	beq.n	8005c2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f9ad 	bl	8005f82 <HAL_TIM_IC_CaptureCallback>
 8005c28:	e005      	b.n	8005c36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f99f 	bl	8005f6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 f9b0 	bl	8005f96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	f003 0304 	and.w	r3, r3, #4
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d020      	beq.n	8005c88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f003 0304 	and.w	r3, r3, #4
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d01b      	beq.n	8005c88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f06f 0204 	mvn.w	r2, #4
 8005c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2202      	movs	r2, #2
 8005c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	699b      	ldr	r3, [r3, #24]
 8005c66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d003      	beq.n	8005c76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f987 	bl	8005f82 <HAL_TIM_IC_CaptureCallback>
 8005c74:	e005      	b.n	8005c82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 f979 	bl	8005f6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f000 f98a 	bl	8005f96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	f003 0308 	and.w	r3, r3, #8
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d020      	beq.n	8005cd4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f003 0308 	and.w	r3, r3, #8
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d01b      	beq.n	8005cd4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f06f 0208 	mvn.w	r2, #8
 8005ca4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2204      	movs	r2, #4
 8005caa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	69db      	ldr	r3, [r3, #28]
 8005cb2:	f003 0303 	and.w	r3, r3, #3
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d003      	beq.n	8005cc2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 f961 	bl	8005f82 <HAL_TIM_IC_CaptureCallback>
 8005cc0:	e005      	b.n	8005cce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 f953 	bl	8005f6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 f964 	bl	8005f96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f003 0310 	and.w	r3, r3, #16
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d020      	beq.n	8005d20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f003 0310 	and.w	r3, r3, #16
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d01b      	beq.n	8005d20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f06f 0210 	mvn.w	r2, #16
 8005cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2208      	movs	r2, #8
 8005cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	69db      	ldr	r3, [r3, #28]
 8005cfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d003      	beq.n	8005d0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f93b 	bl	8005f82 <HAL_TIM_IC_CaptureCallback>
 8005d0c:	e005      	b.n	8005d1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f92d 	bl	8005f6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 f93e 	bl	8005f96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00c      	beq.n	8005d44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d007      	beq.n	8005d44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f06f 0201 	mvn.w	r2, #1
 8005d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f7fb fab6 	bl	80012b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00c      	beq.n	8005d68 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d007      	beq.n	8005d68 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 faf2 	bl	800634c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00c      	beq.n	8005d8c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d007      	beq.n	8005d8c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 faea 	bl	8006360 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00c      	beq.n	8005db0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d007      	beq.n	8005db0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f8fd 	bl	8005faa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	f003 0320 	and.w	r3, r3, #32
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00c      	beq.n	8005dd4 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f003 0320 	and.w	r3, r3, #32
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d007      	beq.n	8005dd4 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f06f 0220 	mvn.w	r2, #32
 8005dcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fab2 	bl	8006338 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005dd4:	bf00      	nop
 8005dd6:	3710      	adds	r7, #16
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005de6:	2300      	movs	r3, #0
 8005de8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d101      	bne.n	8005df8 <HAL_TIM_ConfigClockSource+0x1c>
 8005df4:	2302      	movs	r3, #2
 8005df6:	e0b6      	b.n	8005f66 <HAL_TIM_ConfigClockSource+0x18a>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2202      	movs	r2, #2
 8005e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e16:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005e1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68ba      	ldr	r2, [r7, #8]
 8005e2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e34:	d03e      	beq.n	8005eb4 <HAL_TIM_ConfigClockSource+0xd8>
 8005e36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e3a:	f200 8087 	bhi.w	8005f4c <HAL_TIM_ConfigClockSource+0x170>
 8005e3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e42:	f000 8086 	beq.w	8005f52 <HAL_TIM_ConfigClockSource+0x176>
 8005e46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e4a:	d87f      	bhi.n	8005f4c <HAL_TIM_ConfigClockSource+0x170>
 8005e4c:	2b70      	cmp	r3, #112	; 0x70
 8005e4e:	d01a      	beq.n	8005e86 <HAL_TIM_ConfigClockSource+0xaa>
 8005e50:	2b70      	cmp	r3, #112	; 0x70
 8005e52:	d87b      	bhi.n	8005f4c <HAL_TIM_ConfigClockSource+0x170>
 8005e54:	2b60      	cmp	r3, #96	; 0x60
 8005e56:	d050      	beq.n	8005efa <HAL_TIM_ConfigClockSource+0x11e>
 8005e58:	2b60      	cmp	r3, #96	; 0x60
 8005e5a:	d877      	bhi.n	8005f4c <HAL_TIM_ConfigClockSource+0x170>
 8005e5c:	2b50      	cmp	r3, #80	; 0x50
 8005e5e:	d03c      	beq.n	8005eda <HAL_TIM_ConfigClockSource+0xfe>
 8005e60:	2b50      	cmp	r3, #80	; 0x50
 8005e62:	d873      	bhi.n	8005f4c <HAL_TIM_ConfigClockSource+0x170>
 8005e64:	2b40      	cmp	r3, #64	; 0x40
 8005e66:	d058      	beq.n	8005f1a <HAL_TIM_ConfigClockSource+0x13e>
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	d86f      	bhi.n	8005f4c <HAL_TIM_ConfigClockSource+0x170>
 8005e6c:	2b30      	cmp	r3, #48	; 0x30
 8005e6e:	d064      	beq.n	8005f3a <HAL_TIM_ConfigClockSource+0x15e>
 8005e70:	2b30      	cmp	r3, #48	; 0x30
 8005e72:	d86b      	bhi.n	8005f4c <HAL_TIM_ConfigClockSource+0x170>
 8005e74:	2b20      	cmp	r3, #32
 8005e76:	d060      	beq.n	8005f3a <HAL_TIM_ConfigClockSource+0x15e>
 8005e78:	2b20      	cmp	r3, #32
 8005e7a:	d867      	bhi.n	8005f4c <HAL_TIM_ConfigClockSource+0x170>
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d05c      	beq.n	8005f3a <HAL_TIM_ConfigClockSource+0x15e>
 8005e80:	2b10      	cmp	r3, #16
 8005e82:	d05a      	beq.n	8005f3a <HAL_TIM_ConfigClockSource+0x15e>
 8005e84:	e062      	b.n	8005f4c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e96:	f000 f9a7 	bl	80061e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005ea8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	68ba      	ldr	r2, [r7, #8]
 8005eb0:	609a      	str	r2, [r3, #8]
      break;
 8005eb2:	e04f      	b.n	8005f54 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ec4:	f000 f990 	bl	80061e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	689a      	ldr	r2, [r3, #8]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ed6:	609a      	str	r2, [r3, #8]
      break;
 8005ed8:	e03c      	b.n	8005f54 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	f000 f904 	bl	80060f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2150      	movs	r1, #80	; 0x50
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f000 f95d 	bl	80061b2 <TIM_ITRx_SetConfig>
      break;
 8005ef8:	e02c      	b.n	8005f54 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f06:	461a      	mov	r2, r3
 8005f08:	f000 f923 	bl	8006152 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2160      	movs	r1, #96	; 0x60
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 f94d 	bl	80061b2 <TIM_ITRx_SetConfig>
      break;
 8005f18:	e01c      	b.n	8005f54 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f26:	461a      	mov	r2, r3
 8005f28:	f000 f8e4 	bl	80060f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2140      	movs	r1, #64	; 0x40
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 f93d 	bl	80061b2 <TIM_ITRx_SetConfig>
      break;
 8005f38:	e00c      	b.n	8005f54 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4619      	mov	r1, r3
 8005f44:	4610      	mov	r0, r2
 8005f46:	f000 f934 	bl	80061b2 <TIM_ITRx_SetConfig>
      break;
 8005f4a:	e003      	b.n	8005f54 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	73fb      	strb	r3, [r7, #15]
      break;
 8005f50:	e000      	b.n	8005f54 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005f52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3710      	adds	r7, #16
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b083      	sub	sp, #12
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f76:	bf00      	nop
 8005f78:	370c      	adds	r7, #12
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr

08005f82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b083      	sub	sp, #12
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f8a:	bf00      	nop
 8005f8c:	370c      	adds	r7, #12
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr

08005f96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f96:	b480      	push	{r7}
 8005f98:	b083      	sub	sp, #12
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f9e:	bf00      	nop
 8005fa0:	370c      	adds	r7, #12
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr

08005faa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005faa:	b480      	push	{r7}
 8005fac:	b083      	sub	sp, #12
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fb2:	bf00      	nop
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr
	...

08005fc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a40      	ldr	r2, [pc, #256]	; (80060d4 <TIM_Base_SetConfig+0x114>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d013      	beq.n	8006000 <TIM_Base_SetConfig+0x40>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fde:	d00f      	beq.n	8006000 <TIM_Base_SetConfig+0x40>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a3d      	ldr	r2, [pc, #244]	; (80060d8 <TIM_Base_SetConfig+0x118>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d00b      	beq.n	8006000 <TIM_Base_SetConfig+0x40>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a3c      	ldr	r2, [pc, #240]	; (80060dc <TIM_Base_SetConfig+0x11c>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d007      	beq.n	8006000 <TIM_Base_SetConfig+0x40>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a3b      	ldr	r2, [pc, #236]	; (80060e0 <TIM_Base_SetConfig+0x120>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d003      	beq.n	8006000 <TIM_Base_SetConfig+0x40>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a3a      	ldr	r2, [pc, #232]	; (80060e4 <TIM_Base_SetConfig+0x124>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d108      	bne.n	8006012 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006006:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	4313      	orrs	r3, r2
 8006010:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a2f      	ldr	r2, [pc, #188]	; (80060d4 <TIM_Base_SetConfig+0x114>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d01f      	beq.n	800605a <TIM_Base_SetConfig+0x9a>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006020:	d01b      	beq.n	800605a <TIM_Base_SetConfig+0x9a>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a2c      	ldr	r2, [pc, #176]	; (80060d8 <TIM_Base_SetConfig+0x118>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d017      	beq.n	800605a <TIM_Base_SetConfig+0x9a>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a2b      	ldr	r2, [pc, #172]	; (80060dc <TIM_Base_SetConfig+0x11c>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d013      	beq.n	800605a <TIM_Base_SetConfig+0x9a>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a2a      	ldr	r2, [pc, #168]	; (80060e0 <TIM_Base_SetConfig+0x120>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d00f      	beq.n	800605a <TIM_Base_SetConfig+0x9a>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a29      	ldr	r2, [pc, #164]	; (80060e4 <TIM_Base_SetConfig+0x124>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d00b      	beq.n	800605a <TIM_Base_SetConfig+0x9a>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a28      	ldr	r2, [pc, #160]	; (80060e8 <TIM_Base_SetConfig+0x128>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d007      	beq.n	800605a <TIM_Base_SetConfig+0x9a>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a27      	ldr	r2, [pc, #156]	; (80060ec <TIM_Base_SetConfig+0x12c>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d003      	beq.n	800605a <TIM_Base_SetConfig+0x9a>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a26      	ldr	r2, [pc, #152]	; (80060f0 <TIM_Base_SetConfig+0x130>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d108      	bne.n	800606c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006060:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	4313      	orrs	r3, r2
 800606a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	695b      	ldr	r3, [r3, #20]
 8006076:	4313      	orrs	r3, r2
 8006078:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	689a      	ldr	r2, [r3, #8]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a10      	ldr	r2, [pc, #64]	; (80060d4 <TIM_Base_SetConfig+0x114>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d00f      	beq.n	80060b8 <TIM_Base_SetConfig+0xf8>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a12      	ldr	r2, [pc, #72]	; (80060e4 <TIM_Base_SetConfig+0x124>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d00b      	beq.n	80060b8 <TIM_Base_SetConfig+0xf8>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a11      	ldr	r2, [pc, #68]	; (80060e8 <TIM_Base_SetConfig+0x128>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d007      	beq.n	80060b8 <TIM_Base_SetConfig+0xf8>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a10      	ldr	r2, [pc, #64]	; (80060ec <TIM_Base_SetConfig+0x12c>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d003      	beq.n	80060b8 <TIM_Base_SetConfig+0xf8>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a0f      	ldr	r2, [pc, #60]	; (80060f0 <TIM_Base_SetConfig+0x130>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d103      	bne.n	80060c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	691a      	ldr	r2, [r3, #16]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	615a      	str	r2, [r3, #20]
}
 80060c6:	bf00      	nop
 80060c8:	3714      	adds	r7, #20
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	40012c00 	.word	0x40012c00
 80060d8:	40000400 	.word	0x40000400
 80060dc:	40000800 	.word	0x40000800
 80060e0:	40000c00 	.word	0x40000c00
 80060e4:	40013400 	.word	0x40013400
 80060e8:	40014000 	.word	0x40014000
 80060ec:	40014400 	.word	0x40014400
 80060f0:	40014800 	.word	0x40014800

080060f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b087      	sub	sp, #28
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6a1b      	ldr	r3, [r3, #32]
 8006104:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	f023 0201 	bic.w	r2, r3, #1
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	699b      	ldr	r3, [r3, #24]
 8006116:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800611e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	011b      	lsls	r3, r3, #4
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	4313      	orrs	r3, r2
 8006128:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	f023 030a 	bic.w	r3, r3, #10
 8006130:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006132:	697a      	ldr	r2, [r7, #20]
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	4313      	orrs	r3, r2
 8006138:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	621a      	str	r2, [r3, #32]
}
 8006146:	bf00      	nop
 8006148:	371c      	adds	r7, #28
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr

08006152 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006152:	b480      	push	{r7}
 8006154:	b087      	sub	sp, #28
 8006156:	af00      	add	r7, sp, #0
 8006158:	60f8      	str	r0, [r7, #12]
 800615a:	60b9      	str	r1, [r7, #8]
 800615c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6a1b      	ldr	r3, [r3, #32]
 8006162:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6a1b      	ldr	r3, [r3, #32]
 8006168:	f023 0210 	bic.w	r2, r3, #16
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	699b      	ldr	r3, [r3, #24]
 8006174:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800617c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	031b      	lsls	r3, r3, #12
 8006182:	693a      	ldr	r2, [r7, #16]
 8006184:	4313      	orrs	r3, r2
 8006186:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800618e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	697a      	ldr	r2, [r7, #20]
 8006196:	4313      	orrs	r3, r2
 8006198:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	621a      	str	r2, [r3, #32]
}
 80061a6:	bf00      	nop
 80061a8:	371c      	adds	r7, #28
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr

080061b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b085      	sub	sp, #20
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
 80061ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061ca:	683a      	ldr	r2, [r7, #0]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	f043 0307 	orr.w	r3, r3, #7
 80061d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	609a      	str	r2, [r3, #8]
}
 80061dc:	bf00      	nop
 80061de:	3714      	adds	r7, #20
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr

080061e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b087      	sub	sp, #28
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	60b9      	str	r1, [r7, #8]
 80061f2:	607a      	str	r2, [r7, #4]
 80061f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006202:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	021a      	lsls	r2, r3, #8
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	431a      	orrs	r2, r3
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	4313      	orrs	r3, r2
 8006210:	697a      	ldr	r2, [r7, #20]
 8006212:	4313      	orrs	r3, r2
 8006214:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	697a      	ldr	r2, [r7, #20]
 800621a:	609a      	str	r2, [r3, #8]
}
 800621c:	bf00      	nop
 800621e:	371c      	adds	r7, #28
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006238:	2b01      	cmp	r3, #1
 800623a:	d101      	bne.n	8006240 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800623c:	2302      	movs	r3, #2
 800623e:	e068      	b.n	8006312 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2202      	movs	r2, #2
 800624c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a2e      	ldr	r2, [pc, #184]	; (8006320 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d004      	beq.n	8006274 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a2d      	ldr	r2, [pc, #180]	; (8006324 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d108      	bne.n	8006286 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800627a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	4313      	orrs	r3, r2
 8006284:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800628c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	4313      	orrs	r3, r2
 8006296:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68fa      	ldr	r2, [r7, #12]
 800629e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a1e      	ldr	r2, [pc, #120]	; (8006320 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d01d      	beq.n	80062e6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062b2:	d018      	beq.n	80062e6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a1b      	ldr	r2, [pc, #108]	; (8006328 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d013      	beq.n	80062e6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a1a      	ldr	r2, [pc, #104]	; (800632c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d00e      	beq.n	80062e6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a18      	ldr	r2, [pc, #96]	; (8006330 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d009      	beq.n	80062e6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a13      	ldr	r2, [pc, #76]	; (8006324 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d004      	beq.n	80062e6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a14      	ldr	r2, [pc, #80]	; (8006334 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d10c      	bne.n	8006300 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68ba      	ldr	r2, [r7, #8]
 80062fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3714      	adds	r7, #20
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	40012c00 	.word	0x40012c00
 8006324:	40013400 	.word	0x40013400
 8006328:	40000400 	.word	0x40000400
 800632c:	40000800 	.word	0x40000800
 8006330:	40000c00 	.word	0x40000c00
 8006334:	40014000 	.word	0x40014000

08006338 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d101      	bne.n	8006386 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e040      	b.n	8006408 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800638a:	2b00      	cmp	r3, #0
 800638c:	d106      	bne.n	800639c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7fb f962 	bl	8001660 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2224      	movs	r2, #36	; 0x24
 80063a0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 0201 	bic.w	r2, r2, #1
 80063b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d002      	beq.n	80063c0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 fc04 	bl	8006bc8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 f949 	bl	8006658 <UART_SetConfig>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d101      	bne.n	80063d0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e01b      	b.n	8006408 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685a      	ldr	r2, [r3, #4]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	689a      	ldr	r2, [r3, #8]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f042 0201 	orr.w	r2, r2, #1
 80063fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 fc83 	bl	8006d0c <UART_CheckIdleState>
 8006406:	4603      	mov	r3, r0
}
 8006408:	4618      	mov	r0, r3
 800640a:	3708      	adds	r7, #8
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b08a      	sub	sp, #40	; 0x28
 8006414:	af02      	add	r7, sp, #8
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	603b      	str	r3, [r7, #0]
 800641c:	4613      	mov	r3, r2
 800641e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006424:	2b20      	cmp	r3, #32
 8006426:	d178      	bne.n	800651a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d002      	beq.n	8006434 <HAL_UART_Transmit+0x24>
 800642e:	88fb      	ldrh	r3, [r7, #6]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d101      	bne.n	8006438 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e071      	b.n	800651c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2200      	movs	r2, #0
 800643c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2221      	movs	r2, #33	; 0x21
 8006444:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006446:	f7fb fb75 	bl	8001b34 <HAL_GetTick>
 800644a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	88fa      	ldrh	r2, [r7, #6]
 8006450:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	88fa      	ldrh	r2, [r7, #6]
 8006458:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006464:	d108      	bne.n	8006478 <HAL_UART_Transmit+0x68>
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d104      	bne.n	8006478 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800646e:	2300      	movs	r3, #0
 8006470:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	61bb      	str	r3, [r7, #24]
 8006476:	e003      	b.n	8006480 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800647c:	2300      	movs	r3, #0
 800647e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006480:	e030      	b.n	80064e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	2200      	movs	r2, #0
 800648a:	2180      	movs	r1, #128	; 0x80
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 fce5 	bl	8006e5c <UART_WaitOnFlagUntilTimeout>
 8006492:	4603      	mov	r3, r0
 8006494:	2b00      	cmp	r3, #0
 8006496:	d004      	beq.n	80064a2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2220      	movs	r2, #32
 800649c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800649e:	2303      	movs	r3, #3
 80064a0:	e03c      	b.n	800651c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d10b      	bne.n	80064c0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	881a      	ldrh	r2, [r3, #0]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064b4:	b292      	uxth	r2, r2
 80064b6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	3302      	adds	r3, #2
 80064bc:	61bb      	str	r3, [r7, #24]
 80064be:	e008      	b.n	80064d2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	781a      	ldrb	r2, [r3, #0]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	b292      	uxth	r2, r2
 80064ca:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	3301      	adds	r3, #1
 80064d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80064d8:	b29b      	uxth	r3, r3
 80064da:	3b01      	subs	r3, #1
 80064dc:	b29a      	uxth	r2, r3
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d1c8      	bne.n	8006482 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	9300      	str	r3, [sp, #0]
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	2200      	movs	r2, #0
 80064f8:	2140      	movs	r1, #64	; 0x40
 80064fa:	68f8      	ldr	r0, [r7, #12]
 80064fc:	f000 fcae 	bl	8006e5c <UART_WaitOnFlagUntilTimeout>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d004      	beq.n	8006510 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2220      	movs	r2, #32
 800650a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	e005      	b.n	800651c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2220      	movs	r2, #32
 8006514:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006516:	2300      	movs	r3, #0
 8006518:	e000      	b.n	800651c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800651a:	2302      	movs	r3, #2
  }
}
 800651c:	4618      	mov	r0, r3
 800651e:	3720      	adds	r7, #32
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b08a      	sub	sp, #40	; 0x28
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	4613      	mov	r3, r2
 8006530:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006536:	2b20      	cmp	r3, #32
 8006538:	d165      	bne.n	8006606 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d002      	beq.n	8006546 <HAL_UART_Transmit_DMA+0x22>
 8006540:	88fb      	ldrh	r3, [r7, #6]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d101      	bne.n	800654a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e05e      	b.n	8006608 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	68ba      	ldr	r2, [r7, #8]
 800654e:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	88fa      	ldrh	r2, [r7, #6]
 8006554:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	88fa      	ldrh	r2, [r7, #6]
 800655c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2221      	movs	r2, #33	; 0x21
 800656c:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006572:	2b00      	cmp	r3, #0
 8006574:	d027      	beq.n	80065c6 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800657a:	4a25      	ldr	r2, [pc, #148]	; (8006610 <HAL_UART_Transmit_DMA+0xec>)
 800657c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006582:	4a24      	ldr	r2, [pc, #144]	; (8006614 <HAL_UART_Transmit_DMA+0xf0>)
 8006584:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800658a:	4a23      	ldr	r2, [pc, #140]	; (8006618 <HAL_UART_Transmit_DMA+0xf4>)
 800658c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006592:	2200      	movs	r2, #0
 8006594:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800659e:	4619      	mov	r1, r3
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	3328      	adds	r3, #40	; 0x28
 80065a6:	461a      	mov	r2, r3
 80065a8:	88fb      	ldrh	r3, [r7, #6]
 80065aa:	f7fd fbd5 	bl	8003d58 <HAL_DMA_Start_IT>
 80065ae:	4603      	mov	r3, r0
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d008      	beq.n	80065c6 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2210      	movs	r2, #16
 80065b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2220      	movs	r2, #32
 80065c0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e020      	b.n	8006608 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2240      	movs	r2, #64	; 0x40
 80065cc:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	3308      	adds	r3, #8
 80065d4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	e853 3f00 	ldrex	r3, [r3]
 80065dc:	613b      	str	r3, [r7, #16]
   return(result);
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065e4:	627b      	str	r3, [r7, #36]	; 0x24
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	3308      	adds	r3, #8
 80065ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065ee:	623a      	str	r2, [r7, #32]
 80065f0:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	69f9      	ldr	r1, [r7, #28]
 80065f4:	6a3a      	ldr	r2, [r7, #32]
 80065f6:	e841 2300 	strex	r3, r2, [r1]
 80065fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80065fc:	69bb      	ldr	r3, [r7, #24]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1e5      	bne.n	80065ce <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8006602:	2300      	movs	r3, #0
 8006604:	e000      	b.n	8006608 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8006606:	2302      	movs	r3, #2
  }
}
 8006608:	4618      	mov	r0, r3
 800660a:	3728      	adds	r7, #40	; 0x28
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}
 8006610:	0800703f 	.word	0x0800703f
 8006614:	080070d9 	.word	0x080070d9
 8006618:	080070f5 	.word	0x080070f5

0800661c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006624:	bf00      	nop
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006638:	bf00      	nop
 800663a:	370c      	adds	r7, #12
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr

08006644 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006658:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800665c:	b08a      	sub	sp, #40	; 0x28
 800665e:	af00      	add	r7, sp, #0
 8006660:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006662:	2300      	movs	r3, #0
 8006664:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	689a      	ldr	r2, [r3, #8]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	691b      	ldr	r3, [r3, #16]
 8006670:	431a      	orrs	r2, r3
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	431a      	orrs	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	69db      	ldr	r3, [r3, #28]
 800667c:	4313      	orrs	r3, r2
 800667e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	4ba4      	ldr	r3, [pc, #656]	; (8006918 <UART_SetConfig+0x2c0>)
 8006688:	4013      	ands	r3, r2
 800668a:	68fa      	ldr	r2, [r7, #12]
 800668c:	6812      	ldr	r2, [r2, #0]
 800668e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006690:	430b      	orrs	r3, r1
 8006692:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	68da      	ldr	r2, [r3, #12]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	430a      	orrs	r2, r1
 80066a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	699b      	ldr	r3, [r3, #24]
 80066ae:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a99      	ldr	r2, [pc, #612]	; (800691c <UART_SetConfig+0x2c4>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d004      	beq.n	80066c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066c0:	4313      	orrs	r3, r2
 80066c2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066d4:	430a      	orrs	r2, r1
 80066d6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a90      	ldr	r2, [pc, #576]	; (8006920 <UART_SetConfig+0x2c8>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d126      	bne.n	8006730 <UART_SetConfig+0xd8>
 80066e2:	4b90      	ldr	r3, [pc, #576]	; (8006924 <UART_SetConfig+0x2cc>)
 80066e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066e8:	f003 0303 	and.w	r3, r3, #3
 80066ec:	2b03      	cmp	r3, #3
 80066ee:	d81b      	bhi.n	8006728 <UART_SetConfig+0xd0>
 80066f0:	a201      	add	r2, pc, #4	; (adr r2, 80066f8 <UART_SetConfig+0xa0>)
 80066f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066f6:	bf00      	nop
 80066f8:	08006709 	.word	0x08006709
 80066fc:	08006719 	.word	0x08006719
 8006700:	08006711 	.word	0x08006711
 8006704:	08006721 	.word	0x08006721
 8006708:	2301      	movs	r3, #1
 800670a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800670e:	e116      	b.n	800693e <UART_SetConfig+0x2e6>
 8006710:	2302      	movs	r3, #2
 8006712:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006716:	e112      	b.n	800693e <UART_SetConfig+0x2e6>
 8006718:	2304      	movs	r3, #4
 800671a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800671e:	e10e      	b.n	800693e <UART_SetConfig+0x2e6>
 8006720:	2308      	movs	r3, #8
 8006722:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006726:	e10a      	b.n	800693e <UART_SetConfig+0x2e6>
 8006728:	2310      	movs	r3, #16
 800672a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800672e:	e106      	b.n	800693e <UART_SetConfig+0x2e6>
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a7c      	ldr	r2, [pc, #496]	; (8006928 <UART_SetConfig+0x2d0>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d138      	bne.n	80067ac <UART_SetConfig+0x154>
 800673a:	4b7a      	ldr	r3, [pc, #488]	; (8006924 <UART_SetConfig+0x2cc>)
 800673c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006740:	f003 030c 	and.w	r3, r3, #12
 8006744:	2b0c      	cmp	r3, #12
 8006746:	d82d      	bhi.n	80067a4 <UART_SetConfig+0x14c>
 8006748:	a201      	add	r2, pc, #4	; (adr r2, 8006750 <UART_SetConfig+0xf8>)
 800674a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800674e:	bf00      	nop
 8006750:	08006785 	.word	0x08006785
 8006754:	080067a5 	.word	0x080067a5
 8006758:	080067a5 	.word	0x080067a5
 800675c:	080067a5 	.word	0x080067a5
 8006760:	08006795 	.word	0x08006795
 8006764:	080067a5 	.word	0x080067a5
 8006768:	080067a5 	.word	0x080067a5
 800676c:	080067a5 	.word	0x080067a5
 8006770:	0800678d 	.word	0x0800678d
 8006774:	080067a5 	.word	0x080067a5
 8006778:	080067a5 	.word	0x080067a5
 800677c:	080067a5 	.word	0x080067a5
 8006780:	0800679d 	.word	0x0800679d
 8006784:	2300      	movs	r3, #0
 8006786:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800678a:	e0d8      	b.n	800693e <UART_SetConfig+0x2e6>
 800678c:	2302      	movs	r3, #2
 800678e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006792:	e0d4      	b.n	800693e <UART_SetConfig+0x2e6>
 8006794:	2304      	movs	r3, #4
 8006796:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800679a:	e0d0      	b.n	800693e <UART_SetConfig+0x2e6>
 800679c:	2308      	movs	r3, #8
 800679e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067a2:	e0cc      	b.n	800693e <UART_SetConfig+0x2e6>
 80067a4:	2310      	movs	r3, #16
 80067a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067aa:	e0c8      	b.n	800693e <UART_SetConfig+0x2e6>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a5e      	ldr	r2, [pc, #376]	; (800692c <UART_SetConfig+0x2d4>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d125      	bne.n	8006802 <UART_SetConfig+0x1aa>
 80067b6:	4b5b      	ldr	r3, [pc, #364]	; (8006924 <UART_SetConfig+0x2cc>)
 80067b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067bc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80067c0:	2b30      	cmp	r3, #48	; 0x30
 80067c2:	d016      	beq.n	80067f2 <UART_SetConfig+0x19a>
 80067c4:	2b30      	cmp	r3, #48	; 0x30
 80067c6:	d818      	bhi.n	80067fa <UART_SetConfig+0x1a2>
 80067c8:	2b20      	cmp	r3, #32
 80067ca:	d00a      	beq.n	80067e2 <UART_SetConfig+0x18a>
 80067cc:	2b20      	cmp	r3, #32
 80067ce:	d814      	bhi.n	80067fa <UART_SetConfig+0x1a2>
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d002      	beq.n	80067da <UART_SetConfig+0x182>
 80067d4:	2b10      	cmp	r3, #16
 80067d6:	d008      	beq.n	80067ea <UART_SetConfig+0x192>
 80067d8:	e00f      	b.n	80067fa <UART_SetConfig+0x1a2>
 80067da:	2300      	movs	r3, #0
 80067dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067e0:	e0ad      	b.n	800693e <UART_SetConfig+0x2e6>
 80067e2:	2302      	movs	r3, #2
 80067e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067e8:	e0a9      	b.n	800693e <UART_SetConfig+0x2e6>
 80067ea:	2304      	movs	r3, #4
 80067ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067f0:	e0a5      	b.n	800693e <UART_SetConfig+0x2e6>
 80067f2:	2308      	movs	r3, #8
 80067f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067f8:	e0a1      	b.n	800693e <UART_SetConfig+0x2e6>
 80067fa:	2310      	movs	r3, #16
 80067fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006800:	e09d      	b.n	800693e <UART_SetConfig+0x2e6>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a4a      	ldr	r2, [pc, #296]	; (8006930 <UART_SetConfig+0x2d8>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d125      	bne.n	8006858 <UART_SetConfig+0x200>
 800680c:	4b45      	ldr	r3, [pc, #276]	; (8006924 <UART_SetConfig+0x2cc>)
 800680e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006812:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006816:	2bc0      	cmp	r3, #192	; 0xc0
 8006818:	d016      	beq.n	8006848 <UART_SetConfig+0x1f0>
 800681a:	2bc0      	cmp	r3, #192	; 0xc0
 800681c:	d818      	bhi.n	8006850 <UART_SetConfig+0x1f8>
 800681e:	2b80      	cmp	r3, #128	; 0x80
 8006820:	d00a      	beq.n	8006838 <UART_SetConfig+0x1e0>
 8006822:	2b80      	cmp	r3, #128	; 0x80
 8006824:	d814      	bhi.n	8006850 <UART_SetConfig+0x1f8>
 8006826:	2b00      	cmp	r3, #0
 8006828:	d002      	beq.n	8006830 <UART_SetConfig+0x1d8>
 800682a:	2b40      	cmp	r3, #64	; 0x40
 800682c:	d008      	beq.n	8006840 <UART_SetConfig+0x1e8>
 800682e:	e00f      	b.n	8006850 <UART_SetConfig+0x1f8>
 8006830:	2300      	movs	r3, #0
 8006832:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006836:	e082      	b.n	800693e <UART_SetConfig+0x2e6>
 8006838:	2302      	movs	r3, #2
 800683a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800683e:	e07e      	b.n	800693e <UART_SetConfig+0x2e6>
 8006840:	2304      	movs	r3, #4
 8006842:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006846:	e07a      	b.n	800693e <UART_SetConfig+0x2e6>
 8006848:	2308      	movs	r3, #8
 800684a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800684e:	e076      	b.n	800693e <UART_SetConfig+0x2e6>
 8006850:	2310      	movs	r3, #16
 8006852:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006856:	e072      	b.n	800693e <UART_SetConfig+0x2e6>
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a35      	ldr	r2, [pc, #212]	; (8006934 <UART_SetConfig+0x2dc>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d12a      	bne.n	80068b8 <UART_SetConfig+0x260>
 8006862:	4b30      	ldr	r3, [pc, #192]	; (8006924 <UART_SetConfig+0x2cc>)
 8006864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006868:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800686c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006870:	d01a      	beq.n	80068a8 <UART_SetConfig+0x250>
 8006872:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006876:	d81b      	bhi.n	80068b0 <UART_SetConfig+0x258>
 8006878:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800687c:	d00c      	beq.n	8006898 <UART_SetConfig+0x240>
 800687e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006882:	d815      	bhi.n	80068b0 <UART_SetConfig+0x258>
 8006884:	2b00      	cmp	r3, #0
 8006886:	d003      	beq.n	8006890 <UART_SetConfig+0x238>
 8006888:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800688c:	d008      	beq.n	80068a0 <UART_SetConfig+0x248>
 800688e:	e00f      	b.n	80068b0 <UART_SetConfig+0x258>
 8006890:	2300      	movs	r3, #0
 8006892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006896:	e052      	b.n	800693e <UART_SetConfig+0x2e6>
 8006898:	2302      	movs	r3, #2
 800689a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800689e:	e04e      	b.n	800693e <UART_SetConfig+0x2e6>
 80068a0:	2304      	movs	r3, #4
 80068a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068a6:	e04a      	b.n	800693e <UART_SetConfig+0x2e6>
 80068a8:	2308      	movs	r3, #8
 80068aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068ae:	e046      	b.n	800693e <UART_SetConfig+0x2e6>
 80068b0:	2310      	movs	r3, #16
 80068b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068b6:	e042      	b.n	800693e <UART_SetConfig+0x2e6>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a17      	ldr	r2, [pc, #92]	; (800691c <UART_SetConfig+0x2c4>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d13a      	bne.n	8006938 <UART_SetConfig+0x2e0>
 80068c2:	4b18      	ldr	r3, [pc, #96]	; (8006924 <UART_SetConfig+0x2cc>)
 80068c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80068cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80068d0:	d01a      	beq.n	8006908 <UART_SetConfig+0x2b0>
 80068d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80068d6:	d81b      	bhi.n	8006910 <UART_SetConfig+0x2b8>
 80068d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068dc:	d00c      	beq.n	80068f8 <UART_SetConfig+0x2a0>
 80068de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068e2:	d815      	bhi.n	8006910 <UART_SetConfig+0x2b8>
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d003      	beq.n	80068f0 <UART_SetConfig+0x298>
 80068e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068ec:	d008      	beq.n	8006900 <UART_SetConfig+0x2a8>
 80068ee:	e00f      	b.n	8006910 <UART_SetConfig+0x2b8>
 80068f0:	2300      	movs	r3, #0
 80068f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068f6:	e022      	b.n	800693e <UART_SetConfig+0x2e6>
 80068f8:	2302      	movs	r3, #2
 80068fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80068fe:	e01e      	b.n	800693e <UART_SetConfig+0x2e6>
 8006900:	2304      	movs	r3, #4
 8006902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006906:	e01a      	b.n	800693e <UART_SetConfig+0x2e6>
 8006908:	2308      	movs	r3, #8
 800690a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800690e:	e016      	b.n	800693e <UART_SetConfig+0x2e6>
 8006910:	2310      	movs	r3, #16
 8006912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006916:	e012      	b.n	800693e <UART_SetConfig+0x2e6>
 8006918:	efff69f3 	.word	0xefff69f3
 800691c:	40008000 	.word	0x40008000
 8006920:	40013800 	.word	0x40013800
 8006924:	40021000 	.word	0x40021000
 8006928:	40004400 	.word	0x40004400
 800692c:	40004800 	.word	0x40004800
 8006930:	40004c00 	.word	0x40004c00
 8006934:	40005000 	.word	0x40005000
 8006938:	2310      	movs	r3, #16
 800693a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a9f      	ldr	r2, [pc, #636]	; (8006bc0 <UART_SetConfig+0x568>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d17a      	bne.n	8006a3e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006948:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800694c:	2b08      	cmp	r3, #8
 800694e:	d824      	bhi.n	800699a <UART_SetConfig+0x342>
 8006950:	a201      	add	r2, pc, #4	; (adr r2, 8006958 <UART_SetConfig+0x300>)
 8006952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006956:	bf00      	nop
 8006958:	0800697d 	.word	0x0800697d
 800695c:	0800699b 	.word	0x0800699b
 8006960:	08006985 	.word	0x08006985
 8006964:	0800699b 	.word	0x0800699b
 8006968:	0800698b 	.word	0x0800698b
 800696c:	0800699b 	.word	0x0800699b
 8006970:	0800699b 	.word	0x0800699b
 8006974:	0800699b 	.word	0x0800699b
 8006978:	08006993 	.word	0x08006993
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800697c:	f7fe fb1c 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8006980:	61f8      	str	r0, [r7, #28]
        break;
 8006982:	e010      	b.n	80069a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006984:	4b8f      	ldr	r3, [pc, #572]	; (8006bc4 <UART_SetConfig+0x56c>)
 8006986:	61fb      	str	r3, [r7, #28]
        break;
 8006988:	e00d      	b.n	80069a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800698a:	f7fe fa7d 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 800698e:	61f8      	str	r0, [r7, #28]
        break;
 8006990:	e009      	b.n	80069a6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006992:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006996:	61fb      	str	r3, [r7, #28]
        break;
 8006998:	e005      	b.n	80069a6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800699a:	2300      	movs	r3, #0
 800699c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80069a4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f000 80fb 	beq.w	8006ba4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	4613      	mov	r3, r2
 80069b4:	005b      	lsls	r3, r3, #1
 80069b6:	4413      	add	r3, r2
 80069b8:	69fa      	ldr	r2, [r7, #28]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d305      	bcc.n	80069ca <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80069c4:	69fa      	ldr	r2, [r7, #28]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d903      	bls.n	80069d2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80069d0:	e0e8      	b.n	8006ba4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	2200      	movs	r2, #0
 80069d6:	461c      	mov	r4, r3
 80069d8:	4615      	mov	r5, r2
 80069da:	f04f 0200 	mov.w	r2, #0
 80069de:	f04f 0300 	mov.w	r3, #0
 80069e2:	022b      	lsls	r3, r5, #8
 80069e4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80069e8:	0222      	lsls	r2, r4, #8
 80069ea:	68f9      	ldr	r1, [r7, #12]
 80069ec:	6849      	ldr	r1, [r1, #4]
 80069ee:	0849      	lsrs	r1, r1, #1
 80069f0:	2000      	movs	r0, #0
 80069f2:	4688      	mov	r8, r1
 80069f4:	4681      	mov	r9, r0
 80069f6:	eb12 0a08 	adds.w	sl, r2, r8
 80069fa:	eb43 0b09 	adc.w	fp, r3, r9
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	603b      	str	r3, [r7, #0]
 8006a06:	607a      	str	r2, [r7, #4]
 8006a08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a0c:	4650      	mov	r0, sl
 8006a0e:	4659      	mov	r1, fp
 8006a10:	f7f9 fc2e 	bl	8000270 <__aeabi_uldivmod>
 8006a14:	4602      	mov	r2, r0
 8006a16:	460b      	mov	r3, r1
 8006a18:	4613      	mov	r3, r2
 8006a1a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a22:	d308      	bcc.n	8006a36 <UART_SetConfig+0x3de>
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a2a:	d204      	bcs.n	8006a36 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	69ba      	ldr	r2, [r7, #24]
 8006a32:	60da      	str	r2, [r3, #12]
 8006a34:	e0b6      	b.n	8006ba4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006a3c:	e0b2      	b.n	8006ba4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	69db      	ldr	r3, [r3, #28]
 8006a42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a46:	d15e      	bne.n	8006b06 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006a48:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a4c:	2b08      	cmp	r3, #8
 8006a4e:	d828      	bhi.n	8006aa2 <UART_SetConfig+0x44a>
 8006a50:	a201      	add	r2, pc, #4	; (adr r2, 8006a58 <UART_SetConfig+0x400>)
 8006a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a56:	bf00      	nop
 8006a58:	08006a7d 	.word	0x08006a7d
 8006a5c:	08006a85 	.word	0x08006a85
 8006a60:	08006a8d 	.word	0x08006a8d
 8006a64:	08006aa3 	.word	0x08006aa3
 8006a68:	08006a93 	.word	0x08006a93
 8006a6c:	08006aa3 	.word	0x08006aa3
 8006a70:	08006aa3 	.word	0x08006aa3
 8006a74:	08006aa3 	.word	0x08006aa3
 8006a78:	08006a9b 	.word	0x08006a9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a7c:	f7fe fa9c 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8006a80:	61f8      	str	r0, [r7, #28]
        break;
 8006a82:	e014      	b.n	8006aae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a84:	f7fe faae 	bl	8004fe4 <HAL_RCC_GetPCLK2Freq>
 8006a88:	61f8      	str	r0, [r7, #28]
        break;
 8006a8a:	e010      	b.n	8006aae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a8c:	4b4d      	ldr	r3, [pc, #308]	; (8006bc4 <UART_SetConfig+0x56c>)
 8006a8e:	61fb      	str	r3, [r7, #28]
        break;
 8006a90:	e00d      	b.n	8006aae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a92:	f7fe f9f9 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8006a96:	61f8      	str	r0, [r7, #28]
        break;
 8006a98:	e009      	b.n	8006aae <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a9e:	61fb      	str	r3, [r7, #28]
        break;
 8006aa0:	e005      	b.n	8006aae <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006aac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d077      	beq.n	8006ba4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ab4:	69fb      	ldr	r3, [r7, #28]
 8006ab6:	005a      	lsls	r2, r3, #1
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	085b      	lsrs	r3, r3, #1
 8006abe:	441a      	add	r2, r3
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ac8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	2b0f      	cmp	r3, #15
 8006ace:	d916      	bls.n	8006afe <UART_SetConfig+0x4a6>
 8006ad0:	69bb      	ldr	r3, [r7, #24]
 8006ad2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ad6:	d212      	bcs.n	8006afe <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	f023 030f 	bic.w	r3, r3, #15
 8006ae0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	085b      	lsrs	r3, r3, #1
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	f003 0307 	and.w	r3, r3, #7
 8006aec:	b29a      	uxth	r2, r3
 8006aee:	8afb      	ldrh	r3, [r7, #22]
 8006af0:	4313      	orrs	r3, r2
 8006af2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	8afa      	ldrh	r2, [r7, #22]
 8006afa:	60da      	str	r2, [r3, #12]
 8006afc:	e052      	b.n	8006ba4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006b04:	e04e      	b.n	8006ba4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b06:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b0a:	2b08      	cmp	r3, #8
 8006b0c:	d827      	bhi.n	8006b5e <UART_SetConfig+0x506>
 8006b0e:	a201      	add	r2, pc, #4	; (adr r2, 8006b14 <UART_SetConfig+0x4bc>)
 8006b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b14:	08006b39 	.word	0x08006b39
 8006b18:	08006b41 	.word	0x08006b41
 8006b1c:	08006b49 	.word	0x08006b49
 8006b20:	08006b5f 	.word	0x08006b5f
 8006b24:	08006b4f 	.word	0x08006b4f
 8006b28:	08006b5f 	.word	0x08006b5f
 8006b2c:	08006b5f 	.word	0x08006b5f
 8006b30:	08006b5f 	.word	0x08006b5f
 8006b34:	08006b57 	.word	0x08006b57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b38:	f7fe fa3e 	bl	8004fb8 <HAL_RCC_GetPCLK1Freq>
 8006b3c:	61f8      	str	r0, [r7, #28]
        break;
 8006b3e:	e014      	b.n	8006b6a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b40:	f7fe fa50 	bl	8004fe4 <HAL_RCC_GetPCLK2Freq>
 8006b44:	61f8      	str	r0, [r7, #28]
        break;
 8006b46:	e010      	b.n	8006b6a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b48:	4b1e      	ldr	r3, [pc, #120]	; (8006bc4 <UART_SetConfig+0x56c>)
 8006b4a:	61fb      	str	r3, [r7, #28]
        break;
 8006b4c:	e00d      	b.n	8006b6a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b4e:	f7fe f99b 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8006b52:	61f8      	str	r0, [r7, #28]
        break;
 8006b54:	e009      	b.n	8006b6a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b5a:	61fb      	str	r3, [r7, #28]
        break;
 8006b5c:	e005      	b.n	8006b6a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006b68:	bf00      	nop
    }

    if (pclk != 0U)
 8006b6a:	69fb      	ldr	r3, [r7, #28]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d019      	beq.n	8006ba4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	085a      	lsrs	r2, r3, #1
 8006b76:	69fb      	ldr	r3, [r7, #28]
 8006b78:	441a      	add	r2, r3
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b82:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	2b0f      	cmp	r3, #15
 8006b88:	d909      	bls.n	8006b9e <UART_SetConfig+0x546>
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b90:	d205      	bcs.n	8006b9e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	b29a      	uxth	r2, r3
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	60da      	str	r2, [r3, #12]
 8006b9c:	e002      	b.n	8006ba4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2200      	movs	r2, #0
 8006bae:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006bb0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3728      	adds	r7, #40	; 0x28
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bbe:	bf00      	nop
 8006bc0:	40008000 	.word	0x40008000
 8006bc4:	00f42400 	.word	0x00f42400

08006bc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd4:	f003 0308 	and.w	r3, r3, #8
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d00a      	beq.n	8006bf2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d00a      	beq.n	8006c14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	430a      	orrs	r2, r1
 8006c12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c18:	f003 0302 	and.w	r3, r3, #2
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d00a      	beq.n	8006c36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	430a      	orrs	r2, r1
 8006c34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3a:	f003 0304 	and.w	r3, r3, #4
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00a      	beq.n	8006c58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	430a      	orrs	r2, r1
 8006c56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	f003 0310 	and.w	r3, r3, #16
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d00a      	beq.n	8006c7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	430a      	orrs	r2, r1
 8006c78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c7e:	f003 0320 	and.w	r3, r3, #32
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00a      	beq.n	8006c9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	430a      	orrs	r2, r1
 8006c9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d01a      	beq.n	8006cde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cc6:	d10a      	bne.n	8006cde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00a      	beq.n	8006d00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	605a      	str	r2, [r3, #4]
  }
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b098      	sub	sp, #96	; 0x60
 8006d10:	af02      	add	r7, sp, #8
 8006d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d1c:	f7fa ff0a 	bl	8001b34 <HAL_GetTick>
 8006d20:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 0308 	and.w	r3, r3, #8
 8006d2c:	2b08      	cmp	r3, #8
 8006d2e:	d12e      	bne.n	8006d8e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d34:	9300      	str	r3, [sp, #0]
 8006d36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f88c 	bl	8006e5c <UART_WaitOnFlagUntilTimeout>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d021      	beq.n	8006d8e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d52:	e853 3f00 	ldrex	r3, [r3]
 8006d56:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d5e:	653b      	str	r3, [r7, #80]	; 0x50
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	461a      	mov	r2, r3
 8006d66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d68:	647b      	str	r3, [r7, #68]	; 0x44
 8006d6a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006d6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d70:	e841 2300 	strex	r3, r2, [r1]
 8006d74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d1e6      	bne.n	8006d4a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2220      	movs	r2, #32
 8006d80:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	e062      	b.n	8006e54 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 0304 	and.w	r3, r3, #4
 8006d98:	2b04      	cmp	r3, #4
 8006d9a:	d149      	bne.n	8006e30 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006da4:	2200      	movs	r2, #0
 8006da6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f856 	bl	8006e5c <UART_WaitOnFlagUntilTimeout>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d03c      	beq.n	8006e30 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbe:	e853 3f00 	ldrex	r3, [r3]
 8006dc2:	623b      	str	r3, [r7, #32]
   return(result);
 8006dc4:	6a3b      	ldr	r3, [r7, #32]
 8006dc6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006dca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dd4:	633b      	str	r3, [r7, #48]	; 0x30
 8006dd6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006dda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ddc:	e841 2300 	strex	r3, r2, [r1]
 8006de0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1e6      	bne.n	8006db6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	3308      	adds	r3, #8
 8006dee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	e853 3f00 	ldrex	r3, [r3]
 8006df6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f023 0301 	bic.w	r3, r3, #1
 8006dfe:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	3308      	adds	r3, #8
 8006e06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e08:	61fa      	str	r2, [r7, #28]
 8006e0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0c:	69b9      	ldr	r1, [r7, #24]
 8006e0e:	69fa      	ldr	r2, [r7, #28]
 8006e10:	e841 2300 	strex	r3, r2, [r1]
 8006e14:	617b      	str	r3, [r7, #20]
   return(result);
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1e5      	bne.n	8006de8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2220      	movs	r2, #32
 8006e20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e2c:	2303      	movs	r3, #3
 8006e2e:	e011      	b.n	8006e54 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2220      	movs	r2, #32
 8006e34:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2220      	movs	r2, #32
 8006e3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006e52:	2300      	movs	r3, #0
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3758      	adds	r7, #88	; 0x58
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	603b      	str	r3, [r7, #0]
 8006e68:	4613      	mov	r3, r2
 8006e6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e6c:	e049      	b.n	8006f02 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e6e:	69bb      	ldr	r3, [r7, #24]
 8006e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e74:	d045      	beq.n	8006f02 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e76:	f7fa fe5d 	bl	8001b34 <HAL_GetTick>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	1ad3      	subs	r3, r2, r3
 8006e80:	69ba      	ldr	r2, [r7, #24]
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d302      	bcc.n	8006e8c <UART_WaitOnFlagUntilTimeout+0x30>
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d101      	bne.n	8006e90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e8c:	2303      	movs	r3, #3
 8006e8e:	e048      	b.n	8006f22 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f003 0304 	and.w	r3, r3, #4
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d031      	beq.n	8006f02 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	69db      	ldr	r3, [r3, #28]
 8006ea4:	f003 0308 	and.w	r3, r3, #8
 8006ea8:	2b08      	cmp	r3, #8
 8006eaa:	d110      	bne.n	8006ece <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2208      	movs	r2, #8
 8006eb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f000 f85e 	bl	8006f76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2208      	movs	r2, #8
 8006ebe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e029      	b.n	8006f22 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	69db      	ldr	r3, [r3, #28]
 8006ed4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ed8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006edc:	d111      	bne.n	8006f02 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ee6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ee8:	68f8      	ldr	r0, [r7, #12]
 8006eea:	f000 f844 	bl	8006f76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2220      	movs	r2, #32
 8006ef2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e00f      	b.n	8006f22 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69da      	ldr	r2, [r3, #28]
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	68ba      	ldr	r2, [r7, #8]
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	bf0c      	ite	eq
 8006f12:	2301      	moveq	r3, #1
 8006f14:	2300      	movne	r3, #0
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	461a      	mov	r2, r3
 8006f1a:	79fb      	ldrb	r3, [r7, #7]
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d0a6      	beq.n	8006e6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}

08006f2a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006f2a:	b480      	push	{r7}
 8006f2c:	b089      	sub	sp, #36	; 0x24
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	e853 3f00 	ldrex	r3, [r3]
 8006f3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006f46:	61fb      	str	r3, [r7, #28]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	69fb      	ldr	r3, [r7, #28]
 8006f50:	61bb      	str	r3, [r7, #24]
 8006f52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f54:	6979      	ldr	r1, [r7, #20]
 8006f56:	69ba      	ldr	r2, [r7, #24]
 8006f58:	e841 2300 	strex	r3, r2, [r1]
 8006f5c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d1e6      	bne.n	8006f32 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2220      	movs	r2, #32
 8006f68:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8006f6a:	bf00      	nop
 8006f6c:	3724      	adds	r7, #36	; 0x24
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr

08006f76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f76:	b480      	push	{r7}
 8006f78:	b095      	sub	sp, #84	; 0x54
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f86:	e853 3f00 	ldrex	r3, [r3]
 8006f8a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	461a      	mov	r2, r3
 8006f9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f9c:	643b      	str	r3, [r7, #64]	; 0x40
 8006f9e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006fa2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006fa4:	e841 2300 	strex	r3, r2, [r1]
 8006fa8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d1e6      	bne.n	8006f7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	3308      	adds	r3, #8
 8006fb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb8:	6a3b      	ldr	r3, [r7, #32]
 8006fba:	e853 3f00 	ldrex	r3, [r3]
 8006fbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	f023 0301 	bic.w	r3, r3, #1
 8006fc6:	64bb      	str	r3, [r7, #72]	; 0x48
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	3308      	adds	r3, #8
 8006fce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006fd0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006fd2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006fd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fd8:	e841 2300 	strex	r3, r2, [r1]
 8006fdc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d1e5      	bne.n	8006fb0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d118      	bne.n	800701e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	e853 3f00 	ldrex	r3, [r3]
 8006ff8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	f023 0310 	bic.w	r3, r3, #16
 8007000:	647b      	str	r3, [r7, #68]	; 0x44
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	461a      	mov	r2, r3
 8007008:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800700a:	61bb      	str	r3, [r7, #24]
 800700c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800700e:	6979      	ldr	r1, [r7, #20]
 8007010:	69ba      	ldr	r2, [r7, #24]
 8007012:	e841 2300 	strex	r3, r2, [r1]
 8007016:	613b      	str	r3, [r7, #16]
   return(result);
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1e6      	bne.n	8006fec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2220      	movs	r2, #32
 8007022:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007032:	bf00      	nop
 8007034:	3754      	adds	r7, #84	; 0x54
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr

0800703e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800703e:	b580      	push	{r7, lr}
 8007040:	b090      	sub	sp, #64	; 0x40
 8007042:	af00      	add	r7, sp, #0
 8007044:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800704a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 0320 	and.w	r3, r3, #32
 8007056:	2b00      	cmp	r3, #0
 8007058:	d137      	bne.n	80070ca <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800705a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800705c:	2200      	movs	r2, #0
 800705e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007062:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	3308      	adds	r3, #8
 8007068:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706c:	e853 3f00 	ldrex	r3, [r3]
 8007070:	623b      	str	r3, [r7, #32]
   return(result);
 8007072:	6a3b      	ldr	r3, [r7, #32]
 8007074:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007078:	63bb      	str	r3, [r7, #56]	; 0x38
 800707a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	3308      	adds	r3, #8
 8007080:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007082:	633a      	str	r2, [r7, #48]	; 0x30
 8007084:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007086:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007088:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800708a:	e841 2300 	strex	r3, r2, [r1]
 800708e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007092:	2b00      	cmp	r3, #0
 8007094:	d1e5      	bne.n	8007062 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007096:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	e853 3f00 	ldrex	r3, [r3]
 80070a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070aa:	637b      	str	r3, [r7, #52]	; 0x34
 80070ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	461a      	mov	r2, r3
 80070b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070b4:	61fb      	str	r3, [r7, #28]
 80070b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b8:	69b9      	ldr	r1, [r7, #24]
 80070ba:	69fa      	ldr	r2, [r7, #28]
 80070bc:	e841 2300 	strex	r3, r2, [r1]
 80070c0:	617b      	str	r3, [r7, #20]
   return(result);
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d1e6      	bne.n	8007096 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80070c8:	e002      	b.n	80070d0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80070ca:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80070cc:	f7ff faa6 	bl	800661c <HAL_UART_TxCpltCallback>
}
 80070d0:	bf00      	nop
 80070d2:	3740      	adds	r7, #64	; 0x40
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070e4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f7ff faa2 	bl	8006630 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070ec:	bf00      	nop
 80070ee:	3710      	adds	r7, #16
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b086      	sub	sp, #24
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007100:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007106:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800710e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800711a:	2b80      	cmp	r3, #128	; 0x80
 800711c:	d109      	bne.n	8007132 <UART_DMAError+0x3e>
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	2b21      	cmp	r3, #33	; 0x21
 8007122:	d106      	bne.n	8007132 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	2200      	movs	r2, #0
 8007128:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800712c:	6978      	ldr	r0, [r7, #20]
 800712e:	f7ff fefc 	bl	8006f2a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800713c:	2b40      	cmp	r3, #64	; 0x40
 800713e:	d109      	bne.n	8007154 <UART_DMAError+0x60>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2b22      	cmp	r3, #34	; 0x22
 8007144:	d106      	bne.n	8007154 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	2200      	movs	r2, #0
 800714a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800714e:	6978      	ldr	r0, [r7, #20]
 8007150:	f7ff ff11 	bl	8006f76 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800715a:	f043 0210 	orr.w	r2, r3, #16
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007164:	6978      	ldr	r0, [r7, #20]
 8007166:	f7ff fa6d 	bl	8006644 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800716a:	bf00      	nop
 800716c:	3718      	adds	r7, #24
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
	...

08007174 <std>:
 8007174:	2300      	movs	r3, #0
 8007176:	b510      	push	{r4, lr}
 8007178:	4604      	mov	r4, r0
 800717a:	e9c0 3300 	strd	r3, r3, [r0]
 800717e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007182:	6083      	str	r3, [r0, #8]
 8007184:	8181      	strh	r1, [r0, #12]
 8007186:	6643      	str	r3, [r0, #100]	; 0x64
 8007188:	81c2      	strh	r2, [r0, #14]
 800718a:	6183      	str	r3, [r0, #24]
 800718c:	4619      	mov	r1, r3
 800718e:	2208      	movs	r2, #8
 8007190:	305c      	adds	r0, #92	; 0x5c
 8007192:	f000 f93a 	bl	800740a <memset>
 8007196:	4b0d      	ldr	r3, [pc, #52]	; (80071cc <std+0x58>)
 8007198:	6263      	str	r3, [r4, #36]	; 0x24
 800719a:	4b0d      	ldr	r3, [pc, #52]	; (80071d0 <std+0x5c>)
 800719c:	62a3      	str	r3, [r4, #40]	; 0x28
 800719e:	4b0d      	ldr	r3, [pc, #52]	; (80071d4 <std+0x60>)
 80071a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80071a2:	4b0d      	ldr	r3, [pc, #52]	; (80071d8 <std+0x64>)
 80071a4:	6323      	str	r3, [r4, #48]	; 0x30
 80071a6:	4b0d      	ldr	r3, [pc, #52]	; (80071dc <std+0x68>)
 80071a8:	6224      	str	r4, [r4, #32]
 80071aa:	429c      	cmp	r4, r3
 80071ac:	d006      	beq.n	80071bc <std+0x48>
 80071ae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80071b2:	4294      	cmp	r4, r2
 80071b4:	d002      	beq.n	80071bc <std+0x48>
 80071b6:	33d0      	adds	r3, #208	; 0xd0
 80071b8:	429c      	cmp	r4, r3
 80071ba:	d105      	bne.n	80071c8 <std+0x54>
 80071bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80071c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071c4:	f000 b99a 	b.w	80074fc <__retarget_lock_init_recursive>
 80071c8:	bd10      	pop	{r4, pc}
 80071ca:	bf00      	nop
 80071cc:	08007385 	.word	0x08007385
 80071d0:	080073a7 	.word	0x080073a7
 80071d4:	080073df 	.word	0x080073df
 80071d8:	08007403 	.word	0x08007403
 80071dc:	200003f0 	.word	0x200003f0

080071e0 <stdio_exit_handler>:
 80071e0:	4a02      	ldr	r2, [pc, #8]	; (80071ec <stdio_exit_handler+0xc>)
 80071e2:	4903      	ldr	r1, [pc, #12]	; (80071f0 <stdio_exit_handler+0x10>)
 80071e4:	4803      	ldr	r0, [pc, #12]	; (80071f4 <stdio_exit_handler+0x14>)
 80071e6:	f000 b869 	b.w	80072bc <_fwalk_sglue>
 80071ea:	bf00      	nop
 80071ec:	20000010 	.word	0x20000010
 80071f0:	08008059 	.word	0x08008059
 80071f4:	2000001c 	.word	0x2000001c

080071f8 <cleanup_stdio>:
 80071f8:	6841      	ldr	r1, [r0, #4]
 80071fa:	4b0c      	ldr	r3, [pc, #48]	; (800722c <cleanup_stdio+0x34>)
 80071fc:	4299      	cmp	r1, r3
 80071fe:	b510      	push	{r4, lr}
 8007200:	4604      	mov	r4, r0
 8007202:	d001      	beq.n	8007208 <cleanup_stdio+0x10>
 8007204:	f000 ff28 	bl	8008058 <_fflush_r>
 8007208:	68a1      	ldr	r1, [r4, #8]
 800720a:	4b09      	ldr	r3, [pc, #36]	; (8007230 <cleanup_stdio+0x38>)
 800720c:	4299      	cmp	r1, r3
 800720e:	d002      	beq.n	8007216 <cleanup_stdio+0x1e>
 8007210:	4620      	mov	r0, r4
 8007212:	f000 ff21 	bl	8008058 <_fflush_r>
 8007216:	68e1      	ldr	r1, [r4, #12]
 8007218:	4b06      	ldr	r3, [pc, #24]	; (8007234 <cleanup_stdio+0x3c>)
 800721a:	4299      	cmp	r1, r3
 800721c:	d004      	beq.n	8007228 <cleanup_stdio+0x30>
 800721e:	4620      	mov	r0, r4
 8007220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007224:	f000 bf18 	b.w	8008058 <_fflush_r>
 8007228:	bd10      	pop	{r4, pc}
 800722a:	bf00      	nop
 800722c:	200003f0 	.word	0x200003f0
 8007230:	20000458 	.word	0x20000458
 8007234:	200004c0 	.word	0x200004c0

08007238 <global_stdio_init.part.0>:
 8007238:	b510      	push	{r4, lr}
 800723a:	4b0b      	ldr	r3, [pc, #44]	; (8007268 <global_stdio_init.part.0+0x30>)
 800723c:	4c0b      	ldr	r4, [pc, #44]	; (800726c <global_stdio_init.part.0+0x34>)
 800723e:	4a0c      	ldr	r2, [pc, #48]	; (8007270 <global_stdio_init.part.0+0x38>)
 8007240:	601a      	str	r2, [r3, #0]
 8007242:	4620      	mov	r0, r4
 8007244:	2200      	movs	r2, #0
 8007246:	2104      	movs	r1, #4
 8007248:	f7ff ff94 	bl	8007174 <std>
 800724c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007250:	2201      	movs	r2, #1
 8007252:	2109      	movs	r1, #9
 8007254:	f7ff ff8e 	bl	8007174 <std>
 8007258:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800725c:	2202      	movs	r2, #2
 800725e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007262:	2112      	movs	r1, #18
 8007264:	f7ff bf86 	b.w	8007174 <std>
 8007268:	20000528 	.word	0x20000528
 800726c:	200003f0 	.word	0x200003f0
 8007270:	080071e1 	.word	0x080071e1

08007274 <__sfp_lock_acquire>:
 8007274:	4801      	ldr	r0, [pc, #4]	; (800727c <__sfp_lock_acquire+0x8>)
 8007276:	f000 b942 	b.w	80074fe <__retarget_lock_acquire_recursive>
 800727a:	bf00      	nop
 800727c:	20000531 	.word	0x20000531

08007280 <__sfp_lock_release>:
 8007280:	4801      	ldr	r0, [pc, #4]	; (8007288 <__sfp_lock_release+0x8>)
 8007282:	f000 b93d 	b.w	8007500 <__retarget_lock_release_recursive>
 8007286:	bf00      	nop
 8007288:	20000531 	.word	0x20000531

0800728c <__sinit>:
 800728c:	b510      	push	{r4, lr}
 800728e:	4604      	mov	r4, r0
 8007290:	f7ff fff0 	bl	8007274 <__sfp_lock_acquire>
 8007294:	6a23      	ldr	r3, [r4, #32]
 8007296:	b11b      	cbz	r3, 80072a0 <__sinit+0x14>
 8007298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800729c:	f7ff bff0 	b.w	8007280 <__sfp_lock_release>
 80072a0:	4b04      	ldr	r3, [pc, #16]	; (80072b4 <__sinit+0x28>)
 80072a2:	6223      	str	r3, [r4, #32]
 80072a4:	4b04      	ldr	r3, [pc, #16]	; (80072b8 <__sinit+0x2c>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1f5      	bne.n	8007298 <__sinit+0xc>
 80072ac:	f7ff ffc4 	bl	8007238 <global_stdio_init.part.0>
 80072b0:	e7f2      	b.n	8007298 <__sinit+0xc>
 80072b2:	bf00      	nop
 80072b4:	080071f9 	.word	0x080071f9
 80072b8:	20000528 	.word	0x20000528

080072bc <_fwalk_sglue>:
 80072bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072c0:	4607      	mov	r7, r0
 80072c2:	4688      	mov	r8, r1
 80072c4:	4614      	mov	r4, r2
 80072c6:	2600      	movs	r6, #0
 80072c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072cc:	f1b9 0901 	subs.w	r9, r9, #1
 80072d0:	d505      	bpl.n	80072de <_fwalk_sglue+0x22>
 80072d2:	6824      	ldr	r4, [r4, #0]
 80072d4:	2c00      	cmp	r4, #0
 80072d6:	d1f7      	bne.n	80072c8 <_fwalk_sglue+0xc>
 80072d8:	4630      	mov	r0, r6
 80072da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072de:	89ab      	ldrh	r3, [r5, #12]
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d907      	bls.n	80072f4 <_fwalk_sglue+0x38>
 80072e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072e8:	3301      	adds	r3, #1
 80072ea:	d003      	beq.n	80072f4 <_fwalk_sglue+0x38>
 80072ec:	4629      	mov	r1, r5
 80072ee:	4638      	mov	r0, r7
 80072f0:	47c0      	blx	r8
 80072f2:	4306      	orrs	r6, r0
 80072f4:	3568      	adds	r5, #104	; 0x68
 80072f6:	e7e9      	b.n	80072cc <_fwalk_sglue+0x10>

080072f8 <iprintf>:
 80072f8:	b40f      	push	{r0, r1, r2, r3}
 80072fa:	b507      	push	{r0, r1, r2, lr}
 80072fc:	4906      	ldr	r1, [pc, #24]	; (8007318 <iprintf+0x20>)
 80072fe:	ab04      	add	r3, sp, #16
 8007300:	6808      	ldr	r0, [r1, #0]
 8007302:	f853 2b04 	ldr.w	r2, [r3], #4
 8007306:	6881      	ldr	r1, [r0, #8]
 8007308:	9301      	str	r3, [sp, #4]
 800730a:	f000 fb75 	bl	80079f8 <_vfiprintf_r>
 800730e:	b003      	add	sp, #12
 8007310:	f85d eb04 	ldr.w	lr, [sp], #4
 8007314:	b004      	add	sp, #16
 8007316:	4770      	bx	lr
 8007318:	20000068 	.word	0x20000068

0800731c <sniprintf>:
 800731c:	b40c      	push	{r2, r3}
 800731e:	b530      	push	{r4, r5, lr}
 8007320:	4b17      	ldr	r3, [pc, #92]	; (8007380 <sniprintf+0x64>)
 8007322:	1e0c      	subs	r4, r1, #0
 8007324:	681d      	ldr	r5, [r3, #0]
 8007326:	b09d      	sub	sp, #116	; 0x74
 8007328:	da08      	bge.n	800733c <sniprintf+0x20>
 800732a:	238b      	movs	r3, #139	; 0x8b
 800732c:	602b      	str	r3, [r5, #0]
 800732e:	f04f 30ff 	mov.w	r0, #4294967295
 8007332:	b01d      	add	sp, #116	; 0x74
 8007334:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007338:	b002      	add	sp, #8
 800733a:	4770      	bx	lr
 800733c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007340:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007344:	bf14      	ite	ne
 8007346:	f104 33ff 	addne.w	r3, r4, #4294967295
 800734a:	4623      	moveq	r3, r4
 800734c:	9304      	str	r3, [sp, #16]
 800734e:	9307      	str	r3, [sp, #28]
 8007350:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007354:	9002      	str	r0, [sp, #8]
 8007356:	9006      	str	r0, [sp, #24]
 8007358:	f8ad 3016 	strh.w	r3, [sp, #22]
 800735c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800735e:	ab21      	add	r3, sp, #132	; 0x84
 8007360:	a902      	add	r1, sp, #8
 8007362:	4628      	mov	r0, r5
 8007364:	9301      	str	r3, [sp, #4]
 8007366:	f000 fa1f 	bl	80077a8 <_svfiprintf_r>
 800736a:	1c43      	adds	r3, r0, #1
 800736c:	bfbc      	itt	lt
 800736e:	238b      	movlt	r3, #139	; 0x8b
 8007370:	602b      	strlt	r3, [r5, #0]
 8007372:	2c00      	cmp	r4, #0
 8007374:	d0dd      	beq.n	8007332 <sniprintf+0x16>
 8007376:	9b02      	ldr	r3, [sp, #8]
 8007378:	2200      	movs	r2, #0
 800737a:	701a      	strb	r2, [r3, #0]
 800737c:	e7d9      	b.n	8007332 <sniprintf+0x16>
 800737e:	bf00      	nop
 8007380:	20000068 	.word	0x20000068

08007384 <__sread>:
 8007384:	b510      	push	{r4, lr}
 8007386:	460c      	mov	r4, r1
 8007388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800738c:	f000 f868 	bl	8007460 <_read_r>
 8007390:	2800      	cmp	r0, #0
 8007392:	bfab      	itete	ge
 8007394:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007396:	89a3      	ldrhlt	r3, [r4, #12]
 8007398:	181b      	addge	r3, r3, r0
 800739a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800739e:	bfac      	ite	ge
 80073a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80073a2:	81a3      	strhlt	r3, [r4, #12]
 80073a4:	bd10      	pop	{r4, pc}

080073a6 <__swrite>:
 80073a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073aa:	461f      	mov	r7, r3
 80073ac:	898b      	ldrh	r3, [r1, #12]
 80073ae:	05db      	lsls	r3, r3, #23
 80073b0:	4605      	mov	r5, r0
 80073b2:	460c      	mov	r4, r1
 80073b4:	4616      	mov	r6, r2
 80073b6:	d505      	bpl.n	80073c4 <__swrite+0x1e>
 80073b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073bc:	2302      	movs	r3, #2
 80073be:	2200      	movs	r2, #0
 80073c0:	f000 f83c 	bl	800743c <_lseek_r>
 80073c4:	89a3      	ldrh	r3, [r4, #12]
 80073c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073ce:	81a3      	strh	r3, [r4, #12]
 80073d0:	4632      	mov	r2, r6
 80073d2:	463b      	mov	r3, r7
 80073d4:	4628      	mov	r0, r5
 80073d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073da:	f000 b853 	b.w	8007484 <_write_r>

080073de <__sseek>:
 80073de:	b510      	push	{r4, lr}
 80073e0:	460c      	mov	r4, r1
 80073e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073e6:	f000 f829 	bl	800743c <_lseek_r>
 80073ea:	1c43      	adds	r3, r0, #1
 80073ec:	89a3      	ldrh	r3, [r4, #12]
 80073ee:	bf15      	itete	ne
 80073f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80073f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80073f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80073fa:	81a3      	strheq	r3, [r4, #12]
 80073fc:	bf18      	it	ne
 80073fe:	81a3      	strhne	r3, [r4, #12]
 8007400:	bd10      	pop	{r4, pc}

08007402 <__sclose>:
 8007402:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007406:	f000 b809 	b.w	800741c <_close_r>

0800740a <memset>:
 800740a:	4402      	add	r2, r0
 800740c:	4603      	mov	r3, r0
 800740e:	4293      	cmp	r3, r2
 8007410:	d100      	bne.n	8007414 <memset+0xa>
 8007412:	4770      	bx	lr
 8007414:	f803 1b01 	strb.w	r1, [r3], #1
 8007418:	e7f9      	b.n	800740e <memset+0x4>
	...

0800741c <_close_r>:
 800741c:	b538      	push	{r3, r4, r5, lr}
 800741e:	4d06      	ldr	r5, [pc, #24]	; (8007438 <_close_r+0x1c>)
 8007420:	2300      	movs	r3, #0
 8007422:	4604      	mov	r4, r0
 8007424:	4608      	mov	r0, r1
 8007426:	602b      	str	r3, [r5, #0]
 8007428:	f7fa fa6d 	bl	8001906 <_close>
 800742c:	1c43      	adds	r3, r0, #1
 800742e:	d102      	bne.n	8007436 <_close_r+0x1a>
 8007430:	682b      	ldr	r3, [r5, #0]
 8007432:	b103      	cbz	r3, 8007436 <_close_r+0x1a>
 8007434:	6023      	str	r3, [r4, #0]
 8007436:	bd38      	pop	{r3, r4, r5, pc}
 8007438:	2000052c 	.word	0x2000052c

0800743c <_lseek_r>:
 800743c:	b538      	push	{r3, r4, r5, lr}
 800743e:	4d07      	ldr	r5, [pc, #28]	; (800745c <_lseek_r+0x20>)
 8007440:	4604      	mov	r4, r0
 8007442:	4608      	mov	r0, r1
 8007444:	4611      	mov	r1, r2
 8007446:	2200      	movs	r2, #0
 8007448:	602a      	str	r2, [r5, #0]
 800744a:	461a      	mov	r2, r3
 800744c:	f7fa fa82 	bl	8001954 <_lseek>
 8007450:	1c43      	adds	r3, r0, #1
 8007452:	d102      	bne.n	800745a <_lseek_r+0x1e>
 8007454:	682b      	ldr	r3, [r5, #0]
 8007456:	b103      	cbz	r3, 800745a <_lseek_r+0x1e>
 8007458:	6023      	str	r3, [r4, #0]
 800745a:	bd38      	pop	{r3, r4, r5, pc}
 800745c:	2000052c 	.word	0x2000052c

08007460 <_read_r>:
 8007460:	b538      	push	{r3, r4, r5, lr}
 8007462:	4d07      	ldr	r5, [pc, #28]	; (8007480 <_read_r+0x20>)
 8007464:	4604      	mov	r4, r0
 8007466:	4608      	mov	r0, r1
 8007468:	4611      	mov	r1, r2
 800746a:	2200      	movs	r2, #0
 800746c:	602a      	str	r2, [r5, #0]
 800746e:	461a      	mov	r2, r3
 8007470:	f7fa fa10 	bl	8001894 <_read>
 8007474:	1c43      	adds	r3, r0, #1
 8007476:	d102      	bne.n	800747e <_read_r+0x1e>
 8007478:	682b      	ldr	r3, [r5, #0]
 800747a:	b103      	cbz	r3, 800747e <_read_r+0x1e>
 800747c:	6023      	str	r3, [r4, #0]
 800747e:	bd38      	pop	{r3, r4, r5, pc}
 8007480:	2000052c 	.word	0x2000052c

08007484 <_write_r>:
 8007484:	b538      	push	{r3, r4, r5, lr}
 8007486:	4d07      	ldr	r5, [pc, #28]	; (80074a4 <_write_r+0x20>)
 8007488:	4604      	mov	r4, r0
 800748a:	4608      	mov	r0, r1
 800748c:	4611      	mov	r1, r2
 800748e:	2200      	movs	r2, #0
 8007490:	602a      	str	r2, [r5, #0]
 8007492:	461a      	mov	r2, r3
 8007494:	f7fa fa1b 	bl	80018ce <_write>
 8007498:	1c43      	adds	r3, r0, #1
 800749a:	d102      	bne.n	80074a2 <_write_r+0x1e>
 800749c:	682b      	ldr	r3, [r5, #0]
 800749e:	b103      	cbz	r3, 80074a2 <_write_r+0x1e>
 80074a0:	6023      	str	r3, [r4, #0]
 80074a2:	bd38      	pop	{r3, r4, r5, pc}
 80074a4:	2000052c 	.word	0x2000052c

080074a8 <__errno>:
 80074a8:	4b01      	ldr	r3, [pc, #4]	; (80074b0 <__errno+0x8>)
 80074aa:	6818      	ldr	r0, [r3, #0]
 80074ac:	4770      	bx	lr
 80074ae:	bf00      	nop
 80074b0:	20000068 	.word	0x20000068

080074b4 <__libc_init_array>:
 80074b4:	b570      	push	{r4, r5, r6, lr}
 80074b6:	4d0d      	ldr	r5, [pc, #52]	; (80074ec <__libc_init_array+0x38>)
 80074b8:	4c0d      	ldr	r4, [pc, #52]	; (80074f0 <__libc_init_array+0x3c>)
 80074ba:	1b64      	subs	r4, r4, r5
 80074bc:	10a4      	asrs	r4, r4, #2
 80074be:	2600      	movs	r6, #0
 80074c0:	42a6      	cmp	r6, r4
 80074c2:	d109      	bne.n	80074d8 <__libc_init_array+0x24>
 80074c4:	4d0b      	ldr	r5, [pc, #44]	; (80074f4 <__libc_init_array+0x40>)
 80074c6:	4c0c      	ldr	r4, [pc, #48]	; (80074f8 <__libc_init_array+0x44>)
 80074c8:	f000 ff78 	bl	80083bc <_init>
 80074cc:	1b64      	subs	r4, r4, r5
 80074ce:	10a4      	asrs	r4, r4, #2
 80074d0:	2600      	movs	r6, #0
 80074d2:	42a6      	cmp	r6, r4
 80074d4:	d105      	bne.n	80074e2 <__libc_init_array+0x2e>
 80074d6:	bd70      	pop	{r4, r5, r6, pc}
 80074d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80074dc:	4798      	blx	r3
 80074de:	3601      	adds	r6, #1
 80074e0:	e7ee      	b.n	80074c0 <__libc_init_array+0xc>
 80074e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80074e6:	4798      	blx	r3
 80074e8:	3601      	adds	r6, #1
 80074ea:	e7f2      	b.n	80074d2 <__libc_init_array+0x1e>
 80074ec:	08008d48 	.word	0x08008d48
 80074f0:	08008d48 	.word	0x08008d48
 80074f4:	08008d48 	.word	0x08008d48
 80074f8:	08008d4c 	.word	0x08008d4c

080074fc <__retarget_lock_init_recursive>:
 80074fc:	4770      	bx	lr

080074fe <__retarget_lock_acquire_recursive>:
 80074fe:	4770      	bx	lr

08007500 <__retarget_lock_release_recursive>:
 8007500:	4770      	bx	lr
	...

08007504 <_free_r>:
 8007504:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007506:	2900      	cmp	r1, #0
 8007508:	d044      	beq.n	8007594 <_free_r+0x90>
 800750a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800750e:	9001      	str	r0, [sp, #4]
 8007510:	2b00      	cmp	r3, #0
 8007512:	f1a1 0404 	sub.w	r4, r1, #4
 8007516:	bfb8      	it	lt
 8007518:	18e4      	addlt	r4, r4, r3
 800751a:	f000 f8df 	bl	80076dc <__malloc_lock>
 800751e:	4a1e      	ldr	r2, [pc, #120]	; (8007598 <_free_r+0x94>)
 8007520:	9801      	ldr	r0, [sp, #4]
 8007522:	6813      	ldr	r3, [r2, #0]
 8007524:	b933      	cbnz	r3, 8007534 <_free_r+0x30>
 8007526:	6063      	str	r3, [r4, #4]
 8007528:	6014      	str	r4, [r2, #0]
 800752a:	b003      	add	sp, #12
 800752c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007530:	f000 b8da 	b.w	80076e8 <__malloc_unlock>
 8007534:	42a3      	cmp	r3, r4
 8007536:	d908      	bls.n	800754a <_free_r+0x46>
 8007538:	6825      	ldr	r5, [r4, #0]
 800753a:	1961      	adds	r1, r4, r5
 800753c:	428b      	cmp	r3, r1
 800753e:	bf01      	itttt	eq
 8007540:	6819      	ldreq	r1, [r3, #0]
 8007542:	685b      	ldreq	r3, [r3, #4]
 8007544:	1949      	addeq	r1, r1, r5
 8007546:	6021      	streq	r1, [r4, #0]
 8007548:	e7ed      	b.n	8007526 <_free_r+0x22>
 800754a:	461a      	mov	r2, r3
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	b10b      	cbz	r3, 8007554 <_free_r+0x50>
 8007550:	42a3      	cmp	r3, r4
 8007552:	d9fa      	bls.n	800754a <_free_r+0x46>
 8007554:	6811      	ldr	r1, [r2, #0]
 8007556:	1855      	adds	r5, r2, r1
 8007558:	42a5      	cmp	r5, r4
 800755a:	d10b      	bne.n	8007574 <_free_r+0x70>
 800755c:	6824      	ldr	r4, [r4, #0]
 800755e:	4421      	add	r1, r4
 8007560:	1854      	adds	r4, r2, r1
 8007562:	42a3      	cmp	r3, r4
 8007564:	6011      	str	r1, [r2, #0]
 8007566:	d1e0      	bne.n	800752a <_free_r+0x26>
 8007568:	681c      	ldr	r4, [r3, #0]
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	6053      	str	r3, [r2, #4]
 800756e:	440c      	add	r4, r1
 8007570:	6014      	str	r4, [r2, #0]
 8007572:	e7da      	b.n	800752a <_free_r+0x26>
 8007574:	d902      	bls.n	800757c <_free_r+0x78>
 8007576:	230c      	movs	r3, #12
 8007578:	6003      	str	r3, [r0, #0]
 800757a:	e7d6      	b.n	800752a <_free_r+0x26>
 800757c:	6825      	ldr	r5, [r4, #0]
 800757e:	1961      	adds	r1, r4, r5
 8007580:	428b      	cmp	r3, r1
 8007582:	bf04      	itt	eq
 8007584:	6819      	ldreq	r1, [r3, #0]
 8007586:	685b      	ldreq	r3, [r3, #4]
 8007588:	6063      	str	r3, [r4, #4]
 800758a:	bf04      	itt	eq
 800758c:	1949      	addeq	r1, r1, r5
 800758e:	6021      	streq	r1, [r4, #0]
 8007590:	6054      	str	r4, [r2, #4]
 8007592:	e7ca      	b.n	800752a <_free_r+0x26>
 8007594:	b003      	add	sp, #12
 8007596:	bd30      	pop	{r4, r5, pc}
 8007598:	20000534 	.word	0x20000534

0800759c <sbrk_aligned>:
 800759c:	b570      	push	{r4, r5, r6, lr}
 800759e:	4e0e      	ldr	r6, [pc, #56]	; (80075d8 <sbrk_aligned+0x3c>)
 80075a0:	460c      	mov	r4, r1
 80075a2:	6831      	ldr	r1, [r6, #0]
 80075a4:	4605      	mov	r5, r0
 80075a6:	b911      	cbnz	r1, 80075ae <sbrk_aligned+0x12>
 80075a8:	f000 fe2e 	bl	8008208 <_sbrk_r>
 80075ac:	6030      	str	r0, [r6, #0]
 80075ae:	4621      	mov	r1, r4
 80075b0:	4628      	mov	r0, r5
 80075b2:	f000 fe29 	bl	8008208 <_sbrk_r>
 80075b6:	1c43      	adds	r3, r0, #1
 80075b8:	d00a      	beq.n	80075d0 <sbrk_aligned+0x34>
 80075ba:	1cc4      	adds	r4, r0, #3
 80075bc:	f024 0403 	bic.w	r4, r4, #3
 80075c0:	42a0      	cmp	r0, r4
 80075c2:	d007      	beq.n	80075d4 <sbrk_aligned+0x38>
 80075c4:	1a21      	subs	r1, r4, r0
 80075c6:	4628      	mov	r0, r5
 80075c8:	f000 fe1e 	bl	8008208 <_sbrk_r>
 80075cc:	3001      	adds	r0, #1
 80075ce:	d101      	bne.n	80075d4 <sbrk_aligned+0x38>
 80075d0:	f04f 34ff 	mov.w	r4, #4294967295
 80075d4:	4620      	mov	r0, r4
 80075d6:	bd70      	pop	{r4, r5, r6, pc}
 80075d8:	20000538 	.word	0x20000538

080075dc <_malloc_r>:
 80075dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075e0:	1ccd      	adds	r5, r1, #3
 80075e2:	f025 0503 	bic.w	r5, r5, #3
 80075e6:	3508      	adds	r5, #8
 80075e8:	2d0c      	cmp	r5, #12
 80075ea:	bf38      	it	cc
 80075ec:	250c      	movcc	r5, #12
 80075ee:	2d00      	cmp	r5, #0
 80075f0:	4607      	mov	r7, r0
 80075f2:	db01      	blt.n	80075f8 <_malloc_r+0x1c>
 80075f4:	42a9      	cmp	r1, r5
 80075f6:	d905      	bls.n	8007604 <_malloc_r+0x28>
 80075f8:	230c      	movs	r3, #12
 80075fa:	603b      	str	r3, [r7, #0]
 80075fc:	2600      	movs	r6, #0
 80075fe:	4630      	mov	r0, r6
 8007600:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007604:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80076d8 <_malloc_r+0xfc>
 8007608:	f000 f868 	bl	80076dc <__malloc_lock>
 800760c:	f8d8 3000 	ldr.w	r3, [r8]
 8007610:	461c      	mov	r4, r3
 8007612:	bb5c      	cbnz	r4, 800766c <_malloc_r+0x90>
 8007614:	4629      	mov	r1, r5
 8007616:	4638      	mov	r0, r7
 8007618:	f7ff ffc0 	bl	800759c <sbrk_aligned>
 800761c:	1c43      	adds	r3, r0, #1
 800761e:	4604      	mov	r4, r0
 8007620:	d155      	bne.n	80076ce <_malloc_r+0xf2>
 8007622:	f8d8 4000 	ldr.w	r4, [r8]
 8007626:	4626      	mov	r6, r4
 8007628:	2e00      	cmp	r6, #0
 800762a:	d145      	bne.n	80076b8 <_malloc_r+0xdc>
 800762c:	2c00      	cmp	r4, #0
 800762e:	d048      	beq.n	80076c2 <_malloc_r+0xe6>
 8007630:	6823      	ldr	r3, [r4, #0]
 8007632:	4631      	mov	r1, r6
 8007634:	4638      	mov	r0, r7
 8007636:	eb04 0903 	add.w	r9, r4, r3
 800763a:	f000 fde5 	bl	8008208 <_sbrk_r>
 800763e:	4581      	cmp	r9, r0
 8007640:	d13f      	bne.n	80076c2 <_malloc_r+0xe6>
 8007642:	6821      	ldr	r1, [r4, #0]
 8007644:	1a6d      	subs	r5, r5, r1
 8007646:	4629      	mov	r1, r5
 8007648:	4638      	mov	r0, r7
 800764a:	f7ff ffa7 	bl	800759c <sbrk_aligned>
 800764e:	3001      	adds	r0, #1
 8007650:	d037      	beq.n	80076c2 <_malloc_r+0xe6>
 8007652:	6823      	ldr	r3, [r4, #0]
 8007654:	442b      	add	r3, r5
 8007656:	6023      	str	r3, [r4, #0]
 8007658:	f8d8 3000 	ldr.w	r3, [r8]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d038      	beq.n	80076d2 <_malloc_r+0xf6>
 8007660:	685a      	ldr	r2, [r3, #4]
 8007662:	42a2      	cmp	r2, r4
 8007664:	d12b      	bne.n	80076be <_malloc_r+0xe2>
 8007666:	2200      	movs	r2, #0
 8007668:	605a      	str	r2, [r3, #4]
 800766a:	e00f      	b.n	800768c <_malloc_r+0xb0>
 800766c:	6822      	ldr	r2, [r4, #0]
 800766e:	1b52      	subs	r2, r2, r5
 8007670:	d41f      	bmi.n	80076b2 <_malloc_r+0xd6>
 8007672:	2a0b      	cmp	r2, #11
 8007674:	d917      	bls.n	80076a6 <_malloc_r+0xca>
 8007676:	1961      	adds	r1, r4, r5
 8007678:	42a3      	cmp	r3, r4
 800767a:	6025      	str	r5, [r4, #0]
 800767c:	bf18      	it	ne
 800767e:	6059      	strne	r1, [r3, #4]
 8007680:	6863      	ldr	r3, [r4, #4]
 8007682:	bf08      	it	eq
 8007684:	f8c8 1000 	streq.w	r1, [r8]
 8007688:	5162      	str	r2, [r4, r5]
 800768a:	604b      	str	r3, [r1, #4]
 800768c:	4638      	mov	r0, r7
 800768e:	f104 060b 	add.w	r6, r4, #11
 8007692:	f000 f829 	bl	80076e8 <__malloc_unlock>
 8007696:	f026 0607 	bic.w	r6, r6, #7
 800769a:	1d23      	adds	r3, r4, #4
 800769c:	1af2      	subs	r2, r6, r3
 800769e:	d0ae      	beq.n	80075fe <_malloc_r+0x22>
 80076a0:	1b9b      	subs	r3, r3, r6
 80076a2:	50a3      	str	r3, [r4, r2]
 80076a4:	e7ab      	b.n	80075fe <_malloc_r+0x22>
 80076a6:	42a3      	cmp	r3, r4
 80076a8:	6862      	ldr	r2, [r4, #4]
 80076aa:	d1dd      	bne.n	8007668 <_malloc_r+0x8c>
 80076ac:	f8c8 2000 	str.w	r2, [r8]
 80076b0:	e7ec      	b.n	800768c <_malloc_r+0xb0>
 80076b2:	4623      	mov	r3, r4
 80076b4:	6864      	ldr	r4, [r4, #4]
 80076b6:	e7ac      	b.n	8007612 <_malloc_r+0x36>
 80076b8:	4634      	mov	r4, r6
 80076ba:	6876      	ldr	r6, [r6, #4]
 80076bc:	e7b4      	b.n	8007628 <_malloc_r+0x4c>
 80076be:	4613      	mov	r3, r2
 80076c0:	e7cc      	b.n	800765c <_malloc_r+0x80>
 80076c2:	230c      	movs	r3, #12
 80076c4:	603b      	str	r3, [r7, #0]
 80076c6:	4638      	mov	r0, r7
 80076c8:	f000 f80e 	bl	80076e8 <__malloc_unlock>
 80076cc:	e797      	b.n	80075fe <_malloc_r+0x22>
 80076ce:	6025      	str	r5, [r4, #0]
 80076d0:	e7dc      	b.n	800768c <_malloc_r+0xb0>
 80076d2:	605b      	str	r3, [r3, #4]
 80076d4:	deff      	udf	#255	; 0xff
 80076d6:	bf00      	nop
 80076d8:	20000534 	.word	0x20000534

080076dc <__malloc_lock>:
 80076dc:	4801      	ldr	r0, [pc, #4]	; (80076e4 <__malloc_lock+0x8>)
 80076de:	f7ff bf0e 	b.w	80074fe <__retarget_lock_acquire_recursive>
 80076e2:	bf00      	nop
 80076e4:	20000530 	.word	0x20000530

080076e8 <__malloc_unlock>:
 80076e8:	4801      	ldr	r0, [pc, #4]	; (80076f0 <__malloc_unlock+0x8>)
 80076ea:	f7ff bf09 	b.w	8007500 <__retarget_lock_release_recursive>
 80076ee:	bf00      	nop
 80076f0:	20000530 	.word	0x20000530

080076f4 <__ssputs_r>:
 80076f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076f8:	688e      	ldr	r6, [r1, #8]
 80076fa:	461f      	mov	r7, r3
 80076fc:	42be      	cmp	r6, r7
 80076fe:	680b      	ldr	r3, [r1, #0]
 8007700:	4682      	mov	sl, r0
 8007702:	460c      	mov	r4, r1
 8007704:	4690      	mov	r8, r2
 8007706:	d82c      	bhi.n	8007762 <__ssputs_r+0x6e>
 8007708:	898a      	ldrh	r2, [r1, #12]
 800770a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800770e:	d026      	beq.n	800775e <__ssputs_r+0x6a>
 8007710:	6965      	ldr	r5, [r4, #20]
 8007712:	6909      	ldr	r1, [r1, #16]
 8007714:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007718:	eba3 0901 	sub.w	r9, r3, r1
 800771c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007720:	1c7b      	adds	r3, r7, #1
 8007722:	444b      	add	r3, r9
 8007724:	106d      	asrs	r5, r5, #1
 8007726:	429d      	cmp	r5, r3
 8007728:	bf38      	it	cc
 800772a:	461d      	movcc	r5, r3
 800772c:	0553      	lsls	r3, r2, #21
 800772e:	d527      	bpl.n	8007780 <__ssputs_r+0x8c>
 8007730:	4629      	mov	r1, r5
 8007732:	f7ff ff53 	bl	80075dc <_malloc_r>
 8007736:	4606      	mov	r6, r0
 8007738:	b360      	cbz	r0, 8007794 <__ssputs_r+0xa0>
 800773a:	6921      	ldr	r1, [r4, #16]
 800773c:	464a      	mov	r2, r9
 800773e:	f000 fd73 	bl	8008228 <memcpy>
 8007742:	89a3      	ldrh	r3, [r4, #12]
 8007744:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007748:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800774c:	81a3      	strh	r3, [r4, #12]
 800774e:	6126      	str	r6, [r4, #16]
 8007750:	6165      	str	r5, [r4, #20]
 8007752:	444e      	add	r6, r9
 8007754:	eba5 0509 	sub.w	r5, r5, r9
 8007758:	6026      	str	r6, [r4, #0]
 800775a:	60a5      	str	r5, [r4, #8]
 800775c:	463e      	mov	r6, r7
 800775e:	42be      	cmp	r6, r7
 8007760:	d900      	bls.n	8007764 <__ssputs_r+0x70>
 8007762:	463e      	mov	r6, r7
 8007764:	6820      	ldr	r0, [r4, #0]
 8007766:	4632      	mov	r2, r6
 8007768:	4641      	mov	r1, r8
 800776a:	f000 fd33 	bl	80081d4 <memmove>
 800776e:	68a3      	ldr	r3, [r4, #8]
 8007770:	1b9b      	subs	r3, r3, r6
 8007772:	60a3      	str	r3, [r4, #8]
 8007774:	6823      	ldr	r3, [r4, #0]
 8007776:	4433      	add	r3, r6
 8007778:	6023      	str	r3, [r4, #0]
 800777a:	2000      	movs	r0, #0
 800777c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007780:	462a      	mov	r2, r5
 8007782:	f000 fd5f 	bl	8008244 <_realloc_r>
 8007786:	4606      	mov	r6, r0
 8007788:	2800      	cmp	r0, #0
 800778a:	d1e0      	bne.n	800774e <__ssputs_r+0x5a>
 800778c:	6921      	ldr	r1, [r4, #16]
 800778e:	4650      	mov	r0, sl
 8007790:	f7ff feb8 	bl	8007504 <_free_r>
 8007794:	230c      	movs	r3, #12
 8007796:	f8ca 3000 	str.w	r3, [sl]
 800779a:	89a3      	ldrh	r3, [r4, #12]
 800779c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077a0:	81a3      	strh	r3, [r4, #12]
 80077a2:	f04f 30ff 	mov.w	r0, #4294967295
 80077a6:	e7e9      	b.n	800777c <__ssputs_r+0x88>

080077a8 <_svfiprintf_r>:
 80077a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077ac:	4698      	mov	r8, r3
 80077ae:	898b      	ldrh	r3, [r1, #12]
 80077b0:	061b      	lsls	r3, r3, #24
 80077b2:	b09d      	sub	sp, #116	; 0x74
 80077b4:	4607      	mov	r7, r0
 80077b6:	460d      	mov	r5, r1
 80077b8:	4614      	mov	r4, r2
 80077ba:	d50e      	bpl.n	80077da <_svfiprintf_r+0x32>
 80077bc:	690b      	ldr	r3, [r1, #16]
 80077be:	b963      	cbnz	r3, 80077da <_svfiprintf_r+0x32>
 80077c0:	2140      	movs	r1, #64	; 0x40
 80077c2:	f7ff ff0b 	bl	80075dc <_malloc_r>
 80077c6:	6028      	str	r0, [r5, #0]
 80077c8:	6128      	str	r0, [r5, #16]
 80077ca:	b920      	cbnz	r0, 80077d6 <_svfiprintf_r+0x2e>
 80077cc:	230c      	movs	r3, #12
 80077ce:	603b      	str	r3, [r7, #0]
 80077d0:	f04f 30ff 	mov.w	r0, #4294967295
 80077d4:	e0d0      	b.n	8007978 <_svfiprintf_r+0x1d0>
 80077d6:	2340      	movs	r3, #64	; 0x40
 80077d8:	616b      	str	r3, [r5, #20]
 80077da:	2300      	movs	r3, #0
 80077dc:	9309      	str	r3, [sp, #36]	; 0x24
 80077de:	2320      	movs	r3, #32
 80077e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80077e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80077e8:	2330      	movs	r3, #48	; 0x30
 80077ea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007990 <_svfiprintf_r+0x1e8>
 80077ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80077f2:	f04f 0901 	mov.w	r9, #1
 80077f6:	4623      	mov	r3, r4
 80077f8:	469a      	mov	sl, r3
 80077fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077fe:	b10a      	cbz	r2, 8007804 <_svfiprintf_r+0x5c>
 8007800:	2a25      	cmp	r2, #37	; 0x25
 8007802:	d1f9      	bne.n	80077f8 <_svfiprintf_r+0x50>
 8007804:	ebba 0b04 	subs.w	fp, sl, r4
 8007808:	d00b      	beq.n	8007822 <_svfiprintf_r+0x7a>
 800780a:	465b      	mov	r3, fp
 800780c:	4622      	mov	r2, r4
 800780e:	4629      	mov	r1, r5
 8007810:	4638      	mov	r0, r7
 8007812:	f7ff ff6f 	bl	80076f4 <__ssputs_r>
 8007816:	3001      	adds	r0, #1
 8007818:	f000 80a9 	beq.w	800796e <_svfiprintf_r+0x1c6>
 800781c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800781e:	445a      	add	r2, fp
 8007820:	9209      	str	r2, [sp, #36]	; 0x24
 8007822:	f89a 3000 	ldrb.w	r3, [sl]
 8007826:	2b00      	cmp	r3, #0
 8007828:	f000 80a1 	beq.w	800796e <_svfiprintf_r+0x1c6>
 800782c:	2300      	movs	r3, #0
 800782e:	f04f 32ff 	mov.w	r2, #4294967295
 8007832:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007836:	f10a 0a01 	add.w	sl, sl, #1
 800783a:	9304      	str	r3, [sp, #16]
 800783c:	9307      	str	r3, [sp, #28]
 800783e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007842:	931a      	str	r3, [sp, #104]	; 0x68
 8007844:	4654      	mov	r4, sl
 8007846:	2205      	movs	r2, #5
 8007848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800784c:	4850      	ldr	r0, [pc, #320]	; (8007990 <_svfiprintf_r+0x1e8>)
 800784e:	f7f8 fcbf 	bl	80001d0 <memchr>
 8007852:	9a04      	ldr	r2, [sp, #16]
 8007854:	b9d8      	cbnz	r0, 800788e <_svfiprintf_r+0xe6>
 8007856:	06d0      	lsls	r0, r2, #27
 8007858:	bf44      	itt	mi
 800785a:	2320      	movmi	r3, #32
 800785c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007860:	0711      	lsls	r1, r2, #28
 8007862:	bf44      	itt	mi
 8007864:	232b      	movmi	r3, #43	; 0x2b
 8007866:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800786a:	f89a 3000 	ldrb.w	r3, [sl]
 800786e:	2b2a      	cmp	r3, #42	; 0x2a
 8007870:	d015      	beq.n	800789e <_svfiprintf_r+0xf6>
 8007872:	9a07      	ldr	r2, [sp, #28]
 8007874:	4654      	mov	r4, sl
 8007876:	2000      	movs	r0, #0
 8007878:	f04f 0c0a 	mov.w	ip, #10
 800787c:	4621      	mov	r1, r4
 800787e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007882:	3b30      	subs	r3, #48	; 0x30
 8007884:	2b09      	cmp	r3, #9
 8007886:	d94d      	bls.n	8007924 <_svfiprintf_r+0x17c>
 8007888:	b1b0      	cbz	r0, 80078b8 <_svfiprintf_r+0x110>
 800788a:	9207      	str	r2, [sp, #28]
 800788c:	e014      	b.n	80078b8 <_svfiprintf_r+0x110>
 800788e:	eba0 0308 	sub.w	r3, r0, r8
 8007892:	fa09 f303 	lsl.w	r3, r9, r3
 8007896:	4313      	orrs	r3, r2
 8007898:	9304      	str	r3, [sp, #16]
 800789a:	46a2      	mov	sl, r4
 800789c:	e7d2      	b.n	8007844 <_svfiprintf_r+0x9c>
 800789e:	9b03      	ldr	r3, [sp, #12]
 80078a0:	1d19      	adds	r1, r3, #4
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	9103      	str	r1, [sp, #12]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	bfbb      	ittet	lt
 80078aa:	425b      	neglt	r3, r3
 80078ac:	f042 0202 	orrlt.w	r2, r2, #2
 80078b0:	9307      	strge	r3, [sp, #28]
 80078b2:	9307      	strlt	r3, [sp, #28]
 80078b4:	bfb8      	it	lt
 80078b6:	9204      	strlt	r2, [sp, #16]
 80078b8:	7823      	ldrb	r3, [r4, #0]
 80078ba:	2b2e      	cmp	r3, #46	; 0x2e
 80078bc:	d10c      	bne.n	80078d8 <_svfiprintf_r+0x130>
 80078be:	7863      	ldrb	r3, [r4, #1]
 80078c0:	2b2a      	cmp	r3, #42	; 0x2a
 80078c2:	d134      	bne.n	800792e <_svfiprintf_r+0x186>
 80078c4:	9b03      	ldr	r3, [sp, #12]
 80078c6:	1d1a      	adds	r2, r3, #4
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	9203      	str	r2, [sp, #12]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	bfb8      	it	lt
 80078d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80078d4:	3402      	adds	r4, #2
 80078d6:	9305      	str	r3, [sp, #20]
 80078d8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80079a0 <_svfiprintf_r+0x1f8>
 80078dc:	7821      	ldrb	r1, [r4, #0]
 80078de:	2203      	movs	r2, #3
 80078e0:	4650      	mov	r0, sl
 80078e2:	f7f8 fc75 	bl	80001d0 <memchr>
 80078e6:	b138      	cbz	r0, 80078f8 <_svfiprintf_r+0x150>
 80078e8:	9b04      	ldr	r3, [sp, #16]
 80078ea:	eba0 000a 	sub.w	r0, r0, sl
 80078ee:	2240      	movs	r2, #64	; 0x40
 80078f0:	4082      	lsls	r2, r0
 80078f2:	4313      	orrs	r3, r2
 80078f4:	3401      	adds	r4, #1
 80078f6:	9304      	str	r3, [sp, #16]
 80078f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078fc:	4825      	ldr	r0, [pc, #148]	; (8007994 <_svfiprintf_r+0x1ec>)
 80078fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007902:	2206      	movs	r2, #6
 8007904:	f7f8 fc64 	bl	80001d0 <memchr>
 8007908:	2800      	cmp	r0, #0
 800790a:	d038      	beq.n	800797e <_svfiprintf_r+0x1d6>
 800790c:	4b22      	ldr	r3, [pc, #136]	; (8007998 <_svfiprintf_r+0x1f0>)
 800790e:	bb1b      	cbnz	r3, 8007958 <_svfiprintf_r+0x1b0>
 8007910:	9b03      	ldr	r3, [sp, #12]
 8007912:	3307      	adds	r3, #7
 8007914:	f023 0307 	bic.w	r3, r3, #7
 8007918:	3308      	adds	r3, #8
 800791a:	9303      	str	r3, [sp, #12]
 800791c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800791e:	4433      	add	r3, r6
 8007920:	9309      	str	r3, [sp, #36]	; 0x24
 8007922:	e768      	b.n	80077f6 <_svfiprintf_r+0x4e>
 8007924:	fb0c 3202 	mla	r2, ip, r2, r3
 8007928:	460c      	mov	r4, r1
 800792a:	2001      	movs	r0, #1
 800792c:	e7a6      	b.n	800787c <_svfiprintf_r+0xd4>
 800792e:	2300      	movs	r3, #0
 8007930:	3401      	adds	r4, #1
 8007932:	9305      	str	r3, [sp, #20]
 8007934:	4619      	mov	r1, r3
 8007936:	f04f 0c0a 	mov.w	ip, #10
 800793a:	4620      	mov	r0, r4
 800793c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007940:	3a30      	subs	r2, #48	; 0x30
 8007942:	2a09      	cmp	r2, #9
 8007944:	d903      	bls.n	800794e <_svfiprintf_r+0x1a6>
 8007946:	2b00      	cmp	r3, #0
 8007948:	d0c6      	beq.n	80078d8 <_svfiprintf_r+0x130>
 800794a:	9105      	str	r1, [sp, #20]
 800794c:	e7c4      	b.n	80078d8 <_svfiprintf_r+0x130>
 800794e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007952:	4604      	mov	r4, r0
 8007954:	2301      	movs	r3, #1
 8007956:	e7f0      	b.n	800793a <_svfiprintf_r+0x192>
 8007958:	ab03      	add	r3, sp, #12
 800795a:	9300      	str	r3, [sp, #0]
 800795c:	462a      	mov	r2, r5
 800795e:	4b0f      	ldr	r3, [pc, #60]	; (800799c <_svfiprintf_r+0x1f4>)
 8007960:	a904      	add	r1, sp, #16
 8007962:	4638      	mov	r0, r7
 8007964:	f3af 8000 	nop.w
 8007968:	1c42      	adds	r2, r0, #1
 800796a:	4606      	mov	r6, r0
 800796c:	d1d6      	bne.n	800791c <_svfiprintf_r+0x174>
 800796e:	89ab      	ldrh	r3, [r5, #12]
 8007970:	065b      	lsls	r3, r3, #25
 8007972:	f53f af2d 	bmi.w	80077d0 <_svfiprintf_r+0x28>
 8007976:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007978:	b01d      	add	sp, #116	; 0x74
 800797a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800797e:	ab03      	add	r3, sp, #12
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	462a      	mov	r2, r5
 8007984:	4b05      	ldr	r3, [pc, #20]	; (800799c <_svfiprintf_r+0x1f4>)
 8007986:	a904      	add	r1, sp, #16
 8007988:	4638      	mov	r0, r7
 800798a:	f000 f9bd 	bl	8007d08 <_printf_i>
 800798e:	e7eb      	b.n	8007968 <_svfiprintf_r+0x1c0>
 8007990:	08008d0c 	.word	0x08008d0c
 8007994:	08008d16 	.word	0x08008d16
 8007998:	00000000 	.word	0x00000000
 800799c:	080076f5 	.word	0x080076f5
 80079a0:	08008d12 	.word	0x08008d12

080079a4 <__sfputc_r>:
 80079a4:	6893      	ldr	r3, [r2, #8]
 80079a6:	3b01      	subs	r3, #1
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	b410      	push	{r4}
 80079ac:	6093      	str	r3, [r2, #8]
 80079ae:	da08      	bge.n	80079c2 <__sfputc_r+0x1e>
 80079b0:	6994      	ldr	r4, [r2, #24]
 80079b2:	42a3      	cmp	r3, r4
 80079b4:	db01      	blt.n	80079ba <__sfputc_r+0x16>
 80079b6:	290a      	cmp	r1, #10
 80079b8:	d103      	bne.n	80079c2 <__sfputc_r+0x1e>
 80079ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079be:	f000 bb73 	b.w	80080a8 <__swbuf_r>
 80079c2:	6813      	ldr	r3, [r2, #0]
 80079c4:	1c58      	adds	r0, r3, #1
 80079c6:	6010      	str	r0, [r2, #0]
 80079c8:	7019      	strb	r1, [r3, #0]
 80079ca:	4608      	mov	r0, r1
 80079cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079d0:	4770      	bx	lr

080079d2 <__sfputs_r>:
 80079d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079d4:	4606      	mov	r6, r0
 80079d6:	460f      	mov	r7, r1
 80079d8:	4614      	mov	r4, r2
 80079da:	18d5      	adds	r5, r2, r3
 80079dc:	42ac      	cmp	r4, r5
 80079de:	d101      	bne.n	80079e4 <__sfputs_r+0x12>
 80079e0:	2000      	movs	r0, #0
 80079e2:	e007      	b.n	80079f4 <__sfputs_r+0x22>
 80079e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079e8:	463a      	mov	r2, r7
 80079ea:	4630      	mov	r0, r6
 80079ec:	f7ff ffda 	bl	80079a4 <__sfputc_r>
 80079f0:	1c43      	adds	r3, r0, #1
 80079f2:	d1f3      	bne.n	80079dc <__sfputs_r+0xa>
 80079f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080079f8 <_vfiprintf_r>:
 80079f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079fc:	460d      	mov	r5, r1
 80079fe:	b09d      	sub	sp, #116	; 0x74
 8007a00:	4614      	mov	r4, r2
 8007a02:	4698      	mov	r8, r3
 8007a04:	4606      	mov	r6, r0
 8007a06:	b118      	cbz	r0, 8007a10 <_vfiprintf_r+0x18>
 8007a08:	6a03      	ldr	r3, [r0, #32]
 8007a0a:	b90b      	cbnz	r3, 8007a10 <_vfiprintf_r+0x18>
 8007a0c:	f7ff fc3e 	bl	800728c <__sinit>
 8007a10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a12:	07d9      	lsls	r1, r3, #31
 8007a14:	d405      	bmi.n	8007a22 <_vfiprintf_r+0x2a>
 8007a16:	89ab      	ldrh	r3, [r5, #12]
 8007a18:	059a      	lsls	r2, r3, #22
 8007a1a:	d402      	bmi.n	8007a22 <_vfiprintf_r+0x2a>
 8007a1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a1e:	f7ff fd6e 	bl	80074fe <__retarget_lock_acquire_recursive>
 8007a22:	89ab      	ldrh	r3, [r5, #12]
 8007a24:	071b      	lsls	r3, r3, #28
 8007a26:	d501      	bpl.n	8007a2c <_vfiprintf_r+0x34>
 8007a28:	692b      	ldr	r3, [r5, #16]
 8007a2a:	b99b      	cbnz	r3, 8007a54 <_vfiprintf_r+0x5c>
 8007a2c:	4629      	mov	r1, r5
 8007a2e:	4630      	mov	r0, r6
 8007a30:	f000 fb78 	bl	8008124 <__swsetup_r>
 8007a34:	b170      	cbz	r0, 8007a54 <_vfiprintf_r+0x5c>
 8007a36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a38:	07dc      	lsls	r4, r3, #31
 8007a3a:	d504      	bpl.n	8007a46 <_vfiprintf_r+0x4e>
 8007a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a40:	b01d      	add	sp, #116	; 0x74
 8007a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a46:	89ab      	ldrh	r3, [r5, #12]
 8007a48:	0598      	lsls	r0, r3, #22
 8007a4a:	d4f7      	bmi.n	8007a3c <_vfiprintf_r+0x44>
 8007a4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a4e:	f7ff fd57 	bl	8007500 <__retarget_lock_release_recursive>
 8007a52:	e7f3      	b.n	8007a3c <_vfiprintf_r+0x44>
 8007a54:	2300      	movs	r3, #0
 8007a56:	9309      	str	r3, [sp, #36]	; 0x24
 8007a58:	2320      	movs	r3, #32
 8007a5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a62:	2330      	movs	r3, #48	; 0x30
 8007a64:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007c18 <_vfiprintf_r+0x220>
 8007a68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a6c:	f04f 0901 	mov.w	r9, #1
 8007a70:	4623      	mov	r3, r4
 8007a72:	469a      	mov	sl, r3
 8007a74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a78:	b10a      	cbz	r2, 8007a7e <_vfiprintf_r+0x86>
 8007a7a:	2a25      	cmp	r2, #37	; 0x25
 8007a7c:	d1f9      	bne.n	8007a72 <_vfiprintf_r+0x7a>
 8007a7e:	ebba 0b04 	subs.w	fp, sl, r4
 8007a82:	d00b      	beq.n	8007a9c <_vfiprintf_r+0xa4>
 8007a84:	465b      	mov	r3, fp
 8007a86:	4622      	mov	r2, r4
 8007a88:	4629      	mov	r1, r5
 8007a8a:	4630      	mov	r0, r6
 8007a8c:	f7ff ffa1 	bl	80079d2 <__sfputs_r>
 8007a90:	3001      	adds	r0, #1
 8007a92:	f000 80a9 	beq.w	8007be8 <_vfiprintf_r+0x1f0>
 8007a96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a98:	445a      	add	r2, fp
 8007a9a:	9209      	str	r2, [sp, #36]	; 0x24
 8007a9c:	f89a 3000 	ldrb.w	r3, [sl]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	f000 80a1 	beq.w	8007be8 <_vfiprintf_r+0x1f0>
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8007aac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ab0:	f10a 0a01 	add.w	sl, sl, #1
 8007ab4:	9304      	str	r3, [sp, #16]
 8007ab6:	9307      	str	r3, [sp, #28]
 8007ab8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007abc:	931a      	str	r3, [sp, #104]	; 0x68
 8007abe:	4654      	mov	r4, sl
 8007ac0:	2205      	movs	r2, #5
 8007ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ac6:	4854      	ldr	r0, [pc, #336]	; (8007c18 <_vfiprintf_r+0x220>)
 8007ac8:	f7f8 fb82 	bl	80001d0 <memchr>
 8007acc:	9a04      	ldr	r2, [sp, #16]
 8007ace:	b9d8      	cbnz	r0, 8007b08 <_vfiprintf_r+0x110>
 8007ad0:	06d1      	lsls	r1, r2, #27
 8007ad2:	bf44      	itt	mi
 8007ad4:	2320      	movmi	r3, #32
 8007ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ada:	0713      	lsls	r3, r2, #28
 8007adc:	bf44      	itt	mi
 8007ade:	232b      	movmi	r3, #43	; 0x2b
 8007ae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ae8:	2b2a      	cmp	r3, #42	; 0x2a
 8007aea:	d015      	beq.n	8007b18 <_vfiprintf_r+0x120>
 8007aec:	9a07      	ldr	r2, [sp, #28]
 8007aee:	4654      	mov	r4, sl
 8007af0:	2000      	movs	r0, #0
 8007af2:	f04f 0c0a 	mov.w	ip, #10
 8007af6:	4621      	mov	r1, r4
 8007af8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007afc:	3b30      	subs	r3, #48	; 0x30
 8007afe:	2b09      	cmp	r3, #9
 8007b00:	d94d      	bls.n	8007b9e <_vfiprintf_r+0x1a6>
 8007b02:	b1b0      	cbz	r0, 8007b32 <_vfiprintf_r+0x13a>
 8007b04:	9207      	str	r2, [sp, #28]
 8007b06:	e014      	b.n	8007b32 <_vfiprintf_r+0x13a>
 8007b08:	eba0 0308 	sub.w	r3, r0, r8
 8007b0c:	fa09 f303 	lsl.w	r3, r9, r3
 8007b10:	4313      	orrs	r3, r2
 8007b12:	9304      	str	r3, [sp, #16]
 8007b14:	46a2      	mov	sl, r4
 8007b16:	e7d2      	b.n	8007abe <_vfiprintf_r+0xc6>
 8007b18:	9b03      	ldr	r3, [sp, #12]
 8007b1a:	1d19      	adds	r1, r3, #4
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	9103      	str	r1, [sp, #12]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	bfbb      	ittet	lt
 8007b24:	425b      	neglt	r3, r3
 8007b26:	f042 0202 	orrlt.w	r2, r2, #2
 8007b2a:	9307      	strge	r3, [sp, #28]
 8007b2c:	9307      	strlt	r3, [sp, #28]
 8007b2e:	bfb8      	it	lt
 8007b30:	9204      	strlt	r2, [sp, #16]
 8007b32:	7823      	ldrb	r3, [r4, #0]
 8007b34:	2b2e      	cmp	r3, #46	; 0x2e
 8007b36:	d10c      	bne.n	8007b52 <_vfiprintf_r+0x15a>
 8007b38:	7863      	ldrb	r3, [r4, #1]
 8007b3a:	2b2a      	cmp	r3, #42	; 0x2a
 8007b3c:	d134      	bne.n	8007ba8 <_vfiprintf_r+0x1b0>
 8007b3e:	9b03      	ldr	r3, [sp, #12]
 8007b40:	1d1a      	adds	r2, r3, #4
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	9203      	str	r2, [sp, #12]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	bfb8      	it	lt
 8007b4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b4e:	3402      	adds	r4, #2
 8007b50:	9305      	str	r3, [sp, #20]
 8007b52:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007c28 <_vfiprintf_r+0x230>
 8007b56:	7821      	ldrb	r1, [r4, #0]
 8007b58:	2203      	movs	r2, #3
 8007b5a:	4650      	mov	r0, sl
 8007b5c:	f7f8 fb38 	bl	80001d0 <memchr>
 8007b60:	b138      	cbz	r0, 8007b72 <_vfiprintf_r+0x17a>
 8007b62:	9b04      	ldr	r3, [sp, #16]
 8007b64:	eba0 000a 	sub.w	r0, r0, sl
 8007b68:	2240      	movs	r2, #64	; 0x40
 8007b6a:	4082      	lsls	r2, r0
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	3401      	adds	r4, #1
 8007b70:	9304      	str	r3, [sp, #16]
 8007b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b76:	4829      	ldr	r0, [pc, #164]	; (8007c1c <_vfiprintf_r+0x224>)
 8007b78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b7c:	2206      	movs	r2, #6
 8007b7e:	f7f8 fb27 	bl	80001d0 <memchr>
 8007b82:	2800      	cmp	r0, #0
 8007b84:	d03f      	beq.n	8007c06 <_vfiprintf_r+0x20e>
 8007b86:	4b26      	ldr	r3, [pc, #152]	; (8007c20 <_vfiprintf_r+0x228>)
 8007b88:	bb1b      	cbnz	r3, 8007bd2 <_vfiprintf_r+0x1da>
 8007b8a:	9b03      	ldr	r3, [sp, #12]
 8007b8c:	3307      	adds	r3, #7
 8007b8e:	f023 0307 	bic.w	r3, r3, #7
 8007b92:	3308      	adds	r3, #8
 8007b94:	9303      	str	r3, [sp, #12]
 8007b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b98:	443b      	add	r3, r7
 8007b9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007b9c:	e768      	b.n	8007a70 <_vfiprintf_r+0x78>
 8007b9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ba2:	460c      	mov	r4, r1
 8007ba4:	2001      	movs	r0, #1
 8007ba6:	e7a6      	b.n	8007af6 <_vfiprintf_r+0xfe>
 8007ba8:	2300      	movs	r3, #0
 8007baa:	3401      	adds	r4, #1
 8007bac:	9305      	str	r3, [sp, #20]
 8007bae:	4619      	mov	r1, r3
 8007bb0:	f04f 0c0a 	mov.w	ip, #10
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bba:	3a30      	subs	r2, #48	; 0x30
 8007bbc:	2a09      	cmp	r2, #9
 8007bbe:	d903      	bls.n	8007bc8 <_vfiprintf_r+0x1d0>
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d0c6      	beq.n	8007b52 <_vfiprintf_r+0x15a>
 8007bc4:	9105      	str	r1, [sp, #20]
 8007bc6:	e7c4      	b.n	8007b52 <_vfiprintf_r+0x15a>
 8007bc8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bcc:	4604      	mov	r4, r0
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e7f0      	b.n	8007bb4 <_vfiprintf_r+0x1bc>
 8007bd2:	ab03      	add	r3, sp, #12
 8007bd4:	9300      	str	r3, [sp, #0]
 8007bd6:	462a      	mov	r2, r5
 8007bd8:	4b12      	ldr	r3, [pc, #72]	; (8007c24 <_vfiprintf_r+0x22c>)
 8007bda:	a904      	add	r1, sp, #16
 8007bdc:	4630      	mov	r0, r6
 8007bde:	f3af 8000 	nop.w
 8007be2:	4607      	mov	r7, r0
 8007be4:	1c78      	adds	r0, r7, #1
 8007be6:	d1d6      	bne.n	8007b96 <_vfiprintf_r+0x19e>
 8007be8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007bea:	07d9      	lsls	r1, r3, #31
 8007bec:	d405      	bmi.n	8007bfa <_vfiprintf_r+0x202>
 8007bee:	89ab      	ldrh	r3, [r5, #12]
 8007bf0:	059a      	lsls	r2, r3, #22
 8007bf2:	d402      	bmi.n	8007bfa <_vfiprintf_r+0x202>
 8007bf4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007bf6:	f7ff fc83 	bl	8007500 <__retarget_lock_release_recursive>
 8007bfa:	89ab      	ldrh	r3, [r5, #12]
 8007bfc:	065b      	lsls	r3, r3, #25
 8007bfe:	f53f af1d 	bmi.w	8007a3c <_vfiprintf_r+0x44>
 8007c02:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c04:	e71c      	b.n	8007a40 <_vfiprintf_r+0x48>
 8007c06:	ab03      	add	r3, sp, #12
 8007c08:	9300      	str	r3, [sp, #0]
 8007c0a:	462a      	mov	r2, r5
 8007c0c:	4b05      	ldr	r3, [pc, #20]	; (8007c24 <_vfiprintf_r+0x22c>)
 8007c0e:	a904      	add	r1, sp, #16
 8007c10:	4630      	mov	r0, r6
 8007c12:	f000 f879 	bl	8007d08 <_printf_i>
 8007c16:	e7e4      	b.n	8007be2 <_vfiprintf_r+0x1ea>
 8007c18:	08008d0c 	.word	0x08008d0c
 8007c1c:	08008d16 	.word	0x08008d16
 8007c20:	00000000 	.word	0x00000000
 8007c24:	080079d3 	.word	0x080079d3
 8007c28:	08008d12 	.word	0x08008d12

08007c2c <_printf_common>:
 8007c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c30:	4616      	mov	r6, r2
 8007c32:	4699      	mov	r9, r3
 8007c34:	688a      	ldr	r2, [r1, #8]
 8007c36:	690b      	ldr	r3, [r1, #16]
 8007c38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	bfb8      	it	lt
 8007c40:	4613      	movlt	r3, r2
 8007c42:	6033      	str	r3, [r6, #0]
 8007c44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c48:	4607      	mov	r7, r0
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	b10a      	cbz	r2, 8007c52 <_printf_common+0x26>
 8007c4e:	3301      	adds	r3, #1
 8007c50:	6033      	str	r3, [r6, #0]
 8007c52:	6823      	ldr	r3, [r4, #0]
 8007c54:	0699      	lsls	r1, r3, #26
 8007c56:	bf42      	ittt	mi
 8007c58:	6833      	ldrmi	r3, [r6, #0]
 8007c5a:	3302      	addmi	r3, #2
 8007c5c:	6033      	strmi	r3, [r6, #0]
 8007c5e:	6825      	ldr	r5, [r4, #0]
 8007c60:	f015 0506 	ands.w	r5, r5, #6
 8007c64:	d106      	bne.n	8007c74 <_printf_common+0x48>
 8007c66:	f104 0a19 	add.w	sl, r4, #25
 8007c6a:	68e3      	ldr	r3, [r4, #12]
 8007c6c:	6832      	ldr	r2, [r6, #0]
 8007c6e:	1a9b      	subs	r3, r3, r2
 8007c70:	42ab      	cmp	r3, r5
 8007c72:	dc26      	bgt.n	8007cc2 <_printf_common+0x96>
 8007c74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007c78:	1e13      	subs	r3, r2, #0
 8007c7a:	6822      	ldr	r2, [r4, #0]
 8007c7c:	bf18      	it	ne
 8007c7e:	2301      	movne	r3, #1
 8007c80:	0692      	lsls	r2, r2, #26
 8007c82:	d42b      	bmi.n	8007cdc <_printf_common+0xb0>
 8007c84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007c88:	4649      	mov	r1, r9
 8007c8a:	4638      	mov	r0, r7
 8007c8c:	47c0      	blx	r8
 8007c8e:	3001      	adds	r0, #1
 8007c90:	d01e      	beq.n	8007cd0 <_printf_common+0xa4>
 8007c92:	6823      	ldr	r3, [r4, #0]
 8007c94:	6922      	ldr	r2, [r4, #16]
 8007c96:	f003 0306 	and.w	r3, r3, #6
 8007c9a:	2b04      	cmp	r3, #4
 8007c9c:	bf02      	ittt	eq
 8007c9e:	68e5      	ldreq	r5, [r4, #12]
 8007ca0:	6833      	ldreq	r3, [r6, #0]
 8007ca2:	1aed      	subeq	r5, r5, r3
 8007ca4:	68a3      	ldr	r3, [r4, #8]
 8007ca6:	bf0c      	ite	eq
 8007ca8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cac:	2500      	movne	r5, #0
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	bfc4      	itt	gt
 8007cb2:	1a9b      	subgt	r3, r3, r2
 8007cb4:	18ed      	addgt	r5, r5, r3
 8007cb6:	2600      	movs	r6, #0
 8007cb8:	341a      	adds	r4, #26
 8007cba:	42b5      	cmp	r5, r6
 8007cbc:	d11a      	bne.n	8007cf4 <_printf_common+0xc8>
 8007cbe:	2000      	movs	r0, #0
 8007cc0:	e008      	b.n	8007cd4 <_printf_common+0xa8>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	4652      	mov	r2, sl
 8007cc6:	4649      	mov	r1, r9
 8007cc8:	4638      	mov	r0, r7
 8007cca:	47c0      	blx	r8
 8007ccc:	3001      	adds	r0, #1
 8007cce:	d103      	bne.n	8007cd8 <_printf_common+0xac>
 8007cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cd8:	3501      	adds	r5, #1
 8007cda:	e7c6      	b.n	8007c6a <_printf_common+0x3e>
 8007cdc:	18e1      	adds	r1, r4, r3
 8007cde:	1c5a      	adds	r2, r3, #1
 8007ce0:	2030      	movs	r0, #48	; 0x30
 8007ce2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007ce6:	4422      	add	r2, r4
 8007ce8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007cec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007cf0:	3302      	adds	r3, #2
 8007cf2:	e7c7      	b.n	8007c84 <_printf_common+0x58>
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	4622      	mov	r2, r4
 8007cf8:	4649      	mov	r1, r9
 8007cfa:	4638      	mov	r0, r7
 8007cfc:	47c0      	blx	r8
 8007cfe:	3001      	adds	r0, #1
 8007d00:	d0e6      	beq.n	8007cd0 <_printf_common+0xa4>
 8007d02:	3601      	adds	r6, #1
 8007d04:	e7d9      	b.n	8007cba <_printf_common+0x8e>
	...

08007d08 <_printf_i>:
 8007d08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d0c:	7e0f      	ldrb	r7, [r1, #24]
 8007d0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d10:	2f78      	cmp	r7, #120	; 0x78
 8007d12:	4691      	mov	r9, r2
 8007d14:	4680      	mov	r8, r0
 8007d16:	460c      	mov	r4, r1
 8007d18:	469a      	mov	sl, r3
 8007d1a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007d1e:	d807      	bhi.n	8007d30 <_printf_i+0x28>
 8007d20:	2f62      	cmp	r7, #98	; 0x62
 8007d22:	d80a      	bhi.n	8007d3a <_printf_i+0x32>
 8007d24:	2f00      	cmp	r7, #0
 8007d26:	f000 80d4 	beq.w	8007ed2 <_printf_i+0x1ca>
 8007d2a:	2f58      	cmp	r7, #88	; 0x58
 8007d2c:	f000 80c0 	beq.w	8007eb0 <_printf_i+0x1a8>
 8007d30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007d38:	e03a      	b.n	8007db0 <_printf_i+0xa8>
 8007d3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007d3e:	2b15      	cmp	r3, #21
 8007d40:	d8f6      	bhi.n	8007d30 <_printf_i+0x28>
 8007d42:	a101      	add	r1, pc, #4	; (adr r1, 8007d48 <_printf_i+0x40>)
 8007d44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d48:	08007da1 	.word	0x08007da1
 8007d4c:	08007db5 	.word	0x08007db5
 8007d50:	08007d31 	.word	0x08007d31
 8007d54:	08007d31 	.word	0x08007d31
 8007d58:	08007d31 	.word	0x08007d31
 8007d5c:	08007d31 	.word	0x08007d31
 8007d60:	08007db5 	.word	0x08007db5
 8007d64:	08007d31 	.word	0x08007d31
 8007d68:	08007d31 	.word	0x08007d31
 8007d6c:	08007d31 	.word	0x08007d31
 8007d70:	08007d31 	.word	0x08007d31
 8007d74:	08007eb9 	.word	0x08007eb9
 8007d78:	08007de1 	.word	0x08007de1
 8007d7c:	08007e73 	.word	0x08007e73
 8007d80:	08007d31 	.word	0x08007d31
 8007d84:	08007d31 	.word	0x08007d31
 8007d88:	08007edb 	.word	0x08007edb
 8007d8c:	08007d31 	.word	0x08007d31
 8007d90:	08007de1 	.word	0x08007de1
 8007d94:	08007d31 	.word	0x08007d31
 8007d98:	08007d31 	.word	0x08007d31
 8007d9c:	08007e7b 	.word	0x08007e7b
 8007da0:	682b      	ldr	r3, [r5, #0]
 8007da2:	1d1a      	adds	r2, r3, #4
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	602a      	str	r2, [r5, #0]
 8007da8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007dac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007db0:	2301      	movs	r3, #1
 8007db2:	e09f      	b.n	8007ef4 <_printf_i+0x1ec>
 8007db4:	6820      	ldr	r0, [r4, #0]
 8007db6:	682b      	ldr	r3, [r5, #0]
 8007db8:	0607      	lsls	r7, r0, #24
 8007dba:	f103 0104 	add.w	r1, r3, #4
 8007dbe:	6029      	str	r1, [r5, #0]
 8007dc0:	d501      	bpl.n	8007dc6 <_printf_i+0xbe>
 8007dc2:	681e      	ldr	r6, [r3, #0]
 8007dc4:	e003      	b.n	8007dce <_printf_i+0xc6>
 8007dc6:	0646      	lsls	r6, r0, #25
 8007dc8:	d5fb      	bpl.n	8007dc2 <_printf_i+0xba>
 8007dca:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007dce:	2e00      	cmp	r6, #0
 8007dd0:	da03      	bge.n	8007dda <_printf_i+0xd2>
 8007dd2:	232d      	movs	r3, #45	; 0x2d
 8007dd4:	4276      	negs	r6, r6
 8007dd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007dda:	485a      	ldr	r0, [pc, #360]	; (8007f44 <_printf_i+0x23c>)
 8007ddc:	230a      	movs	r3, #10
 8007dde:	e012      	b.n	8007e06 <_printf_i+0xfe>
 8007de0:	682b      	ldr	r3, [r5, #0]
 8007de2:	6820      	ldr	r0, [r4, #0]
 8007de4:	1d19      	adds	r1, r3, #4
 8007de6:	6029      	str	r1, [r5, #0]
 8007de8:	0605      	lsls	r5, r0, #24
 8007dea:	d501      	bpl.n	8007df0 <_printf_i+0xe8>
 8007dec:	681e      	ldr	r6, [r3, #0]
 8007dee:	e002      	b.n	8007df6 <_printf_i+0xee>
 8007df0:	0641      	lsls	r1, r0, #25
 8007df2:	d5fb      	bpl.n	8007dec <_printf_i+0xe4>
 8007df4:	881e      	ldrh	r6, [r3, #0]
 8007df6:	4853      	ldr	r0, [pc, #332]	; (8007f44 <_printf_i+0x23c>)
 8007df8:	2f6f      	cmp	r7, #111	; 0x6f
 8007dfa:	bf0c      	ite	eq
 8007dfc:	2308      	moveq	r3, #8
 8007dfe:	230a      	movne	r3, #10
 8007e00:	2100      	movs	r1, #0
 8007e02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e06:	6865      	ldr	r5, [r4, #4]
 8007e08:	60a5      	str	r5, [r4, #8]
 8007e0a:	2d00      	cmp	r5, #0
 8007e0c:	bfa2      	ittt	ge
 8007e0e:	6821      	ldrge	r1, [r4, #0]
 8007e10:	f021 0104 	bicge.w	r1, r1, #4
 8007e14:	6021      	strge	r1, [r4, #0]
 8007e16:	b90e      	cbnz	r6, 8007e1c <_printf_i+0x114>
 8007e18:	2d00      	cmp	r5, #0
 8007e1a:	d04b      	beq.n	8007eb4 <_printf_i+0x1ac>
 8007e1c:	4615      	mov	r5, r2
 8007e1e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007e22:	fb03 6711 	mls	r7, r3, r1, r6
 8007e26:	5dc7      	ldrb	r7, [r0, r7]
 8007e28:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007e2c:	4637      	mov	r7, r6
 8007e2e:	42bb      	cmp	r3, r7
 8007e30:	460e      	mov	r6, r1
 8007e32:	d9f4      	bls.n	8007e1e <_printf_i+0x116>
 8007e34:	2b08      	cmp	r3, #8
 8007e36:	d10b      	bne.n	8007e50 <_printf_i+0x148>
 8007e38:	6823      	ldr	r3, [r4, #0]
 8007e3a:	07de      	lsls	r6, r3, #31
 8007e3c:	d508      	bpl.n	8007e50 <_printf_i+0x148>
 8007e3e:	6923      	ldr	r3, [r4, #16]
 8007e40:	6861      	ldr	r1, [r4, #4]
 8007e42:	4299      	cmp	r1, r3
 8007e44:	bfde      	ittt	le
 8007e46:	2330      	movle	r3, #48	; 0x30
 8007e48:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007e4c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007e50:	1b52      	subs	r2, r2, r5
 8007e52:	6122      	str	r2, [r4, #16]
 8007e54:	f8cd a000 	str.w	sl, [sp]
 8007e58:	464b      	mov	r3, r9
 8007e5a:	aa03      	add	r2, sp, #12
 8007e5c:	4621      	mov	r1, r4
 8007e5e:	4640      	mov	r0, r8
 8007e60:	f7ff fee4 	bl	8007c2c <_printf_common>
 8007e64:	3001      	adds	r0, #1
 8007e66:	d14a      	bne.n	8007efe <_printf_i+0x1f6>
 8007e68:	f04f 30ff 	mov.w	r0, #4294967295
 8007e6c:	b004      	add	sp, #16
 8007e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e72:	6823      	ldr	r3, [r4, #0]
 8007e74:	f043 0320 	orr.w	r3, r3, #32
 8007e78:	6023      	str	r3, [r4, #0]
 8007e7a:	4833      	ldr	r0, [pc, #204]	; (8007f48 <_printf_i+0x240>)
 8007e7c:	2778      	movs	r7, #120	; 0x78
 8007e7e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007e82:	6823      	ldr	r3, [r4, #0]
 8007e84:	6829      	ldr	r1, [r5, #0]
 8007e86:	061f      	lsls	r7, r3, #24
 8007e88:	f851 6b04 	ldr.w	r6, [r1], #4
 8007e8c:	d402      	bmi.n	8007e94 <_printf_i+0x18c>
 8007e8e:	065f      	lsls	r7, r3, #25
 8007e90:	bf48      	it	mi
 8007e92:	b2b6      	uxthmi	r6, r6
 8007e94:	07df      	lsls	r7, r3, #31
 8007e96:	bf48      	it	mi
 8007e98:	f043 0320 	orrmi.w	r3, r3, #32
 8007e9c:	6029      	str	r1, [r5, #0]
 8007e9e:	bf48      	it	mi
 8007ea0:	6023      	strmi	r3, [r4, #0]
 8007ea2:	b91e      	cbnz	r6, 8007eac <_printf_i+0x1a4>
 8007ea4:	6823      	ldr	r3, [r4, #0]
 8007ea6:	f023 0320 	bic.w	r3, r3, #32
 8007eaa:	6023      	str	r3, [r4, #0]
 8007eac:	2310      	movs	r3, #16
 8007eae:	e7a7      	b.n	8007e00 <_printf_i+0xf8>
 8007eb0:	4824      	ldr	r0, [pc, #144]	; (8007f44 <_printf_i+0x23c>)
 8007eb2:	e7e4      	b.n	8007e7e <_printf_i+0x176>
 8007eb4:	4615      	mov	r5, r2
 8007eb6:	e7bd      	b.n	8007e34 <_printf_i+0x12c>
 8007eb8:	682b      	ldr	r3, [r5, #0]
 8007eba:	6826      	ldr	r6, [r4, #0]
 8007ebc:	6961      	ldr	r1, [r4, #20]
 8007ebe:	1d18      	adds	r0, r3, #4
 8007ec0:	6028      	str	r0, [r5, #0]
 8007ec2:	0635      	lsls	r5, r6, #24
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	d501      	bpl.n	8007ecc <_printf_i+0x1c4>
 8007ec8:	6019      	str	r1, [r3, #0]
 8007eca:	e002      	b.n	8007ed2 <_printf_i+0x1ca>
 8007ecc:	0670      	lsls	r0, r6, #25
 8007ece:	d5fb      	bpl.n	8007ec8 <_printf_i+0x1c0>
 8007ed0:	8019      	strh	r1, [r3, #0]
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	6123      	str	r3, [r4, #16]
 8007ed6:	4615      	mov	r5, r2
 8007ed8:	e7bc      	b.n	8007e54 <_printf_i+0x14c>
 8007eda:	682b      	ldr	r3, [r5, #0]
 8007edc:	1d1a      	adds	r2, r3, #4
 8007ede:	602a      	str	r2, [r5, #0]
 8007ee0:	681d      	ldr	r5, [r3, #0]
 8007ee2:	6862      	ldr	r2, [r4, #4]
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	4628      	mov	r0, r5
 8007ee8:	f7f8 f972 	bl	80001d0 <memchr>
 8007eec:	b108      	cbz	r0, 8007ef2 <_printf_i+0x1ea>
 8007eee:	1b40      	subs	r0, r0, r5
 8007ef0:	6060      	str	r0, [r4, #4]
 8007ef2:	6863      	ldr	r3, [r4, #4]
 8007ef4:	6123      	str	r3, [r4, #16]
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007efc:	e7aa      	b.n	8007e54 <_printf_i+0x14c>
 8007efe:	6923      	ldr	r3, [r4, #16]
 8007f00:	462a      	mov	r2, r5
 8007f02:	4649      	mov	r1, r9
 8007f04:	4640      	mov	r0, r8
 8007f06:	47d0      	blx	sl
 8007f08:	3001      	adds	r0, #1
 8007f0a:	d0ad      	beq.n	8007e68 <_printf_i+0x160>
 8007f0c:	6823      	ldr	r3, [r4, #0]
 8007f0e:	079b      	lsls	r3, r3, #30
 8007f10:	d413      	bmi.n	8007f3a <_printf_i+0x232>
 8007f12:	68e0      	ldr	r0, [r4, #12]
 8007f14:	9b03      	ldr	r3, [sp, #12]
 8007f16:	4298      	cmp	r0, r3
 8007f18:	bfb8      	it	lt
 8007f1a:	4618      	movlt	r0, r3
 8007f1c:	e7a6      	b.n	8007e6c <_printf_i+0x164>
 8007f1e:	2301      	movs	r3, #1
 8007f20:	4632      	mov	r2, r6
 8007f22:	4649      	mov	r1, r9
 8007f24:	4640      	mov	r0, r8
 8007f26:	47d0      	blx	sl
 8007f28:	3001      	adds	r0, #1
 8007f2a:	d09d      	beq.n	8007e68 <_printf_i+0x160>
 8007f2c:	3501      	adds	r5, #1
 8007f2e:	68e3      	ldr	r3, [r4, #12]
 8007f30:	9903      	ldr	r1, [sp, #12]
 8007f32:	1a5b      	subs	r3, r3, r1
 8007f34:	42ab      	cmp	r3, r5
 8007f36:	dcf2      	bgt.n	8007f1e <_printf_i+0x216>
 8007f38:	e7eb      	b.n	8007f12 <_printf_i+0x20a>
 8007f3a:	2500      	movs	r5, #0
 8007f3c:	f104 0619 	add.w	r6, r4, #25
 8007f40:	e7f5      	b.n	8007f2e <_printf_i+0x226>
 8007f42:	bf00      	nop
 8007f44:	08008d1d 	.word	0x08008d1d
 8007f48:	08008d2e 	.word	0x08008d2e

08007f4c <__sflush_r>:
 8007f4c:	898a      	ldrh	r2, [r1, #12]
 8007f4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f52:	4605      	mov	r5, r0
 8007f54:	0710      	lsls	r0, r2, #28
 8007f56:	460c      	mov	r4, r1
 8007f58:	d458      	bmi.n	800800c <__sflush_r+0xc0>
 8007f5a:	684b      	ldr	r3, [r1, #4]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	dc05      	bgt.n	8007f6c <__sflush_r+0x20>
 8007f60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	dc02      	bgt.n	8007f6c <__sflush_r+0x20>
 8007f66:	2000      	movs	r0, #0
 8007f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f6e:	2e00      	cmp	r6, #0
 8007f70:	d0f9      	beq.n	8007f66 <__sflush_r+0x1a>
 8007f72:	2300      	movs	r3, #0
 8007f74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007f78:	682f      	ldr	r7, [r5, #0]
 8007f7a:	6a21      	ldr	r1, [r4, #32]
 8007f7c:	602b      	str	r3, [r5, #0]
 8007f7e:	d032      	beq.n	8007fe6 <__sflush_r+0x9a>
 8007f80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f82:	89a3      	ldrh	r3, [r4, #12]
 8007f84:	075a      	lsls	r2, r3, #29
 8007f86:	d505      	bpl.n	8007f94 <__sflush_r+0x48>
 8007f88:	6863      	ldr	r3, [r4, #4]
 8007f8a:	1ac0      	subs	r0, r0, r3
 8007f8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f8e:	b10b      	cbz	r3, 8007f94 <__sflush_r+0x48>
 8007f90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f92:	1ac0      	subs	r0, r0, r3
 8007f94:	2300      	movs	r3, #0
 8007f96:	4602      	mov	r2, r0
 8007f98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f9a:	6a21      	ldr	r1, [r4, #32]
 8007f9c:	4628      	mov	r0, r5
 8007f9e:	47b0      	blx	r6
 8007fa0:	1c43      	adds	r3, r0, #1
 8007fa2:	89a3      	ldrh	r3, [r4, #12]
 8007fa4:	d106      	bne.n	8007fb4 <__sflush_r+0x68>
 8007fa6:	6829      	ldr	r1, [r5, #0]
 8007fa8:	291d      	cmp	r1, #29
 8007faa:	d82b      	bhi.n	8008004 <__sflush_r+0xb8>
 8007fac:	4a29      	ldr	r2, [pc, #164]	; (8008054 <__sflush_r+0x108>)
 8007fae:	410a      	asrs	r2, r1
 8007fb0:	07d6      	lsls	r6, r2, #31
 8007fb2:	d427      	bmi.n	8008004 <__sflush_r+0xb8>
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	6062      	str	r2, [r4, #4]
 8007fb8:	04d9      	lsls	r1, r3, #19
 8007fba:	6922      	ldr	r2, [r4, #16]
 8007fbc:	6022      	str	r2, [r4, #0]
 8007fbe:	d504      	bpl.n	8007fca <__sflush_r+0x7e>
 8007fc0:	1c42      	adds	r2, r0, #1
 8007fc2:	d101      	bne.n	8007fc8 <__sflush_r+0x7c>
 8007fc4:	682b      	ldr	r3, [r5, #0]
 8007fc6:	b903      	cbnz	r3, 8007fca <__sflush_r+0x7e>
 8007fc8:	6560      	str	r0, [r4, #84]	; 0x54
 8007fca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fcc:	602f      	str	r7, [r5, #0]
 8007fce:	2900      	cmp	r1, #0
 8007fd0:	d0c9      	beq.n	8007f66 <__sflush_r+0x1a>
 8007fd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fd6:	4299      	cmp	r1, r3
 8007fd8:	d002      	beq.n	8007fe0 <__sflush_r+0x94>
 8007fda:	4628      	mov	r0, r5
 8007fdc:	f7ff fa92 	bl	8007504 <_free_r>
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	6360      	str	r0, [r4, #52]	; 0x34
 8007fe4:	e7c0      	b.n	8007f68 <__sflush_r+0x1c>
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	4628      	mov	r0, r5
 8007fea:	47b0      	blx	r6
 8007fec:	1c41      	adds	r1, r0, #1
 8007fee:	d1c8      	bne.n	8007f82 <__sflush_r+0x36>
 8007ff0:	682b      	ldr	r3, [r5, #0]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d0c5      	beq.n	8007f82 <__sflush_r+0x36>
 8007ff6:	2b1d      	cmp	r3, #29
 8007ff8:	d001      	beq.n	8007ffe <__sflush_r+0xb2>
 8007ffa:	2b16      	cmp	r3, #22
 8007ffc:	d101      	bne.n	8008002 <__sflush_r+0xb6>
 8007ffe:	602f      	str	r7, [r5, #0]
 8008000:	e7b1      	b.n	8007f66 <__sflush_r+0x1a>
 8008002:	89a3      	ldrh	r3, [r4, #12]
 8008004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008008:	81a3      	strh	r3, [r4, #12]
 800800a:	e7ad      	b.n	8007f68 <__sflush_r+0x1c>
 800800c:	690f      	ldr	r7, [r1, #16]
 800800e:	2f00      	cmp	r7, #0
 8008010:	d0a9      	beq.n	8007f66 <__sflush_r+0x1a>
 8008012:	0793      	lsls	r3, r2, #30
 8008014:	680e      	ldr	r6, [r1, #0]
 8008016:	bf08      	it	eq
 8008018:	694b      	ldreq	r3, [r1, #20]
 800801a:	600f      	str	r7, [r1, #0]
 800801c:	bf18      	it	ne
 800801e:	2300      	movne	r3, #0
 8008020:	eba6 0807 	sub.w	r8, r6, r7
 8008024:	608b      	str	r3, [r1, #8]
 8008026:	f1b8 0f00 	cmp.w	r8, #0
 800802a:	dd9c      	ble.n	8007f66 <__sflush_r+0x1a>
 800802c:	6a21      	ldr	r1, [r4, #32]
 800802e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008030:	4643      	mov	r3, r8
 8008032:	463a      	mov	r2, r7
 8008034:	4628      	mov	r0, r5
 8008036:	47b0      	blx	r6
 8008038:	2800      	cmp	r0, #0
 800803a:	dc06      	bgt.n	800804a <__sflush_r+0xfe>
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008042:	81a3      	strh	r3, [r4, #12]
 8008044:	f04f 30ff 	mov.w	r0, #4294967295
 8008048:	e78e      	b.n	8007f68 <__sflush_r+0x1c>
 800804a:	4407      	add	r7, r0
 800804c:	eba8 0800 	sub.w	r8, r8, r0
 8008050:	e7e9      	b.n	8008026 <__sflush_r+0xda>
 8008052:	bf00      	nop
 8008054:	dfbffffe 	.word	0xdfbffffe

08008058 <_fflush_r>:
 8008058:	b538      	push	{r3, r4, r5, lr}
 800805a:	690b      	ldr	r3, [r1, #16]
 800805c:	4605      	mov	r5, r0
 800805e:	460c      	mov	r4, r1
 8008060:	b913      	cbnz	r3, 8008068 <_fflush_r+0x10>
 8008062:	2500      	movs	r5, #0
 8008064:	4628      	mov	r0, r5
 8008066:	bd38      	pop	{r3, r4, r5, pc}
 8008068:	b118      	cbz	r0, 8008072 <_fflush_r+0x1a>
 800806a:	6a03      	ldr	r3, [r0, #32]
 800806c:	b90b      	cbnz	r3, 8008072 <_fflush_r+0x1a>
 800806e:	f7ff f90d 	bl	800728c <__sinit>
 8008072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d0f3      	beq.n	8008062 <_fflush_r+0xa>
 800807a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800807c:	07d0      	lsls	r0, r2, #31
 800807e:	d404      	bmi.n	800808a <_fflush_r+0x32>
 8008080:	0599      	lsls	r1, r3, #22
 8008082:	d402      	bmi.n	800808a <_fflush_r+0x32>
 8008084:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008086:	f7ff fa3a 	bl	80074fe <__retarget_lock_acquire_recursive>
 800808a:	4628      	mov	r0, r5
 800808c:	4621      	mov	r1, r4
 800808e:	f7ff ff5d 	bl	8007f4c <__sflush_r>
 8008092:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008094:	07da      	lsls	r2, r3, #31
 8008096:	4605      	mov	r5, r0
 8008098:	d4e4      	bmi.n	8008064 <_fflush_r+0xc>
 800809a:	89a3      	ldrh	r3, [r4, #12]
 800809c:	059b      	lsls	r3, r3, #22
 800809e:	d4e1      	bmi.n	8008064 <_fflush_r+0xc>
 80080a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080a2:	f7ff fa2d 	bl	8007500 <__retarget_lock_release_recursive>
 80080a6:	e7dd      	b.n	8008064 <_fflush_r+0xc>

080080a8 <__swbuf_r>:
 80080a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080aa:	460e      	mov	r6, r1
 80080ac:	4614      	mov	r4, r2
 80080ae:	4605      	mov	r5, r0
 80080b0:	b118      	cbz	r0, 80080ba <__swbuf_r+0x12>
 80080b2:	6a03      	ldr	r3, [r0, #32]
 80080b4:	b90b      	cbnz	r3, 80080ba <__swbuf_r+0x12>
 80080b6:	f7ff f8e9 	bl	800728c <__sinit>
 80080ba:	69a3      	ldr	r3, [r4, #24]
 80080bc:	60a3      	str	r3, [r4, #8]
 80080be:	89a3      	ldrh	r3, [r4, #12]
 80080c0:	071a      	lsls	r2, r3, #28
 80080c2:	d525      	bpl.n	8008110 <__swbuf_r+0x68>
 80080c4:	6923      	ldr	r3, [r4, #16]
 80080c6:	b31b      	cbz	r3, 8008110 <__swbuf_r+0x68>
 80080c8:	6823      	ldr	r3, [r4, #0]
 80080ca:	6922      	ldr	r2, [r4, #16]
 80080cc:	1a98      	subs	r0, r3, r2
 80080ce:	6963      	ldr	r3, [r4, #20]
 80080d0:	b2f6      	uxtb	r6, r6
 80080d2:	4283      	cmp	r3, r0
 80080d4:	4637      	mov	r7, r6
 80080d6:	dc04      	bgt.n	80080e2 <__swbuf_r+0x3a>
 80080d8:	4621      	mov	r1, r4
 80080da:	4628      	mov	r0, r5
 80080dc:	f7ff ffbc 	bl	8008058 <_fflush_r>
 80080e0:	b9e0      	cbnz	r0, 800811c <__swbuf_r+0x74>
 80080e2:	68a3      	ldr	r3, [r4, #8]
 80080e4:	3b01      	subs	r3, #1
 80080e6:	60a3      	str	r3, [r4, #8]
 80080e8:	6823      	ldr	r3, [r4, #0]
 80080ea:	1c5a      	adds	r2, r3, #1
 80080ec:	6022      	str	r2, [r4, #0]
 80080ee:	701e      	strb	r6, [r3, #0]
 80080f0:	6962      	ldr	r2, [r4, #20]
 80080f2:	1c43      	adds	r3, r0, #1
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d004      	beq.n	8008102 <__swbuf_r+0x5a>
 80080f8:	89a3      	ldrh	r3, [r4, #12]
 80080fa:	07db      	lsls	r3, r3, #31
 80080fc:	d506      	bpl.n	800810c <__swbuf_r+0x64>
 80080fe:	2e0a      	cmp	r6, #10
 8008100:	d104      	bne.n	800810c <__swbuf_r+0x64>
 8008102:	4621      	mov	r1, r4
 8008104:	4628      	mov	r0, r5
 8008106:	f7ff ffa7 	bl	8008058 <_fflush_r>
 800810a:	b938      	cbnz	r0, 800811c <__swbuf_r+0x74>
 800810c:	4638      	mov	r0, r7
 800810e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008110:	4621      	mov	r1, r4
 8008112:	4628      	mov	r0, r5
 8008114:	f000 f806 	bl	8008124 <__swsetup_r>
 8008118:	2800      	cmp	r0, #0
 800811a:	d0d5      	beq.n	80080c8 <__swbuf_r+0x20>
 800811c:	f04f 37ff 	mov.w	r7, #4294967295
 8008120:	e7f4      	b.n	800810c <__swbuf_r+0x64>
	...

08008124 <__swsetup_r>:
 8008124:	b538      	push	{r3, r4, r5, lr}
 8008126:	4b2a      	ldr	r3, [pc, #168]	; (80081d0 <__swsetup_r+0xac>)
 8008128:	4605      	mov	r5, r0
 800812a:	6818      	ldr	r0, [r3, #0]
 800812c:	460c      	mov	r4, r1
 800812e:	b118      	cbz	r0, 8008138 <__swsetup_r+0x14>
 8008130:	6a03      	ldr	r3, [r0, #32]
 8008132:	b90b      	cbnz	r3, 8008138 <__swsetup_r+0x14>
 8008134:	f7ff f8aa 	bl	800728c <__sinit>
 8008138:	89a3      	ldrh	r3, [r4, #12]
 800813a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800813e:	0718      	lsls	r0, r3, #28
 8008140:	d422      	bmi.n	8008188 <__swsetup_r+0x64>
 8008142:	06d9      	lsls	r1, r3, #27
 8008144:	d407      	bmi.n	8008156 <__swsetup_r+0x32>
 8008146:	2309      	movs	r3, #9
 8008148:	602b      	str	r3, [r5, #0]
 800814a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800814e:	81a3      	strh	r3, [r4, #12]
 8008150:	f04f 30ff 	mov.w	r0, #4294967295
 8008154:	e034      	b.n	80081c0 <__swsetup_r+0x9c>
 8008156:	0758      	lsls	r0, r3, #29
 8008158:	d512      	bpl.n	8008180 <__swsetup_r+0x5c>
 800815a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800815c:	b141      	cbz	r1, 8008170 <__swsetup_r+0x4c>
 800815e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008162:	4299      	cmp	r1, r3
 8008164:	d002      	beq.n	800816c <__swsetup_r+0x48>
 8008166:	4628      	mov	r0, r5
 8008168:	f7ff f9cc 	bl	8007504 <_free_r>
 800816c:	2300      	movs	r3, #0
 800816e:	6363      	str	r3, [r4, #52]	; 0x34
 8008170:	89a3      	ldrh	r3, [r4, #12]
 8008172:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008176:	81a3      	strh	r3, [r4, #12]
 8008178:	2300      	movs	r3, #0
 800817a:	6063      	str	r3, [r4, #4]
 800817c:	6923      	ldr	r3, [r4, #16]
 800817e:	6023      	str	r3, [r4, #0]
 8008180:	89a3      	ldrh	r3, [r4, #12]
 8008182:	f043 0308 	orr.w	r3, r3, #8
 8008186:	81a3      	strh	r3, [r4, #12]
 8008188:	6923      	ldr	r3, [r4, #16]
 800818a:	b94b      	cbnz	r3, 80081a0 <__swsetup_r+0x7c>
 800818c:	89a3      	ldrh	r3, [r4, #12]
 800818e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008192:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008196:	d003      	beq.n	80081a0 <__swsetup_r+0x7c>
 8008198:	4621      	mov	r1, r4
 800819a:	4628      	mov	r0, r5
 800819c:	f000 f8a7 	bl	80082ee <__smakebuf_r>
 80081a0:	89a0      	ldrh	r0, [r4, #12]
 80081a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081a6:	f010 0301 	ands.w	r3, r0, #1
 80081aa:	d00a      	beq.n	80081c2 <__swsetup_r+0x9e>
 80081ac:	2300      	movs	r3, #0
 80081ae:	60a3      	str	r3, [r4, #8]
 80081b0:	6963      	ldr	r3, [r4, #20]
 80081b2:	425b      	negs	r3, r3
 80081b4:	61a3      	str	r3, [r4, #24]
 80081b6:	6923      	ldr	r3, [r4, #16]
 80081b8:	b943      	cbnz	r3, 80081cc <__swsetup_r+0xa8>
 80081ba:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081be:	d1c4      	bne.n	800814a <__swsetup_r+0x26>
 80081c0:	bd38      	pop	{r3, r4, r5, pc}
 80081c2:	0781      	lsls	r1, r0, #30
 80081c4:	bf58      	it	pl
 80081c6:	6963      	ldrpl	r3, [r4, #20]
 80081c8:	60a3      	str	r3, [r4, #8]
 80081ca:	e7f4      	b.n	80081b6 <__swsetup_r+0x92>
 80081cc:	2000      	movs	r0, #0
 80081ce:	e7f7      	b.n	80081c0 <__swsetup_r+0x9c>
 80081d0:	20000068 	.word	0x20000068

080081d4 <memmove>:
 80081d4:	4288      	cmp	r0, r1
 80081d6:	b510      	push	{r4, lr}
 80081d8:	eb01 0402 	add.w	r4, r1, r2
 80081dc:	d902      	bls.n	80081e4 <memmove+0x10>
 80081de:	4284      	cmp	r4, r0
 80081e0:	4623      	mov	r3, r4
 80081e2:	d807      	bhi.n	80081f4 <memmove+0x20>
 80081e4:	1e43      	subs	r3, r0, #1
 80081e6:	42a1      	cmp	r1, r4
 80081e8:	d008      	beq.n	80081fc <memmove+0x28>
 80081ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081f2:	e7f8      	b.n	80081e6 <memmove+0x12>
 80081f4:	4402      	add	r2, r0
 80081f6:	4601      	mov	r1, r0
 80081f8:	428a      	cmp	r2, r1
 80081fa:	d100      	bne.n	80081fe <memmove+0x2a>
 80081fc:	bd10      	pop	{r4, pc}
 80081fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008202:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008206:	e7f7      	b.n	80081f8 <memmove+0x24>

08008208 <_sbrk_r>:
 8008208:	b538      	push	{r3, r4, r5, lr}
 800820a:	4d06      	ldr	r5, [pc, #24]	; (8008224 <_sbrk_r+0x1c>)
 800820c:	2300      	movs	r3, #0
 800820e:	4604      	mov	r4, r0
 8008210:	4608      	mov	r0, r1
 8008212:	602b      	str	r3, [r5, #0]
 8008214:	f7f9 fbac 	bl	8001970 <_sbrk>
 8008218:	1c43      	adds	r3, r0, #1
 800821a:	d102      	bne.n	8008222 <_sbrk_r+0x1a>
 800821c:	682b      	ldr	r3, [r5, #0]
 800821e:	b103      	cbz	r3, 8008222 <_sbrk_r+0x1a>
 8008220:	6023      	str	r3, [r4, #0]
 8008222:	bd38      	pop	{r3, r4, r5, pc}
 8008224:	2000052c 	.word	0x2000052c

08008228 <memcpy>:
 8008228:	440a      	add	r2, r1
 800822a:	4291      	cmp	r1, r2
 800822c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008230:	d100      	bne.n	8008234 <memcpy+0xc>
 8008232:	4770      	bx	lr
 8008234:	b510      	push	{r4, lr}
 8008236:	f811 4b01 	ldrb.w	r4, [r1], #1
 800823a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800823e:	4291      	cmp	r1, r2
 8008240:	d1f9      	bne.n	8008236 <memcpy+0xe>
 8008242:	bd10      	pop	{r4, pc}

08008244 <_realloc_r>:
 8008244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008248:	4680      	mov	r8, r0
 800824a:	4614      	mov	r4, r2
 800824c:	460e      	mov	r6, r1
 800824e:	b921      	cbnz	r1, 800825a <_realloc_r+0x16>
 8008250:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008254:	4611      	mov	r1, r2
 8008256:	f7ff b9c1 	b.w	80075dc <_malloc_r>
 800825a:	b92a      	cbnz	r2, 8008268 <_realloc_r+0x24>
 800825c:	f7ff f952 	bl	8007504 <_free_r>
 8008260:	4625      	mov	r5, r4
 8008262:	4628      	mov	r0, r5
 8008264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008268:	f000 f8a0 	bl	80083ac <_malloc_usable_size_r>
 800826c:	4284      	cmp	r4, r0
 800826e:	4607      	mov	r7, r0
 8008270:	d802      	bhi.n	8008278 <_realloc_r+0x34>
 8008272:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008276:	d812      	bhi.n	800829e <_realloc_r+0x5a>
 8008278:	4621      	mov	r1, r4
 800827a:	4640      	mov	r0, r8
 800827c:	f7ff f9ae 	bl	80075dc <_malloc_r>
 8008280:	4605      	mov	r5, r0
 8008282:	2800      	cmp	r0, #0
 8008284:	d0ed      	beq.n	8008262 <_realloc_r+0x1e>
 8008286:	42bc      	cmp	r4, r7
 8008288:	4622      	mov	r2, r4
 800828a:	4631      	mov	r1, r6
 800828c:	bf28      	it	cs
 800828e:	463a      	movcs	r2, r7
 8008290:	f7ff ffca 	bl	8008228 <memcpy>
 8008294:	4631      	mov	r1, r6
 8008296:	4640      	mov	r0, r8
 8008298:	f7ff f934 	bl	8007504 <_free_r>
 800829c:	e7e1      	b.n	8008262 <_realloc_r+0x1e>
 800829e:	4635      	mov	r5, r6
 80082a0:	e7df      	b.n	8008262 <_realloc_r+0x1e>

080082a2 <__swhatbuf_r>:
 80082a2:	b570      	push	{r4, r5, r6, lr}
 80082a4:	460c      	mov	r4, r1
 80082a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082aa:	2900      	cmp	r1, #0
 80082ac:	b096      	sub	sp, #88	; 0x58
 80082ae:	4615      	mov	r5, r2
 80082b0:	461e      	mov	r6, r3
 80082b2:	da0d      	bge.n	80082d0 <__swhatbuf_r+0x2e>
 80082b4:	89a3      	ldrh	r3, [r4, #12]
 80082b6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80082ba:	f04f 0100 	mov.w	r1, #0
 80082be:	bf0c      	ite	eq
 80082c0:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80082c4:	2340      	movne	r3, #64	; 0x40
 80082c6:	2000      	movs	r0, #0
 80082c8:	6031      	str	r1, [r6, #0]
 80082ca:	602b      	str	r3, [r5, #0]
 80082cc:	b016      	add	sp, #88	; 0x58
 80082ce:	bd70      	pop	{r4, r5, r6, pc}
 80082d0:	466a      	mov	r2, sp
 80082d2:	f000 f849 	bl	8008368 <_fstat_r>
 80082d6:	2800      	cmp	r0, #0
 80082d8:	dbec      	blt.n	80082b4 <__swhatbuf_r+0x12>
 80082da:	9901      	ldr	r1, [sp, #4]
 80082dc:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80082e0:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80082e4:	4259      	negs	r1, r3
 80082e6:	4159      	adcs	r1, r3
 80082e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082ec:	e7eb      	b.n	80082c6 <__swhatbuf_r+0x24>

080082ee <__smakebuf_r>:
 80082ee:	898b      	ldrh	r3, [r1, #12]
 80082f0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80082f2:	079d      	lsls	r5, r3, #30
 80082f4:	4606      	mov	r6, r0
 80082f6:	460c      	mov	r4, r1
 80082f8:	d507      	bpl.n	800830a <__smakebuf_r+0x1c>
 80082fa:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80082fe:	6023      	str	r3, [r4, #0]
 8008300:	6123      	str	r3, [r4, #16]
 8008302:	2301      	movs	r3, #1
 8008304:	6163      	str	r3, [r4, #20]
 8008306:	b002      	add	sp, #8
 8008308:	bd70      	pop	{r4, r5, r6, pc}
 800830a:	ab01      	add	r3, sp, #4
 800830c:	466a      	mov	r2, sp
 800830e:	f7ff ffc8 	bl	80082a2 <__swhatbuf_r>
 8008312:	9900      	ldr	r1, [sp, #0]
 8008314:	4605      	mov	r5, r0
 8008316:	4630      	mov	r0, r6
 8008318:	f7ff f960 	bl	80075dc <_malloc_r>
 800831c:	b948      	cbnz	r0, 8008332 <__smakebuf_r+0x44>
 800831e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008322:	059a      	lsls	r2, r3, #22
 8008324:	d4ef      	bmi.n	8008306 <__smakebuf_r+0x18>
 8008326:	f023 0303 	bic.w	r3, r3, #3
 800832a:	f043 0302 	orr.w	r3, r3, #2
 800832e:	81a3      	strh	r3, [r4, #12]
 8008330:	e7e3      	b.n	80082fa <__smakebuf_r+0xc>
 8008332:	89a3      	ldrh	r3, [r4, #12]
 8008334:	6020      	str	r0, [r4, #0]
 8008336:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800833a:	81a3      	strh	r3, [r4, #12]
 800833c:	9b00      	ldr	r3, [sp, #0]
 800833e:	6163      	str	r3, [r4, #20]
 8008340:	9b01      	ldr	r3, [sp, #4]
 8008342:	6120      	str	r0, [r4, #16]
 8008344:	b15b      	cbz	r3, 800835e <__smakebuf_r+0x70>
 8008346:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800834a:	4630      	mov	r0, r6
 800834c:	f000 f81e 	bl	800838c <_isatty_r>
 8008350:	b128      	cbz	r0, 800835e <__smakebuf_r+0x70>
 8008352:	89a3      	ldrh	r3, [r4, #12]
 8008354:	f023 0303 	bic.w	r3, r3, #3
 8008358:	f043 0301 	orr.w	r3, r3, #1
 800835c:	81a3      	strh	r3, [r4, #12]
 800835e:	89a3      	ldrh	r3, [r4, #12]
 8008360:	431d      	orrs	r5, r3
 8008362:	81a5      	strh	r5, [r4, #12]
 8008364:	e7cf      	b.n	8008306 <__smakebuf_r+0x18>
	...

08008368 <_fstat_r>:
 8008368:	b538      	push	{r3, r4, r5, lr}
 800836a:	4d07      	ldr	r5, [pc, #28]	; (8008388 <_fstat_r+0x20>)
 800836c:	2300      	movs	r3, #0
 800836e:	4604      	mov	r4, r0
 8008370:	4608      	mov	r0, r1
 8008372:	4611      	mov	r1, r2
 8008374:	602b      	str	r3, [r5, #0]
 8008376:	f7f9 fad2 	bl	800191e <_fstat>
 800837a:	1c43      	adds	r3, r0, #1
 800837c:	d102      	bne.n	8008384 <_fstat_r+0x1c>
 800837e:	682b      	ldr	r3, [r5, #0]
 8008380:	b103      	cbz	r3, 8008384 <_fstat_r+0x1c>
 8008382:	6023      	str	r3, [r4, #0]
 8008384:	bd38      	pop	{r3, r4, r5, pc}
 8008386:	bf00      	nop
 8008388:	2000052c 	.word	0x2000052c

0800838c <_isatty_r>:
 800838c:	b538      	push	{r3, r4, r5, lr}
 800838e:	4d06      	ldr	r5, [pc, #24]	; (80083a8 <_isatty_r+0x1c>)
 8008390:	2300      	movs	r3, #0
 8008392:	4604      	mov	r4, r0
 8008394:	4608      	mov	r0, r1
 8008396:	602b      	str	r3, [r5, #0]
 8008398:	f7f9 fad1 	bl	800193e <_isatty>
 800839c:	1c43      	adds	r3, r0, #1
 800839e:	d102      	bne.n	80083a6 <_isatty_r+0x1a>
 80083a0:	682b      	ldr	r3, [r5, #0]
 80083a2:	b103      	cbz	r3, 80083a6 <_isatty_r+0x1a>
 80083a4:	6023      	str	r3, [r4, #0]
 80083a6:	bd38      	pop	{r3, r4, r5, pc}
 80083a8:	2000052c 	.word	0x2000052c

080083ac <_malloc_usable_size_r>:
 80083ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083b0:	1f18      	subs	r0, r3, #4
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	bfbc      	itt	lt
 80083b6:	580b      	ldrlt	r3, [r1, r0]
 80083b8:	18c0      	addlt	r0, r0, r3
 80083ba:	4770      	bx	lr

080083bc <_init>:
 80083bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083be:	bf00      	nop
 80083c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083c2:	bc08      	pop	{r3}
 80083c4:	469e      	mov	lr, r3
 80083c6:	4770      	bx	lr

080083c8 <_fini>:
 80083c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ca:	bf00      	nop
 80083cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ce:	bc08      	pop	{r3}
 80083d0:	469e      	mov	lr, r3
 80083d2:	4770      	bx	lr
