/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [28:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[129] & in_data[136]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z & in_data[136]);
  assign celloutsig_1_12z = ~(celloutsig_1_4z & celloutsig_1_10z);
  assign celloutsig_1_13z = ~(celloutsig_1_5z & celloutsig_1_4z);
  assign celloutsig_1_19z = ~(celloutsig_1_10z & celloutsig_1_8z[5]);
  reg [2:0] _06_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 3'h0;
    else _06_ <= celloutsig_0_2z[3:1];
  assign out_data[34:32] = _06_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 13'h0000;
    else _00_ <= { in_data[66:64], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[29:25] / { 1'h1, in_data[13:10] };
  assign celloutsig_1_14z = { in_data[124:114], celloutsig_1_13z } / { 1'h1, celloutsig_1_11z[13:9], celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_1z = in_data[142:135] == in_data[129:122];
  assign celloutsig_1_2z = in_data[182:176] == { in_data[175:171], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[177], celloutsig_1_0z } == { in_data[145], celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[120:118], in_data[96] };
  assign celloutsig_1_6z = { in_data[154:148], celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z } % { 1'h1, in_data[132:106], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_8z[19:5], celloutsig_1_10z } % { 1'h1, celloutsig_1_8z[17], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_8z[3:0], celloutsig_1_13z, celloutsig_1_4z } % { 1'h1, celloutsig_1_14z[5:3], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_8z[19:18], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_15z[2:0] };
  assign celloutsig_0_2z = in_data[44:41] % { 1'h1, in_data[48:46] };
  assign celloutsig_1_7z = in_data[172:157] !== { celloutsig_1_3z[4:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = in_data[189:185] !== in_data[160:156];
  assign celloutsig_0_4z = in_data[79:67] >> _00_;
  assign celloutsig_1_9z = { celloutsig_1_8z[20:16], celloutsig_1_1z, celloutsig_1_5z } >> { in_data[109:108], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z };
  assign { out_data[131:128], out_data[96], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z };
endmodule
