// Seed: 1392726690
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    input uwire id_5,
    output supply1 id_6,
    output wor id_7,
    input supply1 id_8,
    output tri0 id_9,
    output wor id_10,
    input tri id_11
);
  wire id_13;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri0 id_3
    , id_10,
    output uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply1 id_8
);
  wire id_11;
  wire id_12;
  always id_4 = id_2;
  wire id_13;
  module_0(
      id_7, id_6, id_7, id_2, id_0, id_8, id_3, id_4, id_5, id_4, id_4, id_1
  );
  wire id_14;
endmodule
