# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP1_EJ1_P5.srcs/sources_1/new/sinc_system.vhd" \
"../../../../TP1_EJ1_P5.srcs/sim_1/new/tb_sinc_system.vhd" \

# Do not sort compile order
nosort
