#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Wed Feb 18 15:29:38 2015
# Process ID: 10292
# Log file: C:/Users/Amanjit/Desktop/ECE532_git/CustomIP/managed_ip_project/vivado.log
# Journal file: C:/Users/Amanjit/Desktop/ECE532_git/CustomIP/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Amanjit\Desktop\ECE532_git\CustomIP\managed_ip_project\managed_ip_project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amanjit/Desktop/ECE532_git/CustomIP/ip_repo/compositor_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 874.852 ; gain = 27.398
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
ipx::edit_ip_in_project -upgrade true -name {compositor_v1.0_project} -directory {C:/Users/Amanjit/Desktop/ECE532_git/CustomIP/ip_repo/compositor_1.0/compositor_v1.0_project} {c:/Users/Amanjit/Desktop/ECE532_git/CustomIP/ip_repo/compositor_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project'
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/edit_compositor_v1_0.srcs/sources_1/new/LayerMixer.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/edit_compositor_v1_0.srcs/sources_1/new/AddressGenerator.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/edit_compositor_v1_0.srcs/sources_1/new/LayerMixer.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/edit_compositor_v1_0.srcs/sources_1/new/AddressGenerator.v' does not exist. The file is ignored.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amanjit/Desktop/ECE532_git/CustomIP/ip_repo/compositor_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 875.531 ; gain = 0.680
update_compile_order -fileset sim_1
close [ open c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v w ]
add_files c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v
close [ open c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v w ]
add_files c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v:1]
[Wed Feb 18 15:51:27 2015] Launched synth_1...
Run output will be captured here: c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v:1]
[Wed Feb 18 15:53:37 2015] Launched synth_1...
Run output will be captured here: c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v:1]
[Wed Feb 18 15:54:43 2015] Launched synth_1...
Run output will be captured here: c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v:1]
[Wed Feb 18 15:57:45 2015] Launched synth_1...
Run output will be captured here: c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v:1]
[Wed Feb 18 16:00:40 2015] Launched synth_1...
Run output will be captured here: c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 948.785 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v:1]
[Wed Feb 18 16:17:44 2015] Launched synth_1...
Run output will be captured here: c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 948.785 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v:1]
[Wed Feb 18 16:21:30 2015] Launched synth_1...
Run output will be captured here: c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 948.785 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/AddressGenerator.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.srcs/sources_1/new/LayerMixer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_M_AXI.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v" into library work [c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/hdl/compositor_v1_0_S_AXI.v:1]
[Wed Feb 18 16:28:58 2015] Launched synth_1...
Run output will be captured here: c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0/compositor_v1.0_project/compositor_v1.0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 951.172 ; gain = 1.875
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_M_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amanjit/Desktop/ECE532_git/CustomIP/ip_repo/compositor_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/amanjit/desktop/ece532_git/customip/ip_repo/compositor_1.0'.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 18 16:32:31 2015...
