
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bc_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401208 <.init>:
  401208:	stp	x29, x30, [sp, #-16]!
  40120c:	mov	x29, sp
  401210:	bl	4016ac <ferror@plt+0x11c>
  401214:	ldp	x29, x30, [sp], #16
  401218:	ret

Disassembly of section .plt:

0000000000401220 <memcpy@plt-0x20>:
  401220:	stp	x16, x30, [sp, #-16]!
  401224:	adrp	x16, 432000 <ferror@plt+0x30a70>
  401228:	ldr	x17, [x16, #4088]
  40122c:	add	x16, x16, #0xff8
  401230:	br	x17
  401234:	nop
  401238:	nop
  40123c:	nop

0000000000401240 <memcpy@plt>:
  401240:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401244:	ldr	x17, [x16]
  401248:	add	x16, x16, #0x0
  40124c:	br	x17

0000000000401250 <memmove@plt>:
  401250:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401254:	ldr	x17, [x16, #8]
  401258:	add	x16, x16, #0x8
  40125c:	br	x17

0000000000401260 <strlen@plt>:
  401260:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401264:	ldr	x17, [x16, #16]
  401268:	add	x16, x16, #0x10
  40126c:	br	x17

0000000000401270 <fputs@plt>:
  401270:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401274:	ldr	x17, [x16, #24]
  401278:	add	x16, x16, #0x18
  40127c:	br	x17

0000000000401280 <exit@plt>:
  401280:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401284:	ldr	x17, [x16, #32]
  401288:	add	x16, x16, #0x20
  40128c:	br	x17

0000000000401290 <ftell@plt>:
  401290:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401294:	ldr	x17, [x16, #40]
  401298:	add	x16, x16, #0x28
  40129c:	br	x17

00000000004012a0 <fputc@plt>:
  4012a0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4012a4:	ldr	x17, [x16, #48]
  4012a8:	add	x16, x16, #0x30
  4012ac:	br	x17

00000000004012b0 <snprintf@plt>:
  4012b0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4012b4:	ldr	x17, [x16, #56]
  4012b8:	add	x16, x16, #0x38
  4012bc:	br	x17

00000000004012c0 <tcgetattr@plt>:
  4012c0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4012c4:	ldr	x17, [x16, #64]
  4012c8:	add	x16, x16, #0x40
  4012cc:	br	x17

00000000004012d0 <fileno@plt>:
  4012d0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4012d4:	ldr	x17, [x16, #72]
  4012d8:	add	x16, x16, #0x48
  4012dc:	br	x17

00000000004012e0 <fclose@plt>:
  4012e0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4012e4:	ldr	x17, [x16, #80]
  4012e8:	add	x16, x16, #0x50
  4012ec:	br	x17

00000000004012f0 <fopen@plt>:
  4012f0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4012f4:	ldr	x17, [x16, #88]
  4012f8:	add	x16, x16, #0x58
  4012fc:	br	x17

0000000000401300 <malloc@plt>:
  401300:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401304:	ldr	x17, [x16, #96]
  401308:	add	x16, x16, #0x60
  40130c:	br	x17

0000000000401310 <sigemptyset@plt>:
  401310:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401314:	ldr	x17, [x16, #104]
  401318:	add	x16, x16, #0x68
  40131c:	br	x17

0000000000401320 <strncmp@plt>:
  401320:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401324:	ldr	x17, [x16, #112]
  401328:	add	x16, x16, #0x70
  40132c:	br	x17

0000000000401330 <__libc_start_main@plt>:
  401330:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401334:	ldr	x17, [x16, #120]
  401338:	add	x16, x16, #0x78
  40133c:	br	x17

0000000000401340 <fgetc@plt>:
  401340:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401344:	ldr	x17, [x16, #128]
  401348:	add	x16, x16, #0x80
  40134c:	br	x17

0000000000401350 <memset@plt>:
  401350:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401354:	ldr	x17, [x16, #136]
  401358:	add	x16, x16, #0x88
  40135c:	br	x17

0000000000401360 <catclose@plt>:
  401360:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401364:	ldr	x17, [x16, #144]
  401368:	add	x16, x16, #0x90
  40136c:	br	x17

0000000000401370 <pselect@plt>:
  401370:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401374:	ldr	x17, [x16, #152]
  401378:	add	x16, x16, #0x98
  40137c:	br	x17

0000000000401380 <calloc@plt>:
  401380:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401384:	ldr	x17, [x16, #160]
  401388:	add	x16, x16, #0xa0
  40138c:	br	x17

0000000000401390 <strcasecmp@plt>:
  401390:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401394:	ldr	x17, [x16, #168]
  401398:	add	x16, x16, #0xa8
  40139c:	br	x17

00000000004013a0 <realloc@plt>:
  4013a0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4013a4:	ldr	x17, [x16, #176]
  4013a8:	add	x16, x16, #0xb0
  4013ac:	br	x17

00000000004013b0 <strdup@plt>:
  4013b0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4013b4:	ldr	x17, [x16, #184]
  4013b8:	add	x16, x16, #0xb8
  4013bc:	br	x17

00000000004013c0 <sigaction@plt>:
  4013c0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4013c4:	ldr	x17, [x16, #192]
  4013c8:	add	x16, x16, #0xc0
  4013cc:	br	x17

00000000004013d0 <strrchr@plt>:
  4013d0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4013d4:	ldr	x17, [x16, #200]
  4013d8:	add	x16, x16, #0xc8
  4013dc:	br	x17

00000000004013e0 <__gmon_start__@plt>:
  4013e0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4013e4:	ldr	x17, [x16, #208]
  4013e8:	add	x16, x16, #0xd0
  4013ec:	br	x17

00000000004013f0 <write@plt>:
  4013f0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4013f4:	ldr	x17, [x16, #216]
  4013f8:	add	x16, x16, #0xd8
  4013fc:	br	x17

0000000000401400 <fseek@plt>:
  401400:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401404:	ldr	x17, [x16, #224]
  401408:	add	x16, x16, #0xe0
  40140c:	br	x17

0000000000401410 <abort@plt>:
  401410:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401414:	ldr	x17, [x16, #232]
  401418:	add	x16, x16, #0xe8
  40141c:	br	x17

0000000000401420 <getopt_long@plt>:
  401420:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401424:	ldr	x17, [x16, #240]
  401428:	add	x16, x16, #0xf0
  40142c:	br	x17

0000000000401430 <strcmp@plt>:
  401430:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401434:	ldr	x17, [x16, #248]
  401438:	add	x16, x16, #0xf8
  40143c:	br	x17

0000000000401440 <__ctype_b_loc@plt>:
  401440:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401444:	ldr	x17, [x16, #256]
  401448:	add	x16, x16, #0x100
  40144c:	br	x17

0000000000401450 <strtol@plt>:
  401450:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401454:	ldr	x17, [x16, #264]
  401458:	add	x16, x16, #0x108
  40145c:	br	x17

0000000000401460 <fread@plt>:
  401460:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401464:	ldr	x17, [x16, #272]
  401468:	add	x16, x16, #0x110
  40146c:	br	x17

0000000000401470 <free@plt>:
  401470:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401474:	ldr	x17, [x16, #280]
  401478:	add	x16, x16, #0x118
  40147c:	br	x17

0000000000401480 <catgets@plt>:
  401480:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401484:	ldr	x17, [x16, #288]
  401488:	add	x16, x16, #0x120
  40148c:	br	x17

0000000000401490 <catopen@plt>:
  401490:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401494:	ldr	x17, [x16, #296]
  401498:	add	x16, x16, #0x128
  40149c:	br	x17

00000000004014a0 <strchr@plt>:
  4014a0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4014a4:	ldr	x17, [x16, #304]
  4014a8:	add	x16, x16, #0x130
  4014ac:	br	x17

00000000004014b0 <fwrite@plt>:
  4014b0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4014b4:	ldr	x17, [x16, #312]
  4014b8:	add	x16, x16, #0x138
  4014bc:	br	x17

00000000004014c0 <fflush@plt>:
  4014c0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4014c4:	ldr	x17, [x16, #320]
  4014c8:	add	x16, x16, #0x140
  4014cc:	br	x17

00000000004014d0 <read@plt>:
  4014d0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4014d4:	ldr	x17, [x16, #328]
  4014d8:	add	x16, x16, #0x148
  4014dc:	br	x17

00000000004014e0 <tcsetattr@plt>:
  4014e0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4014e4:	ldr	x17, [x16, #336]
  4014e8:	add	x16, x16, #0x150
  4014ec:	br	x17

00000000004014f0 <isatty@plt>:
  4014f0:	adrp	x16, 433000 <ferror@plt+0x31a70>
  4014f4:	ldr	x17, [x16, #344]
  4014f8:	add	x16, x16, #0x158
  4014fc:	br	x17

0000000000401500 <__fxstat@plt>:
  401500:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401504:	ldr	x17, [x16, #352]
  401508:	add	x16, x16, #0x160
  40150c:	br	x17

0000000000401510 <__isoc99_sscanf@plt>:
  401510:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401514:	ldr	x17, [x16, #360]
  401518:	add	x16, x16, #0x168
  40151c:	br	x17

0000000000401520 <sigaddset@plt>:
  401520:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401524:	ldr	x17, [x16, #368]
  401528:	add	x16, x16, #0x170
  40152c:	br	x17

0000000000401530 <vfprintf@plt>:
  401530:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401534:	ldr	x17, [x16, #376]
  401538:	add	x16, x16, #0x178
  40153c:	br	x17

0000000000401540 <__errno_location@plt>:
  401540:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401544:	ldr	x17, [x16, #384]
  401548:	add	x16, x16, #0x180
  40154c:	br	x17

0000000000401550 <getenv@plt>:
  401550:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401554:	ldr	x17, [x16, #392]
  401558:	add	x16, x16, #0x188
  40155c:	br	x17

0000000000401560 <fprintf@plt>:
  401560:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401564:	ldr	x17, [x16, #400]
  401568:	add	x16, x16, #0x190
  40156c:	br	x17

0000000000401570 <ioctl@plt>:
  401570:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401574:	ldr	x17, [x16, #408]
  401578:	add	x16, x16, #0x198
  40157c:	br	x17

0000000000401580 <setlocale@plt>:
  401580:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401584:	ldr	x17, [x16, #416]
  401588:	add	x16, x16, #0x1a0
  40158c:	br	x17

0000000000401590 <ferror@plt>:
  401590:	adrp	x16, 433000 <ferror@plt+0x31a70>
  401594:	ldr	x17, [x16, #424]
  401598:	add	x16, x16, #0x1a8
  40159c:	br	x17

Disassembly of section .text:

00000000004015a0 <.text>:
  4015a0:	stp	x29, x30, [sp, #-64]!
  4015a4:	mov	x29, sp
  4015a8:	stp	x21, x22, [sp, #32]
  4015ac:	adrp	x22, 433000 <ferror@plt+0x31a70>
  4015b0:	mov	x21, x1
  4015b4:	mov	x1, #0x8f0                 	// #2288
  4015b8:	str	x23, [sp, #48]
  4015bc:	mov	w23, w0
  4015c0:	mov	x0, #0x1                   	// #1
  4015c4:	bl	401380 <calloc@plt>
  4015c8:	str	x0, [x22, #584]
  4015cc:	cbz	x0, 401644 <ferror@plt+0xb4>
  4015d0:	stp	x19, x20, [sp, #16]
  4015d4:	mov	x19, x0
  4015d8:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  4015dc:	mov	w0, #0x6                   	// #6
  4015e0:	add	x1, x1, #0x520
  4015e4:	bl	401580 <setlocale@plt>
  4015e8:	str	x0, [x19, #2240]
  4015ec:	ldr	x20, [x21]
  4015f0:	mov	w1, #0x2f                  	// #47
  4015f4:	mov	x0, x20
  4015f8:	bl	4013d0 <strrchr@plt>
  4015fc:	ldr	x1, [x22, #584]
  401600:	cmp	x0, #0x0
  401604:	csinc	x20, x20, x0, eq  // eq = none
  401608:	str	x20, [x1, #1248]
  40160c:	mov	x1, x21
  401610:	ldrb	w0, [x20]
  401614:	ldp	x19, x20, [sp, #16]
  401618:	cmp	w0, #0x64
  40161c:	mov	w0, w23
  401620:	b.eq	401634 <ferror@plt+0xa4>  // b.none
  401624:	ldp	x21, x22, [sp, #32]
  401628:	ldr	x23, [sp, #48]
  40162c:	ldp	x29, x30, [sp], #64
  401630:	b	414ba8 <ferror@plt+0x13618>
  401634:	ldp	x21, x22, [sp, #32]
  401638:	ldr	x23, [sp, #48]
  40163c:	ldp	x29, x30, [sp], #64
  401640:	b	4141d8 <ferror@plt+0x12c48>
  401644:	ldp	x21, x22, [sp, #32]
  401648:	mov	x1, #0x0                   	// #0
  40164c:	ldr	x23, [sp, #48]
  401650:	mov	w0, #0x4                   	// #4
  401654:	ldp	x29, x30, [sp], #64
  401658:	b	402918 <ferror@plt+0x1388>
  40165c:	mov	x29, #0x0                   	// #0
  401660:	mov	x30, #0x0                   	// #0
  401664:	mov	x5, x0
  401668:	ldr	x1, [sp]
  40166c:	add	x2, sp, #0x8
  401670:	mov	x6, sp
  401674:	movz	x0, #0x0, lsl #48
  401678:	movk	x0, #0x0, lsl #32
  40167c:	movk	x0, #0x40, lsl #16
  401680:	movk	x0, #0x15a0
  401684:	movz	x3, #0x0, lsl #48
  401688:	movk	x3, #0x0, lsl #32
  40168c:	movk	x3, #0x41, lsl #16
  401690:	movk	x3, #0x9ed8
  401694:	movz	x4, #0x0, lsl #48
  401698:	movk	x4, #0x0, lsl #32
  40169c:	movk	x4, #0x41, lsl #16
  4016a0:	movk	x4, #0x9f58
  4016a4:	bl	401330 <__libc_start_main@plt>
  4016a8:	bl	401410 <abort@plt>
  4016ac:	adrp	x0, 432000 <ferror@plt+0x30a70>
  4016b0:	ldr	x0, [x0, #4064]
  4016b4:	cbz	x0, 4016bc <ferror@plt+0x12c>
  4016b8:	b	4013e0 <__gmon_start__@plt>
  4016bc:	ret
  4016c0:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4016c4:	add	x0, x0, #0x218
  4016c8:	adrp	x1, 433000 <ferror@plt+0x31a70>
  4016cc:	add	x1, x1, #0x218
  4016d0:	cmp	x1, x0
  4016d4:	b.eq	4016ec <ferror@plt+0x15c>  // b.none
  4016d8:	adrp	x1, 419000 <ferror@plt+0x17a70>
  4016dc:	ldr	x1, [x1, #3960]
  4016e0:	cbz	x1, 4016ec <ferror@plt+0x15c>
  4016e4:	mov	x16, x1
  4016e8:	br	x16
  4016ec:	ret
  4016f0:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4016f4:	add	x0, x0, #0x218
  4016f8:	adrp	x1, 433000 <ferror@plt+0x31a70>
  4016fc:	add	x1, x1, #0x218
  401700:	sub	x1, x1, x0
  401704:	lsr	x2, x1, #63
  401708:	add	x1, x2, x1, asr #3
  40170c:	cmp	xzr, x1, asr #1
  401710:	asr	x1, x1, #1
  401714:	b.eq	40172c <ferror@plt+0x19c>  // b.none
  401718:	adrp	x2, 419000 <ferror@plt+0x17a70>
  40171c:	ldr	x2, [x2, #3968]
  401720:	cbz	x2, 40172c <ferror@plt+0x19c>
  401724:	mov	x16, x2
  401728:	br	x16
  40172c:	ret
  401730:	stp	x29, x30, [sp, #-32]!
  401734:	mov	x29, sp
  401738:	str	x19, [sp, #16]
  40173c:	adrp	x19, 433000 <ferror@plt+0x31a70>
  401740:	ldrb	w0, [x19, #576]
  401744:	cbnz	w0, 401754 <ferror@plt+0x1c4>
  401748:	bl	4016c0 <ferror@plt+0x130>
  40174c:	mov	w0, #0x1                   	// #1
  401750:	strb	w0, [x19, #576]
  401754:	ldr	x19, [sp, #16]
  401758:	ldp	x29, x30, [sp], #32
  40175c:	ret
  401760:	b	4016f0 <ferror@plt+0x160>
  401764:	nop
  401768:	stp	x29, x30, [sp, #-32]!
  40176c:	mov	x29, sp
  401770:	str	x19, [sp, #16]
  401774:	mov	x19, x0
  401778:	adrp	x0, 419000 <ferror@plt+0x17a70>
  40177c:	ldr	q0, [x0, #3984]
  401780:	stp	x1, x2, [x19, #24]
  401784:	mov	x0, #0x20                  	// #32
  401788:	stur	q0, [x19, #8]
  40178c:	bl	402f10 <ferror@plt+0x1980>
  401790:	bl	402f78 <ferror@plt+0x19e8>
  401794:	str	x0, [x19]
  401798:	ldr	x19, [sp, #16]
  40179c:	ldp	x29, x30, [sp], #32
  4017a0:	ret
  4017a4:	nop
  4017a8:	stp	x29, x30, [sp, #-48]!
  4017ac:	mov	x29, sp
  4017b0:	stp	x19, x20, [sp, #16]
  4017b4:	mov	x19, x0
  4017b8:	ldr	x0, [x0, #16]
  4017bc:	cmp	x0, x1
  4017c0:	b.cc	4017d0 <ferror@plt+0x240>  // b.lo, b.ul, b.last
  4017c4:	ldp	x19, x20, [sp, #16]
  4017c8:	ldp	x29, x30, [sp], #48
  4017cc:	ret
  4017d0:	mov	x20, x1
  4017d4:	mov	x0, x1
  4017d8:	ldr	x1, [x19, #24]
  4017dc:	str	x21, [sp, #32]
  4017e0:	ldr	x21, [x19]
  4017e4:	bl	402f10 <ferror@plt+0x1980>
  4017e8:	mov	x1, x0
  4017ec:	mov	x0, x21
  4017f0:	bl	402f98 <ferror@plt+0x1a08>
  4017f4:	ldr	x21, [sp, #32]
  4017f8:	str	x0, [x19]
  4017fc:	str	x20, [x19, #16]
  401800:	ldp	x19, x20, [sp, #16]
  401804:	ldp	x29, x30, [sp], #48
  401808:	ret
  40180c:	nop
  401810:	stp	x29, x30, [sp, #-32]!
  401814:	mov	x29, sp
  401818:	ldr	x3, [x0, #32]
  40181c:	stp	x19, x20, [sp, #16]
  401820:	mov	x19, x0
  401824:	ldr	x2, [x0, #8]
  401828:	sub	x20, x2, x1
  40182c:	cbz	x3, 401870 <ferror@plt+0x2e0>
  401830:	cmp	x2, x20
  401834:	b.hi	401840 <ferror@plt+0x2b0>  // b.pmore
  401838:	b	401864 <ferror@plt+0x2d4>
  40183c:	ldr	x3, [x19, #32]
  401840:	sub	x2, x2, #0x1
  401844:	ldr	x0, [x19]
  401848:	str	x2, [x19, #8]
  40184c:	ldr	x4, [x19, #24]
  401850:	madd	x0, x4, x2, x0
  401854:	blr	x3
  401858:	ldr	x2, [x19, #8]
  40185c:	cmp	x2, x20
  401860:	b.hi	40183c <ferror@plt+0x2ac>  // b.pmore
  401864:	ldp	x19, x20, [sp, #16]
  401868:	ldp	x29, x30, [sp], #32
  40186c:	ret
  401870:	str	x20, [x0, #8]
  401874:	ldp	x19, x20, [sp, #16]
  401878:	ldp	x29, x30, [sp], #32
  40187c:	ret
  401880:	stp	x29, x30, [sp, #-64]!
  401884:	mov	x29, sp
  401888:	stp	x19, x20, [sp, #16]
  40188c:	mov	x19, x0
  401890:	ldp	x3, x20, [x0, #8]
  401894:	stp	x21, x22, [sp, #32]
  401898:	mov	x21, x1
  40189c:	mov	x22, x2
  4018a0:	add	x0, x3, x1
  4018a4:	cmp	x0, x20
  4018a8:	b.hi	4018e0 <ferror@plt+0x350>  // b.pmore
  4018ac:	ldr	x0, [x19]
  4018b0:	mov	x1, x22
  4018b4:	ldr	x2, [x19, #24]
  4018b8:	madd	x0, x2, x3, x0
  4018bc:	mul	x2, x2, x21
  4018c0:	bl	401240 <memcpy@plt>
  4018c4:	ldr	x1, [x19, #8]
  4018c8:	add	x21, x1, x21
  4018cc:	str	x21, [x19, #8]
  4018d0:	ldp	x19, x20, [sp, #16]
  4018d4:	ldp	x21, x22, [sp, #32]
  4018d8:	ldp	x29, x30, [sp], #64
  4018dc:	ret
  4018e0:	mov	x0, x3
  4018e4:	str	x23, [sp, #48]
  4018e8:	bl	402f48 <ferror@plt+0x19b8>
  4018ec:	mov	x23, x0
  4018f0:	cmp	x20, x0
  4018f4:	b.cs	401910 <ferror@plt+0x380>  // b.hs, b.nlast
  4018f8:	mov	x1, x20
  4018fc:	mov	x0, x20
  401900:	bl	402f48 <ferror@plt+0x19b8>
  401904:	mov	x20, x0
  401908:	cmp	x23, x0
  40190c:	b.hi	4018f8 <ferror@plt+0x368>  // b.pmore
  401910:	ldr	x1, [x19, #24]
  401914:	mov	x0, x20
  401918:	ldr	x23, [x19]
  40191c:	bl	402f10 <ferror@plt+0x1980>
  401920:	mov	x1, x0
  401924:	mov	x0, x23
  401928:	bl	402f98 <ferror@plt+0x1a08>
  40192c:	ldr	x3, [x19, #8]
  401930:	ldr	x23, [sp, #48]
  401934:	str	x0, [x19]
  401938:	str	x20, [x19, #16]
  40193c:	b	4018b0 <ferror@plt+0x320>
  401940:	stp	x29, x30, [sp, #-48]!
  401944:	mov	x29, sp
  401948:	stp	x19, x20, [sp, #16]
  40194c:	mov	x19, x0
  401950:	ldp	x3, x20, [x0, #8]
  401954:	stp	x21, x22, [sp, #32]
  401958:	mov	x21, x1
  40195c:	add	x0, x3, #0x1
  401960:	cmp	x0, x20
  401964:	b.hi	401998 <ferror@plt+0x408>  // b.pmore
  401968:	ldr	x0, [x19]
  40196c:	mov	x1, x21
  401970:	ldr	x2, [x19, #24]
  401974:	madd	x0, x2, x3, x0
  401978:	bl	401240 <memcpy@plt>
  40197c:	ldr	x0, [x19, #8]
  401980:	ldp	x21, x22, [sp, #32]
  401984:	add	x0, x0, #0x1
  401988:	str	x0, [x19, #8]
  40198c:	ldp	x19, x20, [sp, #16]
  401990:	ldp	x29, x30, [sp], #48
  401994:	ret
  401998:	mov	x0, x3
  40199c:	mov	x1, #0x1                   	// #1
  4019a0:	bl	402f48 <ferror@plt+0x19b8>
  4019a4:	mov	x22, x0
  4019a8:	cmp	x20, x0
  4019ac:	b.cs	4019c8 <ferror@plt+0x438>  // b.hs, b.nlast
  4019b0:	mov	x1, x20
  4019b4:	mov	x0, x20
  4019b8:	bl	402f48 <ferror@plt+0x19b8>
  4019bc:	mov	x20, x0
  4019c0:	cmp	x22, x0
  4019c4:	b.hi	4019b0 <ferror@plt+0x420>  // b.pmore
  4019c8:	ldr	x1, [x19, #24]
  4019cc:	mov	x0, x20
  4019d0:	ldr	x22, [x19]
  4019d4:	bl	402f10 <ferror@plt+0x1980>
  4019d8:	mov	x1, x0
  4019dc:	mov	x0, x22
  4019e0:	bl	402f98 <ferror@plt+0x1a08>
  4019e4:	str	x0, [x19]
  4019e8:	str	x20, [x19, #16]
  4019ec:	ldr	x3, [x19, #8]
  4019f0:	b	40196c <ferror@plt+0x3dc>
  4019f4:	nop
  4019f8:	stp	x29, x30, [sp, #-64]!
  4019fc:	mov	x29, sp
  401a00:	stp	x19, x20, [sp, #16]
  401a04:	mov	x19, x0
  401a08:	ldp	x3, x20, [x0, #8]
  401a0c:	strb	w1, [sp, #63]
  401a10:	add	x0, x3, #0x1
  401a14:	cmp	x0, x20
  401a18:	b.hi	401a48 <ferror@plt+0x4b8>  // b.pmore
  401a1c:	ldr	x0, [x19]
  401a20:	add	x1, sp, #0x3f
  401a24:	ldr	x2, [x19, #24]
  401a28:	madd	x0, x2, x3, x0
  401a2c:	bl	401240 <memcpy@plt>
  401a30:	ldr	x0, [x19, #8]
  401a34:	add	x0, x0, #0x1
  401a38:	str	x0, [x19, #8]
  401a3c:	ldp	x19, x20, [sp, #16]
  401a40:	ldp	x29, x30, [sp], #64
  401a44:	ret
  401a48:	mov	x0, x3
  401a4c:	mov	x1, #0x1                   	// #1
  401a50:	str	x21, [sp, #32]
  401a54:	bl	402f48 <ferror@plt+0x19b8>
  401a58:	mov	x21, x0
  401a5c:	cmp	x20, x0
  401a60:	b.cs	401a80 <ferror@plt+0x4f0>  // b.hs, b.nlast
  401a64:	nop
  401a68:	mov	x1, x20
  401a6c:	mov	x0, x20
  401a70:	bl	402f48 <ferror@plt+0x19b8>
  401a74:	mov	x20, x0
  401a78:	cmp	x21, x0
  401a7c:	b.hi	401a68 <ferror@plt+0x4d8>  // b.pmore
  401a80:	ldr	x1, [x19, #24]
  401a84:	mov	x0, x20
  401a88:	ldr	x21, [x19]
  401a8c:	bl	402f10 <ferror@plt+0x1980>
  401a90:	mov	x1, x0
  401a94:	mov	x0, x21
  401a98:	bl	402f98 <ferror@plt+0x1a08>
  401a9c:	ldr	x3, [x19, #8]
  401aa0:	ldr	x21, [sp, #32]
  401aa4:	str	x0, [x19]
  401aa8:	str	x20, [x19, #16]
  401aac:	b	401a20 <ferror@plt+0x490>
  401ab0:	stp	x29, x30, [sp, #-48]!
  401ab4:	mov	w2, #0x0                   	// #0
  401ab8:	mov	x29, sp
  401abc:	stp	x19, x20, [sp, #16]
  401ac0:	mov	x20, x0
  401ac4:	add	x19, sp, #0x28
  401ac8:	strb	wzr, [sp, #39]
  401acc:	cbz	x1, 401ae8 <ferror@plt+0x558>
  401ad0:	strb	w1, [x19, w2, sxtw]
  401ad4:	add	w2, w2, #0x1
  401ad8:	and	w2, w2, #0xff
  401adc:	lsr	x1, x1, #8
  401ae0:	cbnz	x1, 401ad0 <ferror@plt+0x540>
  401ae4:	strb	w2, [sp, #39]
  401ae8:	add	x2, sp, #0x27
  401aec:	mov	x0, x20
  401af0:	mov	x1, #0x1                   	// #1
  401af4:	bl	401880 <ferror@plt+0x2f0>
  401af8:	ldrb	w1, [sp, #39]
  401afc:	mov	x2, x19
  401b00:	mov	x0, x20
  401b04:	bl	401880 <ferror@plt+0x2f0>
  401b08:	ldp	x19, x20, [sp, #16]
  401b0c:	ldp	x29, x30, [sp], #48
  401b10:	ret
  401b14:	nop
  401b18:	stp	x29, x30, [sp, #-80]!
  401b1c:	mov	x29, sp
  401b20:	stp	x19, x20, [sp, #16]
  401b24:	mov	x20, x1
  401b28:	mov	x19, x0
  401b2c:	ldr	x1, [x0, #32]
  401b30:	stp	x21, x22, [sp, #32]
  401b34:	mov	x22, x2
  401b38:	cbz	x1, 401bec <ferror@plt+0x65c>
  401b3c:	ldr	x3, [x0, #8]
  401b40:	cbnz	x3, 401b4c <ferror@plt+0x5bc>
  401b44:	b	401b6c <ferror@plt+0x5dc>
  401b48:	ldr	x1, [x19, #32]
  401b4c:	sub	x3, x3, #0x1
  401b50:	ldr	x0, [x19]
  401b54:	str	x3, [x19, #8]
  401b58:	ldr	x2, [x19, #24]
  401b5c:	madd	x0, x2, x3, x0
  401b60:	blr	x1
  401b64:	ldr	x3, [x19, #8]
  401b68:	cbnz	x3, 401b48 <ferror@plt+0x5b8>
  401b6c:	mov	x1, #0x1                   	// #1
  401b70:	mov	x0, x20
  401b74:	bl	402f48 <ferror@plt+0x19b8>
  401b78:	mov	x21, x0
  401b7c:	ldr	x1, [x19, #16]
  401b80:	cmp	x0, x1
  401b84:	b.hi	401bc0 <ferror@plt+0x630>  // b.pmore
  401b88:	ldr	x0, [x19]
  401b8c:	mov	x1, x22
  401b90:	mov	x2, x20
  401b94:	bl	401240 <memcpy@plt>
  401b98:	str	x20, [x19, #8]
  401b9c:	mov	x0, x19
  401ba0:	add	x2, sp, #0x4f
  401ba4:	mov	x1, #0x1                   	// #1
  401ba8:	strb	wzr, [sp, #79]
  401bac:	bl	401880 <ferror@plt+0x2f0>
  401bb0:	ldp	x19, x20, [sp, #16]
  401bb4:	ldp	x21, x22, [sp, #32]
  401bb8:	ldp	x29, x30, [sp], #80
  401bbc:	ret
  401bc0:	ldr	x1, [x19, #24]
  401bc4:	str	x23, [sp, #48]
  401bc8:	ldr	x23, [x19]
  401bcc:	bl	402f10 <ferror@plt+0x1980>
  401bd0:	mov	x1, x0
  401bd4:	mov	x0, x23
  401bd8:	bl	402f98 <ferror@plt+0x1a08>
  401bdc:	ldr	x23, [sp, #48]
  401be0:	str	x0, [x19]
  401be4:	str	x21, [x19, #16]
  401be8:	b	401b8c <ferror@plt+0x5fc>
  401bec:	str	xzr, [x0, #8]
  401bf0:	b	401b6c <ferror@plt+0x5dc>
  401bf4:	nop
  401bf8:	stp	x29, x30, [sp, #-48]!
  401bfc:	mov	x29, sp
  401c00:	stp	x19, x20, [sp, #16]
  401c04:	mov	x19, x0
  401c08:	mov	x20, x1
  401c0c:	ldr	x0, [x0, #8]
  401c10:	cbnz	x0, 401c34 <ferror@plt+0x6a4>
  401c14:	mov	x0, x20
  401c18:	bl	401260 <strlen@plt>
  401c1c:	mov	x2, x20
  401c20:	add	x1, x0, #0x1
  401c24:	mov	x0, x19
  401c28:	ldp	x19, x20, [sp, #16]
  401c2c:	ldp	x29, x30, [sp], #48
  401c30:	b	401880 <ferror@plt+0x2f0>
  401c34:	ldr	x1, [x19, #32]
  401c38:	str	x21, [sp, #32]
  401c3c:	sub	x0, x0, #0x1
  401c40:	mov	x21, x0
  401c44:	cbnz	x1, 401c54 <ferror@plt+0x6c4>
  401c48:	b	401c98 <ferror@plt+0x708>
  401c4c:	ldr	x1, [x19, #32]
  401c50:	sub	x0, x0, #0x1
  401c54:	ldr	x2, [x19]
  401c58:	str	x0, [x19, #8]
  401c5c:	ldr	x3, [x19, #24]
  401c60:	madd	x0, x3, x0, x2
  401c64:	blr	x1
  401c68:	ldr	x0, [x19, #8]
  401c6c:	cmp	x0, x21
  401c70:	b.hi	401c4c <ferror@plt+0x6bc>  // b.pmore
  401c74:	mov	x0, x20
  401c78:	bl	401260 <strlen@plt>
  401c7c:	mov	x2, x20
  401c80:	add	x1, x0, #0x1
  401c84:	mov	x0, x19
  401c88:	ldp	x19, x20, [sp, #16]
  401c8c:	ldr	x21, [sp, #32]
  401c90:	ldp	x29, x30, [sp], #48
  401c94:	b	401880 <ferror@plt+0x2f0>
  401c98:	ldr	x21, [sp, #32]
  401c9c:	str	x0, [x19, #8]
  401ca0:	b	401c14 <ferror@plt+0x684>
  401ca4:	nop
  401ca8:	stp	x29, x30, [sp, #-48]!
  401cac:	mov	x29, sp
  401cb0:	ldr	x2, [x0, #32]
  401cb4:	str	x19, [sp, #16]
  401cb8:	mov	x19, x0
  401cbc:	cbz	x2, 401d10 <ferror@plt+0x780>
  401cc0:	ldr	x1, [x0, #8]
  401cc4:	cbnz	x1, 401cd0 <ferror@plt+0x740>
  401cc8:	b	401cf0 <ferror@plt+0x760>
  401ccc:	ldr	x2, [x19, #32]
  401cd0:	sub	x1, x1, #0x1
  401cd4:	ldr	x0, [x19]
  401cd8:	str	x1, [x19, #8]
  401cdc:	ldr	x3, [x19, #24]
  401ce0:	madd	x0, x3, x1, x0
  401ce4:	blr	x2
  401ce8:	ldr	x1, [x19, #8]
  401cec:	cbnz	x1, 401ccc <ferror@plt+0x73c>
  401cf0:	mov	x0, x19
  401cf4:	add	x2, sp, #0x2f
  401cf8:	mov	x1, #0x1                   	// #1
  401cfc:	strb	wzr, [sp, #47]
  401d00:	bl	401880 <ferror@plt+0x2f0>
  401d04:	ldr	x19, [sp, #16]
  401d08:	ldp	x29, x30, [sp], #48
  401d0c:	ret
  401d10:	str	xzr, [x0, #8]
  401d14:	add	x2, sp, #0x2f
  401d18:	mov	x0, x19
  401d1c:	mov	x1, #0x1                   	// #1
  401d20:	strb	wzr, [sp, #47]
  401d24:	bl	401880 <ferror@plt+0x2f0>
  401d28:	ldr	x19, [sp, #16]
  401d2c:	ldp	x29, x30, [sp], #48
  401d30:	ret
  401d34:	nop
  401d38:	stp	x29, x30, [sp, #-48]!
  401d3c:	mov	x29, sp
  401d40:	ldp	x3, x2, [x0, #24]
  401d44:	stp	x19, x20, [sp, #16]
  401d48:	mov	x19, x0
  401d4c:	ldr	x0, [x0]
  401d50:	str	x21, [sp, #32]
  401d54:	mul	x20, x1, x3
  401d58:	add	x21, x3, x20
  401d5c:	add	x20, x0, x20
  401d60:	add	x21, x0, x21
  401d64:	cbz	x2, 401d74 <ferror@plt+0x7e4>
  401d68:	mov	x0, x20
  401d6c:	blr	x2
  401d70:	ldr	x3, [x19, #24]
  401d74:	mov	x1, x21
  401d78:	ldr	x2, [x19, #8]
  401d7c:	mov	x0, x20
  401d80:	ldr	x21, [sp, #32]
  401d84:	sub	x2, x2, #0x1
  401d88:	str	x2, [x19, #8]
  401d8c:	ldp	x19, x20, [sp, #16]
  401d90:	mul	x2, x2, x3
  401d94:	ldp	x29, x30, [sp], #48
  401d98:	b	401250 <memmove@plt>
  401d9c:	nop
  401da0:	stp	x29, x30, [sp, #-48]!
  401da4:	mov	x29, sp
  401da8:	stp	x19, x20, [sp, #16]
  401dac:	mov	x19, x0
  401db0:	ldr	x0, [x0]
  401db4:	ldr	x3, [x19, #32]
  401db8:	str	x21, [sp, #32]
  401dbc:	mov	x21, x2
  401dc0:	ldr	x2, [x19, #24]
  401dc4:	madd	x20, x1, x2, x0
  401dc8:	cbz	x3, 401dd8 <ferror@plt+0x848>
  401dcc:	mov	x0, x20
  401dd0:	blr	x3
  401dd4:	ldr	x2, [x19, #24]
  401dd8:	mov	x1, x21
  401ddc:	mov	x0, x20
  401de0:	ldp	x19, x20, [sp, #16]
  401de4:	ldr	x21, [sp, #32]
  401de8:	ldp	x29, x30, [sp], #48
  401dec:	b	401240 <memcpy@plt>
  401df0:	ldr	x2, [x0]
  401df4:	ldr	x0, [x0, #24]
  401df8:	madd	x0, x1, x0, x2
  401dfc:	ret
  401e00:	ldp	x2, x3, [x0]
  401e04:	mvn	x1, x1
  401e08:	ldr	x0, [x0, #24]
  401e0c:	add	x1, x1, x3
  401e10:	madd	x0, x1, x0, x2
  401e14:	ret
  401e18:	stp	x29, x30, [sp, #-32]!
  401e1c:	mov	x29, sp
  401e20:	ldr	x2, [x0, #32]
  401e24:	str	x19, [sp, #16]
  401e28:	mov	x19, x0
  401e2c:	cbz	x2, 401e70 <ferror@plt+0x8e0>
  401e30:	ldr	x1, [x0, #8]
  401e34:	cbnz	x1, 401e40 <ferror@plt+0x8b0>
  401e38:	b	401e60 <ferror@plt+0x8d0>
  401e3c:	ldr	x2, [x19, #32]
  401e40:	sub	x1, x1, #0x1
  401e44:	ldr	x0, [x19]
  401e48:	str	x1, [x19, #8]
  401e4c:	ldr	x3, [x19, #24]
  401e50:	madd	x0, x3, x1, x0
  401e54:	blr	x2
  401e58:	ldr	x1, [x19, #8]
  401e5c:	cbnz	x1, 401e3c <ferror@plt+0x8ac>
  401e60:	ldr	x0, [x19]
  401e64:	ldr	x19, [sp, #16]
  401e68:	ldp	x29, x30, [sp], #32
  401e6c:	b	401470 <free@plt>
  401e70:	str	xzr, [x0, #8]
  401e74:	ldr	x0, [x19]
  401e78:	ldr	x19, [sp, #16]
  401e7c:	ldp	x29, x30, [sp], #32
  401e80:	b	401470 <free@plt>
  401e84:	nop
  401e88:	stp	x29, x30, [sp, #-64]!
  401e8c:	mov	x29, sp
  401e90:	stp	x23, x24, [sp, #48]
  401e94:	mov	x24, x2
  401e98:	ldr	x23, [x0, #8]
  401e9c:	stp	x19, x20, [sp, #16]
  401ea0:	mov	x20, x0
  401ea4:	stp	x21, x22, [sp, #32]
  401ea8:	mov	x22, x1
  401eac:	cbz	x23, 401fd8 <ferror@plt+0xa48>
  401eb0:	mov	x21, #0x0                   	// #0
  401eb4:	nop
  401eb8:	add	x19, x23, x21
  401ebc:	mov	x0, x22
  401ec0:	ldr	x1, [x20]
  401ec4:	lsr	x19, x19, #1
  401ec8:	ldr	x2, [x20, #24]
  401ecc:	madd	x1, x19, x2, x1
  401ed0:	bl	413c68 <ferror@plt+0x126d8>
  401ed4:	cmp	w0, #0x0
  401ed8:	cbz	w0, 401f9c <ferror@plt+0xa0c>
  401edc:	b.lt	401f8c <ferror@plt+0x9fc>  // b.tstop
  401ee0:	add	x21, x19, #0x1
  401ee4:	cmp	x21, x23
  401ee8:	b.cc	401eb8 <ferror@plt+0x928>  // b.lo, b.ul, b.last
  401eec:	ldr	x0, [x20, #8]
  401ef0:	mov	x19, x21
  401ef4:	str	x19, [x24]
  401ef8:	cmp	x19, x0
  401efc:	b.eq	401fac <ferror@plt+0xa1c>  // b.none
  401f00:	ldr	x1, [x20]
  401f04:	mov	x0, x22
  401f08:	ldr	x2, [x20, #24]
  401f0c:	madd	x1, x19, x2, x1
  401f10:	bl	413c68 <ferror@plt+0x126d8>
  401f14:	mov	w1, #0x0                   	// #0
  401f18:	cbz	w0, 401f74 <ferror@plt+0x9e4>
  401f1c:	ldr	x21, [x24]
  401f20:	ldr	x3, [x20, #8]
  401f24:	cmp	x21, x3
  401f28:	b.eq	401fac <ferror@plt+0xa1c>  // b.none
  401f2c:	ldr	x19, [x20, #16]
  401f30:	cmp	x3, x19
  401f34:	b.eq	401fe0 <ferror@plt+0xa50>  // b.none
  401f38:	ldr	x1, [x20]
  401f3c:	sub	x2, x3, x21
  401f40:	ldr	x0, [x20, #24]
  401f44:	add	x3, x3, #0x1
  401f48:	str	x3, [x20, #8]
  401f4c:	mul	x2, x2, x0
  401f50:	madd	x21, x21, x0, x1
  401f54:	mov	x1, x21
  401f58:	add	x0, x21, x0
  401f5c:	bl	401250 <memmove@plt>
  401f60:	ldr	x2, [x20, #24]
  401f64:	mov	x1, x22
  401f68:	mov	x0, x21
  401f6c:	bl	401250 <memmove@plt>
  401f70:	mov	w1, #0x1                   	// #1
  401f74:	mov	w0, w1
  401f78:	ldp	x19, x20, [sp, #16]
  401f7c:	ldp	x21, x22, [sp, #32]
  401f80:	ldp	x23, x24, [sp, #48]
  401f84:	ldp	x29, x30, [sp], #64
  401f88:	ret
  401f8c:	cmp	x19, x21
  401f90:	b.ls	401eec <ferror@plt+0x95c>  // b.plast
  401f94:	mov	x23, x19
  401f98:	b	401eb8 <ferror@plt+0x928>
  401f9c:	ldr	x0, [x20, #8]
  401fa0:	str	x19, [x24]
  401fa4:	cmp	x19, x0
  401fa8:	b.ne	401f00 <ferror@plt+0x970>  // b.any
  401fac:	mov	x2, x22
  401fb0:	mov	x0, x20
  401fb4:	mov	x1, #0x1                   	// #1
  401fb8:	bl	401880 <ferror@plt+0x2f0>
  401fbc:	mov	w1, #0x1                   	// #1
  401fc0:	mov	w0, w1
  401fc4:	ldp	x19, x20, [sp, #16]
  401fc8:	ldp	x21, x22, [sp, #32]
  401fcc:	ldp	x23, x24, [sp, #48]
  401fd0:	ldp	x29, x30, [sp], #64
  401fd4:	ret
  401fd8:	str	xzr, [x2]
  401fdc:	b	401fac <ferror@plt+0xa1c>
  401fe0:	mov	x0, x19
  401fe4:	mov	x1, #0x1                   	// #1
  401fe8:	bl	402f48 <ferror@plt+0x19b8>
  401fec:	mov	x23, x0
  401ff0:	cmp	x19, x0
  401ff4:	b.cs	402010 <ferror@plt+0xa80>  // b.hs, b.nlast
  401ff8:	mov	x1, x19
  401ffc:	mov	x0, x19
  402000:	bl	402f48 <ferror@plt+0x19b8>
  402004:	mov	x19, x0
  402008:	cmp	x23, x0
  40200c:	b.hi	401ff8 <ferror@plt+0xa68>  // b.pmore
  402010:	ldr	x1, [x20, #24]
  402014:	mov	x0, x19
  402018:	ldr	x23, [x20]
  40201c:	bl	402f10 <ferror@plt+0x1980>
  402020:	mov	x1, x0
  402024:	mov	x0, x23
  402028:	bl	402f98 <ferror@plt+0x1a08>
  40202c:	mov	x1, x0
  402030:	str	x0, [x20]
  402034:	str	x19, [x20, #16]
  402038:	ldr	x3, [x20, #8]
  40203c:	b	401f3c <ferror@plt+0x9ac>
  402040:	stp	x29, x30, [sp, #-64]!
  402044:	mov	x29, sp
  402048:	stp	x21, x22, [sp, #32]
  40204c:	ldr	x22, [x0, #8]
  402050:	stp	x19, x20, [sp, #16]
  402054:	cbz	x22, 4020f0 <ferror@plt+0xb60>
  402058:	mov	x20, x0
  40205c:	str	x23, [sp, #48]
  402060:	mov	x23, x1
  402064:	mov	x21, #0x0                   	// #0
  402068:	add	x19, x22, x21
  40206c:	mov	x0, x23
  402070:	ldr	x1, [x20]
  402074:	lsr	x19, x19, #1
  402078:	ldr	x2, [x20, #24]
  40207c:	madd	x1, x19, x2, x1
  402080:	bl	413c68 <ferror@plt+0x126d8>
  402084:	cmp	w0, #0x0
  402088:	cbz	w0, 402108 <ferror@plt+0xb78>
  40208c:	b.lt	4020dc <ferror@plt+0xb4c>  // b.tstop
  402090:	add	x21, x19, #0x1
  402094:	cmp	x22, x21
  402098:	b.hi	402068 <ferror@plt+0xad8>  // b.pmore
  40209c:	ldr	x0, [x20, #8]
  4020a0:	mov	x19, x21
  4020a4:	cmp	x19, x0
  4020a8:	b.cs	4020ec <ferror@plt+0xb5c>  // b.hs, b.nlast
  4020ac:	ldr	x1, [x20]
  4020b0:	mov	x0, x23
  4020b4:	ldr	x2, [x20, #24]
  4020b8:	madd	x1, x19, x2, x1
  4020bc:	bl	413c68 <ferror@plt+0x126d8>
  4020c0:	cbnz	w0, 4020ec <ferror@plt+0xb5c>
  4020c4:	mov	x0, x19
  4020c8:	ldp	x19, x20, [sp, #16]
  4020cc:	ldp	x21, x22, [sp, #32]
  4020d0:	ldr	x23, [sp, #48]
  4020d4:	ldp	x29, x30, [sp], #64
  4020d8:	ret
  4020dc:	cmp	x19, x21
  4020e0:	b.ls	40209c <ferror@plt+0xb0c>  // b.plast
  4020e4:	mov	x22, x19
  4020e8:	b	402068 <ferror@plt+0xad8>
  4020ec:	ldr	x23, [sp, #48]
  4020f0:	mov	x19, #0xffffffffffffffff    	// #-1
  4020f4:	mov	x0, x19
  4020f8:	ldp	x19, x20, [sp, #16]
  4020fc:	ldp	x21, x22, [sp, #32]
  402100:	ldp	x29, x30, [sp], #64
  402104:	ret
  402108:	ldr	x0, [x20, #8]
  40210c:	b	4020a4 <ferror@plt+0xb14>
  402110:	stp	x29, x30, [sp, #-112]!
  402114:	and	w1, w1, #0xff
  402118:	cmp	w1, #0x2e
  40211c:	mov	x29, sp
  402120:	stp	x21, x22, [sp, #32]
  402124:	mov	x21, x0
  402128:	ldp	x1, x0, [x0]
  40212c:	stp	x19, x20, [sp, #16]
  402130:	stp	x27, x28, [sp, #80]
  402134:	ldrb	w19, [x1, x0]
  402138:	add	x28, x1, x0
  40213c:	strb	w19, [sp, #111]
  402140:	cbz	w19, 4022ec <ferror@plt+0xd5c>
  402144:	stp	x23, x24, [sp, #48]
  402148:	and	w23, w2, #0xff
  40214c:	mov	x20, #0x0                   	// #0
  402150:	stp	x25, x26, [sp, #64]
  402154:	cset	w25, eq  // eq = none
  402158:	bl	401440 <__ctype_b_loc@plt>
  40215c:	mov	x22, x0
  402160:	mov	w24, #0x2e                  	// #46
  402164:	adrp	x27, 433000 <ferror@plt+0x31a70>
  402168:	mov	w26, #0x5a                  	// #90
  40216c:	nop
  402170:	ldr	x1, [x22]
  402174:	ubfiz	x0, x19, #1, #8
  402178:	ldrh	w0, [x1, x0]
  40217c:	tbnz	w0, #11, 4021f8 <ferror@plt+0xc68>
  402180:	cmp	w19, #0x40
  402184:	b.ls	402270 <ferror@plt+0xce0>  // b.plast
  402188:	ldr	x0, [x27, #584]
  40218c:	ldr	x0, [x0, #1248]
  402190:	ldrb	w0, [x0]
  402194:	cmp	w0, #0x64
  402198:	mov	w0, #0x46                  	// #70
  40219c:	csel	w0, w26, w0, ne  // ne = any
  4021a0:	cmp	w19, w0
  4021a4:	b.gt	402218 <ferror@plt+0xc88>
  4021a8:	cmp	w19, #0x5c
  4021ac:	b.eq	4022d8 <ferror@plt+0xd48>  // b.none
  4021b0:	mov	w0, #0x0                   	// #0
  4021b4:	nop
  4021b8:	orr	w25, w25, w0
  4021bc:	add	x20, x20, #0x1
  4021c0:	add	x1, sp, #0x6f
  4021c4:	add	x0, x21, #0x28
  4021c8:	bl	401940 <ferror@plt+0x3b0>
  4021cc:	ldrb	w19, [x28, x20]
  4021d0:	strb	w19, [sp, #111]
  4021d4:	cbnz	w19, 402170 <ferror@plt+0xbe0>
  4021d8:	ldp	x23, x24, [sp, #48]
  4021dc:	ldp	x25, x26, [sp, #64]
  4021e0:	mov	x0, x20
  4021e4:	ldp	x19, x20, [sp, #16]
  4021e8:	ldp	x21, x22, [sp, #32]
  4021ec:	ldp	x27, x28, [sp, #80]
  4021f0:	ldp	x29, x30, [sp], #112
  4021f4:	ret
  4021f8:	cmp	w19, #0x5c
  4021fc:	b.eq	4022d8 <ferror@plt+0xd48>  // b.none
  402200:	cmp	w19, #0x2e
  402204:	cset	w0, eq  // eq = none
  402208:	cmp	w0, #0x0
  40220c:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  402210:	b.eq	4021b8 <ferror@plt+0xc28>  // b.none
  402214:	b	4021d8 <ferror@plt+0xc48>
  402218:	cmp	w19, #0x5c
  40221c:	b.ne	4021d8 <ferror@plt+0xc48>  // b.any
  402220:	add	x0, x28, x20
  402224:	ldrb	w0, [x0, #1]
  402228:	cmp	w0, #0xa
  40222c:	b.ne	4021d8 <ferror@plt+0xc48>  // b.any
  402230:	add	x20, x20, #0x2
  402234:	ldrb	w19, [x28, x20]
  402238:	ubfiz	x0, x19, #1, #8
  40223c:	ldrh	w0, [x1, x0]
  402240:	tbnz	w0, #13, 40225c <ferror@plt+0xccc>
  402244:	b	40228c <ferror@plt+0xcfc>
  402248:	add	x20, x20, #0x1
  40224c:	ldrb	w19, [x28, x20]
  402250:	ubfiz	x0, x19, #1, #8
  402254:	ldrh	w0, [x1, x0]
  402258:	tbz	w0, #13, 40228c <ferror@plt+0xcfc>
  40225c:	cmp	w19, #0xa
  402260:	b.ne	402248 <ferror@plt+0xcb8>  // b.any
  402264:	strb	w19, [sp, #111]
  402268:	tbnz	w0, #11, 4021bc <ferror@plt+0xc2c>
  40226c:	b	4021d8 <ferror@plt+0xc48>
  402270:	cmp	w23, #0x0
  402274:	ccmp	w25, #0x0, #0x0, eq  // eq = none
  402278:	ccmp	w19, w24, #0x0, eq  // eq = none
  40227c:	b.ne	4021d8 <ferror@plt+0xc48>  // b.any
  402280:	cmp	w19, #0x2e
  402284:	cset	w25, eq  // eq = none
  402288:	b	4021bc <ferror@plt+0xc2c>
  40228c:	strb	w19, [sp, #111]
  402290:	tbnz	w0, #11, 402200 <ferror@plt+0xc70>
  402294:	cmp	w19, #0x40
  402298:	b.ls	4022c0 <ferror@plt+0xd30>  // b.plast
  40229c:	ldr	x0, [x27, #584]
  4022a0:	ldr	x0, [x0, #1248]
  4022a4:	ldrb	w0, [x0]
  4022a8:	cmp	w0, #0x64
  4022ac:	mov	w0, #0x46                  	// #70
  4022b0:	csel	w0, w26, w0, ne  // ne = any
  4022b4:	cmp	w19, w0
  4022b8:	b.gt	4021d8 <ferror@plt+0xc48>
  4022bc:	b	4021bc <ferror@plt+0xc2c>
  4022c0:	cmp	w23, #0x0
  4022c4:	ccmp	w25, #0x0, #0x0, eq  // eq = none
  4022c8:	ccmp	w19, w24, #0x0, eq  // eq = none
  4022cc:	b.ne	4021d8 <ferror@plt+0xc48>  // b.any
  4022d0:	mov	w25, #0x1                   	// #1
  4022d4:	b	4021bc <ferror@plt+0xc2c>
  4022d8:	add	x0, x28, x20
  4022dc:	ldrb	w0, [x0, #1]
  4022e0:	cmp	w0, #0xa
  4022e4:	b.ne	4021d8 <ferror@plt+0xc48>  // b.any
  4022e8:	b	402230 <ferror@plt+0xca0>
  4022ec:	mov	x20, #0x0                   	// #0
  4022f0:	b	4021e0 <ferror@plt+0xc50>
  4022f4:	nop
  4022f8:	mov	x3, x0
  4022fc:	and	w2, w1, #0xff
  402300:	mov	w4, #0x1                   	// #1
  402304:	mov	w0, #0x15                  	// #21
  402308:	ldr	x1, [x3, #16]
  40230c:	str	w4, [x3, #32]
  402310:	b	402918 <ferror@plt+0x1388>
  402314:	nop
  402318:	ldr	x1, [x0, #8]
  40231c:	mov	w2, #0x23                  	// #35
  402320:	ldr	x3, [x0, #24]
  402324:	str	w2, [x0, #32]
  402328:	cmp	x1, x3
  40232c:	b.cs	402354 <ferror@plt+0xdc4>  // b.hs, b.nlast
  402330:	ldr	x4, [x0]
  402334:	b	402344 <ferror@plt+0xdb4>
  402338:	str	x1, [x0, #8]
  40233c:	cmp	x1, x3
  402340:	b.eq	402354 <ferror@plt+0xdc4>  // b.none
  402344:	ldrb	w2, [x4, x1]
  402348:	add	x1, x1, #0x1
  40234c:	cmp	w2, #0xa
  402350:	b.ne	402338 <ferror@plt+0xda8>  // b.any
  402354:	ret
  402358:	ldp	x6, x3, [x0]
  40235c:	mov	w1, #0x23                  	// #35
  402360:	str	w1, [x0, #32]
  402364:	mov	x5, #0x0                   	// #0
  402368:	add	x3, x3, #0x1
  40236c:	str	x3, [x0, #8]
  402370:	ldrb	w1, [x6, x3]
  402374:	cbz	w1, 40239c <ferror@plt+0xe0c>
  402378:	add	x2, x3, #0x1
  40237c:	cmp	w1, #0x2a
  402380:	ldrb	w4, [x6, x2]
  402384:	b.eq	4023ac <ferror@plt+0xe1c>  // b.none
  402388:	cmp	w1, #0xa
  40238c:	mov	x3, x2
  402390:	cinc	x5, x5, eq  // eq = none
  402394:	mov	w1, w4
  402398:	cbnz	w1, 402378 <ferror@plt+0xde8>
  40239c:	ldr	x1, [x0, #16]
  4023a0:	str	x3, [x0, #8]
  4023a4:	mov	w0, #0x17                  	// #23
  4023a8:	b	402918 <ferror@plt+0x1388>
  4023ac:	cmp	w4, #0x2f
  4023b0:	cbz	w4, 40239c <ferror@plt+0xe0c>
  4023b4:	cinc	x3, x3, ne  // ne = any
  4023b8:	b.eq	4023c8 <ferror@plt+0xe38>  // b.none
  4023bc:	ldrb	w1, [x6, x3]
  4023c0:	cbnz	w1, 402378 <ferror@plt+0xde8>
  4023c4:	b	40239c <ferror@plt+0xe0c>
  4023c8:	ldr	x1, [x0, #16]
  4023cc:	add	x3, x3, #0x2
  4023d0:	add	x5, x1, x5
  4023d4:	stp	x3, x5, [x0, #8]
  4023d8:	mov	w0, #0x0                   	// #0
  4023dc:	ret
  4023e0:	stp	x29, x30, [sp, #-48]!
  4023e4:	mov	w1, #0x23                  	// #35
  4023e8:	mov	x29, sp
  4023ec:	stp	x19, x20, [sp, #16]
  4023f0:	stp	x21, x22, [sp, #32]
  4023f4:	ldp	x22, x20, [x0]
  4023f8:	str	w1, [x0, #32]
  4023fc:	ldrb	w19, [x22, x20]
  402400:	cmp	w19, #0xa
  402404:	b.eq	402440 <ferror@plt+0xeb0>  // b.none
  402408:	mov	x21, x0
  40240c:	bl	401440 <__ctype_b_loc@plt>
  402410:	add	x1, x20, #0x1
  402414:	sub	x3, x22, #0x1
  402418:	ldr	x0, [x0]
  40241c:	b	402434 <ferror@plt+0xea4>
  402420:	str	x1, [x21, #8]
  402424:	add	x1, x1, #0x1
  402428:	ldrb	w19, [x3, x1]
  40242c:	cmp	w19, #0xa
  402430:	b.eq	402440 <ferror@plt+0xeb0>  // b.none
  402434:	ubfiz	x19, x19, #1, #8
  402438:	ldrh	w2, [x0, x19]
  40243c:	tbnz	w2, #13, 402420 <ferror@plt+0xe90>
  402440:	ldp	x19, x20, [sp, #16]
  402444:	ldp	x21, x22, [sp, #32]
  402448:	ldp	x29, x30, [sp], #48
  40244c:	ret
  402450:	stp	x29, x30, [sp, #-48]!
  402454:	ands	w1, w1, #0xff
  402458:	mov	x29, sp
  40245c:	stp	x19, x20, [sp, #16]
  402460:	mov	x20, x0
  402464:	b.ne	402478 <ferror@plt+0xee8>  // b.any
  402468:	str	wzr, [x0, #32]
  40246c:	ldp	x19, x20, [sp, #16]
  402470:	ldp	x29, x30, [sp], #48
  402474:	ret
  402478:	cmp	w1, #0xa
  40247c:	b.ne	402494 <ferror@plt+0xf04>  // b.any
  402480:	mov	w0, #0x22                  	// #34
  402484:	str	w0, [x20, #32]
  402488:	ldp	x19, x20, [sp, #16]
  40248c:	ldp	x29, x30, [sp], #48
  402490:	ret
  402494:	stp	x21, x22, [sp, #32]
  402498:	mov	w0, #0x23                  	// #35
  40249c:	ldp	x22, x21, [x20]
  4024a0:	str	w0, [x20, #32]
  4024a4:	ldrb	w19, [x22, x21]
  4024a8:	cmp	w19, #0xa
  4024ac:	b.eq	4024e4 <ferror@plt+0xf54>  // b.none
  4024b0:	bl	401440 <__ctype_b_loc@plt>
  4024b4:	add	x1, x21, #0x1
  4024b8:	sub	x2, x22, #0x1
  4024bc:	ldr	x3, [x0]
  4024c0:	b	4024d8 <ferror@plt+0xf48>
  4024c4:	str	x1, [x20, #8]
  4024c8:	add	x1, x1, #0x1
  4024cc:	ldrb	w19, [x2, x1]
  4024d0:	cmp	w19, #0xa
  4024d4:	b.eq	4024e4 <ferror@plt+0xf54>  // b.none
  4024d8:	ubfiz	x19, x19, #1, #8
  4024dc:	ldrh	w0, [x3, x19]
  4024e0:	tbnz	w0, #13, 4024c4 <ferror@plt+0xf34>
  4024e4:	ldp	x19, x20, [sp, #16]
  4024e8:	ldp	x21, x22, [sp, #32]
  4024ec:	ldp	x29, x30, [sp], #48
  4024f0:	ret
  4024f4:	nop
  4024f8:	stp	x29, x30, [sp, #-80]!
  4024fc:	mov	w2, #0x2e                  	// #46
  402500:	mov	x29, sp
  402504:	stp	x19, x20, [sp, #16]
  402508:	mov	x19, x0
  40250c:	add	x20, x0, #0x28
  402510:	strb	w1, [sp, #63]
  402514:	mov	x0, x20
  402518:	ldr	x1, [x19, #48]
  40251c:	str	w2, [x19, #32]
  402520:	bl	401810 <ferror@plt+0x280>
  402524:	mov	x0, x20
  402528:	add	x1, sp, #0x3f
  40252c:	bl	401940 <ferror@plt+0x3b0>
  402530:	ldrb	w1, [sp, #63]
  402534:	mov	w2, #0x0                   	// #0
  402538:	mov	x0, x19
  40253c:	bl	402110 <ferror@plt+0xb80>
  402540:	ldp	x1, x2, [x19]
  402544:	add	x0, x0, x2
  402548:	str	x0, [x19, #8]
  40254c:	ldrb	w0, [x1, x0]
  402550:	strb	w0, [sp, #79]
  402554:	cmp	w0, #0x65
  402558:	b.ne	402618 <ferror@plt+0x1088>  // b.any
  40255c:	stp	x21, x22, [sp, #32]
  402560:	adrp	x22, 433000 <ferror@plt+0x31a70>
  402564:	ldr	x0, [x22, #584]
  402568:	ldrh	w0, [x0, #1138]
  40256c:	tst	w0, #0x6
  402570:	b.ne	402634 <ferror@plt+0x10a4>  // b.any
  402574:	mov	x0, x20
  402578:	add	x1, sp, #0x4f
  40257c:	bl	401940 <ferror@plt+0x3b0>
  402580:	ldp	x4, x0, [x19]
  402584:	mov	w1, #0x2d                  	// #45
  402588:	ldr	x2, [x22, #584]
  40258c:	add	x0, x0, #0x1
  402590:	ldr	x3, [x2, #1248]
  402594:	str	x0, [x19, #8]
  402598:	mov	w2, #0x5f                  	// #95
  40259c:	ldrb	w21, [x4, x0]
  4025a0:	strb	w21, [sp, #79]
  4025a4:	ldrb	w0, [x3]
  4025a8:	cmp	w0, #0x64
  4025ac:	csel	w0, w1, w2, ne  // ne = any
  4025b0:	cmp	w21, w0
  4025b4:	b.eq	40266c <ferror@plt+0x10dc>  // b.none
  4025b8:	bl	401440 <__ctype_b_loc@plt>
  4025bc:	ldr	x0, [x0]
  4025c0:	ubfiz	x1, x21, #1, #8
  4025c4:	ldrh	w0, [x0, x1]
  4025c8:	tbnz	w0, #11, 4025f8 <ferror@plt+0x1068>
  4025cc:	cmp	w21, #0x40
  4025d0:	b.ls	402654 <ferror@plt+0x10c4>  // b.plast
  4025d4:	ldr	x2, [x22, #584]
  4025d8:	mov	w0, #0x5a                  	// #90
  4025dc:	mov	w1, #0x46                  	// #70
  4025e0:	ldr	x2, [x2, #1248]
  4025e4:	ldrb	w2, [x2]
  4025e8:	cmp	w2, #0x64
  4025ec:	csel	w0, w0, w1, ne  // ne = any
  4025f0:	cmp	w0, w21
  4025f4:	b.lt	402654 <ferror@plt+0x10c4>  // b.tstop
  4025f8:	mov	w1, #0x0                   	// #0
  4025fc:	mov	x0, x19
  402600:	mov	w2, #0x1                   	// #1
  402604:	bl	402110 <ferror@plt+0xb80>
  402608:	ldr	x1, [x19, #8]
  40260c:	ldp	x21, x22, [sp, #32]
  402610:	add	x1, x1, x0
  402614:	str	x1, [x19, #8]
  402618:	mov	x0, x20
  40261c:	mov	w1, #0x0                   	// #0
  402620:	bl	4019f8 <ferror@plt+0x468>
  402624:	mov	w0, #0x0                   	// #0
  402628:	ldp	x19, x20, [sp, #16]
  40262c:	ldp	x29, x30, [sp], #80
  402630:	ret
  402634:	ldr	x1, [x19, #16]
  402638:	mov	w0, #0x2c                  	// #44
  40263c:	bl	402918 <ferror@plt+0x1388>
  402640:	cbz	w0, 402574 <ferror@plt+0xfe4>
  402644:	ldp	x21, x22, [sp, #32]
  402648:	ldp	x19, x20, [sp, #16]
  40264c:	ldp	x29, x30, [sp], #80
  402650:	ret
  402654:	ldr	x1, [x19, #16]
  402658:	mov	w2, w21
  40265c:	mov	w0, #0x15                  	// #21
  402660:	bl	402918 <ferror@plt+0x1388>
  402664:	ldp	x21, x22, [sp, #32]
  402668:	b	402648 <ferror@plt+0x10b8>
  40266c:	add	x1, sp, #0x4f
  402670:	mov	x0, x20
  402674:	bl	401940 <ferror@plt+0x3b0>
  402678:	ldp	x1, x0, [x19]
  40267c:	add	x0, x0, #0x1
  402680:	str	x0, [x19, #8]
  402684:	ldrb	w21, [x1, x0]
  402688:	strb	w21, [sp, #79]
  40268c:	b	4025b8 <ferror@plt+0x1028>
  402690:	stp	x29, x30, [sp, #-48]!
  402694:	mov	w2, #0x2d                  	// #45
  402698:	mov	x29, sp
  40269c:	stp	x21, x22, [sp, #32]
  4026a0:	mov	x22, x0
  4026a4:	ldr	x0, [x0, #8]
  4026a8:	stp	x19, x20, [sp, #16]
  4026ac:	mov	x20, #0x0                   	// #0
  4026b0:	ldr	x1, [x22]
  4026b4:	sub	x0, x0, #0x1
  4026b8:	add	x21, x1, x0
  4026bc:	ldrb	w19, [x1, x0]
  4026c0:	str	w2, [x22, #32]
  4026c4:	bl	401440 <__ctype_b_loc@plt>
  4026c8:	ldr	x2, [x0]
  4026cc:	b	4026d8 <ferror@plt+0x1148>
  4026d0:	add	x20, x20, #0x1
  4026d4:	ldrb	w19, [x21, x20]
  4026d8:	sub	w3, w19, #0x61
  4026dc:	ubfiz	x1, x19, #1, #8
  4026e0:	and	w3, w3, #0xff
  4026e4:	cmp	w3, #0x19
  4026e8:	b.ls	4026d0 <ferror@plt+0x1140>  // b.plast
  4026ec:	ldrh	w1, [x2, x1]
  4026f0:	cmp	w19, #0x5f
  4026f4:	and	w1, w1, #0x800
  4026f8:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  4026fc:	b.ne	4026d0 <ferror@plt+0x1140>  // b.any
  402700:	mov	x2, x21
  402704:	mov	x1, x20
  402708:	add	x0, x22, #0x28
  40270c:	bl	401b18 <ferror@plt+0x588>
  402710:	ldr	x0, [x22, #8]
  402714:	sub	x0, x0, #0x1
  402718:	add	x0, x0, x20
  40271c:	ldp	x19, x20, [sp, #16]
  402720:	str	x0, [x22, #8]
  402724:	ldp	x21, x22, [sp, #32]
  402728:	ldp	x29, x30, [sp], #48
  40272c:	ret
  402730:	add	x0, x0, #0x28
  402734:	mov	x2, #0x0                   	// #0
  402738:	mov	x1, #0x1                   	// #1
  40273c:	b	401768 <ferror@plt+0x1d8>
  402740:	add	x0, x0, #0x28
  402744:	b	401e18 <ferror@plt+0x888>
  402748:	adrp	x2, 433000 <ferror@plt+0x31a70>
  40274c:	mov	x3, #0x1                   	// #1
  402750:	str	x3, [x0, #16]
  402754:	ldr	x2, [x2, #584]
  402758:	str	x1, [x2, #1112]
  40275c:	ret
  402760:	stp	x29, x30, [sp, #-32]!
  402764:	mov	x29, sp
  402768:	stp	x19, x20, [sp, #16]
  40276c:	mov	x19, x0
  402770:	ldr	w2, [x0, #32]
  402774:	ldr	x0, [x0, #8]
  402778:	str	w2, [x19, #36]
  40277c:	ldr	x1, [x19, #16]
  402780:	cbz	x0, 402798 <ferror@plt+0x1208>
  402784:	ldr	x3, [x19]
  402788:	add	x3, x3, x0
  40278c:	ldurb	w3, [x3, #-1]
  402790:	cmp	w3, #0xa
  402794:	cinc	x1, x1, eq  // eq = none
  402798:	str	x1, [x19, #16]
  40279c:	cbz	w2, 4027f8 <ferror@plt+0x1268>
  4027a0:	ldr	x1, [x19, #24]
  4027a4:	str	wzr, [x19, #32]
  4027a8:	adrp	x20, 433000 <ferror@plt+0x31a70>
  4027ac:	add	x20, x20, #0x248
  4027b0:	cmp	x0, x1
  4027b4:	b.ne	4027c8 <ferror@plt+0x1238>  // b.any
  4027b8:	b	4027e8 <ferror@plt+0x1258>
  4027bc:	ldr	w0, [x19, #32]
  4027c0:	cmp	w0, #0x23
  4027c4:	b.ne	4027e8 <ferror@plt+0x1258>  // b.any
  4027c8:	ldr	x1, [x20]
  4027cc:	mov	x0, x19
  4027d0:	ldr	x1, [x1, #1784]
  4027d4:	blr	x1
  4027d8:	cbz	w0, 4027bc <ferror@plt+0x122c>
  4027dc:	ldp	x19, x20, [sp, #16]
  4027e0:	ldp	x29, x30, [sp], #32
  4027e4:	ret
  4027e8:	mov	w0, #0x0                   	// #0
  4027ec:	ldp	x19, x20, [sp, #16]
  4027f0:	ldp	x29, x30, [sp], #32
  4027f4:	ret
  4027f8:	ldp	x19, x20, [sp, #16]
  4027fc:	mov	w0, #0x14                  	// #20
  402800:	ldp	x29, x30, [sp], #32
  402804:	b	402918 <ferror@plt+0x1388>
  402808:	stp	x29, x30, [sp, #-32]!
  40280c:	mov	x29, sp
  402810:	stp	x19, x20, [sp, #16]
  402814:	mov	x19, x0
  402818:	mov	x0, x1
  40281c:	stp	x1, xzr, [x19]
  402820:	bl	401260 <strlen@plt>
  402824:	str	x0, [x19, #24]
  402828:	adrp	x1, 419000 <ferror@plt+0x17a70>
  40282c:	ldr	d0, [x1, #4000]
  402830:	str	d0, [x19, #32]
  402834:	cbz	x0, 402870 <ferror@plt+0x12e0>
  402838:	adrp	x20, 433000 <ferror@plt+0x31a70>
  40283c:	add	x20, x20, #0x248
  402840:	b	402850 <ferror@plt+0x12c0>
  402844:	ldr	w0, [x19, #32]
  402848:	cmp	w0, #0x23
  40284c:	b.ne	402870 <ferror@plt+0x12e0>  // b.any
  402850:	ldr	x1, [x20]
  402854:	mov	x0, x19
  402858:	ldr	x1, [x1, #1784]
  40285c:	blr	x1
  402860:	cbz	w0, 402844 <ferror@plt+0x12b4>
  402864:	ldp	x19, x20, [sp, #16]
  402868:	ldp	x29, x30, [sp], #32
  40286c:	ret
  402870:	mov	w0, #0x0                   	// #0
  402874:	ldp	x19, x20, [sp, #16]
  402878:	ldp	x29, x30, [sp], #32
  40287c:	ret
  402880:	stp	x29, x30, [sp, #-48]!
  402884:	mov	x29, sp
  402888:	stp	x21, x22, [sp, #32]
  40288c:	adrp	x21, 433000 <ferror@plt+0x31a70>
  402890:	stp	x19, x20, [sp, #16]
  402894:	mov	w20, w0
  402898:	bl	401540 <__errno_location@plt>
  40289c:	ldr	x2, [x21, #584]
  4028a0:	cmp	w20, #0x2
  4028a4:	ldr	w22, [x0]
  4028a8:	mov	x19, x0
  4028ac:	b.eq	4028cc <ferror@plt+0x133c>  // b.none
  4028b0:	mov	w0, #0x7fffffff            	// #2147483647
  4028b4:	str	w0, [x2, #1128]
  4028b8:	str	w22, [x19]
  4028bc:	ldp	x19, x20, [sp, #16]
  4028c0:	ldp	x21, x22, [sp, #32]
  4028c4:	ldp	x29, x30, [sp], #48
  4028c8:	ret
  4028cc:	ldr	x1, [x2, #1120]
  4028d0:	mov	w0, w20
  4028d4:	ldrb	w20, [x2, #1136]
  4028d8:	mov	x2, x20
  4028dc:	bl	4013f0 <write@plt>
  4028e0:	cmp	x0, x20
  4028e4:	ldr	x0, [x21, #584]
  4028e8:	b.eq	402908 <ferror@plt+0x1378>  // b.none
  4028ec:	ldr	w2, [x0, #1128]
  4028f0:	mov	w1, #0x7fffffff            	// #2147483647
  4028f4:	cmp	w2, w1
  4028f8:	b.ne	4028b8 <ferror@plt+0x1328>  // b.any
  4028fc:	mov	w1, #0x1                   	// #1
  402900:	str	w1, [x0, #1128]
  402904:	b	4028b8 <ferror@plt+0x1328>
  402908:	ldr	w1, [x0, #1128]
  40290c:	add	w1, w1, #0x1
  402910:	str	w1, [x0, #1128]
  402914:	b	4028ec <ferror@plt+0x135c>
  402918:	stp	x29, x30, [sp, #-304]!
  40291c:	mov	x29, sp
  402920:	stp	x19, x20, [sp, #16]
  402924:	mov	w19, w0
  402928:	adrp	x0, 41c000 <ferror@plt+0x1aa70>
  40292c:	add	x0, x0, #0xdf0
  402930:	stp	x23, x24, [sp, #48]
  402934:	adrp	x24, 433000 <ferror@plt+0x31a70>
  402938:	str	q0, [sp, #128]
  40293c:	mov	x20, x1
  402940:	ldrb	w0, [x0, w19, uxtw]
  402944:	ldr	x8, [x24, #584]
  402948:	str	q1, [sp, #144]
  40294c:	cmp	w19, #0x22
  402950:	str	q2, [sp, #160]
  402954:	add	w23, w0, #0x1
  402958:	add	x9, x8, w0, sxtw #3
  40295c:	str	q3, [sp, #176]
  402960:	str	q4, [sp, #192]
  402964:	str	q5, [sp, #208]
  402968:	str	q6, [sp, #224]
  40296c:	str	q7, [sp, #240]
  402970:	stp	x2, x3, [sp, #256]
  402974:	stp	x4, x5, [sp, #272]
  402978:	stp	x6, x7, [sp, #288]
  40297c:	ldrh	w1, [x8, #1138]
  402980:	stp	x21, x22, [sp, #32]
  402984:	and	w2, w1, #0x4
  402988:	ccmp	w2, #0x0, #0x0, hi  // hi = pmore
  40298c:	ldr	x21, [x9, #1816]
  402990:	b.eq	402ae8 <ferror@plt+0x1558>  // b.none
  402994:	adrp	x0, 433000 <ferror@plt+0x31a70>
  402998:	adrp	x22, 433000 <ferror@plt+0x31a70>
  40299c:	ldr	x0, [x0, #560]
  4029a0:	bl	4014c0 <fflush@plt>
  4029a4:	ldr	x0, [x22, #536]
  4029a8:	add	x5, sp, #0x100
  4029ac:	add	x6, sp, #0x130
  4029b0:	mov	w4, #0xffffffd0            	// #-48
  4029b4:	mov	w3, #0xffffff80            	// #-128
  4029b8:	mov	x2, x21
  4029bc:	adrp	x1, 419000 <ferror@plt+0x17a70>
  4029c0:	add	x1, x1, #0xfa8
  4029c4:	stp	x6, x6, [sp, #96]
  4029c8:	str	x5, [sp, #112]
  4029cc:	stp	w4, w3, [sp, #120]
  4029d0:	bl	401560 <fprintf@plt>
  4029d4:	ldr	x0, [x24, #584]
  4029d8:	add	x2, sp, #0x40
  4029dc:	ldp	x4, x5, [sp, #96]
  4029e0:	stp	x4, x5, [sp, #64]
  4029e4:	add	x19, x0, w19, uxtw #3
  4029e8:	ldp	x0, x1, [sp, #112]
  4029ec:	stp	x0, x1, [sp, #80]
  4029f0:	ldr	x0, [x22, #536]
  4029f4:	ldr	x1, [x19, #1856]
  4029f8:	bl	401530 <vfprintf@plt>
  4029fc:	ldr	x0, [x24, #584]
  402a00:	ldr	x2, [x0, #1112]
  402a04:	cbz	x2, 402ae0 <ferror@plt+0x1550>
  402a08:	cbz	x20, 402a68 <ferror@plt+0x14d8>
  402a0c:	ldr	x0, [x22, #536]
  402a10:	adrp	x1, 419000 <ferror@plt+0x17a70>
  402a14:	add	x1, x1, #0xfb0
  402a18:	bl	401560 <fprintf@plt>
  402a1c:	adrp	x1, 41c000 <ferror@plt+0x1aa70>
  402a20:	mov	x2, x20
  402a24:	ldr	x0, [x22, #536]
  402a28:	ldr	x1, [x1, #3616]
  402a2c:	bl	401560 <fprintf@plt>
  402a30:	ldr	x3, [x22, #536]
  402a34:	adrp	x0, 419000 <ferror@plt+0x17a70>
  402a38:	mov	x2, #0x2                   	// #2
  402a3c:	add	x0, x0, #0xfd0
  402a40:	mov	x1, #0x1                   	// #1
  402a44:	bl	4014b0 <fwrite@plt>
  402a48:	ldr	x0, [x22, #536]
  402a4c:	bl	4014c0 <fflush@plt>
  402a50:	mov	w0, w23
  402a54:	ldp	x19, x20, [sp, #16]
  402a58:	ldp	x21, x22, [sp, #32]
  402a5c:	ldp	x23, x24, [sp, #48]
  402a60:	ldp	x29, x30, [sp], #304
  402a64:	ret
  402a68:	mov	x1, #0x0                   	// #0
  402a6c:	add	x0, x0, #0x1f0
  402a70:	bl	401e00 <ferror@plt+0x870>
  402a74:	mov	x19, x0
  402a78:	ldr	x0, [x24, #584]
  402a7c:	ldr	x1, [x19]
  402a80:	add	x0, x0, #0x218
  402a84:	bl	401df0 <ferror@plt+0x860>
  402a88:	mov	x3, x0
  402a8c:	ldr	x2, [x24, #584]
  402a90:	adrp	x1, 419000 <ferror@plt+0x17a70>
  402a94:	ldr	x0, [x22, #536]
  402a98:	add	x1, x1, #0xfb8
  402a9c:	ldr	x3, [x3, #208]
  402aa0:	ldr	x2, [x2, #1808]
  402aa4:	bl	401560 <fprintf@plt>
  402aa8:	ldr	x0, [x24, #584]
  402aac:	ldr	x0, [x0, #1248]
  402ab0:	ldrb	w0, [x0]
  402ab4:	cmp	w0, #0x64
  402ab8:	b.eq	402ae0 <ferror@plt+0x1550>  // b.none
  402abc:	ldr	x0, [x19]
  402ac0:	ldr	x3, [x22, #536]
  402ac4:	cmp	x0, #0x1
  402ac8:	b.ls	402a34 <ferror@plt+0x14a4>  // b.plast
  402acc:	adrp	x0, 419000 <ferror@plt+0x17a70>
  402ad0:	mov	x2, #0x2                   	// #2
  402ad4:	add	x0, x0, #0xfc8
  402ad8:	mov	x1, #0x1                   	// #1
  402adc:	bl	4014b0 <fwrite@plt>
  402ae0:	ldr	x3, [x22, #536]
  402ae4:	b	402a34 <ferror@plt+0x14a4>
  402ae8:	mov	w23, #0x0                   	// #0
  402aec:	tbz	w1, #1, 402a50 <ferror@plt+0x14c0>
  402af0:	mov	w23, #0x100                 	// #256
  402af4:	ldr	x21, [x8, #1848]
  402af8:	b	402994 <ferror@plt+0x1404>
  402afc:	nop
  402b00:	stp	x29, x30, [sp, #-32]!
  402b04:	mov	x29, sp
  402b08:	str	x19, [sp, #16]
  402b0c:	adrp	x19, 433000 <ferror@plt+0x31a70>
  402b10:	ldr	x1, [x19, #584]
  402b14:	ldr	x0, [x1, #2280]
  402b18:	cmn	x0, #0x1
  402b1c:	b.eq	402b28 <ferror@plt+0x1598>  // b.none
  402b20:	bl	401360 <catclose@plt>
  402b24:	ldr	x1, [x19, #584]
  402b28:	add	x0, x1, #0x4f0
  402b2c:	ldr	x19, [sp, #16]
  402b30:	ldp	x29, x30, [sp], #32
  402b34:	b	419e88 <ferror@plt+0x188f8>
  402b38:	stp	x29, x30, [sp, #-32]!
  402b3c:	mov	x1, #0x0                   	// #0
  402b40:	mov	x29, sp
  402b44:	str	x19, [sp, #16]
  402b48:	bl	402918 <ferror@plt+0x1388>
  402b4c:	mov	w19, w0
  402b50:	bl	402b00 <ferror@plt+0x1570>
  402b54:	mov	w0, w19
  402b58:	bl	401280 <exit@plt>
  402b5c:	nop
  402b60:	stp	x29, x30, [sp, #-96]!
  402b64:	mov	x29, sp
  402b68:	stp	x19, x20, [sp, #16]
  402b6c:	adrp	x20, 433000 <ferror@plt+0x31a70>
  402b70:	stp	x25, x26, [sp, #64]
  402b74:	and	w26, w1, #0xff
  402b78:	mov	x1, x0
  402b7c:	ldr	x0, [x20, #584]
  402b80:	stp	x21, x22, [sp, #32]
  402b84:	add	x21, x20, #0x248
  402b88:	bl	404040 <ferror@plt+0x2ab0>
  402b8c:	cbz	w0, 402ba4 <ferror@plt+0x1614>
  402b90:	b	402be8 <ferror@plt+0x1658>
  402b94:	ldr	x1, [x0, #1792]
  402b98:	blr	x1
  402b9c:	mov	w19, w0
  402ba0:	cbnz	w0, 402d7c <ferror@plt+0x17ec>
  402ba4:	ldr	x0, [x21]
  402ba8:	ldr	w19, [x0, #32]
  402bac:	cbnz	w19, 402b94 <ferror@plt+0x1604>
  402bb0:	ldr	x1, [x0, #1248]
  402bb4:	ldrb	w1, [x1]
  402bb8:	cmp	w1, #0x64
  402bbc:	b.eq	402dc8 <ferror@plt+0x1838>  // b.none
  402bc0:	add	x0, x0, #0x50
  402bc4:	mov	x1, #0x0                   	// #0
  402bc8:	bl	401e00 <ferror@plt+0x870>
  402bcc:	cbnz	w26, 402da0 <ferror@plt+0x1810>
  402bd0:	ldr	x21, [x21]
  402bd4:	ldr	x1, [x21, #88]
  402bd8:	cmp	x1, #0x1
  402bdc:	b.eq	402d88 <ferror@plt+0x17f8>  // b.none
  402be0:	stp	x23, x24, [sp, #48]
  402be4:	b	402bf4 <ferror@plt+0x1664>
  402be8:	ldr	x21, [x20, #584]
  402bec:	mov	w19, w0
  402bf0:	stp	x23, x24, [sp, #48]
  402bf4:	add	x25, x21, #0x218
  402bf8:	mov	x1, #0x0                   	// #0
  402bfc:	mov	x0, x25
  402c00:	bl	401df0 <ferror@plt+0x860>
  402c04:	mov	x23, x0
  402c08:	mov	x1, #0x0                   	// #0
  402c0c:	add	x0, x21, #0x1f0
  402c10:	bl	401df0 <ferror@plt+0x860>
  402c14:	mov	x24, x0
  402c18:	ldr	x1, [x20, #584]
  402c1c:	ldr	x0, [x1, #1248]
  402c20:	ldrb	w0, [x0]
  402c24:	cmp	w0, #0x64
  402c28:	b.eq	402c70 <ferror@plt+0x16e0>  // b.none
  402c2c:	ldr	x22, [x1, #88]
  402c30:	cmp	x22, #0x1
  402c34:	b.eq	402e0c <ferror@plt+0x187c>  // b.none
  402c38:	cmp	w19, #0x7
  402c3c:	b.eq	402c54 <ferror@plt+0x16c4>  // b.none
  402c40:	ldr	x0, [x20, #584]
  402c44:	ldrh	w0, [x0, #1138]
  402c48:	tst	x0, #0x20
  402c4c:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  402c50:	csel	w19, w19, wzr, eq  // eq = none
  402c54:	mov	w0, w19
  402c58:	ldp	x19, x20, [sp, #16]
  402c5c:	ldp	x21, x22, [sp, #32]
  402c60:	ldp	x23, x24, [sp, #48]
  402c64:	ldp	x25, x26, [sp, #64]
  402c68:	ldp	x29, x30, [sp], #96
  402c6c:	ret
  402c70:	mov	w22, #0x0                   	// #0
  402c74:	stp	x27, x28, [sp, #80]
  402c78:	ldr	x0, [x1, #624]
  402c7c:	cbz	x0, 402e5c <ferror@plt+0x18cc>
  402c80:	mov	x27, #0x0                   	// #0
  402c84:	b	402c9c <ferror@plt+0x170c>
  402c88:	ldr	x1, [x20, #584]
  402c8c:	add	x27, x27, #0x1
  402c90:	ldr	x0, [x1, #624]
  402c94:	cmp	x27, x0
  402c98:	b.cs	402cd8 <ferror@plt+0x1748>  // b.hs, b.nlast
  402c9c:	add	x0, x1, #0x268
  402ca0:	mov	x1, x27
  402ca4:	bl	401df0 <ferror@plt+0x860>
  402ca8:	mov	x28, x0
  402cac:	mov	x1, #0x0                   	// #0
  402cb0:	bl	401e00 <ferror@plt+0x870>
  402cb4:	ldr	x1, [x28, #8]
  402cb8:	cmp	x1, #0x1
  402cbc:	b.ne	402cd0 <ferror@plt+0x1740>  // b.any
  402cc0:	ldr	x1, [x0]
  402cc4:	cbnz	x1, 402c88 <ferror@plt+0x16f8>
  402cc8:	ldr	x0, [x0, #32]
  402ccc:	cbnz	x0, 402c88 <ferror@plt+0x16f8>
  402cd0:	ldr	x1, [x20, #584]
  402cd4:	ldr	x0, [x1, #624]
  402cd8:	cmp	x27, x0
  402cdc:	b.eq	402e5c <ferror@plt+0x18cc>  // b.none
  402ce0:	ldp	x27, x28, [sp, #80]
  402ce4:	cbz	w22, 402c38 <ferror@plt+0x16a8>
  402ce8:	ldr	x0, [x21, #504]
  402cec:	add	x21, x21, #0x138
  402cf0:	cmp	x0, #0x1
  402cf4:	b.ne	402c38 <ferror@plt+0x16a8>  // b.any
  402cf8:	ldr	x0, [x21, #152]
  402cfc:	cbnz	x0, 402c38 <ferror@plt+0x16a8>
  402d00:	ldr	x0, [x23, #8]
  402d04:	ldr	x2, [x24, #8]
  402d08:	cmp	x2, x0
  402d0c:	b.ne	402c38 <ferror@plt+0x16a8>  // b.any
  402d10:	ldr	x0, [x1, #1248]
  402d14:	ldrb	w0, [x0]
  402d18:	cmp	w0, #0x64
  402d1c:	b.eq	402d2c <ferror@plt+0x179c>  // b.none
  402d20:	ldr	x1, [x23, #48]
  402d24:	add	x0, x23, #0x28
  402d28:	bl	401810 <ferror@plt+0x280>
  402d2c:	ldr	x1, [x23, #136]
  402d30:	add	x0, x23, #0x80
  402d34:	bl	401810 <ferror@plt+0x280>
  402d38:	ldr	x1, [x23, #176]
  402d3c:	add	x0, x23, #0xa8
  402d40:	bl	401810 <ferror@plt+0x280>
  402d44:	ldr	x1, [x23, #8]
  402d48:	mov	x0, x23
  402d4c:	bl	401810 <ferror@plt+0x280>
  402d50:	ldr	x0, [x20, #584]
  402d54:	ldr	x0, [x0, #1248]
  402d58:	str	xzr, [x24, #8]
  402d5c:	ldrb	w0, [x0]
  402d60:	cmp	w0, #0x64
  402d64:	b.ne	402c38 <ferror@plt+0x16a8>  // b.any
  402d68:	ldr	x1, [x25, #8]
  402d6c:	mov	x0, x25
  402d70:	sub	x1, x1, #0x2
  402d74:	bl	401810 <ferror@plt+0x280>
  402d78:	b	402c38 <ferror@plt+0x16a8>
  402d7c:	stp	x23, x24, [sp, #48]
  402d80:	ldr	x21, [x21]
  402d84:	b	402bf4 <ferror@plt+0x1664>
  402d88:	ldrh	w0, [x0]
  402d8c:	cmp	w0, #0x100
  402d90:	b.ne	402db0 <ferror@plt+0x1820>  // b.any
  402d94:	mov	x0, x21
  402d98:	bl	417d28 <ferror@plt+0x16798>
  402d9c:	nop
  402da0:	ldr	x21, [x20, #584]
  402da4:	ldr	x0, [x21, #88]
  402da8:	cmp	x0, #0x1
  402dac:	b.ne	402be0 <ferror@plt+0x1650>  // b.any
  402db0:	add	x0, x21, #0x50
  402db4:	mov	x1, #0x0                   	// #0
  402db8:	bl	401e00 <ferror@plt+0x870>
  402dbc:	ldrh	w0, [x0]
  402dc0:	cbnz	w0, 402e00 <ferror@plt+0x1870>
  402dc4:	ldr	x0, [x20, #584]
  402dc8:	add	x0, x0, #0x138
  402dcc:	bl	40f6a0 <ferror@plt+0xe110>
  402dd0:	mov	w19, w0
  402dd4:	ldr	x21, [x20, #584]
  402dd8:	ldrh	w0, [x21, #1138]
  402ddc:	tbz	w0, #5, 402be0 <ferror@plt+0x1650>
  402de0:	adrp	x0, 433000 <ferror@plt+0x31a70>
  402de4:	ldr	x21, [x0, #560]
  402de8:	mov	x0, x21
  402dec:	bl	4014c0 <fflush@plt>
  402df0:	tbnz	w0, #31, 402efc <ferror@plt+0x196c>
  402df4:	mov	x0, x21
  402df8:	bl	401590 <ferror@plt>
  402dfc:	cbnz	w0, 402efc <ferror@plt+0x196c>
  402e00:	ldr	x21, [x20, #584]
  402e04:	stp	x23, x24, [sp, #48]
  402e08:	b	402bf4 <ferror@plt+0x1664>
  402e0c:	add	x0, x1, #0x50
  402e10:	mov	x1, #0x0                   	// #0
  402e14:	bl	401e00 <ferror@plt+0x870>
  402e18:	ldrh	w0, [x0]
  402e1c:	cbnz	w0, 402e3c <ferror@plt+0x18ac>
  402e20:	ldr	x1, [x20, #584]
  402e24:	ldr	x0, [x1, #1248]
  402e28:	ldrb	w0, [x0]
  402e2c:	cmp	w0, #0x64
  402e30:	b.ne	402ce8 <ferror@plt+0x1758>  // b.any
  402e34:	stp	x27, x28, [sp, #80]
  402e38:	b	402c78 <ferror@plt+0x16e8>
  402e3c:	ldr	x1, [x20, #584]
  402e40:	mov	w22, #0x0                   	// #0
  402e44:	ldr	x0, [x1, #1248]
  402e48:	ldrb	w0, [x0]
  402e4c:	cmp	w0, #0x64
  402e50:	b.ne	402c38 <ferror@plt+0x16a8>  // b.any
  402e54:	stp	x27, x28, [sp, #80]
  402e58:	b	402c78 <ferror@plt+0x16e8>
  402e5c:	ldr	x22, [x1, #704]
  402e60:	cbz	x22, 402ef4 <ferror@plt+0x1964>
  402e64:	mov	x22, #0x0                   	// #0
  402e68:	add	x0, x1, #0x2b8
  402e6c:	mov	x1, x22
  402e70:	bl	401df0 <ferror@plt+0x860>
  402e74:	mov	x1, #0x0                   	// #0
  402e78:	bl	401e00 <ferror@plt+0x870>
  402e7c:	mov	x28, x0
  402e80:	ldr	x0, [x0, #8]
  402e84:	cbz	x0, 402ec8 <ferror@plt+0x1938>
  402e88:	mov	x27, #0x0                   	// #0
  402e8c:	b	402ea0 <ferror@plt+0x1910>
  402e90:	ldr	x0, [x28, #8]
  402e94:	add	x27, x27, #0x1
  402e98:	cmp	x27, x0
  402e9c:	b.cs	402ec0 <ferror@plt+0x1930>  // b.hs, b.nlast
  402ea0:	mov	x1, x27
  402ea4:	mov	x0, x28
  402ea8:	bl	401df0 <ferror@plt+0x860>
  402eac:	ldr	x1, [x0]
  402eb0:	cbnz	x1, 402e90 <ferror@plt+0x1900>
  402eb4:	ldr	x0, [x0, #32]
  402eb8:	cbnz	x0, 402e90 <ferror@plt+0x1900>
  402ebc:	ldr	x0, [x28, #8]
  402ec0:	cmp	x27, x0
  402ec4:	b.ne	402ee8 <ferror@plt+0x1958>  // b.any
  402ec8:	ldr	x1, [x20, #584]
  402ecc:	add	x22, x22, #0x1
  402ed0:	ldr	x0, [x1, #704]
  402ed4:	cmp	x22, x0
  402ed8:	b.cc	402e68 <ferror@plt+0x18d8>  // b.lo, b.ul, b.last
  402edc:	cmp	x22, x0
  402ee0:	cset	w22, eq  // eq = none
  402ee4:	b	402ce0 <ferror@plt+0x1750>
  402ee8:	ldr	x1, [x20, #584]
  402eec:	ldr	x0, [x1, #704]
  402ef0:	b	402edc <ferror@plt+0x194c>
  402ef4:	mov	x0, #0x0                   	// #0
  402ef8:	b	402edc <ferror@plt+0x194c>
  402efc:	mov	w0, #0x5                   	// #5
  402f00:	stp	x23, x24, [sp, #48]
  402f04:	stp	x27, x28, [sp, #80]
  402f08:	bl	402b38 <ferror@plt+0x15a8>
  402f0c:	nop
  402f10:	mov	x2, x0
  402f14:	mul	x0, x0, x1
  402f18:	cmn	x0, #0x1
  402f1c:	b.eq	402f34 <ferror@plt+0x19a4>  // b.none
  402f20:	cbz	x2, 402f30 <ferror@plt+0x19a0>
  402f24:	udiv	x2, x0, x2
  402f28:	cmp	x2, x1
  402f2c:	b.ne	402f34 <ferror@plt+0x19a4>  // b.any
  402f30:	ret
  402f34:	stp	x29, x30, [sp, #-16]!
  402f38:	mov	w0, #0x4                   	// #4
  402f3c:	mov	x29, sp
  402f40:	bl	402b38 <ferror@plt+0x15a8>
  402f44:	nop
  402f48:	adds	x0, x0, x1
  402f4c:	cset	x1, cs  // cs = hs, nlast
  402f50:	cmp	x1, #0x0
  402f54:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  402f58:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  402f5c:	b.ne	402f64 <ferror@plt+0x19d4>  // b.any
  402f60:	ret
  402f64:	stp	x29, x30, [sp, #-16]!
  402f68:	mov	w0, #0x4                   	// #4
  402f6c:	mov	x29, sp
  402f70:	bl	402b38 <ferror@plt+0x15a8>
  402f74:	nop
  402f78:	stp	x29, x30, [sp, #-16]!
  402f7c:	mov	x29, sp
  402f80:	bl	401300 <malloc@plt>
  402f84:	cbz	x0, 402f90 <ferror@plt+0x1a00>
  402f88:	ldp	x29, x30, [sp], #16
  402f8c:	ret
  402f90:	mov	w0, #0x4                   	// #4
  402f94:	bl	402b38 <ferror@plt+0x15a8>
  402f98:	stp	x29, x30, [sp, #-16]!
  402f9c:	mov	x29, sp
  402fa0:	bl	4013a0 <realloc@plt>
  402fa4:	cbz	x0, 402fb0 <ferror@plt+0x1a20>
  402fa8:	ldp	x29, x30, [sp], #16
  402fac:	ret
  402fb0:	mov	w0, #0x4                   	// #4
  402fb4:	bl	402b38 <ferror@plt+0x15a8>
  402fb8:	stp	x29, x30, [sp, #-16]!
  402fbc:	mov	x29, sp
  402fc0:	bl	4013b0 <strdup@plt>
  402fc4:	cbz	x0, 402fd0 <ferror@plt+0x1a40>
  402fc8:	ldp	x29, x30, [sp], #16
  402fcc:	ret
  402fd0:	mov	w0, #0x4                   	// #4
  402fd4:	bl	402b38 <ferror@plt+0x15a8>
  402fd8:	stp	x29, x30, [sp, #-288]!
  402fdc:	mov	w9, #0xffffffc8            	// #-56
  402fe0:	mov	w8, #0xffffff80            	// #-128
  402fe4:	mov	x29, sp
  402fe8:	add	x12, sp, #0x120
  402fec:	add	x11, sp, #0xe0
  402ff0:	stp	x12, x12, [sp, #64]
  402ff4:	mov	x10, x0
  402ff8:	str	x11, [sp, #80]
  402ffc:	stp	w9, w8, [sp, #88]
  403000:	stp	x19, x20, [sp, #16]
  403004:	adrp	x20, 433000 <ferror@plt+0x31a70>
  403008:	ldp	x12, x13, [sp, #64]
  40300c:	stp	x12, x13, [sp, #32]
  403010:	ldp	x8, x9, [sp, #80]
  403014:	stp	x8, x9, [sp, #48]
  403018:	ldr	x0, [x20, #560]
  40301c:	str	q0, [sp, #96]
  403020:	str	q1, [sp, #112]
  403024:	str	q2, [sp, #128]
  403028:	str	q3, [sp, #144]
  40302c:	str	q4, [sp, #160]
  403030:	str	q5, [sp, #176]
  403034:	str	q6, [sp, #192]
  403038:	str	q7, [sp, #208]
  40303c:	stp	x1, x2, [sp, #232]
  403040:	mov	x1, x10
  403044:	add	x2, sp, #0x20
  403048:	stp	x3, x4, [sp, #248]
  40304c:	stp	x5, x6, [sp, #264]
  403050:	str	x7, [sp, #280]
  403054:	bl	401530 <vfprintf@plt>
  403058:	tbnz	w0, #31, 403088 <ferror@plt+0x1af8>
  40305c:	mov	w19, w0
  403060:	ldr	x0, [x20, #560]
  403064:	bl	401590 <ferror@plt>
  403068:	cbnz	w0, 403088 <ferror@plt+0x1af8>
  40306c:	adrp	x1, 433000 <ferror@plt+0x31a70>
  403070:	sxtw	x0, w19
  403074:	ldp	x19, x20, [sp, #16]
  403078:	ldr	x1, [x1, #584]
  40307c:	str	xzr, [x1, #1104]
  403080:	ldp	x29, x30, [sp], #288
  403084:	ret
  403088:	mov	w0, #0x5                   	// #5
  40308c:	bl	402b38 <ferror@plt+0x15a8>
  403090:	stp	x29, x30, [sp, #-48]!
  403094:	adrp	x2, 419000 <ferror@plt+0x17a70>
  403098:	add	x2, x2, #0xfd8
  40309c:	mov	x29, sp
  4030a0:	stp	x21, x22, [sp, #32]
  4030a4:	adrp	x22, 433000 <ferror@plt+0x31a70>
  4030a8:	adrp	x21, 433000 <ferror@plt+0x31a70>
  4030ac:	ldr	x1, [x22, #584]
  4030b0:	stp	x19, x20, [sp, #16]
  4030b4:	mov	x19, x0
  4030b8:	adrp	x0, 419000 <ferror@plt+0x17a70>
  4030bc:	add	x0, x0, #0xfe0
  4030c0:	ldr	x1, [x1, #1248]
  4030c4:	bl	402fd8 <ferror@plt+0x1a48>
  4030c8:	ldr	x20, [x21, #560]
  4030cc:	adrp	x0, 41c000 <ferror@plt+0x1aa70>
  4030d0:	add	x0, x0, #0xe30
  4030d4:	mov	x1, x20
  4030d8:	bl	401270 <fputs@plt>
  4030dc:	tbnz	w0, #31, 403140 <ferror@plt+0x1bb0>
  4030e0:	mov	x0, x20
  4030e4:	bl	401590 <ferror@plt>
  4030e8:	cbnz	w0, 403140 <ferror@plt+0x1bb0>
  4030ec:	cbz	x19, 403130 <ferror@plt+0x1ba0>
  4030f0:	ldr	x1, [x21, #560]
  4030f4:	mov	w0, #0xa                   	// #10
  4030f8:	bl	4012a0 <fputc@plt>
  4030fc:	tbnz	w0, #31, 403140 <ferror@plt+0x1bb0>
  403100:	ldr	x0, [x21, #560]
  403104:	bl	401590 <ferror@plt>
  403108:	cbnz	w0, 403140 <ferror@plt+0x1bb0>
  40310c:	ldr	x1, [x22, #584]
  403110:	mov	x0, x19
  403114:	ldp	x19, x20, [sp, #16]
  403118:	ldp	x21, x22, [sp, #32]
  40311c:	str	xzr, [x1, #1104]
  403120:	ldr	x2, [x1, #1248]
  403124:	ldp	x29, x30, [sp], #48
  403128:	mov	x1, x2
  40312c:	b	402fd8 <ferror@plt+0x1a48>
  403130:	ldp	x19, x20, [sp, #16]
  403134:	ldp	x21, x22, [sp, #32]
  403138:	ldp	x29, x30, [sp], #48
  40313c:	ret
  403140:	mov	w0, #0x5                   	// #5
  403144:	bl	402b38 <ferror@plt+0x15a8>
  403148:	stp	x29, x30, [sp, #-32]!
  40314c:	mov	x29, sp
  403150:	str	x19, [sp, #16]
  403154:	mov	x19, x1
  403158:	bl	401270 <fputs@plt>
  40315c:	tbnz	w0, #31, 403178 <ferror@plt+0x1be8>
  403160:	mov	x0, x19
  403164:	bl	401590 <ferror@plt>
  403168:	cbnz	w0, 403178 <ferror@plt+0x1be8>
  40316c:	ldr	x19, [sp, #16]
  403170:	ldp	x29, x30, [sp], #32
  403174:	ret
  403178:	mov	w0, #0x5                   	// #5
  40317c:	bl	402b38 <ferror@plt+0x15a8>
  403180:	stp	x29, x30, [sp, #-32]!
  403184:	mov	x29, sp
  403188:	stp	x19, x20, [sp, #16]
  40318c:	adrp	x20, 433000 <ferror@plt+0x31a70>
  403190:	mov	w19, w0
  403194:	ldr	x1, [x20, #560]
  403198:	bl	4012a0 <fputc@plt>
  40319c:	tbnz	w0, #31, 4031d8 <ferror@plt+0x1c48>
  4031a0:	ldr	x0, [x20, #560]
  4031a4:	bl	401590 <ferror@plt>
  4031a8:	cbnz	w0, 4031d8 <ferror@plt+0x1c48>
  4031ac:	adrp	x1, 433000 <ferror@plt+0x31a70>
  4031b0:	cmp	w19, #0xa
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	ldr	x1, [x1, #584]
  4031bc:	b.eq	4031c8 <ferror@plt+0x1c38>  // b.none
  4031c0:	ldr	x0, [x1, #1104]
  4031c4:	add	x0, x0, #0x1
  4031c8:	ldp	x19, x20, [sp, #16]
  4031cc:	str	x0, [x1, #1104]
  4031d0:	ldp	x29, x30, [sp], #32
  4031d4:	ret
  4031d8:	mov	w0, #0x5                   	// #5
  4031dc:	bl	402b38 <ferror@plt+0x15a8>
  4031e0:	stp	x29, x30, [sp, #-32]!
  4031e4:	mov	x29, sp
  4031e8:	str	x19, [sp, #16]
  4031ec:	mov	x19, x0
  4031f0:	bl	4014c0 <fflush@plt>
  4031f4:	tbnz	w0, #31, 403210 <ferror@plt+0x1c80>
  4031f8:	mov	x0, x19
  4031fc:	bl	401590 <ferror@plt>
  403200:	cbnz	w0, 403210 <ferror@plt+0x1c80>
  403204:	ldr	x19, [sp, #16]
  403208:	ldp	x29, x30, [sp], #32
  40320c:	ret
  403210:	mov	w0, #0x5                   	// #5
  403214:	bl	402b38 <ferror@plt+0x15a8>
  403218:	stp	x29, x30, [sp, #-368]!
  40321c:	mov	x29, sp
  403220:	stp	x19, x20, [sp, #16]
  403224:	adrp	x20, 433000 <ferror@plt+0x31a70>
  403228:	stp	x21, x22, [sp, #32]
  40322c:	mov	x22, x3
  403230:	stp	x23, x24, [sp, #48]
  403234:	mov	x24, x2
  403238:	stp	x25, x26, [sp, #64]
  40323c:	mov	x26, x1
  403240:	stp	x27, x28, [sp, #80]
  403244:	str	w0, [sp, #104]
  403248:	add	x0, sp, #0xe0
  40324c:	str	x4, [sp, #120]
  403250:	bl	401310 <sigemptyset@plt>
  403254:	adrp	x3, 402000 <ferror@plt+0xa70>
  403258:	add	x3, x3, #0x880
  40325c:	add	x1, sp, #0xd8
  403260:	mov	x2, #0x0                   	// #0
  403264:	mov	w0, #0x2                   	// #2
  403268:	str	x3, [sp, #216]
  40326c:	str	wzr, [sp, #352]
  403270:	bl	4013c0 <sigaction@plt>
  403274:	add	x1, sp, #0xd8
  403278:	mov	x2, #0x0                   	// #0
  40327c:	mov	w0, #0xf                   	// #15
  403280:	bl	4013c0 <sigaction@plt>
  403284:	add	x1, sp, #0xd8
  403288:	mov	x2, #0x0                   	// #0
  40328c:	mov	w0, #0x3                   	// #3
  403290:	bl	4013c0 <sigaction@plt>
  403294:	ldr	x19, [x20, #584]
  403298:	adrp	x0, 41c000 <ferror@plt+0x1aa70>
  40329c:	ldr	x23, [x0, #3624]
  4032a0:	str	xzr, [x19, #1112]
  4032a4:	ldr	x0, [x19, #2240]
  4032a8:	cbz	x0, 4037e8 <ferror@plt+0x2258>
  4032ac:	adrp	x0, 41e000 <ferror@plt+0x1ca70>
  4032b0:	mov	w1, #0x1                   	// #1
  4032b4:	add	x0, x0, #0x590
  4032b8:	bl	401490 <catopen@plt>
  4032bc:	ldr	x27, [x20, #584]
  4032c0:	str	x0, [x19, #2280]
  4032c4:	ldr	x0, [x27, #2280]
  4032c8:	cmn	x0, #0x1
  4032cc:	b.eq	403398 <ferror@plt+0x1e08>  // b.none
  4032d0:	mov	x3, x23
  4032d4:	adrp	x28, 433000 <ferror@plt+0x31a70>
  4032d8:	add	x23, x20, #0x248
  4032dc:	add	x28, x28, #0x1e0
  4032e0:	mov	w2, #0x1                   	// #1
  4032e4:	mov	x19, #0x0                   	// #0
  4032e8:	mov	w1, w2
  4032ec:	bl	401480 <catgets@plt>
  4032f0:	str	x0, [x27, #1808]
  4032f4:	ldr	x27, [x23]
  4032f8:	add	w2, w19, #0x1
  4032fc:	ldr	x3, [x28, x19, lsl #3]
  403300:	mov	w1, #0x2                   	// #2
  403304:	ldr	x0, [x27, #2280]
  403308:	add	x27, x27, w19, sxtw #3
  40330c:	add	x19, x19, #0x1
  403310:	bl	401480 <catgets@plt>
  403314:	str	x0, [x27, #1816]
  403318:	cmp	x19, #0x5
  40331c:	b.ne	4032f4 <ferror@plt+0x1d64>  // b.any
  403320:	adrp	x0, 41c000 <ferror@plt+0x1aa70>
  403324:	adrp	x27, 41c000 <ferror@plt+0x1aa70>
  403328:	mov	x19, #0x0                   	// #0
  40332c:	add	x1, x27, #0xc70
  403330:	ldrb	w28, [x0, #3568]
  403334:	mov	w27, #0x1                   	// #1
  403338:	str	x1, [sp, #112]
  40333c:	add	w25, w28, #0x3
  403340:	ldr	x21, [x23]
  403344:	mov	w2, w27
  403348:	ldr	x0, [sp, #112]
  40334c:	mov	w1, w25
  403350:	ldr	x3, [x0, x19, lsl #3]
  403354:	ldr	x0, [x21, #2280]
  403358:	bl	401480 <catgets@plt>
  40335c:	add	x3, x19, #0xe8
  403360:	add	x19, x19, #0x1
  403364:	cmp	x19, #0x30
  403368:	str	x0, [x21, x3, lsl #3]
  40336c:	b.eq	4033e0 <ferror@plt+0x1e50>  // b.none
  403370:	adrp	x0, 41c000 <ferror@plt+0x1aa70>
  403374:	add	x0, x0, #0xdf0
  403378:	add	w27, w27, #0x1
  40337c:	ldrb	w0, [x19, x0]
  403380:	cmp	w0, w28
  403384:	b.eq	403390 <ferror@plt+0x1e00>  // b.none
  403388:	add	w25, w0, #0x3
  40338c:	mov	w27, #0x1                   	// #1
  403390:	mov	w28, w0
  403394:	b	403340 <ferror@plt+0x1db0>
  403398:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40339c:	str	x23, [x27, #1808]
  4033a0:	add	x3, x1, #0x1e0
  4033a4:	add	x0, x27, #0x740
  4033a8:	ldr	x1, [x1, #480]
  4033ac:	str	x1, [x27, #1816]
  4033b0:	mov	x2, #0x180                 	// #384
  4033b4:	adrp	x1, 41c000 <ferror@plt+0x1aa70>
  4033b8:	ldr	x4, [x3, #8]
  4033bc:	str	x4, [x27, #1824]
  4033c0:	add	x1, x1, #0xc70
  4033c4:	ldr	x4, [x3, #16]
  4033c8:	str	x4, [x27, #1832]
  4033cc:	ldr	x4, [x3, #24]
  4033d0:	str	x4, [x27, #1840]
  4033d4:	ldr	x3, [x3, #32]
  4033d8:	str	x3, [x27, #1848]
  4033dc:	bl	401240 <memcpy@plt>
  4033e0:	mov	x0, x24
  4033e4:	bl	401550 <getenv@plt>
  4033e8:	mov	x19, x0
  4033ec:	cbz	x0, 403424 <ferror@plt+0x1e94>
  4033f0:	bl	401260 <strlen@plt>
  4033f4:	mov	x23, x0
  4033f8:	cbz	x0, 40361c <ferror@plt+0x208c>
  4033fc:	bl	401440 <__ctype_b_loc@plt>
  403400:	ldr	x3, [x0]
  403404:	mov	x2, #0x0                   	// #0
  403408:	ldrb	w0, [x19, x2]
  40340c:	add	x2, x2, #0x1
  403410:	ldrh	w1, [x3, x0, lsl #1]
  403414:	ands	w1, w1, #0x800
  403418:	ccmp	x23, x2, #0x0, ne  // ne = any
  40341c:	b.hi	403408 <ferror@plt+0x1e78>  // b.pmore
  403420:	cbnz	w1, 40361c <ferror@plt+0x208c>
  403424:	mov	w3, #0x45                  	// #69
  403428:	ldr	x4, [x20, #584]
  40342c:	mov	x2, #0x0                   	// #0
  403430:	mov	x1, #0x8                   	// #8
  403434:	add	x0, x4, #0x490
  403438:	strh	w3, [x4, #1142]
  40343c:	bl	401768 <ferror@plt+0x1d8>
  403440:	ldr	x0, [x20, #584]
  403444:	mov	x2, #0x0                   	// #0
  403448:	mov	x1, #0x1                   	// #1
  40344c:	add	x0, x0, #0x4b8
  403450:	bl	401768 <ferror@plt+0x1d8>
  403454:	ldr	x0, [x20, #584]
  403458:	add	x0, x0, #0x138
  40345c:	bl	40f1a8 <ferror@plt+0xdc18>
  403460:	ldr	x0, [x20, #584]
  403464:	mov	x2, #0x0                   	// #0
  403468:	add	x1, x0, #0x138
  40346c:	bl	404190 <ferror@plt+0x2c00>
  403470:	ldr	x0, [x20, #584]
  403474:	add	x0, x0, #0x4f0
  403478:	bl	419d78 <ferror@plt+0x187e8>
  40347c:	ldr	x0, [x20, #584]
  403480:	ldr	x0, [x0, #1248]
  403484:	ldrb	w0, [x0]
  403488:	cmp	w0, #0x64
  40348c:	b.eq	4034b4 <ferror@plt+0x1f24>  // b.none
  403490:	adrp	x0, 419000 <ferror@plt+0x17a70>
  403494:	add	x0, x0, #0xfe8
  403498:	bl	401550 <getenv@plt>
  40349c:	cmp	x0, #0x0
  4034a0:	ldr	x1, [x20, #584]
  4034a4:	cset	w0, ne  // ne = any
  4034a8:	ldrh	w2, [x1, #1138]
  4034ac:	orr	w0, w2, w0, lsl #2
  4034b0:	strh	w0, [x1, #1138]
  4034b4:	mov	x0, x22
  4034b8:	str	x22, [sp, #128]
  4034bc:	bl	401550 <getenv@plt>
  4034c0:	cbz	x0, 40364c <ferror@plt+0x20bc>
  4034c4:	bl	4013b0 <strdup@plt>
  4034c8:	mov	x23, x0
  4034cc:	cbz	x0, 403dbc <ferror@plt+0x282c>
  4034d0:	add	x22, sp, #0xb0
  4034d4:	mov	x2, #0x0                   	// #0
  4034d8:	mov	x0, x22
  4034dc:	mov	x1, #0x8                   	// #8
  4034e0:	str	x23, [sp, #136]
  4034e4:	bl	401768 <ferror@plt+0x1d8>
  4034e8:	mov	x0, x22
  4034ec:	add	x1, sp, #0x80
  4034f0:	bl	401940 <ferror@plt+0x3b0>
  4034f4:	add	x24, sp, #0x88
  4034f8:	ldr	x19, [sp, #136]
  4034fc:	ldrb	w27, [x19]
  403500:	cbz	w27, 403588 <ferror@plt+0x1ff8>
  403504:	bl	401440 <__ctype_b_loc@plt>
  403508:	add	x24, sp, #0x88
  40350c:	mov	x28, x0
  403510:	b	403524 <ferror@plt+0x1f94>
  403514:	add	x19, x19, #0x1
  403518:	str	x19, [sp, #136]
  40351c:	ldrb	w27, [x19]
  403520:	cbz	w27, 403588 <ferror@plt+0x1ff8>
  403524:	ldr	x0, [x28]
  403528:	ubfiz	x27, x27, #1, #8
  40352c:	ldrh	w0, [x0, x27]
  403530:	tbnz	w0, #13, 403514 <ferror@plt+0x1f84>
  403534:	mov	x1, x24
  403538:	mov	x0, x22
  40353c:	bl	401940 <ferror@plt+0x3b0>
  403540:	ldr	x2, [sp, #136]
  403544:	ldrb	w1, [x2]
  403548:	cbz	w1, 403588 <ferror@plt+0x1ff8>
  40354c:	ldr	x3, [x28]
  403550:	b	403564 <ferror@plt+0x1fd4>
  403554:	add	x2, x2, #0x1
  403558:	str	x2, [sp, #136]
  40355c:	ldrb	w1, [x2]
  403560:	cbz	w1, 403588 <ferror@plt+0x1ff8>
  403564:	ubfiz	x1, x1, #1, #8
  403568:	ldrh	w0, [x3, x1]
  40356c:	tbz	w0, #13, 403554 <ferror@plt+0x1fc4>
  403570:	strb	wzr, [x2]
  403574:	ldr	x19, [sp, #136]
  403578:	add	x19, x19, #0x1
  40357c:	str	x19, [sp, #136]
  403580:	ldrb	w27, [x19]
  403584:	cbnz	w27, 403524 <ferror@plt+0x1f94>
  403588:	mov	x1, x24
  40358c:	mov	x0, x22
  403590:	str	xzr, [sp, #136]
  403594:	bl	401940 <ferror@plt+0x3b0>
  403598:	ldr	x19, [sp, #184]
  40359c:	mov	x1, #0x0                   	// #0
  4035a0:	mov	x0, x22
  4035a4:	bl	401df0 <ferror@plt+0x860>
  4035a8:	mov	x1, x0
  4035ac:	sub	w19, w19, #0x1
  4035b0:	mov	w0, w19
  4035b4:	bl	40c998 <ferror@plt+0xb408>
  4035b8:	mov	w19, w0
  4035bc:	mov	x0, x22
  4035c0:	bl	401e18 <ferror@plt+0x888>
  4035c4:	mov	x0, x23
  4035c8:	sub	w23, w19, #0x1
  4035cc:	bl	401470 <free@plt>
  4035d0:	cbz	w19, 40364c <ferror@plt+0x20bc>
  4035d4:	ldr	x1, [x20, #584]
  4035d8:	ldr	x0, [x1, #2280]
  4035dc:	cmn	x0, #0x1
  4035e0:	b.eq	4035ec <ferror@plt+0x205c>  // b.none
  4035e4:	bl	401360 <catclose@plt>
  4035e8:	ldr	x1, [x20, #584]
  4035ec:	add	x0, x1, #0x4f0
  4035f0:	bl	419e88 <ferror@plt+0x188f8>
  4035f4:	cmp	w23, #0x4
  4035f8:	csel	w19, w19, wzr, cc  // cc = lo, ul, last
  4035fc:	mov	w0, w19
  403600:	ldp	x19, x20, [sp, #16]
  403604:	ldp	x21, x22, [sp, #32]
  403608:	ldp	x23, x24, [sp, #48]
  40360c:	ldp	x25, x26, [sp, #64]
  403610:	ldp	x27, x28, [sp, #80]
  403614:	ldp	x29, x30, [sp], #368
  403618:	ret
  40361c:	mov	w2, #0xa                   	// #10
  403620:	mov	x1, #0x0                   	// #0
  403624:	mov	x0, x19
  403628:	bl	401450 <strtol@plt>
  40362c:	sxtw	x0, w0
  403630:	mov	x1, #0xfffc                	// #65532
  403634:	sub	x2, x0, #0x3
  403638:	cmp	x2, x1
  40363c:	b.hi	403424 <ferror@plt+0x1e94>  // b.pmore
  403640:	sub	x0, x0, #0x1
  403644:	and	w3, w0, #0xffff
  403648:	b	403428 <ferror@plt+0x1e98>
  40364c:	ldr	w0, [sp, #104]
  403650:	mov	x1, x26
  403654:	bl	40c998 <ferror@plt+0xb408>
  403658:	mov	w19, w0
  40365c:	cbnz	w0, 4037e0 <ferror@plt+0x2250>
  403660:	bl	4014f0 <isatty@plt>
  403664:	mov	w19, w0
  403668:	mov	w0, #0x1                   	// #1
  40366c:	bl	4014f0 <isatty@plt>
  403670:	mov	w21, w0
  403674:	mov	w0, #0x2                   	// #2
  403678:	bl	4014f0 <isatty@plt>
  40367c:	ldr	x2, [x20, #584]
  403680:	mov	w1, #0x0                   	// #0
  403684:	ldrh	w3, [x2, #1138]
  403688:	cbz	w19, 4036a4 <ferror@plt+0x2114>
  40368c:	cmp	w0, #0x0
  403690:	orr	w0, w3, #0x100
  403694:	cset	w1, ne  // ne = any
  403698:	cbz	w21, 403dc4 <ferror@plt+0x2834>
  40369c:	mov	w0, #0x120                 	// #288
  4036a0:	orr	w3, w3, w0
  4036a4:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  4036a8:	strh	w3, [x2, #1138]
  4036ac:	strb	w1, [x2, #1141]
  4036b0:	tst	w3, #0x6
  4036b4:	ldr	q0, [x0]
  4036b8:	b.ne	40383c <ferror@plt+0x22ac>  // b.any
  4036bc:	add	x0, x2, #0x400
  4036c0:	mov	x4, #0xfffffffffffffffe    	// #-2
  4036c4:	ldr	x1, [x2, #1248]
  4036c8:	stur	q0, [x0, #120]
  4036cc:	str	x4, [x2, #1160]
  4036d0:	ldrb	w0, [x1]
  4036d4:	cmp	w0, #0x64
  4036d8:	b.eq	403704 <ferror@plt+0x2174>  // b.none
  4036dc:	mov	x0, #0x24                  	// #36
  4036e0:	str	x0, [x2, #1144]
  4036e4:	ldrb	w0, [x1]
  4036e8:	cmp	w0, #0x64
  4036ec:	b.eq	403704 <ferror@plt+0x2174>  // b.none
  4036f0:	mov	w0, #0x28                  	// #40
  4036f4:	and	w0, w3, w0
  4036f8:	cmp	w0, #0x20
  4036fc:	b.eq	403c90 <ferror@plt+0x2700>  // b.none
  403700:	tbnz	w3, #4, 403bdc <ferror@plt+0x264c>
  403704:	ldr	x0, [x2, #1216]
  403708:	cbnz	x0, 403b8c <ferror@plt+0x25fc>
  40370c:	mov	w24, #0x0                   	// #0
  403710:	mov	x21, #0x0                   	// #0
  403714:	adrp	x22, 433000 <ferror@plt+0x31a70>
  403718:	ldr	x0, [x2, #1176]
  40371c:	cmp	x0, x21
  403720:	b.ls	40386c <ferror@plt+0x22dc>  // b.plast
  403724:	add	x23, x22, #0x248
  403728:	b	403740 <ferror@plt+0x21b0>
  40372c:	add	x21, x21, #0x1
  403730:	ldr	x2, [x23]
  403734:	ldr	x0, [x2, #1176]
  403738:	cmp	x0, x21
  40373c:	b.ls	40386c <ferror@plt+0x22dc>  // b.plast
  403740:	add	x0, x2, #0x490
  403744:	mov	x1, x21
  403748:	bl	401df0 <ferror@plt+0x860>
  40374c:	ldr	x19, [x0]
  403750:	ldrb	w0, [x19]
  403754:	cbz	w0, 40372c <ferror@plt+0x219c>
  403758:	ldr	x0, [x23]
  40375c:	mov	x1, x19
  403760:	bl	402748 <ferror@plt+0x11b8>
  403764:	mov	x0, x19
  403768:	add	x1, sp, #0xb0
  40376c:	bl	4044f8 <ferror@plt+0x2f68>
  403770:	mov	w19, w0
  403774:	cbnz	w0, 4037e0 <ferror@plt+0x2250>
  403778:	ldr	x0, [sp, #176]
  40377c:	mov	w1, #0x0                   	// #0
  403780:	add	x21, x21, #0x1
  403784:	bl	402b60 <ferror@plt+0x15d0>
  403788:	mov	w19, w0
  40378c:	cbnz	w0, 4037d8 <ferror@plt+0x2248>
  403790:	ldr	x0, [x23]
  403794:	ldr	x1, [x0, #1248]
  403798:	ldrb	w1, [x1]
  40379c:	cmp	w1, #0x64
  4037a0:	b.eq	403b7c <ferror@plt+0x25ec>  // b.none
  4037a4:	ldr	x24, [x0, #88]
  4037a8:	cmp	x24, #0x1
  4037ac:	b.eq	403ce8 <ferror@plt+0x2758>  // b.none
  4037b0:	ldr	x1, [x0, #16]
  4037b4:	mov	w0, #0x20                  	// #32
  4037b8:	bl	402918 <ferror@plt+0x1388>
  4037bc:	mov	w19, w0
  4037c0:	ldr	x0, [sp, #176]
  4037c4:	bl	401470 <free@plt>
  4037c8:	cbnz	w19, 4037e0 <ferror@plt+0x2250>
  4037cc:	ldr	x2, [x22, #584]
  4037d0:	mov	w24, #0x1                   	// #1
  4037d4:	b	403718 <ferror@plt+0x2188>
  4037d8:	ldr	x0, [sp, #176]
  4037dc:	bl	401470 <free@plt>
  4037e0:	sub	w23, w19, #0x1
  4037e4:	b	4035d4 <ferror@plt+0x2044>
  4037e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4037ec:	adrp	x4, 433000 <ferror@plt+0x31a70>
  4037f0:	str	x23, [x19, #1808]
  4037f4:	add	x3, x4, #0x1e0
  4037f8:	str	x0, [x19, #2280]
  4037fc:	adrp	x1, 41c000 <ferror@plt+0x1aa70>
  403800:	add	x0, x19, #0x740
  403804:	add	x1, x1, #0xc70
  403808:	ldr	x4, [x4, #480]
  40380c:	str	x4, [x19, #1816]
  403810:	mov	x2, #0x180                 	// #384
  403814:	ldr	x4, [x3, #8]
  403818:	str	x4, [x19, #1824]
  40381c:	ldr	x4, [x3, #16]
  403820:	str	x4, [x19, #1832]
  403824:	ldr	x4, [x3, #24]
  403828:	str	x4, [x19, #1840]
  40382c:	ldr	x3, [x3, #32]
  403830:	str	x3, [x19, #1848]
  403834:	bl	401240 <memcpy@plt>
  403838:	b	4033e0 <ferror@plt+0x1e50>
  40383c:	add	x0, x2, #0x400
  403840:	and	w3, w3, #0xffffffbf
  403844:	and	w3, w3, #0xffff
  403848:	strh	w3, [x2, #1138]
  40384c:	ldr	x1, [x2, #1248]
  403850:	stur	q0, [x0, #120]
  403854:	mov	x4, #0xfffffffffffffffe    	// #-2
  403858:	str	x4, [x2, #1160]
  40385c:	ldrb	w0, [x1]
  403860:	cmp	w0, #0x64
  403864:	b.ne	4036f0 <ferror@plt+0x2160>  // b.any
  403868:	b	403704 <ferror@plt+0x2174>
  40386c:	ldr	x0, [x2, #1248]
  403870:	ldrb	w0, [x0]
  403874:	cmp	w0, #0x64
  403878:	csel	w24, w24, wzr, eq  // eq = none
  40387c:	cbnz	w24, 403bc4 <ferror@plt+0x2634>
  403880:	mov	x0, x2
  403884:	add	x22, sp, #0xb0
  403888:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  40388c:	add	x1, x1, #0xaf8
  403890:	bl	402748 <ferror@plt+0x11b8>
  403894:	add	x24, sp, #0x88
  403898:	mov	x0, x22
  40389c:	mov	x2, #0x0                   	// #0
  4038a0:	mov	x1, #0x1                   	// #1
  4038a4:	bl	401768 <ferror@plt+0x1d8>
  4038a8:	mov	x2, #0x0                   	// #0
  4038ac:	mov	x0, x24
  4038b0:	mov	x1, #0x1                   	// #1
  4038b4:	bl	401768 <ferror@plt+0x1d8>
  4038b8:	mov	x0, x22
  4038bc:	mov	w1, #0x0                   	// #0
  4038c0:	bl	4019f8 <ferror@plt+0x468>
  4038c4:	adrp	x25, 419000 <ferror@plt+0x17a70>
  4038c8:	add	x0, x25, #0xff8
  4038cc:	mov	w21, #0x0                   	// #0
  4038d0:	mov	x1, x0
  4038d4:	mov	x0, x24
  4038d8:	str	x1, [sp, #104]
  4038dc:	bl	404428 <ferror@plt+0x2e98>
  4038e0:	sub	w1, w0, #0x1
  4038e4:	mov	w19, w0
  4038e8:	cmp	w1, #0x3
  4038ec:	mov	x28, #0x0                   	// #0
  4038f0:	b.ls	403a60 <ferror@plt+0x24d0>  // b.plast
  4038f4:	nop
  4038f8:	ldr	x25, [sp, #144]
  4038fc:	cmp	x25, #0x1
  403900:	b.ls	403a60 <ferror@plt+0x24d0>  // b.plast
  403904:	ldr	x0, [x20, #584]
  403908:	add	x23, x20, #0x248
  40390c:	ldr	w3, [x0, #1128]
  403910:	ldr	w2, [x0, #1132]
  403914:	cmp	w3, w2
  403918:	b.ne	403a60 <ferror@plt+0x24d0>  // b.any
  40391c:	cmp	w19, #0x8
  403920:	b.eq	403d1c <ferror@plt+0x278c>  // b.none
  403924:	ldr	x0, [x0, #1248]
  403928:	sub	x27, x25, #0x1
  40392c:	ldr	x26, [sp, #136]
  403930:	mov	x2, #0x0                   	// #0
  403934:	ldrb	w0, [x0]
  403938:	ldrb	w1, [x26]
  40393c:	cmp	w0, #0x64
  403940:	b.eq	403af8 <ferror@plt+0x2568>  // b.none
  403944:	nop
  403948:	add	x0, x2, #0x1
  40394c:	cbnz	w21, 40397c <ferror@plt+0x23ec>
  403950:	sub	x2, x2, #0x1
  403954:	cmp	x27, x2
  403958:	b.cc	40396c <ferror@plt+0x23dc>  // b.lo, b.ul, b.last
  40395c:	ldrb	w2, [x26, x2]
  403960:	mov	w21, #0x0                   	// #0
  403964:	cmp	w2, #0x5c
  403968:	b.eq	40397c <ferror@plt+0x23ec>  // b.none
  40396c:	cmp	w1, #0x22
  403970:	mov	w21, #0x0                   	// #0
  403974:	cset	x2, eq  // eq = none
  403978:	eor	x28, x28, x2
  40397c:	mov	x2, x0
  403980:	mov	x4, x28
  403984:	cmp	x4, #0x0
  403988:	ccmp	x27, x0, #0x0, eq  // eq = none
  40398c:	b.ls	4039d8 <ferror@plt+0x2448>  // b.plast
  403990:	cmp	w1, #0x2f
  403994:	eor	w3, w21, #0x1
  403998:	cset	w4, eq  // eq = none
  40399c:	ldrb	w5, [x26, x0]
  4039a0:	ands	w3, w4, w3
  4039a4:	add	x0, x0, #0x1
  4039a8:	b.eq	403acc <ferror@plt+0x253c>  // b.none
  4039ac:	cmp	w5, #0x2a
  4039b0:	b.eq	4039cc <ferror@plt+0x243c>  // b.none
  4039b4:	sub	x2, x2, #0x1
  4039b8:	mov	w1, w5
  4039bc:	cmp	x27, x2
  4039c0:	mov	x28, #0x0                   	// #0
  4039c4:	b.cc	40396c <ferror@plt+0x23dc>  // b.lo, b.ul, b.last
  4039c8:	b	40395c <ferror@plt+0x23cc>
  4039cc:	mov	w21, w3
  4039d0:	mov	x2, x0
  4039d4:	nop
  4039d8:	cmp	x27, x0
  4039dc:	b.ls	4039e8 <ferror@plt+0x2458>  // b.plast
  4039e0:	ldrb	w1, [x26, x0]
  4039e4:	b	403948 <ferror@plt+0x23b8>
  4039e8:	mov	x1, x26
  4039ec:	mov	x0, x22
  4039f0:	bl	401bf8 <ferror@plt+0x668>
  4039f4:	cmp	x28, #0x0
  4039f8:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  4039fc:	b.ne	403a44 <ferror@plt+0x24b4>  // b.any
  403a00:	cmp	x27, #0x1
  403a04:	b.eq	403a18 <ferror@plt+0x2488>  // b.none
  403a08:	add	x26, x26, x25
  403a0c:	ldurb	w0, [x26, #-3]
  403a10:	cmp	w0, #0x5c
  403a14:	b.eq	403b64 <ferror@plt+0x25d4>  // b.none
  403a18:	ldr	x0, [x20, #584]
  403a1c:	ldrb	w0, [x0, #1776]
  403a20:	cbnz	w0, 403a44 <ferror@plt+0x24b4>
  403a24:	ldr	x0, [sp, #176]
  403a28:	mov	w1, #0x1                   	// #1
  403a2c:	bl	402b60 <ferror@plt+0x15d0>
  403a30:	cbnz	w0, 403d5c <ferror@plt+0x27cc>
  403a34:	mov	x0, x22
  403a38:	bl	401ca8 <ferror@plt+0x718>
  403a3c:	cmp	w19, #0x5
  403a40:	b.eq	403d68 <ferror@plt+0x27d8>  // b.none
  403a44:	ldr	x1, [sp, #104]
  403a48:	mov	x0, x24
  403a4c:	bl	404428 <ferror@plt+0x2e98>
  403a50:	sub	w1, w0, #0x1
  403a54:	mov	w19, w0
  403a58:	cmp	w1, #0x3
  403a5c:	b.hi	4038f8 <ferror@plt+0x2368>  // b.pmore
  403a60:	cmp	w19, #0x0
  403a64:	mov	w23, w1
  403a68:	ccmp	w19, #0x5, #0x4, ne  // ne = any
  403a6c:	b.ne	403ab8 <ferror@plt+0x2528>  // b.any
  403a70:	cbz	w19, 403d04 <ferror@plt+0x2774>
  403a74:	cmp	w1, #0x3
  403a78:	b.ls	403ab8 <ferror@plt+0x2528>  // b.plast
  403a7c:	ldr	x1, [x20, #584]
  403a80:	cbnz	w21, 403d44 <ferror@plt+0x27b4>
  403a84:	cbnz	x28, 403d88 <ferror@plt+0x27f8>
  403a88:	ldr	x0, [x1, #1248]
  403a8c:	ldrb	w0, [x0]
  403a90:	cmp	w0, #0x64
  403a94:	b.eq	403ab8 <ferror@plt+0x2528>  // b.none
  403a98:	ldr	x0, [x1, #88]
  403a9c:	cmp	x0, #0x1
  403aa0:	b.eq	403da0 <ferror@plt+0x2810>  // b.none
  403aa4:	ldr	x1, [x1, #16]
  403aa8:	mov	w0, #0x20                  	// #32
  403aac:	bl	402918 <ferror@plt+0x1388>
  403ab0:	mov	w19, w0
  403ab4:	sub	w23, w0, #0x1
  403ab8:	mov	x0, x24
  403abc:	bl	401e18 <ferror@plt+0x888>
  403ac0:	mov	x0, x22
  403ac4:	bl	401e18 <ferror@plt+0x888>
  403ac8:	b	4035d4 <ferror@plt+0x2044>
  403acc:	cmp	w1, #0x2a
  403ad0:	cset	w1, eq  // eq = none
  403ad4:	ands	w3, w21, w1
  403ad8:	b.eq	403b74 <ferror@plt+0x25e4>  // b.none
  403adc:	cmp	w5, #0x2f
  403ae0:	mov	x4, #0x0                   	// #0
  403ae4:	b.eq	403b58 <ferror@plt+0x25c8>  // b.none
  403ae8:	mov	w1, w5
  403aec:	mov	w21, w3
  403af0:	mov	x2, x0
  403af4:	b	403984 <ferror@plt+0x23f4>
  403af8:	sub	x3, x25, #0x2
  403afc:	add	x2, x26, #0x1
  403b00:	mov	x0, #0xffffffffffffffff    	// #-1
  403b04:	nop
  403b08:	cbnz	w21, 403b28 <ferror@plt+0x2598>
  403b0c:	cmp	x0, x27
  403b10:	b.ls	403b3c <ferror@plt+0x25ac>  // b.plast
  403b14:	cmp	w1, #0x5d
  403b18:	b.eq	403b50 <ferror@plt+0x25c0>  // b.none
  403b1c:	nop
  403b20:	cmp	w1, #0x5b
  403b24:	cinc	x28, x28, eq  // eq = none
  403b28:	add	x0, x0, #0x1
  403b2c:	cmp	x0, x3
  403b30:	b.eq	4039e8 <ferror@plt+0x2458>  // b.none
  403b34:	ldrb	w1, [x2, x0]
  403b38:	b	403b08 <ferror@plt+0x2578>
  403b3c:	ldrb	w4, [x26, x0]
  403b40:	cmp	w4, #0x5c
  403b44:	b.eq	403b28 <ferror@plt+0x2598>  // b.none
  403b48:	cmp	w1, #0x5d
  403b4c:	b.ne	403b20 <ferror@plt+0x2590>  // b.any
  403b50:	sub	x28, x28, #0x1
  403b54:	b	403b28 <ferror@plt+0x2598>
  403b58:	mov	x2, x0
  403b5c:	mov	w21, #0x0                   	// #0
  403b60:	b	4039d8 <ferror@plt+0x2448>
  403b64:	ldurb	w0, [x26, #-2]
  403b68:	cmp	w0, #0xa
  403b6c:	b.ne	403a18 <ferror@plt+0x2488>  // b.any
  403b70:	b	403a44 <ferror@plt+0x24b4>
  403b74:	mov	w1, w5
  403b78:	b	403948 <ferror@plt+0x23b8>
  403b7c:	ldr	x0, [sp, #176]
  403b80:	mov	w24, #0x1                   	// #1
  403b84:	bl	401470 <free@plt>
  403b88:	b	403730 <ferror@plt+0x21a0>
  403b8c:	mov	x0, x2
  403b90:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  403b94:	add	x1, x1, #0xb00
  403b98:	bl	402748 <ferror@plt+0x11b8>
  403b9c:	ldr	x0, [x20, #584]
  403ba0:	mov	w1, #0x0                   	// #0
  403ba4:	ldr	x0, [x0, #1208]
  403ba8:	bl	402b60 <ferror@plt+0x15d0>
  403bac:	mov	w19, w0
  403bb0:	cbnz	w0, 4037e0 <ferror@plt+0x2250>
  403bb4:	ldr	x0, [sp, #120]
  403bb8:	bl	401550 <getenv@plt>
  403bbc:	ldr	x2, [x20, #584]
  403bc0:	cbz	x0, 40370c <ferror@plt+0x217c>
  403bc4:	ldr	x0, [x2, #2280]
  403bc8:	cmn	x0, #0x1
  403bcc:	b.eq	403d34 <ferror@plt+0x27a4>  // b.none
  403bd0:	mov	w19, #0x0                   	// #0
  403bd4:	mov	w23, #0xffffffff            	// #-1
  403bd8:	b	4035e4 <ferror@plt+0x2054>
  403bdc:	adrp	x1, 433000 <ferror@plt+0x31a70>
  403be0:	mov	x0, x2
  403be4:	adrp	x23, 433000 <ferror@plt+0x31a70>
  403be8:	add	x23, x23, #0x248
  403bec:	ldr	x1, [x1, #520]
  403bf0:	bl	402748 <ferror@plt+0x11b8>
  403bf4:	ldr	x0, [x20, #584]
  403bf8:	adrp	x1, 41e000 <ferror@plt+0x1ca70>
  403bfc:	add	x1, x1, #0x5a0
  403c00:	bl	404040 <ferror@plt+0x2ab0>
  403c04:	mov	w19, w0
  403c08:	cbz	w0, 403c24 <ferror@plt+0x2694>
  403c0c:	b	4037e0 <ferror@plt+0x2250>
  403c10:	ldr	x1, [x2, #1792]
  403c14:	mov	x0, x2
  403c18:	blr	x1
  403c1c:	mov	w19, w0
  403c20:	cbnz	w0, 4037e0 <ferror@plt+0x2250>
  403c24:	ldr	x2, [x23]
  403c28:	ldr	w0, [x2, #32]
  403c2c:	cbnz	w0, 403c10 <ferror@plt+0x2680>
  403c30:	ldrh	w0, [x2, #1138]
  403c34:	tst	w0, #0x6
  403c38:	b.ne	403704 <ferror@plt+0x2174>  // b.any
  403c3c:	adrp	x1, 433000 <ferror@plt+0x31a70>
  403c40:	mov	x0, x2
  403c44:	ldr	x1, [x1, #528]
  403c48:	bl	402748 <ferror@plt+0x11b8>
  403c4c:	ldr	x0, [x23]
  403c50:	adrp	x1, 41e000 <ferror@plt+0x1ca70>
  403c54:	add	x1, x1, #0xbf0
  403c58:	bl	404040 <ferror@plt+0x2ab0>
  403c5c:	mov	w19, w0
  403c60:	cbnz	w0, 4037e0 <ferror@plt+0x2250>
  403c64:	nop
  403c68:	ldr	x2, [x23]
  403c6c:	ldr	w0, [x2, #32]
  403c70:	cbz	w0, 403704 <ferror@plt+0x2174>
  403c74:	ldr	x1, [x2, #1792]
  403c78:	mov	x0, x2
  403c7c:	blr	x1
  403c80:	mov	w19, w0
  403c84:	cbz	w0, 403c68 <ferror@plt+0x26d8>
  403c88:	sub	w23, w19, #0x1
  403c8c:	b	4035d4 <ferror@plt+0x2044>
  403c90:	adrp	x2, 419000 <ferror@plt+0x17a70>
  403c94:	adrp	x0, 419000 <ferror@plt+0x17a70>
  403c98:	add	x2, x2, #0xfd8
  403c9c:	add	x0, x0, #0xfe0
  403ca0:	bl	402fd8 <ferror@plt+0x1a48>
  403ca4:	adrp	x1, 433000 <ferror@plt+0x31a70>
  403ca8:	adrp	x0, 41c000 <ferror@plt+0x1aa70>
  403cac:	add	x0, x0, #0xe30
  403cb0:	ldr	x19, [x1, #560]
  403cb4:	mov	x1, x19
  403cb8:	bl	401270 <fputs@plt>
  403cbc:	tbnz	w0, #31, 403dcc <ferror@plt+0x283c>
  403cc0:	mov	x0, x19
  403cc4:	bl	401590 <ferror@plt>
  403cc8:	cbnz	w0, 403dcc <ferror@plt+0x283c>
  403ccc:	ldr	x2, [x20, #584]
  403cd0:	ldr	x0, [x2, #1248]
  403cd4:	ldrb	w0, [x0]
  403cd8:	cmp	w0, #0x64
  403cdc:	b.eq	403704 <ferror@plt+0x2174>  // b.none
  403ce0:	ldrh	w3, [x2, #1138]
  403ce4:	b	403700 <ferror@plt+0x2170>
  403ce8:	add	x0, x0, #0x50
  403cec:	mov	x1, #0x0                   	// #0
  403cf0:	bl	401e00 <ferror@plt+0x870>
  403cf4:	ldrh	w0, [x0]
  403cf8:	cbz	w0, 403d28 <ferror@plt+0x2798>
  403cfc:	ldr	x0, [x22, #584]
  403d00:	b	4037b0 <ferror@plt+0x2220>
  403d04:	ldr	x1, [x20, #584]
  403d08:	mov	w23, #0xffffffff            	// #-1
  403d0c:	ldr	w2, [x1, #1128]
  403d10:	ldr	w0, [x1, #1132]
  403d14:	cmp	w2, w0
  403d18:	b.eq	403a80 <ferror@plt+0x24f0>  // b.none
  403d1c:	mov	w23, #0x7                   	// #7
  403d20:	mov	w19, #0x8                   	// #8
  403d24:	b	403ab8 <ferror@plt+0x2528>
  403d28:	ldr	x0, [sp, #176]
  403d2c:	bl	401470 <free@plt>
  403d30:	b	403730 <ferror@plt+0x21a0>
  403d34:	add	x0, x2, #0x4f0
  403d38:	mov	w19, #0x0                   	// #0
  403d3c:	bl	419e88 <ferror@plt+0x188f8>
  403d40:	b	4035fc <ferror@plt+0x206c>
  403d44:	ldr	x1, [x1, #16]
  403d48:	mov	w0, #0x17                  	// #23
  403d4c:	bl	402918 <ferror@plt+0x1388>
  403d50:	mov	w19, w0
  403d54:	sub	w23, w0, #0x1
  403d58:	b	403ab8 <ferror@plt+0x2528>
  403d5c:	sub	w23, w0, #0x1
  403d60:	mov	w19, w0
  403d64:	b	403ab8 <ferror@plt+0x2528>
  403d68:	ldr	x1, [x23]
  403d6c:	ldr	w0, [x1, #1128]
  403d70:	ldr	w2, [x1, #1132]
  403d74:	cmp	w2, w0
  403d78:	b.ne	403d1c <ferror@plt+0x278c>  // b.any
  403d7c:	mov	w19, #0x0                   	// #0
  403d80:	mov	w23, #0xffffffff            	// #-1
  403d84:	b	403a88 <ferror@plt+0x24f8>
  403d88:	ldr	x1, [x1, #16]
  403d8c:	mov	w0, #0x16                  	// #22
  403d90:	bl	402918 <ferror@plt+0x1388>
  403d94:	mov	w19, w0
  403d98:	sub	w23, w0, #0x1
  403d9c:	b	403ab8 <ferror@plt+0x2528>
  403da0:	add	x0, x1, #0x50
  403da4:	mov	x1, #0x0                   	// #0
  403da8:	bl	401e00 <ferror@plt+0x870>
  403dac:	ldrh	w0, [x0]
  403db0:	cbz	w0, 403ab8 <ferror@plt+0x2528>
  403db4:	ldr	x1, [x20, #584]
  403db8:	b	403aa4 <ferror@plt+0x2514>
  403dbc:	mov	w0, #0x4                   	// #4
  403dc0:	bl	402b38 <ferror@plt+0x15a8>
  403dc4:	mov	w3, w0
  403dc8:	b	4036a4 <ferror@plt+0x2114>
  403dcc:	mov	w0, #0x5                   	// #5
  403dd0:	bl	402b38 <ferror@plt+0x15a8>
  403dd4:	nop
  403dd8:	stp	x29, x30, [sp, #-32]!
  403ddc:	mov	x29, sp
  403de0:	str	x19, [sp, #16]
  403de4:	mov	x19, x0
  403de8:	ldr	x0, [x0, #280]
  403dec:	str	x1, [x19, #296]
  403df0:	add	x0, x0, #0xe0
  403df4:	bl	401df0 <ferror@plt+0x860>
  403df8:	str	x0, [x19, #288]
  403dfc:	ldr	x19, [sp, #16]
  403e00:	ldp	x29, x30, [sp], #32
  403e04:	ret
  403e08:	stp	x29, x30, [sp, #-32]!
  403e0c:	mov	x29, sp
  403e10:	str	x19, [sp, #16]
  403e14:	mov	x19, x0
  403e18:	ldr	x0, [x0, #280]
  403e1c:	bl	40f030 <ferror@plt+0xdaa0>
  403e20:	mov	x1, x0
  403e24:	ldr	x0, [x19, #288]
  403e28:	ldr	x19, [sp, #16]
  403e2c:	ldp	x29, x30, [sp], #32
  403e30:	b	401ab0 <ferror@plt+0x520>
  403e34:	nop
  403e38:	stp	x29, x30, [sp, #-128]!
  403e3c:	adrp	x3, 433000 <ferror@plt+0x31a70>
  403e40:	mov	x29, sp
  403e44:	stp	x19, x20, [sp, #16]
  403e48:	mov	x19, x0
  403e4c:	ldr	x0, [x3, #584]
  403e50:	stp	x21, x22, [sp, #32]
  403e54:	mov	x21, x1
  403e58:	and	w22, w2, #0xff
  403e5c:	ldr	x0, [x0, #1248]
  403e60:	str	x23, [sp, #48]
  403e64:	ldrb	w0, [x0]
  403e68:	cmp	w0, #0x64
  403e6c:	b.eq	403f40 <ferror@plt+0x29b0>  // b.none
  403e70:	ldr	x0, [x19, #288]
  403e74:	cmp	w22, #0x2e
  403e78:	b.eq	403edc <ferror@plt+0x294c>  // b.none
  403e7c:	add	x20, x0, #0x80
  403e80:	mov	x0, x21
  403e84:	ldr	x23, [x20, #8]
  403e88:	bl	402fb8 <ferror@plt+0x1a28>
  403e8c:	mov	x2, x0
  403e90:	add	x1, sp, #0x40
  403e94:	mov	x0, x20
  403e98:	str	x2, [sp, #64]
  403e9c:	bl	401940 <ferror@plt+0x3b0>
  403ea0:	ldr	x1, [x19, #296]
  403ea4:	ldr	x0, [x19, #280]
  403ea8:	add	x0, x0, #0xe0
  403eac:	bl	401df0 <ferror@plt+0x860>
  403eb0:	str	x0, [x19, #288]
  403eb4:	mov	w1, w22
  403eb8:	bl	4019f8 <ferror@plt+0x468>
  403ebc:	ldr	x0, [x19, #288]
  403ec0:	mov	x1, x23
  403ec4:	bl	401ab0 <ferror@plt+0x520>
  403ec8:	ldp	x19, x20, [sp, #16]
  403ecc:	ldp	x21, x22, [sp, #32]
  403ed0:	ldr	x23, [sp, #48]
  403ed4:	ldp	x29, x30, [sp], #128
  403ed8:	ret
  403edc:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  403ee0:	add	x20, x0, #0xa8
  403ee4:	add	x2, x1, #0xc38
  403ee8:	ldrb	w0, [x21]
  403eec:	ldrb	w1, [x1, #3128]
  403ef0:	ldr	x23, [x20, #8]
  403ef4:	cmp	w1, w0
  403ef8:	b.ne	403f0c <ferror@plt+0x297c>  // b.any
  403efc:	ldrb	w1, [x2, #1]
  403f00:	ldrb	w0, [x21, #1]
  403f04:	cmp	w1, w0
  403f08:	b.eq	403f54 <ferror@plt+0x29c4>  // b.none
  403f0c:	mov	x0, x21
  403f10:	bl	402fb8 <ferror@plt+0x1a28>
  403f14:	add	x2, sp, #0x50
  403f18:	mov	x4, x0
  403f1c:	mov	x3, #0xffffffffffffffff    	// #-1
  403f20:	stp	x4, x3, [sp, #64]
  403f24:	mov	x0, x20
  403f28:	stp	xzr, xzr, [sp, #80]
  403f2c:	add	x1, sp, #0x40
  403f30:	stp	xzr, xzr, [x2, #16]
  403f34:	stp	xzr, xzr, [x2, #32]
  403f38:	bl	401940 <ferror@plt+0x3b0>
  403f3c:	b	403ea0 <ferror@plt+0x2910>
  403f40:	ldr	x0, [x19, #280]
  403f44:	mov	x1, #0x0                   	// #0
  403f48:	add	x0, x0, #0xe0
  403f4c:	bl	401df0 <ferror@plt+0x860>
  403f50:	b	403e74 <ferror@plt+0x28e4>
  403f54:	ldr	x0, [x19, #288]
  403f58:	mov	w1, #0x32                  	// #50
  403f5c:	bl	4019f8 <ferror@plt+0x468>
  403f60:	b	403ec8 <ferror@plt+0x2938>
  403f64:	nop
  403f68:	stp	x29, x30, [sp, #-48]!
  403f6c:	mov	w1, #0x65                  	// #101
  403f70:	mov	x29, sp
  403f74:	stp	x21, x22, [sp, #32]
  403f78:	ldr	x21, [x0, #40]
  403f7c:	stp	x19, x20, [sp, #16]
  403f80:	mov	x20, x0
  403f84:	mov	x0, x21
  403f88:	bl	4014a0 <strchr@plt>
  403f8c:	cbz	x0, 404024 <ferror@plt+0x2a94>
  403f90:	strb	wzr, [x0]
  403f94:	mov	x19, x0
  403f98:	mov	w2, #0x2e                  	// #46
  403f9c:	sub	x19, x19, x21
  403fa0:	ldr	x1, [x20, #40]
  403fa4:	add	x22, x20, #0x28
  403fa8:	mov	x0, x20
  403fac:	add	x19, x19, #0x1
  403fb0:	bl	403e38 <ferror@plt+0x28a8>
  403fb4:	mov	x1, x19
  403fb8:	mov	x0, x22
  403fbc:	bl	401df0 <ferror@plt+0x860>
  403fc0:	mov	x2, x0
  403fc4:	adrp	x0, 433000 <ferror@plt+0x31a70>
  403fc8:	mov	w3, #0x5f                  	// #95
  403fcc:	mov	w1, #0x2d                  	// #45
  403fd0:	ldr	x4, [x0, #584]
  403fd4:	mov	x0, x22
  403fd8:	ldrb	w2, [x2]
  403fdc:	ldr	x4, [x4, #1248]
  403fe0:	ldrb	w4, [x4]
  403fe4:	cmp	w4, #0x64
  403fe8:	csel	w1, w1, w3, ne  // ne = any
  403fec:	cmp	w2, w1
  403ff0:	cinc	x1, x19, eq  // eq = none
  403ff4:	cset	w19, eq  // eq = none
  403ff8:	bl	401df0 <ferror@plt+0x860>
  403ffc:	mov	x1, x0
  404000:	mov	w2, #0x2e                  	// #46
  404004:	mov	x0, x20
  404008:	bl	403e38 <ferror@plt+0x28a8>
  40400c:	add	w1, w19, #0xe
  404010:	ldp	x21, x22, [sp, #32]
  404014:	ldr	x0, [x20, #288]
  404018:	ldp	x19, x20, [sp, #16]
  40401c:	ldp	x29, x30, [sp], #48
  404020:	b	4019f8 <ferror@plt+0x468>
  404024:	mov	x1, x21
  404028:	mov	x0, x20
  40402c:	ldp	x19, x20, [sp, #16]
  404030:	mov	w2, #0x2e                  	// #46
  404034:	ldp	x21, x22, [sp, #32]
  404038:	ldp	x29, x30, [sp], #48
  40403c:	b	403e38 <ferror@plt+0x28a8>
  404040:	stp	x29, x30, [sp, #-32]!
  404044:	mov	x29, sp
  404048:	stp	x19, x20, [sp, #16]
  40404c:	mov	x19, x0
  404050:	mov	x20, x1
  404054:	ldr	x0, [x0, #280]
  404058:	ldr	x1, [x19, #296]
  40405c:	add	x0, x0, #0xe0
  404060:	bl	401df0 <ferror@plt+0x860>
  404064:	str	x0, [x19, #288]
  404068:	mov	x1, x20
  40406c:	mov	x0, x19
  404070:	ldp	x19, x20, [sp, #16]
  404074:	ldp	x29, x30, [sp], #32
  404078:	b	402808 <ferror@plt+0x1278>
  40407c:	nop
  404080:	stp	x29, x30, [sp, #-32]!
  404084:	mov	x29, sp
  404088:	stp	x19, x20, [sp, #16]
  40408c:	mov	x19, x0
  404090:	mov	w20, w1
  404094:	ldr	x0, [x0, #296]
  404098:	cbnz	x0, 40410c <ferror@plt+0x2b7c>
  40409c:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4040a0:	strb	wzr, [x19, #304]
  4040a4:	ldr	x1, [x19, #24]
  4040a8:	ldr	x0, [x0, #584]
  4040ac:	ldr	x0, [x0, #1248]
  4040b0:	str	x1, [x19, #8]
  4040b4:	str	wzr, [x19, #32]
  4040b8:	ldrb	w0, [x0]
  4040bc:	cmp	w0, #0x64
  4040c0:	b.eq	4040f8 <ferror@plt+0x2b68>  // b.none
  4040c4:	ldr	x1, [x19, #88]
  4040c8:	add	x0, x19, #0x50
  4040cc:	sub	x1, x1, #0x1
  4040d0:	bl	401810 <ferror@plt+0x280>
  4040d4:	ldr	x1, [x19, #128]
  4040d8:	add	x0, x19, #0x78
  4040dc:	bl	401810 <ferror@plt+0x280>
  4040e0:	ldr	x1, [x19, #168]
  4040e4:	add	x0, x19, #0xa0
  4040e8:	bl	401810 <ferror@plt+0x280>
  4040ec:	ldr	x1, [x19, #208]
  4040f0:	add	x0, x19, #0xc8
  4040f4:	bl	401810 <ferror@plt+0x280>
  4040f8:	mov	w1, w20
  4040fc:	ldr	x0, [x19, #280]
  404100:	ldp	x19, x20, [sp, #16]
  404104:	ldp	x29, x30, [sp], #32
  404108:	b	40f588 <ferror@plt+0xdff8>
  40410c:	ldr	x0, [x19, #288]
  404110:	bl	413e08 <ferror@plt+0x12878>
  404114:	str	xzr, [x19, #296]
  404118:	ldr	x0, [x19, #280]
  40411c:	mov	x1, #0x0                   	// #0
  404120:	add	x0, x0, #0xe0
  404124:	bl	401df0 <ferror@plt+0x860>
  404128:	str	x0, [x19, #288]
  40412c:	b	40409c <ferror@plt+0x2b0c>
  404130:	stp	x29, x30, [sp, #-32]!
  404134:	adrp	x1, 433000 <ferror@plt+0x31a70>
  404138:	mov	x29, sp
  40413c:	str	x19, [sp, #16]
  404140:	mov	x19, x0
  404144:	ldr	x0, [x1, #584]
  404148:	ldr	x0, [x0, #1248]
  40414c:	ldrb	w0, [x0]
  404150:	cmp	w0, #0x64
  404154:	b.eq	404180 <ferror@plt+0x2bf0>  // b.none
  404158:	add	x0, x19, #0x50
  40415c:	bl	401e18 <ferror@plt+0x888>
  404160:	add	x0, x19, #0x78
  404164:	bl	401e18 <ferror@plt+0x888>
  404168:	add	x0, x19, #0xa0
  40416c:	bl	401e18 <ferror@plt+0x888>
  404170:	add	x0, x19, #0xc8
  404174:	bl	401e18 <ferror@plt+0x888>
  404178:	add	x0, x19, #0xf0
  40417c:	bl	401e18 <ferror@plt+0x888>
  404180:	mov	x0, x19
  404184:	ldr	x19, [sp, #16]
  404188:	ldp	x29, x30, [sp], #32
  40418c:	b	402740 <ferror@plt+0x11b0>
  404190:	stp	x29, x30, [sp, #-64]!
  404194:	adrp	x3, 433000 <ferror@plt+0x31a70>
  404198:	mov	x29, sp
  40419c:	ldr	x3, [x3, #584]
  4041a0:	stp	x19, x20, [sp, #16]
  4041a4:	mov	x19, x0
  4041a8:	stp	x21, x22, [sp, #32]
  4041ac:	mov	x20, x1
  4041b0:	mov	x21, x2
  4041b4:	ldr	x0, [x3, #1248]
  4041b8:	strh	wzr, [sp, #62]
  4041bc:	ldrb	w0, [x0]
  4041c0:	cmp	w0, #0x64
  4041c4:	b.eq	404228 <ferror@plt+0x2c98>  // b.none
  4041c8:	mov	x2, #0x0                   	// #0
  4041cc:	add	x22, x19, #0x50
  4041d0:	mov	x0, x22
  4041d4:	mov	x1, #0x2                   	// #2
  4041d8:	bl	401768 <ferror@plt+0x1d8>
  4041dc:	mov	x0, x22
  4041e0:	add	x1, sp, #0x3e
  4041e4:	bl	401940 <ferror@plt+0x3b0>
  4041e8:	add	x0, x19, #0x78
  4041ec:	mov	x2, #0x0                   	// #0
  4041f0:	mov	x1, #0x18                  	// #24
  4041f4:	bl	401768 <ferror@plt+0x1d8>
  4041f8:	add	x0, x19, #0xa0
  4041fc:	mov	x2, #0x0                   	// #0
  404200:	mov	x1, #0x8                   	// #8
  404204:	bl	401768 <ferror@plt+0x1d8>
  404208:	add	x0, x19, #0xc8
  40420c:	mov	x2, #0x0                   	// #0
  404210:	mov	x1, #0x4                   	// #4
  404214:	bl	401768 <ferror@plt+0x1d8>
  404218:	add	x0, x19, #0xf0
  40421c:	mov	x2, #0x0                   	// #0
  404220:	mov	x1, #0x1                   	// #1
  404224:	bl	401768 <ferror@plt+0x1d8>
  404228:	mov	x0, x19
  40422c:	bl	402730 <ferror@plt+0x11a0>
  404230:	str	x20, [x19, #280]
  404234:	mov	x1, x21
  404238:	str	x21, [x19, #296]
  40423c:	add	x0, x20, #0xe0
  404240:	strb	wzr, [x19, #304]
  404244:	bl	401df0 <ferror@plt+0x860>
  404248:	ldp	x21, x22, [sp, #32]
  40424c:	str	x0, [x19, #288]
  404250:	ldp	x19, x20, [sp, #16]
  404254:	ldp	x29, x30, [sp], #64
  404258:	ret
  40425c:	nop
  404260:	stp	x29, x30, [sp, #-96]!
  404264:	mov	x29, sp
  404268:	stp	x23, x24, [sp, #48]
  40426c:	mov	x23, x1
  404270:	ldr	x1, [x0, #8]
  404274:	stp	x19, x20, [sp, #16]
  404278:	adrp	x19, 433000 <ferror@plt+0x31a70>
  40427c:	mov	x20, x0
  404280:	stp	x21, x22, [sp, #32]
  404284:	strb	wzr, [sp, #95]
  404288:	bl	401810 <ferror@plt+0x280>
  40428c:	ldr	x0, [x19, #584]
  404290:	ldrh	w1, [x0, #1138]
  404294:	tbnz	w1, #7, 4042a0 <ferror@plt+0x2d10>
  404298:	ldrb	w2, [x0, #1141]
  40429c:	cbnz	w2, 4043e0 <ferror@plt+0x2e50>
  4042a0:	ldr	w1, [x0, #1128]
  4042a4:	ldr	w0, [x0, #1132]
  4042a8:	cmp	w0, w1
  4042ac:	b.ne	404394 <ferror@plt+0x2e04>  // b.any
  4042b0:	adrp	x21, 433000 <ferror@plt+0x31a70>
  4042b4:	adrp	x22, 41a000 <ferror@plt+0x18a70>
  4042b8:	add	x21, x21, #0x248
  4042bc:	add	x22, x22, #0xae0
  4042c0:	ldrsb	w2, [sp, #95]
  4042c4:	cmp	w2, #0xa
  4042c8:	b.eq	404394 <ferror@plt+0x2e04>  // b.none
  4042cc:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4042d0:	ldr	x0, [x0, #568]
  4042d4:	bl	401340 <fgetc@plt>
  4042d8:	mov	w2, w0
  4042dc:	cmn	w0, #0x1
  4042e0:	b.ne	40436c <ferror@plt+0x2ddc>  // b.any
  4042e4:	bl	401540 <__errno_location@plt>
  4042e8:	ldr	w0, [x0]
  4042ec:	cmp	w0, #0x4
  4042f0:	b.ne	404408 <ferror@plt+0x2e78>  // b.any
  4042f4:	ldr	x2, [x19, #584]
  4042f8:	mov	w0, #0x7fffffff            	// #2147483647
  4042fc:	add	x24, x19, #0x248
  404300:	ldr	w1, [x2, #1128]
  404304:	cmp	w1, w0
  404308:	b.eq	40441c <ferror@plt+0x2e8c>  // b.none
  40430c:	ldr	w0, [x2, #1128]
  404310:	mov	w1, #0x120                 	// #288
  404314:	str	w0, [x2, #1132]
  404318:	ldrh	w0, [x2, #1138]
  40431c:	tst	w1, w0
  404320:	b.ne	40433c <ferror@plt+0x2dac>  // b.any
  404324:	mov	w0, #0x8                   	// #8
  404328:	ldp	x19, x20, [sp, #16]
  40432c:	ldp	x21, x22, [sp, #32]
  404330:	ldp	x23, x24, [sp, #48]
  404334:	ldp	x29, x30, [sp], #96
  404338:	ret
  40433c:	str	x25, [sp, #64]
  404340:	adrp	x25, 433000 <ferror@plt+0x31a70>
  404344:	mov	x0, x22
  404348:	ldr	x1, [x25, #536]
  40434c:	bl	403148 <ferror@plt+0x1bb8>
  404350:	ldr	x0, [x19, #584]
  404354:	ldrh	w2, [x0, #1138]
  404358:	tbz	w2, #7, 4043bc <ferror@plt+0x2e2c>
  40435c:	ldr	x0, [x25, #536]
  404360:	bl	4031e0 <ferror@plt+0x1c50>
  404364:	ldr	x25, [sp, #64]
  404368:	b	404380 <ferror@plt+0x2df0>
  40436c:	mov	x24, x21
  404370:	add	x1, sp, #0x5f
  404374:	mov	x0, x20
  404378:	strb	w2, [sp, #95]
  40437c:	bl	401940 <ferror@plt+0x3b0>
  404380:	ldr	x2, [x24]
  404384:	ldr	w1, [x2, #1128]
  404388:	ldr	w0, [x2, #1132]
  40438c:	cmp	w1, w0
  404390:	b.eq	4042c0 <ferror@plt+0x2d30>  // b.none
  404394:	mov	x0, x20
  404398:	mov	w1, #0x0                   	// #0
  40439c:	bl	4019f8 <ferror@plt+0x468>
  4043a0:	ldr	x0, [x19, #584]
  4043a4:	ldr	w1, [x0, #1128]
  4043a8:	ldr	w0, [x0, #1132]
  4043ac:	cmp	w1, w0
  4043b0:	b.ne	404324 <ferror@plt+0x2d94>  // b.any
  4043b4:	mov	w0, #0x0                   	// #0
  4043b8:	b	404328 <ferror@plt+0x2d98>
  4043bc:	ldrb	w1, [x0, #1141]
  4043c0:	ldr	x0, [x25, #536]
  4043c4:	cbz	w1, 404360 <ferror@plt+0x2dd0>
  4043c8:	tst	w2, #0x6
  4043cc:	b.ne	404360 <ferror@plt+0x2dd0>  // b.any
  4043d0:	mov	x1, x0
  4043d4:	mov	x0, x23
  4043d8:	bl	403148 <ferror@plt+0x1bb8>
  4043dc:	b	40435c <ferror@plt+0x2dcc>
  4043e0:	tst	w1, #0x6
  4043e4:	b.ne	4042a0 <ferror@plt+0x2d10>  // b.any
  4043e8:	adrp	x21, 433000 <ferror@plt+0x31a70>
  4043ec:	mov	x0, x23
  4043f0:	ldr	x1, [x21, #536]
  4043f4:	bl	403148 <ferror@plt+0x1bb8>
  4043f8:	ldr	x0, [x21, #536]
  4043fc:	bl	4031e0 <ferror@plt+0x1c50>
  404400:	ldr	x0, [x19, #584]
  404404:	b	4042a0 <ferror@plt+0x2d10>
  404408:	mov	x0, x20
  40440c:	mov	w1, #0x0                   	// #0
  404410:	bl	4019f8 <ferror@plt+0x468>
  404414:	mov	w0, #0x5                   	// #5
  404418:	b	404328 <ferror@plt+0x2d98>
  40441c:	mov	w0, #0x7                   	// #7
  404420:	b	404328 <ferror@plt+0x2d98>
  404424:	nop
  404428:	stp	x29, x30, [sp, #-48]!
  40442c:	adrp	x2, 433000 <ferror@plt+0x31a70>
  404430:	mov	x29, sp
  404434:	stp	x19, x20, [sp, #16]
  404438:	mov	x19, x0
  40443c:	mov	x20, x1
  404440:	ldr	x0, [x2, #560]
  404444:	stp	x21, x22, [sp, #32]
  404448:	bl	4031e0 <ferror@plt+0x1c50>
  40444c:	adrp	x0, 433000 <ferror@plt+0x31a70>
  404450:	mov	x2, x20
  404454:	mov	x1, x19
  404458:	ldr	x0, [x0, #584]
  40445c:	add	x0, x0, #0x4f0
  404460:	bl	418fc8 <ferror@plt+0x17a38>
  404464:	cmp	w0, #0x0
  404468:	mov	w21, w0
  40446c:	ccmp	w0, #0x5, #0x4, ne  // ne = any
  404470:	b.ne	4044e0 <ferror@plt+0x2f50>  // b.any
  404474:	ldr	x0, [x19, #8]
  404478:	ldr	x19, [x19]
  40447c:	subs	x0, x0, #0x1
  404480:	b.eq	4044e0 <ferror@plt+0x2f50>  // b.none
  404484:	add	x22, x19, x0
  404488:	b	4044a8 <ferror@plt+0x2f18>
  40448c:	bl	401440 <__ctype_b_loc@plt>
  404490:	ubfiz	x20, x20, #1, #8
  404494:	ldr	x0, [x0]
  404498:	ldrh	w0, [x0, x20]
  40449c:	tbz	w0, #13, 4044c0 <ferror@plt+0x2f30>
  4044a0:	cmp	x22, x19
  4044a4:	b.eq	4044e0 <ferror@plt+0x2f50>  // b.none
  4044a8:	ldrb	w20, [x19]
  4044ac:	add	x19, x19, #0x1
  4044b0:	cmp	w20, #0x1f
  4044b4:	b.ls	40448c <ferror@plt+0x2efc>  // b.plast
  4044b8:	cmp	w20, #0x7e
  4044bc:	b.ls	4044a0 <ferror@plt+0x2f10>  // b.plast
  4044c0:	ldp	x19, x20, [sp, #16]
  4044c4:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  4044c8:	ldp	x21, x22, [sp, #32]
  4044cc:	add	x2, x2, #0xaf8
  4044d0:	ldp	x29, x30, [sp], #48
  4044d4:	mov	x1, #0x0                   	// #0
  4044d8:	mov	w0, #0x7                   	// #7
  4044dc:	b	402918 <ferror@plt+0x1388>
  4044e0:	mov	w0, w21
  4044e4:	ldp	x19, x20, [sp, #16]
  4044e8:	ldp	x21, x22, [sp, #32]
  4044ec:	ldp	x29, x30, [sp], #48
  4044f0:	ret
  4044f4:	nop
  4044f8:	stp	x29, x30, [sp, #-192]!
  4044fc:	mov	x29, sp
  404500:	stp	x19, x20, [sp, #16]
  404504:	mov	x20, x0
  404508:	stp	x21, x22, [sp, #32]
  40450c:	mov	x22, x1
  404510:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  404514:	add	x1, x1, #0xc0
  404518:	bl	4012f0 <fopen@plt>
  40451c:	cbz	x0, 404648 <ferror@plt+0x30b8>
  404520:	mov	x19, x0
  404524:	bl	4012d0 <fileno@plt>
  404528:	add	x2, sp, #0x40
  40452c:	mov	w1, w0
  404530:	mov	w0, #0x0                   	// #0
  404534:	bl	401500 <__fxstat@plt>
  404538:	cmn	w0, #0x1
  40453c:	b.eq	404640 <ferror@plt+0x30b0>  // b.none
  404540:	ldr	w0, [sp, #80]
  404544:	and	w0, w0, #0xf000
  404548:	cmp	w0, #0x4, lsl #12
  40454c:	b.eq	404610 <ferror@plt+0x3080>  // b.none
  404550:	mov	x0, x19
  404554:	mov	w2, #0x2                   	// #2
  404558:	mov	x1, #0x0                   	// #0
  40455c:	bl	401400 <fseek@plt>
  404560:	cmn	w0, #0x1
  404564:	b.eq	404640 <ferror@plt+0x30b0>  // b.none
  404568:	mov	x0, x19
  40456c:	stp	x23, x24, [sp, #48]
  404570:	bl	401290 <ftell@plt>
  404574:	mov	x23, x0
  404578:	tbnz	x0, #63, 40463c <ferror@plt+0x30ac>
  40457c:	mov	x0, x19
  404580:	mov	w2, #0x0                   	// #0
  404584:	mov	x1, #0x0                   	// #0
  404588:	bl	401400 <fseek@plt>
  40458c:	cmn	w0, #0x1
  404590:	b.eq	40463c <ferror@plt+0x30ac>  // b.none
  404594:	add	x0, x23, #0x1
  404598:	bl	402f78 <ferror@plt+0x19e8>
  40459c:	str	x0, [x22]
  4045a0:	mov	x3, x19
  4045a4:	mov	x2, x23
  4045a8:	mov	x1, #0x1                   	// #1
  4045ac:	bl	401460 <fread@plt>
  4045b0:	cmp	x23, x0
  4045b4:	b.ne	404668 <ferror@plt+0x30d8>  // b.any
  4045b8:	ldr	x0, [x22]
  4045bc:	strb	wzr, [x0, x23]
  4045c0:	ldr	x24, [x22]
  4045c4:	cbz	x23, 404680 <ferror@plt+0x30f0>
  4045c8:	add	x23, x23, x24
  4045cc:	mov	x21, x24
  4045d0:	b	4045f0 <ferror@plt+0x3060>
  4045d4:	bl	401440 <__ctype_b_loc@plt>
  4045d8:	ubfiz	x22, x22, #1, #8
  4045dc:	ldr	x0, [x0]
  4045e0:	ldrh	w0, [x0, x22]
  4045e4:	tbz	w0, #13, 404608 <ferror@plt+0x3078>
  4045e8:	cmp	x23, x21
  4045ec:	b.eq	404680 <ferror@plt+0x30f0>  // b.none
  4045f0:	ldrb	w22, [x21]
  4045f4:	add	x21, x21, #0x1
  4045f8:	cmp	w22, #0x1f
  4045fc:	b.ls	4045d4 <ferror@plt+0x3044>  // b.plast
  404600:	cmp	w22, #0x7e
  404604:	b.ls	4045e8 <ferror@plt+0x3058>  // b.plast
  404608:	mov	w21, #0x7                   	// #7
  40460c:	b	404670 <ferror@plt+0x30e0>
  404610:	mov	w21, #0x8                   	// #8
  404614:	mov	x0, x19
  404618:	bl	4012e0 <fclose@plt>
  40461c:	mov	x2, x20
  404620:	mov	w0, w21
  404624:	mov	x1, #0x0                   	// #0
  404628:	bl	402918 <ferror@plt+0x1388>
  40462c:	ldp	x19, x20, [sp, #16]
  404630:	ldp	x21, x22, [sp, #32]
  404634:	ldp	x29, x30, [sp], #192
  404638:	ret
  40463c:	ldp	x23, x24, [sp, #48]
  404640:	mov	w21, #0x5                   	// #5
  404644:	b	404614 <ferror@plt+0x3084>
  404648:	mov	x2, x20
  40464c:	mov	x1, #0x0                   	// #0
  404650:	mov	w0, #0x6                   	// #6
  404654:	bl	402918 <ferror@plt+0x1388>
  404658:	ldp	x19, x20, [sp, #16]
  40465c:	ldp	x21, x22, [sp, #32]
  404660:	ldp	x29, x30, [sp], #192
  404664:	ret
  404668:	ldr	x24, [x22]
  40466c:	mov	w21, #0x5                   	// #5
  404670:	mov	x0, x24
  404674:	bl	401470 <free@plt>
  404678:	ldp	x23, x24, [sp, #48]
  40467c:	b	404614 <ferror@plt+0x3084>
  404680:	mov	x0, x19
  404684:	bl	4012e0 <fclose@plt>
  404688:	mov	w0, #0x0                   	// #0
  40468c:	ldp	x23, x24, [sp, #48]
  404690:	b	40462c <ferror@plt+0x309c>
  404694:	nop
  404698:	adrp	x3, 433000 <ferror@plt+0x31a70>
  40469c:	cmp	x2, #0x0
  4046a0:	ldr	x6, [x3, #584]
  4046a4:	ldr	w3, [x6, #1128]
  4046a8:	ldr	w7, [x6, #1132]
  4046ac:	ccmp	w3, w7, #0x0, ne  // ne = any
  4046b0:	b.ne	40476c <ferror@plt+0x31dc>  // b.any
  4046b4:	mov	w8, #0xc9ff                	// #51711
  4046b8:	mov	w10, #0x3600                	// #13824
  4046bc:	mov	w5, #0x0                   	// #0
  4046c0:	mov	x3, #0x0                   	// #0
  4046c4:	movk	w8, #0x3b9a, lsl #16
  4046c8:	movk	w10, #0xc465, lsl #16
  4046cc:	nop
  4046d0:	ldr	w9, [x1, x3, lsl #2]
  4046d4:	ldr	w4, [x0, x3, lsl #2]
  4046d8:	add	w5, w5, w9
  4046dc:	add	w4, w5, w4
  4046e0:	cmp	w4, w8
  4046e4:	add	w9, w4, w10
  4046e8:	csel	w4, w9, w4, gt
  4046ec:	str	w4, [x0, x3, lsl #2]
  4046f0:	add	x3, x3, #0x1
  4046f4:	cset	w5, gt
  4046f8:	ldr	w4, [x6, #1128]
  4046fc:	cmp	x2, x3
  404700:	ccmp	w4, w7, #0x0, hi  // hi = pmore
  404704:	b.eq	4046d0 <ferror@plt+0x3140>  // b.none
  404708:	ldr	w1, [x6, #1128]
  40470c:	cmp	w5, #0x0
  404710:	ccmp	w7, w1, #0x0, ne  // ne = any
  404714:	b.ne	404744 <ferror@plt+0x31b4>  // b.any
  404718:	mov	w1, #0xc9ff                	// #51711
  40471c:	add	x3, x0, x3, lsl #2
  404720:	movk	w1, #0x3b9a, lsl #16
  404724:	nop
  404728:	ldr	w0, [x3]
  40472c:	sub	w2, w0, w1
  404730:	add	w0, w0, #0x1
  404734:	cmp	w0, w1
  404738:	b.gt	404758 <ferror@plt+0x31c8>
  40473c:	str	w0, [x3]
  404740:	ldr	w0, [x6, #1128]
  404744:	ldr	w0, [x6, #1128]
  404748:	cmp	w0, w7
  40474c:	cset	w0, ne  // ne = any
  404750:	lsl	w0, w0, #3
  404754:	ret
  404758:	str	w2, [x3], #4
  40475c:	ldr	w0, [x6, #1128]
  404760:	cmp	w0, w7
  404764:	b.eq	404728 <ferror@plt+0x3198>  // b.none
  404768:	b	404744 <ferror@plt+0x31b4>
  40476c:	ldr	w0, [x6, #1128]
  404770:	ldr	w0, [x6, #1128]
  404774:	cmp	w0, w7
  404778:	cset	w0, ne  // ne = any
  40477c:	lsl	w0, w0, #3
  404780:	ret
  404784:	nop
  404788:	adrp	x3, 433000 <ferror@plt+0x31a70>
  40478c:	cmp	x2, #0x0
  404790:	ldr	x6, [x3, #584]
  404794:	ldr	w3, [x6, #1128]
  404798:	ldr	w7, [x6, #1132]
  40479c:	ccmp	w7, w3, #0x0, ne  // ne = any
  4047a0:	b.ne	404854 <ferror@plt+0x32c4>  // b.any
  4047a4:	mov	w10, #0xca00                	// #51712
  4047a8:	mov	w8, #0x0                   	// #0
  4047ac:	mov	x3, #0x0                   	// #0
  4047b0:	movk	w10, #0x3b9a, lsl #16
  4047b4:	nop
  4047b8:	ldr	w5, [x1, x3, lsl #2]
  4047bc:	ldr	w4, [x0, x3, lsl #2]
  4047c0:	add	w5, w8, w5
  4047c4:	cmp	w5, w4
  4047c8:	add	w9, w4, w10
  4047cc:	csel	w4, w9, w4, gt
  4047d0:	cset	w8, gt
  4047d4:	sub	w4, w4, w5
  4047d8:	str	w4, [x0, x3, lsl #2]
  4047dc:	add	x3, x3, #0x1
  4047e0:	ldr	w4, [x6, #1128]
  4047e4:	cmp	x2, x3
  4047e8:	ccmp	w7, w4, #0x0, hi  // hi = pmore
  4047ec:	b.eq	4047b8 <ferror@plt+0x3228>  // b.none
  4047f0:	ldr	w1, [x6, #1128]
  4047f4:	cmp	w8, #0x0
  4047f8:	ccmp	w7, w1, #0x0, ne  // ne = any
  4047fc:	b.ne	40482c <ferror@plt+0x329c>  // b.any
  404800:	mov	w2, #0xc9ff                	// #51711
  404804:	add	x3, x0, x3, lsl #2
  404808:	movk	w2, #0x3b9a, lsl #16
  40480c:	nop
  404810:	ldr	w0, [x3]
  404814:	add	w1, w0, w2
  404818:	cmp	w0, #0x0
  40481c:	b.le	404840 <ferror@plt+0x32b0>
  404820:	sub	w0, w0, #0x1
  404824:	str	w0, [x3]
  404828:	ldr	w0, [x6, #1128]
  40482c:	ldr	w0, [x6, #1128]
  404830:	cmp	w0, w7
  404834:	cset	w0, ne  // ne = any
  404838:	lsl	w0, w0, #3
  40483c:	ret
  404840:	str	w1, [x3], #4
  404844:	ldr	w0, [x6, #1128]
  404848:	cmp	w0, w7
  40484c:	b.eq	404810 <ferror@plt+0x3280>  // b.none
  404850:	b	40482c <ferror@plt+0x329c>
  404854:	ldr	w0, [x6, #1128]
  404858:	ldr	w0, [x6, #1128]
  40485c:	cmp	w0, w7
  404860:	cset	w0, ne  // ne = any
  404864:	lsl	w0, w0, #3
  404868:	ret
  40486c:	nop
  404870:	and	w0, w0, #0xff
  404874:	b	403180 <ferror@plt+0x1bf0>
  404878:	stp	x29, x30, [sp, #-48]!
  40487c:	mov	x29, sp
  404880:	stp	x19, x20, [sp, #16]
  404884:	mov	x19, x0
  404888:	ldr	x0, [x0, #16]
  40488c:	stp	x21, x22, [sp, #32]
  404890:	mov	x21, x1
  404894:	add	x0, x21, x0
  404898:	mov	x1, #0x8                   	// #8
  40489c:	bl	402f48 <ferror@plt+0x19b8>
  4048a0:	mov	x1, #0xe38f                	// #58255
  4048a4:	movk	x1, #0x8e38, lsl #16
  4048a8:	movk	x1, #0x38e3, lsl #32
  4048ac:	movk	x1, #0xe38e, lsl #48
  4048b0:	ldr	x2, [x19, #8]
  4048b4:	umulh	x0, x0, x1
  4048b8:	lsr	x0, x0, #3
  4048bc:	subs	x20, x0, x2
  4048c0:	b.ne	4048e8 <ferror@plt+0x3358>  // b.any
  4048c4:	ldp	x1, x2, [x19, #16]
  4048c8:	add	x21, x1, x21
  4048cc:	add	x2, x2, x20
  4048d0:	stp	x0, x21, [x19, #8]
  4048d4:	str	x2, [x19, #24]
  4048d8:	ldp	x19, x20, [sp, #16]
  4048dc:	ldp	x21, x22, [sp, #32]
  4048e0:	ldp	x29, x30, [sp], #48
  4048e4:	ret
  4048e8:	ldr	x0, [x19, #24]
  4048ec:	mov	x1, x20
  4048f0:	mov	x22, #0x2                   	// #2
  4048f4:	bl	402f48 <ferror@plt+0x19b8>
  4048f8:	cmp	x0, x22
  4048fc:	ldr	x1, [x19, #32]
  404900:	csel	x22, x0, x22, cs  // cs = hs, nlast
  404904:	cmp	x22, x1
  404908:	b.hi	404940 <ferror@plt+0x33b0>  // b.pmore
  40490c:	ldr	x1, [x19]
  404910:	lsl	x22, x20, #2
  404914:	ldr	x2, [x19, #24]
  404918:	add	x0, x1, x22
  40491c:	lsl	x2, x2, #2
  404920:	bl	401250 <memmove@plt>
  404924:	ldr	x0, [x19]
  404928:	mov	x2, x22
  40492c:	mov	w1, #0x0                   	// #0
  404930:	bl	401350 <memset@plt>
  404934:	ldr	x0, [x19, #8]
  404938:	add	x0, x20, x0
  40493c:	b	4048c4 <ferror@plt+0x3334>
  404940:	ldr	x0, [x19]
  404944:	lsl	x1, x22, #2
  404948:	bl	402f98 <ferror@plt+0x1a08>
  40494c:	mov	x1, x0
  404950:	str	x0, [x19]
  404954:	str	x22, [x19, #32]
  404958:	b	404910 <ferror@plt+0x3380>
  40495c:	nop
  404960:	stp	x29, x30, [sp, #-32]!
  404964:	tst	w2, #0xff
  404968:	mov	x29, sp
  40496c:	str	x19, [sp, #16]
  404970:	mov	x19, x0
  404974:	b.ne	4049d8 <ferror@plt+0x3448>  // b.any
  404978:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  40497c:	add	x0, x0, #0xc20
  404980:	ldrb	w19, [x0, x19]
  404984:	cmp	w19, #0xa
  404988:	b.eq	4049a8 <ferror@plt+0x3418>  // b.none
  40498c:	adrp	x0, 433000 <ferror@plt+0x31a70>
  404990:	ldr	x1, [x0, #584]
  404994:	ldrh	w0, [x1, #1142]
  404998:	ldr	x1, [x1, #1104]
  40499c:	sub	w0, w0, #0x1
  4049a0:	cmp	x1, w0, sxtw
  4049a4:	b.cs	4049b8 <ferror@plt+0x3428>  // b.hs, b.nlast
  4049a8:	mov	w0, w19
  4049ac:	ldr	x19, [sp, #16]
  4049b0:	ldp	x29, x30, [sp], #32
  4049b4:	b	403180 <ferror@plt+0x1bf0>
  4049b8:	mov	w0, #0x5c                  	// #92
  4049bc:	bl	403180 <ferror@plt+0x1bf0>
  4049c0:	mov	w0, #0xa                   	// #10
  4049c4:	bl	403180 <ferror@plt+0x1bf0>
  4049c8:	mov	w0, w19
  4049cc:	ldr	x19, [sp, #16]
  4049d0:	ldp	x29, x30, [sp], #32
  4049d4:	b	403180 <ferror@plt+0x1bf0>
  4049d8:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4049dc:	ldr	x1, [x0, #584]
  4049e0:	ldrh	w0, [x1, #1142]
  4049e4:	ldr	x1, [x1, #1104]
  4049e8:	sub	w0, w0, #0x1
  4049ec:	cmp	x1, w0, sxtw
  4049f0:	b.cs	404a00 <ferror@plt+0x3470>  // b.hs, b.nlast
  4049f4:	mov	w0, #0x2e                  	// #46
  4049f8:	bl	403180 <ferror@plt+0x1bf0>
  4049fc:	b	404978 <ferror@plt+0x33e8>
  404a00:	mov	w0, #0x5c                  	// #92
  404a04:	bl	403180 <ferror@plt+0x1bf0>
  404a08:	mov	w0, #0xa                   	// #10
  404a0c:	bl	403180 <ferror@plt+0x1bf0>
  404a10:	b	4049f4 <ferror@plt+0x3464>
  404a14:	nop
  404a18:	stp	x29, x30, [sp, #-80]!
  404a1c:	adrp	x3, 433000 <ferror@plt+0x31a70>
  404a20:	tst	w2, #0xff
  404a24:	mov	x29, sp
  404a28:	ldr	x2, [x3, #584]
  404a2c:	stp	x21, x22, [sp, #32]
  404a30:	mov	x21, x0
  404a34:	mov	w0, #0x20                  	// #32
  404a38:	mov	x22, x1
  404a3c:	stp	x19, x20, [sp, #16]
  404a40:	mov	w19, #0x2e                  	// #46
  404a44:	csel	w19, w19, w0, ne  // ne = any
  404a48:	ldrh	w0, [x2, #1142]
  404a4c:	ldr	x1, [x2, #1104]
  404a50:	sub	w0, w0, #0x1
  404a54:	cmp	x1, w0, sxtw
  404a58:	b.cs	404b38 <ferror@plt+0x35a8>  // b.hs, b.nlast
  404a5c:	mov	w0, w19
  404a60:	bl	403180 <ferror@plt+0x1bf0>
  404a64:	subs	x1, x22, #0x1
  404a68:	b.eq	404b58 <ferror@plt+0x35c8>  // b.none
  404a6c:	mov	x19, #0x1                   	// #1
  404a70:	mov	x0, #0x0                   	// #0
  404a74:	nop
  404a78:	add	x19, x19, x19, lsl #2
  404a7c:	add	x0, x0, #0x1
  404a80:	cmp	x0, x1
  404a84:	lsl	x19, x19, #1
  404a88:	b.ne	404a78 <ferror@plt+0x34e8>  // b.any
  404a8c:	cbz	x22, 404b28 <ferror@plt+0x3598>
  404a90:	stp	x23, x24, [sp, #48]
  404a94:	str	x25, [sp, #64]
  404a98:	mov	x23, #0xcccccccccccccccc    	// #-3689348814741910324
  404a9c:	adrp	x25, 433000 <ferror@plt+0x31a70>
  404aa0:	mov	x24, #0x0                   	// #0
  404aa4:	add	x25, x25, #0x248
  404aa8:	movk	x23, #0xcccd
  404aac:	b	404ac8 <ferror@plt+0x3538>
  404ab0:	umulh	x19, x19, x23
  404ab4:	add	x24, x24, #0x1
  404ab8:	bl	403180 <ferror@plt+0x1bf0>
  404abc:	cmp	x22, x24
  404ac0:	lsr	x19, x19, #3
  404ac4:	b.ls	404b20 <ferror@plt+0x3590>  // b.plast
  404ac8:	ldr	x1, [x25]
  404acc:	udiv	x0, x21, x19
  404ad0:	ldrh	w2, [x1, #1142]
  404ad4:	ldr	x1, [x1, #1104]
  404ad8:	and	w20, w0, #0xff
  404adc:	sub	w2, w2, #0x1
  404ae0:	add	w20, w20, #0x30
  404ae4:	msub	x21, x0, x19, x21
  404ae8:	mov	w0, w20
  404aec:	cmp	x1, w2, sxtw
  404af0:	b.cc	404ab0 <ferror@plt+0x3520>  // b.lo, b.ul, b.last
  404af4:	mov	w0, #0x5c                  	// #92
  404af8:	umulh	x19, x19, x23
  404afc:	bl	403180 <ferror@plt+0x1bf0>
  404b00:	add	x24, x24, #0x1
  404b04:	mov	w0, #0xa                   	// #10
  404b08:	bl	403180 <ferror@plt+0x1bf0>
  404b0c:	mov	w0, w20
  404b10:	bl	403180 <ferror@plt+0x1bf0>
  404b14:	cmp	x22, x24
  404b18:	lsr	x19, x19, #3
  404b1c:	b.hi	404ac8 <ferror@plt+0x3538>  // b.pmore
  404b20:	ldp	x23, x24, [sp, #48]
  404b24:	ldr	x25, [sp, #64]
  404b28:	ldp	x19, x20, [sp, #16]
  404b2c:	ldp	x21, x22, [sp, #32]
  404b30:	ldp	x29, x30, [sp], #80
  404b34:	ret
  404b38:	mov	w0, #0x5c                  	// #92
  404b3c:	bl	403180 <ferror@plt+0x1bf0>
  404b40:	mov	w0, #0xa                   	// #10
  404b44:	bl	403180 <ferror@plt+0x1bf0>
  404b48:	mov	w0, w19
  404b4c:	bl	403180 <ferror@plt+0x1bf0>
  404b50:	subs	x1, x22, #0x1
  404b54:	b.ne	404a6c <ferror@plt+0x34dc>  // b.any
  404b58:	mov	x19, #0x1                   	// #1
  404b5c:	stp	x23, x24, [sp, #48]
  404b60:	str	x25, [sp, #64]
  404b64:	b	404a98 <ferror@plt+0x3508>
  404b68:	stp	x29, x30, [sp, #-176]!
  404b6c:	mov	x29, sp
  404b70:	stp	x25, x26, [sp, #64]
  404b74:	mov	x26, x0
  404b78:	ldrb	w0, [x0, #40]
  404b7c:	stp	x21, x22, [sp, #32]
  404b80:	stp	x27, x28, [sp, #80]
  404b84:	ldr	x27, [x26, #8]
  404b88:	cbnz	w0, 404e20 <ferror@plt+0x3890>
  404b8c:	ldr	x0, [x26, #24]
  404b90:	sub	x22, x0, #0x1
  404b94:	cbz	x0, 404dc0 <ferror@plt+0x3830>
  404b98:	adrp	x25, 41a000 <ferror@plt+0x18a70>
  404b9c:	sub	x27, x27, #0x1
  404ba0:	add	x25, x25, #0xc20
  404ba4:	mov	w0, #0x1                   	// #1
  404ba8:	stp	x19, x20, [sp, #16]
  404bac:	stp	x23, x24, [sp, #48]
  404bb0:	mov	x2, #0xe38f                	// #58255
  404bb4:	movk	x2, #0x8e38, lsl #16
  404bb8:	cmp	x22, x27
  404bbc:	ldr	x1, [x26, #16]
  404bc0:	movk	x2, #0x38e3, lsl #32
  404bc4:	movk	x2, #0xe38e, lsl #48
  404bc8:	cset	w23, eq  // eq = none
  404bcc:	ldr	x4, [x26]
  404bd0:	umulh	x2, x1, x2
  404bd4:	csel	w0, w0, wzr, ne  // ne = any
  404bd8:	cmp	x22, #0x0
  404bdc:	and	x3, x2, #0xfffffffffffffff8
  404be0:	stp	xzr, xzr, [sp, #104]
  404be4:	ldr	w4, [x4, x22, lsl #2]
  404be8:	add	x2, x3, x2, lsr #3
  404bec:	stp	xzr, xzr, [sp, #120]
  404bf0:	sub	x1, x1, x2
  404bf4:	stp	xzr, xzr, [sp, #136]
  404bf8:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  404bfc:	mov	x21, #0x9                   	// #9
  404c00:	stp	xzr, xzr, [sp, #152]
  404c04:	sub	x21, x21, x1
  404c08:	csel	x21, x21, xzr, ne  // ne = any
  404c0c:	str	xzr, [sp, #168]
  404c10:	cbz	w4, 404d38 <ferror@plt+0x37a8>
  404c14:	mov	w1, #0x6667                	// #26215
  404c18:	movk	w1, #0x6666, lsl #16
  404c1c:	smull	x2, w4, w1
  404c20:	asr	x2, x2, #34
  404c24:	sub	w2, w2, w4, asr #31
  404c28:	add	w3, w2, w2, lsl #2
  404c2c:	sub	w3, w4, w3, lsl #1
  404c30:	sxtw	x3, w3
  404c34:	str	x3, [sp, #104]
  404c38:	cbz	w2, 404d38 <ferror@plt+0x37a8>
  404c3c:	smull	x3, w2, w1
  404c40:	asr	x3, x3, #34
  404c44:	sub	w3, w3, w2, asr #31
  404c48:	add	w4, w3, w3, lsl #2
  404c4c:	sub	w2, w2, w4, lsl #1
  404c50:	sxtw	x2, w2
  404c54:	str	x2, [sp, #112]
  404c58:	cbz	w3, 404d38 <ferror@plt+0x37a8>
  404c5c:	smull	x2, w3, w1
  404c60:	asr	x2, x2, #34
  404c64:	sub	w2, w2, w3, asr #31
  404c68:	add	w4, w2, w2, lsl #2
  404c6c:	sub	w3, w3, w4, lsl #1
  404c70:	sxtw	x3, w3
  404c74:	str	x3, [sp, #120]
  404c78:	cbz	w2, 404d38 <ferror@plt+0x37a8>
  404c7c:	smull	x3, w2, w1
  404c80:	asr	x3, x3, #34
  404c84:	sub	w3, w3, w2, asr #31
  404c88:	add	w4, w3, w3, lsl #2
  404c8c:	sub	w2, w2, w4, lsl #1
  404c90:	sxtw	x2, w2
  404c94:	str	x2, [sp, #128]
  404c98:	cbz	w3, 404d38 <ferror@plt+0x37a8>
  404c9c:	smull	x2, w3, w1
  404ca0:	asr	x2, x2, #34
  404ca4:	sub	w2, w2, w3, asr #31
  404ca8:	add	w4, w2, w2, lsl #2
  404cac:	sub	w3, w3, w4, lsl #1
  404cb0:	sxtw	x3, w3
  404cb4:	str	x3, [sp, #136]
  404cb8:	cbz	w2, 404d38 <ferror@plt+0x37a8>
  404cbc:	smull	x3, w2, w1
  404cc0:	asr	x3, x3, #34
  404cc4:	sub	w3, w3, w2, asr #31
  404cc8:	add	w4, w3, w3, lsl #2
  404ccc:	sub	w2, w2, w4, lsl #1
  404cd0:	sxtw	x2, w2
  404cd4:	str	x2, [sp, #144]
  404cd8:	cbz	w3, 404d38 <ferror@plt+0x37a8>
  404cdc:	smull	x2, w3, w1
  404ce0:	asr	x2, x2, #34
  404ce4:	sub	w2, w2, w3, asr #31
  404ce8:	add	w4, w2, w2, lsl #2
  404cec:	sub	w3, w3, w4, lsl #1
  404cf0:	sxtw	x3, w3
  404cf4:	str	x3, [sp, #152]
  404cf8:	cbz	w2, 404d38 <ferror@plt+0x37a8>
  404cfc:	smull	x3, w2, w1
  404d00:	asr	x3, x3, #34
  404d04:	sub	w3, w3, w2, asr #31
  404d08:	add	w4, w3, w3, lsl #2
  404d0c:	sub	w2, w2, w4, lsl #1
  404d10:	sxtw	x2, w2
  404d14:	str	x2, [sp, #160]
  404d18:	cbz	w3, 404d38 <ferror@plt+0x37a8>
  404d1c:	smull	x1, w3, w1
  404d20:	asr	x1, x1, #34
  404d24:	sub	w1, w1, w3, asr #31
  404d28:	add	w1, w1, w1, lsl #2
  404d2c:	sub	w1, w3, w1, lsl #1
  404d30:	sxtw	x1, w1
  404d34:	str	x1, [sp, #168]
  404d38:	add	x20, sp, #0x68
  404d3c:	mov	x19, #0x8                   	// #8
  404d40:	adrp	x24, 433000 <ferror@plt+0x31a70>
  404d44:	nop
  404d48:	cbz	w0, 404d54 <ferror@plt+0x37c4>
  404d4c:	ldr	x1, [x20, #64]
  404d50:	cbz	x1, 404d94 <ferror@plt+0x3804>
  404d54:	cmp	w23, #0x0
  404d58:	ccmp	x19, #0x8, #0x0, ne  // ne = any
  404d5c:	ldr	x28, [x20, #64]
  404d60:	b.eq	404dd4 <ferror@plt+0x3844>  // b.none
  404d64:	ldrb	w28, [x25, x28]
  404d68:	cmp	w28, #0xa
  404d6c:	b.eq	404d88 <ferror@plt+0x37f8>  // b.none
  404d70:	ldr	x2, [x24, #584]
  404d74:	ldrh	w0, [x2, #1142]
  404d78:	ldr	x2, [x2, #1104]
  404d7c:	sub	w0, w0, #0x1
  404d80:	cmp	x2, w0, sxtw
  404d84:	b.cs	404df8 <ferror@plt+0x3868>  // b.hs, b.nlast
  404d88:	mov	w0, w28
  404d8c:	bl	403180 <ferror@plt+0x1bf0>
  404d90:	mov	w0, #0x0                   	// #0
  404d94:	sub	x19, x19, #0x1
  404d98:	sub	x20, x20, #0x8
  404d9c:	cmp	x19, #0x8
  404da0:	ccmp	x21, x19, #0x2, ls  // ls = plast
  404da4:	b.ls	404d48 <ferror@plt+0x37b8>  // b.plast
  404da8:	ldr	x1, [x26, #24]
  404dac:	sub	x22, x22, #0x1
  404db0:	cmp	x1, x22
  404db4:	b.hi	404bb0 <ferror@plt+0x3620>  // b.pmore
  404db8:	ldp	x19, x20, [sp, #16]
  404dbc:	ldp	x23, x24, [sp, #48]
  404dc0:	ldp	x21, x22, [sp, #32]
  404dc4:	ldp	x25, x26, [sp, #64]
  404dc8:	ldp	x27, x28, [sp, #80]
  404dcc:	ldp	x29, x30, [sp], #176
  404dd0:	ret
  404dd4:	ldr	x2, [x24, #584]
  404dd8:	ldrh	w0, [x2, #1142]
  404ddc:	ldr	x2, [x2, #1104]
  404de0:	sub	w0, w0, #0x1
  404de4:	cmp	x2, w0, sxtw
  404de8:	b.cs	404e0c <ferror@plt+0x387c>  // b.hs, b.nlast
  404dec:	mov	w0, #0x2e                  	// #46
  404df0:	bl	403180 <ferror@plt+0x1bf0>
  404df4:	b	404d64 <ferror@plt+0x37d4>
  404df8:	mov	w0, #0x5c                  	// #92
  404dfc:	bl	403180 <ferror@plt+0x1bf0>
  404e00:	mov	w0, #0xa                   	// #10
  404e04:	bl	403180 <ferror@plt+0x1bf0>
  404e08:	b	404d88 <ferror@plt+0x37f8>
  404e0c:	mov	w0, #0x5c                  	// #92
  404e10:	bl	403180 <ferror@plt+0x1bf0>
  404e14:	mov	w0, #0xa                   	// #10
  404e18:	bl	403180 <ferror@plt+0x1bf0>
  404e1c:	b	404dec <ferror@plt+0x385c>
  404e20:	adrp	x0, 433000 <ferror@plt+0x31a70>
  404e24:	ldr	x1, [x0, #584]
  404e28:	ldrh	w0, [x1, #1142]
  404e2c:	ldr	x1, [x1, #1104]
  404e30:	sub	w0, w0, #0x1
  404e34:	cmp	x1, w0, sxtw
  404e38:	b.cs	404e48 <ferror@plt+0x38b8>  // b.hs, b.nlast
  404e3c:	mov	w0, #0x2d                  	// #45
  404e40:	bl	403180 <ferror@plt+0x1bf0>
  404e44:	b	404b8c <ferror@plt+0x35fc>
  404e48:	mov	w0, #0x5c                  	// #92
  404e4c:	bl	403180 <ferror@plt+0x1bf0>
  404e50:	mov	w0, #0xa                   	// #10
  404e54:	bl	403180 <ferror@plt+0x1bf0>
  404e58:	b	404e3c <ferror@plt+0x38ac>
  404e5c:	nop
  404e60:	stp	x29, x30, [sp, #-80]!
  404e64:	mov	x29, sp
  404e68:	stp	x19, x20, [sp, #16]
  404e6c:	mov	x19, x3
  404e70:	mov	x20, x0
  404e74:	ldr	x3, [x1]
  404e78:	stp	x21, x22, [sp, #32]
  404e7c:	mov	x21, x2
  404e80:	ldr	x2, [x19, #32]
  404e84:	add	x3, x3, #0x1
  404e88:	ldr	x0, [x19]
  404e8c:	str	x23, [sp, #48]
  404e90:	cmp	x3, x2
  404e94:	mov	x23, x1
  404e98:	b.ls	404eb0 <ferror@plt+0x3920>  // b.plast
  404e9c:	cmp	x3, #0x2
  404ea0:	mov	x22, #0x2                   	// #2
  404ea4:	csel	x22, x3, x22, cs  // cs = hs, nlast
  404ea8:	cmp	x2, x22
  404eac:	b.cc	404fd4 <ferror@plt+0x3a44>  // b.lo, b.ul, b.last
  404eb0:	lsl	x2, x2, #2
  404eb4:	mov	w1, #0x0                   	// #0
  404eb8:	bl	401350 <memset@plt>
  404ebc:	adrp	x0, 433000 <ferror@plt+0x31a70>
  404ec0:	mov	x7, #0x0                   	// #0
  404ec4:	mov	x5, #0x0                   	// #0
  404ec8:	ldr	x3, [x0, #584]
  404ecc:	ldr	w0, [x3, #1128]
  404ed0:	ldr	w4, [x3, #1132]
  404ed4:	cmp	w0, w4
  404ed8:	b.ne	404f40 <ferror@plt+0x39b0>  // b.any
  404edc:	mov	x9, #0x5a53                	// #23123
  404ee0:	mov	x2, #0xca00                	// #51712
  404ee4:	movk	x9, #0xa09b, lsl #16
  404ee8:	movk	x2, #0x3b9a, lsl #16
  404eec:	movk	x9, #0xb82f, lsl #32
  404ef0:	movk	x9, #0x44, lsl #48
  404ef4:	ldr	x0, [x23]
  404ef8:	b	404f38 <ferror@plt+0x39a8>
  404efc:	ldr	x4, [x20]
  404f00:	ldr	x8, [x19]
  404f04:	ldrsw	x4, [x4, x5, lsl #2]
  404f08:	madd	x6, x4, x21, x7
  404f0c:	lsr	x4, x6, #9
  404f10:	umulh	x4, x4, x9
  404f14:	lsr	x4, x4, #11
  404f18:	mov	x7, x4
  404f1c:	msub	x4, x4, x2, x6
  404f20:	str	w4, [x8, x5, lsl #2]
  404f24:	add	x5, x5, #0x1
  404f28:	ldr	w6, [x3, #1128]
  404f2c:	ldr	w4, [x3, #1132]
  404f30:	cmp	w6, w4
  404f34:	b.ne	404f40 <ferror@plt+0x39b0>  // b.any
  404f38:	cmp	x0, x5
  404f3c:	b.ne	404efc <ferror@plt+0x396c>  // b.any
  404f40:	ldr	w0, [x3, #1128]
  404f44:	cmp	w0, w4
  404f48:	b.eq	404fb4 <ferror@plt+0x3a24>  // b.none
  404f4c:	ldr	x0, [x19, #24]
  404f50:	cbz	x0, 404fa8 <ferror@plt+0x3a18>
  404f54:	ldr	x2, [x19]
  404f58:	sub	x2, x2, #0x4
  404f5c:	b	404f6c <ferror@plt+0x39dc>
  404f60:	sub	x0, x0, #0x1
  404f64:	str	x0, [x19, #24]
  404f68:	cbz	x0, 404fa8 <ferror@plt+0x3a18>
  404f6c:	ldr	w1, [x2, x0, lsl #2]
  404f70:	cbz	w1, 404f60 <ferror@plt+0x39d0>
  404f74:	ldr	x1, [x19, #8]
  404f78:	cmp	x1, x0
  404f7c:	b.ls	404f84 <ferror@plt+0x39f4>  // b.plast
  404f80:	str	x1, [x19, #24]
  404f84:	ldr	w0, [x3, #1128]
  404f88:	ldp	x19, x20, [sp, #16]
  404f8c:	cmp	w0, w4
  404f90:	cset	w0, ne  // ne = any
  404f94:	ldp	x21, x22, [sp, #32]
  404f98:	lsl	w0, w0, #3
  404f9c:	ldr	x23, [sp, #48]
  404fa0:	ldp	x29, x30, [sp], #80
  404fa4:	ret
  404fa8:	str	xzr, [x19, #8]
  404fac:	strb	wzr, [x19, #40]
  404fb0:	b	404f84 <ferror@plt+0x39f4>
  404fb4:	ldr	x1, [x19]
  404fb8:	cmp	x7, #0x0
  404fbc:	ldr	x0, [x23]
  404fc0:	str	w7, [x1, x5, lsl #2]
  404fc4:	cinc	x0, x0, ne  // ne = any
  404fc8:	ldr	w4, [x3, #1132]
  404fcc:	str	x0, [x19, #24]
  404fd0:	b	404f50 <ferror@plt+0x39c0>
  404fd4:	lsl	x2, x22, #2
  404fd8:	str	x2, [sp, #72]
  404fdc:	mov	x1, x2
  404fe0:	bl	402f98 <ferror@plt+0x1a08>
  404fe4:	str	x0, [x19]
  404fe8:	str	x22, [x19, #32]
  404fec:	ldr	x2, [sp, #72]
  404ff0:	b	404eb4 <ferror@plt+0x3924>
  404ff4:	nop
  404ff8:	stp	x29, x30, [sp, #-48]!
  404ffc:	mov	x29, sp
  405000:	stp	x19, x20, [sp, #16]
  405004:	mov	x19, x0
  405008:	stp	x21, x22, [sp, #32]
  40500c:	mov	x22, #0x0                   	// #0
  405010:	ldp	x21, x0, [x0, #8]
  405014:	sub	x0, x0, x1
  405018:	cbnz	x21, 4050e4 <ferror@plt+0x3b54>
  40501c:	ldr	x20, [x19, #24]
  405020:	stp	x22, x0, [x19, #8]
  405024:	cbz	x20, 4050bc <ferror@plt+0x3b2c>
  405028:	mov	x3, #0xe38f                	// #58255
  40502c:	mov	x1, #0x9                   	// #9
  405030:	movk	x3, #0x8e38, lsl #16
  405034:	adrp	x5, 41a000 <ferror@plt+0x18a70>
  405038:	movk	x3, #0x38e3, lsl #32
  40503c:	add	x5, x5, #0xbd0
  405040:	movk	x3, #0xe38e, lsl #48
  405044:	sub	x20, x20, x21
  405048:	ldr	x4, [x19]
  40504c:	umulh	x3, x0, x3
  405050:	str	x20, [x19, #24]
  405054:	and	x2, x3, #0xfffffffffffffff8
  405058:	add	x3, x2, x3, lsr #3
  40505c:	lsl	x2, x20, #2
  405060:	subs	x3, x0, x3
  405064:	mov	x0, x4
  405068:	sub	x1, x1, x3
  40506c:	csel	x3, x1, x3, ne  // ne = any
  405070:	add	x1, x4, x21, lsl #2
  405074:	ldr	x21, [x5, x3, lsl #3]
  405078:	bl	401250 <memmove@plt>
  40507c:	mov	x4, x0
  405080:	cbz	x20, 4050cc <ferror@plt+0x3b3c>
  405084:	ldr	w0, [x0]
  405088:	sdiv	w1, w0, w21
  40508c:	msub	w1, w1, w21, w0
  405090:	sub	w0, w0, w1
  405094:	str	w0, [x4], #-4
  405098:	b	4050a8 <ferror@plt+0x3b18>
  40509c:	sub	x20, x20, #0x1
  4050a0:	str	x20, [x19, #24]
  4050a4:	cbz	x20, 4050cc <ferror@plt+0x3b3c>
  4050a8:	ldr	w0, [x4, x20, lsl #2]
  4050ac:	cbz	w0, 40509c <ferror@plt+0x3b0c>
  4050b0:	cmp	x20, x22
  4050b4:	b.cs	4050bc <ferror@plt+0x3b2c>  // b.hs, b.nlast
  4050b8:	str	x22, [x19, #24]
  4050bc:	ldp	x19, x20, [sp, #16]
  4050c0:	ldp	x21, x22, [sp, #32]
  4050c4:	ldp	x29, x30, [sp], #48
  4050c8:	ret
  4050cc:	str	xzr, [x19, #8]
  4050d0:	strb	wzr, [x19, #40]
  4050d4:	ldp	x19, x20, [sp, #16]
  4050d8:	ldp	x21, x22, [sp, #32]
  4050dc:	ldp	x29, x30, [sp], #48
  4050e0:	ret
  4050e4:	mov	x20, x1
  4050e8:	mov	x1, #0x8                   	// #8
  4050ec:	bl	402f48 <ferror@plt+0x19b8>
  4050f0:	mov	x1, #0xe38f                	// #58255
  4050f4:	movk	x1, #0x8e38, lsl #16
  4050f8:	movk	x1, #0x38e3, lsl #32
  4050fc:	movk	x1, #0xe38e, lsl #48
  405100:	umulh	x1, x0, x1
  405104:	ldp	x2, x0, [x19, #8]
  405108:	lsr	x1, x1, #3
  40510c:	sub	x22, x1, x21
  405110:	sub	x21, x21, x1
  405114:	sub	x0, x0, x20
  405118:	add	x22, x22, x2
  40511c:	b	40501c <ferror@plt+0x3a8c>
  405120:	stp	x29, x30, [sp, #-48]!
  405124:	mov	x29, sp
  405128:	ldr	x4, [x0, #16]
  40512c:	stp	x19, x20, [sp, #16]
  405130:	mov	x19, x0
  405134:	str	x21, [sp, #32]
  405138:	and	w20, w2, #0xff
  40513c:	cmp	x4, x1
  405140:	and	w21, w3, #0xff
  405144:	b.cs	40516c <ferror@plt+0x3bdc>  // b.hs, b.nlast
  405148:	ldr	x2, [x0, #24]
  40514c:	cbnz	x2, 4051d0 <ferror@plt+0x3c40>
  405150:	str	x1, [x0, #16]
  405154:	str	xzr, [x19, #8]
  405158:	strb	wzr, [x19, #40]
  40515c:	ldp	x19, x20, [sp, #16]
  405160:	ldr	x21, [sp, #32]
  405164:	ldp	x29, x30, [sp], #48
  405168:	ret
  40516c:	subs	x1, x4, x1
  405170:	b.eq	405178 <ferror@plt+0x3be8>  // b.none
  405174:	bl	404ff8 <ferror@plt+0x3a68>
  405178:	ldr	x0, [x19, #24]
  40517c:	cbz	x0, 405154 <ferror@plt+0x3bc4>
  405180:	ldr	x1, [x19]
  405184:	sub	x1, x1, #0x4
  405188:	b	405198 <ferror@plt+0x3c08>
  40518c:	sub	x0, x0, #0x1
  405190:	str	x0, [x19, #24]
  405194:	cbz	x0, 405154 <ferror@plt+0x3bc4>
  405198:	ldr	w4, [x1, x0, lsl #2]
  40519c:	cbz	w4, 40518c <ferror@plt+0x3bfc>
  4051a0:	ldr	x1, [x19, #8]
  4051a4:	cmp	x1, x0
  4051a8:	b.hi	4051c4 <ferror@plt+0x3c34>  // b.pmore
  4051ac:	eor	w20, w20, w21
  4051b0:	strb	w20, [x19, #40]
  4051b4:	ldp	x19, x20, [sp, #16]
  4051b8:	ldr	x21, [sp, #32]
  4051bc:	ldp	x29, x30, [sp], #48
  4051c0:	ret
  4051c4:	str	x1, [x19, #24]
  4051c8:	cbnz	x1, 4051ac <ferror@plt+0x3c1c>
  4051cc:	b	4051b4 <ferror@plt+0x3c24>
  4051d0:	sub	x1, x1, x4
  4051d4:	bl	404878 <ferror@plt+0x32e8>
  4051d8:	ldr	x0, [x19, #24]
  4051dc:	b	40517c <ferror@plt+0x3bec>
  4051e0:	stp	x29, x30, [sp, #-80]!
  4051e4:	mov	x29, sp
  4051e8:	stp	x23, x24, [sp, #48]
  4051ec:	ldp	x2, x23, [x0, #16]
  4051f0:	stp	x19, x20, [sp, #16]
  4051f4:	mov	x19, x0
  4051f8:	stp	x21, x22, [sp, #32]
  4051fc:	add	x21, x1, x2
  405200:	cbz	x23, 40539c <ferror@plt+0x3e0c>
  405204:	mov	x24, #0xe38f                	// #58255
  405208:	mov	x0, x1
  40520c:	movk	x24, #0x8e38, lsl #16
  405210:	mov	x3, #0x9                   	// #9
  405214:	movk	x24, #0x38e3, lsl #32
  405218:	mov	x1, #0x8                   	// #8
  40521c:	movk	x24, #0xe38e, lsl #48
  405220:	str	x25, [sp, #64]
  405224:	ldr	x25, [x19, #8]
  405228:	umulh	x20, x2, x24
  40522c:	umulh	x22, x0, x24
  405230:	and	x4, x20, #0xfffffffffffffff8
  405234:	add	x20, x4, x20, lsr #3
  405238:	and	x4, x22, #0xfffffffffffffff8
  40523c:	subs	x20, x2, x20
  405240:	add	x22, x4, x22, lsr #3
  405244:	csel	x20, x20, x3, ne  // ne = any
  405248:	sub	x22, x0, x22
  40524c:	bl	402f48 <ferror@plt+0x19b8>
  405250:	add	x2, x22, x20
  405254:	sub	x1, x23, x25
  405258:	cmp	x2, #0x9
  40525c:	umulh	x2, x0, x24
  405260:	lsr	x2, x2, #3
  405264:	b.ls	405380 <ferror@plt+0x3df0>  // b.plast
  405268:	sub	x2, x2, #0x1
  40526c:	cmp	x1, x2
  405270:	b.cc	4053f8 <ferror@plt+0x3e68>  // b.lo, b.ul, b.last
  405274:	ldr	x1, [x19, #24]
  405278:	mov	x24, #0x0                   	// #0
  40527c:	mov	x23, #0x0                   	// #0
  405280:	cbnz	x1, 40540c <ferror@plt+0x3e7c>
  405284:	ldr	x0, [x19, #16]
  405288:	add	x0, x0, #0x9
  40528c:	str	x0, [x19, #16]
  405290:	mov	x0, x23
  405294:	bl	402f48 <ferror@plt+0x19b8>
  405298:	ldr	x1, [x19, #32]
  40529c:	mov	x20, #0x2                   	// #2
  4052a0:	cmp	x0, x20
  4052a4:	csel	x20, x0, x20, cs  // cs = hs, nlast
  4052a8:	cmp	x20, x1
  4052ac:	ldr	x0, [x19]
  4052b0:	b.hi	4054bc <ferror@plt+0x3f2c>  // b.pmore
  4052b4:	ldr	x3, [x19, #24]
  4052b8:	mov	x2, x24
  4052bc:	mov	w1, #0x0                   	// #0
  4052c0:	add	x0, x0, x3, lsl #2
  4052c4:	bl	401350 <memset@plt>
  4052c8:	ldr	x2, [x19, #24]
  4052cc:	stp	xzr, xzr, [x19, #8]
  4052d0:	add	x2, x23, x2
  4052d4:	str	x2, [x19, #24]
  4052d8:	adrp	x23, 433000 <ferror@plt+0x31a70>
  4052dc:	cbnz	x22, 405438 <ferror@plt+0x3ea8>
  4052e0:	mov	w22, #0x0                   	// #0
  4052e4:	mov	w20, #0x0                   	// #0
  4052e8:	str	x21, [x19, #16]
  4052ec:	mov	x1, #0x8                   	// #8
  4052f0:	mov	x0, x21
  4052f4:	bl	402f48 <ferror@plt+0x19b8>
  4052f8:	mov	x2, #0xe38f                	// #58255
  4052fc:	movk	x2, #0x8e38, lsl #16
  405300:	movk	x2, #0x38e3, lsl #32
  405304:	movk	x2, #0xe38e, lsl #48
  405308:	ldr	x1, [x19, #24]
  40530c:	umulh	x0, x0, x2
  405310:	lsr	x0, x0, #3
  405314:	str	x0, [x19, #8]
  405318:	cbz	x1, 40542c <ferror@plt+0x3e9c>
  40531c:	ldr	x2, [x19]
  405320:	sub	x2, x2, #0x4
  405324:	b	405334 <ferror@plt+0x3da4>
  405328:	sub	x1, x1, #0x1
  40532c:	str	x1, [x19, #24]
  405330:	cbz	x1, 40542c <ferror@plt+0x3e9c>
  405334:	ldr	w3, [x2, x1, lsl #2]
  405338:	cbz	w3, 405328 <ferror@plt+0x3d98>
  40533c:	cmp	x0, x1
  405340:	b.ls	405348 <ferror@plt+0x3db8>  // b.plast
  405344:	str	x0, [x19, #24]
  405348:	ldr	x0, [x23, #584]
  40534c:	cmp	w22, #0x0
  405350:	ldr	x25, [sp, #64]
  405354:	mov	w1, #0x8                   	// #8
  405358:	ldr	w2, [x0, #1128]
  40535c:	ldr	w0, [x0, #1132]
  405360:	ccmp	w0, w2, #0x4, eq  // eq = none
  405364:	csel	w20, w20, w1, eq  // eq = none
  405368:	mov	w0, w20
  40536c:	ldp	x19, x20, [sp, #16]
  405370:	ldp	x21, x22, [sp, #32]
  405374:	ldp	x23, x24, [sp, #48]
  405378:	ldp	x29, x30, [sp], #80
  40537c:	ret
  405380:	cmp	x1, x2
  405384:	ldr	x1, [x19, #24]
  405388:	b.cs	405420 <ferror@plt+0x3e90>  // b.hs, b.nlast
  40538c:	sub	x23, x25, x23
  405390:	add	x23, x23, x2
  405394:	lsl	x24, x23, #2
  405398:	b	405290 <ferror@plt+0x3d00>
  40539c:	mov	x0, x21
  4053a0:	str	x21, [x19, #16]
  4053a4:	mov	x21, #0xe38f                	// #58255
  4053a8:	mov	x1, #0x8                   	// #8
  4053ac:	movk	x21, #0x8e38, lsl #16
  4053b0:	bl	402f48 <ferror@plt+0x19b8>
  4053b4:	movk	x21, #0x38e3, lsl #32
  4053b8:	mov	x2, #0x2                   	// #2
  4053bc:	movk	x21, #0xe38e, lsl #48
  4053c0:	mov	w20, #0x0                   	// #0
  4053c4:	ldr	x1, [x19, #32]
  4053c8:	umulh	x21, x0, x21
  4053cc:	cmp	x21, #0xf
  4053d0:	lsr	x21, x21, #3
  4053d4:	csel	x21, x21, x2, hi  // hi = pmore
  4053d8:	cmp	x21, x1
  4053dc:	b.ls	405368 <ferror@plt+0x3dd8>  // b.plast
  4053e0:	ldr	x0, [x19]
  4053e4:	lsl	x1, x21, #2
  4053e8:	bl	402f98 <ferror@plt+0x1a08>
  4053ec:	str	x0, [x19]
  4053f0:	str	x21, [x19, #32]
  4053f4:	b	405368 <ferror@plt+0x3dd8>
  4053f8:	ldr	x1, [x19, #24]
  4053fc:	sub	x23, x25, x23
  405400:	add	x23, x23, x2
  405404:	lsl	x24, x23, #2
  405408:	cbz	x1, 405284 <ferror@plt+0x3cf4>
  40540c:	mov	x1, #0x9                   	// #9
  405410:	mov	x0, x19
  405414:	bl	404878 <ferror@plt+0x32e8>
  405418:	ldr	x1, [x19, #24]
  40541c:	b	405290 <ferror@plt+0x3d00>
  405420:	mov	x24, #0x0                   	// #0
  405424:	mov	x23, #0x0                   	// #0
  405428:	b	405290 <ferror@plt+0x3d00>
  40542c:	str	xzr, [x19, #8]
  405430:	strb	wzr, [x19, #40]
  405434:	b	405348 <ferror@plt+0x3db8>
  405438:	ldr	x7, [x23, #584]
  40543c:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  405440:	mov	x4, #0x9                   	// #9
  405444:	add	x0, x0, #0xbd0
  405448:	sub	x4, x4, x22
  40544c:	cmp	x2, #0x0
  405450:	ldr	w5, [x7, #1128]
  405454:	sub	x3, x2, #0x1
  405458:	ldr	w8, [x7, #1132]
  40545c:	mov	x1, #0x0                   	// #0
  405460:	ldr	x6, [x0, x22, lsl #3]
  405464:	ccmp	w8, w5, #0x0, ne  // ne = any
  405468:	ldr	x9, [x0, x4, lsl #3]
  40546c:	ldr	x5, [x19]
  405470:	b.ne	4054a4 <ferror@plt+0x3f14>  // b.any
  405474:	nop
  405478:	ldrsw	x4, [x5, x3, lsl #2]
  40547c:	mul	x1, x9, x1
  405480:	udiv	x0, x4, x6
  405484:	add	w1, w0, w1
  405488:	str	w1, [x5, x3, lsl #2]
  40548c:	msub	x1, x0, x6, x4
  405490:	sub	x3, x3, #0x1
  405494:	ldr	w0, [x7, #1128]
  405498:	cmp	x2, x3
  40549c:	ccmp	w0, w8, #0x0, hi  // hi = pmore
  4054a0:	b.eq	405478 <ferror@plt+0x3ee8>  // b.none
  4054a4:	ldr	w0, [x7, #1128]
  4054a8:	cmp	w0, w8
  4054ac:	b.eq	4052e0 <ferror@plt+0x3d50>  // b.none
  4054b0:	mov	w22, #0x1                   	// #1
  4054b4:	mov	w20, #0x8                   	// #8
  4054b8:	b	4052e8 <ferror@plt+0x3d58>
  4054bc:	lsl	x1, x20, #2
  4054c0:	bl	402f98 <ferror@plt+0x1a08>
  4054c4:	str	x0, [x19]
  4054c8:	str	x20, [x19, #32]
  4054cc:	b	4052b4 <ferror@plt+0x3d24>
  4054d0:	cbz	x1, 40562c <ferror@plt+0x409c>
  4054d4:	stp	x29, x30, [sp, #-64]!
  4054d8:	mov	x29, sp
  4054dc:	stp	x19, x20, [sp, #16]
  4054e0:	mov	x19, x0
  4054e4:	mov	x20, x1
  4054e8:	ldr	x0, [x0, #16]
  4054ec:	cmp	x0, x1
  4054f0:	b.cc	4055d0 <ferror@plt+0x4040>  // b.lo, b.ul, b.last
  4054f4:	ldr	x1, [x19, #24]
  4054f8:	cbz	x1, 405704 <ferror@plt+0x4174>
  4054fc:	stp	x23, x24, [sp, #48]
  405500:	mov	x23, #0xe38f                	// #58255
  405504:	movk	x23, #0x8e38, lsl #16
  405508:	movk	x23, #0x38e3, lsl #32
  40550c:	stp	x21, x22, [sp, #32]
  405510:	movk	x23, #0xe38e, lsl #48
  405514:	mov	x0, x20
  405518:	mov	x1, #0x8                   	// #8
  40551c:	umulh	x21, x20, x23
  405520:	and	x2, x21, #0xfffffffffffffff8
  405524:	add	x21, x2, x21, lsr #3
  405528:	sub	x21, x20, x21
  40552c:	bl	402f48 <ferror@plt+0x19b8>
  405530:	umulh	x22, x0, x23
  405534:	ldr	x2, [x19, #16]
  405538:	lsr	x22, x22, #3
  40553c:	cbnz	x2, 405634 <ferror@plt+0x40a4>
  405540:	lsl	x24, x22, #2
  405544:	cmp	x0, #0x8
  405548:	b.hi	405734 <ferror@plt+0x41a4>  // b.pmore
  40554c:	cmp	x2, x20
  405550:	b.cs	405790 <ferror@plt+0x4200>  // b.hs, b.nlast
  405554:	stp	xzr, xzr, [x19, #8]
  405558:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40555c:	mov	w9, #0x0                   	// #0
  405560:	mov	w0, #0x0                   	// #0
  405564:	ldr	x5, [x1, #584]
  405568:	ldr	x1, [x19, #24]
  40556c:	ldr	w8, [x5, #1132]
  405570:	cbnz	x21, 40566c <ferror@plt+0x40dc>
  405574:	cbz	x1, 40571c <ferror@plt+0x418c>
  405578:	ldr	x3, [x19]
  40557c:	sub	x3, x3, #0x4
  405580:	b	405590 <ferror@plt+0x4000>
  405584:	sub	x1, x1, #0x1
  405588:	str	x1, [x19, #24]
  40558c:	cbz	x1, 40571c <ferror@plt+0x418c>
  405590:	ldr	w2, [x3, x1, lsl #2]
  405594:	cbz	w2, 405584 <ferror@plt+0x3ff4>
  405598:	ldr	x2, [x19, #8]
  40559c:	cmp	x2, x1
  4055a0:	b.ls	4055a8 <ferror@plt+0x4018>  // b.plast
  4055a4:	str	x2, [x19, #24]
  4055a8:	ldr	w2, [x5, #1128]
  4055ac:	cmp	w9, #0x0
  4055b0:	mov	w1, #0x8                   	// #8
  4055b4:	ccmp	w2, w8, #0x4, eq  // eq = none
  4055b8:	csel	w0, w0, w1, eq  // eq = none
  4055bc:	ldp	x19, x20, [sp, #16]
  4055c0:	ldp	x21, x22, [sp, #32]
  4055c4:	ldp	x23, x24, [sp, #48]
  4055c8:	ldp	x29, x30, [sp], #64
  4055cc:	ret
  4055d0:	sub	x0, x1, x0
  4055d4:	mov	x1, #0x8                   	// #8
  4055d8:	bl	402f48 <ferror@plt+0x19b8>
  4055dc:	mov	x2, #0xe38f                	// #58255
  4055e0:	movk	x2, #0x8e38, lsl #16
  4055e4:	movk	x2, #0x38e3, lsl #32
  4055e8:	movk	x2, #0xe38e, lsl #48
  4055ec:	ldr	x1, [x19, #24]
  4055f0:	umulh	x0, x0, x2
  4055f4:	lsr	x0, x0, #3
  4055f8:	bl	402f48 <ferror@plt+0x19b8>
  4055fc:	cmn	x0, #0x1
  405600:	b.eq	4057e8 <ferror@plt+0x4258>  // b.none
  405604:	ldr	x0, [x19, #24]
  405608:	cbnz	x0, 4054fc <ferror@plt+0x3f6c>
  40560c:	ldr	x0, [x19, #16]
  405610:	cmp	x0, x20
  405614:	b.cs	405704 <ferror@plt+0x4174>  // b.hs, b.nlast
  405618:	str	xzr, [x19, #16]
  40561c:	mov	w0, #0x0                   	// #0
  405620:	ldp	x19, x20, [sp, #16]
  405624:	ldp	x29, x30, [sp], #64
  405628:	ret
  40562c:	mov	w0, #0x0                   	// #0
  405630:	ret
  405634:	ldr	x0, [x19, #8]
  405638:	cmp	x22, x0
  40563c:	b.hi	4057c0 <ferror@plt+0x4230>  // b.pmore
  405640:	umulh	x23, x2, x23
  405644:	and	x0, x23, #0xfffffffffffffff8
  405648:	add	x23, x0, x23, lsr #3
  40564c:	subs	x23, x2, x23
  405650:	b.eq	405728 <ferror@plt+0x4198>  // b.none
  405654:	cbz	x21, 40554c <ferror@plt+0x3fbc>
  405658:	add	x23, x23, #0x9
  40565c:	sub	x0, x23, x21
  405660:	cmp	x0, #0x9
  405664:	b.hi	40572c <ferror@plt+0x419c>  // b.pmore
  405668:	b	40554c <ferror@plt+0x3fbc>
  40566c:	ldr	w2, [x5, #1128]
  405670:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  405674:	mov	x3, #0x9                   	// #9
  405678:	add	x0, x0, #0xbd0
  40567c:	sub	x3, x3, x21
  405680:	cmp	x1, #0x0
  405684:	cset	w9, ne  // ne = any
  405688:	cmp	w2, w8
  40568c:	csel	w9, w9, wzr, eq  // eq = none
  405690:	sub	x2, x1, #0x1
  405694:	ldr	x7, [x0, x3, lsl #3]
  405698:	ldr	x10, [x0, x21, lsl #3]
  40569c:	ldr	x6, [x19]
  4056a0:	cbz	w9, 4057fc <ferror@plt+0x426c>
  4056a4:	mov	x0, #0x0                   	// #0
  4056a8:	ldrsw	x4, [x6, x2, lsl #2]
  4056ac:	mul	x0, x10, x0
  4056b0:	udiv	x3, x4, x7
  4056b4:	add	w0, w3, w0
  4056b8:	str	w0, [x6, x2, lsl #2]
  4056bc:	msub	x0, x3, x7, x4
  4056c0:	sub	x2, x2, #0x1
  4056c4:	ldr	w3, [x5, #1128]
  4056c8:	cmp	w3, w8
  4056cc:	cset	w4, eq  // eq = none
  4056d0:	cmp	x2, x1
  4056d4:	cset	w3, cc  // cc = lo, ul, last
  4056d8:	tst	w4, w3
  4056dc:	b.ne	4056a8 <ferror@plt+0x4118>  // b.any
  4056e0:	ldr	w0, [x5, #1128]
  4056e4:	ldr	w2, [x5, #1132]
  4056e8:	cmp	w8, w0
  4056ec:	mov	w0, #0x8                   	// #8
  4056f0:	mov	w8, w2
  4056f4:	b.ne	405578 <ferror@plt+0x3fe8>  // b.any
  4056f8:	mov	w9, #0x0                   	// #0
  4056fc:	mov	w0, #0x0                   	// #0
  405700:	b	405578 <ferror@plt+0x3fe8>
  405704:	sub	x20, x0, x20
  405708:	str	x20, [x19, #16]
  40570c:	mov	w0, #0x0                   	// #0
  405710:	ldp	x19, x20, [sp, #16]
  405714:	ldp	x29, x30, [sp], #64
  405718:	ret
  40571c:	str	xzr, [x19, #8]
  405720:	strb	wzr, [x19, #40]
  405724:	b	4055a8 <ferror@plt+0x4018>
  405728:	cbz	x21, 40554c <ferror@plt+0x3fbc>
  40572c:	mov	x24, #0x4                   	// #4
  405730:	mov	x22, #0x1                   	// #1
  405734:	ldr	x0, [x19, #24]
  405738:	mov	x1, x22
  40573c:	mov	x23, #0x2                   	// #2
  405740:	bl	402f48 <ferror@plt+0x19b8>
  405744:	cmp	x0, x23
  405748:	ldr	x1, [x19, #32]
  40574c:	csel	x23, x0, x23, cs  // cs = hs, nlast
  405750:	cmp	x23, x1
  405754:	b.hi	4057cc <ferror@plt+0x423c>  // b.pmore
  405758:	ldr	x1, [x19]
  40575c:	add	x0, x1, x24
  405760:	ldr	x2, [x19, #24]
  405764:	lsl	x2, x2, #2
  405768:	bl	401250 <memmove@plt>
  40576c:	ldr	x0, [x19]
  405770:	mov	x2, x24
  405774:	mov	w1, #0x0                   	// #0
  405778:	bl	401350 <memset@plt>
  40577c:	ldp	x2, x0, [x19, #16]
  405780:	add	x22, x0, x22
  405784:	str	x22, [x19, #24]
  405788:	cmp	x2, x20
  40578c:	b.cc	405554 <ferror@plt+0x3fc4>  // b.lo, b.ul, b.last
  405790:	sub	x0, x2, x20
  405794:	str	x0, [x19, #16]
  405798:	mov	x1, #0x8                   	// #8
  40579c:	bl	402f48 <ferror@plt+0x19b8>
  4057a0:	mov	x1, #0xe38f                	// #58255
  4057a4:	movk	x1, #0x8e38, lsl #16
  4057a8:	movk	x1, #0x38e3, lsl #32
  4057ac:	movk	x1, #0xe38e, lsl #48
  4057b0:	umulh	x0, x0, x1
  4057b4:	lsr	x0, x0, #3
  4057b8:	str	x0, [x19, #8]
  4057bc:	b	405558 <ferror@plt+0x3fc8>
  4057c0:	sub	x22, x22, x0
  4057c4:	lsl	x24, x22, #2
  4057c8:	b	405734 <ferror@plt+0x41a4>
  4057cc:	ldr	x0, [x19]
  4057d0:	lsl	x1, x23, #2
  4057d4:	bl	402f98 <ferror@plt+0x1a08>
  4057d8:	mov	x1, x0
  4057dc:	str	x0, [x19]
  4057e0:	str	x23, [x19, #32]
  4057e4:	b	40575c <ferror@plt+0x41cc>
  4057e8:	ldp	x19, x20, [sp, #16]
  4057ec:	mov	x1, #0x0                   	// #0
  4057f0:	ldp	x29, x30, [sp], #64
  4057f4:	mov	w0, #0x2                   	// #2
  4057f8:	b	402918 <ferror@plt+0x1388>
  4057fc:	ldr	w2, [x5, #1128]
  405800:	mov	w0, #0x8                   	// #8
  405804:	cmp	w2, w8
  405808:	cset	w9, ne  // ne = any
  40580c:	csel	w0, wzr, w0, eq  // eq = none
  405810:	b	405574 <ferror@plt+0x3fe4>
  405814:	nop
  405818:	stp	x29, x30, [sp, #-128]!
  40581c:	mov	x29, sp
  405820:	stp	x19, x20, [sp, #16]
  405824:	ldr	x20, [x1, #24]
  405828:	stp	x23, x24, [sp, #48]
  40582c:	mov	x24, x0
  405830:	mov	x23, x2
  405834:	cbz	x20, 405aac <ferror@plt+0x451c>
  405838:	ldr	x9, [x0, #24]
  40583c:	stp	x25, x26, [sp, #64]
  405840:	mov	x19, x3
  405844:	mov	x25, x1
  405848:	cbz	x9, 405e6c <ferror@plt+0x48dc>
  40584c:	ldrb	w0, [x1, #40]
  405850:	stp	x27, x28, [sp, #80]
  405854:	cmp	x0, x3
  405858:	ldp	x28, x1, [x24]
  40585c:	cset	w10, ne  // ne = any
  405860:	ldp	x19, x0, [x25]
  405864:	stp	x21, x22, [sp, #32]
  405868:	ldrb	w8, [x24, #40]
  40586c:	ldr	x7, [x2]
  405870:	sub	x2, x9, x1
  405874:	cmp	x1, x0
  405878:	sub	x3, x20, x0
  40587c:	csel	x26, x1, x0, cs  // cs = hs, nlast
  405880:	csel	x21, x1, x0, ls  // ls = plast
  405884:	cmp	x3, x2
  405888:	sub	x11, x26, x21
  40588c:	csel	x22, x3, x2, cs  // cs = hs, nlast
  405890:	cmp	w8, w10
  405894:	add	x22, x22, x26
  405898:	b.eq	4058dc <ferror@plt+0x434c>  // b.none
  40589c:	cmp	x3, x2
  4058a0:	b.eq	405ee0 <ferror@plt+0x4950>  // b.none
  4058a4:	cset	w27, hi  // hi = pmore
  4058a8:	adrp	x5, 433000 <ferror@plt+0x31a70>
  4058ac:	cbz	w27, 405a90 <ferror@plt+0x4500>
  4058b0:	cbz	x11, 405db8 <ferror@plt+0x4828>
  4058b4:	cmp	x1, x0
  4058b8:	mov	x1, x9
  4058bc:	mov	x0, x28
  4058c0:	mov	x9, x20
  4058c4:	mov	x28, x19
  4058c8:	mov	x20, x1
  4058cc:	mov	x19, x0
  4058d0:	b.hi	405d30 <ferror@plt+0x47a0>  // b.pmore
  4058d4:	lsl	x2, x11, #2
  4058d8:	b	405b0c <ferror@plt+0x457c>
  4058dc:	add	x22, x22, #0x1
  4058e0:	cbnz	x11, 405af8 <ferror@plt+0x4568>
  4058e4:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4058e8:	cmp	x20, x9
  4058ec:	csel	x1, x20, x9, ls  // ls = plast
  4058f0:	mov	w27, #0x0                   	// #0
  4058f4:	ldr	x4, [x0, #584]
  4058f8:	mov	w6, #0x0                   	// #0
  4058fc:	ldr	w5, [x4, #1132]
  405900:	ldr	w0, [x4, #1128]
  405904:	cmp	x1, #0x0
  405908:	mov	x3, #0x0                   	// #0
  40590c:	ccmp	w0, w5, #0x0, ne  // ne = any
  405910:	b.ne	405964 <ferror@plt+0x43d4>  // b.any
  405914:	mov	w0, #0xc9ff                	// #51711
  405918:	mov	w8, #0x3600                	// #13824
  40591c:	movk	w0, #0x3b9a, lsl #16
  405920:	movk	w8, #0xc465, lsl #16
  405924:	nop
  405928:	ldr	w5, [x19, x3, lsl #2]
  40592c:	ldr	w2, [x28, x3, lsl #2]
  405930:	add	w6, w6, w5
  405934:	add	w5, w6, w2
  405938:	cmp	w5, w0
  40593c:	add	w2, w5, w8
  405940:	csel	w5, w2, w5, gt
  405944:	str	w5, [x7, x3, lsl #2]
  405948:	cset	w6, gt
  40594c:	add	x3, x3, #0x1
  405950:	ldr	w2, [x4, #1128]
  405954:	ldr	w5, [x4, #1132]
  405958:	cmp	w5, w2
  40595c:	ccmp	x1, x3, #0x0, eq  // eq = none
  405960:	b.hi	405928 <ferror@plt+0x4398>  // b.pmore
  405964:	ldr	w0, [x4, #1128]
  405968:	cmp	w0, w5
  40596c:	ccmp	x3, x9, #0x2, eq  // eq = none
  405970:	b.cs	4059bc <ferror@plt+0x442c>  // b.hs, b.nlast
  405974:	mov	w1, #0xc9ff                	// #51711
  405978:	mov	w8, #0x3600                	// #13824
  40597c:	movk	w1, #0x3b9a, lsl #16
  405980:	movk	w8, #0xc465, lsl #16
  405984:	nop
  405988:	ldr	w0, [x28, x3, lsl #2]
  40598c:	add	w0, w6, w0
  405990:	cmp	w0, w1
  405994:	add	w2, w0, w8
  405998:	csel	w0, w2, w0, gt
  40599c:	str	w0, [x7, x3, lsl #2]
  4059a0:	cset	w6, gt
  4059a4:	add	x3, x3, #0x1
  4059a8:	ldr	w0, [x4, #1128]
  4059ac:	ldr	w5, [x4, #1132]
  4059b0:	cmp	w5, w0
  4059b4:	ccmp	x9, x3, #0x0, eq  // eq = none
  4059b8:	b.hi	405988 <ferror@plt+0x43f8>  // b.pmore
  4059bc:	ldr	w0, [x4, #1128]
  4059c0:	cmp	x3, x20
  4059c4:	ccmp	w0, w5, #0x0, cc  // cc = lo, ul, last
  4059c8:	b.ne	405a14 <ferror@plt+0x4484>  // b.any
  4059cc:	mov	w1, #0xc9ff                	// #51711
  4059d0:	mov	w8, #0x3600                	// #13824
  4059d4:	movk	w1, #0x3b9a, lsl #16
  4059d8:	movk	w8, #0xc465, lsl #16
  4059dc:	nop
  4059e0:	ldr	w0, [x19, x3, lsl #2]
  4059e4:	add	w0, w6, w0
  4059e8:	cmp	w0, w1
  4059ec:	add	w2, w0, w8
  4059f0:	csel	w0, w2, w0, gt
  4059f4:	str	w0, [x7, x3, lsl #2]
  4059f8:	cset	w6, gt
  4059fc:	add	x3, x3, #0x1
  405a00:	ldr	w0, [x4, #1128]
  405a04:	ldr	w5, [x4, #1132]
  405a08:	cmp	w5, w0
  405a0c:	ccmp	x20, x3, #0x0, eq  // eq = none
  405a10:	b.hi	4059e0 <ferror@plt+0x4450>  // b.pmore
  405a14:	ldr	w0, [x4, #1128]
  405a18:	cmp	w0, w5
  405a1c:	b.ne	405a58 <ferror@plt+0x44c8>  // b.any
  405a20:	sub	x21, x21, x26
  405a24:	add	x21, x21, x22
  405a28:	cmp	x3, x21
  405a2c:	b.cc	405a3c <ferror@plt+0x44ac>  // b.lo, b.ul, b.last
  405a30:	b	405a58 <ferror@plt+0x44c8>
  405a34:	cmp	x3, x21
  405a38:	b.eq	405a58 <ferror@plt+0x44c8>  // b.none
  405a3c:	str	w6, [x7, x3, lsl #2]
  405a40:	add	x3, x3, #0x1
  405a44:	mov	w6, #0x0                   	// #0
  405a48:	ldr	w0, [x4, #1128]
  405a4c:	ldr	w5, [x4, #1132]
  405a50:	cmp	w0, w5
  405a54:	b.eq	405a34 <ferror@plt+0x44a4>  // b.none
  405a58:	ldr	w0, [x4, #1128]
  405a5c:	cmp	w0, w5
  405a60:	b.eq	405cd0 <ferror@plt+0x4740>  // b.none
  405a64:	ldr	w0, [x4, #1128]
  405a68:	cmp	w0, w5
  405a6c:	b.ne	405e4c <ferror@plt+0x48bc>  // b.any
  405a70:	ldp	x21, x22, [sp, #32]
  405a74:	ldp	x25, x26, [sp, #64]
  405a78:	ldp	x27, x28, [sp, #80]
  405a7c:	mov	w0, #0x0                   	// #0
  405a80:	ldp	x19, x20, [sp, #16]
  405a84:	ldp	x23, x24, [sp, #48]
  405a88:	ldp	x29, x30, [sp], #128
  405a8c:	ret
  405a90:	cbnz	x11, 405d28 <ferror@plt+0x4798>
  405a94:	ldr	x4, [x5, #584]
  405a98:	cmp	x20, x9
  405a9c:	csel	x1, x20, x9, ls  // ls = plast
  405aa0:	mov	w6, #0x0                   	// #0
  405aa4:	ldr	w5, [x4, #1132]
  405aa8:	b	405b60 <ferror@plt+0x45d0>
  405aac:	cmp	x0, x2
  405ab0:	b.eq	405a7c <ferror@plt+0x44ec>  // b.none
  405ab4:	ldr	x0, [x2, #32]
  405ab8:	mov	x19, #0x2                   	// #2
  405abc:	ldr	x2, [x24, #24]
  405ac0:	cmp	x2, x19
  405ac4:	csel	x19, x2, x19, cs  // cs = hs, nlast
  405ac8:	cmp	x19, x0
  405acc:	ldr	x0, [x23]
  405ad0:	b.hi	405fd4 <ferror@plt+0x4a44>  // b.pmore
  405ad4:	ldrb	w3, [x24, #40]
  405ad8:	ldr	x1, [x24]
  405adc:	str	x2, [x23, #24]
  405ae0:	ldur	q0, [x24, #8]
  405ae4:	strb	w3, [x23, #40]
  405ae8:	lsl	x2, x2, #2
  405aec:	stur	q0, [x23, #8]
  405af0:	bl	401240 <memcpy@plt>
  405af4:	b	405a7c <ferror@plt+0x44ec>
  405af8:	cmp	x1, x0
  405afc:	b.ls	40600c <ferror@plt+0x4a7c>  // b.plast
  405b00:	lsl	x2, x11, #2
  405b04:	mov	w27, #0x0                   	// #0
  405b08:	adrp	x5, 433000 <ferror@plt+0x31a70>
  405b0c:	mov	x1, x28
  405b10:	mov	x0, x7
  405b14:	stp	x2, x9, [sp, #96]
  405b18:	stp	w8, w10, [sp, #112]
  405b1c:	str	x5, [sp, #120]
  405b20:	bl	401240 <memcpy@plt>
  405b24:	ldr	x5, [sp, #120]
  405b28:	mov	x7, x0
  405b2c:	ldp	x2, x9, [sp, #96]
  405b30:	sub	x0, x21, x26
  405b34:	ldr	x4, [x5, #584]
  405b38:	mov	w6, #0x0                   	// #0
  405b3c:	ldp	w8, w10, [sp, #112]
  405b40:	ldr	w5, [x4, #1132]
  405b44:	add	x28, x28, x2
  405b48:	add	x9, x9, x0
  405b4c:	cmp	x9, x20
  405b50:	add	x7, x7, x2
  405b54:	csel	x1, x9, x20, ls  // ls = plast
  405b58:	cmp	w8, w10
  405b5c:	b.eq	405900 <ferror@plt+0x4370>  // b.none
  405b60:	ldr	w0, [x4, #1128]
  405b64:	cmp	x1, #0x0
  405b68:	mov	w2, #0xca00                	// #51712
  405b6c:	mov	x3, #0x0                   	// #0
  405b70:	ccmp	w0, w5, #0x0, ne  // ne = any
  405b74:	movk	w2, #0x3b9a, lsl #16
  405b78:	b.ne	405bbc <ferror@plt+0x462c>  // b.any
  405b7c:	nop
  405b80:	ldr	w8, [x19, x3, lsl #2]
  405b84:	ldr	w5, [x28, x3, lsl #2]
  405b88:	add	w8, w6, w8
  405b8c:	cmp	w8, w5
  405b90:	add	w0, w5, w2
  405b94:	csel	w5, w0, w5, gt
  405b98:	cset	w6, gt
  405b9c:	sub	w5, w5, w8
  405ba0:	str	w5, [x7, x3, lsl #2]
  405ba4:	add	x3, x3, #0x1
  405ba8:	ldr	w0, [x4, #1128]
  405bac:	ldr	w5, [x4, #1132]
  405bb0:	cmp	w5, w0
  405bb4:	ccmp	x1, x3, #0x0, eq  // eq = none
  405bb8:	b.hi	405b80 <ferror@plt+0x45f0>  // b.pmore
  405bbc:	ldr	w0, [x4, #1128]
  405bc0:	cmp	w0, w5
  405bc4:	ccmp	x3, x9, #0x2, eq  // eq = none
  405bc8:	b.cs	405c10 <ferror@plt+0x4680>  // b.hs, b.nlast
  405bcc:	mov	w2, #0xca00                	// #51712
  405bd0:	movk	w2, #0x3b9a, lsl #16
  405bd4:	nop
  405bd8:	ldr	w5, [x28, x3, lsl #2]
  405bdc:	mov	w0, w6
  405be0:	cmp	w6, w5
  405be4:	add	w1, w5, w2
  405be8:	csel	w5, w1, w5, gt
  405bec:	cset	w6, gt
  405bf0:	sub	w5, w5, w0
  405bf4:	str	w5, [x7, x3, lsl #2]
  405bf8:	add	x3, x3, #0x1
  405bfc:	ldr	w0, [x4, #1128]
  405c00:	ldr	w5, [x4, #1132]
  405c04:	cmp	w5, w0
  405c08:	ccmp	x9, x3, #0x0, eq  // eq = none
  405c0c:	b.hi	405bd8 <ferror@plt+0x4648>  // b.pmore
  405c10:	ldr	w0, [x4, #1128]
  405c14:	cmp	w0, w5
  405c18:	cset	w1, eq  // eq = none
  405c1c:	cmp	x3, x20
  405c20:	cset	w9, cc  // cc = lo, ul, last
  405c24:	ands	w9, w1, w9
  405c28:	b.eq	406004 <ferror@plt+0x4a74>  // b.none
  405c2c:	mov	w8, #0xca00                	// #51712
  405c30:	movk	w8, #0x3b9a, lsl #16
  405c34:	nop
  405c38:	ldr	w5, [x19, x3, lsl #2]
  405c3c:	add	w5, w6, w5
  405c40:	cmp	w5, #0x0
  405c44:	neg	w0, w5
  405c48:	sub	w2, w8, w5
  405c4c:	cset	w6, gt
  405c50:	b.le	405dec <ferror@plt+0x485c>
  405c54:	str	w2, [x7, x3, lsl #2]
  405c58:	add	x3, x3, #0x1
  405c5c:	ldr	w0, [x4, #1128]
  405c60:	ldr	w5, [x4, #1132]
  405c64:	cmp	w0, w5
  405c68:	ccmp	x20, x3, #0x0, eq  // eq = none
  405c6c:	b.hi	405c38 <ferror@plt+0x46a8>  // b.pmore
  405c70:	ldr	w0, [x4, #1128]
  405c74:	cmp	w0, w5
  405c78:	b.ne	405a58 <ferror@plt+0x44c8>  // b.any
  405c7c:	sub	x21, x21, x26
  405c80:	add	x21, x21, x22
  405c84:	cmp	x21, x3
  405c88:	b.ls	405a58 <ferror@plt+0x44c8>  // b.plast
  405c8c:	tst	w9, #0xff
  405c90:	mov	w1, #0xca00                	// #51712
  405c94:	movk	w1, #0x3b9a, lsl #16
  405c98:	csel	w1, w1, wzr, ne  // ne = any
  405c9c:	sub	w1, w1, w9
  405ca0:	b	405cac <ferror@plt+0x471c>
  405ca4:	cmp	x3, x21
  405ca8:	b.eq	405a58 <ferror@plt+0x44c8>  // b.none
  405cac:	str	w1, [x7, x3, lsl #2]
  405cb0:	add	x3, x3, #0x1
  405cb4:	ldr	w0, [x4, #1128]
  405cb8:	ldr	w5, [x4, #1132]
  405cbc:	cmp	w0, w5
  405cc0:	b.eq	405ca4 <ferror@plt+0x4714>  // b.none
  405cc4:	ldr	w0, [x4, #1128]
  405cc8:	cmp	w0, w5
  405ccc:	b.ne	405a64 <ferror@plt+0x44d4>  // b.any
  405cd0:	ldr	x2, [x24, #16]
  405cd4:	str	x22, [x23, #24]
  405cd8:	ldr	x0, [x25, #16]
  405cdc:	ldrb	w1, [x24, #40]
  405ce0:	cmp	x0, x2
  405ce4:	eor	w27, w27, w1
  405ce8:	csel	x0, x0, x2, cs  // cs = hs, nlast
  405cec:	stp	x26, x0, [x23, #8]
  405cf0:	strb	w27, [x23, #40]
  405cf4:	cbz	x22, 405fc8 <ferror@plt+0x4a38>
  405cf8:	ldr	x1, [x23]
  405cfc:	sub	x1, x1, #0x4
  405d00:	b	405d10 <ferror@plt+0x4780>
  405d04:	sub	x22, x22, #0x1
  405d08:	str	x22, [x23, #24]
  405d0c:	cbz	x22, 405fc8 <ferror@plt+0x4a38>
  405d10:	ldr	w0, [x1, x22, lsl #2]
  405d14:	cbz	w0, 405d04 <ferror@plt+0x4774>
  405d18:	cmp	x26, x22
  405d1c:	b.ls	405a64 <ferror@plt+0x44d4>  // b.plast
  405d20:	str	x26, [x23, #24]
  405d24:	b	405a64 <ferror@plt+0x44d4>
  405d28:	cmp	x1, x0
  405d2c:	b.hi	4058d4 <ferror@plt+0x4344>  // b.pmore
  405d30:	ldr	x4, [x5, #584]
  405d34:	ldr	w0, [x4, #1128]
  405d38:	ldr	w5, [x4, #1132]
  405d3c:	cmp	w5, w0
  405d40:	cset	w6, eq  // eq = none
  405d44:	cmp	x11, #0x0
  405d48:	csel	w6, w6, wzr, ne  // ne = any
  405d4c:	cbz	w6, 405d98 <ferror@plt+0x4808>
  405d50:	mov	w12, #0xca00                	// #51712
  405d54:	mov	w2, #0x0                   	// #0
  405d58:	mov	x1, #0x0                   	// #0
  405d5c:	movk	w12, #0x3b9a, lsl #16
  405d60:	ldr	w0, [x19, x1, lsl #2]
  405d64:	add	w0, w2, w0
  405d68:	cmp	w0, #0x0
  405d6c:	neg	w3, w0
  405d70:	sub	w5, w12, w0
  405d74:	cset	w2, gt
  405d78:	b.le	405e1c <ferror@plt+0x488c>
  405d7c:	str	w5, [x7, x1, lsl #2]
  405d80:	add	x1, x1, #0x1
  405d84:	cmp	x11, x1
  405d88:	ldr	w0, [x4, #1128]
  405d8c:	ldr	w5, [x4, #1132]
  405d90:	ccmp	w0, w5, #0x0, hi  // hi = pmore
  405d94:	b.eq	405d60 <ferror@plt+0x47d0>  // b.none
  405d98:	ldr	w0, [x4, #1128]
  405d9c:	lsl	x2, x11, #2
  405da0:	cmp	w0, w5
  405da4:	b.ne	405e4c <ferror@plt+0x48bc>  // b.any
  405da8:	sub	x0, x21, x26
  405dac:	add	x19, x19, x2
  405db0:	add	x20, x20, x0
  405db4:	b	405b4c <ferror@plt+0x45bc>
  405db8:	ldr	x4, [x5, #584]
  405dbc:	cmp	x20, x9
  405dc0:	mov	x2, x28
  405dc4:	mov	x0, x9
  405dc8:	csel	x1, x20, x9, ls  // ls = plast
  405dcc:	mov	x28, x19
  405dd0:	mov	x9, x20
  405dd4:	ldr	w5, [x4, #1132]
  405dd8:	mov	x19, x2
  405ddc:	mov	x20, x0
  405de0:	mov	w27, #0x1                   	// #1
  405de4:	mov	w6, #0x0                   	// #0
  405de8:	b	405b60 <ferror@plt+0x45d0>
  405dec:	str	w0, [x7, x3, lsl #2]
  405df0:	add	x3, x3, #0x1
  405df4:	ldr	w0, [x4, #1128]
  405df8:	ldr	w5, [x4, #1132]
  405dfc:	cmp	w5, w0
  405e00:	cset	w2, eq  // eq = none
  405e04:	cmp	x20, x3
  405e08:	cset	w0, hi  // hi = pmore
  405e0c:	tst	w2, w0
  405e10:	b.ne	405c38 <ferror@plt+0x46a8>  // b.any
  405e14:	mov	w9, #0x0                   	// #0
  405e18:	b	405c70 <ferror@plt+0x46e0>
  405e1c:	str	w3, [x7, x1, lsl #2]
  405e20:	add	x1, x1, #0x1
  405e24:	ldr	w0, [x4, #1128]
  405e28:	ldr	w5, [x4, #1132]
  405e2c:	cmp	w5, w0
  405e30:	cset	w3, eq  // eq = none
  405e34:	cmp	x11, x1
  405e38:	cset	w0, hi  // hi = pmore
  405e3c:	tst	w3, w0
  405e40:	b.ne	405d60 <ferror@plt+0x47d0>  // b.any
  405e44:	mov	w6, #0x0                   	// #0
  405e48:	b	405d98 <ferror@plt+0x4808>
  405e4c:	mov	w0, #0x8                   	// #8
  405e50:	ldp	x19, x20, [sp, #16]
  405e54:	ldp	x21, x22, [sp, #32]
  405e58:	ldp	x23, x24, [sp, #48]
  405e5c:	ldp	x25, x26, [sp, #64]
  405e60:	ldp	x27, x28, [sp, #80]
  405e64:	ldp	x29, x30, [sp], #128
  405e68:	ret
  405e6c:	cmp	x1, x2
  405e70:	b.eq	405eb8 <ferror@plt+0x4928>  // b.none
  405e74:	ldr	x0, [x2, #32]
  405e78:	cmp	x20, #0x2
  405e7c:	stp	x21, x22, [sp, #32]
  405e80:	mov	x21, #0x2                   	// #2
  405e84:	csel	x21, x20, x21, cs  // cs = hs, nlast
  405e88:	cmp	x21, x0
  405e8c:	ldr	x0, [x2]
  405e90:	b.hi	405fec <ferror@plt+0x4a5c>  // b.pmore
  405e94:	ldrb	w3, [x25, #40]
  405e98:	lsl	x2, x20, #2
  405e9c:	ldr	x1, [x25]
  405ea0:	str	x20, [x23, #24]
  405ea4:	ldur	q0, [x25, #8]
  405ea8:	strb	w3, [x23, #40]
  405eac:	stur	q0, [x23, #8]
  405eb0:	bl	401240 <memcpy@plt>
  405eb4:	ldp	x21, x22, [sp, #32]
  405eb8:	mov	w0, #0x0                   	// #0
  405ebc:	ldrb	w1, [x25, #40]
  405ec0:	ldp	x25, x26, [sp, #64]
  405ec4:	cmp	x1, x19
  405ec8:	cset	w1, ne  // ne = any
  405ecc:	strb	w1, [x23, #40]
  405ed0:	ldp	x19, x20, [sp, #16]
  405ed4:	ldp	x23, x24, [sp, #48]
  405ed8:	ldp	x29, x30, [sp], #128
  405edc:	ret
  405ee0:	adrp	x5, 433000 <ferror@plt+0x31a70>
  405ee4:	cmp	x1, x0
  405ee8:	lsl	x2, x11, #2
  405eec:	ldr	x12, [x5, #584]
  405ef0:	ldr	w13, [x12, #1132]
  405ef4:	b.ls	405f60 <ferror@plt+0x49d0>  // b.plast
  405ef8:	ldr	w3, [x12, #1128]
  405efc:	add	x6, x28, x2
  405f00:	sub	x2, x20, #0x1
  405f04:	cmp	w3, w13
  405f08:	b.ne	406048 <ferror@plt+0x4ab8>  // b.any
  405f0c:	nop
  405f10:	ldr	w3, [x6, x2, lsl #2]
  405f14:	ldr	w4, [x19, x2, lsl #2]
  405f18:	subs	w3, w3, w4
  405f1c:	b.ne	405f34 <ferror@plt+0x49a4>  // b.any
  405f20:	ldr	w4, [x12, #1128]
  405f24:	sub	x2, x2, #0x1
  405f28:	cmp	x20, x2
  405f2c:	ccmp	w4, w13, #0x0, hi  // hi = pmore
  405f30:	b.eq	405f10 <ferror@plt+0x4980>  // b.none
  405f34:	ldr	w4, [x12, #1128]
  405f38:	cmp	w4, w13
  405f3c:	b.ne	406058 <ferror@plt+0x4ac8>  // b.any
  405f40:	sbfx	x4, x3, #31, #1
  405f44:	add	x2, x2, #0x1
  405f48:	eor	x2, x4, x2
  405f4c:	lsr	w3, w3, #31
  405f50:	add	x3, x2, x3
  405f54:	lsr	x27, x3, #63
  405f58:	and	w27, w27, #0xff
  405f5c:	b	4058ac <ferror@plt+0x431c>
  405f60:	ldr	w4, [x12, #1128]
  405f64:	sub	x3, x9, #0x1
  405f68:	add	x14, x19, x2
  405f6c:	cmp	w4, w13
  405f70:	b.ne	406050 <ferror@plt+0x4ac0>  // b.any
  405f74:	nop
  405f78:	ldr	w4, [x28, x3, lsl #2]
  405f7c:	ldr	w6, [x14, x3, lsl #2]
  405f80:	subs	w4, w4, w6
  405f84:	b.ne	405f9c <ferror@plt+0x4a0c>  // b.any
  405f88:	ldr	w6, [x12, #1128]
  405f8c:	sub	x3, x3, #0x1
  405f90:	cmp	w6, w13
  405f94:	ccmp	x9, x3, #0x0, eq  // eq = none
  405f98:	b.hi	405f78 <ferror@plt+0x49e8>  // b.pmore
  405f9c:	ldr	w6, [x12, #1128]
  405fa0:	cmp	w6, w13
  405fa4:	b.ne	40607c <ferror@plt+0x4aec>  // b.any
  405fa8:	sbfx	x2, x4, #31, #1
  405fac:	add	x3, x3, #0x1
  405fb0:	eor	x3, x2, x3
  405fb4:	lsr	w4, w4, #31
  405fb8:	add	x4, x3, x4
  405fbc:	cmp	x4, #0x0
  405fc0:	cset	w27, le
  405fc4:	b	4058ac <ferror@plt+0x431c>
  405fc8:	str	xzr, [x23, #8]
  405fcc:	strb	wzr, [x23, #40]
  405fd0:	b	405a64 <ferror@plt+0x44d4>
  405fd4:	lsl	x1, x19, #2
  405fd8:	bl	402f98 <ferror@plt+0x1a08>
  405fdc:	str	x0, [x23]
  405fe0:	str	x19, [x23, #32]
  405fe4:	ldr	x2, [x24, #24]
  405fe8:	b	405ad4 <ferror@plt+0x4544>
  405fec:	lsl	x1, x21, #2
  405ff0:	bl	402f98 <ferror@plt+0x1a08>
  405ff4:	str	x0, [x23]
  405ff8:	str	x21, [x23, #32]
  405ffc:	ldr	x20, [x25, #24]
  406000:	b	405e94 <ferror@plt+0x4904>
  406004:	mov	w9, w6
  406008:	b	405c70 <ferror@plt+0x46e0>
  40600c:	lsl	x2, x11, #2
  406010:	mov	x0, x7
  406014:	mov	x1, x19
  406018:	stp	x2, x9, [sp, #96]
  40601c:	mov	w27, #0x0                   	// #0
  406020:	stp	w8, w10, [sp, #112]
  406024:	bl	401240 <memcpy@plt>
  406028:	mov	x7, x0
  40602c:	adrp	x0, 433000 <ferror@plt+0x31a70>
  406030:	ldp	w8, w10, [sp, #112]
  406034:	mov	w6, #0x0                   	// #0
  406038:	ldr	x4, [x0, #584]
  40603c:	ldp	x2, x9, [sp, #96]
  406040:	ldr	w5, [x4, #1132]
  406044:	b	405da8 <ferror@plt+0x4818>
  406048:	mov	w3, #0x0                   	// #0
  40604c:	b	405f34 <ferror@plt+0x49a4>
  406050:	mov	w4, #0x0                   	// #0
  406054:	b	405f9c <ferror@plt+0x4a0c>
  406058:	cbz	x11, 405db8 <ferror@plt+0x4828>
  40605c:	mov	x1, x9
  406060:	mov	x0, x28
  406064:	mov	x9, x20
  406068:	mov	x28, x19
  40606c:	mov	x20, x1
  406070:	mov	x19, x0
  406074:	mov	w27, #0x1                   	// #1
  406078:	b	405d30 <ferror@plt+0x47a0>
  40607c:	cbz	x11, 405db8 <ferror@plt+0x4828>
  406080:	mov	x1, x9
  406084:	mov	x0, x28
  406088:	mov	x9, x20
  40608c:	mov	x28, x19
  406090:	mov	x20, x1
  406094:	mov	x19, x0
  406098:	mov	w27, #0x1                   	// #1
  40609c:	b	405b0c <ferror@plt+0x457c>
  4060a0:	sub	sp, sp, #0x270
  4060a4:	stp	x29, x30, [sp]
  4060a8:	mov	x29, sp
  4060ac:	stp	x23, x24, [sp, #48]
  4060b0:	mov	x24, x0
  4060b4:	ldr	x0, [x0, #24]
  4060b8:	stp	x25, x26, [sp, #64]
  4060bc:	mov	x25, x2
  4060c0:	stp	x27, x28, [sp, #80]
  4060c4:	str	x3, [sp, #104]
  4060c8:	str	xzr, [sp, #144]
  4060cc:	cbnz	x0, 4060fc <ferror@plt+0x4b6c>
  4060d0:	mov	x1, x2
  4060d4:	mov	w27, #0x0                   	// #0
  4060d8:	mov	w2, #0x0                   	// #0
  4060dc:	blr	x3
  4060e0:	mov	w0, w27
  4060e4:	ldp	x29, x30, [sp]
  4060e8:	ldp	x23, x24, [sp, #48]
  4060ec:	ldp	x25, x26, [sp, #64]
  4060f0:	ldp	x27, x28, [sp, #80]
  4060f4:	add	sp, sp, #0x270
  4060f8:	ret
  4060fc:	mov	x2, #0x0                   	// #0
  406100:	add	x0, sp, #0x98
  406104:	stp	x19, x20, [sp, #16]
  406108:	mov	x19, x1
  40610c:	mov	x1, #0x8                   	// #8
  406110:	stp	x21, x22, [sp, #32]
  406114:	bl	401768 <ferror@plt+0x1d8>
  406118:	mov	x21, #0x2                   	// #2
  40611c:	ldr	x22, [x24, #8]
  406120:	cmp	x22, x21
  406124:	csel	x22, x22, x21, cs  // cs = hs, nlast
  406128:	lsl	x0, x22, #2
  40612c:	bl	402f78 <ferror@plt+0x19e8>
  406130:	ldr	x20, [x24, #24]
  406134:	str	x0, [sp, #240]
  406138:	stp	xzr, xzr, [sp, #248]
  40613c:	cmp	x20, x21
  406140:	csel	x20, x20, x21, cs  // cs = hs, nlast
  406144:	stp	xzr, x22, [sp, #264]
  406148:	lsl	x0, x20, #2
  40614c:	strb	wzr, [sp, #280]
  406150:	bl	402f78 <ferror@plt+0x19e8>
  406154:	str	x0, [sp, #192]
  406158:	ldr	x4, [x24, #24]
  40615c:	stp	xzr, xzr, [sp, #200]
  406160:	mov	x3, x0
  406164:	cmp	x4, x21
  406168:	stp	xzr, x20, [sp, #216]
  40616c:	csel	x21, x4, x21, cs  // cs = hs, nlast
  406170:	strb	wzr, [sp, #232]
  406174:	cmp	x20, x21
  406178:	b.cc	4063cc <ferror@plt+0x4e3c>  // b.lo, b.ul, b.last
  40617c:	mov	x0, x3
  406180:	ldrb	w3, [x24, #40]
  406184:	ldr	x1, [x24]
  406188:	lsl	x2, x4, #2
  40618c:	ldur	q0, [x24, #8]
  406190:	str	x4, [sp, #216]
  406194:	strb	w3, [sp, #232]
  406198:	add	x21, sp, #0xc0
  40619c:	stur	q0, [sp, #200]
  4061a0:	bl	401240 <memcpy@plt>
  4061a4:	ldr	x1, [sp, #208]
  4061a8:	cbz	x1, 4061b4 <ferror@plt+0x4c24>
  4061ac:	mov	x0, x21
  4061b0:	bl	404ff8 <ferror@plt+0x3a68>
  4061b4:	ldr	x0, [x24, #8]
  4061b8:	ldr	x1, [x24, #24]
  4061bc:	ldr	x2, [sp, #216]
  4061c0:	cmp	x1, #0x0
  4061c4:	sub	x4, x1, x0
  4061c8:	csel	x1, x4, x1, ne  // ne = any
  4061cc:	ldr	x3, [sp, #200]
  4061d0:	cbz	x2, 4061e0 <ferror@plt+0x4c50>
  4061d4:	sub	x2, x2, x3
  4061d8:	cmp	x1, x2
  4061dc:	csel	x1, x1, x2, cs  // cs = hs, nlast
  4061e0:	cmp	x0, x3
  4061e4:	mov	x20, #0x2                   	// #2
  4061e8:	csel	x0, x0, x3, cs  // cs = hs, nlast
  4061ec:	bl	402f48 <ferror@plt+0x19b8>
  4061f0:	mov	x1, #0x1                   	// #1
  4061f4:	bl	402f48 <ferror@plt+0x19b8>
  4061f8:	ldr	x1, [sp, #272]
  4061fc:	cmp	x0, x20
  406200:	csel	x20, x0, x20, cs  // cs = hs, nlast
  406204:	cmp	x20, x1
  406208:	b.hi	4063b4 <ferror@plt+0x4e24>  // b.pmore
  40620c:	mov	x1, x21
  406210:	add	x2, sp, #0xf0
  406214:	mov	x0, x24
  406218:	mov	x3, #0x1                   	// #1
  40621c:	bl	405818 <ferror@plt+0x4288>
  406220:	mov	w27, w0
  406224:	cbnz	w0, 406378 <ferror@plt+0x4de8>
  406228:	adrp	x0, 433000 <ferror@plt+0x31a70>
  40622c:	ldr	x3, [x0, #584]
  406230:	ldr	x0, [x3, #2248]
  406234:	cmp	x0, x19
  406238:	b.eq	406784 <ferror@plt+0x51f4>  // b.none
  40623c:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  406240:	mov	x8, #0xca00                	// #51712
  406244:	movk	x8, #0x3b9a, lsl #16
  406248:	mov	x1, #0x1                   	// #1
  40624c:	ldr	q0, [x0, #16]
  406250:	cmp	x19, x8
  406254:	mov	x0, x19
  406258:	str	q0, [x3, #2256]
  40625c:	b.hi	406790 <ferror@plt+0x5200>  // b.pmore
  406260:	mov	x2, x0
  406264:	mul	x0, x0, x19
  406268:	mov	x21, x1
  40626c:	add	x1, x1, #0x1
  406270:	cmp	x0, x8
  406274:	b.ls	406260 <ferror@plt+0x4cd0>  // b.plast
  406278:	add	x0, x3, #0x8c8
  40627c:	sub	x8, x8, x2
  406280:	stp	x19, x2, [x0]
  406284:	stp	x21, x8, [x0, #16]
  406288:	ldr	w5, [x3, #1132]
  40628c:	cbnz	x8, 4067ac <ferror@plt+0x521c>
  406290:	ldr	w0, [x3, #1128]
  406294:	mov	x20, #0x0                   	// #0
  406298:	cmp	w0, w5
  40629c:	b.ne	40635c <ferror@plt+0x4dcc>  // b.any
  4062a0:	sub	x23, x21, #0x1
  4062a4:	nop
  4062a8:	ldr	x0, [sp, #216]
  4062ac:	cmp	x0, x20
  4062b0:	b.ls	40635c <ferror@plt+0x4dcc>  // b.plast
  4062b4:	ldr	w1, [x3, #1128]
  4062b8:	cmp	x21, #0x0
  4062bc:	ldr	x2, [sp, #192]
  4062c0:	ccmp	w1, w5, #0x0, ne  // ne = any
  4062c4:	ldrsw	x26, [x2, x20, lsl #2]
  4062c8:	b.ne	40634c <ferror@plt+0x4dbc>  // b.any
  4062cc:	sub	x0, x0, #0x1
  4062d0:	cmp	x26, #0x0
  4062d4:	ccmp	x20, x0, #0x0, eq  // eq = none
  4062d8:	b.cs	40634c <ferror@plt+0x4dbc>  // b.hs, b.nlast
  4062dc:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4062e0:	mov	x28, #0x0                   	// #0
  4062e4:	add	x22, x0, #0x248
  4062e8:	b	406338 <ferror@plt+0x4da8>
  4062ec:	udiv	x0, x26, x19
  4062f0:	msub	x3, x0, x19, x26
  4062f4:	mov	x26, x0
  4062f8:	add	x0, sp, #0x98
  4062fc:	add	x1, sp, #0x90
  406300:	str	x3, [sp, #144]
  406304:	bl	401940 <ferror@plt+0x3b0>
  406308:	ldr	x3, [x22]
  40630c:	add	x28, x28, #0x1
  406310:	ldr	w0, [x3, #1128]
  406314:	ldr	w5, [x3, #1132]
  406318:	cmp	w0, w5
  40631c:	ccmp	x28, x21, #0x2, eq  // eq = none
  406320:	b.cs	40634c <ferror@plt+0x4dbc>  // b.hs, b.nlast
  406324:	ldr	x0, [sp, #216]
  406328:	cmp	x26, #0x0
  40632c:	sub	x0, x0, #0x1
  406330:	ccmp	x0, x20, #0x2, eq  // eq = none
  406334:	b.ls	40634c <ferror@plt+0x4dbc>  // b.plast
  406338:	cmp	x28, x23
  40633c:	b.ne	4062ec <ferror@plt+0x4d5c>  // b.any
  406340:	mov	x3, x26
  406344:	mov	x26, #0x0                   	// #0
  406348:	b	4062f8 <ferror@plt+0x4d68>
  40634c:	ldr	w0, [x3, #1128]
  406350:	add	x20, x20, #0x1
  406354:	cmp	w0, w5
  406358:	b.eq	4062a8 <ferror@plt+0x4d18>  // b.none
  40635c:	ldr	w0, [x3, #1128]
  406360:	cmp	w5, w0
  406364:	b.eq	4063e8 <ferror@plt+0x4e58>  // b.none
  406368:	ldr	w0, [x3, #1128]
  40636c:	cmp	w0, w5
  406370:	b.eq	406378 <ferror@plt+0x4de8>  // b.none
  406374:	mov	w27, #0x8                   	// #8
  406378:	ldr	x0, [sp, #240]
  40637c:	bl	401470 <free@plt>
  406380:	ldr	x0, [sp, #192]
  406384:	bl	401470 <free@plt>
  406388:	add	x0, sp, #0x98
  40638c:	bl	401e18 <ferror@plt+0x888>
  406390:	ldp	x19, x20, [sp, #16]
  406394:	ldp	x21, x22, [sp, #32]
  406398:	mov	w0, w27
  40639c:	ldp	x29, x30, [sp]
  4063a0:	ldp	x23, x24, [sp, #48]
  4063a4:	ldp	x25, x26, [sp, #64]
  4063a8:	ldp	x27, x28, [sp, #80]
  4063ac:	add	sp, sp, #0x270
  4063b0:	ret
  4063b4:	ldr	x0, [sp, #240]
  4063b8:	lsl	x1, x20, #2
  4063bc:	bl	402f98 <ferror@plt+0x1a08>
  4063c0:	str	x0, [sp, #240]
  4063c4:	str	x20, [sp, #272]
  4063c8:	b	40620c <ferror@plt+0x4c7c>
  4063cc:	lsl	x1, x21, #2
  4063d0:	bl	402f98 <ferror@plt+0x1a08>
  4063d4:	mov	x3, x0
  4063d8:	str	x0, [sp, #192]
  4063dc:	str	x21, [sp, #224]
  4063e0:	ldr	x4, [x24, #24]
  4063e4:	b	40617c <ferror@plt+0x4bec>
  4063e8:	ldr	w0, [x3, #1128]
  4063ec:	mov	x20, #0x0                   	// #0
  4063f0:	cmp	w5, w0
  4063f4:	b.eq	406430 <ferror@plt+0x4ea0>  // b.none
  4063f8:	b	406444 <ferror@plt+0x4eb4>
  4063fc:	bl	401e00 <ferror@plt+0x870>
  406400:	add	x20, x20, #0x1
  406404:	ldr	x0, [x0]
  406408:	mov	x1, x25
  40640c:	ldr	x3, [sp, #104]
  406410:	mov	w2, #0x0                   	// #0
  406414:	blr	x3
  406418:	adrp	x0, 433000 <ferror@plt+0x31a70>
  40641c:	ldr	x3, [x0, #584]
  406420:	ldr	w0, [x3, #1128]
  406424:	ldr	w5, [x3, #1132]
  406428:	cmp	w0, w5
  40642c:	b.ne	406444 <ferror@plt+0x4eb4>  // b.any
  406430:	ldr	x2, [sp, #160]
  406434:	mov	x1, x20
  406438:	add	x0, sp, #0x98
  40643c:	cmp	x2, x20
  406440:	b.hi	4063fc <ferror@plt+0x4e6c>  // b.pmore
  406444:	ldr	w0, [x3, #1128]
  406448:	cmp	w5, w0
  40644c:	b.ne	406368 <ferror@plt+0x4dd8>  // b.any
  406450:	ldr	x0, [x24, #16]
  406454:	cbz	x0, 406378 <ferror@plt+0x4de8>
  406458:	ldr	x22, [x24, #8]
  40645c:	mov	x0, #0x2                   	// #2
  406460:	mov	x2, #0x1                   	// #1
  406464:	str	w2, [sp, #112]
  406468:	cmp	x22, x0
  40646c:	mov	x23, #0x5a53                	// #23123
  406470:	csel	x22, x22, x0, cs  // cs = hs, nlast
  406474:	movk	x23, #0xa09b, lsl #16
  406478:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  40647c:	mov	x21, #0xca00                	// #51712
  406480:	lsl	x0, x22, #2
  406484:	bl	402f78 <ferror@plt+0x19e8>
  406488:	movi	v0.4s, #0x0
  40648c:	add	x2, sp, #0x200
  406490:	add	x1, sp, #0x1e8
  406494:	str	x1, [sp, #336]
  406498:	add	x1, sp, #0x230
  40649c:	mov	x3, x0
  4064a0:	mov	x0, #0x88                  	// #136
  4064a4:	str	x3, [sp, #288]
  4064a8:	stur	q0, [x2, #-216]
  4064ac:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  4064b0:	movk	x23, #0xb82f, lsl #32
  4064b4:	stur	q0, [x1, #-216]
  4064b8:	add	x26, sp, #0x1b0
  4064bc:	add	x20, sp, #0x180
  4064c0:	ldr	q0, [x2, #32]
  4064c4:	stp	xzr, x22, [sp, #312]
  4064c8:	adrp	x22, 433000 <ferror@plt+0x31a70>
  4064cc:	strb	wzr, [sp, #328]
  4064d0:	add	x22, x22, #0x248
  4064d4:	stur	q0, [x1, #-200]
  4064d8:	movk	x28, #0xcccd
  4064dc:	movk	x21, #0x3b9a, lsl #16
  4064e0:	strb	wzr, [sp, #376]
  4064e4:	bl	402f78 <ferror@plt+0x19e8>
  4064e8:	movi	v0.4s, #0x0
  4064ec:	mov	x1, x0
  4064f0:	str	x1, [sp, #384]
  4064f4:	add	x1, sp, #0x230
  4064f8:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  4064fc:	mov	x0, #0x88                  	// #136
  406500:	strb	wzr, [sp, #424]
  406504:	movk	x23, #0x44, lsl #48
  406508:	stur	q0, [x1, #-168]
  40650c:	ldr	q0, [x2, #32]
  406510:	stur	q0, [x1, #-152]
  406514:	bl	402f78 <ferror@plt+0x19e8>
  406518:	add	x1, sp, #0x230
  40651c:	movi	v0.4s, #0x0
  406520:	str	x0, [sp, #432]
  406524:	add	x0, sp, #0x230
  406528:	adrp	x4, 41a000 <ferror@plt+0x18a70>
  40652c:	ldr	x3, [sp, #384]
  406530:	mov	x2, #0x1                   	// #1
  406534:	stur	q0, [x1, #-168]
  406538:	mov	x1, #0x8                   	// #8
  40653c:	stur	q0, [x0, #-120]
  406540:	ldr	q0, [x4, #32]
  406544:	str	x2, [sp, #408]
  406548:	strb	wzr, [sp, #424]
  40654c:	strb	wzr, [sp, #472]
  406550:	stur	q0, [x0, #-104]
  406554:	ldr	x0, [x24, #16]
  406558:	str	w2, [x3]
  40655c:	str	x0, [sp, #304]
  406560:	bl	402f48 <ferror@plt+0x19b8>
  406564:	mov	x1, #0xe38f                	// #58255
  406568:	movk	x1, #0x8e38, lsl #16
  40656c:	movk	x1, #0x38e3, lsl #32
  406570:	movk	x1, #0xe38e, lsl #48
  406574:	umulh	x0, x0, x1
  406578:	lsr	x0, x0, #3
  40657c:	str	x0, [sp, #296]
  406580:	ldr	x0, [x22]
  406584:	ldr	w1, [x0, #1128]
  406588:	ldr	w0, [x0, #1132]
  40658c:	cmp	w1, w0
  406590:	b.ne	406b78 <ferror@plt+0x55e8>  // b.any
  406594:	ldr	x1, [x20, #24]
  406598:	cbz	x1, 4065dc <ferror@plt+0x504c>
  40659c:	ldr	x0, [x20, #8]
  4065a0:	sub	x0, x1, x0
  4065a4:	adds	x3, x0, x0, lsl #3
  4065a8:	b.eq	406b70 <ferror@plt+0x55e0>  // b.none
  4065ac:	ldr	x0, [x20]
  4065b0:	add	x1, x0, x1, lsl #2
  4065b4:	ldursw	x0, [x1, #-4]
  4065b8:	mov	x1, #0x1                   	// #1
  4065bc:	cbz	x0, 4065d4 <ferror@plt+0x5044>
  4065c0:	umulh	x2, x0, x28
  4065c4:	cmp	x0, #0x9
  4065c8:	add	x1, x1, #0x1
  4065cc:	lsr	x0, x2, #3
  4065d0:	b.hi	4065c0 <ferror@plt+0x5030>  // b.pmore
  4065d4:	sub	x0, x3, #0xa
  4065d8:	add	x1, x0, x1
  4065dc:	ldr	x0, [x24, #16]
  4065e0:	add	x0, x0, #0x1
  4065e4:	cmp	x0, x1
  4065e8:	b.ls	406b78 <ferror@plt+0x55e8>  // b.plast
  4065ec:	ldr	x2, [sp, #264]
  4065f0:	mov	x1, #0x2                   	// #2
  4065f4:	ldr	x0, [sp, #320]
  4065f8:	add	x2, x2, #0x1
  4065fc:	cmp	x2, x1
  406600:	csel	x2, x2, x1, cs  // cs = hs, nlast
  406604:	cmp	x2, x0
  406608:	b.hi	406adc <ferror@plt+0x554c>  // b.pmore
  40660c:	mov	x2, x19
  406610:	add	x3, sp, #0x120
  406614:	add	x0, sp, #0xf0
  406618:	add	x1, sp, #0x108
  40661c:	bl	404e60 <ferror@plt+0x38d0>
  406620:	cbnz	w0, 406b50 <ferror@plt+0x55c0>
  406624:	ldr	x6, [sp, #296]
  406628:	ldr	x1, [sp, #312]
  40662c:	cmp	x1, x6
  406630:	b.cs	40663c <ferror@plt+0x50ac>  // b.hs, b.nlast
  406634:	mov	x1, x6
  406638:	str	x6, [sp, #312]
  40663c:	ldrb	w0, [sp, #328]
  406640:	cbnz	w0, 406b40 <ferror@plt+0x55b0>
  406644:	mov	x2, #0x0                   	// #0
  406648:	ldr	x7, [sp, #288]
  40664c:	b	406670 <ferror@plt+0x50e0>
  406650:	lsr	x3, x0, #9
  406654:	umulh	x3, x3, x23
  406658:	cmp	x2, x3, lsr #11
  40665c:	b.ne	406aac <ferror@plt+0x551c>  // b.any
  406660:	ldrsw	x2, [x7, x1, lsl #2]
  406664:	adds	x0, x0, x2
  406668:	mov	x2, x0
  40666c:	b.cs	406aac <ferror@plt+0x551c>  // b.hs, b.nlast
  406670:	cmp	x6, x1
  406674:	mul	x0, x2, x21
  406678:	sub	x1, x1, #0x1
  40667c:	b.cc	406650 <ferror@plt+0x50c0>  // b.lo, b.ul, b.last
  406680:	str	x2, [sp, #144]
  406684:	add	x0, sp, #0x230
  406688:	str	xzr, [sp, #360]
  40668c:	strb	wzr, [sp, #376]
  406690:	stp	xzr, xzr, [x0, #-216]
  406694:	cbz	x2, 406ac4 <ferror@plt+0x5534>
  406698:	ldr	x1, [sp, #368]
  40669c:	mov	x8, #0x0                   	// #0
  4066a0:	ldr	x0, [sp, #336]
  4066a4:	cmp	x1, #0x20
  4066a8:	b.ls	406b1c <ferror@plt+0x558c>  // b.plast
  4066ac:	mov	x7, #0xc9ff                	// #51711
  4066b0:	mov	x3, #0x0                   	// #0
  4066b4:	movk	x7, #0x3b9a, lsl #16
  4066b8:	lsr	x1, x2, #9
  4066bc:	cmp	x2, x7
  4066c0:	umulh	x1, x1, x23
  4066c4:	lsr	x1, x1, #11
  4066c8:	msub	x6, x1, x21, x2
  4066cc:	mov	x2, x1
  4066d0:	str	w6, [x0, x3, lsl #2]
  4066d4:	add	x3, x3, #0x1
  4066d8:	b.hi	4066b8 <ferror@plt+0x5128>  // b.pmore
  4066dc:	ldr	x6, [sp, #296]
  4066e0:	sub	x1, x3, x8
  4066e4:	ldr	x2, [sp, #312]
  4066e8:	cmp	x6, x8
  4066ec:	csel	x0, x6, x8, cs  // cs = hs, nlast
  4066f0:	str	x3, [sp, #360]
  4066f4:	cmp	x2, #0x0
  4066f8:	sub	x6, x2, x6
  4066fc:	csel	x2, x6, x2, ne  // ne = any
  406700:	cmp	x1, x2
  406704:	csel	x1, x1, x2, cs  // cs = hs, nlast
  406708:	bl	402f48 <ferror@plt+0x19b8>
  40670c:	mov	x1, #0x1                   	// #1
  406710:	bl	402f48 <ferror@plt+0x19b8>
  406714:	ldr	x1, [sp, #272]
  406718:	mov	x2, #0x2                   	// #2
  40671c:	cmp	x0, x2
  406720:	csel	x2, x0, x2, cs  // cs = hs, nlast
  406724:	cmp	x2, x1
  406728:	b.hi	406afc <ferror@plt+0x556c>  // b.pmore
  40672c:	add	x0, sp, #0x120
  406730:	add	x2, sp, #0xf0
  406734:	add	x1, sp, #0x150
  406738:	mov	x3, #0x1                   	// #1
  40673c:	bl	405818 <ferror@plt+0x4288>
  406740:	cbnz	w0, 406b50 <ferror@plt+0x55c0>
  406744:	ldrb	w2, [sp, #112]
  406748:	mov	x1, x25
  40674c:	ldr	x3, [sp, #104]
  406750:	str	wzr, [sp, #112]
  406754:	ldr	x0, [sp, #144]
  406758:	blr	x3
  40675c:	mov	x3, x26
  406760:	add	x1, x20, #0x18
  406764:	mov	x2, x19
  406768:	mov	x0, x20
  40676c:	bl	404e60 <ferror@plt+0x38d0>
  406770:	mov	x1, x26
  406774:	mov	x26, x20
  406778:	cbnz	w0, 406b50 <ferror@plt+0x55c0>
  40677c:	mov	x20, x1
  406780:	b	406580 <ferror@plt+0x4ff0>
  406784:	ldr	x21, [x3, #2264]
  406788:	ldr	x8, [x3, #2272]
  40678c:	b	406288 <ferror@plt+0x4cf8>
  406790:	mov	x0, #0xc9ff                	// #51711
  406794:	ldr	w5, [x3, #1132]
  406798:	movk	x0, #0x3b9a, lsl #16
  40679c:	mov	x8, x0
  4067a0:	mov	x21, #0x0                   	// #0
  4067a4:	str	x19, [x3, #2248]
  4067a8:	str	x0, [x3, #2272]
  4067ac:	ldr	w0, [x3, #1128]
  4067b0:	ldr	x20, [x3, #2256]
  4067b4:	cmp	w5, w0
  4067b8:	b.ne	4069bc <ferror@plt+0x542c>  // b.any
  4067bc:	mov	x12, #0x5a53                	// #23123
  4067c0:	mov	x9, #0xc9ff                	// #51711
  4067c4:	movk	x12, #0xa09b, lsl #16
  4067c8:	mov	x11, #0xca00                	// #51712
  4067cc:	ldr	x0, [sp, #216]
  4067d0:	movk	x12, #0xb82f, lsl #32
  4067d4:	mov	x10, #0x0                   	// #0
  4067d8:	movk	x9, #0x3b9a, lsl #16
  4067dc:	movk	x12, #0x44, lsl #48
  4067e0:	movk	x11, #0x3b9a, lsl #16
  4067e4:	nop
  4067e8:	cmp	x10, x0
  4067ec:	b.cs	4069bc <ferror@plt+0x542c>  // b.hs, b.nlast
  4067f0:	ldr	w1, [x3, #1128]
  4067f4:	sub	x26, x0, x10
  4067f8:	cmp	x26, #0x1
  4067fc:	b.eq	4068a8 <ferror@plt+0x5318>  // b.none
  406800:	sub	x22, x26, #0x1
  406804:	cmp	w1, w5
  406808:	b.ne	406894 <ferror@plt+0x5304>  // b.any
  40680c:	ldr	x2, [sp, #192]
  406810:	lsl	x28, x10, #2
  406814:	add	x2, x2, x28
  406818:	lsl	x4, x22, #2
  40681c:	ldrsw	x1, [x2, x22, lsl #2]
  406820:	sub	x14, x4, #0x4
  406824:	sub	x15, x26, #0x1
  406828:	add	x5, x2, x4
  40682c:	ldrsw	x0, [x2, x14]
  406830:	madd	x1, x1, x8, x0
  406834:	udiv	x0, x1, x20
  406838:	msub	x1, x0, x20, x1
  40683c:	str	w1, [x2, x14]
  406840:	ldrsw	x23, [x2, x22, lsl #2]
  406844:	add	x23, x23, x0
  406848:	cmp	x23, x9
  40684c:	b.ls	406878 <ferror@plt+0x52e8>  // b.plast
  406850:	cmp	x22, x15
  406854:	b.eq	4068b8 <ferror@plt+0x5328>  // b.none
  406858:	lsr	x0, x23, #9
  40685c:	add	x4, x4, #0x4
  406860:	umulh	x0, x0, x12
  406864:	ldr	w1, [x2, x4]
  406868:	lsr	x0, x0, #11
  40686c:	add	w1, w1, w0
  406870:	str	w1, [x2, x4]
  406874:	msub	x23, x0, x11, x23
  406878:	str	w23, [x5]
  40687c:	subs	x22, x22, #0x1
  406880:	ldr	w0, [x3, #1128]
  406884:	ldr	w5, [x3, #1132]
  406888:	ccmp	w0, w5, #0x0, ne  // ne = any
  40688c:	b.eq	406818 <ferror@plt+0x5288>  // b.none
  406890:	add	x0, x10, x26
  406894:	ldr	w1, [x3, #1128]
  406898:	str	x0, [sp, #216]
  40689c:	cmp	w1, w5
  4068a0:	b.ne	40693c <ferror@plt+0x53ac>  // b.any
  4068a4:	ldr	w1, [x3, #1128]
  4068a8:	cmp	w1, w5
  4068ac:	b.ne	4069b0 <ferror@plt+0x5420>  // b.any
  4068b0:	add	x10, x10, #0x1
  4068b4:	b	4067e8 <ferror@plt+0x5258>
  4068b8:	mov	x0, x26
  4068bc:	mov	x1, #0x1                   	// #1
  4068c0:	stp	x10, x4, [sp, #112]
  4068c4:	str	x8, [sp, #128]
  4068c8:	bl	402f48 <ferror@plt+0x19b8>
  4068cc:	ldr	x10, [sp, #112]
  4068d0:	mov	x26, x0
  4068d4:	mov	x1, x10
  4068d8:	bl	402f48 <ferror@plt+0x19b8>
  4068dc:	cmp	x0, #0x2
  4068e0:	mov	x12, #0x5a53                	// #23123
  4068e4:	mov	x2, #0x2                   	// #2
  4068e8:	ldr	x1, [sp, #224]
  4068ec:	movk	x12, #0xa09b, lsl #16
  4068f0:	csel	x3, x0, x2, cs  // cs = hs, nlast
  4068f4:	mov	x9, #0xc9ff                	// #51711
  4068f8:	movk	x12, #0xb82f, lsl #32
  4068fc:	mov	x11, #0xca00                	// #51712
  406900:	cmp	x3, x1
  406904:	movk	x9, #0x3b9a, lsl #16
  406908:	movk	x12, #0x44, lsl #48
  40690c:	movk	x11, #0x3b9a, lsl #16
  406910:	ldp	x10, x4, [sp, #112]
  406914:	ldr	x8, [sp, #128]
  406918:	b.hi	406968 <ferror@plt+0x53d8>  // b.pmore
  40691c:	ldr	x0, [sp, #192]
  406920:	add	x2, x0, x28
  406924:	add	x0, x2, x26, lsl #2
  406928:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40692c:	add	x5, x2, x4
  406930:	ldr	x3, [x1, #584]
  406934:	stur	wzr, [x0, #-4]
  406938:	b	406858 <ferror@plt+0x52c8>
  40693c:	ldr	w0, [x3, #1128]
  406940:	mov	w27, #0x8                   	// #8
  406944:	ldr	x0, [sp, #240]
  406948:	bl	401470 <free@plt>
  40694c:	ldr	x0, [sp, #192]
  406950:	bl	401470 <free@plt>
  406954:	add	x0, sp, #0x98
  406958:	bl	401e18 <ferror@plt+0x888>
  40695c:	ldp	x19, x20, [sp, #16]
  406960:	ldp	x21, x22, [sp, #32]
  406964:	b	406398 <ferror@plt+0x4e08>
  406968:	ldr	x0, [sp, #192]
  40696c:	lsl	x1, x3, #2
  406970:	stp	x3, x4, [sp, #112]
  406974:	stp	x10, x8, [sp, #128]
  406978:	bl	402f98 <ferror@plt+0x1a08>
  40697c:	mov	x12, #0x5a53                	// #23123
  406980:	movk	x12, #0xa09b, lsl #16
  406984:	mov	x11, #0xca00                	// #51712
  406988:	movk	x12, #0xb82f, lsl #32
  40698c:	mov	x9, #0xc9ff                	// #51711
  406990:	ldp	x3, x4, [sp, #112]
  406994:	movk	x11, #0x3b9a, lsl #16
  406998:	movk	x12, #0x44, lsl #48
  40699c:	movk	x9, #0x3b9a, lsl #16
  4069a0:	str	x0, [sp, #192]
  4069a4:	str	x3, [sp, #224]
  4069a8:	ldp	x10, x8, [sp, #128]
  4069ac:	b	406920 <ferror@plt+0x5390>
  4069b0:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4069b4:	ldr	x3, [x0, #584]
  4069b8:	ldr	w5, [x3, #1132]
  4069bc:	ldr	w0, [x3, #1128]
  4069c0:	mov	x22, #0x0                   	// #0
  4069c4:	cmp	w0, w5
  4069c8:	b.eq	406a04 <ferror@plt+0x5474>  // b.none
  4069cc:	b	406a84 <ferror@plt+0x54f4>
  4069d0:	add	x2, x1, x26
  4069d4:	ldr	w1, [x1, x26]
  4069d8:	sdiv	w0, w0, w20
  4069dc:	add	w0, w0, w1
  4069e0:	str	w0, [x2]
  4069e4:	ldr	w1, [x7]
  4069e8:	sdiv	w0, w1, w20
  4069ec:	msub	w0, w0, w20, w1
  4069f0:	str	w0, [x7]
  4069f4:	ldr	w5, [x3, #1132]
  4069f8:	ldr	w0, [x3, #1128]
  4069fc:	cmp	w0, w5
  406a00:	b.ne	406a84 <ferror@plt+0x54f4>  // b.any
  406a04:	ldr	x2, [sp, #216]
  406a08:	lsl	x23, x22, #2
  406a0c:	add	x26, x23, #0x4
  406a10:	cmp	x22, x2
  406a14:	b.cs	406a84 <ferror@plt+0x54f4>  // b.hs, b.nlast
  406a18:	ldr	x1, [sp, #192]
  406a1c:	add	x7, x1, x23
  406a20:	ldr	w0, [x1, x22, lsl #2]
  406a24:	add	x22, x22, #0x1
  406a28:	cmp	w0, w20
  406a2c:	b.lt	4069f8 <ferror@plt+0x5468>  // b.tstop
  406a30:	cmp	x2, x22
  406a34:	b.ne	4069d0 <ferror@plt+0x5440>  // b.any
  406a38:	mov	x1, #0x1                   	// #1
  406a3c:	mov	x0, x22
  406a40:	bl	402f48 <ferror@plt+0x19b8>
  406a44:	cmp	x0, #0x2
  406a48:	ldr	x1, [sp, #224]
  406a4c:	str	x0, [sp, #216]
  406a50:	mov	x2, #0x2                   	// #2
  406a54:	csel	x28, x0, x2, cs  // cs = hs, nlast
  406a58:	cmp	x28, x1
  406a5c:	ldr	x0, [sp, #192]
  406a60:	b.hi	406a98 <ferror@plt+0x5508>  // b.pmore
  406a64:	adrp	x1, 433000 <ferror@plt+0x31a70>
  406a68:	add	x2, x0, x26
  406a6c:	add	x7, x0, x23
  406a70:	ldr	x3, [x1, #584]
  406a74:	str	wzr, [x0, x26]
  406a78:	mov	w1, #0x0                   	// #0
  406a7c:	ldr	w0, [x0, x23]
  406a80:	b	4069d8 <ferror@plt+0x5448>
  406a84:	ldr	w0, [x3, #1128]
  406a88:	cmp	w0, w5
  406a8c:	b.eq	406290 <ferror@plt+0x4d00>  // b.none
  406a90:	mov	w27, #0x8                   	// #8
  406a94:	b	406378 <ferror@plt+0x4de8>
  406a98:	lsl	x1, x28, #2
  406a9c:	bl	402f98 <ferror@plt+0x1a08>
  406aa0:	str	x0, [sp, #192]
  406aa4:	str	x28, [sp, #224]
  406aa8:	b	406a64 <ferror@plt+0x54d4>
  406aac:	mov	x1, #0x0                   	// #0
  406ab0:	mov	w0, #0x2                   	// #2
  406ab4:	bl	402918 <ferror@plt+0x1388>
  406ab8:	cbnz	w0, 406b50 <ferror@plt+0x55c0>
  406abc:	ldr	x2, [sp, #144]
  406ac0:	b	406684 <ferror@plt+0x50f4>
  406ac4:	ldr	x0, [sp, #296]
  406ac8:	ldr	x1, [sp, #312]
  406acc:	cmp	x1, #0x0
  406ad0:	sub	x2, x1, x0
  406ad4:	csel	x1, x2, x1, ne  // ne = any
  406ad8:	b	406708 <ferror@plt+0x5178>
  406adc:	ldr	x0, [sp, #288]
  406ae0:	lsl	x1, x2, #2
  406ae4:	str	x2, [sp, #120]
  406ae8:	bl	402f98 <ferror@plt+0x1a08>
  406aec:	str	x0, [sp, #288]
  406af0:	ldr	x2, [sp, #120]
  406af4:	str	x2, [sp, #320]
  406af8:	b	40660c <ferror@plt+0x507c>
  406afc:	ldr	x0, [sp, #240]
  406b00:	lsl	x1, x2, #2
  406b04:	str	x2, [sp, #120]
  406b08:	bl	402f98 <ferror@plt+0x1a08>
  406b0c:	str	x0, [sp, #240]
  406b10:	ldr	x2, [sp, #120]
  406b14:	str	x2, [sp, #272]
  406b18:	b	40672c <ferror@plt+0x519c>
  406b1c:	mov	x1, #0x84                  	// #132
  406b20:	str	x2, [sp, #120]
  406b24:	bl	402f98 <ferror@plt+0x1a08>
  406b28:	str	x0, [sp, #336]
  406b2c:	mov	x1, #0x21                  	// #33
  406b30:	str	x1, [sp, #368]
  406b34:	ldr	x2, [sp, #120]
  406b38:	ldr	x8, [sp, #344]
  406b3c:	b	4066ac <ferror@plt+0x511c>
  406b40:	mov	x1, #0x0                   	// #0
  406b44:	mov	w0, #0x0                   	// #0
  406b48:	bl	402918 <ferror@plt+0x1388>
  406b4c:	b	406ab8 <ferror@plt+0x5528>
  406b50:	mov	w27, w0
  406b54:	ldr	x0, [sp, #432]
  406b58:	bl	401470 <free@plt>
  406b5c:	ldr	x0, [sp, #384]
  406b60:	bl	401470 <free@plt>
  406b64:	ldr	x0, [sp, #288]
  406b68:	bl	401470 <free@plt>
  406b6c:	b	406378 <ferror@plt+0x4de8>
  406b70:	mov	x1, #0x0                   	// #0
  406b74:	b	4065dc <ferror@plt+0x504c>
  406b78:	ldr	x0, [sp, #432]
  406b7c:	bl	401470 <free@plt>
  406b80:	ldr	x0, [sp, #384]
  406b84:	bl	401470 <free@plt>
  406b88:	ldr	x0, [sp, #288]
  406b8c:	bl	401470 <free@plt>
  406b90:	adrp	x0, 433000 <ferror@plt+0x31a70>
  406b94:	ldr	x3, [x0, #584]
  406b98:	ldr	w5, [x3, #1132]
  406b9c:	b	406368 <ferror@plt+0x4dd8>
  406ba0:	stp	x29, x30, [sp, #-336]!
  406ba4:	mov	x29, sp
  406ba8:	stp	x23, x24, [sp, #48]
  406bac:	mov	x23, x0
  406bb0:	ldr	x0, [x1, #24]
  406bb4:	cbz	x0, 407270 <ferror@plt+0x5ce0>
  406bb8:	stp	x21, x22, [sp, #32]
  406bbc:	mov	x21, x2
  406bc0:	ldr	x2, [x23, #24]
  406bc4:	stp	x25, x26, [sp, #64]
  406bc8:	mov	x26, x3
  406bcc:	cbz	x2, 406e94 <ferror@plt+0x5904>
  406bd0:	stp	x19, x20, [sp, #16]
  406bd4:	cmp	x0, #0x1
  406bd8:	mov	x20, x1
  406bdc:	ldr	x1, [x1, #8]
  406be0:	b.eq	407290 <ferror@plt+0x5d00>  // b.none
  406be4:	ldr	x0, [x23, #8]
  406be8:	stp	x27, x28, [sp, #80]
  406bec:	bl	402f48 <ferror@plt+0x19b8>
  406bf0:	mov	x1, #0x8                   	// #8
  406bf4:	mov	x19, x0
  406bf8:	mov	x0, x26
  406bfc:	bl	402f48 <ferror@plt+0x19b8>
  406c00:	mov	x2, #0xe38f                	// #58255
  406c04:	mov	x1, #0x1                   	// #1
  406c08:	movk	x2, #0x8e38, lsl #16
  406c0c:	mov	x22, #0x2                   	// #2
  406c10:	movk	x2, #0x38e3, lsl #32
  406c14:	movk	x2, #0xe38e, lsl #48
  406c18:	umulh	x2, x0, x2
  406c1c:	lsr	x2, x2, #3
  406c20:	cmp	x2, x19
  406c24:	csel	x0, x2, x19, cs  // cs = hs, nlast
  406c28:	bl	402f48 <ferror@plt+0x19b8>
  406c2c:	mov	x19, x0
  406c30:	ldr	x1, [x23, #8]
  406c34:	ldr	x0, [x23, #24]
  406c38:	ldr	x2, [x20, #24]
  406c3c:	sub	x3, x0, x1
  406c40:	cmp	x0, #0x0
  406c44:	ldr	x1, [x20, #8]
  406c48:	csel	x0, x3, x0, ne  // ne = any
  406c4c:	cmp	x2, #0x0
  406c50:	sub	x1, x2, x1
  406c54:	csel	x1, x1, x2, ne  // ne = any
  406c58:	bl	402f48 <ferror@plt+0x19b8>
  406c5c:	mov	x1, x19
  406c60:	bl	402f48 <ferror@plt+0x19b8>
  406c64:	cmp	x0, x22
  406c68:	csel	x19, x0, x22, cs  // cs = hs, nlast
  406c6c:	lsl	x0, x19, #2
  406c70:	bl	402f78 <ferror@plt+0x19e8>
  406c74:	ldr	x4, [x23, #24]
  406c78:	str	x0, [sp, #192]
  406c7c:	stp	xzr, xzr, [sp, #200]
  406c80:	mov	x3, x0
  406c84:	cmp	x4, x22
  406c88:	stp	xzr, x19, [sp, #216]
  406c8c:	csel	x22, x4, x22, cs  // cs = hs, nlast
  406c90:	cmp	x19, x22
  406c94:	strb	wzr, [sp, #232]
  406c98:	b.cc	407404 <ferror@plt+0x5e74>  // b.lo, b.ul, b.last
  406c9c:	mov	x0, x3
  406ca0:	ldrb	w3, [x23, #40]
  406ca4:	ldr	x1, [x23]
  406ca8:	lsl	x2, x4, #2
  406cac:	ldur	q0, [x23, #8]
  406cb0:	str	x4, [sp, #216]
  406cb4:	strb	w3, [sp, #232]
  406cb8:	mov	x22, #0x2                   	// #2
  406cbc:	stur	q0, [sp, #200]
  406cc0:	bl	401240 <memcpy@plt>
  406cc4:	ldr	x19, [x20, #24]
  406cc8:	cmp	x19, x22
  406ccc:	csel	x19, x19, x22, cs  // cs = hs, nlast
  406cd0:	lsl	x0, x19, #2
  406cd4:	bl	402f78 <ferror@plt+0x19e8>
  406cd8:	ldr	x4, [x20, #24]
  406cdc:	str	x0, [sp, #240]
  406ce0:	stp	xzr, xzr, [sp, #248]
  406ce4:	mov	x3, x0
  406ce8:	cmp	x4, x22
  406cec:	stp	xzr, x19, [sp, #264]
  406cf0:	csel	x22, x4, x22, cs  // cs = hs, nlast
  406cf4:	cmp	x19, x22
  406cf8:	strb	wzr, [sp, #280]
  406cfc:	b.cc	407468 <ferror@plt+0x5ed8>  // b.lo, b.ul, b.last
  406d00:	mov	x0, x3
  406d04:	ldrb	w3, [x20, #40]
  406d08:	ldr	x1, [x20]
  406d0c:	lsl	x2, x4, #2
  406d10:	ldur	q0, [x20, #8]
  406d14:	str	x4, [sp, #264]
  406d18:	strb	w3, [sp, #280]
  406d1c:	stur	q0, [sp, #248]
  406d20:	bl	401240 <memcpy@plt>
  406d24:	ldr	x19, [x20, #24]
  406d28:	ldr	x0, [sp, #216]
  406d2c:	cmp	x0, x19
  406d30:	b.cc	407420 <ferror@plt+0x5e90>  // b.lo, b.ul, b.last
  406d34:	ldr	x2, [sp, #200]
  406d38:	ldr	x0, [x20, #16]
  406d3c:	add	x2, x2, x2, lsl #3
  406d40:	str	x2, [sp, #208]
  406d44:	cbz	x0, 406d58 <ferror@plt+0x57c8>
  406d48:	ldr	x1, [sp, #216]
  406d4c:	cbnz	x1, 4072b8 <ferror@plt+0x5d28>
  406d50:	add	x2, x2, x0
  406d54:	str	x2, [sp, #208]
  406d58:	mov	x1, #0x8                   	// #8
  406d5c:	bl	402f48 <ferror@plt+0x19b8>
  406d60:	mov	x1, #0xe38f                	// #58255
  406d64:	movk	x1, #0x8e38, lsl #16
  406d68:	movk	x1, #0x38e3, lsl #32
  406d6c:	movk	x1, #0xe38e, lsl #48
  406d70:	ldr	x2, [sp, #200]
  406d74:	umulh	x1, x0, x1
  406d78:	ldr	x0, [sp, #216]
  406d7c:	sub	x1, x2, x1, lsr #3
  406d80:	add	x2, x1, x1, lsl #3
  406d84:	stp	x1, x2, [sp, #200]
  406d88:	cmp	x2, x26
  406d8c:	b.cs	406d98 <ferror@plt+0x5808>  // b.hs, b.nlast
  406d90:	cbnz	x0, 4072cc <ferror@plt+0x5d3c>
  406d94:	str	x2, [sp, #208]
  406d98:	ldr	x2, [sp, #224]
  406d9c:	cmp	x2, x0
  406da0:	b.eq	4074d8 <ferror@plt+0x5f48>  // b.none
  406da4:	ldr	x4, [sp, #192]
  406da8:	add	x3, x0, #0x1
  406dac:	str	x3, [sp, #216]
  406db0:	cmp	x3, x1
  406db4:	str	wzr, [x4, x0, lsl #2]
  406db8:	b.eq	4073d4 <ferror@plt+0x5e44>  // b.none
  406dbc:	ldr	x28, [sp, #264]
  406dc0:	ldr	x0, [sp, #248]
  406dc4:	lsl	x19, x28, #2
  406dc8:	cmp	x0, x28
  406dcc:	b.eq	407390 <ferror@plt+0x5e00>  // b.none
  406dd0:	ldr	x2, [x21, #32]
  406dd4:	cmp	x3, #0x2
  406dd8:	sub	x0, x3, x28
  406ddc:	str	x0, [sp, #152]
  406de0:	stp	xzr, xzr, [sp, #248]
  406de4:	mov	x24, #0x2                   	// #2
  406de8:	csel	x24, x3, x24, cs  // cs = hs, nlast
  406dec:	lsl	x22, x2, #2
  406df0:	cmp	x24, x2
  406df4:	ldr	x0, [x21]
  406df8:	b.hi	407484 <ferror@plt+0x5ef4>  // b.pmore
  406dfc:	mov	x2, x22
  406e00:	mov	w1, #0x0                   	// #0
  406e04:	bl	401350 <memset@plt>
  406e08:	ldr	x4, [sp, #240]
  406e0c:	cmp	x28, #0x1
  406e10:	ldur	q0, [sp, #200]
  406e14:	add	x19, x4, x19
  406e18:	ldr	x3, [sp, #216]
  406e1c:	ldursw	x0, [x19, #-4]
  406e20:	str	x3, [x21, #24]
  406e24:	str	x0, [sp, #112]
  406e28:	stur	q0, [x21, #8]
  406e2c:	b.ls	406ebc <ferror@plt+0x592c>  // b.plast
  406e30:	sub	x6, x28, #0x1
  406e34:	sub	x0, x28, #0x2
  406e38:	cmp	x6, x0
  406e3c:	b.ls	40764c <ferror@plt+0x60bc>  // b.plast
  406e40:	ldr	w2, [x4, x0, lsl #2]
  406e44:	sub	x0, x0, #0x1
  406e48:	cmp	w2, #0x0
  406e4c:	cset	w22, eq  // eq = none
  406e50:	cmp	x6, x0
  406e54:	cset	w1, hi  // hi = pmore
  406e58:	ands	w1, w22, w1
  406e5c:	str	w1, [sp, #108]
  406e60:	b.ne	406e40 <ferror@plt+0x58b0>  // b.any
  406e64:	cbz	w2, 4072e8 <ferror@plt+0x5d58>
  406e68:	ldr	x0, [sp, #112]
  406e6c:	cmp	x0, #0x10, lsl #12
  406e70:	b.ls	407534 <ferror@plt+0x5fa4>  // b.plast
  406e74:	add	x0, x0, #0x1
  406e78:	cmp	x3, #0x2
  406e7c:	mov	x19, #0x2                   	// #2
  406e80:	csel	x19, x3, x19, cs  // cs = hs, nlast
  406e84:	str	x0, [sp, #112]
  406e88:	mov	w0, #0x1                   	// #1
  406e8c:	str	w0, [sp, #108]
  406e90:	b	406ecc <ferror@plt+0x593c>
  406e94:	stp	xzr, x3, [x21, #8]
  406e98:	mov	w4, #0x0                   	// #0
  406e9c:	str	xzr, [x21, #24]
  406ea0:	strb	wzr, [x21, #40]
  406ea4:	ldp	x21, x22, [sp, #32]
  406ea8:	ldp	x25, x26, [sp, #64]
  406eac:	mov	w0, w4
  406eb0:	ldp	x23, x24, [sp, #48]
  406eb4:	ldp	x29, x30, [sp], #336
  406eb8:	ret
  406ebc:	cmp	x3, #0x2
  406ec0:	mov	x19, #0x2                   	// #2
  406ec4:	csel	x19, x3, x19, cs  // cs = hs, nlast
  406ec8:	str	wzr, [sp, #108]
  406ecc:	ldr	x2, [x21, #32]
  406ed0:	ldr	x0, [x21]
  406ed4:	cmp	x2, x19
  406ed8:	lsl	x24, x2, #2
  406edc:	b.cc	407308 <ferror@plt+0x5d78>  // b.lo, b.ul, b.last
  406ee0:	mov	x2, x24
  406ee4:	mov	w1, #0x0                   	// #0
  406ee8:	bl	401350 <memset@plt>
  406eec:	add	x27, x28, #0x1
  406ef0:	mov	x1, #0x8                   	// #8
  406ef4:	mov	x0, x26
  406ef8:	ldr	x24, [x21, #8]
  406efc:	bl	402f48 <ferror@plt+0x19b8>
  406f00:	mov	x1, #0xe38f                	// #58255
  406f04:	cmp	x27, #0x2
  406f08:	movk	x1, #0x8e38, lsl #16
  406f0c:	mov	x19, #0x2                   	// #2
  406f10:	movk	x1, #0x38e3, lsl #32
  406f14:	csel	x19, x27, x19, cs  // cs = hs, nlast
  406f18:	movk	x1, #0xe38e, lsl #48
  406f1c:	adrp	x25, 433000 <ferror@plt+0x31a70>
  406f20:	ldr	x22, [sp, #152]
  406f24:	umulh	x1, x0, x1
  406f28:	sub	x0, x22, #0x1
  406f2c:	str	x0, [sp, #120]
  406f30:	sub	x24, x24, x1, lsr #3
  406f34:	lsl	x0, x19, #2
  406f38:	str	x24, [sp, #184]
  406f3c:	bl	402f78 <ferror@plt+0x19e8>
  406f40:	add	x1, sp, #0x200
  406f44:	str	x0, [sp, #288]
  406f48:	stp	xzr, x19, [sp, #312]
  406f4c:	cmp	x22, #0x0
  406f50:	cset	x4, ne  // ne = any
  406f54:	stp	xzr, xzr, [x1, #-216]
  406f58:	ldr	x1, [x25, #584]
  406f5c:	strb	wzr, [sp, #328]
  406f60:	ldr	w3, [x1, #1128]
  406f64:	ldr	w2, [x1, #1132]
  406f68:	cmp	w2, w3
  406f6c:	b.ne	407024 <ferror@plt+0x5a94>  // b.any
  406f70:	ldr	x3, [sp, #120]
  406f74:	cmp	x4, #0x0
  406f78:	ccmp	x24, x3, #0x2, ne  // ne = any
  406f7c:	b.hi	407024 <ferror@plt+0x5a94>  // b.pmore
  406f80:	lsl	x0, x28, #2
  406f84:	str	x0, [sp, #160]
  406f88:	sub	x0, x0, #0x4
  406f8c:	str	x0, [sp, #168]
  406f90:	add	x0, sp, #0x108
  406f94:	str	x0, [sp, #144]
  406f98:	ldr	x0, [sp, #216]
  406f9c:	cbz	x0, 407020 <ferror@plt+0x5a90>
  406fa0:	ldr	x0, [sp, #120]
  406fa4:	ldr	x6, [sp, #192]
  406fa8:	lsl	x0, x0, #2
  406fac:	mov	x3, x0
  406fb0:	str	x3, [sp, #176]
  406fb4:	ldr	x3, [sp, #160]
  406fb8:	add	x22, x6, x0
  406fbc:	ldr	x0, [sp, #264]
  406fc0:	add	x4, x22, x3
  406fc4:	str	x4, [sp, #128]
  406fc8:	cmp	x28, x0
  406fcc:	ldr	w4, [x22, x3]
  406fd0:	ldr	x7, [sp, #240]
  406fd4:	b.cs	407044 <ferror@plt+0x5ab4>  // b.hs, b.nlast
  406fd8:	cbnz	w4, 40749c <ferror@plt+0x5f0c>
  406fdc:	nop
  406fe0:	ldr	x2, [sp, #120]
  406fe4:	ldr	x0, [x21]
  406fe8:	sub	x2, x2, #0x1
  406fec:	str	x2, [sp, #120]
  406ff0:	ldr	x2, [sp, #176]
  406ff4:	str	w4, [x0, x2]
  406ff8:	ldr	w0, [x1, #1128]
  406ffc:	ldr	w2, [x1, #1132]
  407000:	cmp	w0, w2
  407004:	b.ne	407020 <ferror@plt+0x5a90>  // b.any
  407008:	ldr	x0, [sp, #120]
  40700c:	ldr	x3, [sp, #152]
  407010:	cmp	x3, x0
  407014:	ldr	x3, [sp, #184]
  407018:	ccmp	x3, x0, #0x2, hi  // hi = pmore
  40701c:	b.ls	406f98 <ferror@plt+0x5a08>  // b.plast
  407020:	ldr	x0, [sp, #288]
  407024:	ldr	w1, [x1, #1128]
  407028:	cmp	w1, w2
  40702c:	b.eq	407230 <ferror@plt+0x5ca0>  // b.none
  407030:	mov	w4, #0x8                   	// #8
  407034:	str	w4, [sp, #108]
  407038:	bl	401470 <free@plt>
  40703c:	ldr	w4, [sp, #108]
  407040:	b	4070f8 <ferror@plt+0x5b68>
  407044:	mov	x0, #0x1                   	// #1
  407048:	cbz	w4, 407320 <ferror@plt+0x5d90>
  40704c:	ldr	x1, [sp, #168]
  407050:	mov	x24, #0x0                   	// #0
  407054:	add	x1, x22, x1
  407058:	str	x1, [sp, #136]
  40705c:	tbnz	x0, #63, 4077f8 <ferror@plt+0x6268>
  407060:	ldp	x0, x1, [sp, #136]
  407064:	mov	w5, #0xca00                	// #51712
  407068:	movk	w5, #0x3b9a, lsl #16
  40706c:	add	x3, sp, #0x120
  407070:	mov	x2, x28
  407074:	ldrsw	x19, [x0]
  407078:	add	x0, sp, #0xf0
  40707c:	smaddl	x19, w4, w5, x19
  407080:	ldr	x4, [sp, #112]
  407084:	udiv	x19, x19, x4
  407088:	cmp	x19, #0x1
  40708c:	b.ls	4070d0 <ferror@plt+0x5b40>  // b.plast
  407090:	mov	x2, x19
  407094:	bl	404e60 <ferror@plt+0x38d0>
  407098:	mov	w4, w0
  40709c:	mov	x0, x22
  4070a0:	cbnz	w4, 4070e8 <ferror@plt+0x5b58>
  4070a4:	ldr	x1, [sp, #288]
  4070a8:	ldr	x2, [sp, #312]
  4070ac:	bl	404788 <ferror@plt+0x31f8>
  4070b0:	mov	w4, w0
  4070b4:	cbnz	w0, 4070e8 <ferror@plt+0x5b58>
  4070b8:	ldr	w0, [sp, #108]
  4070bc:	add	x24, x24, x19
  4070c0:	cbnz	w0, 407130 <ferror@plt+0x5ba0>
  4070c4:	ldr	x1, [x25, #584]
  4070c8:	mov	w4, w24
  4070cc:	b	406fe0 <ferror@plt+0x5a50>
  4070d0:	mov	x1, x7
  4070d4:	mov	x0, x22
  4070d8:	mov	x19, #0x1                   	// #1
  4070dc:	bl	404788 <ferror@plt+0x31f8>
  4070e0:	mov	w4, w0
  4070e4:	cbz	w0, 4070b8 <ferror@plt+0x5b28>
  4070e8:	ldr	x0, [sp, #288]
  4070ec:	str	w4, [sp, #108]
  4070f0:	bl	401470 <free@plt>
  4070f4:	ldr	w4, [sp, #108]
  4070f8:	ldr	x0, [sp, #240]
  4070fc:	str	w4, [sp, #108]
  407100:	bl	401470 <free@plt>
  407104:	ldr	x0, [sp, #192]
  407108:	bl	401470 <free@plt>
  40710c:	ldr	w4, [sp, #108]
  407110:	ldp	x19, x20, [sp, #16]
  407114:	mov	w0, w4
  407118:	ldp	x21, x22, [sp, #32]
  40711c:	ldp	x23, x24, [sp, #48]
  407120:	ldp	x25, x26, [sp, #64]
  407124:	ldp	x27, x28, [sp, #80]
  407128:	ldp	x29, x30, [sp], #336
  40712c:	ret
  407130:	ldr	x0, [sp, #264]
  407134:	ldr	x7, [sp, #240]
  407138:	cmp	x28, x0
  40713c:	ldr	x0, [sp, #128]
  407140:	ldr	w4, [x0]
  407144:	b.cs	4071d0 <ferror@plt+0x5c40>  // b.hs, b.nlast
  407148:	ldr	x1, [x25, #584]
  40714c:	cbnz	w4, 407158 <ferror@plt+0x5bc8>
  407150:	mov	w4, w24
  407154:	b	406fe0 <ferror@plt+0x5a50>
  407158:	ldr	w3, [x1, #1128]
  40715c:	mov	x0, x28
  407160:	ldr	w2, [x1, #1132]
  407164:	mov	w8, #0x0                   	// #0
  407168:	cmp	w2, w3
  40716c:	ccmp	x28, x27, #0x2, eq  // eq = none
  407170:	b.cs	40719c <ferror@plt+0x5c0c>  // b.hs, b.nlast
  407174:	nop
  407178:	ldr	w3, [x22, x0, lsl #2]
  40717c:	ldr	w8, [x7, x0, lsl #2]
  407180:	subs	w8, w3, w8
  407184:	b.ne	40719c <ferror@plt+0x5c0c>  // b.any
  407188:	ldr	w3, [x1, #1128]
  40718c:	sub	x0, x0, #0x1
  407190:	cmp	w3, w2
  407194:	ccmp	x27, x0, #0x0, eq  // eq = none
  407198:	b.hi	407178 <ferror@plt+0x5be8>  // b.pmore
  40719c:	ldr	w3, [x1, #1128]
  4071a0:	cmp	w3, w2
  4071a4:	b.ne	407020 <ferror@plt+0x5a90>  // b.any
  4071a8:	add	x3, x0, #0x1
  4071ac:	sbfx	x0, x8, #31, #1
  4071b0:	eor	x0, x0, x3
  4071b4:	lsr	w3, w8, #31
  4071b8:	add	x0, x0, x3
  4071bc:	mov	x3, #0x8000000000000000    	// #-9223372036854775808
  4071c0:	cmp	x0, x3
  4071c4:	b.ne	40705c <ferror@plt+0x5acc>  // b.any
  4071c8:	ldr	x0, [sp, #288]
  4071cc:	b	407024 <ferror@plt+0x5a94>
  4071d0:	cbnz	w4, 407060 <ferror@plt+0x5ad0>
  4071d4:	ldr	x1, [x25, #584]
  4071d8:	cmp	x28, #0x0
  4071dc:	sub	x0, x28, #0x1
  4071e0:	mov	w8, #0x0                   	// #0
  4071e4:	ldr	w3, [x1, #1128]
  4071e8:	ldr	w2, [x1, #1132]
  4071ec:	ccmp	w2, w3, #0x0, ne  // ne = any
  4071f0:	b.ne	40721c <ferror@plt+0x5c8c>  // b.any
  4071f4:	nop
  4071f8:	ldr	w3, [x22, x0, lsl #2]
  4071fc:	ldr	w8, [x7, x0, lsl #2]
  407200:	subs	w8, w3, w8
  407204:	b.ne	40721c <ferror@plt+0x5c8c>  // b.any
  407208:	ldr	w3, [x1, #1128]
  40720c:	sub	x0, x0, #0x1
  407210:	cmp	x28, x0
  407214:	ccmp	w2, w3, #0x0, hi  // hi = pmore
  407218:	b.eq	4071f8 <ferror@plt+0x5c68>  // b.none
  40721c:	ldr	w3, [x1, #1128]
  407220:	cmp	w2, w3
  407224:	b.eq	4071a8 <ferror@plt+0x5c18>  // b.none
  407228:	ldr	x0, [sp, #288]
  40722c:	b	407024 <ferror@plt+0x5a94>
  407230:	bl	401470 <free@plt>
  407234:	ldr	x0, [x25, #584]
  407238:	mov	w4, #0x8                   	// #8
  40723c:	ldr	w1, [x0, #1128]
  407240:	ldr	w0, [x0, #1132]
  407244:	cmp	w1, w0
  407248:	b.ne	4070f8 <ferror@plt+0x5b68>  // b.any
  40724c:	ldrb	w3, [x20, #40]
  407250:	mov	w4, #0x0                   	// #0
  407254:	ldrb	w2, [x23, #40]
  407258:	mov	x1, x26
  40725c:	mov	x0, x21
  407260:	str	w4, [sp, #108]
  407264:	bl	405120 <ferror@plt+0x3b90>
  407268:	ldr	w4, [sp, #108]
  40726c:	b	4070f8 <ferror@plt+0x5b68>
  407270:	mov	x1, #0x0                   	// #0
  407274:	mov	w0, #0x3                   	// #3
  407278:	bl	402918 <ferror@plt+0x1388>
  40727c:	mov	w4, w0
  407280:	mov	w0, w4
  407284:	ldp	x23, x24, [sp, #48]
  407288:	ldp	x29, x30, [sp], #336
  40728c:	ret
  407290:	cbnz	x1, 406be4 <ferror@plt+0x5654>
  407294:	ldr	x0, [x20]
  407298:	ldr	w4, [x0]
  40729c:	cmp	w4, #0x1
  4072a0:	b.eq	407764 <ferror@plt+0x61d4>  // b.none
  4072a4:	ldr	x0, [x23, #8]
  4072a8:	orr	x3, x0, x3
  4072ac:	cbz	x3, 407674 <ferror@plt+0x60e4>
  4072b0:	stp	x27, x28, [sp, #80]
  4072b4:	b	406bec <ferror@plt+0x565c>
  4072b8:	mov	x1, x0
  4072bc:	add	x0, sp, #0xc0
  4072c0:	bl	404878 <ferror@plt+0x32e8>
  4072c4:	ldr	x0, [x20, #16]
  4072c8:	b	406d58 <ferror@plt+0x57c8>
  4072cc:	mov	x1, x26
  4072d0:	add	x0, sp, #0xc0
  4072d4:	bl	404878 <ferror@plt+0x32e8>
  4072d8:	ldr	x1, [sp, #200]
  4072dc:	ldr	x0, [sp, #216]
  4072e0:	add	x2, x1, x1, lsl #3
  4072e4:	b	406d94 <ferror@plt+0x5804>
  4072e8:	ldr	x2, [x21, #32]
  4072ec:	cmp	x3, #0x2
  4072f0:	mov	x19, #0x2                   	// #2
  4072f4:	csel	x19, x3, x19, cs  // cs = hs, nlast
  4072f8:	cmp	x2, x19
  4072fc:	lsl	x24, x2, #2
  407300:	ldr	x0, [x21]
  407304:	b.cs	406ee0 <ferror@plt+0x5950>  // b.hs, b.nlast
  407308:	lsl	x24, x19, #2
  40730c:	mov	x1, x24
  407310:	bl	402f98 <ferror@plt+0x1a08>
  407314:	str	x0, [x21]
  407318:	str	x19, [x21, #32]
  40731c:	b	406ee0 <ferror@plt+0x5950>
  407320:	ldr	w0, [x1, #1128]
  407324:	cmp	x28, #0x0
  407328:	sub	x3, x28, #0x1
  40732c:	ccmp	w2, w0, #0x0, ne  // ne = any
  407330:	b.ne	407660 <ferror@plt+0x60d0>  // b.any
  407334:	nop
  407338:	ldr	w0, [x22, x3, lsl #2]
  40733c:	ldr	w8, [x7, x3, lsl #2]
  407340:	subs	w8, w0, w8
  407344:	b.ne	40735c <ferror@plt+0x5dcc>  // b.any
  407348:	ldr	w0, [x1, #1128]
  40734c:	sub	x3, x3, #0x1
  407350:	cmp	w0, w2
  407354:	ccmp	x28, x3, #0x0, eq  // eq = none
  407358:	b.hi	407338 <ferror@plt+0x5da8>  // b.pmore
  40735c:	ldr	w0, [x1, #1128]
  407360:	cmp	w0, w2
  407364:	b.ne	407020 <ferror@plt+0x5a90>  // b.any
  407368:	add	x3, x3, #0x1
  40736c:	sbfx	x0, x8, #31, #1
  407370:	eor	x0, x0, x3
  407374:	lsr	w8, w8, #31
  407378:	add	x0, x0, x8
  40737c:	mov	x3, #0x8000000000000000    	// #-9223372036854775808
  407380:	cmp	x0, x3
  407384:	b.ne	40704c <ferror@plt+0x5abc>  // b.any
  407388:	ldr	x0, [sp, #288]
  40738c:	b	407024 <ferror@plt+0x5a94>
  407390:	cmp	x28, #0x0
  407394:	sub	x0, x28, #0x1
  407398:	cset	x19, ne  // ne = any
  40739c:	ldr	x4, [sp, #240]
  4073a0:	b.ne	4073b0 <ferror@plt+0x5e20>  // b.any
  4073a4:	b	4073cc <ferror@plt+0x5e3c>
  4073a8:	b.ls	407510 <ferror@plt+0x5f80>  // b.plast
  4073ac:	mov	x0, x1
  4073b0:	ldr	w2, [x4, x0, lsl #2]
  4073b4:	sub	x1, x0, #0x1
  4073b8:	lsl	x19, x0, #2
  4073bc:	cmp	x28, x1
  4073c0:	cbz	w2, 4073a8 <ferror@plt+0x5e18>
  4073c4:	add	x28, x0, #0x1
  4073c8:	lsl	x19, x28, #2
  4073cc:	str	x28, [sp, #264]
  4073d0:	b	406dd0 <ferror@plt+0x5840>
  4073d4:	cmp	x1, x0
  4073d8:	b.hi	4073e8 <ferror@plt+0x5e58>  // b.pmore
  4073dc:	b	4077c0 <ferror@plt+0x6230>
  4073e0:	b.ls	407504 <ferror@plt+0x5f74>  // b.plast
  4073e4:	mov	x0, x1
  4073e8:	ldr	w2, [x4, x0, lsl #2]
  4073ec:	sub	x1, x0, #0x1
  4073f0:	cmp	x3, x1
  4073f4:	cbz	w2, 4073e0 <ferror@plt+0x5e50>
  4073f8:	add	x3, x0, #0x1
  4073fc:	str	x3, [sp, #216]
  407400:	b	406dbc <ferror@plt+0x582c>
  407404:	lsl	x1, x22, #2
  407408:	bl	402f98 <ferror@plt+0x1a08>
  40740c:	mov	x3, x0
  407410:	str	x0, [sp, #192]
  407414:	str	x22, [sp, #224]
  407418:	ldr	x4, [x23, #24]
  40741c:	b	406c9c <ferror@plt+0x570c>
  407420:	mov	x1, #0x2                   	// #2
  407424:	mov	x0, x19
  407428:	bl	402f48 <ferror@plt+0x19b8>
  40742c:	mov	x22, #0x2                   	// #2
  407430:	ldr	x1, [sp, #224]
  407434:	cmp	x0, x22
  407438:	csel	x22, x0, x22, cs  // cs = hs, nlast
  40743c:	cmp	x22, x1
  407440:	b.hi	40751c <ferror@plt+0x5f8c>  // b.pmore
  407444:	ldr	x0, [sp, #216]
  407448:	sub	x19, x19, x0
  40744c:	cmp	x0, #0x0
  407450:	add	x1, x19, x19, lsl #3
  407454:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407458:	b.eq	406d34 <ferror@plt+0x57a4>  // b.none
  40745c:	add	x0, sp, #0xc0
  407460:	bl	404878 <ferror@plt+0x32e8>
  407464:	b	406d34 <ferror@plt+0x57a4>
  407468:	lsl	x1, x22, #2
  40746c:	bl	402f98 <ferror@plt+0x1a08>
  407470:	mov	x3, x0
  407474:	str	x0, [sp, #240]
  407478:	str	x22, [sp, #272]
  40747c:	ldr	x4, [x20, #24]
  407480:	b	406d00 <ferror@plt+0x5770>
  407484:	lsl	x22, x24, #2
  407488:	mov	x1, x22
  40748c:	bl	402f98 <ferror@plt+0x1a08>
  407490:	str	x0, [x21]
  407494:	str	x24, [x21, #32]
  407498:	b	406dfc <ferror@plt+0x586c>
  40749c:	ldr	w0, [x1, #1128]
  4074a0:	cmp	x28, x27
  4074a4:	mov	x3, x28
  4074a8:	ccmp	w0, w2, #0x0, cc  // cc = lo, ul, last
  4074ac:	b.ne	407660 <ferror@plt+0x60d0>  // b.any
  4074b0:	ldr	w0, [x22, x3, lsl #2]
  4074b4:	ldr	w8, [x7, x3, lsl #2]
  4074b8:	subs	w8, w0, w8
  4074bc:	b.ne	40735c <ferror@plt+0x5dcc>  // b.any
  4074c0:	ldr	w0, [x1, #1128]
  4074c4:	sub	x3, x3, #0x1
  4074c8:	cmp	x27, x3
  4074cc:	ccmp	w0, w2, #0x0, hi  // hi = pmore
  4074d0:	b.eq	4074b0 <ferror@plt+0x5f20>  // b.none
  4074d4:	b	40735c <ferror@plt+0x5dcc>
  4074d8:	mov	x1, #0x1                   	// #1
  4074dc:	bl	402f48 <ferror@plt+0x19b8>
  4074e0:	ldr	x1, [sp, #224]
  4074e4:	mov	x19, #0x2                   	// #2
  4074e8:	cmp	x0, x19
  4074ec:	csel	x19, x0, x19, cs  // cs = hs, nlast
  4074f0:	cmp	x19, x1
  4074f4:	b.hi	407628 <ferror@plt+0x6098>  // b.pmore
  4074f8:	ldp	x4, x1, [sp, #192]
  4074fc:	ldr	x0, [sp, #216]
  407500:	b	406da8 <ferror@plt+0x5818>
  407504:	mov	x3, x0
  407508:	str	x3, [sp, #216]
  40750c:	b	406dbc <ferror@plt+0x582c>
  407510:	mov	x28, x0
  407514:	str	x28, [sp, #264]
  407518:	b	406dd0 <ferror@plt+0x5840>
  40751c:	ldr	x0, [sp, #192]
  407520:	lsl	x1, x22, #2
  407524:	bl	402f98 <ferror@plt+0x1a08>
  407528:	str	x0, [sp, #192]
  40752c:	str	x22, [sp, #224]
  407530:	b	407444 <ferror@plt+0x5eb4>
  407534:	cbz	x0, 4077d8 <ferror@plt+0x6248>
  407538:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  40753c:	mov	x0, #0x1                   	// #1
  407540:	movk	x2, #0xcccd
  407544:	nop
  407548:	ldr	x28, [sp, #112]
  40754c:	add	x0, x0, #0x1
  407550:	cmp	x28, #0x9
  407554:	umulh	x1, x28, x2
  407558:	lsr	x1, x1, #3
  40755c:	str	x1, [sp, #112]
  407560:	b.hi	407548 <ferror@plt+0x5fb8>  // b.pmore
  407564:	mov	x19, #0xa                   	// #10
  407568:	sub	x19, x19, x0
  40756c:	mov	x1, x19
  407570:	add	x0, sp, #0xc0
  407574:	bl	4054d0 <ferror@plt+0x3f40>
  407578:	mov	w4, w0
  40757c:	cbnz	w0, 4070f8 <ferror@plt+0x5b68>
  407580:	mov	x1, x19
  407584:	add	x0, sp, #0xf0
  407588:	bl	4054d0 <ferror@plt+0x3f40>
  40758c:	mov	w4, w0
  407590:	cbnz	w0, 4070f8 <ferror@plt+0x5b68>
  407594:	ldp	x1, x0, [sp, #216]
  407598:	mov	x3, #0x2                   	// #2
  40759c:	ldr	x28, [sp, #264]
  4075a0:	cmp	x28, x1
  4075a4:	csel	x24, x28, x1, cs  // cs = hs, nlast
  4075a8:	add	x24, x24, #0x1
  4075ac:	cmp	x24, x3
  4075b0:	csel	x19, x24, x3, cs  // cs = hs, nlast
  4075b4:	cmp	x19, x0
  4075b8:	b.hi	407744 <ferror@plt+0x61b4>  // b.pmore
  4075bc:	cmp	x24, x1
  4075c0:	b.hi	407668 <ferror@plt+0x60d8>  // b.pmore
  4075c4:	cmp	x1, #0x2
  4075c8:	mov	x3, #0x2                   	// #2
  4075cc:	csel	x19, x1, x3, cs  // cs = hs, nlast
  4075d0:	ldr	x2, [sp, #240]
  4075d4:	sub	x1, x1, x28
  4075d8:	str	x1, [sp, #152]
  4075dc:	sub	x3, x28, #0x1
  4075e0:	sub	x0, x28, #0x2
  4075e4:	add	x1, x2, x28, lsl #2
  4075e8:	cmp	x3, x0
  4075ec:	ldursw	x1, [x1, #-4]
  4075f0:	str	x1, [sp, #112]
  4075f4:	b.ls	406ecc <ferror@plt+0x593c>  // b.plast
  4075f8:	ldr	w1, [x2, x0, lsl #2]
  4075fc:	sub	x0, x0, #0x1
  407600:	cmp	w1, #0x0
  407604:	ccmp	x3, x0, #0x0, eq  // eq = none
  407608:	b.hi	4075f8 <ferror@plt+0x6068>  // b.pmore
  40760c:	ldr	x0, [sp, #112]
  407610:	cmp	w1, #0x0
  407614:	cinc	x0, x0, ne  // ne = any
  407618:	str	x0, [sp, #112]
  40761c:	cset	w0, ne  // ne = any
  407620:	str	w0, [sp, #108]
  407624:	b	406ecc <ferror@plt+0x593c>
  407628:	ldr	x0, [sp, #192]
  40762c:	lsl	x1, x19, #2
  407630:	bl	402f98 <ferror@plt+0x1a08>
  407634:	mov	x4, x0
  407638:	str	x4, [sp, #192]
  40763c:	str	x19, [sp, #224]
  407640:	ldr	x1, [sp, #200]
  407644:	ldr	x0, [sp, #216]
  407648:	b	406da8 <ferror@plt+0x5818>
  40764c:	cmp	x3, #0x2
  407650:	mov	x19, #0x2                   	// #2
  407654:	csel	x19, x3, x19, cs  // cs = hs, nlast
  407658:	str	wzr, [sp, #108]
  40765c:	b	406ecc <ferror@plt+0x593c>
  407660:	mov	w8, #0x0                   	// #0
  407664:	b	40735c <ferror@plt+0x5dcc>
  407668:	mov	x1, x24
  40766c:	str	x24, [sp, #216]
  407670:	b	4075d0 <ferror@plt+0x6040>
  407674:	adrp	x5, 433000 <ferror@plt+0x31a70>
  407678:	sxtw	x1, w4
  40767c:	sub	x0, x2, #0x1
  407680:	ldr	x5, [x5, #584]
  407684:	ldr	x7, [x23]
  407688:	ldr	w6, [x5, #1128]
  40768c:	ldr	w4, [x5, #1132]
  407690:	cmp	w4, w6
  407694:	b.ne	4076d4 <ferror@plt+0x6144>  // b.any
  407698:	ldr	x9, [x21]
  40769c:	mov	x8, #0xca00                	// #51712
  4076a0:	movk	x8, #0x3b9a, lsl #16
  4076a4:	nop
  4076a8:	ldrsw	x4, [x7, x0, lsl #2]
  4076ac:	madd	x3, x3, x8, x4
  4076b0:	udiv	x4, x3, x1
  4076b4:	str	w4, [x9, x0, lsl #2]
  4076b8:	msub	x3, x4, x1, x3
  4076bc:	sub	x0, x0, #0x1
  4076c0:	ldr	w6, [x5, #1128]
  4076c4:	ldr	w4, [x5, #1132]
  4076c8:	cmp	w6, w4
  4076cc:	ccmp	x2, x0, #0x0, eq  // eq = none
  4076d0:	b.hi	4076a8 <ferror@plt+0x6118>  // b.pmore
  4076d4:	ldr	x1, [x21]
  4076d8:	str	x2, [x21, #24]
  4076dc:	sub	x1, x1, #0x4
  4076e0:	b	4076f0 <ferror@plt+0x6160>
  4076e4:	sub	x2, x2, #0x1
  4076e8:	str	x2, [x21, #24]
  4076ec:	cbz	x2, 4077cc <ferror@plt+0x623c>
  4076f0:	ldr	w0, [x1, x2, lsl #2]
  4076f4:	cbz	w0, 4076e4 <ferror@plt+0x6154>
  4076f8:	ldr	x0, [x21, #8]
  4076fc:	cmp	x0, x2
  407700:	b.ls	407708 <ferror@plt+0x6178>  // b.plast
  407704:	str	x0, [x21, #24]
  407708:	ldr	w5, [x5, #1128]
  40770c:	mov	x0, x21
  407710:	ldrb	w3, [x20, #40]
  407714:	mov	x1, #0x0                   	// #0
  407718:	cmp	w5, w4
  40771c:	ldrb	w2, [x23, #40]
  407720:	cset	w4, ne  // ne = any
  407724:	lsl	w4, w4, #3
  407728:	str	w4, [sp, #108]
  40772c:	bl	405120 <ferror@plt+0x3b90>
  407730:	ldr	w4, [sp, #108]
  407734:	ldp	x19, x20, [sp, #16]
  407738:	ldp	x21, x22, [sp, #32]
  40773c:	ldp	x25, x26, [sp, #64]
  407740:	b	406eac <ferror@plt+0x591c>
  407744:	ldr	x0, [sp, #192]
  407748:	lsl	x1, x19, #2
  40774c:	bl	402f98 <ferror@plt+0x1a08>
  407750:	str	x0, [sp, #192]
  407754:	str	x19, [sp, #224]
  407758:	ldr	x1, [sp, #216]
  40775c:	ldr	x28, [sp, #264]
  407760:	b	4075bc <ferror@plt+0x602c>
  407764:	cmp	x23, x21
  407768:	b.eq	4077a8 <ferror@plt+0x6218>  // b.none
  40776c:	ldr	x0, [x21, #32]
  407770:	cmp	x2, #0x2
  407774:	mov	x19, #0x2                   	// #2
  407778:	csel	x19, x2, x19, cs  // cs = hs, nlast
  40777c:	cmp	x19, x0
  407780:	ldr	x0, [x21]
  407784:	b.hi	4077e0 <ferror@plt+0x6250>  // b.pmore
  407788:	ldrb	w3, [x23, #40]
  40778c:	ldr	x1, [x23]
  407790:	str	x2, [x21, #24]
  407794:	ldur	q0, [x23, #8]
  407798:	strb	w3, [x21, #40]
  40779c:	lsl	x2, x2, #2
  4077a0:	stur	q0, [x21, #8]
  4077a4:	bl	401240 <memcpy@plt>
  4077a8:	ldrb	w3, [x20, #40]
  4077ac:	ldrb	w2, [x23, #40]
  4077b0:	mov	x1, x26
  4077b4:	mov	x0, x21
  4077b8:	mov	w4, #0x0                   	// #0
  4077bc:	b	407728 <ferror@plt+0x6198>
  4077c0:	mov	x3, #0x0                   	// #0
  4077c4:	str	x3, [sp, #216]
  4077c8:	b	406dbc <ferror@plt+0x582c>
  4077cc:	str	xzr, [x21, #8]
  4077d0:	strb	wzr, [x21, #40]
  4077d4:	b	407708 <ferror@plt+0x6178>
  4077d8:	mov	x19, #0x9                   	// #9
  4077dc:	b	40756c <ferror@plt+0x5fdc>
  4077e0:	lsl	x1, x19, #2
  4077e4:	bl	402f98 <ferror@plt+0x1a08>
  4077e8:	str	x0, [x21]
  4077ec:	str	x19, [x21, #32]
  4077f0:	ldr	x2, [x23, #24]
  4077f4:	b	407788 <ferror@plt+0x61f8>
  4077f8:	ldr	x1, [x25, #584]
  4077fc:	mov	w4, w24
  407800:	b	406fe0 <ferror@plt+0x5a50>
  407804:	nop
  407808:	ldr	x1, [x0, #24]
  40780c:	ldrb	w2, [x0, #40]
  407810:	cmp	x1, #0x0
  407814:	cset	x1, ne  // ne = any
  407818:	neg	x0, x2
  40781c:	eor	x0, x1, x0
  407820:	add	x0, x0, x2
  407824:	ret
  407828:	ldr	x2, [x0]
  40782c:	mov	x1, #0x1                   	// #1
  407830:	stp	xzr, xzr, [x0, #8]
  407834:	str	w1, [x2]
  407838:	str	x1, [x0, #24]
  40783c:	strb	wzr, [x0, #40]
  407840:	ret
  407844:	nop
  407848:	mov	x3, x0
  40784c:	cmp	x0, x1
  407850:	b.eq	4079dc <ferror@plt+0x644c>  // b.none
  407854:	ldr	x2, [x0, #24]
  407858:	ldr	x5, [x1, #24]
  40785c:	cbz	x2, 407994 <ferror@plt+0x6404>
  407860:	ldrb	w0, [x0, #40]
  407864:	cbz	x5, 407980 <ferror@plt+0x63f0>
  407868:	ldrb	w8, [x1, #40]
  40786c:	cbnz	w0, 4079b4 <ferror@plt+0x6424>
  407870:	mov	x0, #0x1                   	// #1
  407874:	cbnz	w8, 407974 <ferror@plt+0x63e4>
  407878:	ldr	x4, [x1, #8]
  40787c:	sub	x2, x2, x5
  407880:	ldr	x0, [x3, #8]
  407884:	sub	x7, x4, x0
  407888:	adds	x2, x2, x7
  40788c:	b.ne	407a10 <ferror@plt+0x6480>  // b.any
  407890:	cmp	x0, x4
  407894:	sub	x5, x5, x4
  407898:	cset	w10, hi  // hi = pmore
  40789c:	cmp	x0, x4
  4078a0:	ldr	x9, [x1]
  4078a4:	ldr	x1, [x3]
  4078a8:	b.ls	4079e4 <ferror@plt+0x6454>  // b.plast
  4078ac:	sub	x7, x0, x4
  4078b0:	add	x6, x1, x7, lsl #2
  4078b4:	adrp	x1, 433000 <ferror@plt+0x31a70>
  4078b8:	adds	x4, x4, x5
  4078bc:	sub	x0, x4, #0x1
  4078c0:	mov	w2, #0x0                   	// #0
  4078c4:	ldr	x3, [x1, #584]
  4078c8:	ldr	w1, [x3, #1128]
  4078cc:	ldr	w5, [x3, #1132]
  4078d0:	ccmp	w1, w5, #0x0, ne  // ne = any
  4078d4:	b.ne	4078fc <ferror@plt+0x636c>  // b.any
  4078d8:	ldr	w1, [x6, x0, lsl #2]
  4078dc:	ldr	w2, [x9, x0, lsl #2]
  4078e0:	subs	w2, w1, w2
  4078e4:	b.ne	4078fc <ferror@plt+0x636c>  // b.any
  4078e8:	ldr	w1, [x3, #1128]
  4078ec:	sub	x0, x0, #0x1
  4078f0:	cmp	w1, w5
  4078f4:	ccmp	x4, x0, #0x0, eq  // eq = none
  4078f8:	b.hi	4078d8 <ferror@plt+0x6348>  // b.pmore
  4078fc:	ldr	w1, [x3, #1128]
  407900:	cmp	w1, w5
  407904:	b.ne	407a18 <ferror@plt+0x6488>  // b.any
  407908:	sbfx	x1, x2, #31, #1
  40790c:	add	x0, x0, #0x1
  407910:	eor	x0, x1, x0
  407914:	lsr	w1, w2, #31
  407918:	add	x0, x0, x1
  40791c:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  407920:	cmp	x0, x1
  407924:	b.eq	407974 <ferror@plt+0x63e4>  // b.none
  407928:	cbnz	x0, 4079f4 <ferror@plt+0x6464>
  40792c:	ldr	w1, [x3, #1128]
  407930:	cmp	x7, #0x0
  407934:	sub	x0, x7, #0x1
  407938:	ccmp	w1, w5, #0x0, ne  // ne = any
  40793c:	b.ne	407964 <ferror@plt+0x63d4>  // b.any
  407940:	sub	x6, x6, x7, lsl #2
  407944:	nop
  407948:	ldr	w1, [x6, x0, lsl #2]
  40794c:	sub	x0, x0, #0x1
  407950:	cbnz	w1, 407978 <ferror@plt+0x63e8>
  407954:	ldr	w1, [x3, #1128]
  407958:	cmp	w1, w5
  40795c:	ccmp	x7, x0, #0x0, eq  // eq = none
  407960:	b.hi	407948 <ferror@plt+0x63b8>  // b.pmore
  407964:	ldr	w1, [x3, #1128]
  407968:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  40796c:	cmp	w1, w5
  407970:	csel	x0, xzr, x0, eq  // eq = none
  407974:	ret
  407978:	eor	w8, w8, w10
  40797c:	eor	w0, w8, #0x1
  407980:	and	x1, x0, #0xff
  407984:	neg	x0, x1
  407988:	eor	x0, x0, #0x1
  40798c:	add	x0, x0, x1
  407990:	ret
  407994:	ldrb	w1, [x1, #40]
  407998:	cmp	x5, #0x0
  40799c:	cset	x0, ne  // ne = any
  4079a0:	eor	x1, x1, #0x1
  4079a4:	neg	x2, x1
  4079a8:	eor	x0, x0, x2
  4079ac:	add	x0, x0, x1
  4079b0:	ret
  4079b4:	mov	x0, #0xffffffffffffffff    	// #-1
  4079b8:	cbz	w8, 407974 <ferror@plt+0x63e4>
  4079bc:	ldr	x4, [x1, #8]
  4079c0:	sub	x2, x2, x5
  4079c4:	ldr	x0, [x3, #8]
  4079c8:	sub	x7, x4, x0
  4079cc:	adds	x2, x2, x7
  4079d0:	b.eq	407890 <ferror@plt+0x6300>  // b.none
  4079d4:	neg	x0, x2
  4079d8:	ret
  4079dc:	mov	x0, #0x0                   	// #0
  4079e0:	ret
  4079e4:	add	x6, x9, x7, lsl #2
  4079e8:	mov	x4, x0
  4079ec:	mov	x9, x1
  4079f0:	b	4078b4 <ferror@plt+0x6324>
  4079f4:	eor	w1, w8, w10
  4079f8:	eor	w1, w1, #0x1
  4079fc:	and	x1, x1, #0xff
  407a00:	neg	x2, x1
  407a04:	eor	x0, x2, x0
  407a08:	add	x0, x0, x1
  407a0c:	ret
  407a10:	mov	x0, x2
  407a14:	ret
  407a18:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  407a1c:	ret
  407a20:	cbz	x1, 407b3c <ferror@plt+0x65ac>
  407a24:	stp	x29, x30, [sp, #-48]!
  407a28:	mov	x29, sp
  407a2c:	stp	x19, x20, [sp, #16]
  407a30:	mov	x19, x0
  407a34:	mov	x20, x1
  407a38:	stp	x21, x22, [sp, #32]
  407a3c:	mov	x22, #0x0                   	// #0
  407a40:	ldp	x21, x0, [x0, #8]
  407a44:	sub	x0, x0, x1
  407a48:	cbnz	x21, 407af8 <ferror@plt+0x6568>
  407a4c:	ldr	x20, [x19, #24]
  407a50:	stp	x22, x0, [x19, #8]
  407a54:	cbz	x20, 407ae8 <ferror@plt+0x6558>
  407a58:	mov	x3, #0xe38f                	// #58255
  407a5c:	mov	x1, #0x9                   	// #9
  407a60:	movk	x3, #0x8e38, lsl #16
  407a64:	adrp	x5, 41a000 <ferror@plt+0x18a70>
  407a68:	movk	x3, #0x38e3, lsl #32
  407a6c:	add	x5, x5, #0xbd0
  407a70:	movk	x3, #0xe38e, lsl #48
  407a74:	sub	x20, x20, x21
  407a78:	ldr	x4, [x19]
  407a7c:	umulh	x3, x0, x3
  407a80:	str	x20, [x19, #24]
  407a84:	and	x2, x3, #0xfffffffffffffff8
  407a88:	add	x3, x2, x3, lsr #3
  407a8c:	lsl	x2, x20, #2
  407a90:	subs	x3, x0, x3
  407a94:	mov	x0, x4
  407a98:	sub	x1, x1, x3
  407a9c:	csel	x3, x1, x3, ne  // ne = any
  407aa0:	add	x1, x4, x21, lsl #2
  407aa4:	ldr	x21, [x5, x3, lsl #3]
  407aa8:	bl	401250 <memmove@plt>
  407aac:	cbz	x20, 407b40 <ferror@plt+0x65b0>
  407ab0:	ldr	w1, [x0]
  407ab4:	sdiv	w2, w1, w21
  407ab8:	msub	w2, w2, w21, w1
  407abc:	sub	w1, w1, w2
  407ac0:	str	w1, [x0], #-4
  407ac4:	b	407ad4 <ferror@plt+0x6544>
  407ac8:	sub	x20, x20, #0x1
  407acc:	str	x20, [x19, #24]
  407ad0:	cbz	x20, 407b40 <ferror@plt+0x65b0>
  407ad4:	ldr	w1, [x0, x20, lsl #2]
  407ad8:	cbz	w1, 407ac8 <ferror@plt+0x6538>
  407adc:	cmp	x20, x22
  407ae0:	b.cs	407ae8 <ferror@plt+0x6558>  // b.hs, b.nlast
  407ae4:	str	x22, [x19, #24]
  407ae8:	ldp	x19, x20, [sp, #16]
  407aec:	ldp	x21, x22, [sp, #32]
  407af0:	ldp	x29, x30, [sp], #48
  407af4:	ret
  407af8:	mov	x1, #0x8                   	// #8
  407afc:	bl	402f48 <ferror@plt+0x19b8>
  407b00:	mov	x1, #0xe38f                	// #58255
  407b04:	movk	x1, #0x8e38, lsl #16
  407b08:	movk	x1, #0x38e3, lsl #32
  407b0c:	movk	x1, #0xe38e, lsl #48
  407b10:	umulh	x1, x0, x1
  407b14:	ldp	x2, x0, [x19, #8]
  407b18:	lsr	x1, x1, #3
  407b1c:	sub	x22, x1, x21
  407b20:	sub	x21, x21, x1
  407b24:	sub	x0, x0, x20
  407b28:	add	x22, x22, x2
  407b2c:	ldr	x20, [x19, #24]
  407b30:	stp	x22, x0, [x19, #8]
  407b34:	cbz	x20, 407ae8 <ferror@plt+0x6558>
  407b38:	b	407a58 <ferror@plt+0x64c8>
  407b3c:	ret
  407b40:	str	xzr, [x19, #8]
  407b44:	strb	wzr, [x19, #40]
  407b48:	ldp	x19, x20, [sp, #16]
  407b4c:	ldp	x21, x22, [sp, #32]
  407b50:	ldp	x29, x30, [sp], #48
  407b54:	ret
  407b58:	adrp	x3, 404000 <ferror@plt+0x2a70>
  407b5c:	mov	x2, #0x1                   	// #1
  407b60:	add	x3, x3, #0x870
  407b64:	b	4060a0 <ferror@plt+0x4b10>
  407b68:	str	x1, [x0]
  407b6c:	stp	xzr, xzr, [x0, #8]
  407b70:	stp	xzr, x2, [x0, #24]
  407b74:	strb	wzr, [x0, #40]
  407b78:	ret
  407b7c:	nop
  407b80:	stp	x29, x30, [sp, #-32]!
  407b84:	cmp	x1, #0x2
  407b88:	mov	x29, sp
  407b8c:	stp	x19, x20, [sp, #16]
  407b90:	mov	x19, x0
  407b94:	mov	x20, #0x2                   	// #2
  407b98:	csel	x20, x1, x20, cs  // cs = hs, nlast
  407b9c:	lsl	x0, x20, #2
  407ba0:	bl	402f78 <ferror@plt+0x19e8>
  407ba4:	str	x0, [x19]
  407ba8:	stp	xzr, xzr, [x19, #8]
  407bac:	stp	xzr, x20, [x19, #24]
  407bb0:	strb	wzr, [x19, #40]
  407bb4:	ldp	x19, x20, [sp, #16]
  407bb8:	ldp	x29, x30, [sp], #32
  407bbc:	ret
  407bc0:	ldr	x0, [x0]
  407bc4:	b	401470 <free@plt>
  407bc8:	cmp	x0, x1
  407bcc:	b.eq	407c4c <ferror@plt+0x66bc>  // b.none
  407bd0:	stp	x29, x30, [sp, #-48]!
  407bd4:	mov	x29, sp
  407bd8:	ldr	x2, [x1, #24]
  407bdc:	stp	x19, x20, [sp, #16]
  407be0:	mov	x19, x0
  407be4:	ldr	x0, [x0, #32]
  407be8:	str	x21, [sp, #32]
  407bec:	mov	x21, #0x2                   	// #2
  407bf0:	cmp	x2, x21
  407bf4:	csel	x21, x2, x21, cs  // cs = hs, nlast
  407bf8:	mov	x20, x1
  407bfc:	cmp	x21, x0
  407c00:	ldr	x0, [x19]
  407c04:	b.hi	407c34 <ferror@plt+0x66a4>  // b.pmore
  407c08:	ldrb	w3, [x20, #40]
  407c0c:	ldr	x1, [x20]
  407c10:	strb	w3, [x19, #40]
  407c14:	ldr	x21, [sp, #32]
  407c18:	str	x2, [x19, #24]
  407c1c:	lsl	x2, x2, #2
  407c20:	ldur	q0, [x20, #8]
  407c24:	stur	q0, [x19, #8]
  407c28:	ldp	x19, x20, [sp, #16]
  407c2c:	ldp	x29, x30, [sp], #48
  407c30:	b	401240 <memcpy@plt>
  407c34:	lsl	x1, x21, #2
  407c38:	bl	402f98 <ferror@plt+0x1a08>
  407c3c:	str	x21, [x19, #32]
  407c40:	str	x0, [x19]
  407c44:	ldr	x2, [x20, #24]
  407c48:	b	407c08 <ferror@plt+0x6678>
  407c4c:	ret
  407c50:	stp	x29, x30, [sp, #-48]!
  407c54:	mov	x29, sp
  407c58:	stp	x21, x22, [sp, #32]
  407c5c:	mov	x22, #0x2                   	// #2
  407c60:	ldr	x21, [x1, #24]
  407c64:	stp	x19, x20, [sp, #16]
  407c68:	mov	x19, x0
  407c6c:	cmp	x21, x22
  407c70:	mov	x20, x1
  407c74:	csel	x21, x21, x22, cs  // cs = hs, nlast
  407c78:	lsl	x0, x21, #2
  407c7c:	bl	402f78 <ferror@plt+0x19e8>
  407c80:	str	x0, [x19]
  407c84:	cmp	x20, x19
  407c88:	stp	xzr, xzr, [x19, #8]
  407c8c:	stp	xzr, x21, [x19, #24]
  407c90:	strb	wzr, [x19, #40]
  407c94:	b.eq	407cfc <ferror@plt+0x676c>  // b.none
  407c98:	ldr	x2, [x20, #24]
  407c9c:	mov	x3, x0
  407ca0:	cmp	x2, x22
  407ca4:	csel	x22, x2, x22, cs  // cs = hs, nlast
  407ca8:	cmp	x21, x22
  407cac:	b.cc	407ce0 <ferror@plt+0x6750>  // b.lo, b.ul, b.last
  407cb0:	ldrb	w0, [x20, #40]
  407cb4:	ldr	x1, [x20]
  407cb8:	ldp	x21, x22, [sp, #32]
  407cbc:	str	x2, [x19, #24]
  407cc0:	strb	w0, [x19, #40]
  407cc4:	lsl	x2, x2, #2
  407cc8:	ldur	q0, [x20, #8]
  407ccc:	mov	x0, x3
  407cd0:	stur	q0, [x19, #8]
  407cd4:	ldp	x19, x20, [sp, #16]
  407cd8:	ldp	x29, x30, [sp], #48
  407cdc:	b	401240 <memcpy@plt>
  407ce0:	lsl	x1, x22, #2
  407ce4:	bl	402f98 <ferror@plt+0x1a08>
  407ce8:	str	x22, [x19, #32]
  407cec:	mov	x3, x0
  407cf0:	str	x0, [x19]
  407cf4:	ldr	x2, [x20, #24]
  407cf8:	b	407cb0 <ferror@plt+0x6720>
  407cfc:	ldp	x19, x20, [sp, #16]
  407d00:	ldp	x21, x22, [sp, #32]
  407d04:	ldp	x29, x30, [sp], #48
  407d08:	ret
  407d0c:	nop
  407d10:	stp	x29, x30, [sp, #-32]!
  407d14:	mov	x29, sp
  407d18:	stp	x19, x20, [sp, #16]
  407d1c:	mov	x19, x0
  407d20:	mov	x20, x1
  407d24:	mov	x0, #0x10                  	// #16
  407d28:	bl	402f78 <ferror@plt+0x19e8>
  407d2c:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  407d30:	str	x0, [x19]
  407d34:	stp	xzr, xzr, [x19, #8]
  407d38:	ldr	q0, [x1, #48]
  407d3c:	strb	wzr, [x19, #40]
  407d40:	stur	q0, [x19, #24]
  407d44:	cbz	x20, 407da8 <ferror@plt+0x6818>
  407d48:	mov	x1, #0x84                  	// #132
  407d4c:	bl	402f98 <ferror@plt+0x1a08>
  407d50:	mov	x6, #0x5a53                	// #23123
  407d54:	mov	x5, #0xca00                	// #51712
  407d58:	movk	x6, #0xa09b, lsl #16
  407d5c:	mov	x4, #0xc9ff                	// #51711
  407d60:	movk	x6, #0xb82f, lsl #32
  407d64:	mov	x1, #0x21                  	// #33
  407d68:	mov	x2, #0x0                   	// #0
  407d6c:	movk	x6, #0x44, lsl #48
  407d70:	movk	x5, #0x3b9a, lsl #16
  407d74:	movk	x4, #0x3b9a, lsl #16
  407d78:	str	x0, [x19]
  407d7c:	str	x1, [x19, #32]
  407d80:	lsr	x1, x20, #9
  407d84:	cmp	x20, x4
  407d88:	umulh	x1, x1, x6
  407d8c:	lsr	x1, x1, #11
  407d90:	msub	x3, x1, x5, x20
  407d94:	mov	x20, x1
  407d98:	str	w3, [x0, x2, lsl #2]
  407d9c:	add	x2, x2, #0x1
  407da0:	b.hi	407d80 <ferror@plt+0x67f0>  // b.pmore
  407da4:	str	x2, [x19, #24]
  407da8:	ldp	x19, x20, [sp, #16]
  407dac:	ldp	x29, x30, [sp], #32
  407db0:	ret
  407db4:	nop
  407db8:	ldr	x0, [x0, #16]
  407dbc:	ret
  407dc0:	mov	x4, x0
  407dc4:	ldr	x0, [x0, #24]
  407dc8:	cbz	x0, 407e74 <ferror@plt+0x68e4>
  407dcc:	ldr	x1, [x4, #8]
  407dd0:	cmp	x1, x0
  407dd4:	b.ne	407e78 <ferror@plt+0x68e8>  // b.any
  407dd8:	sub	x1, x0, #0x1
  407ddc:	ldr	x5, [x4]
  407de0:	b	407dec <ferror@plt+0x685c>
  407de4:	b.ls	407e08 <ferror@plt+0x6878>  // b.plast
  407de8:	mov	x1, x2
  407dec:	ldr	w3, [x5, x1, lsl #2]
  407df0:	sub	x2, x1, #0x1
  407df4:	lsl	x6, x1, #2
  407df8:	cmp	x0, x2
  407dfc:	cbz	w3, 407de4 <ferror@plt+0x6854>
  407e00:	add	x1, x1, #0x1
  407e04:	lsl	x6, x1, #2
  407e08:	mov	x3, #0xe38f                	// #58255
  407e0c:	add	x5, x5, x6
  407e10:	movk	x3, #0x8e38, lsl #16
  407e14:	ldr	x2, [x4, #16]
  407e18:	movk	x3, #0x38e3, lsl #32
  407e1c:	movk	x3, #0xe38e, lsl #48
  407e20:	ldursw	x0, [x5, #-4]
  407e24:	mov	x4, #0x9                   	// #9
  407e28:	umulh	x3, x2, x3
  407e2c:	and	x5, x3, #0xfffffffffffffff8
  407e30:	add	x3, x5, x3, lsr #3
  407e34:	subs	x2, x2, x3
  407e38:	mov	x3, #0x1                   	// #1
  407e3c:	csel	x2, x2, x4, ne  // ne = any
  407e40:	cbz	x0, 407e64 <ferror@plt+0x68d4>
  407e44:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  407e48:	movk	x5, #0xcccd
  407e4c:	nop
  407e50:	umulh	x4, x0, x5
  407e54:	cmp	x0, #0x9
  407e58:	add	x3, x3, #0x1
  407e5c:	lsr	x0, x4, #3
  407e60:	b.hi	407e50 <ferror@plt+0x68c0>  // b.pmore
  407e64:	add	x1, x1, x1, lsl #3
  407e68:	add	x2, x2, x3
  407e6c:	sub	x0, x1, #0x13
  407e70:	add	x0, x0, x2
  407e74:	ret
  407e78:	sub	x1, x0, x1
  407e7c:	adds	x2, x1, x1, lsl #3
  407e80:	b.eq	407ebc <ferror@plt+0x692c>  // b.none
  407e84:	ldr	x1, [x4]
  407e88:	add	x1, x1, x0, lsl #2
  407e8c:	mov	x0, #0x1                   	// #1
  407e90:	ldursw	x1, [x1, #-4]
  407e94:	cbz	x1, 407eb4 <ferror@plt+0x6924>
  407e98:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  407e9c:	movk	x5, #0xcccd
  407ea0:	umulh	x3, x1, x5
  407ea4:	cmp	x1, #0x9
  407ea8:	add	x0, x0, #0x1
  407eac:	lsr	x1, x3, #3
  407eb0:	b.hi	407ea0 <ferror@plt+0x6910>  // b.pmore
  407eb4:	sub	x1, x2, #0xa
  407eb8:	add	x2, x1, x0
  407ebc:	ldr	x0, [x4, #16]
  407ec0:	add	x0, x2, x0
  407ec4:	ret
  407ec8:	stp	x29, x30, [sp, #-320]!
  407ecc:	mov	x29, sp
  407ed0:	stp	x23, x24, [sp, #48]
  407ed4:	adrp	x23, 433000 <ferror@plt+0x31a70>
  407ed8:	ldr	x3, [x23, #584]
  407edc:	stp	x19, x20, [sp, #16]
  407ee0:	mov	x19, x0
  407ee4:	mov	x20, x1
  407ee8:	stp	x21, x22, [sp, #32]
  407eec:	ldrh	w0, [x3, #1142]
  407ef0:	ldr	x1, [x3, #1104]
  407ef4:	sub	w0, w0, #0x1
  407ef8:	and	w21, w2, #0xff
  407efc:	cmp	x1, w0, sxtw
  407f00:	b.cs	408244 <ferror@plt+0x6cb4>  // b.hs, b.nlast
  407f04:	ldr	x22, [x19, #24]
  407f08:	cbz	x22, 40820c <ferror@plt+0x6c7c>
  407f0c:	cmp	x20, #0xa
  407f10:	b.eq	40836c <ferror@plt+0x6ddc>  // b.none
  407f14:	cmp	x20, #0x1
  407f18:	b.ls	407fa4 <ferror@plt+0x6a14>  // b.plast
  407f1c:	ldrb	w22, [x19, #40]
  407f20:	cbnz	w22, 408388 <ferror@plt+0x6df8>
  407f24:	strb	wzr, [x19, #40]
  407f28:	cmp	x20, #0x10
  407f2c:	b.ls	408258 <ferror@plt+0x6cc8>  // b.plast
  407f30:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  407f34:	sub	x0, x20, #0x1
  407f38:	mov	x1, #0x1                   	// #1
  407f3c:	movk	x4, #0xcccd
  407f40:	umulh	x3, x0, x4
  407f44:	mov	x2, x1
  407f48:	cmp	x0, #0x9
  407f4c:	add	x1, x1, #0x1
  407f50:	lsr	x0, x3, #3
  407f54:	b.hi	407f40 <ferror@plt+0x69b0>  // b.pmore
  407f58:	adrp	x3, 404000 <ferror@plt+0x2a70>
  407f5c:	add	x3, x3, #0xa18
  407f60:	mov	x1, x20
  407f64:	mov	x0, x19
  407f68:	bl	4060a0 <ferror@plt+0x4b10>
  407f6c:	cmp	w0, #0x0
  407f70:	mov	w20, w0
  407f74:	cset	w0, eq  // eq = none
  407f78:	and	w21, w21, w0
  407f7c:	strb	w22, [x19, #40]
  407f80:	cbz	w21, 407f8c <ferror@plt+0x69fc>
  407f84:	mov	w0, #0xa                   	// #10
  407f88:	bl	403180 <ferror@plt+0x1bf0>
  407f8c:	mov	w0, w20
  407f90:	ldp	x19, x20, [sp, #16]
  407f94:	ldp	x21, x22, [sp, #32]
  407f98:	ldp	x23, x24, [sp, #48]
  407f9c:	ldp	x29, x30, [sp], #320
  407fa0:	ret
  407fa4:	cmp	x22, #0x2
  407fa8:	mov	x24, #0x2                   	// #2
  407fac:	stp	x25, x26, [sp, #64]
  407fb0:	csel	x26, x22, x24, cs  // cs = hs, nlast
  407fb4:	and	w20, w20, #0x1
  407fb8:	lsl	x0, x26, #2
  407fbc:	ldr	x25, [x19, #8]
  407fc0:	bl	402f78 <ferror@plt+0x19e8>
  407fc4:	ldr	x4, [x19, #24]
  407fc8:	str	x0, [sp, #80]
  407fcc:	stp	xzr, xzr, [sp, #88]
  407fd0:	mov	x3, x0
  407fd4:	cmp	x4, x24
  407fd8:	stp	xzr, x26, [sp, #104]
  407fdc:	csel	x24, x4, x24, cs  // cs = hs, nlast
  407fe0:	cmp	x26, x24
  407fe4:	strb	wzr, [sp, #120]
  407fe8:	b.cc	408268 <ferror@plt+0x6cd8>  // b.lo, b.ul, b.last
  407fec:	mov	x0, x3
  407ff0:	ldrb	w3, [x19, #40]
  407ff4:	ldr	x1, [x19]
  407ff8:	lsl	x2, x4, #2
  407ffc:	ldur	q0, [x19, #8]
  408000:	str	x4, [sp, #104]
  408004:	strb	w3, [sp, #120]
  408008:	stur	q0, [sp, #88]
  40800c:	bl	401240 <memcpy@plt>
  408010:	cmp	x22, x25
  408014:	b.hi	408284 <ferror@plt+0x6cf4>  // b.pmore
  408018:	ldr	x3, [x19, #24]
  40801c:	ldr	x2, [x19]
  408020:	sub	x0, x3, #0x1
  408024:	ldr	w1, [x2, x0, lsl #2]
  408028:	cbnz	x3, 408040 <ferror@plt+0x6ab0>
  40802c:	b	40845c <ferror@plt+0x6ecc>
  408030:	sub	x0, x0, #0x1
  408034:	cmp	x3, x0
  408038:	ldr	w1, [x2, x0, lsl #2]
  40803c:	b.ls	408048 <ferror@plt+0x6ab8>  // b.plast
  408040:	ldr	w1, [x2, x0, lsl #2]
  408044:	cbz	w1, 408030 <ferror@plt+0x6aa0>
  408048:	adrp	x4, 41a000 <ferror@plt+0x18a70>
  40804c:	add	x2, x4, #0xbd0
  408050:	sxtw	x3, w1
  408054:	ldr	x5, [x2, #64]
  408058:	cmp	x5, w1, sxtw
  40805c:	b.ls	408464 <ferror@plt+0x6ed4>  // b.plast
  408060:	ldr	x1, [x2, #56]
  408064:	cmp	x3, x1
  408068:	b.cs	40846c <ferror@plt+0x6edc>  // b.hs, b.nlast
  40806c:	ldr	x1, [x2, #48]
  408070:	cmp	x3, x1
  408074:	b.cs	408474 <ferror@plt+0x6ee4>  // b.hs, b.nlast
  408078:	ldr	x1, [x2, #40]
  40807c:	cmp	x3, x1
  408080:	b.cs	40847c <ferror@plt+0x6eec>  // b.hs, b.nlast
  408084:	ldr	x1, [x2, #32]
  408088:	cmp	x3, x1
  40808c:	b.cs	408498 <ferror@plt+0x6f08>  // b.hs, b.nlast
  408090:	ldr	x1, [x2, #24]
  408094:	cmp	x3, x1
  408098:	b.cs	4084a0 <ferror@plt+0x6f10>  // b.hs, b.nlast
  40809c:	ldr	x1, [x2, #16]
  4080a0:	cmp	x3, x1
  4080a4:	b.cs	4084a8 <ferror@plt+0x6f18>  // b.hs, b.nlast
  4080a8:	ldr	x1, [x2, #8]
  4080ac:	cmp	x3, x1
  4080b0:	b.cs	4084b0 <ferror@plt+0x6f20>  // b.hs, b.nlast
  4080b4:	ldr	x1, [x4, #3024]
  4080b8:	cmp	x1, x3
  4080bc:	cset	x3, hi  // hi = pmore
  4080c0:	add	x3, x3, #0x9
  4080c4:	ldr	x2, [x19, #8]
  4080c8:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4080cc:	movk	x1, #0xaaab
  4080d0:	sub	x2, x2, x0
  4080d4:	add	x0, sp, #0x50
  4080d8:	add	x2, x2, x2, lsl #3
  4080dc:	sub	x19, x2, #0x9
  4080e0:	add	x19, x19, x3
  4080e4:	add	x2, x19, #0x3
  4080e8:	umulh	x1, x19, x1
  4080ec:	and	x3, x1, #0xfffffffffffffffe
  4080f0:	add	x1, x3, x1, lsr #1
  4080f4:	subs	x1, x19, x1
  4080f8:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4080fc:	sub	x1, x2, x1
  408100:	csel	x19, x19, x1, eq  // eq = none
  408104:	mov	x1, x19
  408108:	bl	4054d0 <ferror@plt+0x3f40>
  40810c:	cbnz	w0, 4081d0 <ferror@plt+0x6c40>
  408110:	add	x0, sp, #0x50
  408114:	bl	404b68 <ferror@plt+0x35d8>
  408118:	ldr	x1, [x23, #584]
  40811c:	ldrh	w0, [x1, #1142]
  408120:	ldr	x1, [x1, #1104]
  408124:	sub	w0, w0, #0x1
  408128:	cmp	x1, w0, sxtw
  40812c:	b.cs	408400 <ferror@plt+0x6e70>  // b.hs, b.nlast
  408130:	mov	w0, #0x65                  	// #101
  408134:	bl	403180 <ferror@plt+0x1bf0>
  408138:	cbz	x19, 408324 <ferror@plt+0x6d94>
  40813c:	ldr	x1, [x23, #584]
  408140:	ldrh	w0, [x1, #1142]
  408144:	ldr	x1, [x1, #1104]
  408148:	sub	w0, w0, #0x1
  40814c:	cmp	x1, w0, sxtw
  408150:	b.cs	408420 <ferror@plt+0x6e90>  // b.hs, b.nlast
  408154:	mov	w0, #0x2d                  	// #45
  408158:	bl	403180 <ferror@plt+0x1bf0>
  40815c:	mov	x8, #0x5a53                	// #23123
  408160:	mov	x7, #0xca00                	// #51712
  408164:	movk	x8, #0xa09b, lsl #16
  408168:	mov	x6, #0xc9ff                	// #51711
  40816c:	movk	x8, #0xb82f, lsl #32
  408170:	add	x4, sp, #0xb8
  408174:	mov	x0, #0x21                  	// #33
  408178:	mov	x1, #0x1                   	// #1
  40817c:	movk	x8, #0x44, lsl #48
  408180:	movk	x7, #0x3b9a, lsl #16
  408184:	movk	x6, #0x3b9a, lsl #16
  408188:	str	x4, [sp, #128]
  40818c:	stp	xzr, xzr, [sp, #136]
  408190:	str	x0, [sp, #160]
  408194:	strb	wzr, [sp, #168]
  408198:	lsr	x0, x19, #9
  40819c:	add	x2, x4, x1, lsl #2
  4081a0:	mov	x5, x1
  4081a4:	cmp	x19, x6
  4081a8:	add	x1, x1, #0x1
  4081ac:	umulh	x0, x0, x8
  4081b0:	lsr	x0, x0, #11
  4081b4:	msub	x3, x0, x7, x19
  4081b8:	mov	x19, x0
  4081bc:	stur	w3, [x2, #-4]
  4081c0:	b.hi	408198 <ferror@plt+0x6c08>  // b.pmore
  4081c4:	add	x0, sp, #0x80
  4081c8:	str	x5, [sp, #152]
  4081cc:	bl	404b68 <ferror@plt+0x35d8>
  4081d0:	ldr	x0, [sp, #80]
  4081d4:	bl	401470 <free@plt>
  4081d8:	ldr	x0, [x23, #584]
  4081dc:	ldr	w1, [x0, #1128]
  4081e0:	ldr	w0, [x0, #1132]
  4081e4:	cmp	w1, w0
  4081e8:	b.eq	40837c <ferror@plt+0x6dec>  // b.none
  4081ec:	mov	w20, #0x8                   	// #8
  4081f0:	mov	w0, w20
  4081f4:	ldp	x19, x20, [sp, #16]
  4081f8:	ldp	x21, x22, [sp, #32]
  4081fc:	ldp	x23, x24, [sp, #48]
  408200:	ldp	x25, x26, [sp, #64]
  408204:	ldp	x29, x30, [sp], #320
  408208:	ret
  40820c:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  408210:	ldrb	w19, [x0, #3104]
  408214:	cmp	w19, #0xa
  408218:	b.eq	408234 <ferror@plt+0x6ca4>  // b.none
  40821c:	ldr	x1, [x23, #584]
  408220:	ldrh	w0, [x1, #1142]
  408224:	ldr	x1, [x1, #1104]
  408228:	sub	w0, w0, #0x1
  40822c:	cmp	x1, w0, sxtw
  408230:	b.cs	408358 <ferror@plt+0x6dc8>  // b.hs, b.nlast
  408234:	mov	w0, w19
  408238:	mov	w20, #0x0                   	// #0
  40823c:	bl	403180 <ferror@plt+0x1bf0>
  408240:	b	407f80 <ferror@plt+0x69f0>
  408244:	mov	w0, #0x5c                  	// #92
  408248:	bl	403180 <ferror@plt+0x1bf0>
  40824c:	mov	w0, #0xa                   	// #10
  408250:	bl	403180 <ferror@plt+0x1bf0>
  408254:	b	407f04 <ferror@plt+0x6974>
  408258:	adrp	x3, 404000 <ferror@plt+0x2a70>
  40825c:	mov	x2, #0x1                   	// #1
  408260:	add	x3, x3, #0x960
  408264:	b	407f60 <ferror@plt+0x69d0>
  408268:	lsl	x1, x24, #2
  40826c:	bl	402f98 <ferror@plt+0x1a08>
  408270:	mov	x3, x0
  408274:	str	x0, [sp, #80]
  408278:	str	x24, [sp, #112]
  40827c:	ldr	x4, [x19, #24]
  408280:	b	407fec <ferror@plt+0x6a5c>
  408284:	ldr	x1, [x19, #24]
  408288:	cbz	x1, 4083ac <ferror@plt+0x6e1c>
  40828c:	ldr	x0, [x19, #8]
  408290:	sub	x0, x1, x0
  408294:	adds	x3, x0, x0, lsl #3
  408298:	b.eq	4083ac <ferror@plt+0x6e1c>  // b.none
  40829c:	ldr	x0, [x19]
  4082a0:	add	x1, x0, x1, lsl #2
  4082a4:	ldursw	x0, [x1, #-4]
  4082a8:	mov	x1, #0x1                   	// #1
  4082ac:	cbz	x0, 4082cc <ferror@plt+0x6d3c>
  4082b0:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  4082b4:	movk	x4, #0xcccd
  4082b8:	umulh	x2, x0, x4
  4082bc:	cmp	x0, #0x9
  4082c0:	add	x1, x1, #0x1
  4082c4:	lsr	x0, x2, #3
  4082c8:	b.hi	4082b8 <ferror@plt+0x6d28>  // b.pmore
  4082cc:	sub	x19, x3, #0xb
  4082d0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4082d4:	add	x19, x19, x1
  4082d8:	movk	x0, #0xaaab
  4082dc:	umulh	x0, x19, x0
  4082e0:	and	x1, x0, #0xfffffffffffffffe
  4082e4:	add	x0, x1, x0, lsr #1
  4082e8:	subs	x0, x19, x0
  4082ec:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4082f0:	sub	x0, x19, x0
  4082f4:	csel	x19, x0, x19, ne  // ne = any
  4082f8:	cbnz	x19, 4083b0 <ferror@plt+0x6e20>
  4082fc:	add	x0, sp, #0x50
  408300:	bl	404b68 <ferror@plt+0x35d8>
  408304:	ldr	x1, [x23, #584]
  408308:	ldrh	w0, [x1, #1142]
  40830c:	ldr	x1, [x1, #1104]
  408310:	sub	w0, w0, #0x1
  408314:	cmp	x1, w0, sxtw
  408318:	b.cs	408448 <ferror@plt+0x6eb8>  // b.hs, b.nlast
  40831c:	mov	w0, #0x65                  	// #101
  408320:	bl	403180 <ferror@plt+0x1bf0>
  408324:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  408328:	ldrb	w19, [x0, #3104]
  40832c:	cmp	w19, #0xa
  408330:	b.eq	40834c <ferror@plt+0x6dbc>  // b.none
  408334:	ldr	x1, [x23, #584]
  408338:	ldrh	w0, [x1, #1142]
  40833c:	ldr	x1, [x1, #1104]
  408340:	sub	w0, w0, #0x1
  408344:	cmp	x1, w0, sxtw
  408348:	b.cs	408484 <ferror@plt+0x6ef4>  // b.hs, b.nlast
  40834c:	mov	w0, w19
  408350:	bl	403180 <ferror@plt+0x1bf0>
  408354:	b	4081d0 <ferror@plt+0x6c40>
  408358:	mov	w0, #0x5c                  	// #92
  40835c:	bl	403180 <ferror@plt+0x1bf0>
  408360:	mov	w0, #0xa                   	// #10
  408364:	bl	403180 <ferror@plt+0x1bf0>
  408368:	b	408234 <ferror@plt+0x6ca4>
  40836c:	mov	x0, x19
  408370:	mov	w20, #0x0                   	// #0
  408374:	bl	404b68 <ferror@plt+0x35d8>
  408378:	b	407f80 <ferror@plt+0x69f0>
  40837c:	mov	w20, #0x0                   	// #0
  408380:	ldp	x25, x26, [sp, #64]
  408384:	b	407f80 <ferror@plt+0x69f0>
  408388:	ldr	x1, [x23, #584]
  40838c:	ldrh	w0, [x1, #1142]
  408390:	ldr	x1, [x1, #1104]
  408394:	sub	w0, w0, #0x1
  408398:	cmp	x1, w0, sxtw
  40839c:	b.cs	4083ec <ferror@plt+0x6e5c>  // b.hs, b.nlast
  4083a0:	mov	w0, #0x2d                  	// #45
  4083a4:	bl	403180 <ferror@plt+0x1bf0>
  4083a8:	b	407f24 <ferror@plt+0x6994>
  4083ac:	mov	x19, #0xffffffffffffffff    	// #-1
  4083b0:	mov	x1, x19
  4083b4:	add	x0, sp, #0x50
  4083b8:	bl	4051e0 <ferror@plt+0x3c50>
  4083bc:	cbnz	w0, 4081d0 <ferror@plt+0x6c40>
  4083c0:	add	x0, sp, #0x50
  4083c4:	bl	404b68 <ferror@plt+0x35d8>
  4083c8:	ldr	x1, [x23, #584]
  4083cc:	ldrh	w0, [x1, #1142]
  4083d0:	ldr	x1, [x1, #1104]
  4083d4:	sub	w0, w0, #0x1
  4083d8:	cmp	x1, w0, sxtw
  4083dc:	b.cs	408434 <ferror@plt+0x6ea4>  // b.hs, b.nlast
  4083e0:	mov	w0, #0x65                  	// #101
  4083e4:	bl	403180 <ferror@plt+0x1bf0>
  4083e8:	b	40815c <ferror@plt+0x6bcc>
  4083ec:	mov	w0, #0x5c                  	// #92
  4083f0:	bl	403180 <ferror@plt+0x1bf0>
  4083f4:	mov	w0, #0xa                   	// #10
  4083f8:	bl	403180 <ferror@plt+0x1bf0>
  4083fc:	b	4083a0 <ferror@plt+0x6e10>
  408400:	mov	w0, #0x5c                  	// #92
  408404:	bl	403180 <ferror@plt+0x1bf0>
  408408:	mov	w0, #0xa                   	// #10
  40840c:	bl	403180 <ferror@plt+0x1bf0>
  408410:	mov	w0, #0x65                  	// #101
  408414:	bl	403180 <ferror@plt+0x1bf0>
  408418:	cbz	x19, 408324 <ferror@plt+0x6d94>
  40841c:	b	40813c <ferror@plt+0x6bac>
  408420:	mov	w0, #0x5c                  	// #92
  408424:	bl	403180 <ferror@plt+0x1bf0>
  408428:	mov	w0, #0xa                   	// #10
  40842c:	bl	403180 <ferror@plt+0x1bf0>
  408430:	b	408154 <ferror@plt+0x6bc4>
  408434:	mov	w0, #0x5c                  	// #92
  408438:	bl	403180 <ferror@plt+0x1bf0>
  40843c:	mov	w0, #0xa                   	// #10
  408440:	bl	403180 <ferror@plt+0x1bf0>
  408444:	b	4083e0 <ferror@plt+0x6e50>
  408448:	mov	w0, #0x5c                  	// #92
  40844c:	bl	403180 <ferror@plt+0x1bf0>
  408450:	mov	w0, #0xa                   	// #10
  408454:	bl	403180 <ferror@plt+0x1bf0>
  408458:	b	40831c <ferror@plt+0x6d8c>
  40845c:	mov	x0, #0xffffffffffffffff    	// #-1
  408460:	b	408048 <ferror@plt+0x6ab8>
  408464:	mov	x3, #0x1                   	// #1
  408468:	b	4080c4 <ferror@plt+0x6b34>
  40846c:	mov	x3, #0x2                   	// #2
  408470:	b	4080c4 <ferror@plt+0x6b34>
  408474:	mov	x3, #0x3                   	// #3
  408478:	b	4080c4 <ferror@plt+0x6b34>
  40847c:	mov	x3, #0x4                   	// #4
  408480:	b	4080c4 <ferror@plt+0x6b34>
  408484:	mov	w0, #0x5c                  	// #92
  408488:	bl	403180 <ferror@plt+0x1bf0>
  40848c:	mov	w0, #0xa                   	// #10
  408490:	bl	403180 <ferror@plt+0x1bf0>
  408494:	b	40834c <ferror@plt+0x6dbc>
  408498:	mov	x3, #0x5                   	// #5
  40849c:	b	4080c4 <ferror@plt+0x6b34>
  4084a0:	mov	x3, #0x6                   	// #6
  4084a4:	b	4080c4 <ferror@plt+0x6b34>
  4084a8:	mov	x3, #0x7                   	// #7
  4084ac:	b	4080c4 <ferror@plt+0x6b34>
  4084b0:	mov	x3, #0x8                   	// #8
  4084b4:	b	4080c4 <ferror@plt+0x6b34>
  4084b8:	ldrb	w2, [x0, #40]
  4084bc:	cbnz	w2, 408530 <ferror@plt+0x6fa0>
  4084c0:	mov	x8, #0x5a53                	// #23123
  4084c4:	mov	x7, #0xca00                	// #51712
  4084c8:	movk	x8, #0xa09b, lsl #16
  4084cc:	mov	x2, #0x0                   	// #0
  4084d0:	movk	x8, #0xb82f, lsl #32
  4084d4:	movk	x7, #0x3b9a, lsl #16
  4084d8:	movk	x8, #0x44, lsl #48
  4084dc:	ldr	x6, [x0, #8]
  4084e0:	ldr	x3, [x0, #24]
  4084e4:	b	408508 <ferror@plt+0x6f78>
  4084e8:	lsr	x4, x5, #9
  4084ec:	umulh	x4, x4, x8
  4084f0:	cmp	x2, x4, lsr #11
  4084f4:	b.ne	408524 <ferror@plt+0x6f94>  // b.any
  4084f8:	ldr	x2, [x0]
  4084fc:	ldrsw	x2, [x2, x3, lsl #2]
  408500:	adds	x2, x2, x5
  408504:	b.cs	408524 <ferror@plt+0x6f94>  // b.hs, b.nlast
  408508:	cmp	x6, x3
  40850c:	mul	x5, x2, x7
  408510:	sub	x3, x3, #0x1
  408514:	b.cc	4084e8 <ferror@plt+0x6f58>  // b.lo, b.ul, b.last
  408518:	mov	w0, #0x0                   	// #0
  40851c:	str	x2, [x1]
  408520:	ret
  408524:	mov	x1, #0x0                   	// #0
  408528:	mov	w0, #0x2                   	// #2
  40852c:	b	402918 <ferror@plt+0x1388>
  408530:	mov	x1, #0x0                   	// #0
  408534:	mov	w0, #0x0                   	// #0
  408538:	b	402918 <ferror@plt+0x1388>
  40853c:	nop
  408540:	stp	xzr, xzr, [x0, #8]
  408544:	str	xzr, [x0, #24]
  408548:	strb	wzr, [x0, #40]
  40854c:	cbz	x1, 4085e4 <ferror@plt+0x7054>
  408550:	stp	x29, x30, [sp, #-32]!
  408554:	mov	x29, sp
  408558:	stp	x19, x20, [sp, #16]
  40855c:	mov	x20, x0
  408560:	mov	x19, x1
  408564:	ldr	x0, [x0]
  408568:	ldr	x1, [x20, #32]
  40856c:	cmp	x1, #0x20
  408570:	b.ls	4085cc <ferror@plt+0x703c>  // b.plast
  408574:	mov	x6, #0x5a53                	// #23123
  408578:	mov	x5, #0xca00                	// #51712
  40857c:	movk	x6, #0xa09b, lsl #16
  408580:	mov	x4, #0xc9ff                	// #51711
  408584:	movk	x6, #0xb82f, lsl #32
  408588:	mov	x1, #0x0                   	// #0
  40858c:	movk	x6, #0x44, lsl #48
  408590:	movk	x5, #0x3b9a, lsl #16
  408594:	movk	x4, #0x3b9a, lsl #16
  408598:	lsr	x2, x19, #9
  40859c:	cmp	x19, x4
  4085a0:	umulh	x2, x2, x6
  4085a4:	lsr	x2, x2, #11
  4085a8:	msub	x3, x2, x5, x19
  4085ac:	mov	x19, x2
  4085b0:	str	w3, [x0, x1, lsl #2]
  4085b4:	add	x1, x1, #0x1
  4085b8:	b.hi	408598 <ferror@plt+0x7008>  // b.pmore
  4085bc:	str	x1, [x20, #24]
  4085c0:	ldp	x19, x20, [sp, #16]
  4085c4:	ldp	x29, x30, [sp], #32
  4085c8:	ret
  4085cc:	mov	x1, #0x84                  	// #132
  4085d0:	bl	402f98 <ferror@plt+0x1a08>
  4085d4:	mov	x1, #0x21                  	// #33
  4085d8:	str	x0, [x20]
  4085dc:	str	x1, [x20, #32]
  4085e0:	b	408574 <ferror@plt+0x6fe4>
  4085e4:	ret
  4085e8:	mov	x2, x1
  4085ec:	stp	x29, x30, [sp, #-16]!
  4085f0:	mov	x29, sp
  4085f4:	ldr	x3, [x0, #8]
  4085f8:	ldr	x1, [x0, #24]
  4085fc:	ldr	x4, [x2, #24]
  408600:	sub	x0, x1, x3
  408604:	cmp	x1, #0x0
  408608:	csel	x1, x0, x1, ne  // ne = any
  40860c:	ldr	x0, [x2, #8]
  408610:	cbz	x4, 408620 <ferror@plt+0x7090>
  408614:	sub	x4, x4, x0
  408618:	cmp	x1, x4
  40861c:	csel	x1, x1, x4, cs  // cs = hs, nlast
  408620:	cmp	x3, x0
  408624:	csel	x0, x3, x0, cs  // cs = hs, nlast
  408628:	bl	402f48 <ferror@plt+0x19b8>
  40862c:	ldp	x29, x30, [sp], #16
  408630:	mov	x1, #0x1                   	// #1
  408634:	b	402f48 <ferror@plt+0x19b8>
  408638:	stp	x29, x30, [sp, #-48]!
  40863c:	mov	x29, sp
  408640:	stp	x19, x20, [sp, #16]
  408644:	mov	x20, x0
  408648:	mov	x19, x1
  40864c:	ldr	x0, [x0, #8]
  408650:	stp	x21, x22, [sp, #32]
  408654:	mov	x22, x2
  408658:	ldr	x1, [x1, #8]
  40865c:	bl	402f48 <ferror@plt+0x19b8>
  408660:	mov	x21, x0
  408664:	mov	x1, #0x8                   	// #8
  408668:	mov	x0, x22
  40866c:	bl	402f48 <ferror@plt+0x19b8>
  408670:	mov	x2, x0
  408674:	mov	x0, #0xe38f                	// #58255
  408678:	mov	x1, #0x1                   	// #1
  40867c:	movk	x0, #0x8e38, lsl #16
  408680:	movk	x0, #0x38e3, lsl #32
  408684:	movk	x0, #0xe38e, lsl #48
  408688:	umulh	x2, x2, x0
  40868c:	lsr	x2, x2, #3
  408690:	cmp	x2, x21
  408694:	csel	x0, x2, x21, cs  // cs = hs, nlast
  408698:	bl	402f48 <ferror@plt+0x19b8>
  40869c:	mov	x21, x0
  4086a0:	ldr	x1, [x20, #8]
  4086a4:	ldr	x0, [x20, #24]
  4086a8:	ldr	x2, [x19, #24]
  4086ac:	sub	x3, x0, x1
  4086b0:	cmp	x0, #0x0
  4086b4:	ldr	x1, [x19, #8]
  4086b8:	csel	x0, x3, x0, ne  // ne = any
  4086bc:	cmp	x2, #0x0
  4086c0:	sub	x1, x2, x1
  4086c4:	csel	x1, x1, x2, ne  // ne = any
  4086c8:	bl	402f48 <ferror@plt+0x19b8>
  4086cc:	mov	x1, x21
  4086d0:	ldp	x19, x20, [sp, #16]
  4086d4:	ldp	x21, x22, [sp, #32]
  4086d8:	ldp	x29, x30, [sp], #48
  4086dc:	b	402f48 <ferror@plt+0x19b8>
  4086e0:	stp	x29, x30, [sp, #-16]!
  4086e4:	mov	x29, sp
  4086e8:	ldr	x1, [x1, #24]
  4086ec:	ldr	x0, [x0, #24]
  4086f0:	bl	402f48 <ferror@plt+0x19b8>
  4086f4:	ldp	x29, x30, [sp], #16
  4086f8:	mov	x1, #0x1                   	// #1
  4086fc:	b	402f48 <ferror@plt+0x19b8>
  408700:	ldr	x4, [x1, #8]
  408704:	ldr	x3, [x0, #8]
  408708:	ldr	x2, [x0, #24]
  40870c:	ldr	x1, [x1, #24]
  408710:	sub	x2, x2, x4
  408714:	sub	x0, x1, x3
  408718:	add	x0, x2, x0
  40871c:	ret
  408720:	stp	x29, x30, [sp, #-96]!
  408724:	mov	x29, sp
  408728:	stp	x21, x22, [sp, #32]
  40872c:	mov	x22, x1
  408730:	mov	x21, x0
  408734:	stp	x19, x20, [sp, #16]
  408738:	mov	x19, x2
  40873c:	ldr	x2, [x0, #8]
  408740:	ldr	x1, [x0, #24]
  408744:	ldr	x3, [x22, #24]
  408748:	cmp	x1, #0x0
  40874c:	sub	x4, x1, x2
  408750:	csel	x1, x4, x1, ne  // ne = any
  408754:	ldr	x0, [x22, #8]
  408758:	cbz	x3, 408768 <ferror@plt+0x71d8>
  40875c:	sub	x3, x3, x0
  408760:	cmp	x1, x3
  408764:	csel	x1, x1, x3, cs  // cs = hs, nlast
  408768:	cmp	x2, x0
  40876c:	csel	x0, x2, x0, cs  // cs = hs, nlast
  408770:	bl	402f48 <ferror@plt+0x19b8>
  408774:	mov	x1, #0x1                   	// #1
  408778:	bl	402f48 <ferror@plt+0x19b8>
  40877c:	cmp	x21, x19
  408780:	b.eq	4087ec <ferror@plt+0x725c>  // b.none
  408784:	cmp	x0, #0x2
  408788:	mov	x20, #0x2                   	// #2
  40878c:	csel	x20, x0, x20, cs  // cs = hs, nlast
  408790:	cmp	x22, x19
  408794:	b.eq	40886c <ferror@plt+0x72dc>  // b.none
  408798:	ldr	x0, [x19, #32]
  40879c:	mov	x2, x19
  4087a0:	cmp	x0, x20
  4087a4:	b.cc	4087d0 <ferror@plt+0x7240>  // b.lo, b.ul, b.last
  4087a8:	mov	x1, x22
  4087ac:	mov	x0, x21
  4087b0:	mov	x3, #0x0                   	// #0
  4087b4:	bl	405818 <ferror@plt+0x4288>
  4087b8:	mov	w19, w0
  4087bc:	mov	w0, w19
  4087c0:	ldp	x19, x20, [sp, #16]
  4087c4:	ldp	x21, x22, [sp, #32]
  4087c8:	ldp	x29, x30, [sp], #96
  4087cc:	ret
  4087d0:	ldr	x0, [x19]
  4087d4:	lsl	x1, x20, #2
  4087d8:	bl	402f98 <ferror@plt+0x1a08>
  4087dc:	str	x0, [x19]
  4087e0:	mov	x2, x19
  4087e4:	str	x20, [x19, #32]
  4087e8:	b	4087a8 <ferror@plt+0x7218>
  4087ec:	ldp	x2, x3, [x21]
  4087f0:	stp	x2, x3, [sp, #48]
  4087f4:	cmp	x0, #0x2
  4087f8:	ldp	x2, x3, [x21, #16]
  4087fc:	stp	x2, x3, [sp, #64]
  408800:	mov	x20, #0x2                   	// #2
  408804:	ldp	x2, x3, [x21, #32]
  408808:	stp	x2, x3, [sp, #80]
  40880c:	csel	x20, x0, x20, cs  // cs = hs, nlast
  408810:	cmp	x22, x21
  408814:	add	x21, sp, #0x30
  408818:	b.ne	408820 <ferror@plt+0x7290>  // b.any
  40881c:	mov	x22, x21
  408820:	lsl	x0, x20, #2
  408824:	bl	402f78 <ferror@plt+0x19e8>
  408828:	str	x0, [x19]
  40882c:	mov	x2, x19
  408830:	stp	xzr, xzr, [x19, #8]
  408834:	mov	x1, x22
  408838:	mov	x3, #0x0                   	// #0
  40883c:	stp	xzr, x20, [x19, #24]
  408840:	mov	x0, x21
  408844:	strb	wzr, [x19, #40]
  408848:	bl	405818 <ferror@plt+0x4288>
  40884c:	mov	w19, w0
  408850:	ldr	x0, [sp, #48]
  408854:	bl	401470 <free@plt>
  408858:	mov	w0, w19
  40885c:	ldp	x19, x20, [sp, #16]
  408860:	ldp	x21, x22, [sp, #32]
  408864:	ldp	x29, x30, [sp], #96
  408868:	ret
  40886c:	ldp	x0, x1, [x22]
  408870:	stp	x0, x1, [sp, #48]
  408874:	ldp	x0, x1, [x22, #16]
  408878:	stp	x0, x1, [sp, #64]
  40887c:	ldp	x0, x1, [x22, #32]
  408880:	add	x22, sp, #0x30
  408884:	stp	x0, x1, [sp, #80]
  408888:	b	408820 <ferror@plt+0x7290>
  40888c:	nop
  408890:	stp	x29, x30, [sp, #-368]!
  408894:	mov	x29, sp
  408898:	stp	x19, x20, [sp, #16]
  40889c:	mov	x20, x0
  4088a0:	mov	x0, x1
  4088a4:	stp	x21, x22, [sp, #32]
  4088a8:	mov	x22, x1
  4088ac:	stp	x23, x24, [sp, #48]
  4088b0:	mov	x24, x2
  4088b4:	bl	401260 <strlen@plt>
  4088b8:	cbz	x0, 408ef0 <ferror@plt+0x7960>
  4088bc:	mov	x23, x0
  4088c0:	mov	x2, #0x0                   	// #0
  4088c4:	nop
  4088c8:	ldrb	w0, [x22, x2]
  4088cc:	add	x2, x2, #0x1
  4088d0:	sub	w0, w0, #0x2e
  4088d4:	and	w0, w0, #0xfffffffd
  4088d8:	ands	w1, w0, #0xff
  4088dc:	ccmp	x23, x2, #0x0, eq  // eq = none
  4088e0:	b.hi	4088c8 <ferror@plt+0x7338>  // b.pmore
  4088e4:	mov	w2, #0x0                   	// #0
  4088e8:	cbz	w1, 408bc0 <ferror@plt+0x7630>
  4088ec:	mov	x0, #0x84                  	// #132
  4088f0:	stp	x25, x26, [sp, #64]
  4088f4:	sub	w26, w24, #0x1
  4088f8:	stp	x27, x28, [sp, #80]
  4088fc:	bl	402f78 <ferror@plt+0x19e8>
  408900:	mov	x1, x0
  408904:	str	x1, [sp, #128]
  408908:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  40890c:	mov	x0, #0x84                  	// #132
  408910:	stp	xzr, xzr, [sp, #136]
  408914:	and	w27, w26, #0xff
  408918:	ldr	q0, [x1, #64]
  40891c:	strb	wzr, [sp, #168]
  408920:	add	x25, x20, #0x18
  408924:	and	x26, x26, #0xff
  408928:	mov	x19, #0x0                   	// #0
  40892c:	stur	q0, [sp, #152]
  408930:	bl	402f78 <ferror@plt+0x19e8>
  408934:	str	x0, [sp, #176]
  408938:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  40893c:	stp	xzr, xzr, [sp, #184]
  408940:	ldr	q0, [x0, #64]
  408944:	strb	wzr, [sp, #216]
  408948:	stur	q0, [sp, #200]
  40894c:	b	408a2c <ferror@plt+0x749c>
  408950:	sub	w0, w28, #0x37
  408954:	and	w21, w0, #0xff
  408958:	and	x28, x0, #0xff
  40895c:	cmp	x24, w0, uxtb
  408960:	b.hi	40896c <ferror@plt+0x73dc>  // b.pmore
  408964:	mov	w21, w27
  408968:	mov	x28, x26
  40896c:	mov	x2, x24
  408970:	add	x3, sp, #0xb0
  408974:	mov	x1, x25
  408978:	mov	x0, x20
  40897c:	bl	404e60 <ferror@plt+0x38d0>
  408980:	mov	w2, w0
  408984:	cbnz	w0, 408ba0 <ferror@plt+0x7610>
  408988:	stp	xzr, xzr, [sp, #136]
  40898c:	str	xzr, [sp, #152]
  408990:	strb	wzr, [sp, #168]
  408994:	cbz	x28, 408bd8 <ferror@plt+0x7648>
  408998:	ldr	x0, [sp, #160]
  40899c:	mov	x1, #0x0                   	// #0
  4089a0:	ldr	x4, [sp, #128]
  4089a4:	cmp	x0, #0x20
  4089a8:	b.ls	408c08 <ferror@plt+0x7678>  // b.plast
  4089ac:	ldr	x3, [sp, #184]
  4089b0:	mov	x5, #0x1                   	// #1
  4089b4:	ldr	x2, [sp, #200]
  4089b8:	cmp	x3, x1
  4089bc:	csel	x0, x3, x1, cs  // cs = hs, nlast
  4089c0:	sub	x1, x5, x1
  4089c4:	cmp	x2, #0x0
  4089c8:	sub	x3, x2, x3
  4089cc:	csel	x2, x3, x2, ne  // ne = any
  4089d0:	str	w21, [x4]
  4089d4:	cmp	x1, x2
  4089d8:	str	x5, [sp, #152]
  4089dc:	csel	x1, x1, x2, cs  // cs = hs, nlast
  4089e0:	bl	402f48 <ferror@plt+0x19b8>
  4089e4:	mov	x21, #0x2                   	// #2
  4089e8:	mov	x1, #0x1                   	// #1
  4089ec:	bl	402f48 <ferror@plt+0x19b8>
  4089f0:	ldr	x1, [x20, #32]
  4089f4:	cmp	x0, x21
  4089f8:	csel	x21, x0, x21, cs  // cs = hs, nlast
  4089fc:	cmp	x21, x1
  408a00:	b.hi	408bf0 <ferror@plt+0x7660>  // b.pmore
  408a04:	mov	x2, x20
  408a08:	add	x1, sp, #0x80
  408a0c:	add	x0, sp, #0xb0
  408a10:	mov	x3, #0x0                   	// #0
  408a14:	bl	405818 <ferror@plt+0x4288>
  408a18:	mov	w2, w0
  408a1c:	cbnz	w0, 408ba0 <ferror@plt+0x7610>
  408a20:	add	x19, x19, #0x1
  408a24:	cmp	x23, x19
  408a28:	b.eq	408c2c <ferror@plt+0x769c>  // b.none
  408a2c:	ldrb	w28, [x22, x19]
  408a30:	cmp	w28, #0x2e
  408a34:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  408a38:	b.eq	408c34 <ferror@plt+0x76a4>  // b.none
  408a3c:	bl	401440 <__ctype_b_loc@plt>
  408a40:	ldr	x0, [x0]
  408a44:	ubfiz	x1, x28, #1, #8
  408a48:	ldrh	w0, [x0, x1]
  408a4c:	tbnz	w0, #8, 408950 <ferror@plt+0x73c0>
  408a50:	sub	w28, w28, #0x30
  408a54:	and	w21, w28, #0xff
  408a58:	and	x28, x28, #0xff
  408a5c:	b	40896c <ferror@plt+0x73dc>
  408a60:	mov	x21, x26
  408a64:	ldr	w3, [x2, #1128]
  408a68:	mov	w2, #0x8                   	// #8
  408a6c:	cmp	w3, w0
  408a70:	b.ne	408b80 <ferror@plt+0x75f0>  // b.any
  408a74:	ldr	x0, [sp, #280]
  408a78:	lsl	x22, x25, #1
  408a7c:	bl	402f48 <ferror@plt+0x19b8>
  408a80:	mov	x19, x0
  408a84:	mov	x1, #0x8                   	// #8
  408a88:	mov	x0, x22
  408a8c:	bl	402f48 <ferror@plt+0x19b8>
  408a90:	mov	x2, #0xe38f                	// #58255
  408a94:	mov	x1, #0x1                   	// #1
  408a98:	movk	x2, #0x8e38, lsl #16
  408a9c:	movk	x2, #0x38e3, lsl #32
  408aa0:	movk	x2, #0xe38e, lsl #48
  408aa4:	umulh	x0, x0, x2
  408aa8:	lsr	x0, x0, #3
  408aac:	cmp	x0, x19
  408ab0:	csel	x0, x0, x19, cs  // cs = hs, nlast
  408ab4:	bl	402f48 <ferror@plt+0x19b8>
  408ab8:	mov	x19, x0
  408abc:	ldr	x2, [sp, #280]
  408ac0:	ldr	x0, [sp, #296]
  408ac4:	ldr	x1, [x21, #24]
  408ac8:	sub	x4, x0, x2
  408acc:	ldr	x2, [x21, #8]
  408ad0:	cmp	x0, #0x0
  408ad4:	csel	x0, x4, x0, ne  // ne = any
  408ad8:	cmp	x1, #0x0
  408adc:	sub	x2, x1, x2
  408ae0:	csel	x1, x2, x1, ne  // ne = any
  408ae4:	bl	402f48 <ferror@plt+0x19b8>
  408ae8:	mov	x1, x19
  408aec:	bl	402f48 <ferror@plt+0x19b8>
  408af0:	ldr	x1, [sp, #352]
  408af4:	mov	x19, #0x2                   	// #2
  408af8:	cmp	x0, x19
  408afc:	csel	x19, x0, x19, cs  // cs = hs, nlast
  408b00:	cmp	x19, x1
  408b04:	b.hi	408f0c <ferror@plt+0x797c>  // b.pmore
  408b08:	add	x27, sp, #0x140
  408b0c:	mov	x3, x22
  408b10:	mov	x2, x27
  408b14:	mov	x1, x21
  408b18:	add	x0, sp, #0x110
  408b1c:	bl	406ba0 <ferror@plt+0x5610>
  408b20:	mov	w2, w0
  408b24:	cbnz	w0, 408b80 <ferror@plt+0x75f0>
  408b28:	cbz	x25, 408b38 <ferror@plt+0x75a8>
  408b2c:	mov	x1, x25
  408b30:	mov	x0, x27
  408b34:	bl	404ff8 <ferror@plt+0x3a68>
  408b38:	mov	x2, x20
  408b3c:	mov	x1, x27
  408b40:	mov	x3, x25
  408b44:	mov	x0, x20
  408b48:	bl	408720 <ferror@plt+0x7190>
  408b4c:	mov	w2, w0
  408b50:	cbnz	w0, 408b80 <ferror@plt+0x75f0>
  408b54:	ldr	x0, [x20, #24]
  408b58:	cbz	x0, 408f24 <ferror@plt+0x7994>
  408b5c:	ldr	x1, [x20, #16]
  408b60:	cmp	x1, x25
  408b64:	b.cs	408b80 <ferror@plt+0x75f0>  // b.hs, b.nlast
  408b68:	subs	x1, x25, x1
  408b6c:	b.eq	408b80 <ferror@plt+0x75f0>  // b.none
  408b70:	mov	x0, x20
  408b74:	str	w2, [sp, #112]
  408b78:	bl	404878 <ferror@plt+0x32e8>
  408b7c:	ldr	w2, [sp, #112]
  408b80:	ldr	x0, [sp, #320]
  408b84:	str	w2, [sp, #112]
  408b88:	bl	401470 <free@plt>
  408b8c:	ldr	x0, [sp, #272]
  408b90:	bl	401470 <free@plt>
  408b94:	ldr	x0, [sp, #224]
  408b98:	bl	401470 <free@plt>
  408b9c:	ldr	w2, [sp, #112]
  408ba0:	ldr	x0, [sp, #176]
  408ba4:	str	w2, [sp, #112]
  408ba8:	bl	401470 <free@plt>
  408bac:	ldr	x0, [sp, #128]
  408bb0:	bl	401470 <free@plt>
  408bb4:	ldp	x25, x26, [sp, #64]
  408bb8:	ldp	x27, x28, [sp, #80]
  408bbc:	ldr	w2, [sp, #112]
  408bc0:	mov	w0, w2
  408bc4:	ldp	x19, x20, [sp, #16]
  408bc8:	ldp	x21, x22, [sp, #32]
  408bcc:	ldp	x23, x24, [sp, #48]
  408bd0:	ldp	x29, x30, [sp], #368
  408bd4:	ret
  408bd8:	ldr	x0, [sp, #184]
  408bdc:	ldr	x1, [sp, #200]
  408be0:	cmp	x1, #0x0
  408be4:	sub	x2, x1, x0
  408be8:	csel	x1, x2, x1, ne  // ne = any
  408bec:	b	4089e0 <ferror@plt+0x7450>
  408bf0:	ldr	x0, [x20]
  408bf4:	lsl	x1, x21, #2
  408bf8:	bl	402f98 <ferror@plt+0x1a08>
  408bfc:	str	x0, [x20]
  408c00:	str	x21, [x20, #32]
  408c04:	b	408a04 <ferror@plt+0x7474>
  408c08:	mov	x0, x4
  408c0c:	mov	x1, #0x84                  	// #132
  408c10:	bl	402f98 <ferror@plt+0x1a08>
  408c14:	mov	x4, x0
  408c18:	mov	x0, #0x21                  	// #33
  408c1c:	str	x4, [sp, #128]
  408c20:	str	x0, [sp, #160]
  408c24:	ldr	x1, [sp, #136]
  408c28:	b	4089ac <ferror@plt+0x741c>
  408c2c:	ldrb	w0, [x22, x23]
  408c30:	cbz	w0, 408ba0 <ferror@plt+0x7610>
  408c34:	mov	x0, #0x84                  	// #132
  408c38:	bl	402f78 <ferror@plt+0x19e8>
  408c3c:	mov	x1, x0
  408c40:	str	x1, [sp, #224]
  408c44:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  408c48:	mov	x0, #0x8                   	// #8
  408c4c:	movi	v0.4s, #0x0
  408c50:	strb	wzr, [sp, #264]
  408c54:	ldr	q1, [x1, #64]
  408c58:	add	x19, x19, #0x1
  408c5c:	add	x21, sp, #0xb0
  408c60:	mov	x25, #0x0                   	// #0
  408c64:	stur	q0, [sp, #232]
  408c68:	stur	q1, [sp, #248]
  408c6c:	bl	402f78 <ferror@plt+0x19e8>
  408c70:	mov	x1, x0
  408c74:	movi	v0.4s, #0x0
  408c78:	str	x1, [sp, #272]
  408c7c:	add	x1, sp, #0x200
  408c80:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  408c84:	mov	x0, #0x8                   	// #8
  408c88:	strb	wzr, [sp, #312]
  408c8c:	stur	q0, [x1, #-232]
  408c90:	add	x1, sp, #0x220
  408c94:	ldr	q0, [x2, #80]
  408c98:	stur	q0, [x1, #-248]
  408c9c:	bl	402f78 <ferror@plt+0x19e8>
  408ca0:	adrp	x4, 41a000 <ferror@plt+0x18a70>
  408ca4:	movi	v0.4s, #0x0
  408ca8:	str	x0, [sp, #320]
  408cac:	add	x0, sp, #0x220
  408cb0:	adrp	x2, 433000 <ferror@plt+0x31a70>
  408cb4:	ldr	x3, [sp, #176]
  408cb8:	mov	x1, #0x1                   	// #1
  408cbc:	stur	q0, [x0, #-216]
  408cc0:	stur	q0, [sp, #184]
  408cc4:	ldr	q0, [x4, #80]
  408cc8:	str	x1, [sp, #200]
  408ccc:	ldr	x2, [x2, #584]
  408cd0:	strb	wzr, [sp, #216]
  408cd4:	stur	q0, [x0, #-200]
  408cd8:	strb	wzr, [sp, #360]
  408cdc:	str	w1, [x3]
  408ce0:	ldr	w1, [x2, #1128]
  408ce4:	ldr	w0, [x2, #1132]
  408ce8:	cmp	w0, w1
  408cec:	mov	x1, #0x0                   	// #0
  408cf0:	ccmp	x23, x19, #0x0, eq  // eq = none
  408cf4:	b.ls	408a64 <ferror@plt+0x74d4>  // b.plast
  408cf8:	sub	w1, w24, #0x1
  408cfc:	add	x26, sp, #0xb0
  408d00:	and	w3, w1, #0xff
  408d04:	and	x1, x1, #0xff
  408d08:	str	x1, [sp, #120]
  408d0c:	add	x1, sp, #0x128
  408d10:	add	x21, sp, #0xe0
  408d14:	mov	x25, #0x0                   	// #0
  408d18:	str	x1, [sp, #104]
  408d1c:	mov	x1, #0x0                   	// #0
  408d20:	str	w3, [sp, #116]
  408d24:	b	408e68 <ferror@plt+0x78d8>
  408d28:	sub	w27, w27, #0x37
  408d2c:	and	w0, w27, #0xff
  408d30:	str	w0, [sp, #112]
  408d34:	and	x28, x27, #0xff
  408d38:	cmp	x24, w27, uxtb
  408d3c:	b.hi	408d4c <ferror@plt+0x77bc>  // b.pmore
  408d40:	ldr	x28, [sp, #120]
  408d44:	ldr	w0, [sp, #116]
  408d48:	str	w0, [sp, #112]
  408d4c:	ldr	x1, [sp, #104]
  408d50:	mov	x2, x24
  408d54:	add	x27, sp, #0x140
  408d58:	add	x0, sp, #0x110
  408d5c:	mov	x3, x27
  408d60:	bl	404e60 <ferror@plt+0x38d0>
  408d64:	mov	w2, w0
  408d68:	cbnz	w0, 408b80 <ferror@plt+0x75f0>
  408d6c:	stp	xzr, xzr, [sp, #136]
  408d70:	str	xzr, [sp, #152]
  408d74:	strb	wzr, [sp, #168]
  408d78:	cbz	x28, 408e9c <ferror@plt+0x790c>
  408d7c:	ldr	x0, [sp, #160]
  408d80:	mov	x1, #0x0                   	// #0
  408d84:	ldr	x4, [sp, #128]
  408d88:	cmp	x0, #0x20
  408d8c:	b.ls	408ecc <ferror@plt+0x793c>  // b.plast
  408d90:	ldr	x3, [sp, #328]
  408d94:	mov	x5, #0x1                   	// #1
  408d98:	ldr	x2, [sp, #344]
  408d9c:	cmp	x3, x1
  408da0:	csel	x0, x3, x1, cs  // cs = hs, nlast
  408da4:	sub	x1, x5, x1
  408da8:	sub	x3, x2, x3
  408dac:	cmp	x2, #0x0
  408db0:	csel	x2, x3, x2, ne  // ne = any
  408db4:	ldr	w3, [sp, #112]
  408db8:	cmp	x1, x2
  408dbc:	str	w3, [x4]
  408dc0:	csel	x1, x1, x2, cs  // cs = hs, nlast
  408dc4:	str	x5, [sp, #152]
  408dc8:	bl	402f48 <ferror@plt+0x19b8>
  408dcc:	mov	x28, #0x2                   	// #2
  408dd0:	mov	x1, #0x1                   	// #1
  408dd4:	bl	402f48 <ferror@plt+0x19b8>
  408dd8:	ldr	x1, [sp, #304]
  408ddc:	cmp	x0, x28
  408de0:	csel	x28, x0, x28, cs  // cs = hs, nlast
  408de4:	cmp	x28, x1
  408de8:	b.hi	408eb4 <ferror@plt+0x7924>  // b.pmore
  408dec:	add	x2, sp, #0x110
  408df0:	mov	x0, x27
  408df4:	add	x1, sp, #0x80
  408df8:	mov	x3, #0x0                   	// #0
  408dfc:	bl	405818 <ferror@plt+0x4288>
  408e00:	mov	w2, w0
  408e04:	cbnz	w0, 408b80 <ferror@plt+0x75f0>
  408e08:	mov	x2, x24
  408e0c:	mov	x3, x21
  408e10:	add	x1, x26, #0x18
  408e14:	mov	x0, x26
  408e18:	bl	404e60 <ferror@plt+0x38d0>
  408e1c:	mov	w2, w0
  408e20:	cbnz	w0, 408b80 <ferror@plt+0x75f0>
  408e24:	ldr	x1, [x21, #8]
  408e28:	add	x25, x25, #0x1
  408e2c:	ldr	x0, [x21, #24]
  408e30:	cmp	x0, x1
  408e34:	adrp	x0, 433000 <ferror@plt+0x31a70>
  408e38:	ldr	x2, [x0, #584]
  408e3c:	add	x0, x25, x19
  408e40:	b.cs	408e48 <ferror@plt+0x78b8>  // b.hs, b.nlast
  408e44:	str	x1, [x21, #24]
  408e48:	ldr	w3, [x2, #1128]
  408e4c:	cmp	x23, x0
  408e50:	ldr	w0, [x2, #1132]
  408e54:	ccmp	w3, w0, #0x0, hi  // hi = pmore
  408e58:	b.ne	408a64 <ferror@plt+0x74d4>  // b.any
  408e5c:	mov	x3, x26
  408e60:	mov	x26, x21
  408e64:	mov	x21, x3
  408e68:	add	x3, x22, x19
  408e6c:	ldrb	w27, [x3, x25]
  408e70:	cbz	w27, 408a60 <ferror@plt+0x74d0>
  408e74:	bl	401440 <__ctype_b_loc@plt>
  408e78:	ldr	x0, [x0]
  408e7c:	ubfiz	x1, x27, #1, #8
  408e80:	ldrh	w0, [x0, x1]
  408e84:	tbnz	w0, #8, 408d28 <ferror@plt+0x7798>
  408e88:	sub	w27, w27, #0x30
  408e8c:	and	w0, w27, #0xff
  408e90:	and	x28, x27, #0xff
  408e94:	str	w0, [sp, #112]
  408e98:	b	408d4c <ferror@plt+0x77bc>
  408e9c:	ldr	x0, [sp, #328]
  408ea0:	ldr	x1, [sp, #344]
  408ea4:	cmp	x1, #0x0
  408ea8:	sub	x2, x1, x0
  408eac:	csel	x1, x2, x1, ne  // ne = any
  408eb0:	b	408dc8 <ferror@plt+0x7838>
  408eb4:	ldr	x0, [sp, #272]
  408eb8:	lsl	x1, x28, #2
  408ebc:	bl	402f98 <ferror@plt+0x1a08>
  408ec0:	str	x0, [sp, #272]
  408ec4:	str	x28, [sp, #304]
  408ec8:	b	408dec <ferror@plt+0x785c>
  408ecc:	mov	x0, x4
  408ed0:	mov	x1, #0x84                  	// #132
  408ed4:	bl	402f98 <ferror@plt+0x1a08>
  408ed8:	mov	x4, x0
  408edc:	mov	x0, #0x21                  	// #33
  408ee0:	str	x4, [sp, #128]
  408ee4:	str	x0, [sp, #160]
  408ee8:	ldr	x1, [sp, #136]
  408eec:	b	408d90 <ferror@plt+0x7800>
  408ef0:	mov	w2, #0x0                   	// #0
  408ef4:	mov	w0, w2
  408ef8:	ldp	x19, x20, [sp, #16]
  408efc:	ldp	x21, x22, [sp, #32]
  408f00:	ldp	x23, x24, [sp, #48]
  408f04:	ldp	x29, x30, [sp], #368
  408f08:	ret
  408f0c:	ldr	x0, [sp, #320]
  408f10:	lsl	x1, x19, #2
  408f14:	bl	402f98 <ferror@plt+0x1a08>
  408f18:	str	x0, [sp, #320]
  408f1c:	str	x19, [sp, #352]
  408f20:	b	408b08 <ferror@plt+0x7578>
  408f24:	stp	xzr, xzr, [x20, #8]
  408f28:	strb	wzr, [x20, #40]
  408f2c:	b	408b80 <ferror@plt+0x75f0>
  408f30:	stp	x29, x30, [sp, #-96]!
  408f34:	mov	x29, sp
  408f38:	stp	x19, x20, [sp, #16]
  408f3c:	mov	x19, x0
  408f40:	mov	x20, x1
  408f44:	stp	x21, x22, [sp, #32]
  408f48:	ands	w22, w3, #0xff
  408f4c:	b.eq	408fb0 <ferror@plt+0x7a20>  // b.none
  408f50:	bl	401440 <__ctype_b_loc@plt>
  408f54:	ldrb	w1, [x20]
  408f58:	ldr	x2, [x0]
  408f5c:	ubfiz	x0, x1, #1, #8
  408f60:	ldrh	w0, [x2, x0]
  408f64:	tbnz	w0, #8, 408fc8 <ferror@plt+0x7a38>
  408f68:	sub	w20, w1, #0x30
  408f6c:	and	w20, w20, #0xff
  408f70:	stp	xzr, xzr, [x19, #8]
  408f74:	str	xzr, [x19, #24]
  408f78:	strb	wzr, [x19, #40]
  408f7c:	cbz	w20, 408f9c <ferror@plt+0x7a0c>
  408f80:	ldr	x1, [x19, #32]
  408f84:	ldr	x0, [x19]
  408f88:	cmp	x1, #0x20
  408f8c:	b.ls	408ff8 <ferror@plt+0x7a68>  // b.plast
  408f90:	mov	x1, #0x1                   	// #1
  408f94:	str	w20, [x0]
  408f98:	str	x1, [x19, #24]
  408f9c:	mov	w0, #0x0                   	// #0
  408fa0:	ldp	x19, x20, [sp, #16]
  408fa4:	ldp	x21, x22, [sp, #32]
  408fa8:	ldp	x29, x30, [sp], #96
  408fac:	ret
  408fb0:	cmp	x2, #0xa
  408fb4:	b.eq	409010 <ferror@plt+0x7a80>  // b.none
  408fb8:	ldp	x19, x20, [sp, #16]
  408fbc:	ldp	x21, x22, [sp, #32]
  408fc0:	ldp	x29, x30, [sp], #96
  408fc4:	b	408890 <ferror@plt+0x7300>
  408fc8:	sub	w20, w1, #0x37
  408fcc:	and	w20, w20, #0xff
  408fd0:	cmp	w20, #0x64
  408fd4:	b.ls	408f70 <ferror@plt+0x79e0>  // b.plast
  408fd8:	ldr	x1, [x19, #32]
  408fdc:	stp	xzr, xzr, [x19, #8]
  408fe0:	mov	w20, #0x64                  	// #100
  408fe4:	str	xzr, [x19, #24]
  408fe8:	cmp	x1, #0x20
  408fec:	strb	wzr, [x19, #40]
  408ff0:	ldr	x0, [x19]
  408ff4:	b.hi	408f90 <ferror@plt+0x7a00>  // b.pmore
  408ff8:	mov	x1, #0x84                  	// #132
  408ffc:	bl	402f98 <ferror@plt+0x1a08>
  409000:	mov	x1, #0x21                  	// #33
  409004:	str	x0, [x19]
  409008:	str	x1, [x19, #32]
  40900c:	b	408f90 <ferror@plt+0x7a00>
  409010:	ldrb	w1, [x1]
  409014:	cmp	w1, #0x30
  409018:	b.ne	409030 <ferror@plt+0x7aa0>  // b.any
  40901c:	add	x0, x20, #0x1
  409020:	mov	x20, x0
  409024:	ldrb	w1, [x0], #1
  409028:	cmp	w1, #0x30
  40902c:	b.eq	409020 <ferror@plt+0x7a90>  // b.none
  409030:	cbz	w1, 408f9c <ferror@plt+0x7a0c>
  409034:	mov	x0, x20
  409038:	stp	x23, x24, [sp, #48]
  40903c:	mov	x21, #0x0                   	// #0
  409040:	stp	x25, x26, [sp, #64]
  409044:	stp	x27, x28, [sp, #80]
  409048:	bl	401260 <strlen@plt>
  40904c:	mov	w1, #0x2e                  	// #46
  409050:	mov	x27, x0
  409054:	mov	x0, x20
  409058:	bl	4014a0 <strchr@plt>
  40905c:	cmp	x0, #0x0
  409060:	mov	x25, x0
  409064:	cset	w24, ne  // ne = any
  409068:	cbnz	x27, 40907c <ferror@plt+0x7aec>
  40906c:	b	40916c <ferror@plt+0x7bdc>
  409070:	add	x21, x21, #0x1
  409074:	cmp	x27, x21
  409078:	b.eq	40916c <ferror@plt+0x7bdc>  // b.none
  40907c:	ldrb	w1, [x20, x21]
  409080:	mov	w2, #0xfd                  	// #253
  409084:	sub	w1, w1, #0x2e
  409088:	tst	w1, w2
  40908c:	b.eq	409070 <ferror@plt+0x7ae0>  // b.none
  409090:	add	x0, x25, #0x1
  409094:	add	x2, x20, x27
  409098:	sub	x2, x2, x0
  40909c:	and	x24, x24, #0xff
  4090a0:	mov	x23, #0xe38f                	// #58255
  4090a4:	mov	x1, #0x8                   	// #8
  4090a8:	movk	x23, #0x8e38, lsl #16
  4090ac:	mul	x0, x2, x24
  4090b0:	movk	x23, #0x38e3, lsl #32
  4090b4:	str	x0, [x19, #16]
  4090b8:	movk	x23, #0xe38e, lsl #48
  4090bc:	bl	402f48 <ferror@plt+0x19b8>
  4090c0:	mov	x2, x0
  4090c4:	cmp	x25, x20
  4090c8:	sub	x0, x27, x24
  4090cc:	csel	x21, x21, xzr, ne  // ne = any
  4090d0:	mov	x1, #0x8                   	// #8
  4090d4:	umulh	x2, x2, x23
  4090d8:	sub	x0, x0, x21
  4090dc:	lsr	x2, x2, #3
  4090e0:	str	x2, [x19, #8]
  4090e4:	bl	402f48 <ferror@plt+0x19b8>
  4090e8:	ldr	x28, [x19, #16]
  4090ec:	umulh	x23, x28, x23
  4090f0:	and	x1, x23, #0xfffffffffffffff8
  4090f4:	add	x23, x1, x23, lsr #3
  4090f8:	subs	x28, x28, x23
  4090fc:	b.eq	40910c <ferror@plt+0x7b7c>  // b.none
  409100:	mov	x1, #0x9                   	// #9
  409104:	sub	x28, x1, x28
  409108:	add	x0, x0, x28
  40910c:	mov	x2, #0xe38f                	// #58255
  409110:	mov	x21, #0x2                   	// #2
  409114:	movk	x2, #0x8e38, lsl #16
  409118:	movk	x2, #0x38e3, lsl #32
  40911c:	movk	x2, #0xe38e, lsl #48
  409120:	ldr	x1, [x19, #32]
  409124:	umulh	x2, x0, x2
  409128:	ldr	x0, [x19]
  40912c:	lsr	x2, x2, #3
  409130:	str	x2, [x19, #24]
  409134:	cmp	x2, x21
  409138:	csel	x21, x2, x21, cs  // cs = hs, nlast
  40913c:	cmp	x21, x1
  409140:	b.hi	409234 <ferror@plt+0x7ca4>  // b.pmore
  409144:	lsl	x2, x2, #2
  409148:	mov	w1, #0x0                   	// #0
  40914c:	bl	401350 <memset@plt>
  409150:	cbz	w22, 409178 <ferror@plt+0x7be8>
  409154:	ldp	x23, x24, [sp, #48]
  409158:	ldp	x25, x26, [sp, #64]
  40915c:	ldp	x27, x28, [sp, #80]
  409160:	str	xzr, [x19, #8]
  409164:	str	xzr, [x19, #24]
  409168:	b	408f9c <ferror@plt+0x7a0c>
  40916c:	mov	x21, x27
  409170:	mov	w22, #0x1                   	// #1
  409174:	b	409090 <ferror@plt+0x7b00>
  409178:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  40917c:	add	x0, x0, #0xbd0
  409180:	sub	x23, x27, #0x1
  409184:	ldr	x24, [x0, x28, lsl #3]
  409188:	cbz	x27, 409224 <ferror@plt+0x7c94>
  40918c:	mov	x22, #0xe38f                	// #58255
  409190:	mov	w26, #0x9                   	// #9
  409194:	movk	x22, #0x8e38, lsl #16
  409198:	movk	x22, #0x38e3, lsl #32
  40919c:	movk	x22, #0xe38e, lsl #48
  4091a0:	ldrb	w21, [x20, x23]
  4091a4:	umulh	x2, x28, x22
  4091a8:	sub	x23, x23, #0x1
  4091ac:	cmp	w21, #0x2e
  4091b0:	b.eq	40921c <ferror@plt+0x7c8c>  // b.none
  4091b4:	lsr	x25, x2, #3
  4091b8:	bl	401440 <__ctype_b_loc@plt>
  4091bc:	ldr	x8, [x0]
  4091c0:	ubfiz	x7, x21, #1, #8
  4091c4:	mov	x0, #0x8e39                	// #36409
  4091c8:	add	x28, x28, #0x1
  4091cc:	movk	x0, #0x38e3, lsl #16
  4091d0:	sub	w21, w21, #0x30
  4091d4:	ldr	x5, [x19]
  4091d8:	movk	x0, #0xe38e, lsl #32
  4091dc:	ldrh	w7, [x8, x7]
  4091e0:	movk	x0, #0x8e38, lsl #48
  4091e4:	mov	x1, #0x1c71                	// #7281
  4091e8:	add	x4, x24, x24, lsl #2
  4091ec:	mul	x6, x28, x0
  4091f0:	ldr	w0, [x5, x25, lsl #2]
  4091f4:	tst	x7, #0x100
  4091f8:	movk	x1, #0x71c7, lsl #16
  4091fc:	csel	w21, w21, w26, eq  // eq = none
  409200:	movk	x1, #0xc71c, lsl #32
  409204:	lsl	x4, x4, #1
  409208:	movk	x1, #0x1c71, lsl #48
  40920c:	cmp	x6, x1
  409210:	madd	w21, w21, w24, w0
  409214:	csinc	x24, x4, xzr, hi  // hi = pmore
  409218:	str	w21, [x5, x25, lsl #2]
  40921c:	cmp	x27, x23
  409220:	b.hi	4091a0 <ferror@plt+0x7c10>  // b.pmore
  409224:	ldp	x23, x24, [sp, #48]
  409228:	ldp	x25, x26, [sp, #64]
  40922c:	ldp	x27, x28, [sp, #80]
  409230:	b	408f9c <ferror@plt+0x7a0c>
  409234:	lsl	x1, x21, #2
  409238:	bl	402f98 <ferror@plt+0x1a08>
  40923c:	str	x0, [x19]
  409240:	str	x21, [x19, #32]
  409244:	ldr	x2, [x19, #24]
  409248:	b	409144 <ferror@plt+0x7bb4>
  40924c:	nop
  409250:	stp	x29, x30, [sp, #-96]!
  409254:	mov	x29, sp
  409258:	stp	x21, x22, [sp, #32]
  40925c:	mov	x22, x1
  409260:	mov	x21, x0
  409264:	stp	x19, x20, [sp, #16]
  409268:	mov	x19, x2
  40926c:	ldr	x2, [x0, #8]
  409270:	ldr	x1, [x0, #24]
  409274:	ldr	x3, [x22, #24]
  409278:	cmp	x1, #0x0
  40927c:	sub	x4, x1, x2
  409280:	csel	x1, x4, x1, ne  // ne = any
  409284:	ldr	x0, [x22, #8]
  409288:	cbz	x3, 409298 <ferror@plt+0x7d08>
  40928c:	sub	x3, x3, x0
  409290:	cmp	x1, x3
  409294:	csel	x1, x1, x3, cs  // cs = hs, nlast
  409298:	cmp	x2, x0
  40929c:	csel	x0, x2, x0, cs  // cs = hs, nlast
  4092a0:	bl	402f48 <ferror@plt+0x19b8>
  4092a4:	mov	x1, #0x1                   	// #1
  4092a8:	bl	402f48 <ferror@plt+0x19b8>
  4092ac:	cmp	x21, x19
  4092b0:	b.eq	40931c <ferror@plt+0x7d8c>  // b.none
  4092b4:	cmp	x0, #0x2
  4092b8:	mov	x20, #0x2                   	// #2
  4092bc:	csel	x20, x0, x20, cs  // cs = hs, nlast
  4092c0:	cmp	x22, x19
  4092c4:	b.eq	40939c <ferror@plt+0x7e0c>  // b.none
  4092c8:	ldr	x0, [x19, #32]
  4092cc:	mov	x2, x19
  4092d0:	cmp	x0, x20
  4092d4:	b.cc	409300 <ferror@plt+0x7d70>  // b.lo, b.ul, b.last
  4092d8:	mov	x1, x22
  4092dc:	mov	x0, x21
  4092e0:	mov	x3, #0x1                   	// #1
  4092e4:	bl	405818 <ferror@plt+0x4288>
  4092e8:	mov	w19, w0
  4092ec:	mov	w0, w19
  4092f0:	ldp	x19, x20, [sp, #16]
  4092f4:	ldp	x21, x22, [sp, #32]
  4092f8:	ldp	x29, x30, [sp], #96
  4092fc:	ret
  409300:	ldr	x0, [x19]
  409304:	lsl	x1, x20, #2
  409308:	bl	402f98 <ferror@plt+0x1a08>
  40930c:	str	x0, [x19]
  409310:	mov	x2, x19
  409314:	str	x20, [x19, #32]
  409318:	b	4092d8 <ferror@plt+0x7d48>
  40931c:	ldp	x2, x3, [x21]
  409320:	stp	x2, x3, [sp, #48]
  409324:	cmp	x0, #0x2
  409328:	ldp	x2, x3, [x21, #16]
  40932c:	stp	x2, x3, [sp, #64]
  409330:	mov	x20, #0x2                   	// #2
  409334:	ldp	x2, x3, [x21, #32]
  409338:	stp	x2, x3, [sp, #80]
  40933c:	csel	x20, x0, x20, cs  // cs = hs, nlast
  409340:	cmp	x22, x21
  409344:	add	x21, sp, #0x30
  409348:	b.ne	409350 <ferror@plt+0x7dc0>  // b.any
  40934c:	mov	x22, x21
  409350:	lsl	x0, x20, #2
  409354:	bl	402f78 <ferror@plt+0x19e8>
  409358:	str	x0, [x19]
  40935c:	mov	x2, x19
  409360:	stp	xzr, xzr, [x19, #8]
  409364:	mov	x1, x22
  409368:	mov	x3, #0x1                   	// #1
  40936c:	stp	xzr, x20, [x19, #24]
  409370:	mov	x0, x21
  409374:	strb	wzr, [x19, #40]
  409378:	bl	405818 <ferror@plt+0x4288>
  40937c:	mov	w19, w0
  409380:	ldr	x0, [sp, #48]
  409384:	bl	401470 <free@plt>
  409388:	mov	w0, w19
  40938c:	ldp	x19, x20, [sp, #16]
  409390:	ldp	x21, x22, [sp, #32]
  409394:	ldp	x29, x30, [sp], #96
  409398:	ret
  40939c:	ldp	x0, x1, [x22]
  4093a0:	stp	x0, x1, [sp, #48]
  4093a4:	ldp	x0, x1, [x22, #16]
  4093a8:	stp	x0, x1, [sp, #64]
  4093ac:	ldp	x0, x1, [x22, #32]
  4093b0:	add	x22, sp, #0x30
  4093b4:	stp	x0, x1, [sp, #80]
  4093b8:	b	409350 <ferror@plt+0x7dc0>
  4093bc:	nop
  4093c0:	sub	sp, sp, #0x2d0
  4093c4:	stp	x29, x30, [sp]
  4093c8:	mov	x29, sp
  4093cc:	stp	x19, x20, [sp, #16]
  4093d0:	mov	x19, x2
  4093d4:	stp	x21, x22, [sp, #32]
  4093d8:	stp	x25, x26, [sp, #64]
  4093dc:	mov	x25, x0
  4093e0:	mov	x26, x1
  4093e4:	stp	xzr, xzr, [x2, #8]
  4093e8:	str	xzr, [x2, #24]
  4093ec:	strb	wzr, [x2, #40]
  4093f0:	ldr	x20, [x0, #24]
  4093f4:	str	x3, [sp, #120]
  4093f8:	ldr	x0, [x0, #16]
  4093fc:	str	x0, [sp, #104]
  409400:	ldr	x0, [x1, #16]
  409404:	str	x0, [sp, #112]
  409408:	cmp	x20, #0x1
  40940c:	b.eq	409558 <ferror@plt+0x7fc8>  // b.none
  409410:	ldr	x1, [x1, #24]
  409414:	ldr	x0, [x25, #8]
  409418:	cmp	x1, #0x1
  40941c:	b.eq	40955c <ferror@plt+0x7fcc>  // b.none
  409420:	add	x20, x20, x0
  409424:	mov	x21, #0x2                   	// #2
  409428:	cmp	x20, x21
  40942c:	stp	x27, x28, [sp, #80]
  409430:	csel	x20, x20, x21, cs  // cs = hs, nlast
  409434:	lsl	x0, x20, #2
  409438:	bl	402f78 <ferror@plt+0x19e8>
  40943c:	str	x0, [sp, #192]
  409440:	ldr	x1, [x26, #8]
  409444:	stp	xzr, x20, [sp, #216]
  409448:	ldr	x0, [x26, #24]
  40944c:	stp	xzr, xzr, [sp, #200]
  409450:	add	x20, x0, x1
  409454:	strb	wzr, [sp, #232]
  409458:	cmp	x20, x21
  40945c:	csel	x20, x20, x21, cs  // cs = hs, nlast
  409460:	lsl	x0, x20, #2
  409464:	bl	402f78 <ferror@plt+0x19e8>
  409468:	ldr	x3, [x25, #24]
  40946c:	str	x0, [sp, #240]
  409470:	ldr	x0, [sp, #224]
  409474:	cmp	x3, x21
  409478:	stp	xzr, xzr, [sp, #248]
  40947c:	csel	x21, x3, x21, cs  // cs = hs, nlast
  409480:	cmp	x21, x0
  409484:	stp	xzr, x20, [sp, #264]
  409488:	strb	wzr, [sp, #280]
  40948c:	ldr	x0, [sp, #192]
  409490:	b.hi	409630 <ferror@plt+0x80a0>  // b.pmore
  409494:	ldrb	w4, [x25, #40]
  409498:	lsl	x2, x3, #2
  40949c:	ldr	x1, [x25]
  4094a0:	str	x3, [sp, #216]
  4094a4:	ldur	q0, [x25, #8]
  4094a8:	strb	w4, [sp, #232]
  4094ac:	mov	x20, #0x2                   	// #2
  4094b0:	stur	q0, [sp, #200]
  4094b4:	bl	401240 <memcpy@plt>
  4094b8:	ldr	x3, [x26, #24]
  4094bc:	ldr	x0, [sp, #272]
  4094c0:	cmp	x3, x20
  4094c4:	csel	x20, x3, x20, cs  // cs = hs, nlast
  4094c8:	cmp	x20, x0
  4094cc:	ldr	x0, [sp, #240]
  4094d0:	b.hi	409648 <ferror@plt+0x80b8>  // b.pmore
  4094d4:	ldrb	w4, [x26, #40]
  4094d8:	lsl	x2, x3, #2
  4094dc:	ldr	x1, [x26]
  4094e0:	str	x3, [sp, #264]
  4094e4:	ldur	q0, [x26, #8]
  4094e8:	strb	w4, [sp, #280]
  4094ec:	stur	q0, [sp, #248]
  4094f0:	bl	401240 <memcpy@plt>
  4094f4:	add	x0, sp, #0xc0
  4094f8:	ldr	x20, [sp, #200]
  4094fc:	strb	wzr, [sp, #232]
  409500:	strb	wzr, [sp, #280]
  409504:	add	x20, x20, x20, lsl #3
  409508:	mov	x1, x20
  40950c:	bl	4054d0 <ferror@plt+0x3f40>
  409510:	mov	w21, w0
  409514:	cbz	w0, 4095ac <ferror@plt+0x801c>
  409518:	mov	x28, #0x0                   	// #0
  40951c:	mov	x27, #0x0                   	// #0
  409520:	ldr	x0, [sp, #240]
  409524:	add	x0, x0, x28
  409528:	bl	401470 <free@plt>
  40952c:	ldr	x0, [sp, #192]
  409530:	add	x0, x0, x27
  409534:	bl	401470 <free@plt>
  409538:	ldp	x27, x28, [sp, #80]
  40953c:	mov	w0, w21
  409540:	ldp	x29, x30, [sp]
  409544:	ldp	x19, x20, [sp, #16]
  409548:	ldp	x21, x22, [sp, #32]
  40954c:	ldp	x25, x26, [sp, #64]
  409550:	add	sp, sp, #0x2d0
  409554:	ret
  409558:	ldr	x0, [x25, #8]
  40955c:	cbnz	x0, 409420 <ferror@plt+0x7e90>
  409560:	ldr	x1, [x26, #8]
  409564:	cbnz	x1, 409420 <ferror@plt+0x7e90>
  409568:	cmp	x20, #0x1
  40956c:	b.eq	409f7c <ferror@plt+0x89ec>  // b.none
  409570:	ldr	x1, [x26]
  409574:	mov	x0, x25
  409578:	ldrsw	x2, [x1]
  40957c:	mov	x3, x19
  409580:	add	x1, x0, #0x18
  409584:	bl	404e60 <ferror@plt+0x38d0>
  409588:	mov	w21, w0
  40958c:	cbnz	w0, 40953c <ferror@plt+0x7fac>
  409590:	ldr	x0, [x19, #24]
  409594:	cbz	x0, 40953c <ferror@plt+0x7fac>
  409598:	ldrb	w0, [x25, #40]
  40959c:	ldrb	w1, [x26, #40]
  4095a0:	eor	w0, w0, w1
  4095a4:	strb	w0, [x19, #40]
  4095a8:	b	40953c <ferror@plt+0x7fac>
  4095ac:	ldr	x4, [sp, #216]
  4095b0:	ldr	x6, [sp, #192]
  4095b4:	cbz	x4, 409660 <ferror@plt+0x80d0>
  4095b8:	mov	x0, x4
  4095bc:	sub	x3, x6, #0x4
  4095c0:	mov	w2, #0x0                   	// #0
  4095c4:	b	4095d4 <ferror@plt+0x8044>
  4095c8:	subs	x0, x0, #0x1
  4095cc:	mov	w2, #0x1                   	// #1
  4095d0:	b.eq	409660 <ferror@plt+0x80d0>  // b.none
  4095d4:	ldr	w1, [x3, x0, lsl #2]
  4095d8:	cbz	w1, 4095c8 <ferror@plt+0x8038>
  4095dc:	cbz	w2, 409bc4 <ferror@plt+0x8634>
  4095e0:	ldr	x2, [sp, #200]
  4095e4:	str	x0, [sp, #216]
  4095e8:	cmp	x2, x0
  4095ec:	b.hi	409bd0 <ferror@plt+0x8640>  // b.pmore
  4095f0:	mov	x2, x0
  4095f4:	nop
  4095f8:	mov	x0, x6
  4095fc:	mov	x4, #0x0                   	// #0
  409600:	b	409614 <ferror@plt+0x8084>
  409604:	add	x4, x4, #0x1
  409608:	add	x0, x0, #0x4
  40960c:	cmp	x4, x2
  409610:	b.eq	409be4 <ferror@plt+0x8654>  // b.none
  409614:	ldr	w1, [x0]
  409618:	lsl	x3, x4, #2
  40961c:	cbz	w1, 409604 <ferror@plt+0x8074>
  409620:	sub	x2, x2, x4
  409624:	neg	x27, x3
  409628:	mov	x6, x0
  40962c:	b	409674 <ferror@plt+0x80e4>
  409630:	lsl	x1, x21, #2
  409634:	bl	402f98 <ferror@plt+0x1a08>
  409638:	str	x0, [sp, #192]
  40963c:	str	x21, [sp, #224]
  409640:	ldr	x3, [x25, #24]
  409644:	b	409494 <ferror@plt+0x7f04>
  409648:	lsl	x1, x20, #2
  40964c:	bl	402f98 <ferror@plt+0x1a08>
  409650:	str	x0, [sp, #240]
  409654:	str	x20, [sp, #272]
  409658:	ldr	x3, [x26, #24]
  40965c:	b	4094d4 <ferror@plt+0x7f44>
  409660:	mov	x27, #0x0                   	// #0
  409664:	mov	x2, #0x0                   	// #0
  409668:	mov	x4, #0x0                   	// #0
  40966c:	str	xzr, [sp, #200]
  409670:	strb	wzr, [sp, #232]
  409674:	ldr	x1, [sp, #248]
  409678:	add	x0, sp, #0xf0
  40967c:	mov	x28, #0x0                   	// #0
  409680:	str	x6, [sp, #192]
  409684:	str	x2, [sp, #216]
  409688:	add	x1, x1, x1, lsl #3
  40968c:	stp	x4, x1, [sp, #128]
  409690:	bl	4054d0 <ferror@plt+0x3f40>
  409694:	mov	w21, w0
  409698:	cbnz	w0, 409520 <ferror@plt+0x7f90>
  40969c:	ldr	x0, [sp, #264]
  4096a0:	stp	x23, x24, [sp, #48]
  4096a4:	mov	x6, #0x0                   	// #0
  4096a8:	ldr	x8, [sp, #240]
  4096ac:	mov	x28, x0
  4096b0:	ldr	x4, [sp, #128]
  4096b4:	mov	x1, x8
  4096b8:	mov	x21, x8
  4096bc:	cbnz	x0, 4096d0 <ferror@plt+0x8140>
  4096c0:	b	409c00 <ferror@plt+0x8670>
  4096c4:	add	x6, x6, #0x1
  4096c8:	cmp	x6, x0
  4096cc:	b.eq	409d4c <ferror@plt+0x87bc>  // b.none
  4096d0:	ldr	w2, [x1]
  4096d4:	mov	x21, x1
  4096d8:	lsl	x3, x6, #2
  4096dc:	add	x1, x1, #0x4
  4096e0:	cbz	w2, 4096c4 <ferror@plt+0x8134>
  4096e4:	sub	x0, x0, x6
  4096e8:	str	x21, [sp, #240]
  4096ec:	str	x0, [sp, #264]
  4096f0:	neg	x28, x3
  4096f4:	cbz	x0, 40a3b4 <ferror@plt+0x8e24>
  4096f8:	sub	x3, x21, #0x4
  4096fc:	mov	w2, #0x0                   	// #0
  409700:	b	409710 <ferror@plt+0x8180>
  409704:	subs	x0, x0, #0x1
  409708:	mov	w2, #0x1                   	// #1
  40970c:	b.eq	409bf8 <ferror@plt+0x8668>  // b.none
  409710:	ldr	w1, [x3, x0, lsl #2]
  409714:	cbz	w1, 409704 <ferror@plt+0x8174>
  409718:	cbz	w2, 409720 <ferror@plt+0x8190>
  40971c:	str	x0, [sp, #264]
  409720:	ldr	x2, [sp, #248]
  409724:	cmp	x2, x0
  409728:	b.ls	409730 <ferror@plt+0x81a0>  // b.plast
  40972c:	str	x2, [sp, #264]
  409730:	adrp	x3, 433000 <ferror@plt+0x31a70>
  409734:	ldr	x23, [sp, #216]
  409738:	ldr	x0, [x3, #584]
  40973c:	cmp	x23, #0x1
  409740:	ldr	w1, [x0, #1132]
  409744:	b.eq	409c14 <ferror@plt+0x8684>  // b.none
  409748:	ldr	w0, [x0, #1128]
  40974c:	cmp	w0, w1
  409750:	b.ne	409dd0 <ferror@plt+0x8840>  // b.any
  409754:	cbz	x23, 409ca8 <ferror@plt+0x8718>
  409758:	ldr	x24, [sp, #264]
  40975c:	cbz	x24, 409ca8 <ferror@plt+0x8718>
  409760:	cmp	x24, #0x1
  409764:	b.eq	409e00 <ferror@plt+0x8870>  // b.none
  409768:	cmp	x23, #0x3f
  40976c:	cset	w22, ls  // ls = plast
  409770:	cmp	x24, #0x3f
  409774:	cset	w0, ls  // ls = plast
  409778:	orr	w0, w22, w0
  40977c:	str	w0, [sp, #144]
  409780:	cbnz	w0, 409e10 <ferror@plt+0x8880>
  409784:	cmp	x24, x23
  409788:	mov	x0, #0x6                   	// #6
  40978c:	csel	x21, x24, x23, cs  // cs = hs, nlast
  409790:	stp	x4, x6, [sp, #160]
  409794:	mov	x1, x21
  409798:	add	x22, x21, #0x1
  40979c:	str	x22, [sp, #176]
  4097a0:	bl	402f10 <ferror@plt+0x1980>
  4097a4:	lsl	x0, x0, #2
  4097a8:	bl	402f78 <ferror@plt+0x19e8>
  4097ac:	mov	x24, x0
  4097b0:	lsl	x2, x21, #2
  4097b4:	add	x4, sp, #0x200
  4097b8:	movi	v0.4s, #0x0
  4097bc:	add	x3, x24, x2
  4097c0:	add	x9, x3, x2
  4097c4:	str	x3, [sp, #336]
  4097c8:	add	x8, x9, x2
  4097cc:	mov	x1, #0x1                   	// #1
  4097d0:	add	x3, x8, x2
  4097d4:	mov	x0, x21
  4097d8:	add	x2, x3, x2
  4097dc:	stur	q0, [x4, #-216]
  4097e0:	lsr	x23, x22, #1
  4097e4:	stur	q0, [x4, #-168]
  4097e8:	add	x4, sp, #0x260
  4097ec:	str	x24, [sp, #288]
  4097f0:	stur	q0, [x4, #-216]
  4097f4:	stur	q0, [x4, #-168]
  4097f8:	stur	q0, [x4, #-120]
  4097fc:	stur	q0, [x4, #-72]
  409800:	stp	xzr, x21, [sp, #312]
  409804:	strb	wzr, [sp, #328]
  409808:	stp	xzr, x21, [sp, #360]
  40980c:	strb	wzr, [sp, #376]
  409810:	str	x9, [sp, #384]
  409814:	stp	xzr, x21, [sp, #408]
  409818:	strb	wzr, [sp, #424]
  40981c:	str	x8, [sp, #432]
  409820:	stp	xzr, x21, [sp, #456]
  409824:	strb	wzr, [sp, #472]
  409828:	str	x2, [sp, #480]
  40982c:	stp	xzr, x21, [sp, #504]
  409830:	strb	wzr, [sp, #520]
  409834:	str	x3, [sp, #528]
  409838:	str	xzr, [sp, #552]
  40983c:	str	x21, [sp, #560]
  409840:	strb	wzr, [sp, #568]
  409844:	bl	402f48 <ferror@plt+0x19b8>
  409848:	mov	x3, x0
  40984c:	cmp	x0, #0x2
  409850:	mov	x0, #0x2                   	// #2
  409854:	csel	x21, x3, x0, cs  // cs = hs, nlast
  409858:	str	x3, [sp, #128]
  40985c:	lsl	x22, x21, #2
  409860:	mov	x0, x22
  409864:	bl	402f78 <ferror@plt+0x19e8>
  409868:	movi	v0.4s, #0x0
  40986c:	mov	x1, x0
  409870:	str	x1, [sp, #576]
  409874:	add	x1, sp, #0x260
  409878:	mov	x0, x22
  40987c:	str	xzr, [sp, #600]
  409880:	str	x21, [sp, #608]
  409884:	stur	q0, [x1, #-24]
  409888:	strb	wzr, [sp, #616]
  40988c:	bl	402f78 <ferror@plt+0x19e8>
  409890:	movi	v0.4s, #0x0
  409894:	mov	x1, x0
  409898:	str	x1, [sp, #624]
  40989c:	add	x1, sp, #0x260
  4098a0:	mov	x0, x22
  4098a4:	str	xzr, [sp, #648]
  4098a8:	str	x21, [sp, #656]
  4098ac:	stur	q0, [x1, #24]
  4098b0:	strb	wzr, [sp, #664]
  4098b4:	bl	402f78 <ferror@plt+0x19e8>
  4098b8:	movi	v0.4s, #0x0
  4098bc:	mov	x2, x0
  4098c0:	ldr	x3, [sp, #128]
  4098c4:	str	x2, [sp, #672]
  4098c8:	add	x2, sp, #0x260
  4098cc:	str	xzr, [sp, #696]
  4098d0:	mov	x1, x3
  4098d4:	mov	x0, x3
  4098d8:	str	x21, [sp, #704]
  4098dc:	stur	q0, [x2, #72]
  4098e0:	strb	wzr, [sp, #712]
  4098e4:	bl	402f48 <ferror@plt+0x19b8>
  4098e8:	add	x21, x0, #0x1
  4098ec:	mov	x0, #0x2                   	// #2
  4098f0:	cmp	x21, #0x2
  4098f4:	csel	x0, x21, x0, cs  // cs = hs, nlast
  4098f8:	str	x0, [sp, #128]
  4098fc:	lsl	x0, x0, #2
  409900:	str	x0, [sp, #184]
  409904:	bl	402f78 <ferror@plt+0x19e8>
  409908:	str	x0, [sp, #152]
  40990c:	ldr	x3, [sp, #216]
  409910:	ldp	x4, x6, [sp, #160]
  409914:	cmp	x23, x3
  409918:	b.cs	409fe8 <ferror@plt+0x8a58>  // b.hs, b.nlast
  40991c:	movi	v0.4s, #0x0
  409920:	sub	x3, x3, x23
  409924:	ldr	x0, [sp, #336]
  409928:	lsl	x5, x23, #2
  40992c:	add	x4, sp, #0x200
  409930:	add	x2, sp, #0x200
  409934:	ldr	x1, [sp, #192]
  409938:	mov	x22, x5
  40993c:	stur	q0, [x2, #-216]
  409940:	lsl	x2, x3, #2
  409944:	add	x1, x1, x5
  409948:	stur	q0, [x4, #-168]
  40994c:	str	x23, [sp, #312]
  409950:	str	x3, [sp, #360]
  409954:	bl	401240 <memcpy@plt>
  409958:	ldr	x1, [sp, #192]
  40995c:	mov	x2, x22
  409960:	ldr	x0, [sp, #288]
  409964:	bl	401240 <memcpy@plt>
  409968:	ldr	x0, [sp, #360]
  40996c:	ldp	x4, x6, [sp, #160]
  409970:	cbz	x0, 40a0fc <ferror@plt+0x8b6c>
  409974:	ldr	x2, [sp, #336]
  409978:	mov	w3, #0x0                   	// #0
  40997c:	sub	x2, x2, #0x4
  409980:	b	409990 <ferror@plt+0x8400>
  409984:	subs	x0, x0, #0x1
  409988:	mov	w3, #0x1                   	// #1
  40998c:	b.eq	40a0f8 <ferror@plt+0x8b68>  // b.none
  409990:	ldr	w1, [x2, x0, lsl #2]
  409994:	cbz	w1, 409984 <ferror@plt+0x83f4>
  409998:	cbz	w3, 4099a0 <ferror@plt+0x8410>
  40999c:	str	x0, [sp, #360]
  4099a0:	ldr	x1, [sp, #344]
  4099a4:	cmp	x1, x0
  4099a8:	b.ls	4099b0 <ferror@plt+0x8420>  // b.plast
  4099ac:	str	x1, [sp, #360]
  4099b0:	ldr	x0, [sp, #312]
  4099b4:	cbz	x0, 40a038 <ferror@plt+0x8aa8>
  4099b8:	ldr	x2, [sp, #288]
  4099bc:	mov	w3, #0x0                   	// #0
  4099c0:	sub	x2, x2, #0x4
  4099c4:	b	4099d4 <ferror@plt+0x8444>
  4099c8:	subs	x0, x0, #0x1
  4099cc:	mov	w3, #0x1                   	// #1
  4099d0:	b.eq	40a034 <ferror@plt+0x8aa4>  // b.none
  4099d4:	ldr	w1, [x2, x0, lsl #2]
  4099d8:	cbz	w1, 4099c8 <ferror@plt+0x8438>
  4099dc:	cbz	w3, 4099e4 <ferror@plt+0x8454>
  4099e0:	str	x0, [sp, #312]
  4099e4:	ldr	x1, [sp, #296]
  4099e8:	cmp	x1, x0
  4099ec:	b.ls	4099f4 <ferror@plt+0x8464>  // b.plast
  4099f0:	str	x1, [sp, #312]
  4099f4:	ldr	x3, [sp, #264]
  4099f8:	cmp	x23, x3
  4099fc:	b.cs	40a054 <ferror@plt+0x8ac4>  // b.hs, b.nlast
  409a00:	movi	v0.4s, #0x0
  409a04:	sub	x3, x3, x23
  409a08:	ldr	x0, [sp, #432]
  409a0c:	lsl	x5, x23, #2
  409a10:	add	x2, sp, #0x260
  409a14:	stp	x4, x6, [sp, #160]
  409a18:	add	x4, sp, #0x260
  409a1c:	ldr	x1, [sp, #240]
  409a20:	mov	x22, x5
  409a24:	stur	q0, [x2, #-216]
  409a28:	lsl	x2, x3, #2
  409a2c:	add	x1, x1, x5
  409a30:	stur	q0, [x4, #-168]
  409a34:	str	x23, [sp, #408]
  409a38:	str	x3, [sp, #456]
  409a3c:	bl	401240 <memcpy@plt>
  409a40:	ldr	x1, [sp, #240]
  409a44:	mov	x2, x22
  409a48:	ldr	x0, [sp, #384]
  409a4c:	bl	401240 <memcpy@plt>
  409a50:	ldr	x0, [sp, #456]
  409a54:	ldp	x4, x6, [sp, #160]
  409a58:	cbz	x0, 40a0ec <ferror@plt+0x8b5c>
  409a5c:	ldr	x2, [sp, #432]
  409a60:	mov	w3, #0x0                   	// #0
  409a64:	sub	x2, x2, #0x4
  409a68:	b	409a78 <ferror@plt+0x84e8>
  409a6c:	subs	x0, x0, #0x1
  409a70:	mov	w3, #0x1                   	// #1
  409a74:	b.eq	40a0e8 <ferror@plt+0x8b58>  // b.none
  409a78:	ldr	w1, [x2, x0, lsl #2]
  409a7c:	cbz	w1, 409a6c <ferror@plt+0x84dc>
  409a80:	cbz	w3, 409a88 <ferror@plt+0x84f8>
  409a84:	str	x0, [sp, #456]
  409a88:	ldr	x1, [sp, #440]
  409a8c:	cmp	x1, x0
  409a90:	b.ls	409a98 <ferror@plt+0x8508>  // b.plast
  409a94:	str	x1, [sp, #456]
  409a98:	ldr	x0, [sp, #408]
  409a9c:	cbz	x0, 40a048 <ferror@plt+0x8ab8>
  409aa0:	ldr	x2, [sp, #384]
  409aa4:	mov	w3, #0x0                   	// #0
  409aa8:	sub	x2, x2, #0x4
  409aac:	b	409abc <ferror@plt+0x852c>
  409ab0:	subs	x0, x0, #0x1
  409ab4:	mov	w3, #0x1                   	// #1
  409ab8:	b.eq	40a044 <ferror@plt+0x8ab4>  // b.none
  409abc:	ldr	w1, [x2, x0, lsl #2]
  409ac0:	cbz	w1, 409ab0 <ferror@plt+0x8520>
  409ac4:	cbz	w3, 409acc <ferror@plt+0x853c>
  409ac8:	str	x0, [sp, #408]
  409acc:	ldr	x1, [sp, #392]
  409ad0:	cmp	x1, x0
  409ad4:	b.ls	409adc <ferror@plt+0x854c>  // b.plast
  409ad8:	str	x1, [sp, #408]
  409adc:	ldr	x1, [x19, #32]
  409ae0:	ldr	x2, [sp, #128]
  409ae4:	ldr	x0, [x19]
  409ae8:	cmp	x2, x1
  409aec:	b.hi	40a0c8 <ferror@plt+0x8b38>  // b.pmore
  409af0:	str	x21, [x19, #24]
  409af4:	lsl	x2, x21, #2
  409af8:	mov	w1, #0x0                   	// #0
  409afc:	str	x4, [sp, #128]
  409b00:	str	x6, [sp, #160]
  409b04:	bl	401350 <memset@plt>
  409b08:	add	x2, sp, #0x210
  409b0c:	add	x1, sp, #0x120
  409b10:	add	x0, sp, #0x150
  409b14:	mov	x3, #0x0                   	// #0
  409b18:	bl	409250 <ferror@plt+0x7cc0>
  409b1c:	mov	w21, w0
  409b20:	ldr	x4, [sp, #128]
  409b24:	ldr	x6, [sp, #160]
  409b28:	cbnz	w0, 409b80 <ferror@plt+0x85f0>
  409b2c:	add	x2, sp, #0x1e0
  409b30:	add	x1, sp, #0x1b0
  409b34:	add	x0, sp, #0x180
  409b38:	mov	x3, #0x0                   	// #0
  409b3c:	bl	409250 <ferror@plt+0x7cc0>
  409b40:	mov	w21, w0
  409b44:	ldr	x4, [sp, #128]
  409b48:	ldr	x6, [sp, #160]
  409b4c:	cbnz	w0, 409b80 <ferror@plt+0x85f0>
  409b50:	ldr	x0, [sp, #360]
  409b54:	cbz	x0, 409b60 <ferror@plt+0x85d0>
  409b58:	ldr	x0, [sp, #456]
  409b5c:	cbnz	x0, 40a154 <ferror@plt+0x8bc4>
  409b60:	ldr	x0, [sp, #312]
  409b64:	cbz	x0, 409b70 <ferror@plt+0x85e0>
  409b68:	ldr	x0, [sp, #408]
  409b6c:	cbnz	x0, 40a214 <ferror@plt+0x8c84>
  409b70:	ldr	x0, [sp, #552]
  409b74:	cbz	x0, 409b80 <ferror@plt+0x85f0>
  409b78:	ldr	x0, [sp, #504]
  409b7c:	cbnz	x0, 40a2c8 <ferror@plt+0x8d38>
  409b80:	mov	x0, x24
  409b84:	str	x4, [sp, #128]
  409b88:	str	x6, [sp, #144]
  409b8c:	bl	401470 <free@plt>
  409b90:	ldr	x0, [sp, #152]
  409b94:	bl	401470 <free@plt>
  409b98:	ldr	x0, [sp, #672]
  409b9c:	bl	401470 <free@plt>
  409ba0:	ldr	x0, [sp, #624]
  409ba4:	bl	401470 <free@plt>
  409ba8:	ldr	x0, [sp, #576]
  409bac:	bl	401470 <free@plt>
  409bb0:	ldr	x4, [sp, #128]
  409bb4:	ldr	x6, [sp, #144]
  409bb8:	cbz	w21, 409ca8 <ferror@plt+0x8718>
  409bbc:	ldp	x23, x24, [sp, #48]
  409bc0:	b	409520 <ferror@plt+0x7f90>
  409bc4:	ldr	x2, [sp, #200]
  409bc8:	cmp	x2, x0
  409bcc:	b.ls	409dec <ferror@plt+0x885c>  // b.plast
  409bd0:	str	x2, [sp, #216]
  409bd4:	cbnz	x2, 4095f8 <ferror@plt+0x8068>
  409bd8:	mov	x27, #0x0                   	// #0
  409bdc:	mov	x4, #0x0                   	// #0
  409be0:	b	409674 <ferror@plt+0x80e4>
  409be4:	lsl	x0, x4, #2
  409be8:	mov	x2, #0x0                   	// #0
  409bec:	add	x6, x6, x0
  409bf0:	neg	x27, x0
  409bf4:	b	409674 <ferror@plt+0x80e4>
  409bf8:	mov	x0, x6
  409bfc:	str	xzr, [sp, #264]
  409c00:	mov	x6, x0
  409c04:	mov	x2, #0x0                   	// #0
  409c08:	str	xzr, [sp, #248]
  409c0c:	strb	wzr, [sp, #280]
  409c10:	b	409730 <ferror@plt+0x81a0>
  409c14:	ldr	x5, [sp, #200]
  409c18:	cbnz	x5, 409ddc <ferror@plt+0x884c>
  409c1c:	ldr	x5, [sp, #192]
  409c20:	ldr	w22, [x5]
  409c24:	cmp	w22, #0x1
  409c28:	b.ne	409ddc <ferror@plt+0x884c>  // b.any
  409c2c:	ldr	w0, [x0, #1128]
  409c30:	cmp	w0, w1
  409c34:	b.ne	409dd0 <ferror@plt+0x8840>  // b.any
  409c38:	ldr	x23, [sp, #264]
  409c3c:	add	x24, sp, #0xf0
  409c40:	cbz	x23, 409ca8 <ferror@plt+0x8718>
  409c44:	ldr	x0, [x19, #32]
  409c48:	cmp	x23, #0x2
  409c4c:	mov	x21, #0x2                   	// #2
  409c50:	csel	x21, x23, x21, cs  // cs = hs, nlast
  409c54:	cmp	x21, x0
  409c58:	ldr	x0, [x19]
  409c5c:	b.hi	40a0a0 <ferror@plt+0x8b10>  // b.pmore
  409c60:	ldrb	w3, [x24, #40]
  409c64:	lsl	x2, x23, #2
  409c68:	ldr	x1, [x24]
  409c6c:	str	x23, [x19, #24]
  409c70:	ldur	q0, [x24, #8]
  409c74:	strb	w3, [x19, #40]
  409c78:	str	x4, [sp, #128]
  409c7c:	str	x6, [sp, #144]
  409c80:	stur	q0, [x19, #8]
  409c84:	bl	401240 <memcpy@plt>
  409c88:	ldr	x4, [sp, #128]
  409c8c:	ldr	x6, [sp, #144]
  409c90:	cbz	w22, 409fa4 <ferror@plt+0x8a14>
  409c94:	ldrb	w0, [sp, #232]
  409c98:	cbz	w0, 409fa4 <ferror@plt+0x8a14>
  409c9c:	ldrb	w0, [x19, #40]
  409ca0:	eor	w0, w0, #0x1
  409ca4:	strb	w0, [x19, #40]
  409ca8:	mov	x1, x6
  409cac:	mov	x0, x4
  409cb0:	bl	402f48 <ferror@plt+0x19b8>
  409cb4:	mov	x1, x0
  409cb8:	ldr	x0, [x19, #24]
  409cbc:	mov	x22, #0x2                   	// #2
  409cc0:	bl	402f48 <ferror@plt+0x19b8>
  409cc4:	cmp	x0, x22
  409cc8:	csel	x22, x0, x22, cs  // cs = hs, nlast
  409ccc:	mov	x21, x0
  409cd0:	ldr	x0, [x19, #32]
  409cd4:	cmp	x22, x0
  409cd8:	b.hi	409f8c <ferror@plt+0x89fc>  // b.pmore
  409cdc:	ldr	x1, [x19, #24]
  409ce0:	mov	x0, x19
  409ce4:	sub	x1, x21, x1
  409ce8:	add	x1, x1, x1, lsl #3
  409cec:	bl	4054d0 <ferror@plt+0x3f40>
  409cf0:	mov	w21, w0
  409cf4:	cbnz	w0, 409bbc <ferror@plt+0x862c>
  409cf8:	ldr	x0, [sp, #136]
  409cfc:	adds	x1, x20, x0
  409d00:	b.eq	409d10 <ferror@plt+0x8780>  // b.none
  409d04:	mov	x0, x19
  409d08:	bl	4051e0 <ferror@plt+0x3c50>
  409d0c:	cbnz	w0, 409df4 <ferror@plt+0x8864>
  409d10:	ldp	x1, x0, [sp, #104]
  409d14:	ldr	x2, [sp, #120]
  409d18:	ldrb	w3, [x26, #40]
  409d1c:	cmp	x0, x2
  409d20:	add	x4, x1, x0
  409d24:	csel	x0, x0, x2, cs  // cs = hs, nlast
  409d28:	ldrb	w2, [x25, #40]
  409d2c:	cmp	x1, x0
  409d30:	csel	x1, x1, x0, cs  // cs = hs, nlast
  409d34:	mov	x0, x19
  409d38:	cmp	x4, x1
  409d3c:	csel	x1, x4, x1, ls  // ls = plast
  409d40:	bl	405120 <ferror@plt+0x3b90>
  409d44:	ldp	x23, x24, [sp, #48]
  409d48:	b	409520 <ferror@plt+0x7f90>
  409d4c:	lsl	x1, x0, #2
  409d50:	mov	x6, x0
  409d54:	add	x21, x8, x1
  409d58:	neg	x28, x1
  409d5c:	mov	x2, #0x0                   	// #0
  409d60:	str	x21, [sp, #240]
  409d64:	str	xzr, [sp, #248]
  409d68:	str	xzr, [sp, #264]
  409d6c:	strb	wzr, [sp, #280]
  409d70:	b	409730 <ferror@plt+0x81a0>
  409d74:	mov	x11, #0x0                   	// #0
  409d78:	cmp	x2, x7
  409d7c:	b.ls	409f58 <ferror@plt+0x89c8>  // b.plast
  409d80:	lsr	x0, x2, #9
  409d84:	umulh	x0, x0, x15
  409d88:	lsr	x0, x0, #11
  409d8c:	add	x11, x11, x0
  409d90:	msub	x2, x0, x14, x2
  409d94:	str	w2, [x18, x13, lsl #2]
  409d98:	add	x13, x13, #0x1
  409d9c:	cmp	x5, x13
  409da0:	ldr	w0, [x9, #1128]
  409da4:	ldr	w10, [x9, #1132]
  409da8:	ccmp	w0, w10, #0x0, hi  // hi = pmore
  409dac:	b.eq	409f74 <ferror@plt+0x89e4>  // b.none
  409db0:	cbz	x11, 409dc0 <ferror@plt+0x8830>
  409db4:	str	w11, [x18, x5, lsl #2]
  409db8:	add	x5, x5, #0x1
  409dbc:	ldr	w10, [x9, #1132]
  409dc0:	ldr	w0, [x9, #1128]
  409dc4:	str	x5, [x19, #24]
  409dc8:	cmp	w0, w10
  409dcc:	b.eq	409ca8 <ferror@plt+0x8718>  // b.none
  409dd0:	mov	w21, #0x8                   	// #8
  409dd4:	ldp	x23, x24, [sp, #48]
  409dd8:	b	409520 <ferror@plt+0x7f90>
  409ddc:	ldr	w0, [x0, #1128]
  409de0:	cmp	w0, w1
  409de4:	b.eq	409758 <ferror@plt+0x81c8>  // b.none
  409de8:	b	409dd0 <ferror@plt+0x8840>
  409dec:	mov	x2, x4
  409df0:	b	4095f8 <ferror@plt+0x8068>
  409df4:	mov	w21, w0
  409df8:	ldp	x23, x24, [sp, #48]
  409dfc:	b	409520 <ferror@plt+0x7f90>
  409e00:	cbnz	x2, 409e10 <ferror@plt+0x8880>
  409e04:	ldr	w0, [x21]
  409e08:	cmp	w0, #0x1
  409e0c:	b.eq	40a148 <ferror@plt+0x8bb8>  // b.none
  409e10:	mov	x1, x24
  409e14:	mov	x0, x23
  409e18:	stp	x4, x6, [sp, #144]
  409e1c:	ldr	x22, [sp, #192]
  409e20:	bl	402f48 <ferror@plt+0x19b8>
  409e24:	mov	x1, #0x1                   	// #1
  409e28:	str	x0, [sp, #128]
  409e2c:	bl	402f48 <ferror@plt+0x19b8>
  409e30:	ldr	x1, [x19, #32]
  409e34:	mov	x2, #0x2                   	// #2
  409e38:	cmp	x0, x2
  409e3c:	csel	x7, x0, x2, cs  // cs = hs, nlast
  409e40:	cmp	x7, x1
  409e44:	ldr	x5, [sp, #128]
  409e48:	ldp	x4, x6, [sp, #144]
  409e4c:	b.hi	409fb0 <ferror@plt+0x8a20>  // b.pmore
  409e50:	ldr	x18, [x19]
  409e54:	lsl	x2, x1, #2
  409e58:	mov	x0, x18
  409e5c:	mov	w1, #0x0                   	// #0
  409e60:	str	x4, [sp, #128]
  409e64:	stp	x6, x5, [sp, #144]
  409e68:	bl	401350 <memset@plt>
  409e6c:	adrp	x3, 433000 <ferror@plt+0x31a70>
  409e70:	ldp	x6, x5, [sp, #144]
  409e74:	mov	x18, x0
  409e78:	ldr	x9, [x3, #584]
  409e7c:	ldr	x4, [sp, #128]
  409e80:	ldr	w0, [x9, #1128]
  409e84:	cmp	x5, #0x0
  409e88:	ldr	w10, [x9, #1132]
  409e8c:	ccmp	w10, w0, #0x0, ne  // ne = any
  409e90:	b.ne	409dc0 <ferror@plt+0x8830>  // b.any
  409e94:	mov	x15, #0x5a53                	// #23123
  409e98:	mov	x12, #0xffffffffa763ffff    	// #-1486618625
  409e9c:	movk	x15, #0xa09b, lsl #16
  409ea0:	mov	x17, #0x1                   	// #1
  409ea4:	movk	x12, #0xb6b3, lsl #32
  409ea8:	movk	x15, #0xb82f, lsl #32
  409eac:	mov	x14, #0xca00                	// #51712
  409eb0:	mov	x7, #0xc9ff                	// #51711
  409eb4:	sub	x16, x24, #0x1
  409eb8:	sub	x17, x17, x24
  409ebc:	mov	x2, #0x0                   	// #0
  409ec0:	mov	x13, #0x0                   	// #0
  409ec4:	movk	x12, #0xde0, lsl #48
  409ec8:	movk	x15, #0x44, lsl #48
  409ecc:	movk	x14, #0x3b9a, lsl #16
  409ed0:	movk	x7, #0x3b9a, lsl #16
  409ed4:	nop
  409ed8:	ldr	w3, [x9, #1128]
  409edc:	adds	x0, x13, x17
  409ee0:	csel	x0, x0, xzr, pl  // pl = nfrst
  409ee4:	cmp	x13, x16
  409ee8:	csel	x1, x13, x16, ls  // ls = plast
  409eec:	cmp	w3, w10
  409ef0:	b.ne	409d74 <ferror@plt+0x87e4>  // b.any
  409ef4:	cmp	x23, x0
  409ef8:	mov	x11, #0x0                   	// #0
  409efc:	ccmp	x24, x1, #0x0, hi  // hi = pmore
  409f00:	b.hi	409f14 <ferror@plt+0x8984>  // b.pmore
  409f04:	b	409d78 <ferror@plt+0x87e8>
  409f08:	cmp	x23, x0
  409f0c:	ccmp	x24, x1, #0x0, hi  // hi = pmore
  409f10:	b.ls	409d78 <ferror@plt+0x87e8>  // b.plast
  409f14:	ldr	w8, [x22, x0, lsl #2]
  409f18:	add	x0, x0, #0x1
  409f1c:	ldr	w3, [x21, x1, lsl #2]
  409f20:	sub	x1, x1, #0x1
  409f24:	smaddl	x2, w8, w3, x2
  409f28:	cmp	x2, x12
  409f2c:	b.ls	409f44 <ferror@plt+0x89b4>  // b.plast
  409f30:	lsr	x3, x2, #9
  409f34:	umulh	x3, x3, x15
  409f38:	lsr	x3, x3, #11
  409f3c:	add	x11, x11, x3
  409f40:	msub	x2, x3, x14, x2
  409f44:	ldr	w3, [x9, #1128]
  409f48:	cmp	w3, w10
  409f4c:	b.eq	409f08 <ferror@plt+0x8978>  // b.none
  409f50:	cmp	x2, x7
  409f54:	b.hi	409d80 <ferror@plt+0x87f0>  // b.pmore
  409f58:	str	w2, [x18, x13, lsl #2]
  409f5c:	add	x13, x13, #0x1
  409f60:	ldr	w0, [x9, #1128]
  409f64:	ldr	w10, [x9, #1132]
  409f68:	cmp	w10, w0
  409f6c:	ccmp	x5, x13, #0x0, eq  // eq = none
  409f70:	b.ls	409db0 <ferror@plt+0x8820>  // b.plast
  409f74:	mov	x2, x11
  409f78:	b	409ed8 <ferror@plt+0x8948>
  409f7c:	ldr	x1, [x25]
  409f80:	mov	x0, x26
  409f84:	ldrsw	x2, [x1]
  409f88:	b	40957c <ferror@plt+0x7fec>
  409f8c:	ldr	x0, [x19]
  409f90:	lsl	x1, x22, #2
  409f94:	bl	402f98 <ferror@plt+0x1a08>
  409f98:	str	x0, [x19]
  409f9c:	str	x22, [x19, #32]
  409fa0:	b	409cdc <ferror@plt+0x874c>
  409fa4:	ldrb	w0, [sp, #280]
  409fa8:	cbz	w0, 409ca8 <ferror@plt+0x8718>
  409fac:	b	409c9c <ferror@plt+0x870c>
  409fb0:	ldr	x0, [x19]
  409fb4:	lsl	x2, x7, #2
  409fb8:	mov	x1, x2
  409fbc:	str	x2, [sp, #128]
  409fc0:	stp	x7, x4, [sp, #144]
  409fc4:	stp	x6, x5, [sp, #160]
  409fc8:	bl	402f98 <ferror@plt+0x1a08>
  409fcc:	mov	x18, x0
  409fd0:	ldp	x7, x4, [sp, #144]
  409fd4:	str	x0, [x19]
  409fd8:	str	x7, [x19, #32]
  409fdc:	ldr	x2, [sp, #128]
  409fe0:	ldp	x6, x5, [sp, #160]
  409fe4:	b	409e58 <ferror@plt+0x88c8>
  409fe8:	ldr	x0, [sp, #320]
  409fec:	cmp	x3, #0x2
  409ff0:	mov	x1, #0x2                   	// #2
  409ff4:	csel	x22, x3, x1, cs  // cs = hs, nlast
  409ff8:	cmp	x22, x0
  409ffc:	ldr	x0, [sp, #288]
  40a000:	b.hi	40a108 <ferror@plt+0x8b78>  // b.pmore
  40a004:	ldrb	w8, [sp, #232]
  40a008:	lsl	x2, x3, #2
  40a00c:	ldr	x1, [sp, #192]
  40a010:	stp	x4, x6, [sp, #160]
  40a014:	add	x4, sp, #0x200
  40a018:	ldur	q0, [sp, #200]
  40a01c:	str	x3, [sp, #312]
  40a020:	strb	w8, [sp, #328]
  40a024:	stur	q0, [x4, #-216]
  40a028:	bl	401240 <memcpy@plt>
  40a02c:	ldp	x4, x6, [sp, #160]
  40a030:	b	4099b0 <ferror@plt+0x8420>
  40a034:	str	xzr, [sp, #312]
  40a038:	str	xzr, [sp, #296]
  40a03c:	strb	wzr, [sp, #328]
  40a040:	b	4099f4 <ferror@plt+0x8464>
  40a044:	str	xzr, [sp, #408]
  40a048:	str	xzr, [sp, #392]
  40a04c:	strb	wzr, [sp, #424]
  40a050:	b	409adc <ferror@plt+0x854c>
  40a054:	ldr	x0, [sp, #416]
  40a058:	cmp	x3, #0x2
  40a05c:	mov	x1, #0x2                   	// #2
  40a060:	csel	x22, x3, x1, cs  // cs = hs, nlast
  40a064:	cmp	x22, x0
  40a068:	ldr	x0, [sp, #384]
  40a06c:	b.hi	40a128 <ferror@plt+0x8b98>  // b.pmore
  40a070:	ldrb	w8, [sp, #280]
  40a074:	lsl	x2, x3, #2
  40a078:	ldr	x1, [sp, #240]
  40a07c:	stp	x4, x6, [sp, #160]
  40a080:	add	x4, sp, #0x260
  40a084:	ldur	q0, [sp, #248]
  40a088:	str	x3, [sp, #408]
  40a08c:	strb	w8, [sp, #424]
  40a090:	stur	q0, [x4, #-216]
  40a094:	bl	401240 <memcpy@plt>
  40a098:	ldp	x4, x6, [sp, #160]
  40a09c:	b	409a98 <ferror@plt+0x8508>
  40a0a0:	lsl	x1, x21, #2
  40a0a4:	str	x4, [sp, #128]
  40a0a8:	str	x6, [sp, #144]
  40a0ac:	bl	402f98 <ferror@plt+0x1a08>
  40a0b0:	str	x0, [x19]
  40a0b4:	str	x21, [x19, #32]
  40a0b8:	ldr	x23, [x24, #24]
  40a0bc:	ldr	x4, [sp, #128]
  40a0c0:	ldr	x6, [sp, #144]
  40a0c4:	b	409c60 <ferror@plt+0x86d0>
  40a0c8:	ldr	x1, [sp, #184]
  40a0cc:	stp	x4, x6, [sp, #160]
  40a0d0:	bl	402f98 <ferror@plt+0x1a08>
  40a0d4:	str	x0, [x19]
  40a0d8:	ldr	x1, [sp, #128]
  40a0dc:	str	x1, [x19, #32]
  40a0e0:	ldp	x4, x6, [sp, #160]
  40a0e4:	b	409af0 <ferror@plt+0x8560>
  40a0e8:	str	xzr, [sp, #456]
  40a0ec:	str	xzr, [sp, #440]
  40a0f0:	strb	wzr, [sp, #472]
  40a0f4:	b	409a98 <ferror@plt+0x8508>
  40a0f8:	str	xzr, [sp, #360]
  40a0fc:	str	xzr, [sp, #344]
  40a100:	strb	wzr, [sp, #376]
  40a104:	b	4099b0 <ferror@plt+0x8420>
  40a108:	lsl	x1, x22, #2
  40a10c:	stp	x4, x6, [sp, #160]
  40a110:	bl	402f98 <ferror@plt+0x1a08>
  40a114:	str	x0, [sp, #288]
  40a118:	str	x22, [sp, #320]
  40a11c:	ldp	x4, x6, [sp, #160]
  40a120:	ldr	x3, [sp, #216]
  40a124:	b	40a004 <ferror@plt+0x8a74>
  40a128:	lsl	x1, x22, #2
  40a12c:	stp	x4, x6, [sp, #160]
  40a130:	bl	402f98 <ferror@plt+0x1a08>
  40a134:	str	x0, [sp, #384]
  40a138:	str	x22, [sp, #416]
  40a13c:	ldp	x4, x6, [sp, #160]
  40a140:	ldr	x3, [sp, #264]
  40a144:	b	40a070 <ferror@plt+0x8ae0>
  40a148:	add	x24, sp, #0xc0
  40a14c:	mov	w22, #0x0                   	// #0
  40a150:	b	409c44 <ferror@plt+0x86b4>
  40a154:	add	x1, sp, #0x1b0
  40a158:	add	x0, sp, #0x150
  40a15c:	add	x2, sp, #0x2a0
  40a160:	mov	x3, #0x0                   	// #0
  40a164:	str	x4, [sp, #128]
  40a168:	str	x6, [sp, #160]
  40a16c:	bl	4093c0 <ferror@plt+0x7e30>
  40a170:	ldr	x4, [sp, #128]
  40a174:	ldr	x6, [sp, #160]
  40a178:	cbnz	w0, 40a20c <ferror@plt+0x8c7c>
  40a17c:	ldr	x0, [sp, #696]
  40a180:	ldr	x1, [sp, #672]
  40a184:	cbz	x0, 40a354 <ferror@plt+0x8dc4>
  40a188:	sub	x3, x1, #0x4
  40a18c:	mov	w2, #0x0                   	// #0
  40a190:	b	40a1a0 <ferror@plt+0x8c10>
  40a194:	subs	x0, x0, #0x1
  40a198:	mov	w2, #0x1                   	// #1
  40a19c:	b.eq	40a350 <ferror@plt+0x8dc0>  // b.none
  40a1a0:	ldr	w5, [x3, x0, lsl #2]
  40a1a4:	cbz	w5, 40a194 <ferror@plt+0x8c04>
  40a1a8:	cbz	w2, 40a1b0 <ferror@plt+0x8c20>
  40a1ac:	str	x0, [sp, #696]
  40a1b0:	ldr	x2, [sp, #680]
  40a1b4:	cmp	x2, x0
  40a1b8:	b.ls	40a1c0 <ferror@plt+0x8c30>  // b.plast
  40a1bc:	str	x2, [sp, #696]
  40a1c0:	ldr	x2, [sp, #176]
  40a1c4:	str	x4, [sp, #128]
  40a1c8:	ldr	x0, [x19]
  40a1cc:	and	x3, x2, #0xfffffffffffffffe
  40a1d0:	ldr	x2, [sp, #696]
  40a1d4:	str	x6, [sp, #160]
  40a1d8:	add	x0, x0, x3, lsl #2
  40a1dc:	bl	404698 <ferror@plt+0x3108>
  40a1e0:	ldr	x4, [sp, #128]
  40a1e4:	ldr	x6, [sp, #160]
  40a1e8:	cbnz	w0, 40a20c <ferror@plt+0x8c7c>
  40a1ec:	ldr	x0, [x19]
  40a1f0:	ldr	x1, [sp, #672]
  40a1f4:	ldr	x2, [sp, #696]
  40a1f8:	add	x0, x0, x23, lsl #2
  40a1fc:	bl	404698 <ferror@plt+0x3108>
  40a200:	ldr	x4, [sp, #128]
  40a204:	ldr	x6, [sp, #160]
  40a208:	cbz	w0, 409b60 <ferror@plt+0x85d0>
  40a20c:	mov	w21, w0
  40a210:	b	409b80 <ferror@plt+0x85f0>
  40a214:	add	x1, sp, #0x180
  40a218:	add	x0, sp, #0x120
  40a21c:	add	x2, sp, #0x240
  40a220:	mov	x3, #0x0                   	// #0
  40a224:	str	x4, [sp, #128]
  40a228:	str	x6, [sp, #160]
  40a22c:	bl	4093c0 <ferror@plt+0x7e30>
  40a230:	ldr	x4, [sp, #128]
  40a234:	ldr	x6, [sp, #160]
  40a238:	cbnz	w0, 40a20c <ferror@plt+0x8c7c>
  40a23c:	ldr	x0, [sp, #600]
  40a240:	ldr	x1, [sp, #576]
  40a244:	cbz	x0, 40a344 <ferror@plt+0x8db4>
  40a248:	sub	x3, x1, #0x4
  40a24c:	mov	w2, #0x0                   	// #0
  40a250:	b	40a260 <ferror@plt+0x8cd0>
  40a254:	subs	x0, x0, #0x1
  40a258:	mov	w2, #0x1                   	// #1
  40a25c:	b.eq	40a340 <ferror@plt+0x8db0>  // b.none
  40a260:	ldr	w5, [x3, x0, lsl #2]
  40a264:	cbz	w5, 40a254 <ferror@plt+0x8cc4>
  40a268:	cbz	w2, 40a270 <ferror@plt+0x8ce0>
  40a26c:	str	x0, [sp, #600]
  40a270:	ldr	x2, [sp, #584]
  40a274:	cmp	x2, x0
  40a278:	b.ls	40a280 <ferror@plt+0x8cf0>  // b.plast
  40a27c:	str	x2, [sp, #600]
  40a280:	ldr	x0, [x19]
  40a284:	str	x4, [sp, #128]
  40a288:	ldr	x2, [sp, #600]
  40a28c:	str	x6, [sp, #160]
  40a290:	add	x0, x0, x23, lsl #2
  40a294:	bl	404698 <ferror@plt+0x3108>
  40a298:	ldr	x4, [sp, #128]
  40a29c:	ldr	x6, [sp, #160]
  40a2a0:	cbnz	w0, 40a20c <ferror@plt+0x8c7c>
  40a2a4:	ldr	x0, [x19]
  40a2a8:	ldr	x1, [sp, #576]
  40a2ac:	ldr	x2, [sp, #600]
  40a2b0:	bl	404698 <ferror@plt+0x3108>
  40a2b4:	ldr	x4, [sp, #128]
  40a2b8:	ldr	x6, [sp, #160]
  40a2bc:	cbz	w0, 409b70 <ferror@plt+0x85e0>
  40a2c0:	mov	w21, w0
  40a2c4:	b	409b80 <ferror@plt+0x85f0>
  40a2c8:	add	x1, sp, #0x1e0
  40a2cc:	add	x0, sp, #0x210
  40a2d0:	add	x2, sp, #0x270
  40a2d4:	mov	x3, #0x0                   	// #0
  40a2d8:	str	x4, [sp, #128]
  40a2dc:	str	x6, [sp, #160]
  40a2e0:	bl	4093c0 <ferror@plt+0x7e30>
  40a2e4:	mov	w21, w0
  40a2e8:	ldr	x4, [sp, #128]
  40a2ec:	ldr	x6, [sp, #160]
  40a2f0:	cbnz	w0, 409b80 <ferror@plt+0x85f0>
  40a2f4:	ldr	x0, [sp, #648]
  40a2f8:	ldr	x1, [sp, #624]
  40a2fc:	cbz	x0, 40a364 <ferror@plt+0x8dd4>
  40a300:	sub	x2, x1, #0x4
  40a304:	b	40a318 <ferror@plt+0x8d88>
  40a308:	mov	w3, #0x1                   	// #1
  40a30c:	str	w3, [sp, #144]
  40a310:	subs	x0, x0, #0x1
  40a314:	b.eq	40a360 <ferror@plt+0x8dd0>  // b.none
  40a318:	ldr	w3, [x2, x0, lsl #2]
  40a31c:	cbz	w3, 40a308 <ferror@plt+0x8d78>
  40a320:	ldr	w2, [sp, #144]
  40a324:	cbz	w2, 40a32c <ferror@plt+0x8d9c>
  40a328:	str	x0, [sp, #648]
  40a32c:	ldr	x2, [sp, #632]
  40a330:	cmp	x2, x0
  40a334:	b.ls	40a36c <ferror@plt+0x8ddc>  // b.plast
  40a338:	str	x2, [sp, #648]
  40a33c:	b	40a36c <ferror@plt+0x8ddc>
  40a340:	str	xzr, [sp, #600]
  40a344:	str	xzr, [sp, #584]
  40a348:	strb	wzr, [sp, #616]
  40a34c:	b	40a280 <ferror@plt+0x8cf0>
  40a350:	str	xzr, [sp, #696]
  40a354:	str	xzr, [sp, #680]
  40a358:	strb	wzr, [sp, #712]
  40a35c:	b	40a1c0 <ferror@plt+0x8c30>
  40a360:	str	xzr, [sp, #648]
  40a364:	str	xzr, [sp, #632]
  40a368:	strb	wzr, [sp, #664]
  40a36c:	ldrb	w0, [sp, #520]
  40a370:	adrp	x3, 404000 <ferror@plt+0x2a70>
  40a374:	ldrb	w9, [sp, #568]
  40a378:	add	x8, x3, #0x698
  40a37c:	ldr	x2, [sp, #648]
  40a380:	cmp	w9, w0
  40a384:	ldr	x0, [x19]
  40a388:	str	x4, [sp, #128]
  40a38c:	str	x6, [sp, #144]
  40a390:	adrp	x3, 404000 <ferror@plt+0x2a70>
  40a394:	add	x3, x3, #0x788
  40a398:	csel	x3, x3, x8, ne  // ne = any
  40a39c:	add	x0, x0, x23, lsl #2
  40a3a0:	blr	x3
  40a3a4:	mov	w21, w0
  40a3a8:	ldr	x4, [sp, #128]
  40a3ac:	ldr	x6, [sp, #144]
  40a3b0:	b	409b80 <ferror@plt+0x85f0>
  40a3b4:	mov	x0, x6
  40a3b8:	b	409c00 <ferror@plt+0x8670>
  40a3bc:	nop
  40a3c0:	stp	x29, x30, [sp, #-176]!
  40a3c4:	mov	x6, #0x2                   	// #2
  40a3c8:	mov	x29, sp
  40a3cc:	stp	x19, x20, [sp, #16]
  40a3d0:	mov	x20, x3
  40a3d4:	ldr	x19, [x3, #32]
  40a3d8:	stp	x21, x22, [sp, #32]
  40a3dc:	mov	x21, x0
  40a3e0:	cmp	x19, x6
  40a3e4:	mov	x22, x1
  40a3e8:	csel	x19, x19, x6, cs  // cs = hs, nlast
  40a3ec:	stp	x23, x24, [sp, #48]
  40a3f0:	mov	x24, x4
  40a3f4:	mov	x23, x5
  40a3f8:	lsl	x0, x19, #2
  40a3fc:	str	x25, [sp, #64]
  40a400:	mov	x25, x2
  40a404:	bl	402f78 <ferror@plt+0x19e8>
  40a408:	mov	x4, x0
  40a40c:	mov	x3, x24
  40a410:	mov	x2, x25
  40a414:	mov	x1, x22
  40a418:	mov	x0, x21
  40a41c:	str	x4, [sp, #80]
  40a420:	stp	xzr, xzr, [sp, #88]
  40a424:	stp	xzr, x19, [sp, #104]
  40a428:	strb	wzr, [sp, #120]
  40a42c:	bl	406ba0 <ferror@plt+0x5610>
  40a430:	mov	w19, w0
  40a434:	cbnz	w0, 40a458 <ferror@plt+0x8ec8>
  40a438:	cmp	x24, #0x0
  40a43c:	mov	x0, x25
  40a440:	csinc	x3, x24, x23, eq  // eq = none
  40a444:	add	x2, sp, #0x50
  40a448:	mov	x1, x22
  40a44c:	bl	4093c0 <ferror@plt+0x7e30>
  40a450:	mov	w19, w0
  40a454:	cbz	w0, 40a47c <ferror@plt+0x8eec>
  40a458:	ldr	x0, [sp, #80]
  40a45c:	bl	401470 <free@plt>
  40a460:	mov	w0, w19
  40a464:	ldp	x19, x20, [sp, #16]
  40a468:	ldp	x21, x22, [sp, #32]
  40a46c:	ldp	x23, x24, [sp, #48]
  40a470:	ldr	x25, [sp, #64]
  40a474:	ldp	x29, x30, [sp], #176
  40a478:	ret
  40a47c:	ldr	x0, [x21, #8]
  40a480:	ldr	x1, [x21, #24]
  40a484:	ldr	x2, [sp, #104]
  40a488:	cmp	x1, #0x0
  40a48c:	sub	x4, x1, x0
  40a490:	csel	x1, x4, x1, ne  // ne = any
  40a494:	ldr	x3, [sp, #88]
  40a498:	cbnz	x2, 40a530 <ferror@plt+0x8fa0>
  40a49c:	cmp	x0, x3
  40a4a0:	csel	x0, x0, x3, cs  // cs = hs, nlast
  40a4a4:	bl	402f48 <ferror@plt+0x19b8>
  40a4a8:	mov	x1, #0x1                   	// #1
  40a4ac:	bl	402f48 <ferror@plt+0x19b8>
  40a4b0:	cmp	x20, x21
  40a4b4:	b.eq	40a55c <ferror@plt+0x8fcc>  // b.none
  40a4b8:	ldr	x1, [x20, #32]
  40a4bc:	cmp	x0, #0x2
  40a4c0:	mov	x19, #0x2                   	// #2
  40a4c4:	csel	x19, x0, x19, cs  // cs = hs, nlast
  40a4c8:	cmp	x19, x1
  40a4cc:	b.hi	40a540 <ferror@plt+0x8fb0>  // b.pmore
  40a4d0:	add	x1, sp, #0x50
  40a4d4:	mov	x2, x20
  40a4d8:	mov	x0, x21
  40a4dc:	mov	x3, #0x1                   	// #1
  40a4e0:	bl	405818 <ferror@plt+0x4288>
  40a4e4:	mov	w19, w0
  40a4e8:	cbnz	w19, 40a458 <ferror@plt+0x8ec8>
  40a4ec:	ldr	x1, [x20, #16]
  40a4f0:	cmp	x23, x1
  40a4f4:	b.ls	40a500 <ferror@plt+0x8f70>  // b.plast
  40a4f8:	ldr	x0, [x20, #24]
  40a4fc:	cbnz	x0, 40a5bc <ferror@plt+0x902c>
  40a500:	ldrb	w2, [x21, #40]
  40a504:	mov	x0, x20
  40a508:	ldrb	w3, [x22, #40]
  40a50c:	mov	x1, x23
  40a510:	ldrb	w21, [x20, #40]
  40a514:	bl	405120 <ferror@plt+0x3b90>
  40a518:	ldr	x0, [x20, #24]
  40a51c:	cmp	x0, #0x0
  40a520:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  40a524:	cset	w0, ne  // ne = any
  40a528:	strb	w0, [x20, #40]
  40a52c:	b	40a458 <ferror@plt+0x8ec8>
  40a530:	sub	x2, x2, x3
  40a534:	cmp	x1, x2
  40a538:	csel	x1, x1, x2, cs  // cs = hs, nlast
  40a53c:	b	40a49c <ferror@plt+0x8f0c>
  40a540:	ldr	x0, [x20]
  40a544:	lsl	x1, x19, #2
  40a548:	bl	402f98 <ferror@plt+0x1a08>
  40a54c:	str	x0, [x20]
  40a550:	add	x1, sp, #0x50
  40a554:	str	x19, [x20, #32]
  40a558:	b	40a4d4 <ferror@plt+0x8f44>
  40a55c:	ldp	x2, x3, [x20]
  40a560:	stp	x2, x3, [sp, #128]
  40a564:	cmp	x0, #0x2
  40a568:	ldp	x4, x5, [x20, #16]
  40a56c:	mov	x19, #0x2                   	// #2
  40a570:	ldp	x2, x3, [x20, #32]
  40a574:	csel	x19, x0, x19, cs  // cs = hs, nlast
  40a578:	stp	x4, x5, [sp, #144]
  40a57c:	lsl	x0, x19, #2
  40a580:	stp	x2, x3, [sp, #160]
  40a584:	bl	402f78 <ferror@plt+0x19e8>
  40a588:	str	x0, [x20]
  40a58c:	stp	xzr, xzr, [x20, #8]
  40a590:	add	x1, sp, #0x50
  40a594:	mov	x2, x20
  40a598:	stp	xzr, x19, [x20, #24]
  40a59c:	add	x0, sp, #0x80
  40a5a0:	mov	x3, #0x1                   	// #1
  40a5a4:	strb	wzr, [x20, #40]
  40a5a8:	bl	405818 <ferror@plt+0x4288>
  40a5ac:	mov	w19, w0
  40a5b0:	ldr	x0, [sp, #128]
  40a5b4:	bl	401470 <free@plt>
  40a5b8:	b	40a4e8 <ferror@plt+0x8f58>
  40a5bc:	sub	x1, x23, x1
  40a5c0:	mov	x0, x20
  40a5c4:	bl	404878 <ferror@plt+0x32e8>
  40a5c8:	b	40a500 <ferror@plt+0x8f70>
  40a5cc:	nop
  40a5d0:	stp	x29, x30, [sp, #-112]!
  40a5d4:	mov	x29, sp
  40a5d8:	stp	x19, x20, [sp, #16]
  40a5dc:	mov	x19, x1
  40a5e0:	mov	x20, x0
  40a5e4:	ldr	x1, [x1, #16]
  40a5e8:	mov	x0, x3
  40a5ec:	stp	x21, x22, [sp, #32]
  40a5f0:	stp	x23, x24, [sp, #48]
  40a5f4:	mov	x24, x3
  40a5f8:	mov	x23, x2
  40a5fc:	bl	402f48 <ferror@plt+0x19b8>
  40a600:	ldr	x5, [x20, #16]
  40a604:	ldr	x1, [x19, #8]
  40a608:	cmp	x5, x0
  40a60c:	csel	x22, x5, x0, cs  // cs = hs, nlast
  40a610:	ldr	x0, [x20, #8]
  40a614:	bl	402f48 <ferror@plt+0x19b8>
  40a618:	mov	x21, x0
  40a61c:	mov	x1, #0x8                   	// #8
  40a620:	mov	x0, x22
  40a624:	bl	402f48 <ferror@plt+0x19b8>
  40a628:	mov	x6, x0
  40a62c:	mov	x0, #0xe38f                	// #58255
  40a630:	mov	x1, #0x1                   	// #1
  40a634:	movk	x0, #0x8e38, lsl #16
  40a638:	movk	x0, #0x38e3, lsl #32
  40a63c:	movk	x0, #0xe38e, lsl #48
  40a640:	umulh	x6, x6, x0
  40a644:	lsr	x6, x6, #3
  40a648:	cmp	x6, x21
  40a64c:	csel	x0, x6, x21, cs  // cs = hs, nlast
  40a650:	bl	402f48 <ferror@plt+0x19b8>
  40a654:	mov	x21, x0
  40a658:	ldr	x1, [x20, #8]
  40a65c:	ldr	x0, [x20, #24]
  40a660:	ldr	x2, [x19, #24]
  40a664:	sub	x3, x0, x1
  40a668:	cmp	x0, #0x0
  40a66c:	ldr	x1, [x19, #8]
  40a670:	csel	x0, x3, x0, ne  // ne = any
  40a674:	cmp	x2, #0x0
  40a678:	sub	x1, x2, x1
  40a67c:	csel	x1, x1, x2, ne  // ne = any
  40a680:	bl	402f48 <ferror@plt+0x19b8>
  40a684:	mov	x1, x21
  40a688:	mov	x21, #0x2                   	// #2
  40a68c:	bl	402f48 <ferror@plt+0x19b8>
  40a690:	cmp	x0, x21
  40a694:	csel	x21, x0, x21, cs  // cs = hs, nlast
  40a698:	lsl	x0, x21, #2
  40a69c:	bl	402f78 <ferror@plt+0x19e8>
  40a6a0:	ldr	x1, [x19, #24]
  40a6a4:	str	x0, [sp, #64]
  40a6a8:	stp	xzr, xzr, [sp, #72]
  40a6ac:	stp	xzr, x21, [sp, #88]
  40a6b0:	strb	wzr, [sp, #104]
  40a6b4:	cbz	x1, 40a72c <ferror@plt+0x919c>
  40a6b8:	ldr	x1, [x20, #24]
  40a6bc:	cbnz	x1, 40a6ec <ferror@plt+0x915c>
  40a6c0:	stp	xzr, x22, [x23, #8]
  40a6c4:	mov	w19, #0x0                   	// #0
  40a6c8:	str	xzr, [x23, #24]
  40a6cc:	strb	wzr, [x23, #40]
  40a6d0:	bl	401470 <free@plt>
  40a6d4:	mov	w0, w19
  40a6d8:	ldp	x19, x20, [sp, #16]
  40a6dc:	ldp	x21, x22, [sp, #32]
  40a6e0:	ldp	x23, x24, [sp, #48]
  40a6e4:	ldp	x29, x30, [sp], #112
  40a6e8:	ret
  40a6ec:	mov	x5, x22
  40a6f0:	mov	x4, x24
  40a6f4:	mov	x3, x23
  40a6f8:	mov	x1, x19
  40a6fc:	add	x2, sp, #0x40
  40a700:	mov	x0, x20
  40a704:	bl	40a3c0 <ferror@plt+0x8e30>
  40a708:	mov	w19, w0
  40a70c:	ldr	x0, [sp, #64]
  40a710:	bl	401470 <free@plt>
  40a714:	mov	w0, w19
  40a718:	ldp	x19, x20, [sp, #16]
  40a71c:	ldp	x21, x22, [sp, #32]
  40a720:	ldp	x23, x24, [sp, #48]
  40a724:	ldp	x29, x30, [sp], #112
  40a728:	ret
  40a72c:	mov	w0, #0x3                   	// #3
  40a730:	bl	402918 <ferror@plt+0x1388>
  40a734:	mov	w19, w0
  40a738:	ldr	x0, [sp, #64]
  40a73c:	bl	401470 <free@plt>
  40a740:	mov	w0, w19
  40a744:	ldp	x19, x20, [sp, #16]
  40a748:	ldp	x21, x22, [sp, #32]
  40a74c:	ldp	x23, x24, [sp, #48]
  40a750:	ldp	x29, x30, [sp], #112
  40a754:	ret
  40a758:	stp	x29, x30, [sp, #-112]!
  40a75c:	mov	x29, sp
  40a760:	stp	x19, x20, [sp, #16]
  40a764:	mov	x19, x0
  40a768:	mov	x20, x2
  40a76c:	stp	x21, x22, [sp, #32]
  40a770:	mov	x21, x1
  40a774:	ldr	x0, [x0, #8]
  40a778:	ldr	x1, [x1, #8]
  40a77c:	str	x23, [sp, #48]
  40a780:	mov	x23, x3
  40a784:	bl	402f48 <ferror@plt+0x19b8>
  40a788:	mov	x22, x0
  40a78c:	mov	x1, #0x8                   	// #8
  40a790:	mov	x0, x23
  40a794:	bl	402f48 <ferror@plt+0x19b8>
  40a798:	mov	x4, x0
  40a79c:	mov	x0, #0xe38f                	// #58255
  40a7a0:	mov	x1, #0x1                   	// #1
  40a7a4:	movk	x0, #0x8e38, lsl #16
  40a7a8:	movk	x0, #0x38e3, lsl #32
  40a7ac:	movk	x0, #0xe38e, lsl #48
  40a7b0:	umulh	x4, x4, x0
  40a7b4:	lsr	x4, x4, #3
  40a7b8:	cmp	x4, x22
  40a7bc:	csel	x0, x4, x22, cs  // cs = hs, nlast
  40a7c0:	bl	402f48 <ferror@plt+0x19b8>
  40a7c4:	mov	x22, x0
  40a7c8:	ldr	x1, [x19, #8]
  40a7cc:	ldr	x0, [x19, #24]
  40a7d0:	ldr	x2, [x21, #24]
  40a7d4:	sub	x3, x0, x1
  40a7d8:	cmp	x0, #0x0
  40a7dc:	ldr	x1, [x21, #8]
  40a7e0:	csel	x0, x3, x0, ne  // ne = any
  40a7e4:	cmp	x2, #0x0
  40a7e8:	sub	x1, x2, x1
  40a7ec:	csel	x1, x1, x2, ne  // ne = any
  40a7f0:	bl	402f48 <ferror@plt+0x19b8>
  40a7f4:	mov	x1, x22
  40a7f8:	bl	402f48 <ferror@plt+0x19b8>
  40a7fc:	cmp	x19, x20
  40a800:	b.eq	40a870 <ferror@plt+0x92e0>  // b.none
  40a804:	cmp	x0, #0x2
  40a808:	mov	x22, #0x2                   	// #2
  40a80c:	csel	x22, x0, x22, cs  // cs = hs, nlast
  40a810:	cmp	x21, x20
  40a814:	b.eq	40a8f4 <ferror@plt+0x9364>  // b.none
  40a818:	ldr	x0, [x20, #32]
  40a81c:	mov	x3, x23
  40a820:	cmp	x0, x22
  40a824:	b.cc	40a854 <ferror@plt+0x92c4>  // b.lo, b.ul, b.last
  40a828:	mov	x2, x20
  40a82c:	mov	x1, x21
  40a830:	mov	x0, x19
  40a834:	bl	4093c0 <ferror@plt+0x7e30>
  40a838:	mov	w19, w0
  40a83c:	mov	w0, w19
  40a840:	ldp	x19, x20, [sp, #16]
  40a844:	ldp	x21, x22, [sp, #32]
  40a848:	ldr	x23, [sp, #48]
  40a84c:	ldp	x29, x30, [sp], #112
  40a850:	ret
  40a854:	ldr	x0, [x20]
  40a858:	lsl	x1, x22, #2
  40a85c:	bl	402f98 <ferror@plt+0x1a08>
  40a860:	str	x0, [x20]
  40a864:	mov	x3, x23
  40a868:	str	x22, [x20, #32]
  40a86c:	b	40a828 <ferror@plt+0x9298>
  40a870:	ldp	x2, x3, [x19]
  40a874:	stp	x2, x3, [sp, #64]
  40a878:	cmp	x0, #0x2
  40a87c:	ldp	x2, x3, [x19, #16]
  40a880:	stp	x2, x3, [sp, #80]
  40a884:	mov	x22, #0x2                   	// #2
  40a888:	ldp	x2, x3, [x19, #32]
  40a88c:	stp	x2, x3, [sp, #96]
  40a890:	csel	x22, x0, x22, cs  // cs = hs, nlast
  40a894:	cmp	x21, x19
  40a898:	add	x19, sp, #0x40
  40a89c:	b.ne	40a8a4 <ferror@plt+0x9314>  // b.any
  40a8a0:	mov	x21, x19
  40a8a4:	lsl	x0, x22, #2
  40a8a8:	bl	402f78 <ferror@plt+0x19e8>
  40a8ac:	str	x0, [x20]
  40a8b0:	mov	x3, x23
  40a8b4:	stp	xzr, xzr, [x20, #8]
  40a8b8:	mov	x2, x20
  40a8bc:	mov	x1, x21
  40a8c0:	stp	xzr, x22, [x20, #24]
  40a8c4:	mov	x0, x19
  40a8c8:	strb	wzr, [x20, #40]
  40a8cc:	bl	4093c0 <ferror@plt+0x7e30>
  40a8d0:	mov	w19, w0
  40a8d4:	ldr	x0, [sp, #64]
  40a8d8:	bl	401470 <free@plt>
  40a8dc:	mov	w0, w19
  40a8e0:	ldp	x19, x20, [sp, #16]
  40a8e4:	ldp	x21, x22, [sp, #32]
  40a8e8:	ldr	x23, [sp, #48]
  40a8ec:	ldp	x29, x30, [sp], #112
  40a8f0:	ret
  40a8f4:	ldp	x0, x1, [x21]
  40a8f8:	stp	x0, x1, [sp, #64]
  40a8fc:	ldp	x0, x1, [x21, #16]
  40a900:	stp	x0, x1, [sp, #80]
  40a904:	ldp	x0, x1, [x21, #32]
  40a908:	add	x21, sp, #0x40
  40a90c:	stp	x0, x1, [sp, #96]
  40a910:	b	40a8a4 <ferror@plt+0x9314>
  40a914:	nop
  40a918:	stp	x29, x30, [sp, #-112]!
  40a91c:	mov	x29, sp
  40a920:	stp	x19, x20, [sp, #16]
  40a924:	mov	x19, x0
  40a928:	mov	x20, x2
  40a92c:	stp	x21, x22, [sp, #32]
  40a930:	mov	x21, x1
  40a934:	ldr	x0, [x0, #8]
  40a938:	ldr	x1, [x1, #8]
  40a93c:	str	x23, [sp, #48]
  40a940:	mov	x23, x3
  40a944:	bl	402f48 <ferror@plt+0x19b8>
  40a948:	mov	x22, x0
  40a94c:	mov	x1, #0x8                   	// #8
  40a950:	mov	x0, x23
  40a954:	bl	402f48 <ferror@plt+0x19b8>
  40a958:	mov	x4, x0
  40a95c:	mov	x0, #0xe38f                	// #58255
  40a960:	mov	x1, #0x1                   	// #1
  40a964:	movk	x0, #0x8e38, lsl #16
  40a968:	movk	x0, #0x38e3, lsl #32
  40a96c:	movk	x0, #0xe38e, lsl #48
  40a970:	umulh	x4, x4, x0
  40a974:	lsr	x4, x4, #3
  40a978:	cmp	x4, x22
  40a97c:	csel	x0, x4, x22, cs  // cs = hs, nlast
  40a980:	bl	402f48 <ferror@plt+0x19b8>
  40a984:	mov	x22, x0
  40a988:	ldr	x1, [x19, #8]
  40a98c:	ldr	x0, [x19, #24]
  40a990:	ldr	x2, [x21, #24]
  40a994:	sub	x3, x0, x1
  40a998:	cmp	x0, #0x0
  40a99c:	ldr	x1, [x21, #8]
  40a9a0:	csel	x0, x3, x0, ne  // ne = any
  40a9a4:	cmp	x2, #0x0
  40a9a8:	sub	x1, x2, x1
  40a9ac:	csel	x1, x1, x2, ne  // ne = any
  40a9b0:	bl	402f48 <ferror@plt+0x19b8>
  40a9b4:	mov	x1, x22
  40a9b8:	bl	402f48 <ferror@plt+0x19b8>
  40a9bc:	cmp	x19, x20
  40a9c0:	b.eq	40aa30 <ferror@plt+0x94a0>  // b.none
  40a9c4:	cmp	x0, #0x2
  40a9c8:	mov	x22, #0x2                   	// #2
  40a9cc:	csel	x22, x0, x22, cs  // cs = hs, nlast
  40a9d0:	cmp	x21, x20
  40a9d4:	b.eq	40aab4 <ferror@plt+0x9524>  // b.none
  40a9d8:	ldr	x0, [x20, #32]
  40a9dc:	mov	x3, x23
  40a9e0:	cmp	x0, x22
  40a9e4:	b.cc	40aa14 <ferror@plt+0x9484>  // b.lo, b.ul, b.last
  40a9e8:	mov	x2, x20
  40a9ec:	mov	x1, x21
  40a9f0:	mov	x0, x19
  40a9f4:	bl	406ba0 <ferror@plt+0x5610>
  40a9f8:	mov	w19, w0
  40a9fc:	mov	w0, w19
  40aa00:	ldp	x19, x20, [sp, #16]
  40aa04:	ldp	x21, x22, [sp, #32]
  40aa08:	ldr	x23, [sp, #48]
  40aa0c:	ldp	x29, x30, [sp], #112
  40aa10:	ret
  40aa14:	ldr	x0, [x20]
  40aa18:	lsl	x1, x22, #2
  40aa1c:	bl	402f98 <ferror@plt+0x1a08>
  40aa20:	str	x0, [x20]
  40aa24:	mov	x3, x23
  40aa28:	str	x22, [x20, #32]
  40aa2c:	b	40a9e8 <ferror@plt+0x9458>
  40aa30:	ldp	x2, x3, [x19]
  40aa34:	stp	x2, x3, [sp, #64]
  40aa38:	cmp	x0, #0x2
  40aa3c:	ldp	x2, x3, [x19, #16]
  40aa40:	stp	x2, x3, [sp, #80]
  40aa44:	mov	x22, #0x2                   	// #2
  40aa48:	ldp	x2, x3, [x19, #32]
  40aa4c:	stp	x2, x3, [sp, #96]
  40aa50:	csel	x22, x0, x22, cs  // cs = hs, nlast
  40aa54:	cmp	x21, x19
  40aa58:	add	x19, sp, #0x40
  40aa5c:	b.ne	40aa64 <ferror@plt+0x94d4>  // b.any
  40aa60:	mov	x21, x19
  40aa64:	lsl	x0, x22, #2
  40aa68:	bl	402f78 <ferror@plt+0x19e8>
  40aa6c:	str	x0, [x20]
  40aa70:	mov	x3, x23
  40aa74:	stp	xzr, xzr, [x20, #8]
  40aa78:	mov	x2, x20
  40aa7c:	mov	x1, x21
  40aa80:	stp	xzr, x22, [x20, #24]
  40aa84:	mov	x0, x19
  40aa88:	strb	wzr, [x20, #40]
  40aa8c:	bl	406ba0 <ferror@plt+0x5610>
  40aa90:	mov	w19, w0
  40aa94:	ldr	x0, [sp, #64]
  40aa98:	bl	401470 <free@plt>
  40aa9c:	mov	w0, w19
  40aaa0:	ldp	x19, x20, [sp, #16]
  40aaa4:	ldp	x21, x22, [sp, #32]
  40aaa8:	ldr	x23, [sp, #48]
  40aaac:	ldp	x29, x30, [sp], #112
  40aab0:	ret
  40aab4:	ldp	x0, x1, [x21]
  40aab8:	stp	x0, x1, [sp, #64]
  40aabc:	ldp	x0, x1, [x21, #16]
  40aac0:	stp	x0, x1, [sp, #80]
  40aac4:	ldp	x0, x1, [x21, #32]
  40aac8:	add	x21, sp, #0x40
  40aacc:	stp	x0, x1, [sp, #96]
  40aad0:	b	40aa64 <ferror@plt+0x94d4>
  40aad4:	nop
  40aad8:	stp	x29, x30, [sp, #-112]!
  40aadc:	mov	x29, sp
  40aae0:	stp	x19, x20, [sp, #16]
  40aae4:	mov	x19, x0
  40aae8:	mov	x20, x2
  40aaec:	stp	x21, x22, [sp, #32]
  40aaf0:	mov	x21, x1
  40aaf4:	ldr	x0, [x0, #8]
  40aaf8:	ldr	x1, [x1, #8]
  40aafc:	str	x23, [sp, #48]
  40ab00:	mov	x23, x3
  40ab04:	bl	402f48 <ferror@plt+0x19b8>
  40ab08:	mov	x22, x0
  40ab0c:	mov	x1, #0x8                   	// #8
  40ab10:	mov	x0, x23
  40ab14:	bl	402f48 <ferror@plt+0x19b8>
  40ab18:	mov	x4, x0
  40ab1c:	mov	x0, #0xe38f                	// #58255
  40ab20:	mov	x1, #0x1                   	// #1
  40ab24:	movk	x0, #0x8e38, lsl #16
  40ab28:	movk	x0, #0x38e3, lsl #32
  40ab2c:	movk	x0, #0xe38e, lsl #48
  40ab30:	umulh	x4, x4, x0
  40ab34:	lsr	x4, x4, #3
  40ab38:	cmp	x4, x22
  40ab3c:	csel	x0, x4, x22, cs  // cs = hs, nlast
  40ab40:	bl	402f48 <ferror@plt+0x19b8>
  40ab44:	mov	x22, x0
  40ab48:	ldr	x1, [x19, #8]
  40ab4c:	ldr	x0, [x19, #24]
  40ab50:	ldr	x2, [x21, #24]
  40ab54:	sub	x3, x0, x1
  40ab58:	cmp	x0, #0x0
  40ab5c:	ldr	x1, [x21, #8]
  40ab60:	csel	x0, x3, x0, ne  // ne = any
  40ab64:	cmp	x2, #0x0
  40ab68:	sub	x1, x2, x1
  40ab6c:	csel	x1, x1, x2, ne  // ne = any
  40ab70:	bl	402f48 <ferror@plt+0x19b8>
  40ab74:	mov	x1, x22
  40ab78:	bl	402f48 <ferror@plt+0x19b8>
  40ab7c:	cmp	x19, x20
  40ab80:	b.eq	40abf0 <ferror@plt+0x9660>  // b.none
  40ab84:	cmp	x0, #0x2
  40ab88:	mov	x22, #0x2                   	// #2
  40ab8c:	csel	x22, x0, x22, cs  // cs = hs, nlast
  40ab90:	cmp	x21, x20
  40ab94:	b.eq	40ac74 <ferror@plt+0x96e4>  // b.none
  40ab98:	ldr	x0, [x20, #32]
  40ab9c:	mov	x3, x23
  40aba0:	cmp	x0, x22
  40aba4:	b.cc	40abd4 <ferror@plt+0x9644>  // b.lo, b.ul, b.last
  40aba8:	mov	x2, x20
  40abac:	mov	x1, x21
  40abb0:	mov	x0, x19
  40abb4:	bl	40a5d0 <ferror@plt+0x9040>
  40abb8:	mov	w19, w0
  40abbc:	mov	w0, w19
  40abc0:	ldp	x19, x20, [sp, #16]
  40abc4:	ldp	x21, x22, [sp, #32]
  40abc8:	ldr	x23, [sp, #48]
  40abcc:	ldp	x29, x30, [sp], #112
  40abd0:	ret
  40abd4:	ldr	x0, [x20]
  40abd8:	lsl	x1, x22, #2
  40abdc:	bl	402f98 <ferror@plt+0x1a08>
  40abe0:	str	x0, [x20]
  40abe4:	mov	x3, x23
  40abe8:	str	x22, [x20, #32]
  40abec:	b	40aba8 <ferror@plt+0x9618>
  40abf0:	ldp	x2, x3, [x19]
  40abf4:	stp	x2, x3, [sp, #64]
  40abf8:	cmp	x0, #0x2
  40abfc:	ldp	x2, x3, [x19, #16]
  40ac00:	stp	x2, x3, [sp, #80]
  40ac04:	mov	x22, #0x2                   	// #2
  40ac08:	ldp	x2, x3, [x19, #32]
  40ac0c:	stp	x2, x3, [sp, #96]
  40ac10:	csel	x22, x0, x22, cs  // cs = hs, nlast
  40ac14:	cmp	x21, x19
  40ac18:	add	x19, sp, #0x40
  40ac1c:	b.ne	40ac24 <ferror@plt+0x9694>  // b.any
  40ac20:	mov	x21, x19
  40ac24:	lsl	x0, x22, #2
  40ac28:	bl	402f78 <ferror@plt+0x19e8>
  40ac2c:	str	x0, [x20]
  40ac30:	mov	x3, x23
  40ac34:	stp	xzr, xzr, [x20, #8]
  40ac38:	mov	x2, x20
  40ac3c:	mov	x1, x21
  40ac40:	stp	xzr, x22, [x20, #24]
  40ac44:	mov	x0, x19
  40ac48:	strb	wzr, [x20, #40]
  40ac4c:	bl	40a5d0 <ferror@plt+0x9040>
  40ac50:	mov	w19, w0
  40ac54:	ldr	x0, [sp, #64]
  40ac58:	bl	401470 <free@plt>
  40ac5c:	mov	w0, w19
  40ac60:	ldp	x19, x20, [sp, #16]
  40ac64:	ldp	x21, x22, [sp, #32]
  40ac68:	ldr	x23, [sp, #48]
  40ac6c:	ldp	x29, x30, [sp], #112
  40ac70:	ret
  40ac74:	ldp	x0, x1, [x21]
  40ac78:	stp	x0, x1, [sp, #64]
  40ac7c:	ldp	x0, x1, [x21, #16]
  40ac80:	stp	x0, x1, [sp, #80]
  40ac84:	ldp	x0, x1, [x21, #32]
  40ac88:	add	x21, sp, #0x40
  40ac8c:	stp	x0, x1, [sp, #96]
  40ac90:	b	40ac24 <ferror@plt+0x9694>
  40ac94:	nop
  40ac98:	stp	x29, x30, [sp, #-320]!
  40ac9c:	mov	x29, sp
  40aca0:	stp	x19, x20, [sp, #16]
  40aca4:	mov	x20, x1
  40aca8:	mov	x19, x2
  40acac:	stp	x23, x24, [sp, #48]
  40acb0:	mov	x24, x0
  40acb4:	ldr	x1, [x1, #24]
  40acb8:	stp	x21, x22, [sp, #32]
  40acbc:	ldr	x0, [x0, #24]
  40acc0:	stp	x25, x26, [sp, #64]
  40acc4:	str	x3, [sp, #96]
  40acc8:	bl	402f48 <ferror@plt+0x19b8>
  40accc:	mov	x1, #0x1                   	// #1
  40acd0:	bl	402f48 <ferror@plt+0x19b8>
  40acd4:	cmp	x24, x19
  40acd8:	b.eq	40b008 <ferror@plt+0x9a78>  // b.none
  40acdc:	cmp	x0, #0x2
  40ace0:	mov	x22, #0x2                   	// #2
  40ace4:	csel	x22, x0, x22, cs  // cs = hs, nlast
  40ace8:	cmp	x20, x19
  40acec:	b.eq	40b05c <ferror@plt+0x9acc>  // b.none
  40acf0:	ldr	x26, [x19, #32]
  40acf4:	mov	w23, #0x0                   	// #0
  40acf8:	cmp	x26, x22
  40acfc:	b.cc	40afd4 <ferror@plt+0x9a44>  // b.lo, b.ul, b.last
  40ad00:	ldr	x22, [x20, #8]
  40ad04:	cbnz	x22, 40afc0 <ferror@plt+0x9a30>
  40ad08:	ldr	x4, [x20, #24]
  40ad0c:	cbz	x4, 40afa0 <ferror@plt+0x9a10>
  40ad10:	ldr	x2, [x24, #24]
  40ad14:	ldrb	w0, [x20, #40]
  40ad18:	str	w0, [sp, #108]
  40ad1c:	cbnz	x2, 40ad58 <ferror@plt+0x97c8>
  40ad20:	cbnz	w0, 40aff4 <ferror@plt+0x9a64>
  40ad24:	ldr	x0, [sp, #96]
  40ad28:	mov	w25, #0x0                   	// #0
  40ad2c:	stp	xzr, x0, [x19, #8]
  40ad30:	str	xzr, [x19, #24]
  40ad34:	strb	wzr, [x19, #40]
  40ad38:	cbnz	w23, 40af7c <ferror@plt+0x99ec>
  40ad3c:	mov	w0, w25
  40ad40:	ldp	x19, x20, [sp, #16]
  40ad44:	ldp	x21, x22, [sp, #32]
  40ad48:	ldp	x23, x24, [sp, #48]
  40ad4c:	ldp	x25, x26, [sp, #64]
  40ad50:	ldp	x29, x30, [sp], #320
  40ad54:	ret
  40ad58:	cmp	x4, #0x1
  40ad5c:	ldr	x5, [x20]
  40ad60:	b.ne	40ad70 <ferror@plt+0x97e0>  // b.any
  40ad64:	ldr	w0, [x5]
  40ad68:	cmp	w0, #0x1
  40ad6c:	b.eq	40b0c4 <ferror@plt+0x9b34>  // b.none
  40ad70:	mov	x6, #0x5a53                	// #23123
  40ad74:	mov	x7, #0xca00                	// #51712
  40ad78:	movk	x6, #0xa09b, lsl #16
  40ad7c:	stp	x27, x28, [sp, #80]
  40ad80:	movk	x6, #0xb82f, lsl #32
  40ad84:	mov	x0, #0x0                   	// #0
  40ad88:	movk	x7, #0x3b9a, lsl #16
  40ad8c:	movk	x6, #0x44, lsl #48
  40ad90:	strb	wzr, [x20, #40]
  40ad94:	b	40adac <ferror@plt+0x981c>
  40ad98:	mul	x0, x1, x7
  40ad9c:	lsr	x3, x0, #9
  40ada0:	umulh	x3, x3, x6
  40ada4:	cmp	x1, x3, lsr #11
  40ada8:	b.ne	40b080 <ferror@plt+0x9af0>  // b.any
  40adac:	sub	x4, x4, #0x1
  40adb0:	ldrsw	x1, [x5, x4, lsl #2]
  40adb4:	adds	x1, x1, x0
  40adb8:	mov	x28, x1
  40adbc:	b.cs	40b080 <ferror@plt+0x9af0>  // b.hs, b.nlast
  40adc0:	cbnz	x4, 40ad98 <ferror@plt+0x9808>
  40adc4:	ldrb	w0, [sp, #108]
  40adc8:	strb	w0, [x20, #40]
  40adcc:	cmp	x2, #0x2
  40add0:	mov	x26, #0x2                   	// #2
  40add4:	csel	x20, x2, x26, cs  // cs = hs, nlast
  40add8:	lsl	x0, x20, #2
  40addc:	bl	402f78 <ferror@plt+0x19e8>
  40ade0:	ldr	x4, [x24, #24]
  40ade4:	str	x0, [sp, #128]
  40ade8:	stp	xzr, xzr, [sp, #136]
  40adec:	mov	x3, x0
  40adf0:	cmp	x4, x26
  40adf4:	stp	xzr, x20, [sp, #152]
  40adf8:	csel	x26, x4, x26, cs  // cs = hs, nlast
  40adfc:	cmp	x20, x26
  40ae00:	strb	wzr, [sp, #168]
  40ae04:	b.cc	40b120 <ferror@plt+0x9b90>  // b.lo, b.ul, b.last
  40ae08:	mov	x0, x3
  40ae0c:	ldrb	w3, [x24, #40]
  40ae10:	ldr	x1, [x24]
  40ae14:	lsl	x2, x4, #2
  40ae18:	ldur	q0, [x24, #8]
  40ae1c:	str	x4, [sp, #152]
  40ae20:	strb	w3, [sp, #168]
  40ae24:	stur	q0, [sp, #136]
  40ae28:	bl	401240 <memcpy@plt>
  40ae2c:	ldr	w0, [sp, #108]
  40ae30:	ldr	x20, [x24, #16]
  40ae34:	cbnz	w0, 40ae54 <ferror@plt+0x98c4>
  40ae38:	ldr	x1, [sp, #96]
  40ae3c:	mul	x0, x20, x28
  40ae40:	cmp	x1, x20
  40ae44:	csel	x21, x1, x20, cs  // cs = hs, nlast
  40ae48:	cmp	x21, x0
  40ae4c:	csel	x0, x21, x0, ls  // ls = plast
  40ae50:	str	x0, [sp, #96]
  40ae54:	adrp	x24, 433000 <ferror@plt+0x31a70>
  40ae58:	ldr	x0, [x24, #584]
  40ae5c:	ldr	w2, [x0, #1128]
  40ae60:	ldr	w1, [x0, #1132]
  40ae64:	cmp	w1, w2
  40ae68:	b.ne	40b0a4 <ferror@plt+0x9b14>  // b.any
  40ae6c:	tbnz	w28, #0, 40b0a4 <ferror@plt+0x9b14>
  40ae70:	mov	x27, #0xe38f                	// #58255
  40ae74:	add	x26, sp, #0x110
  40ae78:	movk	x27, #0x8e38, lsl #16
  40ae7c:	add	x21, sp, #0x80
  40ae80:	movk	x27, #0x38e3, lsl #32
  40ae84:	movk	x27, #0xe38e, lsl #48
  40ae88:	b	40aea4 <ferror@plt+0x9914>
  40ae8c:	ldr	x0, [x24, #584]
  40ae90:	ldr	w2, [x0, #1128]
  40ae94:	ldr	w1, [x0, #1132]
  40ae98:	cmp	w2, w1
  40ae9c:	b.ne	40b0a4 <ferror@plt+0x9b14>  // b.any
  40aea0:	tbnz	w28, #0, 40b0a4 <ferror@plt+0x9b14>
  40aea4:	ldr	x1, [sp, #136]
  40aea8:	lsl	x20, x20, #1
  40aeac:	lsr	x28, x28, #1
  40aeb0:	mov	x0, x1
  40aeb4:	bl	402f48 <ferror@plt+0x19b8>
  40aeb8:	mov	x25, x0
  40aebc:	mov	x1, #0x8                   	// #8
  40aec0:	mov	x0, x20
  40aec4:	bl	402f48 <ferror@plt+0x19b8>
  40aec8:	umulh	x2, x0, x27
  40aecc:	mov	x1, #0x1                   	// #1
  40aed0:	lsr	x2, x2, #3
  40aed4:	cmp	x2, x25
  40aed8:	csel	x0, x2, x25, cs  // cs = hs, nlast
  40aedc:	bl	402f48 <ferror@plt+0x19b8>
  40aee0:	mov	x25, x0
  40aee4:	ldr	x1, [sp, #152]
  40aee8:	ldr	x0, [sp, #136]
  40aeec:	cmp	x1, #0x0
  40aef0:	sub	x0, x1, x0
  40aef4:	csel	x1, x0, x1, ne  // ne = any
  40aef8:	mov	x0, x1
  40aefc:	bl	402f48 <ferror@plt+0x19b8>
  40af00:	mov	x1, x25
  40af04:	bl	402f48 <ferror@plt+0x19b8>
  40af08:	ldp	x2, x3, [x21]
  40af0c:	stp	x2, x3, [x26]
  40af10:	cmp	x0, #0x2
  40af14:	ldp	x6, x7, [x21, #16]
  40af18:	mov	x1, #0x2                   	// #2
  40af1c:	ldp	x2, x3, [x21, #32]
  40af20:	csel	x25, x0, x1, cs  // cs = hs, nlast
  40af24:	stp	x6, x7, [x26, #16]
  40af28:	lsl	x0, x25, #2
  40af2c:	stp	x2, x3, [x26, #32]
  40af30:	bl	402f78 <ferror@plt+0x19e8>
  40af34:	mov	x6, x0
  40af38:	mov	x3, x20
  40af3c:	mov	x2, x21
  40af40:	mov	x1, x26
  40af44:	mov	x0, x26
  40af48:	str	x6, [sp, #128]
  40af4c:	stp	xzr, xzr, [sp, #136]
  40af50:	stp	xzr, x25, [sp, #152]
  40af54:	strb	wzr, [sp, #168]
  40af58:	bl	4093c0 <ferror@plt+0x7e30>
  40af5c:	mov	w25, w0
  40af60:	ldr	x0, [sp, #272]
  40af64:	bl	401470 <free@plt>
  40af68:	cbz	w25, 40ae8c <ferror@plt+0x98fc>
  40af6c:	ldr	x0, [sp, #128]
  40af70:	bl	401470 <free@plt>
  40af74:	ldp	x27, x28, [sp, #80]
  40af78:	cbz	w23, 40ad3c <ferror@plt+0x97ac>
  40af7c:	ldr	x0, [sp, #224]
  40af80:	bl	401470 <free@plt>
  40af84:	mov	w0, w25
  40af88:	ldp	x19, x20, [sp, #16]
  40af8c:	ldp	x21, x22, [sp, #32]
  40af90:	ldp	x23, x24, [sp, #48]
  40af94:	ldp	x25, x26, [sp, #64]
  40af98:	ldp	x29, x30, [sp], #320
  40af9c:	ret
  40afa0:	ldr	x1, [x19]
  40afa4:	stp	xzr, xzr, [x19, #8]
  40afa8:	mov	x0, #0x1                   	// #1
  40afac:	strb	wzr, [x19, #40]
  40afb0:	mov	w25, #0x0                   	// #0
  40afb4:	str	w0, [x1]
  40afb8:	str	x0, [x19, #24]
  40afbc:	b	40ad38 <ferror@plt+0x97a8>
  40afc0:	mov	x1, #0x0                   	// #0
  40afc4:	mov	w0, #0x1                   	// #1
  40afc8:	bl	402918 <ferror@plt+0x1388>
  40afcc:	mov	w25, w0
  40afd0:	b	40ad38 <ferror@plt+0x97a8>
  40afd4:	ldr	x0, [x19]
  40afd8:	lsl	x1, x22, #2
  40afdc:	mov	x26, x22
  40afe0:	mov	w23, #0x0                   	// #0
  40afe4:	bl	402f98 <ferror@plt+0x1a08>
  40afe8:	str	x0, [x19]
  40afec:	str	x22, [x19, #32]
  40aff0:	b	40ad00 <ferror@plt+0x9770>
  40aff4:	mov	x1, #0x0                   	// #0
  40aff8:	mov	w0, #0x3                   	// #3
  40affc:	bl	402918 <ferror@plt+0x1388>
  40b000:	mov	w25, w0
  40b004:	b	40ad38 <ferror@plt+0x97a8>
  40b008:	ldp	x2, x3, [x24]
  40b00c:	stp	x2, x3, [sp, #224]
  40b010:	cmp	x0, #0x2
  40b014:	ldp	x2, x3, [x24, #16]
  40b018:	stp	x2, x3, [sp, #240]
  40b01c:	mov	x26, #0x2                   	// #2
  40b020:	ldp	x2, x3, [x24, #32]
  40b024:	stp	x2, x3, [sp, #256]
  40b028:	csel	x26, x0, x26, cs  // cs = hs, nlast
  40b02c:	cmp	x20, x24
  40b030:	add	x24, sp, #0xe0
  40b034:	b.ne	40b03c <ferror@plt+0x9aac>  // b.any
  40b038:	mov	x20, x24
  40b03c:	lsl	x0, x26, #2
  40b040:	mov	w23, #0x1                   	// #1
  40b044:	bl	402f78 <ferror@plt+0x19e8>
  40b048:	str	x0, [x19]
  40b04c:	stp	xzr, xzr, [x19, #8]
  40b050:	stp	xzr, x26, [x19, #24]
  40b054:	strb	wzr, [x19, #40]
  40b058:	b	40ad00 <ferror@plt+0x9770>
  40b05c:	ldp	x0, x1, [x20]
  40b060:	stp	x0, x1, [sp, #224]
  40b064:	mov	x26, x22
  40b068:	ldp	x2, x3, [x20, #16]
  40b06c:	stp	x2, x3, [sp, #240]
  40b070:	ldp	x0, x1, [x20, #32]
  40b074:	add	x20, sp, #0xe0
  40b078:	stp	x0, x1, [sp, #256]
  40b07c:	b	40b03c <ferror@plt+0x9aac>
  40b080:	mov	x1, #0x0                   	// #0
  40b084:	mov	w0, #0x2                   	// #2
  40b088:	bl	402918 <ferror@plt+0x1388>
  40b08c:	mov	w25, w0
  40b090:	ldrb	w1, [sp, #108]
  40b094:	strb	w1, [x20, #40]
  40b098:	cbz	w0, 40b114 <ferror@plt+0x9b84>
  40b09c:	ldp	x27, x28, [sp, #80]
  40b0a0:	b	40ad38 <ferror@plt+0x97a8>
  40b0a4:	ldr	w2, [x0, #1128]
  40b0a8:	cmp	w2, w1
  40b0ac:	b.eq	40b13c <ferror@plt+0x9bac>  // b.none
  40b0b0:	ldr	w0, [x0, #1128]
  40b0b4:	cmp	w1, w0
  40b0b8:	cset	w0, ne  // ne = any
  40b0bc:	lsl	w25, w0, #3
  40b0c0:	b	40af6c <ferror@plt+0x99dc>
  40b0c4:	ldr	w0, [sp, #108]
  40b0c8:	cbnz	w0, 40b324 <ferror@plt+0x9d94>
  40b0cc:	cmp	x19, x24
  40b0d0:	b.eq	40b3b4 <ferror@plt+0x9e24>  // b.none
  40b0d4:	cmp	x2, #0x2
  40b0d8:	mov	x20, #0x2                   	// #2
  40b0dc:	csel	x20, x2, x20, cs  // cs = hs, nlast
  40b0e0:	cmp	x20, x26
  40b0e4:	ldr	x0, [x19]
  40b0e8:	b.hi	40b380 <ferror@plt+0x9df0>  // b.pmore
  40b0ec:	ldrb	w4, [x24, #40]
  40b0f0:	mov	w25, #0x0                   	// #0
  40b0f4:	ldr	x1, [x24]
  40b0f8:	str	x2, [x19, #24]
  40b0fc:	lsl	x2, x2, #2
  40b100:	ldur	q0, [x24, #8]
  40b104:	strb	w4, [x19, #40]
  40b108:	stur	q0, [x19, #8]
  40b10c:	bl	401240 <memcpy@plt>
  40b110:	b	40ad38 <ferror@plt+0x97a8>
  40b114:	mov	x28, #0x0                   	// #0
  40b118:	ldr	x2, [x24, #24]
  40b11c:	b	40adcc <ferror@plt+0x983c>
  40b120:	lsl	x1, x26, #2
  40b124:	bl	402f98 <ferror@plt+0x1a08>
  40b128:	mov	x3, x0
  40b12c:	str	x0, [sp, #128]
  40b130:	str	x26, [sp, #160]
  40b134:	ldr	x4, [x24, #24]
  40b138:	b	40ae08 <ferror@plt+0x9878>
  40b13c:	ldr	x2, [sp, #152]
  40b140:	mov	x26, #0x2                   	// #2
  40b144:	ldr	x0, [x19, #32]
  40b148:	cmp	x2, x26
  40b14c:	csel	x26, x2, x26, cs  // cs = hs, nlast
  40b150:	cmp	x26, x0
  40b154:	ldr	x0, [x19]
  40b158:	b.hi	40b368 <ferror@plt+0x9dd8>  // b.pmore
  40b15c:	ldrb	w3, [sp, #168]
  40b160:	ldr	x1, [sp, #128]
  40b164:	str	x2, [x19, #24]
  40b168:	ldur	q0, [sp, #136]
  40b16c:	strb	w3, [x19, #40]
  40b170:	lsl	x2, x2, #2
  40b174:	stur	q0, [x19, #8]
  40b178:	bl	401240 <memcpy@plt>
  40b17c:	ldr	x0, [x24, #584]
  40b180:	ldr	w2, [x0, #1128]
  40b184:	ldr	w1, [x0, #1132]
  40b188:	cmp	w2, w1
  40b18c:	b.ne	40b2c8 <ferror@plt+0x9d38>  // b.any
  40b190:	cmp	xzr, x28, lsr #1
  40b194:	lsr	x27, x28, #1
  40b198:	b.eq	40b2c8 <ferror@plt+0x9d38>  // b.none
  40b19c:	mov	x28, x20
  40b1a0:	add	x26, sp, #0x110
  40b1a4:	add	x21, sp, #0x80
  40b1a8:	b	40b1c8 <ferror@plt+0x9c38>
  40b1ac:	ldr	x0, [x24, #584]
  40b1b0:	lsr	x27, x27, #1
  40b1b4:	ldr	w2, [x0, #1128]
  40b1b8:	ldr	w1, [x0, #1132]
  40b1bc:	cmp	w2, w1
  40b1c0:	b.ne	40b2c8 <ferror@plt+0x9d38>  // b.any
  40b1c4:	cbz	x27, 40b2c8 <ferror@plt+0x9d38>
  40b1c8:	ldr	x1, [sp, #136]
  40b1cc:	lsl	x20, x20, #1
  40b1d0:	mov	x0, x1
  40b1d4:	bl	402f48 <ferror@plt+0x19b8>
  40b1d8:	mov	x25, x0
  40b1dc:	mov	x1, #0x8                   	// #8
  40b1e0:	mov	x0, x20
  40b1e4:	bl	402f48 <ferror@plt+0x19b8>
  40b1e8:	mov	x2, x0
  40b1ec:	mov	x0, #0xe38f                	// #58255
  40b1f0:	mov	x1, #0x1                   	// #1
  40b1f4:	movk	x0, #0x8e38, lsl #16
  40b1f8:	movk	x0, #0x38e3, lsl #32
  40b1fc:	movk	x0, #0xe38e, lsl #48
  40b200:	umulh	x2, x2, x0
  40b204:	lsr	x2, x2, #3
  40b208:	cmp	x2, x25
  40b20c:	csel	x0, x2, x25, cs  // cs = hs, nlast
  40b210:	bl	402f48 <ferror@plt+0x19b8>
  40b214:	mov	x25, x0
  40b218:	ldr	x1, [sp, #152]
  40b21c:	ldr	x0, [sp, #136]
  40b220:	cmp	x1, #0x0
  40b224:	sub	x0, x1, x0
  40b228:	csel	x1, x0, x1, ne  // ne = any
  40b22c:	mov	x0, x1
  40b230:	bl	402f48 <ferror@plt+0x19b8>
  40b234:	mov	x1, x25
  40b238:	bl	402f48 <ferror@plt+0x19b8>
  40b23c:	ldp	x6, x7, [x21]
  40b240:	stp	x6, x7, [x26]
  40b244:	cmp	x0, #0x2
  40b248:	ldp	x2, x3, [x21, #16]
  40b24c:	mov	x1, #0x2                   	// #2
  40b250:	ldp	x6, x7, [x21, #32]
  40b254:	csel	x25, x0, x1, cs  // cs = hs, nlast
  40b258:	stp	x2, x3, [x26, #16]
  40b25c:	lsl	x0, x25, #2
  40b260:	stp	x6, x7, [x26, #32]
  40b264:	bl	402f78 <ferror@plt+0x19e8>
  40b268:	mov	x6, x0
  40b26c:	mov	x3, x20
  40b270:	mov	x2, x21
  40b274:	mov	x1, x26
  40b278:	mov	x0, x26
  40b27c:	str	x6, [sp, #128]
  40b280:	stp	xzr, xzr, [sp, #136]
  40b284:	stp	xzr, x25, [sp, #152]
  40b288:	strb	wzr, [sp, #168]
  40b28c:	bl	4093c0 <ferror@plt+0x7e30>
  40b290:	mov	w25, w0
  40b294:	ldr	x0, [sp, #272]
  40b298:	bl	401470 <free@plt>
  40b29c:	cbnz	w25, 40af6c <ferror@plt+0x99dc>
  40b2a0:	tbz	w27, #0, 40b1ac <ferror@plt+0x9c1c>
  40b2a4:	add	x28, x28, x20
  40b2a8:	mov	x2, x19
  40b2ac:	mov	x3, x28
  40b2b0:	mov	x1, x21
  40b2b4:	mov	x0, x19
  40b2b8:	bl	40a758 <ferror@plt+0x91c8>
  40b2bc:	mov	w25, w0
  40b2c0:	cbz	w0, 40b1ac <ferror@plt+0x9c1c>
  40b2c4:	b	40af6c <ferror@plt+0x99dc>
  40b2c8:	ldr	w2, [x0, #1128]
  40b2cc:	cmp	w2, w1
  40b2d0:	b.ne	40b0b0 <ferror@plt+0x9b20>  // b.any
  40b2d4:	ldr	w0, [sp, #108]
  40b2d8:	cbnz	w0, 40b3bc <ferror@plt+0x9e2c>
  40b2dc:	ldr	x1, [x19, #16]
  40b2e0:	ldr	x0, [sp, #96]
  40b2e4:	cmp	x0, x1
  40b2e8:	b.cc	40b314 <ferror@plt+0x9d84>  // b.lo, b.ul, b.last
  40b2ec:	ldr	x1, [x19, #24]
  40b2f0:	cmp	x1, x22
  40b2f4:	b.eq	40b398 <ferror@plt+0x9e08>  // b.none
  40b2f8:	ldr	x0, [x19]
  40b2fc:	ldr	w0, [x0, x22, lsl #2]
  40b300:	add	x22, x22, #0x1
  40b304:	cbz	w0, 40b2f0 <ferror@plt+0x9d60>
  40b308:	ldr	x0, [x24, #584]
  40b30c:	ldr	w1, [x0, #1132]
  40b310:	b	40b0b0 <ferror@plt+0x9b20>
  40b314:	sub	x1, x1, x0
  40b318:	mov	x0, x19
  40b31c:	bl	404ff8 <ferror@plt+0x3a68>
  40b320:	b	40b2ec <ferror@plt+0x9d5c>
  40b324:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  40b328:	str	w4, [sp, #176]
  40b32c:	add	x4, sp, #0x210
  40b330:	add	x5, sp, #0xb0
  40b334:	ldr	q0, [x0, #96]
  40b338:	str	x5, [sp, #272]
  40b33c:	stp	xzr, xzr, [x4, #-248]
  40b340:	add	x4, sp, #0x210
  40b344:	mov	x2, x19
  40b348:	ldr	x3, [sp, #96]
  40b34c:	stur	q0, [x4, #-232]
  40b350:	mov	x1, x24
  40b354:	add	x0, sp, #0x110
  40b358:	strb	wzr, [sp, #312]
  40b35c:	bl	40a918 <ferror@plt+0x9388>
  40b360:	mov	w25, w0
  40b364:	b	40ad38 <ferror@plt+0x97a8>
  40b368:	lsl	x1, x26, #2
  40b36c:	bl	402f98 <ferror@plt+0x1a08>
  40b370:	str	x0, [x19]
  40b374:	str	x26, [x19, #32]
  40b378:	ldr	x2, [sp, #152]
  40b37c:	b	40b15c <ferror@plt+0x9bcc>
  40b380:	lsl	x1, x20, #2
  40b384:	bl	402f98 <ferror@plt+0x1a08>
  40b388:	str	x20, [x19, #32]
  40b38c:	str	x0, [x19]
  40b390:	ldr	x2, [x24, #24]
  40b394:	b	40b0ec <ferror@plt+0x9b5c>
  40b398:	ldr	x0, [x24, #584]
  40b39c:	str	xzr, [x19, #24]
  40b3a0:	ldr	x1, [sp, #96]
  40b3a4:	stp	xzr, x1, [x19, #8]
  40b3a8:	ldr	w1, [x0, #1132]
  40b3ac:	strb	wzr, [x19, #40]
  40b3b0:	b	40b0b0 <ferror@plt+0x9b20>
  40b3b4:	mov	w25, #0x0                   	// #0
  40b3b8:	b	40ad38 <ferror@plt+0x97a8>
  40b3bc:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  40b3c0:	add	x2, sp, #0x78
  40b3c4:	movi	v0.4s, #0x0
  40b3c8:	mov	w3, #0x1                   	// #1
  40b3cc:	ldr	q1, [x0, #96]
  40b3d0:	mov	x0, #0x0                   	// #0
  40b3d4:	ldr	x1, [x19, #8]
  40b3d8:	str	w3, [sp, #120]
  40b3dc:	str	x2, [sp, #176]
  40b3e0:	stur	q0, [sp, #184]
  40b3e4:	stur	q1, [sp, #200]
  40b3e8:	strb	wzr, [sp, #216]
  40b3ec:	bl	402f48 <ferror@plt+0x19b8>
  40b3f0:	ldr	x21, [sp, #96]
  40b3f4:	mov	x20, x0
  40b3f8:	mov	x1, #0x8                   	// #8
  40b3fc:	mov	x0, x21
  40b400:	bl	402f48 <ferror@plt+0x19b8>
  40b404:	mov	x2, #0xe38f                	// #58255
  40b408:	mov	x1, #0x1                   	// #1
  40b40c:	movk	x2, #0x8e38, lsl #16
  40b410:	movk	x2, #0x38e3, lsl #32
  40b414:	movk	x2, #0xe38e, lsl #48
  40b418:	umulh	x0, x0, x2
  40b41c:	lsr	x0, x0, #3
  40b420:	cmp	x0, x20
  40b424:	csel	x0, x0, x20, cs  // cs = hs, nlast
  40b428:	bl	402f48 <ferror@plt+0x19b8>
  40b42c:	mov	x20, x0
  40b430:	ldr	x2, [sp, #184]
  40b434:	ldr	x0, [sp, #200]
  40b438:	ldr	x1, [x19, #24]
  40b43c:	sub	x3, x0, x2
  40b440:	ldr	x2, [x19, #8]
  40b444:	cmp	x0, #0x0
  40b448:	csel	x0, x3, x0, ne  // ne = any
  40b44c:	cmp	x1, #0x0
  40b450:	sub	x2, x1, x2
  40b454:	csel	x1, x2, x1, ne  // ne = any
  40b458:	bl	402f48 <ferror@plt+0x19b8>
  40b45c:	mov	x1, x20
  40b460:	bl	402f48 <ferror@plt+0x19b8>
  40b464:	ldp	x2, x3, [x19]
  40b468:	stp	x2, x3, [sp, #272]
  40b46c:	mov	x20, x0
  40b470:	ldp	x4, x5, [x19, #16]
  40b474:	mov	x0, #0x2                   	// #2
  40b478:	ldp	x2, x3, [x19, #32]
  40b47c:	cmp	x20, x0
  40b480:	csel	x20, x20, x0, cs  // cs = hs, nlast
  40b484:	stp	x4, x5, [sp, #288]
  40b488:	lsl	x0, x20, #2
  40b48c:	stp	x2, x3, [sp, #304]
  40b490:	bl	402f78 <ferror@plt+0x19e8>
  40b494:	str	x0, [x19]
  40b498:	movi	v0.4s, #0x0
  40b49c:	stp	xzr, x20, [x19, #24]
  40b4a0:	add	x1, sp, #0x110
  40b4a4:	strb	wzr, [x19, #40]
  40b4a8:	mov	x3, x21
  40b4ac:	mov	x2, x19
  40b4b0:	add	x0, sp, #0xb0
  40b4b4:	stur	q0, [x19, #8]
  40b4b8:	bl	406ba0 <ferror@plt+0x5610>
  40b4bc:	mov	w25, w0
  40b4c0:	ldr	x0, [sp, #272]
  40b4c4:	bl	401470 <free@plt>
  40b4c8:	cbz	w25, 40b2dc <ferror@plt+0x9d4c>
  40b4cc:	b	40af6c <ferror@plt+0x99dc>
  40b4d0:	stp	x29, x30, [sp, #-112]!
  40b4d4:	mov	x3, #0x2                   	// #2
  40b4d8:	mov	x29, sp
  40b4dc:	stp	x19, x20, [sp, #16]
  40b4e0:	mov	x20, x1
  40b4e4:	mov	x19, x2
  40b4e8:	stp	x21, x22, [sp, #32]
  40b4ec:	mov	x22, x0
  40b4f0:	ldr	x2, [x0, #8]
  40b4f4:	ldr	x1, [x1, #8]
  40b4f8:	ldr	x0, [x0, #24]
  40b4fc:	ldr	x21, [x20, #24]
  40b500:	sub	x0, x0, x1
  40b504:	str	x23, [sp, #48]
  40b508:	sub	x21, x21, x2
  40b50c:	add	x21, x21, x0
  40b510:	cmp	x21, x3
  40b514:	csel	x21, x21, x3, cs  // cs = hs, nlast
  40b518:	cmp	x22, x19
  40b51c:	b.eq	40b614 <ferror@plt+0xa084>  // b.none
  40b520:	cmp	x20, x19
  40b524:	b.eq	40b704 <ferror@plt+0xa174>  // b.none
  40b528:	ldr	x3, [x19, #32]
  40b52c:	cmp	x3, x21
  40b530:	b.cc	40b6c4 <ferror@plt+0xa134>  // b.lo, b.ul, b.last
  40b534:	mov	w23, #0x0                   	// #0
  40b538:	cbnz	x1, 40b664 <ferror@plt+0xa0d4>
  40b53c:	ldr	x0, [x19]
  40b540:	mov	x21, #0x2                   	// #2
  40b544:	ldr	x2, [x22, #24]
  40b548:	cmp	x2, x21
  40b54c:	csel	x21, x2, x21, cs  // cs = hs, nlast
  40b550:	cmp	x21, x3
  40b554:	b.hi	40b6ec <ferror@plt+0xa15c>  // b.pmore
  40b558:	ldrb	w3, [x22, #40]
  40b55c:	ldr	x1, [x22]
  40b560:	str	x2, [x19, #24]
  40b564:	lsl	x2, x2, #2
  40b568:	ldur	q0, [x22, #8]
  40b56c:	strb	w3, [x19, #40]
  40b570:	stur	q0, [x19, #8]
  40b574:	bl	401240 <memcpy@plt>
  40b578:	ldrb	w0, [x20, #40]
  40b57c:	mov	x1, #0x0                   	// #0
  40b580:	cbnz	w0, 40b724 <ferror@plt+0xa194>
  40b584:	mov	x5, #0x5a53                	// #23123
  40b588:	mov	x6, #0xca00                	// #51712
  40b58c:	movk	x5, #0xa09b, lsl #16
  40b590:	movk	x6, #0x3b9a, lsl #16
  40b594:	movk	x5, #0xb82f, lsl #32
  40b598:	movk	x5, #0x44, lsl #48
  40b59c:	ldr	x4, [x20, #8]
  40b5a0:	ldr	x2, [x20, #24]
  40b5a4:	b	40b5c8 <ferror@plt+0xa038>
  40b5a8:	lsr	x3, x0, #9
  40b5ac:	umulh	x3, x3, x5
  40b5b0:	cmp	x1, x3, lsr #11
  40b5b4:	b.ne	40b6b0 <ferror@plt+0xa120>  // b.any
  40b5b8:	ldr	x1, [x20]
  40b5bc:	ldrsw	x1, [x1, x2, lsl #2]
  40b5c0:	adds	x1, x0, x1
  40b5c4:	b.cs	40b6b0 <ferror@plt+0xa120>  // b.hs, b.nlast
  40b5c8:	cmp	x2, x4
  40b5cc:	mul	x0, x1, x6
  40b5d0:	sub	x2, x2, #0x1
  40b5d4:	b.hi	40b5a8 <ferror@plt+0xa018>  // b.pmore
  40b5d8:	ldr	x0, [x19, #16]
  40b5dc:	cmp	x0, x1
  40b5e0:	b.hi	40b748 <ferror@plt+0xa1b8>  // b.pmore
  40b5e4:	b.cs	40b750 <ferror@plt+0xa1c0>  // b.hs, b.nlast
  40b5e8:	ldr	x2, [x19, #24]
  40b5ec:	cbnz	x2, 40b734 <ferror@plt+0xa1a4>
  40b5f0:	mov	w20, #0x0                   	// #0
  40b5f4:	str	x1, [x19, #16]
  40b5f8:	cbnz	w23, 40b690 <ferror@plt+0xa100>
  40b5fc:	mov	w0, w20
  40b600:	ldp	x19, x20, [sp, #16]
  40b604:	ldp	x21, x22, [sp, #32]
  40b608:	ldr	x23, [sp, #48]
  40b60c:	ldp	x29, x30, [sp], #112
  40b610:	ret
  40b614:	ldp	x0, x1, [x22]
  40b618:	stp	x0, x1, [sp, #64]
  40b61c:	cmp	x20, x22
  40b620:	ldp	x0, x1, [x22, #16]
  40b624:	stp	x0, x1, [sp, #80]
  40b628:	ldp	x0, x1, [x22, #32]
  40b62c:	stp	x0, x1, [sp, #96]
  40b630:	add	x22, sp, #0x40
  40b634:	b.ne	40b63c <ferror@plt+0xa0ac>  // b.any
  40b638:	mov	x20, x22
  40b63c:	lsl	x0, x21, #2
  40b640:	bl	402f78 <ferror@plt+0x19e8>
  40b644:	stp	xzr, xzr, [x19, #8]
  40b648:	mov	x3, x21
  40b64c:	mov	w23, #0x1                   	// #1
  40b650:	ldr	x1, [x20, #8]
  40b654:	str	x0, [x19]
  40b658:	stp	xzr, x21, [x19, #24]
  40b65c:	strb	wzr, [x19, #40]
  40b660:	cbz	x1, 40b540 <ferror@plt+0x9fb0>
  40b664:	mov	x1, #0x0                   	// #0
  40b668:	mov	w0, #0x1                   	// #1
  40b66c:	bl	402918 <ferror@plt+0x1388>
  40b670:	mov	w20, w0
  40b674:	cbnz	w20, 40b5f8 <ferror@plt+0xa068>
  40b678:	ldr	x1, [x19, #16]
  40b67c:	cbz	x1, 40b5f8 <ferror@plt+0xa068>
  40b680:	mov	x0, x19
  40b684:	mov	w20, #0x0                   	// #0
  40b688:	bl	404ff8 <ferror@plt+0x3a68>
  40b68c:	cbz	w23, 40b5fc <ferror@plt+0xa06c>
  40b690:	ldr	x0, [sp, #64]
  40b694:	bl	401470 <free@plt>
  40b698:	mov	w0, w20
  40b69c:	ldp	x19, x20, [sp, #16]
  40b6a0:	ldp	x21, x22, [sp, #32]
  40b6a4:	ldr	x23, [sp, #48]
  40b6a8:	ldp	x29, x30, [sp], #112
  40b6ac:	ret
  40b6b0:	mov	x1, #0x0                   	// #0
  40b6b4:	mov	w0, #0x2                   	// #2
  40b6b8:	bl	402918 <ferror@plt+0x1388>
  40b6bc:	mov	w20, w0
  40b6c0:	b	40b674 <ferror@plt+0xa0e4>
  40b6c4:	ldr	x0, [x19]
  40b6c8:	lsl	x1, x21, #2
  40b6cc:	mov	w23, #0x0                   	// #0
  40b6d0:	bl	402f98 <ferror@plt+0x1a08>
  40b6d4:	str	x21, [x19, #32]
  40b6d8:	str	x0, [x19]
  40b6dc:	mov	x3, x21
  40b6e0:	ldr	x1, [x20, #8]
  40b6e4:	cbz	x1, 40b53c <ferror@plt+0x9fac>
  40b6e8:	b	40b664 <ferror@plt+0xa0d4>
  40b6ec:	lsl	x1, x21, #2
  40b6f0:	bl	402f98 <ferror@plt+0x1a08>
  40b6f4:	str	x21, [x19, #32]
  40b6f8:	str	x0, [x19]
  40b6fc:	ldr	x2, [x22, #24]
  40b700:	b	40b558 <ferror@plt+0x9fc8>
  40b704:	ldp	x0, x1, [x20]
  40b708:	stp	x0, x1, [sp, #64]
  40b70c:	ldp	x0, x1, [x20, #16]
  40b710:	stp	x0, x1, [sp, #80]
  40b714:	ldp	x0, x1, [x20, #32]
  40b718:	add	x20, sp, #0x40
  40b71c:	stp	x0, x1, [sp, #96]
  40b720:	b	40b63c <ferror@plt+0xa0ac>
  40b724:	mov	w0, #0x0                   	// #0
  40b728:	bl	402918 <ferror@plt+0x1388>
  40b72c:	mov	w20, w0
  40b730:	b	40b674 <ferror@plt+0xa0e4>
  40b734:	sub	x1, x1, x0
  40b738:	mov	w20, #0x0                   	// #0
  40b73c:	mov	x0, x19
  40b740:	bl	404878 <ferror@plt+0x32e8>
  40b744:	b	40b5f8 <ferror@plt+0xa068>
  40b748:	sub	x1, x0, x1
  40b74c:	b	40b680 <ferror@plt+0xa0f0>
  40b750:	mov	w20, #0x0                   	// #0
  40b754:	b	40b5f8 <ferror@plt+0xa068>
  40b758:	stp	x29, x30, [sp, #-112]!
  40b75c:	mov	x3, #0x2                   	// #2
  40b760:	mov	x29, sp
  40b764:	stp	x19, x20, [sp, #16]
  40b768:	mov	x20, x1
  40b76c:	mov	x19, x2
  40b770:	stp	x21, x22, [sp, #32]
  40b774:	mov	x22, x0
  40b778:	ldr	x2, [x0, #8]
  40b77c:	ldr	x1, [x1, #8]
  40b780:	ldr	x0, [x0, #24]
  40b784:	ldr	x21, [x20, #24]
  40b788:	sub	x0, x0, x1
  40b78c:	str	x23, [sp, #48]
  40b790:	sub	x21, x21, x2
  40b794:	add	x21, x21, x0
  40b798:	cmp	x21, x3
  40b79c:	csel	x21, x21, x3, cs  // cs = hs, nlast
  40b7a0:	cmp	x22, x19
  40b7a4:	b.eq	40b864 <ferror@plt+0xa2d4>  // b.none
  40b7a8:	cmp	x20, x19
  40b7ac:	b.eq	40b970 <ferror@plt+0xa3e0>  // b.none
  40b7b0:	ldr	x3, [x19, #32]
  40b7b4:	cmp	x3, x21
  40b7b8:	b.cc	40b930 <ferror@plt+0xa3a0>  // b.lo, b.ul, b.last
  40b7bc:	mov	w23, #0x0                   	// #0
  40b7c0:	cbnz	x1, 40b8b4 <ferror@plt+0xa324>
  40b7c4:	ldr	x0, [x19]
  40b7c8:	mov	x21, #0x2                   	// #2
  40b7cc:	ldr	x2, [x22, #24]
  40b7d0:	cmp	x2, x21
  40b7d4:	csel	x21, x2, x21, cs  // cs = hs, nlast
  40b7d8:	cmp	x21, x3
  40b7dc:	b.hi	40b958 <ferror@plt+0xa3c8>  // b.pmore
  40b7e0:	ldrb	w3, [x22, #40]
  40b7e4:	ldr	x1, [x22]
  40b7e8:	str	x2, [x19, #24]
  40b7ec:	lsl	x2, x2, #2
  40b7f0:	ldur	q0, [x22, #8]
  40b7f4:	strb	w3, [x19, #40]
  40b7f8:	stur	q0, [x19, #8]
  40b7fc:	bl	401240 <memcpy@plt>
  40b800:	ldrb	w0, [x20, #40]
  40b804:	mov	x1, #0x0                   	// #0
  40b808:	cbnz	w0, 40b990 <ferror@plt+0xa400>
  40b80c:	mov	x5, #0x5a53                	// #23123
  40b810:	mov	x6, #0xca00                	// #51712
  40b814:	movk	x5, #0xa09b, lsl #16
  40b818:	movk	x6, #0x3b9a, lsl #16
  40b81c:	movk	x5, #0xb82f, lsl #32
  40b820:	movk	x5, #0x44, lsl #48
  40b824:	ldr	x4, [x20, #8]
  40b828:	ldr	x2, [x20, #24]
  40b82c:	b	40b850 <ferror@plt+0xa2c0>
  40b830:	lsr	x3, x0, #9
  40b834:	umulh	x3, x3, x5
  40b838:	cmp	x1, x3, lsr #11
  40b83c:	b.ne	40b918 <ferror@plt+0xa388>  // b.any
  40b840:	ldr	x1, [x20]
  40b844:	ldrsw	x1, [x1, x2, lsl #2]
  40b848:	adds	x1, x0, x1
  40b84c:	b.cs	40b918 <ferror@plt+0xa388>  // b.hs, b.nlast
  40b850:	cmp	x2, x4
  40b854:	mul	x0, x1, x6
  40b858:	sub	x2, x2, #0x1
  40b85c:	b.hi	40b830 <ferror@plt+0xa2a0>  // b.pmore
  40b860:	b	40b8e8 <ferror@plt+0xa358>
  40b864:	ldp	x0, x1, [x22]
  40b868:	stp	x0, x1, [sp, #64]
  40b86c:	cmp	x20, x22
  40b870:	ldp	x0, x1, [x22, #16]
  40b874:	stp	x0, x1, [sp, #80]
  40b878:	ldp	x0, x1, [x22, #32]
  40b87c:	stp	x0, x1, [sp, #96]
  40b880:	add	x22, sp, #0x40
  40b884:	b.ne	40b88c <ferror@plt+0xa2fc>  // b.any
  40b888:	mov	x20, x22
  40b88c:	lsl	x0, x21, #2
  40b890:	bl	402f78 <ferror@plt+0x19e8>
  40b894:	stp	xzr, xzr, [x19, #8]
  40b898:	mov	x3, x21
  40b89c:	mov	w23, #0x1                   	// #1
  40b8a0:	ldr	x1, [x20, #8]
  40b8a4:	str	x0, [x19]
  40b8a8:	stp	xzr, x21, [x19, #24]
  40b8ac:	strb	wzr, [x19, #40]
  40b8b0:	cbz	x1, 40b7c8 <ferror@plt+0xa238>
  40b8b4:	mov	x1, #0x0                   	// #0
  40b8b8:	mov	w0, #0x1                   	// #1
  40b8bc:	bl	402918 <ferror@plt+0x1388>
  40b8c0:	mov	w20, w0
  40b8c4:	cbz	w20, 40b8e4 <ferror@plt+0xa354>
  40b8c8:	cbnz	w23, 40b8f8 <ferror@plt+0xa368>
  40b8cc:	mov	w0, w20
  40b8d0:	ldp	x19, x20, [sp, #16]
  40b8d4:	ldp	x21, x22, [sp, #32]
  40b8d8:	ldr	x23, [sp, #48]
  40b8dc:	ldp	x29, x30, [sp], #112
  40b8e0:	ret
  40b8e4:	mov	x1, #0x0                   	// #0
  40b8e8:	mov	x0, x19
  40b8ec:	bl	4054d0 <ferror@plt+0x3f40>
  40b8f0:	mov	w20, w0
  40b8f4:	cbz	w23, 40b8cc <ferror@plt+0xa33c>
  40b8f8:	ldr	x0, [sp, #64]
  40b8fc:	bl	401470 <free@plt>
  40b900:	mov	w0, w20
  40b904:	ldp	x19, x20, [sp, #16]
  40b908:	ldp	x21, x22, [sp, #32]
  40b90c:	ldr	x23, [sp, #48]
  40b910:	ldp	x29, x30, [sp], #112
  40b914:	ret
  40b918:	mov	x1, #0x0                   	// #0
  40b91c:	mov	w0, #0x2                   	// #2
  40b920:	bl	402918 <ferror@plt+0x1388>
  40b924:	mov	w20, w0
  40b928:	cbnz	w20, 40b8c8 <ferror@plt+0xa338>
  40b92c:	b	40b8e4 <ferror@plt+0xa354>
  40b930:	ldr	x0, [x19]
  40b934:	lsl	x1, x21, #2
  40b938:	mov	w23, #0x0                   	// #0
  40b93c:	bl	402f98 <ferror@plt+0x1a08>
  40b940:	str	x21, [x19, #32]
  40b944:	str	x0, [x19]
  40b948:	mov	x3, x21
  40b94c:	ldr	x1, [x20, #8]
  40b950:	cbz	x1, 40b7c4 <ferror@plt+0xa234>
  40b954:	b	40b8b4 <ferror@plt+0xa324>
  40b958:	lsl	x1, x21, #2
  40b95c:	bl	402f98 <ferror@plt+0x1a08>
  40b960:	str	x21, [x19, #32]
  40b964:	str	x0, [x19]
  40b968:	ldr	x2, [x22, #24]
  40b96c:	b	40b7e0 <ferror@plt+0xa250>
  40b970:	ldp	x0, x1, [x20]
  40b974:	stp	x0, x1, [sp, #64]
  40b978:	ldp	x0, x1, [x20, #16]
  40b97c:	stp	x0, x1, [sp, #80]
  40b980:	ldp	x0, x1, [x20, #32]
  40b984:	add	x20, sp, #0x40
  40b988:	stp	x0, x1, [sp, #96]
  40b98c:	b	40b88c <ferror@plt+0xa2fc>
  40b990:	mov	w0, #0x0                   	// #0
  40b994:	bl	402918 <ferror@plt+0x1388>
  40b998:	mov	w20, w0
  40b99c:	cbnz	w20, 40b8c8 <ferror@plt+0xa338>
  40b9a0:	b	40b8e4 <ferror@plt+0xa354>
  40b9a4:	nop
  40b9a8:	stp	x29, x30, [sp, #-112]!
  40b9ac:	mov	x3, #0x2                   	// #2
  40b9b0:	mov	x29, sp
  40b9b4:	stp	x19, x20, [sp, #16]
  40b9b8:	mov	x20, x1
  40b9bc:	mov	x19, x2
  40b9c0:	stp	x21, x22, [sp, #32]
  40b9c4:	mov	x22, x0
  40b9c8:	ldr	x2, [x0, #8]
  40b9cc:	ldr	x1, [x1, #8]
  40b9d0:	ldr	x0, [x0, #24]
  40b9d4:	ldr	x21, [x20, #24]
  40b9d8:	sub	x0, x0, x1
  40b9dc:	sub	x21, x21, x2
  40b9e0:	add	x21, x21, x0
  40b9e4:	cmp	x21, x3
  40b9e8:	csel	x21, x21, x3, cs  // cs = hs, nlast
  40b9ec:	cmp	x22, x19
  40b9f0:	b.eq	40bb00 <ferror@plt+0xa570>  // b.none
  40b9f4:	cmp	x20, x19
  40b9f8:	b.eq	40bbc4 <ferror@plt+0xa634>  // b.none
  40b9fc:	ldr	x3, [x19, #32]
  40ba00:	cmp	x3, x21
  40ba04:	b.cc	40bb74 <ferror@plt+0xa5e4>  // b.lo, b.ul, b.last
  40ba08:	cbnz	x1, 40bb94 <ferror@plt+0xa604>
  40ba0c:	mov	w21, #0x0                   	// #0
  40ba10:	ldr	x0, [x19]
  40ba14:	str	x23, [sp, #48]
  40ba18:	ldr	x2, [x22, #24]
  40ba1c:	mov	x23, #0x2                   	// #2
  40ba20:	cmp	x2, x23
  40ba24:	csel	x23, x2, x23, cs  // cs = hs, nlast
  40ba28:	cmp	x23, x3
  40ba2c:	b.hi	40bbac <ferror@plt+0xa61c>  // b.pmore
  40ba30:	ldrb	w3, [x22, #40]
  40ba34:	ldr	x1, [x22]
  40ba38:	str	x2, [x19, #24]
  40ba3c:	lsl	x2, x2, #2
  40ba40:	ldur	q0, [x22, #8]
  40ba44:	strb	w3, [x19, #40]
  40ba48:	stur	q0, [x19, #8]
  40ba4c:	bl	401240 <memcpy@plt>
  40ba50:	ldrb	w0, [x20, #40]
  40ba54:	mov	x1, #0x0                   	// #0
  40ba58:	cbnz	w0, 40bc10 <ferror@plt+0xa680>
  40ba5c:	mov	x5, #0x5a53                	// #23123
  40ba60:	mov	x6, #0xca00                	// #51712
  40ba64:	movk	x5, #0xa09b, lsl #16
  40ba68:	movk	x6, #0x3b9a, lsl #16
  40ba6c:	movk	x5, #0xb82f, lsl #32
  40ba70:	movk	x5, #0x44, lsl #48
  40ba74:	ldr	x4, [x20, #8]
  40ba78:	ldr	x2, [x20, #24]
  40ba7c:	b	40baa0 <ferror@plt+0xa510>
  40ba80:	lsr	x3, x0, #9
  40ba84:	umulh	x3, x3, x5
  40ba88:	cmp	x1, x3, lsr #11
  40ba8c:	b.ne	40bad4 <ferror@plt+0xa544>  // b.any
  40ba90:	ldr	x1, [x20]
  40ba94:	ldrsw	x1, [x1, x2, lsl #2]
  40ba98:	adds	x1, x0, x1
  40ba9c:	b.cs	40bad4 <ferror@plt+0xa544>  // b.hs, b.nlast
  40baa0:	cmp	x2, x4
  40baa4:	mul	x0, x1, x6
  40baa8:	sub	x2, x2, #0x1
  40baac:	b.hi	40ba80 <ferror@plt+0xa4f0>  // b.pmore
  40bab0:	ldr	x0, [x19, #24]
  40bab4:	mov	w20, #0x0                   	// #0
  40bab8:	cmp	x0, #0x0
  40babc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40bac0:	b.eq	40bae4 <ferror@plt+0xa554>  // b.none
  40bac4:	mov	x0, x19
  40bac8:	bl	4051e0 <ferror@plt+0x3c50>
  40bacc:	mov	w20, w0
  40bad0:	b	40bae4 <ferror@plt+0xa554>
  40bad4:	mov	x1, #0x0                   	// #0
  40bad8:	mov	w0, #0x2                   	// #2
  40badc:	bl	402918 <ferror@plt+0x1388>
  40bae0:	mov	w20, w0
  40bae4:	ldr	x23, [sp, #48]
  40bae8:	cbnz	w21, 40bb58 <ferror@plt+0xa5c8>
  40baec:	mov	w0, w20
  40baf0:	ldp	x19, x20, [sp, #16]
  40baf4:	ldp	x21, x22, [sp, #32]
  40baf8:	ldp	x29, x30, [sp], #112
  40bafc:	ret
  40bb00:	ldp	x0, x1, [x22]
  40bb04:	stp	x0, x1, [sp, #64]
  40bb08:	cmp	x20, x22
  40bb0c:	ldp	x0, x1, [x22, #16]
  40bb10:	stp	x0, x1, [sp, #80]
  40bb14:	ldp	x0, x1, [x22, #32]
  40bb18:	stp	x0, x1, [sp, #96]
  40bb1c:	add	x22, sp, #0x40
  40bb20:	b.ne	40bb28 <ferror@plt+0xa598>  // b.any
  40bb24:	mov	x20, x22
  40bb28:	lsl	x0, x21, #2
  40bb2c:	bl	402f78 <ferror@plt+0x19e8>
  40bb30:	stp	xzr, xzr, [x19, #8]
  40bb34:	ldr	x1, [x20, #8]
  40bb38:	str	x0, [x19]
  40bb3c:	stp	xzr, x21, [x19, #24]
  40bb40:	strb	wzr, [x19, #40]
  40bb44:	cbz	x1, 40bc00 <ferror@plt+0xa670>
  40bb48:	mov	x1, #0x0                   	// #0
  40bb4c:	mov	w0, #0x1                   	// #1
  40bb50:	bl	402918 <ferror@plt+0x1388>
  40bb54:	mov	w20, w0
  40bb58:	ldr	x0, [sp, #64]
  40bb5c:	bl	401470 <free@plt>
  40bb60:	mov	w0, w20
  40bb64:	ldp	x19, x20, [sp, #16]
  40bb68:	ldp	x21, x22, [sp, #32]
  40bb6c:	ldp	x29, x30, [sp], #112
  40bb70:	ret
  40bb74:	ldr	x0, [x19]
  40bb78:	lsl	x1, x21, #2
  40bb7c:	bl	402f98 <ferror@plt+0x1a08>
  40bb80:	str	x21, [x19, #32]
  40bb84:	str	x0, [x19]
  40bb88:	mov	x3, x21
  40bb8c:	ldr	x1, [x20, #8]
  40bb90:	cbz	x1, 40ba0c <ferror@plt+0xa47c>
  40bb94:	ldp	x19, x20, [sp, #16]
  40bb98:	mov	x1, #0x0                   	// #0
  40bb9c:	ldp	x21, x22, [sp, #32]
  40bba0:	mov	w0, #0x1                   	// #1
  40bba4:	ldp	x29, x30, [sp], #112
  40bba8:	b	402918 <ferror@plt+0x1388>
  40bbac:	lsl	x1, x23, #2
  40bbb0:	bl	402f98 <ferror@plt+0x1a08>
  40bbb4:	str	x23, [x19, #32]
  40bbb8:	str	x0, [x19]
  40bbbc:	ldr	x2, [x22, #24]
  40bbc0:	b	40ba30 <ferror@plt+0xa4a0>
  40bbc4:	ldp	x0, x1, [x20]
  40bbc8:	stp	x0, x1, [sp, #64]
  40bbcc:	ldp	x0, x1, [x20, #16]
  40bbd0:	stp	x0, x1, [sp, #80]
  40bbd4:	ldp	x0, x1, [x20, #32]
  40bbd8:	add	x20, sp, #0x40
  40bbdc:	stp	x0, x1, [sp, #96]
  40bbe0:	lsl	x0, x21, #2
  40bbe4:	bl	402f78 <ferror@plt+0x19e8>
  40bbe8:	stp	xzr, xzr, [x19, #8]
  40bbec:	ldr	x1, [x20, #8]
  40bbf0:	str	x0, [x19]
  40bbf4:	stp	xzr, x21, [x19, #24]
  40bbf8:	strb	wzr, [x19, #40]
  40bbfc:	cbnz	x1, 40bb48 <ferror@plt+0xa5b8>
  40bc00:	mov	x3, x21
  40bc04:	mov	w21, #0x1                   	// #1
  40bc08:	str	x23, [sp, #48]
  40bc0c:	b	40ba18 <ferror@plt+0xa488>
  40bc10:	mov	w0, #0x0                   	// #0
  40bc14:	bl	402918 <ferror@plt+0x1388>
  40bc18:	mov	w20, w0
  40bc1c:	b	40bae4 <ferror@plt+0xa554>
  40bc20:	stp	x29, x30, [sp, #-352]!
  40bc24:	mov	x29, sp
  40bc28:	stp	x21, x22, [sp, #32]
  40bc2c:	mov	x21, x0
  40bc30:	ldrb	w0, [x0, #40]
  40bc34:	stp	x19, x20, [sp, #16]
  40bc38:	cbnz	w0, 40bf3c <ferror@plt+0xa9ac>
  40bc3c:	stp	x25, x26, [sp, #64]
  40bc40:	ldp	x26, x0, [x21, #16]
  40bc44:	stp	x23, x24, [sp, #48]
  40bc48:	mov	x24, x1
  40bc4c:	cmp	x26, x2
  40bc50:	csel	x26, x26, x2, cs  // cs = hs, nlast
  40bc54:	cbz	x0, 40bca4 <ferror@plt+0xa714>
  40bc58:	ldr	x1, [x21, #8]
  40bc5c:	sub	x1, x0, x1
  40bc60:	adds	x3, x1, x1, lsl #3
  40bc64:	b.eq	40c290 <ferror@plt+0xad00>  // b.none
  40bc68:	ldr	x1, [x21]
  40bc6c:	add	x0, x1, x0, lsl #2
  40bc70:	ldursw	x1, [x0, #-4]
  40bc74:	mov	x0, #0x1                   	// #1
  40bc78:	cbz	x1, 40bc9c <ferror@plt+0xa70c>
  40bc7c:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  40bc80:	movk	x4, #0xcccd
  40bc84:	nop
  40bc88:	umulh	x2, x1, x4
  40bc8c:	cmp	x1, #0x9
  40bc90:	add	x0, x0, #0x1
  40bc94:	lsr	x1, x2, #3
  40bc98:	b.hi	40bc88 <ferror@plt+0xa6f8>  // b.pmore
  40bc9c:	sub	x1, x3, #0xa
  40bca0:	add	x0, x0, x1
  40bca4:	mov	x1, #0x1                   	// #1
  40bca8:	bl	402f48 <ferror@plt+0x19b8>
  40bcac:	mov	x1, #0x8                   	// #8
  40bcb0:	mov	x19, x0
  40bcb4:	mov	x0, x26
  40bcb8:	bl	402f48 <ferror@plt+0x19b8>
  40bcbc:	mov	x3, #0xe38f                	// #58255
  40bcc0:	lsr	x1, x19, #1
  40bcc4:	movk	x3, #0x8e38, lsl #16
  40bcc8:	mov	x19, #0x2                   	// #2
  40bccc:	movk	x3, #0x38e3, lsl #32
  40bcd0:	movk	x3, #0xe38e, lsl #48
  40bcd4:	ldr	x2, [x21, #8]
  40bcd8:	umulh	x0, x0, x3
  40bcdc:	lsr	x0, x0, #3
  40bce0:	cmp	x2, x0
  40bce4:	csel	x0, x2, x0, cs  // cs = hs, nlast
  40bce8:	bl	402f48 <ferror@plt+0x19b8>
  40bcec:	mov	x1, #0x1                   	// #1
  40bcf0:	bl	402f48 <ferror@plt+0x19b8>
  40bcf4:	cmp	x0, x19
  40bcf8:	csel	x19, x0, x19, cs  // cs = hs, nlast
  40bcfc:	lsl	x0, x19, #2
  40bd00:	bl	402f78 <ferror@plt+0x19e8>
  40bd04:	ldr	x1, [x21, #24]
  40bd08:	str	x0, [x24]
  40bd0c:	stp	xzr, xzr, [x24, #8]
  40bd10:	stp	xzr, x19, [x24, #24]
  40bd14:	strb	wzr, [x24, #40]
  40bd18:	cbz	x1, 40beb8 <ferror@plt+0xa928>
  40bd1c:	cmp	x1, #0x1
  40bd20:	b.ne	40bd2c <ferror@plt+0xa79c>  // b.any
  40bd24:	ldr	x2, [x21, #8]
  40bd28:	cbz	x2, 40c1c0 <ferror@plt+0xac30>
  40bd2c:	mov	x1, #0x8                   	// #8
  40bd30:	mov	x0, x26
  40bd34:	bl	402f48 <ferror@plt+0x19b8>
  40bd38:	mov	x19, #0x2                   	// #2
  40bd3c:	mov	x1, #0xe38f                	// #58255
  40bd40:	movk	x1, #0x8e38, lsl #16
  40bd44:	movk	x1, #0x38e3, lsl #32
  40bd48:	movk	x1, #0xe38e, lsl #48
  40bd4c:	ldr	x2, [x21, #8]
  40bd50:	umulh	x1, x0, x1
  40bd54:	ldr	x0, [x21, #24]
  40bd58:	lsr	x1, x1, #3
  40bd5c:	cmp	x2, x1
  40bd60:	csel	x1, x2, x1, cs  // cs = hs, nlast
  40bd64:	bl	402f48 <ferror@plt+0x19b8>
  40bd68:	cmp	x0, x19
  40bd6c:	csel	x19, x0, x19, cs  // cs = hs, nlast
  40bd70:	lsl	x20, x19, #2
  40bd74:	mov	x0, x20
  40bd78:	bl	402f78 <ferror@plt+0x19e8>
  40bd7c:	mov	x1, x0
  40bd80:	mov	x0, x20
  40bd84:	str	x1, [sp, #112]
  40bd88:	stp	xzr, xzr, [sp, #120]
  40bd8c:	stp	xzr, x19, [sp, #136]
  40bd90:	strb	wzr, [sp, #152]
  40bd94:	bl	402f78 <ferror@plt+0x19e8>
  40bd98:	mov	x2, x0
  40bd9c:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  40bda0:	add	x1, sp, #0x68
  40bda4:	mov	w3, #0x6500                	// #25856
  40bda8:	ldr	q0, [x0, #112]
  40bdac:	movk	w3, #0x1dcd, lsl #16
  40bdb0:	mov	x0, x20
  40bdb4:	str	w3, [sp, #104]
  40bdb8:	str	x2, [sp, #160]
  40bdbc:	stp	xzr, xzr, [sp, #168]
  40bdc0:	stp	xzr, x19, [sp, #184]
  40bdc4:	strb	wzr, [sp, #200]
  40bdc8:	str	x1, [sp, #208]
  40bdcc:	stur	q0, [sp, #216]
  40bdd0:	stur	q0, [sp, #232]
  40bdd4:	strb	wzr, [sp, #248]
  40bdd8:	bl	402f78 <ferror@plt+0x19e8>
  40bddc:	mov	x1, x0
  40bde0:	str	x1, [sp, #256]
  40bde4:	add	x1, sp, #0x200
  40bde8:	mov	x0, x20
  40bdec:	stp	xzr, x19, [sp, #280]
  40bdf0:	stp	xzr, xzr, [x1, #-248]
  40bdf4:	strb	wzr, [sp, #296]
  40bdf8:	bl	402f78 <ferror@plt+0x19e8>
  40bdfc:	str	x0, [sp, #304]
  40be00:	add	x0, sp, #0x200
  40be04:	ldr	x5, [sp, #112]
  40be08:	mov	x1, #0x1                   	// #1
  40be0c:	ldr	x2, [x21, #24]
  40be10:	stp	xzr, xzr, [x0, #-200]
  40be14:	stp	xzr, xzr, [sp, #120]
  40be18:	str	x1, [sp, #136]
  40be1c:	strb	wzr, [sp, #152]
  40be20:	stp	xzr, x19, [sp, #328]
  40be24:	strb	wzr, [sp, #344]
  40be28:	str	w1, [x5]
  40be2c:	cbz	x2, 40bf60 <ferror@plt+0xa9d0>
  40be30:	ldr	x0, [x21, #8]
  40be34:	sub	x0, x2, x0
  40be38:	adds	x3, x0, x0, lsl #3
  40be3c:	b.eq	40bf60 <ferror@plt+0xa9d0>  // b.none
  40be40:	ldr	x0, [x21]
  40be44:	add	x2, x0, x2, lsl #2
  40be48:	ldursw	x0, [x2, #-4]
  40be4c:	cbz	x0, 40be6c <ferror@plt+0xa8dc>
  40be50:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  40be54:	movk	x4, #0xcccd
  40be58:	umulh	x2, x0, x4
  40be5c:	cmp	x0, #0x9
  40be60:	add	x1, x1, #0x1
  40be64:	lsr	x0, x2, #3
  40be68:	b.hi	40be58 <ferror@plt+0xa8c8>  // b.pmore
  40be6c:	sub	x0, x3, #0xa
  40be70:	adds	x1, x0, x1
  40be74:	b.eq	40bf60 <ferror@plt+0xa9d0>  // b.none
  40be78:	add	x0, x1, #0x1
  40be7c:	tst	x1, #0x1
  40be80:	and	x1, x0, #0xfffffffffffffffe
  40be84:	mov	w2, #0x2                   	// #2
  40be88:	sub	x1, x1, #0x2
  40be8c:	mov	w0, #0x6                   	// #6
  40be90:	csel	w0, w0, w2, eq  // eq = none
  40be94:	str	w0, [x5]
  40be98:	add	x20, sp, #0x70
  40be9c:	lsr	x1, x1, #1
  40bea0:	mov	x0, x20
  40bea4:	bl	4054d0 <ferror@plt+0x3f40>
  40bea8:	mov	w19, w0
  40beac:	cbnz	w0, 40bef8 <ferror@plt+0xa968>
  40beb0:	str	x27, [sp, #80]
  40beb4:	b	40bf68 <ferror@plt+0xa9d8>
  40beb8:	str	x26, [x24, #16]
  40bebc:	mov	w19, #0x0                   	// #0
  40bec0:	ldp	x23, x24, [sp, #48]
  40bec4:	ldp	x25, x26, [sp, #64]
  40bec8:	mov	w0, w19
  40becc:	ldp	x19, x20, [sp, #16]
  40bed0:	ldp	x21, x22, [sp, #32]
  40bed4:	ldp	x29, x30, [sp], #352
  40bed8:	ret
  40bedc:	ldr	x0, [x27]
  40bee0:	ldr	w1, [x0, #1132]
  40bee4:	ldr	w0, [x0, #1128]
  40bee8:	mov	w19, #0x8                   	// #8
  40beec:	cmp	w0, w1
  40bef0:	b.eq	40c1f8 <ferror@plt+0xac68>  // b.none
  40bef4:	ldr	x27, [sp, #80]
  40bef8:	ldr	x0, [x24]
  40befc:	bl	401470 <free@plt>
  40bf00:	ldr	x0, [sp, #304]
  40bf04:	bl	401470 <free@plt>
  40bf08:	ldr	x0, [sp, #256]
  40bf0c:	bl	401470 <free@plt>
  40bf10:	ldr	x0, [sp, #160]
  40bf14:	bl	401470 <free@plt>
  40bf18:	ldr	x0, [sp, #112]
  40bf1c:	bl	401470 <free@plt>
  40bf20:	mov	w0, w19
  40bf24:	ldp	x19, x20, [sp, #16]
  40bf28:	ldp	x21, x22, [sp, #32]
  40bf2c:	ldp	x23, x24, [sp, #48]
  40bf30:	ldp	x25, x26, [sp, #64]
  40bf34:	ldp	x29, x30, [sp], #352
  40bf38:	ret
  40bf3c:	mov	x1, #0x0                   	// #0
  40bf40:	mov	w0, #0x0                   	// #0
  40bf44:	bl	402918 <ferror@plt+0x1388>
  40bf48:	mov	w19, w0
  40bf4c:	mov	w0, w19
  40bf50:	ldp	x19, x20, [sp, #16]
  40bf54:	ldp	x21, x22, [sp, #32]
  40bf58:	ldp	x29, x30, [sp], #352
  40bf5c:	ret
  40bf60:	add	x20, sp, #0x70
  40bf64:	str	x27, [sp, #80]
  40bf68:	mov	x25, #0xe38f                	// #58255
  40bf6c:	adrp	x27, 433000 <ferror@plt+0x31a70>
  40bf70:	movk	x25, #0x8e38, lsl #16
  40bf74:	add	x23, x26, #0xb
  40bf78:	movk	x25, #0x38e3, lsl #32
  40bf7c:	add	x27, x27, #0x248
  40bf80:	add	x22, sp, #0xa0
  40bf84:	movk	x25, #0xe38e, lsl #48
  40bf88:	stp	xzr, xzr, [sp, #120]
  40bf8c:	b	40c0cc <ferror@plt+0xab3c>
  40bf90:	mov	x3, x23
  40bf94:	add	x2, sp, #0x100
  40bf98:	mov	x1, x20
  40bf9c:	mov	x0, x21
  40bfa0:	bl	406ba0 <ferror@plt+0x5610>
  40bfa4:	mov	w19, w0
  40bfa8:	cbnz	w0, 40bef4 <ferror@plt+0xa964>
  40bfac:	ldr	x0, [x20, #8]
  40bfb0:	ldr	x1, [x20, #24]
  40bfb4:	ldr	x2, [sp, #280]
  40bfb8:	cmp	x1, #0x0
  40bfbc:	sub	x4, x1, x0
  40bfc0:	csel	x1, x4, x1, ne  // ne = any
  40bfc4:	ldr	x3, [sp, #264]
  40bfc8:	cbz	x2, 40bfd8 <ferror@plt+0xaa48>
  40bfcc:	sub	x2, x2, x3
  40bfd0:	cmp	x1, x2
  40bfd4:	csel	x1, x1, x2, cs  // cs = hs, nlast
  40bfd8:	cmp	x0, x3
  40bfdc:	mov	x19, #0x2                   	// #2
  40bfe0:	csel	x0, x0, x3, cs  // cs = hs, nlast
  40bfe4:	bl	402f48 <ferror@plt+0x19b8>
  40bfe8:	mov	x1, #0x1                   	// #1
  40bfec:	bl	402f48 <ferror@plt+0x19b8>
  40bff0:	ldr	x1, [sp, #336]
  40bff4:	cmp	x0, x19
  40bff8:	csel	x19, x0, x19, cs  // cs = hs, nlast
  40bffc:	cmp	x19, x1
  40c000:	b.hi	40c18c <ferror@plt+0xabfc>  // b.pmore
  40c004:	add	x2, sp, #0x130
  40c008:	add	x1, sp, #0x100
  40c00c:	mov	x0, x20
  40c010:	mov	x3, #0x0                   	// #0
  40c014:	bl	405818 <ferror@plt+0x4288>
  40c018:	mov	w19, w0
  40c01c:	cbnz	w0, 40bef4 <ferror@plt+0xa964>
  40c020:	ldr	x1, [sp, #216]
  40c024:	ldr	x0, [sp, #312]
  40c028:	bl	402f48 <ferror@plt+0x19b8>
  40c02c:	mov	x19, x0
  40c030:	mov	x1, #0x8                   	// #8
  40c034:	mov	x0, x23
  40c038:	bl	402f48 <ferror@plt+0x19b8>
  40c03c:	umulh	x2, x0, x25
  40c040:	mov	x1, #0x1                   	// #1
  40c044:	lsr	x2, x2, #3
  40c048:	cmp	x2, x19
  40c04c:	csel	x0, x2, x19, cs  // cs = hs, nlast
  40c050:	bl	402f48 <ferror@plt+0x19b8>
  40c054:	mov	x19, x0
  40c058:	ldr	x1, [sp, #312]
  40c05c:	ldr	x0, [sp, #328]
  40c060:	ldr	x2, [sp, #232]
  40c064:	sub	x3, x0, x1
  40c068:	cmp	x0, #0x0
  40c06c:	ldr	x1, [sp, #216]
  40c070:	csel	x0, x3, x0, ne  // ne = any
  40c074:	cmp	x2, #0x0
  40c078:	sub	x1, x2, x1
  40c07c:	csel	x1, x1, x2, ne  // ne = any
  40c080:	bl	402f48 <ferror@plt+0x19b8>
  40c084:	mov	x1, x19
  40c088:	bl	402f48 <ferror@plt+0x19b8>
  40c08c:	ldr	x1, [x22, #32]
  40c090:	mov	x19, #0x2                   	// #2
  40c094:	cmp	x0, x19
  40c098:	mov	x3, x23
  40c09c:	csel	x19, x0, x19, cs  // cs = hs, nlast
  40c0a0:	cmp	x19, x1
  40c0a4:	b.hi	40c1a4 <ferror@plt+0xac14>  // b.pmore
  40c0a8:	mov	x2, x22
  40c0ac:	add	x1, sp, #0xd0
  40c0b0:	add	x0, sp, #0x130
  40c0b4:	bl	4093c0 <ferror@plt+0x7e30>
  40c0b8:	mov	w19, w0
  40c0bc:	cbnz	w0, 40bef4 <ferror@plt+0xa964>
  40c0c0:	mov	x0, x20
  40c0c4:	mov	x20, x22
  40c0c8:	mov	x22, x0
  40c0cc:	ldr	x0, [x27]
  40c0d0:	ldr	w2, [x0, #1128]
  40c0d4:	ldr	w1, [x0, #1132]
  40c0d8:	cmp	w2, w1
  40c0dc:	b.ne	40bee4 <ferror@plt+0xa954>  // b.any
  40c0e0:	mov	x1, x20
  40c0e4:	mov	x0, x22
  40c0e8:	bl	407848 <ferror@plt+0x62b8>
  40c0ec:	cbz	x0, 40bedc <ferror@plt+0xa94c>
  40c0f0:	ldr	x1, [x20, #8]
  40c0f4:	ldr	x0, [x21, #8]
  40c0f8:	bl	402f48 <ferror@plt+0x19b8>
  40c0fc:	mov	x19, x0
  40c100:	mov	x1, #0x8                   	// #8
  40c104:	mov	x0, x23
  40c108:	bl	402f48 <ferror@plt+0x19b8>
  40c10c:	umulh	x2, x0, x25
  40c110:	mov	x1, #0x1                   	// #1
  40c114:	lsr	x2, x2, #3
  40c118:	cmp	x2, x19
  40c11c:	csel	x0, x2, x19, cs  // cs = hs, nlast
  40c120:	bl	402f48 <ferror@plt+0x19b8>
  40c124:	mov	x19, x0
  40c128:	ldr	x1, [x21, #8]
  40c12c:	ldr	x0, [x21, #24]
  40c130:	ldr	x2, [x20, #24]
  40c134:	sub	x3, x0, x1
  40c138:	cmp	x0, #0x0
  40c13c:	ldr	x1, [x20, #8]
  40c140:	csel	x0, x3, x0, ne  // ne = any
  40c144:	cmp	x2, #0x0
  40c148:	sub	x1, x2, x1
  40c14c:	csel	x1, x1, x2, ne  // ne = any
  40c150:	bl	402f48 <ferror@plt+0x19b8>
  40c154:	mov	x1, x19
  40c158:	bl	402f48 <ferror@plt+0x19b8>
  40c15c:	ldr	x1, [sp, #288]
  40c160:	mov	x19, #0x2                   	// #2
  40c164:	cmp	x0, x19
  40c168:	csel	x19, x0, x19, cs  // cs = hs, nlast
  40c16c:	cmp	x19, x1
  40c170:	b.ls	40bf90 <ferror@plt+0xaa00>  // b.plast
  40c174:	ldr	x0, [sp, #256]
  40c178:	lsl	x1, x19, #2
  40c17c:	bl	402f98 <ferror@plt+0x1a08>
  40c180:	str	x0, [sp, #256]
  40c184:	str	x19, [sp, #288]
  40c188:	b	40bf90 <ferror@plt+0xaa00>
  40c18c:	ldr	x0, [sp, #304]
  40c190:	lsl	x1, x19, #2
  40c194:	bl	402f98 <ferror@plt+0x1a08>
  40c198:	str	x0, [sp, #304]
  40c19c:	str	x19, [sp, #336]
  40c1a0:	b	40c004 <ferror@plt+0xaa74>
  40c1a4:	ldr	x0, [x22]
  40c1a8:	lsl	x1, x19, #2
  40c1ac:	bl	402f98 <ferror@plt+0x1a08>
  40c1b0:	str	x0, [x22]
  40c1b4:	mov	x3, x23
  40c1b8:	str	x19, [x22, #32]
  40c1bc:	b	40c0a8 <ferror@plt+0xab18>
  40c1c0:	ldr	x2, [x21]
  40c1c4:	ldr	w2, [x2]
  40c1c8:	cmp	w2, #0x1
  40c1cc:	b.ne	40bd2c <ferror@plt+0xa79c>  // b.any
  40c1d0:	str	w1, [x0]
  40c1d4:	mov	w19, #0x0                   	// #0
  40c1d8:	str	x1, [x24, #24]
  40c1dc:	cbz	x26, 40c284 <ferror@plt+0xacf4>
  40c1e0:	mov	x1, x26
  40c1e4:	mov	x0, x24
  40c1e8:	bl	404878 <ferror@plt+0x32e8>
  40c1ec:	ldp	x23, x24, [sp, #48]
  40c1f0:	ldp	x25, x26, [sp, #64]
  40c1f4:	b	40bec8 <ferror@plt+0xa938>
  40c1f8:	cmp	x20, x24
  40c1fc:	b.eq	40c240 <ferror@plt+0xacb0>  // b.none
  40c200:	ldr	x2, [x20, #24]
  40c204:	mov	x19, #0x2                   	// #2
  40c208:	ldr	x0, [x24, #32]
  40c20c:	cmp	x2, x19
  40c210:	csel	x19, x2, x19, cs  // cs = hs, nlast
  40c214:	cmp	x19, x0
  40c218:	ldr	x0, [x24]
  40c21c:	b.hi	40c26c <ferror@plt+0xacdc>  // b.pmore
  40c220:	ldrb	w3, [x20, #40]
  40c224:	ldr	x1, [x20]
  40c228:	str	x2, [x24, #24]
  40c22c:	ldur	q0, [x20, #8]
  40c230:	strb	w3, [x24, #40]
  40c234:	lsl	x2, x2, #2
  40c238:	stur	q0, [x24, #8]
  40c23c:	bl	401240 <memcpy@plt>
  40c240:	mov	w19, #0x0                   	// #0
  40c244:	ldr	x1, [x24, #16]
  40c248:	cmp	x1, x26
  40c24c:	b.hi	40c258 <ferror@plt+0xacc8>  // b.pmore
  40c250:	ldr	x27, [sp, #80]
  40c254:	b	40bf00 <ferror@plt+0xa970>
  40c258:	sub	x1, x1, x26
  40c25c:	mov	x0, x24
  40c260:	bl	404ff8 <ferror@plt+0x3a68>
  40c264:	ldr	x27, [sp, #80]
  40c268:	b	40bf00 <ferror@plt+0xa970>
  40c26c:	lsl	x1, x19, #2
  40c270:	bl	402f98 <ferror@plt+0x1a08>
  40c274:	str	x0, [x24]
  40c278:	str	x19, [x24, #32]
  40c27c:	ldr	x2, [x20, #24]
  40c280:	b	40c220 <ferror@plt+0xac90>
  40c284:	ldp	x23, x24, [sp, #48]
  40c288:	ldp	x25, x26, [sp, #64]
  40c28c:	b	40bec8 <ferror@plt+0xa938>
  40c290:	mov	x0, #0x0                   	// #0
  40c294:	b	40bca4 <ferror@plt+0xa714>
  40c298:	stp	x29, x30, [sp, #-128]!
  40c29c:	mov	x29, sp
  40c2a0:	stp	x21, x22, [sp, #32]
  40c2a4:	ldr	x21, [x1, #16]
  40c2a8:	stp	x23, x24, [sp, #48]
  40c2ac:	mov	x23, x2
  40c2b0:	ldr	x2, [x0, #16]
  40c2b4:	add	x21, x4, x21
  40c2b8:	stp	x19, x20, [sp, #16]
  40c2bc:	mov	x19, x0
  40c2c0:	mov	x20, x1
  40c2c4:	ldr	x0, [x0, #8]
  40c2c8:	cmp	x21, x2
  40c2cc:	ldr	x1, [x1, #8]
  40c2d0:	csel	x21, x21, x2, cs  // cs = hs, nlast
  40c2d4:	stp	x25, x26, [sp, #64]
  40c2d8:	mov	x26, x4
  40c2dc:	mov	x25, x3
  40c2e0:	bl	402f48 <ferror@plt+0x19b8>
  40c2e4:	mov	x22, x0
  40c2e8:	mov	x1, #0x8                   	// #8
  40c2ec:	mov	x0, x21
  40c2f0:	bl	402f48 <ferror@plt+0x19b8>
  40c2f4:	mov	x5, #0xe38f                	// #58255
  40c2f8:	mov	x1, #0x1                   	// #1
  40c2fc:	movk	x5, #0x8e38, lsl #16
  40c300:	movk	x5, #0x38e3, lsl #32
  40c304:	movk	x5, #0xe38e, lsl #48
  40c308:	umulh	x5, x0, x5
  40c30c:	lsr	x5, x5, #3
  40c310:	cmp	x5, x22
  40c314:	csel	x0, x5, x22, cs  // cs = hs, nlast
  40c318:	bl	402f48 <ferror@plt+0x19b8>
  40c31c:	mov	x22, x0
  40c320:	ldr	x1, [x19, #8]
  40c324:	ldr	x0, [x19, #24]
  40c328:	ldr	x2, [x20, #24]
  40c32c:	sub	x3, x0, x1
  40c330:	cmp	x0, #0x0
  40c334:	ldr	x1, [x20, #8]
  40c338:	csel	x0, x3, x0, ne  // ne = any
  40c33c:	cmp	x2, #0x0
  40c340:	sub	x1, x2, x1
  40c344:	csel	x1, x1, x2, ne  // ne = any
  40c348:	bl	402f48 <ferror@plt+0x19b8>
  40c34c:	mov	x1, x22
  40c350:	bl	402f48 <ferror@plt+0x19b8>
  40c354:	cmp	x19, x23
  40c358:	b.eq	40c528 <ferror@plt+0xaf98>  // b.none
  40c35c:	ldr	x1, [x23, #32]
  40c360:	cmp	x0, #0x2
  40c364:	mov	x24, #0x2                   	// #2
  40c368:	csel	x24, x0, x24, cs  // cs = hs, nlast
  40c36c:	mov	x6, x19
  40c370:	cmp	x24, x1
  40c374:	mov	w22, #0x0                   	// #0
  40c378:	b.hi	40c4fc <ferror@plt+0xaf6c>  // b.pmore
  40c37c:	ldr	x0, [x19, #24]
  40c380:	ldr	x1, [x20, #24]
  40c384:	cbz	x0, 40c390 <ferror@plt+0xae00>
  40c388:	ldr	x0, [x19, #8]
  40c38c:	cbz	x0, 40c420 <ferror@plt+0xae90>
  40c390:	cbz	x1, 40c518 <ferror@plt+0xaf88>
  40c394:	ldr	x0, [x6, #24]
  40c398:	cbnz	x0, 40c3d8 <ferror@plt+0xae48>
  40c39c:	stp	xzr, x21, [x23, #8]
  40c3a0:	mov	w19, #0x0                   	// #0
  40c3a4:	str	xzr, [x23, #24]
  40c3a8:	strb	wzr, [x23, #40]
  40c3ac:	stp	xzr, x21, [x25, #8]
  40c3b0:	str	xzr, [x25, #24]
  40c3b4:	strb	wzr, [x25, #40]
  40c3b8:	cbnz	w22, 40c3fc <ferror@plt+0xae6c>
  40c3bc:	mov	w0, w19
  40c3c0:	ldp	x19, x20, [sp, #16]
  40c3c4:	ldp	x21, x22, [sp, #32]
  40c3c8:	ldp	x23, x24, [sp, #48]
  40c3cc:	ldp	x25, x26, [sp, #64]
  40c3d0:	ldp	x29, x30, [sp], #128
  40c3d4:	ret
  40c3d8:	mov	x5, x21
  40c3dc:	mov	x4, x26
  40c3e0:	mov	x3, x25
  40c3e4:	mov	x2, x23
  40c3e8:	mov	x1, x20
  40c3ec:	mov	x0, x6
  40c3f0:	bl	40a3c0 <ferror@plt+0x8e30>
  40c3f4:	mov	w19, w0
  40c3f8:	cbz	w22, 40c3bc <ferror@plt+0xae2c>
  40c3fc:	ldr	x0, [sp, #80]
  40c400:	bl	401470 <free@plt>
  40c404:	mov	w0, w19
  40c408:	ldp	x19, x20, [sp, #16]
  40c40c:	ldp	x21, x22, [sp, #32]
  40c410:	ldp	x23, x24, [sp, #48]
  40c414:	ldp	x25, x26, [sp, #64]
  40c418:	ldp	x29, x30, [sp], #128
  40c41c:	ret
  40c420:	ldr	x0, [x20, #8]
  40c424:	orr	x0, x26, x0
  40c428:	cbnz	x0, 40c390 <ferror@plt+0xae00>
  40c42c:	cmp	x1, #0x1
  40c430:	b.ne	40c390 <ferror@plt+0xae00>  // b.any
  40c434:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40c438:	ldr	x2, [x20]
  40c43c:	ldr	x4, [x1, #584]
  40c440:	ldr	x1, [x6, #24]
  40c444:	ldr	w7, [x4, #1128]
  40c448:	ldr	w3, [x4, #1132]
  40c44c:	cmp	x1, #0x0
  40c450:	ldrsw	x5, [x2]
  40c454:	sub	x2, x1, #0x1
  40c458:	ccmp	w7, w3, #0x0, ne  // ne = any
  40c45c:	ldr	x7, [x6]
  40c460:	b.ne	40c570 <ferror@plt+0xafe0>  // b.any
  40c464:	ldr	x9, [x23]
  40c468:	mov	x8, #0xca00                	// #51712
  40c46c:	movk	x8, #0x3b9a, lsl #16
  40c470:	ldrsw	x3, [x7, x2, lsl #2]
  40c474:	madd	x0, x0, x8, x3
  40c478:	udiv	x3, x0, x5
  40c47c:	str	w3, [x9, x2, lsl #2]
  40c480:	msub	x0, x3, x5, x0
  40c484:	sub	x2, x2, #0x1
  40c488:	ldr	w6, [x4, #1128]
  40c48c:	ldr	w3, [x4, #1132]
  40c490:	cmp	w6, w3
  40c494:	ccmp	x1, x2, #0x0, eq  // eq = none
  40c498:	b.hi	40c470 <ferror@plt+0xaee0>  // b.pmore
  40c49c:	cmp	x0, #0x0
  40c4a0:	mov	w6, w0
  40c4a4:	cset	x0, ne  // ne = any
  40c4a8:	str	x1, [x23, #24]
  40c4ac:	ldr	x5, [x23]
  40c4b0:	sub	x5, x5, #0x4
  40c4b4:	b	40c4c4 <ferror@plt+0xaf34>
  40c4b8:	sub	x1, x1, #0x1
  40c4bc:	str	x1, [x23, #24]
  40c4c0:	cbz	x1, 40c57c <ferror@plt+0xafec>
  40c4c4:	ldr	w2, [x5, x1, lsl #2]
  40c4c8:	cbz	w2, 40c4b8 <ferror@plt+0xaf28>
  40c4cc:	ldr	x2, [x23, #8]
  40c4d0:	cmp	x2, x1
  40c4d4:	b.ls	40c4dc <ferror@plt+0xaf4c>  // b.plast
  40c4d8:	str	x2, [x23, #24]
  40c4dc:	ldr	w2, [x4, #1128]
  40c4e0:	ldr	x1, [x25]
  40c4e4:	cmp	w2, w3
  40c4e8:	cset	w19, ne  // ne = any
  40c4ec:	str	w6, [x1]
  40c4f0:	lsl	w19, w19, #3
  40c4f4:	str	x0, [x25, #24]
  40c4f8:	b	40c3b8 <ferror@plt+0xae28>
  40c4fc:	ldr	x0, [x23]
  40c500:	lsl	x1, x24, #2
  40c504:	bl	402f98 <ferror@plt+0x1a08>
  40c508:	str	x0, [x23]
  40c50c:	mov	x6, x19
  40c510:	str	x24, [x23, #32]
  40c514:	b	40c37c <ferror@plt+0xadec>
  40c518:	mov	w0, #0x3                   	// #3
  40c51c:	bl	402918 <ferror@plt+0x1388>
  40c520:	mov	w19, w0
  40c524:	b	40c3b8 <ferror@plt+0xae28>
  40c528:	ldp	x10, x11, [x19]
  40c52c:	cmp	x0, #0x2
  40c530:	ldp	x8, x9, [x19, #16]
  40c534:	mov	x24, #0x2                   	// #2
  40c538:	ldp	x6, x7, [x19, #32]
  40c53c:	csel	x24, x0, x24, cs  // cs = hs, nlast
  40c540:	stp	x10, x11, [sp, #80]
  40c544:	mov	w22, #0x1                   	// #1
  40c548:	lsl	x0, x24, #2
  40c54c:	stp	x8, x9, [sp, #96]
  40c550:	stp	x6, x7, [sp, #112]
  40c554:	bl	402f78 <ferror@plt+0x19e8>
  40c558:	add	x6, sp, #0x50
  40c55c:	str	x0, [x19]
  40c560:	stp	xzr, xzr, [x19, #8]
  40c564:	stp	xzr, x24, [x19, #24]
  40c568:	strb	wzr, [x19, #40]
  40c56c:	b	40c37c <ferror@plt+0xadec>
  40c570:	str	x1, [x23, #24]
  40c574:	mov	w6, #0x0                   	// #0
  40c578:	cbnz	x1, 40c4ac <ferror@plt+0xaf1c>
  40c57c:	str	xzr, [x23, #8]
  40c580:	strb	wzr, [x23, #40]
  40c584:	b	40c4dc <ferror@plt+0xaf4c>
  40c588:	stp	x29, x30, [sp, #-288]!
  40c58c:	mov	x29, sp
  40c590:	stp	x19, x20, [sp, #16]
  40c594:	mov	x19, x0
  40c598:	ldr	x0, [x2, #24]
  40c59c:	cbz	x0, 40c6f8 <ferror@plt+0xb168>
  40c5a0:	stp	x21, x22, [sp, #32]
  40c5a4:	mov	x22, x1
  40c5a8:	ldrb	w1, [x1, #40]
  40c5ac:	cbnz	w1, 40c8d8 <ferror@plt+0xb348>
  40c5b0:	ldr	x1, [x19, #8]
  40c5b4:	cbnz	x1, 40c6d4 <ferror@plt+0xb144>
  40c5b8:	ldr	x1, [x22, #8]
  40c5bc:	cbnz	x1, 40c6d4 <ferror@plt+0xb144>
  40c5c0:	ldr	x1, [x2, #8]
  40c5c4:	mov	x20, x2
  40c5c8:	cbnz	x1, 40c6d4 <ferror@plt+0xb144>
  40c5cc:	cmp	x0, #0x2
  40c5d0:	stp	x23, x24, [sp, #48]
  40c5d4:	mov	x24, #0x2                   	// #2
  40c5d8:	ldr	x1, [x3, #32]
  40c5dc:	csel	x23, x0, x24, cs  // cs = hs, nlast
  40c5e0:	str	x25, [sp, #64]
  40c5e4:	mov	x21, x3
  40c5e8:	cmp	x23, x1
  40c5ec:	lsl	x1, x23, #2
  40c5f0:	b.hi	40c8b4 <ferror@plt+0xb324>  // b.pmore
  40c5f4:	mov	x0, x1
  40c5f8:	bl	402f78 <ferror@plt+0x19e8>
  40c5fc:	ldr	x24, [x22, #24]
  40c600:	str	x0, [sp, #96]
  40c604:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  40c608:	add	x1, sp, #0x58
  40c60c:	movi	v0.4s, #0x0
  40c610:	add	x24, x24, #0x1
  40c614:	ldr	q1, [x0, #80]
  40c618:	mov	x25, #0x2                   	// #2
  40c61c:	cmp	x24, x25
  40c620:	stp	xzr, x23, [sp, #120]
  40c624:	csel	x24, x24, x25, cs  // cs = hs, nlast
  40c628:	stur	q0, [sp, #104]
  40c62c:	lsl	x0, x24, #2
  40c630:	strb	wzr, [sp, #136]
  40c634:	str	x1, [sp, #192]
  40c638:	stur	q0, [sp, #200]
  40c63c:	stur	q1, [sp, #216]
  40c640:	strb	wzr, [sp, #232]
  40c644:	bl	402f78 <ferror@plt+0x19e8>
  40c648:	movi	v0.4s, #0x0
  40c64c:	mov	x4, #0x1                   	// #1
  40c650:	ldr	x6, [sp, #192]
  40c654:	mov	x1, x0
  40c658:	str	x4, [sp, #216]
  40c65c:	mov	x0, x19
  40c660:	stur	q0, [sp, #200]
  40c664:	add	x2, sp, #0x60
  40c668:	mov	x3, #0x0                   	// #0
  40c66c:	strb	wzr, [sp, #232]
  40c670:	str	x1, [sp, #240]
  40c674:	mov	x1, x20
  40c678:	stur	q0, [sp, #248]
  40c67c:	stp	xzr, x24, [sp, #264]
  40c680:	strb	wzr, [sp, #280]
  40c684:	ldr	x5, [x21]
  40c688:	str	w25, [x6]
  40c68c:	strb	wzr, [x21, #40]
  40c690:	stur	q0, [x21, #8]
  40c694:	str	w4, [x5]
  40c698:	str	x4, [x21, #24]
  40c69c:	bl	40a5d0 <ferror@plt+0x9040>
  40c6a0:	mov	w19, w0
  40c6a4:	cbz	w0, 40c718 <ferror@plt+0xb188>
  40c6a8:	ldr	x0, [sp, #240]
  40c6ac:	bl	401470 <free@plt>
  40c6b0:	ldr	x0, [sp, #96]
  40c6b4:	bl	401470 <free@plt>
  40c6b8:	ldp	x21, x22, [sp, #32]
  40c6bc:	ldp	x23, x24, [sp, #48]
  40c6c0:	ldr	x25, [sp, #64]
  40c6c4:	mov	w0, w19
  40c6c8:	ldp	x19, x20, [sp, #16]
  40c6cc:	ldp	x29, x30, [sp], #288
  40c6d0:	ret
  40c6d4:	mov	x1, #0x0                   	// #0
  40c6d8:	mov	w0, #0x1                   	// #1
  40c6dc:	bl	402918 <ferror@plt+0x1388>
  40c6e0:	mov	w19, w0
  40c6e4:	mov	w0, w19
  40c6e8:	ldp	x19, x20, [sp, #16]
  40c6ec:	ldp	x21, x22, [sp, #32]
  40c6f0:	ldp	x29, x30, [sp], #288
  40c6f4:	ret
  40c6f8:	mov	x1, #0x0                   	// #0
  40c6fc:	mov	w0, #0x3                   	// #3
  40c700:	bl	402918 <ferror@plt+0x1388>
  40c704:	mov	w19, w0
  40c708:	mov	w0, w19
  40c70c:	ldp	x19, x20, [sp, #16]
  40c710:	ldp	x29, x30, [sp], #288
  40c714:	ret
  40c718:	ldr	x19, [x22, #24]
  40c71c:	cmp	x19, x25
  40c720:	csel	x19, x19, x25, cs  // cs = hs, nlast
  40c724:	lsl	x0, x19, #2
  40c728:	bl	402f78 <ferror@plt+0x19e8>
  40c72c:	movi	v0.4s, #0x0
  40c730:	str	x0, [sp, #144]
  40c734:	ldr	x4, [x22, #24]
  40c738:	stp	xzr, x19, [sp, #168]
  40c73c:	mov	x3, x0
  40c740:	cmp	x4, x25
  40c744:	strb	wzr, [sp, #184]
  40c748:	csel	x25, x4, x25, cs  // cs = hs, nlast
  40c74c:	stur	q0, [sp, #152]
  40c750:	cmp	x19, x25
  40c754:	b.cc	40c964 <ferror@plt+0xb3d4>  // b.lo, b.ul, b.last
  40c758:	mov	x0, x3
  40c75c:	ldrb	w3, [x22, #40]
  40c760:	ldr	x1, [x22]
  40c764:	mov	x23, #0xe38f                	// #58255
  40c768:	ldur	q0, [x22, #8]
  40c76c:	movk	x23, #0x8e38, lsl #16
  40c770:	movk	x23, #0x38e3, lsl #32
  40c774:	lsl	x2, x4, #2
  40c778:	movk	x23, #0xe38e, lsl #48
  40c77c:	adrp	x22, 433000 <ferror@plt+0x31a70>
  40c780:	add	x22, x22, #0x248
  40c784:	stur	q0, [sp, #152]
  40c788:	str	x4, [sp, #168]
  40c78c:	strb	w3, [sp, #184]
  40c790:	bl	401240 <memcpy@plt>
  40c794:	b	40c7c8 <ferror@plt+0xb238>
  40c798:	add	x1, sp, #0x60
  40c79c:	add	x2, sp, #0xf0
  40c7a0:	mov	x0, x1
  40c7a4:	mov	x3, #0x0                   	// #0
  40c7a8:	bl	4093c0 <ferror@plt+0x7e30>
  40c7ac:	cbnz	w0, 40c938 <ferror@plt+0xb3a8>
  40c7b0:	add	x2, sp, #0x60
  40c7b4:	mov	x1, x20
  40c7b8:	add	x0, sp, #0xf0
  40c7bc:	mov	x3, #0x0                   	// #0
  40c7c0:	bl	40a5d0 <ferror@plt+0x9040>
  40c7c4:	cbnz	w0, 40c938 <ferror@plt+0xb3a8>
  40c7c8:	ldr	x0, [x22]
  40c7cc:	ldr	w2, [x0, #1128]
  40c7d0:	ldr	w1, [x0, #1132]
  40c7d4:	cmp	w2, w1
  40c7d8:	b.ne	40c980 <ferror@plt+0xb3f0>  // b.any
  40c7dc:	ldr	x2, [sp, #168]
  40c7e0:	cbz	x2, 40c980 <ferror@plt+0xb3f0>
  40c7e4:	add	x2, sp, #0x90
  40c7e8:	add	x3, sp, #0xf0
  40c7ec:	add	x1, sp, #0xc0
  40c7f0:	mov	x0, x2
  40c7f4:	mov	x4, #0x0                   	// #0
  40c7f8:	bl	40c298 <ferror@plt+0xad08>
  40c7fc:	cbnz	w0, 40c938 <ferror@plt+0xb3a8>
  40c800:	ldr	x0, [sp, #264]
  40c804:	cmp	x0, #0x1
  40c808:	b.ne	40c828 <ferror@plt+0xb298>  // b.any
  40c80c:	ldr	x0, [sp, #248]
  40c810:	cbnz	x0, 40c828 <ferror@plt+0xb298>
  40c814:	ldr	x0, [sp, #240]
  40c818:	ldr	w0, [x0]
  40c81c:	cmp	w0, #0x1
  40c820:	b.eq	40c8fc <ferror@plt+0xb36c>  // b.none
  40c824:	nop
  40c828:	ldr	x1, [sp, #104]
  40c82c:	mov	x0, x1
  40c830:	bl	402f48 <ferror@plt+0x19b8>
  40c834:	mov	x19, x0
  40c838:	mov	x1, #0x8                   	// #8
  40c83c:	mov	x0, #0x0                   	// #0
  40c840:	bl	402f48 <ferror@plt+0x19b8>
  40c844:	umulh	x2, x0, x23
  40c848:	mov	x1, #0x1                   	// #1
  40c84c:	lsr	x2, x2, #3
  40c850:	cmp	x2, x19
  40c854:	csel	x0, x2, x19, cs  // cs = hs, nlast
  40c858:	bl	402f48 <ferror@plt+0x19b8>
  40c85c:	mov	x19, x0
  40c860:	ldr	x1, [sp, #120]
  40c864:	ldr	x0, [sp, #104]
  40c868:	cmp	x1, #0x0
  40c86c:	sub	x0, x1, x0
  40c870:	csel	x1, x0, x1, ne  // ne = any
  40c874:	mov	x0, x1
  40c878:	bl	402f48 <ferror@plt+0x19b8>
  40c87c:	mov	x1, x19
  40c880:	bl	402f48 <ferror@plt+0x19b8>
  40c884:	ldr	x1, [sp, #272]
  40c888:	mov	x19, #0x2                   	// #2
  40c88c:	cmp	x0, x19
  40c890:	csel	x19, x0, x19, cs  // cs = hs, nlast
  40c894:	cmp	x19, x1
  40c898:	b.ls	40c798 <ferror@plt+0xb208>  // b.plast
  40c89c:	ldr	x0, [sp, #240]
  40c8a0:	lsl	x1, x19, #2
  40c8a4:	bl	402f98 <ferror@plt+0x1a08>
  40c8a8:	str	x0, [sp, #240]
  40c8ac:	str	x19, [sp, #272]
  40c8b0:	b	40c798 <ferror@plt+0xb208>
  40c8b4:	ldr	x0, [x3]
  40c8b8:	bl	402f98 <ferror@plt+0x1a08>
  40c8bc:	str	x23, [x21, #32]
  40c8c0:	ldr	x1, [x20, #24]
  40c8c4:	str	x0, [x21]
  40c8c8:	cmp	x1, x24
  40c8cc:	csel	x23, x1, x24, cs  // cs = hs, nlast
  40c8d0:	lsl	x1, x23, #2
  40c8d4:	b	40c5f4 <ferror@plt+0xb064>
  40c8d8:	mov	x1, #0x0                   	// #0
  40c8dc:	mov	w0, #0x0                   	// #0
  40c8e0:	bl	402918 <ferror@plt+0x1388>
  40c8e4:	mov	w19, w0
  40c8e8:	mov	w0, w19
  40c8ec:	ldp	x19, x20, [sp, #16]
  40c8f0:	ldp	x21, x22, [sp, #32]
  40c8f4:	ldp	x29, x30, [sp], #288
  40c8f8:	ret
  40c8fc:	ldrb	w0, [sp, #280]
  40c900:	cbnz	w0, 40c828 <ferror@plt+0xb298>
  40c904:	add	x2, sp, #0xf0
  40c908:	add	x1, sp, #0x60
  40c90c:	mov	x0, x21
  40c910:	mov	x3, #0x0                   	// #0
  40c914:	bl	40a758 <ferror@plt+0x91c8>
  40c918:	cbnz	w0, 40c938 <ferror@plt+0xb3a8>
  40c91c:	mov	x2, x21
  40c920:	mov	x1, x20
  40c924:	add	x0, sp, #0xf0
  40c928:	mov	x3, #0x0                   	// #0
  40c92c:	bl	40a5d0 <ferror@plt+0x9040>
  40c930:	cbz	w0, 40c828 <ferror@plt+0xb298>
  40c934:	nop
  40c938:	mov	w19, w0
  40c93c:	ldr	x0, [sp, #144]
  40c940:	bl	401470 <free@plt>
  40c944:	ldr	x0, [sp, #240]
  40c948:	bl	401470 <free@plt>
  40c94c:	ldr	x0, [sp, #96]
  40c950:	bl	401470 <free@plt>
  40c954:	ldp	x21, x22, [sp, #32]
  40c958:	ldp	x23, x24, [sp, #48]
  40c95c:	ldr	x25, [sp, #64]
  40c960:	b	40c6c4 <ferror@plt+0xb134>
  40c964:	lsl	x1, x25, #2
  40c968:	bl	402f98 <ferror@plt+0x1a08>
  40c96c:	mov	x3, x0
  40c970:	str	x0, [sp, #144]
  40c974:	str	x25, [sp, #176]
  40c978:	ldr	x4, [x22, #24]
  40c97c:	b	40c758 <ferror@plt+0xb1c8>
  40c980:	ldr	w0, [x0, #1128]
  40c984:	mov	w19, #0x8                   	// #8
  40c988:	cmp	w1, w0
  40c98c:	csel	w19, wzr, w19, eq  // eq = none
  40c990:	b	40c93c <ferror@plt+0xb3ac>
  40c994:	nop
  40c998:	stp	x29, x30, [sp, #-112]!
  40c99c:	mov	x29, sp
  40c9a0:	stp	x25, x26, [sp, #64]
  40c9a4:	adrp	x25, 433000 <ferror@plt+0x31a70>
  40c9a8:	adrp	x26, 41a000 <ferror@plt+0x18a70>
  40c9ac:	add	x26, x26, #0xd8
  40c9b0:	stp	x21, x22, [sp, #32]
  40c9b4:	mov	w21, w0
  40c9b8:	mov	x22, x1
  40c9bc:	stp	x23, x24, [sp, #48]
  40c9c0:	adrp	x24, 41a000 <ferror@plt+0x18a70>
  40c9c4:	adrp	x23, 41a000 <ferror@plt+0x18a70>
  40c9c8:	add	x24, x24, #0x130
  40c9cc:	add	x23, x23, #0xe0
  40c9d0:	str	wzr, [x25, #552]
  40c9d4:	stp	x19, x20, [sp, #16]
  40c9d8:	mov	w19, #0x0                   	// #0
  40c9dc:	mov	w20, #0x0                   	// #0
  40c9e0:	str	x27, [sp, #80]
  40c9e4:	str	wzr, [sp, #100]
  40c9e8:	add	x4, sp, #0x64
  40c9ec:	mov	x3, x24
  40c9f0:	mov	x2, x23
  40c9f4:	mov	x1, x22
  40c9f8:	mov	w0, w21
  40c9fc:	bl	401420 <getopt_long@plt>
  40ca00:	cmn	w0, #0x1
  40ca04:	b.eq	40ca68 <ferror@plt+0xb4d8>  // b.none
  40ca08:	cmp	w0, #0x69
  40ca0c:	b.eq	40cc74 <ferror@plt+0xb6e4>  // b.none
  40ca10:	b.gt	40cb0c <ferror@plt+0xb57c>
  40ca14:	cmp	w0, #0x65
  40ca18:	b.eq	40ccc0 <ferror@plt+0xb730>  // b.none
  40ca1c:	b.le	40cc0c <ferror@plt+0xb67c>
  40ca20:	cmp	w0, #0x67
  40ca24:	b.eq	40ccec <ferror@plt+0xb75c>  // b.none
  40ca28:	cmp	w0, #0x68
  40ca2c:	b.ne	40cbbc <ferror@plt+0xb62c>  // b.any
  40ca30:	adrp	x0, 433000 <ferror@plt+0x31a70>
  40ca34:	mov	w20, #0x1                   	// #1
  40ca38:	ldr	x0, [x0, #584]
  40ca3c:	ldr	x0, [x0, #1256]
  40ca40:	bl	403090 <ferror@plt+0x1b00>
  40ca44:	add	x4, sp, #0x64
  40ca48:	mov	x3, x24
  40ca4c:	mov	x2, x23
  40ca50:	mov	x1, x22
  40ca54:	mov	w0, w21
  40ca58:	bl	401420 <getopt_long@plt>
  40ca5c:	cmn	w0, #0x1
  40ca60:	b.ne	40ca08 <ferror@plt+0xb478>  // b.any
  40ca64:	nop
  40ca68:	cbnz	w19, 40cd7c <ferror@plt+0xb7ec>
  40ca6c:	cbnz	w20, 40cd9c <ferror@plt+0xb80c>
  40ca70:	adrp	x19, 433000 <ferror@plt+0x31a70>
  40ca74:	ldr	x0, [x19, #584]
  40ca78:	ldr	x1, [x0, #1216]
  40ca7c:	cmp	x1, #0x1
  40ca80:	b.ls	40cd68 <ferror@plt+0xb7d8>  // b.plast
  40ca84:	ldrh	w1, [x0, #1138]
  40ca88:	orr	w1, w1, #0x8
  40ca8c:	strh	w1, [x0, #1138]
  40ca90:	ldr	w1, [x25, #552]
  40ca94:	ldr	x2, [x22, w1, sxtw #3]
  40ca98:	cbz	x2, 40cab8 <ferror@plt+0xb528>
  40ca9c:	ldrb	w3, [x2]
  40caa0:	cmp	w3, #0x2d
  40caa4:	b.ne	40cab8 <ferror@plt+0xb528>  // b.any
  40caa8:	ldrb	w3, [x2, #1]
  40caac:	cmp	w3, #0x2d
  40cab0:	b.eq	40cd88 <ferror@plt+0xb7f8>  // b.none
  40cab4:	nop
  40cab8:	str	w1, [sp, #100]
  40cabc:	cmp	w21, w1
  40cac0:	b.gt	40cacc <ferror@plt+0xb53c>
  40cac4:	b	40caec <ferror@plt+0xb55c>
  40cac8:	ldr	x0, [x19, #584]
  40cacc:	add	x1, x22, w1, sxtw #3
  40cad0:	add	x0, x0, #0x490
  40cad4:	bl	401940 <ferror@plt+0x3b0>
  40cad8:	ldr	w1, [sp, #100]
  40cadc:	add	w1, w1, #0x1
  40cae0:	str	w1, [sp, #100]
  40cae4:	cmp	w1, w21
  40cae8:	b.lt	40cac8 <ferror@plt+0xb538>  // b.tstop
  40caec:	mov	w0, #0x0                   	// #0
  40caf0:	ldp	x19, x20, [sp, #16]
  40caf4:	ldp	x21, x22, [sp, #32]
  40caf8:	ldp	x23, x24, [sp, #48]
  40cafc:	ldp	x25, x26, [sp, #64]
  40cb00:	ldr	x27, [sp, #80]
  40cb04:	ldp	x29, x30, [sp], #112
  40cb08:	ret
  40cb0c:	cmp	w0, #0x73
  40cb10:	b.eq	40cc40 <ferror@plt+0xb6b0>  // b.none
  40cb14:	b.le	40cb70 <ferror@plt+0xb5e0>
  40cb18:	cmp	w0, #0x77
  40cb1c:	b.eq	40cc8c <ferror@plt+0xb6fc>  // b.none
  40cb20:	cmp	w0, #0x78
  40cb24:	b.ne	40cba8 <ferror@plt+0xb618>  // b.any
  40cb28:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40cb2c:	ldr	x1, [x1, #584]
  40cb30:	ldr	x3, [x1, #1248]
  40cb34:	ldrh	w2, [x1, #1138]
  40cb38:	ldrb	w3, [x3]
  40cb3c:	orr	w2, w2, #0x1
  40cb40:	cmp	w3, #0x64
  40cb44:	b.eq	40cba0 <ferror@plt+0xb610>  // b.none
  40cb48:	adrp	x3, 41a000 <ferror@plt+0x18a70>
  40cb4c:	add	x3, x3, #0xb0
  40cb50:	mov	w4, #0xb                   	// #11
  40cb54:	strh	w2, [x1, #1138]
  40cb58:	mov	w2, w0
  40cb5c:	mov	x1, #0x0                   	// #0
  40cb60:	mov	w0, #0x9                   	// #9
  40cb64:	str	w4, [sp, #100]
  40cb68:	bl	402918 <ferror@plt+0x1388>
  40cb6c:	b	40caf0 <ferror@plt+0xb560>
  40cb70:	cmp	w0, #0x6c
  40cb74:	b.eq	40cd20 <ferror@plt+0xb790>  // b.none
  40cb78:	cmp	w0, #0x71
  40cb7c:	b.ne	40cc20 <ferror@plt+0xb690>  // b.any
  40cb80:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40cb84:	ldr	x1, [x1, #584]
  40cb88:	ldr	x3, [x1, #1248]
  40cb8c:	ldrh	w2, [x1, #1138]
  40cb90:	ldrb	w3, [x3]
  40cb94:	orr	w2, w2, #0x8
  40cb98:	cmp	w3, #0x64
  40cb9c:	b.eq	40cd54 <ferror@plt+0xb7c4>  // b.none
  40cba0:	strh	w2, [x1, #1138]
  40cba4:	b	40c9e8 <ferror@plt+0xb458>
  40cba8:	cmp	w0, #0x76
  40cbac:	b.ne	40cc20 <ferror@plt+0xb690>  // b.any
  40cbb0:	mov	w19, #0x1                   	// #1
  40cbb4:	mov	w20, w19
  40cbb8:	b	40c9e8 <ferror@plt+0xb458>
  40cbbc:	cmp	w0, #0x66
  40cbc0:	b.ne	40cc20 <ferror@plt+0xb690>  // b.any
  40cbc4:	adrp	x2, 433000 <ferror@plt+0x31a70>
  40cbc8:	adrp	x0, 433000 <ferror@plt+0x31a70>
  40cbcc:	add	x1, sp, #0x68
  40cbd0:	ldr	x2, [x2, #584]
  40cbd4:	ldr	x0, [x0, #544]
  40cbd8:	add	x27, x2, #0x4b8
  40cbdc:	str	x0, [x2, #1112]
  40cbe0:	bl	4044f8 <ferror@plt+0x2f68>
  40cbe4:	cbnz	w0, 40caf0 <ferror@plt+0xb560>
  40cbe8:	ldr	x1, [sp, #104]
  40cbec:	mov	x0, x27
  40cbf0:	bl	401bf8 <ferror@plt+0x668>
  40cbf4:	mov	x0, x27
  40cbf8:	mov	x1, x26
  40cbfc:	bl	401bf8 <ferror@plt+0x668>
  40cc00:	ldr	x0, [sp, #104]
  40cc04:	bl	401470 <free@plt>
  40cc08:	b	40c9e8 <ferror@plt+0xb458>
  40cc0c:	cmp	w0, #0x50
  40cc10:	b.eq	40cc28 <ferror@plt+0xb698>  // b.none
  40cc14:	cmp	w0, #0x56
  40cc18:	b.eq	40cbb0 <ferror@plt+0xb620>  // b.none
  40cc1c:	cbz	w0, 40c9e8 <ferror@plt+0xb458>
  40cc20:	mov	w0, #0x4                   	// #4
  40cc24:	b	40caf0 <ferror@plt+0xb560>
  40cc28:	adrp	x0, 433000 <ferror@plt+0x31a70>
  40cc2c:	ldr	x1, [x0, #584]
  40cc30:	ldrh	w0, [x1, #1138]
  40cc34:	orr	w0, w0, #0x80
  40cc38:	strh	w0, [x1, #1138]
  40cc3c:	b	40c9e8 <ferror@plt+0xb458>
  40cc40:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40cc44:	ldr	x1, [x1, #584]
  40cc48:	ldr	x3, [x1, #1248]
  40cc4c:	ldrh	w2, [x1, #1138]
  40cc50:	ldrb	w3, [x3]
  40cc54:	orr	w2, w2, #0x4
  40cc58:	cmp	w3, #0x64
  40cc5c:	b.ne	40cba0 <ferror@plt+0xb610>  // b.any
  40cc60:	adrp	x3, 41a000 <ferror@plt+0x18a70>
  40cc64:	mov	w4, #0x8                   	// #8
  40cc68:	add	x3, x3, #0xc8
  40cc6c:	strh	w2, [x1, #1138]
  40cc70:	b	40cb58 <ferror@plt+0xb5c8>
  40cc74:	adrp	x0, 433000 <ferror@plt+0x31a70>
  40cc78:	ldr	x1, [x0, #584]
  40cc7c:	ldrh	w0, [x1, #1138]
  40cc80:	orr	w0, w0, #0x20
  40cc84:	strh	w0, [x1, #1138]
  40cc88:	b	40c9e8 <ferror@plt+0xb458>
  40cc8c:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40cc90:	ldr	x1, [x1, #584]
  40cc94:	ldr	x3, [x1, #1248]
  40cc98:	ldrh	w2, [x1, #1138]
  40cc9c:	ldrb	w3, [x3]
  40cca0:	orr	w2, w2, #0x2
  40cca4:	cmp	w3, #0x64
  40cca8:	b.ne	40cba0 <ferror@plt+0xb610>  // b.any
  40ccac:	adrp	x3, 41a000 <ferror@plt+0x18a70>
  40ccb0:	mov	w4, #0x9                   	// #9
  40ccb4:	add	x3, x3, #0xa0
  40ccb8:	strh	w2, [x1, #1138]
  40ccbc:	b	40cb58 <ferror@plt+0xb5c8>
  40ccc0:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40ccc4:	adrp	x0, 433000 <ferror@plt+0x31a70>
  40ccc8:	ldr	x27, [x1, #584]
  40cccc:	ldr	x1, [x0, #544]
  40ccd0:	add	x27, x27, #0x4b8
  40ccd4:	mov	x0, x27
  40ccd8:	bl	401bf8 <ferror@plt+0x668>
  40ccdc:	mov	x1, x26
  40cce0:	mov	x0, x27
  40cce4:	bl	401bf8 <ferror@plt+0x668>
  40cce8:	b	40c9e8 <ferror@plt+0xb458>
  40ccec:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40ccf0:	ldr	x1, [x1, #584]
  40ccf4:	ldr	x3, [x1, #1248]
  40ccf8:	ldrh	w2, [x1, #1138]
  40ccfc:	ldrb	w3, [x3]
  40cd00:	orr	w2, w2, #0x40
  40cd04:	cmp	w3, #0x64
  40cd08:	b.ne	40cba0 <ferror@plt+0xb610>  // b.any
  40cd0c:	adrp	x3, 41a000 <ferror@plt+0x18a70>
  40cd10:	mov	w4, #0x5                   	// #5
  40cd14:	add	x3, x3, #0x88
  40cd18:	strh	w2, [x1, #1138]
  40cd1c:	b	40cb58 <ferror@plt+0xb5c8>
  40cd20:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40cd24:	ldr	x1, [x1, #584]
  40cd28:	ldr	x3, [x1, #1248]
  40cd2c:	ldrh	w2, [x1, #1138]
  40cd30:	ldrb	w3, [x3]
  40cd34:	orr	w2, w2, #0x10
  40cd38:	cmp	w3, #0x64
  40cd3c:	b.ne	40cba0 <ferror@plt+0xb610>  // b.any
  40cd40:	adrp	x3, 41a000 <ferror@plt+0x18a70>
  40cd44:	mov	w4, #0x6                   	// #6
  40cd48:	add	x3, x3, #0x80
  40cd4c:	strh	w2, [x1, #1138]
  40cd50:	b	40cb58 <ferror@plt+0xb5c8>
  40cd54:	adrp	x3, 41a000 <ferror@plt+0x18a70>
  40cd58:	mov	w4, #0x7                   	// #7
  40cd5c:	add	x3, x3, #0xa8
  40cd60:	strh	w2, [x1, #1138]
  40cd64:	b	40cb58 <ferror@plt+0xb5c8>
  40cd68:	ldr	x1, [x0, #1248]
  40cd6c:	ldrb	w1, [x1]
  40cd70:	cmp	w1, #0x64
  40cd74:	b.ne	40ca90 <ferror@plt+0xb500>  // b.any
  40cd78:	b	40ca84 <ferror@plt+0xb4f4>
  40cd7c:	mov	x0, #0x0                   	// #0
  40cd80:	bl	403090 <ferror@plt+0x1b00>
  40cd84:	b	40ca6c <ferror@plt+0xb4dc>
  40cd88:	ldrb	w2, [x2, #2]
  40cd8c:	cbnz	w2, 40cab8 <ferror@plt+0xb528>
  40cd90:	add	w1, w1, #0x1
  40cd94:	str	w1, [x25, #552]
  40cd98:	b	40cab8 <ferror@plt+0xb528>
  40cd9c:	mov	w0, #0x0                   	// #0
  40cda0:	bl	401280 <exit@plt>
  40cda4:	nop
  40cda8:	stp	x29, x30, [sp, #-256]!
  40cdac:	mov	x29, sp
  40cdb0:	str	x19, [sp, #16]
  40cdb4:	mov	x19, x0
  40cdb8:	add	x0, sp, #0x20
  40cdbc:	bl	413d70 <ferror@plt+0x127e0>
  40cdc0:	add	x1, sp, #0x20
  40cdc4:	add	x0, x19, #0xe0
  40cdc8:	bl	401940 <ferror@plt+0x3b0>
  40cdcc:	ldr	x19, [sp, #16]
  40cdd0:	ldp	x29, x30, [sp], #256
  40cdd4:	ret
  40cdd8:	stp	x29, x30, [sp, #-128]!
  40cddc:	and	w3, w3, #0xff
  40cde0:	mov	x29, sp
  40cde4:	ldr	x12, [x2]
  40cde8:	stp	x19, x20, [sp, #16]
  40cdec:	mov	x19, x0
  40cdf0:	stp	x21, x22, [sp, #32]
  40cdf4:	add	x8, x12, #0x1
  40cdf8:	and	w20, w4, #0xff
  40cdfc:	ldrb	w6, [x1, x12]
  40ce00:	str	x8, [x2]
  40ce04:	cbz	w6, 40d240 <ferror@plt+0xbcb0>
  40ce08:	sub	w11, w6, #0x1
  40ce0c:	mov	x10, x1
  40ce10:	and	w11, w11, #0xff
  40ce14:	cmp	w11, #0xe
  40ce18:	b.ls	40d248 <ferror@plt+0xbcb8>  // b.plast
  40ce1c:	lsr	w7, w6, #4
  40ce20:	adrp	x0, 41c000 <ferror@plt+0x1aa70>
  40ce24:	sub	w7, w7, #0x1
  40ce28:	add	x9, x1, x8
  40ce2c:	and	w7, w7, #0xff
  40ce30:	add	x5, x9, #0x10
  40ce34:	movi	v16.4s, #0x0
  40ce38:	ldr	q17, [x0, #4064]
  40ce3c:	add	x7, x5, w7, uxtw #4
  40ce40:	movi	v19.16b, #0x10
  40ce44:	movi	v18.16b, #0x8
  40ce48:	mov	v3.16b, v17.16b
  40ce4c:	cmp	x5, x7
  40ce50:	ldr	q2, [x9]
  40ce54:	mov	x9, x5
  40ce58:	add	v17.16b, v17.16b, v19.16b
  40ce5c:	add	x5, x5, #0x10
  40ce60:	umull	v6.8h, v3.8b, v18.8b
  40ce64:	uxtl	v4.8h, v2.8b
  40ce68:	umull2	v5.8h, v3.16b, v18.16b
  40ce6c:	uxtl2	v3.8h, v2.16b
  40ce70:	uxtl	v7.4s, v6.4h
  40ce74:	uxtl	v0.4s, v4.4h
  40ce78:	uxtl2	v6.4s, v6.8h
  40ce7c:	uxtl2	v4.4s, v4.8h
  40ce80:	sxtl	v21.2d, v7.2s
  40ce84:	sxtl2	v1.2d, v7.4s
  40ce88:	uxtl	v2.2d, v0.2s
  40ce8c:	uxtl2	v0.2d, v0.4s
  40ce90:	sxtl	v20.2d, v6.2s
  40ce94:	uxtl	v7.2d, v4.2s
  40ce98:	sshl	v2.2d, v2.2d, v21.2d
  40ce9c:	sshl	v1.2d, v0.2d, v1.2d
  40cea0:	sxtl2	v6.2d, v6.4s
  40cea4:	sshl	v0.2d, v7.2d, v20.2d
  40cea8:	uxtl2	v4.2d, v4.4s
  40ceac:	uxtl	v7.4s, v3.4h
  40ceb0:	uxtl	v20.4s, v5.4h
  40ceb4:	orr	v1.16b, v2.16b, v1.16b
  40ceb8:	sshl	v4.2d, v4.2d, v6.2d
  40cebc:	uxtl2	v2.4s, v3.8h
  40cec0:	sxtl	v6.2d, v20.2s
  40cec4:	orr	v1.16b, v1.16b, v0.16b
  40cec8:	uxtl	v0.2d, v7.2s
  40cecc:	uxtl2	v3.4s, v5.8h
  40ced0:	uxtl2	v7.2d, v7.4s
  40ced4:	orr	v1.16b, v1.16b, v4.16b
  40ced8:	sshl	v5.2d, v0.2d, v6.2d
  40cedc:	sxtl2	v0.2d, v20.4s
  40cee0:	uxtl	v4.2d, v2.2s
  40cee4:	sxtl	v6.2d, v3.2s
  40cee8:	orr	v1.16b, v1.16b, v5.16b
  40ceec:	sshl	v0.2d, v7.2d, v0.2d
  40cef0:	uxtl2	v2.2d, v2.4s
  40cef4:	sshl	v4.2d, v4.2d, v6.2d
  40cef8:	sxtl2	v3.2d, v3.4s
  40cefc:	orr	v0.16b, v1.16b, v0.16b
  40cf00:	sshl	v2.2d, v2.2d, v3.2d
  40cf04:	orr	v0.16b, v0.16b, v4.16b
  40cf08:	orr	v0.16b, v0.16b, v2.16b
  40cf0c:	orr	v16.16b, v16.16b, v0.16b
  40cf10:	b.ne	40ce48 <ferror@plt+0xb8b8>  // b.any
  40cf14:	movi	v0.4s, #0x0
  40cf18:	and	x0, x6, #0xf0
  40cf1c:	tst	w6, #0xffffff0f
  40cf20:	add	x8, x8, x0
  40cf24:	and	w5, w6, #0xf0
  40cf28:	ext	v0.16b, v16.16b, v0.16b, #8
  40cf2c:	orr	v16.16b, v16.16b, v0.16b
  40cf30:	mov	x1, v16.d[0]
  40cf34:	b.eq	40d140 <ferror@plt+0xbbb0>  // b.none
  40cf38:	ldrb	w7, [x10, x8]
  40cf3c:	add	w0, w5, #0x1
  40cf40:	lsl	w4, w5, #3
  40cf44:	add	x13, x8, #0x1
  40cf48:	and	w9, w0, #0xff
  40cf4c:	cmp	w6, w0, uxtb
  40cf50:	lsl	x4, x7, x4
  40cf54:	orr	x1, x1, x4
  40cf58:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40cf5c:	ldrb	w0, [x10, x13]
  40cf60:	lsl	w9, w9, #3
  40cf64:	add	w7, w5, #0x2
  40cf68:	add	x4, x8, #0x2
  40cf6c:	and	w7, w7, #0xff
  40cf70:	lsl	x9, x0, x9
  40cf74:	cmp	w6, w7
  40cf78:	orr	x1, x1, x9
  40cf7c:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40cf80:	ldrb	w4, [x10, x4]
  40cf84:	add	w0, w5, #0x3
  40cf88:	lsl	w7, w7, #3
  40cf8c:	add	x13, x8, #0x3
  40cf90:	and	w9, w0, #0xff
  40cf94:	cmp	w6, w0, uxtb
  40cf98:	lsl	x7, x4, x7
  40cf9c:	orr	x1, x1, x7
  40cfa0:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40cfa4:	ldrb	w4, [x10, x13]
  40cfa8:	lsl	w9, w9, #3
  40cfac:	add	w0, w5, #0x4
  40cfb0:	add	x7, x8, #0x4
  40cfb4:	and	w0, w0, #0xff
  40cfb8:	lsl	x9, x4, x9
  40cfbc:	cmp	w6, w0
  40cfc0:	orr	x1, x1, x9
  40cfc4:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40cfc8:	ldrb	w7, [x10, x7]
  40cfcc:	add	w4, w5, #0x5
  40cfd0:	lsl	w0, w0, #3
  40cfd4:	add	x13, x8, #0x5
  40cfd8:	and	w9, w4, #0xff
  40cfdc:	cmp	w6, w4, uxtb
  40cfe0:	lsl	x0, x7, x0
  40cfe4:	orr	x1, x1, x0
  40cfe8:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40cfec:	ldrb	w4, [x10, x13]
  40cff0:	lsl	w9, w9, #3
  40cff4:	add	w0, w5, #0x6
  40cff8:	add	x7, x8, #0x6
  40cffc:	and	w0, w0, #0xff
  40d000:	lsl	x9, x4, x9
  40d004:	cmp	w6, w0
  40d008:	orr	x1, x1, x9
  40d00c:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40d010:	ldrb	w7, [x10, x7]
  40d014:	add	w4, w5, #0x7
  40d018:	lsl	w0, w0, #3
  40d01c:	add	x13, x8, #0x7
  40d020:	and	w9, w4, #0xff
  40d024:	cmp	w6, w4, uxtb
  40d028:	lsl	x0, x7, x0
  40d02c:	orr	x1, x1, x0
  40d030:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40d034:	ldrb	w4, [x10, x13]
  40d038:	lsl	w9, w9, #3
  40d03c:	add	w0, w5, #0x8
  40d040:	add	x7, x8, #0x8
  40d044:	and	w0, w0, #0xff
  40d048:	lsl	x9, x4, x9
  40d04c:	cmp	w6, w0
  40d050:	orr	x1, x1, x9
  40d054:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40d058:	ldrb	w7, [x10, x7]
  40d05c:	add	w4, w5, #0x9
  40d060:	lsl	w0, w0, #3
  40d064:	add	x13, x8, #0x9
  40d068:	and	w9, w4, #0xff
  40d06c:	cmp	w6, w4, uxtb
  40d070:	lsl	x0, x7, x0
  40d074:	orr	x1, x1, x0
  40d078:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40d07c:	ldrb	w4, [x10, x13]
  40d080:	lsl	w9, w9, #3
  40d084:	add	w0, w5, #0xa
  40d088:	add	x7, x8, #0xa
  40d08c:	and	w0, w0, #0xff
  40d090:	lsl	x9, x4, x9
  40d094:	cmp	w6, w0
  40d098:	orr	x1, x1, x9
  40d09c:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40d0a0:	ldrb	w7, [x10, x7]
  40d0a4:	add	w4, w5, #0xb
  40d0a8:	lsl	w0, w0, #3
  40d0ac:	add	x13, x8, #0xb
  40d0b0:	and	w9, w4, #0xff
  40d0b4:	cmp	w6, w4, uxtb
  40d0b8:	lsl	x0, x7, x0
  40d0bc:	orr	x1, x1, x0
  40d0c0:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40d0c4:	ldrb	w4, [x10, x13]
  40d0c8:	lsl	w9, w9, #3
  40d0cc:	add	w0, w5, #0xc
  40d0d0:	add	x7, x8, #0xc
  40d0d4:	and	w0, w0, #0xff
  40d0d8:	lsl	x9, x4, x9
  40d0dc:	cmp	w6, w0
  40d0e0:	orr	x1, x1, x9
  40d0e4:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40d0e8:	ldrb	w7, [x10, x7]
  40d0ec:	add	w4, w5, #0xd
  40d0f0:	lsl	w0, w0, #3
  40d0f4:	add	x13, x8, #0xd
  40d0f8:	and	w9, w4, #0xff
  40d0fc:	cmp	w6, w4, uxtb
  40d100:	lsl	x0, x7, x0
  40d104:	orr	x1, x1, x0
  40d108:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40d10c:	ldrb	w0, [x10, x13]
  40d110:	lsl	w9, w9, #3
  40d114:	add	w5, w5, #0xe
  40d118:	add	x8, x8, #0xe
  40d11c:	and	w5, w5, #0xff
  40d120:	lsl	x9, x0, x9
  40d124:	cmp	w6, w5
  40d128:	orr	x1, x1, x9
  40d12c:	b.ls	40d140 <ferror@plt+0xbbb0>  // b.plast
  40d130:	ldrb	w0, [x10, x8]
  40d134:	lsl	w5, w5, #3
  40d138:	lsl	x5, x0, x5
  40d13c:	orr	x1, x1, x5
  40d140:	add	x12, x12, #0x2
  40d144:	add	x12, x12, w11, uxtb
  40d148:	str	x12, [x2]
  40d14c:	str	wzr, [sp, #72]
  40d150:	cmp	w3, #0x0
  40d154:	str	x1, [sp, #80]
  40d158:	ccmp	w20, #0x0, #0x0, eq  // eq = none
  40d15c:	add	x22, sp, #0x48
  40d160:	b.eq	40d1c0 <ferror@plt+0xbc30>  // b.none
  40d164:	add	x0, x19, #0x130
  40d168:	str	x23, [sp, #48]
  40d16c:	bl	401df0 <ferror@plt+0x860>
  40d170:	mov	x23, x0
  40d174:	mov	x1, #0x0                   	// #0
  40d178:	bl	401e00 <ferror@plt+0x870>
  40d17c:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40d180:	mov	x21, x0
  40d184:	ldr	x0, [x1, #584]
  40d188:	ldr	x0, [x0, #1248]
  40d18c:	ldrb	w0, [x0]
  40d190:	cmp	w0, #0x64
  40d194:	b.eq	40d214 <ferror@plt+0xbc84>  // b.none
  40d198:	ldr	x0, [x21]
  40d19c:	cbz	x0, 40d1e0 <ferror@plt+0xbc50>
  40d1a0:	mov	w2, #0x5                   	// #5
  40d1a4:	add	x22, sp, #0x48
  40d1a8:	mov	x1, x21
  40d1ac:	add	x0, x22, #0x8
  40d1b0:	str	w2, [sp, #72]
  40d1b4:	bl	407c50 <ferror@plt+0x66c0>
  40d1b8:	cbz	w20, 40d200 <ferror@plt+0xbc70>
  40d1bc:	ldr	x23, [sp, #48]
  40d1c0:	add	x0, x19, #0x90
  40d1c4:	mov	x1, x22
  40d1c8:	bl	401940 <ferror@plt+0x3b0>
  40d1cc:	mov	w0, #0x0                   	// #0
  40d1d0:	ldp	x19, x20, [sp, #16]
  40d1d4:	ldp	x21, x22, [sp, #32]
  40d1d8:	ldp	x29, x30, [sp], #128
  40d1dc:	ret
  40d1e0:	ldr	x0, [x21, #32]
  40d1e4:	cbnz	x0, 40d1a0 <ferror@plt+0xbc10>
  40d1e8:	ldr	x0, [x21, #16]
  40d1ec:	mov	w1, #0x3                   	// #3
  40d1f0:	str	w1, [sp, #72]
  40d1f4:	add	x22, sp, #0x48
  40d1f8:	str	x0, [sp, #80]
  40d1fc:	cbnz	w20, 40d1bc <ferror@plt+0xbc2c>
  40d200:	mov	x0, x23
  40d204:	mov	x1, #0x1                   	// #1
  40d208:	bl	401810 <ferror@plt+0x280>
  40d20c:	ldr	x23, [sp, #48]
  40d210:	b	40d1c0 <ferror@plt+0xbc30>
  40d214:	ldr	x1, [x23, #8]
  40d218:	mov	w0, #0x2                   	// #2
  40d21c:	sub	w0, w0, w20
  40d220:	cmp	x1, w0, sxtw
  40d224:	b.cs	40d198 <ferror@plt+0xbc08>  // b.hs, b.nlast
  40d228:	mov	x1, #0x0                   	// #0
  40d22c:	mov	w0, #0x10                  	// #16
  40d230:	bl	402918 <ferror@plt+0x1388>
  40d234:	cbz	w0, 40d198 <ferror@plt+0xbc08>
  40d238:	ldr	x23, [sp, #48]
  40d23c:	b	40d1d0 <ferror@plt+0xbc40>
  40d240:	mov	x1, #0x0                   	// #0
  40d244:	b	40d14c <ferror@plt+0xbbbc>
  40d248:	mov	x1, #0x0                   	// #0
  40d24c:	mov	w5, #0x0                   	// #0
  40d250:	b	40cf38 <ferror@plt+0xb9a8>
  40d254:	nop
  40d258:	stp	x29, x30, [sp, #-64]!
  40d25c:	mov	x29, sp
  40d260:	ldr	w3, [x1]
  40d264:	stp	x19, x20, [sp, #16]
  40d268:	cmp	w3, #0x5
  40d26c:	stp	x21, x22, [sp, #32]
  40d270:	mov	x21, x1
  40d274:	mov	x22, x2
  40d278:	b.eq	40d2a0 <ferror@plt+0xbd10>  // b.none
  40d27c:	mov	x19, x0
  40d280:	b.ls	40d2c0 <ferror@plt+0xbd30>  // b.plast
  40d284:	cmp	w3, #0x7
  40d288:	add	x20, x0, #0x260
  40d28c:	b.eq	40d2a8 <ferror@plt+0xbd18>  // b.none
  40d290:	b.ls	40d370 <ferror@plt+0xbde0>  // b.plast
  40d294:	sub	w3, w3, #0x8
  40d298:	cmp	w3, #0x3
  40d29c:	b.hi	40d2a8 <ferror@plt+0xbd18>  // b.pmore
  40d2a0:	add	x20, x21, #0x8
  40d2a4:	nop
  40d2a8:	mov	w0, #0x0                   	// #0
  40d2ac:	str	x20, [x22]
  40d2b0:	ldp	x19, x20, [sp, #16]
  40d2b4:	ldp	x21, x22, [sp, #32]
  40d2b8:	ldp	x29, x30, [sp], #64
  40d2bc:	ret
  40d2c0:	cmp	w3, #0x3
  40d2c4:	b.eq	40d2a0 <ferror@plt+0xbd10>  // b.none
  40d2c8:	cmp	w3, #0x4
  40d2cc:	b.ne	40d380 <ferror@plt+0xbdf0>  // b.any
  40d2d0:	adrp	x0, 433000 <ferror@plt+0x31a70>
  40d2d4:	mov	x1, #0x0                   	// #0
  40d2d8:	ldr	x20, [x21, #8]
  40d2dc:	ldr	x0, [x0, #584]
  40d2e0:	ldr	x0, [x0, #1248]
  40d2e4:	str	x23, [sp, #48]
  40d2e8:	ldrb	w0, [x0]
  40d2ec:	cmp	w0, #0x64
  40d2f0:	b.ne	40d3bc <ferror@plt+0xbe2c>  // b.any
  40d2f4:	add	x0, x19, #0xe0
  40d2f8:	bl	401df0 <ferror@plt+0x860>
  40d2fc:	mov	x1, x20
  40d300:	add	x0, x0, #0xa8
  40d304:	bl	401df0 <ferror@plt+0x860>
  40d308:	mov	x20, x0
  40d30c:	ldr	x23, [x19]
  40d310:	add	x19, x20, #0x10
  40d314:	ldr	x0, [x0, #8]
  40d318:	cmp	x0, x23
  40d31c:	b.eq	40d350 <ferror@plt+0xbdc0>  // b.none
  40d320:	ldr	x0, [x20, #16]
  40d324:	mov	x19, x20
  40d328:	ldr	x1, [x19], #16
  40d32c:	cbz	x0, 40d40c <ferror@plt+0xbe7c>
  40d330:	ldrb	w3, [x1, #1]
  40d334:	mov	x2, x23
  40d338:	mov	x0, x19
  40d33c:	cmp	w3, #0x0
  40d340:	cset	w3, eq  // eq = none
  40d344:	bl	408f30 <ferror@plt+0x79a0>
  40d348:	cbnz	w0, 40d404 <ferror@plt+0xbe74>
  40d34c:	str	x23, [x20, #8]
  40d350:	add	x20, x21, #0x8
  40d354:	mov	x1, x19
  40d358:	mov	x0, x20
  40d35c:	bl	407c50 <ferror@plt+0x66c0>
  40d360:	mov	w0, #0x5                   	// #5
  40d364:	ldr	x23, [sp, #48]
  40d368:	str	w0, [x21]
  40d36c:	b	40d2a8 <ferror@plt+0xbd18>
  40d370:	add	x19, x0, #0x230
  40d374:	cmp	w3, #0x6
  40d378:	csel	x20, x19, x20, eq  // eq = none
  40d37c:	b	40d2a8 <ferror@plt+0xbd18>
  40d380:	cmp	w3, #0x3
  40d384:	b.eq	40d2a8 <ferror@plt+0xbd18>  // b.none
  40d388:	ldr	x1, [x1, #8]
  40d38c:	cmp	w3, #0x0
  40d390:	add	x2, x19, #0x180
  40d394:	add	x0, x0, #0x130
  40d398:	csel	x0, x2, x0, ne  // ne = any
  40d39c:	bl	401df0 <ferror@plt+0x860>
  40d3a0:	ldr	w1, [x21]
  40d3a4:	cmp	w1, #0x1
  40d3a8:	mov	x1, #0x0                   	// #0
  40d3ac:	b.eq	40d3cc <ferror@plt+0xbe3c>  // b.none
  40d3b0:	bl	401e00 <ferror@plt+0x870>
  40d3b4:	mov	x20, x0
  40d3b8:	b	40d2a8 <ferror@plt+0xbd18>
  40d3bc:	add	x0, x19, #0xb8
  40d3c0:	bl	401e00 <ferror@plt+0x870>
  40d3c4:	ldr	x1, [x0]
  40d3c8:	b	40d2f4 <ferror@plt+0xbd64>
  40d3cc:	ldr	x21, [x21, #16]
  40d3d0:	bl	401e00 <ferror@plt+0x870>
  40d3d4:	mov	x20, x0
  40d3d8:	ldr	x0, [x0, #24]
  40d3dc:	cmp	x0, #0x1
  40d3e0:	b.eq	40d464 <ferror@plt+0xbed4>  // b.none
  40d3e4:	ldr	x0, [x20, #8]
  40d3e8:	cmp	x0, x21
  40d3ec:	b.ls	40d448 <ferror@plt+0xbeb8>  // b.plast
  40d3f0:	mov	x0, x20
  40d3f4:	mov	x1, x21
  40d3f8:	bl	401df0 <ferror@plt+0x860>
  40d3fc:	mov	x20, x0
  40d400:	b	40d2a8 <ferror@plt+0xbd18>
  40d404:	ldr	x23, [sp, #48]
  40d408:	b	40d2b0 <ferror@plt+0xbd20>
  40d40c:	mov	x0, x1
  40d410:	bl	401260 <strlen@plt>
  40d414:	mov	x1, #0x8                   	// #8
  40d418:	bl	402f48 <ferror@plt+0x19b8>
  40d41c:	mov	x2, #0xe38f                	// #58255
  40d420:	mov	x1, x0
  40d424:	movk	x2, #0x8e38, lsl #16
  40d428:	mov	x0, x19
  40d42c:	movk	x2, #0x38e3, lsl #32
  40d430:	movk	x2, #0xe38e, lsl #48
  40d434:	umulh	x1, x1, x2
  40d438:	lsr	x1, x1, #3
  40d43c:	bl	407b80 <ferror@plt+0x65f0>
  40d440:	ldr	x1, [x20]
  40d444:	b	40d330 <ferror@plt+0xbda0>
  40d448:	mov	x0, x21
  40d44c:	mov	x1, #0x1                   	// #1
  40d450:	bl	402f48 <ferror@plt+0x19b8>
  40d454:	mov	x1, x0
  40d458:	mov	x0, x20
  40d45c:	bl	413f68 <ferror@plt+0x129d8>
  40d460:	b	40d3f0 <ferror@plt+0xbe60>
  40d464:	ldr	x5, [x20]
  40d468:	ldrb	w2, [x5]
  40d46c:	cbz	w2, 40db08 <ferror@plt+0xc578>
  40d470:	sub	w4, w2, #0x1
  40d474:	and	w4, w4, #0xff
  40d478:	cmp	w4, #0xe
  40d47c:	b.ls	40db20 <ferror@plt+0xc590>  // b.plast
  40d480:	lsr	w1, w2, #4
  40d484:	adrp	x6, 41c000 <ferror@plt+0x1aa70>
  40d488:	sub	w1, w1, #0x1
  40d48c:	add	x3, x5, #0x11
  40d490:	and	w1, w1, #0xff
  40d494:	add	x0, x5, #0x1
  40d498:	movi	v6.4s, #0x0
  40d49c:	ldr	q7, [x6, #4064]
  40d4a0:	add	x1, x3, w1, uxtw #4
  40d4a4:	movi	v17.16b, #0x10
  40d4a8:	movi	v16.16b, #0x8
  40d4ac:	nop
  40d4b0:	mov	v3.16b, v7.16b
  40d4b4:	ldr	q1, [x0], #16
  40d4b8:	add	v7.16b, v7.16b, v17.16b
  40d4bc:	umull	v4.8h, v3.8b, v16.8b
  40d4c0:	uxtl	v2.8h, v1.8b
  40d4c4:	cmp	x0, x1
  40d4c8:	umull2	v3.8h, v3.16b, v16.16b
  40d4cc:	uxtl2	v1.8h, v1.16b
  40d4d0:	uxtl	v18.4s, v4.4h
  40d4d4:	uxtl	v5.4s, v2.4h
  40d4d8:	uxtl2	v4.4s, v4.8h
  40d4dc:	uxtl2	v2.4s, v2.8h
  40d4e0:	sxtl	v21.2d, v18.2s
  40d4e4:	uxtl	v0.2d, v5.2s
  40d4e8:	sxtl2	v18.2d, v18.4s
  40d4ec:	uxtl2	v5.2d, v5.4s
  40d4f0:	uxtl	v19.2d, v2.2s
  40d4f4:	sxtl	v20.2d, v4.2s
  40d4f8:	sshl	v0.2d, v0.2d, v21.2d
  40d4fc:	sshl	v5.2d, v5.2d, v18.2d
  40d500:	sxtl2	v4.2d, v4.4s
  40d504:	uxtl	v18.4s, v3.4h
  40d508:	sshl	v19.2d, v19.2d, v20.2d
  40d50c:	orr	v0.16b, v0.16b, v5.16b
  40d510:	uxtl2	v2.2d, v2.4s
  40d514:	uxtl	v5.4s, v1.4h
  40d518:	uxtl2	v1.4s, v1.8h
  40d51c:	orr	v0.16b, v0.16b, v19.16b
  40d520:	sshl	v2.2d, v2.2d, v4.2d
  40d524:	sxtl	v19.2d, v18.2s
  40d528:	uxtl	v4.2d, v5.2s
  40d52c:	sxtl2	v18.2d, v18.4s
  40d530:	orr	v0.16b, v0.16b, v2.16b
  40d534:	uxtl2	v5.2d, v5.4s
  40d538:	uxtl2	v2.4s, v3.8h
  40d53c:	sshl	v4.2d, v4.2d, v19.2d
  40d540:	uxtl	v3.2d, v1.2s
  40d544:	sshl	v5.2d, v5.2d, v18.2d
  40d548:	sxtl	v19.2d, v2.2s
  40d54c:	orr	v0.16b, v0.16b, v4.16b
  40d550:	uxtl2	v1.2d, v1.4s
  40d554:	sxtl2	v2.2d, v2.4s
  40d558:	sshl	v3.2d, v3.2d, v19.2d
  40d55c:	orr	v0.16b, v0.16b, v5.16b
  40d560:	sshl	v1.2d, v1.2d, v2.2d
  40d564:	orr	v0.16b, v0.16b, v3.16b
  40d568:	orr	v0.16b, v0.16b, v1.16b
  40d56c:	orr	v6.16b, v6.16b, v0.16b
  40d570:	b.ne	40d4b0 <ferror@plt+0xbf20>  // b.any
  40d574:	movi	v0.4s, #0x0
  40d578:	and	x0, x2, #0xf0
  40d57c:	tst	w2, #0xffffff0f
  40d580:	add	x0, x0, #0x1
  40d584:	and	w3, w2, #0xf0
  40d588:	ext	v0.16b, v6.16b, v0.16b, #8
  40d58c:	orr	v6.16b, v6.16b, v0.16b
  40d590:	mov	x1, v6.d[0]
  40d594:	b.eq	40d7a0 <ferror@plt+0xc210>  // b.none
  40d598:	ldrb	w8, [x5, x0]
  40d59c:	add	w6, w3, #0x1
  40d5a0:	lsl	w7, w3, #3
  40d5a4:	add	x10, x0, #0x1
  40d5a8:	and	w9, w6, #0xff
  40d5ac:	cmp	w2, w6, uxtb
  40d5b0:	lsl	x7, x8, x7
  40d5b4:	orr	x1, x1, x7
  40d5b8:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d5bc:	ldrb	w7, [x5, x10]
  40d5c0:	lsl	w9, w9, #3
  40d5c4:	add	w6, w3, #0x2
  40d5c8:	add	x8, x0, #0x2
  40d5cc:	and	w6, w6, #0xff
  40d5d0:	lsl	x9, x7, x9
  40d5d4:	cmp	w2, w6
  40d5d8:	orr	x1, x1, x9
  40d5dc:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d5e0:	ldrb	w8, [x5, x8]
  40d5e4:	add	w7, w3, #0x3
  40d5e8:	lsl	w6, w6, #3
  40d5ec:	add	x10, x0, #0x3
  40d5f0:	and	w9, w7, #0xff
  40d5f4:	cmp	w2, w7, uxtb
  40d5f8:	lsl	x6, x8, x6
  40d5fc:	orr	x1, x1, x6
  40d600:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d604:	ldrb	w7, [x5, x10]
  40d608:	lsl	w9, w9, #3
  40d60c:	add	w6, w3, #0x4
  40d610:	add	x8, x0, #0x4
  40d614:	and	w6, w6, #0xff
  40d618:	lsl	x9, x7, x9
  40d61c:	cmp	w2, w6
  40d620:	orr	x1, x1, x9
  40d624:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d628:	ldrb	w8, [x5, x8]
  40d62c:	add	w7, w3, #0x5
  40d630:	lsl	w6, w6, #3
  40d634:	add	x10, x0, #0x5
  40d638:	and	w9, w7, #0xff
  40d63c:	cmp	w2, w7, uxtb
  40d640:	lsl	x6, x8, x6
  40d644:	orr	x1, x1, x6
  40d648:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d64c:	ldrb	w7, [x5, x10]
  40d650:	lsl	w9, w9, #3
  40d654:	add	w6, w3, #0x6
  40d658:	add	x8, x0, #0x6
  40d65c:	and	w6, w6, #0xff
  40d660:	lsl	x9, x7, x9
  40d664:	cmp	w2, w6
  40d668:	orr	x1, x1, x9
  40d66c:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d670:	ldrb	w8, [x5, x8]
  40d674:	add	w7, w3, #0x7
  40d678:	lsl	w6, w6, #3
  40d67c:	add	x10, x0, #0x7
  40d680:	and	w9, w7, #0xff
  40d684:	cmp	w2, w7, uxtb
  40d688:	lsl	x6, x8, x6
  40d68c:	orr	x1, x1, x6
  40d690:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d694:	ldrb	w7, [x5, x10]
  40d698:	lsl	w9, w9, #3
  40d69c:	add	w6, w3, #0x8
  40d6a0:	add	x8, x0, #0x8
  40d6a4:	and	w6, w6, #0xff
  40d6a8:	lsl	x9, x7, x9
  40d6ac:	cmp	w2, w6
  40d6b0:	orr	x1, x1, x9
  40d6b4:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d6b8:	ldrb	w8, [x5, x8]
  40d6bc:	add	w7, w3, #0x9
  40d6c0:	lsl	w6, w6, #3
  40d6c4:	add	x10, x0, #0x9
  40d6c8:	and	w9, w7, #0xff
  40d6cc:	cmp	w2, w7, uxtb
  40d6d0:	lsl	x6, x8, x6
  40d6d4:	orr	x1, x1, x6
  40d6d8:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d6dc:	ldrb	w7, [x5, x10]
  40d6e0:	lsl	w9, w9, #3
  40d6e4:	add	w6, w3, #0xa
  40d6e8:	add	x8, x0, #0xa
  40d6ec:	and	w6, w6, #0xff
  40d6f0:	lsl	x9, x7, x9
  40d6f4:	cmp	w2, w6
  40d6f8:	orr	x1, x1, x9
  40d6fc:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d700:	ldrb	w9, [x5, x8]
  40d704:	add	w7, w3, #0xb
  40d708:	lsl	w6, w6, #3
  40d70c:	add	x10, x0, #0xb
  40d710:	and	w8, w7, #0xff
  40d714:	cmp	w2, w7, uxtb
  40d718:	lsl	x6, x9, x6
  40d71c:	orr	x1, x1, x6
  40d720:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d724:	ldrb	w7, [x5, x10]
  40d728:	lsl	w8, w8, #3
  40d72c:	add	w6, w3, #0xc
  40d730:	add	x9, x0, #0xc
  40d734:	and	w6, w6, #0xff
  40d738:	lsl	x7, x7, x8
  40d73c:	cmp	w2, w6
  40d740:	orr	x1, x1, x7
  40d744:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d748:	ldrb	w8, [x5, x9]
  40d74c:	add	w7, w3, #0xd
  40d750:	lsl	w6, w6, #3
  40d754:	add	x10, x0, #0xd
  40d758:	and	w9, w7, #0xff
  40d75c:	cmp	w2, w7, uxtb
  40d760:	lsl	x6, x8, x6
  40d764:	orr	x1, x1, x6
  40d768:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d76c:	ldrb	w6, [x5, x10]
  40d770:	lsl	w9, w9, #3
  40d774:	add	w3, w3, #0xe
  40d778:	add	x0, x0, #0xe
  40d77c:	and	w3, w3, #0xff
  40d780:	lsl	x9, x6, x9
  40d784:	cmp	w2, w3
  40d788:	orr	x1, x1, x9
  40d78c:	b.ls	40d7a0 <ferror@plt+0xc210>  // b.plast
  40d790:	ldrb	w0, [x5, x0]
  40d794:	lsl	w3, w3, #3
  40d798:	lsl	x3, x0, x3
  40d79c:	orr	x1, x1, x3
  40d7a0:	and	x2, x4, #0xff
  40d7a4:	add	x0, x2, #0x2
  40d7a8:	add	x2, x2, #0x3
  40d7ac:	ldrb	w6, [x5, x0]
  40d7b0:	cbz	w6, 40db00 <ferror@plt+0xc570>
  40d7b4:	sub	w0, w6, #0x1
  40d7b8:	and	w0, w0, #0xff
  40d7bc:	cmp	w0, #0xe
  40d7c0:	b.ls	40db14 <ferror@plt+0xc584>  // b.plast
  40d7c4:	lsr	w3, w6, #4
  40d7c8:	adrp	x7, 41c000 <ferror@plt+0x1aa70>
  40d7cc:	sub	w3, w3, #0x1
  40d7d0:	add	x4, x5, x2
  40d7d4:	and	w3, w3, #0xff
  40d7d8:	add	x0, x4, #0x10
  40d7dc:	movi	v6.4s, #0x0
  40d7e0:	ldr	q7, [x7, #4064]
  40d7e4:	add	x3, x0, w3, uxtw #4
  40d7e8:	movi	v17.16b, #0x10
  40d7ec:	movi	v16.16b, #0x8
  40d7f0:	mov	v3.16b, v7.16b
  40d7f4:	cmp	x0, x3
  40d7f8:	ldr	q1, [x4]
  40d7fc:	mov	x4, x0
  40d800:	add	v7.16b, v7.16b, v17.16b
  40d804:	add	x0, x0, #0x10
  40d808:	umull	v4.8h, v3.8b, v16.8b
  40d80c:	uxtl	v2.8h, v1.8b
  40d810:	umull2	v3.8h, v3.16b, v16.16b
  40d814:	uxtl2	v1.8h, v1.16b
  40d818:	uxtl	v18.4s, v4.4h
  40d81c:	uxtl	v5.4s, v2.4h
  40d820:	uxtl2	v4.4s, v4.8h
  40d824:	uxtl2	v2.4s, v2.8h
  40d828:	sxtl	v21.2d, v18.2s
  40d82c:	uxtl	v0.2d, v5.2s
  40d830:	sxtl2	v18.2d, v18.4s
  40d834:	uxtl2	v5.2d, v5.4s
  40d838:	sxtl	v20.2d, v4.2s
  40d83c:	uxtl	v19.2d, v2.2s
  40d840:	sshl	v0.2d, v0.2d, v21.2d
  40d844:	sshl	v5.2d, v5.2d, v18.2d
  40d848:	sxtl2	v4.2d, v4.4s
  40d84c:	uxtl	v18.4s, v3.4h
  40d850:	sshl	v19.2d, v19.2d, v20.2d
  40d854:	orr	v0.16b, v0.16b, v5.16b
  40d858:	uxtl2	v2.2d, v2.4s
  40d85c:	uxtl	v5.4s, v1.4h
  40d860:	uxtl2	v1.4s, v1.8h
  40d864:	orr	v0.16b, v0.16b, v19.16b
  40d868:	sshl	v2.2d, v2.2d, v4.2d
  40d86c:	sxtl	v19.2d, v18.2s
  40d870:	uxtl	v4.2d, v5.2s
  40d874:	sxtl2	v18.2d, v18.4s
  40d878:	orr	v0.16b, v0.16b, v2.16b
  40d87c:	uxtl2	v5.2d, v5.4s
  40d880:	uxtl2	v2.4s, v3.8h
  40d884:	sshl	v4.2d, v4.2d, v19.2d
  40d888:	uxtl	v3.2d, v1.2s
  40d88c:	sshl	v5.2d, v5.2d, v18.2d
  40d890:	sxtl	v19.2d, v2.2s
  40d894:	orr	v0.16b, v0.16b, v4.16b
  40d898:	uxtl2	v1.2d, v1.4s
  40d89c:	sxtl2	v2.2d, v2.4s
  40d8a0:	sshl	v3.2d, v3.2d, v19.2d
  40d8a4:	orr	v0.16b, v0.16b, v5.16b
  40d8a8:	sshl	v1.2d, v1.2d, v2.2d
  40d8ac:	orr	v0.16b, v0.16b, v3.16b
  40d8b0:	orr	v0.16b, v0.16b, v1.16b
  40d8b4:	orr	v6.16b, v6.16b, v0.16b
  40d8b8:	b.ne	40d7f0 <ferror@plt+0xc260>  // b.any
  40d8bc:	movi	v0.4s, #0x0
  40d8c0:	and	x0, x6, #0xf0
  40d8c4:	add	x2, x2, x0
  40d8c8:	tst	w6, #0xffffff0f
  40d8cc:	and	w0, w6, #0xf0
  40d8d0:	ext	v0.16b, v6.16b, v0.16b, #8
  40d8d4:	orr	v6.16b, v6.16b, v0.16b
  40d8d8:	mov	x20, v6.d[0]
  40d8dc:	b.eq	40dae8 <ferror@plt+0xc558>  // b.none
  40d8e0:	ldrb	w7, [x5, x2]
  40d8e4:	add	w3, w0, #0x1
  40d8e8:	lsl	w4, w0, #3
  40d8ec:	add	x9, x2, #0x1
  40d8f0:	and	w8, w3, #0xff
  40d8f4:	cmp	w6, w3, uxtb
  40d8f8:	lsl	x4, x7, x4
  40d8fc:	orr	x20, x20, x4
  40d900:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40d904:	ldrb	w4, [x5, x9]
  40d908:	lsl	w8, w8, #3
  40d90c:	add	w3, w0, #0x2
  40d910:	add	x7, x2, #0x2
  40d914:	and	w3, w3, #0xff
  40d918:	lsl	x8, x4, x8
  40d91c:	cmp	w6, w3
  40d920:	orr	x20, x20, x8
  40d924:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40d928:	ldrb	w7, [x5, x7]
  40d92c:	add	w4, w0, #0x3
  40d930:	lsl	w3, w3, #3
  40d934:	add	x9, x2, #0x3
  40d938:	and	w8, w4, #0xff
  40d93c:	cmp	w6, w4, uxtb
  40d940:	lsl	x3, x7, x3
  40d944:	orr	x20, x20, x3
  40d948:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40d94c:	ldrb	w4, [x5, x9]
  40d950:	lsl	w8, w8, #3
  40d954:	add	w3, w0, #0x4
  40d958:	add	x7, x2, #0x4
  40d95c:	and	w3, w3, #0xff
  40d960:	lsl	x8, x4, x8
  40d964:	cmp	w6, w3
  40d968:	orr	x20, x20, x8
  40d96c:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40d970:	ldrb	w7, [x5, x7]
  40d974:	add	w4, w0, #0x5
  40d978:	lsl	w3, w3, #3
  40d97c:	add	x9, x2, #0x5
  40d980:	and	w8, w4, #0xff
  40d984:	cmp	w6, w4, uxtb
  40d988:	lsl	x3, x7, x3
  40d98c:	orr	x20, x20, x3
  40d990:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40d994:	ldrb	w4, [x5, x9]
  40d998:	lsl	w8, w8, #3
  40d99c:	add	w3, w0, #0x6
  40d9a0:	add	x7, x2, #0x6
  40d9a4:	and	w3, w3, #0xff
  40d9a8:	lsl	x8, x4, x8
  40d9ac:	cmp	w6, w3
  40d9b0:	orr	x20, x20, x8
  40d9b4:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40d9b8:	ldrb	w7, [x5, x7]
  40d9bc:	add	w4, w0, #0x7
  40d9c0:	lsl	w3, w3, #3
  40d9c4:	add	x9, x2, #0x7
  40d9c8:	and	w8, w4, #0xff
  40d9cc:	cmp	w6, w4, uxtb
  40d9d0:	lsl	x3, x7, x3
  40d9d4:	orr	x20, x20, x3
  40d9d8:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40d9dc:	ldrb	w4, [x5, x9]
  40d9e0:	lsl	w8, w8, #3
  40d9e4:	add	w3, w0, #0x8
  40d9e8:	add	x7, x2, #0x8
  40d9ec:	and	w3, w3, #0xff
  40d9f0:	lsl	x8, x4, x8
  40d9f4:	cmp	w6, w3
  40d9f8:	orr	x20, x20, x8
  40d9fc:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40da00:	ldrb	w7, [x5, x7]
  40da04:	add	w4, w0, #0x9
  40da08:	lsl	w3, w3, #3
  40da0c:	add	x9, x2, #0x9
  40da10:	and	w8, w4, #0xff
  40da14:	cmp	w6, w4, uxtb
  40da18:	lsl	x3, x7, x3
  40da1c:	orr	x20, x20, x3
  40da20:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40da24:	ldrb	w4, [x5, x9]
  40da28:	lsl	w8, w8, #3
  40da2c:	add	w3, w0, #0xa
  40da30:	add	x7, x2, #0xa
  40da34:	and	w3, w3, #0xff
  40da38:	lsl	x8, x4, x8
  40da3c:	cmp	w6, w3
  40da40:	orr	x20, x20, x8
  40da44:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40da48:	ldrb	w8, [x5, x7]
  40da4c:	add	w4, w0, #0xb
  40da50:	lsl	w3, w3, #3
  40da54:	add	x9, x2, #0xb
  40da58:	and	w7, w4, #0xff
  40da5c:	cmp	w6, w4, uxtb
  40da60:	lsl	x3, x8, x3
  40da64:	orr	x20, x20, x3
  40da68:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40da6c:	ldrb	w4, [x5, x9]
  40da70:	lsl	w7, w7, #3
  40da74:	add	w3, w0, #0xc
  40da78:	add	x8, x2, #0xc
  40da7c:	and	w3, w3, #0xff
  40da80:	lsl	x4, x4, x7
  40da84:	cmp	w6, w3
  40da88:	orr	x20, x20, x4
  40da8c:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40da90:	ldrb	w7, [x5, x8]
  40da94:	add	w4, w0, #0xd
  40da98:	lsl	w3, w3, #3
  40da9c:	add	x9, x2, #0xd
  40daa0:	and	w8, w4, #0xff
  40daa4:	cmp	w6, w4, uxtb
  40daa8:	lsl	x3, x7, x3
  40daac:	orr	x20, x20, x3
  40dab0:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40dab4:	ldrb	w3, [x5, x9]
  40dab8:	lsl	w8, w8, #3
  40dabc:	add	w0, w0, #0xe
  40dac0:	add	x2, x2, #0xe
  40dac4:	and	w0, w0, #0xff
  40dac8:	lsl	x8, x3, x8
  40dacc:	cmp	w6, w0
  40dad0:	orr	x20, x20, x8
  40dad4:	b.ls	40dae8 <ferror@plt+0xc558>  // b.plast
  40dad8:	ldrb	w2, [x5, x2]
  40dadc:	lsl	w0, w0, #3
  40dae0:	lsl	x0, x2, x0
  40dae4:	orr	x20, x20, x0
  40dae8:	add	x0, x19, #0x180
  40daec:	bl	401df0 <ferror@plt+0x860>
  40daf0:	mov	x1, x20
  40daf4:	bl	401df0 <ferror@plt+0x860>
  40daf8:	mov	x20, x0
  40dafc:	b	40d3e4 <ferror@plt+0xbe54>
  40db00:	mov	x20, #0x0                   	// #0
  40db04:	b	40dae8 <ferror@plt+0xc558>
  40db08:	mov	x2, #0x2                   	// #2
  40db0c:	mov	x1, #0x0                   	// #0
  40db10:	b	40d7ac <ferror@plt+0xc21c>
  40db14:	mov	x20, #0x0                   	// #0
  40db18:	mov	w0, #0x0                   	// #0
  40db1c:	b	40d8e0 <ferror@plt+0xc350>
  40db20:	mov	x1, #0x0                   	// #0
  40db24:	mov	w3, #0x0                   	// #0
  40db28:	b	40d598 <ferror@plt+0xc008>
  40db2c:	nop
  40db30:	stp	x29, x30, [sp, #-128]!
  40db34:	mov	x29, sp
  40db38:	stp	x21, x22, [sp, #32]
  40db3c:	adrp	x22, 433000 <ferror@plt+0x31a70>
  40db40:	stp	x19, x20, [sp, #16]
  40db44:	mov	x19, x0
  40db48:	ldr	x0, [x22, #584]
  40db4c:	stp	x23, x24, [sp, #48]
  40db50:	and	w24, w1, #0xff
  40db54:	ldr	x0, [x0, #1248]
  40db58:	ldrb	w0, [x0]
  40db5c:	cmp	w0, #0x64
  40db60:	b.eq	40dc24 <ferror@plt+0xc694>  // b.none
  40db64:	add	x23, x19, #0x90
  40db68:	mov	x1, x2
  40db6c:	mov	x0, x23
  40db70:	bl	401e00 <ferror@plt+0x870>
  40db74:	mov	x20, x0
  40db78:	ldr	w0, [x0]
  40db7c:	cmp	w0, #0x8
  40db80:	b.ne	40dbb4 <ferror@plt+0xc624>  // b.any
  40db84:	cmp	w24, #0x3f
  40db88:	b.eq	40dd00 <ferror@plt+0xc770>  // b.none
  40db8c:	mov	x1, #0x0                   	// #0
  40db90:	mov	w0, #0x13                  	// #19
  40db94:	bl	402918 <ferror@plt+0x1388>
  40db98:	mov	w21, w0
  40db9c:	mov	w0, w21
  40dba0:	ldp	x19, x20, [sp, #16]
  40dba4:	ldp	x21, x22, [sp, #32]
  40dba8:	ldp	x23, x24, [sp, #48]
  40dbac:	ldp	x29, x30, [sp], #128
  40dbb0:	ret
  40dbb4:	add	x2, sp, #0x78
  40dbb8:	mov	x1, x20
  40dbbc:	mov	x0, x19
  40dbc0:	bl	40d258 <ferror@plt+0xbcc8>
  40dbc4:	mov	w21, w0
  40dbc8:	cbnz	w0, 40db9c <ferror@plt+0xc60c>
  40dbcc:	ldr	w0, [x20]
  40dbd0:	sub	w1, w0, #0x2
  40dbd4:	cmp	w1, #0x1
  40dbd8:	b.ls	40dc54 <ferror@plt+0xc6c4>  // b.plast
  40dbdc:	ldr	x0, [sp, #120]
  40dbe0:	ldr	x1, [x0]
  40dbe4:	cbz	x1, 40dd28 <ferror@plt+0xc798>
  40dbe8:	ldr	x1, [x19, #8]
  40dbec:	cmp	w24, #0x3f
  40dbf0:	cset	w2, eq  // eq = none
  40dbf4:	bl	407ec8 <ferror@plt+0x6938>
  40dbf8:	cbnz	w0, 40dd34 <ferror@plt+0xc7a4>
  40dbfc:	ldr	x0, [x22, #584]
  40dc00:	ldr	x0, [x0, #1248]
  40dc04:	ldrb	w0, [x0]
  40dc08:	cmp	w0, #0x64
  40dc0c:	b.ne	40de24 <ferror@plt+0xc894>  // b.any
  40dc10:	cmp	w24, #0x3f
  40dc14:	mov	w1, #0x64                  	// #100
  40dc18:	ccmp	w0, w1, #0x0, eq  // eq = none
  40dc1c:	b.eq	40db9c <ferror@plt+0xc60c>  // b.none
  40dc20:	b	40dcdc <ferror@plt+0xc74c>
  40dc24:	ldr	x0, [x19, #152]
  40dc28:	add	x1, x2, #0x1
  40dc2c:	cmp	x1, x0
  40dc30:	b.ls	40db64 <ferror@plt+0xc5d4>  // b.plast
  40dc34:	mov	x1, #0x0                   	// #0
  40dc38:	mov	w0, #0x10                  	// #16
  40dc3c:	str	x2, [sp, #104]
  40dc40:	bl	402918 <ferror@plt+0x1388>
  40dc44:	mov	w21, w0
  40dc48:	ldr	x2, [sp, #104]
  40dc4c:	cbz	w0, 40db64 <ferror@plt+0xc5d4>
  40dc50:	b	40db9c <ferror@plt+0xc60c>
  40dc54:	cmp	w0, #0x3
  40dc58:	b.eq	40dd3c <ferror@plt+0xc7ac>  // b.none
  40dc5c:	ldr	x0, [sp, #120]
  40dc60:	ldr	x20, [x0, #16]
  40dc64:	mov	x1, #0x0                   	// #0
  40dc68:	ldr	x0, [x22, #584]
  40dc6c:	ldr	x0, [x0, #1248]
  40dc70:	ldrb	w0, [x0]
  40dc74:	cmp	w0, #0x64
  40dc78:	b.eq	40dc88 <ferror@plt+0xc6f8>  // b.none
  40dc7c:	add	x0, x19, #0xb8
  40dc80:	bl	401e00 <ferror@plt+0x870>
  40dc84:	ldr	x1, [x0]
  40dc88:	add	x0, x19, #0xe0
  40dc8c:	bl	401df0 <ferror@plt+0x860>
  40dc90:	add	x0, x0, #0x80
  40dc94:	mov	x1, x20
  40dc98:	bl	401df0 <ferror@plt+0x860>
  40dc9c:	cmp	w24, #0x42
  40dca0:	ldr	x20, [x0]
  40dca4:	b.eq	40dd44 <ferror@plt+0xc7b4>  // b.none
  40dca8:	mov	x0, x20
  40dcac:	stp	x25, x26, [sp, #64]
  40dcb0:	bl	401260 <strlen@plt>
  40dcb4:	mov	x25, x0
  40dcb8:	cbnz	x0, 40dd88 <ferror@plt+0xc7f8>
  40dcbc:	ldr	x0, [x22, #584]
  40dcc0:	ldr	x0, [x0, #1248]
  40dcc4:	ldrb	w0, [x0]
  40dcc8:	cmp	w0, #0x64
  40dccc:	b.eq	40de68 <ferror@plt+0xc8d8>  // b.none
  40dcd0:	cmp	w24, #0x3f
  40dcd4:	b.eq	40de4c <ferror@plt+0xc8bc>  // b.none
  40dcd8:	ldp	x25, x26, [sp, #64]
  40dcdc:	mov	x0, x23
  40dce0:	mov	x1, #0x1                   	// #1
  40dce4:	bl	401810 <ferror@plt+0x280>
  40dce8:	mov	w0, w21
  40dcec:	ldp	x19, x20, [sp, #16]
  40dcf0:	ldp	x21, x22, [sp, #32]
  40dcf4:	ldp	x23, x24, [sp, #48]
  40dcf8:	ldp	x29, x30, [sp], #128
  40dcfc:	ret
  40dd00:	mov	x0, x23
  40dd04:	mov	x1, #0x1                   	// #1
  40dd08:	mov	w21, #0x0                   	// #0
  40dd0c:	bl	401810 <ferror@plt+0x280>
  40dd10:	mov	w0, w21
  40dd14:	ldp	x19, x20, [sp, #16]
  40dd18:	ldp	x21, x22, [sp, #32]
  40dd1c:	ldp	x23, x24, [sp, #48]
  40dd20:	ldp	x29, x30, [sp], #128
  40dd24:	ret
  40dd28:	ldr	x1, [x0, #32]
  40dd2c:	cbz	x1, 40dc60 <ferror@plt+0xc6d0>
  40dd30:	b	40dbe8 <ferror@plt+0xc658>
  40dd34:	mov	w21, w0
  40dd38:	b	40db9c <ferror@plt+0xc60c>
  40dd3c:	ldr	x20, [x20, #8]
  40dd40:	b	40dc64 <ferror@plt+0xc6d4>
  40dd44:	mov	x1, x20
  40dd48:	adrp	x0, 419000 <ferror@plt+0x17a70>
  40dd4c:	add	x0, x0, #0xfc0
  40dd50:	bl	402fd8 <ferror@plt+0x1a48>
  40dd54:	ldr	x19, [x22, #584]
  40dd58:	mov	x3, x0
  40dd5c:	mov	w1, #0xa                   	// #10
  40dd60:	mov	x0, x20
  40dd64:	ldr	x2, [x19, #1104]
  40dd68:	add	x2, x2, x3
  40dd6c:	str	x2, [x19, #1104]
  40dd70:	bl	4013d0 <strrchr@plt>
  40dd74:	cbz	x0, 40dcdc <ferror@plt+0xc74c>
  40dd78:	add	x0, x0, #0x1
  40dd7c:	bl	401260 <strlen@plt>
  40dd80:	str	x0, [x19, #1104]
  40dd84:	b	40dcdc <ferror@plt+0xc74c>
  40dd88:	adrp	x26, 41a000 <ferror@plt+0x18a70>
  40dd8c:	mov	x19, #0x0                   	// #0
  40dd90:	add	x26, x26, #0xac0
  40dd94:	stp	x27, x28, [sp, #80]
  40dd98:	adrp	x28, 41a000 <ferror@plt+0x18a70>
  40dd9c:	sub	x27, x25, #0x1
  40dda0:	add	x0, x28, #0xab0
  40dda4:	str	x0, [sp, #104]
  40dda8:	b	40ddc0 <ferror@plt+0xc830>
  40ddac:	add	x19, x19, #0x1
  40ddb0:	mov	w0, w28
  40ddb4:	bl	403180 <ferror@plt+0x1bf0>
  40ddb8:	cmp	x25, x19
  40ddbc:	b.ls	40de74 <ferror@plt+0xc8e4>  // b.plast
  40ddc0:	ldrb	w28, [x20, x19]
  40ddc4:	cmp	w28, #0x5c
  40ddc8:	b.ne	40ddac <ferror@plt+0xc81c>  // b.any
  40ddcc:	add	x2, x20, x19
  40ddd0:	mov	x0, x26
  40ddd4:	cmp	x19, x27
  40ddd8:	b.eq	40de14 <ferror@plt+0xc884>  // b.none
  40dddc:	ldrb	w28, [x2, #1]
  40dde0:	add	x19, x19, #0x2
  40dde4:	mov	w1, w28
  40dde8:	bl	4014a0 <strchr@plt>
  40ddec:	cmp	w28, #0x6e
  40ddf0:	cbz	x0, 40de40 <ferror@plt+0xc8b0>
  40ddf4:	sub	x0, x0, x26
  40ddf8:	b.ne	40de08 <ferror@plt+0xc878>  // b.any
  40ddfc:	ldr	x1, [x22, #584]
  40de00:	mov	x2, #0xffffffffffffffff    	// #-1
  40de04:	str	x2, [x1, #1104]
  40de08:	ldr	x1, [sp, #104]
  40de0c:	ldrb	w28, [x1, x0]
  40de10:	b	40ddb0 <ferror@plt+0xc820>
  40de14:	mov	w0, w28
  40de18:	bl	403180 <ferror@plt+0x1bf0>
  40de1c:	ldp	x27, x28, [sp, #80]
  40de20:	b	40dcd0 <ferror@plt+0xc740>
  40de24:	ldr	x1, [sp, #120]
  40de28:	add	x0, x19, #0x260
  40de2c:	bl	407bc8 <ferror@plt+0x6638>
  40de30:	ldr	x0, [x22, #584]
  40de34:	ldr	x0, [x0, #1248]
  40de38:	ldrb	w0, [x0]
  40de3c:	b	40dc10 <ferror@plt+0xc680>
  40de40:	mov	w0, #0x5c                  	// #92
  40de44:	bl	403180 <ferror@plt+0x1bf0>
  40de48:	b	40ddb0 <ferror@plt+0xc820>
  40de4c:	mov	w0, #0xa                   	// #10
  40de50:	bl	403180 <ferror@plt+0x1bf0>
  40de54:	ldr	x0, [x22, #584]
  40de58:	ldp	x25, x26, [sp, #64]
  40de5c:	ldr	x0, [x0, #1248]
  40de60:	ldrb	w0, [x0]
  40de64:	b	40dc10 <ferror@plt+0xc680>
  40de68:	mov	w0, #0x0                   	// #0
  40de6c:	bl	403180 <ferror@plt+0x1bf0>
  40de70:	b	40dcd0 <ferror@plt+0xc740>
  40de74:	ldp	x27, x28, [sp, #80]
  40de78:	b	40dcd0 <ferror@plt+0xc740>
  40de7c:	nop
  40de80:	stp	x29, x30, [sp, #-80]!
  40de84:	mov	x29, sp
  40de88:	stp	x25, x26, [sp, #64]
  40de8c:	adrp	x25, 433000 <ferror@plt+0x31a70>
  40de90:	ldr	x5, [x25, #584]
  40de94:	stp	x19, x20, [sp, #16]
  40de98:	mov	x20, x0
  40de9c:	stp	x21, x22, [sp, #32]
  40dea0:	mov	x21, x1
  40dea4:	mov	x22, x2
  40dea8:	ldr	x0, [x5, #1248]
  40deac:	stp	x23, x24, [sp, #48]
  40deb0:	mov	x23, x3
  40deb4:	mov	x24, x4
  40deb8:	ldrb	w0, [x0]
  40debc:	cmp	w0, #0x64
  40dec0:	b.eq	40dfb8 <ferror@plt+0xca28>  // b.none
  40dec4:	mov	x1, #0x1                   	// #1
  40dec8:	add	x26, x20, #0x90
  40decc:	mov	x0, x26
  40ded0:	bl	401e00 <ferror@plt+0x870>
  40ded4:	mov	x1, x0
  40ded8:	ldr	w0, [x0]
  40dedc:	str	x1, [x21]
  40dee0:	cmp	w0, #0x8
  40dee4:	b.eq	40dfdc <ferror@plt+0xca4c>  // b.none
  40dee8:	mov	x2, x22
  40deec:	mov	x0, x20
  40def0:	bl	40d258 <ferror@plt+0xbcc8>
  40def4:	mov	w19, w0
  40def8:	cbnz	w19, 40df9c <ferror@plt+0xca0c>
  40defc:	ldr	x0, [x25, #584]
  40df00:	ldr	x0, [x0, #1248]
  40df04:	ldrb	w0, [x0]
  40df08:	cmp	w0, #0x64
  40df0c:	b.eq	40e03c <ferror@plt+0xcaac>  // b.none
  40df10:	mov	x1, #0x0                   	// #0
  40df14:	mov	x0, x26
  40df18:	bl	401e00 <ferror@plt+0x870>
  40df1c:	mov	x1, x0
  40df20:	ldr	w0, [x0]
  40df24:	str	x1, [x23]
  40df28:	cmp	w0, #0x8
  40df2c:	b.eq	40e080 <ferror@plt+0xcaf0>  // b.none
  40df30:	mov	x2, x24
  40df34:	mov	x0, x20
  40df38:	bl	40d258 <ferror@plt+0xbcc8>
  40df3c:	mov	w19, w0
  40df40:	cbnz	w19, 40df9c <ferror@plt+0xca0c>
  40df44:	ldr	x1, [x21]
  40df48:	ldr	x2, [x23]
  40df4c:	ldr	w0, [x1]
  40df50:	ldr	w2, [x2]
  40df54:	cmp	w0, w2
  40df58:	b.eq	40e05c <ferror@plt+0xcacc>  // b.none
  40df5c:	cmp	w0, #0x3
  40df60:	b.eq	40e094 <ferror@plt+0xcb04>  // b.none
  40df64:	sub	w0, w0, #0x2
  40df68:	cmp	w0, #0x1
  40df6c:	ldr	x0, [x22]
  40df70:	b.ls	40e024 <ferror@plt+0xca94>  // b.plast
  40df74:	ldr	x1, [x0]
  40df78:	cbz	x1, 40e01c <ferror@plt+0xca8c>
  40df7c:	ldr	x0, [x23]
  40df80:	ldr	x1, [x24]
  40df84:	ldr	w0, [x0]
  40df88:	sub	w0, w0, #0x2
  40df8c:	cmp	w0, #0x1
  40df90:	b.ls	40dffc <ferror@plt+0xca6c>  // b.plast
  40df94:	ldr	x0, [x1]
  40df98:	cbz	x0, 40dff4 <ferror@plt+0xca64>
  40df9c:	mov	w0, w19
  40dfa0:	ldp	x19, x20, [sp, #16]
  40dfa4:	ldp	x21, x22, [sp, #32]
  40dfa8:	ldp	x23, x24, [sp, #48]
  40dfac:	ldp	x25, x26, [sp, #64]
  40dfb0:	ldp	x29, x30, [sp], #80
  40dfb4:	ret
  40dfb8:	ldr	x0, [x20, #152]
  40dfbc:	cmp	x0, #0x1
  40dfc0:	b.hi	40dec4 <ferror@plt+0xc934>  // b.pmore
  40dfc4:	mov	x1, #0x0                   	// #0
  40dfc8:	mov	w0, #0x10                  	// #16
  40dfcc:	bl	402918 <ferror@plt+0x1388>
  40dfd0:	mov	w19, w0
  40dfd4:	cbz	w0, 40dec4 <ferror@plt+0xc934>
  40dfd8:	b	40df9c <ferror@plt+0xca0c>
  40dfdc:	mov	x1, #0x0                   	// #0
  40dfe0:	mov	w0, #0x13                  	// #19
  40dfe4:	bl	402918 <ferror@plt+0x1388>
  40dfe8:	mov	w19, w0
  40dfec:	cbz	w19, 40defc <ferror@plt+0xc96c>
  40dff0:	b	40df9c <ferror@plt+0xca0c>
  40dff4:	ldr	x0, [x1, #32]
  40dff8:	cbnz	x0, 40df9c <ferror@plt+0xca0c>
  40dffc:	ldp	x19, x20, [sp, #16]
  40e000:	mov	x1, #0x0                   	// #0
  40e004:	ldp	x21, x22, [sp, #32]
  40e008:	mov	w0, #0xf                   	// #15
  40e00c:	ldp	x23, x24, [sp, #48]
  40e010:	ldp	x25, x26, [sp, #64]
  40e014:	ldp	x29, x30, [sp], #80
  40e018:	b	402918 <ferror@plt+0x1388>
  40e01c:	ldr	x0, [x0, #32]
  40e020:	cbnz	x0, 40df7c <ferror@plt+0xc9ec>
  40e024:	mov	x1, #0x0                   	// #0
  40e028:	mov	w0, #0xf                   	// #15
  40e02c:	bl	402918 <ferror@plt+0x1388>
  40e030:	cbz	w0, 40df7c <ferror@plt+0xc9ec>
  40e034:	mov	w19, w0
  40e038:	b	40df9c <ferror@plt+0xca0c>
  40e03c:	ldr	x0, [x20, #152]
  40e040:	cbnz	x0, 40df10 <ferror@plt+0xc980>
  40e044:	mov	x1, #0x0                   	// #0
  40e048:	mov	w0, #0x10                  	// #16
  40e04c:	bl	402918 <ferror@plt+0x1388>
  40e050:	mov	w19, w0
  40e054:	cbz	w0, 40df10 <ferror@plt+0xc980>
  40e058:	b	40df9c <ferror@plt+0xca0c>
  40e05c:	cmp	w0, #0x1
  40e060:	b.hi	40df5c <ferror@plt+0xc9cc>  // b.pmore
  40e064:	mov	x0, x20
  40e068:	mov	x2, x22
  40e06c:	bl	40d258 <ferror@plt+0xbcc8>
  40e070:	cbnz	w0, 40e034 <ferror@plt+0xcaa4>
  40e074:	ldr	x0, [x21]
  40e078:	ldr	w0, [x0]
  40e07c:	b	40df64 <ferror@plt+0xc9d4>
  40e080:	mov	x1, #0x0                   	// #0
  40e084:	mov	w0, #0x13                  	// #19
  40e088:	bl	402918 <ferror@plt+0x1388>
  40e08c:	mov	w19, w0
  40e090:	b	40df40 <ferror@plt+0xc9b0>
  40e094:	mov	x1, #0x0                   	// #0
  40e098:	mov	w0, #0xf                   	// #15
  40e09c:	bl	402918 <ferror@plt+0x1388>
  40e0a0:	b	40e070 <ferror@plt+0xcae0>
  40e0a4:	nop
  40e0a8:	stp	x29, x30, [sp, #-160]!
  40e0ac:	mov	x29, sp
  40e0b0:	str	x25, [sp, #64]
  40e0b4:	adrp	x25, 433000 <ferror@plt+0x31a70>
  40e0b8:	stp	x19, x20, [sp, #16]
  40e0bc:	mov	x20, x0
  40e0c0:	ldr	x0, [x25, #584]
  40e0c4:	stp	x23, x24, [sp, #48]
  40e0c8:	and	w23, w1, #0xff
  40e0cc:	ldr	x0, [x0, #1248]
  40e0d0:	ldrb	w0, [x0]
  40e0d4:	cmp	w0, #0x64
  40e0d8:	b.eq	40e2f0 <ferror@plt+0xcd60>  // b.none
  40e0dc:	add	x24, x20, #0x90
  40e0e0:	mov	x1, #0x1                   	// #1
  40e0e4:	mov	x0, x24
  40e0e8:	stp	x21, x22, [sp, #32]
  40e0ec:	bl	401e00 <ferror@plt+0x870>
  40e0f0:	mov	x21, x0
  40e0f4:	ldr	w0, [x0]
  40e0f8:	cmp	w0, #0x8
  40e0fc:	b.eq	40e3c8 <ferror@plt+0xce38>  // b.none
  40e100:	add	x2, sp, #0x58
  40e104:	mov	x1, x21
  40e108:	mov	x0, x20
  40e10c:	bl	40d258 <ferror@plt+0xbcc8>
  40e110:	mov	w19, w0
  40e114:	cbnz	w19, 40e298 <ferror@plt+0xcd08>
  40e118:	ldr	x0, [x25, #584]
  40e11c:	ldr	x0, [x0, #1248]
  40e120:	ldrb	w0, [x0]
  40e124:	cmp	w0, #0x64
  40e128:	b.eq	40e27c <ferror@plt+0xccec>  // b.none
  40e12c:	mov	x0, x24
  40e130:	mov	x1, #0x0                   	// #0
  40e134:	bl	401e00 <ferror@plt+0x870>
  40e138:	mov	x22, x0
  40e13c:	ldr	w0, [x0]
  40e140:	cmp	w0, #0x8
  40e144:	b.eq	40e4dc <ferror@plt+0xcf4c>  // b.none
  40e148:	add	x2, sp, #0x60
  40e14c:	mov	x1, x22
  40e150:	mov	x0, x20
  40e154:	bl	40d258 <ferror@plt+0xbcc8>
  40e158:	mov	w19, w0
  40e15c:	cbnz	w19, 40e298 <ferror@plt+0xcd08>
  40e160:	ldr	w0, [x21]
  40e164:	ldr	w1, [x22]
  40e168:	cmp	w0, w1
  40e16c:	b.eq	40e4b8 <ferror@plt+0xcf28>  // b.none
  40e170:	cmp	w0, #0x3
  40e174:	b.eq	40e4f0 <ferror@plt+0xcf60>  // b.none
  40e178:	sub	w1, w0, #0x4
  40e17c:	cmp	w1, #0x2
  40e180:	b.ls	40e320 <ferror@plt+0xcd90>  // b.plast
  40e184:	cmp	w0, #0x2
  40e188:	b.eq	40e320 <ferror@plt+0xcd90>  // b.none
  40e18c:	ldr	x1, [x25, #584]
  40e190:	ldr	w2, [x22]
  40e194:	ldr	x1, [x1, #1248]
  40e198:	ldrb	w1, [x1]
  40e19c:	cmp	w1, #0x64
  40e1a0:	b.eq	40e3e0 <ferror@plt+0xce50>  // b.none
  40e1a4:	ldr	x1, [sp, #96]
  40e1a8:	sub	w2, w2, #0x2
  40e1ac:	cmp	w2, #0x1
  40e1b0:	b.ls	40e320 <ferror@plt+0xcd90>  // b.plast
  40e1b4:	ldr	x0, [x1]
  40e1b8:	cbz	x0, 40e314 <ferror@plt+0xcd84>
  40e1bc:	cmp	w23, #0x21
  40e1c0:	mov	w0, #0x2d                  	// #45
  40e1c4:	ccmp	w23, w0, #0x4, ne  // ne = any
  40e1c8:	ldr	x2, [sp, #88]
  40e1cc:	b.eq	40e354 <ferror@plt+0xcdc4>  // b.none
  40e1d0:	sub	w4, w23, #0xc
  40e1d4:	cmp	w23, #0x21
  40e1d8:	and	w4, w4, #0xff
  40e1dc:	adrp	x5, 41a000 <ferror@plt+0x18a70>
  40e1e0:	csel	w4, w4, w23, hi  // hi = pmore
  40e1e4:	add	x5, x5, #0xb80
  40e1e8:	sub	w4, w4, #0x18
  40e1ec:	mov	x0, x2
  40e1f0:	ldr	x3, [x20, #16]
  40e1f4:	ldr	x4, [x5, w4, sxtw #3]
  40e1f8:	blr	x4
  40e1fc:	cbnz	w0, 40e2d0 <ferror@plt+0xcd40>
  40e200:	ldr	w22, [x21]
  40e204:	sub	w0, w22, #0x9
  40e208:	cmp	w0, #0x2
  40e20c:	b.hi	40e36c <ferror@plt+0xcddc>  // b.pmore
  40e210:	ldr	x0, [sp, #88]
  40e214:	add	x1, sp, #0x68
  40e218:	bl	4084b8 <ferror@plt+0x6f28>
  40e21c:	cbnz	w0, 40e2d0 <ferror@plt+0xcd40>
  40e220:	ldr	x2, [x25, #584]
  40e224:	cmp	w22, #0xb
  40e228:	ldr	x1, [sp, #104]
  40e22c:	b.eq	40e50c <ferror@plt+0xcf7c>  // b.none
  40e230:	cmp	w22, #0xa
  40e234:	cset	w4, eq  // eq = none
  40e238:	b.eq	40e538 <ferror@plt+0xcfa8>  // b.none
  40e23c:	sxtw	x0, w4
  40e240:	add	x0, x0, #0x8e
  40e244:	add	x0, x2, x0, lsl #3
  40e248:	ldr	x3, [x0, #8]
  40e24c:	cmp	x3, x1
  40e250:	b.cc	40e5a0 <ferror@plt+0xd010>  // b.lo, b.ul, b.last
  40e254:	cmp	x1, #0x1
  40e258:	mov	x2, #0x2                   	// #2
  40e25c:	b.hi	40e5a8 <ferror@plt+0xd018>  // b.pmore
  40e260:	ldr	w0, [x21]
  40e264:	mov	x1, #0x0                   	// #0
  40e268:	add	w0, w0, #0x1
  40e26c:	bl	402918 <ferror@plt+0x1388>
  40e270:	mov	w19, w0
  40e274:	ldp	x21, x22, [sp, #32]
  40e278:	b	40e29c <ferror@plt+0xcd0c>
  40e27c:	ldr	x0, [x20, #152]
  40e280:	cbnz	x0, 40e12c <ferror@plt+0xcb9c>
  40e284:	mov	x1, #0x0                   	// #0
  40e288:	mov	w0, #0x10                  	// #16
  40e28c:	bl	402918 <ferror@plt+0x1388>
  40e290:	mov	w19, w0
  40e294:	cbz	w0, 40e12c <ferror@plt+0xcb9c>
  40e298:	ldp	x21, x22, [sp, #32]
  40e29c:	mov	w0, w19
  40e2a0:	ldp	x19, x20, [sp, #16]
  40e2a4:	ldp	x23, x24, [sp, #48]
  40e2a8:	ldr	x25, [sp, #64]
  40e2ac:	ldp	x29, x30, [sp], #160
  40e2b0:	ret
  40e2b4:	ldr	x0, [x20, #152]
  40e2b8:	cmp	x0, #0x1
  40e2bc:	b.hi	40e480 <ferror@plt+0xcef0>  // b.pmore
  40e2c0:	mov	x1, #0x0                   	// #0
  40e2c4:	mov	w0, #0x10                  	// #16
  40e2c8:	bl	402918 <ferror@plt+0x1388>
  40e2cc:	cbz	w0, 40e480 <ferror@plt+0xcef0>
  40e2d0:	mov	w19, w0
  40e2d4:	mov	w0, w19
  40e2d8:	ldp	x19, x20, [sp, #16]
  40e2dc:	ldp	x21, x22, [sp, #32]
  40e2e0:	ldp	x23, x24, [sp, #48]
  40e2e4:	ldr	x25, [sp, #64]
  40e2e8:	ldp	x29, x30, [sp], #160
  40e2ec:	ret
  40e2f0:	ldr	x0, [x20, #152]
  40e2f4:	cmp	x0, #0x1
  40e2f8:	b.hi	40e0dc <ferror@plt+0xcb4c>  // b.pmore
  40e2fc:	mov	x1, #0x0                   	// #0
  40e300:	mov	w0, #0x10                  	// #16
  40e304:	bl	402918 <ferror@plt+0x1388>
  40e308:	mov	w19, w0
  40e30c:	cbz	w0, 40e0dc <ferror@plt+0xcb4c>
  40e310:	b	40e29c <ferror@plt+0xcd0c>
  40e314:	ldr	x0, [x1, #32]
  40e318:	cbnz	x0, 40e1bc <ferror@plt+0xcc2c>
  40e31c:	nop
  40e320:	mov	x1, #0x0                   	// #0
  40e324:	mov	w0, #0xf                   	// #15
  40e328:	bl	402918 <ferror@plt+0x1388>
  40e32c:	cbnz	w0, 40e2d0 <ferror@plt+0xcd40>
  40e330:	ldr	w0, [x22]
  40e334:	cmp	w0, #0x3
  40e338:	b.eq	40e43c <ferror@plt+0xceac>  // b.none
  40e33c:	cmp	w23, #0x21
  40e340:	mov	w0, #0x2d                  	// #45
  40e344:	ccmp	w23, w0, #0x4, ne  // ne = any
  40e348:	ldr	x2, [sp, #88]
  40e34c:	ldr	x1, [sp, #96]
  40e350:	b.ne	40e1d0 <ferror@plt+0xcc40>  // b.any
  40e354:	mov	x0, x2
  40e358:	bl	407bc8 <ferror@plt+0x6638>
  40e35c:	ldr	w22, [x21]
  40e360:	sub	w0, w22, #0x9
  40e364:	cmp	w0, #0x2
  40e368:	b.ls	40e210 <ferror@plt+0xcc80>  // b.plast
  40e36c:	cmp	w23, #0x21
  40e370:	b.hi	40e408 <ferror@plt+0xce78>  // b.pmore
  40e374:	ldr	x1, [sp, #88]
  40e378:	add	x0, sp, #0x70
  40e37c:	bl	407c50 <ferror@plt+0x66c0>
  40e380:	mov	w2, #0x5                   	// #5
  40e384:	mov	x0, x24
  40e388:	mov	x1, #0x1                   	// #1
  40e38c:	str	w2, [sp, #104]
  40e390:	bl	401810 <ferror@plt+0x280>
  40e394:	mov	x0, x24
  40e398:	mov	x1, #0x1                   	// #1
  40e39c:	bl	401810 <ferror@plt+0x280>
  40e3a0:	add	x1, sp, #0x68
  40e3a4:	mov	x0, x24
  40e3a8:	bl	401940 <ferror@plt+0x3b0>
  40e3ac:	mov	w0, w19
  40e3b0:	ldp	x19, x20, [sp, #16]
  40e3b4:	ldp	x21, x22, [sp, #32]
  40e3b8:	ldp	x23, x24, [sp, #48]
  40e3bc:	ldr	x25, [sp, #64]
  40e3c0:	ldp	x29, x30, [sp], #160
  40e3c4:	ret
  40e3c8:	mov	x1, #0x0                   	// #0
  40e3cc:	mov	w0, #0x13                  	// #19
  40e3d0:	bl	402918 <ferror@plt+0x1388>
  40e3d4:	mov	w19, w0
  40e3d8:	cbz	w19, 40e118 <ferror@plt+0xcb88>
  40e3dc:	b	40e298 <ferror@plt+0xcd08>
  40e3e0:	cmp	w2, #0x3
  40e3e4:	b.eq	40e500 <ferror@plt+0xcf70>  // b.none
  40e3e8:	ldr	x1, [sp, #96]
  40e3ec:	ldr	x3, [x1]
  40e3f0:	cbnz	x3, 40e1a8 <ferror@plt+0xcc18>
  40e3f4:	ldr	x3, [x1, #32]
  40e3f8:	cbnz	x3, 40e1a8 <ferror@plt+0xcc18>
  40e3fc:	cmp	w0, #0x1
  40e400:	b.hi	40e1a8 <ferror@plt+0xcc18>  // b.pmore
  40e404:	b	40e1bc <ferror@plt+0xcc2c>
  40e408:	mov	x0, x24
  40e40c:	mov	x1, #0x1                   	// #1
  40e410:	bl	401810 <ferror@plt+0x280>
  40e414:	mov	x0, x24
  40e418:	mov	x1, #0x1                   	// #1
  40e41c:	bl	401810 <ferror@plt+0x280>
  40e420:	mov	w0, w19
  40e424:	ldp	x19, x20, [sp, #16]
  40e428:	ldp	x21, x22, [sp, #32]
  40e42c:	ldp	x23, x24, [sp, #48]
  40e430:	ldr	x25, [sp, #64]
  40e434:	ldp	x29, x30, [sp], #160
  40e438:	ret
  40e43c:	ldr	w0, [x21]
  40e440:	cmp	w0, #0x1
  40e444:	b.eq	40e570 <ferror@plt+0xcfe0>  // b.none
  40e448:	ldr	x1, [x21, #8]
  40e44c:	add	x0, x20, #0x130
  40e450:	bl	401df0 <ferror@plt+0x860>
  40e454:	stp	xzr, xzr, [sp, #104]
  40e458:	mov	x21, x0
  40e45c:	ldr	x1, [x25, #584]
  40e460:	stp	xzr, xzr, [sp, #120]
  40e464:	stp	xzr, xzr, [sp, #136]
  40e468:	ldr	x0, [x1, #1248]
  40e46c:	ldr	x1, [x22, #8]
  40e470:	str	x1, [sp, #120]
  40e474:	ldrb	w0, [x0]
  40e478:	cmp	w0, #0x64
  40e47c:	b.eq	40e2b4 <ferror@plt+0xcd24>  // b.none
  40e480:	mov	x0, x21
  40e484:	mov	x1, #0x1                   	// #1
  40e488:	bl	401810 <ferror@plt+0x280>
  40e48c:	mov	x0, x24
  40e490:	mov	x1, #0x1                   	// #1
  40e494:	bl	401810 <ferror@plt+0x280>
  40e498:	mov	x0, x24
  40e49c:	mov	x1, #0x1                   	// #1
  40e4a0:	bl	401810 <ferror@plt+0x280>
  40e4a4:	mov	x0, x21
  40e4a8:	add	x1, sp, #0x68
  40e4ac:	bl	401940 <ferror@plt+0x3b0>
  40e4b0:	ldp	x21, x22, [sp, #32]
  40e4b4:	b	40e29c <ferror@plt+0xcd0c>
  40e4b8:	cmp	w0, #0x1
  40e4bc:	b.hi	40e170 <ferror@plt+0xcbe0>  // b.pmore
  40e4c0:	add	x2, sp, #0x58
  40e4c4:	mov	x1, x21
  40e4c8:	mov	x0, x20
  40e4cc:	bl	40d258 <ferror@plt+0xbcc8>
  40e4d0:	cbnz	w0, 40e2d0 <ferror@plt+0xcd40>
  40e4d4:	ldr	w0, [x21]
  40e4d8:	b	40e178 <ferror@plt+0xcbe8>
  40e4dc:	mov	x1, #0x0                   	// #0
  40e4e0:	mov	w0, #0x13                  	// #19
  40e4e4:	bl	402918 <ferror@plt+0x1388>
  40e4e8:	mov	w19, w0
  40e4ec:	b	40e15c <ferror@plt+0xcbcc>
  40e4f0:	mov	x1, #0x0                   	// #0
  40e4f4:	mov	w0, #0xf                   	// #15
  40e4f8:	bl	402918 <ferror@plt+0x1388>
  40e4fc:	b	40e4d0 <ferror@plt+0xcf40>
  40e500:	cmp	w0, #0x1
  40e504:	b.hi	40e1a4 <ferror@plt+0xcc14>  // b.pmore
  40e508:	b	40e440 <ferror@plt+0xceb0>
  40e50c:	ldr	x3, [x2, #1160]
  40e510:	add	x0, x20, #0x68
  40e514:	add	x20, x20, #0x10
  40e518:	cmp	x3, x1
  40e51c:	b.cc	40e568 <ferror@plt+0xcfd8>  // b.lo, b.ul, b.last
  40e520:	mov	x1, #0x0                   	// #0
  40e524:	bl	401e00 <ferror@plt+0x870>
  40e528:	ldr	x1, [sp, #104]
  40e52c:	str	x1, [x0]
  40e530:	str	x1, [x20]
  40e534:	b	40e36c <ferror@plt+0xcddc>
  40e538:	ldr	x0, [x2, #1248]
  40e53c:	ldrb	w0, [x0]
  40e540:	cmp	w0, #0x64
  40e544:	b.eq	40e554 <ferror@plt+0xcfc4>  // b.none
  40e548:	ldrh	w0, [x2, #1138]
  40e54c:	tst	w0, #0x6
  40e550:	b.ne	40e23c <ferror@plt+0xccac>  // b.any
  40e554:	ldr	x3, [x2, #1152]
  40e558:	add	x0, x20, #0x40
  40e55c:	add	x20, x20, #0x8
  40e560:	cmp	x1, x3
  40e564:	b.ls	40e520 <ferror@plt+0xcf90>  // b.plast
  40e568:	mov	x2, #0x0                   	// #0
  40e56c:	b	40e260 <ferror@plt+0xccd0>
  40e570:	ldr	x0, [sp, #88]
  40e574:	ldr	x20, [x22, #8]
  40e578:	bl	407bc0 <ferror@plt+0x6630>
  40e57c:	ldr	x0, [sp, #88]
  40e580:	stp	xzr, xzr, [x0]
  40e584:	ldr	x1, [sp, #88]
  40e588:	stp	xzr, xzr, [x0, #16]
  40e58c:	stp	xzr, xzr, [x0, #32]
  40e590:	ldp	x21, x22, [sp, #32]
  40e594:	str	xzr, [x1]
  40e598:	str	x20, [x1, #16]
  40e59c:	b	40e29c <ferror@plt+0xcd0c>
  40e5a0:	mov	x2, #0x2                   	// #2
  40e5a4:	b	40e260 <ferror@plt+0xccd0>
  40e5a8:	and	x0, x4, #0xff
  40e5ac:	add	x1, x20, #0x18
  40e5b0:	mov	x2, #0x28                  	// #40
  40e5b4:	add	x20, x20, x0, lsl #3
  40e5b8:	madd	x0, x0, x2, x1
  40e5bc:	b	40e520 <ferror@plt+0xcf90>
  40e5c0:	stp	x29, x30, [sp, #-160]!
  40e5c4:	adrp	x4, 433000 <ferror@plt+0x31a70>
  40e5c8:	mov	x29, sp
  40e5cc:	ldr	x4, [x4, #584]
  40e5d0:	stp	x19, x20, [sp, #16]
  40e5d4:	mov	x19, x0
  40e5d8:	stp	x21, x22, [sp, #32]
  40e5dc:	mov	w20, w2
  40e5e0:	mov	x21, x1
  40e5e4:	ldr	x0, [x4, #1248]
  40e5e8:	stp	x23, x24, [sp, #48]
  40e5ec:	and	w22, w3, #0xff
  40e5f0:	stp	x25, x26, [sp, #64]
  40e5f4:	str	xzr, [sp, #96]
  40e5f8:	ldrb	w0, [x0]
  40e5fc:	cmp	w0, #0x64
  40e600:	b.eq	40e830 <ferror@plt+0xd2a0>  // b.none
  40e604:	mov	x1, #0x0                   	// #0
  40e608:	add	x23, x19, #0x90
  40e60c:	mov	x0, x23
  40e610:	bl	401e00 <ferror@plt+0x870>
  40e614:	ldr	w1, [x0]
  40e618:	cmp	w20, #0x0
  40e61c:	cset	w2, eq  // eq = none
  40e620:	mov	x26, x0
  40e624:	cmp	w1, #0x2
  40e628:	cset	w1, ne  // ne = any
  40e62c:	cmp	w2, w1
  40e630:	b.ne	40e680 <ferror@plt+0xd0f0>  // b.any
  40e634:	cbnz	w22, 40e698 <ferror@plt+0xd108>
  40e638:	cbz	w20, 40e7b0 <ferror@plt+0xd220>
  40e63c:	add	x19, x19, #0x180
  40e640:	mov	x1, x21
  40e644:	mov	x0, x19
  40e648:	bl	401df0 <ferror@plt+0x860>
  40e64c:	ldr	w1, [x26]
  40e650:	mov	x24, x0
  40e654:	cmp	w1, #0x3
  40e658:	b.ne	40e72c <ferror@plt+0xd19c>  // b.any
  40e65c:	mov	x1, #0x0                   	// #0
  40e660:	mov	w0, #0xf                   	// #15
  40e664:	bl	402918 <ferror@plt+0x1388>
  40e668:	ldp	x19, x20, [sp, #16]
  40e66c:	ldp	x21, x22, [sp, #32]
  40e670:	ldp	x23, x24, [sp, #48]
  40e674:	ldp	x25, x26, [sp, #64]
  40e678:	ldp	x29, x30, [sp], #160
  40e67c:	ret
  40e680:	mov	x1, #0x0                   	// #0
  40e684:	mov	w0, #0xf                   	// #15
  40e688:	bl	402918 <ferror@plt+0x1388>
  40e68c:	cbnz	w0, 40e6ac <ferror@plt+0xd11c>
  40e690:	cbz	w22, 40e638 <ferror@plt+0xd0a8>
  40e694:	nop
  40e698:	add	x2, sp, #0x60
  40e69c:	mov	x1, x26
  40e6a0:	mov	x0, x19
  40e6a4:	bl	40d258 <ferror@plt+0xbcc8>
  40e6a8:	cbz	w0, 40e6c4 <ferror@plt+0xd134>
  40e6ac:	ldp	x19, x20, [sp, #16]
  40e6b0:	ldp	x21, x22, [sp, #32]
  40e6b4:	ldp	x23, x24, [sp, #48]
  40e6b8:	ldp	x25, x26, [sp, #64]
  40e6bc:	ldp	x29, x30, [sp], #160
  40e6c0:	ret
  40e6c4:	cbnz	w20, 40e904 <ferror@plt+0xd374>
  40e6c8:	add	x19, x19, #0x130
  40e6cc:	mov	x1, x21
  40e6d0:	mov	x0, x19
  40e6d4:	bl	401df0 <ferror@plt+0x860>
  40e6d8:	ldr	w1, [x26]
  40e6dc:	mov	x24, x0
  40e6e0:	cmp	w1, #0x3
  40e6e4:	b.eq	40e7e8 <ferror@plt+0xd258>  // b.none
  40e6e8:	ldr	x1, [sp, #96]
  40e6ec:	add	x20, sp, #0x68
  40e6f0:	add	x0, x20, #0x8
  40e6f4:	bl	407c50 <ferror@plt+0x66c0>
  40e6f8:	add	x1, x20, #0x8
  40e6fc:	mov	x0, x24
  40e700:	bl	401940 <ferror@plt+0x3b0>
  40e704:	mov	x0, x23
  40e708:	mov	x1, #0x1                   	// #1
  40e70c:	bl	401810 <ferror@plt+0x280>
  40e710:	mov	w0, #0x0                   	// #0
  40e714:	ldp	x19, x20, [sp, #16]
  40e718:	ldp	x21, x22, [sp, #32]
  40e71c:	ldp	x23, x24, [sp, #48]
  40e720:	ldp	x25, x26, [sp, #64]
  40e724:	ldp	x29, x30, [sp], #160
  40e728:	ret
  40e72c:	ldr	x1, [x26, #8]
  40e730:	mov	x0, x19
  40e734:	str	x27, [sp, #80]
  40e738:	bl	401df0 <ferror@plt+0x860>
  40e73c:	mov	x27, x0
  40e740:	mov	x0, x27
  40e744:	mov	x1, #0x1                   	// #1
  40e748:	bl	401e00 <ferror@plt+0x870>
  40e74c:	mov	x25, x0
  40e750:	ldr	x1, [x25, #24]
  40e754:	cmp	w20, #0x2
  40e758:	cset	w0, eq  // eq = none
  40e75c:	cmp	x1, #0x30
  40e760:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40e764:	b.ne	40e868 <ferror@plt+0xd2d8>  // b.any
  40e768:	cmp	x1, #0x1
  40e76c:	cset	w1, eq  // eq = none
  40e770:	cmp	w0, #0x0
  40e774:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40e778:	b.ne	40e8dc <ferror@plt+0xd34c>  // b.any
  40e77c:	cmp	w1, #0x0
  40e780:	ccmp	w20, #0x2, #0x4, ne  // ne = any
  40e784:	b.ne	40e944 <ferror@plt+0xd3b4>  // b.any
  40e788:	add	x19, sp, #0x70
  40e78c:	mov	w1, #0x1                   	// #1
  40e790:	mov	x0, x19
  40e794:	bl	414038 <ferror@plt+0x12aa8>
  40e798:	mov	x1, x25
  40e79c:	mov	x0, x19
  40e7a0:	add	x20, sp, #0x68
  40e7a4:	bl	413ee0 <ferror@plt+0x12950>
  40e7a8:	ldr	x27, [sp, #80]
  40e7ac:	b	40e6f8 <ferror@plt+0xd168>
  40e7b0:	ldr	x1, [x26, #8]
  40e7b4:	add	x19, x19, #0x130
  40e7b8:	mov	x0, x19
  40e7bc:	bl	401df0 <ferror@plt+0x860>
  40e7c0:	mov	x1, #0x1                   	// #1
  40e7c4:	bl	401e00 <ferror@plt+0x870>
  40e7c8:	mov	x1, x21
  40e7cc:	str	x0, [sp, #96]
  40e7d0:	mov	x0, x19
  40e7d4:	bl	401df0 <ferror@plt+0x860>
  40e7d8:	ldr	w1, [x26]
  40e7dc:	mov	x24, x0
  40e7e0:	cmp	w1, #0x3
  40e7e4:	b.ne	40e6e8 <ferror@plt+0xd158>  // b.any
  40e7e8:	stp	xzr, xzr, [sp, #104]
  40e7ec:	mov	x0, x23
  40e7f0:	mov	x1, #0x1                   	// #1
  40e7f4:	stp	xzr, xzr, [sp, #120]
  40e7f8:	stp	xzr, xzr, [sp, #136]
  40e7fc:	ldr	x2, [x26, #8]
  40e800:	str	x2, [sp, #120]
  40e804:	bl	401810 <ferror@plt+0x280>
  40e808:	add	x1, sp, #0x68
  40e80c:	mov	x0, x24
  40e810:	bl	401940 <ferror@plt+0x3b0>
  40e814:	mov	w0, #0x0                   	// #0
  40e818:	ldp	x19, x20, [sp, #16]
  40e81c:	ldp	x21, x22, [sp, #32]
  40e820:	ldp	x23, x24, [sp, #48]
  40e824:	ldp	x25, x26, [sp, #64]
  40e828:	ldp	x29, x30, [sp], #160
  40e82c:	ret
  40e830:	ldr	x0, [x19, #152]
  40e834:	cbz	x0, 40efe0 <ferror@plt+0xda50>
  40e838:	add	x23, x19, #0x90
  40e83c:	mov	x1, #0x0                   	// #0
  40e840:	mov	x0, x23
  40e844:	bl	401e00 <ferror@plt+0x870>
  40e848:	mov	x26, x0
  40e84c:	ldr	w0, [x0]
  40e850:	cmp	w0, #0x8
  40e854:	b.ne	40e698 <ferror@plt+0xd108>  // b.any
  40e858:	mov	x1, #0x0                   	// #0
  40e85c:	mov	w0, #0x13                  	// #19
  40e860:	bl	402918 <ferror@plt+0x1388>
  40e864:	b	40e6a8 <ferror@plt+0xd118>
  40e868:	add	x20, sp, #0x68
  40e86c:	mov	x2, #0x0                   	// #0
  40e870:	add	x25, x20, #0x8
  40e874:	mov	x1, #0x1                   	// #1
  40e878:	mov	x0, x25
  40e87c:	bl	401768 <ferror@plt+0x1d8>
  40e880:	mov	x1, x21
  40e884:	mov	x0, x19
  40e888:	bl	401df0 <ferror@plt+0x860>
  40e88c:	mov	x24, x0
  40e890:	ldr	x1, [x26, #8]
  40e894:	mov	x0, x25
  40e898:	bl	401ab0 <ferror@plt+0x520>
  40e89c:	ldr	x2, [x27, #8]
  40e8a0:	eor	w1, w22, #0x1
  40e8a4:	and	x1, x1, #0xff
  40e8a8:	mov	x0, x25
  40e8ac:	mvn	x1, x1
  40e8b0:	add	x1, x1, x2
  40e8b4:	bl	401ab0 <ferror@plt+0x520>
  40e8b8:	add	x1, x20, #0x8
  40e8bc:	mov	x0, x24
  40e8c0:	bl	401940 <ferror@plt+0x3b0>
  40e8c4:	mov	x0, x23
  40e8c8:	mov	x1, #0x1                   	// #1
  40e8cc:	bl	401810 <ferror@plt+0x280>
  40e8d0:	mov	w0, #0x0                   	// #0
  40e8d4:	ldr	x27, [sp, #80]
  40e8d8:	b	40e6ac <ferror@plt+0xd11c>
  40e8dc:	add	x20, sp, #0x68
  40e8e0:	mov	x2, #0x0                   	// #0
  40e8e4:	add	x19, x20, #0x8
  40e8e8:	mov	x1, #0x1                   	// #1
  40e8ec:	mov	x0, x19
  40e8f0:	bl	401768 <ferror@plt+0x1d8>
  40e8f4:	ldp	x2, x1, [x25]
  40e8f8:	mov	x0, x19
  40e8fc:	bl	401880 <ferror@plt+0x2f0>
  40e900:	b	40e8b8 <ferror@plt+0xd328>
  40e904:	add	x19, x19, #0x180
  40e908:	mov	x1, x21
  40e90c:	mov	x0, x19
  40e910:	str	x27, [sp, #80]
  40e914:	bl	401df0 <ferror@plt+0x860>
  40e918:	mov	x24, x0
  40e91c:	ldr	w1, [x26]
  40e920:	cmp	w1, #0x3
  40e924:	b.eq	40f028 <ferror@plt+0xda98>  // b.none
  40e928:	ldr	x1, [x26, #8]
  40e92c:	mov	x0, x19
  40e930:	ldr	x25, [sp, #96]
  40e934:	bl	401df0 <ferror@plt+0x860>
  40e938:	mov	x27, x0
  40e93c:	cbnz	w22, 40e750 <ferror@plt+0xd1c0>
  40e940:	b	40e740 <ferror@plt+0xd1b0>
  40e944:	ldr	x2, [x25]
  40e948:	ldrb	w5, [x2]
  40e94c:	cbz	w5, 40effc <ferror@plt+0xda6c>
  40e950:	sub	w3, w5, #0x1
  40e954:	and	w3, w3, #0xff
  40e958:	cmp	w3, #0xe
  40e95c:	b.ls	40f00c <ferror@plt+0xda7c>  // b.plast
  40e960:	lsr	w4, w5, #4
  40e964:	adrp	x6, 41c000 <ferror@plt+0x1aa70>
  40e968:	sub	w4, w4, #0x1
  40e96c:	add	x1, x2, #0x11
  40e970:	and	w4, w4, #0xff
  40e974:	add	x0, x2, #0x1
  40e978:	movi	v6.4s, #0x0
  40e97c:	ldr	q7, [x6, #4064]
  40e980:	add	x1, x1, w4, uxtw #4
  40e984:	movi	v17.16b, #0x10
  40e988:	movi	v16.16b, #0x8
  40e98c:	nop
  40e990:	mov	v3.16b, v7.16b
  40e994:	ldr	q2, [x0], #16
  40e998:	add	v7.16b, v7.16b, v17.16b
  40e99c:	umull	v4.8h, v3.8b, v16.8b
  40e9a0:	uxtl	v0.8h, v2.8b
  40e9a4:	cmp	x0, x1
  40e9a8:	umull2	v18.8h, v3.16b, v16.16b
  40e9ac:	uxtl2	v3.8h, v2.16b
  40e9b0:	uxtl	v19.4s, v4.4h
  40e9b4:	uxtl	v5.4s, v0.4h
  40e9b8:	uxtl2	v4.4s, v4.8h
  40e9bc:	uxtl2	v0.4s, v0.8h
  40e9c0:	sxtl	v21.2d, v19.2s
  40e9c4:	uxtl	v2.2d, v5.2s
  40e9c8:	sxtl2	v19.2d, v19.4s
  40e9cc:	uxtl2	v1.2d, v5.4s
  40e9d0:	uxtl	v20.2d, v0.2s
  40e9d4:	sxtl	v5.2d, v4.2s
  40e9d8:	sshl	v2.2d, v2.2d, v21.2d
  40e9dc:	sshl	v1.2d, v1.2d, v19.2d
  40e9e0:	sxtl2	v4.2d, v4.4s
  40e9e4:	uxtl	v19.4s, v18.4h
  40e9e8:	sshl	v20.2d, v20.2d, v5.2d
  40e9ec:	orr	v1.16b, v2.16b, v1.16b
  40e9f0:	uxtl	v5.4s, v3.4h
  40e9f4:	uxtl2	v0.2d, v0.4s
  40e9f8:	uxtl2	v2.4s, v3.8h
  40e9fc:	orr	v1.16b, v1.16b, v20.16b
  40ea00:	sxtl	v20.2d, v19.2s
  40ea04:	sshl	v0.2d, v0.2d, v4.2d
  40ea08:	uxtl	v4.2d, v5.2s
  40ea0c:	uxtl2	v3.4s, v18.8h
  40ea10:	uxtl2	v5.2d, v5.4s
  40ea14:	orr	v1.16b, v1.16b, v0.16b
  40ea18:	sshl	v18.2d, v4.2d, v20.2d
  40ea1c:	sxtl2	v0.2d, v19.4s
  40ea20:	uxtl	v4.2d, v2.2s
  40ea24:	sxtl	v19.2d, v3.2s
  40ea28:	orr	v1.16b, v1.16b, v18.16b
  40ea2c:	sshl	v0.2d, v5.2d, v0.2d
  40ea30:	uxtl2	v2.2d, v2.4s
  40ea34:	sshl	v4.2d, v4.2d, v19.2d
  40ea38:	sxtl2	v3.2d, v3.4s
  40ea3c:	orr	v0.16b, v1.16b, v0.16b
  40ea40:	sshl	v2.2d, v2.2d, v3.2d
  40ea44:	orr	v0.16b, v0.16b, v4.16b
  40ea48:	orr	v0.16b, v0.16b, v2.16b
  40ea4c:	orr	v6.16b, v6.16b, v0.16b
  40ea50:	b.ne	40e990 <ferror@plt+0xd400>  // b.any
  40ea54:	movi	v0.4s, #0x0
  40ea58:	and	x0, x5, #0xf0
  40ea5c:	tst	w5, #0xffffff0f
  40ea60:	add	x0, x0, #0x1
  40ea64:	and	w4, w5, #0xf0
  40ea68:	ext	v0.16b, v6.16b, v0.16b, #8
  40ea6c:	orr	v6.16b, v6.16b, v0.16b
  40ea70:	mov	x1, v6.d[0]
  40ea74:	b.eq	40ec80 <ferror@plt+0xd6f0>  // b.none
  40ea78:	ldrb	w8, [x2, x0]
  40ea7c:	add	w6, w4, #0x1
  40ea80:	lsl	w7, w4, #3
  40ea84:	add	x10, x0, #0x1
  40ea88:	and	w9, w6, #0xff
  40ea8c:	cmp	w5, w6, uxtb
  40ea90:	lsl	x7, x8, x7
  40ea94:	orr	x1, x1, x7
  40ea98:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40ea9c:	ldrb	w7, [x2, x10]
  40eaa0:	lsl	w9, w9, #3
  40eaa4:	add	w6, w4, #0x2
  40eaa8:	add	x8, x0, #0x2
  40eaac:	and	w6, w6, #0xff
  40eab0:	lsl	x9, x7, x9
  40eab4:	cmp	w5, w6
  40eab8:	orr	x1, x1, x9
  40eabc:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40eac0:	ldrb	w8, [x2, x8]
  40eac4:	add	w7, w4, #0x3
  40eac8:	lsl	w6, w6, #3
  40eacc:	add	x10, x0, #0x3
  40ead0:	and	w9, w7, #0xff
  40ead4:	cmp	w5, w7, uxtb
  40ead8:	lsl	x6, x8, x6
  40eadc:	orr	x1, x1, x6
  40eae0:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40eae4:	ldrb	w7, [x2, x10]
  40eae8:	lsl	w9, w9, #3
  40eaec:	add	w6, w4, #0x4
  40eaf0:	add	x8, x0, #0x4
  40eaf4:	and	w6, w6, #0xff
  40eaf8:	lsl	x9, x7, x9
  40eafc:	cmp	w5, w6
  40eb00:	orr	x1, x1, x9
  40eb04:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40eb08:	ldrb	w8, [x2, x8]
  40eb0c:	add	w7, w4, #0x5
  40eb10:	lsl	w6, w6, #3
  40eb14:	add	x10, x0, #0x5
  40eb18:	and	w9, w7, #0xff
  40eb1c:	cmp	w5, w7, uxtb
  40eb20:	lsl	x6, x8, x6
  40eb24:	orr	x1, x1, x6
  40eb28:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40eb2c:	ldrb	w7, [x2, x10]
  40eb30:	lsl	w9, w9, #3
  40eb34:	add	w6, w4, #0x6
  40eb38:	add	x8, x0, #0x6
  40eb3c:	and	w6, w6, #0xff
  40eb40:	lsl	x9, x7, x9
  40eb44:	cmp	w5, w6
  40eb48:	orr	x1, x1, x9
  40eb4c:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40eb50:	ldrb	w8, [x2, x8]
  40eb54:	add	w7, w4, #0x7
  40eb58:	lsl	w6, w6, #3
  40eb5c:	add	x10, x0, #0x7
  40eb60:	and	w9, w7, #0xff
  40eb64:	cmp	w5, w7, uxtb
  40eb68:	lsl	x6, x8, x6
  40eb6c:	orr	x1, x1, x6
  40eb70:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40eb74:	ldrb	w7, [x2, x10]
  40eb78:	lsl	w9, w9, #3
  40eb7c:	add	w6, w4, #0x8
  40eb80:	add	x8, x0, #0x8
  40eb84:	and	w6, w6, #0xff
  40eb88:	lsl	x9, x7, x9
  40eb8c:	cmp	w5, w6
  40eb90:	orr	x1, x1, x9
  40eb94:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40eb98:	ldrb	w8, [x2, x8]
  40eb9c:	add	w7, w4, #0x9
  40eba0:	lsl	w6, w6, #3
  40eba4:	add	x10, x0, #0x9
  40eba8:	and	w9, w7, #0xff
  40ebac:	cmp	w5, w7, uxtb
  40ebb0:	lsl	x6, x8, x6
  40ebb4:	orr	x1, x1, x6
  40ebb8:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40ebbc:	ldrb	w7, [x2, x10]
  40ebc0:	lsl	w9, w9, #3
  40ebc4:	add	w6, w4, #0xa
  40ebc8:	add	x8, x0, #0xa
  40ebcc:	and	w6, w6, #0xff
  40ebd0:	lsl	x9, x7, x9
  40ebd4:	cmp	w5, w6
  40ebd8:	orr	x1, x1, x9
  40ebdc:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40ebe0:	ldrb	w8, [x2, x8]
  40ebe4:	add	w7, w4, #0xb
  40ebe8:	lsl	w6, w6, #3
  40ebec:	add	x10, x0, #0xb
  40ebf0:	and	w9, w7, #0xff
  40ebf4:	cmp	w5, w7, uxtb
  40ebf8:	lsl	x6, x8, x6
  40ebfc:	orr	x1, x1, x6
  40ec00:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40ec04:	ldrb	w7, [x2, x10]
  40ec08:	lsl	w9, w9, #3
  40ec0c:	add	w6, w4, #0xc
  40ec10:	add	x8, x0, #0xc
  40ec14:	and	w6, w6, #0xff
  40ec18:	lsl	x9, x7, x9
  40ec1c:	cmp	w5, w6
  40ec20:	orr	x1, x1, x9
  40ec24:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40ec28:	ldrb	w8, [x2, x8]
  40ec2c:	add	w7, w4, #0xd
  40ec30:	lsl	w6, w6, #3
  40ec34:	add	x10, x0, #0xd
  40ec38:	and	w9, w7, #0xff
  40ec3c:	cmp	w5, w7, uxtb
  40ec40:	lsl	x6, x8, x6
  40ec44:	orr	x1, x1, x6
  40ec48:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40ec4c:	ldrb	w6, [x2, x10]
  40ec50:	lsl	w9, w9, #3
  40ec54:	add	w4, w4, #0xe
  40ec58:	add	x0, x0, #0xe
  40ec5c:	and	w4, w4, #0xff
  40ec60:	lsl	x9, x6, x9
  40ec64:	cmp	w5, w4
  40ec68:	orr	x1, x1, x9
  40ec6c:	b.ls	40ec80 <ferror@plt+0xd6f0>  // b.plast
  40ec70:	ldrb	w0, [x2, x0]
  40ec74:	lsl	w4, w4, #3
  40ec78:	lsl	x4, x0, x4
  40ec7c:	orr	x1, x1, x4
  40ec80:	and	x3, x3, #0xff
  40ec84:	add	x0, x3, #0x2
  40ec88:	add	x3, x3, #0x3
  40ec8c:	ldrb	w6, [x2, x0]
  40ec90:	cbz	w6, 40eff4 <ferror@plt+0xda64>
  40ec94:	sub	w0, w6, #0x1
  40ec98:	and	w0, w0, #0xff
  40ec9c:	cmp	w0, #0xe
  40eca0:	b.ls	40f01c <ferror@plt+0xda8c>  // b.plast
  40eca4:	lsr	w4, w6, #4
  40eca8:	adrp	x7, 41c000 <ferror@plt+0x1aa70>
  40ecac:	sub	w4, w4, #0x1
  40ecb0:	add	x5, x2, x3
  40ecb4:	and	w4, w4, #0xff
  40ecb8:	add	x0, x5, #0x10
  40ecbc:	movi	v6.4s, #0x0
  40ecc0:	ldr	q7, [x7, #4064]
  40ecc4:	add	x4, x0, w4, uxtw #4
  40ecc8:	movi	v17.16b, #0x10
  40eccc:	movi	v16.16b, #0x8
  40ecd0:	mov	v3.16b, v7.16b
  40ecd4:	cmp	x0, x4
  40ecd8:	ldr	q2, [x5]
  40ecdc:	mov	x5, x0
  40ece0:	add	v7.16b, v7.16b, v17.16b
  40ece4:	add	x0, x0, #0x10
  40ece8:	umull	v4.8h, v3.8b, v16.8b
  40ecec:	uxtl	v0.8h, v2.8b
  40ecf0:	umull2	v18.8h, v3.16b, v16.16b
  40ecf4:	uxtl2	v3.8h, v2.16b
  40ecf8:	uxtl	v19.4s, v4.4h
  40ecfc:	uxtl	v5.4s, v0.4h
  40ed00:	uxtl2	v4.4s, v4.8h
  40ed04:	uxtl2	v0.4s, v0.8h
  40ed08:	sxtl	v21.2d, v19.2s
  40ed0c:	uxtl	v2.2d, v5.2s
  40ed10:	sxtl2	v19.2d, v19.4s
  40ed14:	uxtl2	v1.2d, v5.4s
  40ed18:	uxtl	v20.2d, v0.2s
  40ed1c:	sxtl	v5.2d, v4.2s
  40ed20:	sshl	v2.2d, v2.2d, v21.2d
  40ed24:	sshl	v1.2d, v1.2d, v19.2d
  40ed28:	sxtl2	v4.2d, v4.4s
  40ed2c:	uxtl	v19.4s, v18.4h
  40ed30:	sshl	v20.2d, v20.2d, v5.2d
  40ed34:	orr	v1.16b, v2.16b, v1.16b
  40ed38:	uxtl	v5.4s, v3.4h
  40ed3c:	uxtl2	v0.2d, v0.4s
  40ed40:	uxtl2	v2.4s, v3.8h
  40ed44:	orr	v1.16b, v1.16b, v20.16b
  40ed48:	sxtl	v20.2d, v19.2s
  40ed4c:	sshl	v0.2d, v0.2d, v4.2d
  40ed50:	uxtl	v4.2d, v5.2s
  40ed54:	uxtl2	v3.4s, v18.8h
  40ed58:	uxtl2	v5.2d, v5.4s
  40ed5c:	orr	v1.16b, v1.16b, v0.16b
  40ed60:	sshl	v18.2d, v4.2d, v20.2d
  40ed64:	sxtl2	v0.2d, v19.4s
  40ed68:	uxtl	v4.2d, v2.2s
  40ed6c:	sxtl	v19.2d, v3.2s
  40ed70:	orr	v1.16b, v1.16b, v18.16b
  40ed74:	sshl	v0.2d, v5.2d, v0.2d
  40ed78:	uxtl2	v2.2d, v2.4s
  40ed7c:	sshl	v4.2d, v4.2d, v19.2d
  40ed80:	sxtl2	v3.2d, v3.4s
  40ed84:	orr	v0.16b, v1.16b, v0.16b
  40ed88:	sshl	v2.2d, v2.2d, v3.2d
  40ed8c:	orr	v0.16b, v0.16b, v4.16b
  40ed90:	orr	v0.16b, v0.16b, v2.16b
  40ed94:	orr	v6.16b, v6.16b, v0.16b
  40ed98:	b.ne	40ecd0 <ferror@plt+0xd740>  // b.any
  40ed9c:	movi	v0.4s, #0x0
  40eda0:	and	x0, x6, #0xf0
  40eda4:	add	x3, x3, x0
  40eda8:	tst	w6, #0xffffff0f
  40edac:	and	w0, w6, #0xf0
  40edb0:	ext	v0.16b, v6.16b, v0.16b, #8
  40edb4:	orr	v6.16b, v6.16b, v0.16b
  40edb8:	mov	x20, v6.d[0]
  40edbc:	b.eq	40efc8 <ferror@plt+0xda38>  // b.none
  40edc0:	ldrb	w7, [x2, x3]
  40edc4:	add	w4, w0, #0x1
  40edc8:	lsl	w5, w0, #3
  40edcc:	add	x9, x3, #0x1
  40edd0:	and	w8, w4, #0xff
  40edd4:	cmp	w6, w4, uxtb
  40edd8:	lsl	x5, x7, x5
  40eddc:	orr	x20, x20, x5
  40ede0:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ede4:	ldrb	w5, [x2, x9]
  40ede8:	lsl	w8, w8, #3
  40edec:	add	w4, w0, #0x2
  40edf0:	add	x7, x3, #0x2
  40edf4:	and	w4, w4, #0xff
  40edf8:	lsl	x8, x5, x8
  40edfc:	cmp	w6, w4
  40ee00:	orr	x20, x20, x8
  40ee04:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ee08:	ldrb	w7, [x2, x7]
  40ee0c:	add	w5, w0, #0x3
  40ee10:	lsl	w4, w4, #3
  40ee14:	add	x9, x3, #0x3
  40ee18:	and	w8, w5, #0xff
  40ee1c:	cmp	w6, w5, uxtb
  40ee20:	lsl	x4, x7, x4
  40ee24:	orr	x20, x20, x4
  40ee28:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ee2c:	ldrb	w5, [x2, x9]
  40ee30:	lsl	w8, w8, #3
  40ee34:	add	w4, w0, #0x4
  40ee38:	add	x7, x3, #0x4
  40ee3c:	and	w4, w4, #0xff
  40ee40:	lsl	x8, x5, x8
  40ee44:	cmp	w6, w4
  40ee48:	orr	x20, x20, x8
  40ee4c:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ee50:	ldrb	w7, [x2, x7]
  40ee54:	add	w5, w0, #0x5
  40ee58:	lsl	w4, w4, #3
  40ee5c:	add	x9, x3, #0x5
  40ee60:	and	w8, w5, #0xff
  40ee64:	cmp	w6, w5, uxtb
  40ee68:	lsl	x4, x7, x4
  40ee6c:	orr	x20, x20, x4
  40ee70:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ee74:	ldrb	w5, [x2, x9]
  40ee78:	lsl	w8, w8, #3
  40ee7c:	add	w4, w0, #0x6
  40ee80:	add	x7, x3, #0x6
  40ee84:	and	w4, w4, #0xff
  40ee88:	lsl	x8, x5, x8
  40ee8c:	cmp	w6, w4
  40ee90:	orr	x20, x20, x8
  40ee94:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ee98:	ldrb	w7, [x2, x7]
  40ee9c:	add	w5, w0, #0x7
  40eea0:	lsl	w4, w4, #3
  40eea4:	add	x9, x3, #0x7
  40eea8:	and	w8, w5, #0xff
  40eeac:	cmp	w6, w5, uxtb
  40eeb0:	lsl	x4, x7, x4
  40eeb4:	orr	x20, x20, x4
  40eeb8:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40eebc:	ldrb	w5, [x2, x9]
  40eec0:	lsl	w8, w8, #3
  40eec4:	add	w4, w0, #0x8
  40eec8:	add	x7, x3, #0x8
  40eecc:	and	w4, w4, #0xff
  40eed0:	lsl	x8, x5, x8
  40eed4:	cmp	w6, w4
  40eed8:	orr	x20, x20, x8
  40eedc:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40eee0:	ldrb	w7, [x2, x7]
  40eee4:	add	w5, w0, #0x9
  40eee8:	lsl	w4, w4, #3
  40eeec:	add	x9, x3, #0x9
  40eef0:	and	w8, w5, #0xff
  40eef4:	cmp	w6, w5, uxtb
  40eef8:	lsl	x4, x7, x4
  40eefc:	orr	x20, x20, x4
  40ef00:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ef04:	ldrb	w5, [x2, x9]
  40ef08:	lsl	w8, w8, #3
  40ef0c:	add	w4, w0, #0xa
  40ef10:	add	x7, x3, #0xa
  40ef14:	and	w4, w4, #0xff
  40ef18:	lsl	x8, x5, x8
  40ef1c:	cmp	w6, w4
  40ef20:	orr	x20, x20, x8
  40ef24:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ef28:	ldrb	w7, [x2, x7]
  40ef2c:	add	w5, w0, #0xb
  40ef30:	lsl	w4, w4, #3
  40ef34:	add	x9, x3, #0xb
  40ef38:	and	w8, w5, #0xff
  40ef3c:	cmp	w6, w5, uxtb
  40ef40:	lsl	x4, x7, x4
  40ef44:	orr	x20, x20, x4
  40ef48:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ef4c:	ldrb	w5, [x2, x9]
  40ef50:	lsl	w8, w8, #3
  40ef54:	add	w4, w0, #0xc
  40ef58:	add	x7, x3, #0xc
  40ef5c:	and	w4, w4, #0xff
  40ef60:	lsl	x8, x5, x8
  40ef64:	cmp	w6, w4
  40ef68:	orr	x20, x20, x8
  40ef6c:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ef70:	ldrb	w7, [x2, x7]
  40ef74:	add	w5, w0, #0xd
  40ef78:	lsl	w4, w4, #3
  40ef7c:	add	x9, x3, #0xd
  40ef80:	and	w8, w5, #0xff
  40ef84:	cmp	w6, w5, uxtb
  40ef88:	lsl	x4, x7, x4
  40ef8c:	orr	x20, x20, x4
  40ef90:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40ef94:	ldrb	w4, [x2, x9]
  40ef98:	lsl	w8, w8, #3
  40ef9c:	add	w0, w0, #0xe
  40efa0:	add	x3, x3, #0xe
  40efa4:	and	w0, w0, #0xff
  40efa8:	lsl	x8, x4, x8
  40efac:	cmp	w6, w0
  40efb0:	orr	x20, x20, x8
  40efb4:	b.ls	40efc8 <ferror@plt+0xda38>  // b.plast
  40efb8:	ldrb	w2, [x2, x3]
  40efbc:	lsl	w0, w0, #3
  40efc0:	lsl	x0, x2, x0
  40efc4:	orr	x20, x20, x0
  40efc8:	mov	x0, x19
  40efcc:	bl	401df0 <ferror@plt+0x860>
  40efd0:	mov	x1, x20
  40efd4:	bl	401df0 <ferror@plt+0x860>
  40efd8:	mov	x25, x0
  40efdc:	b	40e788 <ferror@plt+0xd1f8>
  40efe0:	mov	x1, #0x0                   	// #0
  40efe4:	mov	w0, #0x10                  	// #16
  40efe8:	bl	402918 <ferror@plt+0x1388>
  40efec:	cbz	w0, 40e838 <ferror@plt+0xd2a8>
  40eff0:	b	40e6ac <ferror@plt+0xd11c>
  40eff4:	mov	x20, #0x0                   	// #0
  40eff8:	b	40efc8 <ferror@plt+0xda38>
  40effc:	mov	x3, #0x2                   	// #2
  40f000:	mov	x1, #0x0                   	// #0
  40f004:	mov	x0, #0x1                   	// #1
  40f008:	b	40ec8c <ferror@plt+0xd6fc>
  40f00c:	mov	x1, #0x0                   	// #0
  40f010:	mov	w4, #0x0                   	// #0
  40f014:	mov	x0, #0x1                   	// #1
  40f018:	b	40ea78 <ferror@plt+0xd4e8>
  40f01c:	mov	x20, #0x0                   	// #0
  40f020:	mov	w0, #0x0                   	// #0
  40f024:	b	40edc0 <ferror@plt+0xd830>
  40f028:	ldr	x27, [sp, #80]
  40f02c:	b	40e65c <ferror@plt+0xd0cc>
  40f030:	stp	x29, x30, [sp, #-128]!
  40f034:	mov	x3, x1
  40f038:	mov	x29, sp
  40f03c:	stp	x19, x20, [sp, #16]
  40f040:	str	x21, [sp, #32]
  40f044:	ands	w21, w2, #0xff
  40f048:	b.eq	40f098 <ferror@plt+0xdb08>  // b.none
  40f04c:	ldr	x4, [x0, #312]
  40f050:	add	x19, x0, #0x158
  40f054:	add	x20, x0, #0x130
  40f058:	add	x2, sp, #0x38
  40f05c:	add	x1, sp, #0x40
  40f060:	mov	x0, x19
  40f064:	stp	x3, x4, [sp, #64]
  40f068:	bl	401e88 <ferror@plt+0x8f8>
  40f06c:	tst	w0, #0xff
  40f070:	b.ne	40f0c0 <ferror@plt+0xdb30>  // b.any
  40f074:	ldr	x1, [sp, #56]
  40f078:	mov	x0, x19
  40f07c:	bl	401df0 <ferror@plt+0x860>
  40f080:	mov	x19, x0
  40f084:	ldr	x21, [sp, #32]
  40f088:	ldr	x0, [x19, #8]
  40f08c:	ldp	x19, x20, [sp, #16]
  40f090:	ldp	x29, x30, [sp], #128
  40f094:	ret
  40f098:	ldr	x4, [x0, #392]
  40f09c:	add	x19, x0, #0x1a8
  40f0a0:	add	x20, x0, #0x180
  40f0a4:	add	x2, sp, #0x38
  40f0a8:	add	x1, sp, #0x40
  40f0ac:	mov	x0, x19
  40f0b0:	stp	x3, x4, [sp, #64]
  40f0b4:	bl	401e88 <ferror@plt+0x8f8>
  40f0b8:	tst	w0, #0xff
  40f0bc:	b.eq	40f074 <ferror@plt+0xdae4>  // b.none
  40f0c0:	mov	w1, w21
  40f0c4:	add	x0, sp, #0x50
  40f0c8:	bl	414038 <ferror@plt+0x12aa8>
  40f0cc:	add	x1, sp, #0x50
  40f0d0:	mov	x0, x20
  40f0d4:	bl	401940 <ferror@plt+0x3b0>
  40f0d8:	ldr	x1, [sp, #56]
  40f0dc:	mov	x0, x19
  40f0e0:	bl	401df0 <ferror@plt+0x860>
  40f0e4:	mov	x19, x0
  40f0e8:	ldr	x0, [sp, #64]
  40f0ec:	bl	402fb8 <ferror@plt+0x1a28>
  40f0f0:	str	x0, [x19]
  40f0f4:	ldr	x0, [x19, #8]
  40f0f8:	ldp	x19, x20, [sp, #16]
  40f0fc:	ldr	x21, [sp, #32]
  40f100:	ldp	x29, x30, [sp], #128
  40f104:	ret
  40f108:	stp	x29, x30, [sp, #-32]!
  40f10c:	mov	x29, sp
  40f110:	str	x19, [sp, #16]
  40f114:	add	x19, x0, #0x8
  40f118:	mov	x0, x19
  40f11c:	bl	407bc8 <ferror@plt+0x6638>
  40f120:	ldr	x0, [x19, #24]
  40f124:	cbz	x0, 40f134 <ferror@plt+0xdba4>
  40f128:	ldrb	w0, [x19, #40]
  40f12c:	eor	w0, w0, #0x1
  40f130:	strb	w0, [x19, #40]
  40f134:	ldr	x19, [sp, #16]
  40f138:	ldp	x29, x30, [sp], #32
  40f13c:	ret
  40f140:	stp	x29, x30, [sp, #-32]!
  40f144:	mov	x29, sp
  40f148:	str	x19, [sp, #16]
  40f14c:	mov	x19, x0
  40f150:	mov	x0, x1
  40f154:	bl	407808 <ferror@plt+0x6278>
  40f158:	cbz	x0, 40f168 <ferror@plt+0xdbd8>
  40f15c:	ldr	x19, [sp, #16]
  40f160:	ldp	x29, x30, [sp], #32
  40f164:	ret
  40f168:	add	x0, x19, #0x8
  40f16c:	ldr	x19, [sp, #16]
  40f170:	ldp	x29, x30, [sp], #32
  40f174:	b	407828 <ferror@plt+0x6298>
  40f178:	stp	x29, x30, [sp, #-32]!
  40f17c:	mov	x29, sp
  40f180:	stp	x19, x20, [sp, #16]
  40f184:	mov	x20, x1
  40f188:	add	x19, x0, #0x8
  40f18c:	mov	x0, x19
  40f190:	bl	407bc8 <ferror@plt+0x6638>
  40f194:	mov	x0, x19
  40f198:	ldr	x1, [x20, #16]
  40f19c:	ldp	x19, x20, [sp, #16]
  40f1a0:	ldp	x29, x30, [sp], #32
  40f1a4:	b	407a20 <ferror@plt+0x6490>
  40f1a8:	sub	sp, sp, #0x240
  40f1ac:	mov	x3, #0xa                   	// #10
  40f1b0:	mov	x2, #0x318                 	// #792
  40f1b4:	mov	w1, #0x0                   	// #0
  40f1b8:	stp	x29, x30, [sp]
  40f1bc:	mov	x29, sp
  40f1c0:	stp	x19, x20, [sp, #16]
  40f1c4:	mov	x19, x0
  40f1c8:	add	x20, x0, #0x18
  40f1cc:	stp	x21, x22, [sp, #32]
  40f1d0:	add	x21, x0, #0x68
  40f1d4:	str	x23, [sp, #48]
  40f1d8:	str	x3, [sp, #72]
  40f1dc:	bl	401350 <memset@plt>
  40f1e0:	mov	x0, #0x0                   	// #0
  40f1e4:	str	xzr, [sp, #64]
  40f1e8:	stp	xzr, xzr, [sp, #104]
  40f1ec:	str	xzr, [sp, #120]
  40f1f0:	b	40f218 <ferror@plt+0xdc88>
  40f1f4:	add	x0, x0, x0, lsl #2
  40f1f8:	add	x0, x20, x0, lsl #3
  40f1fc:	bl	401940 <ferror@plt+0x3b0>
  40f200:	ldp	x1, x2, [sp, #64]
  40f204:	str	x2, [x19, x1, lsl #3]
  40f208:	add	x0, x1, #0x1
  40f20c:	str	x0, [sp, #64]
  40f210:	cmp	x0, #0x2
  40f214:	b.hi	40f264 <ferror@plt+0xdcd4>  // b.pmore
  40f218:	add	x0, x0, x0, lsl #2
  40f21c:	mov	x1, #0x8                   	// #8
  40f220:	mov	x2, #0x0                   	// #0
  40f224:	add	x0, x20, x0, lsl #3
  40f228:	bl	401768 <ferror@plt+0x1d8>
  40f22c:	ldr	x0, [sp, #64]
  40f230:	add	x1, sp, #0x48
  40f234:	cmp	x0, #0x2
  40f238:	b.ne	40f1f4 <ferror@plt+0xdc64>  // b.any
  40f23c:	add	x1, sp, #0x48
  40f240:	mov	x0, x21
  40f244:	str	xzr, [sp, #72]
  40f248:	bl	401940 <ferror@plt+0x3b0>
  40f24c:	ldp	x1, x2, [sp, #64]
  40f250:	str	x2, [x19, x1, lsl #3]
  40f254:	add	x0, x1, #0x1
  40f258:	str	x0, [sp, #64]
  40f25c:	cmp	x0, #0x2
  40f260:	b.ls	40f218 <ferror@plt+0xdc88>  // b.plast
  40f264:	adrp	x20, 433000 <ferror@plt+0x31a70>
  40f268:	ldr	x0, [x20, #584]
  40f26c:	ldr	x0, [x0, #1248]
  40f270:	ldrb	w0, [x0]
  40f274:	cmp	w0, #0x64
  40f278:	b.eq	40f464 <ferror@plt+0xded4>  // b.none
  40f27c:	add	x1, x19, #0x314
  40f280:	add	x21, x19, #0x230
  40f284:	mov	x2, #0x1                   	// #1
  40f288:	mov	x0, x21
  40f28c:	bl	407b68 <ferror@plt+0x65d8>
  40f290:	mov	x0, x21
  40f294:	bl	407828 <ferror@plt+0x6298>
  40f298:	ldr	x0, [x20, #584]
  40f29c:	ldr	x0, [x0, #1248]
  40f2a0:	ldrb	w0, [x0]
  40f2a4:	cmp	w0, #0x64
  40f2a8:	b.eq	40f2b8 <ferror@plt+0xdd28>  // b.none
  40f2ac:	add	x0, x19, #0x260
  40f2b0:	mov	x1, #0x2                   	// #2
  40f2b4:	bl	407b80 <ferror@plt+0x65f0>
  40f2b8:	add	x22, x19, #0xe0
  40f2bc:	mov	x1, #0xe0                  	// #224
  40f2c0:	mov	x0, x22
  40f2c4:	adrp	x2, 413000 <ferror@plt+0x11a70>
  40f2c8:	add	x2, x2, #0xe80
  40f2cc:	bl	401768 <ferror@plt+0x1d8>
  40f2d0:	add	x20, x19, #0x108
  40f2d4:	mov	x2, #0x0                   	// #0
  40f2d8:	mov	x1, #0x10                  	// #16
  40f2dc:	mov	x0, x20
  40f2e0:	bl	401768 <ferror@plt+0x1d8>
  40f2e4:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  40f2e8:	add	x0, x0, #0xe88
  40f2ec:	bl	402fb8 <ferror@plt+0x1a28>
  40f2f0:	mov	x21, x0
  40f2f4:	ldr	x3, [x19, #232]
  40f2f8:	add	x2, sp, #0x58
  40f2fc:	add	x1, sp, #0x160
  40f300:	mov	x0, x20
  40f304:	stp	x21, x3, [sp, #352]
  40f308:	bl	401e88 <ferror@plt+0x8f8>
  40f30c:	ldr	x1, [sp, #88]
  40f310:	and	w23, w0, #0xff
  40f314:	mov	x0, x20
  40f318:	bl	401df0 <ferror@plt+0x860>
  40f31c:	ldr	x1, [x0, #8]
  40f320:	str	x1, [sp, #88]
  40f324:	cbnz	w23, 40f42c <ferror@plt+0xde9c>
  40f328:	mov	x0, x22
  40f32c:	bl	401df0 <ferror@plt+0x860>
  40f330:	bl	413e08 <ferror@plt+0x12878>
  40f334:	mov	x0, x21
  40f338:	bl	401470 <free@plt>
  40f33c:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  40f340:	add	x0, x0, #0xe80
  40f344:	bl	402fb8 <ferror@plt+0x1a28>
  40f348:	mov	x21, x0
  40f34c:	ldr	x3, [x19, #232]
  40f350:	add	x1, sp, #0x58
  40f354:	add	x2, sp, #0x50
  40f358:	mov	x0, x20
  40f35c:	stp	x21, x3, [sp, #88]
  40f360:	bl	401e88 <ferror@plt+0x8f8>
  40f364:	ldr	x1, [sp, #80]
  40f368:	mov	w2, w0
  40f36c:	mov	x0, x20
  40f370:	and	w20, w2, #0xff
  40f374:	bl	401df0 <ferror@plt+0x860>
  40f378:	ldr	x1, [x0, #8]
  40f37c:	str	x1, [sp, #80]
  40f380:	cbnz	w20, 40f448 <ferror@plt+0xdeb8>
  40f384:	mov	x0, x22
  40f388:	bl	401df0 <ferror@plt+0x860>
  40f38c:	bl	413e08 <ferror@plt+0x12878>
  40f390:	mov	x0, x21
  40f394:	bl	401470 <free@plt>
  40f398:	adrp	x20, 401000 <memcpy@plt-0x240>
  40f39c:	add	x20, x20, #0xe18
  40f3a0:	mov	x2, x20
  40f3a4:	add	x0, x19, #0x130
  40f3a8:	mov	x1, #0x28                  	// #40
  40f3ac:	bl	401768 <ferror@plt+0x1d8>
  40f3b0:	add	x0, x19, #0x158
  40f3b4:	mov	x2, #0x0                   	// #0
  40f3b8:	mov	x1, #0x10                  	// #16
  40f3bc:	bl	401768 <ferror@plt+0x1d8>
  40f3c0:	mov	x2, x20
  40f3c4:	add	x0, x19, #0x180
  40f3c8:	mov	x1, #0x28                  	// #40
  40f3cc:	bl	401768 <ferror@plt+0x1d8>
  40f3d0:	add	x0, x19, #0x1a8
  40f3d4:	mov	x2, #0x0                   	// #0
  40f3d8:	mov	x1, #0x10                  	// #16
  40f3dc:	bl	401768 <ferror@plt+0x1d8>
  40f3e0:	add	x0, x19, #0x90
  40f3e4:	mov	x1, #0x38                  	// #56
  40f3e8:	adrp	x2, 414000 <ferror@plt+0x12a70>
  40f3ec:	add	x2, x2, #0x1b0
  40f3f0:	bl	401768 <ferror@plt+0x1d8>
  40f3f4:	add	x19, x19, #0xb8
  40f3f8:	mov	x2, #0x0                   	// #0
  40f3fc:	mov	x0, x19
  40f400:	mov	x1, #0x18                  	// #24
  40f404:	bl	401768 <ferror@plt+0x1d8>
  40f408:	mov	x0, x19
  40f40c:	add	x1, sp, #0x68
  40f410:	bl	401940 <ferror@plt+0x3b0>
  40f414:	ldp	x29, x30, [sp]
  40f418:	ldp	x19, x20, [sp, #16]
  40f41c:	ldp	x21, x22, [sp, #32]
  40f420:	ldr	x23, [sp, #48]
  40f424:	add	sp, sp, #0x240
  40f428:	ret
  40f42c:	mov	x1, x21
  40f430:	add	x0, sp, #0x80
  40f434:	bl	413d70 <ferror@plt+0x127e0>
  40f438:	add	x1, sp, #0x80
  40f43c:	mov	x0, x22
  40f440:	bl	401940 <ferror@plt+0x3b0>
  40f444:	b	40f33c <ferror@plt+0xddac>
  40f448:	mov	x1, x21
  40f44c:	add	x0, sp, #0x160
  40f450:	bl	413d70 <ferror@plt+0x127e0>
  40f454:	add	x1, sp, #0x160
  40f458:	mov	x0, x22
  40f45c:	bl	401940 <ferror@plt+0x3b0>
  40f460:	b	40f398 <ferror@plt+0xde08>
  40f464:	add	x21, x19, #0x1d0
  40f468:	mov	x2, #0x0                   	// #0
  40f46c:	mov	x0, x21
  40f470:	mov	x1, #0x8                   	// #8
  40f474:	bl	401768 <ferror@plt+0x1d8>
  40f478:	str	xzr, [sp, #64]
  40f47c:	mov	x0, x21
  40f480:	add	x1, sp, #0x40
  40f484:	bl	401940 <ferror@plt+0x3b0>
  40f488:	add	x21, x19, #0x200
  40f48c:	mov	x0, #0x100                 	// #256
  40f490:	str	x0, [x19, #504]
  40f494:	add	x1, x19, #0x290
  40f498:	mov	x0, x21
  40f49c:	mov	x2, #0x21                  	// #33
  40f4a0:	bl	407b68 <ferror@plt+0x65d8>
  40f4a4:	ldr	x1, [x19, #504]
  40f4a8:	mov	x0, x21
  40f4ac:	bl	408540 <ferror@plt+0x6fb0>
  40f4b0:	b	40f27c <ferror@plt+0xdcec>
  40f4b4:	nop
  40f4b8:	stp	x29, x30, [sp, #-32]!
  40f4bc:	mov	x29, sp
  40f4c0:	stp	x19, x20, [sp, #16]
  40f4c4:	mov	x19, x1
  40f4c8:	mov	x20, x0
  40f4cc:	mov	x1, x2
  40f4d0:	mov	x0, x19
  40f4d4:	bl	413d70 <ferror@plt+0x127e0>
  40f4d8:	mov	x1, x19
  40f4dc:	add	x0, x20, #0xe0
  40f4e0:	ldp	x19, x20, [sp, #16]
  40f4e4:	ldp	x29, x30, [sp], #32
  40f4e8:	b	401940 <ferror@plt+0x3b0>
  40f4ec:	nop
  40f4f0:	stp	x29, x30, [sp, #-80]!
  40f4f4:	mov	x29, sp
  40f4f8:	stp	x19, x20, [sp, #16]
  40f4fc:	mov	x19, x0
  40f500:	mov	x20, x1
  40f504:	stp	x21, x22, [sp, #32]
  40f508:	add	x22, x0, #0x108
  40f50c:	add	x2, sp, #0x38
  40f510:	ldr	x3, [x19, #232]
  40f514:	add	x1, sp, #0x40
  40f518:	mov	x0, x22
  40f51c:	stp	x20, x3, [sp, #64]
  40f520:	bl	401e88 <ferror@plt+0x8f8>
  40f524:	and	w21, w0, #0xff
  40f528:	ldr	x1, [sp, #56]
  40f52c:	mov	x0, x22
  40f530:	bl	401df0 <ferror@plt+0x860>
  40f534:	ldr	x1, [x0, #8]
  40f538:	str	x1, [sp, #56]
  40f53c:	cbnz	w21, 40f568 <ferror@plt+0xdfd8>
  40f540:	add	x0, x19, #0xe0
  40f544:	bl	401df0 <ferror@plt+0x860>
  40f548:	bl	413e08 <ferror@plt+0x12878>
  40f54c:	mov	x0, x20
  40f550:	bl	401470 <free@plt>
  40f554:	ldp	x19, x20, [sp, #16]
  40f558:	ldp	x21, x22, [sp, #32]
  40f55c:	ldr	x0, [sp, #56]
  40f560:	ldp	x29, x30, [sp], #80
  40f564:	ret
  40f568:	mov	x1, x20
  40f56c:	mov	x0, x19
  40f570:	bl	40cda8 <ferror@plt+0xb818>
  40f574:	ldp	x19, x20, [sp, #16]
  40f578:	ldp	x21, x22, [sp, #32]
  40f57c:	ldr	x0, [sp, #56]
  40f580:	ldp	x29, x30, [sp], #80
  40f584:	ret
  40f588:	stp	x29, x30, [sp, #-48]!
  40f58c:	mov	x29, sp
  40f590:	stp	x19, x20, [sp, #16]
  40f594:	mov	w20, w1
  40f598:	mov	x19, x0
  40f59c:	ldr	x1, [x0, #192]
  40f5a0:	str	x21, [sp, #32]
  40f5a4:	add	x21, x0, #0xb8
  40f5a8:	sub	x1, x1, #0x1
  40f5ac:	mov	x0, x21
  40f5b0:	bl	401810 <ferror@plt+0x280>
  40f5b4:	ldr	x1, [x19, #152]
  40f5b8:	add	x0, x19, #0x90
  40f5bc:	bl	401810 <ferror@plt+0x280>
  40f5c0:	add	x0, x19, #0xe0
  40f5c4:	mov	x1, #0x0                   	// #0
  40f5c8:	bl	401df0 <ferror@plt+0x860>
  40f5cc:	mov	x19, x0
  40f5d0:	mov	x1, #0x0                   	// #0
  40f5d4:	mov	x0, x21
  40f5d8:	bl	401e00 <ferror@plt+0x870>
  40f5dc:	adrp	x1, 433000 <ferror@plt+0x31a70>
  40f5e0:	mov	w2, #0x7fffffff            	// #2147483647
  40f5e4:	ldr	x3, [x19, #8]
  40f5e8:	str	x3, [x0, #8]
  40f5ec:	ldr	x1, [x1, #584]
  40f5f0:	ldr	w0, [x1, #1128]
  40f5f4:	cmp	w0, w2
  40f5f8:	b.eq	40f684 <ferror@plt+0xe0f4>  // b.none
  40f5fc:	cbnz	w20, 40f660 <ferror@plt+0xe0d0>
  40f600:	ldr	w3, [x1, #1128]
  40f604:	ldrh	w0, [x1, #1138]
  40f608:	cbz	w3, 40f61c <ferror@plt+0xe08c>
  40f60c:	ldr	w3, [x1, #1128]
  40f610:	cmp	w3, w2
  40f614:	b.eq	40f61c <ferror@plt+0xe08c>  // b.none
  40f618:	tbnz	w0, #5, 40f684 <ferror@plt+0xe0f4>
  40f61c:	ldr	w2, [x1, #1128]
  40f620:	str	w2, [x1, #1132]
  40f624:	mov	w1, #0x120                 	// #288
  40f628:	tst	w0, w1
  40f62c:	b.eq	40f684 <ferror@plt+0xe0f4>  // b.none
  40f630:	adrp	x19, 433000 <ferror@plt+0x31a70>
  40f634:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  40f638:	add	x0, x0, #0xae0
  40f63c:	ldr	x1, [x19, #536]
  40f640:	bl	403148 <ferror@plt+0x1bb8>
  40f644:	ldr	x0, [x19, #536]
  40f648:	bl	4031e0 <ferror@plt+0x1c50>
  40f64c:	mov	w0, #0x0                   	// #0
  40f650:	ldp	x19, x20, [sp, #16]
  40f654:	ldr	x21, [sp, #32]
  40f658:	ldp	x29, x30, [sp], #48
  40f65c:	ret
  40f660:	ldr	w0, [x1, #1128]
  40f664:	cmp	w20, #0x8
  40f668:	str	w0, [x1, #1132]
  40f66c:	mov	w0, w20
  40f670:	b.eq	40f698 <ferror@plt+0xe108>  // b.none
  40f674:	ldp	x19, x20, [sp, #16]
  40f678:	ldr	x21, [sp, #32]
  40f67c:	ldp	x29, x30, [sp], #48
  40f680:	ret
  40f684:	mov	w0, #0x7                   	// #7
  40f688:	ldp	x19, x20, [sp, #16]
  40f68c:	ldr	x21, [sp, #32]
  40f690:	ldp	x29, x30, [sp], #48
  40f694:	ret
  40f698:	ldrh	w0, [x1, #1138]
  40f69c:	b	40f624 <ferror@plt+0xe094>
  40f6a0:	sub	sp, sp, #0x2b0
  40f6a4:	mov	x1, #0x0                   	// #0
  40f6a8:	stp	x29, x30, [sp]
  40f6ac:	mov	x29, sp
  40f6b0:	stp	x19, x20, [sp, #16]
  40f6b4:	mov	x19, x0
  40f6b8:	adrp	x20, 433000 <ferror@plt+0x31a70>
  40f6bc:	stp	x23, x24, [sp, #48]
  40f6c0:	add	x23, x0, #0xb8
  40f6c4:	add	x0, x0, #0xe0
  40f6c8:	stp	x21, x22, [sp, #32]
  40f6cc:	mov	x21, x0
  40f6d0:	stp	x27, x28, [sp, #80]
  40f6d4:	str	x0, [sp, #96]
  40f6d8:	mov	x0, x23
  40f6dc:	bl	401e00 <ferror@plt+0x870>
  40f6e0:	mov	x22, x0
  40f6e4:	mov	x0, x21
  40f6e8:	str	wzr, [sp, #124]
  40f6ec:	ldr	x1, [x22]
  40f6f0:	bl	401df0 <ferror@plt+0x860>
  40f6f4:	mov	x21, x0
  40f6f8:	ldr	x24, [x20, #584]
  40f6fc:	ldr	x27, [x21]
  40f700:	ldr	w1, [x24, #1128]
  40f704:	ldr	w0, [x24, #1132]
  40f708:	cmp	w1, w0
  40f70c:	b.ne	41328c <ferror@plt+0x11cfc>  // b.any
  40f710:	add	x1, sp, #0x180
  40f714:	stp	x25, x26, [sp, #64]
  40f718:	str	x1, [sp, #104]
  40f71c:	add	x1, sp, #0x148
  40f720:	str	x1, [sp, #144]
  40f724:	b	40f74c <ferror@plt+0xe1bc>
  40f728:	ldr	x24, [x20, #584]
  40f72c:	mov	w25, #0x1                   	// #1
  40f730:	mov	w28, #0x0                   	// #0
  40f734:	nop
  40f738:	ldr	w1, [x24, #1128]
  40f73c:	cmp	w25, #0x0
  40f740:	ldr	w0, [x24, #1132]
  40f744:	ccmp	w1, w0, #0x0, ne  // ne = any
  40f748:	b.ne	413bf8 <ferror@plt+0x12668>  // b.any
  40f74c:	ldr	x25, [x21, #8]
  40f750:	ldr	x2, [x22, #8]
  40f754:	cmp	x2, x25
  40f758:	b.cs	4123bc <ferror@plt+0x10e2c>  // b.hs, b.nlast
  40f75c:	add	x4, x2, #0x1
  40f760:	str	x4, [x22, #8]
  40f764:	ldrb	w26, [x27, x2]
  40f768:	cmp	w26, #0x5b
  40f76c:	b.hi	40f728 <ferror@plt+0xe198>  // b.pmore
  40f770:	adrp	x0, 41c000 <ferror@plt+0x1aa70>
  40f774:	add	x0, x0, #0xf24
  40f778:	ldrh	w0, [x0, w26, uxtw #1]
  40f77c:	adr	x1, 40f788 <ferror@plt+0xe1f8>
  40f780:	add	x0, x1, w0, sxth #2
  40f784:	br	x0
  40f788:	mov	w1, w26
  40f78c:	mov	x0, x19
  40f790:	bl	40e0a8 <ferror@plt+0xcb18>
  40f794:	cmp	w0, #0x0
  40f798:	ldr	x24, [x20, #584]
  40f79c:	mov	w28, w0
  40f7a0:	cset	w25, eq  // eq = none
  40f7a4:	b	40f738 <ferror@plt+0xe1a8>
  40f7a8:	add	x4, sp, #0x140
  40f7ac:	add	x3, sp, #0xc8
  40f7b0:	add	x2, sp, #0xd0
  40f7b4:	add	x1, sp, #0xc0
  40f7b8:	mov	x0, x19
  40f7bc:	mov	w25, #0x0                   	// #0
  40f7c0:	bl	40de80 <ferror@plt+0xc8f0>
  40f7c4:	mov	w28, w0
  40f7c8:	cbnz	w0, 40f860 <ferror@plt+0xe2d0>
  40f7cc:	sub	w24, w26, #0x7
  40f7d0:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  40f7d4:	add	x2, x2, #0xb30
  40f7d8:	sxtw	x24, w24
  40f7dc:	ldr	x0, [sp, #208]
  40f7e0:	ldr	x3, [x2, x24, lsl #3]
  40f7e4:	ldr	x2, [x19, #16]
  40f7e8:	ldr	x1, [sp, #320]
  40f7ec:	blr	x3
  40f7f0:	mov	x1, x0
  40f7f4:	ldr	x26, [sp, #104]
  40f7f8:	mov	x0, x26
  40f7fc:	bl	407b80 <ferror@plt+0x65f0>
  40f800:	adrp	x3, 41a000 <ferror@plt+0x18a70>
  40f804:	add	x3, x3, #0xb80
  40f808:	ldr	x0, [sp, #208]
  40f80c:	mov	x2, x26
  40f810:	ldr	x4, [x3, x24, lsl #3]
  40f814:	ldr	x3, [x19, #16]
  40f818:	ldr	x1, [sp, #320]
  40f81c:	blr	x4
  40f820:	mov	w28, w0
  40f824:	cbnz	w0, 41272c <ferror@plt+0x1119c>
  40f828:	mov	w2, #0x5                   	// #5
  40f82c:	add	x24, x19, #0x90
  40f830:	mov	x0, x24
  40f834:	mov	x1, #0x1                   	// #1
  40f838:	str	w2, [sp, #376]
  40f83c:	bl	401810 <ferror@plt+0x280>
  40f840:	mov	x0, x24
  40f844:	mov	x1, #0x1                   	// #1
  40f848:	bl	401810 <ferror@plt+0x280>
  40f84c:	mov	w25, #0x1                   	// #1
  40f850:	add	x1, sp, #0x178
  40f854:	mov	x0, x24
  40f858:	bl	401940 <ferror@plt+0x3b0>
  40f85c:	nop
  40f860:	ldr	x24, [x20, #584]
  40f864:	b	40f738 <ferror@plt+0xe1a8>
  40f868:	add	x4, sp, #0x140
  40f86c:	add	x3, sp, #0xc8
  40f870:	add	x2, sp, #0xd0
  40f874:	add	x1, sp, #0xc0
  40f878:	mov	x0, x19
  40f87c:	mov	w25, #0x0                   	// #0
  40f880:	bl	40de80 <ferror@plt+0xc8f0>
  40f884:	mov	w28, w0
  40f888:	cbnz	w0, 40f860 <ferror@plt+0xe2d0>
  40f88c:	cmp	w26, #0x17
  40f890:	ldr	x0, [sp, #208]
  40f894:	b.eq	413148 <ferror@plt+0x11bb8>  // b.none
  40f898:	cmp	w26, #0x16
  40f89c:	b.eq	4127fc <ferror@plt+0x1126c>  // b.none
  40f8a0:	ldr	x1, [sp, #320]
  40f8a4:	bl	407848 <ferror@plt+0x62b8>
  40f8a8:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  40f8ac:	cmp	x0, x1
  40f8b0:	b.eq	413400 <ferror@plt+0x11e70>  // b.none
  40f8b4:	cmp	w26, #0x13
  40f8b8:	b.eq	4133f4 <ferror@plt+0x11e64>  // b.none
  40f8bc:	b.hi	412bb4 <ferror@plt+0x11624>  // b.pmore
  40f8c0:	cmp	w26, #0x11
  40f8c4:	b.eq	4133e8 <ferror@plt+0x11e58>  // b.none
  40f8c8:	cmp	w26, #0x12
  40f8cc:	b.ne	413390 <ferror@plt+0x11e00>  // b.any
  40f8d0:	mvn	x24, x0
  40f8d4:	lsr	x24, x24, #63
  40f8d8:	and	w24, w24, #0xff
  40f8dc:	nop
  40f8e0:	ldr	x0, [sp, #104]
  40f8e4:	mov	x1, #0x2                   	// #2
  40f8e8:	bl	407b80 <ferror@plt+0x65f0>
  40f8ec:	cbnz	w24, 412810 <ferror@plt+0x11280>
  40f8f0:	mov	w2, #0x5                   	// #5
  40f8f4:	add	x24, x19, #0x90
  40f8f8:	mov	x0, x24
  40f8fc:	mov	x1, #0x1                   	// #1
  40f900:	str	w2, [sp, #376]
  40f904:	bl	401810 <ferror@plt+0x280>
  40f908:	mov	x0, x24
  40f90c:	mov	x1, #0x1                   	// #1
  40f910:	bl	401810 <ferror@plt+0x280>
  40f914:	mov	w25, #0x1                   	// #1
  40f918:	mov	x0, x24
  40f91c:	add	x1, sp, #0x178
  40f920:	bl	401940 <ferror@plt+0x3b0>
  40f924:	ldr	x24, [x20, #584]
  40f928:	b	40f738 <ferror@plt+0xe1a8>
  40f92c:	ldr	x0, [x24, #1248]
  40f930:	ldrb	w0, [x0]
  40f934:	cmp	w0, #0x64
  40f938:	b.eq	4129fc <ferror@plt+0x1146c>  // b.none
  40f93c:	add	x24, x19, #0x90
  40f940:	mov	x1, #0x0                   	// #0
  40f944:	mov	x0, x24
  40f948:	bl	401e00 <ferror@plt+0x870>
  40f94c:	mov	x3, x0
  40f950:	ldr	w0, [x0]
  40f954:	cmp	w0, #0x8
  40f958:	b.eq	412cd8 <ferror@plt+0x11748>  // b.none
  40f95c:	mov	x1, x3
  40f960:	add	x2, sp, #0xd0
  40f964:	mov	x0, x19
  40f968:	str	x3, [sp, #112]
  40f96c:	bl	40d258 <ferror@plt+0xbcc8>
  40f970:	mov	w28, w0
  40f974:	ldr	x3, [sp, #112]
  40f978:	mov	w25, #0x0                   	// #0
  40f97c:	cbnz	w28, 40f860 <ferror@plt+0xe2d0>
  40f980:	ldr	w0, [x3]
  40f984:	ldr	x1, [sp, #208]
  40f988:	sub	w0, w0, #0x2
  40f98c:	cmp	w0, #0x1
  40f990:	b.ls	412898 <ferror@plt+0x11308>  // b.plast
  40f994:	ldr	x0, [x1]
  40f998:	cbz	x0, 412890 <ferror@plt+0x11300>
  40f99c:	cmp	w26, #0x1
  40f9a0:	b.ls	41273c <ferror@plt+0x111ac>  // b.plast
  40f9a4:	mov	w1, #0x6                   	// #6
  40f9a8:	sub	w0, w26, #0x22
  40f9ac:	str	w1, [sp, #320]
  40f9b0:	and	w0, w0, #0xff
  40f9b4:	cmp	w0, #0x1
  40f9b8:	add	x1, sp, #0x140
  40f9bc:	mov	x0, x24
  40f9c0:	b.hi	41334c <ferror@plt+0x11dbc>  // b.pmore
  40f9c4:	bl	401940 <ferror@plt+0x3b0>
  40f9c8:	cmp	w26, #0x23
  40f9cc:	mov	x0, x19
  40f9d0:	cset	w1, eq  // eq = none
  40f9d4:	add	w1, w1, #0x28
  40f9d8:	bl	40e0a8 <ferror@plt+0xcb18>
  40f9dc:	cmp	w0, #0x0
  40f9e0:	ldr	x24, [x20, #584]
  40f9e4:	mov	w28, w0
  40f9e8:	cset	w25, eq  // eq = none
  40f9ec:	b	40f738 <ferror@plt+0xe1a8>
  40f9f0:	ldr	x0, [x24, #1248]
  40f9f4:	ldrb	w0, [x0]
  40f9f8:	cmp	w0, #0x64
  40f9fc:	b.eq	412b1c <ferror@plt+0x1158c>  // b.none
  40fa00:	add	x24, x19, #0x90
  40fa04:	mov	x1, #0x0                   	// #0
  40fa08:	mov	x0, x24
  40fa0c:	bl	401e00 <ferror@plt+0x870>
  40fa10:	mov	x25, x0
  40fa14:	ldr	w0, [x0]
  40fa18:	cmp	w0, #0x8
  40fa1c:	b.eq	412c9c <ferror@plt+0x1170c>  // b.none
  40fa20:	add	x2, sp, #0x140
  40fa24:	mov	x1, x25
  40fa28:	mov	x0, x19
  40fa2c:	bl	40d258 <ferror@plt+0xbcc8>
  40fa30:	mov	w28, w0
  40fa34:	cbnz	w28, 4129a8 <ferror@plt+0x11418>
  40fa38:	sub	w1, w26, #0x37
  40fa3c:	and	w1, w1, #0xff
  40fa40:	cmp	w1, #0x1
  40fa44:	b.ls	410958 <ferror@plt+0xf3c8>  // b.plast
  40fa48:	ldr	w0, [x25]
  40fa4c:	ldr	x1, [sp, #320]
  40fa50:	sub	w0, w0, #0x2
  40fa54:	cmp	w0, #0x1
  40fa58:	b.ls	412994 <ferror@plt+0x11404>  // b.plast
  40fa5c:	ldr	x0, [x1]
  40fa60:	cbz	x0, 41298c <ferror@plt+0x113fc>
  40fa64:	cmp	w26, #0x39
  40fa68:	b.ne	410958 <ferror@plt+0xf3c8>  // b.any
  40fa6c:	ldr	x2, [x19, #16]
  40fa70:	ldr	x1, [sp, #104]
  40fa74:	ldr	x0, [sp, #320]
  40fa78:	bl	40bc20 <ferror@plt+0xa690>
  40fa7c:	cbnz	w0, 41324c <ferror@plt+0x11cbc>
  40fa80:	adrp	x0, 433000 <ferror@plt+0x31a70>
  40fa84:	add	x0, x0, #0x248
  40fa88:	str	x0, [sp, #112]
  40fa8c:	b	410998 <ferror@plt+0xf408>
  40fa90:	ldr	x0, [x24, #1248]
  40fa94:	ldrb	w0, [x0]
  40fa98:	cmp	w0, #0x64
  40fa9c:	b.eq	412b3c <ferror@plt+0x115ac>  // b.none
  40faa0:	add	x24, x19, #0x90
  40faa4:	mov	x1, #0x0                   	// #0
  40faa8:	mov	x0, x24
  40faac:	bl	401e00 <ferror@plt+0x870>
  40fab0:	mov	x3, x0
  40fab4:	ldr	w0, [x0]
  40fab8:	cmp	w0, #0x8
  40fabc:	b.eq	412c6c <ferror@plt+0x116dc>  // b.none
  40fac0:	mov	x1, x3
  40fac4:	add	x2, sp, #0x140
  40fac8:	mov	x0, x19
  40facc:	str	x3, [sp, #112]
  40fad0:	bl	40d258 <ferror@plt+0xbcc8>
  40fad4:	mov	w28, w0
  40fad8:	ldr	x3, [sp, #112]
  40fadc:	mov	w25, #0x0                   	// #0
  40fae0:	cbnz	w28, 40f860 <ferror@plt+0xe2d0>
  40fae4:	ldr	w0, [x3]
  40fae8:	ldr	x1, [sp, #320]
  40faec:	sub	w0, w0, #0x2
  40faf0:	cmp	w0, #0x1
  40faf4:	b.ls	412870 <ferror@plt+0x112e0>  // b.plast
  40faf8:	ldr	x0, [x1]
  40fafc:	cbz	x0, 412868 <ferror@plt+0x112d8>
  40fb00:	ldr	x1, [x1, #24]
  40fb04:	sub	w26, w26, #0x4
  40fb08:	ldr	x0, [sp, #104]
  40fb0c:	mov	w25, #0x1                   	// #1
  40fb10:	bl	407b80 <ferror@plt+0x65f0>
  40fb14:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  40fb18:	add	x2, x2, #0xb10
  40fb1c:	ldr	x1, [sp, #320]
  40fb20:	add	x0, sp, #0x178
  40fb24:	ldr	x2, [x2, w26, sxtw #3]
  40fb28:	blr	x2
  40fb2c:	mov	w2, #0x5                   	// #5
  40fb30:	mov	x0, x24
  40fb34:	mov	x1, #0x1                   	// #1
  40fb38:	str	w2, [sp, #376]
  40fb3c:	bl	401810 <ferror@plt+0x280>
  40fb40:	mov	x0, x24
  40fb44:	add	x1, sp, #0x178
  40fb48:	bl	401940 <ferror@plt+0x3b0>
  40fb4c:	ldr	x24, [x20, #584]
  40fb50:	b	40f738 <ferror@plt+0xe1a8>
  40fb54:	mov	x1, #0x0                   	// #0
  40fb58:	mov	x0, x23
  40fb5c:	bl	401e00 <ferror@plt+0x870>
  40fb60:	str	x0, [sp, #112]
  40fb64:	ldr	x1, [x20, #584]
  40fb68:	ldr	x0, [x1, #1248]
  40fb6c:	ldrb	w0, [x0]
  40fb70:	cmp	w0, #0x64
  40fb74:	b.eq	412ae4 <ferror@plt+0x11554>  // b.none
  40fb78:	ldr	x0, [sp, #112]
  40fb7c:	ldr	x1, [x0]
  40fb80:	ldr	x0, [sp, #96]
  40fb84:	bl	401df0 <ferror@plt+0x860>
  40fb88:	mov	x27, x0
  40fb8c:	mov	w1, #0x5                   	// #5
  40fb90:	str	w1, [sp, #376]
  40fb94:	cmp	w26, #0x46
  40fb98:	b.eq	412dbc <ferror@plt+0x1182c>  // b.none
  40fb9c:	cmp	w26, #0x48
  40fba0:	add	x26, x19, #0x90
  40fba4:	b.ne	412490 <ferror@plt+0x10f00>  // b.any
  40fba8:	mov	w0, #0x8                   	// #8
  40fbac:	str	w0, [sp, #376]
  40fbb0:	ldr	x0, [x27, #88]
  40fbb4:	add	x24, x27, #0x50
  40fbb8:	add	x22, x19, #0x130
  40fbbc:	add	x21, x19, #0x180
  40fbc0:	mov	x25, #0x0                   	// #0
  40fbc4:	cbz	x0, 40fbfc <ferror@plt+0xe66c>
  40fbc8:	mov	x1, x25
  40fbcc:	mov	x0, x24
  40fbd0:	bl	401df0 <ferror@plt+0x860>
  40fbd4:	add	x25, x25, #0x1
  40fbd8:	ldp	x1, x3, [x0]
  40fbdc:	cmp	w3, #0x0
  40fbe0:	csel	x0, x21, x22, ne  // ne = any
  40fbe4:	bl	401df0 <ferror@plt+0x860>
  40fbe8:	mov	x1, #0x1                   	// #1
  40fbec:	bl	401810 <ferror@plt+0x280>
  40fbf0:	ldr	x1, [x27, #88]
  40fbf4:	cmp	x25, x1
  40fbf8:	b.cc	40fbc8 <ferror@plt+0xe638>  // b.lo, b.ul, b.last
  40fbfc:	ldr	x0, [sp, #112]
  40fc00:	ldr	x2, [x19, #152]
  40fc04:	ldr	x1, [x0, #16]
  40fc08:	mov	x0, x26
  40fc0c:	sub	x1, x2, x1
  40fc10:	bl	401810 <ferror@plt+0x280>
  40fc14:	ldr	x0, [x20, #584]
  40fc18:	ldrh	w0, [x0, #1138]
  40fc1c:	tbz	w0, #6, 40fc58 <ferror@plt+0xe6c8>
  40fc20:	add	x22, x19, #0x18
  40fc24:	mov	x21, #0x0                   	// #0
  40fc28:	mov	x0, x22
  40fc2c:	mov	x1, #0x1                   	// #1
  40fc30:	bl	401810 <ferror@plt+0x280>
  40fc34:	mov	x0, x22
  40fc38:	mov	x1, #0x0                   	// #0
  40fc3c:	bl	401e00 <ferror@plt+0x870>
  40fc40:	add	x22, x22, #0x28
  40fc44:	ldr	x0, [x0]
  40fc48:	str	x0, [x19, x21, lsl #3]
  40fc4c:	add	x21, x21, #0x1
  40fc50:	cmp	x21, #0x3
  40fc54:	b.ne	40fc28 <ferror@plt+0xe698>  // b.any
  40fc58:	mov	x0, x26
  40fc5c:	add	x1, sp, #0x178
  40fc60:	bl	401940 <ferror@plt+0x3b0>
  40fc64:	mov	w25, #0x1                   	// #1
  40fc68:	mov	x0, x23
  40fc6c:	mov	x1, #0x1                   	// #1
  40fc70:	mov	w28, #0x0                   	// #0
  40fc74:	bl	401810 <ferror@plt+0x280>
  40fc78:	b	411e58 <ferror@plt+0x108c8>
  40fc7c:	mov	w1, w26
  40fc80:	mov	x0, x19
  40fc84:	mov	x2, #0x0                   	// #0
  40fc88:	bl	40db30 <ferror@plt+0xc5a0>
  40fc8c:	cmp	w0, #0x0
  40fc90:	mov	w28, w0
  40fc94:	ldr	x24, [x20, #584]
  40fc98:	cset	w25, eq  // eq = none
  40fc9c:	b	40f738 <ferror@plt+0xe1a8>
  40fca0:	sub	w26, w26, #0x3c
  40fca4:	mov	w25, #0x1                   	// #1
  40fca8:	ldr	x0, [sp, #104]
  40fcac:	add	x24, x24, w26, sxtw #3
  40fcb0:	mov	w28, #0x0                   	// #0
  40fcb4:	ldr	x1, [x24, #1144]
  40fcb8:	bl	407d10 <ferror@plt+0x6780>
  40fcbc:	mov	w2, #0x5                   	// #5
  40fcc0:	add	x1, sp, #0x178
  40fcc4:	add	x0, x19, #0x90
  40fcc8:	str	w2, [sp, #376]
  40fccc:	bl	401940 <ferror@plt+0x3b0>
  40fcd0:	ldr	x24, [x20, #584]
  40fcd4:	b	40f738 <ferror@plt+0xe1a8>
  40fcd8:	sub	w1, w26, #0x34
  40fcdc:	mov	w25, #0x1                   	// #1
  40fce0:	ldr	x0, [sp, #104]
  40fce4:	sub	w26, w26, #0x2b
  40fce8:	ldr	x1, [x19, w1, sxtw #3]
  40fcec:	mov	w28, #0x0                   	// #0
  40fcf0:	bl	407d10 <ferror@plt+0x6780>
  40fcf4:	str	w26, [sp, #376]
  40fcf8:	add	x1, sp, #0x178
  40fcfc:	add	x0, x19, #0x90
  40fd00:	bl	401940 <ferror@plt+0x3b0>
  40fd04:	ldr	x24, [x20, #584]
  40fd08:	b	40f738 <ferror@plt+0xe1a8>
  40fd0c:	sub	w26, w26, #0x2c
  40fd10:	add	x1, sp, #0x108
  40fd14:	add	x0, x19, #0x90
  40fd18:	mov	w25, #0x1                   	// #1
  40fd1c:	mov	w28, #0x0                   	// #0
  40fd20:	str	w26, [sp, #264]
  40fd24:	bl	401940 <ferror@plt+0x3b0>
  40fd28:	ldr	x24, [x20, #584]
  40fd2c:	b	40f738 <ferror@plt+0xe1a8>
  40fd30:	ldrb	w1, [x27, x4]
  40fd34:	add	x4, x2, #0x2
  40fd38:	str	x4, [x22, #8]
  40fd3c:	cbz	w1, 41326c <ferror@plt+0x11cdc>
  40fd40:	sub	w6, w1, #0x1
  40fd44:	and	w6, w6, #0xff
  40fd48:	cmp	w6, #0xe
  40fd4c:	b.ls	4132a8 <ferror@plt+0x11d18>  // b.plast
  40fd50:	lsr	w3, w1, #4
  40fd54:	add	x5, x27, x4
  40fd58:	sub	w3, w3, #0x1
  40fd5c:	adrp	x7, 41c000 <ferror@plt+0x1aa70>
  40fd60:	and	w3, w3, #0xff
  40fd64:	add	x0, x5, #0x10
  40fd68:	movi	v16.4s, #0x0
  40fd6c:	ldr	q7, [x7, #4064]
  40fd70:	add	x3, x0, w3, uxtw #4
  40fd74:	movi	v18.16b, #0x10
  40fd78:	movi	v17.16b, #0x8
  40fd7c:	b	40fd84 <ferror@plt+0xe7f4>
  40fd80:	add	x0, x0, #0x10
  40fd84:	mov	v2.16b, v7.16b
  40fd88:	cmp	x0, x3
  40fd8c:	ldr	q1, [x5]
  40fd90:	mov	x5, x0
  40fd94:	add	v7.16b, v7.16b, v18.16b
  40fd98:	umull	v5.8h, v2.8b, v17.8b
  40fd9c:	uxtl	v3.8h, v1.8b
  40fda0:	umull2	v4.8h, v2.16b, v17.16b
  40fda4:	uxtl2	v2.8h, v1.16b
  40fda8:	uxtl	v19.4s, v5.4h
  40fdac:	uxtl	v6.4s, v3.4h
  40fdb0:	uxtl2	v5.4s, v5.8h
  40fdb4:	uxtl2	v3.4s, v3.8h
  40fdb8:	sxtl2	v21.2d, v19.4s
  40fdbc:	uxtl2	v1.2d, v6.4s
  40fdc0:	sxtl	v19.2d, v19.2s
  40fdc4:	uxtl	v0.2d, v6.2s
  40fdc8:	uxtl	v20.2d, v3.2s
  40fdcc:	sxtl	v6.2d, v5.2s
  40fdd0:	sshl	v1.2d, v1.2d, v21.2d
  40fdd4:	sshl	v0.2d, v0.2d, v19.2d
  40fdd8:	sxtl2	v5.2d, v5.4s
  40fddc:	sshl	v20.2d, v20.2d, v6.2d
  40fde0:	uxtl	v19.4s, v4.4h
  40fde4:	uxtl	v6.4s, v2.4h
  40fde8:	orr	v0.16b, v1.16b, v0.16b
  40fdec:	uxtl2	v3.2d, v3.4s
  40fdf0:	uxtl2	v1.4s, v2.8h
  40fdf4:	uxtl2	v2.4s, v4.8h
  40fdf8:	orr	v0.16b, v0.16b, v20.16b
  40fdfc:	sshl	v3.2d, v3.2d, v5.2d
  40fe00:	sxtl	v20.2d, v19.2s
  40fe04:	uxtl	v5.2d, v6.2s
  40fe08:	sxtl2	v19.2d, v19.4s
  40fe0c:	orr	v0.16b, v0.16b, v3.16b
  40fe10:	uxtl2	v6.2d, v6.4s
  40fe14:	sshl	v4.2d, v5.2d, v20.2d
  40fe18:	uxtl	v3.2d, v1.2s
  40fe1c:	sxtl	v5.2d, v2.2s
  40fe20:	sshl	v6.2d, v6.2d, v19.2d
  40fe24:	orr	v0.16b, v0.16b, v4.16b
  40fe28:	uxtl2	v1.2d, v1.4s
  40fe2c:	sshl	v3.2d, v3.2d, v5.2d
  40fe30:	sxtl2	v2.2d, v2.4s
  40fe34:	orr	v0.16b, v0.16b, v6.16b
  40fe38:	sshl	v1.2d, v1.2d, v2.2d
  40fe3c:	orr	v0.16b, v0.16b, v3.16b
  40fe40:	orr	v0.16b, v0.16b, v1.16b
  40fe44:	orr	v16.16b, v16.16b, v0.16b
  40fe48:	b.ne	40fd80 <ferror@plt+0xe7f0>  // b.any
  40fe4c:	movi	v0.4s, #0x0
  40fe50:	and	x0, x1, #0xf0
  40fe54:	add	x4, x4, x0
  40fe58:	tst	w1, #0xffffff0f
  40fe5c:	and	w0, w1, #0xf0
  40fe60:	ext	v0.16b, v16.16b, v0.16b, #8
  40fe64:	orr	v16.16b, v0.16b, v16.16b
  40fe68:	b.eq	4100b0 <ferror@plt+0xeb20>  // b.none
  40fe6c:	ldrb	w7, [x27, x4]
  40fe70:	lsl	w5, w0, #3
  40fe74:	add	w3, w0, #0x1
  40fe78:	add	x8, x4, #0x1
  40fe7c:	lsl	x5, x7, x5
  40fe80:	fmov	d0, x5
  40fe84:	cmp	w1, w3, uxtb
  40fe88:	and	w3, w3, #0xff
  40fe8c:	orr	v16.8b, v16.8b, v0.8b
  40fe90:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  40fe94:	ldrb	w7, [x27, x8]
  40fe98:	lsl	w3, w3, #3
  40fe9c:	add	w5, w0, #0x2
  40fea0:	and	w5, w5, #0xff
  40fea4:	lsl	x3, x7, x3
  40fea8:	fmov	d0, x3
  40feac:	cmp	w1, w5
  40feb0:	add	x3, x4, #0x2
  40feb4:	orr	v16.8b, v16.8b, v0.8b
  40feb8:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  40febc:	ldrb	w7, [x27, x3]
  40fec0:	lsl	w5, w5, #3
  40fec4:	add	w3, w0, #0x3
  40fec8:	add	x8, x4, #0x3
  40fecc:	lsl	x5, x7, x5
  40fed0:	fmov	d0, x5
  40fed4:	cmp	w1, w3, uxtb
  40fed8:	and	w3, w3, #0xff
  40fedc:	orr	v16.8b, v16.8b, v0.8b
  40fee0:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  40fee4:	ldrb	w7, [x27, x8]
  40fee8:	lsl	w3, w3, #3
  40feec:	add	w5, w0, #0x4
  40fef0:	and	w5, w5, #0xff
  40fef4:	lsl	x3, x7, x3
  40fef8:	fmov	d0, x3
  40fefc:	cmp	w1, w5
  40ff00:	add	x3, x4, #0x4
  40ff04:	orr	v16.8b, v16.8b, v0.8b
  40ff08:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  40ff0c:	ldrb	w7, [x27, x3]
  40ff10:	lsl	w5, w5, #3
  40ff14:	add	w3, w0, #0x5
  40ff18:	add	x8, x4, #0x5
  40ff1c:	lsl	x5, x7, x5
  40ff20:	fmov	d0, x5
  40ff24:	cmp	w1, w3, uxtb
  40ff28:	and	w3, w3, #0xff
  40ff2c:	orr	v16.8b, v16.8b, v0.8b
  40ff30:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  40ff34:	ldrb	w7, [x27, x8]
  40ff38:	lsl	w3, w3, #3
  40ff3c:	add	w5, w0, #0x6
  40ff40:	and	w5, w5, #0xff
  40ff44:	lsl	x3, x7, x3
  40ff48:	fmov	d0, x3
  40ff4c:	cmp	w1, w5
  40ff50:	add	x3, x4, #0x6
  40ff54:	orr	v16.8b, v16.8b, v0.8b
  40ff58:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  40ff5c:	ldrb	w7, [x27, x3]
  40ff60:	lsl	w5, w5, #3
  40ff64:	add	w3, w0, #0x7
  40ff68:	add	x8, x4, #0x7
  40ff6c:	lsl	x5, x7, x5
  40ff70:	fmov	d0, x5
  40ff74:	cmp	w1, w3, uxtb
  40ff78:	and	w3, w3, #0xff
  40ff7c:	orr	v16.8b, v16.8b, v0.8b
  40ff80:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  40ff84:	ldrb	w7, [x27, x8]
  40ff88:	lsl	w3, w3, #3
  40ff8c:	add	w5, w0, #0x8
  40ff90:	and	w5, w5, #0xff
  40ff94:	lsl	x3, x7, x3
  40ff98:	fmov	d0, x3
  40ff9c:	cmp	w1, w5
  40ffa0:	add	x3, x4, #0x8
  40ffa4:	orr	v16.8b, v16.8b, v0.8b
  40ffa8:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  40ffac:	ldrb	w7, [x27, x3]
  40ffb0:	lsl	w5, w5, #3
  40ffb4:	add	w3, w0, #0x9
  40ffb8:	add	x8, x4, #0x9
  40ffbc:	lsl	x5, x7, x5
  40ffc0:	fmov	d0, x5
  40ffc4:	cmp	w1, w3, uxtb
  40ffc8:	and	w3, w3, #0xff
  40ffcc:	orr	v16.8b, v16.8b, v0.8b
  40ffd0:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  40ffd4:	ldrb	w7, [x27, x8]
  40ffd8:	lsl	w3, w3, #3
  40ffdc:	add	w5, w0, #0xa
  40ffe0:	and	w5, w5, #0xff
  40ffe4:	lsl	x3, x7, x3
  40ffe8:	fmov	d0, x3
  40ffec:	cmp	w1, w5
  40fff0:	add	x3, x4, #0xa
  40fff4:	orr	v16.8b, v16.8b, v0.8b
  40fff8:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  40fffc:	ldrb	w7, [x27, x3]
  410000:	lsl	w5, w5, #3
  410004:	add	w3, w0, #0xb
  410008:	add	x8, x4, #0xb
  41000c:	lsl	x5, x7, x5
  410010:	fmov	d0, x5
  410014:	cmp	w1, w3, uxtb
  410018:	and	w3, w3, #0xff
  41001c:	orr	v16.8b, v16.8b, v0.8b
  410020:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  410024:	ldrb	w7, [x27, x8]
  410028:	lsl	w3, w3, #3
  41002c:	add	w5, w0, #0xc
  410030:	and	w5, w5, #0xff
  410034:	lsl	x3, x7, x3
  410038:	fmov	d0, x3
  41003c:	cmp	w1, w5
  410040:	add	x3, x4, #0xc
  410044:	orr	v16.8b, v16.8b, v0.8b
  410048:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  41004c:	ldrb	w7, [x27, x3]
  410050:	lsl	w5, w5, #3
  410054:	add	w3, w0, #0xd
  410058:	add	x8, x4, #0xd
  41005c:	lsl	x5, x7, x5
  410060:	fmov	d0, x5
  410064:	cmp	w1, w3, uxtb
  410068:	and	w3, w3, #0xff
  41006c:	orr	v16.8b, v16.8b, v0.8b
  410070:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  410074:	ldrb	w5, [x27, x8]
  410078:	lsl	w3, w3, #3
  41007c:	add	w0, w0, #0xe
  410080:	add	x4, x4, #0xe
  410084:	and	w0, w0, #0xff
  410088:	lsl	x3, x5, x3
  41008c:	fmov	d0, x3
  410090:	cmp	w1, w0
  410094:	orr	v16.8b, v16.8b, v0.8b
  410098:	b.ls	4100b0 <ferror@plt+0xeb20>  // b.plast
  41009c:	ldrb	w1, [x27, x4]
  4100a0:	lsl	w0, w0, #3
  4100a4:	lsl	x0, x1, x0
  4100a8:	fmov	d0, x0
  4100ac:	orr	v16.8b, v16.8b, v0.8b
  4100b0:	add	x2, x2, #0x3
  4100b4:	add	x6, x2, w6, uxtb
  4100b8:	str	x6, [x22, #8]
  4100bc:	str	d16, [sp, #384]
  4100c0:	cmp	w26, #0x31
  4100c4:	b.eq	412c30 <ferror@plt+0x116a0>  // b.none
  4100c8:	ldr	x0, [x24, #1248]
  4100cc:	ldrb	w0, [x0]
  4100d0:	cmp	w0, #0x64
  4100d4:	b.eq	412bd0 <ferror@plt+0x11640>  // b.none
  4100d8:	add	x24, x19, #0x90
  4100dc:	mov	x1, #0x0                   	// #0
  4100e0:	mov	x0, x24
  4100e4:	bl	401e00 <ferror@plt+0x870>
  4100e8:	mov	x26, x0
  4100ec:	ldr	w0, [x0]
  4100f0:	cmp	w0, #0x8
  4100f4:	b.eq	4130a0 <ferror@plt+0x11b10>  // b.none
  4100f8:	add	x2, sp, #0xd0
  4100fc:	mov	x1, x26
  410100:	mov	x0, x19
  410104:	bl	40d258 <ferror@plt+0xbcc8>
  410108:	mov	w28, w0
  41010c:	mov	w25, #0x0                   	// #0
  410110:	cbnz	w28, 40f860 <ferror@plt+0xe2d0>
  410114:	ldr	w1, [x26]
  410118:	ldr	x0, [sp, #208]
  41011c:	sub	w1, w1, #0x2
  410120:	cmp	w1, #0x1
  410124:	b.ls	413168 <ferror@plt+0x11bd8>  // b.plast
  410128:	ldr	x1, [x0]
  41012c:	cbz	x1, 413160 <ferror@plt+0x11bd0>
  410130:	add	x1, sp, #0x140
  410134:	mov	w25, #0x0                   	// #0
  410138:	bl	4084b8 <ferror@plt+0x6f28>
  41013c:	mov	w28, w0
  410140:	cbnz	w0, 40f860 <ferror@plt+0xe2d0>
  410144:	ldr	x2, [sp, #320]
  410148:	mov	w0, #0x1                   	// #1
  41014c:	mov	x1, #0x1                   	// #1
  410150:	mov	w25, w0
  410154:	str	w0, [sp, #376]
  410158:	mov	x0, x24
  41015c:	str	x2, [sp, #392]
  410160:	bl	401810 <ferror@plt+0x280>
  410164:	mov	x0, x24
  410168:	add	x1, sp, #0x178
  41016c:	bl	401940 <ferror@plt+0x3b0>
  410170:	ldr	x24, [x20, #584]
  410174:	b	40f738 <ferror@plt+0xe1a8>
  410178:	cmp	w26, #0x5a
  41017c:	b.ne	4128f8 <ferror@plt+0x11368>  // b.any
  410180:	mov	x0, #0x2                   	// #2
  410184:	str	x0, [sp, #376]
  410188:	add	x21, x19, #0x1d0
  41018c:	mov	x22, #0x0                   	// #0
  410190:	ldr	x0, [x19, #472]
  410194:	cmp	x22, x0
  410198:	b.cs	4101c4 <ferror@plt+0xec34>  // b.hs, b.nlast
  41019c:	mov	x1, x22
  4101a0:	mov	x0, x21
  4101a4:	bl	401e00 <ferror@plt+0x870>
  4101a8:	add	x22, x22, #0x1
  4101ac:	ldr	x0, [x0]
  4101b0:	ldr	x2, [sp, #376]
  4101b4:	add	x0, x0, #0x1
  4101b8:	cmp	x0, x2
  4101bc:	b.cc	412380 <ferror@plt+0x10df0>  // b.lo, b.ul, b.last
  4101c0:	str	xzr, [sp, #376]
  4101c4:	ldr	x0, [x19, #192]
  4101c8:	cmp	x22, x0
  4101cc:	b.eq	412720 <ferror@plt+0x11190>  // b.none
  4101d0:	mov	x1, x22
  4101d4:	mov	x0, x23
  4101d8:	bl	401810 <ferror@plt+0x280>
  4101dc:	mov	w25, #0x1                   	// #1
  4101e0:	mov	x1, x22
  4101e4:	add	x0, x19, #0x1d0
  4101e8:	mov	w28, #0x0                   	// #0
  4101ec:	bl	401810 <ferror@plt+0x280>
  4101f0:	b	411e58 <ferror@plt+0x108c8>
  4101f4:	cmp	w26, #0x57
  4101f8:	mov	w3, #0x1                   	// #1
  4101fc:	cset	w4, eq  // eq = none
  410200:	add	x2, x22, #0x8
  410204:	mov	x1, x27
  410208:	mov	x0, x19
  41020c:	bl	40cdd8 <ferror@plt+0xb848>
  410210:	cmp	w0, #0x0
  410214:	mov	w28, w0
  410218:	ldr	x24, [x20, #584]
  41021c:	cset	w25, eq  // eq = none
  410220:	b	40f738 <ferror@plt+0xe1a8>
  410224:	ldr	x0, [x24, #1248]
  410228:	cmp	w26, #0x4f
  41022c:	cset	w1, eq  // eq = none
  410230:	str	w1, [sp, #124]
  410234:	ldrb	w0, [x0]
  410238:	cmp	w0, #0x64
  41023c:	b.eq	412b64 <ferror@plt+0x115d4>  // b.none
  410240:	add	x21, x19, #0x90
  410244:	mov	x1, #0x0                   	// #0
  410248:	mov	x0, x21
  41024c:	bl	401e00 <ferror@plt+0x870>
  410250:	mov	x24, x0
  410254:	ldr	w0, [x0]
  410258:	cmp	w0, #0x8
  41025c:	b.eq	412cb0 <ferror@plt+0x11720>  // b.none
  410260:	add	x2, sp, #0xd0
  410264:	mov	x1, x24
  410268:	mov	x0, x19
  41026c:	bl	40d258 <ferror@plt+0xbcc8>
  410270:	mov	w28, w0
  410274:	cbnz	w28, 412b80 <ferror@plt+0x115f0>
  410278:	cmp	w26, #0x4f
  41027c:	b.ne	4124a0 <ferror@plt+0x10f10>  // b.any
  410280:	ldr	x7, [x22, #8]
  410284:	add	x0, x7, #0x1
  410288:	str	x0, [x22, #8]
  41028c:	ldrb	w5, [x27, x7]
  410290:	cbz	w5, 41342c <ferror@plt+0x11e9c>
  410294:	sub	w8, w5, #0x1
  410298:	and	w8, w8, #0xff
  41029c:	cmp	w8, #0xe
  4102a0:	b.ls	41345c <ferror@plt+0x11ecc>  // b.plast
  4102a4:	lsr	w2, w5, #4
  4102a8:	add	x6, x27, x0
  4102ac:	sub	w2, w2, #0x1
  4102b0:	adrp	x3, 41c000 <ferror@plt+0x1aa70>
  4102b4:	and	w2, w2, #0xff
  4102b8:	add	x1, x6, #0x10
  4102bc:	movi	v6.4s, #0x0
  4102c0:	ldr	q7, [x3, #4064]
  4102c4:	add	x2, x1, w2, uxtw #4
  4102c8:	movi	v17.16b, #0x10
  4102cc:	movi	v16.16b, #0x8
  4102d0:	b	4102d8 <ferror@plt+0xed48>
  4102d4:	add	x1, x1, #0x10
  4102d8:	mov	v3.16b, v7.16b
  4102dc:	cmp	x1, x2
  4102e0:	ldr	q1, [x6]
  4102e4:	mov	x6, x1
  4102e8:	add	v7.16b, v7.16b, v17.16b
  4102ec:	umull	v4.8h, v3.8b, v16.8b
  4102f0:	uxtl	v2.8h, v1.8b
  4102f4:	umull2	v3.8h, v3.16b, v16.16b
  4102f8:	uxtl2	v1.8h, v1.16b
  4102fc:	uxtl	v18.4s, v4.4h
  410300:	uxtl	v5.4s, v2.4h
  410304:	uxtl2	v4.4s, v4.8h
  410308:	uxtl2	v2.4s, v2.8h
  41030c:	sxtl	v21.2d, v18.2s
  410310:	uxtl	v0.2d, v5.2s
  410314:	sxtl2	v18.2d, v18.4s
  410318:	uxtl2	v5.2d, v5.4s
  41031c:	sxtl	v20.2d, v4.2s
  410320:	uxtl	v19.2d, v2.2s
  410324:	sshl	v0.2d, v0.2d, v21.2d
  410328:	sshl	v5.2d, v5.2d, v18.2d
  41032c:	sxtl2	v4.2d, v4.4s
  410330:	uxtl	v18.4s, v3.4h
  410334:	sshl	v19.2d, v19.2d, v20.2d
  410338:	orr	v0.16b, v0.16b, v5.16b
  41033c:	uxtl2	v2.2d, v2.4s
  410340:	uxtl	v5.4s, v1.4h
  410344:	uxtl2	v1.4s, v1.8h
  410348:	orr	v0.16b, v0.16b, v19.16b
  41034c:	sshl	v2.2d, v2.2d, v4.2d
  410350:	sxtl	v19.2d, v18.2s
  410354:	uxtl	v4.2d, v5.2s
  410358:	sxtl2	v18.2d, v18.4s
  41035c:	orr	v0.16b, v0.16b, v2.16b
  410360:	uxtl2	v5.2d, v5.4s
  410364:	uxtl2	v2.4s, v3.8h
  410368:	sshl	v4.2d, v4.2d, v19.2d
  41036c:	uxtl	v3.2d, v1.2s
  410370:	sshl	v5.2d, v5.2d, v18.2d
  410374:	sxtl	v19.2d, v2.2s
  410378:	orr	v0.16b, v0.16b, v4.16b
  41037c:	uxtl2	v1.2d, v1.4s
  410380:	sxtl2	v2.2d, v2.4s
  410384:	sshl	v3.2d, v3.2d, v19.2d
  410388:	orr	v0.16b, v0.16b, v5.16b
  41038c:	sshl	v1.2d, v1.2d, v2.2d
  410390:	orr	v0.16b, v0.16b, v3.16b
  410394:	orr	v0.16b, v0.16b, v1.16b
  410398:	orr	v6.16b, v6.16b, v0.16b
  41039c:	b.ne	4102d4 <ferror@plt+0xed44>  // b.any
  4103a0:	movi	v0.4s, #0x0
  4103a4:	and	x1, x5, #0xf0
  4103a8:	add	x0, x0, x1
  4103ac:	tst	w5, #0xffffff0f
  4103b0:	and	w6, w5, #0xf0
  4103b4:	ext	v0.16b, v6.16b, v0.16b, #8
  4103b8:	orr	v6.16b, v6.16b, v0.16b
  4103bc:	mov	x1, v6.d[0]
  4103c0:	b.eq	4105cc <ferror@plt+0xf03c>  // b.none
  4103c4:	ldrb	w9, [x27, x0]
  4103c8:	add	w2, w6, #0x1
  4103cc:	lsl	w10, w6, #3
  4103d0:	add	x11, x0, #0x1
  4103d4:	cmp	w5, w2, uxtb
  4103d8:	and	w2, w2, #0xff
  4103dc:	lsl	x9, x9, x10
  4103e0:	orr	x1, x1, x9
  4103e4:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  4103e8:	ldrb	w10, [x27, x11]
  4103ec:	lsl	w2, w2, #3
  4103f0:	add	w9, w6, #0x2
  4103f4:	and	w9, w9, #0xff
  4103f8:	lsl	x2, x10, x2
  4103fc:	cmp	w5, w9
  410400:	orr	x1, x1, x2
  410404:	add	x2, x0, #0x2
  410408:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  41040c:	ldrb	w10, [x27, x2]
  410410:	lsl	w9, w9, #3
  410414:	add	w2, w6, #0x3
  410418:	add	x11, x0, #0x3
  41041c:	cmp	w5, w2, uxtb
  410420:	lsl	x9, x10, x9
  410424:	and	w2, w2, #0xff
  410428:	orr	x1, x1, x9
  41042c:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  410430:	ldrb	w10, [x27, x11]
  410434:	lsl	w2, w2, #3
  410438:	add	w9, w6, #0x4
  41043c:	and	w9, w9, #0xff
  410440:	lsl	x2, x10, x2
  410444:	cmp	w5, w9
  410448:	orr	x1, x1, x2
  41044c:	add	x2, x0, #0x4
  410450:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  410454:	ldrb	w10, [x27, x2]
  410458:	lsl	w9, w9, #3
  41045c:	add	w2, w6, #0x5
  410460:	add	x11, x0, #0x5
  410464:	cmp	w5, w2, uxtb
  410468:	lsl	x9, x10, x9
  41046c:	and	w2, w2, #0xff
  410470:	orr	x1, x1, x9
  410474:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  410478:	ldrb	w10, [x27, x11]
  41047c:	lsl	w2, w2, #3
  410480:	add	w9, w6, #0x6
  410484:	and	w9, w9, #0xff
  410488:	lsl	x2, x10, x2
  41048c:	cmp	w5, w9
  410490:	orr	x1, x1, x2
  410494:	add	x2, x0, #0x6
  410498:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  41049c:	ldrb	w10, [x27, x2]
  4104a0:	lsl	w9, w9, #3
  4104a4:	add	w2, w6, #0x7
  4104a8:	add	x11, x0, #0x7
  4104ac:	cmp	w5, w2, uxtb
  4104b0:	lsl	x9, x10, x9
  4104b4:	and	w2, w2, #0xff
  4104b8:	orr	x1, x1, x9
  4104bc:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  4104c0:	ldrb	w10, [x27, x11]
  4104c4:	lsl	w2, w2, #3
  4104c8:	add	w9, w6, #0x8
  4104cc:	and	w9, w9, #0xff
  4104d0:	lsl	x2, x10, x2
  4104d4:	cmp	w5, w9
  4104d8:	orr	x1, x1, x2
  4104dc:	add	x2, x0, #0x8
  4104e0:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  4104e4:	ldrb	w10, [x27, x2]
  4104e8:	lsl	w9, w9, #3
  4104ec:	add	w2, w6, #0x9
  4104f0:	add	x11, x0, #0x9
  4104f4:	cmp	w5, w2, uxtb
  4104f8:	lsl	x9, x10, x9
  4104fc:	and	w2, w2, #0xff
  410500:	orr	x1, x1, x9
  410504:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  410508:	ldrb	w10, [x27, x11]
  41050c:	lsl	w2, w2, #3
  410510:	add	w9, w6, #0xa
  410514:	and	w9, w9, #0xff
  410518:	lsl	x2, x10, x2
  41051c:	cmp	w5, w9
  410520:	orr	x1, x1, x2
  410524:	add	x2, x0, #0xa
  410528:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  41052c:	ldrb	w10, [x27, x2]
  410530:	lsl	w9, w9, #3
  410534:	add	w2, w6, #0xb
  410538:	add	x11, x0, #0xb
  41053c:	cmp	w5, w2, uxtb
  410540:	lsl	x9, x10, x9
  410544:	and	w2, w2, #0xff
  410548:	orr	x1, x1, x9
  41054c:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  410550:	ldrb	w10, [x27, x11]
  410554:	lsl	w2, w2, #3
  410558:	add	w9, w6, #0xc
  41055c:	and	w9, w9, #0xff
  410560:	lsl	x2, x10, x2
  410564:	cmp	w5, w9
  410568:	orr	x1, x1, x2
  41056c:	add	x2, x0, #0xc
  410570:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  410574:	ldrb	w10, [x27, x2]
  410578:	lsl	w9, w9, #3
  41057c:	add	w2, w6, #0xd
  410580:	add	x11, x0, #0xd
  410584:	cmp	w5, w2, uxtb
  410588:	lsl	x9, x10, x9
  41058c:	and	w2, w2, #0xff
  410590:	orr	x1, x1, x9
  410594:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  410598:	ldrb	w10, [x27, x11]
  41059c:	lsl	w9, w2, #3
  4105a0:	add	w6, w6, #0xe
  4105a4:	add	x0, x0, #0xe
  4105a8:	and	w6, w6, #0xff
  4105ac:	lsl	x9, x10, x9
  4105b0:	cmp	w5, w6
  4105b4:	orr	x1, x1, x9
  4105b8:	b.ls	4105cc <ferror@plt+0xf03c>  // b.plast
  4105bc:	ldrb	w0, [x27, x0]
  4105c0:	lsl	w6, w6, #3
  4105c4:	lsl	x6, x0, x6
  4105c8:	orr	x1, x1, x6
  4105cc:	add	x0, x7, #0x2
  4105d0:	add	x0, x0, w8, uxtb
  4105d4:	ldrb	w6, [x27, x0]
  4105d8:	add	x8, x0, #0x1
  4105dc:	str	x8, [x22, #8]
  4105e0:	cbz	w6, 413434 <ferror@plt+0x11ea4>
  4105e4:	sub	w9, w6, #0x1
  4105e8:	and	w9, w9, #0xff
  4105ec:	cmp	w9, #0xe
  4105f0:	b.ls	413444 <ferror@plt+0x11eb4>  // b.plast
  4105f4:	lsr	w5, w6, #4
  4105f8:	add	x7, x27, x8
  4105fc:	sub	w5, w5, #0x1
  410600:	adrp	x3, 41c000 <ferror@plt+0x1aa70>
  410604:	and	w5, w5, #0xff
  410608:	add	x2, x7, #0x10
  41060c:	movi	v6.4s, #0x0
  410610:	ldr	q7, [x3, #4064]
  410614:	add	x5, x2, w5, uxtw #4
  410618:	movi	v17.16b, #0x10
  41061c:	movi	v16.16b, #0x8
  410620:	b	410628 <ferror@plt+0xf098>
  410624:	add	x2, x2, #0x10
  410628:	mov	v3.16b, v7.16b
  41062c:	cmp	x2, x5
  410630:	ldr	q1, [x7]
  410634:	mov	x7, x2
  410638:	add	v7.16b, v7.16b, v17.16b
  41063c:	umull	v4.8h, v3.8b, v16.8b
  410640:	uxtl	v2.8h, v1.8b
  410644:	umull2	v3.8h, v3.16b, v16.16b
  410648:	uxtl2	v1.8h, v1.16b
  41064c:	uxtl	v18.4s, v4.4h
  410650:	uxtl	v5.4s, v2.4h
  410654:	uxtl2	v4.4s, v4.8h
  410658:	uxtl2	v2.4s, v2.8h
  41065c:	sxtl	v21.2d, v18.2s
  410660:	uxtl	v0.2d, v5.2s
  410664:	sxtl2	v18.2d, v18.4s
  410668:	uxtl2	v5.2d, v5.4s
  41066c:	sxtl	v20.2d, v4.2s
  410670:	uxtl	v19.2d, v2.2s
  410674:	sshl	v0.2d, v0.2d, v21.2d
  410678:	sshl	v5.2d, v5.2d, v18.2d
  41067c:	sxtl2	v4.2d, v4.4s
  410680:	uxtl	v18.4s, v3.4h
  410684:	sshl	v19.2d, v19.2d, v20.2d
  410688:	orr	v0.16b, v0.16b, v5.16b
  41068c:	uxtl2	v2.2d, v2.4s
  410690:	uxtl	v5.4s, v1.4h
  410694:	uxtl2	v1.4s, v1.8h
  410698:	orr	v0.16b, v0.16b, v19.16b
  41069c:	sshl	v2.2d, v2.2d, v4.2d
  4106a0:	sxtl	v19.2d, v18.2s
  4106a4:	uxtl	v4.2d, v5.2s
  4106a8:	sxtl2	v18.2d, v18.4s
  4106ac:	orr	v0.16b, v0.16b, v2.16b
  4106b0:	uxtl2	v5.2d, v5.4s
  4106b4:	uxtl2	v2.4s, v3.8h
  4106b8:	sshl	v4.2d, v4.2d, v19.2d
  4106bc:	uxtl	v3.2d, v1.2s
  4106c0:	sshl	v5.2d, v5.2d, v18.2d
  4106c4:	sxtl	v19.2d, v2.2s
  4106c8:	orr	v0.16b, v0.16b, v4.16b
  4106cc:	uxtl2	v1.2d, v1.4s
  4106d0:	sxtl2	v2.2d, v2.4s
  4106d4:	sshl	v3.2d, v3.2d, v19.2d
  4106d8:	orr	v0.16b, v0.16b, v5.16b
  4106dc:	sshl	v1.2d, v1.2d, v2.2d
  4106e0:	orr	v0.16b, v0.16b, v3.16b
  4106e4:	orr	v0.16b, v0.16b, v1.16b
  4106e8:	orr	v6.16b, v6.16b, v0.16b
  4106ec:	b.ne	410624 <ferror@plt+0xf094>  // b.any
  4106f0:	movi	v0.4s, #0x0
  4106f4:	and	x2, x6, #0xf0
  4106f8:	add	x8, x8, x2
  4106fc:	tst	w6, #0xffffff0f
  410700:	and	w2, w6, #0xf0
  410704:	ext	v0.16b, v6.16b, v0.16b, #8
  410708:	orr	v6.16b, v6.16b, v0.16b
  41070c:	mov	x7, v6.d[0]
  410710:	b.eq	41091c <ferror@plt+0xf38c>  // b.none
  410714:	ldrb	w10, [x27, x8]
  410718:	add	w5, w2, #0x1
  41071c:	lsl	w11, w2, #3
  410720:	add	x12, x8, #0x1
  410724:	cmp	w6, w5, uxtb
  410728:	and	w5, w5, #0xff
  41072c:	lsl	x10, x10, x11
  410730:	orr	x7, x7, x10
  410734:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  410738:	ldrb	w11, [x27, x12]
  41073c:	lsl	w5, w5, #3
  410740:	add	w10, w2, #0x2
  410744:	and	w10, w10, #0xff
  410748:	lsl	x5, x11, x5
  41074c:	cmp	w6, w10
  410750:	orr	x7, x7, x5
  410754:	add	x5, x8, #0x2
  410758:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  41075c:	ldrb	w11, [x27, x5]
  410760:	lsl	w10, w10, #3
  410764:	add	w5, w2, #0x3
  410768:	add	x12, x8, #0x3
  41076c:	cmp	w6, w5, uxtb
  410770:	lsl	x10, x11, x10
  410774:	and	w5, w5, #0xff
  410778:	orr	x7, x7, x10
  41077c:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  410780:	ldrb	w11, [x27, x12]
  410784:	lsl	w5, w5, #3
  410788:	add	w10, w2, #0x4
  41078c:	and	w10, w10, #0xff
  410790:	lsl	x5, x11, x5
  410794:	cmp	w6, w10
  410798:	orr	x7, x7, x5
  41079c:	add	x5, x8, #0x4
  4107a0:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  4107a4:	ldrb	w11, [x27, x5]
  4107a8:	lsl	w10, w10, #3
  4107ac:	add	w5, w2, #0x5
  4107b0:	add	x12, x8, #0x5
  4107b4:	cmp	w6, w5, uxtb
  4107b8:	lsl	x10, x11, x10
  4107bc:	and	w5, w5, #0xff
  4107c0:	orr	x7, x7, x10
  4107c4:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  4107c8:	ldrb	w11, [x27, x12]
  4107cc:	lsl	w5, w5, #3
  4107d0:	add	w10, w2, #0x6
  4107d4:	and	w10, w10, #0xff
  4107d8:	lsl	x5, x11, x5
  4107dc:	cmp	w6, w10
  4107e0:	orr	x7, x7, x5
  4107e4:	add	x5, x8, #0x6
  4107e8:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  4107ec:	ldrb	w11, [x27, x5]
  4107f0:	lsl	w10, w10, #3
  4107f4:	add	w5, w2, #0x7
  4107f8:	add	x12, x8, #0x7
  4107fc:	cmp	w6, w5, uxtb
  410800:	lsl	x10, x11, x10
  410804:	and	w5, w5, #0xff
  410808:	orr	x7, x7, x10
  41080c:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  410810:	ldrb	w11, [x27, x12]
  410814:	lsl	w5, w5, #3
  410818:	add	w10, w2, #0x8
  41081c:	and	w10, w10, #0xff
  410820:	lsl	x5, x11, x5
  410824:	cmp	w6, w10
  410828:	orr	x7, x7, x5
  41082c:	add	x5, x8, #0x8
  410830:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  410834:	ldrb	w11, [x27, x5]
  410838:	lsl	w10, w10, #3
  41083c:	add	w5, w2, #0x9
  410840:	add	x12, x8, #0x9
  410844:	cmp	w6, w5, uxtb
  410848:	lsl	x10, x11, x10
  41084c:	and	w5, w5, #0xff
  410850:	orr	x7, x7, x10
  410854:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  410858:	ldrb	w11, [x27, x12]
  41085c:	lsl	w5, w5, #3
  410860:	add	w10, w2, #0xa
  410864:	and	w10, w10, #0xff
  410868:	lsl	x5, x11, x5
  41086c:	cmp	w6, w10
  410870:	orr	x7, x7, x5
  410874:	add	x5, x8, #0xa
  410878:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  41087c:	ldrb	w11, [x27, x5]
  410880:	lsl	w10, w10, #3
  410884:	add	w5, w2, #0xb
  410888:	add	x12, x8, #0xb
  41088c:	cmp	w6, w5, uxtb
  410890:	lsl	x10, x11, x10
  410894:	and	w5, w5, #0xff
  410898:	orr	x7, x7, x10
  41089c:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  4108a0:	ldrb	w11, [x27, x12]
  4108a4:	lsl	w5, w5, #3
  4108a8:	add	w10, w2, #0xc
  4108ac:	and	w10, w10, #0xff
  4108b0:	lsl	x5, x11, x5
  4108b4:	cmp	w6, w10
  4108b8:	orr	x7, x7, x5
  4108bc:	add	x5, x8, #0xc
  4108c0:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  4108c4:	ldrb	w11, [x27, x5]
  4108c8:	lsl	w10, w10, #3
  4108cc:	add	w5, w2, #0xd
  4108d0:	add	x12, x8, #0xd
  4108d4:	cmp	w6, w5, uxtb
  4108d8:	lsl	x10, x11, x10
  4108dc:	and	w5, w5, #0xff
  4108e0:	orr	x7, x7, x10
  4108e4:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  4108e8:	ldrb	w10, [x27, x12]
  4108ec:	lsl	w5, w5, #3
  4108f0:	add	w2, w2, #0xe
  4108f4:	add	x8, x8, #0xe
  4108f8:	and	w2, w2, #0xff
  4108fc:	lsl	x5, x10, x5
  410900:	cmp	w6, w2
  410904:	orr	x7, x7, x5
  410908:	b.ls	41091c <ferror@plt+0xf38c>  // b.plast
  41090c:	ldrb	w5, [x27, x8]
  410910:	lsl	w2, w2, #3
  410914:	lsl	x2, x5, x2
  410918:	orr	x7, x7, x2
  41091c:	add	x2, x0, #0x2
  410920:	add	x2, x2, w9, uxtb
  410924:	str	x2, [x22, #8]
  410928:	ldr	x0, [x24, #32]
  41092c:	cbnz	x0, 413074 <ferror@plt+0x11ae4>
  410930:	cmn	x7, #0x1
  410934:	b.ne	413070 <ferror@plt+0x11ae0>  // b.any
  410938:	adrp	x0, 433000 <ferror@plt+0x31a70>
  41093c:	mov	w25, #0x1                   	// #1
  410940:	add	x0, x0, #0x248
  410944:	str	x0, [sp, #112]
  410948:	mov	x0, x21
  41094c:	mov	x1, #0x1                   	// #1
  410950:	bl	401810 <ferror@plt+0x280>
  410954:	b	411398 <ferror@plt+0xfe08>
  410958:	cmp	w26, #0x3a
  41095c:	b.eq	4131b8 <ferror@plt+0x11c28>  // b.none
  410960:	ldr	x0, [x20, #584]
  410964:	add	x1, x20, #0x248
  410968:	str	x1, [sp, #112]
  41096c:	cmp	w26, #0x37
  410970:	ldr	x0, [x0, #1248]
  410974:	ldrb	w1, [x0]
  410978:	b.eq	4130d8 <ferror@plt+0x11b48>  // b.none
  41097c:	cmp	w1, #0x64
  410980:	b.eq	413110 <ferror@plt+0x11b80>  // b.none
  410984:	ldr	x0, [sp, #320]
  410988:	bl	407db8 <ferror@plt+0x6828>
  41098c:	mov	x1, x0
  410990:	ldr	x0, [sp, #104]
  410994:	bl	407d10 <ferror@plt+0x6780>
  410998:	mov	w2, #0x5                   	// #5
  41099c:	mov	x0, x24
  4109a0:	mov	x1, #0x1                   	// #1
  4109a4:	str	w2, [sp, #376]
  4109a8:	bl	401810 <ferror@plt+0x280>
  4109ac:	mov	w25, #0x1                   	// #1
  4109b0:	add	x1, sp, #0x178
  4109b4:	mov	x0, x24
  4109b8:	bl	401940 <ferror@plt+0x3b0>
  4109bc:	ldr	x0, [sp, #112]
  4109c0:	ldr	x24, [x0]
  4109c4:	b	40f738 <ferror@plt+0xe1a8>
  4109c8:	ldr	x0, [x24, #1248]
  4109cc:	ldrb	w0, [x0]
  4109d0:	cmp	w0, #0x64
  4109d4:	b.eq	4129bc <ferror@plt+0x1142c>  // b.none
  4109d8:	add	x24, x19, #0x90
  4109dc:	mov	x1, #0x0                   	// #0
  4109e0:	mov	x0, x24
  4109e4:	bl	401e00 <ferror@plt+0x870>
  4109e8:	mov	x25, x0
  4109ec:	ldr	w0, [x0]
  4109f0:	cmp	w0, #0x8
  4109f4:	b.eq	412c88 <ferror@plt+0x116f8>  // b.none
  4109f8:	add	x2, sp, #0xb0
  4109fc:	mov	x1, x25
  410a00:	mov	x0, x19
  410a04:	bl	40d258 <ferror@plt+0xbcc8>
  410a08:	mov	w28, w0
  410a0c:	cbnz	w28, 4129d8 <ferror@plt+0x11448>
  410a10:	ldr	w1, [x25]
  410a14:	ldr	x0, [sp, #176]
  410a18:	sub	w1, w1, #0x2
  410a1c:	cmp	w1, #0x1
  410a20:	b.ls	4128c0 <ferror@plt+0x11330>  // b.plast
  410a24:	ldr	x1, [x0]
  410a28:	cbz	x1, 4128b8 <ferror@plt+0x11328>
  410a2c:	bl	407808 <ferror@plt+0x6278>
  410a30:	cmp	x0, #0x0
  410a34:	mov	x1, #0x1                   	// #1
  410a38:	mov	x0, x24
  410a3c:	cset	w24, eq  // eq = none
  410a40:	bl	401810 <ferror@plt+0x280>
  410a44:	ldr	x4, [x22, #8]
  410a48:	add	x6, x4, #0x1
  410a4c:	ldrb	w5, [x27, x4]
  410a50:	str	x6, [x22, #8]
  410a54:	cbz	w5, 412c20 <ferror@plt+0x11690>
  410a58:	sub	w3, w5, #0x1
  410a5c:	and	w3, w3, #0xff
  410a60:	cmp	w3, #0xe
  410a64:	b.ls	412fe4 <ferror@plt+0x11a54>  // b.plast
  410a68:	lsr	w1, w5, #4
  410a6c:	add	x2, x27, x6
  410a70:	sub	w1, w1, #0x1
  410a74:	adrp	x7, 41c000 <ferror@plt+0x1aa70>
  410a78:	and	w1, w1, #0xff
  410a7c:	add	x0, x2, #0x10
  410a80:	movi	v7.4s, #0x0
  410a84:	ldr	q16, [x7, #4064]
  410a88:	add	x1, x0, w1, uxtw #4
  410a8c:	movi	v18.16b, #0x10
  410a90:	movi	v17.16b, #0x8
  410a94:	b	410a9c <ferror@plt+0xf50c>
  410a98:	add	x0, x0, #0x10
  410a9c:	mov	v3.16b, v16.16b
  410aa0:	cmp	x0, x1
  410aa4:	ldr	q2, [x2]
  410aa8:	mov	x2, x0
  410aac:	add	v16.16b, v16.16b, v18.16b
  410ab0:	umull	v5.8h, v3.8b, v17.8b
  410ab4:	uxtl	v0.8h, v2.8b
  410ab8:	umull2	v4.8h, v3.16b, v17.16b
  410abc:	uxtl2	v3.8h, v2.16b
  410ac0:	uxtl	v19.4s, v5.4h
  410ac4:	uxtl	v6.4s, v0.4h
  410ac8:	uxtl2	v5.4s, v5.8h
  410acc:	uxtl2	v0.4s, v0.8h
  410ad0:	sxtl2	v21.2d, v19.4s
  410ad4:	uxtl2	v2.2d, v6.4s
  410ad8:	sxtl	v19.2d, v19.2s
  410adc:	uxtl	v1.2d, v6.2s
  410ae0:	uxtl	v20.2d, v0.2s
  410ae4:	sxtl	v6.2d, v5.2s
  410ae8:	sshl	v2.2d, v2.2d, v21.2d
  410aec:	sshl	v1.2d, v1.2d, v19.2d
  410af0:	sxtl2	v5.2d, v5.4s
  410af4:	uxtl	v19.4s, v4.4h
  410af8:	sshl	v20.2d, v20.2d, v6.2d
  410afc:	orr	v1.16b, v2.16b, v1.16b
  410b00:	uxtl	v6.4s, v3.4h
  410b04:	uxtl2	v0.2d, v0.4s
  410b08:	uxtl2	v2.4s, v3.8h
  410b0c:	orr	v1.16b, v1.16b, v20.16b
  410b10:	sxtl	v20.2d, v19.2s
  410b14:	sshl	v0.2d, v0.2d, v5.2d
  410b18:	uxtl	v5.2d, v6.2s
  410b1c:	uxtl2	v3.4s, v4.8h
  410b20:	uxtl2	v6.2d, v6.4s
  410b24:	orr	v1.16b, v1.16b, v0.16b
  410b28:	sshl	v5.2d, v5.2d, v20.2d
  410b2c:	sxtl2	v0.2d, v19.4s
  410b30:	uxtl	v4.2d, v2.2s
  410b34:	sxtl	v19.2d, v3.2s
  410b38:	orr	v1.16b, v1.16b, v5.16b
  410b3c:	sshl	v0.2d, v6.2d, v0.2d
  410b40:	uxtl2	v2.2d, v2.4s
  410b44:	sshl	v4.2d, v4.2d, v19.2d
  410b48:	sxtl2	v3.2d, v3.4s
  410b4c:	orr	v0.16b, v1.16b, v0.16b
  410b50:	sshl	v2.2d, v2.2d, v3.2d
  410b54:	orr	v0.16b, v0.16b, v4.16b
  410b58:	orr	v0.16b, v0.16b, v2.16b
  410b5c:	orr	v7.16b, v7.16b, v0.16b
  410b60:	b.ne	410a98 <ferror@plt+0xf508>  // b.any
  410b64:	movi	v0.4s, #0x0
  410b68:	and	x0, x5, #0xf0
  410b6c:	tst	w5, #0xffffff0f
  410b70:	add	x6, x6, x0
  410b74:	and	w1, w5, #0xf0
  410b78:	ext	v0.16b, v7.16b, v0.16b, #8
  410b7c:	orr	v7.16b, v7.16b, v0.16b
  410b80:	b.eq	410dc8 <ferror@plt+0xf838>  // b.none
  410b84:	ldrb	w7, [x27, x6]
  410b88:	lsl	w0, w1, #3
  410b8c:	add	w2, w1, #0x1
  410b90:	add	x8, x6, #0x1
  410b94:	lsl	x0, x7, x0
  410b98:	fmov	d0, x0
  410b9c:	cmp	w5, w2, uxtb
  410ba0:	and	w2, w2, #0xff
  410ba4:	orr	v7.8b, v7.8b, v0.8b
  410ba8:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410bac:	ldrb	w7, [x27, x8]
  410bb0:	lsl	w2, w2, #3
  410bb4:	add	w0, w1, #0x2
  410bb8:	and	w0, w0, #0xff
  410bbc:	lsl	x2, x7, x2
  410bc0:	fmov	d0, x2
  410bc4:	cmp	w5, w0
  410bc8:	add	x2, x6, #0x2
  410bcc:	orr	v7.8b, v7.8b, v0.8b
  410bd0:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410bd4:	ldrb	w7, [x27, x2]
  410bd8:	lsl	w2, w0, #3
  410bdc:	add	w0, w1, #0x3
  410be0:	add	x8, x6, #0x3
  410be4:	lsl	x2, x7, x2
  410be8:	fmov	d0, x2
  410bec:	cmp	w5, w0, uxtb
  410bf0:	and	w0, w0, #0xff
  410bf4:	orr	v7.8b, v7.8b, v0.8b
  410bf8:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410bfc:	ldrb	w7, [x27, x8]
  410c00:	lsl	w0, w0, #3
  410c04:	add	w2, w1, #0x4
  410c08:	and	w2, w2, #0xff
  410c0c:	lsl	x0, x7, x0
  410c10:	fmov	d0, x0
  410c14:	cmp	w5, w2
  410c18:	add	x0, x6, #0x4
  410c1c:	orr	v7.8b, v7.8b, v0.8b
  410c20:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410c24:	ldrb	w7, [x27, x0]
  410c28:	lsl	w2, w2, #3
  410c2c:	add	w0, w1, #0x5
  410c30:	add	x8, x6, #0x5
  410c34:	lsl	x2, x7, x2
  410c38:	fmov	d0, x2
  410c3c:	cmp	w5, w0, uxtb
  410c40:	and	w0, w0, #0xff
  410c44:	orr	v7.8b, v7.8b, v0.8b
  410c48:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410c4c:	ldrb	w7, [x27, x8]
  410c50:	lsl	w0, w0, #3
  410c54:	add	w2, w1, #0x6
  410c58:	and	w2, w2, #0xff
  410c5c:	lsl	x0, x7, x0
  410c60:	fmov	d0, x0
  410c64:	cmp	w5, w2
  410c68:	add	x0, x6, #0x6
  410c6c:	orr	v7.8b, v7.8b, v0.8b
  410c70:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410c74:	ldrb	w7, [x27, x0]
  410c78:	lsl	w2, w2, #3
  410c7c:	add	w0, w1, #0x7
  410c80:	add	x8, x6, #0x7
  410c84:	lsl	x2, x7, x2
  410c88:	fmov	d0, x2
  410c8c:	cmp	w5, w0, uxtb
  410c90:	and	w0, w0, #0xff
  410c94:	orr	v7.8b, v7.8b, v0.8b
  410c98:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410c9c:	ldrb	w7, [x27, x8]
  410ca0:	lsl	w0, w0, #3
  410ca4:	add	w2, w1, #0x8
  410ca8:	and	w2, w2, #0xff
  410cac:	lsl	x0, x7, x0
  410cb0:	fmov	d0, x0
  410cb4:	cmp	w5, w2
  410cb8:	add	x0, x6, #0x8
  410cbc:	orr	v7.8b, v7.8b, v0.8b
  410cc0:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410cc4:	ldrb	w7, [x27, x0]
  410cc8:	lsl	w2, w2, #3
  410ccc:	add	w0, w1, #0x9
  410cd0:	add	x8, x6, #0x9
  410cd4:	lsl	x2, x7, x2
  410cd8:	fmov	d0, x2
  410cdc:	cmp	w5, w0, uxtb
  410ce0:	and	w0, w0, #0xff
  410ce4:	orr	v7.8b, v7.8b, v0.8b
  410ce8:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410cec:	ldrb	w7, [x27, x8]
  410cf0:	lsl	w0, w0, #3
  410cf4:	add	w2, w1, #0xa
  410cf8:	and	w2, w2, #0xff
  410cfc:	lsl	x0, x7, x0
  410d00:	fmov	d0, x0
  410d04:	cmp	w5, w2
  410d08:	add	x0, x6, #0xa
  410d0c:	orr	v7.8b, v7.8b, v0.8b
  410d10:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410d14:	ldrb	w7, [x27, x0]
  410d18:	lsl	w2, w2, #3
  410d1c:	add	w0, w1, #0xb
  410d20:	add	x8, x6, #0xb
  410d24:	lsl	x2, x7, x2
  410d28:	fmov	d0, x2
  410d2c:	cmp	w5, w0, uxtb
  410d30:	and	w0, w0, #0xff
  410d34:	orr	v7.8b, v7.8b, v0.8b
  410d38:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410d3c:	ldrb	w7, [x27, x8]
  410d40:	lsl	w0, w0, #3
  410d44:	add	w2, w1, #0xc
  410d48:	and	w2, w2, #0xff
  410d4c:	lsl	x0, x7, x0
  410d50:	fmov	d0, x0
  410d54:	cmp	w5, w2
  410d58:	add	x0, x6, #0xc
  410d5c:	orr	v7.8b, v7.8b, v0.8b
  410d60:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410d64:	ldrb	w7, [x27, x0]
  410d68:	lsl	w2, w2, #3
  410d6c:	add	w0, w1, #0xd
  410d70:	add	x8, x6, #0xd
  410d74:	lsl	x2, x7, x2
  410d78:	fmov	d0, x2
  410d7c:	cmp	w5, w0, uxtb
  410d80:	and	w0, w0, #0xff
  410d84:	orr	v7.8b, v7.8b, v0.8b
  410d88:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410d8c:	ldrb	w7, [x27, x8]
  410d90:	lsl	w2, w0, #3
  410d94:	add	w1, w1, #0xe
  410d98:	add	x0, x6, #0xe
  410d9c:	and	w1, w1, #0xff
  410da0:	lsl	x2, x7, x2
  410da4:	fmov	d0, x2
  410da8:	cmp	w5, w1
  410dac:	orr	v7.8b, v7.8b, v0.8b
  410db0:	b.ls	410dc8 <ferror@plt+0xf838>  // b.plast
  410db4:	ldrb	w0, [x27, x0]
  410db8:	lsl	w1, w1, #3
  410dbc:	lsl	x1, x0, x1
  410dc0:	fmov	d0, x1
  410dc4:	orr	v7.8b, v7.8b, v0.8b
  410dc8:	add	x4, x4, #0x2
  410dcc:	add	x3, x4, w3, uxtb
  410dd0:	str	x3, [x22, #8]
  410dd4:	cmp	w26, #0x43
  410dd8:	cset	w0, eq  // eq = none
  410ddc:	orr	w0, w24, w0
  410de0:	ands	w0, w0, #0xff
  410de4:	str	w0, [sp, #124]
  410de8:	b.eq	40f728 <ferror@plt+0xe198>  // b.none
  410dec:	fmov	x1, d7
  410df0:	add	x0, x21, #0x28
  410df4:	mov	w28, #0x0                   	// #0
  410df8:	bl	401df0 <ferror@plt+0x860>
  410dfc:	ldr	w25, [sp, #124]
  410e00:	ldr	x0, [x0]
  410e04:	str	x0, [x22, #8]
  410e08:	str	w24, [sp, #124]
  410e0c:	ldr	x24, [x20, #584]
  410e10:	b	40f738 <ferror@plt+0xe1a8>
  410e14:	mov	w0, #0x3                   	// #3
  410e18:	str	w0, [sp, #264]
  410e1c:	add	x5, x2, #0x2
  410e20:	str	x5, [x22, #8]
  410e24:	ldrb	w1, [x27, x4]
  410e28:	cbz	w1, 412c28 <ferror@plt+0x11698>
  410e2c:	sub	w6, w1, #0x1
  410e30:	and	w6, w6, #0xff
  410e34:	cmp	w6, #0xe
  410e38:	b.ls	41300c <ferror@plt+0x11a7c>  // b.plast
  410e3c:	lsr	w3, w1, #4
  410e40:	add	x4, x27, x5
  410e44:	sub	w3, w3, #0x1
  410e48:	adrp	x7, 41c000 <ferror@plt+0x1aa70>
  410e4c:	and	w3, w3, #0xff
  410e50:	add	x0, x4, #0x10
  410e54:	movi	v16.4s, #0x0
  410e58:	ldr	q7, [x7, #4064]
  410e5c:	add	x3, x0, w3, uxtw #4
  410e60:	movi	v18.16b, #0x10
  410e64:	movi	v17.16b, #0x8
  410e68:	b	410e70 <ferror@plt+0xf8e0>
  410e6c:	add	x0, x0, #0x10
  410e70:	mov	v2.16b, v7.16b
  410e74:	cmp	x0, x3
  410e78:	ldr	q1, [x4]
  410e7c:	mov	x4, x0
  410e80:	add	v7.16b, v7.16b, v18.16b
  410e84:	umull	v5.8h, v2.8b, v17.8b
  410e88:	uxtl	v3.8h, v1.8b
  410e8c:	umull2	v4.8h, v2.16b, v17.16b
  410e90:	uxtl2	v2.8h, v1.16b
  410e94:	uxtl	v19.4s, v5.4h
  410e98:	uxtl	v6.4s, v3.4h
  410e9c:	uxtl2	v5.4s, v5.8h
  410ea0:	uxtl2	v3.4s, v3.8h
  410ea4:	sxtl2	v21.2d, v19.4s
  410ea8:	uxtl2	v1.2d, v6.4s
  410eac:	sxtl	v19.2d, v19.2s
  410eb0:	uxtl	v0.2d, v6.2s
  410eb4:	uxtl	v20.2d, v3.2s
  410eb8:	sxtl	v6.2d, v5.2s
  410ebc:	sshl	v1.2d, v1.2d, v21.2d
  410ec0:	sshl	v0.2d, v0.2d, v19.2d
  410ec4:	sxtl2	v5.2d, v5.4s
  410ec8:	sshl	v20.2d, v20.2d, v6.2d
  410ecc:	uxtl	v19.4s, v4.4h
  410ed0:	uxtl	v6.4s, v2.4h
  410ed4:	orr	v0.16b, v1.16b, v0.16b
  410ed8:	uxtl2	v3.2d, v3.4s
  410edc:	uxtl2	v1.4s, v2.8h
  410ee0:	uxtl2	v2.4s, v4.8h
  410ee4:	orr	v0.16b, v0.16b, v20.16b
  410ee8:	sshl	v3.2d, v3.2d, v5.2d
  410eec:	sxtl	v20.2d, v19.2s
  410ef0:	uxtl	v5.2d, v6.2s
  410ef4:	sxtl2	v19.2d, v19.4s
  410ef8:	orr	v0.16b, v0.16b, v3.16b
  410efc:	uxtl2	v6.2d, v6.4s
  410f00:	sshl	v4.2d, v5.2d, v20.2d
  410f04:	uxtl	v3.2d, v1.2s
  410f08:	sxtl	v5.2d, v2.2s
  410f0c:	sshl	v6.2d, v6.2d, v19.2d
  410f10:	orr	v0.16b, v0.16b, v4.16b
  410f14:	uxtl2	v1.2d, v1.4s
  410f18:	sshl	v3.2d, v3.2d, v5.2d
  410f1c:	sxtl2	v2.2d, v2.4s
  410f20:	orr	v0.16b, v0.16b, v6.16b
  410f24:	sshl	v1.2d, v1.2d, v2.2d
  410f28:	orr	v0.16b, v0.16b, v3.16b
  410f2c:	orr	v0.16b, v0.16b, v1.16b
  410f30:	orr	v16.16b, v16.16b, v0.16b
  410f34:	b.ne	410e6c <ferror@plt+0xf8dc>  // b.any
  410f38:	movi	v0.4s, #0x0
  410f3c:	and	x0, x1, #0xf0
  410f40:	add	x5, x5, x0
  410f44:	tst	w1, #0xffffff0f
  410f48:	and	w0, w1, #0xf0
  410f4c:	ext	v0.16b, v16.16b, v0.16b, #8
  410f50:	orr	v16.16b, v0.16b, v16.16b
  410f54:	b.eq	4111a0 <ferror@plt+0xfc10>  // b.none
  410f58:	ldrb	w7, [x27, x5]
  410f5c:	lsl	w4, w0, #3
  410f60:	add	w3, w0, #0x1
  410f64:	add	x8, x5, #0x1
  410f68:	lsl	x4, x7, x4
  410f6c:	fmov	d0, x4
  410f70:	cmp	w1, w3, uxtb
  410f74:	and	w3, w3, #0xff
  410f78:	orr	v16.8b, v16.8b, v0.8b
  410f7c:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  410f80:	ldrb	w7, [x27, x8]
  410f84:	lsl	w3, w3, #3
  410f88:	add	w4, w0, #0x2
  410f8c:	and	w4, w4, #0xff
  410f90:	lsl	x3, x7, x3
  410f94:	fmov	d0, x3
  410f98:	cmp	w1, w4
  410f9c:	add	x3, x5, #0x2
  410fa0:	orr	v16.8b, v16.8b, v0.8b
  410fa4:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  410fa8:	ldrb	w7, [x27, x3]
  410fac:	lsl	w4, w4, #3
  410fb0:	add	w3, w0, #0x3
  410fb4:	add	x8, x5, #0x3
  410fb8:	lsl	x4, x7, x4
  410fbc:	fmov	d0, x4
  410fc0:	cmp	w1, w3, uxtb
  410fc4:	and	w3, w3, #0xff
  410fc8:	orr	v16.8b, v16.8b, v0.8b
  410fcc:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  410fd0:	ldrb	w7, [x27, x8]
  410fd4:	lsl	w3, w3, #3
  410fd8:	add	w4, w0, #0x4
  410fdc:	and	w4, w4, #0xff
  410fe0:	lsl	x3, x7, x3
  410fe4:	fmov	d0, x3
  410fe8:	cmp	w1, w4
  410fec:	add	x3, x5, #0x4
  410ff0:	orr	v16.8b, v16.8b, v0.8b
  410ff4:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  410ff8:	ldrb	w7, [x27, x3]
  410ffc:	lsl	w4, w4, #3
  411000:	add	w3, w0, #0x5
  411004:	add	x8, x5, #0x5
  411008:	lsl	x4, x7, x4
  41100c:	fmov	d0, x4
  411010:	cmp	w1, w3, uxtb
  411014:	and	w3, w3, #0xff
  411018:	orr	v16.8b, v16.8b, v0.8b
  41101c:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  411020:	ldrb	w7, [x27, x8]
  411024:	lsl	w3, w3, #3
  411028:	add	w4, w0, #0x6
  41102c:	and	w4, w4, #0xff
  411030:	lsl	x3, x7, x3
  411034:	fmov	d0, x3
  411038:	cmp	w1, w4
  41103c:	add	x3, x5, #0x6
  411040:	orr	v16.8b, v16.8b, v0.8b
  411044:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  411048:	ldrb	w7, [x27, x3]
  41104c:	lsl	w4, w4, #3
  411050:	add	w3, w0, #0x7
  411054:	add	x8, x5, #0x7
  411058:	lsl	x4, x7, x4
  41105c:	fmov	d0, x4
  411060:	cmp	w1, w3, uxtb
  411064:	and	w3, w3, #0xff
  411068:	orr	v16.8b, v16.8b, v0.8b
  41106c:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  411070:	ldrb	w7, [x27, x8]
  411074:	lsl	w3, w3, #3
  411078:	add	w4, w0, #0x8
  41107c:	and	w4, w4, #0xff
  411080:	lsl	x3, x7, x3
  411084:	fmov	d0, x3
  411088:	cmp	w1, w4
  41108c:	add	x3, x5, #0x8
  411090:	orr	v16.8b, v16.8b, v0.8b
  411094:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  411098:	ldrb	w7, [x27, x3]
  41109c:	lsl	w4, w4, #3
  4110a0:	add	w3, w0, #0x9
  4110a4:	add	x8, x5, #0x9
  4110a8:	lsl	x4, x7, x4
  4110ac:	fmov	d0, x4
  4110b0:	cmp	w1, w3, uxtb
  4110b4:	and	w3, w3, #0xff
  4110b8:	orr	v16.8b, v16.8b, v0.8b
  4110bc:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  4110c0:	ldrb	w7, [x27, x8]
  4110c4:	lsl	w3, w3, #3
  4110c8:	add	w4, w0, #0xa
  4110cc:	and	w4, w4, #0xff
  4110d0:	lsl	x3, x7, x3
  4110d4:	fmov	d0, x3
  4110d8:	cmp	w1, w4
  4110dc:	add	x3, x5, #0xa
  4110e0:	orr	v16.8b, v16.8b, v0.8b
  4110e4:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  4110e8:	ldrb	w7, [x27, x3]
  4110ec:	lsl	w4, w4, #3
  4110f0:	add	w3, w0, #0xb
  4110f4:	add	x8, x5, #0xb
  4110f8:	lsl	x4, x7, x4
  4110fc:	fmov	d0, x4
  411100:	cmp	w1, w3, uxtb
  411104:	and	w3, w3, #0xff
  411108:	orr	v16.8b, v16.8b, v0.8b
  41110c:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  411110:	ldrb	w7, [x27, x8]
  411114:	lsl	w3, w3, #3
  411118:	add	w4, w0, #0xc
  41111c:	and	w4, w4, #0xff
  411120:	lsl	x3, x7, x3
  411124:	fmov	d0, x3
  411128:	cmp	w1, w4
  41112c:	add	x3, x5, #0xc
  411130:	orr	v16.8b, v16.8b, v0.8b
  411134:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  411138:	ldrb	w7, [x27, x3]
  41113c:	lsl	w4, w4, #3
  411140:	add	w3, w0, #0xd
  411144:	add	x8, x5, #0xd
  411148:	lsl	x4, x7, x4
  41114c:	fmov	d0, x4
  411150:	cmp	w1, w3, uxtb
  411154:	and	w3, w3, #0xff
  411158:	orr	v16.8b, v16.8b, v0.8b
  41115c:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  411160:	ldrb	w4, [x27, x8]
  411164:	lsl	w3, w3, #3
  411168:	add	w0, w0, #0xe
  41116c:	add	x5, x5, #0xe
  411170:	and	w0, w0, #0xff
  411174:	lsl	x3, x4, x3
  411178:	fmov	d0, x3
  41117c:	cmp	w1, w0
  411180:	orr	v16.8b, v16.8b, v0.8b
  411184:	b.ls	4111a0 <ferror@plt+0xfc10>  // b.plast
  411188:	ldrb	w1, [x27, x5]
  41118c:	lsl	w0, w0, #3
  411190:	lsl	x0, x1, x0
  411194:	fmov	d0, x0
  411198:	orr	v16.8b, v16.8b, v0.8b
  41119c:	nop
  4111a0:	add	x2, x2, #0x3
  4111a4:	add	x6, x2, w6, uxtb
  4111a8:	str	x6, [x22, #8]
  4111ac:	add	x1, sp, #0x108
  4111b0:	add	x0, x19, #0x90
  4111b4:	mov	w25, #0x1                   	// #1
  4111b8:	mov	w28, #0x0                   	// #0
  4111bc:	str	d16, [sp, #272]
  4111c0:	bl	401940 <ferror@plt+0x3b0>
  4111c4:	ldr	x24, [x20, #584]
  4111c8:	b	40f738 <ferror@plt+0xe1a8>
  4111cc:	ldr	x0, [x24, #1248]
  4111d0:	ldrb	w0, [x0]
  4111d4:	cmp	w0, #0x64
  4111d8:	b.eq	412a9c <ferror@plt+0x1150c>  // b.none
  4111dc:	add	x0, x19, #0x90
  4111e0:	mov	x1, #0x1                   	// #1
  4111e4:	mov	w25, #0x1                   	// #1
  4111e8:	bl	401810 <ferror@plt+0x280>
  4111ec:	mov	w28, #0x0                   	// #0
  4111f0:	ldr	x24, [x20, #584]
  4111f4:	b	40f738 <ferror@plt+0xe1a8>
  4111f8:	mov	w4, #0x0                   	// #0
  4111fc:	mov	w3, #0x0                   	// #0
  411200:	b	410200 <ferror@plt+0xec70>
  411204:	mov	w0, #0x4                   	// #4
  411208:	str	w0, [sp, #264]
  41120c:	add	x5, x2, #0x2
  411210:	str	x5, [x22, #8]
  411214:	ldrb	w1, [x27, x4]
  411218:	cbz	w1, 412c28 <ferror@plt+0x11698>
  41121c:	sub	w6, w1, #0x1
  411220:	and	w6, w6, #0xff
  411224:	cmp	w6, #0xe
  411228:	b.ls	41300c <ferror@plt+0x11a7c>  // b.plast
  41122c:	lsr	w3, w1, #4
  411230:	add	x4, x27, x5
  411234:	sub	w3, w3, #0x1
  411238:	adrp	x7, 41c000 <ferror@plt+0x1aa70>
  41123c:	and	w3, w3, #0xff
  411240:	add	x0, x4, #0x10
  411244:	movi	v16.4s, #0x0
  411248:	ldr	q7, [x7, #4064]
  41124c:	add	x3, x0, w3, uxtw #4
  411250:	movi	v18.16b, #0x10
  411254:	movi	v17.16b, #0x8
  411258:	b	411260 <ferror@plt+0xfcd0>
  41125c:	add	x0, x0, #0x10
  411260:	mov	v2.16b, v7.16b
  411264:	cmp	x3, x0
  411268:	ldr	q1, [x4]
  41126c:	mov	x4, x0
  411270:	add	v7.16b, v7.16b, v18.16b
  411274:	umull	v5.8h, v2.8b, v17.8b
  411278:	uxtl	v3.8h, v1.8b
  41127c:	umull2	v4.8h, v2.16b, v17.16b
  411280:	uxtl2	v2.8h, v1.16b
  411284:	uxtl	v19.4s, v5.4h
  411288:	uxtl	v6.4s, v3.4h
  41128c:	uxtl2	v5.4s, v5.8h
  411290:	uxtl2	v3.4s, v3.8h
  411294:	sxtl2	v21.2d, v19.4s
  411298:	uxtl2	v1.2d, v6.4s
  41129c:	sxtl	v19.2d, v19.2s
  4112a0:	uxtl	v0.2d, v6.2s
  4112a4:	uxtl	v20.2d, v3.2s
  4112a8:	sxtl	v6.2d, v5.2s
  4112ac:	sshl	v1.2d, v1.2d, v21.2d
  4112b0:	sshl	v0.2d, v0.2d, v19.2d
  4112b4:	sxtl2	v5.2d, v5.4s
  4112b8:	sshl	v20.2d, v20.2d, v6.2d
  4112bc:	uxtl	v19.4s, v4.4h
  4112c0:	uxtl	v6.4s, v2.4h
  4112c4:	orr	v0.16b, v1.16b, v0.16b
  4112c8:	uxtl2	v3.2d, v3.4s
  4112cc:	uxtl2	v1.4s, v2.8h
  4112d0:	uxtl2	v2.4s, v4.8h
  4112d4:	orr	v0.16b, v0.16b, v20.16b
  4112d8:	sshl	v3.2d, v3.2d, v5.2d
  4112dc:	sxtl	v20.2d, v19.2s
  4112e0:	uxtl	v5.2d, v6.2s
  4112e4:	sxtl2	v19.2d, v19.4s
  4112e8:	orr	v0.16b, v0.16b, v3.16b
  4112ec:	uxtl2	v6.2d, v6.4s
  4112f0:	sshl	v4.2d, v5.2d, v20.2d
  4112f4:	uxtl	v3.2d, v1.2s
  4112f8:	sxtl	v5.2d, v2.2s
  4112fc:	sshl	v6.2d, v6.2d, v19.2d
  411300:	orr	v0.16b, v0.16b, v4.16b
  411304:	uxtl2	v1.2d, v1.4s
  411308:	sshl	v3.2d, v3.2d, v5.2d
  41130c:	sxtl2	v2.2d, v2.4s
  411310:	orr	v0.16b, v0.16b, v6.16b
  411314:	sshl	v1.2d, v1.2d, v2.2d
  411318:	orr	v0.16b, v0.16b, v3.16b
  41131c:	orr	v0.16b, v0.16b, v1.16b
  411320:	orr	v16.16b, v16.16b, v0.16b
  411324:	b.ne	41125c <ferror@plt+0xfccc>  // b.any
  411328:	b	410f38 <ferror@plt+0xf9a8>
  41132c:	ldr	x0, [sp, #96]
  411330:	mov	x1, #0x1                   	// #1
  411334:	mov	x22, #0x0                   	// #0
  411338:	bl	401df0 <ferror@plt+0x860>
  41133c:	mov	x21, x0
  411340:	ldr	x1, [x19, #192]
  411344:	cbnz	x1, 41135c <ferror@plt+0xfdcc>
  411348:	b	412400 <ferror@plt+0x10e70>
  41134c:	ldr	x0, [x19, #192]
  411350:	add	x22, x22, #0x1
  411354:	cmp	x22, x0
  411358:	b.cs	412400 <ferror@plt+0x10e70>  // b.hs, b.nlast
  41135c:	mov	x1, x22
  411360:	mov	x0, x23
  411364:	bl	401df0 <ferror@plt+0x860>
  411368:	ldr	x0, [x0]
  41136c:	cmp	x0, #0x1
  411370:	b.ne	41134c <ferror@plt+0xfdbc>  // b.any
  411374:	mov	x1, #0x0                   	// #0
  411378:	mov	w0, #0xe                   	// #14
  41137c:	bl	402918 <ferror@plt+0x1388>
  411380:	mov	w28, w0
  411384:	adrp	x0, 433000 <ferror@plt+0x31a70>
  411388:	cmp	w28, #0x0
  41138c:	add	x0, x0, #0x248
  411390:	cset	w25, eq  // eq = none
  411394:	str	x0, [sp, #112]
  411398:	mov	x1, #0x0                   	// #0
  41139c:	mov	x0, x23
  4113a0:	bl	401e00 <ferror@plt+0x870>
  4113a4:	mov	x22, x0
  4113a8:	ldr	x1, [x0]
  4113ac:	ldr	x0, [sp, #96]
  4113b0:	bl	401df0 <ferror@plt+0x860>
  4113b4:	mov	x21, x0
  4113b8:	ldr	x27, [x0]
  4113bc:	ldr	x0, [sp, #112]
  4113c0:	ldr	x24, [x0]
  4113c4:	b	40f738 <ferror@plt+0xe1a8>
  4113c8:	ldrb	w1, [x27, x4]
  4113cc:	add	x4, x2, #0x2
  4113d0:	str	x4, [x22, #8]
  4113d4:	cbz	w1, 413274 <ferror@plt+0x11ce4>
  4113d8:	sub	w6, w1, #0x1
  4113dc:	and	w6, w6, #0xff
  4113e0:	cmp	w6, #0xe
  4113e4:	b.ls	4132b4 <ferror@plt+0x11d24>  // b.plast
  4113e8:	lsr	w3, w1, #4
  4113ec:	add	x5, x27, x4
  4113f0:	sub	w3, w3, #0x1
  4113f4:	adrp	x7, 41c000 <ferror@plt+0x1aa70>
  4113f8:	and	w3, w3, #0xff
  4113fc:	add	x0, x5, #0x10
  411400:	movi	v16.4s, #0x0
  411404:	ldr	q7, [x7, #4064]
  411408:	add	x3, x0, w3, uxtw #4
  41140c:	movi	v18.16b, #0x10
  411410:	movi	v17.16b, #0x8
  411414:	b	41141c <ferror@plt+0xfe8c>
  411418:	add	x0, x0, #0x10
  41141c:	mov	v2.16b, v7.16b
  411420:	cmp	x3, x0
  411424:	ldr	q1, [x5]
  411428:	mov	x5, x0
  41142c:	add	v7.16b, v7.16b, v18.16b
  411430:	umull	v5.8h, v2.8b, v17.8b
  411434:	uxtl	v3.8h, v1.8b
  411438:	umull2	v4.8h, v2.16b, v17.16b
  41143c:	uxtl2	v2.8h, v1.16b
  411440:	uxtl	v19.4s, v5.4h
  411444:	uxtl	v6.4s, v3.4h
  411448:	uxtl2	v5.4s, v5.8h
  41144c:	uxtl2	v3.4s, v3.8h
  411450:	sxtl	v21.2d, v19.2s
  411454:	uxtl	v1.2d, v6.2s
  411458:	sxtl2	v19.2d, v19.4s
  41145c:	uxtl2	v0.2d, v6.4s
  411460:	uxtl	v20.2d, v3.2s
  411464:	sxtl	v6.2d, v5.2s
  411468:	sshl	v1.2d, v1.2d, v21.2d
  41146c:	sshl	v0.2d, v0.2d, v19.2d
  411470:	sxtl2	v5.2d, v5.4s
  411474:	sshl	v20.2d, v20.2d, v6.2d
  411478:	uxtl	v19.4s, v4.4h
  41147c:	uxtl	v6.4s, v2.4h
  411480:	orr	v0.16b, v1.16b, v0.16b
  411484:	uxtl2	v3.2d, v3.4s
  411488:	uxtl2	v1.4s, v2.8h
  41148c:	uxtl2	v2.4s, v4.8h
  411490:	orr	v0.16b, v0.16b, v20.16b
  411494:	sshl	v3.2d, v3.2d, v5.2d
  411498:	sxtl	v20.2d, v19.2s
  41149c:	uxtl	v5.2d, v6.2s
  4114a0:	sxtl2	v19.2d, v19.4s
  4114a4:	orr	v0.16b, v0.16b, v3.16b
  4114a8:	uxtl2	v6.2d, v6.4s
  4114ac:	sshl	v4.2d, v5.2d, v20.2d
  4114b0:	uxtl	v3.2d, v1.2s
  4114b4:	sxtl	v5.2d, v2.2s
  4114b8:	sshl	v6.2d, v6.2d, v19.2d
  4114bc:	orr	v0.16b, v0.16b, v4.16b
  4114c0:	uxtl2	v1.2d, v1.4s
  4114c4:	sshl	v3.2d, v3.2d, v5.2d
  4114c8:	sxtl2	v2.2d, v2.4s
  4114cc:	orr	v0.16b, v0.16b, v6.16b
  4114d0:	sshl	v1.2d, v1.2d, v2.2d
  4114d4:	orr	v0.16b, v0.16b, v3.16b
  4114d8:	orr	v0.16b, v0.16b, v1.16b
  4114dc:	orr	v16.16b, v16.16b, v0.16b
  4114e0:	b.ne	411418 <ferror@plt+0xfe88>  // b.any
  4114e4:	movi	v0.4s, #0x0
  4114e8:	and	x0, x1, #0xf0
  4114ec:	add	x4, x4, x0
  4114f0:	tst	w1, #0xffffff0f
  4114f4:	and	w0, w1, #0xf0
  4114f8:	ext	v0.16b, v16.16b, v0.16b, #8
  4114fc:	orr	v16.16b, v16.16b, v0.16b
  411500:	mov	x21, v16.d[0]
  411504:	b.eq	411710 <ferror@plt+0x10180>  // b.none
  411508:	ldrb	w7, [x27, x4]
  41150c:	add	w3, w0, #0x1
  411510:	lsl	w5, w0, #3
  411514:	add	x8, x4, #0x1
  411518:	cmp	w1, w3, uxtb
  41151c:	and	w3, w3, #0xff
  411520:	lsl	x5, x7, x5
  411524:	orr	x21, x21, x5
  411528:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  41152c:	ldrb	w7, [x27, x8]
  411530:	lsl	w3, w3, #3
  411534:	add	w5, w0, #0x2
  411538:	and	w5, w5, #0xff
  41153c:	lsl	x3, x7, x3
  411540:	cmp	w1, w5
  411544:	orr	x21, x21, x3
  411548:	add	x3, x4, #0x2
  41154c:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  411550:	ldrb	w7, [x27, x3]
  411554:	lsl	w5, w5, #3
  411558:	add	w3, w0, #0x3
  41155c:	add	x8, x4, #0x3
  411560:	cmp	w1, w3, uxtb
  411564:	lsl	x5, x7, x5
  411568:	and	w3, w3, #0xff
  41156c:	orr	x21, x21, x5
  411570:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  411574:	ldrb	w7, [x27, x8]
  411578:	lsl	w3, w3, #3
  41157c:	add	w5, w0, #0x4
  411580:	and	w5, w5, #0xff
  411584:	lsl	x3, x7, x3
  411588:	cmp	w1, w5
  41158c:	orr	x21, x21, x3
  411590:	add	x3, x4, #0x4
  411594:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  411598:	ldrb	w7, [x27, x3]
  41159c:	lsl	w5, w5, #3
  4115a0:	add	w3, w0, #0x5
  4115a4:	add	x8, x4, #0x5
  4115a8:	cmp	w1, w3, uxtb
  4115ac:	lsl	x5, x7, x5
  4115b0:	and	w3, w3, #0xff
  4115b4:	orr	x21, x21, x5
  4115b8:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  4115bc:	ldrb	w7, [x27, x8]
  4115c0:	lsl	w3, w3, #3
  4115c4:	add	w5, w0, #0x6
  4115c8:	and	w5, w5, #0xff
  4115cc:	lsl	x3, x7, x3
  4115d0:	cmp	w1, w5
  4115d4:	orr	x21, x21, x3
  4115d8:	add	x3, x4, #0x6
  4115dc:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  4115e0:	ldrb	w7, [x27, x3]
  4115e4:	lsl	w5, w5, #3
  4115e8:	add	w3, w0, #0x7
  4115ec:	add	x8, x4, #0x7
  4115f0:	cmp	w1, w3, uxtb
  4115f4:	lsl	x5, x7, x5
  4115f8:	and	w3, w3, #0xff
  4115fc:	orr	x21, x21, x5
  411600:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  411604:	ldrb	w7, [x27, x8]
  411608:	lsl	w3, w3, #3
  41160c:	add	w5, w0, #0x8
  411610:	and	w5, w5, #0xff
  411614:	lsl	x3, x7, x3
  411618:	cmp	w1, w5
  41161c:	orr	x21, x21, x3
  411620:	add	x3, x4, #0x8
  411624:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  411628:	ldrb	w7, [x27, x3]
  41162c:	lsl	w5, w5, #3
  411630:	add	w3, w0, #0x9
  411634:	add	x8, x4, #0x9
  411638:	cmp	w1, w3, uxtb
  41163c:	lsl	x5, x7, x5
  411640:	and	w3, w3, #0xff
  411644:	orr	x21, x21, x5
  411648:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  41164c:	ldrb	w7, [x27, x8]
  411650:	lsl	w3, w3, #3
  411654:	add	w5, w0, #0xa
  411658:	and	w5, w5, #0xff
  41165c:	lsl	x3, x7, x3
  411660:	cmp	w1, w5
  411664:	orr	x21, x21, x3
  411668:	add	x3, x4, #0xa
  41166c:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  411670:	ldrb	w7, [x27, x3]
  411674:	lsl	w5, w5, #3
  411678:	add	w3, w0, #0xb
  41167c:	add	x8, x4, #0xb
  411680:	cmp	w1, w3, uxtb
  411684:	lsl	x5, x7, x5
  411688:	and	w3, w3, #0xff
  41168c:	orr	x21, x21, x5
  411690:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  411694:	ldrb	w7, [x27, x8]
  411698:	lsl	w3, w3, #3
  41169c:	add	w5, w0, #0xc
  4116a0:	and	w5, w5, #0xff
  4116a4:	lsl	x3, x7, x3
  4116a8:	cmp	w1, w5
  4116ac:	orr	x21, x21, x3
  4116b0:	add	x3, x4, #0xc
  4116b4:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  4116b8:	ldrb	w7, [x27, x3]
  4116bc:	lsl	w5, w5, #3
  4116c0:	add	w3, w0, #0xd
  4116c4:	add	x8, x4, #0xd
  4116c8:	cmp	w1, w3, uxtb
  4116cc:	lsl	x5, x7, x5
  4116d0:	and	w3, w3, #0xff
  4116d4:	orr	x21, x21, x5
  4116d8:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  4116dc:	ldrb	w5, [x27, x8]
  4116e0:	lsl	w3, w3, #3
  4116e4:	add	w0, w0, #0xe
  4116e8:	add	x4, x4, #0xe
  4116ec:	and	w0, w0, #0xff
  4116f0:	lsl	x3, x5, x3
  4116f4:	cmp	w1, w0
  4116f8:	orr	x21, x21, x3
  4116fc:	b.ls	411710 <ferror@plt+0x10180>  // b.plast
  411700:	ldrb	w1, [x27, x4]
  411704:	lsl	w0, w0, #3
  411708:	lsl	x0, x1, x0
  41170c:	orr	x21, x21, x0
  411710:	add	x2, x2, #0x3
  411714:	add	x6, x2, w6, uxtb
  411718:	str	x6, [x22, #8]
  41171c:	str	xzr, [sp, #328]
  411720:	ldr	x6, [x22, #8]
  411724:	add	x3, x6, #0x1
  411728:	str	x3, [x22, #8]
  41172c:	ldrb	w2, [x27, x6]
  411730:	cbz	w2, 413284 <ferror@plt+0x11cf4>
  411734:	sub	w5, w2, #0x1
  411738:	and	w5, w5, #0xff
  41173c:	cmp	w5, #0xe
  411740:	b.ls	4132cc <ferror@plt+0x11d3c>  // b.plast
  411744:	lsr	w1, w2, #4
  411748:	add	x4, x27, x3
  41174c:	sub	w1, w1, #0x1
  411750:	adrp	x7, 41c000 <ferror@plt+0x1aa70>
  411754:	and	w1, w1, #0xff
  411758:	add	x0, x4, #0x10
  41175c:	movi	v16.4s, #0x0
  411760:	ldr	q7, [x7, #4064]
  411764:	add	x1, x0, w1, uxtw #4
  411768:	movi	v18.16b, #0x10
  41176c:	movi	v17.16b, #0x8
  411770:	b	411778 <ferror@plt+0x101e8>
  411774:	add	x0, x0, #0x10
  411778:	mov	v2.16b, v7.16b
  41177c:	cmp	x0, x1
  411780:	ldr	q1, [x4]
  411784:	mov	x4, x0
  411788:	add	v7.16b, v7.16b, v18.16b
  41178c:	umull	v5.8h, v2.8b, v17.8b
  411790:	uxtl	v3.8h, v1.8b
  411794:	umull2	v4.8h, v2.16b, v17.16b
  411798:	uxtl2	v2.8h, v1.16b
  41179c:	uxtl	v19.4s, v5.4h
  4117a0:	uxtl	v6.4s, v3.4h
  4117a4:	uxtl2	v5.4s, v5.8h
  4117a8:	uxtl2	v3.4s, v3.8h
  4117ac:	sxtl2	v21.2d, v19.4s
  4117b0:	uxtl2	v1.2d, v6.4s
  4117b4:	sxtl	v19.2d, v19.2s
  4117b8:	uxtl	v0.2d, v6.2s
  4117bc:	uxtl	v20.2d, v3.2s
  4117c0:	sxtl	v6.2d, v5.2s
  4117c4:	sshl	v1.2d, v1.2d, v21.2d
  4117c8:	sshl	v0.2d, v0.2d, v19.2d
  4117cc:	sxtl2	v5.2d, v5.4s
  4117d0:	sshl	v20.2d, v20.2d, v6.2d
  4117d4:	uxtl	v19.4s, v4.4h
  4117d8:	uxtl	v6.4s, v2.4h
  4117dc:	orr	v0.16b, v1.16b, v0.16b
  4117e0:	uxtl2	v3.2d, v3.4s
  4117e4:	uxtl2	v1.4s, v2.8h
  4117e8:	uxtl2	v2.4s, v4.8h
  4117ec:	orr	v0.16b, v0.16b, v20.16b
  4117f0:	sshl	v3.2d, v3.2d, v5.2d
  4117f4:	sxtl	v20.2d, v19.2s
  4117f8:	uxtl	v5.2d, v6.2s
  4117fc:	sxtl2	v19.2d, v19.4s
  411800:	orr	v0.16b, v0.16b, v3.16b
  411804:	uxtl2	v6.2d, v6.4s
  411808:	sshl	v4.2d, v5.2d, v20.2d
  41180c:	uxtl	v3.2d, v1.2s
  411810:	sxtl	v5.2d, v2.2s
  411814:	sshl	v6.2d, v6.2d, v19.2d
  411818:	orr	v0.16b, v0.16b, v4.16b
  41181c:	uxtl2	v1.2d, v1.4s
  411820:	sshl	v3.2d, v3.2d, v5.2d
  411824:	sxtl2	v2.2d, v2.4s
  411828:	orr	v0.16b, v0.16b, v6.16b
  41182c:	sshl	v1.2d, v1.2d, v2.2d
  411830:	orr	v0.16b, v0.16b, v3.16b
  411834:	orr	v0.16b, v0.16b, v1.16b
  411838:	orr	v16.16b, v16.16b, v0.16b
  41183c:	b.ne	411774 <ferror@plt+0x101e4>  // b.any
  411840:	movi	v0.4s, #0x0
  411844:	and	x0, x2, #0xf0
  411848:	add	x3, x3, x0
  41184c:	tst	w2, #0xffffff0f
  411850:	and	w0, w2, #0xf0
  411854:	ext	v0.16b, v16.16b, v0.16b, #8
  411858:	orr	v16.16b, v0.16b, v16.16b
  41185c:	mov	x1, v16.d[0]
  411860:	b.eq	411a70 <ferror@plt+0x104e0>  // b.none
  411864:	ldrb	w8, [x27, x3]
  411868:	add	w4, w0, #0x1
  41186c:	lsl	w7, w0, #3
  411870:	add	x9, x3, #0x1
  411874:	cmp	w2, w4, uxtb
  411878:	and	w4, w4, #0xff
  41187c:	lsl	x7, x8, x7
  411880:	orr	x1, x1, x7
  411884:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  411888:	ldrb	w8, [x27, x9]
  41188c:	lsl	w4, w4, #3
  411890:	add	w7, w0, #0x2
  411894:	and	w7, w7, #0xff
  411898:	lsl	x4, x8, x4
  41189c:	cmp	w2, w7
  4118a0:	orr	x1, x1, x4
  4118a4:	add	x4, x3, #0x2
  4118a8:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  4118ac:	ldrb	w8, [x27, x4]
  4118b0:	lsl	w7, w7, #3
  4118b4:	add	w4, w0, #0x3
  4118b8:	add	x9, x3, #0x3
  4118bc:	cmp	w2, w4, uxtb
  4118c0:	lsl	x7, x8, x7
  4118c4:	and	w4, w4, #0xff
  4118c8:	orr	x1, x1, x7
  4118cc:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  4118d0:	ldrb	w8, [x27, x9]
  4118d4:	lsl	w4, w4, #3
  4118d8:	add	w7, w0, #0x4
  4118dc:	and	w7, w7, #0xff
  4118e0:	lsl	x4, x8, x4
  4118e4:	cmp	w2, w7
  4118e8:	orr	x1, x1, x4
  4118ec:	add	x4, x3, #0x4
  4118f0:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  4118f4:	ldrb	w8, [x27, x4]
  4118f8:	lsl	w7, w7, #3
  4118fc:	add	w4, w0, #0x5
  411900:	add	x9, x3, #0x5
  411904:	cmp	w2, w4, uxtb
  411908:	lsl	x7, x8, x7
  41190c:	and	w4, w4, #0xff
  411910:	orr	x1, x1, x7
  411914:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  411918:	ldrb	w8, [x27, x9]
  41191c:	lsl	w4, w4, #3
  411920:	add	w7, w0, #0x6
  411924:	and	w7, w7, #0xff
  411928:	lsl	x4, x8, x4
  41192c:	cmp	w2, w7
  411930:	orr	x1, x1, x4
  411934:	add	x4, x3, #0x6
  411938:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  41193c:	ldrb	w8, [x27, x4]
  411940:	lsl	w7, w7, #3
  411944:	add	w4, w0, #0x7
  411948:	add	x9, x3, #0x7
  41194c:	cmp	w2, w4, uxtb
  411950:	lsl	x7, x8, x7
  411954:	and	w4, w4, #0xff
  411958:	orr	x1, x1, x7
  41195c:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  411960:	ldrb	w8, [x27, x9]
  411964:	lsl	w4, w4, #3
  411968:	add	w7, w0, #0x8
  41196c:	and	w7, w7, #0xff
  411970:	lsl	x4, x8, x4
  411974:	cmp	w2, w7
  411978:	orr	x1, x1, x4
  41197c:	add	x4, x3, #0x8
  411980:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  411984:	ldrb	w8, [x27, x4]
  411988:	lsl	w7, w7, #3
  41198c:	add	w4, w0, #0x9
  411990:	add	x9, x3, #0x9
  411994:	cmp	w2, w4, uxtb
  411998:	lsl	x7, x8, x7
  41199c:	and	w4, w4, #0xff
  4119a0:	orr	x1, x1, x7
  4119a4:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  4119a8:	ldrb	w8, [x27, x9]
  4119ac:	lsl	w4, w4, #3
  4119b0:	add	w7, w0, #0xa
  4119b4:	and	w7, w7, #0xff
  4119b8:	lsl	x4, x8, x4
  4119bc:	cmp	w2, w7
  4119c0:	orr	x1, x1, x4
  4119c4:	add	x4, x3, #0xa
  4119c8:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  4119cc:	ldrb	w8, [x27, x4]
  4119d0:	lsl	w7, w7, #3
  4119d4:	add	w4, w0, #0xb
  4119d8:	add	x9, x3, #0xb
  4119dc:	cmp	w2, w4, uxtb
  4119e0:	lsl	x7, x8, x7
  4119e4:	and	w4, w4, #0xff
  4119e8:	orr	x1, x1, x7
  4119ec:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  4119f0:	ldrb	w8, [x27, x9]
  4119f4:	lsl	w4, w4, #3
  4119f8:	add	w7, w0, #0xc
  4119fc:	and	w7, w7, #0xff
  411a00:	lsl	x4, x8, x4
  411a04:	cmp	w2, w7
  411a08:	orr	x1, x1, x4
  411a0c:	add	x4, x3, #0xc
  411a10:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  411a14:	ldrb	w8, [x27, x4]
  411a18:	lsl	w7, w7, #3
  411a1c:	add	w4, w0, #0xd
  411a20:	add	x9, x3, #0xd
  411a24:	cmp	w2, w4, uxtb
  411a28:	lsl	x7, x8, x7
  411a2c:	and	w4, w4, #0xff
  411a30:	orr	x1, x1, x7
  411a34:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  411a38:	ldrb	w7, [x27, x9]
  411a3c:	lsl	w4, w4, #3
  411a40:	add	w0, w0, #0xe
  411a44:	add	x3, x3, #0xe
  411a48:	and	w0, w0, #0xff
  411a4c:	lsl	x4, x7, x4
  411a50:	cmp	w2, w0
  411a54:	orr	x1, x1, x4
  411a58:	b.ls	411a70 <ferror@plt+0x104e0>  // b.plast
  411a5c:	ldrb	w2, [x27, x3]
  411a60:	lsl	w0, w0, #3
  411a64:	lsl	x0, x2, x0
  411a68:	orr	x1, x1, x0
  411a6c:	nop
  411a70:	add	x6, x6, #0x2
  411a74:	add	x6, x6, w5, uxtb
  411a78:	str	x6, [x22, #8]
  411a7c:	ldr	x0, [sp, #96]
  411a80:	str	x1, [sp, #320]
  411a84:	bl	401df0 <ferror@plt+0x860>
  411a88:	str	x0, [sp, #136]
  411a8c:	ldr	x0, [x0, #8]
  411a90:	cbz	x0, 412c54 <ferror@plt+0x116c4>
  411a94:	ldr	x0, [sp, #136]
  411a98:	ldr	x2, [x0, #120]
  411a9c:	cmp	x2, x21
  411aa0:	b.ne	412bf8 <ferror@plt+0x11668>  // b.any
  411aa4:	ldr	x1, [x20, #584]
  411aa8:	add	x0, x20, #0x248
  411aac:	str	x0, [sp, #112]
  411ab0:	ldr	x0, [x19, #152]
  411ab4:	ldrh	w1, [x1, #1138]
  411ab8:	sub	x0, x0, x21
  411abc:	str	x0, [sp, #336]
  411ac0:	tbnz	w1, #6, 41281c <ferror@plt+0x1128c>
  411ac4:	add	x0, x19, #0x90
  411ac8:	str	x0, [sp, #128]
  411acc:	ldr	x0, [sp, #136]
  411ad0:	sub	x26, x21, #0x1
  411ad4:	mov	x22, #0x0                   	// #0
  411ad8:	add	x27, x0, #0x50
  411adc:	cbnz	x21, 411b08 <ferror@plt+0x10578>
  411ae0:	b	412f1c <ferror@plt+0x1198c>
  411ae4:	ldr	w2, [x24, #8]
  411ae8:	mov	x0, x19
  411aec:	ldr	x1, [x24]
  411af0:	bl	40e5c0 <ferror@plt+0xd030>
  411af4:	mov	w28, w0
  411af8:	cbnz	w0, 413018 <ferror@plt+0x11a88>
  411afc:	add	x22, x22, #0x1
  411b00:	cmp	x22, x21
  411b04:	b.eq	412f1c <ferror@plt+0x1198c>  // b.none
  411b08:	ldr	x0, [sp, #128]
  411b0c:	mov	x1, #0x0                   	// #0
  411b10:	bl	401e00 <ferror@plt+0x870>
  411b14:	mov	x25, x0
  411b18:	ldr	w0, [x0]
  411b1c:	cmp	w0, #0x8
  411b20:	b.eq	412ff0 <ferror@plt+0x11a60>  // b.none
  411b24:	sub	x1, x26, x22
  411b28:	mov	x0, x27
  411b2c:	bl	401df0 <ferror@plt+0x860>
  411b30:	mov	x24, x0
  411b34:	ldr	w1, [x25]
  411b38:	mov	w3, #0x1                   	// #1
  411b3c:	tst	w1, #0xfffffffd
  411b40:	b.ne	411ae4 <ferror@plt+0x10554>  // b.any
  411b44:	cbz	x22, 411ae4 <ferror@plt+0x10554>
  411b48:	mov	x28, #0x0                   	// #0
  411b4c:	nop
  411b50:	sub	x1, x26, x28
  411b54:	mov	x0, x27
  411b58:	bl	401df0 <ferror@plt+0x860>
  411b5c:	ldr	x1, [x0]
  411b60:	ldr	x3, [x25, #8]
  411b64:	cmp	x3, x1
  411b68:	b.eq	41238c <ferror@plt+0x10dfc>  // b.none
  411b6c:	add	x28, x28, #0x1
  411b70:	cmp	x22, x28
  411b74:	b.hi	411b50 <ferror@plt+0x105c0>  // b.pmore
  411b78:	mov	w3, #0x1                   	// #1
  411b7c:	b	411ae4 <ferror@plt+0x10554>
  411b80:	ldr	x0, [x24, #1248]
  411b84:	ldrb	w0, [x0]
  411b88:	cmp	w0, #0x64
  411b8c:	b.eq	412b94 <ferror@plt+0x11604>  // b.none
  411b90:	add	x24, x19, #0x90
  411b94:	mov	x1, #0x0                   	// #0
  411b98:	mov	x0, x24
  411b9c:	bl	401e00 <ferror@plt+0x870>
  411ba0:	mov	x1, x0
  411ba4:	add	x0, sp, #0x108
  411ba8:	bl	414148 <ferror@plt+0x12bb8>
  411bac:	mov	w25, #0x1                   	// #1
  411bb0:	mov	x0, x24
  411bb4:	add	x1, sp, #0x108
  411bb8:	mov	w28, #0x0                   	// #0
  411bbc:	bl	401940 <ferror@plt+0x3b0>
  411bc0:	ldr	x24, [x20, #584]
  411bc4:	b	40f738 <ferror@plt+0xe1a8>
  411bc8:	add	x4, sp, #0xd0
  411bcc:	add	x3, sp, #0xc0
  411bd0:	add	x2, sp, #0xc8
  411bd4:	add	x1, sp, #0xb8
  411bd8:	mov	x0, x19
  411bdc:	mov	w25, #0x0                   	// #0
  411be0:	bl	40de80 <ferror@plt+0xc8f0>
  411be4:	mov	w28, w0
  411be8:	cbnz	w0, 40f860 <ferror@plt+0xe2d0>
  411bec:	ldp	x0, x1, [sp, #200]
  411bf0:	ldr	x2, [x19, #16]
  411bf4:	bl	408638 <ferror@plt+0x70a8>
  411bf8:	mov	x24, x0
  411bfc:	ldr	x26, [sp, #144]
  411c00:	mov	x1, x0
  411c04:	mov	x0, x26
  411c08:	bl	407b80 <ferror@plt+0x65f0>
  411c0c:	mov	x1, x24
  411c10:	ldr	x24, [sp, #104]
  411c14:	mov	x0, x24
  411c18:	bl	407b80 <ferror@plt+0x65f0>
  411c1c:	ldp	x0, x1, [sp, #200]
  411c20:	mov	x3, x26
  411c24:	ldr	x4, [x19, #16]
  411c28:	mov	x2, x24
  411c2c:	bl	40c298 <ferror@plt+0xad08>
  411c30:	mov	w28, w0
  411c34:	cbnz	w0, 413034 <ferror@plt+0x11aa4>
  411c38:	add	x24, x19, #0x90
  411c3c:	mov	w26, #0x5                   	// #5
  411c40:	mov	x0, x24
  411c44:	mov	x1, #0x1                   	// #1
  411c48:	str	w26, [sp, #376]
  411c4c:	bl	401810 <ferror@plt+0x280>
  411c50:	mov	x0, x24
  411c54:	mov	x1, #0x1                   	// #1
  411c58:	bl	401810 <ferror@plt+0x280>
  411c5c:	mov	w25, #0x1                   	// #1
  411c60:	mov	x0, x24
  411c64:	add	x1, sp, #0x178
  411c68:	bl	401940 <ferror@plt+0x3b0>
  411c6c:	str	w26, [sp, #320]
  411c70:	mov	x0, x24
  411c74:	add	x1, sp, #0x140
  411c78:	bl	401940 <ferror@plt+0x3b0>
  411c7c:	ldr	x24, [x20, #584]
  411c80:	b	40f738 <ferror@plt+0xe1a8>
  411c84:	ldr	x0, [x24, #1248]
  411c88:	ldrb	w0, [x0]
  411c8c:	cmp	w0, #0x64
  411c90:	b.eq	412ac0 <ferror@plt+0x11530>  // b.none
  411c94:	add	x26, x19, #0x90
  411c98:	mov	x1, #0x0                   	// #0
  411c9c:	mov	x0, x26
  411ca0:	bl	401e00 <ferror@plt+0x870>
  411ca4:	mov	x1, #0x1                   	// #1
  411ca8:	mov	x24, x0
  411cac:	mov	x0, x26
  411cb0:	bl	401e00 <ferror@plt+0x870>
  411cb4:	add	x1, sp, #0x200
  411cb8:	mov	w25, #0x1                   	// #1
  411cbc:	ldp	x2, x3, [x24]
  411cc0:	mov	w28, #0x0                   	// #0
  411cc4:	stp	x2, x3, [x1, #-248]
  411cc8:	ldp	x2, x3, [x24, #16]
  411ccc:	stp	x2, x3, [x1, #-232]
  411cd0:	ldp	x2, x3, [x24, #32]
  411cd4:	stp	x2, x3, [x1, #-216]
  411cd8:	ldr	x1, [x24, #48]
  411cdc:	str	x1, [sp, #312]
  411ce0:	ldp	x2, x3, [x0]
  411ce4:	stp	x2, x3, [x24]
  411ce8:	ldp	x2, x3, [x0, #16]
  411cec:	stp	x2, x3, [x24, #16]
  411cf0:	ldp	x2, x3, [x0, #32]
  411cf4:	stp	x2, x3, [x24, #32]
  411cf8:	ldr	x1, [x0, #48]
  411cfc:	str	x1, [x24, #48]
  411d00:	add	x1, sp, #0x200
  411d04:	ldp	x2, x3, [x1, #-248]
  411d08:	stp	x2, x3, [x0]
  411d0c:	ldp	x2, x3, [x1, #-232]
  411d10:	stp	x2, x3, [x0, #16]
  411d14:	ldp	x2, x3, [x1, #-216]
  411d18:	stp	x2, x3, [x0, #32]
  411d1c:	ldr	x1, [sp, #312]
  411d20:	str	x1, [x0, #48]
  411d24:	ldr	x24, [x20, #584]
  411d28:	b	40f738 <ferror@plt+0xe1a8>
  411d2c:	ldr	x0, [x24, #1248]
  411d30:	ldrb	w0, [x0]
  411d34:	cmp	w0, #0x64
  411d38:	b.eq	412a48 <ferror@plt+0x114b8>  // b.none
  411d3c:	add	x24, x19, #0x90
  411d40:	mov	x1, #0x2                   	// #2
  411d44:	mov	x0, x24
  411d48:	bl	401e00 <ferror@plt+0x870>
  411d4c:	mov	x26, x0
  411d50:	ldr	w0, [x0]
  411d54:	cmp	w0, #0x8
  411d58:	b.eq	412cf4 <ferror@plt+0x11764>  // b.none
  411d5c:	add	x2, sp, #0xc8
  411d60:	mov	x1, x26
  411d64:	mov	x0, x19
  411d68:	bl	40d258 <ferror@plt+0xbcc8>
  411d6c:	mov	w28, w0
  411d70:	mov	w25, #0x0                   	// #0
  411d74:	cbnz	w28, 40f860 <ferror@plt+0xe2d0>
  411d78:	ldr	w0, [x26]
  411d7c:	ldr	x1, [sp, #200]
  411d80:	sub	w0, w0, #0x2
  411d84:	cmp	w0, #0x1
  411d88:	b.ls	41284c <ferror@plt+0x112bc>  // b.plast
  411d8c:	ldr	x0, [x1]
  411d90:	cbz	x0, 412844 <ferror@plt+0x112b4>
  411d94:	add	x4, sp, #0x140
  411d98:	add	x3, sp, #0xc0
  411d9c:	add	x2, sp, #0xd0
  411da0:	add	x1, sp, #0xb8
  411da4:	mov	x0, x19
  411da8:	mov	w25, #0x0                   	// #0
  411dac:	bl	40de80 <ferror@plt+0xc8f0>
  411db0:	mov	w28, w0
  411db4:	cbnz	w0, 40f860 <ferror@plt+0xe2d0>
  411db8:	ldr	w0, [x26]
  411dbc:	cmp	w0, #0x1
  411dc0:	b.ne	411de4 <ferror@plt+0x10854>  // b.any
  411dc4:	ldr	x0, [sp, #184]
  411dc8:	ldr	w0, [x0]
  411dcc:	cmp	w0, #0x1
  411dd0:	b.eq	41321c <ferror@plt+0x11c8c>  // b.none
  411dd4:	ldr	x0, [sp, #192]
  411dd8:	ldr	w0, [x0]
  411ddc:	cmp	w0, #0x1
  411de0:	b.eq	41321c <ferror@plt+0x11c8c>  // b.none
  411de4:	ldr	x1, [sp, #320]
  411de8:	ldr	x25, [sp, #104]
  411dec:	ldr	x1, [x1, #24]
  411df0:	mov	x0, x25
  411df4:	bl	407b80 <ferror@plt+0x65f0>
  411df8:	ldp	x0, x1, [sp, #200]
  411dfc:	mov	x3, x25
  411e00:	ldr	x2, [sp, #320]
  411e04:	bl	40c588 <ferror@plt+0xaff8>
  411e08:	mov	w28, w0
  411e0c:	cbnz	w0, 412c0c <ferror@plt+0x1167c>
  411e10:	mov	x0, x24
  411e14:	mov	x1, #0x1                   	// #1
  411e18:	bl	401810 <ferror@plt+0x280>
  411e1c:	mov	w25, #0x1                   	// #1
  411e20:	mov	w2, #0x5                   	// #5
  411e24:	mov	x0, x24
  411e28:	mov	x1, #0x1                   	// #1
  411e2c:	str	w2, [sp, #376]
  411e30:	bl	401810 <ferror@plt+0x280>
  411e34:	b	41277c <ferror@plt+0x111ec>
  411e38:	mov	w25, #0x1                   	// #1
  411e3c:	mov	w28, #0x0                   	// #0
  411e40:	mov	x0, x23
  411e44:	mov	x1, #0x1                   	// #1
  411e48:	bl	401810 <ferror@plt+0x280>
  411e4c:	add	x0, x19, #0x1d0
  411e50:	mov	x1, #0x1                   	// #1
  411e54:	bl	401810 <ferror@plt+0x280>
  411e58:	mov	x1, #0x0                   	// #0
  411e5c:	mov	x0, x23
  411e60:	bl	401e00 <ferror@plt+0x870>
  411e64:	mov	x22, x0
  411e68:	ldr	x1, [x0]
  411e6c:	ldr	x0, [sp, #96]
  411e70:	bl	401df0 <ferror@plt+0x860>
  411e74:	mov	x21, x0
  411e78:	ldr	x24, [x20, #584]
  411e7c:	ldr	x27, [x0]
  411e80:	b	40f738 <ferror@plt+0xe1a8>
  411e84:	ldr	x1, [x19, #152]
  411e88:	add	x0, x19, #0x90
  411e8c:	mov	w25, #0x1                   	// #1
  411e90:	mov	w28, #0x0                   	// #0
  411e94:	bl	401810 <ferror@plt+0x280>
  411e98:	ldr	x24, [x20, #584]
  411e9c:	b	40f738 <ferror@plt+0xe1a8>
  411ea0:	ldr	x0, [x24, #1248]
  411ea4:	ldrb	w0, [x0]
  411ea8:	cmp	w0, #0x64
  411eac:	b.eq	412a74 <ferror@plt+0x114e4>  // b.none
  411eb0:	add	x0, x19, #0x90
  411eb4:	mov	x1, #0x0                   	// #0
  411eb8:	bl	401e00 <ferror@plt+0x870>
  411ebc:	mov	x24, x0
  411ec0:	ldr	w0, [x0]
  411ec4:	cmp	w0, #0x8
  411ec8:	b.eq	412d08 <ferror@plt+0x11778>  // b.none
  411ecc:	add	x2, sp, #0x178
  411ed0:	mov	x1, x24
  411ed4:	mov	x0, x19
  411ed8:	bl	40d258 <ferror@plt+0xbcc8>
  411edc:	mov	w28, w0
  411ee0:	cbnz	w28, 412a90 <ferror@plt+0x11500>
  411ee4:	ldr	w0, [x24]
  411ee8:	sub	w1, w0, #0x2
  411eec:	cmp	w1, #0x1
  411ef0:	b.ls	4125bc <ferror@plt+0x1102c>  // b.plast
  411ef4:	ldr	x0, [sp, #376]
  411ef8:	ldr	x1, [x0]
  411efc:	cbz	x1, 412fd8 <ferror@plt+0x11a48>
  411f00:	ldr	x1, [x19, #504]
  411f04:	bl	407b58 <ferror@plt+0x65c8>
  411f08:	cmp	w0, #0x0
  411f0c:	ldr	x24, [x20, #584]
  411f10:	mov	w28, w0
  411f14:	cset	w25, eq  // eq = none
  411f18:	b	40f738 <ferror@plt+0xe1a8>
  411f1c:	ldr	x0, [x24, #1248]
  411f20:	ldrb	w0, [x0]
  411f24:	cmp	w0, #0x64
  411f28:	b.eq	412a24 <ferror@plt+0x11494>  // b.none
  411f2c:	add	x21, x19, #0x90
  411f30:	mov	x1, #0x0                   	// #0
  411f34:	mov	x0, x21
  411f38:	bl	401e00 <ferror@plt+0x870>
  411f3c:	mov	x24, x0
  411f40:	ldr	w0, [x0]
  411f44:	cmp	w0, #0x8
  411f48:	b.eq	412cc4 <ferror@plt+0x11734>  // b.none
  411f4c:	add	x2, sp, #0xb8
  411f50:	mov	x1, x24
  411f54:	mov	x0, x19
  411f58:	bl	40d258 <ferror@plt+0xbcc8>
  411f5c:	mov	w28, w0
  411f60:	mov	w25, #0x0                   	// #0
  411f64:	cbnz	w28, 411e58 <ferror@plt+0x108c8>
  411f68:	ldr	x0, [sp, #96]
  411f6c:	mov	x1, #0x0                   	// #0
  411f70:	bl	401df0 <ferror@plt+0x860>
  411f74:	ldr	w1, [x24]
  411f78:	ldr	x22, [x0, #136]
  411f7c:	sub	w2, w1, #0x2
  411f80:	cmp	w2, #0x1
  411f84:	b.ls	412d1c <ferror@plt+0x1178c>  // b.plast
  411f88:	ldr	x1, [sp, #184]
  411f8c:	ldr	x2, [x1]
  411f90:	cbz	x2, 41313c <ferror@plt+0x11bac>
  411f94:	add	x0, sp, #0xd0
  411f98:	bl	407c50 <ferror@plt+0x66c0>
  411f9c:	ldr	x1, [sp, #224]
  411fa0:	add	x0, sp, #0xd0
  411fa4:	bl	407a20 <ferror@plt+0x6490>
  411fa8:	strb	wzr, [sp, #248]
  411fac:	add	x2, sp, #0xd0
  411fb0:	add	x1, x19, #0x200
  411fb4:	mov	x0, x2
  411fb8:	mov	x3, #0x0                   	// #0
  411fbc:	bl	40aad8 <ferror@plt+0x9548>
  411fc0:	cbz	w0, 413198 <ferror@plt+0x11c08>
  411fc4:	mov	w28, w0
  411fc8:	mov	w25, #0x0                   	// #0
  411fcc:	add	x0, sp, #0xd0
  411fd0:	bl	407bc0 <ferror@plt+0x6630>
  411fd4:	b	411e58 <ferror@plt+0x108c8>
  411fd8:	ldrb	w3, [x27, x4]
  411fdc:	add	x4, x2, #0x2
  411fe0:	str	x4, [x22, #8]
  411fe4:	cbz	w3, 41327c <ferror@plt+0x11cec>
  411fe8:	sub	w6, w3, #0x1
  411fec:	and	w6, w6, #0xff
  411ff0:	cmp	w6, #0xe
  411ff4:	b.ls	4132c0 <ferror@plt+0x11d30>  // b.plast
  411ff8:	lsr	w1, w3, #4
  411ffc:	add	x5, x27, x4
  412000:	sub	w1, w1, #0x1
  412004:	adrp	x7, 41c000 <ferror@plt+0x1aa70>
  412008:	and	w1, w1, #0xff
  41200c:	add	x0, x5, #0x10
  412010:	movi	v7.4s, #0x0
  412014:	ldr	q16, [x7, #4064]
  412018:	add	x1, x0, w1, uxtw #4
  41201c:	movi	v18.16b, #0x10
  412020:	movi	v17.16b, #0x8
  412024:	b	41202c <ferror@plt+0x10a9c>
  412028:	add	x0, x0, #0x10
  41202c:	mov	v2.16b, v16.16b
  412030:	cmp	x0, x1
  412034:	ldr	q1, [x5]
  412038:	mov	x5, x0
  41203c:	add	v16.16b, v16.16b, v18.16b
  412040:	umull	v5.8h, v2.8b, v17.8b
  412044:	uxtl	v3.8h, v1.8b
  412048:	umull2	v4.8h, v2.16b, v17.16b
  41204c:	uxtl2	v2.8h, v1.16b
  412050:	uxtl	v19.4s, v5.4h
  412054:	uxtl	v6.4s, v3.4h
  412058:	uxtl2	v5.4s, v5.8h
  41205c:	uxtl2	v3.4s, v3.8h
  412060:	sxtl	v21.2d, v19.2s
  412064:	uxtl	v1.2d, v6.2s
  412068:	sxtl2	v19.2d, v19.4s
  41206c:	uxtl2	v0.2d, v6.4s
  412070:	uxtl	v20.2d, v3.2s
  412074:	sxtl	v6.2d, v5.2s
  412078:	sshl	v1.2d, v1.2d, v21.2d
  41207c:	sshl	v0.2d, v0.2d, v19.2d
  412080:	sxtl2	v5.2d, v5.4s
  412084:	sshl	v20.2d, v20.2d, v6.2d
  412088:	uxtl	v19.4s, v4.4h
  41208c:	uxtl	v6.4s, v2.4h
  412090:	orr	v0.16b, v1.16b, v0.16b
  412094:	uxtl2	v3.2d, v3.4s
  412098:	uxtl2	v1.4s, v2.8h
  41209c:	uxtl2	v2.4s, v4.8h
  4120a0:	orr	v0.16b, v0.16b, v20.16b
  4120a4:	sshl	v3.2d, v3.2d, v5.2d
  4120a8:	sxtl	v20.2d, v19.2s
  4120ac:	uxtl	v5.2d, v6.2s
  4120b0:	sxtl2	v19.2d, v19.4s
  4120b4:	orr	v0.16b, v0.16b, v3.16b
  4120b8:	uxtl2	v6.2d, v6.4s
  4120bc:	sshl	v4.2d, v5.2d, v20.2d
  4120c0:	uxtl	v3.2d, v1.2s
  4120c4:	sxtl	v5.2d, v2.2s
  4120c8:	sshl	v6.2d, v6.2d, v19.2d
  4120cc:	orr	v0.16b, v0.16b, v4.16b
  4120d0:	uxtl2	v1.2d, v1.4s
  4120d4:	sshl	v3.2d, v3.2d, v5.2d
  4120d8:	sxtl2	v2.2d, v2.4s
  4120dc:	orr	v0.16b, v0.16b, v6.16b
  4120e0:	sshl	v1.2d, v1.2d, v2.2d
  4120e4:	orr	v0.16b, v0.16b, v3.16b
  4120e8:	orr	v0.16b, v0.16b, v1.16b
  4120ec:	orr	v7.16b, v7.16b, v0.16b
  4120f0:	b.ne	412028 <ferror@plt+0x10a98>  // b.any
  4120f4:	movi	v0.4s, #0x0
  4120f8:	and	x0, x3, #0xf0
  4120fc:	add	x4, x4, x0
  412100:	tst	w3, #0xffffff0f
  412104:	and	w0, w3, #0xf0
  412108:	ext	v0.16b, v7.16b, v0.16b, #8
  41210c:	orr	v7.16b, v7.16b, v0.16b
  412110:	mov	x1, v7.d[0]
  412114:	b.eq	412320 <ferror@plt+0x10d90>  // b.none
  412118:	ldrb	w8, [x27, x4]
  41211c:	add	w5, w0, #0x1
  412120:	lsl	w7, w0, #3
  412124:	add	x9, x4, #0x1
  412128:	cmp	w3, w5, uxtb
  41212c:	and	w5, w5, #0xff
  412130:	lsl	x7, x8, x7
  412134:	orr	x1, x1, x7
  412138:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  41213c:	ldrb	w8, [x27, x9]
  412140:	lsl	w5, w5, #3
  412144:	add	w7, w0, #0x2
  412148:	and	w7, w7, #0xff
  41214c:	lsl	x5, x8, x5
  412150:	cmp	w3, w7
  412154:	orr	x1, x1, x5
  412158:	add	x5, x4, #0x2
  41215c:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  412160:	ldrb	w8, [x27, x5]
  412164:	lsl	w7, w7, #3
  412168:	add	w5, w0, #0x3
  41216c:	add	x9, x4, #0x3
  412170:	cmp	w3, w5, uxtb
  412174:	lsl	x7, x8, x7
  412178:	and	w5, w5, #0xff
  41217c:	orr	x1, x1, x7
  412180:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  412184:	ldrb	w8, [x27, x9]
  412188:	lsl	w5, w5, #3
  41218c:	add	w7, w0, #0x4
  412190:	and	w7, w7, #0xff
  412194:	lsl	x5, x8, x5
  412198:	cmp	w3, w7
  41219c:	orr	x1, x1, x5
  4121a0:	add	x5, x4, #0x4
  4121a4:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  4121a8:	ldrb	w8, [x27, x5]
  4121ac:	lsl	w7, w7, #3
  4121b0:	add	w5, w0, #0x5
  4121b4:	add	x9, x4, #0x5
  4121b8:	cmp	w3, w5, uxtb
  4121bc:	lsl	x7, x8, x7
  4121c0:	and	w5, w5, #0xff
  4121c4:	orr	x1, x1, x7
  4121c8:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  4121cc:	ldrb	w8, [x27, x9]
  4121d0:	lsl	w5, w5, #3
  4121d4:	add	w7, w0, #0x6
  4121d8:	and	w7, w7, #0xff
  4121dc:	lsl	x5, x8, x5
  4121e0:	cmp	w3, w7
  4121e4:	orr	x1, x1, x5
  4121e8:	add	x5, x4, #0x6
  4121ec:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  4121f0:	ldrb	w8, [x27, x5]
  4121f4:	lsl	w7, w7, #3
  4121f8:	add	w5, w0, #0x7
  4121fc:	add	x9, x4, #0x7
  412200:	cmp	w3, w5, uxtb
  412204:	lsl	x7, x8, x7
  412208:	and	w5, w5, #0xff
  41220c:	orr	x1, x1, x7
  412210:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  412214:	ldrb	w8, [x27, x9]
  412218:	lsl	w5, w5, #3
  41221c:	add	w7, w0, #0x8
  412220:	and	w7, w7, #0xff
  412224:	lsl	x5, x8, x5
  412228:	cmp	w3, w7
  41222c:	orr	x1, x1, x5
  412230:	add	x5, x4, #0x8
  412234:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  412238:	ldrb	w8, [x27, x5]
  41223c:	lsl	w7, w7, #3
  412240:	add	w5, w0, #0x9
  412244:	add	x9, x4, #0x9
  412248:	cmp	w3, w5, uxtb
  41224c:	lsl	x7, x8, x7
  412250:	and	w5, w5, #0xff
  412254:	orr	x1, x1, x7
  412258:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  41225c:	ldrb	w8, [x27, x9]
  412260:	lsl	w5, w5, #3
  412264:	add	w7, w0, #0xa
  412268:	and	w7, w7, #0xff
  41226c:	lsl	x5, x8, x5
  412270:	cmp	w3, w7
  412274:	orr	x1, x1, x5
  412278:	add	x5, x4, #0xa
  41227c:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  412280:	ldrb	w8, [x27, x5]
  412284:	lsl	w7, w7, #3
  412288:	add	w5, w0, #0xb
  41228c:	add	x9, x4, #0xb
  412290:	cmp	w3, w5, uxtb
  412294:	lsl	x7, x8, x7
  412298:	and	w5, w5, #0xff
  41229c:	orr	x1, x1, x7
  4122a0:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  4122a4:	ldrb	w8, [x27, x9]
  4122a8:	lsl	w5, w5, #3
  4122ac:	add	w7, w0, #0xc
  4122b0:	and	w7, w7, #0xff
  4122b4:	lsl	x5, x8, x5
  4122b8:	cmp	w3, w7
  4122bc:	orr	x1, x1, x5
  4122c0:	add	x5, x4, #0xc
  4122c4:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  4122c8:	ldrb	w8, [x27, x5]
  4122cc:	lsl	w7, w7, #3
  4122d0:	add	w5, w0, #0xd
  4122d4:	add	x9, x4, #0xd
  4122d8:	cmp	w3, w5, uxtb
  4122dc:	lsl	x7, x8, x7
  4122e0:	and	w5, w5, #0xff
  4122e4:	orr	x1, x1, x7
  4122e8:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  4122ec:	ldrb	w7, [x27, x9]
  4122f0:	lsl	w5, w5, #3
  4122f4:	add	w0, w0, #0xe
  4122f8:	add	x4, x4, #0xe
  4122fc:	and	w0, w0, #0xff
  412300:	lsl	x5, x7, x5
  412304:	cmp	w3, w0
  412308:	orr	x1, x1, x5
  41230c:	b.ls	412320 <ferror@plt+0x10d90>  // b.plast
  412310:	ldrb	w3, [x27, x4]
  412314:	lsl	w0, w0, #3
  412318:	lsl	x0, x3, x0
  41231c:	orr	x1, x1, x0
  412320:	add	x2, x2, #0x3
  412324:	add	x6, x2, w6, uxtb
  412328:	str	x6, [x22, #8]
  41232c:	mov	x0, x19
  412330:	mov	w3, #0x1                   	// #1
  412334:	mov	w2, #0x0                   	// #0
  412338:	bl	40e5c0 <ferror@plt+0xd030>
  41233c:	cmp	w0, #0x0
  412340:	mov	w28, w0
  412344:	ldr	x24, [x20, #584]
  412348:	cset	w25, eq  // eq = none
  41234c:	b	40f738 <ferror@plt+0xe1a8>
  412350:	ldr	x0, [sp, #104]
  412354:	mov	w2, #0x5                   	// #5
  412358:	ldr	x1, [x19, #152]
  41235c:	str	w2, [sp, #376]
  412360:	mov	w25, #0x1                   	// #1
  412364:	mov	w28, #0x0                   	// #0
  412368:	bl	407d10 <ferror@plt+0x6780>
  41236c:	add	x1, sp, #0x178
  412370:	add	x0, x19, #0x90
  412374:	bl	401940 <ferror@plt+0x3b0>
  412378:	ldr	x24, [x20, #584]
  41237c:	b	40f738 <ferror@plt+0xe1a8>
  412380:	sub	x0, x2, x0
  412384:	str	x0, [sp, #376]
  412388:	b	410190 <ferror@plt+0xec00>
  41238c:	ldr	x1, [x0, #8]
  412390:	add	x28, x28, #0x1
  412394:	ldr	w0, [x25]
  412398:	cmp	x1, #0x0
  41239c:	cset	w3, eq  // eq = none
  4123a0:	cmp	w0, #0x0
  4123a4:	cset	w0, eq  // eq = none
  4123a8:	eor	w3, w3, w0
  4123ac:	cmp	w3, #0x0
  4123b0:	ccmp	x22, x28, #0x0, ne  // ne = any
  4123b4:	b.hi	411b50 <ferror@plt+0x105c0>  // b.pmore
  4123b8:	b	411ae4 <ferror@plt+0x10554>
  4123bc:	ldp	x25, x26, [sp, #64]
  4123c0:	mov	w28, #0x0                   	// #0
  4123c4:	ldr	w1, [x24, #1128]
  4123c8:	cmp	w1, w0
  4123cc:	b.eq	4123e0 <ferror@plt+0x10e50>  // b.none
  4123d0:	mov	w1, w28
  4123d4:	mov	x0, x19
  4123d8:	bl	40f588 <ferror@plt+0xdff8>
  4123dc:	mov	w28, w0
  4123e0:	mov	w0, w28
  4123e4:	ldp	x29, x30, [sp]
  4123e8:	ldp	x19, x20, [sp, #16]
  4123ec:	ldp	x21, x22, [sp, #32]
  4123f0:	ldp	x23, x24, [sp, #48]
  4123f4:	ldp	x27, x28, [sp, #80]
  4123f8:	add	sp, sp, #0x2b0
  4123fc:	ret
  412400:	ldr	x2, [x20, #584]
  412404:	add	x3, x20, #0x248
  412408:	add	x0, sp, #0x178
  41240c:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  412410:	add	x1, x1, #0xaf8
  412414:	str	x3, [sp, #112]
  412418:	ldr	x22, [x2, #1112]
  41241c:	bl	402748 <ferror@plt+0x11b8>
  412420:	ldr	x1, [x21, #8]
  412424:	mov	x0, x21
  412428:	bl	401810 <ferror@plt+0x280>
  41242c:	add	x0, sp, #0x140
  412430:	mov	x2, #0x0                   	// #0
  412434:	mov	x1, #0x1                   	// #1
  412438:	bl	401768 <ferror@plt+0x1d8>
  41243c:	ldr	x3, [x20, #584]
  412440:	adrp	x2, 41c000 <ferror@plt+0x1aa70>
  412444:	add	x2, x2, #0xf18
  412448:	adrp	x1, 41c000 <ferror@plt+0x1aa70>
  41244c:	add	x1, x1, #0xf20
  412450:	add	x0, sp, #0x140
  412454:	ldr	x3, [x3, #1248]
  412458:	ldrb	w3, [x3]
  41245c:	cmp	w3, #0x64
  412460:	csel	x1, x2, x1, ne  // ne = any
  412464:	bl	404428 <ferror@plt+0x2e98>
  412468:	mov	w28, w0
  41246c:	cbz	w0, 412654 <ferror@plt+0x110c4>
  412470:	cmp	w0, #0x5
  412474:	mov	w25, #0x0                   	// #0
  412478:	b.eq	413374 <ferror@plt+0x11de4>  // b.none
  41247c:	add	x0, sp, #0x140
  412480:	bl	401e18 <ferror@plt+0x888>
  412484:	ldr	x0, [x20, #584]
  412488:	str	x22, [x0, #1112]
  41248c:	b	411398 <ferror@plt+0xfe08>
  412490:	ldr	x0, [sp, #104]
  412494:	mov	x1, #0x2                   	// #2
  412498:	bl	407b80 <ferror@plt+0x65f0>
  41249c:	b	40fbb0 <ferror@plt+0xe620>
  4124a0:	ldr	w0, [x24]
  4124a4:	cmp	w0, #0x3
  4124a8:	b.ne	413020 <ferror@plt+0x11a90>  // b.any
  4124ac:	ldr	x26, [x24, #8]
  4124b0:	add	x1, x20, #0x248
  4124b4:	ldr	x0, [x20, #584]
  4124b8:	str	x1, [sp, #112]
  4124bc:	add	x24, x26, #0x2
  4124c0:	mov	x1, #0x0                   	// #0
  4124c4:	ldr	x0, [x0, #1248]
  4124c8:	ldrb	w0, [x0]
  4124cc:	cmp	w0, #0x64
  4124d0:	b.ne	413188 <ferror@plt+0x11bf8>  // b.any
  4124d4:	ldr	x0, [sp, #96]
  4124d8:	bl	401df0 <ferror@plt+0x860>
  4124dc:	add	x0, x0, #0x80
  4124e0:	mov	x1, x26
  4124e4:	bl	401df0 <ferror@plt+0x860>
  4124e8:	ldr	x26, [x0]
  4124ec:	mov	x1, x24
  4124f0:	ldr	x0, [sp, #96]
  4124f4:	bl	401df0 <ferror@plt+0x860>
  4124f8:	ldr	x0, [x0, #8]
  4124fc:	cbnz	x0, 412550 <ferror@plt+0x10fc0>
  412500:	mov	x2, x24
  412504:	mov	x1, x19
  412508:	add	x0, sp, #0x178
  41250c:	bl	404190 <ferror@plt+0x2c00>
  412510:	ldr	x1, [x20, #584]
  412514:	add	x0, sp, #0x178
  412518:	ldr	x1, [x1, #1112]
  41251c:	bl	402748 <ferror@plt+0x11b8>
  412520:	mov	x1, x26
  412524:	add	x0, sp, #0x178
  412528:	bl	404040 <ferror@plt+0x2ab0>
  41252c:	cbnz	w0, 413300 <ferror@plt+0x11d70>
  412530:	ldr	x2, [x20, #584]
  412534:	add	x0, sp, #0x178
  412538:	mov	w1, #0x4                   	// #4
  41253c:	ldr	x2, [x2, #1800]
  412540:	blr	x2
  412544:	cbnz	w0, 413300 <ferror@plt+0x11d70>
  412548:	add	x0, sp, #0x178
  41254c:	bl	404130 <ferror@plt+0x2ba0>
  412550:	ldr	x2, [x19, #152]
  412554:	mov	x0, x21
  412558:	mov	x1, #0x1                   	// #1
  41255c:	stp	x24, xzr, [sp, #320]
  412560:	str	x2, [sp, #336]
  412564:	bl	401810 <ferror@plt+0x280>
  412568:	ldr	x1, [x19, #192]
  41256c:	add	x0, x19, #0x1d0
  412570:	cmp	x1, #0x1
  412574:	b.ls	4128dc <ferror@plt+0x1134c>  // b.plast
  412578:	ldr	x1, [x22, #8]
  41257c:	sub	x3, x25, #0x1
  412580:	cmp	x1, x3
  412584:	b.ne	4128dc <ferror@plt+0x1134c>  // b.any
  412588:	ldrb	w1, [x27, x1]
  41258c:	cmp	w1, #0x4b
  412590:	b.ne	4128dc <ferror@plt+0x1134c>  // b.any
  412594:	mov	x1, #0x0                   	// #0
  412598:	bl	401e00 <ferror@plt+0x870>
  41259c:	mov	x2, x0
  4125a0:	mov	x1, #0x1                   	// #1
  4125a4:	mov	x0, x23
  4125a8:	ldr	x3, [x2]
  4125ac:	add	x3, x3, x1
  4125b0:	str	x3, [x2]
  4125b4:	bl	401810 <ferror@plt+0x280>
  4125b8:	b	4128e4 <ferror@plt+0x11354>
  4125bc:	cmp	w0, #0x3
  4125c0:	b.eq	413264 <ferror@plt+0x11cd4>  // b.none
  4125c4:	ldr	x0, [sp, #376]
  4125c8:	ldr	x24, [x0, #16]
  4125cc:	mov	x1, #0x0                   	// #0
  4125d0:	ldr	x0, [x20, #584]
  4125d4:	ldr	x0, [x0, #1248]
  4125d8:	ldrb	w0, [x0]
  4125dc:	cmp	w0, #0x64
  4125e0:	b.eq	4125f0 <ferror@plt+0x11060>  // b.none
  4125e4:	mov	x0, x23
  4125e8:	bl	401e00 <ferror@plt+0x870>
  4125ec:	ldr	x1, [x0]
  4125f0:	mov	w25, #0x1                   	// #1
  4125f4:	ldr	x0, [sp, #96]
  4125f8:	bl	401df0 <ferror@plt+0x860>
  4125fc:	add	x0, x0, #0x80
  412600:	mov	x1, x24
  412604:	bl	401df0 <ferror@plt+0x860>
  412608:	mov	x1, x0
  41260c:	adrp	x0, 419000 <ferror@plt+0x17a70>
  412610:	add	x0, x0, #0xfc0
  412614:	ldr	x24, [x1]
  412618:	mov	x1, x24
  41261c:	bl	402fd8 <ferror@plt+0x1a48>
  412620:	mov	x3, x0
  412624:	mov	x0, x24
  412628:	ldr	x24, [x20, #584]
  41262c:	mov	w1, #0xa                   	// #10
  412630:	ldr	x2, [x24, #1104]
  412634:	add	x2, x2, x3
  412638:	str	x2, [x24, #1104]
  41263c:	bl	4013d0 <strrchr@plt>
  412640:	cbz	x0, 40f738 <ferror@plt+0xe1a8>
  412644:	add	x0, x0, #0x1
  412648:	bl	401260 <strlen@plt>
  41264c:	str	x0, [x24, #1104]
  412650:	b	40f738 <ferror@plt+0xe1a8>
  412654:	mov	x1, x19
  412658:	add	x0, sp, #0x178
  41265c:	mov	x2, #0x1                   	// #1
  412660:	bl	404190 <ferror@plt+0x2c00>
  412664:	ldr	x1, [sp, #320]
  412668:	add	x0, sp, #0x178
  41266c:	mov	w25, #0x0                   	// #0
  412670:	bl	404040 <ferror@plt+0x2ab0>
  412674:	mov	w28, w0
  412678:	cbnz	w0, 412714 <ferror@plt+0x11184>
  41267c:	ldr	x2, [x20, #584]
  412680:	add	x0, sp, #0x178
  412684:	mov	w1, #0x28                  	// #40
  412688:	ldr	x2, [x2, #1800]
  41268c:	blr	x2
  412690:	mov	w28, w0
  412694:	cbnz	w0, 412714 <ferror@plt+0x11184>
  412698:	ldr	w0, [sp, #408]
  41269c:	cmp	w0, #0x22
  4126a0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4126a4:	b.ne	4134a4 <ferror@plt+0x11f14>  // b.any
  4126a8:	ldr	x0, [x20, #584]
  4126ac:	ldrh	w0, [x0, #1138]
  4126b0:	tbnz	w0, #6, 41347c <ferror@plt+0x11eec>
  4126b4:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  4126b8:	mov	x1, #0x1                   	// #1
  4126bc:	ldr	x2, [x19, #152]
  4126c0:	str	x2, [sp, #224]
  4126c4:	ldr	q0, [x0, #16]
  4126c8:	mov	w25, #0x1                   	// #1
  4126cc:	ldr	x0, [sp, #96]
  4126d0:	str	q0, [sp, #208]
  4126d4:	bl	401df0 <ferror@plt+0x860>
  4126d8:	ldr	x1, [x20, #584]
  4126dc:	ldrb	w1, [x1, #1140]
  4126e0:	bl	4019f8 <ferror@plt+0x468>
  4126e4:	mov	x0, x23
  4126e8:	add	x1, sp, #0xd0
  4126ec:	bl	401940 <ferror@plt+0x3b0>
  4126f0:	ldr	x0, [x20, #584]
  4126f4:	ldr	x0, [x0, #1248]
  4126f8:	ldrb	w0, [x0]
  4126fc:	cmp	w0, #0x64
  412700:	b.ne	412714 <ferror@plt+0x11184>  // b.any
  412704:	add	x1, sp, #0xc8
  412708:	add	x0, x19, #0x1d0
  41270c:	str	xzr, [sp, #200]
  412710:	bl	401940 <ferror@plt+0x3b0>
  412714:	add	x0, sp, #0x178
  412718:	bl	404130 <ferror@plt+0x2ba0>
  41271c:	b	41247c <ferror@plt+0x10eec>
  412720:	mov	w25, #0x0                   	// #0
  412724:	mov	w28, #0x7                   	// #7
  412728:	b	411e58 <ferror@plt+0x108c8>
  41272c:	ldr	x0, [sp, #104]
  412730:	bl	407bc0 <ferror@plt+0x6630>
  412734:	ldr	x24, [x20, #584]
  412738:	b	40f738 <ferror@plt+0xe1a8>
  41273c:	ldr	x0, [sp, #104]
  412740:	mov	w2, #0x5                   	// #5
  412744:	ldr	x1, [sp, #208]
  412748:	str	w2, [sp, #376]
  41274c:	mov	w25, #0x1                   	// #1
  412750:	bl	407c50 <ferror@plt+0x66c0>
  412754:	mov	w2, #0x6                   	// #6
  412758:	add	x1, sp, #0x140
  41275c:	mov	x0, x24
  412760:	str	w2, [sp, #320]
  412764:	bl	401940 <ferror@plt+0x3b0>
  412768:	add	w1, w26, #0x1c
  41276c:	mov	x0, x19
  412770:	bl	40e0a8 <ferror@plt+0xcb18>
  412774:	mov	w28, w0
  412778:	cbnz	w0, 412c0c <ferror@plt+0x1167c>
  41277c:	mov	x0, x24
  412780:	mov	x1, #0x1                   	// #1
  412784:	bl	401810 <ferror@plt+0x280>
  412788:	mov	x0, x24
  41278c:	add	x1, sp, #0x178
  412790:	bl	401940 <ferror@plt+0x3b0>
  412794:	ldr	x24, [x20, #584]
  412798:	b	40f738 <ferror@plt+0xe1a8>
  41279c:	ldr	w24, [sp, #124]
  4127a0:	b	410a48 <ferror@plt+0xf4b8>
  4127a4:	mov	w1, #0x0                   	// #0
  4127a8:	mov	w28, #0x7                   	// #7
  4127ac:	ldr	x24, [x20, #584]
  4127b0:	ldr	w0, [x24, #1128]
  4127b4:	ldr	w0, [x24, #1132]
  4127b8:	ldp	x25, x26, [sp, #64]
  4127bc:	cbnz	w1, 4123d0 <ferror@plt+0x10e40>
  4127c0:	b	4123c4 <ferror@plt+0x10e34>
  4127c4:	mov	x24, #0x0                   	// #0
  4127c8:	ldr	x0, [x19, #152]
  4127cc:	cmp	x0, x24
  4127d0:	b.ls	40f728 <ferror@plt+0xe198>  // b.plast
  4127d4:	mov	x2, x24
  4127d8:	mov	x0, x19
  4127dc:	mov	w1, #0x3f                  	// #63
  4127e0:	add	x24, x24, #0x1
  4127e4:	bl	40db30 <ferror@plt+0xc5a0>
  4127e8:	mov	w28, w0
  4127ec:	cbz	w0, 4127c8 <ferror@plt+0x11238>
  4127f0:	cmp	w28, #0x7
  4127f4:	cset	w1, ne  // ne = any
  4127f8:	b	4127ac <ferror@plt+0x1121c>
  4127fc:	bl	407808 <ferror@plt+0x6278>
  412800:	cbz	x0, 413208 <ferror@plt+0x11c78>
  412804:	ldr	x0, [sp, #104]
  412808:	mov	x1, #0x2                   	// #2
  41280c:	bl	407b80 <ferror@plt+0x65f0>
  412810:	add	x0, sp, #0x180
  412814:	bl	407828 <ferror@plt+0x6298>
  412818:	b	40f8f0 <ferror@plt+0xe360>
  41281c:	mov	x1, x19
  412820:	add	x0, x19, #0x18
  412824:	bl	401940 <ferror@plt+0x3b0>
  412828:	add	x1, x19, #0x8
  41282c:	add	x0, x19, #0x40
  412830:	bl	401940 <ferror@plt+0x3b0>
  412834:	add	x1, x19, #0x10
  412838:	add	x0, x19, #0x68
  41283c:	bl	401940 <ferror@plt+0x3b0>
  412840:	b	411ac4 <ferror@plt+0x10534>
  412844:	ldr	x0, [x1, #32]
  412848:	cbnz	x0, 411d94 <ferror@plt+0x10804>
  41284c:	mov	x1, #0x0                   	// #0
  412850:	mov	w0, #0xf                   	// #15
  412854:	mov	w25, #0x0                   	// #0
  412858:	bl	402918 <ferror@plt+0x1388>
  41285c:	mov	w28, w0
  412860:	cbz	w0, 411d94 <ferror@plt+0x10804>
  412864:	b	40f860 <ferror@plt+0xe2d0>
  412868:	ldr	x0, [x1, #32]
  41286c:	cbnz	x0, 40fb00 <ferror@plt+0xe570>
  412870:	mov	x1, #0x0                   	// #0
  412874:	mov	w0, #0xf                   	// #15
  412878:	bl	402918 <ferror@plt+0x1388>
  41287c:	cbz	w0, 413474 <ferror@plt+0x11ee4>
  412880:	ldr	x24, [x20, #584]
  412884:	mov	w28, w0
  412888:	mov	w25, #0x0                   	// #0
  41288c:	b	40f738 <ferror@plt+0xe1a8>
  412890:	ldr	x0, [x1, #32]
  412894:	cbnz	x0, 40f99c <ferror@plt+0xe40c>
  412898:	mov	x1, #0x0                   	// #0
  41289c:	mov	w0, #0xf                   	// #15
  4128a0:	mov	w25, #0x0                   	// #0
  4128a4:	bl	402918 <ferror@plt+0x1388>
  4128a8:	mov	w28, w0
  4128ac:	cbz	w0, 40f99c <ferror@plt+0xe40c>
  4128b0:	ldr	x24, [x20, #584]
  4128b4:	b	40f738 <ferror@plt+0xe1a8>
  4128b8:	ldr	x1, [x0, #32]
  4128bc:	cbnz	x1, 410a2c <ferror@plt+0xf49c>
  4128c0:	mov	x1, #0x0                   	// #0
  4128c4:	mov	w0, #0xf                   	// #15
  4128c8:	bl	402918 <ferror@plt+0x1388>
  4128cc:	mov	w28, w0
  4128d0:	cbnz	w0, 4129d8 <ferror@plt+0x11448>
  4128d4:	ldr	x0, [sp, #176]
  4128d8:	b	410a2c <ferror@plt+0xf49c>
  4128dc:	ldr	x1, [sp, #144]
  4128e0:	bl	401940 <ferror@plt+0x3b0>
  4128e4:	add	x1, sp, #0x140
  4128e8:	mov	x0, x23
  4128ec:	mov	w25, #0x1                   	// #1
  4128f0:	bl	401940 <ferror@plt+0x3b0>
  4128f4:	b	411398 <ferror@plt+0xfe08>
  4128f8:	ldr	x0, [x24, #1248]
  4128fc:	ldrb	w0, [x0]
  412900:	cmp	w0, #0x64
  412904:	b.eq	41304c <ferror@plt+0x11abc>  // b.none
  412908:	add	x21, x19, #0x90
  41290c:	mov	x1, #0x0                   	// #0
  412910:	mov	x0, x21
  412914:	bl	401e00 <ferror@plt+0x870>
  412918:	mov	x22, x0
  41291c:	ldr	w0, [x0]
  412920:	cmp	w0, #0x8
  412924:	b.eq	413294 <ferror@plt+0x11d04>  // b.none
  412928:	add	x2, sp, #0x140
  41292c:	mov	x1, x22
  412930:	mov	x0, x19
  412934:	bl	40d258 <ferror@plt+0xbcc8>
  412938:	mov	w28, w0
  41293c:	mov	w25, #0x0                   	// #0
  412940:	cbnz	w28, 411e58 <ferror@plt+0x108c8>
  412944:	ldr	w1, [x22]
  412948:	ldr	x0, [sp, #320]
  41294c:	sub	w1, w1, #0x2
  412950:	cmp	w1, #0x1
  412954:	b.ls	4132e0 <ferror@plt+0x11d50>  // b.plast
  412958:	ldr	x1, [x0]
  41295c:	cbz	x1, 4132d8 <ferror@plt+0x11d48>
  412960:	add	x1, sp, #0x178
  412964:	mov	w25, #0x0                   	// #0
  412968:	bl	4084b8 <ferror@plt+0x6f28>
  41296c:	mov	w28, w0
  412970:	cbnz	w0, 411e58 <ferror@plt+0x108c8>
  412974:	mov	x0, x21
  412978:	mov	x1, #0x1                   	// #1
  41297c:	bl	401810 <ferror@plt+0x280>
  412980:	ldr	x22, [sp, #376]
  412984:	cbnz	x22, 410188 <ferror@plt+0xebf8>
  412988:	b	4101c4 <ferror@plt+0xec34>
  41298c:	ldr	x0, [x1, #32]
  412990:	cbnz	x0, 40fa64 <ferror@plt+0xe4d4>
  412994:	mov	x1, #0x0                   	// #0
  412998:	mov	w0, #0xf                   	// #15
  41299c:	bl	402918 <ferror@plt+0x1388>
  4129a0:	cbz	w0, 40fa64 <ferror@plt+0xe4d4>
  4129a4:	mov	w28, w0
  4129a8:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4129ac:	mov	w25, #0x0                   	// #0
  4129b0:	add	x0, x0, #0x248
  4129b4:	str	x0, [sp, #112]
  4129b8:	b	4109bc <ferror@plt+0xf42c>
  4129bc:	ldr	x0, [x19, #152]
  4129c0:	cbnz	x0, 4109d8 <ferror@plt+0xf448>
  4129c4:	mov	x1, #0x0                   	// #0
  4129c8:	mov	w0, #0x10                  	// #16
  4129cc:	bl	402918 <ferror@plt+0x1388>
  4129d0:	mov	w28, w0
  4129d4:	cbz	w0, 4109d8 <ferror@plt+0xf448>
  4129d8:	ldp	x25, x26, [sp, #64]
  4129dc:	mov	w0, w28
  4129e0:	ldp	x29, x30, [sp]
  4129e4:	ldp	x19, x20, [sp, #16]
  4129e8:	ldp	x21, x22, [sp, #32]
  4129ec:	ldp	x23, x24, [sp, #48]
  4129f0:	ldp	x27, x28, [sp, #80]
  4129f4:	add	sp, sp, #0x2b0
  4129f8:	ret
  4129fc:	ldr	x0, [x19, #152]
  412a00:	cbnz	x0, 40f93c <ferror@plt+0xe3ac>
  412a04:	mov	x1, #0x0                   	// #0
  412a08:	mov	w0, #0x10                  	// #16
  412a0c:	mov	w25, #0x0                   	// #0
  412a10:	bl	402918 <ferror@plt+0x1388>
  412a14:	mov	w28, w0
  412a18:	cbz	w0, 40f93c <ferror@plt+0xe3ac>
  412a1c:	ldr	x24, [x20, #584]
  412a20:	b	40f738 <ferror@plt+0xe1a8>
  412a24:	ldr	x0, [x19, #152]
  412a28:	cbnz	x0, 411f2c <ferror@plt+0x1099c>
  412a2c:	mov	x1, #0x0                   	// #0
  412a30:	mov	w0, #0x10                  	// #16
  412a34:	mov	w25, #0x0                   	// #0
  412a38:	bl	402918 <ferror@plt+0x1388>
  412a3c:	mov	w28, w0
  412a40:	cbz	w0, 411f2c <ferror@plt+0x1099c>
  412a44:	b	411e58 <ferror@plt+0x108c8>
  412a48:	ldr	x0, [x19, #152]
  412a4c:	cmp	x0, #0x2
  412a50:	b.hi	411d3c <ferror@plt+0x107ac>  // b.pmore
  412a54:	mov	x1, #0x0                   	// #0
  412a58:	mov	w0, #0x10                  	// #16
  412a5c:	mov	w25, #0x0                   	// #0
  412a60:	bl	402918 <ferror@plt+0x1388>
  412a64:	mov	w28, w0
  412a68:	cbz	w0, 411d3c <ferror@plt+0x107ac>
  412a6c:	ldr	x24, [x20, #584]
  412a70:	b	40f738 <ferror@plt+0xe1a8>
  412a74:	ldr	x0, [x19, #152]
  412a78:	cbnz	x0, 411eb0 <ferror@plt+0x10920>
  412a7c:	mov	x1, #0x0                   	// #0
  412a80:	mov	w0, #0x10                  	// #16
  412a84:	bl	402918 <ferror@plt+0x1388>
  412a88:	mov	w28, w0
  412a8c:	cbz	w0, 411eb0 <ferror@plt+0x10920>
  412a90:	ldr	x24, [x20, #584]
  412a94:	mov	w25, #0x0                   	// #0
  412a98:	b	40f738 <ferror@plt+0xe1a8>
  412a9c:	ldr	x0, [x19, #152]
  412aa0:	cbnz	x0, 4111dc <ferror@plt+0xfc4c>
  412aa4:	mov	x1, #0x0                   	// #0
  412aa8:	mov	w0, #0x10                  	// #16
  412aac:	bl	402918 <ferror@plt+0x1388>
  412ab0:	mov	w28, w0
  412ab4:	cbz	w0, 4111dc <ferror@plt+0xfc4c>
  412ab8:	ldp	x25, x26, [sp, #64]
  412abc:	b	4129dc <ferror@plt+0x1144c>
  412ac0:	ldr	x0, [x19, #152]
  412ac4:	cmp	x0, #0x1
  412ac8:	b.hi	411c94 <ferror@plt+0x10704>  // b.pmore
  412acc:	mov	x1, #0x0                   	// #0
  412ad0:	mov	w0, #0x10                  	// #16
  412ad4:	bl	402918 <ferror@plt+0x1388>
  412ad8:	mov	w28, w0
  412adc:	cbz	w0, 411c94 <ferror@plt+0x10704>
  412ae0:	b	4127f0 <ferror@plt+0x11260>
  412ae4:	ldr	x0, [sp, #112]
  412ae8:	cmp	w26, #0x46
  412aec:	ldr	x1, [x19, #152]
  412af0:	ldr	x0, [x0, #16]
  412af4:	cinc	x0, x0, eq  // eq = none
  412af8:	cmp	x0, x1
  412afc:	b.ls	40fb78 <ferror@plt+0xe5e8>  // b.plast
  412b00:	mov	x1, #0x0                   	// #0
  412b04:	mov	w0, #0x10                  	// #16
  412b08:	mov	w25, #0x0                   	// #0
  412b0c:	bl	402918 <ferror@plt+0x1388>
  412b10:	mov	w28, w0
  412b14:	cbz	w0, 40fb78 <ferror@plt+0xe5e8>
  412b18:	b	411e58 <ferror@plt+0x108c8>
  412b1c:	ldr	x0, [x19, #152]
  412b20:	cbnz	x0, 40fa00 <ferror@plt+0xe470>
  412b24:	mov	x1, #0x0                   	// #0
  412b28:	mov	w0, #0x10                  	// #16
  412b2c:	bl	402918 <ferror@plt+0x1388>
  412b30:	mov	w28, w0
  412b34:	cbz	w0, 40fa00 <ferror@plt+0xe470>
  412b38:	b	4129a8 <ferror@plt+0x11418>
  412b3c:	ldr	x0, [x19, #152]
  412b40:	cbnz	x0, 40faa0 <ferror@plt+0xe510>
  412b44:	mov	x1, #0x0                   	// #0
  412b48:	mov	w0, #0x10                  	// #16
  412b4c:	mov	w25, #0x0                   	// #0
  412b50:	bl	402918 <ferror@plt+0x1388>
  412b54:	mov	w28, w0
  412b58:	cbz	w0, 40faa0 <ferror@plt+0xe510>
  412b5c:	ldr	x24, [x20, #584]
  412b60:	b	40f738 <ferror@plt+0xe1a8>
  412b64:	ldr	x0, [x19, #152]
  412b68:	cbnz	x0, 410240 <ferror@plt+0xecb0>
  412b6c:	mov	x1, #0x0                   	// #0
  412b70:	mov	w0, #0x10                  	// #16
  412b74:	bl	402918 <ferror@plt+0x1388>
  412b78:	mov	w28, w0
  412b7c:	cbz	w0, 410240 <ferror@plt+0xecb0>
  412b80:	adrp	x0, 433000 <ferror@plt+0x31a70>
  412b84:	mov	w25, #0x0                   	// #0
  412b88:	add	x0, x0, #0x248
  412b8c:	str	x0, [sp, #112]
  412b90:	b	411398 <ferror@plt+0xfe08>
  412b94:	ldr	x0, [x19, #152]
  412b98:	cbnz	x0, 411b90 <ferror@plt+0x10600>
  412b9c:	mov	x1, #0x0                   	// #0
  412ba0:	mov	w0, #0x10                  	// #16
  412ba4:	bl	402918 <ferror@plt+0x1388>
  412ba8:	mov	w28, w0
  412bac:	cbz	w0, 411b90 <ferror@plt+0x10600>
  412bb0:	b	4127f0 <ferror@plt+0x11260>
  412bb4:	cmp	x0, #0x0
  412bb8:	cset	w24, gt
  412bbc:	cmp	w26, #0x14
  412bc0:	b.ne	40f8e0 <ferror@plt+0xe350>  // b.any
  412bc4:	lsr	x0, x0, #63
  412bc8:	and	w24, w0, #0xff
  412bcc:	b	40f8e0 <ferror@plt+0xe350>
  412bd0:	ldr	x0, [x19, #152]
  412bd4:	cbnz	x0, 4100d8 <ferror@plt+0xeb48>
  412bd8:	mov	x1, #0x0                   	// #0
  412bdc:	mov	w0, #0x10                  	// #16
  412be0:	mov	w25, #0x0                   	// #0
  412be4:	bl	402918 <ferror@plt+0x1388>
  412be8:	mov	w28, w0
  412bec:	cbz	w0, 4100d8 <ferror@plt+0xeb48>
  412bf0:	ldr	x24, [x20, #584]
  412bf4:	b	40f738 <ferror@plt+0xe1a8>
  412bf8:	mov	x3, x21
  412bfc:	mov	x1, #0x0                   	// #0
  412c00:	mov	w0, #0x11                  	// #17
  412c04:	bl	402918 <ferror@plt+0x1388>
  412c08:	b	411380 <ferror@plt+0xfdf0>
  412c0c:	ldr	x0, [sp, #104]
  412c10:	mov	w25, #0x0                   	// #0
  412c14:	bl	407bc0 <ferror@plt+0x6630>
  412c18:	ldr	x24, [x20, #584]
  412c1c:	b	40f738 <ferror@plt+0xe1a8>
  412c20:	fmov	d7, xzr
  412c24:	b	410dd4 <ferror@plt+0xf844>
  412c28:	fmov	d16, xzr
  412c2c:	b	4111ac <ferror@plt+0xfc1c>
  412c30:	mov	w2, #0x2                   	// #2
  412c34:	add	x1, sp, #0x178
  412c38:	add	x0, x19, #0x90
  412c3c:	mov	w25, #0x1                   	// #1
  412c40:	mov	w28, #0x0                   	// #0
  412c44:	str	w2, [sp, #376]
  412c48:	bl	401940 <ferror@plt+0x3b0>
  412c4c:	ldr	x24, [x20, #584]
  412c50:	b	40f738 <ferror@plt+0xe1a8>
  412c54:	ldr	x0, [sp, #136]
  412c58:	mov	x1, #0x0                   	// #0
  412c5c:	ldr	x2, [x0, #208]
  412c60:	mov	w0, #0x12                  	// #18
  412c64:	bl	402918 <ferror@plt+0x1388>
  412c68:	b	411380 <ferror@plt+0xfdf0>
  412c6c:	mov	x1, #0x0                   	// #0
  412c70:	mov	w0, #0x13                  	// #19
  412c74:	str	x3, [sp, #112]
  412c78:	bl	402918 <ferror@plt+0x1388>
  412c7c:	mov	w28, w0
  412c80:	ldr	x3, [sp, #112]
  412c84:	b	40fadc <ferror@plt+0xe54c>
  412c88:	mov	x1, #0x0                   	// #0
  412c8c:	mov	w0, #0x13                  	// #19
  412c90:	bl	402918 <ferror@plt+0x1388>
  412c94:	mov	w28, w0
  412c98:	b	410a0c <ferror@plt+0xf47c>
  412c9c:	mov	x1, #0x0                   	// #0
  412ca0:	mov	w0, #0x13                  	// #19
  412ca4:	bl	402918 <ferror@plt+0x1388>
  412ca8:	mov	w28, w0
  412cac:	b	40fa34 <ferror@plt+0xe4a4>
  412cb0:	mov	x1, #0x0                   	// #0
  412cb4:	mov	w0, #0x13                  	// #19
  412cb8:	bl	402918 <ferror@plt+0x1388>
  412cbc:	mov	w28, w0
  412cc0:	b	410274 <ferror@plt+0xece4>
  412cc4:	mov	x1, #0x0                   	// #0
  412cc8:	mov	w0, #0x13                  	// #19
  412ccc:	bl	402918 <ferror@plt+0x1388>
  412cd0:	mov	w28, w0
  412cd4:	b	411f60 <ferror@plt+0x109d0>
  412cd8:	mov	x1, #0x0                   	// #0
  412cdc:	mov	w0, #0x13                  	// #19
  412ce0:	str	x3, [sp, #112]
  412ce4:	bl	402918 <ferror@plt+0x1388>
  412ce8:	mov	w28, w0
  412cec:	ldr	x3, [sp, #112]
  412cf0:	b	40f978 <ferror@plt+0xe3e8>
  412cf4:	mov	x1, #0x0                   	// #0
  412cf8:	mov	w0, #0x13                  	// #19
  412cfc:	bl	402918 <ferror@plt+0x1388>
  412d00:	mov	w28, w0
  412d04:	b	411d70 <ferror@plt+0x107e0>
  412d08:	mov	x1, #0x0                   	// #0
  412d0c:	mov	w0, #0x13                  	// #19
  412d10:	bl	402918 <ferror@plt+0x1388>
  412d14:	mov	w28, w0
  412d18:	b	411ee0 <ferror@plt+0x10950>
  412d1c:	cmp	w1, #0x3
  412d20:	b.eq	4131d8 <ferror@plt+0x11c48>  // b.none
  412d24:	ldr	x1, [sp, #184]
  412d28:	ldr	x1, [x1, #16]
  412d2c:	add	x0, x0, #0x80
  412d30:	bl	401df0 <ferror@plt+0x860>
  412d34:	ldr	x0, [x0]
  412d38:	str	x0, [sp, #192]
  412d3c:	ldrb	w24, [x0]
  412d40:	add	x0, sp, #0x178
  412d44:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  412d48:	add	x1, x1, #0xe88
  412d4c:	strb	w24, [sp, #168]
  412d50:	strb	wzr, [sp, #169]
  412d54:	bl	413d70 <ferror@plt+0x127e0>
  412d58:	ldr	x24, [sp, #96]
  412d5c:	add	x1, sp, #0x178
  412d60:	mov	w25, #0x1                   	// #1
  412d64:	mov	x0, x24
  412d68:	bl	401940 <ferror@plt+0x3b0>
  412d6c:	add	x0, sp, #0xa8
  412d70:	bl	402fb8 <ferror@plt+0x1a28>
  412d74:	mov	x2, x0
  412d78:	mov	x1, #0x0                   	// #0
  412d7c:	mov	x0, x24
  412d80:	str	x2, [sp, #192]
  412d84:	bl	401df0 <ferror@plt+0x860>
  412d88:	add	x0, x0, #0x80
  412d8c:	add	x1, sp, #0xc0
  412d90:	bl	401940 <ferror@plt+0x3b0>
  412d94:	mov	w2, #0x3                   	// #3
  412d98:	mov	x0, x21
  412d9c:	mov	x1, #0x1                   	// #1
  412da0:	str	w2, [sp, #320]
  412da4:	str	x22, [sp, #328]
  412da8:	bl	401810 <ferror@plt+0x280>
  412dac:	add	x1, sp, #0x140
  412db0:	mov	x0, x21
  412db4:	bl	401940 <ferror@plt+0x3b0>
  412db8:	b	411e58 <ferror@plt+0x108c8>
  412dbc:	ldr	x0, [x20, #584]
  412dc0:	ldr	x0, [x0, #1248]
  412dc4:	ldrb	w0, [x0]
  412dc8:	cmp	w0, #0x64
  412dcc:	b.eq	413328 <ferror@plt+0x11d98>  // b.none
  412dd0:	add	x26, x19, #0x90
  412dd4:	mov	x1, #0x0                   	// #0
  412dd8:	mov	x0, x26
  412ddc:	bl	401e00 <ferror@plt+0x870>
  412de0:	ldr	w2, [x0]
  412de4:	mov	x22, x0
  412de8:	cmp	w2, #0x8
  412dec:	b.eq	413410 <ferror@plt+0x11e80>  // b.none
  412df0:	cmp	w2, #0x5
  412df4:	b.eq	412e14 <ferror@plt+0x11884>  // b.none
  412df8:	b.ls	412e20 <ferror@plt+0x11890>  // b.plast
  412dfc:	cmp	w2, #0x7
  412e00:	b.eq	413240 <ferror@plt+0x11cb0>  // b.none
  412e04:	b.ls	4130b4 <ferror@plt+0x11b24>  // b.plast
  412e08:	sub	w2, w2, #0x9
  412e0c:	cmp	w2, #0x2
  412e10:	b.hi	4130c8 <ferror@plt+0x11b38>  // b.pmore
  412e14:	add	x0, x22, #0x8
  412e18:	str	x0, [sp, #152]
  412e1c:	b	4130c8 <ferror@plt+0x11b38>
  412e20:	cmp	w2, #0x3
  412e24:	b.eq	412e14 <ferror@plt+0x11884>  // b.none
  412e28:	cmp	w2, #0x4
  412e2c:	b.ne	412ee0 <ferror@plt+0x11950>  // b.any
  412e30:	ldr	x0, [x20, #584]
  412e34:	mov	x1, #0x0                   	// #0
  412e38:	ldr	x21, [x22, #8]
  412e3c:	ldr	x0, [x0, #1248]
  412e40:	ldrb	w0, [x0]
  412e44:	cmp	w0, #0x64
  412e48:	b.eq	412e58 <ferror@plt+0x118c8>  // b.none
  412e4c:	mov	x0, x23
  412e50:	bl	401e00 <ferror@plt+0x870>
  412e54:	ldr	x1, [x0]
  412e58:	ldr	x0, [sp, #96]
  412e5c:	bl	401df0 <ferror@plt+0x860>
  412e60:	add	x0, x0, #0xa8
  412e64:	mov	x1, x21
  412e68:	bl	401df0 <ferror@plt+0x860>
  412e6c:	mov	x21, x0
  412e70:	ldr	x2, [x19]
  412e74:	add	x24, x21, #0x10
  412e78:	ldr	x0, [x0, #8]
  412e7c:	cmp	x2, x0
  412e80:	b.eq	412ec4 <ferror@plt+0x11934>  // b.none
  412e84:	ldr	x1, [x21, #16]
  412e88:	mov	x24, x21
  412e8c:	ldr	x0, [x24], #16
  412e90:	cbz	x1, 413500 <ferror@plt+0x11f70>
  412e94:	ldrb	w3, [x0, #1]
  412e98:	mov	x1, x0
  412e9c:	mov	w25, #0x0                   	// #0
  412ea0:	mov	x0, x24
  412ea4:	cmp	w3, #0x0
  412ea8:	str	x2, [sp, #128]
  412eac:	cset	w3, eq  // eq = none
  412eb0:	bl	408f30 <ferror@plt+0x79a0>
  412eb4:	mov	w28, w0
  412eb8:	cbnz	w0, 411e58 <ferror@plt+0x108c8>
  412ebc:	ldr	x2, [sp, #128]
  412ec0:	str	x2, [x21, #8]
  412ec4:	add	x0, x22, #0x8
  412ec8:	mov	x1, x24
  412ecc:	str	x0, [sp, #152]
  412ed0:	bl	407c50 <ferror@plt+0x66c0>
  412ed4:	mov	w0, #0x5                   	// #5
  412ed8:	str	w0, [x22]
  412edc:	b	4130c8 <ferror@plt+0x11b38>
  412ee0:	cmp	w2, #0x3
  412ee4:	b.eq	4130c8 <ferror@plt+0x11b38>  // b.none
  412ee8:	ldr	x1, [x22, #8]
  412eec:	cmp	w2, #0x0
  412ef0:	add	x2, x19, #0x180
  412ef4:	add	x0, x19, #0x130
  412ef8:	csel	x0, x2, x0, ne  // ne = any
  412efc:	bl	401df0 <ferror@plt+0x860>
  412f00:	ldr	w1, [x22]
  412f04:	cmp	w1, #0x1
  412f08:	mov	x1, #0x0                   	// #0
  412f0c:	b.eq	4134c8 <ferror@plt+0x11f38>  // b.none
  412f10:	bl	401e00 <ferror@plt+0x870>
  412f14:	str	x0, [sp, #152]
  412f18:	b	4130c8 <ferror@plt+0x11b38>
  412f1c:	ldr	x1, [sp, #136]
  412f20:	add	x24, x19, #0x130
  412f24:	add	x26, x19, #0x180
  412f28:	add	x22, x1, #0x50
  412f2c:	ldr	x0, [x1, #88]
  412f30:	cmp	x21, x0
  412f34:	b.cs	412f90 <ferror@plt+0x11a00>  // b.hs, b.nlast
  412f38:	mov	x1, x21
  412f3c:	mov	x0, x22
  412f40:	bl	401df0 <ferror@plt+0x860>
  412f44:	mov	x27, x0
  412f48:	ldp	x1, x0, [x0]
  412f4c:	cmp	w0, #0x0
  412f50:	csel	x0, x26, x24, ne  // ne = any
  412f54:	bl	401df0 <ferror@plt+0x860>
  412f58:	ldr	x1, [x27, #8]
  412f5c:	mov	x27, x0
  412f60:	cbnz	x1, 412fa8 <ferror@plt+0x11a18>
  412f64:	add	x0, sp, #0x178
  412f68:	mov	x1, #0x2                   	// #2
  412f6c:	bl	407b80 <ferror@plt+0x65f0>
  412f70:	add	x21, x21, #0x1
  412f74:	mov	x0, x27
  412f78:	add	x1, sp, #0x178
  412f7c:	bl	401940 <ferror@plt+0x3b0>
  412f80:	ldr	x0, [sp, #136]
  412f84:	ldr	x0, [x0, #88]
  412f88:	cmp	x0, x21
  412f8c:	b.hi	412f38 <ferror@plt+0x119a8>  // b.pmore
  412f90:	add	x1, sp, #0x140
  412f94:	mov	x0, x23
  412f98:	mov	w25, #0x1                   	// #1
  412f9c:	mov	w28, #0x0                   	// #0
  412fa0:	bl	401940 <ferror@plt+0x3b0>
  412fa4:	b	411398 <ferror@plt+0xfe08>
  412fa8:	add	x0, sp, #0x178
  412fac:	mov	w1, #0x1                   	// #1
  412fb0:	bl	414038 <ferror@plt+0x12aa8>
  412fb4:	add	x21, x21, #0x1
  412fb8:	mov	x0, x27
  412fbc:	add	x1, sp, #0x178
  412fc0:	bl	401940 <ferror@plt+0x3b0>
  412fc4:	ldr	x0, [sp, #136]
  412fc8:	ldr	x0, [x0, #88]
  412fcc:	cmp	x21, x0
  412fd0:	b.cc	412f38 <ferror@plt+0x119a8>  // b.lo, b.ul, b.last
  412fd4:	b	412f90 <ferror@plt+0x11a00>
  412fd8:	ldr	x1, [x0, #32]
  412fdc:	cbz	x1, 4125c8 <ferror@plt+0x11038>
  412fe0:	b	411f00 <ferror@plt+0x10970>
  412fe4:	fmov	d7, xzr
  412fe8:	mov	w1, #0x0                   	// #0
  412fec:	b	410b84 <ferror@plt+0xf5f4>
  412ff0:	mov	x1, #0x0                   	// #0
  412ff4:	mov	w0, #0x13                  	// #19
  412ff8:	bl	402918 <ferror@plt+0x1388>
  412ffc:	cmp	w0, #0x0
  413000:	mov	w28, w0
  413004:	cset	w25, eq  // eq = none
  413008:	b	411398 <ferror@plt+0xfe08>
  41300c:	fmov	d16, xzr
  413010:	mov	w0, #0x0                   	// #0
  413014:	b	410f58 <ferror@plt+0xf9c8>
  413018:	mov	w25, #0x0                   	// #0
  41301c:	b	411398 <ferror@plt+0xfe08>
  413020:	adrp	x0, 433000 <ferror@plt+0x31a70>
  413024:	mov	w25, #0x1                   	// #1
  413028:	add	x0, x0, #0x248
  41302c:	str	x0, [sp, #112]
  413030:	b	411398 <ferror@plt+0xfe08>
  413034:	ldr	x0, [sp, #104]
  413038:	bl	407bc0 <ferror@plt+0x6630>
  41303c:	ldr	x0, [sp, #144]
  413040:	bl	407bc0 <ferror@plt+0x6630>
  413044:	ldr	x24, [x20, #584]
  413048:	b	40f738 <ferror@plt+0xe1a8>
  41304c:	ldr	x0, [x19, #152]
  413050:	cbnz	x0, 412908 <ferror@plt+0x11378>
  413054:	mov	x1, #0x0                   	// #0
  413058:	mov	w0, #0x10                  	// #16
  41305c:	mov	w25, #0x0                   	// #0
  413060:	bl	402918 <ferror@plt+0x1388>
  413064:	mov	w28, w0
  413068:	cbz	w0, 412908 <ferror@plt+0x11378>
  41306c:	b	411e58 <ferror@plt+0x108c8>
  413070:	mov	x1, x7
  413074:	add	x0, x19, #0x130
  413078:	bl	401df0 <ferror@plt+0x860>
  41307c:	mov	x1, #0x0                   	// #0
  413080:	bl	401e00 <ferror@plt+0x870>
  413084:	ldr	x1, [x0]
  413088:	str	x0, [sp, #208]
  41308c:	cbnz	x1, 4131e0 <ferror@plt+0x11c50>
  413090:	ldr	x1, [x0, #32]
  413094:	cbnz	x1, 4131e0 <ferror@plt+0x11c50>
  413098:	ldr	x26, [x0, #16]
  41309c:	b	4124b0 <ferror@plt+0x10f20>
  4130a0:	mov	x1, #0x0                   	// #0
  4130a4:	mov	w0, #0x13                  	// #19
  4130a8:	bl	402918 <ferror@plt+0x1388>
  4130ac:	mov	w28, w0
  4130b0:	b	41010c <ferror@plt+0xeb7c>
  4130b4:	ldr	x1, [sp, #152]
  4130b8:	cmp	w2, #0x6
  4130bc:	add	x0, x19, #0x230
  4130c0:	csel	x0, x0, x1, eq  // eq = none
  4130c4:	str	x0, [sp, #152]
  4130c8:	ldr	x0, [sp, #104]
  4130cc:	ldr	x1, [sp, #152]
  4130d0:	bl	407c50 <ferror@plt+0x66c0>
  4130d4:	b	40fbb0 <ferror@plt+0xe620>
  4130d8:	ldr	w0, [x25]
  4130dc:	cmp	w1, #0x64
  4130e0:	b.eq	4130ec <ferror@plt+0x11b5c>  // b.none
  4130e4:	cmp	w0, #0x2
  4130e8:	b.eq	413450 <ferror@plt+0x11ec0>  // b.none
  4130ec:	sub	w2, w0, #0x2
  4130f0:	cmp	w2, #0x1
  4130f4:	b.ls	41339c <ferror@plt+0x11e0c>  // b.plast
  4130f8:	ldr	x0, [sp, #320]
  4130fc:	ldr	x2, [x0]
  413100:	cbz	x2, 413468 <ferror@plt+0x11ed8>
  413104:	bl	407dc0 <ferror@plt+0x6830>
  413108:	mov	x1, x0
  41310c:	b	410990 <ferror@plt+0xf400>
  413110:	ldr	w0, [x25]
  413114:	mov	x1, #0x0                   	// #0
  413118:	sub	w0, w0, #0x2
  41311c:	cmp	w0, #0x1
  413120:	b.ls	410990 <ferror@plt+0xf400>  // b.plast
  413124:	ldr	x0, [sp, #320]
  413128:	ldr	x1, [x0]
  41312c:	cbnz	x1, 410988 <ferror@plt+0xf3f8>
  413130:	ldr	x1, [x0, #32]
  413134:	cbz	x1, 410990 <ferror@plt+0xf400>
  413138:	b	410988 <ferror@plt+0xf3f8>
  41313c:	ldr	x2, [x1, #32]
  413140:	cbz	x2, 412d28 <ferror@plt+0x11798>
  413144:	b	411f94 <ferror@plt+0x10a04>
  413148:	bl	407808 <ferror@plt+0x6278>
  41314c:	cbnz	x0, 413208 <ferror@plt+0x11c78>
  413150:	ldr	x0, [sp, #104]
  413154:	mov	x1, #0x2                   	// #2
  413158:	bl	407b80 <ferror@plt+0x65f0>
  41315c:	b	40f8f0 <ferror@plt+0xe360>
  413160:	ldr	x1, [x0, #32]
  413164:	cbnz	x1, 410130 <ferror@plt+0xeba0>
  413168:	mov	x1, #0x0                   	// #0
  41316c:	mov	w0, #0xf                   	// #15
  413170:	mov	w25, #0x0                   	// #0
  413174:	bl	402918 <ferror@plt+0x1388>
  413178:	mov	w28, w0
  41317c:	cbnz	w0, 40f860 <ferror@plt+0xe2d0>
  413180:	ldr	x0, [sp, #208]
  413184:	b	410130 <ferror@plt+0xeba0>
  413188:	mov	x0, x23
  41318c:	bl	401e00 <ferror@plt+0x870>
  413190:	ldr	x1, [x0]
  413194:	b	4124d4 <ferror@plt+0x10f44>
  413198:	add	x1, sp, #0xc8
  41319c:	add	x0, sp, #0xd0
  4131a0:	bl	4084b8 <ferror@plt+0x6f28>
  4131a4:	cbnz	w0, 411fc4 <ferror@plt+0x10a34>
  4131a8:	ldrb	w24, [sp, #200]
  4131ac:	add	x0, sp, #0xd0
  4131b0:	bl	407bc0 <ferror@plt+0x6630>
  4131b4:	b	412d40 <ferror@plt+0x117b0>
  4131b8:	ldr	x0, [sp, #104]
  4131bc:	ldr	x1, [sp, #320]
  4131c0:	bl	407c50 <ferror@plt+0x66c0>
  4131c4:	strb	wzr, [sp, #424]
  4131c8:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4131cc:	add	x0, x0, #0x248
  4131d0:	str	x0, [sp, #112]
  4131d4:	b	410998 <ferror@plt+0xf408>
  4131d8:	ldr	x1, [x24, #8]
  4131dc:	b	412d2c <ferror@plt+0x1179c>
  4131e0:	mov	x1, #0x0                   	// #0
  4131e4:	mov	w0, #0xf                   	// #15
  4131e8:	bl	402918 <ferror@plt+0x1388>
  4131ec:	mov	w28, w0
  4131f0:	cmp	w28, #0x0
  4131f4:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4131f8:	cset	w25, eq  // eq = none
  4131fc:	add	x0, x0, #0x248
  413200:	str	x0, [sp, #112]
  413204:	b	410948 <ferror@plt+0xf3b8>
  413208:	ldr	x0, [sp, #320]
  41320c:	bl	407808 <ferror@plt+0x6278>
  413210:	cmp	x0, #0x0
  413214:	cset	w24, ne  // ne = any
  413218:	b	40f8e0 <ferror@plt+0xe350>
  41321c:	mov	x1, x26
  413220:	add	x2, sp, #0xc8
  413224:	mov	x0, x19
  413228:	mov	w25, #0x0                   	// #0
  41322c:	bl	40d258 <ferror@plt+0xbcc8>
  413230:	mov	w28, w0
  413234:	cbz	w0, 411de4 <ferror@plt+0x10854>
  413238:	ldr	x24, [x20, #584]
  41323c:	b	40f738 <ferror@plt+0xe1a8>
  413240:	add	x0, x19, #0x260
  413244:	str	x0, [sp, #152]
  413248:	b	4130c8 <ferror@plt+0x11b38>
  41324c:	mov	w28, w0
  413250:	mov	w25, #0x0                   	// #0
  413254:	adrp	x0, 433000 <ferror@plt+0x31a70>
  413258:	add	x0, x0, #0x248
  41325c:	str	x0, [sp, #112]
  413260:	b	4109bc <ferror@plt+0xf42c>
  413264:	ldr	x24, [x24, #8]
  413268:	b	4125cc <ferror@plt+0x1103c>
  41326c:	fmov	d16, xzr
  413270:	b	4100bc <ferror@plt+0xeb2c>
  413274:	mov	x21, #0x0                   	// #0
  413278:	b	41171c <ferror@plt+0x1018c>
  41327c:	mov	x1, #0x0                   	// #0
  413280:	b	41232c <ferror@plt+0x10d9c>
  413284:	mov	x1, #0x0                   	// #0
  413288:	b	411a7c <ferror@plt+0x104ec>
  41328c:	mov	w28, #0x0                   	// #0
  413290:	b	4123c4 <ferror@plt+0x10e34>
  413294:	mov	x1, #0x0                   	// #0
  413298:	mov	w0, #0x13                  	// #19
  41329c:	bl	402918 <ferror@plt+0x1388>
  4132a0:	mov	w28, w0
  4132a4:	b	41293c <ferror@plt+0x113ac>
  4132a8:	fmov	d16, xzr
  4132ac:	mov	w0, #0x0                   	// #0
  4132b0:	b	40fe6c <ferror@plt+0xe8dc>
  4132b4:	mov	x21, #0x0                   	// #0
  4132b8:	mov	w0, #0x0                   	// #0
  4132bc:	b	411508 <ferror@plt+0xff78>
  4132c0:	mov	x1, #0x0                   	// #0
  4132c4:	mov	w0, #0x0                   	// #0
  4132c8:	b	412118 <ferror@plt+0x10b88>
  4132cc:	mov	x1, #0x0                   	// #0
  4132d0:	mov	w0, #0x0                   	// #0
  4132d4:	b	411864 <ferror@plt+0x102d4>
  4132d8:	ldr	x1, [x0, #32]
  4132dc:	cbnz	x1, 412960 <ferror@plt+0x113d0>
  4132e0:	mov	x1, #0x0                   	// #0
  4132e4:	mov	w0, #0xf                   	// #15
  4132e8:	mov	w25, #0x0                   	// #0
  4132ec:	bl	402918 <ferror@plt+0x1388>
  4132f0:	mov	w28, w0
  4132f4:	cbnz	w0, 411e58 <ferror@plt+0x108c8>
  4132f8:	ldr	x0, [sp, #320]
  4132fc:	b	412960 <ferror@plt+0x113d0>
  413300:	mov	w28, w0
  413304:	add	x0, sp, #0x178
  413308:	bl	404130 <ferror@plt+0x2ba0>
  41330c:	mov	w25, #0x0                   	// #0
  413310:	ldr	x0, [sp, #96]
  413314:	mov	x1, x24
  413318:	bl	401df0 <ferror@plt+0x860>
  41331c:	ldr	x1, [x0, #8]
  413320:	bl	401810 <ferror@plt+0x280>
  413324:	b	410948 <ferror@plt+0xf3b8>
  413328:	ldr	x0, [x19, #152]
  41332c:	cbnz	x0, 412dd0 <ferror@plt+0x11840>
  413330:	mov	x1, #0x0                   	// #0
  413334:	mov	w0, #0x10                  	// #16
  413338:	mov	w25, #0x0                   	// #0
  41333c:	bl	402918 <ferror@plt+0x1388>
  413340:	mov	w28, w0
  413344:	cbz	w0, 412dd0 <ferror@plt+0x11840>
  413348:	b	411e58 <ferror@plt+0x108c8>
  41334c:	bl	401940 <ferror@plt+0x3b0>
  413350:	and	w1, w26, #0x1
  413354:	mov	x0, x19
  413358:	add	w1, w1, #0x1c
  41335c:	bl	40e0a8 <ferror@plt+0xcb18>
  413360:	cmp	w0, #0x0
  413364:	mov	w28, w0
  413368:	ldr	x24, [x20, #584]
  41336c:	cset	w25, eq  // eq = none
  413370:	b	40f738 <ferror@plt+0xe1a8>
  413374:	mov	x1, #0x0                   	// #0
  413378:	mov	w0, #0xd                   	// #13
  41337c:	bl	402918 <ferror@plt+0x1388>
  413380:	cmp	w0, #0x0
  413384:	mov	w28, w0
  413388:	cset	w25, eq  // eq = none
  41338c:	b	41247c <ferror@plt+0x10eec>
  413390:	cmp	x0, #0x0
  413394:	cset	w24, eq  // eq = none
  413398:	b	40f8e0 <ferror@plt+0xe350>
  41339c:	cmp	w0, #0x3
  4133a0:	b.eq	4134c0 <ferror@plt+0x11f30>  // b.none
  4133a4:	ldr	x0, [sp, #320]
  4133a8:	ldr	x26, [x0, #16]
  4133ac:	cmp	w1, #0x64
  4133b0:	mov	x1, #0x0                   	// #0
  4133b4:	b.eq	4133c4 <ferror@plt+0x11e34>  // b.none
  4133b8:	mov	x0, x23
  4133bc:	bl	401e00 <ferror@plt+0x870>
  4133c0:	ldr	x1, [x0]
  4133c4:	ldr	x0, [sp, #96]
  4133c8:	bl	401df0 <ferror@plt+0x860>
  4133cc:	add	x0, x0, #0x80
  4133d0:	mov	x1, x26
  4133d4:	bl	401df0 <ferror@plt+0x860>
  4133d8:	ldr	x0, [x0]
  4133dc:	bl	401260 <strlen@plt>
  4133e0:	mov	x1, x0
  4133e4:	b	410990 <ferror@plt+0xf400>
  4133e8:	cmp	x0, #0x0
  4133ec:	cset	w24, le
  4133f0:	b	40f8e0 <ferror@plt+0xe350>
  4133f4:	cmp	x0, #0x0
  4133f8:	cset	w24, ne  // ne = any
  4133fc:	b	40f8e0 <ferror@plt+0xe350>
  413400:	mov	w25, w28
  413404:	mov	w28, #0x8                   	// #8
  413408:	ldr	x24, [x20, #584]
  41340c:	b	40f738 <ferror@plt+0xe1a8>
  413410:	mov	x1, #0x0                   	// #0
  413414:	mov	w0, #0x13                  	// #19
  413418:	mov	w25, #0x0                   	// #0
  41341c:	bl	402918 <ferror@plt+0x1388>
  413420:	mov	w28, w0
  413424:	cbnz	w0, 411e58 <ferror@plt+0x108c8>
  413428:	b	4130c8 <ferror@plt+0x11b38>
  41342c:	mov	x1, #0x0                   	// #0
  413430:	b	4105d4 <ferror@plt+0xf044>
  413434:	ldr	x0, [x24, #32]
  413438:	cmp	x0, #0x0
  41343c:	csel	x1, x1, xzr, ne  // ne = any
  413440:	b	413074 <ferror@plt+0x11ae4>
  413444:	mov	x7, #0x0                   	// #0
  413448:	mov	w2, #0x0                   	// #0
  41344c:	b	410714 <ferror@plt+0xf184>
  413450:	ldr	x0, [sp, #320]
  413454:	ldr	x1, [x0, #8]
  413458:	b	410990 <ferror@plt+0xf400>
  41345c:	mov	x1, #0x0                   	// #0
  413460:	mov	w6, #0x0                   	// #0
  413464:	b	4103c4 <ferror@plt+0xee34>
  413468:	ldr	x2, [x0, #32]
  41346c:	cbz	x2, 4133a8 <ferror@plt+0x11e18>
  413470:	b	413104 <ferror@plt+0x11b74>
  413474:	ldr	x1, [sp, #320]
  413478:	b	40fb00 <ferror@plt+0xe570>
  41347c:	mov	x1, x19
  413480:	add	x0, x19, #0x18
  413484:	bl	401940 <ferror@plt+0x3b0>
  413488:	add	x1, x19, #0x8
  41348c:	add	x0, x19, #0x40
  413490:	bl	401940 <ferror@plt+0x3b0>
  413494:	add	x1, x19, #0x10
  413498:	add	x0, x19, #0x68
  41349c:	bl	401940 <ferror@plt+0x3b0>
  4134a0:	b	4126b4 <ferror@plt+0x11124>
  4134a4:	mov	x1, #0x0                   	// #0
  4134a8:	mov	w0, #0xd                   	// #13
  4134ac:	bl	402918 <ferror@plt+0x1388>
  4134b0:	cmp	w0, #0x0
  4134b4:	mov	w28, w0
  4134b8:	cset	w25, eq  // eq = none
  4134bc:	b	412714 <ferror@plt+0x11184>
  4134c0:	ldr	x26, [x25, #8]
  4134c4:	b	4133ac <ferror@plt+0x11e1c>
  4134c8:	ldr	x21, [x22, #16]
  4134cc:	bl	401e00 <ferror@plt+0x870>
  4134d0:	mov	x22, x0
  4134d4:	ldr	x0, [x0, #24]
  4134d8:	cmp	x0, #0x1
  4134dc:	b.eq	41355c <ferror@plt+0x11fcc>  // b.none
  4134e0:	ldr	x0, [x22, #8]
  4134e4:	cmp	x21, x0
  4134e8:	b.cs	413540 <ferror@plt+0x11fb0>  // b.hs, b.nlast
  4134ec:	mov	x1, x21
  4134f0:	mov	x0, x22
  4134f4:	bl	401df0 <ferror@plt+0x860>
  4134f8:	str	x0, [sp, #152]
  4134fc:	b	4130c8 <ferror@plt+0x11b38>
  413500:	str	x2, [sp, #128]
  413504:	bl	401260 <strlen@plt>
  413508:	mov	x1, #0x8                   	// #8
  41350c:	bl	402f48 <ferror@plt+0x19b8>
  413510:	mov	x2, #0xe38f                	// #58255
  413514:	mov	x1, x0
  413518:	movk	x2, #0x8e38, lsl #16
  41351c:	mov	x0, x24
  413520:	movk	x2, #0x38e3, lsl #32
  413524:	movk	x2, #0xe38e, lsl #48
  413528:	umulh	x1, x1, x2
  41352c:	lsr	x1, x1, #3
  413530:	bl	407b80 <ferror@plt+0x65f0>
  413534:	ldr	x0, [x21]
  413538:	ldr	x2, [sp, #128]
  41353c:	b	412e94 <ferror@plt+0x11904>
  413540:	mov	x0, x21
  413544:	mov	x1, #0x1                   	// #1
  413548:	bl	402f48 <ferror@plt+0x19b8>
  41354c:	mov	x1, x0
  413550:	mov	x0, x22
  413554:	bl	413f68 <ferror@plt+0x129d8>
  413558:	b	4134ec <ferror@plt+0x11f5c>
  41355c:	ldr	x3, [x22]
  413560:	ldrb	w4, [x3]
  413564:	cbz	w4, 413c18 <ferror@plt+0x12688>
  413568:	sub	w7, w4, #0x1
  41356c:	and	w7, w7, #0xff
  413570:	cmp	w7, #0xe
  413574:	b.ls	413c0c <ferror@plt+0x1267c>  // b.plast
  413578:	lsr	w0, w4, #4
  41357c:	adrp	x5, 41c000 <ferror@plt+0x1aa70>
  413580:	sub	w0, w0, #0x1
  413584:	add	x1, x3, #0x11
  413588:	and	w0, w0, #0xff
  41358c:	add	x2, x3, #0x1
  413590:	movi	v5.4s, #0x0
  413594:	ldr	q7, [x5, #4064]
  413598:	add	x0, x1, w0, uxtw #4
  41359c:	movi	v17.16b, #0x10
  4135a0:	movi	v16.16b, #0x8
  4135a4:	mov	v3.16b, v7.16b
  4135a8:	ldr	q1, [x2], #16
  4135ac:	add	v7.16b, v7.16b, v17.16b
  4135b0:	umull	v4.8h, v3.8b, v16.8b
  4135b4:	uxtl	v2.8h, v1.8b
  4135b8:	cmp	x2, x0
  4135bc:	umull2	v3.8h, v3.16b, v16.16b
  4135c0:	uxtl2	v1.8h, v1.16b
  4135c4:	uxtl	v0.4s, v4.4h
  4135c8:	uxtl	v6.4s, v2.4h
  4135cc:	uxtl2	v4.4s, v4.8h
  4135d0:	uxtl2	v2.4s, v2.8h
  4135d4:	sxtl2	v18.2d, v0.4s
  4135d8:	sxtl	v21.2d, v0.2s
  4135dc:	uxtl	v0.2d, v6.2s
  4135e0:	uxtl2	v6.2d, v6.4s
  4135e4:	uxtl	v19.2d, v2.2s
  4135e8:	sxtl	v20.2d, v4.2s
  4135ec:	sshl	v0.2d, v0.2d, v21.2d
  4135f0:	sshl	v6.2d, v6.2d, v18.2d
  4135f4:	sxtl2	v4.2d, v4.4s
  4135f8:	uxtl	v18.4s, v3.4h
  4135fc:	sshl	v19.2d, v19.2d, v20.2d
  413600:	orr	v0.16b, v0.16b, v6.16b
  413604:	uxtl2	v2.2d, v2.4s
  413608:	uxtl	v6.4s, v1.4h
  41360c:	uxtl2	v1.4s, v1.8h
  413610:	orr	v0.16b, v0.16b, v19.16b
  413614:	sshl	v2.2d, v2.2d, v4.2d
  413618:	uxtl	v19.2d, v6.2s
  41361c:	sxtl	v4.2d, v18.2s
  413620:	uxtl2	v6.2d, v6.4s
  413624:	orr	v0.16b, v0.16b, v2.16b
  413628:	uxtl2	v2.4s, v3.8h
  41362c:	sshl	v19.2d, v19.2d, v4.2d
  413630:	sxtl2	v3.2d, v18.4s
  413634:	uxtl	v4.2d, v1.2s
  413638:	sxtl	v18.2d, v2.2s
  41363c:	orr	v0.16b, v0.16b, v19.16b
  413640:	sshl	v3.2d, v6.2d, v3.2d
  413644:	uxtl2	v1.2d, v1.4s
  413648:	sshl	v4.2d, v4.2d, v18.2d
  41364c:	sxtl2	v2.2d, v2.4s
  413650:	orr	v0.16b, v0.16b, v3.16b
  413654:	sshl	v1.2d, v1.2d, v2.2d
  413658:	orr	v0.16b, v0.16b, v4.16b
  41365c:	orr	v0.16b, v0.16b, v1.16b
  413660:	orr	v5.16b, v5.16b, v0.16b
  413664:	b.ne	4135a4 <ferror@plt+0x12014>  // b.any
  413668:	movi	v0.4s, #0x0
  41366c:	and	x0, x4, #0xf0
  413670:	tst	w4, #0xffffff0f
  413674:	add	x0, x0, #0x1
  413678:	and	w2, w4, #0xf0
  41367c:	ext	v0.16b, v5.16b, v0.16b, #8
  413680:	orr	v5.16b, v5.16b, v0.16b
  413684:	mov	x1, v5.d[0]
  413688:	b.eq	413894 <ferror@plt+0x12304>  // b.none
  41368c:	ldrb	w8, [x3, x0]
  413690:	add	w5, w2, #0x1
  413694:	lsl	w9, w2, #3
  413698:	add	x10, x0, #0x1
  41369c:	cmp	w4, w5, uxtb
  4136a0:	and	w5, w5, #0xff
  4136a4:	lsl	x8, x8, x9
  4136a8:	orr	x1, x1, x8
  4136ac:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  4136b0:	ldrb	w9, [x3, x10]
  4136b4:	lsl	w5, w5, #3
  4136b8:	add	w8, w2, #0x2
  4136bc:	and	w8, w8, #0xff
  4136c0:	lsl	x5, x9, x5
  4136c4:	cmp	w4, w8
  4136c8:	orr	x1, x1, x5
  4136cc:	add	x5, x0, #0x2
  4136d0:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  4136d4:	ldrb	w9, [x3, x5]
  4136d8:	lsl	w8, w8, #3
  4136dc:	add	w5, w2, #0x3
  4136e0:	add	x10, x0, #0x3
  4136e4:	cmp	w4, w5, uxtb
  4136e8:	lsl	x8, x9, x8
  4136ec:	and	w5, w5, #0xff
  4136f0:	orr	x1, x1, x8
  4136f4:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  4136f8:	ldrb	w9, [x3, x10]
  4136fc:	lsl	w5, w5, #3
  413700:	add	w8, w2, #0x4
  413704:	and	w8, w8, #0xff
  413708:	lsl	x5, x9, x5
  41370c:	cmp	w4, w8
  413710:	orr	x1, x1, x5
  413714:	add	x5, x0, #0x4
  413718:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  41371c:	ldrb	w9, [x3, x5]
  413720:	lsl	w8, w8, #3
  413724:	add	w5, w2, #0x5
  413728:	add	x10, x0, #0x5
  41372c:	cmp	w4, w5, uxtb
  413730:	lsl	x8, x9, x8
  413734:	and	w5, w5, #0xff
  413738:	orr	x1, x1, x8
  41373c:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  413740:	ldrb	w9, [x3, x10]
  413744:	lsl	w5, w5, #3
  413748:	add	w8, w2, #0x6
  41374c:	and	w8, w8, #0xff
  413750:	lsl	x5, x9, x5
  413754:	cmp	w4, w8
  413758:	orr	x1, x1, x5
  41375c:	add	x5, x0, #0x6
  413760:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  413764:	ldrb	w9, [x3, x5]
  413768:	lsl	w8, w8, #3
  41376c:	add	w5, w2, #0x7
  413770:	add	x10, x0, #0x7
  413774:	cmp	w4, w5, uxtb
  413778:	lsl	x8, x9, x8
  41377c:	and	w5, w5, #0xff
  413780:	orr	x1, x1, x8
  413784:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  413788:	ldrb	w9, [x3, x10]
  41378c:	lsl	w5, w5, #3
  413790:	add	w8, w2, #0x8
  413794:	and	w8, w8, #0xff
  413798:	lsl	x5, x9, x5
  41379c:	cmp	w4, w8
  4137a0:	orr	x1, x1, x5
  4137a4:	add	x5, x0, #0x8
  4137a8:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  4137ac:	ldrb	w9, [x3, x5]
  4137b0:	lsl	w8, w8, #3
  4137b4:	add	w5, w2, #0x9
  4137b8:	add	x10, x0, #0x9
  4137bc:	cmp	w4, w5, uxtb
  4137c0:	lsl	x8, x9, x8
  4137c4:	and	w5, w5, #0xff
  4137c8:	orr	x1, x1, x8
  4137cc:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  4137d0:	ldrb	w9, [x3, x10]
  4137d4:	lsl	w5, w5, #3
  4137d8:	add	w8, w2, #0xa
  4137dc:	and	w8, w8, #0xff
  4137e0:	lsl	x5, x9, x5
  4137e4:	cmp	w4, w8
  4137e8:	orr	x1, x1, x5
  4137ec:	add	x5, x0, #0xa
  4137f0:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  4137f4:	ldrb	w9, [x3, x5]
  4137f8:	lsl	w8, w8, #3
  4137fc:	add	w5, w2, #0xb
  413800:	add	x10, x0, #0xb
  413804:	cmp	w4, w5, uxtb
  413808:	lsl	x8, x9, x8
  41380c:	and	w5, w5, #0xff
  413810:	orr	x1, x1, x8
  413814:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  413818:	ldrb	w9, [x3, x10]
  41381c:	lsl	w5, w5, #3
  413820:	add	w8, w2, #0xc
  413824:	and	w8, w8, #0xff
  413828:	lsl	x5, x9, x5
  41382c:	cmp	w4, w8
  413830:	orr	x1, x1, x5
  413834:	add	x5, x0, #0xc
  413838:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  41383c:	ldrb	w9, [x3, x5]
  413840:	lsl	w8, w8, #3
  413844:	add	w5, w2, #0xd
  413848:	add	x10, x0, #0xd
  41384c:	cmp	w4, w5, uxtb
  413850:	lsl	x8, x9, x8
  413854:	and	w5, w5, #0xff
  413858:	orr	x1, x1, x8
  41385c:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  413860:	ldrb	w8, [x3, x10]
  413864:	lsl	w5, w5, #3
  413868:	add	w2, w2, #0xe
  41386c:	add	x0, x0, #0xe
  413870:	and	w2, w2, #0xff
  413874:	lsl	x5, x8, x5
  413878:	cmp	w4, w2
  41387c:	orr	x1, x1, x5
  413880:	b.ls	413894 <ferror@plt+0x12304>  // b.plast
  413884:	ldrb	w0, [x3, x0]
  413888:	lsl	w2, w2, #3
  41388c:	lsl	x2, x0, x2
  413890:	orr	x1, x1, x2
  413894:	and	x0, x7, #0xff
  413898:	add	x0, x0, #0x2
  41389c:	ldrb	w4, [x3, x0]
  4138a0:	add	x0, x0, #0x1
  4138a4:	cbz	w4, 413c2c <ferror@plt+0x1269c>
  4138a8:	sub	w2, w4, #0x1
  4138ac:	and	w2, w2, #0xff
  4138b0:	cmp	w2, #0xe
  4138b4:	b.ls	413c20 <ferror@plt+0x12690>  // b.plast
  4138b8:	lsr	w2, w4, #4
  4138bc:	add	x7, x3, x0
  4138c0:	sub	w2, w2, #0x1
  4138c4:	adrp	x6, 41c000 <ferror@plt+0x1aa70>
  4138c8:	and	w2, w2, #0xff
  4138cc:	add	x5, x7, #0x10
  4138d0:	movi	v5.4s, #0x0
  4138d4:	ldr	q7, [x6, #4064]
  4138d8:	add	x2, x5, w2, uxtw #4
  4138dc:	movi	v17.16b, #0x10
  4138e0:	movi	v16.16b, #0x8
  4138e4:	b	4138ec <ferror@plt+0x1235c>
  4138e8:	add	x5, x5, #0x10
  4138ec:	mov	v3.16b, v7.16b
  4138f0:	cmp	x5, x2
  4138f4:	ldr	q1, [x7]
  4138f8:	mov	x7, x5
  4138fc:	add	v7.16b, v7.16b, v17.16b
  413900:	umull	v4.8h, v3.8b, v16.8b
  413904:	uxtl	v2.8h, v1.8b
  413908:	umull2	v3.8h, v3.16b, v16.16b
  41390c:	uxtl2	v1.8h, v1.16b
  413910:	uxtl	v0.4s, v4.4h
  413914:	uxtl	v6.4s, v2.4h
  413918:	uxtl2	v4.4s, v4.8h
  41391c:	uxtl2	v2.4s, v2.8h
  413920:	sxtl2	v18.2d, v0.4s
  413924:	sxtl	v21.2d, v0.2s
  413928:	uxtl	v0.2d, v6.2s
  41392c:	uxtl2	v6.2d, v6.4s
  413930:	sxtl	v20.2d, v4.2s
  413934:	uxtl	v19.2d, v2.2s
  413938:	sshl	v0.2d, v0.2d, v21.2d
  41393c:	sshl	v6.2d, v6.2d, v18.2d
  413940:	sxtl2	v4.2d, v4.4s
  413944:	uxtl	v18.4s, v3.4h
  413948:	sshl	v19.2d, v19.2d, v20.2d
  41394c:	orr	v0.16b, v0.16b, v6.16b
  413950:	uxtl2	v2.2d, v2.4s
  413954:	uxtl	v6.4s, v1.4h
  413958:	uxtl2	v1.4s, v1.8h
  41395c:	orr	v0.16b, v0.16b, v19.16b
  413960:	sshl	v2.2d, v2.2d, v4.2d
  413964:	uxtl	v19.2d, v6.2s
  413968:	sxtl	v4.2d, v18.2s
  41396c:	uxtl2	v6.2d, v6.4s
  413970:	orr	v0.16b, v0.16b, v2.16b
  413974:	uxtl2	v2.4s, v3.8h
  413978:	sshl	v19.2d, v19.2d, v4.2d
  41397c:	sxtl2	v3.2d, v18.4s
  413980:	uxtl	v4.2d, v1.2s
  413984:	sxtl	v18.2d, v2.2s
  413988:	orr	v0.16b, v0.16b, v19.16b
  41398c:	sshl	v3.2d, v6.2d, v3.2d
  413990:	uxtl2	v1.2d, v1.4s
  413994:	sshl	v4.2d, v4.2d, v18.2d
  413998:	sxtl2	v2.2d, v2.4s
  41399c:	orr	v0.16b, v0.16b, v3.16b
  4139a0:	sshl	v1.2d, v1.2d, v2.2d
  4139a4:	orr	v0.16b, v0.16b, v4.16b
  4139a8:	orr	v0.16b, v0.16b, v1.16b
  4139ac:	orr	v5.16b, v5.16b, v0.16b
  4139b0:	b.ne	4138e8 <ferror@plt+0x12358>  // b.any
  4139b4:	movi	v0.4s, #0x0
  4139b8:	and	x2, x4, #0xf0
  4139bc:	add	x0, x0, x2
  4139c0:	tst	w4, #0xffffff0f
  4139c4:	and	w2, w4, #0xf0
  4139c8:	ext	v0.16b, v5.16b, v0.16b, #8
  4139cc:	orr	v5.16b, v5.16b, v0.16b
  4139d0:	mov	x22, v5.d[0]
  4139d4:	b.eq	413be0 <ferror@plt+0x12650>  // b.none
  4139d8:	ldrb	w7, [x3, x0]
  4139dc:	add	w5, w2, #0x1
  4139e0:	lsl	w8, w2, #3
  4139e4:	add	x9, x0, #0x1
  4139e8:	cmp	w4, w5, uxtb
  4139ec:	and	w5, w5, #0xff
  4139f0:	lsl	x7, x7, x8
  4139f4:	orr	x22, x22, x7
  4139f8:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  4139fc:	ldrb	w8, [x3, x9]
  413a00:	lsl	w5, w5, #3
  413a04:	add	w7, w2, #0x2
  413a08:	and	w7, w7, #0xff
  413a0c:	lsl	x5, x8, x5
  413a10:	cmp	w4, w7
  413a14:	orr	x22, x22, x5
  413a18:	add	x5, x0, #0x2
  413a1c:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413a20:	ldrb	w8, [x3, x5]
  413a24:	lsl	w7, w7, #3
  413a28:	add	w5, w2, #0x3
  413a2c:	add	x9, x0, #0x3
  413a30:	cmp	w4, w5, uxtb
  413a34:	lsl	x7, x8, x7
  413a38:	and	w5, w5, #0xff
  413a3c:	orr	x22, x22, x7
  413a40:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413a44:	ldrb	w8, [x3, x9]
  413a48:	lsl	w5, w5, #3
  413a4c:	add	w7, w2, #0x4
  413a50:	and	w7, w7, #0xff
  413a54:	lsl	x5, x8, x5
  413a58:	cmp	w4, w7
  413a5c:	orr	x22, x22, x5
  413a60:	add	x5, x0, #0x4
  413a64:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413a68:	ldrb	w8, [x3, x5]
  413a6c:	lsl	w7, w7, #3
  413a70:	add	w5, w2, #0x5
  413a74:	add	x9, x0, #0x5
  413a78:	cmp	w4, w5, uxtb
  413a7c:	lsl	x7, x8, x7
  413a80:	and	w5, w5, #0xff
  413a84:	orr	x22, x22, x7
  413a88:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413a8c:	ldrb	w8, [x3, x9]
  413a90:	lsl	w5, w5, #3
  413a94:	add	w7, w2, #0x6
  413a98:	and	w7, w7, #0xff
  413a9c:	lsl	x5, x8, x5
  413aa0:	cmp	w4, w7
  413aa4:	orr	x22, x22, x5
  413aa8:	add	x5, x0, #0x6
  413aac:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413ab0:	ldrb	w8, [x3, x5]
  413ab4:	lsl	w7, w7, #3
  413ab8:	add	w5, w2, #0x7
  413abc:	add	x9, x0, #0x7
  413ac0:	cmp	w4, w5, uxtb
  413ac4:	lsl	x7, x8, x7
  413ac8:	and	w5, w5, #0xff
  413acc:	orr	x22, x22, x7
  413ad0:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413ad4:	ldrb	w8, [x3, x9]
  413ad8:	lsl	w5, w5, #3
  413adc:	add	w7, w2, #0x8
  413ae0:	and	w7, w7, #0xff
  413ae4:	lsl	x5, x8, x5
  413ae8:	cmp	w4, w7
  413aec:	orr	x22, x22, x5
  413af0:	add	x5, x0, #0x8
  413af4:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413af8:	ldrb	w8, [x3, x5]
  413afc:	lsl	w7, w7, #3
  413b00:	add	w5, w2, #0x9
  413b04:	add	x9, x0, #0x9
  413b08:	cmp	w4, w5, uxtb
  413b0c:	lsl	x7, x8, x7
  413b10:	and	w5, w5, #0xff
  413b14:	orr	x22, x22, x7
  413b18:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413b1c:	ldrb	w8, [x3, x9]
  413b20:	lsl	w5, w5, #3
  413b24:	add	w7, w2, #0xa
  413b28:	and	w7, w7, #0xff
  413b2c:	lsl	x5, x8, x5
  413b30:	cmp	w4, w7
  413b34:	orr	x22, x22, x5
  413b38:	add	x5, x0, #0xa
  413b3c:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413b40:	ldrb	w8, [x3, x5]
  413b44:	lsl	w7, w7, #3
  413b48:	add	w5, w2, #0xb
  413b4c:	add	x9, x0, #0xb
  413b50:	cmp	w4, w5, uxtb
  413b54:	lsl	x7, x8, x7
  413b58:	and	w5, w5, #0xff
  413b5c:	orr	x22, x22, x7
  413b60:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413b64:	ldrb	w8, [x3, x9]
  413b68:	lsl	w5, w5, #3
  413b6c:	add	w7, w2, #0xc
  413b70:	and	w7, w7, #0xff
  413b74:	lsl	x5, x8, x5
  413b78:	cmp	w4, w7
  413b7c:	orr	x22, x22, x5
  413b80:	add	x5, x0, #0xc
  413b84:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413b88:	ldrb	w8, [x3, x5]
  413b8c:	lsl	w7, w7, #3
  413b90:	add	w5, w2, #0xd
  413b94:	add	x9, x0, #0xd
  413b98:	cmp	w4, w5, uxtb
  413b9c:	lsl	x7, x8, x7
  413ba0:	and	w5, w5, #0xff
  413ba4:	orr	x22, x22, x7
  413ba8:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413bac:	ldrb	w7, [x3, x9]
  413bb0:	lsl	w5, w5, #3
  413bb4:	add	w2, w2, #0xe
  413bb8:	add	x0, x0, #0xe
  413bbc:	and	w2, w2, #0xff
  413bc0:	lsl	x5, x7, x5
  413bc4:	cmp	w4, w2
  413bc8:	orr	x22, x22, x5
  413bcc:	b.ls	413be0 <ferror@plt+0x12650>  // b.plast
  413bd0:	ldrb	w0, [x3, x0]
  413bd4:	lsl	w2, w2, #3
  413bd8:	lsl	x2, x0, x2
  413bdc:	orr	x22, x22, x2
  413be0:	add	x0, x19, #0x180
  413be4:	bl	401df0 <ferror@plt+0x860>
  413be8:	mov	x1, x22
  413bec:	bl	401df0 <ferror@plt+0x860>
  413bf0:	mov	x22, x0
  413bf4:	b	4134e0 <ferror@plt+0x11f50>
  413bf8:	cmp	w28, #0x7
  413bfc:	cset	w1, ne  // ne = any
  413c00:	cmp	w28, #0x0
  413c04:	csel	w1, w1, wzr, ne  // ne = any
  413c08:	b	4127b8 <ferror@plt+0x11228>
  413c0c:	mov	x1, #0x0                   	// #0
  413c10:	mov	w2, #0x0                   	// #0
  413c14:	b	41368c <ferror@plt+0x120fc>
  413c18:	mov	x1, #0x0                   	// #0
  413c1c:	b	41389c <ferror@plt+0x1230c>
  413c20:	mov	x22, #0x0                   	// #0
  413c24:	mov	w2, #0x0                   	// #0
  413c28:	b	4139d8 <ferror@plt+0x12448>
  413c2c:	mov	x22, #0x0                   	// #0
  413c30:	b	413be0 <ferror@plt+0x12650>
  413c34:	nop
  413c38:	ldr	x0, [x0]
  413c3c:	b	401470 <free@plt>
  413c40:	stp	x29, x30, [sp, #-32]!
  413c44:	mov	x29, sp
  413c48:	str	x19, [sp, #16]
  413c4c:	mov	x19, x0
  413c50:	ldr	x0, [x19], #16
  413c54:	bl	401470 <free@plt>
  413c58:	mov	x0, x19
  413c5c:	ldr	x19, [sp, #16]
  413c60:	ldp	x29, x30, [sp], #32
  413c64:	b	407bc0 <ferror@plt+0x6630>
  413c68:	ldr	x0, [x0]
  413c6c:	ldr	x1, [x1]
  413c70:	b	401430 <strcmp@plt>
  413c74:	nop
  413c78:	stp	x29, x30, [sp, #-96]!
  413c7c:	mov	x29, sp
  413c80:	stp	x21, x22, [sp, #32]
  413c84:	mov	w22, w3
  413c88:	cmp	w22, #0x0
  413c8c:	str	x25, [sp, #64]
  413c90:	mov	x25, x0
  413c94:	stp	x23, x24, [sp, #48]
  413c98:	mov	x23, x2
  413c9c:	mov	x0, x1
  413ca0:	mov	x24, x4
  413ca4:	mov	x1, x23
  413ca8:	cset	w2, eq  // eq = none
  413cac:	stp	x19, x20, [sp, #16]
  413cb0:	bl	40f030 <ferror@plt+0xdaa0>
  413cb4:	ldr	x1, [x25, #88]
  413cb8:	add	x21, x25, #0x50
  413cbc:	mov	x20, x0
  413cc0:	mov	x19, #0x0                   	// #0
  413cc4:	cbnz	x1, 413cd8 <ferror@plt+0x12748>
  413cc8:	b	413d40 <ferror@plt+0x127b0>
  413ccc:	ldr	x1, [x25, #88]
  413cd0:	cmp	x1, x19
  413cd4:	b.ls	413d40 <ferror@plt+0x127b0>  // b.plast
  413cd8:	mov	x1, x19
  413cdc:	mov	x0, x21
  413ce0:	bl	401df0 <ferror@plt+0x860>
  413ce4:	add	x19, x19, #0x1
  413ce8:	ldr	x1, [x0]
  413cec:	cmp	x1, x20
  413cf0:	b.ne	413ccc <ferror@plt+0x1273c>  // b.any
  413cf4:	ldr	x0, [x0, #8]
  413cf8:	cmp	w22, w0
  413cfc:	b.ne	413ccc <ferror@plt+0x1273c>  // b.any
  413d00:	cmp	w22, #0x1
  413d04:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  413d08:	adrp	x3, 41c000 <ferror@plt+0x1aa70>
  413d0c:	add	x0, x0, #0x520
  413d10:	add	x3, x3, #0xff0
  413d14:	mov	x2, x23
  413d18:	mov	x1, x24
  413d1c:	csel	x3, x3, x0, eq  // eq = none
  413d20:	mov	w0, #0x1f                  	// #31
  413d24:	bl	402918 <ferror@plt+0x1388>
  413d28:	ldp	x19, x20, [sp, #16]
  413d2c:	ldp	x21, x22, [sp, #32]
  413d30:	ldp	x23, x24, [sp, #48]
  413d34:	ldr	x25, [sp, #64]
  413d38:	ldp	x29, x30, [sp], #96
  413d3c:	ret
  413d40:	mov	x0, x21
  413d44:	add	x1, sp, #0x50
  413d48:	stp	x20, x22, [sp, #80]
  413d4c:	bl	401940 <ferror@plt+0x3b0>
  413d50:	mov	w0, #0x0                   	// #0
  413d54:	ldp	x19, x20, [sp, #16]
  413d58:	ldp	x21, x22, [sp, #32]
  413d5c:	ldp	x23, x24, [sp, #48]
  413d60:	ldr	x25, [sp, #64]
  413d64:	ldp	x29, x30, [sp], #96
  413d68:	ret
  413d6c:	nop
  413d70:	stp	x29, x30, [sp, #-32]!
  413d74:	mov	x2, #0x0                   	// #0
  413d78:	mov	x29, sp
  413d7c:	stp	x19, x20, [sp, #16]
  413d80:	mov	x19, x0
  413d84:	mov	x20, x1
  413d88:	mov	x1, #0x1                   	// #1
  413d8c:	bl	401768 <ferror@plt+0x1d8>
  413d90:	add	x0, x19, #0x80
  413d94:	mov	x1, #0x8                   	// #8
  413d98:	adrp	x2, 413000 <ferror@plt+0x11a70>
  413d9c:	add	x2, x2, #0xc38
  413da0:	bl	401768 <ferror@plt+0x1d8>
  413da4:	add	x0, x19, #0xa8
  413da8:	adrp	x2, 413000 <ferror@plt+0x11a70>
  413dac:	mov	x1, #0x40                  	// #64
  413db0:	add	x2, x2, #0xc40
  413db4:	bl	401768 <ferror@plt+0x1d8>
  413db8:	adrp	x0, 433000 <ferror@plt+0x31a70>
  413dbc:	ldr	x0, [x0, #584]
  413dc0:	ldr	x0, [x0, #1248]
  413dc4:	ldrb	w0, [x0]
  413dc8:	cmp	w0, #0x64
  413dcc:	b.eq	413df8 <ferror@plt+0x12868>  // b.none
  413dd0:	add	x0, x19, #0x50
  413dd4:	mov	x2, #0x0                   	// #0
  413dd8:	mov	x1, #0x10                  	// #16
  413ddc:	bl	401768 <ferror@plt+0x1d8>
  413de0:	add	x0, x19, #0x28
  413de4:	mov	x2, #0x0                   	// #0
  413de8:	mov	x1, #0x8                   	// #8
  413dec:	bl	401768 <ferror@plt+0x1d8>
  413df0:	str	xzr, [x19, #120]
  413df4:	strb	wzr, [x19, #216]
  413df8:	str	x20, [x19, #208]
  413dfc:	ldp	x19, x20, [sp, #16]
  413e00:	ldp	x29, x30, [sp], #32
  413e04:	ret
  413e08:	stp	x29, x30, [sp, #-32]!
  413e0c:	mov	x29, sp
  413e10:	ldr	x1, [x0, #8]
  413e14:	str	x19, [sp, #16]
  413e18:	mov	x19, x0
  413e1c:	bl	401810 <ferror@plt+0x280>
  413e20:	ldr	x1, [x19, #136]
  413e24:	add	x0, x19, #0x80
  413e28:	bl	401810 <ferror@plt+0x280>
  413e2c:	ldr	x1, [x19, #176]
  413e30:	add	x0, x19, #0xa8
  413e34:	bl	401810 <ferror@plt+0x280>
  413e38:	adrp	x0, 433000 <ferror@plt+0x31a70>
  413e3c:	ldr	x0, [x0, #584]
  413e40:	ldr	x0, [x0, #1248]
  413e44:	ldrb	w0, [x0]
  413e48:	cmp	w0, #0x64
  413e4c:	b.eq	413e70 <ferror@plt+0x128e0>  // b.none
  413e50:	ldr	x1, [x19, #88]
  413e54:	add	x0, x19, #0x50
  413e58:	bl	401810 <ferror@plt+0x280>
  413e5c:	ldr	x1, [x19, #48]
  413e60:	add	x0, x19, #0x28
  413e64:	bl	401810 <ferror@plt+0x280>
  413e68:	str	xzr, [x19, #120]
  413e6c:	strb	wzr, [x19, #216]
  413e70:	ldr	x19, [sp, #16]
  413e74:	ldp	x29, x30, [sp], #32
  413e78:	ret
  413e7c:	nop
  413e80:	stp	x29, x30, [sp, #-32]!
  413e84:	mov	x29, sp
  413e88:	str	x19, [sp, #16]
  413e8c:	mov	x19, x0
  413e90:	bl	401e18 <ferror@plt+0x888>
  413e94:	add	x0, x19, #0x80
  413e98:	bl	401e18 <ferror@plt+0x888>
  413e9c:	add	x0, x19, #0xa8
  413ea0:	bl	401e18 <ferror@plt+0x888>
  413ea4:	adrp	x0, 433000 <ferror@plt+0x31a70>
  413ea8:	ldr	x0, [x0, #584]
  413eac:	ldr	x0, [x0, #1248]
  413eb0:	ldrb	w0, [x0]
  413eb4:	cmp	w0, #0x64
  413eb8:	b.ne	413ec8 <ferror@plt+0x12938>  // b.any
  413ebc:	ldr	x19, [sp, #16]
  413ec0:	ldp	x29, x30, [sp], #32
  413ec4:	ret
  413ec8:	add	x0, x19, #0x50
  413ecc:	bl	401e18 <ferror@plt+0x888>
  413ed0:	add	x0, x19, #0x28
  413ed4:	ldr	x19, [sp, #16]
  413ed8:	ldp	x29, x30, [sp], #32
  413edc:	b	401e18 <ferror@plt+0x888>
  413ee0:	stp	x29, x30, [sp, #-48]!
  413ee4:	mov	x29, sp
  413ee8:	stp	x21, x22, [sp, #32]
  413eec:	mov	x21, x1
  413ef0:	mov	x22, x0
  413ef4:	ldr	x1, [x0, #8]
  413ef8:	bl	401810 <ferror@plt+0x280>
  413efc:	ldr	x1, [x21, #16]
  413f00:	mov	x0, x22
  413f04:	bl	4017a8 <ferror@plt+0x218>
  413f08:	ldr	x0, [x21, #8]
  413f0c:	str	x0, [x22, #8]
  413f10:	ldr	x0, [x21, #8]
  413f14:	cbz	x0, 413f5c <ferror@plt+0x129cc>
  413f18:	stp	x19, x20, [sp, #16]
  413f1c:	mov	x19, #0x0                   	// #0
  413f20:	mov	x1, x19
  413f24:	mov	x0, x22
  413f28:	bl	401df0 <ferror@plt+0x860>
  413f2c:	mov	x1, x19
  413f30:	mov	x20, x0
  413f34:	mov	x0, x21
  413f38:	bl	401df0 <ferror@plt+0x860>
  413f3c:	mov	x1, x0
  413f40:	mov	x0, x20
  413f44:	bl	407c50 <ferror@plt+0x66c0>
  413f48:	add	x19, x19, #0x1
  413f4c:	ldr	x1, [x21, #8]
  413f50:	cmp	x1, x19
  413f54:	b.hi	413f20 <ferror@plt+0x12990>  // b.pmore
  413f58:	ldp	x19, x20, [sp, #16]
  413f5c:	ldp	x21, x22, [sp, #32]
  413f60:	ldp	x29, x30, [sp], #48
  413f64:	ret
  413f68:	stp	x29, x30, [sp, #-96]!
  413f6c:	mov	x29, sp
  413f70:	stp	x19, x20, [sp, #16]
  413f74:	mov	x20, x0
  413f78:	stp	x21, x22, [sp, #32]
  413f7c:	mov	x21, x1
  413f80:	bl	4017a8 <ferror@plt+0x218>
  413f84:	ldr	x0, [x20, #24]
  413f88:	cmp	x0, #0x30
  413f8c:	b.eq	413fec <ferror@plt+0x12a5c>  // b.none
  413f90:	ldr	x0, [x20, #8]
  413f94:	cmp	x21, x0
  413f98:	b.ls	413fdc <ferror@plt+0x12a4c>  // b.plast
  413f9c:	adrp	x22, 407000 <ferror@plt+0x5a70>
  413fa0:	add	x19, sp, #0x30
  413fa4:	add	x22, x22, #0xbc0
  413fa8:	mov	x2, x22
  413fac:	mov	x0, x19
  413fb0:	mov	x1, #0x30                  	// #48
  413fb4:	bl	401768 <ferror@plt+0x1d8>
  413fb8:	mov	x0, x19
  413fbc:	mov	x1, #0x1                   	// #1
  413fc0:	bl	413f68 <ferror@plt+0x129d8>
  413fc4:	mov	x0, x20
  413fc8:	mov	x1, x19
  413fcc:	bl	401940 <ferror@plt+0x3b0>
  413fd0:	ldr	x0, [x20, #8]
  413fd4:	cmp	x0, x21
  413fd8:	b.cc	413fa8 <ferror@plt+0x12a18>  // b.lo, b.ul, b.last
  413fdc:	ldp	x19, x20, [sp, #16]
  413fe0:	ldp	x21, x22, [sp, #32]
  413fe4:	ldp	x29, x30, [sp], #96
  413fe8:	ret
  413fec:	ldr	x0, [x20, #32]
  413ff0:	adrp	x22, 407000 <ferror@plt+0x5a70>
  413ff4:	add	x22, x22, #0xbc0
  413ff8:	cmp	x0, x22
  413ffc:	ldr	x0, [x20, #8]
  414000:	b.ne	413f94 <ferror@plt+0x12a04>  // b.any
  414004:	cmp	x21, x0
  414008:	add	x19, sp, #0x30
  41400c:	b.ls	413fdc <ferror@plt+0x12a4c>  // b.plast
  414010:	mov	x0, x19
  414014:	mov	x1, #0x2                   	// #2
  414018:	bl	407b80 <ferror@plt+0x65f0>
  41401c:	mov	x0, x20
  414020:	mov	x1, x19
  414024:	bl	401940 <ferror@plt+0x3b0>
  414028:	ldr	x0, [x20, #8]
  41402c:	cmp	x21, x0
  414030:	b.hi	414010 <ferror@plt+0x12a80>  // b.pmore
  414034:	b	413fdc <ferror@plt+0x12a4c>
  414038:	stp	x29, x30, [sp, #-96]!
  41403c:	tst	w1, #0xff
  414040:	mov	x29, sp
  414044:	stp	x19, x20, [sp, #16]
  414048:	mov	x19, x0
  41404c:	b.eq	4140d0 <ferror@plt+0x12b40>  // b.none
  414050:	adrp	x20, 407000 <ferror@plt+0x5a70>
  414054:	add	x2, x20, #0xbc0
  414058:	mov	x1, #0x30                  	// #48
  41405c:	bl	401768 <ferror@plt+0x1d8>
  414060:	mov	x0, x19
  414064:	mov	x1, #0x1                   	// #1
  414068:	bl	4017a8 <ferror@plt+0x218>
  41406c:	ldr	x0, [x19, #24]
  414070:	cmp	x0, #0x30
  414074:	b.eq	4140f8 <ferror@plt+0x12b68>  // b.none
  414078:	ldr	x0, [x19, #8]
  41407c:	cbnz	x0, 4140c4 <ferror@plt+0x12b34>
  414080:	adrp	x20, 407000 <ferror@plt+0x5a70>
  414084:	add	x20, x20, #0xbc0
  414088:	str	x21, [sp, #32]
  41408c:	add	x21, sp, #0x30
  414090:	mov	x2, x20
  414094:	mov	x0, x21
  414098:	mov	x1, #0x30                  	// #48
  41409c:	bl	401768 <ferror@plt+0x1d8>
  4140a0:	mov	x0, x21
  4140a4:	mov	x1, #0x1                   	// #1
  4140a8:	bl	413f68 <ferror@plt+0x129d8>
  4140ac:	mov	x0, x19
  4140b0:	mov	x1, x21
  4140b4:	bl	401940 <ferror@plt+0x3b0>
  4140b8:	ldr	x0, [x19, #8]
  4140bc:	cbz	x0, 414090 <ferror@plt+0x12b00>
  4140c0:	ldr	x21, [sp, #32]
  4140c4:	ldp	x19, x20, [sp, #16]
  4140c8:	ldp	x29, x30, [sp], #96
  4140cc:	ret
  4140d0:	adrp	x2, 401000 <memcpy@plt-0x240>
  4140d4:	add	x2, x2, #0xe18
  4140d8:	mov	x1, #0x28                  	// #40
  4140dc:	bl	401768 <ferror@plt+0x1d8>
  4140e0:	mov	x0, x19
  4140e4:	mov	x1, #0x1                   	// #1
  4140e8:	bl	4017a8 <ferror@plt+0x218>
  4140ec:	ldr	x0, [x19, #24]
  4140f0:	cmp	x0, #0x30
  4140f4:	b.ne	414078 <ferror@plt+0x12ae8>  // b.any
  4140f8:	ldr	x0, [x19, #32]
  4140fc:	adrp	x20, 407000 <ferror@plt+0x5a70>
  414100:	add	x20, x20, #0xbc0
  414104:	cmp	x0, x20
  414108:	ldr	x0, [x19, #8]
  41410c:	b.ne	41407c <ferror@plt+0x12aec>  // b.any
  414110:	str	x21, [sp, #32]
  414114:	add	x21, sp, #0x30
  414118:	cbnz	x0, 4140c0 <ferror@plt+0x12b30>
  41411c:	nop
  414120:	mov	x0, x21
  414124:	mov	x1, #0x2                   	// #2
  414128:	bl	407b80 <ferror@plt+0x65f0>
  41412c:	mov	x0, x19
  414130:	mov	x1, x21
  414134:	bl	401940 <ferror@plt+0x3b0>
  414138:	ldr	x0, [x19, #8]
  41413c:	cbz	x0, 414120 <ferror@plt+0x12b90>
  414140:	b	4140c0 <ferror@plt+0x12b30>
  414144:	nop
  414148:	ldr	w2, [x1]
  41414c:	str	w2, [x0]
  414150:	cmp	w2, #0x4
  414154:	b.hi	41416c <ferror@plt+0x12bdc>  // b.pmore
  414158:	cmp	w2, #0x2
  41415c:	b.hi	41418c <ferror@plt+0x12bfc>  // b.pmore
  414160:	ldp	x2, x3, [x1, #8]
  414164:	stp	x2, x3, [x0, #8]
  414168:	ret
  41416c:	cmp	w2, #0x5
  414170:	b.eq	414180 <ferror@plt+0x12bf0>  // b.none
  414174:	sub	w2, w2, #0x9
  414178:	cmp	w2, #0x2
  41417c:	b.hi	414168 <ferror@plt+0x12bd8>  // b.pmore
  414180:	add	x1, x1, #0x8
  414184:	add	x0, x0, #0x8
  414188:	b	407c50 <ferror@plt+0x66c0>
  41418c:	ldp	x4, x5, [x1, #8]
  414190:	add	x2, x0, #0x8
  414194:	stp	x4, x5, [x0, #8]
  414198:	add	x3, x1, #0x8
  41419c:	ldp	x0, x1, [x1, #24]
  4141a0:	stp	x0, x1, [x2, #16]
  4141a4:	ldp	x0, x1, [x3, #32]
  4141a8:	stp	x0, x1, [x2, #32]
  4141ac:	ret
  4141b0:	ldr	w1, [x0]
  4141b4:	cmp	w1, #0x5
  4141b8:	b.eq	4141c8 <ferror@plt+0x12c38>  // b.none
  4141bc:	sub	w1, w1, #0x9
  4141c0:	cmp	w1, #0x2
  4141c4:	b.hi	4141d0 <ferror@plt+0x12c40>  // b.pmore
  4141c8:	add	x0, x0, #0x8
  4141cc:	b	407bc0 <ferror@plt+0x6630>
  4141d0:	ret
  4141d4:	nop
  4141d8:	stp	x29, x30, [sp, #-48]!
  4141dc:	adrp	x5, 433000 <ferror@plt+0x31a70>
  4141e0:	adrp	x3, 41d000 <ferror@plt+0x1ba70>
  4141e4:	mov	x29, sp
  4141e8:	stp	x19, x20, [sp, #16]
  4141ec:	add	x3, x3, #0xd30
  4141f0:	adrp	x2, 41c000 <ferror@plt+0x1aa70>
  4141f4:	ldr	x19, [x5, #584]
  4141f8:	add	x2, x2, #0xed0
  4141fc:	str	x21, [sp, #32]
  414200:	mov	w4, #0x4b                  	// #75
  414204:	mov	w20, w0
  414208:	mov	x21, x1
  41420c:	str	x2, [x19, #1120]
  414210:	mov	x0, x2
  414214:	strb	w4, [x19, #1140]
  414218:	str	x3, [x19, #1256]
  41421c:	bl	401260 <strlen@plt>
  414220:	strb	w0, [x19, #1136]
  414224:	mov	x1, x21
  414228:	adrp	x4, 414000 <ferror@plt+0x12a70>
  41422c:	adrp	x3, 414000 <ferror@plt+0x12a70>
  414230:	add	x4, x4, #0x300
  414234:	add	x3, x3, #0xb30
  414238:	adrp	x2, 414000 <ferror@plt+0x12a70>
  41423c:	add	x2, x2, #0x6c0
  414240:	mov	w0, w20
  414244:	ldr	x21, [sp, #32]
  414248:	str	x4, [x19, #1784]
  41424c:	str	x3, [x19, #1792]
  414250:	adrp	x4, 41c000 <ferror@plt+0x1aa70>
  414254:	str	x2, [x19, #1800]
  414258:	add	x4, x4, #0xff8
  41425c:	ldp	x19, x20, [sp, #16]
  414260:	adrp	x3, 41d000 <ferror@plt+0x1ba70>
  414264:	ldp	x29, x30, [sp], #48
  414268:	add	x3, x3, #0x8
  41426c:	adrp	x2, 41d000 <ferror@plt+0x1ba70>
  414270:	add	x2, x2, #0x18
  414274:	b	403218 <ferror@plt+0x1c88>
  414278:	stp	x29, x30, [sp, #-32]!
  41427c:	mov	x29, sp
  414280:	ldp	x1, x0, [x0]
  414284:	str	x19, [sp, #16]
  414288:	ldrb	w19, [x1, x0]
  41428c:	bl	401440 <__ctype_b_loc@plt>
  414290:	ldr	x0, [x0]
  414294:	ubfiz	x1, x19, #1, #8
  414298:	ldrh	w0, [x0, x1]
  41429c:	tbnz	w0, #11, 4142bc <ferror@plt+0x12d2c>
  4142a0:	cmp	w19, #0x40
  4142a4:	b.hi	4142cc <ferror@plt+0x12d3c>  // b.pmore
  4142a8:	cmp	w19, #0x2e
  4142ac:	cset	w0, ne  // ne = any
  4142b0:	ldr	x19, [sp, #16]
  4142b4:	ldp	x29, x30, [sp], #32
  4142b8:	ret
  4142bc:	mov	w0, #0x0                   	// #0
  4142c0:	ldr	x19, [sp, #16]
  4142c4:	ldp	x29, x30, [sp], #32
  4142c8:	ret
  4142cc:	adrp	x2, 433000 <ferror@plt+0x31a70>
  4142d0:	mov	w1, #0x46                  	// #70
  4142d4:	mov	w0, #0x5a                  	// #90
  4142d8:	ldr	x2, [x2, #584]
  4142dc:	ldr	x2, [x2, #1248]
  4142e0:	ldrb	w2, [x2]
  4142e4:	cmp	w2, #0x64
  4142e8:	csel	w0, w0, w1, ne  // ne = any
  4142ec:	cmp	w19, w0
  4142f0:	cset	w0, gt
  4142f4:	ldr	x19, [sp, #16]
  4142f8:	ldp	x29, x30, [sp], #32
  4142fc:	ret
  414300:	stp	x29, x30, [sp, #-80]!
  414304:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  414308:	mov	x29, sp
  41430c:	ldr	x4, [x1, #3328]
  414310:	stp	x19, x20, [sp, #16]
  414314:	mov	x19, x0
  414318:	ldp	x5, x1, [x0]
  41431c:	stp	x21, x22, [sp, #32]
  414320:	add	x21, x1, #0x1
  414324:	str	x21, [x0, #8]
  414328:	ldrb	w20, [x5, x1]
  41432c:	cbz	x4, 4143d0 <ferror@plt+0x12e40>
  414330:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  414334:	add	x2, x2, #0xd08
  414338:	ldr	w0, [x0, #36]
  41433c:	add	x4, x4, x2
  414340:	b	41434c <ferror@plt+0x12dbc>
  414344:	cmp	x4, x2
  414348:	b.eq	4143d0 <ferror@plt+0x12e40>  // b.none
  41434c:	ldrb	w3, [x2]
  414350:	add	x2, x2, #0x1
  414354:	cmp	w0, w3
  414358:	b.ne	414344 <ferror@plt+0x12db4>  // b.any
  41435c:	adrp	x0, 433000 <ferror@plt+0x31a70>
  414360:	ldr	x0, [x0, #584]
  414364:	ldrh	w0, [x0, #1138]
  414368:	tbz	w0, #0, 414384 <ferror@plt+0x12df4>
  41436c:	bl	401440 <__ctype_b_loc@plt>
  414370:	mov	x21, x0
  414374:	ldr	x0, [x0]
  414378:	ubfiz	x20, x20, #1, #8
  41437c:	ldrh	w0, [x0, x20]
  414380:	tbnz	w0, #13, 4145ec <ferror@plt+0x1305c>
  414384:	ldr	x1, [x19, #48]
  414388:	add	x20, x19, #0x28
  41438c:	mov	x0, x20
  414390:	bl	401810 <ferror@plt+0x280>
  414394:	ldp	x1, x2, [x19]
  414398:	mov	x0, x20
  41439c:	add	x1, x1, x2
  4143a0:	ldurb	w1, [x1, #-1]
  4143a4:	bl	4019f8 <ferror@plt+0x468>
  4143a8:	mov	x0, x20
  4143ac:	mov	w1, #0x0                   	// #0
  4143b0:	bl	4019f8 <ferror@plt+0x468>
  4143b4:	mov	w1, #0x2d                  	// #45
  4143b8:	mov	w0, #0x0                   	// #0
  4143bc:	str	w1, [x19, #32]
  4143c0:	ldp	x19, x20, [sp, #16]
  4143c4:	ldp	x21, x22, [sp, #32]
  4143c8:	ldp	x29, x30, [sp], #80
  4143cc:	ret
  4143d0:	sub	w2, w20, #0x24
  4143d4:	and	w0, w2, #0xff
  4143d8:	cmp	w0, #0x5a
  4143dc:	b.ls	41440c <ferror@plt+0x12e7c>  // b.plast
  4143e0:	cmp	w20, #0x2e
  4143e4:	b.hi	4144b4 <ferror@plt+0x12f24>  // b.pmore
  4143e8:	cmp	w20, #0x21
  4143ec:	b.eq	414630 <ferror@plt+0x130a0>  // b.none
  4143f0:	b.ls	414488 <ferror@plt+0x12ef8>  // b.plast
  4143f4:	cmp	w20, #0x23
  4143f8:	b.ne	41458c <ferror@plt+0x12ffc>  // b.any
  4143fc:	mov	x0, x19
  414400:	bl	402318 <ferror@plt+0xd88>
  414404:	mov	w0, #0x0                   	// #0
  414408:	b	4143c0 <ferror@plt+0x12e30>
  41440c:	adrp	x3, 41a000 <ferror@plt+0x18a70>
  414410:	add	x3, x3, #0xca0
  414414:	mov	w0, #0x0                   	// #0
  414418:	ldrb	w2, [x3, w2, sxtw]
  41441c:	str	w2, [x19, #32]
  414420:	cmp	w2, #0x1
  414424:	b.ne	4143c0 <ferror@plt+0x12e30>  // b.any
  414428:	cmp	w20, #0x2e
  41442c:	b.ne	4143e0 <ferror@plt+0x12e50>  // b.any
  414430:	ldrb	w20, [x5, x21]
  414434:	bl	401440 <__ctype_b_loc@plt>
  414438:	ldr	x0, [x0]
  41443c:	ubfiz	x1, x20, #1, #8
  414440:	ldrh	w0, [x0, x1]
  414444:	tbnz	w0, #11, 414670 <ferror@plt+0x130e0>
  414448:	cmp	w20, #0x40
  41444c:	b.ls	414478 <ferror@plt+0x12ee8>  // b.plast
  414450:	adrp	x2, 433000 <ferror@plt+0x31a70>
  414454:	mov	w0, #0x5a                  	// #90
  414458:	mov	w1, #0x46                  	// #70
  41445c:	ldr	x2, [x2, #584]
  414460:	ldr	x2, [x2, #1248]
  414464:	ldrb	w2, [x2]
  414468:	cmp	w2, #0x64
  41446c:	csel	w0, w0, w1, ne  // ne = any
  414470:	cmp	w20, w0
  414474:	b.le	414670 <ferror@plt+0x130e0>
  414478:	mov	x0, x19
  41447c:	mov	w1, #0x2e                  	// #46
  414480:	bl	4022f8 <ferror@plt+0xd68>
  414484:	b	4143c0 <ferror@plt+0x12e30>
  414488:	cmp	w20, #0xd
  41448c:	b.hi	414584 <ferror@plt+0x12ff4>  // b.pmore
  414490:	sub	w0, w20, #0x1
  414494:	and	w0, w0, #0xff
  414498:	cmp	w0, #0x7
  41449c:	b.ls	41458c <ferror@plt+0x12ffc>  // b.plast
  4144a0:	mov	x0, x19
  4144a4:	mov	w1, w20
  4144a8:	bl	402450 <ferror@plt+0xec0>
  4144ac:	mov	w0, #0x0                   	// #0
  4144b0:	b	4143c0 <ferror@plt+0x12e30>
  4144b4:	cmp	w20, #0x46
  4144b8:	b.hi	4144e4 <ferror@plt+0x12f54>  // b.pmore
  4144bc:	cmp	w20, #0x40
  4144c0:	b.hi	4144d4 <ferror@plt+0x12f44>  // b.pmore
  4144c4:	sub	w0, w20, #0x30
  4144c8:	and	w0, w0, #0xff
  4144cc:	cmp	w0, #0x9
  4144d0:	b.hi	41458c <ferror@plt+0x12ffc>  // b.pmore
  4144d4:	mov	w1, w20
  4144d8:	mov	x0, x19
  4144dc:	bl	4024f8 <ferror@plt+0xf68>
  4144e0:	b	4143c0 <ferror@plt+0x12e30>
  4144e4:	cmp	w20, #0x5b
  4144e8:	b.ne	41458c <ferror@plt+0x12ffc>  // b.any
  4144ec:	ldr	x1, [x19, #48]
  4144f0:	stp	x23, x24, [sp, #48]
  4144f4:	mov	w0, #0x2c                  	// #44
  4144f8:	str	w0, [x19, #32]
  4144fc:	add	x24, x19, #0x28
  414500:	mov	x0, x24
  414504:	bl	401810 <ferror@plt+0x280>
  414508:	ldr	x2, [x19]
  41450c:	ldrb	w0, [x2, x21]
  414510:	strb	w0, [sp, #79]
  414514:	cbz	w0, 4145d0 <ferror@plt+0x13040>
  414518:	mov	x22, #0x0                   	// #0
  41451c:	mov	x20, #0x1                   	// #1
  414520:	cmp	w0, #0x5c
  414524:	add	x23, x21, #0x1
  414528:	b.eq	41459c <ferror@plt+0x1300c>  // b.none
  41452c:	cmp	w0, #0x5b
  414530:	cinc	x1, x20, eq  // eq = none
  414534:	cmp	w0, #0x5d
  414538:	cset	x20, eq  // eq = none
  41453c:	cmp	w0, #0xa
  414540:	cinc	x22, x22, eq  // eq = none
  414544:	subs	x20, x1, x20
  414548:	b.ne	41469c <ferror@plt+0x1310c>  // b.any
  41454c:	ldrb	w2, [x2, x23]
  414550:	mov	x0, x24
  414554:	mov	w1, #0x0                   	// #0
  414558:	strb	w2, [sp, #79]
  41455c:	bl	4019f8 <ferror@plt+0x468>
  414560:	ldr	x1, [x19, #16]
  414564:	mov	w0, #0x0                   	// #0
  414568:	add	x22, x1, x22
  41456c:	stp	x23, x22, [x19, #8]
  414570:	ldp	x19, x20, [sp, #16]
  414574:	ldp	x21, x22, [sp, #32]
  414578:	ldp	x23, x24, [sp, #48]
  41457c:	ldp	x29, x30, [sp], #80
  414580:	ret
  414584:	cmp	w20, #0x20
  414588:	b.eq	4144a0 <ferror@plt+0x12f10>  // b.none
  41458c:	mov	w1, w20
  414590:	mov	x0, x19
  414594:	bl	4022f8 <ferror@plt+0xd68>
  414598:	b	4143c0 <ferror@plt+0x12e30>
  41459c:	ldrb	w2, [x2, x23]
  4145a0:	add	x1, sp, #0x4f
  4145a4:	strb	w2, [sp, #79]
  4145a8:	mov	x0, x24
  4145ac:	cmp	w2, #0xa
  4145b0:	add	x21, x21, #0x2
  4145b4:	cinc	x22, x22, eq  // eq = none
  4145b8:	cbz	w2, 4145d4 <ferror@plt+0x13044>
  4145bc:	bl	401940 <ferror@plt+0x3b0>
  4145c0:	ldr	x2, [x19]
  4145c4:	ldrb	w0, [x2, x21]
  4145c8:	strb	w0, [sp, #79]
  4145cc:	cbnz	w0, 414520 <ferror@plt+0x12f90>
  4145d0:	mov	x23, x21
  4145d4:	ldr	x1, [x19, #16]
  4145d8:	str	x23, [x19, #8]
  4145dc:	mov	w0, #0x16                  	// #22
  4145e0:	bl	402918 <ferror@plt+0x1388>
  4145e4:	ldp	x23, x24, [sp, #48]
  4145e8:	b	4143c0 <ferror@plt+0x12e30>
  4145ec:	mov	x0, x19
  4145f0:	bl	4023e0 <ferror@plt+0xe50>
  4145f4:	ldp	x1, x0, [x19]
  4145f8:	ldr	x3, [x21]
  4145fc:	ldrb	w2, [x1, x0]
  414600:	cmp	w2, #0x5f
  414604:	ubfiz	x1, x2, #1, #8
  414608:	ldrh	w1, [x3, x1]
  41460c:	and	w1, w1, #0x8
  414610:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  414614:	b.eq	414680 <ferror@plt+0x130f0>  // b.none
  414618:	add	x0, x0, #0x1
  41461c:	str	x0, [x19, #8]
  414620:	mov	x0, x19
  414624:	bl	402690 <ferror@plt+0x1100>
  414628:	mov	w0, #0x0                   	// #0
  41462c:	b	4143c0 <ferror@plt+0x12e30>
  414630:	ldrb	w0, [x5, x21]
  414634:	cmp	w0, #0x3d
  414638:	b.eq	414664 <ferror@plt+0x130d4>  // b.none
  41463c:	cmp	w0, #0x3c
  414640:	b.eq	414690 <ferror@plt+0x13100>  // b.none
  414644:	cmp	w0, #0x3e
  414648:	b.ne	41458c <ferror@plt+0x12ffc>  // b.any
  41464c:	mov	w0, #0x12                  	// #18
  414650:	str	w0, [x19, #32]
  414654:	add	x1, x1, #0x2
  414658:	mov	w0, #0x0                   	// #0
  41465c:	str	x1, [x19, #8]
  414660:	b	4143c0 <ferror@plt+0x12e30>
  414664:	mov	w0, #0x13                  	// #19
  414668:	str	w0, [x19, #32]
  41466c:	b	414654 <ferror@plt+0x130c4>
  414670:	mov	x0, x19
  414674:	mov	w1, #0x2e                  	// #46
  414678:	bl	4024f8 <ferror@plt+0xf68>
  41467c:	b	4143c0 <ferror@plt+0x12e30>
  414680:	ldr	x1, [x19, #16]
  414684:	mov	w0, #0x15                  	// #21
  414688:	bl	402918 <ferror@plt+0x1388>
  41468c:	b	4143c0 <ferror@plt+0x12e30>
  414690:	mov	w0, #0x11                  	// #17
  414694:	str	w0, [x19, #32]
  414698:	b	414654 <ferror@plt+0x130c4>
  41469c:	mov	x0, x24
  4146a0:	add	x1, sp, #0x4f
  4146a4:	bl	401940 <ferror@plt+0x3b0>
  4146a8:	mov	x21, x23
  4146ac:	ldr	x2, [x19]
  4146b0:	ldrb	w0, [x2, x23]
  4146b4:	strb	w0, [sp, #79]
  4146b8:	cbnz	w0, 414520 <ferror@plt+0x12f90>
  4146bc:	b	4145d0 <ferror@plt+0x13040>
  4146c0:	stp	x29, x30, [sp, #-320]!
  4146c4:	mov	x29, sp
  4146c8:	stp	x21, x22, [sp, #32]
  4146cc:	adrp	x22, 433000 <ferror@plt+0x31a70>
  4146d0:	mov	x21, x0
  4146d4:	ldr	x0, [x22, #584]
  4146d8:	stp	x19, x20, [sp, #16]
  4146dc:	stp	x25, x26, [sp, #64]
  4146e0:	and	w26, w1, #0xff
  4146e4:	ldr	w2, [x0, #1128]
  4146e8:	and	w25, w1, #0x8
  4146ec:	ldr	w1, [x0, #1132]
  4146f0:	str	x27, [sp, #80]
  4146f4:	mov	w27, #0x0                   	// #0
  4146f8:	cmp	w2, w1
  4146fc:	b.ne	4149f8 <ferror@plt+0x13468>  // b.any
  414700:	stp	x23, x24, [sp, #48]
  414704:	adrp	x23, 41a000 <ferror@plt+0x18a70>
  414708:	adrp	x24, 41a000 <ferror@plt+0x18a70>
  41470c:	add	x23, x23, #0xc40
  414710:	add	x24, x24, #0xe88
  414714:	b	414748 <ferror@plt+0x131b8>
  414718:	ldr	x0, [x21, #288]
  41471c:	mov	w27, #0x1                   	// #1
  414720:	bl	4019f8 <ferror@plt+0x468>
  414724:	mov	x0, x21
  414728:	bl	402760 <ferror@plt+0x11d0>
  41472c:	mov	w20, w0
  414730:	ldr	x0, [x22, #584]
  414734:	ldr	w2, [x0, #1128]
  414738:	ldr	w1, [x0, #1132]
  41473c:	cmp	w2, w1
  414740:	b.ne	4149f0 <ferror@plt+0x13460>  // b.any
  414744:	cbnz	w20, 414920 <ferror@plt+0x13390>
  414748:	ldr	w19, [x21, #32]
  41474c:	cbz	w19, 414a34 <ferror@plt+0x134a4>
  414750:	cmp	w19, #0x22
  414754:	b.eq	414724 <ferror@plt+0x13194>  // b.none
  414758:	ldrb	w1, [x23, w19, uxtw]
  41475c:	cmp	w1, #0xff
  414760:	b.ne	414718 <ferror@plt+0x13188>  // b.any
  414764:	cmp	w19, #0x2e
  414768:	b.eq	414a44 <ferror@plt+0x134b4>  // b.none
  41476c:	b.hi	4147b8 <ferror@plt+0x13228>  // b.pmore
  414770:	cmp	w19, #0x21
  414774:	b.eq	414a3c <ferror@plt+0x134ac>  // b.none
  414778:	b.hi	414870 <ferror@plt+0x132e0>  // b.pmore
  41477c:	cmp	w19, #0x4
  414780:	b.eq	414a88 <ferror@plt+0x134f8>  // b.none
  414784:	sub	w0, w19, #0x10
  414788:	cmp	w0, #0x5
  41478c:	b.ls	4147e8 <ferror@plt+0x13258>  // b.plast
  414790:	ldr	x1, [x21, #16]
  414794:	mov	w0, #0x18                  	// #24
  414798:	bl	402918 <ferror@plt+0x1388>
  41479c:	mov	w20, w0
  4147a0:	cbnz	w20, 414918 <ferror@plt+0x13388>
  4147a4:	mov	x0, x21
  4147a8:	mov	w27, #0x1                   	// #1
  4147ac:	bl	402760 <ferror@plt+0x11d0>
  4147b0:	mov	w20, w0
  4147b4:	b	414730 <ferror@plt+0x131a0>
  4147b8:	cmp	w19, #0x56
  4147bc:	b.hi	414940 <ferror@plt+0x133b0>  // b.pmore
  4147c0:	cmp	w19, #0x53
  4147c4:	b.hi	414a50 <ferror@plt+0x134c0>  // b.pmore
  4147c8:	cmp	w19, #0x42
  4147cc:	b.ne	4148b4 <ferror@plt+0x13324>  // b.any
  4147d0:	cbz	w25, 414ac0 <ferror@plt+0x13530>
  4147d4:	ldr	x1, [x21, #16]
  4147d8:	mov	w0, #0xe                   	// #14
  4147dc:	bl	402918 <ferror@plt+0x1388>
  4147e0:	mov	w20, w0
  4147e4:	b	4147a0 <ferror@plt+0x13210>
  4147e8:	ldr	x0, [x21, #288]
  4147ec:	mov	w1, w19
  4147f0:	bl	4019f8 <ferror@plt+0x468>
  4147f4:	ldr	x0, [x21, #288]
  4147f8:	mov	w1, #0x4f                  	// #79
  4147fc:	bl	4019f8 <ferror@plt+0x468>
  414800:	mov	x0, x21
  414804:	bl	402760 <ferror@plt+0x11d0>
  414808:	mov	w20, w0
  41480c:	cbnz	w0, 414918 <ferror@plt+0x13388>
  414810:	ldr	w0, [x21, #32]
  414814:	cmp	w0, #0x2d
  414818:	b.ne	414904 <ferror@plt+0x13374>  // b.any
  41481c:	ldr	x1, [x21, #40]
  414820:	mov	x0, x21
  414824:	mov	w2, #0x1                   	// #1
  414828:	bl	403e08 <ferror@plt+0x2878>
  41482c:	mov	x0, x21
  414830:	bl	402760 <ferror@plt+0x11d0>
  414834:	mov	w20, w0
  414838:	cbnz	w0, 414918 <ferror@plt+0x13388>
  41483c:	ldr	w0, [x21, #32]
  414840:	cmp	w0, #0x46
  414844:	b.eq	414958 <ferror@plt+0x133c8>  // b.none
  414848:	ldr	x0, [x21, #288]
  41484c:	mov	x1, #0xffffffffffffffff    	// #-1
  414850:	bl	401ab0 <ferror@plt+0x520>
  414854:	ldr	x0, [x22, #584]
  414858:	ldr	w2, [x0, #1128]
  41485c:	ldr	w1, [x0, #1132]
  414860:	cmp	w2, w1
  414864:	b.ne	414b14 <ferror@plt+0x13584>  // b.any
  414868:	mov	w27, #0x1                   	// #1
  41486c:	b	414748 <ferror@plt+0x131b8>
  414870:	cmp	w19, #0x2a
  414874:	b.eq	4148bc <ferror@plt+0x1332c>  // b.none
  414878:	cmp	w19, #0x2c
  41487c:	b.ne	414790 <ferror@plt+0x13200>  // b.any
  414880:	ldr	x0, [x21, #280]
  414884:	mov	x2, x24
  414888:	add	x1, sp, #0x60
  41488c:	mov	w27, #0x1                   	// #1
  414890:	bl	40f4b8 <ferror@plt+0xdf28>
  414894:	ldr	x1, [x21, #40]
  414898:	mov	w2, #0x41                  	// #65
  41489c:	mov	x0, x21
  4148a0:	bl	403e38 <ferror@plt+0x28a8>
  4148a4:	mov	x0, x21
  4148a8:	bl	402760 <ferror@plt+0x11d0>
  4148ac:	mov	w20, w0
  4148b0:	b	414730 <ferror@plt+0x131a0>
  4148b4:	cmp	w19, #0x4a
  4148b8:	b.ne	414790 <ferror@plt+0x13200>  // b.any
  4148bc:	ldr	x0, [x21, #288]
  4148c0:	mov	w1, #0x30                  	// #48
  4148c4:	bl	4019f8 <ferror@plt+0x468>
  4148c8:	mov	x0, x21
  4148cc:	bl	402760 <ferror@plt+0x11d0>
  4148d0:	mov	w20, w0
  4148d4:	cbnz	w0, 414918 <ferror@plt+0x13388>
  4148d8:	ldr	w0, [x21, #32]
  4148dc:	cmp	w0, #0x2d
  4148e0:	b.eq	414af8 <ferror@plt+0x13568>  // b.none
  4148e4:	ldr	x1, [x21, #16]
  4148e8:	mov	w0, #0x18                  	// #24
  4148ec:	bl	402918 <ferror@plt+0x1388>
  4148f0:	mov	w20, w0
  4148f4:	cbnz	w0, 414918 <ferror@plt+0x13388>
  4148f8:	cmp	w19, #0x4a
  4148fc:	b.ne	4147a4 <ferror@plt+0x13214>  // b.any
  414900:	b	4149d4 <ferror@plt+0x13444>
  414904:	ldr	x1, [x21, #16]
  414908:	mov	w0, #0x18                  	// #24
  41490c:	bl	402918 <ferror@plt+0x1388>
  414910:	mov	w20, w0
  414914:	cbz	w0, 41482c <ferror@plt+0x1329c>
  414918:	ldr	x0, [x22, #584]
  41491c:	ldr	w0, [x0, #1128]
  414920:	ldp	x23, x24, [sp, #48]
  414924:	mov	w0, w20
  414928:	ldp	x19, x20, [sp, #16]
  41492c:	ldp	x21, x22, [sp, #32]
  414930:	ldp	x25, x26, [sp, #64]
  414934:	ldr	x27, [sp, #80]
  414938:	ldp	x29, x30, [sp], #320
  41493c:	ret
  414940:	cmp	w19, #0x58
  414944:	b.hi	414988 <ferror@plt+0x133f8>  // b.pmore
  414948:	ldr	x0, [x21, #288]
  41494c:	cset	w1, eq  // eq = none
  414950:	add	w1, w1, #0x57
  414954:	bl	4019f8 <ferror@plt+0x468>
  414958:	mov	x0, x21
  41495c:	bl	402760 <ferror@plt+0x11d0>
  414960:	mov	w20, w0
  414964:	cbnz	w0, 414918 <ferror@plt+0x13388>
  414968:	ldr	w0, [x21, #32]
  41496c:	cmp	w0, #0x2d
  414970:	b.ne	414790 <ferror@plt+0x13200>  // b.any
  414974:	ldr	x1, [x21, #40]
  414978:	mov	x0, x21
  41497c:	mov	w2, #0x1                   	// #1
  414980:	bl	403e08 <ferror@plt+0x2878>
  414984:	b	4147a4 <ferror@plt+0x13214>
  414988:	cmp	w19, #0x59
  41498c:	mov	w1, #0x59                  	// #89
  414990:	b.ne	414790 <ferror@plt+0x13200>  // b.any
  414994:	ldr	x0, [x21, #288]
  414998:	bl	4019f8 <ferror@plt+0x468>
  41499c:	mov	x0, x21
  4149a0:	bl	402760 <ferror@plt+0x11d0>
  4149a4:	mov	w20, w0
  4149a8:	cbnz	w0, 414918 <ferror@plt+0x13388>
  4149ac:	ldr	w0, [x21, #32]
  4149b0:	cmp	w0, #0x2d
  4149b4:	b.eq	414ae4 <ferror@plt+0x13554>  // b.none
  4149b8:	ldr	x1, [x21, #16]
  4149bc:	mov	w0, #0x18                  	// #24
  4149c0:	bl	402918 <ferror@plt+0x1388>
  4149c4:	mov	w20, w0
  4149c8:	cbnz	w0, 414918 <ferror@plt+0x13388>
  4149cc:	cmp	w19, #0x21
  4149d0:	b.ne	4147a4 <ferror@plt+0x13214>  // b.any
  4149d4:	ldr	x0, [x21, #288]
  4149d8:	mov	w1, #0x56                  	// #86
  4149dc:	bl	4019f8 <ferror@plt+0x468>
  4149e0:	ldr	x0, [x21, #288]
  4149e4:	mov	w1, #0x2d                  	// #45
  4149e8:	bl	4019f8 <ferror@plt+0x468>
  4149ec:	b	4147a4 <ferror@plt+0x13214>
  4149f0:	ldp	x23, x24, [sp, #48]
  4149f4:	cbnz	w20, 414924 <ferror@plt+0x13394>
  4149f8:	ldr	w0, [x0, #1128]
  4149fc:	mov	w20, #0x8                   	// #8
  414a00:	cmp	w0, w1
  414a04:	b.ne	414924 <ferror@plt+0x13394>  // b.any
  414a08:	eor	w0, w27, #0x1
  414a0c:	cmp	w25, #0x0
  414a10:	csel	w0, w0, wzr, ne  // ne = any
  414a14:	cbnz	w0, 414ad0 <ferror@plt+0x13540>
  414a18:	ldr	w20, [x21, #32]
  414a1c:	cbnz	w20, 414b0c <ferror@plt+0x1357c>
  414a20:	tbz	w26, #2, 414924 <ferror@plt+0x13394>
  414a24:	ldr	x0, [x21, #288]
  414a28:	mov	w1, #0x4b                  	// #75
  414a2c:	bl	4019f8 <ferror@plt+0x468>
  414a30:	b	414924 <ferror@plt+0x13394>
  414a34:	ldp	x23, x24, [sp, #48]
  414a38:	b	4149f8 <ferror@plt+0x13468>
  414a3c:	mov	w1, #0x2f                  	// #47
  414a40:	b	414994 <ferror@plt+0x13404>
  414a44:	mov	x0, x21
  414a48:	bl	403f68 <ferror@plt+0x29d8>
  414a4c:	b	4147a4 <ferror@plt+0x13214>
  414a50:	ldr	x0, [x21, #288]
  414a54:	sub	w1, w19, #0x20
  414a58:	mov	w27, #0x1                   	// #1
  414a5c:	bl	4019f8 <ferror@plt+0x468>
  414a60:	ldr	x0, [x21, #288]
  414a64:	mov	w1, #0x56                  	// #86
  414a68:	bl	4019f8 <ferror@plt+0x468>
  414a6c:	ldr	x0, [x21, #288]
  414a70:	mov	w1, #0x2d                  	// #45
  414a74:	bl	4019f8 <ferror@plt+0x468>
  414a78:	mov	x0, x21
  414a7c:	bl	402760 <ferror@plt+0x11d0>
  414a80:	mov	w20, w0
  414a84:	b	414730 <ferror@plt+0x131a0>
  414a88:	mov	x0, x21
  414a8c:	bl	414278 <ferror@plt+0x12ce8>
  414a90:	tst	w0, #0xff
  414a94:	b.ne	414ab0 <ferror@plt+0x13520>  // b.any
  414a98:	mov	x0, x21
  414a9c:	bl	402760 <ferror@plt+0x11d0>
  414aa0:	mov	w20, w0
  414aa4:	cbnz	w0, 414918 <ferror@plt+0x13388>
  414aa8:	mov	x0, x21
  414aac:	bl	403f68 <ferror@plt+0x29d8>
  414ab0:	ldr	x0, [x21, #288]
  414ab4:	mov	w1, #0x4                   	// #4
  414ab8:	bl	4019f8 <ferror@plt+0x468>
  414abc:	b	4147a4 <ferror@plt+0x13214>
  414ac0:	ldr	x0, [x21, #288]
  414ac4:	mov	w1, #0x3b                  	// #59
  414ac8:	bl	4019f8 <ferror@plt+0x468>
  414acc:	b	4147a4 <ferror@plt+0x13214>
  414ad0:	mov	x1, #0x0                   	// #0
  414ad4:	mov	w0, #0xd                   	// #13
  414ad8:	bl	402918 <ferror@plt+0x1388>
  414adc:	mov	w20, w0
  414ae0:	b	414924 <ferror@plt+0x13394>
  414ae4:	ldr	x1, [x21, #40]
  414ae8:	mov	x0, x21
  414aec:	mov	w2, #0x1                   	// #1
  414af0:	bl	403e08 <ferror@plt+0x2878>
  414af4:	b	4149cc <ferror@plt+0x1343c>
  414af8:	ldr	x1, [x21, #40]
  414afc:	mov	x0, x21
  414b00:	mov	w2, #0x0                   	// #0
  414b04:	bl	403e08 <ferror@plt+0x2878>
  414b08:	b	4148f8 <ferror@plt+0x13368>
  414b0c:	mov	w20, #0x0                   	// #0
  414b10:	b	414924 <ferror@plt+0x13394>
  414b14:	ldr	w0, [x0, #1128]
  414b18:	mov	w20, #0x8                   	// #8
  414b1c:	ldp	x23, x24, [sp, #48]
  414b20:	cmp	w0, w1
  414b24:	b.ne	414924 <ferror@plt+0x13394>  // b.any
  414b28:	b	414a18 <ferror@plt+0x13488>
  414b2c:	nop
  414b30:	stp	x29, x30, [sp, #-32]!
  414b34:	mov	x29, sp
  414b38:	ldr	w1, [x0, #32]
  414b3c:	str	x19, [sp, #16]
  414b40:	mov	x19, x0
  414b44:	cbnz	w1, 414b94 <ferror@plt+0x13604>
  414b48:	ldr	x1, [x19, #16]
  414b4c:	mov	w0, #0x14                  	// #20
  414b50:	bl	402918 <ferror@plt+0x1388>
  414b54:	mov	w1, w0
  414b58:	cbnz	w1, 414b74 <ferror@plt+0x135e4>
  414b5c:	adrp	x0, 433000 <ferror@plt+0x31a70>
  414b60:	ldr	x0, [x0, #584]
  414b64:	ldr	w2, [x0, #1128]
  414b68:	ldr	w0, [x0, #1132]
  414b6c:	cmp	w2, w0
  414b70:	b.eq	414b84 <ferror@plt+0x135f4>  // b.none
  414b74:	mov	x0, x19
  414b78:	ldr	x19, [sp, #16]
  414b7c:	ldp	x29, x30, [sp], #32
  414b80:	b	404080 <ferror@plt+0x2af0>
  414b84:	mov	w0, #0x0                   	// #0
  414b88:	ldr	x19, [sp, #16]
  414b8c:	ldp	x29, x30, [sp], #32
  414b90:	ret
  414b94:	mov	w1, #0x0                   	// #0
  414b98:	bl	4146c0 <ferror@plt+0x13130>
  414b9c:	mov	w1, w0
  414ba0:	b	414b58 <ferror@plt+0x135c8>
  414ba4:	nop
  414ba8:	stp	x29, x30, [sp, #-48]!
  414bac:	adrp	x5, 433000 <ferror@plt+0x31a70>
  414bb0:	adrp	x3, 41d000 <ferror@plt+0x1ba70>
  414bb4:	mov	x29, sp
  414bb8:	stp	x19, x20, [sp, #16]
  414bbc:	add	x3, x3, #0x470
  414bc0:	adrp	x2, 41c000 <ferror@plt+0x1aa70>
  414bc4:	ldr	x19, [x5, #584]
  414bc8:	add	x2, x2, #0xef0
  414bcc:	str	x21, [sp, #32]
  414bd0:	mov	w4, #0x46                  	// #70
  414bd4:	mov	w20, w0
  414bd8:	mov	x21, x1
  414bdc:	str	x2, [x19, #1120]
  414be0:	mov	x0, x2
  414be4:	strb	w4, [x19, #1140]
  414be8:	str	x3, [x19, #1256]
  414bec:	bl	401260 <strlen@plt>
  414bf0:	strb	w0, [x19, #1136]
  414bf4:	mov	x1, x21
  414bf8:	adrp	x4, 414000 <ferror@plt+0x12a70>
  414bfc:	adrp	x3, 417000 <ferror@plt+0x15a70>
  414c00:	add	x4, x4, #0xc48
  414c04:	add	x3, x3, #0xd98
  414c08:	adrp	x2, 418000 <ferror@plt+0x16a70>
  414c0c:	add	x2, x2, #0x120
  414c10:	mov	w0, w20
  414c14:	ldr	x21, [sp, #32]
  414c18:	str	x4, [x19, #1784]
  414c1c:	str	x3, [x19, #1792]
  414c20:	adrp	x4, 41d000 <ferror@plt+0x1ba70>
  414c24:	str	x2, [x19, #1800]
  414c28:	add	x4, x4, #0x28
  414c2c:	ldp	x19, x20, [sp, #16]
  414c30:	adrp	x3, 41d000 <ferror@plt+0x1ba70>
  414c34:	ldp	x29, x30, [sp], #48
  414c38:	add	x3, x3, #0x38
  414c3c:	adrp	x2, 41d000 <ferror@plt+0x1ba70>
  414c40:	add	x2, x2, #0x48
  414c44:	b	403218 <ferror@plt+0x1c88>
  414c48:	stp	x29, x30, [sp, #-96]!
  414c4c:	mov	x29, sp
  414c50:	stp	x19, x20, [sp, #16]
  414c54:	mov	x19, x0
  414c58:	ldr	x20, [x0, #8]
  414c5c:	stp	x21, x22, [sp, #32]
  414c60:	ldr	x0, [x0]
  414c64:	add	x3, x20, #0x1
  414c68:	str	x3, [x19, #8]
  414c6c:	add	x22, x0, x20
  414c70:	ldrb	w1, [x0, x20]
  414c74:	cmp	w1, #0x7d
  414c78:	b.ls	414c90 <ferror@plt+0x13700>  // b.plast
  414c7c:	mov	x0, x19
  414c80:	ldp	x19, x20, [sp, #16]
  414c84:	ldp	x21, x22, [sp, #32]
  414c88:	ldp	x29, x30, [sp], #96
  414c8c:	b	4022f8 <ferror@plt+0xd68>
  414c90:	adrp	x2, 41d000 <ferror@plt+0x1ba70>
  414c94:	add	x2, x2, #0x6c
  414c98:	ldrh	w2, [x2, w1, uxtw #1]
  414c9c:	adr	x4, 414ca8 <ferror@plt+0x13718>
  414ca0:	add	x2, x4, w2, sxth #2
  414ca4:	br	x2
  414ca8:	mov	x0, x19
  414cac:	ldp	x19, x20, [sp, #16]
  414cb0:	ldp	x21, x22, [sp, #32]
  414cb4:	ldp	x29, x30, [sp], #96
  414cb8:	b	4024f8 <ferror@plt+0xf68>
  414cbc:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  414cc0:	stp	x25, x26, [sp, #64]
  414cc4:	adrp	x21, 41a000 <ferror@plt+0x18a70>
  414cc8:	ldr	x26, [x0, #3464]
  414ccc:	stp	x23, x24, [sp, #48]
  414cd0:	add	x21, x21, #0xd91
  414cd4:	mov	x23, #0x0                   	// #0
  414cd8:	cbz	x26, 414d38 <ferror@plt+0x137a8>
  414cdc:	str	x27, [sp, #80]
  414ce0:	ldurb	w24, [x21, #-1]
  414ce4:	mov	x1, x21
  414ce8:	mov	x0, x22
  414cec:	and	x25, x24, #0x7f
  414cf0:	and	w27, w24, #0xffffff7f
  414cf4:	mov	x2, x25
  414cf8:	bl	401320 <strncmp@plt>
  414cfc:	cbnz	w0, 414d24 <ferror@plt+0x13794>
  414d00:	bl	401440 <__ctype_b_loc@plt>
  414d04:	ldrb	w1, [x22, w27, sxtw]
  414d08:	ldr	x2, [x0]
  414d0c:	cmp	w1, #0x5f
  414d10:	ubfiz	x0, x1, #1, #8
  414d14:	ldrh	w0, [x2, x0]
  414d18:	and	w0, w0, #0x8
  414d1c:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  414d20:	b.eq	415314 <ferror@plt+0x13d84>  // b.none
  414d24:	add	x23, x23, #0x1
  414d28:	add	x21, x21, #0xa
  414d2c:	cmp	x26, x23
  414d30:	b.ne	414ce0 <ferror@plt+0x13750>  // b.any
  414d34:	ldr	x27, [sp, #80]
  414d38:	mov	x0, x19
  414d3c:	bl	402690 <ferror@plt+0x1100>
  414d40:	mov	w21, #0x0                   	// #0
  414d44:	ldr	x0, [x19, #48]
  414d48:	sub	x0, x0, #0x1
  414d4c:	cmp	x0, #0x1
  414d50:	b.hi	415264 <ferror@plt+0x13cd4>  // b.pmore
  414d54:	ldp	x23, x24, [sp, #48]
  414d58:	ldp	x25, x26, [sp, #64]
  414d5c:	b	414d6c <ferror@plt+0x137dc>
  414d60:	mov	x0, x19
  414d64:	mov	w21, #0x0                   	// #0
  414d68:	bl	402450 <ferror@plt+0xec0>
  414d6c:	mov	w0, w21
  414d70:	ldp	x19, x20, [sp, #16]
  414d74:	ldp	x21, x22, [sp, #32]
  414d78:	ldp	x29, x30, [sp], #96
  414d7c:	ret
  414d80:	sub	w1, w1, #0x52
  414d84:	mov	w21, #0x0                   	// #0
  414d88:	str	w1, [x19, #32]
  414d8c:	b	414d6c <ferror@plt+0x137dc>
  414d90:	sub	w1, w1, #0x4
  414d94:	mov	w21, #0x0                   	// #0
  414d98:	str	w1, [x19, #32]
  414d9c:	b	414d6c <ferror@plt+0x137dc>
  414da0:	sub	w1, w1, #0x35
  414da4:	mov	w21, #0x0                   	// #0
  414da8:	str	w1, [x19, #32]
  414dac:	b	414d6c <ferror@plt+0x137dc>
  414db0:	ldrb	w0, [x0, x3]
  414db4:	cmp	w0, #0x3d
  414db8:	b.eq	4150a8 <ferror@plt+0x13b18>  // b.none
  414dbc:	mov	w0, #0x5                   	// #5
  414dc0:	adrp	x2, 41d000 <ferror@plt+0x1ba70>
  414dc4:	ldp	x21, x22, [sp, #32]
  414dc8:	str	w0, [x19, #32]
  414dcc:	ldr	x1, [x19, #16]
  414dd0:	add	x2, x2, #0x68
  414dd4:	ldp	x19, x20, [sp, #16]
  414dd8:	mov	w0, #0x28                  	// #40
  414ddc:	ldp	x29, x30, [sp], #96
  414de0:	b	402918 <ferror@plt+0x1388>
  414de4:	ldrb	w0, [x0, x3]
  414de8:	cmp	w0, #0x2b
  414dec:	b.eq	4150f0 <ferror@plt+0x13b60>  // b.none
  414df0:	cmp	w0, #0x3d
  414df4:	b.eq	4152a0 <ferror@plt+0x13d10>  // b.none
  414df8:	mov	w0, #0xb                   	// #11
  414dfc:	mov	w21, #0x0                   	// #0
  414e00:	str	w0, [x19, #32]
  414e04:	b	414d6c <ferror@plt+0x137dc>
  414e08:	mov	w1, #0x2c                  	// #44
  414e0c:	str	w1, [x19, #32]
  414e10:	add	x2, x0, x3
  414e14:	mov	x20, x3
  414e18:	ldrb	w4, [x0, x3]
  414e1c:	mov	x22, #0x0                   	// #0
  414e20:	cbnz	w4, 414e38 <ferror@plt+0x138a8>
  414e24:	b	415198 <ferror@plt+0x13c08>
  414e28:	cmp	w4, #0xa
  414e2c:	ldrb	w4, [x0, x20]
  414e30:	cinc	x22, x22, eq  // eq = none
  414e34:	cbz	w4, 415198 <ferror@plt+0x13c08>
  414e38:	mov	x1, x20
  414e3c:	cmp	w4, #0x22
  414e40:	add	x20, x20, #0x1
  414e44:	b.ne	414e28 <ferror@plt+0x13898>  // b.any
  414e48:	add	x0, x19, #0x28
  414e4c:	sub	x1, x1, x3
  414e50:	bl	401b18 <ferror@plt+0x588>
  414e54:	mov	w21, #0x0                   	// #0
  414e58:	ldr	x0, [x19, #16]
  414e5c:	add	x22, x0, x22
  414e60:	stp	x20, x22, [x19, #8]
  414e64:	b	414d6c <ferror@plt+0x137dc>
  414e68:	mov	w0, #0x6                   	// #6
  414e6c:	mov	w21, #0x0                   	// #0
  414e70:	str	w0, [x19, #32]
  414e74:	b	414d6c <ferror@plt+0x137dc>
  414e78:	ldrb	w0, [x0, x3]
  414e7c:	cmp	w0, #0x3d
  414e80:	b.eq	415120 <ferror@plt+0x13b90>  // b.none
  414e84:	mov	w0, #0x8                   	// #8
  414e88:	mov	w21, #0x0                   	// #0
  414e8c:	str	w0, [x19, #32]
  414e90:	b	414d6c <ferror@plt+0x137dc>
  414e94:	ldrb	w0, [x0, x3]
  414e98:	cmp	w0, #0x3d
  414e9c:	b.eq	4151b4 <ferror@plt+0x13c24>  // b.none
  414ea0:	mov	w0, #0xd                   	// #13
  414ea4:	mov	w21, #0x0                   	// #0
  414ea8:	str	w0, [x19, #32]
  414eac:	b	414d6c <ferror@plt+0x137dc>
  414eb0:	ldrb	w0, [x0, x3]
  414eb4:	cmp	w0, #0x3d
  414eb8:	b.eq	415138 <ferror@plt+0x13ba8>  // b.none
  414ebc:	mov	w0, #0x7                   	// #7
  414ec0:	mov	w21, #0x0                   	// #0
  414ec4:	str	w0, [x19, #32]
  414ec8:	b	414d6c <ferror@plt+0x137dc>
  414ecc:	ldrb	w0, [x0, x3]
  414ed0:	cmp	w0, #0x7c
  414ed4:	b.eq	4151cc <ferror@plt+0x13c3c>  // b.none
  414ed8:	mov	x0, x19
  414edc:	mov	w1, #0x7c                  	// #124
  414ee0:	ldp	x19, x20, [sp, #16]
  414ee4:	ldp	x21, x22, [sp, #32]
  414ee8:	ldp	x29, x30, [sp], #96
  414eec:	b	4022f8 <ferror@plt+0xd68>
  414ef0:	ldrb	w1, [x0, x3]
  414ef4:	cmp	w1, #0x3e
  414ef8:	b.eq	415150 <ferror@plt+0x13bc0>  // b.none
  414efc:	cmp	w1, #0x3d
  414f00:	b.eq	4152d0 <ferror@plt+0x13d40>  // b.none
  414f04:	mov	w0, #0x15                  	// #21
  414f08:	mov	w21, #0x0                   	// #0
  414f0c:	str	w0, [x19, #32]
  414f10:	b	414d6c <ferror@plt+0x137dc>
  414f14:	ldrb	w20, [x0, x3]
  414f18:	bl	401440 <__ctype_b_loc@plt>
  414f1c:	ldr	x0, [x0]
  414f20:	ubfiz	x1, x20, #1, #8
  414f24:	ldrh	w0, [x0, x1]
  414f28:	tbnz	w0, #11, 4150c0 <ferror@plt+0x13b30>
  414f2c:	cmp	w20, #0x40
  414f30:	b.ls	414f5c <ferror@plt+0x139cc>  // b.plast
  414f34:	adrp	x2, 433000 <ferror@plt+0x31a70>
  414f38:	mov	w0, #0x5a                  	// #90
  414f3c:	mov	w1, #0x46                  	// #70
  414f40:	ldr	x2, [x2, #584]
  414f44:	ldr	x2, [x2, #1248]
  414f48:	ldrb	w2, [x2]
  414f4c:	cmp	w2, #0x64
  414f50:	csel	w0, w0, w1, ne  // ne = any
  414f54:	cmp	w20, w0
  414f58:	b.le	4150c0 <ferror@plt+0x13b30>
  414f5c:	mov	w0, #0x39                  	// #57
  414f60:	ldp	x21, x22, [sp, #32]
  414f64:	str	w0, [x19, #32]
  414f68:	ldr	x1, [x19, #16]
  414f6c:	mov	w0, #0x26                  	// #38
  414f70:	ldp	x19, x20, [sp, #16]
  414f74:	ldp	x29, x30, [sp], #96
  414f78:	b	402918 <ferror@plt+0x1388>
  414f7c:	ldrb	w0, [x0, x3]
  414f80:	cmp	w0, #0x2d
  414f84:	b.eq	41524c <ferror@plt+0x13cbc>  // b.none
  414f88:	cmp	w0, #0x3d
  414f8c:	b.eq	4152e8 <ferror@plt+0x13d58>  // b.none
  414f90:	mov	w0, #0xc                   	// #12
  414f94:	mov	w21, #0x0                   	// #0
  414f98:	str	w0, [x19, #32]
  414f9c:	b	414d6c <ferror@plt+0x137dc>
  414fa0:	ldrb	w0, [x0, x3]
  414fa4:	cmp	w0, #0xa
  414fa8:	b.ne	4150d8 <ferror@plt+0x13b48>  // b.any
  414fac:	add	x20, x20, #0x2
  414fb0:	mov	w0, #0x23                  	// #35
  414fb4:	mov	w21, #0x0                   	// #0
  414fb8:	str	x20, [x19, #8]
  414fbc:	str	w0, [x19, #32]
  414fc0:	b	414d6c <ferror@plt+0x137dc>
  414fc4:	ldrb	w0, [x0, x3]
  414fc8:	cmp	w0, #0x26
  414fcc:	b.eq	415200 <ferror@plt+0x13c70>  // b.none
  414fd0:	mov	x0, x19
  414fd4:	mov	w1, #0x26                  	// #38
  414fd8:	ldp	x19, x20, [sp, #16]
  414fdc:	ldp	x21, x22, [sp, #32]
  414fe0:	ldp	x29, x30, [sp], #96
  414fe4:	b	4022f8 <ferror@plt+0xd68>
  414fe8:	ldrb	w1, [x0, x3]
  414fec:	cmp	w1, #0x3c
  414ff0:	b.eq	415174 <ferror@plt+0x13be4>  // b.none
  414ff4:	cmp	w1, #0x3d
  414ff8:	b.eq	4152b8 <ferror@plt+0x13d28>  // b.none
  414ffc:	mov	w0, #0x14                  	// #20
  415000:	mov	w21, #0x0                   	// #0
  415004:	str	w0, [x19, #32]
  415008:	b	414d6c <ferror@plt+0x137dc>
  41500c:	mov	w0, #0x27                  	// #39
  415010:	mov	w21, #0x0                   	// #0
  415014:	str	w0, [x19, #32]
  415018:	b	414d6c <ferror@plt+0x137dc>
  41501c:	ldr	x1, [x19, #16]
  415020:	mov	w0, #0x24                  	// #36
  415024:	bl	402918 <ferror@plt+0x1388>
  415028:	mov	w21, w0
  41502c:	cbnz	w0, 414d6c <ferror@plt+0x137dc>
  415030:	mov	x0, x19
  415034:	bl	402318 <ferror@plt+0xd88>
  415038:	b	414d6c <ferror@plt+0x137dc>
  41503c:	ldrb	w0, [x0, x3]
  415040:	cmp	w0, #0x3d
  415044:	b.eq	415234 <ferror@plt+0x13ca4>  // b.none
  415048:	mov	w0, #0x21                  	// #33
  41504c:	mov	w21, #0x0                   	// #0
  415050:	str	w0, [x19, #32]
  415054:	b	414d6c <ferror@plt+0x137dc>
  415058:	mov	w0, #0x2a                  	// #42
  41505c:	mov	w21, #0x0                   	// #0
  415060:	str	w0, [x19, #32]
  415064:	b	414d6c <ferror@plt+0x137dc>
  415068:	ldrb	w0, [x0, x3]
  41506c:	cmp	w0, #0x2a
  415070:	b.eq	415300 <ferror@plt+0x13d70>  // b.none
  415074:	cmp	w0, #0x3d
  415078:	b.eq	415288 <ferror@plt+0x13cf8>  // b.none
  41507c:	mov	w0, #0x9                   	// #9
  415080:	mov	w21, #0x0                   	// #0
  415084:	str	w0, [x19, #32]
  415088:	b	414d6c <ferror@plt+0x137dc>
  41508c:	ldrb	w0, [x0, x3]
  415090:	cmp	w0, #0x3d
  415094:	b.eq	415108 <ferror@plt+0x13b78>  // b.none
  415098:	mov	w0, #0xa                   	// #10
  41509c:	mov	w21, #0x0                   	// #0
  4150a0:	str	w0, [x19, #32]
  4150a4:	b	414d6c <ferror@plt+0x137dc>
  4150a8:	add	x20, x20, #0x2
  4150ac:	mov	w0, #0x13                  	// #19
  4150b0:	mov	w21, #0x0                   	// #0
  4150b4:	str	x20, [x19, #8]
  4150b8:	str	w0, [x19, #32]
  4150bc:	b	414d6c <ferror@plt+0x137dc>
  4150c0:	mov	x0, x19
  4150c4:	mov	w1, #0x2e                  	// #46
  4150c8:	ldp	x19, x20, [sp, #16]
  4150cc:	ldp	x21, x22, [sp, #32]
  4150d0:	ldp	x29, x30, [sp], #96
  4150d4:	b	4024f8 <ferror@plt+0xf68>
  4150d8:	mov	x0, x19
  4150dc:	mov	w1, #0x5c                  	// #92
  4150e0:	ldp	x19, x20, [sp, #16]
  4150e4:	ldp	x21, x22, [sp, #32]
  4150e8:	ldp	x29, x30, [sp], #96
  4150ec:	b	4022f8 <ferror@plt+0xd68>
  4150f0:	add	x20, x20, #0x2
  4150f4:	mov	w0, #0x2                   	// #2
  4150f8:	mov	w21, #0x0                   	// #0
  4150fc:	str	x20, [x19, #8]
  415100:	str	w0, [x19, #32]
  415104:	b	414d6c <ferror@plt+0x137dc>
  415108:	add	x20, x20, #0x2
  41510c:	mov	w0, #0x1b                  	// #27
  415110:	mov	w21, #0x0                   	// #0
  415114:	str	x20, [x19, #8]
  415118:	str	w0, [x19, #32]
  41511c:	b	414d6c <ferror@plt+0x137dc>
  415120:	add	x20, x20, #0x2
  415124:	mov	w0, #0x19                  	// #25
  415128:	mov	w21, #0x0                   	// #0
  41512c:	str	x20, [x19, #8]
  415130:	str	w0, [x19, #32]
  415134:	b	414d6c <ferror@plt+0x137dc>
  415138:	add	x20, x20, #0x2
  41513c:	mov	w0, #0x18                  	// #24
  415140:	mov	w21, #0x0                   	// #0
  415144:	str	x20, [x19, #8]
  415148:	str	w0, [x19, #32]
  41514c:	b	414d6c <ferror@plt+0x137dc>
  415150:	add	x1, x20, #0x2
  415154:	str	x1, [x19, #8]
  415158:	ldrb	w0, [x0, x1]
  41515c:	cmp	w0, #0x3d
  415160:	b.eq	41535c <ferror@plt+0x13dcc>  // b.none
  415164:	mov	w0, #0xf                   	// #15
  415168:	mov	w21, #0x0                   	// #0
  41516c:	str	w0, [x19, #32]
  415170:	b	414d6c <ferror@plt+0x137dc>
  415174:	add	x1, x20, #0x2
  415178:	str	x1, [x19, #8]
  41517c:	ldrb	w0, [x0, x1]
  415180:	cmp	w0, #0x3d
  415184:	b.eq	415374 <ferror@plt+0x13de4>  // b.none
  415188:	mov	w0, #0xe                   	// #14
  41518c:	mov	w21, #0x0                   	// #0
  415190:	str	w0, [x19, #32]
  415194:	b	414d6c <ferror@plt+0x137dc>
  415198:	ldp	x21, x22, [sp, #32]
  41519c:	str	x20, [x19, #8]
  4151a0:	ldr	x1, [x19, #16]
  4151a4:	mov	w0, #0x16                  	// #22
  4151a8:	ldp	x19, x20, [sp, #16]
  4151ac:	ldp	x29, x30, [sp], #96
  4151b0:	b	402918 <ferror@plt+0x1388>
  4151b4:	add	x20, x20, #0x2
  4151b8:	mov	w0, #0x1e                  	// #30
  4151bc:	mov	w21, #0x0                   	// #0
  4151c0:	str	x20, [x19, #8]
  4151c4:	str	w0, [x19, #32]
  4151c8:	b	414d6c <ferror@plt+0x137dc>
  4151cc:	ldr	x1, [x19, #16]
  4151d0:	adrp	x2, 41d000 <ferror@plt+0x1ba70>
  4151d4:	mov	w0, #0x28                  	// #40
  4151d8:	add	x2, x2, #0x60
  4151dc:	bl	402918 <ferror@plt+0x1388>
  4151e0:	mov	w21, w0
  4151e4:	cbnz	w0, 414d6c <ferror@plt+0x137dc>
  4151e8:	ldr	x0, [x19, #8]
  4151ec:	mov	w1, #0x16                  	// #22
  4151f0:	str	w1, [x19, #32]
  4151f4:	add	x0, x0, #0x1
  4151f8:	str	x0, [x19, #8]
  4151fc:	b	414d6c <ferror@plt+0x137dc>
  415200:	ldr	x1, [x19, #16]
  415204:	adrp	x2, 41d000 <ferror@plt+0x1ba70>
  415208:	mov	w0, #0x28                  	// #40
  41520c:	add	x2, x2, #0x58
  415210:	bl	402918 <ferror@plt+0x1388>
  415214:	mov	w21, w0
  415218:	cbnz	w0, 414d6c <ferror@plt+0x137dc>
  41521c:	ldr	x0, [x19, #8]
  415220:	mov	w1, #0x17                  	// #23
  415224:	str	w1, [x19, #32]
  415228:	add	x0, x0, #0x1
  41522c:	str	x0, [x19, #8]
  415230:	b	414d6c <ferror@plt+0x137dc>
  415234:	add	x20, x20, #0x2
  415238:	mov	w0, #0x10                  	// #16
  41523c:	mov	w21, #0x0                   	// #0
  415240:	str	x20, [x19, #8]
  415244:	str	w0, [x19, #32]
  415248:	b	414d6c <ferror@plt+0x137dc>
  41524c:	add	x20, x20, #0x2
  415250:	mov	w0, #0x3                   	// #3
  415254:	mov	w21, #0x0                   	// #0
  415258:	str	x20, [x19, #8]
  41525c:	str	w0, [x19, #32]
  415260:	b	414d6c <ferror@plt+0x137dc>
  415264:	ldr	x1, [x19, #16]
  415268:	mov	w0, #0x23                  	// #35
  41526c:	ldp	x21, x22, [sp, #32]
  415270:	ldr	x2, [x19, #40]
  415274:	ldp	x19, x20, [sp, #16]
  415278:	ldp	x23, x24, [sp, #48]
  41527c:	ldp	x25, x26, [sp, #64]
  415280:	ldp	x29, x30, [sp], #96
  415284:	b	402918 <ferror@plt+0x1388>
  415288:	add	x20, x20, #0x2
  41528c:	mov	w0, #0x1a                  	// #26
  415290:	mov	w21, #0x0                   	// #0
  415294:	str	x20, [x19, #8]
  415298:	str	w0, [x19, #32]
  41529c:	b	414d6c <ferror@plt+0x137dc>
  4152a0:	add	x20, x20, #0x2
  4152a4:	mov	w0, #0x1c                  	// #28
  4152a8:	mov	w21, #0x0                   	// #0
  4152ac:	str	x20, [x19, #8]
  4152b0:	str	w0, [x19, #32]
  4152b4:	b	414d6c <ferror@plt+0x137dc>
  4152b8:	add	x20, x20, #0x2
  4152bc:	mov	w0, #0x11                  	// #17
  4152c0:	mov	w21, #0x0                   	// #0
  4152c4:	str	x20, [x19, #8]
  4152c8:	str	w0, [x19, #32]
  4152cc:	b	414d6c <ferror@plt+0x137dc>
  4152d0:	add	x20, x20, #0x2
  4152d4:	mov	w0, #0x12                  	// #18
  4152d8:	mov	w21, #0x0                   	// #0
  4152dc:	str	x20, [x19, #8]
  4152e0:	str	w0, [x19, #32]
  4152e4:	b	414d6c <ferror@plt+0x137dc>
  4152e8:	add	x20, x20, #0x2
  4152ec:	mov	w0, #0x1d                  	// #29
  4152f0:	mov	w21, #0x0                   	// #0
  4152f4:	str	x20, [x19, #8]
  4152f8:	str	w0, [x19, #32]
  4152fc:	b	414d6c <ferror@plt+0x137dc>
  415300:	mov	x0, x19
  415304:	ldp	x19, x20, [sp, #16]
  415308:	ldp	x21, x22, [sp, #32]
  41530c:	ldp	x29, x30, [sp], #96
  415310:	b	402358 <ferror@plt+0xdc8>
  415314:	add	w23, w23, #0x2f
  415318:	str	w23, [x19, #32]
  41531c:	tbnz	w24, #7, 415340 <ferror@plt+0x13db0>
  415320:	ldr	x1, [x19, #16]
  415324:	mov	x2, x21
  415328:	mov	w0, #0x25                  	// #37
  41532c:	bl	402918 <ferror@plt+0x1388>
  415330:	mov	w21, w0
  415334:	cbnz	w0, 41538c <ferror@plt+0x13dfc>
  415338:	ldr	x20, [x19, #8]
  41533c:	sub	x20, x20, #0x1
  415340:	add	x20, x25, x20
  415344:	mov	w21, #0x0                   	// #0
  415348:	ldp	x23, x24, [sp, #48]
  41534c:	ldp	x25, x26, [sp, #64]
  415350:	ldr	x27, [sp, #80]
  415354:	str	x20, [x19, #8]
  415358:	b	414d6c <ferror@plt+0x137dc>
  41535c:	add	x20, x20, #0x3
  415360:	mov	w0, #0x20                  	// #32
  415364:	mov	w21, #0x0                   	// #0
  415368:	str	x20, [x19, #8]
  41536c:	str	w0, [x19, #32]
  415370:	b	414d6c <ferror@plt+0x137dc>
  415374:	add	x20, x20, #0x3
  415378:	mov	w0, #0x1f                  	// #31
  41537c:	mov	w21, #0x0                   	// #0
  415380:	str	x20, [x19, #8]
  415384:	str	w0, [x19, #32]
  415388:	b	414d6c <ferror@plt+0x137dc>
  41538c:	ldp	x23, x24, [sp, #48]
  415390:	ldp	x25, x26, [sp, #64]
  415394:	ldr	x27, [sp, #80]
  415398:	b	414d6c <ferror@plt+0x137dc>
  41539c:	nop
  4153a0:	stp	x29, x30, [sp, #-48]!
  4153a4:	mov	x29, sp
  4153a8:	str	x19, [sp, #16]
  4153ac:	add	x19, x0, #0x50
  4153b0:	mov	x0, x19
  4153b4:	strh	w1, [sp, #46]
  4153b8:	mov	x1, #0x0                   	// #0
  4153bc:	bl	401e00 <ferror@plt+0x870>
  4153c0:	mov	x2, x0
  4153c4:	ldrh	w3, [sp, #46]
  4153c8:	mov	w4, #0x14                  	// #20
  4153cc:	mov	x0, x19
  4153d0:	add	x1, sp, #0x2e
  4153d4:	ldrh	w2, [x2]
  4153d8:	and	w2, w2, w4
  4153dc:	orr	w2, w2, w3
  4153e0:	orr	w2, w2, #0x8
  4153e4:	strh	w2, [sp, #46]
  4153e8:	bl	401940 <ferror@plt+0x3b0>
  4153ec:	ldr	x19, [sp, #16]
  4153f0:	ldp	x29, x30, [sp], #48
  4153f4:	ret
  4153f8:	stp	x29, x30, [sp, #-64]!
  4153fc:	mov	x29, sp
  415400:	stp	x19, x20, [sp, #16]
  415404:	mov	x19, x0
  415408:	ldr	w0, [x0, #32]
  41540c:	stp	x21, x22, [sp, #32]
  415410:	and	w1, w0, #0xfffffff7
  415414:	cmp	w1, #0x22
  415418:	cset	w21, eq  // eq = none
  41541c:	cmp	w0, #0x0
  415420:	csinc	w21, w21, wzr, ne  // ne = any
  415424:	cbz	w21, 415440 <ferror@plt+0x13eb0>
  415428:	mov	w21, #0x1                   	// #1
  41542c:	mov	w0, w21
  415430:	ldp	x19, x20, [sp, #16]
  415434:	ldp	x21, x22, [sp, #32]
  415438:	ldp	x29, x30, [sp], #64
  41543c:	ret
  415440:	cmp	w0, #0x46
  415444:	b.eq	415480 <ferror@plt+0x13ef0>  // b.none
  415448:	cmp	w0, #0x2b
  41544c:	b.ne	41542c <ferror@plt+0x13e9c>  // b.any
  415450:	add	x22, x19, #0x50
  415454:	mov	x20, #0x0                   	// #0
  415458:	ldr	x2, [x19, #88]
  41545c:	mov	x1, x20
  415460:	mov	x0, x22
  415464:	cmp	x2, x20
  415468:	b.ls	41542c <ferror@plt+0x13e9c>  // b.plast
  41546c:	bl	401e00 <ferror@plt+0x870>
  415470:	ldrb	w0, [x0]
  415474:	add	x20, x20, #0x1
  415478:	tbz	w0, #0, 415458 <ferror@plt+0x13ec8>
  41547c:	b	415428 <ferror@plt+0x13e98>
  415480:	ldr	x0, [x19, #88]
  415484:	cbz	x0, 41542c <ferror@plt+0x13e9c>
  415488:	add	x22, x19, #0x50
  41548c:	mov	x20, #0x0                   	// #0
  415490:	str	x23, [sp, #48]
  415494:	mov	w23, #0xa0                  	// #160
  415498:	b	4154a4 <ferror@plt+0x13f14>
  41549c:	tst	w0, w23
  4154a0:	b.eq	4154d4 <ferror@plt+0x13f44>  // b.none
  4154a4:	mov	x1, x20
  4154a8:	mov	x0, x22
  4154ac:	bl	401e00 <ferror@plt+0x870>
  4154b0:	ldrh	w0, [x0]
  4154b4:	add	x20, x20, #0x1
  4154b8:	tbz	w0, #0, 4154c8 <ferror@plt+0x13f38>
  4154bc:	ldr	w1, [x19, #36]
  4154c0:	cmp	w1, #0x2b
  4154c4:	b.ne	4154f0 <ferror@plt+0x13f60>  // b.any
  4154c8:	ldr	x1, [x19, #88]
  4154cc:	cmp	x1, x20
  4154d0:	b.hi	41549c <ferror@plt+0x13f0c>  // b.pmore
  4154d4:	ubfx	x21, x0, #6, #1
  4154d8:	mov	w0, w21
  4154dc:	ldp	x19, x20, [sp, #16]
  4154e0:	ldp	x21, x22, [sp, #32]
  4154e4:	ldr	x23, [sp, #48]
  4154e8:	ldp	x29, x30, [sp], #64
  4154ec:	ret
  4154f0:	ldr	x23, [sp, #48]
  4154f4:	b	41542c <ferror@plt+0x13e9c>
  4154f8:	stp	x29, x30, [sp, #-64]!
  4154fc:	mov	x29, sp
  415500:	stp	x19, x20, [sp, #16]
  415504:	mov	x19, x0
  415508:	stp	x21, x22, [sp, #32]
  41550c:	bl	402760 <ferror@plt+0x11d0>
  415510:	mov	w22, w0
  415514:	cbnz	w0, 4155a8 <ferror@plt+0x14018>
  415518:	stp	x23, x24, [sp, #48]
  41551c:	add	x21, x19, #0xf0
  415520:	ldr	w23, [x19, #32]
  415524:	mov	w24, #0x0                   	// #0
  415528:	strb	wzr, [x19, #304]
  41552c:	mov	w1, w23
  415530:	b	415550 <ferror@plt+0x13fc0>
  415534:	ldp	x1, x0, [x19, #280]
  415538:	mov	w3, w20
  41553c:	ldr	x4, [x19, #16]
  415540:	ldr	x2, [x19, #240]
  415544:	bl	413c78 <ferror@plt+0x126e8>
  415548:	cbnz	w0, 4155a0 <ferror@plt+0x14010>
  41554c:	ldr	w1, [x19, #32]
  415550:	cmp	w1, #0x2d
  415554:	b.ne	4155ec <ferror@plt+0x1405c>  // b.any
  415558:	ldp	x2, x1, [x19, #40]
  41555c:	mov	x0, x21
  415560:	sub	x1, x1, #0x1
  415564:	bl	401b18 <ferror@plt+0x588>
  415568:	mov	x0, x19
  41556c:	bl	402760 <ferror@plt+0x11d0>
  415570:	mov	w20, w0
  415574:	cbnz	w0, 415614 <ferror@plt+0x14084>
  415578:	ldr	w1, [x19, #32]
  41557c:	cmp	w1, #0x26
  415580:	b.eq	4155bc <ferror@plt+0x1402c>  // b.none
  415584:	cmp	w1, #0x27
  415588:	cset	w24, eq  // eq = none
  41558c:	b.ne	415534 <ferror@plt+0x13fa4>  // b.any
  415590:	mov	x0, x19
  415594:	bl	402760 <ferror@plt+0x11d0>
  415598:	cbz	w0, 415534 <ferror@plt+0x13fa4>
  41559c:	nop
  4155a0:	ldp	x23, x24, [sp, #48]
  4155a4:	mov	w22, w0
  4155a8:	mov	w0, w22
  4155ac:	ldp	x19, x20, [sp, #16]
  4155b0:	ldp	x21, x22, [sp, #32]
  4155b4:	ldp	x29, x30, [sp], #64
  4155b8:	ret
  4155bc:	mov	x0, x19
  4155c0:	bl	402760 <ferror@plt+0x11d0>
  4155c4:	cbnz	w0, 4155a0 <ferror@plt+0x14010>
  4155c8:	ldr	w0, [x19, #32]
  4155cc:	cmp	w0, #0x28
  4155d0:	b.ne	415648 <ferror@plt+0x140b8>  // b.any
  4155d4:	mov	x0, x19
  4155d8:	bl	402760 <ferror@plt+0x11d0>
  4155dc:	cbnz	w0, 4155a0 <ferror@plt+0x14010>
  4155e0:	ldr	w1, [x19, #32]
  4155e4:	mov	w20, #0x1                   	// #1
  4155e8:	b	415584 <ferror@plt+0x13ff4>
  4155ec:	cbnz	w24, 415648 <ferror@plt+0x140b8>
  4155f0:	cmp	w23, #0x2d
  4155f4:	b.eq	415630 <ferror@plt+0x140a0>  // b.none
  4155f8:	ldr	x1, [x19, #16]
  4155fc:	mov	w0, #0x1e                  	// #30
  415600:	ldp	x19, x20, [sp, #16]
  415604:	ldp	x21, x22, [sp, #32]
  415608:	ldp	x23, x24, [sp, #48]
  41560c:	ldp	x29, x30, [sp], #64
  415610:	b	402918 <ferror@plt+0x1388>
  415614:	mov	w22, w0
  415618:	mov	w0, w22
  41561c:	ldp	x19, x20, [sp, #16]
  415620:	ldp	x21, x22, [sp, #32]
  415624:	ldp	x23, x24, [sp, #48]
  415628:	ldp	x29, x30, [sp], #64
  41562c:	ret
  415630:	mov	x0, x19
  415634:	bl	4153f8 <ferror@plt+0x13e68>
  415638:	tst	w0, #0xff
  41563c:	b.eq	415654 <ferror@plt+0x140c4>  // b.none
  415640:	ldp	x23, x24, [sp, #48]
  415644:	b	4155a8 <ferror@plt+0x14018>
  415648:	mov	w0, #0x1c                  	// #28
  41564c:	ldr	x1, [x19, #16]
  415650:	b	415600 <ferror@plt+0x14070>
  415654:	mov	w0, #0x18                  	// #24
  415658:	ldr	x1, [x19, #16]
  41565c:	b	415600 <ferror@plt+0x14070>
  415660:	stp	x29, x30, [sp, #-96]!
  415664:	mov	x1, #0x0                   	// #0
  415668:	mov	x29, sp
  41566c:	stp	x19, x20, [sp, #16]
  415670:	mov	x19, x0
  415674:	add	x20, x0, #0x50
  415678:	mov	x0, x20
  41567c:	stp	x21, x22, [sp, #32]
  415680:	ldr	x2, [x19, #288]
  415684:	ldr	x22, [x2, #48]
  415688:	bl	401e00 <ferror@plt+0x870>
  41568c:	ldrh	w0, [x0]
  415690:	tbz	w0, #8, 415790 <ferror@plt+0x14200>
  415694:	ldr	x0, [x19, #288]
  415698:	mov	w1, #0x43                  	// #67
  41569c:	str	x23, [sp, #48]
  4156a0:	add	x21, x19, #0x78
  4156a4:	bl	4019f8 <ferror@plt+0x468>
  4156a8:	ldr	x0, [x19, #288]
  4156ac:	mov	x1, x22
  4156b0:	bl	401ab0 <ferror@plt+0x520>
  4156b4:	mov	x0, x20
  4156b8:	mov	x1, #0x0                   	// #0
  4156bc:	bl	401e00 <ferror@plt+0x870>
  4156c0:	mov	x2, x0
  4156c4:	ldr	x23, [x19, #288]
  4156c8:	mov	x1, #0x0                   	// #0
  4156cc:	ldrh	w3, [x2]
  4156d0:	mov	x0, x21
  4156d4:	and	w3, w3, #0xfffffeff
  4156d8:	strh	w3, [x2]
  4156dc:	bl	401e00 <ferror@plt+0x870>
  4156e0:	mov	x1, x0
  4156e4:	add	x0, x23, #0x28
  4156e8:	ldr	x1, [x1, #8]
  4156ec:	bl	401df0 <ferror@plt+0x860>
  4156f0:	mov	x1, x0
  4156f4:	ldr	x2, [x23, #8]
  4156f8:	mov	x0, x21
  4156fc:	str	x2, [x1]
  415700:	mov	x1, #0x1                   	// #1
  415704:	bl	401810 <ferror@plt+0x280>
  415708:	stp	xzr, x22, [sp, #72]
  41570c:	mov	x0, x21
  415710:	add	x1, sp, #0x48
  415714:	str	xzr, [sp, #88]
  415718:	bl	401940 <ferror@plt+0x3b0>
  41571c:	ldr	x0, [x19, #288]
  415720:	mov	x2, #0xffffffffffffffff    	// #-1
  415724:	add	x1, sp, #0x40
  415728:	str	x2, [sp, #64]
  41572c:	add	x0, x0, #0x28
  415730:	bl	401940 <ferror@plt+0x3b0>
  415734:	mov	w2, #0x80                  	// #128
  415738:	mov	x0, x20
  41573c:	mov	x1, #0x0                   	// #0
  415740:	strh	w2, [sp, #72]
  415744:	bl	401e00 <ferror@plt+0x870>
  415748:	mov	x2, x0
  41574c:	ldrh	w3, [sp, #72]
  415750:	mov	w4, #0x14                  	// #20
  415754:	add	x1, sp, #0x48
  415758:	mov	x0, x20
  41575c:	ldrh	w2, [x2]
  415760:	and	w2, w2, w4
  415764:	orr	w2, w2, w3
  415768:	orr	w2, w2, #0x8
  41576c:	strh	w2, [sp, #72]
  415770:	bl	401940 <ferror@plt+0x3b0>
  415774:	mov	x0, x19
  415778:	bl	402760 <ferror@plt+0x11d0>
  41577c:	ldp	x19, x20, [sp, #16]
  415780:	ldp	x21, x22, [sp, #32]
  415784:	ldr	x23, [sp, #48]
  415788:	ldp	x29, x30, [sp], #96
  41578c:	ret
  415790:	ldr	x1, [x19, #16]
  415794:	mov	w0, #0x18                  	// #24
  415798:	bl	402918 <ferror@plt+0x1388>
  41579c:	ldp	x19, x20, [sp, #16]
  4157a0:	ldp	x21, x22, [sp, #32]
  4157a4:	ldp	x29, x30, [sp], #96
  4157a8:	ret
  4157ac:	nop
  4157b0:	stp	x29, x30, [sp, #-96]!
  4157b4:	mov	x29, sp
  4157b8:	stp	x21, x22, [sp, #32]
  4157bc:	add	x21, x0, #0x50
  4157c0:	stp	x19, x20, [sp, #16]
  4157c4:	mov	x20, x0
  4157c8:	stp	x23, x24, [sp, #48]
  4157cc:	and	w23, w1, #0xff
  4157d0:	mov	x1, #0x0                   	// #0
  4157d4:	stp	x25, x26, [sp, #64]
  4157d8:	add	x26, x0, #0xa0
  4157dc:	mov	x0, x21
  4157e0:	str	x27, [sp, #80]
  4157e4:	bl	401e00 <ferror@plt+0x870>
  4157e8:	ldrb	w22, [x0]
  4157ec:	add	x24, x20, #0x78
  4157f0:	and	w22, w22, #0x1
  4157f4:	eor	w0, w23, #0x1
  4157f8:	mov	w25, w22
  4157fc:	ands	w22, w22, w0
  415800:	ldr	x27, [x20, #88]
  415804:	b.ne	415b5c <ferror@plt+0x145cc>  // b.any
  415808:	mov	x1, #0x0                   	// #0
  41580c:	mov	x0, x21
  415810:	bl	401e00 <ferror@plt+0x870>
  415814:	ldrh	w0, [x0]
  415818:	mov	x1, #0x0                   	// #0
  41581c:	tbz	w0, #5, 4159e0 <ferror@plt+0x14450>
  415820:	mov	x0, x26
  415824:	bl	401e00 <ferror@plt+0x870>
  415828:	mov	x19, x0
  41582c:	mov	w1, #0x43                  	// #67
  415830:	ldr	x0, [x20, #288]
  415834:	bl	4019f8 <ferror@plt+0x468>
  415838:	ldr	x1, [x19]
  41583c:	ldr	x0, [x20, #288]
  415840:	bl	401ab0 <ferror@plt+0x520>
  415844:	mov	x0, x26
  415848:	mov	x1, #0x1                   	// #1
  41584c:	bl	401810 <ferror@plt+0x280>
  415850:	mov	x1, #0x0                   	// #0
  415854:	mov	x0, x24
  415858:	ldr	x19, [x20, #288]
  41585c:	bl	401e00 <ferror@plt+0x870>
  415860:	mov	x1, x0
  415864:	add	x0, x19, #0x28
  415868:	ldr	x1, [x1, #8]
  41586c:	bl	401df0 <ferror@plt+0x860>
  415870:	ldr	x2, [x19, #8]
  415874:	str	x2, [x0]
  415878:	mov	x1, #0x1                   	// #1
  41587c:	mov	x0, x24
  415880:	bl	401810 <ferror@plt+0x280>
  415884:	mov	x0, x21
  415888:	mov	x1, #0x1                   	// #1
  41588c:	bl	401810 <ferror@plt+0x280>
  415890:	mov	x0, x21
  415894:	mov	x1, #0x0                   	// #0
  415898:	bl	401e00 <ferror@plt+0x870>
  41589c:	ldrh	w0, [x0]
  4158a0:	tbz	w0, #6, 415928 <ferror@plt+0x14398>
  4158a4:	ldr	x0, [x20, #88]
  4158a8:	cmp	x27, x0
  4158ac:	b.eq	4158d4 <ferror@plt+0x14344>  // b.none
  4158b0:	mov	x0, x21
  4158b4:	mov	x1, #0x0                   	// #0
  4158b8:	bl	401e00 <ferror@plt+0x870>
  4158bc:	ldrh	w0, [x0]
  4158c0:	tbz	w0, #0, 4158d4 <ferror@plt+0x14344>
  4158c4:	b	415928 <ferror@plt+0x14398>
  4158c8:	bl	402760 <ferror@plt+0x11d0>
  4158cc:	mov	w19, w0
  4158d0:	cbnz	w0, 4159c0 <ferror@plt+0x14430>
  4158d4:	ldr	w1, [x20, #32]
  4158d8:	mov	x0, x20
  4158dc:	cmp	w1, #0x22
  4158e0:	b.eq	4158c8 <ferror@plt+0x14338>  // b.none
  4158e4:	mov	x0, x21
  4158e8:	mov	x1, #0x1                   	// #1
  4158ec:	bl	401810 <ferror@plt+0x280>
  4158f0:	adrp	x0, 433000 <ferror@plt+0x31a70>
  4158f4:	mov	x1, #0x0                   	// #0
  4158f8:	ldr	x0, [x0, #584]
  4158fc:	ldrh	w0, [x0, #1138]
  415900:	tbnz	w0, #2, 415a38 <ferror@plt+0x144a8>
  415904:	mov	x0, x21
  415908:	bl	401e00 <ferror@plt+0x870>
  41590c:	ldr	w1, [x20, #32]
  415910:	cmp	w1, #0x46
  415914:	ldrh	w1, [x0]
  415918:	orr	w1, w1, #0x100
  41591c:	strh	w1, [x0]
  415920:	b.eq	415b38 <ferror@plt+0x145a8>  // b.none
  415924:	cbz	w25, 415a88 <ferror@plt+0x144f8>
  415928:	cmp	w23, #0x0
  41592c:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  415930:	csel	w23, w23, wzr, eq  // eq = none
  415934:	ldr	x0, [x20, #88]
  415938:	cmp	x0, #0x1
  41593c:	b.ls	415974 <ferror@plt+0x143e4>  // b.plast
  415940:	mov	x0, x21
  415944:	mov	x1, #0x0                   	// #0
  415948:	bl	401e00 <ferror@plt+0x870>
  41594c:	ldrh	w0, [x0]
  415950:	tst	x0, #0x100
  415954:	ccmp	w23, #0x0, #0x0, ne  // ne = any
  415958:	b.eq	415b88 <ferror@plt+0x145f8>  // b.none
  41595c:	mov	x0, x21
  415960:	mov	x1, #0x0                   	// #0
  415964:	bl	401e00 <ferror@plt+0x870>
  415968:	ldrh	w0, [x0]
  41596c:	tbz	w0, #0, 4157f4 <ferror@plt+0x14264>
  415970:	ldr	x0, [x20, #88]
  415974:	cmp	x0, #0x1
  415978:	mov	w19, #0x0                   	// #0
  41597c:	b.eq	415b58 <ferror@plt+0x145c8>  // b.none
  415980:	cbz	w23, 4159c0 <ferror@plt+0x14430>
  415984:	mov	x0, x21
  415988:	mov	x1, #0x0                   	// #0
  41598c:	bl	401e00 <ferror@plt+0x870>
  415990:	ldrh	w0, [x0]
  415994:	tbz	w0, #0, 4159c0 <ferror@plt+0x14430>
  415998:	mov	x1, #0x0                   	// #0
  41599c:	mov	x0, x21
  4159a0:	bl	401e00 <ferror@plt+0x870>
  4159a4:	ldrh	w0, [x0]
  4159a8:	mov	w1, #0x1e2                 	// #482
  4159ac:	tst	w1, w0
  4159b0:	b.ne	4159c0 <ferror@plt+0x14430>  // b.any
  4159b4:	mov	x0, x21
  4159b8:	mov	x1, #0x1                   	// #1
  4159bc:	bl	401810 <ferror@plt+0x280>
  4159c0:	mov	w0, w19
  4159c4:	ldp	x19, x20, [sp, #16]
  4159c8:	ldp	x21, x22, [sp, #32]
  4159cc:	ldp	x23, x24, [sp, #48]
  4159d0:	ldp	x25, x26, [sp, #64]
  4159d4:	ldr	x27, [sp, #80]
  4159d8:	ldp	x29, x30, [sp], #96
  4159dc:	ret
  4159e0:	mov	x0, x21
  4159e4:	bl	401e00 <ferror@plt+0x870>
  4159e8:	ldrh	w0, [x0]
  4159ec:	tbnz	w0, #7, 415850 <ferror@plt+0x142c0>
  4159f0:	mov	x0, x21
  4159f4:	mov	x1, #0x0                   	// #0
  4159f8:	bl	401e00 <ferror@plt+0x870>
  4159fc:	ldrh	w0, [x0]
  415a00:	tbz	w0, #1, 415b00 <ferror@plt+0x14570>
  415a04:	ldr	x0, [x20, #288]
  415a08:	ldrb	w1, [x0, #216]
  415a0c:	cmp	w1, #0x0
  415a10:	cset	w1, ne  // ne = any
  415a14:	add	w1, w1, #0x47
  415a18:	bl	4019f8 <ferror@plt+0x468>
  415a1c:	mov	x0, x20
  415a20:	mov	x1, #0x0                   	// #0
  415a24:	bl	403dd8 <ferror@plt+0x2848>
  415a28:	mov	x0, x21
  415a2c:	mov	x1, #0x1                   	// #1
  415a30:	bl	401810 <ferror@plt+0x280>
  415a34:	b	415890 <ferror@plt+0x14300>
  415a38:	mov	x0, x21
  415a3c:	bl	401e00 <ferror@plt+0x870>
  415a40:	mov	x2, x0
  415a44:	mov	x1, #0x0                   	// #0
  415a48:	ldr	x19, [x20, #288]
  415a4c:	mov	x0, x24
  415a50:	ldrh	w3, [x2]
  415a54:	and	w3, w3, #0xfffffeff
  415a58:	strh	w3, [x2]
  415a5c:	bl	401e00 <ferror@plt+0x870>
  415a60:	mov	x1, x0
  415a64:	add	x0, x19, #0x28
  415a68:	ldr	x1, [x1, #8]
  415a6c:	bl	401df0 <ferror@plt+0x860>
  415a70:	ldr	x2, [x19, #8]
  415a74:	str	x2, [x0]
  415a78:	mov	x1, #0x1                   	// #1
  415a7c:	mov	x0, x24
  415a80:	bl	401810 <ferror@plt+0x280>
  415a84:	b	415928 <ferror@plt+0x14398>
  415a88:	mov	x0, x21
  415a8c:	mov	x1, #0x0                   	// #0
  415a90:	bl	401e00 <ferror@plt+0x870>
  415a94:	ldrb	w0, [x0, #1]
  415a98:	eor	w0, w0, #0x1
  415a9c:	and	w0, w0, #0x1
  415aa0:	orr	w0, w23, w0
  415aa4:	tst	w0, #0xff
  415aa8:	b.eq	415b80 <ferror@plt+0x145f0>  // b.none
  415aac:	mov	x0, x21
  415ab0:	mov	x1, #0x0                   	// #0
  415ab4:	bl	401e00 <ferror@plt+0x870>
  415ab8:	mov	x2, x0
  415abc:	ldr	x19, [x20, #288]
  415ac0:	mov	x1, #0x0                   	// #0
  415ac4:	ldrh	w3, [x2]
  415ac8:	mov	x0, x24
  415acc:	and	w3, w3, #0xfffffeff
  415ad0:	strh	w3, [x2]
  415ad4:	bl	401e00 <ferror@plt+0x870>
  415ad8:	mov	x1, x0
  415adc:	add	x0, x19, #0x28
  415ae0:	ldr	x1, [x1, #8]
  415ae4:	bl	401df0 <ferror@plt+0x860>
  415ae8:	ldr	x2, [x19, #8]
  415aec:	str	x2, [x0]
  415af0:	mov	x1, #0x1                   	// #1
  415af4:	mov	x0, x24
  415af8:	bl	401810 <ferror@plt+0x280>
  415afc:	b	415934 <ferror@plt+0x143a4>
  415b00:	mov	x0, x21
  415b04:	mov	x1, #0x0                   	// #0
  415b08:	bl	401e00 <ferror@plt+0x870>
  415b0c:	ldrh	w0, [x0]
  415b10:	tbz	w0, #0, 415890 <ferror@plt+0x14300>
  415b14:	mov	x0, x21
  415b18:	mov	x1, #0x0                   	// #0
  415b1c:	bl	401e00 <ferror@plt+0x870>
  415b20:	ldrh	w0, [x0]
  415b24:	tbnz	w0, #6, 415890 <ferror@plt+0x14300>
  415b28:	mov	x0, x21
  415b2c:	mov	x1, #0x1                   	// #1
  415b30:	bl	401810 <ferror@plt+0x280>
  415b34:	b	415890 <ferror@plt+0x14300>
  415b38:	mov	x0, x20
  415b3c:	bl	415660 <ferror@plt+0x140d0>
  415b40:	cmp	w23, #0x0
  415b44:	mov	w19, w0
  415b48:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  415b4c:	b.ne	4159c0 <ferror@plt+0x14430>  // b.any
  415b50:	cbnz	w0, 415980 <ferror@plt+0x143f0>
  415b54:	b	415970 <ferror@plt+0x143e0>
  415b58:	cbz	w23, 4159c0 <ferror@plt+0x14430>
  415b5c:	ldr	x1, [x20, #16]
  415b60:	mov	w0, #0x18                  	// #24
  415b64:	ldp	x19, x20, [sp, #16]
  415b68:	ldp	x21, x22, [sp, #32]
  415b6c:	ldp	x23, x24, [sp, #48]
  415b70:	ldp	x25, x26, [sp, #64]
  415b74:	ldr	x27, [sp, #80]
  415b78:	ldp	x29, x30, [sp], #96
  415b7c:	b	402918 <ferror@plt+0x1388>
  415b80:	mov	w23, #0x0                   	// #0
  415b84:	b	415934 <ferror@plt+0x143a4>
  415b88:	mov	w19, #0x0                   	// #0
  415b8c:	b	4159c0 <ferror@plt+0x14430>
  415b90:	stp	x29, x30, [sp, #-192]!
  415b94:	mov	w3, #0x3f                  	// #63
  415b98:	mov	x29, sp
  415b9c:	stp	x19, x20, [sp, #16]
  415ba0:	mov	x19, x0
  415ba4:	and	w0, w2, #0xff
  415ba8:	str	w0, [sp, #128]
  415bac:	and	w0, w1, #0xff
  415bb0:	str	w3, [sp, #172]
  415bb4:	ldr	w3, [x19, #32]
  415bb8:	stp	x21, x22, [sp, #32]
  415bbc:	stp	x25, x26, [sp, #64]
  415bc0:	stp	x27, x28, [sp, #80]
  415bc4:	str	w0, [sp, #112]
  415bc8:	ands	w0, w1, #0x8
  415bcc:	str	w0, [sp, #120]
  415bd0:	str	w3, [sp, #136]
  415bd4:	strb	wzr, [sp, #171]
  415bd8:	str	w3, [sp, #176]
  415bdc:	ldr	x25, [x19, #208]
  415be0:	str	x2, [sp, #152]
  415be4:	b.eq	41643c <ferror@plt+0x14eac>  // b.none
  415be8:	mov	w27, w3
  415bec:	stp	x23, x24, [sp, #48]
  415bf0:	adrp	x28, 433000 <ferror@plt+0x31a70>
  415bf4:	ldr	x4, [x28, #584]
  415bf8:	ldr	w0, [x4, #1128]
  415bfc:	ldr	w6, [x4, #1132]
  415c00:	cmp	w6, w0
  415c04:	b.ne	416aa8 <ferror@plt+0x15518>  // b.any
  415c08:	ldr	w0, [sp, #112]
  415c0c:	adrp	x26, 41a000 <ferror@plt+0x18a70>
  415c10:	add	x26, x26, #0xd70
  415c14:	mov	x20, #0x0                   	// #0
  415c18:	and	w0, w0, #0xfc
  415c1c:	mov	w22, #0x0                   	// #0
  415c20:	orr	w1, w0, #0x20
  415c24:	mov	w24, #0x1                   	// #1
  415c28:	mov	w5, #0x0                   	// #0
  415c2c:	mov	w23, #0x0                   	// #0
  415c30:	mov	w21, #0x0                   	// #0
  415c34:	str	wzr, [sp, #108]
  415c38:	str	w0, [sp, #140]
  415c3c:	str	w1, [sp, #144]
  415c40:	str	w1, [sp, #148]
  415c44:	nop
  415c48:	ubfx	x2, x27, #3, #5
  415c4c:	mvn	w0, w27
  415c50:	and	w1, w0, #0x7
  415c54:	ldrb	w0, [x26, w2, uxtw]
  415c58:	asr	w0, w0, w1
  415c5c:	tbz	w0, #0, 4165d8 <ferror@plt+0x15048>
  415c60:	cmp	w27, #0x25
  415c64:	b.eq	4161dc <ferror@plt+0x14c4c>  // b.none
  415c68:	b.hi	415e6c <ferror@plt+0x148dc>  // b.pmore
  415c6c:	cmp	w27, #0xc
  415c70:	b.eq	416328 <ferror@plt+0x14d98>  // b.none
  415c74:	b.ls	415e50 <ferror@plt+0x148c0>  // b.plast
  415c78:	cmp	w27, #0x21
  415c7c:	b.hi	415dd8 <ferror@plt+0x14848>  // b.pmore
  415c80:	ldr	w1, [sp, #172]
  415c84:	cmp	w27, #0x17
  415c88:	b.hi	4162f4 <ferror@plt+0x14d64>  // b.pmore
  415c8c:	sub	w1, w1, #0x2
  415c90:	cmp	w24, #0x0
  415c94:	ccmp	w1, #0x3, #0x0, eq  // eq = none
  415c98:	b.ls	415f64 <ferror@plt+0x149d4>  // b.plast
  415c9c:	sub	w2, w27, #0x10
  415ca0:	sub	w0, w27, #0x2
  415ca4:	adrp	x24, 41a000 <ferror@plt+0x18a70>
  415ca8:	add	x24, x24, #0xd50
  415cac:	cmp	w2, #0x5
  415cb0:	ldr	w2, [sp, #108]
  415cb4:	ldr	x1, [x19, #208]
  415cb8:	cinc	w2, w2, ls  // ls = plast
  415cbc:	ldrb	w0, [x24, w0, uxtw]
  415cc0:	add	x22, x19, #0xc8
  415cc4:	str	w2, [sp, #108]
  415cc8:	cmp	x25, x1
  415ccc:	str	w27, [sp, #172]
  415cd0:	and	w23, w0, #0x7f
  415cd4:	str	w27, [sp, #184]
  415cd8:	b.cs	415d58 <ferror@plt+0x147c8>  // b.hs, b.nlast
  415cdc:	sxtb	w0, w0
  415ce0:	str	w0, [sp, #104]
  415ce4:	b	415d38 <ferror@plt+0x147a8>
  415ce8:	ldrb	w0, [x24, w0, uxtw]
  415cec:	and	w0, w0, #0x7f
  415cf0:	cmp	w23, w0
  415cf4:	b.hi	415d08 <ferror@plt+0x14778>  // b.pmore
  415cf8:	ldr	w2, [sp, #104]
  415cfc:	cmp	w2, #0x0
  415d00:	ccmp	w23, w0, #0x0, lt  // lt = tstop
  415d04:	b.ne	415d58 <ferror@plt+0x147c8>  // b.any
  415d08:	ldr	x0, [x19, #288]
  415d0c:	bl	4019f8 <ferror@plt+0x468>
  415d10:	mov	x0, x22
  415d14:	mov	x1, #0x1                   	// #1
  415d18:	bl	401810 <ferror@plt+0x280>
  415d1c:	sub	w2, w27, #0x4
  415d20:	ldr	x0, [x19, #208]
  415d24:	cmp	w2, #0x1
  415d28:	cset	x1, hi  // hi = pmore
  415d2c:	sub	x20, x20, x1
  415d30:	cmp	x25, x0
  415d34:	b.cs	415d58 <ferror@plt+0x147c8>  // b.hs, b.nlast
  415d38:	mov	x1, #0x0                   	// #0
  415d3c:	mov	x0, x22
  415d40:	bl	401e00 <ferror@plt+0x870>
  415d44:	ldr	w27, [x0]
  415d48:	sub	w0, w27, #0x2
  415d4c:	mov	w1, w27
  415d50:	cmp	w27, #0x24
  415d54:	b.ne	415ce8 <ferror@plt+0x14758>  // b.any
  415d58:	mov	x0, x22
  415d5c:	add	x1, sp, #0xb8
  415d60:	bl	401940 <ferror@plt+0x3b0>
  415d64:	mov	w22, #0x0                   	// #0
  415d68:	ldr	w0, [sp, #176]
  415d6c:	mov	w23, #0x0                   	// #0
  415d70:	strb	wzr, [sp, #171]
  415d74:	sub	w0, w0, #0x4
  415d78:	cmp	w0, #0x1
  415d7c:	cset	w24, hi  // hi = pmore
  415d80:	mov	x0, x19
  415d84:	bl	402760 <ferror@plt+0x11d0>
  415d88:	ldr	w3, [x19, #32]
  415d8c:	mov	w2, w0
  415d90:	mov	w5, #0x1                   	// #1
  415d94:	mov	w27, w3
  415d98:	ldr	x4, [x28, #584]
  415d9c:	str	w27, [sp, #176]
  415da0:	ldr	w0, [x4, #1128]
  415da4:	ldr	w6, [x4, #1132]
  415da8:	cmp	w0, w6
  415dac:	b.ne	416bb0 <ferror@plt+0x15620>  // b.any
  415db0:	cbz	w2, 415c48 <ferror@plt+0x146b8>
  415db4:	ldp	x23, x24, [sp, #48]
  415db8:	mov	w21, w2
  415dbc:	mov	w0, w21
  415dc0:	ldp	x19, x20, [sp, #16]
  415dc4:	ldp	x21, x22, [sp, #32]
  415dc8:	ldp	x25, x26, [sp, #64]
  415dcc:	ldp	x27, x28, [sp, #80]
  415dd0:	ldp	x29, x30, [sp], #192
  415dd4:	ret
  415dd8:	cmp	w27, #0x24
  415ddc:	b.ne	415e38 <ferror@plt+0x148a8>  // b.any
  415de0:	cbnz	w24, 415e00 <ferror@plt+0x14870>
  415de4:	cbnz	w23, 415f64 <ferror@plt+0x149d4>
  415de8:	ldr	w0, [sp, #172]
  415dec:	sub	w1, w0, #0x2e
  415df0:	cmp	w1, #0x10
  415df4:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  415df8:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  415dfc:	b.ls	415f64 <ferror@plt+0x149d4>  // b.plast
  415e00:	add	w21, w21, #0x1
  415e04:	add	x1, sp, #0xb0
  415e08:	add	x0, x19, #0xc8
  415e0c:	mov	w22, #0x0                   	// #0
  415e10:	mov	w23, #0x0                   	// #0
  415e14:	strb	wzr, [sp, #171]
  415e18:	bl	401940 <ferror@plt+0x3b0>
  415e1c:	b	415d80 <ferror@plt+0x147f0>
  415e20:	cmp	w27, #0x40
  415e24:	b.hi	416034 <ferror@plt+0x14aa4>  // b.pmore
  415e28:	cmp	w27, #0x3e
  415e2c:	b.hi	415f44 <ferror@plt+0x149b4>  // b.pmore
  415e30:	cmp	w27, #0x3d
  415e34:	b.eq	415f44 <ferror@plt+0x149b4>  // b.none
  415e38:	mov	w0, w5
  415e3c:	mov	w2, #0x0                   	// #0
  415e40:	cbnz	w0, 415d80 <ferror@plt+0x147f0>
  415e44:	ldr	w3, [x19, #32]
  415e48:	mov	w27, w3
  415e4c:	b	415d98 <ferror@plt+0x14808>
  415e50:	cmp	w27, #0x6
  415e54:	b.eq	4161a4 <ferror@plt+0x14c14>  // b.none
  415e58:	b.ls	4160f0 <ferror@plt+0x14b60>  // b.plast
  415e5c:	cmp	w27, #0xc
  415e60:	b.eq	415e38 <ferror@plt+0x148a8>  // b.none
  415e64:	ldr	w1, [sp, #172]
  415e68:	b	415c8c <ferror@plt+0x146fc>
  415e6c:	cmp	w27, #0x3c
  415e70:	b.eq	416278 <ferror@plt+0x14ce8>  // b.none
  415e74:	b.hi	415e20 <ferror@plt+0x14890>  // b.pmore
  415e78:	cmp	w27, #0x2e
  415e7c:	b.eq	416234 <ferror@plt+0x14ca4>  // b.none
  415e80:	b.ls	415edc <ferror@plt+0x1494c>  // b.plast
  415e84:	sub	w0, w27, #0x39
  415e88:	cmp	w0, #0x2
  415e8c:	b.hi	415e38 <ferror@plt+0x148a8>  // b.pmore
  415e90:	cbnz	w24, 415eb0 <ferror@plt+0x14920>
  415e94:	cbnz	w23, 415f64 <ferror@plt+0x149d4>
  415e98:	ldr	w0, [sp, #172]
  415e9c:	sub	w1, w0, #0x2e
  415ea0:	cmp	w1, #0x10
  415ea4:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  415ea8:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  415eac:	b.ls	415f64 <ferror@plt+0x149d4>  // b.plast
  415eb0:	ldr	x0, [x19, #288]
  415eb4:	sub	w27, w27, #0x6
  415eb8:	mov	w1, w27
  415ebc:	str	w27, [sp, #172]
  415ec0:	add	x20, x20, #0x1
  415ec4:	mov	w24, #0x0                   	// #0
  415ec8:	bl	4019f8 <ferror@plt+0x468>
  415ecc:	mov	w23, #0x0                   	// #0
  415ed0:	mov	w0, #0x1                   	// #1
  415ed4:	strb	w0, [sp, #171]
  415ed8:	b	415d80 <ferror@plt+0x147f0>
  415edc:	cmp	w27, #0x2d
  415ee0:	b.ne	415e38 <ferror@plt+0x148a8>  // b.any
  415ee4:	cbnz	w24, 415f04 <ferror@plt+0x14974>
  415ee8:	cbnz	w23, 415f64 <ferror@plt+0x149d4>
  415eec:	ldr	w0, [sp, #172]
  415ef0:	sub	w1, w0, #0x2e
  415ef4:	cmp	w1, #0x10
  415ef8:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  415efc:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  415f00:	b.ls	415f64 <ferror@plt+0x149d4>  // b.plast
  415f04:	ldr	w0, [sp, #112]
  415f08:	add	x2, sp, #0xab
  415f0c:	add	x1, sp, #0xac
  415f10:	add	x20, x20, #0x1
  415f14:	and	w3, w0, #0xfffffffb
  415f18:	mov	x0, x19
  415f1c:	bl	416bc0 <ferror@plt+0x15630>
  415f20:	mov	w24, #0x0                   	// #0
  415f24:	ldr	w1, [sp, #172]
  415f28:	mov	w2, w0
  415f2c:	ldr	w3, [x19, #32]
  415f30:	mov	w5, #0x0                   	// #0
  415f34:	cmp	w1, #0x45
  415f38:	mov	w27, w3
  415f3c:	cset	w23, eq  // eq = none
  415f40:	b	415d98 <ferror@plt+0x14808>
  415f44:	cbnz	w24, 415f94 <ferror@plt+0x14a04>
  415f48:	cbnz	w23, 415f64 <ferror@plt+0x149d4>
  415f4c:	ldr	w0, [sp, #172]
  415f50:	sub	w1, w0, #0x2e
  415f54:	cmp	w1, #0x10
  415f58:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  415f5c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  415f60:	b.hi	415f94 <ferror@plt+0x14a04>  // b.pmore
  415f64:	ldr	x1, [x19, #16]
  415f68:	mov	w0, #0x19                  	// #25
  415f6c:	bl	402918 <ferror@plt+0x1388>
  415f70:	mov	w21, w0
  415f74:	mov	w0, w21
  415f78:	ldp	x19, x20, [sp, #16]
  415f7c:	ldp	x21, x22, [sp, #32]
  415f80:	ldp	x23, x24, [sp, #48]
  415f84:	ldp	x25, x26, [sp, #64]
  415f88:	ldp	x27, x28, [sp, #80]
  415f8c:	ldp	x29, x30, [sp], #192
  415f90:	ret
  415f94:	mov	x0, x19
  415f98:	bl	402760 <ferror@plt+0x11d0>
  415f9c:	mov	w2, w0
  415fa0:	cbnz	w0, 416530 <ferror@plt+0x14fa0>
  415fa4:	ldr	w0, [x19, #32]
  415fa8:	cmp	w0, #0x24
  415fac:	b.ne	416018 <ferror@plt+0x14a88>  // b.any
  415fb0:	mov	x0, x19
  415fb4:	bl	402760 <ferror@plt+0x11d0>
  415fb8:	mov	w2, w0
  415fbc:	cbnz	w0, 416530 <ferror@plt+0x14fa0>
  415fc0:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  415fc4:	add	x2, x2, #0xd30
  415fc8:	ldr	w0, [sp, #140]
  415fcc:	cmp	w27, #0x3d
  415fd0:	ldr	w3, [x2]
  415fd4:	orr	w1, w0, #0x30
  415fd8:	ldrb	w2, [x2, #4]
  415fdc:	str	w3, [sp, #184]
  415fe0:	strb	w2, [sp, #188]
  415fe4:	ldr	w0, [sp, #144]
  415fe8:	ldr	x2, [sp, #184]
  415fec:	csel	w1, w1, w0, eq  // eq = none
  415ff0:	mov	x0, x19
  415ff4:	bl	415b90 <ferror@plt+0x14600>
  415ff8:	mov	w2, w0
  415ffc:	cmp	w0, #0x6
  416000:	b.eq	416a6c <ferror@plt+0x154dc>  // b.none
  416004:	ldr	w3, [x19, #32]
  416008:	cbnz	w2, 416a04 <ferror@plt+0x15474>
  41600c:	cmp	w3, #0x25
  416010:	b.eq	416950 <ferror@plt+0x153c0>  // b.none
  416014:	nop
  416018:	ldr	x1, [x19, #16]
  41601c:	mov	w0, #0x18                  	// #24
  416020:	bl	402918 <ferror@plt+0x1388>
  416024:	ldr	w27, [x19, #32]
  416028:	mov	w2, w0
  41602c:	mov	w3, w27
  416030:	b	416538 <ferror@plt+0x14fa8>
  416034:	sub	w0, w27, #0x42
  416038:	cmp	w0, #0x3
  41603c:	b.hi	415e38 <ferror@plt+0x148a8>  // b.pmore
  416040:	cbnz	w24, 416060 <ferror@plt+0x14ad0>
  416044:	cbnz	w23, 415f64 <ferror@plt+0x149d4>
  416048:	ldr	w0, [sp, #172]
  41604c:	sub	w1, w0, #0x2e
  416050:	cmp	w1, #0x10
  416054:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  416058:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  41605c:	b.ls	415f64 <ferror@plt+0x149d4>  // b.plast
  416060:	ldr	w0, [sp, #120]
  416064:	cmp	w0, #0x0
  416068:	cset	w23, ne  // ne = any
  41606c:	cmp	w27, #0x42
  416070:	csel	w23, w23, wzr, eq  // eq = none
  416074:	cbnz	w23, 416b58 <ferror@plt+0x155c8>
  416078:	sub	w27, w27, #0x7
  41607c:	mov	x0, x19
  416080:	str	w27, [sp, #172]
  416084:	bl	402760 <ferror@plt+0x11d0>
  416088:	mov	w2, w0
  41608c:	cbnz	w0, 4160d0 <ferror@plt+0x14b40>
  416090:	ldr	w0, [x19, #32]
  416094:	cmp	w0, #0x24
  416098:	b.ne	41679c <ferror@plt+0x1520c>  // b.any
  41609c:	mov	x0, x19
  4160a0:	bl	402760 <ferror@plt+0x11d0>
  4160a4:	mov	w2, w0
  4160a8:	cbnz	w0, 4160d0 <ferror@plt+0x14b40>
  4160ac:	ldr	w0, [x19, #32]
  4160b0:	cmp	w0, #0x25
  4160b4:	b.ne	41679c <ferror@plt+0x1520c>  // b.any
  4160b8:	ldr	x0, [x19, #288]
  4160bc:	mov	w1, w27
  4160c0:	bl	4019f8 <ferror@plt+0x468>
  4160c4:	mov	x0, x19
  4160c8:	bl	402760 <ferror@plt+0x11d0>
  4160cc:	mov	w2, w0
  4160d0:	ldr	w3, [x19, #32]
  4160d4:	add	x20, x20, #0x1
  4160d8:	mov	w22, #0x0                   	// #0
  4160dc:	mov	w24, #0x0                   	// #0
  4160e0:	mov	w27, w3
  4160e4:	mov	w5, #0x0                   	// #0
  4160e8:	strb	wzr, [sp, #171]
  4160ec:	b	415d98 <ferror@plt+0x14808>
  4160f0:	cmp	w27, #0x3
  4160f4:	b.hi	416184 <ferror@plt+0x14bf4>  // b.pmore
  4160f8:	cmp	w27, #0x1
  4160fc:	b.ls	415e38 <ferror@plt+0x148a8>  // b.plast
  416100:	cbnz	w22, 416ae8 <ferror@plt+0x15558>
  416104:	ldr	w0, [x19, #36]
  416108:	sub	w1, w0, #0x2
  41610c:	cmp	w1, #0x1
  416110:	cset	w23, ls  // ls = plast
  416114:	cmp	w0, #0x25
  416118:	csinc	w23, w23, wzr, ne  // ne = any
  41611c:	cbnz	w23, 41688c <ferror@plt+0x152fc>
  416120:	ldr	w0, [sp, #172]
  416124:	sub	w1, w0, #0x2f
  416128:	cmp	w1, #0x7
  41612c:	cset	w5, ls  // ls = plast
  416130:	cmp	w0, #0x31
  416134:	csel	w5, w5, wzr, ne  // ne = any
  416138:	cbz	w5, 416484 <ferror@plt+0x14ef4>
  41613c:	ldrb	w22, [sp, #171]
  416140:	cbz	w22, 416858 <ferror@plt+0x152c8>
  416144:	ldr	x0, [x19, #288]
  416148:	cmp	w3, #0x2
  41614c:	mov	w5, #0x0                   	// #0
  416150:	cset	w1, ne  // ne = any
  416154:	str	w5, [sp, #104]
  416158:	mov	w24, #0x0                   	// #0
  41615c:	str	w1, [sp, #172]
  416160:	bl	4019f8 <ferror@plt+0x468>
  416164:	mov	x0, x19
  416168:	bl	402760 <ferror@plt+0x11d0>
  41616c:	ldr	w3, [x19, #32]
  416170:	mov	w2, w0
  416174:	ldr	w5, [sp, #104]
  416178:	mov	w27, w3
  41617c:	strb	wzr, [sp, #171]
  416180:	b	415d98 <ferror@plt+0x14808>
  416184:	cmp	w27, #0x5
  416188:	b.ne	415e38 <ferror@plt+0x148a8>  // b.any
  41618c:	cbnz	w24, 415c9c <ferror@plt+0x1470c>
  416190:	ldr	w0, [x19, #36]
  416194:	sub	w0, w0, #0x4
  416198:	cmp	w0, #0x1
  41619c:	b.ls	415c9c <ferror@plt+0x1470c>  // b.plast
  4161a0:	b	415f64 <ferror@plt+0x149d4>
  4161a4:	cbnz	w24, 416938 <ferror@plt+0x153a8>
  4161a8:	cbnz	w23, 4161c4 <ferror@plt+0x14c34>
  4161ac:	ldr	w0, [sp, #172]
  4161b0:	sub	w1, w0, #0x2e
  4161b4:	cmp	w1, #0x10
  4161b8:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  4161bc:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4161c0:	b.hi	416938 <ferror@plt+0x153a8>  // b.pmore
  4161c4:	ldr	x0, [x19, #288]
  4161c8:	mov	w1, #0x6                   	// #6
  4161cc:	mov	w23, #0x0                   	// #0
  4161d0:	bl	4019f8 <ferror@plt+0x468>
  4161d4:	strb	wzr, [sp, #171]
  4161d8:	b	415d80 <ferror@plt+0x147f0>
  4161dc:	ldr	w0, [x19, #36]
  4161e0:	cmp	w0, #0x24
  4161e4:	b.eq	416adc <ferror@plt+0x1554c>  // b.none
  4161e8:	cbnz	w24, 415f64 <ferror@plt+0x149d4>
  4161ec:	ldr	w0, [sp, #172]
  4161f0:	sub	w0, w0, #0x2
  4161f4:	cmp	w0, #0x3
  4161f8:	b.ls	415f64 <ferror@plt+0x149d4>  // b.plast
  4161fc:	cbnz	w21, 416554 <ferror@plt+0x14fc4>
  416200:	ldr	x4, [x28, #584]
  416204:	str	w3, [sp, #176]
  416208:	ldr	w0, [x4, #1128]
  41620c:	ldr	w6, [x4, #1132]
  416210:	cbz	w21, 4165d8 <ferror@plt+0x15048>
  416214:	ldp	x23, x24, [sp, #48]
  416218:	mov	w0, w21
  41621c:	ldp	x19, x20, [sp, #16]
  416220:	ldp	x21, x22, [sp, #32]
  416224:	ldp	x25, x26, [sp, #64]
  416228:	ldp	x27, x28, [sp, #80]
  41622c:	ldp	x29, x30, [sp], #192
  416230:	ret
  416234:	cbnz	w24, 416254 <ferror@plt+0x14cc4>
  416238:	cbnz	w23, 415f64 <ferror@plt+0x149d4>
  41623c:	ldr	w0, [sp, #172]
  416240:	sub	w1, w0, #0x2e
  416244:	cmp	w1, #0x10
  416248:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  41624c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  416250:	b.ls	415f64 <ferror@plt+0x149d4>  // b.plast
  416254:	mov	x0, x19
  416258:	bl	403f68 <ferror@plt+0x29d8>
  41625c:	mov	w0, #0x2e                  	// #46
  416260:	add	x20, x20, #0x1
  416264:	mov	w24, #0x0                   	// #0
  416268:	mov	w23, #0x0                   	// #0
  41626c:	strb	wzr, [sp, #171]
  416270:	str	w0, [sp, #172]
  416274:	b	415d80 <ferror@plt+0x147f0>
  416278:	cbnz	w24, 416298 <ferror@plt+0x14d08>
  41627c:	cbnz	w23, 415f64 <ferror@plt+0x149d4>
  416280:	ldr	w0, [sp, #172]
  416284:	sub	w1, w0, #0x2e
  416288:	cmp	w1, #0x10
  41628c:	ccmp	w0, #0x6, #0x4, hi  // hi = pmore
  416290:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  416294:	b.ls	415f64 <ferror@plt+0x149d4>  // b.plast
  416298:	mov	x0, x19
  41629c:	bl	402760 <ferror@plt+0x11d0>
  4162a0:	mov	w2, w0
  4162a4:	cbnz	w0, 416524 <ferror@plt+0x14f94>
  4162a8:	ldr	w0, [x19, #32]
  4162ac:	str	w2, [sp, #104]
  4162b0:	cmp	w0, #0x24
  4162b4:	b.eq	416508 <ferror@plt+0x14f78>  // b.none
  4162b8:	ldr	x0, [x19, #288]
  4162bc:	mov	w3, #0x36                  	// #54
  4162c0:	mov	w1, #0x1                   	// #1
  4162c4:	strb	w1, [sp, #171]
  4162c8:	mov	w1, w3
  4162cc:	str	w3, [sp, #172]
  4162d0:	bl	4019f8 <ferror@plt+0x468>
  4162d4:	ldr	w3, [x19, #32]
  4162d8:	ldr	w2, [sp, #104]
  4162dc:	mov	w27, w3
  4162e0:	add	x20, x20, #0x1
  4162e4:	mov	w24, #0x0                   	// #0
  4162e8:	mov	w5, #0x0                   	// #0
  4162ec:	mov	w23, #0x0                   	// #0
  4162f0:	b	415d98 <ferror@plt+0x14808>
  4162f4:	cmp	w1, #0x31
  4162f8:	sub	w0, w1, #0x2f
  4162fc:	ccmp	w0, #0x7, #0x2, ne  // ne = any
  416300:	b.ls	415c8c <ferror@plt+0x146fc>  // b.plast
  416304:	ldr	x1, [x19, #16]
  416308:	mov	w0, #0x1d                  	// #29
  41630c:	str	w5, [sp, #104]
  416310:	bl	402918 <ferror@plt+0x1388>
  416314:	cmp	w0, #0x0
  416318:	ldr	w5, [sp, #104]
  41631c:	mov	w2, w0
  416320:	csel	w0, w5, wzr, eq  // eq = none
  416324:	b	415e40 <ferror@plt+0x148b0>
  416328:	mov	x0, x19
  41632c:	bl	402760 <ferror@plt+0x11d0>
  416330:	mov	w2, w0
  416334:	cbnz	w0, 416414 <ferror@plt+0x14e84>
  416338:	cbnz	w24, 416778 <ferror@plt+0x151e8>
  41633c:	cbz	w23, 416760 <ferror@plt+0x151d0>
  416340:	adrp	x24, 41a000 <ferror@plt+0x18a70>
  416344:	add	x24, x24, #0xd50
  416348:	ldr	x3, [x19, #208]
  41634c:	mov	w0, #0xc                   	// #12
  416350:	ldrb	w1, [x24, #10]
  416354:	add	x23, x19, #0xc8
  416358:	cmp	x25, x3
  41635c:	str	w0, [sp, #172]
  416360:	and	w3, w1, #0x7f
  416364:	str	w3, [sp, #124]
  416368:	stp	w0, w0, [sp, #180]
  41636c:	sxtb	w0, w1
  416370:	str	w0, [sp, #132]
  416374:	b.cc	4163d8 <ferror@plt+0x14e48>  // b.lo, b.ul, b.last
  416378:	b	416400 <ferror@plt+0x14e70>
  41637c:	ldrb	w0, [x24, w0, uxtw]
  416380:	ldr	w3, [sp, #124]
  416384:	and	w0, w0, #0x7f
  416388:	cmp	w3, w0
  41638c:	b.hi	4163a0 <ferror@plt+0x14e10>  // b.pmore
  416390:	ldr	w4, [sp, #132]
  416394:	cmp	w4, #0x0
  416398:	ccmp	w3, w0, #0x0, lt  // lt = tstop
  41639c:	b.ne	416400 <ferror@plt+0x14e70>  // b.any
  4163a0:	ldr	x0, [x19, #288]
  4163a4:	str	w2, [sp, #104]
  4163a8:	bl	4019f8 <ferror@plt+0x468>
  4163ac:	mov	x0, x23
  4163b0:	mov	x1, #0x1                   	// #1
  4163b4:	bl	401810 <ferror@plt+0x280>
  4163b8:	sub	w3, w27, #0x4
  4163bc:	ldr	w2, [sp, #104]
  4163c0:	ldr	x0, [x19, #208]
  4163c4:	cmp	w3, #0x1
  4163c8:	cset	x1, hi  // hi = pmore
  4163cc:	sub	x20, x20, x1
  4163d0:	cmp	x25, x0
  4163d4:	b.cs	416400 <ferror@plt+0x14e70>  // b.hs, b.nlast
  4163d8:	mov	x1, #0x0                   	// #0
  4163dc:	mov	x0, x23
  4163e0:	str	w2, [sp, #104]
  4163e4:	bl	401e00 <ferror@plt+0x870>
  4163e8:	ldr	w27, [x0]
  4163ec:	ldr	w2, [sp, #104]
  4163f0:	sub	w0, w27, #0x2
  4163f4:	mov	w1, w27
  4163f8:	cmp	w27, #0x24
  4163fc:	b.ne	41637c <ferror@plt+0x14dec>  // b.any
  416400:	mov	x0, x23
  416404:	add	x1, sp, #0xb8
  416408:	str	w2, [sp, #104]
  41640c:	bl	401940 <ferror@plt+0x3b0>
  416410:	ldr	w2, [sp, #104]
  416414:	ldr	w1, [sp, #172]
  416418:	mov	w5, #0x0                   	// #0
  41641c:	ldr	w3, [x19, #32]
  416420:	mov	w23, #0x0                   	// #0
  416424:	cmp	w1, #0xc
  416428:	strb	wzr, [sp, #171]
  41642c:	mov	w27, w3
  416430:	csel	w22, w22, wzr, ne  // ne = any
  416434:	cset	w24, eq  // eq = none
  416438:	b	415d98 <ferror@plt+0x14808>
  41643c:	mov	w27, w3
  416440:	b	41644c <ferror@plt+0x14ebc>
  416444:	ldr	w3, [x19, #32]
  416448:	mov	w27, w3
  41644c:	str	w3, [sp, #176]
  416450:	mov	x0, x19
  416454:	cmp	w3, #0x22
  416458:	b.ne	4167cc <ferror@plt+0x1523c>  // b.any
  41645c:	bl	402760 <ferror@plt+0x11d0>
  416460:	mov	w21, w0
  416464:	cbz	w0, 416444 <ferror@plt+0x14eb4>
  416468:	mov	w0, w21
  41646c:	ldp	x19, x20, [sp, #16]
  416470:	ldp	x21, x22, [sp, #32]
  416474:	ldp	x25, x26, [sp, #64]
  416478:	ldp	x27, x28, [sp, #80]
  41647c:	ldp	x29, x30, [sp], #192
  416480:	ret
  416484:	cmp	w3, #0x2
  416488:	b.eq	416490 <ferror@plt+0x14f00>  // b.none
  41648c:	mov	w3, #0x3                   	// #3
  416490:	mov	w22, w3
  416494:	mov	x0, x19
  416498:	str	w5, [sp, #104]
  41649c:	str	w3, [sp, #172]
  4164a0:	bl	402760 <ferror@plt+0x11d0>
  4164a4:	cbnz	w0, 416838 <ferror@plt+0x152a8>
  4164a8:	ldr	w0, [x19, #32]
  4164ac:	add	x20, x20, #0x1
  4164b0:	ldr	w5, [sp, #104]
  4164b4:	cmp	w0, #0x2d
  4164b8:	b.eq	416a48 <ferror@plt+0x154b8>  // b.none
  4164bc:	str	w5, [sp, #104]
  4164c0:	sub	w1, w0, #0x39
  4164c4:	cmp	w1, #0x2
  4164c8:	b.ls	416a0c <ferror@plt+0x1547c>  // b.plast
  4164cc:	cmp	w0, #0x3c
  4164d0:	b.eq	4168c0 <ferror@plt+0x15330>  // b.none
  4164d4:	ldr	x1, [x19, #16]
  4164d8:	mov	w0, #0x18                  	// #24
  4164dc:	bl	402918 <ferror@plt+0x1388>
  4164e0:	ldr	w5, [sp, #104]
  4164e4:	cbz	w0, 4168f4 <ferror@plt+0x15364>
  4164e8:	ldr	x4, [x28, #584]
  4164ec:	mov	w21, w0
  4164f0:	ldr	w3, [x19, #32]
  4164f4:	mov	w22, #0x1                   	// #1
  4164f8:	str	w3, [sp, #176]
  4164fc:	ldr	w0, [x4, #1128]
  416500:	ldr	w6, [x4, #1132]
  416504:	b	416210 <ferror@plt+0x14c80>
  416508:	mov	w1, #0x38                  	// #56
  41650c:	mov	x0, x19
  416510:	strb	wzr, [sp, #171]
  416514:	str	w1, [sp, #172]
  416518:	bl	402760 <ferror@plt+0x11d0>
  41651c:	mov	w2, w0
  416520:	cbz	w0, 4167d4 <ferror@plt+0x15244>
  416524:	ldr	w3, [x19, #32]
  416528:	mov	w27, w3
  41652c:	b	4162e0 <ferror@plt+0x14d50>
  416530:	ldr	w27, [x19, #32]
  416534:	mov	w3, w27
  416538:	add	x20, x20, #0x1
  41653c:	mov	w22, #0x0                   	// #0
  416540:	mov	w24, #0x0                   	// #0
  416544:	mov	w5, #0x0                   	// #0
  416548:	mov	w23, #0x0                   	// #0
  41654c:	strb	wzr, [sp, #171]
  416550:	b	415d98 <ferror@plt+0x14808>
  416554:	sub	w21, w21, #0x1
  416558:	add	x22, x19, #0xc8
  41655c:	b	416584 <ferror@plt+0x14ff4>
  416560:	ldr	x0, [x19, #288]
  416564:	sub	w23, w23, #0x4
  416568:	bl	4019f8 <ferror@plt+0x468>
  41656c:	mov	x0, x22
  416570:	mov	x1, #0x1                   	// #1
  416574:	bl	401810 <ferror@plt+0x280>
  416578:	cmp	w23, #0x1
  41657c:	cset	x0, hi  // hi = pmore
  416580:	sub	x20, x20, x0
  416584:	mov	x1, #0x0                   	// #0
  416588:	mov	x0, x22
  41658c:	bl	401e00 <ferror@plt+0x870>
  416590:	ldr	w23, [x0]
  416594:	mov	w1, w23
  416598:	cmp	w23, #0x24
  41659c:	b.ne	416560 <ferror@plt+0x14fd0>  // b.any
  4165a0:	mov	x1, #0x1                   	// #1
  4165a4:	mov	x0, x22
  4165a8:	bl	401810 <ferror@plt+0x280>
  4165ac:	mov	w22, #0x0                   	// #0
  4165b0:	mov	x0, x19
  4165b4:	bl	402760 <ferror@plt+0x11d0>
  4165b8:	ldr	w3, [x19, #32]
  4165bc:	mov	w2, w0
  4165c0:	mov	w5, #0x0                   	// #0
  4165c4:	mov	w23, #0x1                   	// #1
  4165c8:	mov	w27, w3
  4165cc:	b	415d98 <ferror@plt+0x14808>
  4165d0:	mov	w22, #0x1                   	// #1
  4165d4:	nop
  4165d8:	ldr	w0, [x4, #1128]
  4165dc:	mov	w21, #0x8                   	// #8
  4165e0:	cmp	w0, w6
  4165e4:	b.ne	416214 <ferror@plt+0x14c84>  // b.any
  4165e8:	ldr	x0, [x19, #208]
  4165ec:	cmp	x25, x0
  4165f0:	b.cs	416ad4 <ferror@plt+0x15544>  // b.hs, b.nlast
  4165f4:	add	x23, x19, #0xc8
  4165f8:	mov	x1, #0x0                   	// #0
  4165fc:	mov	x0, x23
  416600:	bl	401e00 <ferror@plt+0x870>
  416604:	ldr	w21, [x0]
  416608:	sub	w0, w21, #0x24
  41660c:	mov	w1, w21
  416610:	cmp	w0, #0x1
  416614:	b.ls	415f64 <ferror@plt+0x149d4>  // b.plast
  416618:	ldr	x0, [x19, #288]
  41661c:	bl	4019f8 <ferror@plt+0x468>
  416620:	sub	w0, w21, #0x4
  416624:	mov	x1, #0x1                   	// #1
  416628:	cmp	w0, #0x1
  41662c:	mov	x0, x23
  416630:	cset	x2, hi  // hi = pmore
  416634:	sub	x20, x20, x2
  416638:	bl	401810 <ferror@plt+0x280>
  41663c:	ldr	x0, [x19, #208]
  416640:	cmp	x0, x25
  416644:	b.hi	4165f8 <ferror@plt+0x15068>  // b.pmore
  416648:	sub	w21, w21, #0x18
  41664c:	cmp	w21, #0x9
  416650:	cset	w23, ls  // ls = plast
  416654:	cmp	x20, #0x1
  416658:	b.ne	415f64 <ferror@plt+0x149d4>  // b.any
  41665c:	ldr	w2, [sp, #128]
  416660:	cbz	w2, 4169f0 <ferror@plt+0x15460>
  416664:	ldrb	w1, [sp, #153]
  416668:	ldr	w0, [sp, #176]
  41666c:	cmp	w0, w1
  416670:	b.eq	4166c4 <ferror@plt+0x15134>  // b.none
  416674:	cmp	w2, #0x1
  416678:	b.eq	4166b8 <ferror@plt+0x15128>  // b.none
  41667c:	ldrb	w1, [sp, #154]
  416680:	cmp	w0, w1
  416684:	b.eq	4166c4 <ferror@plt+0x15134>  // b.none
  416688:	cmp	w2, #0x2
  41668c:	b.eq	416b70 <ferror@plt+0x155e0>  // b.none
  416690:	ldrb	w1, [sp, #155]
  416694:	cmp	w0, w1
  416698:	b.eq	4166c4 <ferror@plt+0x15134>  // b.none
  41669c:	mov	x20, x2
  4166a0:	cmp	w2, #0x3
  4166a4:	b.eq	4166b8 <ferror@plt+0x15128>  // b.none
  4166a8:	ldrb	w1, [sp, #156]
  4166ac:	cmp	w1, w0
  4166b0:	b.eq	4166c4 <ferror@plt+0x15134>  // b.none
  4166b4:	mov	w20, #0x4                   	// #4
  4166b8:	ldr	w0, [sp, #128]
  4166bc:	cmp	w20, w0
  4166c0:	b.eq	4169f0 <ferror@plt+0x15460>  // b.none
  4166c4:	ldr	x0, [sp, #112]
  4166c8:	tbnz	w0, #0, 4169a4 <ferror@plt+0x15414>
  4166cc:	ldr	w0, [sp, #108]
  4166d0:	cbnz	w0, 416ab8 <ferror@plt+0x15528>
  4166d4:	ldr	w0, [sp, #112]
  4166d8:	and	w20, w0, #0x2
  4166dc:	tbnz	w0, #5, 416a2c <ferror@plt+0x1549c>
  4166e0:	ldr	w0, [sp, #136]
  4166e4:	cmp	w0, #0x24
  4166e8:	b.eq	416a80 <ferror@plt+0x154f0>  // b.none
  4166ec:	cbnz	w23, 416b00 <ferror@plt+0x15570>
  4166f0:	cbz	w22, 416a80 <ferror@plt+0x154f0>
  4166f4:	cbz	w20, 416b80 <ferror@plt+0x155f0>
  4166f8:	ldr	x0, [x19, #288]
  4166fc:	mov	w1, #0x3f                  	// #63
  416700:	bl	4019f8 <ferror@plt+0x468>
  416704:	ldr	w1, [sp, #128]
  416708:	cbz	w1, 416980 <ferror@plt+0x153f0>
  41670c:	ldrb	w0, [sp, #153]
  416710:	cmp	w1, #0x1
  416714:	b.eq	416978 <ferror@plt+0x153e8>  // b.none
  416718:	cmp	w0, #0x22
  41671c:	b.eq	416754 <ferror@plt+0x151c4>  // b.none
  416720:	ldrb	w0, [sp, #154]
  416724:	cmp	w1, #0x2
  416728:	b.eq	416978 <ferror@plt+0x153e8>  // b.none
  41672c:	cmp	w0, #0x22
  416730:	b.eq	416754 <ferror@plt+0x151c4>  // b.none
  416734:	ldrb	w0, [sp, #155]
  416738:	cmp	w1, #0x3
  41673c:	b.eq	416978 <ferror@plt+0x153e8>  // b.none
  416740:	cmp	w0, #0x22
  416744:	b.eq	416754 <ferror@plt+0x151c4>  // b.none
  416748:	ldrb	w0, [sp, #156]
  41674c:	cmp	w1, #0x4
  416750:	b.eq	416978 <ferror@plt+0x153e8>  // b.none
  416754:	mov	w21, #0x0                   	// #0
  416758:	ldp	x23, x24, [sp, #48]
  41675c:	b	415dbc <ferror@plt+0x1482c>
  416760:	ldr	w0, [sp, #172]
  416764:	cmp	w0, #0x6
  416768:	sub	w1, w0, #0x2e
  41676c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  416770:	ccmp	w1, #0x10, #0x0, hi  // hi = pmore
  416774:	b.ls	416340 <ferror@plt+0x14db0>  // b.plast
  416778:	mov	w3, #0x4                   	// #4
  41677c:	add	x1, sp, #0xb4
  416780:	add	x0, x19, #0xc8
  416784:	str	w2, [sp, #104]
  416788:	str	w3, [sp, #172]
  41678c:	str	w3, [sp, #180]
  416790:	bl	401940 <ferror@plt+0x3b0>
  416794:	ldr	w2, [sp, #104]
  416798:	b	416414 <ferror@plt+0x14e84>
  41679c:	ldr	x1, [x19, #16]
  4167a0:	mov	w0, #0x18                  	// #24
  4167a4:	add	x20, x20, #0x1
  4167a8:	mov	w22, #0x0                   	// #0
  4167ac:	mov	w24, #0x0                   	// #0
  4167b0:	bl	402918 <ferror@plt+0x1388>
  4167b4:	mov	w2, w0
  4167b8:	ldr	w3, [x19, #32]
  4167bc:	mov	w5, #0x0                   	// #0
  4167c0:	strb	wzr, [sp, #171]
  4167c4:	mov	w27, w3
  4167c8:	b	415d98 <ferror@plt+0x14808>
  4167cc:	stp	x23, x24, [sp, #48]
  4167d0:	b	415bf0 <ferror@plt+0x14660>
  4167d4:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  4167d8:	add	x2, x2, #0xd30
  4167dc:	ldrb	w1, [sp, #148]
  4167e0:	mov	x0, x19
  4167e4:	ldr	w3, [x2]
  4167e8:	ldrb	w2, [x2, #4]
  4167ec:	str	w3, [sp, #184]
  4167f0:	strb	w2, [sp, #188]
  4167f4:	ldr	x2, [sp, #184]
  4167f8:	bl	415b90 <ferror@plt+0x14600>
  4167fc:	mov	w2, w0
  416800:	cmp	w0, #0x6
  416804:	b.eq	416a94 <ferror@plt+0x15504>  // b.none
  416808:	ldr	w3, [x19, #32]
  41680c:	mov	w27, w3
  416810:	cbnz	w2, 4162e0 <ferror@plt+0x14d50>
  416814:	cmp	w3, #0x25
  416818:	b.eq	4169cc <ferror@plt+0x1543c>  // b.none
  41681c:	ldr	x1, [x19, #16]
  416820:	mov	w0, #0x18                  	// #24
  416824:	bl	402918 <ferror@plt+0x1388>
  416828:	mov	w2, w0
  41682c:	ldr	w3, [x19, #32]
  416830:	mov	w27, w3
  416834:	b	4162e0 <ferror@plt+0x14d50>
  416838:	ldr	x4, [x28, #584]
  41683c:	mov	w21, w0
  416840:	ldr	w3, [x19, #32]
  416844:	mov	w22, #0x1                   	// #1
  416848:	str	w3, [sp, #176]
  41684c:	ldr	w0, [x4, #1128]
  416850:	ldr	w6, [x4, #1132]
  416854:	b	416210 <ferror@plt+0x14c80>
  416858:	ldr	x1, [x19, #16]
  41685c:	mov	w23, w22
  416860:	mov	w22, w5
  416864:	mov	w5, #0x0                   	// #0
  416868:	mov	w0, #0x1d                  	// #29
  41686c:	str	w5, [sp, #104]
  416870:	bl	402918 <ferror@plt+0x1388>
  416874:	mov	w24, #0x0                   	// #0
  416878:	ldr	w3, [x19, #32]
  41687c:	mov	w2, w0
  416880:	ldr	w5, [sp, #104]
  416884:	mov	w27, w3
  416888:	b	415d98 <ferror@plt+0x14808>
  41688c:	ldr	x1, [x19, #16]
  416890:	mov	w5, #0x0                   	// #0
  416894:	mov	w0, #0x1d                  	// #29
  416898:	str	w5, [sp, #104]
  41689c:	mov	w22, w23
  4168a0:	mov	w24, #0x0                   	// #0
  4168a4:	bl	402918 <ferror@plt+0x1388>
  4168a8:	mov	w23, #0x0                   	// #0
  4168ac:	ldr	w3, [x19, #32]
  4168b0:	mov	w2, w0
  4168b4:	ldr	w5, [sp, #104]
  4168b8:	mov	w27, w3
  4168bc:	b	415d98 <ferror@plt+0x14808>
  4168c0:	mov	x0, x19
  4168c4:	bl	402760 <ferror@plt+0x11d0>
  4168c8:	cbnz	w0, 416838 <ferror@plt+0x152a8>
  4168cc:	ldr	w5, [sp, #104]
  4168d0:	ldr	w0, [x19, #32]
  4168d4:	str	w5, [sp, #104]
  4168d8:	cmp	w0, #0x24
  4168dc:	b.eq	416b40 <ferror@plt+0x155b0>  // b.none
  4168e0:	ldr	x0, [x19, #288]
  4168e4:	mov	w1, #0x36                  	// #54
  4168e8:	bl	4019f8 <ferror@plt+0x468>
  4168ec:	strb	wzr, [sp, #171]
  4168f0:	ldr	w5, [sp, #104]
  4168f4:	ldr	x0, [x19, #288]
  4168f8:	mov	w1, w22
  4168fc:	str	w5, [sp, #104]
  416900:	bl	4019f8 <ferror@plt+0x468>
  416904:	ldr	x4, [x28, #584]
  416908:	ldr	w3, [x19, #32]
  41690c:	str	w3, [sp, #176]
  416910:	ldr	w0, [x4, #1128]
  416914:	mov	w27, w3
  416918:	ldr	w6, [x4, #1132]
  41691c:	ldr	w5, [sp, #104]
  416920:	cmp	w0, w6
  416924:	b.ne	4165d0 <ferror@plt+0x15040>  // b.any
  416928:	mov	w24, #0x0                   	// #0
  41692c:	mov	w23, #0x0                   	// #0
  416930:	mov	w22, #0x1                   	// #1
  416934:	b	415c48 <ferror@plt+0x146b8>
  416938:	ldr	x1, [x19, #16]
  41693c:	mov	w0, #0x18                  	// #24
  416940:	bl	402918 <ferror@plt+0x1388>
  416944:	mov	w21, w0
  416948:	ldp	x23, x24, [sp, #48]
  41694c:	b	415dbc <ferror@plt+0x1482c>
  416950:	ldr	x0, [x19, #288]
  416954:	sub	w1, w27, #0x6
  416958:	str	w1, [sp, #172]
  41695c:	bl	4019f8 <ferror@plt+0x468>
  416960:	mov	x0, x19
  416964:	bl	402760 <ferror@plt+0x11d0>
  416968:	ldr	w27, [x19, #32]
  41696c:	mov	w2, w0
  416970:	mov	w3, w27
  416974:	b	416538 <ferror@plt+0x14fa8>
  416978:	cmp	w0, #0x22
  41697c:	b.eq	416754 <ferror@plt+0x151c4>  // b.none
  416980:	ldr	w1, [x19, #32]
  416984:	mov	x0, x19
  416988:	cmp	w1, #0x22
  41698c:	b.ne	416754 <ferror@plt+0x151c4>  // b.any
  416990:	bl	402760 <ferror@plt+0x11d0>
  416994:	mov	w21, w0
  416998:	cbz	w0, 416980 <ferror@plt+0x153f0>
  41699c:	ldp	x23, x24, [sp, #48]
  4169a0:	b	416218 <ferror@plt+0x14c88>
  4169a4:	ldr	w0, [sp, #108]
  4169a8:	cmp	w0, #0x1
  4169ac:	b.ls	4166d4 <ferror@plt+0x15144>  // b.plast
  4169b0:	ldr	x1, [x19, #16]
  4169b4:	mov	w0, #0x2a                  	// #42
  4169b8:	bl	402918 <ferror@plt+0x1388>
  4169bc:	mov	w21, w0
  4169c0:	cbz	w0, 4166d4 <ferror@plt+0x15144>
  4169c4:	ldp	x23, x24, [sp, #48]
  4169c8:	b	416218 <ferror@plt+0x14c88>
  4169cc:	ldr	x0, [x19, #288]
  4169d0:	mov	w1, #0x38                  	// #56
  4169d4:	bl	4019f8 <ferror@plt+0x468>
  4169d8:	mov	x0, x19
  4169dc:	bl	402760 <ferror@plt+0x11d0>
  4169e0:	ldr	w3, [x19, #32]
  4169e4:	mov	w2, w0
  4169e8:	mov	w27, w3
  4169ec:	b	4162e0 <ferror@plt+0x14d50>
  4169f0:	mov	x0, x19
  4169f4:	bl	4153f8 <ferror@plt+0x13e68>
  4169f8:	tst	w0, #0xff
  4169fc:	b.ne	4166c4 <ferror@plt+0x15134>  // b.any
  416a00:	b	415f64 <ferror@plt+0x149d4>
  416a04:	mov	w27, w3
  416a08:	b	416538 <ferror@plt+0x14fa8>
  416a0c:	sub	w1, w0, #0x6
  416a10:	ldr	x0, [x19, #288]
  416a14:	bl	4019f8 <ferror@plt+0x468>
  416a18:	mov	x0, x19
  416a1c:	bl	402760 <ferror@plt+0x11d0>
  416a20:	ldr	w5, [sp, #104]
  416a24:	strb	wzr, [sp, #171]
  416a28:	b	4164e4 <ferror@plt+0x14f54>
  416a2c:	cbz	w20, 416704 <ferror@plt+0x15174>
  416a30:	ldr	w1, [sp, #136]
  416a34:	eor	w0, w23, #0x1
  416a38:	cmp	w1, #0x24
  416a3c:	csinc	w0, w0, wzr, ne  // ne = any
  416a40:	cbz	w0, 416704 <ferror@plt+0x15174>
  416a44:	b	4166f8 <ferror@plt+0x15168>
  416a48:	ldr	w0, [sp, #112]
  416a4c:	add	x2, sp, #0xab
  416a50:	add	x1, sp, #0xac
  416a54:	str	w5, [sp, #104]
  416a58:	orr	w3, w0, #0x4
  416a5c:	mov	x0, x19
  416a60:	bl	416bc0 <ferror@plt+0x15630>
  416a64:	ldr	w5, [sp, #104]
  416a68:	b	4164e4 <ferror@plt+0x14f54>
  416a6c:	ldr	x1, [x19, #16]
  416a70:	mov	w0, #0x1a                  	// #26
  416a74:	bl	402918 <ferror@plt+0x1388>
  416a78:	mov	w2, w0
  416a7c:	b	416004 <ferror@plt+0x14a74>
  416a80:	cbnz	w20, 4166f8 <ferror@plt+0x15168>
  416a84:	ldr	x0, [x19, #288]
  416a88:	mov	w1, #0x4a                  	// #74
  416a8c:	bl	4019f8 <ferror@plt+0x468>
  416a90:	b	416704 <ferror@plt+0x15174>
  416a94:	ldr	x1, [x19, #16]
  416a98:	mov	w0, #0x1a                  	// #26
  416a9c:	bl	402918 <ferror@plt+0x1388>
  416aa0:	mov	w2, w0
  416aa4:	b	416808 <ferror@plt+0x15278>
  416aa8:	mov	x20, #0x0                   	// #0
  416aac:	mov	w22, #0x0                   	// #0
  416ab0:	str	wzr, [sp, #108]
  416ab4:	b	4165d8 <ferror@plt+0x15048>
  416ab8:	ldr	x1, [x19, #16]
  416abc:	mov	w0, #0x29                  	// #41
  416ac0:	bl	402918 <ferror@plt+0x1388>
  416ac4:	mov	w21, w0
  416ac8:	cbz	w0, 4166d4 <ferror@plt+0x15144>
  416acc:	ldp	x23, x24, [sp, #48]
  416ad0:	b	416218 <ferror@plt+0x14c88>
  416ad4:	mov	w23, #0x0                   	// #0
  416ad8:	b	416654 <ferror@plt+0x150c4>
  416adc:	mov	w21, #0x6                   	// #6
  416ae0:	ldp	x23, x24, [sp, #48]
  416ae4:	b	415dbc <ferror@plt+0x1482c>
  416ae8:	ldr	x1, [x19, #16]
  416aec:	mov	w0, #0x1d                  	// #29
  416af0:	bl	402918 <ferror@plt+0x1388>
  416af4:	mov	w21, w0
  416af8:	ldp	x23, x24, [sp, #48]
  416afc:	b	415dbc <ferror@plt+0x1482c>
  416b00:	ldr	x0, [x19, #288]
  416b04:	mov	x1, #0x0                   	// #0
  416b08:	bl	401e00 <ferror@plt+0x870>
  416b0c:	ldrb	w21, [x0]
  416b10:	sub	w0, w21, #0x16
  416b14:	and	w0, w0, #0xff
  416b18:	cmp	w0, #0xb
  416b1c:	b.hi	416b78 <ferror@plt+0x155e8>  // b.pmore
  416b20:	ldr	x0, [x19, #288]
  416b24:	mov	x1, #0x1                   	// #1
  416b28:	bl	401810 <ferror@plt+0x280>
  416b2c:	ldr	x0, [x19, #288]
  416b30:	add	w1, w21, #0xc
  416b34:	bl	4019f8 <ferror@plt+0x468>
  416b38:	cbz	w20, 416704 <ferror@plt+0x15174>
  416b3c:	b	416a30 <ferror@plt+0x154a0>
  416b40:	ldr	x1, [x19, #16]
  416b44:	mov	w0, #0x18                  	// #24
  416b48:	bl	402918 <ferror@plt+0x1388>
  416b4c:	strb	wzr, [sp, #171]
  416b50:	ldr	w5, [sp, #104]
  416b54:	b	4164e4 <ferror@plt+0x14f54>
  416b58:	ldr	x1, [x19, #16]
  416b5c:	mov	w0, #0xe                   	// #14
  416b60:	bl	402918 <ferror@plt+0x1388>
  416b64:	mov	w21, w0
  416b68:	ldp	x23, x24, [sp, #48]
  416b6c:	b	415dbc <ferror@plt+0x1482c>
  416b70:	ldr	w20, [sp, #128]
  416b74:	b	4166b8 <ferror@plt+0x15128>
  416b78:	cbnz	w20, 416704 <ferror@plt+0x15174>
  416b7c:	b	416a84 <ferror@plt+0x154f4>
  416b80:	ldr	x0, [x19, #288]
  416b84:	mov	x1, #0x0                   	// #0
  416b88:	bl	401e00 <ferror@plt+0x870>
  416b8c:	ldrb	w20, [x0]
  416b90:	ldr	x0, [x19, #288]
  416b94:	mov	x1, #0x1                   	// #1
  416b98:	and	w20, w20, #0x1
  416b9c:	bl	401810 <ferror@plt+0x280>
  416ba0:	ldr	x0, [x19, #288]
  416ba4:	add	w1, w20, #0x22
  416ba8:	bl	4019f8 <ferror@plt+0x468>
  416bac:	b	416704 <ferror@plt+0x15174>
  416bb0:	mov	w21, w2
  416bb4:	cbnz	w21, 416214 <ferror@plt+0x14c84>
  416bb8:	b	4165d8 <ferror@plt+0x15048>
  416bbc:	nop
  416bc0:	stp	x29, x30, [sp, #-112]!
  416bc4:	mov	x29, sp
  416bc8:	stp	x21, x22, [sp, #32]
  416bcc:	mov	x21, x0
  416bd0:	and	w22, w3, #0xff
  416bd4:	ldr	x0, [x0, #40]
  416bd8:	stp	x19, x20, [sp, #16]
  416bdc:	stp	x23, x24, [sp, #48]
  416be0:	mov	x23, x1
  416be4:	mov	x24, x2
  416be8:	bl	402fb8 <ferror@plt+0x1a28>
  416bec:	mov	x20, x0
  416bf0:	mov	x0, x21
  416bf4:	bl	402760 <ferror@plt+0x11d0>
  416bf8:	mov	w19, w0
  416bfc:	cbnz	w0, 416d80 <ferror@plt+0x157f0>
  416c00:	ldr	w0, [x21, #32]
  416c04:	cmp	w0, #0x26
  416c08:	b.eq	416d24 <ferror@plt+0x15794>  // b.none
  416c0c:	cmp	w0, #0x24
  416c10:	b.ne	416da0 <ferror@plt+0x15810>  // b.any
  416c14:	tbnz	w22, #2, 416dcc <ferror@plt+0x1583c>
  416c18:	mov	w0, #0x45                  	// #69
  416c1c:	str	w0, [x23]
  416c20:	strb	wzr, [x24]
  416c24:	mov	x0, x21
  416c28:	str	x20, [sp, #96]
  416c2c:	bl	402760 <ferror@plt+0x11d0>
  416c30:	mov	w19, w0
  416c34:	cbnz	w0, 416d80 <ferror@plt+0x157f0>
  416c38:	ldr	w0, [x21, #32]
  416c3c:	cmp	w0, #0x25
  416c40:	b.eq	416edc <ferror@plt+0x1594c>  // b.none
  416c44:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  416c48:	add	x0, x0, #0xd40
  416c4c:	stp	x25, x26, [sp, #64]
  416c50:	mov	x23, #0x0                   	// #0
  416c54:	ldrb	w24, [x0, #4]
  416c58:	ldr	w25, [x0]
  416c5c:	nop
  416c60:	str	w25, [sp, #88]
  416c64:	and	w22, w22, #0xfc
  416c68:	strb	w24, [sp, #92]
  416c6c:	orr	w22, w22, #0x30
  416c70:	mov	w1, w22
  416c74:	mov	x0, x21
  416c78:	ldr	x2, [sp, #88]
  416c7c:	add	x23, x23, #0x1
  416c80:	bl	415b90 <ferror@plt+0x14600>
  416c84:	mov	w19, w0
  416c88:	cmp	w0, #0x6
  416c8c:	b.eq	416de0 <ferror@plt+0x15850>  // b.none
  416c90:	cbnz	w19, 416e98 <ferror@plt+0x15908>
  416c94:	ldr	w26, [x21, #32]
  416c98:	cmp	w26, #0x27
  416c9c:	mov	w0, w26
  416ca0:	b.eq	416df4 <ferror@plt+0x15864>  // b.none
  416ca4:	cmp	w0, #0x25
  416ca8:	b.ne	416c60 <ferror@plt+0x156d0>  // b.any
  416cac:	cmp	w26, #0x27
  416cb0:	b.eq	416e7c <ferror@plt+0x158ec>  // b.none
  416cb4:	ldp	x25, x26, [sp, #64]
  416cb8:	mov	w1, #0x45                  	// #69
  416cbc:	ldr	x0, [x21, #288]
  416cc0:	bl	4019f8 <ferror@plt+0x468>
  416cc4:	ldr	x0, [x21, #288]
  416cc8:	mov	x1, x23
  416ccc:	bl	401ab0 <ferror@plt+0x520>
  416cd0:	ldr	x0, [x21, #280]
  416cd4:	add	x1, sp, #0x60
  416cd8:	add	x0, x0, #0x108
  416cdc:	bl	402040 <ferror@plt+0xab0>
  416ce0:	mov	x19, x0
  416ce4:	cmn	x0, #0x1
  416ce8:	b.eq	416ea0 <ferror@plt+0x15910>  // b.none
  416cec:	mov	x0, x20
  416cf0:	bl	401470 <free@plt>
  416cf4:	ldr	x0, [x21, #280]
  416cf8:	mov	x1, x19
  416cfc:	add	x0, x0, #0x108
  416d00:	bl	401df0 <ferror@plt+0x860>
  416d04:	ldr	x19, [x0, #8]
  416d08:	ldr	x0, [x21, #288]
  416d0c:	mov	x1, x19
  416d10:	bl	401ab0 <ferror@plt+0x520>
  416d14:	mov	x0, x21
  416d18:	bl	402760 <ferror@plt+0x11d0>
  416d1c:	mov	w19, w0
  416d20:	b	416d88 <ferror@plt+0x157f8>
  416d24:	mov	x0, x21
  416d28:	bl	402760 <ferror@plt+0x11d0>
  416d2c:	mov	w19, w0
  416d30:	cbnz	w0, 416d80 <ferror@plt+0x157f0>
  416d34:	ldr	w0, [x21, #32]
  416d38:	cmp	w0, #0x28
  416d3c:	b.ne	416e0c <ferror@plt+0x1587c>  // b.any
  416d40:	tbz	w22, #4, 416ec8 <ferror@plt+0x15938>
  416d44:	mov	w0, #0x31                  	// #49
  416d48:	str	w0, [x23]
  416d4c:	strb	wzr, [x24]
  416d50:	mov	x0, x21
  416d54:	bl	402760 <ferror@plt+0x11d0>
  416d58:	mov	w19, w0
  416d5c:	cbnz	w0, 416d80 <ferror@plt+0x157f0>
  416d60:	ldrb	w1, [x23]
  416d64:	ldr	x0, [x21, #288]
  416d68:	bl	4019f8 <ferror@plt+0x468>
  416d6c:	mov	x0, x21
  416d70:	mov	x1, x20
  416d74:	mov	w2, #0x0                   	// #0
  416d78:	bl	403e08 <ferror@plt+0x2878>
  416d7c:	nop
  416d80:	mov	x0, x20
  416d84:	bl	401470 <free@plt>
  416d88:	mov	w0, w19
  416d8c:	ldp	x19, x20, [sp, #16]
  416d90:	ldp	x21, x22, [sp, #32]
  416d94:	ldp	x23, x24, [sp, #48]
  416d98:	ldp	x29, x30, [sp], #112
  416d9c:	ret
  416da0:	ldr	x0, [x21, #288]
  416da4:	mov	w1, #0x2f                  	// #47
  416da8:	str	w1, [x23]
  416dac:	mov	w22, #0x1                   	// #1
  416db0:	strb	w22, [x24]
  416db4:	bl	4019f8 <ferror@plt+0x468>
  416db8:	mov	w2, w22
  416dbc:	mov	x1, x20
  416dc0:	mov	x0, x21
  416dc4:	bl	403e08 <ferror@plt+0x2878>
  416dc8:	b	416d80 <ferror@plt+0x157f0>
  416dcc:	ldr	x1, [x21, #16]
  416dd0:	mov	w0, #0x18                  	// #24
  416dd4:	bl	402918 <ferror@plt+0x1388>
  416dd8:	mov	w19, w0
  416ddc:	b	416d80 <ferror@plt+0x157f0>
  416de0:	ldr	x1, [x21, #16]
  416de4:	mov	w0, #0x1a                  	// #26
  416de8:	bl	402918 <ferror@plt+0x1388>
  416dec:	mov	w19, w0
  416df0:	b	416c90 <ferror@plt+0x15700>
  416df4:	mov	x0, x21
  416df8:	bl	402760 <ferror@plt+0x11d0>
  416dfc:	mov	w19, w0
  416e00:	cbnz	w0, 416e98 <ferror@plt+0x15908>
  416e04:	ldr	w0, [x21, #32]
  416e08:	b	416ca4 <ferror@plt+0x15714>
  416e0c:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  416e10:	add	x2, x2, #0xd28
  416e14:	and	w1, w22, #0xfc
  416e18:	mov	x0, x21
  416e1c:	orr	w1, w1, #0x20
  416e20:	ldr	w3, [x2]
  416e24:	ldrb	w2, [x2, #4]
  416e28:	str	w3, [sp, #96]
  416e2c:	strb	w2, [sp, #100]
  416e30:	ldr	x2, [sp, #96]
  416e34:	bl	415b90 <ferror@plt+0x14600>
  416e38:	mov	w19, w0
  416e3c:	cmp	w0, #0x6
  416e40:	b.eq	416e68 <ferror@plt+0x158d8>  // b.none
  416e44:	cbnz	w19, 416d80 <ferror@plt+0x157f0>
  416e48:	ldr	w0, [x21, #32]
  416e4c:	cmp	w0, #0x28
  416e50:	b.ne	416dcc <ferror@plt+0x1583c>  // b.any
  416e54:	mov	w0, #0x30                  	// #48
  416e58:	str	w0, [x23]
  416e5c:	mov	w0, #0x1                   	// #1
  416e60:	strb	w0, [x24]
  416e64:	b	416d50 <ferror@plt+0x157c0>
  416e68:	ldr	x1, [x21, #16]
  416e6c:	mov	w0, #0x1a                  	// #26
  416e70:	bl	402918 <ferror@plt+0x1388>
  416e74:	mov	w19, w0
  416e78:	b	416e44 <ferror@plt+0x158b4>
  416e7c:	ldr	x1, [x21, #16]
  416e80:	mov	w0, #0x18                  	// #24
  416e84:	bl	402918 <ferror@plt+0x1388>
  416e88:	mov	w19, w0
  416e8c:	ldp	x25, x26, [sp, #64]
  416e90:	cbz	w0, 416cd0 <ferror@plt+0x15740>
  416e94:	b	416d80 <ferror@plt+0x157f0>
  416e98:	ldp	x25, x26, [sp, #64]
  416e9c:	b	416d80 <ferror@plt+0x157f0>
  416ea0:	ldr	x0, [x21, #280]
  416ea4:	mov	x1, x20
  416ea8:	bl	40f4f0 <ferror@plt+0xdf60>
  416eac:	mov	x19, x0
  416eb0:	ldr	x1, [x21, #296]
  416eb4:	ldr	x0, [x21, #280]
  416eb8:	add	x0, x0, #0xe0
  416ebc:	bl	401df0 <ferror@plt+0x860>
  416ec0:	str	x0, [x21, #288]
  416ec4:	b	416d0c <ferror@plt+0x1577c>
  416ec8:	ldr	x1, [x21, #16]
  416ecc:	mov	w0, #0x19                  	// #25
  416ed0:	bl	402918 <ferror@plt+0x1388>
  416ed4:	mov	w19, w0
  416ed8:	b	416d80 <ferror@plt+0x157f0>
  416edc:	mov	x23, #0x0                   	// #0
  416ee0:	b	416cb8 <ferror@plt+0x15728>
  416ee4:	nop
  416ee8:	stp	x29, x30, [sp, #-112]!
  416eec:	mov	x29, sp
  416ef0:	stp	x19, x20, [sp, #16]
  416ef4:	ldr	w19, [x0, #32]
  416ef8:	cmp	w19, #0x22
  416efc:	b.eq	4170d8 <ferror@plt+0x15b48>  // b.none
  416f00:	stp	x23, x24, [sp, #48]
  416f04:	cmp	w19, #0x2f
  416f08:	mov	x23, x0
  416f0c:	b.eq	417120 <ferror@plt+0x15b90>  // b.none
  416f10:	stp	x21, x22, [sp, #32]
  416f14:	add	x20, x0, #0x50
  416f18:	cmp	w19, #0x46
  416f1c:	strb	wzr, [x0, #304]
  416f20:	mov	x1, #0x0                   	// #0
  416f24:	mov	x0, x20
  416f28:	b.eq	41754c <ferror@plt+0x15fbc>  // b.none
  416f2c:	bl	401e00 <ferror@plt+0x870>
  416f30:	ldrh	w0, [x0]
  416f34:	mov	x1, #0x0                   	// #0
  416f38:	tbnz	w0, #8, 41703c <ferror@plt+0x15aac>
  416f3c:	mov	x0, x20
  416f40:	cmp	w19, #0x29
  416f44:	b.eq	417138 <ferror@plt+0x15ba8>  // b.none
  416f48:	bl	401e00 <ferror@plt+0x870>
  416f4c:	ldrh	w0, [x0]
  416f50:	tbnz	w0, #3, 4170f0 <ferror@plt+0x15b60>
  416f54:	mov	x0, x20
  416f58:	sub	w19, w19, #0x2
  416f5c:	mov	x1, #0x0                   	// #0
  416f60:	ldr	x21, [x23, #88]
  416f64:	bl	401e00 <ferror@plt+0x870>
  416f68:	cmp	w19, #0x44
  416f6c:	ldrh	w22, [x0]
  416f70:	b.ls	417024 <ferror@plt+0x15a94>  // b.plast
  416f74:	ldr	x1, [x23, #16]
  416f78:	mov	w0, #0x18                  	// #24
  416f7c:	bl	402918 <ferror@plt+0x1388>
  416f80:	mov	w19, w0
  416f84:	cbnz	w19, 41700c <ferror@plt+0x15a7c>
  416f88:	ldr	x0, [x23, #88]
  416f8c:	cmp	x0, x21
  416f90:	b.ne	416fa8 <ferror@plt+0x15a18>  // b.any
  416f94:	b	416fd0 <ferror@plt+0x15a40>
  416f98:	mov	x0, x23
  416f9c:	bl	402760 <ferror@plt+0x11d0>
  416fa0:	mov	w19, w0
  416fa4:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  416fa8:	ldr	w0, [x23, #32]
  416fac:	cmp	w0, #0x2a
  416fb0:	b.eq	416f98 <ferror@plt+0x15a08>  // b.none
  416fb4:	ldp	x21, x22, [sp, #32]
  416fb8:	mov	w19, #0x0                   	// #0
  416fbc:	ldp	x23, x24, [sp, #48]
  416fc0:	mov	w0, w19
  416fc4:	ldp	x19, x20, [sp, #16]
  416fc8:	ldp	x29, x30, [sp], #112
  416fcc:	ret
  416fd0:	mov	x0, x20
  416fd4:	mov	x1, #0x0                   	// #0
  416fd8:	bl	401e00 <ferror@plt+0x870>
  416fdc:	ldrh	w0, [x0]
  416fe0:	cmp	w0, w22
  416fe4:	b.ne	416fa8 <ferror@plt+0x15a18>  // b.any
  416fe8:	mov	x0, x23
  416fec:	bl	4153f8 <ferror@plt+0x13e68>
  416ff0:	tst	w0, #0xff
  416ff4:	b.ne	416fa8 <ferror@plt+0x15a18>  // b.any
  416ff8:	ldr	x1, [x23, #16]
  416ffc:	mov	w0, #0x18                  	// #24
  417000:	bl	402918 <ferror@plt+0x1388>
  417004:	mov	w19, w0
  417008:	cbz	w0, 416fa8 <ferror@plt+0x15a18>
  41700c:	mov	w0, w19
  417010:	ldp	x19, x20, [sp, #16]
  417014:	ldp	x21, x22, [sp, #32]
  417018:	ldp	x23, x24, [sp, #48]
  41701c:	ldp	x29, x30, [sp], #112
  417020:	ret
  417024:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  417028:	add	x0, x0, #0x290
  41702c:	ldrh	w0, [x0, w19, uxtw #1]
  417030:	adr	x1, 41703c <ferror@plt+0x15aac>
  417034:	add	x0, x1, w0, sxth #2
  417038:	br	x0
  41703c:	mov	x0, x20
  417040:	bl	401e00 <ferror@plt+0x870>
  417044:	mov	x2, x0
  417048:	add	x19, x23, #0x78
  41704c:	ldr	x21, [x23, #288]
  417050:	mov	x1, #0x0                   	// #0
  417054:	ldrh	w3, [x2]
  417058:	mov	x0, x19
  41705c:	and	w3, w3, #0xfffffeff
  417060:	strh	w3, [x2]
  417064:	bl	401e00 <ferror@plt+0x870>
  417068:	mov	x1, x0
  41706c:	add	x0, x21, #0x28
  417070:	ldr	x1, [x1, #8]
  417074:	bl	401df0 <ferror@plt+0x860>
  417078:	mov	x1, x0
  41707c:	ldr	x2, [x21, #8]
  417080:	mov	x0, x19
  417084:	str	x2, [x1]
  417088:	mov	x1, #0x1                   	// #1
  41708c:	bl	401810 <ferror@plt+0x280>
  417090:	ldr	x0, [x23, #88]
  417094:	cmp	x0, #0x1
  417098:	b.ls	416fb4 <ferror@plt+0x15a24>  // b.plast
  41709c:	mov	x0, x20
  4170a0:	mov	x1, #0x0                   	// #0
  4170a4:	bl	401e00 <ferror@plt+0x870>
  4170a8:	ldrh	w0, [x0]
  4170ac:	tbnz	w0, #0, 416fb4 <ferror@plt+0x15a24>
  4170b0:	ldr	x0, [x23, #88]
  4170b4:	cmp	x0, #0x1
  4170b8:	b.ls	417b08 <ferror@plt+0x16578>  // b.plast
  4170bc:	mov	x0, x23
  4170c0:	mov	w1, #0x0                   	// #0
  4170c4:	bl	4157b0 <ferror@plt+0x14220>
  4170c8:	mov	w19, w0
  4170cc:	ldp	x21, x22, [sp, #32]
  4170d0:	ldp	x23, x24, [sp, #48]
  4170d4:	b	416fc0 <ferror@plt+0x15a30>
  4170d8:	bl	402760 <ferror@plt+0x11d0>
  4170dc:	mov	w19, w0
  4170e0:	mov	w0, w19
  4170e4:	ldp	x19, x20, [sp, #16]
  4170e8:	ldp	x29, x30, [sp], #112
  4170ec:	ret
  4170f0:	mov	x0, x20
  4170f4:	mov	x1, #0x0                   	// #0
  4170f8:	bl	401e00 <ferror@plt+0x870>
  4170fc:	ldrh	w0, [x0]
  417100:	tbnz	w0, #0, 416f54 <ferror@plt+0x159c4>
  417104:	mov	x0, x23
  417108:	mov	w1, #0x0                   	// #0
  41710c:	bl	417c10 <ferror@plt+0x16680>
  417110:	mov	w19, w0
  417114:	ldp	x21, x22, [sp, #32]
  417118:	ldp	x23, x24, [sp, #48]
  41711c:	b	416fc0 <ferror@plt+0x15a30>
  417120:	ldrb	w1, [x0, #304]
  417124:	cbz	w1, 417a00 <ferror@plt+0x16470>
  417128:	bl	4154f8 <ferror@plt+0x13f68>
  41712c:	mov	w19, w0
  417130:	ldp	x23, x24, [sp, #48]
  417134:	b	416fc0 <ferror@plt+0x15a30>
  417138:	bl	401e00 <ferror@plt+0x870>
  41713c:	ldrh	w0, [x0]
  417140:	tbz	w0, #3, 4171d4 <ferror@plt+0x15c44>
  417144:	mov	x1, #0x0                   	// #0
  417148:	mov	x0, x20
  41714c:	bl	401e00 <ferror@plt+0x870>
  417150:	mov	x1, x0
  417154:	mov	x0, x23
  417158:	ldrh	w2, [x1]
  41715c:	orr	w2, w2, #0x1
  417160:	strh	w2, [x1]
  417164:	bl	402760 <ferror@plt+0x11d0>
  417168:	mov	w19, w0
  41716c:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  417170:	mov	x0, x23
  417174:	mov	w1, #0x1                   	// #1
  417178:	bl	417c10 <ferror@plt+0x16680>
  41717c:	mov	w19, w0
  417180:	ldp	x21, x22, [sp, #32]
  417184:	ldp	x23, x24, [sp, #48]
  417188:	b	416fc0 <ferror@plt+0x15a30>
  41718c:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  417190:	add	x2, x2, #0xd48
  417194:	mov	x0, x23
  417198:	mov	w1, #0x2                   	// #2
  41719c:	ldr	w3, [x2]
  4171a0:	ldrb	w2, [x2, #4]
  4171a4:	str	w3, [sp, #88]
  4171a8:	strb	w2, [sp, #92]
  4171ac:	ldr	x2, [sp, #88]
  4171b0:	bl	415b90 <ferror@plt+0x14600>
  4171b4:	mov	w19, w0
  4171b8:	cmp	w0, #0x6
  4171bc:	b.ne	416f84 <ferror@plt+0x159f4>  // b.any
  4171c0:	ldr	x1, [x23, #16]
  4171c4:	mov	w0, #0x1a                  	// #26
  4171c8:	bl	402918 <ferror@plt+0x1388>
  4171cc:	mov	w19, w0
  4171d0:	b	416f84 <ferror@plt+0x159f4>
  4171d4:	mov	w2, #0x1                   	// #1
  4171d8:	mov	x1, #0x0                   	// #0
  4171dc:	mov	x0, x20
  4171e0:	strh	w2, [sp, #88]
  4171e4:	bl	401e00 <ferror@plt+0x870>
  4171e8:	mov	x2, x0
  4171ec:	ldrh	w3, [sp, #88]
  4171f0:	mov	w4, #0x14                  	// #20
  4171f4:	add	x1, sp, #0x58
  4171f8:	mov	x0, x20
  4171fc:	ldrh	w2, [x2]
  417200:	and	w2, w2, w4
  417204:	orr	w2, w2, w3
  417208:	orr	w2, w2, #0x8
  41720c:	strh	w2, [sp, #88]
  417210:	bl	401940 <ferror@plt+0x3b0>
  417214:	mov	x0, x23
  417218:	bl	402760 <ferror@plt+0x11d0>
  41721c:	mov	w19, w0
  417220:	ldp	x21, x22, [sp, #32]
  417224:	ldp	x23, x24, [sp, #48]
  417228:	b	416fc0 <ferror@plt+0x15a30>
  41722c:	ldr	w19, [x23, #32]
  417230:	mov	x0, x20
  417234:	mov	x1, #0x0                   	// #0
  417238:	bl	401e00 <ferror@plt+0x870>
  41723c:	ldrh	w0, [x0]
  417240:	tbz	w0, #4, 416f74 <ferror@plt+0x159e4>
  417244:	cmp	w19, #0x30
  417248:	b.ne	417a28 <ferror@plt+0x16498>  // b.any
  41724c:	ldr	x19, [x23, #128]
  417250:	cbz	x19, 416f74 <ferror@plt+0x159e4>
  417254:	sub	x19, x19, #0x1
  417258:	add	x24, x23, #0x78
  41725c:	mov	x1, x19
  417260:	mov	x0, x24
  417264:	bl	401df0 <ferror@plt+0x860>
  417268:	ldr	x1, [x0]
  41726c:	cbz	x1, 41728c <ferror@plt+0x15cfc>
  417270:	b	417298 <ferror@plt+0x15d08>
  417274:	mov	x1, x19
  417278:	mov	x0, x24
  41727c:	bl	401df0 <ferror@plt+0x860>
  417280:	sub	x19, x19, #0x1
  417284:	ldr	x1, [x0]
  417288:	cbnz	x1, 417298 <ferror@plt+0x15d08>
  41728c:	ldr	x1, [x23, #128]
  417290:	cmp	x1, x19
  417294:	b.hi	417274 <ferror@plt+0x15ce4>  // b.pmore
  417298:	ldr	x19, [x0, #8]
  41729c:	mov	w1, #0x43                  	// #67
  4172a0:	ldr	x0, [x23, #288]
  4172a4:	bl	4019f8 <ferror@plt+0x468>
  4172a8:	ldr	x0, [x23, #288]
  4172ac:	mov	x1, x19
  4172b0:	bl	401ab0 <ferror@plt+0x520>
  4172b4:	mov	x0, x23
  4172b8:	bl	402760 <ferror@plt+0x11d0>
  4172bc:	mov	w19, w0
  4172c0:	b	416f84 <ferror@plt+0x159f4>
  4172c4:	mov	x0, x23
  4172c8:	bl	402760 <ferror@plt+0x11d0>
  4172cc:	mov	w19, w0
  4172d0:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  4172d4:	ldr	w0, [x23, #32]
  4172d8:	cmp	w0, #0x24
  4172dc:	b.ne	416f74 <ferror@plt+0x159e4>  // b.any
  4172e0:	mov	x0, x23
  4172e4:	bl	402760 <ferror@plt+0x11d0>
  4172e8:	mov	w19, w0
  4172ec:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  4172f0:	ldr	x2, [x23, #288]
  4172f4:	add	x1, sp, #0x58
  4172f8:	add	x0, x2, #0x28
  4172fc:	ldr	x3, [x2, #48]
  417300:	str	x3, [sp, #80]
  417304:	ldr	x2, [x2, #8]
  417308:	str	x2, [sp, #88]
  41730c:	bl	401940 <ferror@plt+0x3b0>
  417310:	add	x1, sp, #0x50
  417314:	add	x0, x23, #0xa0
  417318:	bl	401940 <ferror@plt+0x3b0>
  41731c:	ldr	x3, [x23, #288]
  417320:	mov	x2, #0x1                   	// #1
  417324:	add	x1, sp, #0x58
  417328:	add	x0, x23, #0x78
  41732c:	ldr	x24, [x3, #48]
  417330:	stp	x2, x24, [sp, #88]
  417334:	str	xzr, [sp, #104]
  417338:	bl	401940 <ferror@plt+0x3b0>
  41733c:	ldr	x0, [x23, #288]
  417340:	mov	x2, #0xffffffffffffffff    	// #-1
  417344:	add	x1, sp, #0x50
  417348:	str	x2, [sp, #80]
  41734c:	add	x0, x0, #0x28
  417350:	bl	401940 <ferror@plt+0x3b0>
  417354:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  417358:	add	x2, x2, #0xd30
  41735c:	mov	x0, x23
  417360:	mov	w1, #0x21                  	// #33
  417364:	ldr	w3, [x2]
  417368:	ldrb	w2, [x2, #4]
  41736c:	str	w3, [sp, #88]
  417370:	strb	w2, [sp, #92]
  417374:	ldr	x2, [sp, #88]
  417378:	bl	415b90 <ferror@plt+0x14600>
  41737c:	mov	w19, w0
  417380:	cmp	w0, #0x6
  417384:	b.eq	417988 <ferror@plt+0x163f8>  // b.none
  417388:	cbnz	w19, 41700c <ferror@plt+0x15a7c>
  41738c:	ldr	w0, [x23, #32]
  417390:	cmp	w0, #0x25
  417394:	b.ne	416f74 <ferror@plt+0x159e4>  // b.any
  417398:	mov	x0, x23
  41739c:	bl	402760 <ferror@plt+0x11d0>
  4173a0:	mov	w19, w0
  4173a4:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  4173a8:	ldr	x0, [x23, #288]
  4173ac:	mov	w1, #0x44                  	// #68
  4173b0:	bl	4019f8 <ferror@plt+0x468>
  4173b4:	ldr	x0, [x23, #288]
  4173b8:	mov	x1, x24
  4173bc:	bl	401ab0 <ferror@plt+0x520>
  4173c0:	mov	x0, x23
  4173c4:	mov	w1, #0x30                  	// #48
  4173c8:	bl	4153a0 <ferror@plt+0x13e10>
  4173cc:	b	416f88 <ferror@plt+0x159f8>
  4173d0:	ldr	x0, [x23, #288]
  4173d4:	mov	w1, #0x49                  	// #73
  4173d8:	bl	4019f8 <ferror@plt+0x468>
  4173dc:	mov	x0, x23
  4173e0:	bl	402760 <ferror@plt+0x11d0>
  4173e4:	mov	w19, w0
  4173e8:	b	416f84 <ferror@plt+0x159f4>
  4173ec:	mov	x0, x23
  4173f0:	bl	402760 <ferror@plt+0x11d0>
  4173f4:	mov	w19, w0
  4173f8:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  4173fc:	mov	x0, x23
  417400:	adrp	x24, 41a000 <ferror@plt+0x18a70>
  417404:	add	x24, x24, #0xd38
  417408:	str	x25, [sp, #64]
  41740c:	ldr	w25, [x23, #32]
  417410:	bl	4153f8 <ferror@plt+0x13e68>
  417414:	tst	w0, #0xff
  417418:	b.ne	417adc <ferror@plt+0x1654c>  // b.any
  41741c:	nop
  417420:	cmp	w25, #0x2c
  417424:	b.eq	4179b0 <ferror@plt+0x16420>  // b.none
  417428:	ldrb	w2, [x24, #4]
  41742c:	mov	x0, x23
  417430:	ldr	w3, [x24]
  417434:	mov	w1, #0x20                  	// #32
  417438:	str	w3, [sp, #88]
  41743c:	strb	w2, [sp, #92]
  417440:	ldr	x2, [sp, #88]
  417444:	bl	415b90 <ferror@plt+0x14600>
  417448:	mov	w19, w0
  41744c:	cmp	w0, #0x6
  417450:	b.eq	417468 <ferror@plt+0x15ed8>  // b.none
  417454:	cbz	w19, 417a18 <ferror@plt+0x16488>
  417458:	ldp	x21, x22, [sp, #32]
  41745c:	ldp	x23, x24, [sp, #48]
  417460:	ldr	x25, [sp, #64]
  417464:	b	416fc0 <ferror@plt+0x15a30>
  417468:	ldr	x1, [x23, #16]
  41746c:	mov	w0, #0x1a                  	// #26
  417470:	bl	402918 <ferror@plt+0x1388>
  417474:	mov	w19, w0
  417478:	b	417454 <ferror@plt+0x15ec4>
  41747c:	ldr	x1, [x23, #40]
  417480:	mov	w2, #0x41                  	// #65
  417484:	mov	x0, x23
  417488:	bl	403e38 <ferror@plt+0x28a8>
  41748c:	ldr	x0, [x23, #288]
  417490:	mov	w1, #0x42                  	// #66
  417494:	bl	4019f8 <ferror@plt+0x468>
  417498:	mov	x0, x23
  41749c:	bl	402760 <ferror@plt+0x11d0>
  4174a0:	mov	w19, w0
  4174a4:	b	416f84 <ferror@plt+0x159f4>
  4174a8:	mov	x0, x20
  4174ac:	mov	x1, #0x0                   	// #0
  4174b0:	bl	401e00 <ferror@plt+0x870>
  4174b4:	ldrh	w0, [x0]
  4174b8:	tbz	w0, #2, 416f74 <ferror@plt+0x159e4>
  4174bc:	ldr	x1, [x23, #288]
  4174c0:	mov	x0, x23
  4174c4:	ldrb	w1, [x1, #216]
  4174c8:	cmp	w1, #0x0
  4174cc:	cset	w1, ne  // ne = any
  4174d0:	add	w24, w1, #0x47
  4174d4:	bl	402760 <ferror@plt+0x11d0>
  4174d8:	mov	w19, w0
  4174dc:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  4174e0:	mov	x0, x23
  4174e4:	str	x25, [sp, #64]
  4174e8:	ldr	w25, [x23, #32]
  4174ec:	bl	4153f8 <ferror@plt+0x13e68>
  4174f0:	tst	w0, #0xff
  4174f4:	b.eq	417a3c <ferror@plt+0x164ac>  // b.none
  4174f8:	ldr	x0, [x23, #288]
  4174fc:	mov	w1, w24
  417500:	bl	4019f8 <ferror@plt+0x468>
  417504:	ldr	x25, [sp, #64]
  417508:	b	416f88 <ferror@plt+0x159f8>
  41750c:	ldr	x0, [x23, #88]
  417510:	cmp	x0, #0x1
  417514:	b.ls	416f74 <ferror@plt+0x159e4>  // b.plast
  417518:	mov	x0, x23
  41751c:	bl	402760 <ferror@plt+0x11d0>
  417520:	mov	w19, w0
  417524:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  417528:	mov	x0, x23
  41752c:	bl	4153f8 <ferror@plt+0x13e68>
  417530:	tst	w0, #0xff
  417534:	b.eq	416f74 <ferror@plt+0x159e4>  // b.none
  417538:	mov	x0, x23
  41753c:	mov	w1, #0x1                   	// #1
  417540:	bl	4157b0 <ferror@plt+0x14220>
  417544:	mov	w19, w0
  417548:	b	416f84 <ferror@plt+0x159f4>
  41754c:	ldr	x21, [x23, #88]
  417550:	bl	401e00 <ferror@plt+0x870>
  417554:	ldrh	w22, [x0]
  417558:	mov	x0, x23
  41755c:	bl	415660 <ferror@plt+0x140d0>
  417560:	mov	w19, w0
  417564:	b	416f84 <ferror@plt+0x159f4>
  417568:	mov	x0, x23
  41756c:	bl	402760 <ferror@plt+0x11d0>
  417570:	mov	w19, w0
  417574:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  417578:	ldr	w0, [x23, #32]
  41757c:	cmp	w0, #0x24
  417580:	b.ne	416f74 <ferror@plt+0x159e4>  // b.any
  417584:	mov	x0, x23
  417588:	bl	402760 <ferror@plt+0x11d0>
  41758c:	mov	w19, w0
  417590:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  417594:	ldr	w0, [x23, #32]
  417598:	cmp	w0, #0x2a
  41759c:	b.eq	417af4 <ferror@plt+0x16564>  // b.none
  4175a0:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  4175a4:	add	x2, x2, #0xd20
  4175a8:	mov	x0, x23
  4175ac:	mov	w1, #0x0                   	// #0
  4175b0:	ldr	w3, [x2]
  4175b4:	ldrb	w2, [x2, #4]
  4175b8:	str	w3, [sp, #88]
  4175bc:	strb	w2, [sp, #92]
  4175c0:	ldr	x2, [sp, #88]
  4175c4:	bl	415b90 <ferror@plt+0x14600>
  4175c8:	mov	w19, w0
  4175cc:	cmp	w0, #0x6
  4175d0:	b.eq	41799c <ferror@plt+0x1640c>  // b.none
  4175d4:	cbnz	w19, 41700c <ferror@plt+0x15a7c>
  4175d8:	ldr	w0, [x23, #32]
  4175dc:	cmp	w0, #0x2a
  4175e0:	b.ne	416f74 <ferror@plt+0x159e4>  // b.any
  4175e4:	mov	x0, x23
  4175e8:	bl	402760 <ferror@plt+0x11d0>
  4175ec:	mov	w19, w0
  4175f0:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  4175f4:	ldr	x2, [x23, #288]
  4175f8:	add	x1, sp, #0x58
  4175fc:	add	x0, x2, #0x28
  417600:	ldr	x3, [x2, #8]
  417604:	ldr	x24, [x2, #48]
  417608:	str	x3, [sp, #88]
  41760c:	bl	401940 <ferror@plt+0x3b0>
  417610:	ldr	w0, [x23, #32]
  417614:	cmp	w0, #0x2a
  417618:	b.eq	417b7c <ferror@plt+0x165ec>  // b.none
  41761c:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  417620:	add	x2, x2, #0xd20
  417624:	mov	x0, x23
  417628:	mov	w1, #0x21                  	// #33
  41762c:	ldr	w3, [x2]
  417630:	ldrb	w2, [x2, #4]
  417634:	str	w3, [sp, #88]
  417638:	strb	w2, [sp, #92]
  41763c:	ldr	x2, [sp, #88]
  417640:	bl	415b90 <ferror@plt+0x14600>
  417644:	mov	w19, w0
  417648:	cmp	w0, #0x6
  41764c:	b.eq	417be0 <ferror@plt+0x16650>  // b.none
  417650:	cbnz	w19, 41700c <ferror@plt+0x15a7c>
  417654:	ldr	w0, [x23, #32]
  417658:	cmp	w0, #0x2a
  41765c:	b.ne	416f74 <ferror@plt+0x159e4>  // b.any
  417660:	mov	x0, x23
  417664:	bl	402760 <ferror@plt+0x11d0>
  417668:	mov	w19, w0
  41766c:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  417670:	ldr	x0, [x23, #288]
  417674:	mov	w1, #0x44                  	// #68
  417678:	str	x25, [sp, #64]
  41767c:	add	x25, x24, #0x3
  417680:	bl	4019f8 <ferror@plt+0x468>
  417684:	ldr	x0, [x23, #288]
  417688:	mov	x1, x25
  41768c:	bl	401ab0 <ferror@plt+0x520>
  417690:	ldr	x0, [x23, #288]
  417694:	mov	w1, #0x43                  	// #67
  417698:	bl	4019f8 <ferror@plt+0x468>
  41769c:	ldr	x0, [x23, #288]
  4176a0:	add	x1, x24, #0x2
  4176a4:	bl	401ab0 <ferror@plt+0x520>
  4176a8:	ldr	x2, [x23, #288]
  4176ac:	add	x0, x24, #0x1
  4176b0:	str	x0, [sp, #80]
  4176b4:	add	x1, sp, #0x58
  4176b8:	add	x0, x2, #0x28
  4176bc:	ldr	x2, [x2, #8]
  4176c0:	str	x2, [sp, #88]
  4176c4:	bl	401940 <ferror@plt+0x3b0>
  4176c8:	add	x0, x23, #0xa0
  4176cc:	add	x1, sp, #0x50
  4176d0:	bl	401940 <ferror@plt+0x3b0>
  4176d4:	ldr	w0, [x23, #32]
  4176d8:	cmp	w0, #0x25
  4176dc:	b.eq	417bcc <ferror@plt+0x1663c>  // b.none
  4176e0:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  4176e4:	add	x2, x2, #0xd30
  4176e8:	mov	x0, x23
  4176ec:	mov	w1, #0x0                   	// #0
  4176f0:	ldr	w3, [x2]
  4176f4:	ldrb	w2, [x2, #4]
  4176f8:	str	w3, [sp, #88]
  4176fc:	strb	w2, [sp, #92]
  417700:	ldr	x2, [sp, #88]
  417704:	bl	415b90 <ferror@plt+0x14600>
  417708:	mov	w19, w0
  41770c:	cmp	w0, #0x6
  417710:	b.eq	417bb8 <ferror@plt+0x16628>  // b.none
  417714:	cbnz	w19, 417458 <ferror@plt+0x15ec8>
  417718:	ldr	w0, [x23, #32]
  41771c:	cmp	w0, #0x25
  417720:	b.ne	417b24 <ferror@plt+0x16594>  // b.any
  417724:	ldr	x0, [x23, #288]
  417728:	mov	w1, #0x43                  	// #67
  41772c:	bl	4019f8 <ferror@plt+0x468>
  417730:	ldr	x0, [x23, #288]
  417734:	mov	x1, x24
  417738:	bl	401ab0 <ferror@plt+0x520>
  41773c:	ldr	x2, [x23, #288]
  417740:	add	x1, sp, #0x58
  417744:	add	x0, x2, #0x28
  417748:	ldr	x2, [x2, #8]
  41774c:	str	x2, [sp, #88]
  417750:	bl	401940 <ferror@plt+0x3b0>
  417754:	str	xzr, [sp, #104]
  417758:	mov	x2, #0x1                   	// #1
  41775c:	add	x1, sp, #0x58
  417760:	add	x0, x23, #0x78
  417764:	stp	x2, x25, [sp, #88]
  417768:	bl	401940 <ferror@plt+0x3b0>
  41776c:	ldr	x0, [x23, #288]
  417770:	mov	x2, #0xffffffffffffffff    	// #-1
  417774:	add	x1, sp, #0x50
  417778:	str	x2, [sp, #80]
  41777c:	add	x0, x0, #0x28
  417780:	bl	401940 <ferror@plt+0x3b0>
  417784:	mov	x0, x23
  417788:	bl	402760 <ferror@plt+0x11d0>
  41778c:	mov	w19, w0
  417790:	cbnz	w0, 417458 <ferror@plt+0x15ec8>
  417794:	mov	x0, x23
  417798:	mov	w1, #0x30                  	// #48
  41779c:	bl	4153a0 <ferror@plt+0x13e10>
  4177a0:	ldr	x25, [sp, #64]
  4177a4:	b	416f88 <ferror@plt+0x159f8>
  4177a8:	mov	x0, x23
  4177ac:	bl	402760 <ferror@plt+0x11d0>
  4177b0:	mov	w19, w0
  4177b4:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  4177b8:	ldr	w0, [x23, #32]
  4177bc:	cmp	w0, #0x24
  4177c0:	b.ne	416f74 <ferror@plt+0x159e4>  // b.any
  4177c4:	mov	x0, x23
  4177c8:	bl	402760 <ferror@plt+0x11d0>
  4177cc:	mov	w19, w0
  4177d0:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  4177d4:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  4177d8:	add	x2, x2, #0xd30
  4177dc:	mov	x0, x23
  4177e0:	mov	w1, #0x21                  	// #33
  4177e4:	ldr	w3, [x2]
  4177e8:	ldrb	w2, [x2, #4]
  4177ec:	str	w3, [sp, #88]
  4177f0:	strb	w2, [sp, #92]
  4177f4:	ldr	x2, [sp, #88]
  4177f8:	bl	415b90 <ferror@plt+0x14600>
  4177fc:	mov	w19, w0
  417800:	cmp	w0, #0x6
  417804:	b.eq	417974 <ferror@plt+0x163e4>  // b.none
  417808:	cbnz	w19, 41700c <ferror@plt+0x15a7c>
  41780c:	ldr	w0, [x23, #32]
  417810:	cmp	w0, #0x25
  417814:	b.ne	416f74 <ferror@plt+0x159e4>  // b.any
  417818:	mov	x0, x23
  41781c:	bl	402760 <ferror@plt+0x11d0>
  417820:	mov	w19, w0
  417824:	cbnz	w0, 41700c <ferror@plt+0x15a7c>
  417828:	ldr	x0, [x23, #288]
  41782c:	mov	w1, #0x44                  	// #68
  417830:	bl	4019f8 <ferror@plt+0x468>
  417834:	ldr	x0, [x23, #288]
  417838:	ldr	x19, [x0, #48]
  41783c:	mov	x1, x19
  417840:	bl	401ab0 <ferror@plt+0x520>
  417844:	add	x1, sp, #0x58
  417848:	add	x0, x23, #0x78
  41784c:	stp	xzr, x19, [sp, #88]
  417850:	str	xzr, [sp, #104]
  417854:	bl	401940 <ferror@plt+0x3b0>
  417858:	ldr	x0, [x23, #288]
  41785c:	mov	x2, #0xffffffffffffffff    	// #-1
  417860:	add	x1, sp, #0x50
  417864:	str	x2, [sp, #80]
  417868:	add	x0, x0, #0x28
  41786c:	bl	401940 <ferror@plt+0x3b0>
  417870:	mov	x0, x23
  417874:	mov	w1, #0x40                  	// #64
  417878:	bl	4153a0 <ferror@plt+0x13e10>
  41787c:	b	416f88 <ferror@plt+0x159f8>
  417880:	mov	x1, #0x40                  	// #64
  417884:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  417888:	add	x0, x0, #0x168
  41788c:	bl	402fd8 <ferror@plt+0x1a48>
  417890:	mov	x1, #0x9                   	// #9
  417894:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  417898:	add	x0, x0, #0x180
  41789c:	bl	402fd8 <ferror@plt+0x1a48>
  4178a0:	mov	x1, #0xca00                	// #51712
  4178a4:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  4178a8:	movk	x1, #0x3b9a, lsl #16
  4178ac:	add	x0, x0, #0x198
  4178b0:	bl	402fd8 <ferror@plt+0x1a48>
  4178b4:	mov	x1, #0xffffffffffffffff    	// #-1
  4178b8:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  4178bc:	add	x0, x0, #0x1b0
  4178c0:	bl	402fd8 <ferror@plt+0x1a48>
  4178c4:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  4178c8:	add	x0, x0, #0xd8
  4178cc:	bl	402fd8 <ferror@plt+0x1a48>
  4178d0:	mov	x1, #0xca00                	// #51712
  4178d4:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  4178d8:	movk	x1, #0x3b9a, lsl #16
  4178dc:	add	x0, x0, #0x1c8
  4178e0:	bl	402fd8 <ferror@plt+0x1a48>
  4178e4:	mov	x1, #0xfffffffffffffffe    	// #-2
  4178e8:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  4178ec:	add	x0, x0, #0x1e0
  4178f0:	bl	402fd8 <ferror@plt+0x1a48>
  4178f4:	mov	x1, #0xfffffffffffffffe    	// #-2
  4178f8:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  4178fc:	add	x0, x0, #0x1f8
  417900:	bl	402fd8 <ferror@plt+0x1a48>
  417904:	mov	x1, #0xfffffffffffffffe    	// #-2
  417908:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  41790c:	add	x0, x0, #0x210
  417910:	bl	402fd8 <ferror@plt+0x1a48>
  417914:	mov	x1, #0xfffffffffffffffe    	// #-2
  417918:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  41791c:	add	x0, x0, #0x228
  417920:	bl	402fd8 <ferror@plt+0x1a48>
  417924:	mov	x1, #0xfffffffffffffffe    	// #-2
  417928:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  41792c:	add	x0, x0, #0x240
  417930:	bl	402fd8 <ferror@plt+0x1a48>
  417934:	mov	x1, #0xffffffffffffffff    	// #-1
  417938:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  41793c:	add	x0, x0, #0x258
  417940:	bl	402fd8 <ferror@plt+0x1a48>
  417944:	mov	x1, #0xfffffffffffffffe    	// #-2
  417948:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  41794c:	add	x0, x0, #0x270
  417950:	bl	402fd8 <ferror@plt+0x1a48>
  417954:	mov	x0, x23
  417958:	bl	402760 <ferror@plt+0x11d0>
  41795c:	mov	w19, w0
  417960:	b	416f84 <ferror@plt+0x159f4>
  417964:	mov	w19, #0x7                   	// #7
  417968:	ldp	x21, x22, [sp, #32]
  41796c:	ldp	x23, x24, [sp, #48]
  417970:	b	416fc0 <ferror@plt+0x15a30>
  417974:	ldr	x1, [x23, #16]
  417978:	mov	w0, #0x1a                  	// #26
  41797c:	bl	402918 <ferror@plt+0x1388>
  417980:	mov	w19, w0
  417984:	b	417808 <ferror@plt+0x16278>
  417988:	ldr	x1, [x23, #16]
  41798c:	mov	w0, #0x1a                  	// #26
  417990:	bl	402918 <ferror@plt+0x1388>
  417994:	mov	w19, w0
  417998:	b	417388 <ferror@plt+0x15df8>
  41799c:	ldr	x1, [x23, #16]
  4179a0:	mov	w0, #0x1a                  	// #26
  4179a4:	bl	402918 <ferror@plt+0x1388>
  4179a8:	mov	w19, w0
  4179ac:	b	4175d4 <ferror@plt+0x16044>
  4179b0:	ldr	x1, [x23, #40]
  4179b4:	mov	w2, #0x41                  	// #65
  4179b8:	mov	x0, x23
  4179bc:	bl	403e38 <ferror@plt+0x28a8>
  4179c0:	ldr	x0, [x23, #288]
  4179c4:	mov	w1, #0x40                  	// #64
  4179c8:	bl	4019f8 <ferror@plt+0x468>
  4179cc:	mov	x0, x23
  4179d0:	bl	402760 <ferror@plt+0x11d0>
  4179d4:	mov	w19, w0
  4179d8:	cbnz	w0, 417458 <ferror@plt+0x15ec8>
  4179dc:	ldr	w0, [x23, #32]
  4179e0:	cmp	w0, #0x27
  4179e4:	mov	x0, x23
  4179e8:	b.ne	417ac8 <ferror@plt+0x16538>  // b.any
  4179ec:	bl	402760 <ferror@plt+0x11d0>
  4179f0:	ldr	w25, [x23, #32]
  4179f4:	mov	w19, w0
  4179f8:	cbz	w0, 417420 <ferror@plt+0x15e90>
  4179fc:	b	417458 <ferror@plt+0x15ec8>
  417a00:	ldr	x1, [x23, #16]
  417a04:	mov	w0, #0x18                  	// #24
  417a08:	bl	402918 <ferror@plt+0x1388>
  417a0c:	mov	w19, w0
  417a10:	ldp	x23, x24, [sp, #48]
  417a14:	b	416fc0 <ferror@plt+0x15a30>
  417a18:	ldr	x0, [x23, #288]
  417a1c:	mov	w1, #0x40                  	// #64
  417a20:	bl	4019f8 <ferror@plt+0x468>
  417a24:	b	4179dc <ferror@plt+0x1644c>
  417a28:	add	x0, x23, #0xa0
  417a2c:	mov	x1, #0x0                   	// #0
  417a30:	bl	401e00 <ferror@plt+0x870>
  417a34:	ldr	x19, [x0]
  417a38:	b	41729c <ferror@plt+0x15d0c>
  417a3c:	adrp	x3, 41a000 <ferror@plt+0x18a70>
  417a40:	add	x2, x3, #0xd48
  417a44:	mov	x0, x23
  417a48:	mov	w1, #0x20                  	// #32
  417a4c:	ldrb	w6, [x3, #3400]
  417a50:	ldrb	w5, [x2, #1]
  417a54:	ldrb	w4, [x2, #2]
  417a58:	ldrb	w3, [x2, #3]
  417a5c:	orr	x5, x6, x5, lsl #8
  417a60:	ldrb	w6, [x2, #4]
  417a64:	orr	x2, x5, x4, lsl #16
  417a68:	orr	x2, x2, x3, lsl #24
  417a6c:	orr	x2, x2, x6, lsl #32
  417a70:	bl	415b90 <ferror@plt+0x14600>
  417a74:	cmp	w0, #0x0
  417a78:	mov	w19, w0
  417a7c:	ccmp	w0, #0x6, #0x4, ne  // ne = any
  417a80:	b.ne	417458 <ferror@plt+0x15ec8>  // b.any
  417a84:	cmp	w0, #0x6
  417a88:	b.eq	417b3c <ferror@plt+0x165ac>  // b.none
  417a8c:	cmp	w25, #0x24
  417a90:	b.ne	417aa0 <ferror@plt+0x16510>  // b.any
  417a94:	ldr	w0, [x23, #36]
  417a98:	cmp	w0, #0x25
  417a9c:	b.eq	417b5c <ferror@plt+0x165cc>  // b.none
  417aa0:	ldr	x1, [x23, #16]
  417aa4:	mov	w0, #0x27                  	// #39
  417aa8:	bl	402918 <ferror@plt+0x1388>
  417aac:	mov	w19, w0
  417ab0:	cbnz	w0, 417458 <ferror@plt+0x15ec8>
  417ab4:	ldr	x0, [x23, #288]
  417ab8:	mov	w1, #0x46                  	// #70
  417abc:	bl	4019f8 <ferror@plt+0x468>
  417ac0:	ldr	x25, [sp, #64]
  417ac4:	b	416f88 <ferror@plt+0x159f8>
  417ac8:	bl	4153f8 <ferror@plt+0x13e68>
  417acc:	tst	w0, #0xff
  417ad0:	b.eq	417b24 <ferror@plt+0x16594>  // b.none
  417ad4:	ldr	x25, [sp, #64]
  417ad8:	b	416f88 <ferror@plt+0x159f8>
  417adc:	ldr	x1, [x23, #16]
  417ae0:	mov	w0, #0x1b                  	// #27
  417ae4:	bl	402918 <ferror@plt+0x1388>
  417ae8:	mov	w19, w0
  417aec:	ldr	x25, [sp, #64]
  417af0:	b	416f84 <ferror@plt+0x159f4>
  417af4:	ldr	x1, [x23, #16]
  417af8:	mov	w0, #0x2b                  	// #43
  417afc:	bl	402918 <ferror@plt+0x1388>
  417b00:	mov	w19, w0
  417b04:	b	4175d4 <ferror@plt+0x16044>
  417b08:	ldr	x1, [x23, #16]
  417b0c:	mov	w0, #0x18                  	// #24
  417b10:	bl	402918 <ferror@plt+0x1388>
  417b14:	mov	w19, w0
  417b18:	ldp	x21, x22, [sp, #32]
  417b1c:	ldp	x23, x24, [sp, #48]
  417b20:	b	416fc0 <ferror@plt+0x15a30>
  417b24:	ldr	x1, [x23, #16]
  417b28:	mov	w0, #0x18                  	// #24
  417b2c:	bl	402918 <ferror@plt+0x1388>
  417b30:	mov	w19, w0
  417b34:	ldr	x25, [sp, #64]
  417b38:	b	416f84 <ferror@plt+0x159f4>
  417b3c:	ldr	x0, [x23, #288]
  417b40:	mov	w1, w24
  417b44:	bl	4019f8 <ferror@plt+0x468>
  417b48:	mov	x0, x23
  417b4c:	bl	402760 <ferror@plt+0x11d0>
  417b50:	mov	w19, w0
  417b54:	cbz	w0, 417a8c <ferror@plt+0x164fc>
  417b58:	b	417458 <ferror@plt+0x15ec8>
  417b5c:	ldr	x2, [x23, #288]
  417b60:	ldrb	w0, [x2, #216]
  417b64:	cbnz	w0, 417bf4 <ferror@plt+0x16664>
  417b68:	mov	x0, x2
  417b6c:	mov	w1, #0x46                  	// #70
  417b70:	bl	4019f8 <ferror@plt+0x468>
  417b74:	ldr	x25, [sp, #64]
  417b78:	b	416f84 <ferror@plt+0x159f4>
  417b7c:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  417b80:	ldr	x19, [x0, #3456]
  417b84:	mov	x0, x19
  417b88:	bl	401260 <strlen@plt>
  417b8c:	mov	x2, x19
  417b90:	mov	x1, x0
  417b94:	add	x0, x23, #0x28
  417b98:	bl	401b18 <ferror@plt+0x588>
  417b9c:	mov	x0, x23
  417ba0:	bl	403f68 <ferror@plt+0x29d8>
  417ba4:	ldr	x1, [x23, #16]
  417ba8:	mov	w0, #0x2b                  	// #43
  417bac:	bl	402918 <ferror@plt+0x1388>
  417bb0:	mov	w19, w0
  417bb4:	b	417650 <ferror@plt+0x160c0>
  417bb8:	ldr	x1, [x23, #16]
  417bbc:	mov	w0, #0x1a                  	// #26
  417bc0:	bl	402918 <ferror@plt+0x1388>
  417bc4:	mov	w19, w0
  417bc8:	b	417714 <ferror@plt+0x16184>
  417bcc:	ldr	x1, [x23, #16]
  417bd0:	mov	w0, #0x2b                  	// #43
  417bd4:	bl	402918 <ferror@plt+0x1388>
  417bd8:	mov	w19, w0
  417bdc:	b	417714 <ferror@plt+0x16184>
  417be0:	ldr	x1, [x23, #16]
  417be4:	mov	w0, #0x1a                  	// #26
  417be8:	bl	402918 <ferror@plt+0x1388>
  417bec:	mov	w19, w0
  417bf0:	b	417650 <ferror@plt+0x160c0>
  417bf4:	ldr	x1, [x23, #16]
  417bf8:	mov	w0, #0x21                  	// #33
  417bfc:	ldr	x2, [x2, #208]
  417c00:	bl	402918 <ferror@plt+0x1388>
  417c04:	mov	w19, w0
  417c08:	ldr	x25, [sp, #64]
  417c0c:	b	416f84 <ferror@plt+0x159f4>
  417c10:	stp	x29, x30, [sp, #-48]!
  417c14:	mov	x29, sp
  417c18:	stp	x19, x20, [sp, #16]
  417c1c:	and	w20, w1, #0xff
  417c20:	mov	x1, #0x0                   	// #0
  417c24:	stp	x21, x22, [sp, #32]
  417c28:	add	x21, x0, #0x50
  417c2c:	mov	x19, x0
  417c30:	mov	x0, x21
  417c34:	bl	401e00 <ferror@plt+0x870>
  417c38:	ldrh	w1, [x0]
  417c3c:	and	w2, w1, #0xfffffff7
  417c40:	strh	w2, [x0]
  417c44:	tbz	w1, #1, 417c7c <ferror@plt+0x166ec>
  417c48:	cbz	w20, 417d0c <ferror@plt+0x1677c>
  417c4c:	ldr	w0, [x19, #32]
  417c50:	cmp	w0, #0x2f
  417c54:	b.eq	417cdc <ferror@plt+0x1674c>  // b.none
  417c58:	mov	w1, #0x1                   	// #1
  417c5c:	strb	w1, [x19, #304]
  417c60:	cmp	w0, #0x22
  417c64:	b.eq	417cf8 <ferror@plt+0x16768>  // b.none
  417c68:	mov	w0, #0x0                   	// #0
  417c6c:	ldp	x19, x20, [sp, #16]
  417c70:	ldp	x21, x22, [sp, #32]
  417c74:	ldp	x29, x30, [sp], #48
  417c78:	ret
  417c7c:	mov	x0, x19
  417c80:	eor	w20, w20, #0x1
  417c84:	ldr	x22, [x19, #88]
  417c88:	bl	416ee8 <ferror@plt+0x15958>
  417c8c:	cmp	w0, #0x0
  417c90:	cset	w1, eq  // eq = none
  417c94:	tst	w1, w20
  417c98:	b.eq	417c6c <ferror@plt+0x166dc>  // b.none
  417c9c:	mov	x0, x21
  417ca0:	mov	x1, #0x0                   	// #0
  417ca4:	bl	401e00 <ferror@plt+0x870>
  417ca8:	ldrh	w0, [x0]
  417cac:	tbnz	w0, #3, 417c68 <ferror@plt+0x166d8>
  417cb0:	ldr	x0, [x19, #88]
  417cb4:	cmp	x0, x22
  417cb8:	b.cc	417c68 <ferror@plt+0x166d8>  // b.lo, b.ul, b.last
  417cbc:	cmp	x0, #0x1
  417cc0:	b.ls	417d0c <ferror@plt+0x1677c>  // b.plast
  417cc4:	mov	x0, x19
  417cc8:	mov	w1, #0x0                   	// #0
  417ccc:	ldp	x19, x20, [sp, #16]
  417cd0:	ldp	x21, x22, [sp, #32]
  417cd4:	ldp	x29, x30, [sp], #48
  417cd8:	b	4157b0 <ferror@plt+0x14220>
  417cdc:	mov	w0, #0x1                   	// #1
  417ce0:	strb	w0, [x19, #304]
  417ce4:	mov	x0, x19
  417ce8:	bl	4154f8 <ferror@plt+0x13f68>
  417cec:	cbnz	w0, 417c6c <ferror@plt+0x166dc>
  417cf0:	ldr	w0, [x19, #32]
  417cf4:	b	417c60 <ferror@plt+0x166d0>
  417cf8:	mov	x0, x19
  417cfc:	ldp	x19, x20, [sp, #16]
  417d00:	ldp	x21, x22, [sp, #32]
  417d04:	ldp	x29, x30, [sp], #48
  417d08:	b	402760 <ferror@plt+0x11d0>
  417d0c:	ldr	x1, [x19, #16]
  417d10:	mov	w0, #0x18                  	// #24
  417d14:	ldp	x19, x20, [sp, #16]
  417d18:	ldp	x21, x22, [sp, #32]
  417d1c:	ldp	x29, x30, [sp], #48
  417d20:	b	402918 <ferror@plt+0x1388>
  417d24:	nop
  417d28:	stp	x29, x30, [sp, #-32]!
  417d2c:	mov	x1, #0x0                   	// #0
  417d30:	mov	x29, sp
  417d34:	stp	x19, x20, [sp, #16]
  417d38:	mov	x19, x0
  417d3c:	add	x0, x0, #0x50
  417d40:	bl	401e00 <ferror@plt+0x870>
  417d44:	mov	x2, x0
  417d48:	add	x20, x19, #0x78
  417d4c:	mov	x1, #0x0                   	// #0
  417d50:	ldr	x19, [x19, #288]
  417d54:	mov	x0, x20
  417d58:	ldrh	w3, [x2]
  417d5c:	and	w3, w3, #0xfffffeff
  417d60:	strh	w3, [x2]
  417d64:	bl	401e00 <ferror@plt+0x870>
  417d68:	mov	x1, x0
  417d6c:	add	x0, x19, #0x28
  417d70:	ldr	x1, [x1, #8]
  417d74:	bl	401df0 <ferror@plt+0x860>
  417d78:	mov	x1, x0
  417d7c:	ldr	x2, [x19, #8]
  417d80:	mov	x0, x20
  417d84:	ldp	x19, x20, [sp, #16]
  417d88:	str	x2, [x1]
  417d8c:	mov	x1, #0x1                   	// #1
  417d90:	ldp	x29, x30, [sp], #32
  417d94:	b	401810 <ferror@plt+0x280>
  417d98:	stp	x29, x30, [sp, #-48]!
  417d9c:	mov	x29, sp
  417da0:	ldr	w1, [x0, #32]
  417da4:	stp	x19, x20, [sp, #16]
  417da8:	mov	x19, x0
  417dac:	cbz	w1, 417f78 <ferror@plt+0x169e8>
  417db0:	cmp	w1, #0x32
  417db4:	b.ne	417f28 <ferror@plt+0x16998>  // b.any
  417db8:	ldr	x0, [x0, #88]
  417dbc:	cmp	x0, #0x1
  417dc0:	b.ne	417f64 <ferror@plt+0x169d4>  // b.any
  417dc4:	add	x0, x19, #0x50
  417dc8:	mov	x1, #0x0                   	// #0
  417dcc:	bl	401e00 <ferror@plt+0x870>
  417dd0:	ldrh	w0, [x0]
  417dd4:	cbnz	w0, 417f64 <ferror@plt+0x169d4>
  417dd8:	mov	x0, x19
  417ddc:	bl	402760 <ferror@plt+0x11d0>
  417de0:	mov	w1, w0
  417de4:	cbnz	w0, 417f30 <ferror@plt+0x169a0>
  417de8:	ldr	w0, [x19, #32]
  417dec:	cmp	w0, #0x2d
  417df0:	b.ne	417f9c <ferror@plt+0x16a0c>  // b.any
  417df4:	adrp	x20, 433000 <ferror@plt+0x31a70>
  417df8:	stp	x21, x22, [sp, #32]
  417dfc:	ldr	x0, [x20, #584]
  417e00:	ldrh	w0, [x0, #1138]
  417e04:	tst	w0, #0x6
  417e08:	b.ne	417fb0 <ferror@plt+0x16a20>  // b.any
  417e0c:	ldr	x0, [x19, #40]
  417e10:	adrp	x1, 41d000 <ferror@plt+0x1ba70>
  417e14:	add	x1, x1, #0x288
  417e18:	bl	401430 <strcmp@plt>
  417e1c:	cbnz	w0, 417fb0 <ferror@plt+0x16a20>
  417e20:	mov	x0, x19
  417e24:	bl	402760 <ferror@plt+0x11d0>
  417e28:	mov	w1, w0
  417e2c:	cbnz	w0, 417fcc <ferror@plt+0x16a3c>
  417e30:	ldr	w0, [x19, #32]
  417e34:	mov	w21, #0x0                   	// #0
  417e38:	cmp	w0, #0x2d
  417e3c:	b.eq	418048 <ferror@plt+0x16ab8>  // b.none
  417e40:	cmp	w0, #0x24
  417e44:	b.ne	417fd4 <ferror@plt+0x16a44>  // b.any
  417e48:	ldr	x0, [x19, #40]
  417e4c:	ldr	x22, [x19, #280]
  417e50:	bl	402fb8 <ferror@plt+0x1a28>
  417e54:	mov	x1, x0
  417e58:	mov	x0, x22
  417e5c:	bl	40f4f0 <ferror@plt+0xdf60>
  417e60:	mov	x1, x0
  417e64:	mov	x0, x19
  417e68:	bl	403dd8 <ferror@plt+0x2848>
  417e6c:	ldr	x1, [x19, #288]
  417e70:	mov	x0, x19
  417e74:	strb	w21, [x1, #216]
  417e78:	mov	w21, #0x0                   	// #0
  417e7c:	bl	402760 <ferror@plt+0x11d0>
  417e80:	mov	w1, w0
  417e84:	cbz	w0, 417ea4 <ferror@plt+0x16914>
  417e88:	b	417fcc <ferror@plt+0x16a3c>
  417e8c:	ldp	x1, x0, [x19, #280]
  417e90:	mov	w3, w22
  417e94:	ldr	x4, [x19, #16]
  417e98:	ldr	x2, [x19, #240]
  417e9c:	bl	413c78 <ferror@plt+0x126e8>
  417ea0:	cbnz	w0, 417f1c <ferror@plt+0x1698c>
  417ea4:	ldr	w0, [x19, #32]
  417ea8:	cmp	w0, #0x25
  417eac:	b.eq	418078 <ferror@plt+0x16ae8>  // b.none
  417eb0:	cmp	w0, #0x8
  417eb4:	mov	w22, #0x0                   	// #0
  417eb8:	mov	w21, #0x1                   	// #1
  417ebc:	b.eq	417fec <ferror@plt+0x16a5c>  // b.none
  417ec0:	cmp	w0, #0x2d
  417ec4:	b.ne	417fd4 <ferror@plt+0x16a44>  // b.any
  417ec8:	ldr	x3, [x19, #288]
  417ecc:	add	x0, x19, #0xf0
  417ed0:	ldp	x2, x1, [x19, #40]
  417ed4:	ldr	x4, [x3, #120]
  417ed8:	add	x4, x4, #0x1
  417edc:	str	x4, [x3, #120]
  417ee0:	bl	401b18 <ferror@plt+0x588>
  417ee4:	mov	x0, x19
  417ee8:	bl	402760 <ferror@plt+0x11d0>
  417eec:	cbnz	w0, 417f1c <ferror@plt+0x1698c>
  417ef0:	ldr	w0, [x19, #32]
  417ef4:	cmp	w0, #0x26
  417ef8:	b.eq	418018 <ferror@plt+0x16a88>  // b.none
  417efc:	cmp	w22, #0x2
  417f00:	b.eq	4180bc <ferror@plt+0x16b2c>  // b.none
  417f04:	cmp	w0, #0x27
  417f08:	cset	w21, eq  // eq = none
  417f0c:	b.ne	417e8c <ferror@plt+0x168fc>  // b.any
  417f10:	mov	x0, x19
  417f14:	bl	402760 <ferror@plt+0x11d0>
  417f18:	cbz	w0, 417e8c <ferror@plt+0x168fc>
  417f1c:	mov	w1, w0
  417f20:	ldp	x21, x22, [sp, #32]
  417f24:	b	417f30 <ferror@plt+0x169a0>
  417f28:	bl	416ee8 <ferror@plt+0x15958>
  417f2c:	mov	w1, w0
  417f30:	cmp	w1, #0x0
  417f34:	adrp	x20, 433000 <ferror@plt+0x31a70>
  417f38:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  417f3c:	b.ne	417f54 <ferror@plt+0x169c4>  // b.any
  417f40:	ldr	x0, [x20, #584]
  417f44:	ldr	w2, [x0, #1128]
  417f48:	ldr	w0, [x0, #1132]
  417f4c:	cmp	w2, w0
  417f50:	b.eq	417f8c <ferror@plt+0x169fc>  // b.none
  417f54:	mov	x0, x19
  417f58:	ldp	x19, x20, [sp, #16]
  417f5c:	ldp	x29, x30, [sp], #48
  417f60:	b	404080 <ferror@plt+0x2af0>
  417f64:	ldr	x1, [x19, #16]
  417f68:	mov	w0, #0x18                  	// #24
  417f6c:	ldp	x19, x20, [sp, #16]
  417f70:	ldp	x29, x30, [sp], #48
  417f74:	b	402918 <ferror@plt+0x1388>
  417f78:	ldr	x1, [x19, #16]
  417f7c:	mov	w0, #0x14                  	// #20
  417f80:	bl	402918 <ferror@plt+0x1388>
  417f84:	mov	w1, w0
  417f88:	b	417f30 <ferror@plt+0x169a0>
  417f8c:	mov	w0, w1
  417f90:	ldp	x19, x20, [sp, #16]
  417f94:	ldp	x29, x30, [sp], #48
  417f98:	ret
  417f9c:	ldr	x1, [x19, #16]
  417fa0:	mov	w0, #0x1c                  	// #28
  417fa4:	bl	402918 <ferror@plt+0x1388>
  417fa8:	mov	w1, w0
  417fac:	b	417f30 <ferror@plt+0x169a0>
  417fb0:	mov	x0, x19
  417fb4:	bl	402760 <ferror@plt+0x11d0>
  417fb8:	mov	w1, w0
  417fbc:	cbnz	w0, 417fcc <ferror@plt+0x16a3c>
  417fc0:	ldr	w0, [x19, #32]
  417fc4:	mov	w21, #0x0                   	// #0
  417fc8:	b	417e40 <ferror@plt+0x168b0>
  417fcc:	ldp	x21, x22, [sp, #32]
  417fd0:	b	417f30 <ferror@plt+0x169a0>
  417fd4:	ldr	x1, [x19, #16]
  417fd8:	mov	w0, #0x1c                  	// #28
  417fdc:	bl	402918 <ferror@plt+0x1388>
  417fe0:	mov	w1, w0
  417fe4:	ldp	x21, x22, [sp, #32]
  417fe8:	b	417f30 <ferror@plt+0x169a0>
  417fec:	mov	x0, x19
  417ff0:	bl	402760 <ferror@plt+0x11d0>
  417ff4:	cbnz	w0, 417f1c <ferror@plt+0x1698c>
  417ff8:	ldr	x1, [x19, #16]
  417ffc:	mov	w0, #0x2d                  	// #45
  418000:	bl	402918 <ferror@plt+0x1388>
  418004:	cbnz	w0, 417f1c <ferror@plt+0x1698c>
  418008:	mov	w21, #0x2                   	// #2
  41800c:	ldr	w0, [x19, #32]
  418010:	mov	w22, w21
  418014:	b	417ec0 <ferror@plt+0x16930>
  418018:	mov	x0, x19
  41801c:	bl	402760 <ferror@plt+0x11d0>
  418020:	cbnz	w0, 417f1c <ferror@plt+0x1698c>
  418024:	ldr	w0, [x19, #32]
  418028:	cmp	w0, #0x28
  41802c:	b.ne	417fd4 <ferror@plt+0x16a44>  // b.any
  418030:	mov	x0, x19
  418034:	bl	402760 <ferror@plt+0x11d0>
  418038:	cbnz	w0, 417f1c <ferror@plt+0x1698c>
  41803c:	ldr	w0, [x19, #32]
  418040:	mov	w22, w21
  418044:	b	417f04 <ferror@plt+0x16974>
  418048:	ldr	x1, [x19, #16]
  41804c:	mov	w0, #0x2e                  	// #46
  418050:	bl	402918 <ferror@plt+0x1388>
  418054:	mov	w1, w0
  418058:	cbnz	w0, 417fcc <ferror@plt+0x16a3c>
  41805c:	mov	x0, x19
  418060:	bl	402760 <ferror@plt+0x11d0>
  418064:	mov	w1, w0
  418068:	cbnz	w0, 417fcc <ferror@plt+0x16a3c>
  41806c:	ldr	w0, [x19, #32]
  418070:	mov	w21, #0x1                   	// #1
  418074:	b	417e40 <ferror@plt+0x168b0>
  418078:	cbnz	w21, 417fd4 <ferror@plt+0x16a44>
  41807c:	mov	w1, #0x6                   	// #6
  418080:	mov	x0, x19
  418084:	bl	4153a0 <ferror@plt+0x13e10>
  418088:	mov	x0, x19
  41808c:	bl	402760 <ferror@plt+0x11d0>
  418090:	mov	w1, w0
  418094:	cbnz	w0, 417fcc <ferror@plt+0x16a3c>
  418098:	ldr	w0, [x19, #32]
  41809c:	cmp	w0, #0x29
  4180a0:	b.eq	4180d8 <ferror@plt+0x16b48>  // b.none
  4180a4:	ldr	x1, [x19, #16]
  4180a8:	mov	w0, #0x2f                  	// #47
  4180ac:	bl	402918 <ferror@plt+0x1388>
  4180b0:	mov	w1, w0
  4180b4:	ldp	x21, x22, [sp, #32]
  4180b8:	b	417f30 <ferror@plt+0x169a0>
  4180bc:	ldr	x1, [x19, #16]
  4180c0:	mov	w0, #0x22                  	// #34
  4180c4:	ldr	x2, [x19, #240]
  4180c8:	bl	402918 <ferror@plt+0x1388>
  4180cc:	mov	w1, w0
  4180d0:	ldp	x21, x22, [sp, #32]
  4180d4:	b	417f30 <ferror@plt+0x169a0>
  4180d8:	ldp	x21, x22, [sp, #32]
  4180dc:	b	417f40 <ferror@plt+0x169b0>
  4180e0:	stp	x29, x30, [sp, #-48]!
  4180e4:	mov	x29, sp
  4180e8:	str	x19, [sp, #16]
  4180ec:	mov	x19, x0
  4180f0:	bl	415b90 <ferror@plt+0x14600>
  4180f4:	cmp	w0, #0x6
  4180f8:	b.eq	418108 <ferror@plt+0x16b78>  // b.none
  4180fc:	ldr	x19, [sp, #16]
  418100:	ldp	x29, x30, [sp], #48
  418104:	ret
  418108:	ldr	x1, [x19, #16]
  41810c:	mov	w0, #0x1a                  	// #26
  418110:	ldr	x19, [sp, #16]
  418114:	ldp	x29, x30, [sp], #48
  418118:	b	402918 <ferror@plt+0x1388>
  41811c:	nop
  418120:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  418124:	add	x2, x2, #0xd18
  418128:	stp	x29, x30, [sp, #-48]!
  41812c:	mov	x29, sp
  418130:	ldr	w3, [x2]
  418134:	ldrb	w2, [x2, #4]
  418138:	str	w3, [sp, #40]
  41813c:	strb	w2, [sp, #44]
  418140:	str	x19, [sp, #16]
  418144:	mov	x19, x0
  418148:	ldr	x2, [sp, #40]
  41814c:	bl	415b90 <ferror@plt+0x14600>
  418150:	cmp	w0, #0x6
  418154:	b.eq	418164 <ferror@plt+0x16bd4>  // b.none
  418158:	ldr	x19, [sp, #16]
  41815c:	ldp	x29, x30, [sp], #48
  418160:	ret
  418164:	ldr	x1, [x19, #16]
  418168:	mov	w0, #0x1a                  	// #26
  41816c:	ldr	x19, [sp, #16]
  418170:	ldp	x29, x30, [sp], #48
  418174:	b	402918 <ferror@plt+0x1388>
  418178:	mov	x3, x0
  41817c:	cbz	x1, 4181b4 <ferror@plt+0x16c24>
  418180:	ldrb	w4, [x0]
  418184:	tbz	w4, #7, 4181c0 <ferror@plt+0x16c30>
  418188:	and	w0, w4, #0xe0
  41818c:	cmp	w0, #0xc0
  418190:	b.eq	4181cc <ferror@plt+0x16c3c>  // b.none
  418194:	and	w0, w4, #0xf0
  418198:	cmp	w0, #0xe0
  41819c:	b.eq	4181f0 <ferror@plt+0x16c60>  // b.none
  4181a0:	and	w0, w4, #0xf8
  4181a4:	cmp	w0, #0xf0
  4181a8:	b.ne	418220 <ferror@plt+0x16c90>  // b.any
  4181ac:	cmp	x1, #0x3
  4181b0:	b.hi	418230 <ferror@plt+0x16ca0>  // b.pmore
  4181b4:	mov	x0, #0x1                   	// #1
  4181b8:	str	wzr, [x2]
  4181bc:	ret
  4181c0:	mov	x0, #0x1                   	// #1
  4181c4:	str	w4, [x2]
  4181c8:	ret
  4181cc:	cmp	x1, #0x1
  4181d0:	b.ls	4181b4 <ferror@plt+0x16c24>  // b.plast
  4181d4:	ldrb	w3, [x3, #1]
  4181d8:	ubfiz	w1, w4, #6, #5
  4181dc:	mov	x0, #0x2                   	// #2
  4181e0:	and	w3, w3, #0x3f
  4181e4:	orr	w1, w1, w3
  4181e8:	str	w1, [x2]
  4181ec:	ret
  4181f0:	cmp	x1, #0x2
  4181f4:	b.ls	4181b4 <ferror@plt+0x16c24>  // b.plast
  4181f8:	ldrb	w1, [x3, #1]
  4181fc:	ubfiz	w4, w4, #12, #4
  418200:	ldrb	w3, [x3, #2]
  418204:	mov	x0, #0x3                   	// #3
  418208:	ubfiz	w1, w1, #6, #6
  41820c:	and	w3, w3, #0x3f
  418210:	orr	w4, w1, w4
  418214:	orr	w1, w4, w3
  418218:	str	w1, [x2]
  41821c:	ret
  418220:	mov	w1, #0xfffd                	// #65533
  418224:	mov	x0, #0x1                   	// #1
  418228:	str	w1, [x2]
  41822c:	ret
  418230:	ldrb	w1, [x3, #1]
  418234:	ubfiz	w4, w4, #18, #3
  418238:	ldrb	w5, [x3, #2]
  41823c:	mov	x0, #0x4                   	// #4
  418240:	ldrb	w6, [x3, #3]
  418244:	ubfiz	w1, w1, #12, #6
  418248:	ubfiz	w3, w5, #6, #6
  41824c:	and	w5, w6, #0x3f
  418250:	orr	w4, w1, w4
  418254:	orr	w1, w3, w5
  418258:	orr	w1, w4, w1
  41825c:	str	w1, [x2]
  418260:	ret
  418264:	nop
  418268:	mov	x11, x0
  41826c:	mov	x10, x1
  418270:	mov	x12, x2
  418274:	mov	x8, x3
  418278:	stp	x29, x30, [sp, #-32]!
  41827c:	sub	x1, x1, x2
  418280:	add	x0, x0, x2
  418284:	mov	x29, sp
  418288:	add	x2, sp, #0x1c
  41828c:	bl	418178 <ferror@plt+0x16be8>
  418290:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  418294:	ldr	w6, [sp, #28]
  418298:	ldr	x7, [x1, #3728]
  41829c:	cbz	x7, 4182cc <ferror@plt+0x16d3c>
  4182a0:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  4182a4:	mov	x4, #0x0                   	// #0
  4182a8:	add	x1, x1, #0xea0
  4182ac:	b	4182bc <ferror@plt+0x16d2c>
  4182b0:	b.eq	418388 <ferror@plt+0x16df8>  // b.none
  4182b4:	cmp	x4, x7
  4182b8:	b.eq	4182cc <ferror@plt+0x16d3c>  // b.none
  4182bc:	ldr	w5, [x1, x4, lsl #2]
  4182c0:	add	x4, x4, #0x1
  4182c4:	cmp	w6, w5
  4182c8:	b.cs	4182b0 <ferror@plt+0x16d20>  // b.hs, b.nlast
  4182cc:	cbz	x8, 41831c <ferror@plt+0x16d8c>
  4182d0:	adrp	x2, 41c000 <ferror@plt+0x1aa70>
  4182d4:	adrp	x4, 41c000 <ferror@plt+0x1aa70>
  4182d8:	mov	x1, #0x0                   	// #0
  4182dc:	add	x4, x4, #0x910
  4182e0:	ldr	x5, [x2, #2312]
  4182e4:	cbnz	x5, 418304 <ferror@plt+0x16d74>
  4182e8:	b	418314 <ferror@plt+0x16d84>
  4182ec:	ldr	w2, [x4, #4]
  4182f0:	add	x4, x4, #0x8
  4182f4:	cmp	w6, w2
  4182f8:	b.ls	418394 <ferror@plt+0x16e04>  // b.plast
  4182fc:	cmp	x1, x5
  418300:	b.eq	418314 <ferror@plt+0x16d84>  // b.none
  418304:	ldr	w2, [x4]
  418308:	add	x1, x1, #0x1
  41830c:	cmp	w6, w2
  418310:	b.cs	4182ec <ferror@plt+0x16d5c>  // b.hs, b.nlast
  418314:	mov	x1, #0x1                   	// #1
  418318:	str	x1, [x8]
  41831c:	add	x9, x12, x0
  418320:	cmp	x10, x9
  418324:	b.ls	418370 <ferror@plt+0x16de0>  // b.plast
  418328:	adrp	x8, 41a000 <ferror@plt+0x18a70>
  41832c:	add	x8, x8, #0xea0
  418330:	add	x2, sp, #0x1c
  418334:	sub	x1, x10, x9
  418338:	add	x0, x11, x9
  41833c:	bl	418178 <ferror@plt+0x16be8>
  418340:	ldr	w5, [sp, #28]
  418344:	cbz	x7, 41836c <ferror@plt+0x16ddc>
  418348:	mov	x3, #0x0                   	// #0
  41834c:	b	41835c <ferror@plt+0x16dcc>
  418350:	b.eq	418378 <ferror@plt+0x16de8>  // b.none
  418354:	cmp	x7, x3
  418358:	b.eq	41836c <ferror@plt+0x16ddc>  // b.none
  41835c:	ldr	w4, [x8, x3, lsl #2]
  418360:	add	x3, x3, #0x1
  418364:	cmp	w5, w4
  418368:	b.cs	418350 <ferror@plt+0x16dc0>  // b.hs, b.nlast
  41836c:	sub	x0, x9, x12
  418370:	ldp	x29, x30, [sp], #32
  418374:	ret
  418378:	add	x9, x9, x0
  41837c:	cmp	x10, x9
  418380:	b.hi	418330 <ferror@plt+0x16da0>  // b.pmore
  418384:	b	41836c <ferror@plt+0x16ddc>
  418388:	mov	x0, #0x0                   	// #0
  41838c:	ldp	x29, x30, [sp], #32
  418390:	ret
  418394:	mov	x1, #0x2                   	// #2
  418398:	str	x1, [x8]
  41839c:	b	41831c <ferror@plt+0x16d8c>
  4183a0:	cbz	x1, 41849c <ferror@plt+0x16f0c>
  4183a4:	mov	x12, #0x1020                	// #4128
  4183a8:	sub	sp, sp, x12
  4183ac:	add	x11, sp, #0x20
  4183b0:	mov	x3, #0x0                   	// #0
  4183b4:	mov	x13, #0x0                   	// #0
  4183b8:	mov	w12, #0x5b1b                	// #23323
  4183bc:	mov	w10, #0x6d                  	// #109
  4183c0:	stp	x29, x30, [sp]
  4183c4:	mov	x29, sp
  4183c8:	sub	x7, x1, x3
  4183cc:	add	x8, x0, x3
  4183d0:	cmp	x7, #0x2
  4183d4:	b.ls	418430 <ferror@plt+0x16ea0>  // b.plast
  4183d8:	ldrh	w2, [x0, x3]
  4183dc:	cmp	w2, w12
  4183e0:	b.ne	418430 <ferror@plt+0x16ea0>  // b.any
  4183e4:	sub	x9, x8, #0x1
  4183e8:	mov	x4, #0x2                   	// #2
  4183ec:	nop
  4183f0:	add	x4, x4, #0x1
  4183f4:	ldrb	w2, [x9, x4]
  4183f8:	sub	w6, w2, #0x41
  4183fc:	sub	w5, w2, #0x53
  418400:	cmp	w2, #0x49
  418404:	and	w6, w6, #0xff
  418408:	and	w5, w5, #0xff
  41840c:	ccmp	w6, #0xa, #0x2, ne  // ne = any
  418410:	b.ls	418494 <ferror@plt+0x16f04>  // b.plast
  418414:	cmp	w5, #0x1
  418418:	b.ls	418494 <ferror@plt+0x16f04>  // b.plast
  41841c:	cmp	w2, #0x66
  418420:	ccmp	w2, w10, #0x4, ne  // ne = any
  418424:	b.eq	418494 <ferror@plt+0x16f04>  // b.none
  418428:	cmp	x7, x4
  41842c:	b.ne	4183f0 <ferror@plt+0x16e60>  // b.any
  418430:	ldrb	w2, [x8]
  418434:	add	x3, x3, #0x1
  418438:	strb	w2, [x11, x13]
  41843c:	add	x13, x13, #0x1
  418440:	cmp	x1, x3
  418444:	b.hi	4183c8 <ferror@plt+0x16e38>  // b.pmore
  418448:	mov	x15, #0x0                   	// #0
  41844c:	cbz	x13, 418480 <ferror@plt+0x16ef0>
  418450:	mov	x14, #0x0                   	// #0
  418454:	nop
  418458:	mov	x2, x14
  41845c:	mov	x1, x13
  418460:	add	x3, sp, #0x18
  418464:	add	x0, sp, #0x20
  418468:	bl	418268 <ferror@plt+0x16cd8>
  41846c:	add	x14, x14, x0
  418470:	ldr	x1, [sp, #24]
  418474:	cmp	x13, x14
  418478:	add	x15, x15, x1
  41847c:	b.hi	418458 <ferror@plt+0x16ec8>  // b.pmore
  418480:	mov	x0, x15
  418484:	mov	x12, #0x1020                	// #4128
  418488:	ldp	x29, x30, [sp]
  41848c:	add	sp, sp, x12
  418490:	ret
  418494:	add	x3, x3, x4
  418498:	b	418440 <ferror@plt+0x16eb0>
  41849c:	mov	x15, #0x0                   	// #0
  4184a0:	mov	x0, x15
  4184a4:	ret
  4184a8:	stp	x29, x30, [sp, #-128]!
  4184ac:	mov	x29, sp
  4184b0:	str	x21, [sp, #32]
  4184b4:	add	x21, sp, #0x40
  4184b8:	stp	x19, x20, [sp, #16]
  4184bc:	mov	x19, x21
  4184c0:	mov	x20, #0x0                   	// #0
  4184c4:	b	4184e4 <ferror@plt+0x16f54>
  4184c8:	ldrb	w0, [x19]
  4184cc:	add	x19, x19, #0x1
  4184d0:	cmp	w0, #0x52
  4184d4:	b.eq	4184fc <ferror@plt+0x16f6c>  // b.none
  4184d8:	add	x20, x20, #0x1
  4184dc:	cmp	x20, #0x3f
  4184e0:	b.eq	4184fc <ferror@plt+0x16f6c>  // b.none
  4184e4:	mov	x1, x19
  4184e8:	mov	x2, #0x1                   	// #1
  4184ec:	mov	w0, #0x0                   	// #0
  4184f0:	bl	4014d0 <read@plt>
  4184f4:	cmp	x0, #0x1
  4184f8:	b.eq	4184c8 <ferror@plt+0x16f38>  // b.none
  4184fc:	strb	wzr, [x21, x20]
  418500:	ldrb	w0, [sp, #64]
  418504:	cmp	w0, #0x1b
  418508:	b.ne	418518 <ferror@plt+0x16f88>  // b.any
  41850c:	ldrb	w0, [sp, #65]
  418510:	cmp	w0, #0x5b
  418514:	b.eq	41852c <ferror@plt+0x16f9c>  // b.none
  418518:	mov	x0, #0xffffffffffffffff    	// #-1
  41851c:	ldp	x19, x20, [sp, #16]
  418520:	ldr	x21, [sp, #32]
  418524:	ldp	x29, x30, [sp], #128
  418528:	ret
  41852c:	add	x0, x21, #0x2
  418530:	add	x3, sp, #0x30
  418534:	add	x2, sp, #0x38
  418538:	adrp	x1, 41d000 <ferror@plt+0x1ba70>
  41853c:	add	x1, x1, #0x320
  418540:	bl	401510 <__isoc99_sscanf@plt>
  418544:	cmp	w0, #0x2
  418548:	b.ne	418518 <ferror@plt+0x16f88>  // b.any
  41854c:	ldr	x0, [sp, #48]
  418550:	mov	x1, #0xffff                	// #65535
  418554:	ldp	x19, x20, [sp, #16]
  418558:	cmp	x0, x1
  41855c:	csel	x0, x0, xzr, ls  // ls = plast
  418560:	ldr	x21, [sp, #32]
  418564:	ldp	x29, x30, [sp], #128
  418568:	ret
  41856c:	nop
  418570:	stp	x29, x30, [sp, #-128]!
  418574:	mov	x1, #0x5413                	// #21523
  418578:	mov	x29, sp
  41857c:	stp	x19, x20, [sp, #16]
  418580:	mov	x19, x0
  418584:	add	x2, sp, #0x38
  418588:	mov	w0, #0x2                   	// #2
  41858c:	stp	xzr, xzr, [x19, #144]
  418590:	str	xzr, [x19, #168]
  418594:	bl	401570 <ioctl@plt>
  418598:	cmn	w0, #0x1
  41859c:	b.eq	4185a8 <ferror@plt+0x17018>  // b.none
  4185a0:	ldrh	w0, [sp, #58]
  4185a4:	cbnz	w0, 41868c <ferror@plt+0x170fc>
  4185a8:	adrp	x20, 41d000 <ferror@plt+0x1ba70>
  4185ac:	add	x20, x20, #0x328
  4185b0:	mov	x1, x20
  4185b4:	mov	x2, #0x4                   	// #4
  4185b8:	mov	w0, #0x2                   	// #2
  4185bc:	stp	x21, x22, [sp, #32]
  4185c0:	bl	4013f0 <write@plt>
  4185c4:	mov	x21, x0
  4185c8:	cmp	x0, #0x4
  4185cc:	b.ne	4186d4 <ferror@plt+0x17144>  // b.any
  4185d0:	bl	4184a8 <ferror@plt+0x16f18>
  4185d4:	mov	x22, x0
  4185d8:	cmn	x0, #0x1
  4185dc:	b.eq	4186e0 <ferror@plt+0x17150>  // b.none
  4185e0:	adrp	x1, 41d000 <ferror@plt+0x1ba70>
  4185e4:	mov	x2, #0x6                   	// #6
  4185e8:	add	x1, x1, #0x330
  4185ec:	mov	w0, #0x2                   	// #2
  4185f0:	bl	4013f0 <write@plt>
  4185f4:	cmp	x0, #0x6
  4185f8:	b.ne	4186e0 <ferror@plt+0x17150>  // b.any
  4185fc:	mov	x2, x21
  418600:	mov	x1, x20
  418604:	mov	w0, #0x2                   	// #2
  418608:	bl	4013f0 <write@plt>
  41860c:	cmp	x0, #0x4
  418610:	b.ne	4186e0 <ferror@plt+0x17150>  // b.any
  418614:	bl	4184a8 <ferror@plt+0x16f18>
  418618:	mov	x20, x0
  41861c:	cmn	x0, #0x1
  418620:	b.eq	4186e0 <ferror@plt+0x17150>  // b.none
  418624:	cmp	x22, x0
  418628:	b.cs	418754 <ferror@plt+0x171c4>  // b.hs, b.nlast
  41862c:	sub	x3, x0, x22
  418630:	adrp	x2, 41d000 <ferror@plt+0x1ba70>
  418634:	add	x2, x2, #0x338
  418638:	mov	x1, #0x40                  	// #64
  41863c:	add	x0, sp, x1
  418640:	bl	4012b0 <snprintf@plt>
  418644:	add	x0, sp, #0x40
  418648:	bl	401260 <strlen@plt>
  41864c:	mov	x21, x0
  418650:	add	x1, sp, #0x40
  418654:	mov	x2, x21
  418658:	mov	w0, #0x2                   	// #2
  41865c:	bl	4013f0 <write@plt>
  418660:	cmp	x0, x21
  418664:	b.eq	418754 <ferror@plt+0x171c4>  // b.none
  418668:	mov	x0, #0xffffffffffffffff    	// #-1
  41866c:	str	x0, [x19, #160]
  418670:	mov	x1, #0x0                   	// #0
  418674:	mov	w0, #0x5                   	// #5
  418678:	bl	402918 <ferror@plt+0x1388>
  41867c:	ldp	x19, x20, [sp, #16]
  418680:	ldp	x21, x22, [sp, #32]
  418684:	ldp	x29, x30, [sp], #128
  418688:	ret
  41868c:	and	x20, x0, #0xffff
  418690:	str	x20, [x19, #160]
  418694:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  418698:	add	x0, x0, #0x520
  41869c:	add	x20, x19, #0x28
  4186a0:	bl	402fb8 <ferror@plt+0x1a28>
  4186a4:	str	x0, [sp, #64]
  4186a8:	ldr	x1, [x19, #48]
  4186ac:	cbnz	x1, 418708 <ferror@plt+0x17178>
  4186b0:	mov	x0, x20
  4186b4:	add	x1, sp, #0x40
  4186b8:	bl	401940 <ferror@plt+0x3b0>
  4186bc:	mov	x0, x19
  4186c0:	bl	401ca8 <ferror@plt+0x718>
  4186c4:	mov	w0, #0x0                   	// #0
  4186c8:	ldp	x19, x20, [sp, #16]
  4186cc:	ldp	x29, x30, [sp], #128
  4186d0:	ret
  4186d4:	mov	x20, #0x50                  	// #80
  4186d8:	ldp	x21, x22, [sp, #32]
  4186dc:	b	418690 <ferror@plt+0x17100>
  4186e0:	mov	x0, #0x50                  	// #80
  4186e4:	add	x20, x19, #0x28
  4186e8:	ldp	x21, x22, [sp, #32]
  4186ec:	str	x0, [x19, #160]
  4186f0:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  4186f4:	add	x0, x0, #0x520
  4186f8:	bl	402fb8 <ferror@plt+0x1a28>
  4186fc:	str	x0, [sp, #64]
  418700:	ldr	x1, [x19, #48]
  418704:	cbz	x1, 4186b0 <ferror@plt+0x17120>
  418708:	mov	x1, #0x0                   	// #0
  41870c:	mov	x0, x20
  418710:	stp	x21, x22, [sp, #32]
  418714:	bl	401e00 <ferror@plt+0x870>
  418718:	ldr	x0, [x0]
  41871c:	ldr	x21, [sp, #64]
  418720:	mov	x1, x21
  418724:	bl	401430 <strcmp@plt>
  418728:	cbz	w0, 41875c <ferror@plt+0x171cc>
  41872c:	ldr	x0, [x19, #48]
  418730:	cmp	x0, #0x80
  418734:	b.ne	41874c <ferror@plt+0x171bc>  // b.any
  418738:	mov	x0, x20
  41873c:	mov	x1, #0x0                   	// #0
  418740:	bl	401d38 <ferror@plt+0x7a8>
  418744:	ldp	x21, x22, [sp, #32]
  418748:	b	4186b0 <ferror@plt+0x17120>
  41874c:	ldp	x21, x22, [sp, #32]
  418750:	b	4186b0 <ferror@plt+0x17120>
  418754:	ldp	x21, x22, [sp, #32]
  418758:	b	418690 <ferror@plt+0x17100>
  41875c:	mov	x0, x21
  418760:	bl	401470 <free@plt>
  418764:	ldp	x21, x22, [sp, #32]
  418768:	b	4186bc <ferror@plt+0x1712c>
  41876c:	nop
  418770:	stp	x29, x30, [sp, #-144]!
  418774:	mov	x29, sp
  418778:	stp	x19, x20, [sp, #16]
  41877c:	ldp	x19, x20, [x0]
  418780:	stp	x21, x22, [sp, #32]
  418784:	mov	x22, x0
  418788:	ldr	x21, [x0, #144]
  41878c:	str	x23, [sp, #48]
  418790:	sub	x20, x20, #0x1
  418794:	nop
  418798:	ldr	x15, [x22, #136]
  41879c:	cbz	x21, 4187d4 <ferror@plt+0x17244>
  4187a0:	mov	x14, #0x0                   	// #0
  4187a4:	mov	x13, #0x0                   	// #0
  4187a8:	mov	x2, x13
  4187ac:	mov	x1, x20
  4187b0:	add	x3, sp, #0x50
  4187b4:	mov	x0, x19
  4187b8:	bl	418268 <ferror@plt+0x16cd8>
  4187bc:	add	x13, x13, x0
  4187c0:	ldr	x1, [sp, #80]
  4187c4:	cmp	x21, x13
  4187c8:	add	x14, x14, x1
  4187cc:	b.hi	4187a8 <ferror@plt+0x17218>  // b.pmore
  4187d0:	add	x15, x15, x14
  4187d4:	ldr	x0, [x22, #160]
  4187d8:	cmp	x0, x15
  4187dc:	b.hi	418804 <ferror@plt+0x17274>  // b.pmore
  4187e0:	mov	x1, x20
  4187e4:	mov	x0, x19
  4187e8:	mov	x3, #0x0                   	// #0
  4187ec:	mov	x2, #0x0                   	// #0
  4187f0:	bl	418268 <ferror@plt+0x16cd8>
  4187f4:	add	x19, x19, x0
  4187f8:	sub	x20, x20, x0
  4187fc:	sub	x21, x21, x0
  418800:	b	418798 <ferror@plt+0x17208>
  418804:	ldr	x18, [x22, #136]
  418808:	adrp	x15, 41a000 <ferror@plt+0x18a70>
  41880c:	add	x15, x15, #0xea0
  418810:	cbz	x20, 4188d8 <ferror@plt+0x17348>
  418814:	mov	x14, #0x0                   	// #0
  418818:	mov	x13, #0x0                   	// #0
  41881c:	nop
  418820:	mov	x2, x13
  418824:	mov	x1, x20
  418828:	add	x3, sp, #0x50
  41882c:	mov	x0, x19
  418830:	bl	418268 <ferror@plt+0x16cd8>
  418834:	add	x13, x13, x0
  418838:	ldr	x1, [sp, #80]
  41883c:	cmp	x20, x13
  418840:	add	x14, x14, x1
  418844:	b.hi	418820 <ferror@plt+0x17290>  // b.pmore
  418848:	ldr	x0, [x22, #160]
  41884c:	add	x14, x14, x18
  418850:	cmp	x14, x0
  418854:	b.ls	4188e4 <ferror@plt+0x17354>  // b.plast
  418858:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  41885c:	mov	x7, x20
  418860:	ldr	x8, [x0, #3728]
  418864:	nop
  418868:	sub	x2, x7, #0x1
  41886c:	nop
  418870:	ldrb	w1, [x19, x2]
  418874:	and	w1, w1, #0xc0
  418878:	cmp	w1, #0x80
  41887c:	b.ne	4189b8 <ferror@plt+0x17428>  // b.any
  418880:	sub	x2, x2, #0x1
  418884:	cmp	x2, x7
  418888:	b.cc	418870 <ferror@plt+0x172e0>  // b.lo, b.ul, b.last
  41888c:	mov	x0, x19
  418890:	mov	x1, x7
  418894:	mov	x7, #0x0                   	// #0
  418898:	add	x2, sp, #0x50
  41889c:	bl	418178 <ferror@plt+0x16be8>
  4188a0:	ldr	w0, [sp, #80]
  4188a4:	cbz	x8, 4188cc <ferror@plt+0x1733c>
  4188a8:	mov	x1, #0x0                   	// #0
  4188ac:	b	4188bc <ferror@plt+0x1732c>
  4188b0:	b.eq	4189ac <ferror@plt+0x1741c>  // b.none
  4188b4:	cmp	x8, x1
  4188b8:	b.eq	4188cc <ferror@plt+0x1733c>  // b.none
  4188bc:	ldr	w2, [x15, x1, lsl #2]
  4188c0:	add	x1, x1, #0x1
  4188c4:	cmp	w0, w2
  4188c8:	b.cs	4188b0 <ferror@plt+0x17320>  // b.hs, b.nlast
  4188cc:	mov	x20, x7
  4188d0:	ldr	x18, [x22, #136]
  4188d4:	cbnz	x20, 418814 <ferror@plt+0x17284>
  4188d8:	ldr	x0, [x22, #160]
  4188dc:	cmp	x18, x0
  4188e0:	b.hi	4188dc <ferror@plt+0x1734c>  // b.pmore
  4188e4:	mov	w3, #0xd                   	// #13
  4188e8:	add	x23, x22, #0x50
  4188ec:	mov	x0, x23
  4188f0:	mov	x1, #0x1                   	// #1
  4188f4:	add	x2, sp, #0x50
  4188f8:	strh	w3, [sp, #80]
  4188fc:	bl	401b18 <ferror@plt+0x588>
  418900:	adrp	x0, 433000 <ferror@plt+0x31a70>
  418904:	ldr	x0, [x0, #584]
  418908:	ldrh	w1, [x0, #1138]
  41890c:	tbnz	w1, #7, 418918 <ferror@plt+0x17388>
  418910:	ldrb	w0, [x0, #1141]
  418914:	cbnz	w0, 418a10 <ferror@plt+0x17480>
  418918:	mov	x1, x19
  41891c:	mov	x0, x23
  418920:	bl	401bf8 <ferror@plt+0x668>
  418924:	adrp	x2, 41d000 <ferror@plt+0x1ba70>
  418928:	add	x2, x2, #0x340
  41892c:	add	x1, sp, #0x50
  418930:	mov	x0, x23
  418934:	ldr	w3, [x2]
  418938:	ldrb	w2, [x2, #4]
  41893c:	str	w3, [sp, #80]
  418940:	strb	w2, [sp, #84]
  418944:	bl	401bf8 <ferror@plt+0x668>
  418948:	mov	x14, #0x0                   	// #0
  41894c:	cbz	x21, 418980 <ferror@plt+0x173f0>
  418950:	mov	x13, #0x0                   	// #0
  418954:	nop
  418958:	mov	x2, x13
  41895c:	mov	x1, x20
  418960:	add	x3, sp, #0x48
  418964:	mov	x0, x19
  418968:	bl	418268 <ferror@plt+0x16cd8>
  41896c:	add	x13, x13, x0
  418970:	ldr	x1, [sp, #72]
  418974:	cmp	x21, x13
  418978:	add	x14, x14, x1
  41897c:	b.hi	418958 <ferror@plt+0x173c8>  // b.pmore
  418980:	ldr	x3, [x22, #136]
  418984:	adds	x3, x14, x3
  418988:	b.ne	418a28 <ferror@plt+0x17498>  // b.any
  41898c:	ldr	x2, [x22, #88]
  418990:	cbnz	x2, 4189d0 <ferror@plt+0x17440>
  418994:	mov	w0, #0x0                   	// #0
  418998:	ldp	x19, x20, [sp, #16]
  41899c:	ldp	x21, x22, [sp, #32]
  4189a0:	ldr	x23, [sp, #48]
  4189a4:	ldp	x29, x30, [sp], #144
  4189a8:	ret
  4189ac:	cbnz	x7, 418868 <ferror@plt+0x172d8>
  4189b0:	ldr	x18, [x22, #136]
  4189b4:	b	418810 <ferror@plt+0x17280>
  4189b8:	cmp	x7, x2
  4189bc:	b.ls	418a4c <ferror@plt+0x174bc>  // b.plast
  4189c0:	sub	x1, x7, x2
  4189c4:	add	x0, x19, x2
  4189c8:	mov	x7, x2
  4189cc:	b	418898 <ferror@plt+0x17308>
  4189d0:	ldr	x1, [x22, #80]
  4189d4:	sub	x2, x2, #0x1
  4189d8:	mov	w0, #0x2                   	// #2
  4189dc:	bl	4013f0 <write@plt>
  4189e0:	ldr	x1, [x22, #88]
  4189e4:	sub	x1, x1, #0x1
  4189e8:	cmp	x0, x1
  4189ec:	b.eq	418994 <ferror@plt+0x17404>  // b.none
  4189f0:	mov	x1, #0x0                   	// #0
  4189f4:	mov	w0, #0x5                   	// #5
  4189f8:	bl	402918 <ferror@plt+0x1388>
  4189fc:	ldp	x19, x20, [sp, #16]
  418a00:	ldp	x21, x22, [sp, #32]
  418a04:	ldr	x23, [sp, #48]
  418a08:	ldp	x29, x30, [sp], #144
  418a0c:	ret
  418a10:	tst	w1, #0x6
  418a14:	b.ne	418918 <ferror@plt+0x17388>  // b.any
  418a18:	ldr	x1, [x22, #120]
  418a1c:	mov	x0, x23
  418a20:	bl	401bf8 <ferror@plt+0x668>
  418a24:	b	418918 <ferror@plt+0x17388>
  418a28:	adrp	x2, 41d000 <ferror@plt+0x1ba70>
  418a2c:	add	x2, x2, #0x348
  418a30:	add	x0, sp, #0x50
  418a34:	mov	x1, #0x40                  	// #64
  418a38:	bl	4012b0 <snprintf@plt>
  418a3c:	add	x1, sp, #0x50
  418a40:	mov	x0, x23
  418a44:	bl	401bf8 <ferror@plt+0x668>
  418a48:	b	41898c <ferror@plt+0x173fc>
  418a4c:	mov	x1, x7
  418a50:	mov	x0, x19
  418a54:	mov	x7, #0x0                   	// #0
  418a58:	b	418898 <ferror@plt+0x17308>
  418a5c:	nop
  418a60:	stp	x29, x30, [sp, #-64]!
  418a64:	adrp	x2, 41d000 <ferror@plt+0x1ba70>
  418a68:	add	x2, x2, #0x350
  418a6c:	mov	x29, sp
  418a70:	stp	x19, x20, [sp, #16]
  418a74:	mov	w20, w1
  418a78:	ldrh	w4, [x2]
  418a7c:	ldrb	w2, [x2, #2]
  418a80:	add	w3, w20, #0x40
  418a84:	add	x1, sp, #0x38
  418a88:	strh	w4, [sp, #56]
  418a8c:	mov	w4, #0xa                   	// #10
  418a90:	str	x21, [sp, #32]
  418a94:	mov	x21, x0
  418a98:	strh	w4, [sp, #48]
  418a9c:	strb	w3, [sp, #57]
  418aa0:	strb	w2, [sp, #58]
  418aa4:	bl	401bf8 <ferror@plt+0x668>
  418aa8:	mov	x0, x21
  418aac:	bl	418770 <ferror@plt+0x171e0>
  418ab0:	mov	w19, w0
  418ab4:	cbz	w0, 418acc <ferror@plt+0x1753c>
  418ab8:	mov	w0, w19
  418abc:	ldp	x19, x20, [sp, #16]
  418ac0:	ldr	x21, [sp, #32]
  418ac4:	ldp	x29, x30, [sp], #64
  418ac8:	ret
  418acc:	mov	x0, x21
  418ad0:	mov	x1, #0x3                   	// #3
  418ad4:	bl	401810 <ferror@plt+0x280>
  418ad8:	sub	w20, w20, #0x3
  418adc:	mov	x0, x21
  418ae0:	mov	w1, #0x0                   	// #0
  418ae4:	bl	4019f8 <ferror@plt+0x468>
  418ae8:	cmp	w20, #0x1
  418aec:	b.ls	418ab8 <ferror@plt+0x17528>  // b.plast
  418af0:	add	x1, sp, #0x30
  418af4:	mov	x2, #0x1                   	// #1
  418af8:	mov	w0, #0x2                   	// #2
  418afc:	bl	4013f0 <write@plt>
  418b00:	cmp	x0, #0x1
  418b04:	b.eq	418b2c <ferror@plt+0x1759c>  // b.none
  418b08:	mov	x1, #0x0                   	// #0
  418b0c:	mov	w0, #0x5                   	// #5
  418b10:	bl	402918 <ferror@plt+0x1388>
  418b14:	mov	w19, w0
  418b18:	mov	w0, w19
  418b1c:	ldp	x19, x20, [sp, #16]
  418b20:	ldr	x21, [sp, #32]
  418b24:	ldp	x29, x30, [sp], #64
  418b28:	ret
  418b2c:	mov	x0, x21
  418b30:	bl	418770 <ferror@plt+0x171e0>
  418b34:	mov	w19, w0
  418b38:	mov	w0, w19
  418b3c:	ldp	x19, x20, [sp, #16]
  418b40:	ldr	x21, [sp, #32]
  418b44:	ldp	x29, x30, [sp], #64
  418b48:	ret
  418b4c:	nop
  418b50:	stp	x29, x30, [sp, #-64]!
  418b54:	mov	x29, sp
  418b58:	stp	x19, x20, [sp, #16]
  418b5c:	mov	x20, x0
  418b60:	mov	x19, x0
  418b64:	ldr	x0, [x20], #40
  418b68:	str	x21, [sp, #32]
  418b6c:	and	w21, w1, #0xff
  418b70:	bl	402fb8 <ferror@plt+0x1a28>
  418b74:	mov	x4, x0
  418b78:	ldr	x1, [x19, #48]
  418b7c:	mov	x0, x20
  418b80:	ldr	x3, [x19, #168]
  418b84:	sub	x1, x1, #0x1
  418b88:	add	x2, sp, #0x38
  418b8c:	str	x4, [sp, #56]
  418b90:	sub	x1, x1, x3
  418b94:	bl	401da0 <ferror@plt+0x810>
  418b98:	ldr	x0, [x19, #168]
  418b9c:	cmp	w21, #0x0
  418ba0:	mov	x1, #0xffffffffffffffff    	// #-1
  418ba4:	cneg	x1, x1, ne  // ne = any
  418ba8:	add	x0, x0, x1
  418bac:	str	x0, [x19, #168]
  418bb0:	cmn	x0, #0x1
  418bb4:	b.eq	418c2c <ferror@plt+0x1769c>  // b.none
  418bb8:	ldr	x1, [x19, #48]
  418bbc:	cmp	x0, x1
  418bc0:	sub	x1, x1, #0x1
  418bc4:	b.cc	418be0 <ferror@plt+0x17650>  // b.lo, b.ul, b.last
  418bc8:	str	x1, [x19, #168]
  418bcc:	mov	w0, #0x0                   	// #0
  418bd0:	ldp	x19, x20, [sp, #16]
  418bd4:	ldr	x21, [sp, #32]
  418bd8:	ldp	x29, x30, [sp], #64
  418bdc:	ret
  418be0:	sub	x1, x1, x0
  418be4:	mov	x0, x20
  418be8:	bl	401df0 <ferror@plt+0x860>
  418bec:	ldr	x20, [x0]
  418bf0:	mov	x0, x20
  418bf4:	bl	401260 <strlen@plt>
  418bf8:	mov	x2, x20
  418bfc:	mov	x1, x0
  418c00:	mov	x0, x19
  418c04:	bl	401b18 <ferror@plt+0x588>
  418c08:	ldr	x1, [x19, #8]
  418c0c:	mov	x0, x19
  418c10:	sub	x1, x1, #0x1
  418c14:	str	x1, [x19, #144]
  418c18:	bl	418770 <ferror@plt+0x171e0>
  418c1c:	ldp	x19, x20, [sp, #16]
  418c20:	ldr	x21, [sp, #32]
  418c24:	ldp	x29, x30, [sp], #64
  418c28:	ret
  418c2c:	str	xzr, [x19, #168]
  418c30:	mov	w0, #0x0                   	// #0
  418c34:	ldp	x19, x20, [sp, #16]
  418c38:	ldr	x21, [sp, #32]
  418c3c:	ldp	x29, x30, [sp], #64
  418c40:	ret
  418c44:	nop
  418c48:	stp	x29, x30, [sp, #-48]!
  418c4c:	mov	x29, sp
  418c50:	str	x21, [sp, #32]
  418c54:	ldr	x21, [x0, #8]
  418c58:	subs	x21, x21, #0x1
  418c5c:	b.eq	418ce0 <ferror@plt+0x17750>  // b.none
  418c60:	stp	x19, x20, [sp, #16]
  418c64:	mov	x20, x0
  418c68:	ldr	x19, [x0, #144]
  418c6c:	cmp	x19, x21
  418c70:	b.cs	418cdc <ferror@plt+0x1774c>  // b.hs, b.nlast
  418c74:	bl	401440 <__ctype_b_loc@plt>
  418c78:	ldr	x1, [x20]
  418c7c:	ldr	x0, [x0]
  418c80:	b	418c94 <ferror@plt+0x17704>
  418c84:	add	x19, x19, #0x1
  418c88:	str	x19, [x20, #144]
  418c8c:	cmp	x19, x21
  418c90:	b.cs	418cc8 <ferror@plt+0x17738>  // b.hs, b.nlast
  418c94:	ldrb	w2, [x1, x19]
  418c98:	ldrh	w2, [x0, x2, lsl #1]
  418c9c:	tbnz	w2, #13, 418c84 <ferror@plt+0x176f4>
  418ca0:	cmp	x21, x19
  418ca4:	b.hi	418cb8 <ferror@plt+0x17728>  // b.pmore
  418ca8:	b	418cc8 <ferror@plt+0x17738>
  418cac:	str	x19, [x20, #144]
  418cb0:	cmp	x19, x21
  418cb4:	b.cs	418cc8 <ferror@plt+0x17738>  // b.hs, b.nlast
  418cb8:	ldrb	w2, [x1, x19]
  418cbc:	add	x19, x19, #0x1
  418cc0:	ldrh	w2, [x0, x2, lsl #1]
  418cc4:	tbz	w2, #13, 418cac <ferror@plt+0x1771c>
  418cc8:	mov	x0, x20
  418ccc:	ldp	x19, x20, [sp, #16]
  418cd0:	ldr	x21, [sp, #32]
  418cd4:	ldp	x29, x30, [sp], #48
  418cd8:	b	418770 <ferror@plt+0x171e0>
  418cdc:	ldp	x19, x20, [sp, #16]
  418ce0:	mov	w0, #0x0                   	// #0
  418ce4:	ldr	x21, [sp, #32]
  418ce8:	ldp	x29, x30, [sp], #48
  418cec:	ret
  418cf0:	stp	x29, x30, [sp, #-32]!
  418cf4:	mov	x29, sp
  418cf8:	stp	x19, x20, [sp, #16]
  418cfc:	mov	x20, x0
  418d00:	ldr	x19, [x0, #144]
  418d04:	cbz	x19, 418d50 <ferror@plt+0x177c0>
  418d08:	bl	401440 <__ctype_b_loc@plt>
  418d0c:	ldr	x2, [x20]
  418d10:	ldr	x0, [x0]
  418d14:	b	418d20 <ferror@plt+0x17790>
  418d18:	str	x19, [x20, #144]
  418d1c:	cbz	x19, 418d50 <ferror@plt+0x177c0>
  418d20:	mov	x1, x19
  418d24:	sub	x19, x19, #0x1
  418d28:	ldrb	w3, [x2, x19]
  418d2c:	ldrh	w3, [x0, x3, lsl #1]
  418d30:	tbnz	w3, #13, 418d18 <ferror@plt+0x17788>
  418d34:	b	418d40 <ferror@plt+0x177b0>
  418d38:	str	x1, [x20, #144]
  418d3c:	cbz	x1, 418d50 <ferror@plt+0x177c0>
  418d40:	sub	x1, x1, #0x1
  418d44:	ldrb	w3, [x2, x1]
  418d48:	ldrh	w3, [x0, x3, lsl #1]
  418d4c:	tbz	w3, #13, 418d38 <ferror@plt+0x177a8>
  418d50:	mov	x0, x20
  418d54:	ldp	x19, x20, [sp, #16]
  418d58:	ldp	x29, x30, [sp], #32
  418d5c:	b	418770 <ferror@plt+0x171e0>
  418d60:	stp	x29, x30, [sp, #-64]!
  418d64:	mov	x29, sp
  418d68:	stp	x19, x20, [sp, #16]
  418d6c:	mov	x19, x0
  418d70:	mov	x20, x2
  418d74:	ldr	x0, [x0, #8]
  418d78:	stp	x21, x22, [sp, #32]
  418d7c:	mov	x21, x1
  418d80:	mov	x1, x2
  418d84:	bl	402f48 <ferror@plt+0x19b8>
  418d88:	mov	x1, x0
  418d8c:	mov	x0, x19
  418d90:	bl	4017a8 <ferror@plt+0x218>
  418d94:	ldr	x2, [x19, #8]
  418d98:	ldr	x1, [x19, #144]
  418d9c:	sub	x2, x2, #0x1
  418da0:	cmp	x1, x2
  418da4:	b.eq	418e10 <ferror@plt+0x17880>  // b.none
  418da8:	add	x3, x1, x20
  418dac:	sub	x2, x2, x1
  418db0:	ldr	x0, [x19]
  418db4:	add	x1, x0, x1
  418db8:	add	x0, x0, x3
  418dbc:	bl	401250 <memmove@plt>
  418dc0:	ldr	x3, [x19]
  418dc4:	mov	x2, x20
  418dc8:	ldr	x0, [x19, #144]
  418dcc:	mov	x1, x21
  418dd0:	add	x0, x3, x0
  418dd4:	bl	401240 <memcpy@plt>
  418dd8:	ldp	x3, x1, [x19]
  418ddc:	mov	x0, x19
  418de0:	ldr	x2, [x19, #144]
  418de4:	add	x1, x20, x1
  418de8:	add	x20, x2, x20
  418dec:	add	x3, x3, x1
  418df0:	str	x1, [x19, #8]
  418df4:	str	x20, [x19, #144]
  418df8:	sturb	wzr, [x3, #-1]
  418dfc:	bl	418770 <ferror@plt+0x171e0>
  418e00:	ldp	x19, x20, [sp, #16]
  418e04:	ldp	x21, x22, [sp, #32]
  418e08:	ldp	x29, x30, [sp], #64
  418e0c:	ret
  418e10:	mov	x0, x19
  418e14:	bl	401df0 <ferror@plt+0x860>
  418e18:	mov	x2, x20
  418e1c:	mov	x1, x21
  418e20:	bl	401240 <memcpy@plt>
  418e24:	ldr	x2, [x19, #8]
  418e28:	sub	x1, x20, #0x1
  418e2c:	ldr	x0, [x19, #144]
  418e30:	add	x1, x2, x1
  418e34:	str	x1, [x19, #8]
  418e38:	mov	w1, #0x0                   	// #0
  418e3c:	add	x0, x0, x20
  418e40:	str	x0, [x19, #144]
  418e44:	mov	x0, x19
  418e48:	bl	4019f8 <ferror@plt+0x468>
  418e4c:	ldr	x18, [x19, #8]
  418e50:	ldp	x0, x1, [x19, #120]
  418e54:	sub	x18, x18, #0x1
  418e58:	bl	4183a0 <ferror@plt+0x16e10>
  418e5c:	mov	x22, x0
  418e60:	ldr	x15, [x19]
  418e64:	cbz	x18, 418e9c <ferror@plt+0x1790c>
  418e68:	mov	x14, #0x0                   	// #0
  418e6c:	mov	x13, #0x0                   	// #0
  418e70:	mov	x2, x13
  418e74:	add	x3, sp, #0x38
  418e78:	mov	x1, x18
  418e7c:	mov	x0, x15
  418e80:	bl	418268 <ferror@plt+0x16cd8>
  418e84:	add	x13, x13, x0
  418e88:	ldr	x2, [sp, #56]
  418e8c:	cmp	x18, x13
  418e90:	add	x14, x14, x2
  418e94:	b.hi	418e70 <ferror@plt+0x178e0>  // b.pmore
  418e98:	add	x22, x22, x14
  418e9c:	ldr	x0, [x19, #160]
  418ea0:	cmp	x22, x0
  418ea4:	b.cs	418ed8 <ferror@plt+0x17948>  // b.hs, b.nlast
  418ea8:	mov	x1, x21
  418eac:	mov	x2, x20
  418eb0:	mov	w0, #0x2                   	// #2
  418eb4:	bl	4013f0 <write@plt>
  418eb8:	mov	x1, x0
  418ebc:	mov	w0, #0x0                   	// #0
  418ec0:	cmp	x1, x20
  418ec4:	b.eq	418e00 <ferror@plt+0x17870>  // b.none
  418ec8:	mov	x1, #0x0                   	// #0
  418ecc:	mov	w0, #0x5                   	// #5
  418ed0:	bl	402918 <ferror@plt+0x1388>
  418ed4:	b	418e00 <ferror@plt+0x17870>
  418ed8:	mov	x0, x19
  418edc:	bl	418770 <ferror@plt+0x171e0>
  418ee0:	ldp	x19, x20, [sp, #16]
  418ee4:	ldp	x21, x22, [sp, #32]
  418ee8:	ldp	x29, x30, [sp], #64
  418eec:	ret
  418ef0:	ldr	x10, [x0, #144]
  418ef4:	cbnz	x10, 418f00 <ferror@plt+0x17970>
  418ef8:	mov	w0, #0x0                   	// #0
  418efc:	ret
  418f00:	mov	x8, x0
  418f04:	stp	x29, x30, [sp, #-32]!
  418f08:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  418f0c:	mov	x29, sp
  418f10:	ldr	x11, [x0, #3728]
  418f14:	adrp	x12, 41a000 <ferror@plt+0x18a70>
  418f18:	ldr	x9, [x8]
  418f1c:	mov	x1, x10
  418f20:	add	x12, x12, #0xea0
  418f24:	nop
  418f28:	sub	x7, x1, #0x1
  418f2c:	nop
  418f30:	ldrb	w2, [x9, x7]
  418f34:	add	x0, x9, x7
  418f38:	and	w2, w2, #0xc0
  418f3c:	cmp	w2, #0x80
  418f40:	b.ne	418fac <ferror@plt+0x17a1c>  // b.any
  418f44:	sub	x7, x7, #0x1
  418f48:	cmp	x7, x1
  418f4c:	b.cc	418f30 <ferror@plt+0x179a0>  // b.lo, b.ul, b.last
  418f50:	mov	x0, x9
  418f54:	mov	x7, #0x0                   	// #0
  418f58:	add	x2, sp, #0x1c
  418f5c:	bl	418178 <ferror@plt+0x16be8>
  418f60:	ldr	w2, [sp, #28]
  418f64:	cbz	x11, 418f8c <ferror@plt+0x179fc>
  418f68:	mov	x0, #0x0                   	// #0
  418f6c:	b	418f7c <ferror@plt+0x179ec>
  418f70:	b.eq	418fbc <ferror@plt+0x17a2c>  // b.none
  418f74:	cmp	x0, x11
  418f78:	b.eq	418f8c <ferror@plt+0x179fc>  // b.none
  418f7c:	ldr	w1, [x12, x0, lsl #2]
  418f80:	add	x0, x0, #0x1
  418f84:	cmp	w2, w1
  418f88:	b.cs	418f70 <ferror@plt+0x179e0>  // b.hs, b.nlast
  418f8c:	sub	x7, x10, x7
  418f90:	ldr	x1, [x8, #144]
  418f94:	mov	x0, x8
  418f98:	sub	x7, x1, x7
  418f9c:	str	x7, [x8, #144]
  418fa0:	bl	418770 <ferror@plt+0x171e0>
  418fa4:	ldp	x29, x30, [sp], #32
  418fa8:	ret
  418fac:	cmp	x1, x7
  418fb0:	b.ls	418f50 <ferror@plt+0x179c0>  // b.plast
  418fb4:	sub	x1, x1, x7
  418fb8:	b	418f58 <ferror@plt+0x179c8>
  418fbc:	cbz	x7, 418f90 <ferror@plt+0x17a00>
  418fc0:	mov	x1, x7
  418fc4:	b	418f28 <ferror@plt+0x17998>
  418fc8:	stp	x29, x30, [sp, #-192]!
  418fcc:	mov	x29, sp
  418fd0:	stp	x21, x22, [sp, #32]
  418fd4:	adrp	x22, 433000 <ferror@plt+0x31a70>
  418fd8:	mov	x21, x1
  418fdc:	ldr	x3, [x22, #584]
  418fe0:	stp	x19, x20, [sp, #16]
  418fe4:	mov	x19, x0
  418fe8:	stp	x23, x24, [sp, #48]
  418fec:	mov	x23, x2
  418ff0:	ldrh	w0, [x3, #1138]
  418ff4:	tbz	w0, #8, 419000 <ferror@plt+0x17a70>
  418ff8:	ldrb	w0, [x3, #1778]
  418ffc:	cbz	w0, 419028 <ferror@plt+0x17a98>
  419000:	mov	x1, x23
  419004:	mov	x0, x21
  419008:	bl	404260 <ferror@plt+0x2cd0>
  41900c:	mov	w20, w0
  419010:	mov	w0, w20
  419014:	ldp	x19, x20, [sp, #16]
  419018:	ldp	x21, x22, [sp, #32]
  41901c:	ldp	x23, x24, [sp, #48]
  419020:	ldp	x29, x30, [sp], #192
  419024:	ret
  419028:	ldrb	w0, [x19, #513]
  41902c:	cbz	w0, 4190ec <ferror@plt+0x17b5c>
  419030:	mov	x0, x19
  419034:	bl	418570 <ferror@plt+0x16fe0>
  419038:	mov	w20, w0
  41903c:	cbnz	w0, 4191ac <ferror@plt+0x17c1c>
  419040:	ldr	x0, [x22, #584]
  419044:	ldrh	w1, [x0, #1138]
  419048:	tbz	w1, #7, 41927c <ferror@plt+0x17cec>
  41904c:	adrp	x24, 41d000 <ferror@plt+0x1ba70>
  419050:	add	x24, x24, #0x368
  419054:	stp	x25, x26, [sp, #64]
  419058:	add	x1, sp, #0x80
  41905c:	mov	x2, #0x1                   	// #1
  419060:	mov	w0, #0x0                   	// #0
  419064:	str	wzr, [sp, #116]
  419068:	bl	4014d0 <read@plt>
  41906c:	cmp	x0, #0x0
  419070:	b.le	4191a0 <ferror@plt+0x17c10>
  419074:	ldrb	w0, [sp, #128]
  419078:	tbz	w0, #7, 419268 <ferror@plt+0x17cd8>
  41907c:	and	w1, w0, #0xe0
  419080:	cmp	w1, #0xc0
  419084:	b.eq	419248 <ferror@plt+0x17cb8>  // b.none
  419088:	and	w1, w0, #0xf0
  41908c:	mov	x2, #0x2                   	// #2
  419090:	cmp	w1, #0xe0
  419094:	b.eq	419188 <ferror@plt+0x17bf8>  // b.none
  419098:	and	w0, w0, #0xf8
  41909c:	cmp	w0, #0xf0
  4190a0:	b.eq	419184 <ferror@plt+0x17bf4>  // b.none
  4190a4:	mov	x1, #0x0                   	// #0
  4190a8:	mov	w0, #0x5                   	// #5
  4190ac:	bl	402918 <ferror@plt+0x1388>
  4190b0:	cbnz	w0, 4190e0 <ferror@plt+0x17b50>
  4190b4:	mov	x0, #0x0                   	// #0
  4190b8:	ldr	w1, [sp, #116]
  4190bc:	sub	w3, w1, #0x1
  4190c0:	cmp	w3, #0x7e
  4190c4:	b.ls	419174 <ferror@plt+0x17be4>  // b.plast
  4190c8:	cmp	w3, #0x19
  4190cc:	b.hi	4192dc <ferror@plt+0x17d4c>  // b.pmore
  4190d0:	mov	x0, x19
  4190d4:	bl	418a60 <ferror@plt+0x174d0>
  4190d8:	cbz	w0, 419058 <ferror@plt+0x17ac8>
  4190dc:	nop
  4190e0:	mov	w20, w0
  4190e4:	ldp	x25, x26, [sp, #64]
  4190e8:	b	4191ac <ferror@plt+0x17c1c>
  4190ec:	add	x20, x19, #0xb0
  4190f0:	mov	x1, x20
  4190f4:	bl	4012c0 <tcgetattr@plt>
  4190f8:	cmn	w0, #0x1
  4190fc:	b.eq	419a1c <ferror@plt+0x1848c>  // b.none
  419100:	ldp	x2, x0, [x19, #176]
  419104:	str	x0, [sp, #136]
  419108:	ldp	x6, x7, [x20, #32]
  41910c:	mov	w10, #0xffff7ff4            	// #-32780
  419110:	ldp	w4, w3, [sp, #136]
  419114:	mov	w5, #0xfffffacd            	// #-1331
  419118:	ldr	w8, [x20, #56]
  41911c:	and	w5, w5, w2
  419120:	ldp	x0, x1, [x20, #16]
  419124:	and	w3, w3, w10
  419128:	ldr	x9, [x20, #48]
  41912c:	orr	w4, w4, #0x30
  419130:	mov	w10, #0x100                 	// #256
  419134:	str	x2, [sp, #128]
  419138:	stp	x0, x1, [sp, #144]
  41913c:	add	x2, sp, #0x80
  419140:	mov	w1, #0x2                   	// #2
  419144:	mov	w0, #0x0                   	// #0
  419148:	str	w5, [sp, #128]
  41914c:	stp	w4, w3, [sp, #136]
  419150:	strh	w10, [sp, #150]
  419154:	stp	x6, x7, [sp, #160]
  419158:	str	x9, [sp, #176]
  41915c:	str	w8, [sp, #184]
  419160:	bl	4014e0 <tcsetattr@plt>
  419164:	tbnz	w0, #31, 419a1c <ferror@plt+0x1848c>
  419168:	mov	w0, #0x1                   	// #1
  41916c:	strb	w0, [x19, #513]
  419170:	b	419030 <ferror@plt+0x17aa0>
  419174:	ldrh	w2, [x24, w3, uxtw #1]
  419178:	adr	x4, 419184 <ferror@plt+0x17bf4>
  41917c:	add	x2, x4, w2, sxth #2
  419180:	br	x2
  419184:	mov	x2, #0x3                   	// #3
  419188:	add	x1, sp, #0x81
  41918c:	mov	w0, #0x0                   	// #0
  419190:	bl	4014d0 <read@plt>
  419194:	cmp	x0, #0x0
  419198:	b.gt	419268 <ferror@plt+0x17cd8>
  41919c:	nop
  4191a0:	cbnz	x0, 4190a4 <ferror@plt+0x17b14>
  4191a4:	ldp	x25, x26, [sp, #64]
  4191a8:	mov	w20, #0x5                   	// #5
  4191ac:	add	x5, x19, #0x180
  4191b0:	add	x4, x19, #0x170
  4191b4:	add	x1, x19, #0xf0
  4191b8:	mov	x3, #0x0                   	// #0
  4191bc:	mov	x2, #0x0                   	// #0
  4191c0:	mov	w0, #0x1                   	// #1
  4191c4:	bl	401370 <pselect@plt>
  4191c8:	cmp	w0, #0x0
  4191cc:	b.le	419a34 <ferror@plt+0x184a4>
  4191d0:	mov	w0, #0x1                   	// #1
  4191d4:	strb	w0, [x19, #512]
  4191d8:	cbz	w20, 4199ac <ferror@plt+0x1841c>
  4191dc:	cmp	w20, #0x0
  4191e0:	ccmp	w20, #0x5, #0x4, ne  // ne = any
  4191e4:	b.ne	419010 <ferror@plt+0x17a80>  // b.any
  4191e8:	adrp	x22, 41a000 <ferror@plt+0x18a70>
  4191ec:	add	x22, x22, #0xd8
  4191f0:	ldp	x2, x1, [x19]
  4191f4:	mov	x23, x19
  4191f8:	mov	x0, x21
  4191fc:	sub	x1, x1, #0x1
  419200:	bl	401b18 <ferror@plt+0x588>
  419204:	ldr	x0, [x23], #40
  419208:	bl	402fb8 <ferror@plt+0x1a28>
  41920c:	str	x0, [sp, #128]
  419210:	ldr	x1, [x19, #48]
  419214:	cbnz	x1, 4199e0 <ferror@plt+0x18450>
  419218:	mov	x0, x23
  41921c:	add	x1, sp, #0x80
  419220:	bl	401940 <ferror@plt+0x3b0>
  419224:	mov	x1, x22
  419228:	mov	x0, x21
  41922c:	bl	401bf8 <ferror@plt+0x668>
  419230:	mov	w0, w20
  419234:	ldp	x19, x20, [sp, #16]
  419238:	ldp	x21, x22, [sp, #32]
  41923c:	ldp	x23, x24, [sp, #48]
  419240:	ldp	x29, x30, [sp], #192
  419244:	ret
  419248:	add	x0, sp, #0x80
  41924c:	mov	x2, #0x1                   	// #1
  419250:	add	x1, x0, x2
  419254:	mov	w0, #0x0                   	// #0
  419258:	bl	4014d0 <read@plt>
  41925c:	cmp	x0, #0x0
  419260:	b.le	4191a0 <ferror@plt+0x17c10>
  419264:	nop
  419268:	add	x2, sp, #0x74
  41926c:	add	x0, sp, #0x80
  419270:	mov	x1, #0x20                  	// #32
  419274:	bl	418178 <ferror@plt+0x16be8>
  419278:	b	4190b8 <ferror@plt+0x17b28>
  41927c:	ldrb	w0, [x0, #1141]
  419280:	cbz	w0, 41904c <ferror@plt+0x17abc>
  419284:	tst	w1, #0x6
  419288:	b.ne	41904c <ferror@plt+0x17abc>  // b.any
  41928c:	str	x23, [x19, #120]
  419290:	mov	x0, x23
  419294:	bl	401260 <strlen@plt>
  419298:	mov	x1, x0
  41929c:	str	x1, [x19, #128]
  4192a0:	mov	x0, x23
  4192a4:	bl	4183a0 <ferror@plt+0x16e10>
  4192a8:	str	x0, [x19, #136]
  4192ac:	ldr	x2, [x19, #128]
  4192b0:	mov	x1, x23
  4192b4:	mov	w0, #0x2                   	// #2
  4192b8:	bl	4013f0 <write@plt>
  4192bc:	ldr	x1, [x19, #128]
  4192c0:	cmp	x0, x1
  4192c4:	b.eq	41904c <ferror@plt+0x17abc>  // b.none
  4192c8:	mov	x1, #0x0                   	// #0
  4192cc:	mov	w0, #0x5                   	// #5
  4192d0:	bl	402918 <ferror@plt+0x1388>
  4192d4:	mov	w20, w0
  4192d8:	b	4191ac <ferror@plt+0x17c1c>
  4192dc:	mov	x2, x0
  4192e0:	add	x1, sp, #0x80
  4192e4:	mov	x0, x19
  4192e8:	bl	418d60 <ferror@plt+0x177d0>
  4192ec:	b	4190d8 <ferror@plt+0x17b48>
  4192f0:	add	x0, x19, #0x28
  4192f4:	mov	x1, #0x1                   	// #1
  4192f8:	bl	401810 <ferror@plt+0x280>
  4192fc:	ldp	x25, x26, [sp, #64]
  419300:	b	4191ac <ferror@plt+0x17c1c>
  419304:	ldr	x11, [x19, #144]
  419308:	cbz	x11, 419058 <ferror@plt+0x17ac8>
  41930c:	ldr	x10, [x19, #8]
  419310:	subs	x10, x10, #0x1
  419314:	b.eq	419058 <ferror@plt+0x17ac8>  // b.none
  419318:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  41931c:	adrp	x9, 41a000 <ferror@plt+0x18a70>
  419320:	ldr	x7, [x19]
  419324:	add	x9, x9, #0xea0
  419328:	ldr	x8, [x0, #3728]
  41932c:	mov	x25, x11
  419330:	add	x23, sp, #0x78
  419334:	nop
  419338:	sub	x2, x25, #0x1
  41933c:	nop
  419340:	ldrb	w1, [x7, x2]
  419344:	add	x0, x7, x2
  419348:	and	w1, w1, #0xc0
  41934c:	cmp	w1, #0x80
  419350:	b.ne	419998 <ferror@plt+0x18408>  // b.any
  419354:	sub	x2, x2, #0x1
  419358:	cmp	x2, x25
  41935c:	b.cc	419340 <ferror@plt+0x17db0>  // b.lo, b.ul, b.last
  419360:	mov	x0, x7
  419364:	mov	x1, x25
  419368:	mov	x25, #0x0                   	// #0
  41936c:	mov	x2, x23
  419370:	bl	418178 <ferror@plt+0x16be8>
  419374:	ldr	w2, [sp, #120]
  419378:	cbz	x8, 4193a0 <ferror@plt+0x17e10>
  41937c:	mov	x0, #0x0                   	// #0
  419380:	b	419394 <ferror@plt+0x17e04>
  419384:	b.eq	41997c <ferror@plt+0x183ec>  // b.none
  419388:	add	x0, x0, #0x1
  41938c:	cmp	x0, x8
  419390:	b.eq	4193a0 <ferror@plt+0x17e10>  // b.none
  419394:	ldr	w1, [x9, x0, lsl #2]
  419398:	cmp	w2, w1
  41939c:	b.cs	419384 <ferror@plt+0x17df4>  // b.hs, b.nlast
  4193a0:	sub	x25, x11, x25
  4193a4:	ldr	x3, [x19]
  4193a8:	ldr	x1, [x19, #144]
  4193ac:	sub	x0, x1, x25
  4193b0:	sub	x2, x10, x1
  4193b4:	add	x0, x3, x0
  4193b8:	add	x1, x3, x1
  4193bc:	bl	401250 <memmove@plt>
  4193c0:	ldp	x2, x1, [x19]
  4193c4:	mov	x0, x19
  4193c8:	ldr	x3, [x19, #144]
  4193cc:	sub	x1, x1, x25
  4193d0:	sub	x25, x3, x25
  4193d4:	add	x2, x2, x1
  4193d8:	str	x1, [x19, #8]
  4193dc:	str	x25, [x19, #144]
  4193e0:	sturb	wzr, [x2, #-1]
  4193e4:	bl	418770 <ferror@plt+0x171e0>
  4193e8:	b	4190d8 <ferror@plt+0x17b48>
  4193ec:	ldr	x1, [x19, #8]
  4193f0:	ldr	x2, [x19, #144]
  4193f4:	sub	x1, x1, #0x1
  4193f8:	cmp	x2, x1
  4193fc:	b.eq	419058 <ferror@plt+0x17ac8>  // b.none
  419400:	ldr	x0, [x19]
  419404:	mov	x3, #0x0                   	// #0
  419408:	bl	418268 <ferror@plt+0x16cd8>
  41940c:	mov	x2, x0
  419410:	ldr	x1, [x19, #144]
  419414:	mov	x0, x19
  419418:	add	x1, x1, x2
  41941c:	str	x1, [x19, #144]
  419420:	bl	418770 <ferror@plt+0x171e0>
  419424:	b	4190d8 <ferror@plt+0x17b48>
  419428:	cmp	w0, #0x46
  41942c:	b.eq	419c14 <ferror@plt+0x18684>  // b.none
  419430:	cmp	w0, #0x48
  419434:	b.ne	419058 <ferror@plt+0x17ac8>  // b.any
  419438:	ldr	x0, [x19, #144]
  41943c:	cbz	x0, 419058 <ferror@plt+0x17ac8>
  419440:	str	xzr, [x19, #144]
  419444:	mov	x0, x19
  419448:	bl	418770 <ferror@plt+0x171e0>
  41944c:	b	4190d8 <ferror@plt+0x17b48>
  419450:	ldrb	w25, [sp, #121]
  419454:	sub	w0, w25, #0x30
  419458:	and	w0, w0, #0xff
  41945c:	cmp	w0, #0x9
  419460:	b.ls	419af4 <ferror@plt+0x18564>  // b.plast
  419464:	cmp	w25, #0x44
  419468:	b.eq	419c30 <ferror@plt+0x186a0>  // b.none
  41946c:	b.hi	419ba4 <ferror@plt+0x18614>  // b.pmore
  419470:	cmp	w25, #0x42
  419474:	b.eq	4194a4 <ferror@plt+0x17f14>  // b.none
  419478:	cmp	w25, #0x43
  41947c:	b.eq	4193ec <ferror@plt+0x17e5c>  // b.none
  419480:	cmp	w25, #0x41
  419484:	b.ne	419058 <ferror@plt+0x17ac8>  // b.any
  419488:	ldr	x0, [x19, #48]
  41948c:	cmp	x0, #0x1
  419490:	b.ls	419058 <ferror@plt+0x17ac8>  // b.plast
  419494:	mov	x0, x19
  419498:	mov	w1, #0x1                   	// #1
  41949c:	bl	418b50 <ferror@plt+0x175c0>
  4194a0:	b	4190d8 <ferror@plt+0x17b48>
  4194a4:	ldr	x0, [x19, #48]
  4194a8:	cmp	x0, #0x1
  4194ac:	b.ls	419058 <ferror@plt+0x17ac8>  // b.plast
  4194b0:	mov	x0, x19
  4194b4:	mov	w1, #0x0                   	// #0
  4194b8:	bl	418b50 <ferror@plt+0x175c0>
  4194bc:	b	4190d8 <ferror@plt+0x17b48>
  4194c0:	ldr	x11, [x19, #144]
  4194c4:	cbz	x11, 419058 <ferror@plt+0x17ac8>
  4194c8:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  4194cc:	adrp	x10, 41a000 <ferror@plt+0x18a70>
  4194d0:	ldr	x7, [x19]
  4194d4:	add	x10, x10, #0xea0
  4194d8:	ldr	x9, [x0, #3728]
  4194dc:	mov	x8, x11
  4194e0:	add	x23, sp, #0x78
  4194e4:	nop
  4194e8:	sub	x2, x8, #0x1
  4194ec:	nop
  4194f0:	ldrb	w1, [x7, x2]
  4194f4:	add	x0, x7, x2
  4194f8:	and	w1, w1, #0xc0
  4194fc:	cmp	w1, #0x80
  419500:	b.ne	419984 <ferror@plt+0x183f4>  // b.any
  419504:	sub	x2, x2, #0x1
  419508:	cmp	x2, x8
  41950c:	b.cc	4194f0 <ferror@plt+0x17f60>  // b.lo, b.ul, b.last
  419510:	mov	x0, x7
  419514:	mov	x1, x8
  419518:	mov	x8, #0x0                   	// #0
  41951c:	mov	x2, x23
  419520:	bl	418178 <ferror@plt+0x16be8>
  419524:	ldr	w2, [sp, #120]
  419528:	cbz	x9, 419550 <ferror@plt+0x17fc0>
  41952c:	mov	x0, #0x0                   	// #0
  419530:	b	419544 <ferror@plt+0x17fb4>
  419534:	b.eq	419974 <ferror@plt+0x183e4>  // b.none
  419538:	add	x0, x0, #0x1
  41953c:	cmp	x0, x9
  419540:	b.eq	419550 <ferror@plt+0x17fc0>  // b.none
  419544:	ldr	w1, [x10, x0, lsl #2]
  419548:	cmp	w2, w1
  41954c:	b.cs	419534 <ferror@plt+0x17fa4>  // b.hs, b.nlast
  419550:	sub	x8, x11, x8
  419554:	ldr	x1, [x19, #144]
  419558:	mov	x0, x19
  41955c:	sub	x8, x1, x8
  419560:	str	x8, [x19, #144]
  419564:	bl	418770 <ferror@plt+0x171e0>
  419568:	b	4190d8 <ferror@plt+0x17b48>
  41956c:	mov	x0, x19
  419570:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  419574:	mov	x1, #0x0                   	// #0
  419578:	add	x2, x2, #0x520
  41957c:	bl	401b18 <ferror@plt+0x588>
  419580:	b	419440 <ferror@plt+0x17eb0>
  419584:	ldr	x14, [x19, #144]
  419588:	ldr	x7, [x19]
  41958c:	cbz	x14, 419940 <ferror@plt+0x183b0>
  419590:	adrp	x0, 41a000 <ferror@plt+0x18a70>
  419594:	adrp	x9, 41a000 <ferror@plt+0x18a70>
  419598:	mov	x13, x14
  41959c:	add	x9, x9, #0xea0
  4195a0:	ldr	x8, [x0, #3728]
  4195a4:	add	x23, sp, #0x78
  4195a8:	stp	x27, x28, [sp, #80]
  4195ac:	nop
  4195b0:	sub	x2, x13, #0x1
  4195b4:	nop
  4195b8:	ldrb	w0, [x7, x2]
  4195bc:	and	w0, w0, #0xc0
  4195c0:	cmp	w0, #0x80
  4195c4:	b.ne	41995c <ferror@plt+0x183cc>  // b.any
  4195c8:	sub	x2, x2, #0x1
  4195cc:	cmp	x2, x13
  4195d0:	b.cc	4195b8 <ferror@plt+0x18028>  // b.lo, b.ul, b.last
  4195d4:	mov	x0, x7
  4195d8:	mov	x1, x13
  4195dc:	mov	x13, #0x0                   	// #0
  4195e0:	mov	x2, x23
  4195e4:	bl	418178 <ferror@plt+0x16be8>
  4195e8:	ldr	w2, [sp, #120]
  4195ec:	cbz	x8, 419614 <ferror@plt+0x18084>
  4195f0:	mov	x0, #0x0                   	// #0
  4195f4:	b	419608 <ferror@plt+0x18078>
  4195f8:	b.eq	419930 <ferror@plt+0x183a0>  // b.none
  4195fc:	add	x0, x0, #0x1
  419600:	cmp	x0, x8
  419604:	b.eq	419614 <ferror@plt+0x18084>  // b.none
  419608:	ldr	w1, [x9, x0, lsl #2]
  41960c:	cmp	w2, w1
  419610:	b.cs	4195f8 <ferror@plt+0x18068>  // b.hs, b.nlast
  419614:	ldp	x0, x1, [x19]
  419618:	sub	x26, x14, x13
  41961c:	ldr	x2, [x19, #144]
  419620:	mov	x3, #0x0                   	// #0
  419624:	sub	x1, x1, #0x1
  419628:	bl	418268 <ferror@plt+0x16cd8>
  41962c:	mov	x25, x0
  419630:	cbz	x26, 419654 <ferror@plt+0x180c4>
  419634:	ldr	x0, [x19, #8]
  419638:	ldr	x27, [x19, #144]
  41963c:	sub	x0, x0, #0x1
  419640:	cmp	x27, x0
  419644:	b.eq	419654 <ferror@plt+0x180c4>  // b.none
  419648:	cmp	x26, #0x4
  41964c:	ccmp	x25, #0x4, #0x2, ls  // ls = plast
  419650:	b.ls	4198ac <ferror@plt+0x1831c>  // b.plast
  419654:	ldp	x27, x28, [sp, #80]
  419658:	b	419058 <ferror@plt+0x17ac8>
  41965c:	add	x23, sp, #0x78
  419660:	mov	x2, #0x1                   	// #1
  419664:	mov	x1, x23
  419668:	mov	w0, #0x0                   	// #0
  41966c:	bl	4014d0 <read@plt>
  419670:	cmn	x0, #0x1
  419674:	b.eq	419058 <ferror@plt+0x17ac8>  // b.none
  419678:	ldrb	w25, [sp, #120]
  41967c:	mov	w0, #0x4f                  	// #79
  419680:	cmp	w25, #0x5b
  419684:	ccmp	w25, w0, #0x4, ne  // ne = any
  419688:	b.eq	419aa0 <ferror@plt+0x18510>  // b.none
  41968c:	cmp	w25, #0x66
  419690:	b.eq	419b98 <ferror@plt+0x18608>  // b.none
  419694:	cmp	w25, #0x62
  419698:	b.eq	419b58 <ferror@plt+0x185c8>  // b.none
  41969c:	cmp	w25, #0x64
  4196a0:	b.ne	419058 <ferror@plt+0x17ac8>  // b.any
  4196a4:	ldp	x1, x2, [x19]
  4196a8:	ldr	x0, [x19, #144]
  4196ac:	mov	x23, x0
  4196b0:	sub	x2, x2, #0x1
  4196b4:	cmp	x0, x2
  4196b8:	b.cc	4196cc <ferror@plt+0x1813c>  // b.lo, b.ul, b.last
  4196bc:	b	4196f8 <ferror@plt+0x18168>
  4196c0:	add	x23, x23, #0x1
  4196c4:	cmp	x2, x23
  4196c8:	b.ls	4196f8 <ferror@plt+0x18168>  // b.plast
  4196cc:	ldrb	w3, [x1, x23]
  4196d0:	cmp	w3, #0x20
  4196d4:	b.eq	4196c0 <ferror@plt+0x18130>  // b.none
  4196d8:	cmp	x2, x23
  4196dc:	b.ls	4196f8 <ferror@plt+0x18168>  // b.plast
  4196e0:	add	x23, x23, #0x1
  4196e4:	cmp	x2, x23
  4196e8:	b.ls	4196f8 <ferror@plt+0x18168>  // b.plast
  4196ec:	ldrb	w3, [x1, x23]
  4196f0:	cmp	w3, #0x20
  4196f4:	b.ne	4196e0 <ferror@plt+0x18150>  // b.any
  4196f8:	sub	x2, x2, x23
  4196fc:	add	x0, x1, x0
  419700:	add	x1, x1, x23
  419704:	bl	401250 <memmove@plt>
  419708:	ldr	x1, [x19, #8]
  41970c:	mov	x0, x19
  419710:	ldr	x2, [x19, #144]
  419714:	add	x1, x1, x2
  419718:	sub	x23, x1, x23
  41971c:	str	x23, [x19, #8]
  419720:	bl	418770 <ferror@plt+0x171e0>
  419724:	b	4190d8 <ferror@plt+0x17b48>
  419728:	ldr	x25, [x19, #144]
  41972c:	ldr	x1, [x19]
  419730:	mov	x0, x25
  419734:	cbnz	x25, 419744 <ferror@plt+0x181b4>
  419738:	b	419a80 <ferror@plt+0x184f0>
  41973c:	str	x0, [x19, #144]
  419740:	cbz	x0, 419a80 <ferror@plt+0x184f0>
  419744:	mov	x23, x0
  419748:	sub	x0, x0, #0x1
  41974c:	ldrb	w2, [x1, x0]
  419750:	cmp	w2, #0x20
  419754:	b.eq	41973c <ferror@plt+0x181ac>  // b.none
  419758:	b	419764 <ferror@plt+0x181d4>
  41975c:	str	x23, [x19, #144]
  419760:	cbz	x23, 419a8c <ferror@plt+0x184fc>
  419764:	mov	x2, x23
  419768:	sub	x23, x23, #0x1
  41976c:	ldrb	w0, [x1, x23]
  419770:	cmp	w0, #0x20
  419774:	b.ne	41975c <ferror@plt+0x181cc>  // b.any
  419778:	add	x0, x1, x2
  41977c:	mov	x23, x2
  419780:	ldr	x2, [x19, #8]
  419784:	add	x1, x1, x25
  419788:	sub	x2, x2, x25
  41978c:	bl	401250 <memmove@plt>
  419790:	ldr	x1, [x19, #8]
  419794:	mov	x0, x19
  419798:	sub	x25, x1, x25
  41979c:	add	x23, x25, x23
  4197a0:	str	x23, [x19, #8]
  4197a4:	bl	418770 <ferror@plt+0x171e0>
  4197a8:	b	4190d8 <ferror@plt+0x17b48>
  4197ac:	ldr	x0, [x19, #8]
  4197b0:	ldr	x1, [x19, #144]
  4197b4:	sub	x0, x0, #0x1
  4197b8:	cmp	x1, x0
  4197bc:	b.eq	419058 <ferror@plt+0x17ac8>  // b.none
  4197c0:	str	x0, [x19, #144]
  4197c4:	mov	x0, x19
  4197c8:	bl	418770 <ferror@plt+0x171e0>
  4197cc:	b	4190d8 <ferror@plt+0x17b48>
  4197d0:	mov	x0, x19
  4197d4:	mov	w1, #0x3                   	// #3
  4197d8:	bl	418a60 <ferror@plt+0x174d0>
  4197dc:	cbnz	w0, 4190e0 <ferror@plt+0x17b50>
  4197e0:	mov	x0, x19
  4197e4:	bl	418570 <ferror@plt+0x16fe0>
  4197e8:	cbnz	w0, 4190e0 <ferror@plt+0x17b50>
  4197ec:	ldr	x1, [x22, #584]
  4197f0:	mov	w0, #0x2                   	// #2
  4197f4:	ldrb	w2, [x1, #1136]
  4197f8:	ldr	x1, [x1, #1120]
  4197fc:	bl	4013f0 <write@plt>
  419800:	ldr	x1, [x22, #584]
  419804:	ldrb	w1, [x1, #1136]
  419808:	cmp	x0, x1
  41980c:	b.eq	419b70 <ferror@plt+0x185e0>  // b.none
  419810:	mov	x1, #0x0                   	// #0
  419814:	mov	w0, #0x5                   	// #5
  419818:	bl	402918 <ferror@plt+0x1388>
  41981c:	b	4190d8 <ferror@plt+0x17b48>
  419820:	adrp	x2, 41c000 <ferror@plt+0x1aa70>
  419824:	add	x0, sp, #0x80
  419828:	adrp	x1, 41c000 <ferror@plt+0x1aa70>
  41982c:	add	x1, x1, #0xc58
  419830:	ldr	x23, [x2, #3152]
  419834:	add	x2, x23, #0x1
  419838:	bl	401240 <memcpy@plt>
  41983c:	mov	x2, x23
  419840:	add	x1, sp, #0x80
  419844:	mov	x0, x19
  419848:	bl	418d60 <ferror@plt+0x177d0>
  41984c:	b	4190d8 <ferror@plt+0x17b48>
  419850:	adrp	x1, 41d000 <ferror@plt+0x1ba70>
  419854:	mov	x2, #0x7                   	// #7
  419858:	add	x1, x1, #0x358
  41985c:	mov	w0, #0x2                   	// #2
  419860:	bl	4013f0 <write@plt>
  419864:	cmp	x0, #0x7
  419868:	b.eq	419444 <ferror@plt+0x17eb4>  // b.none
  41986c:	mov	x1, #0x0                   	// #0
  419870:	mov	w0, #0x5                   	// #5
  419874:	bl	402918 <ferror@plt+0x1388>
  419878:	cbnz	w0, 4190e0 <ferror@plt+0x17b50>
  41987c:	b	419444 <ferror@plt+0x17eb4>
  419880:	ldr	x2, [x19, #8]
  419884:	mov	x0, x19
  419888:	ldr	x1, [x19, #144]
  41988c:	sub	x1, x2, x1
  419890:	bl	401810 <ferror@plt+0x280>
  419894:	mov	w1, #0x0                   	// #0
  419898:	mov	x0, x19
  41989c:	bl	4019f8 <ferror@plt+0x468>
  4198a0:	mov	x0, x19
  4198a4:	bl	418770 <ferror@plt+0x171e0>
  4198a8:	b	4190d8 <ferror@plt+0x17b48>
  4198ac:	ldr	x3, [x19]
  4198b0:	sub	x13, x13, x14
  4198b4:	add	x28, x27, x13
  4198b8:	mov	x2, x26
  4198bc:	add	x28, x3, x28
  4198c0:	mov	x0, x23
  4198c4:	mov	x1, x28
  4198c8:	stp	x3, x13, [sp, #96]
  4198cc:	bl	401240 <memcpy@plt>
  4198d0:	ldr	x3, [sp, #96]
  4198d4:	mov	x2, x25
  4198d8:	mov	x0, x28
  4198dc:	add	x1, x3, x27
  4198e0:	bl	401240 <memcpy@plt>
  4198e4:	ldr	x0, [x19, #144]
  4198e8:	mov	x2, x26
  4198ec:	ldr	x3, [x19]
  4198f0:	add	x0, x25, x0
  4198f4:	ldr	x13, [sp, #104]
  4198f8:	mov	x1, x23
  4198fc:	str	x13, [sp, #96]
  419900:	add	x0, x0, x13
  419904:	add	x0, x3, x0
  419908:	bl	401240 <memcpy@plt>
  41990c:	ldr	x1, [x19, #144]
  419910:	mov	x0, x19
  419914:	ldr	x13, [sp, #96]
  419918:	add	x1, x25, x1
  41991c:	add	x1, x1, x13
  419920:	str	x1, [x19, #144]
  419924:	bl	418770 <ferror@plt+0x171e0>
  419928:	ldp	x27, x28, [sp, #80]
  41992c:	b	4190d8 <ferror@plt+0x17b48>
  419930:	cbnz	x13, 4195b0 <ferror@plt+0x18020>
  419934:	ldp	x27, x28, [sp, #80]
  419938:	ldr	x7, [x19]
  41993c:	ldr	x14, [x19, #144]
  419940:	mov	x2, x14
  419944:	ldr	x1, [x19, #8]
  419948:	mov	x0, x7
  41994c:	mov	x3, #0x0                   	// #0
  419950:	sub	x1, x1, #0x1
  419954:	bl	418268 <ferror@plt+0x16cd8>
  419958:	b	419058 <ferror@plt+0x17ac8>
  41995c:	cmp	x13, x2
  419960:	b.ls	419cc0 <ferror@plt+0x18730>  // b.plast
  419964:	sub	x1, x13, x2
  419968:	add	x0, x7, x2
  41996c:	mov	x13, x2
  419970:	b	4195e0 <ferror@plt+0x18050>
  419974:	cbnz	x8, 4194e8 <ferror@plt+0x17f58>
  419978:	b	419554 <ferror@plt+0x17fc4>
  41997c:	cbnz	x25, 419338 <ferror@plt+0x17da8>
  419980:	b	4193a4 <ferror@plt+0x17e14>
  419984:	cmp	x8, x2
  419988:	b.ls	419cd0 <ferror@plt+0x18740>  // b.plast
  41998c:	sub	x1, x8, x2
  419990:	mov	x8, x2
  419994:	b	41951c <ferror@plt+0x17f8c>
  419998:	cmp	x25, x2
  41999c:	b.ls	419cb0 <ferror@plt+0x18720>  // b.plast
  4199a0:	sub	x1, x25, x2
  4199a4:	mov	x25, x2
  4199a8:	b	41936c <ferror@plt+0x17ddc>
  4199ac:	adrp	x22, 41a000 <ferror@plt+0x18a70>
  4199b0:	add	x22, x22, #0xd8
  4199b4:	mov	x1, x22
  4199b8:	mov	x2, #0x1                   	// #1
  4199bc:	mov	w0, #0x2                   	// #2
  4199c0:	bl	4013f0 <write@plt>
  4199c4:	cmp	x0, #0x1
  4199c8:	b.eq	4191f0 <ferror@plt+0x17c60>  // b.none
  4199cc:	mov	x1, #0x0                   	// #0
  4199d0:	mov	w0, #0x5                   	// #5
  4199d4:	bl	402918 <ferror@plt+0x1388>
  4199d8:	mov	w20, w0
  4199dc:	b	4191dc <ferror@plt+0x17c4c>
  4199e0:	mov	x1, #0x0                   	// #0
  4199e4:	mov	x0, x23
  4199e8:	bl	401e00 <ferror@plt+0x870>
  4199ec:	ldr	x0, [x0]
  4199f0:	ldr	x24, [sp, #128]
  4199f4:	mov	x1, x24
  4199f8:	bl	401430 <strcmp@plt>
  4199fc:	cbz	w0, 419a94 <ferror@plt+0x18504>
  419a00:	ldr	x0, [x19, #48]
  419a04:	cmp	x0, #0x80
  419a08:	b.ne	419218 <ferror@plt+0x17c88>  // b.any
  419a0c:	mov	x0, x23
  419a10:	mov	x1, #0x0                   	// #0
  419a14:	bl	401d38 <ferror@plt+0x7a8>
  419a18:	b	419218 <ferror@plt+0x17c88>
  419a1c:	mov	x1, #0x0                   	// #0
  419a20:	mov	w0, #0x5                   	// #5
  419a24:	bl	402918 <ferror@plt+0x1388>
  419a28:	mov	w20, w0
  419a2c:	cbnz	w0, 4191dc <ferror@plt+0x17c4c>
  419a30:	b	419030 <ferror@plt+0x17aa0>
  419a34:	add	x2, sp, #0x80
  419a38:	mov	x1, #0x541b                	// #21531
  419a3c:	mov	w0, #0x0                   	// #0
  419a40:	bl	401570 <ioctl@plt>
  419a44:	tbnz	w0, #31, 419a54 <ferror@plt+0x184c4>
  419a48:	ldr	w0, [sp, #128]
  419a4c:	cmp	w0, #0x0
  419a50:	b.gt	4191d0 <ferror@plt+0x17c40>
  419a54:	ldrb	w0, [x19, #513]
  419a58:	strb	wzr, [x19, #512]
  419a5c:	cbz	w0, 4191d8 <ferror@plt+0x17c48>
  419a60:	add	x2, x19, #0xb0
  419a64:	mov	w1, #0x2                   	// #2
  419a68:	mov	w0, #0x0                   	// #0
  419a6c:	bl	4014e0 <tcsetattr@plt>
  419a70:	cmn	w0, #0x1
  419a74:	b.eq	4191d8 <ferror@plt+0x17c48>  // b.none
  419a78:	strb	wzr, [x19, #513]
  419a7c:	b	4191d8 <ferror@plt+0x17c48>
  419a80:	mov	x0, x1
  419a84:	mov	x23, #0x0                   	// #0
  419a88:	b	419780 <ferror@plt+0x181f0>
  419a8c:	mov	x0, x1
  419a90:	b	419780 <ferror@plt+0x181f0>
  419a94:	mov	x0, x24
  419a98:	bl	401470 <free@plt>
  419a9c:	b	419224 <ferror@plt+0x17c94>
  419aa0:	mov	x2, #0x1                   	// #1
  419aa4:	mov	w0, #0x0                   	// #0
  419aa8:	add	x1, x23, x2
  419aac:	bl	4014d0 <read@plt>
  419ab0:	cmn	x0, #0x1
  419ab4:	b.eq	419810 <ferror@plt+0x18280>  // b.none
  419ab8:	cmp	w25, #0x5b
  419abc:	b.eq	419450 <ferror@plt+0x17ec0>  // b.none
  419ac0:	cmp	w25, #0x4f
  419ac4:	b.ne	419058 <ferror@plt+0x17ac8>  // b.any
  419ac8:	ldrb	w0, [sp, #121]
  419acc:	cmp	w0, #0x44
  419ad0:	b.eq	419c30 <ferror@plt+0x186a0>  // b.none
  419ad4:	b.hi	419428 <ferror@plt+0x17e98>  // b.pmore
  419ad8:	cmp	w0, #0x42
  419adc:	b.eq	4194a4 <ferror@plt+0x17f14>  // b.none
  419ae0:	cmp	w0, #0x43
  419ae4:	b.eq	4193ec <ferror@plt+0x17e5c>  // b.none
  419ae8:	cmp	w0, #0x41
  419aec:	b.eq	419488 <ferror@plt+0x17ef8>  // b.none
  419af0:	b	419058 <ferror@plt+0x17ac8>
  419af4:	add	x1, x23, #0x2
  419af8:	mov	x2, #0x1                   	// #1
  419afc:	mov	w0, #0x0                   	// #0
  419b00:	bl	4014d0 <read@plt>
  419b04:	cmn	x0, #0x1
  419b08:	b.eq	419810 <ferror@plt+0x18280>  // b.none
  419b0c:	ldrb	w0, [sp, #122]
  419b10:	cmp	w0, #0x7e
  419b14:	b.eq	419c3c <ferror@plt+0x186ac>  // b.none
  419b18:	cmp	w0, #0x3b
  419b1c:	b.ne	419058 <ferror@plt+0x17ac8>  // b.any
  419b20:	mov	x1, x23
  419b24:	mov	x2, #0x2                   	// #2
  419b28:	mov	w0, #0x0                   	// #0
  419b2c:	bl	4014d0 <read@plt>
  419b30:	cmn	x0, #0x1
  419b34:	b.eq	419810 <ferror@plt+0x18280>  // b.none
  419b38:	ldrb	w0, [sp, #120]
  419b3c:	cmp	w0, #0x35
  419b40:	b.ne	419058 <ferror@plt+0x17ac8>  // b.any
  419b44:	ldrb	w0, [sp, #121]
  419b48:	cmp	w0, #0x43
  419b4c:	b.eq	419b98 <ferror@plt+0x18608>  // b.none
  419b50:	cmp	w0, #0x44
  419b54:	b.ne	419058 <ferror@plt+0x17ac8>  // b.any
  419b58:	ldr	x0, [x19, #8]
  419b5c:	cmp	x0, #0x1
  419b60:	b.eq	419058 <ferror@plt+0x17ac8>  // b.none
  419b64:	mov	x0, x19
  419b68:	bl	418cf0 <ferror@plt+0x17760>
  419b6c:	b	4190d8 <ferror@plt+0x17b48>
  419b70:	adrp	x2, 41a000 <ferror@plt+0x18a70>
  419b74:	adrp	x1, 41a000 <ferror@plt+0x18a70>
  419b78:	mov	w0, #0x2                   	// #2
  419b7c:	add	x1, x1, #0xae0
  419b80:	ldr	x23, [x2, #2768]
  419b84:	mov	x2, x23
  419b88:	bl	4013f0 <write@plt>
  419b8c:	cmp	x0, x23
  419b90:	b.ne	419810 <ferror@plt+0x18280>  // b.any
  419b94:	b	419444 <ferror@plt+0x17eb4>
  419b98:	mov	x0, x19
  419b9c:	bl	418c48 <ferror@plt+0x176b8>
  419ba0:	b	4190d8 <ferror@plt+0x17b48>
  419ba4:	cmp	w25, #0x48
  419ba8:	b.eq	419438 <ferror@plt+0x17ea8>  // b.none
  419bac:	cmp	w25, #0x64
  419bb0:	b.ne	419c0c <ferror@plt+0x1867c>  // b.any
  419bb4:	ldp	x1, x2, [x19]
  419bb8:	ldr	x0, [x19, #144]
  419bbc:	mov	x23, x0
  419bc0:	sub	x2, x2, #0x1
  419bc4:	cmp	x0, x2
  419bc8:	b.cc	419bdc <ferror@plt+0x1864c>  // b.lo, b.ul, b.last
  419bcc:	b	4196f8 <ferror@plt+0x18168>
  419bd0:	add	x23, x23, #0x1
  419bd4:	cmp	x2, x23
  419bd8:	b.ls	4196f8 <ferror@plt+0x18168>  // b.plast
  419bdc:	ldrb	w3, [x1, x23]
  419be0:	cmp	w3, #0x20
  419be4:	b.eq	419bd0 <ferror@plt+0x18640>  // b.none
  419be8:	cmp	x2, x23
  419bec:	b.ls	4196f8 <ferror@plt+0x18168>  // b.plast
  419bf0:	add	x23, x23, #0x1
  419bf4:	cmp	x2, x23
  419bf8:	b.ls	4196f8 <ferror@plt+0x18168>  // b.plast
  419bfc:	ldrb	w3, [x1, x23]
  419c00:	cmp	w3, #0x20
  419c04:	b.ne	419bf0 <ferror@plt+0x18660>  // b.any
  419c08:	b	4196f8 <ferror@plt+0x18168>
  419c0c:	cmp	w25, #0x46
  419c10:	b.ne	419058 <ferror@plt+0x17ac8>  // b.any
  419c14:	ldr	x0, [x19, #8]
  419c18:	ldr	x1, [x19, #144]
  419c1c:	sub	x0, x0, #0x1
  419c20:	cmp	x1, x0
  419c24:	b.eq	419058 <ferror@plt+0x17ac8>  // b.none
  419c28:	str	x0, [x19, #144]
  419c2c:	b	419444 <ferror@plt+0x17eb4>
  419c30:	mov	x0, x19
  419c34:	bl	418ef0 <ferror@plt+0x17960>
  419c38:	b	4190d8 <ferror@plt+0x17b48>
  419c3c:	cmp	w25, #0x33
  419c40:	b.ne	419058 <ferror@plt+0x17ac8>  // b.any
  419c44:	ldr	x13, [x19, #8]
  419c48:	subs	x13, x13, #0x1
  419c4c:	b.eq	419058 <ferror@plt+0x17ac8>  // b.none
  419c50:	ldr	x2, [x19, #144]
  419c54:	cmp	x13, x2
  419c58:	b.ls	419058 <ferror@plt+0x17ac8>  // b.plast
  419c5c:	ldr	x0, [x19]
  419c60:	mov	x1, x13
  419c64:	mov	x3, #0x0                   	// #0
  419c68:	bl	418268 <ferror@plt+0x16cd8>
  419c6c:	mov	x23, x0
  419c70:	ldr	x3, [x19, #144]
  419c74:	ldr	x0, [x19]
  419c78:	add	x1, x23, x3
  419c7c:	sub	x2, x13, x3
  419c80:	sub	x2, x2, x23
  419c84:	add	x1, x0, x1
  419c88:	add	x0, x0, x3
  419c8c:	bl	401250 <memmove@plt>
  419c90:	ldp	x2, x1, [x19]
  419c94:	mov	x0, x19
  419c98:	sub	x23, x1, x23
  419c9c:	str	x23, [x19, #8]
  419ca0:	add	x23, x2, x23
  419ca4:	sturb	wzr, [x23, #-1]
  419ca8:	bl	418770 <ferror@plt+0x171e0>
  419cac:	b	4190d8 <ferror@plt+0x17b48>
  419cb0:	mov	x1, x25
  419cb4:	mov	x0, x7
  419cb8:	mov	x25, #0x0                   	// #0
  419cbc:	b	41936c <ferror@plt+0x17ddc>
  419cc0:	mov	x1, x13
  419cc4:	mov	x0, x7
  419cc8:	mov	x13, #0x0                   	// #0
  419ccc:	b	4195e0 <ferror@plt+0x18050>
  419cd0:	mov	x1, x8
  419cd4:	mov	x0, x7
  419cd8:	mov	x8, #0x0                   	// #0
  419cdc:	b	41951c <ferror@plt+0x17f8c>
  419ce0:	stp	x29, x30, [sp, #-64]!
  419ce4:	mov	x29, sp
  419ce8:	stp	x19, x20, [sp, #16]
  419cec:	mov	x19, x0
  419cf0:	add	x20, x0, #0x28
  419cf4:	ldr	x0, [x0, #48]
  419cf8:	str	x1, [sp, #56]
  419cfc:	cbnz	x0, 419d18 <ferror@plt+0x18788>
  419d00:	mov	x0, x20
  419d04:	add	x1, sp, #0x38
  419d08:	bl	401940 <ferror@plt+0x3b0>
  419d0c:	ldp	x19, x20, [sp, #16]
  419d10:	ldp	x29, x30, [sp], #64
  419d14:	ret
  419d18:	mov	x1, #0x0                   	// #0
  419d1c:	mov	x0, x20
  419d20:	str	x21, [sp, #32]
  419d24:	bl	401e00 <ferror@plt+0x870>
  419d28:	ldr	x0, [x0]
  419d2c:	ldr	x21, [sp, #56]
  419d30:	mov	x1, x21
  419d34:	bl	401430 <strcmp@plt>
  419d38:	cbz	w0, 419d64 <ferror@plt+0x187d4>
  419d3c:	ldr	x0, [x19, #48]
  419d40:	cmp	x0, #0x80
  419d44:	b.ne	419d5c <ferror@plt+0x187cc>  // b.any
  419d48:	mov	x0, x20
  419d4c:	mov	x1, #0x0                   	// #0
  419d50:	bl	401d38 <ferror@plt+0x7a8>
  419d54:	ldr	x21, [sp, #32]
  419d58:	b	419d00 <ferror@plt+0x18770>
  419d5c:	ldr	x21, [sp, #32]
  419d60:	b	419d00 <ferror@plt+0x18770>
  419d64:	mov	x0, x21
  419d68:	bl	401470 <free@plt>
  419d6c:	ldr	x21, [sp, #32]
  419d70:	b	419d0c <ferror@plt+0x1877c>
  419d74:	nop
  419d78:	stp	x29, x30, [sp, #-48]!
  419d7c:	mov	x2, #0x0                   	// #0
  419d80:	mov	x1, #0x1                   	// #1
  419d84:	mov	x29, sp
  419d88:	stp	x19, x20, [sp, #16]
  419d8c:	mov	x20, x0
  419d90:	bl	401768 <ferror@plt+0x1d8>
  419d94:	add	x0, x20, #0x28
  419d98:	mov	x1, #0x8                   	// #8
  419d9c:	adrp	x2, 413000 <ferror@plt+0x11a70>
  419da0:	add	x2, x2, #0xc38
  419da4:	bl	401768 <ferror@plt+0x1d8>
  419da8:	add	x19, x20, #0x180
  419dac:	mov	x1, #0x1                   	// #1
  419db0:	add	x0, x20, #0x50
  419db4:	mov	x2, #0x0                   	// #0
  419db8:	bl	401768 <ferror@plt+0x1d8>
  419dbc:	stp	xzr, xzr, [x20, #240]
  419dc0:	mov	x2, #0x1                   	// #1
  419dc4:	mov	x0, x19
  419dc8:	str	x2, [x20, #240]
  419dcc:	stp	xzr, xzr, [x20, #256]
  419dd0:	stp	xzr, xzr, [x20, #272]
  419dd4:	stp	xzr, xzr, [x20, #288]
  419dd8:	stp	xzr, xzr, [x20, #304]
  419ddc:	stp	xzr, xzr, [x20, #320]
  419de0:	stp	xzr, xzr, [x20, #336]
  419de4:	stp	xzr, xzr, [x20, #352]
  419de8:	stp	xzr, xzr, [x20, #368]
  419dec:	bl	401310 <sigemptyset@plt>
  419df0:	mov	x0, x19
  419df4:	mov	w1, #0x2                   	// #2
  419df8:	bl	401520 <sigaddset@plt>
  419dfc:	strh	wzr, [x20, #512]
  419e00:	adrp	x0, 41d000 <ferror@plt+0x1ba70>
  419e04:	add	x0, x0, #0x360
  419e08:	bl	401550 <getenv@plt>
  419e0c:	cbz	x0, 419e70 <ferror@plt+0x188e0>
  419e10:	str	x21, [sp, #32]
  419e14:	mov	x21, x0
  419e18:	adrp	x0, 433000 <ferror@plt+0x31a70>
  419e1c:	add	x19, x0, #0x1c0
  419e20:	ldr	x1, [x0, #448]
  419e24:	cbnz	x1, 419e34 <ferror@plt+0x188a4>
  419e28:	b	419e58 <ferror@plt+0x188c8>
  419e2c:	ldr	x1, [x19, #8]!
  419e30:	cbz	x1, 419e58 <ferror@plt+0x188c8>
  419e34:	mov	x0, x21
  419e38:	bl	401390 <strcasecmp@plt>
  419e3c:	cbnz	w0, 419e2c <ferror@plt+0x1889c>
  419e40:	mov	w0, #0x1                   	// #1
  419e44:	ldr	x21, [sp, #32]
  419e48:	strb	w0, [x20, #514]
  419e4c:	ldp	x19, x20, [sp, #16]
  419e50:	ldp	x29, x30, [sp], #48
  419e54:	ret
  419e58:	mov	w0, #0x0                   	// #0
  419e5c:	ldr	x21, [sp, #32]
  419e60:	strb	w0, [x20, #514]
  419e64:	ldp	x19, x20, [sp, #16]
  419e68:	ldp	x29, x30, [sp], #48
  419e6c:	ret
  419e70:	mov	w0, #0x0                   	// #0
  419e74:	strb	w0, [x20, #514]
  419e78:	ldp	x19, x20, [sp, #16]
  419e7c:	ldp	x29, x30, [sp], #48
  419e80:	ret
  419e84:	nop
  419e88:	stp	x29, x30, [sp, #-32]!
  419e8c:	mov	x29, sp
  419e90:	str	x19, [sp, #16]
  419e94:	mov	x19, x0
  419e98:	ldrb	w0, [x0, #513]
  419e9c:	cbnz	w0, 419eac <ferror@plt+0x1891c>
  419ea0:	ldr	x19, [sp, #16]
  419ea4:	ldp	x29, x30, [sp], #32
  419ea8:	ret
  419eac:	add	x2, x19, #0xb0
  419eb0:	mov	w1, #0x2                   	// #2
  419eb4:	mov	w0, #0x0                   	// #0
  419eb8:	bl	4014e0 <tcsetattr@plt>
  419ebc:	cmn	w0, #0x1
  419ec0:	b.eq	419ea0 <ferror@plt+0x18910>  // b.none
  419ec4:	strb	wzr, [x19, #513]
  419ec8:	ldr	x19, [sp, #16]
  419ecc:	ldp	x29, x30, [sp], #32
  419ed0:	ret
  419ed4:	nop
  419ed8:	stp	x29, x30, [sp, #-64]!
  419edc:	mov	x29, sp
  419ee0:	stp	x19, x20, [sp, #16]
  419ee4:	adrp	x20, 432000 <ferror@plt+0x30a70>
  419ee8:	add	x20, x20, #0xdf0
  419eec:	stp	x21, x22, [sp, #32]
  419ef0:	adrp	x21, 432000 <ferror@plt+0x30a70>
  419ef4:	add	x21, x21, #0xde8
  419ef8:	sub	x20, x20, x21
  419efc:	mov	w22, w0
  419f00:	stp	x23, x24, [sp, #48]
  419f04:	mov	x23, x1
  419f08:	mov	x24, x2
  419f0c:	bl	401208 <memcpy@plt-0x38>
  419f10:	cmp	xzr, x20, asr #3
  419f14:	b.eq	419f40 <ferror@plt+0x189b0>  // b.none
  419f18:	asr	x20, x20, #3
  419f1c:	mov	x19, #0x0                   	// #0
  419f20:	ldr	x3, [x21, x19, lsl #3]
  419f24:	mov	x2, x24
  419f28:	add	x19, x19, #0x1
  419f2c:	mov	x1, x23
  419f30:	mov	w0, w22
  419f34:	blr	x3
  419f38:	cmp	x20, x19
  419f3c:	b.ne	419f20 <ferror@plt+0x18990>  // b.any
  419f40:	ldp	x19, x20, [sp, #16]
  419f44:	ldp	x21, x22, [sp, #32]
  419f48:	ldp	x23, x24, [sp, #48]
  419f4c:	ldp	x29, x30, [sp], #64
  419f50:	ret
  419f54:	nop
  419f58:	ret

Disassembly of section .fini:

0000000000419f5c <.fini>:
  419f5c:	stp	x29, x30, [sp, #-16]!
  419f60:	mov	x29, sp
  419f64:	ldp	x29, x30, [sp], #16
  419f68:	ret
