{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604929486656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604929486656 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_m3_top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"soc_m3_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604929486896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604929486957 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604929486957 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 3 5 0 0 " "Implementing clock multiplication of 3, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/soc_m3/3_syn/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 15487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1604929487022 ""}  } { { "db/pll_altpll.v" "" { Text "D:/soc_m3/3_syn/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 15487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1604929487022 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604929487487 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "99.23 1 0 3 " "Fitter is preserving placement for 99.23 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 3 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1604929488207 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604929488759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604929488759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604929488759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604929488759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604929488759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604929488759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604929488759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604929488759 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604929488759 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604929488759 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604929488970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604929488970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604929488970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604929488970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604929488970 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604929488970 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604929488982 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604929493037 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604929496910 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604929496910 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604929496910 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1604929496910 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "soc_m3_top.sdc " "Synopsys Design Constraints File file not found: 'soc_m3_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604929496951 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_clk_50m " "Node: ext_clk_50m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|ram_block3a32~porta_address_reg0 ext_clk_50m " "Register ahb_rom:ahb_slave0_m3_rom\|my_rom:my_rom0\|altsyncram:altsyncram_component\|altsyncram_5cd1:auto_generated\|altsyncram_7ve2:altsyncram1\|ram_block3a32~porta_address_reg0 is being clocked by ext_clk_50m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604929497031 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604929497031 "|soc_m3_top|ext_clk_50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_swclk " "Node: ext_swclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cortexm3ds_logic:m3_logic\|Iy1g07 ext_swclk " "Register cortexm3ds_logic:m3_logic\|Iy1g07 is being clocked by ext_swclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604929497031 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604929497031 "|soc_m3_top|ext_swclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: synclock.pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: synclock.pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1604929497179 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1604929497179 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604929497179 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604929497179 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1604929497179 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604929497179 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604929497179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604929497179 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604929497179 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604929497179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604929497956 ""}  } { { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604929497956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:m3_logic\|H8bdt6~0  " "Promoted node cortexm3ds_logic:m3_logic\|H8bdt6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cortexm3ds_logic:m3_logic\|H8bdt6~0clkctrl Global Clock " "Promoted cortexm3ds_logic:m3_logic\|H8bdt6~0clkctrl to use location or clock signal Global Clock" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604929497956 ""}  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 18478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604929497956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:m3_logic\|Ik2nz6  " "Promoted node cortexm3ds_logic:m3_logic\|Ik2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cortexm3ds_logic:m3_logic\|Ik2nz6~clkctrl Global Clock " "Promoted cortexm3ds_logic:m3_logic\|Ik2nz6~clkctrl to use location or clock signal Global Clock" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604929497956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cortexm3ds_logic:m3_logic\|H8bdt6~0 " "Destination node cortexm3ds_logic:m3_logic\|H8bdt6~0" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 18478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604929497956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604929497956 ""}  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 10553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604929497956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cortexm3ds_logic:m3_logic\|Ym2nz6  " "Promoted node cortexm3ds_logic:m3_logic\|Ym2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cortexm3ds_logic:m3_logic\|Ym2nz6~clkctrl Global Clock " "Promoted cortexm3ds_logic:m3_logic\|Ym2nz6~clkctrl to use location or clock signal Global Clock" {  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604929497956 ""}  } { { "../1_rtl/cortex_m3/cortexm3ds_logic.v" "" { Text "D:/soc_m3/1_rtl/cortex_m3/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 10557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604929497956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cpuresetn  " "Promoted node cpuresetn " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cpuresetn~clkctrl Global Clock " "Promoted cpuresetn~clkctrl to use location or clock signal Global Clock" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604929497956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_led~output " "Destination node reset_led~output" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604929497956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604929497956 ""}  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 15509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604929497956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "ext_swclk~input  " "Promoted node ext_swclk~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "ext_swclk~inputclkctrl Global Clock " "Promoted ext_swclk~inputclkctrl to use location or clock signal Global Clock" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604929497956 ""}  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604929497956 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "ext_swclk~input Global Clock " "Pin ext_swclk~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1604929497956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl Global Clock CLKCTRL_G3 " "Promoted pll:synclock.pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/pll_altpll.v" "" { Text "D:/soc_m3/3_syn/db/pll_altpll.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 47292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604929497956 ""}  } { { "db/pll_altpll.v" "" { Text "D:/soc_m3/3_syn/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 15487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604929497956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604929504357 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604929504377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604929504377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604929504407 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604929504426 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604929504462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604929504462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1604929504482 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604929504482 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604929508607 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1604929510607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604929512846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604929513037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604929513081 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604929514876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604929514876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604929515197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "99.47 " "Router is attempting to preserve 99.47 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1604929518131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X34_Y49 X45_Y60 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60" {  } { { "loc" "" { Generic "D:/soc_m3/3_syn/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60"} { { 12 { 0 ""} 34 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604929518352 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604929518352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604929518631 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1604929518631 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604929518631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604929518636 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604929518797 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604929519991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604929522237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604929522247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604929524491 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604929528167 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_swdio 3.3-V LVTTL AG26 " "Pin ext_swdio uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ext_swdio } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_swdio" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604929532862 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_swclk 3.3-V LVTTL AH23 " "Pin ext_swclk uses I/O standard 3.3-V LVTTL at AH23" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ext_swclk } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_swclk" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604929532862 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_rstn 3.3-V LVTTL M23 " "Pin ext_rstn uses I/O standard 3.3-V LVTTL at M23" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ext_rstn } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_rstn" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604929532862 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_clk_50m 3.3-V LVTTL Y2 " "Pin ext_clk_50m uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ext_clk_50m } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_clk_50m" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604929532862 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd 3.3-V LVTTL AB22 " "Pin rxd uses I/O standard 3.3-V LVTTL at AB22" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { rxd } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1604929532862 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1604929532862 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ext_swclk a permanently disabled " "Pin ext_swclk has a permanently disabled output enable" {  } { { "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/app/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ext_swclk } } } { "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/app/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_swclk" } } } } { "../1_rtl/soc_m3_top.v" "" { Text "D:/soc_m3/1_rtl/soc_m3_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/soc_m3/3_syn/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1604929532862 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1604929532862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/soc_m3/3_syn/output_files/soc_m3_top.fit.smsg " "Generated suppressed messages file D:/soc_m3/3_syn/output_files/soc_m3_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604929534007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5973 " "Peak virtual memory: 5973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604929538476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 21:45:38 2020 " "Processing ended: Mon Nov 09 21:45:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604929538476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604929538476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604929538476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604929538476 ""}
