t edgebas design rule model revisit a model integr circuit design rule base rectangl edg constraint propos jeppson christensson hedenstierna model appear rigor propos date descript edgebas design rule howev certain rare circumst model unabl express correct design rule constrain edg adjac layout introduc new notat call edg path allow us extend model allow constraint edg separ arbitrari number interven edg use notat enumer edg path requir correctli model origin design rule macro jch model prove macro suffici model common rule also show notat alow us directli specifi mani kind condit design rule requir ad hoc specif jch model b introduct technolog use manufactur integr circuit impos certain limit size rel posit featur wafer resolut optic lithographi equip amount undercut wetetch process step control later diffus junction depth dopant implant stepsal set physic limit small devic featur be close separ electr behavior circuit chang addit interact success process stepsstepcoverag problem nonplanar process abil fill stack via examplealso set limit manufactur integr circuit process devic engin care character semiconductor manufactur process understand interact see complex statist distribut size featur proxim effect circuit reliabl given raw data would difficult timeconsum assess overal reliabl complet integr circuit layout design draw layout known level reliabl therefor statist data commonli codifi set much simpler design rule given mask design guid produc manufactur layout integr circuit design rule abstract away detail process technolog instead impos rule size shape mask featur separ orient mask featur relat one anoth exampl polysepar rule might specifi edg unconnect rectangl polysilicon mask layer must least micron apart one also think design rule impos set constraint mask dataif featur given mask set conform design rule layout consid design rule correct design confid manufactur high yield proof design rule correct requir manufactur begin import class cad tool call design rule checker develop check mask data design rule order suppli proof addit layout gener tool placement rout tool layout compactor leaf less synthesi tool requir detail inform design rule correct layout produc therefor addit make sure design rule simpl enough mask design follow easili import specifi formal unambigu manner codifi use algorithm design two compet method evolv formal express model vlsi design rule first employ sequenc oper act layout rectangl expans shrinkag particular rectangl edg unionintersectioninvers overlap rectangl design rule defin presenc empti nonempti intersect rectangl specifi mask layer combin mask layer suitabl expand shrunk given amount sinc mask oper global natur act rectangl particular mask layer layout refer maskbas design rule model maskbas model form basi commerci design rule check softwar packag dracula formal modarr lomax use set theoret method refer model modarr lomax ml model design rule second method develop model design rule treat rule constraint distanc individu edg rectangl layout potenti design rule constraint pair nonperpendicular edg layout presenc constraint one exist distanc edg constrain lie depend layer make rectangl involv sinc notion design rule local extent definit base individu rectangl edg refer approach edgebas model second method formal k jeppson s christensson n hedenstierna use model approach refer jch model design rule two applic design rule mention abov design rule check layout gener expos two facet problem design rule model maskbas method seem domin applic design rule check edgebas model domin layout gener system former layout static unchang seek know design rule violat exist so locat global natur maskbas model suit applic well appear lead natur eleg effici implement base well studi method comput geometri howev latter applic one often requir capabl make local queri layout new rectangl ad ensur rectangl legal place respect neighbor addit mani layout gener applic compact attempt optim layout find optim posit layout rectangl subject design rule constraint abil repres design rule constraint individu edg design edgebas model appear ideal suit applic cours research optim base approach vlsi layout gener studi detail jch model encount sever situat model appear incomplet paper revisit jch model provid extens feel contribut toward univers applic basic notion edgebas design rule model ie definit design rule constraint rel posit two nonperpendicular rectangl edg fairli simpl complex aris attempt character specif rule ani appli given pair edg jch model rectangl edg assign type base layer present either side given differ edg type exhaust enumer pair edg appear adjac one anoth show possibl map particular design rule strength jch model abil support exhaust analysi provid proof correct complet type analysi never attempt mask base model would probabl difficult given fact design rule defin global oper entir layout studi jch model observ shortcom model present root problem that exhaust enumer possibl design rule author examin case rule adjac edg layout show one exampl two edg constrain separ intermedi edg interven edg model unabl detect proper constraint sever differ interpret definit design rule solv problem place constraint valu design rule paramet constraint satisfi design rule miss alway cover design rule danger miss violat howev show one exampl constraint strong enough feel constrain model way ineleg solut problem instead feel possibl correctli express design rule alway detect paper extend jch model cover without ambigu situat design rule constraint exist edg arbitrari number intermedi edg support specif design rule model develop simpl grammar call edgepath grammar use describ complet set design rule use grammar describ design rule macro jch model extend macro cover design rule unrepresent notat use previou workth jch model design rule vlsi layout environ defin mead conway integr circuit repres symbol collect geometr primit sever differ layout layer mask use manufactur circuit later deriv collect layout layer formal layout layer repres set geometr primit geometr primit given set said on layout layer one also form deriv layer perform variou logic set oper layout layer use gener term layer refer either primari layout layer deriv layer jch model design rule basic layout primit rectangl rectangl four edg mark boundari rectangl overlap edg partit disjoint interv point given interv combin layer side rectangl partit oper defin modarr lomax use purpos edg interv usual call edg rectangl assign type base differ layer separ furthermor sinc edg normal part one layout rectangl except case touchedg address later two side edg unambigu defin insid layer outsid layer type edg therefor express follow notat edgetyp insidelayeroutsidelay figur show exampl two overlap rectangl one layer one layer b righthand edg rectangl layer partit three edg interv differ edg type overlap rectangl layer b label edg jch model introduc notat shown figur consid boolean variabl indic whether one side edg layer not appear uncompl indic side layer a convers appear complement written indic side layer a therefor edgeinterv label mark bold line indic insidelay consist layer layer b outsidelay consist layer b interest reduc number layout layer may necessari maintain direct onetoon correspond layout layer mask instanc common use singl layout layer repres interconnect via specif oxideetch mask via appear infer surround layer layer abab edg abab edg abab edg edgeinterv figur two overlap rectangl result edg partit type abab edg edg edg interv repres geometr line plane manhattan layout edg either vertic horizont vertic edg singl xaxi coordin label pair yaxi coor dinat label convent similarli horizont edg singl coordin pair x coordin simplic exampl assum vertic edg trivial extend horizont edg well jch model two class design rule involv rectangl edg forbiddenedg rule simpli forbid particular edgetyp occur restrictedsepar rule specifi separ valu enforc two parallel edg restrictedsepar rule view constraint enforc either minimum maximum exact separ two edg edg edg written follow case vertic edg specifi distanc two edg direct perpendicular edg constraint valu d variabl design rule paramet gener condit quantiti whose valu may depend properti two edg extract layout common exampl properti are edgetyp edg edg presenc rectangl overlap edg edg length edg edg width rectangl form edg edg edgetyp edg lie edg edg degre overlap two edg direct perpendicular edg could impli semant complex set rule common case tend simpl jch model advoc creation macro express common case treatment complex case condit place design rule requir jch macro involv properti first bullet edg type two edg involv rectangl overlap one edg condit form special class rule call conjunct design rule properti edg length form class socal condit design rule jch model review section paper show sever reason includ properti fifth bullet edg type edg lie two edg layout properti mention last bullet common implement detail worth mention often necessari enforc design rule two edg overlap somewher along length ie vertic edg must overlap direct shown figur a howev design rule typic space rule notion overlap must implement care order ensur rule enforc correctli rectangl corner case purpos detect edg overlap end edg must extend design rule distanc d shown figur b jch model edg extens control con cave modifi edg function extend rectangl corner foundri design rule requir design rule constraint enforc manhattan distanc edg case allow shorter euclidean distanc shown figur c latter case support make design rule paramet condit coordin vertic edg paramet reduc edg ceas overlap direct constraint elimin altogeth edgeextens ceas overlap order describ design rule valu design rule paramet must given along condit appli mention abov jch model valu design rule paramet restrict assum manhattan model layout edg must parallel one euclidean axi model easili extend nonmanhattan layout allow constraint edg perpendicular edg x edg edg edg edg separ rule maximum separ rule exact separ rule separ constraint commonli condit edgetyp pair edg involv condit given notat represent refer edgepair written follow way sinc two edg edgepair notat share common outsid layer impli constraint place adjac edg end section show restrict edg adjac prove seriou limit expand definit design rule includ edgetyp edg also type edg may appear two edg breviti expand defini tion order emphas two edg must share common outsidelay introduc follow notat repres edgepair shown call express edgepath repres sequenc edg constraint lie develop grammar edgepath fulli section remaind section describ design rule jch model use edgepath notat rule split two categori one contain rule involv singl layer one contain rule involv two layer former refer intralay rule latter interlay rule review section section discuss author method address design rule involv two layer section address limit jch model intralay design rule design rule involv singl layer refer intralay rule check intra layer rule one layer consid time presenc layer ignor refer layer layer a layer type either side edg take valu thu four possibl edg occur situat these pattern repres actual edg layer side therefor constraint euclidean distanc manhattan distanc figur condit place design rule constraint degre vertic overlap two vertic edg a constraint requir rectangl overlap direct b constraint still requir prevent design rule violat rectangl corner rectangl separ distanc d c demonstr two possibl interpret design rule constraint rectangl corner b c overlap a remain two edg appear design rule constraint sinc design rule constraint must share common outsidelay two intralay constraint row repres one design rule express width space repres two differ design rule paramet correspond paramet associ edgepath indic condit design rule appli two intralay rule diagram figur interlay design rule case two differ layer involv design rule complex singlelay case jch model refer interlay design rule pair layer present design refer layer layer layer b layer type either side edg take valu therefor possibl edg form shown below intralay case edg layer type side consid true edg therefor elimin four nonedg list shown addit four edg layer undergo transit also elimin edg call touch edg jch model normal encount interlay design rule check elabor issu section eight edg type shown bold retain follow analysi four possibl layer type repres type design rule constraint order form valid pair edg two possibl valu type layer given type two possibl valu type given valu type result differ interlay constraint shown below layer layer layer width space figur two intralay design rule paramet jch model notic space width rule variabl either layer layer b appear invers three type type type layer field thu layer either absent side edg alway present side edg path also match intralay width space rule jch model assum therefor need check here width space rule elimin remain four rule requir interlay design rule paramet four rule illustr figur note jch model aextensionofb rule given name extens bextensionofa rule given name margin feel name ambigu chosen descript name would like point neglect space width constraint interlay macro make sens case first column unchang layer alway absent howev case second column unchang layer present overlap edg exampl conjunct rule discuss section conjunct space width rule may differ process nonconjunct rule case user may wish retain edgepath legitim design rule condit conjunct design rule two class design rule cannot directli repres jch model examin author refer two class condit conjunct design rule condit design rule ordinari intralay interlay design rule constraint paramet condit outsid factor exampl common metalhal rule requir larger separ metal wire one wire wider threshold rule result process effect due high reflect interconnect metal effect photoresist exposur time specif rule requir space rule particular layer made condit width rectangl one edg belong width would extract layout prior design rule constraint gener conjunct design rule constraint paramet valu depend presenc absenc otherwis unrel layer exampl step coverag problem nonplanar metal process may requir space two metal wire increas either wire overlap metal exampl conjunct clearanc aextensionofb bextensionofa overlap figur four interlay design rule paramet jch model interlay space rule discuss previou section complex conjunct design rule may involv third layer conjunct clearanc rule metal metal wire increas either wire overlap polysilicon wire latter case interlay design rule two layer b condit third layer c situat design rule may involv edg two layer author suggest condit conjunct design rule check accomplish form care chosen deriv layer fail suggest adhoc method design rule extend special condit constraint tailor specif problem condit design rule difficult character almost endless varieti may case one alway resort adhoc method howev extens jch model propos section capabl express conceiv conjunct design rule limit jch model recal that jch model design rule repres constraint typetyp edg type edg constraint interpret implement number way author choos interpret constraint region width extend typetyp edg typetyp edg forbidden appear vice versa reason effici author chosen implement system simplifi version inter pretat instead search typetyp edg within constraint region search instanc layer type would initi appear equival discuss case shown figur a interpret consist case simplifi model would search layer insid constraint region edg would identifi clearanc constraint shown flag error sinc compli origin definit clearanc state that case clearanc constraint simplifi interpret consist origin definit follow constraint hold space extens overlap clearanc correct clearanc space extens overlap clearanc correct clearanc a b figur exampl clearanc rule identifi two differ constraint implementa tion figur a show result search type layer layer insid constraint region typetyp edg figur b show result search layer undergo transit across rule definit typetyp edg case layer figur show correct clearanc rule identifi eye say simplifi interpret consist condit mean edg identifi constraint simplifi interpret origin design rule definit never flag error unless violat design rule well similar constraint deriv three interlay paramet howev would like point simplifi interpret design would consid correct clearanc rule mark figur a never check could lead design rule check pass fact error exist furthermor potenti seriou correct clearanc rule identifi author origin definit design rule either reason failur presenc intermedi edg edg check caus outsid layer two edg differ follow constraint stringent requir guarante clearanc violat miss exampl again similar constraint requir three interlay paramet interestingli author present second simplifi interpret design rule constraint actual detect correct edg case exampl interpret context clearanc rule use figur a shown figur b instead search constraint region typetyp edg instanc layer type search layer undergo transit across typetyp edg recal that absenc touch edg one layer transit across edg exampl equival search instanc layer b insid constraint region edg situat check fact identifi correct clearanc constraint shown author indic second simplifi interpret design rule consist origin definit design rule given constraint written fail observ constraint met simplifi interpret correct origin interpret adopt second simplifi interpret may seem solv inaccuraci problem section figur show exampl clearanc rule would locat method either final comment second simplifi interpret design rule constraint note that unlik check figur a check figur b reflex possibl identifi constraint search layer edg interlay constraint begin edg aextensionofb constraint point constraint dual allow constraint identifi start either edg involv rule reflex design rule check simplifi layout scan one direct along manhattan axi follow section develop edgepath grammar show provid unambigu definit design rule circumst also show edgepath grammar use extend jch design rule model includ straightforward consist model conjunct design rule extend jch model true natur limit demonstr jch model inabl model situat one intermedi edg lie two must constrain occur two edg longer share common outsid layer rule cannot written requir gener view design rule constraint span multipl edg order express these extend notat present section call edgepath grammar edgepath grammar defin gener way possibl design rule constraint exist two nonperpendicular edg circuit layout arbitrari number intermedi edg two constrain edg valu constraint depend exact pattern layer boundari make edg choos point pair edg wish check connect line shown figur line origin one edg cross specif sequenc layer move one edg other termin second edg call sequenc edgepath written follow edgepath type type typen repres boolean product layer variabl indic presenc absenc layer particular region present formal way definit l layer integr circuit layout layer l repres either primari layout layer deriv layer form sequenc logic set oper layout layer definit l set layer present particular integr circuit layout definit p boolean variabl repres layer rang p set valu indic absenc layer l valu indic presenc layer l particular region layout altern rang p written variabl particular layer appear express consid dontcar condit p express repres conjunct one boolean variabl p repres combin layer subset present particular region layout sinc variabl p binari rang p thought cube ndimension boolean lattic definit edgepath e totallyord set written repres sequenc layer encount along line drawn plane layout pair adjac member set repres edg one layer undergo transit definit length edgepath e defin number edg encount follow particular edgepath use edgepath grammar power notat repres vlsi design rule jch model edgepair alreadi demonstr repres jch model intralay interlay rule edg path length two howev also demonstr set edgepath inadequ describ design rule circumst show complet set design rule includ conjunct rule rule involv touch edg model edgepath notat edg path allow becom arbitrarili long fundament design rule semiconductor process describ larg set edgepathparam ter pair howev order simplifi design rule entri advantag follow methodolog jch model classifi edgepath set effect repres design rule facilit use design rule macro free user intim knowledg full model mani classif possibl demonstr edgepath either classifi one six paramet jch model space width clearanc aextensionofb bextensionofa overlap correspond configur geometri normal requir design rule situat simpl classif inadequ neglect conjunct design rule rule involv touch edg case may actual place design rule geometr pattern forbidden occur obvious edgepath classif present consid typic default user allow overrid macro forbid particular configur add new edg path situat cover discuss sever situat common so figur edgepath two edg arbitrari number interven edg l l l edgepath length three begin studi edgepath length three simplic decid forbid touchedg reason state earlier edg path length three easi show nonconjunct intralay design rule captur sequenc length two concern interlay design rule recal methodolog examin possibl edgepath show one either match specif jch model paramet correspond situat tradit design rule half edgepath length three fall latter case match six jch model paramet shown below sever exampl diagram figur one thing edgepath common that like exampl figur begin edg rectangl cross nearsid second rectangl termin far edg second rectangl vice versa two edg usual constraint sum width separationclear extens rule know design rule use specifi stringent rule circumst reason choos ignor pattern match layout essenti make noncon straint howev emphas design could overrid decis specifi design rule paramet pattern desir remain edgepath match specif intralay interlay design rule paramet defin jch model shown diagram figur figur exampl edgepath length three correspond interlay rule ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab ab upon examin edgepath note that case interlay edgepath length two space width rule would match correspond intralay design rule elimin default interlay design rule specif howev befor pattern repres conjunct design rule user may wish specifi edgepath system manual remain eight edgepath gener interlay design rule macro addit edg path repres layout pattern may exist layout match design rule jch model elimin constraint jch model either indic fals posit fals neg design rule check result layout situat like address repeat figur cours pattern especi new extens edgepath may correspond geometri occur layout case design specifi edg path forbidden edg type instead allow match correspond interlay design rule edg path length four edg path length four edg path length five number continu doubl length increas breviti summar result section turn identifi conjunct width space constraint edgepath arbitrari length show four layer width space design rule length four figur clear exampl insert arbitrari number layer b edg layer edg whose width space constrain vice versa how ever case probabl cover singl conjunct intralay macro origin non conjunct intralay macro also shown figur interlay design rule length four larger two clearanc rule two edgepath shown also gener design rule compil interlay design rule macro specifi user specifi forbidden edgepath user correspond illeg configur interest note clearanc rule shown would detect jch model second simplifi interpret design rule constraint discuss section interpret clearanc rule detect search instanc layer within constraint region edg instanc layer b within constraint region edg howev region along edg path awidth bwidth figur interlay design rule edgepath length three done equat write follow constraint design rule paramet origin jch model still valid two clearanc rule constraint strict constraint describ author correspond situat model could potenti gener fals posit design rule check result final result state that except conjunct intralay design rule mention abov continu appear edgepath length interlay design rule length greater four obviou overlap rule cannot exist path length greater two ie intermedi edg case clearanc extens rule except case alreadi dem onstrat long edgepath alway contain shorter substr also match rule shorter subpath therefor cover longer edgepath guarante never violat exampl effect present figur awidth figur space width design rule layer the rule b b revers plu two clearanc rule edgepath length four awidth figur exampl case design rule pathlength four block ident rule subexpress edgepath implement suggest section discuss sever implement detail import model incorpor practic design system section present simpl state machin represent design rule edg path neatli summar result section mention previous conjunct rule default specif default touch edg forbidden layer check viola tion section show system extend specifi conjunct interlay design rule touchedg handl eleg way state machin represent design rule section present larg collect edgepath design rule paramet associ each neatli summar state diagram shown figur view edgepath straightlin drawn layout plane begin point rectangl edg the sourc edg project direct perpendicular edg line travers sourceedg outward new edg encount caus state transit maintain record previou edg encount indic design rule check need line travers end termin vertex state diagram reach design rule constraint requir certain state reach shown state diagram conceptu view addit provid compact summari edgepath check lead direct implement common shadow algorithm use constraintgener onedimension compact good summari present begin bea bea c bea bea done done done done done done done done done done done done done done figur state machin summar edgepath result design rule check key conjunct design rule specif alreadi demonstr four interlay edgepath length two correspond rule consid conjunct version intralay width space rule edgepath ignor jch model cover intralay rule howev conjunct version rule requir method must present allow check conjunct version interlay rule also common specifi simpli allow edg path express contain three boolean layer variabl exampl figur show conjunct clearanc rule separ layer b chang overlap layer c conjunct rule requir jch model outlin strategi make use derivedlay obtain logic set oper exist layout layer howev design rule system outlin rule specifi directli ad edgepath addit check cours three layer involv edg path express result larg number possibl edgepath user would requir enter system must ad state machin figur touch edg jch model touchedg edg one layer undergo transit figur show two type touchedg occur interlay check outsidetouch edg form rectangl touch overlap insidetouch edg form rectangl overlap touch one edg author jch model chose includ touch edg definit interlay rule instead introduc two flag interlay macro that set simpli forbid appear pair lay er reason given straightforward usual case design rule exist two layer touch edg forbidden occur two layer interact process requir design rule them overlap extens clearanc rule ensur rectangl edg separ inconsist circumst allow two rectangl touch without overlap convers design rule two layer impli interact process reason touch edg forbidden figur conjunct clearanc rule involv layer a b c outside_touch inside_touch figur exampl outside_touch inside_touch edg unclear exactli design rule defin touch edg allow layer design rule defin one valid option design could enter edgepath express specifi design rule touchedg edg howev could result larg number new rule jch model deal touch edg consid interlay rule minimum distanc touch rule though fail elabor precis mean interpret mean touchedg encount constraint gener touchedg exactli two separ edg layer individ ualli thu potenti two constraint gener normal edg touchedg may four constraint gener two touch edg make use statemachin descript design rule shown figur particularli eleg way view constraint gener touch edg minimum distanc touch rule interpreta tion touch edg encount edgepath trace layout state machin simpli explor branch current state conclus section discuss sever limit jch model context sever exampl provid author show origin definit design rule constraint typetyp type type edg fail match edg pattern correct design rule two altern interpret design rule definit present author first chose implement search region type materi insid constraint region typetyp edg vice versa second interpret present author search typetyp constraint region presenc layer type make transit across typetyp edg author point out three interpret yield differ result certain condit three method report fals design rule violat certain condit given author importantli fail report design rule violat certain condit shown author jch model present constraint variou implement design rule correct sens design rule violat report edg incorrectli flag constraint model howev demonstr constraint insuffici caus legitim design rule miss tighter constraint model easili correct think creat condit model appli eleg solut root limit jch model inabl recogn design rule rectangl edg adjac propos extens jch model form new syntax express layout pattern defin differ design rule call edgepath edgepath express constraint two edg separ sequenc edg arbitrari length syntax perform exhaust examin possibl edgepath check pattern see correspond design rule enforc demonstr character edg path use six origin jch model design rule paramet two intralay paramet express four edgepath length two four interlay paramet express use edg path length four also shown new syntax use elegantli express design rule involv touchedg well conjunct design rule mention author jch model acknowledg author would like thank ronald lomax jeff bell read earli draft paper insight comment r cadenc design system formal definit edgebas geometr design rule combinatori algorithm integr circuit layout introduct vlsi system formal approach designrul check comput geometri introduct statist design rule develop silicon process symbol layout compact tr comput geometri introduct combinatori algorithm integr circuit layout introduct vlsi system magic lyra