(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (NP (NP (DT a) (NNP Satisfiability) (NNP Modulo) (NNP Theory)) (VP (VBN based) (NP (NP (NN formulation)) (PP (IN for) (NP (NN floorplanning)))) (PP (IN in) (NP (NNP VLSI) (NNS circuits)))))) (. .))
(S (NP (DT The) (VBN proposed) (NN approach)) (VP (VBZ allows) (NP (NP (DT a) (NN number)) (PP (IN of) (NP (VBN fixed) (NNS blocks) (S (VP (TO to) (VP (VB be) (VP (VBN placed) (PP (IN within) (NP (DT a) (NN layout) (NN region))) (PP (PP (IN without) (NP (VBG overlapping))) (CC and) (PP (IN at) (NP (NP (DT the) (JJ same) (NN time)) (VP (VBG minimizing) (NP (NP (DT the) (NN area)) (PP (IN of) (NP (DT the) (NN layout) (NN region)))))))))))))))) (. .))
(S (S (NP (DT The) (VBN proposed) (NN approach)) (VP (VBZ is) (VP (VBN extended) (S (VP (TO to) (VP (VB allow) (NP (NP (DT a) (NN number)) (PP (IN of) (NP (VBN fixed) (NNS blocks)))) (PP (IN with) (NP (NN ability) (S (VP (TO to) (VP (VB rotate)))))))))))) (CC and) (S (NP (NP (JJ flexible) (NNS blocks)) (-LRB- -LRB-) (PP (IN with) (NP (JJ variable) (NN width) (CC and) (NN height))) (-RRB- -RRB-)) (VP (TO to) (VP (VB be) (VP (VBN placed) (PP (IN within) (NP (DT a) (NN layout))) (PP (IN without) (NP (NN overlap))))))) (. .))
(S (NP (NP (PRP$ Our) (NN target)) (PP (IN in) (NP (DT all) (NNS cases)))) (VP (VBZ is) (NP (NP (NN reduction)) (PP (IN in) (NP (NP (NN area)) (VP (VBN occupied) (PP (IN on) (NP (NP (DT a) (NN chip)) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (PP (IN of) (NP (NP (JJ vital) (NN importance)) (PP (IN in) (S (VP (VBG obtaining) (NP (DT a) (JJ good) (NN circuit) (NN design))))))))))))))))) (. .))
(S (NP (NNP Satisfiability) (NNP Modulo) (NNP Theory)) (VP (VBZ combines) (NP (NP (DT the) (NN problem)) (PP (IN of) (NP (NNP Boolean) (NN satisfiability)))) (PP (IN with) (NP (NP (NNS domains)) (PP (JJ such) (IN as) (NP (NN convex) (NN optimization)))))) (. .))
(S (NP (NNP Satisfiability) (NNP Modulo) (NNP Theory)) (VP (VBZ provides) (NP (DT a) (JJR richer) (NN modeling) (NN language)) (SBAR (IN than) (S (VP (VBZ is) (ADJP (JJ possible) (PP (IN with) (NP (JJ pure) (JJ Boolean) (NN SAT) (NNS formulas)))))))) (. .))
(S (NP (PRP We)) (VP (VBP have) (VP (VBN conducted) (NP (PRP$ our) (NNS experiments)) (PP (IN on) (NP (NML (NNP MCNC) (CC and) (NNP GSRC)) (NN benchmark) (NNS circuits))) (S (VP (TO to) (VP (VB calculate) (NP (NP (NP (DT the) (JJ total) (NN area)) (SBAR (S (VP (VBD occupied))))) (, ,) (NP (NP (NN amount)) (PP (IN of) (NP (NN deadspace)))) (CC and) (NP (NP (DT the) (JJ total) (NN CPU) (NN time)) (VP (VBN consumed) (PP (IN while) (S (VP (VBG placing) (NP (DT the) (NNS blocks)) (PP (IN without) (NP (VBG overlapping)))))))))))))) (. .))
(S (NP (NP (DT The) (NNS results)) (VP (VP (VBN obtained) (NP (NNS shows)) (SBAR (ADVP (RB clearly)) (IN that) (NP (NP (DT the) (NN amount)) (PP (IN of) (NP (JJ dead) (NN space)))))) (CC or) (VP (VBN wasted) (NP (NN space))))) (VP (VBZ is) (VP (VBN reduced) (SBAR (IN if) (S (NP (NN rotation)) (VP (VBZ is) (VP (VBN applied) (PP (IN to) (NP (DT the) (NNS blocks))))))))) (. .))
