<stg><name>conv_7x7</name>


<trans_list>

<trans id="432" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="13" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="14" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln32 = br void

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten112 = phi i11 0, void, i11 %add_ln32_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="indvar_flatten112"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %oh = phi i5 0, void, i5 %select_ln32_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="oh"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %h = phi i6 0, void, i6 %select_ln32_9, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %indvar_flatten71 = phi i8 0, void, i8 %select_ln35_9, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="indvar_flatten71"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:4 %ow = phi i5 0, void, i5 %select_ln35_2, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="ow"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:5 %w = phi i6 0, void, i6 %select_ln35_1, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:6 %kernel = phi i3 0, void, i3 %add_ln38, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="kernel"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7 %add_ln32_2 = add i11 %indvar_flatten112, i11 1

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %empty = or i6 %w, i6 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9 %indvars_iv_next31 = add i6 %w, i6 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next31"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10 %empty_56 = add i6 %w, i6 3

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11 %empty_57 = add i6 %w, i6 4

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12 %empty_58 = add i6 %w, i6 5

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13 %empty_59 = add i6 %w, i6 6

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14 %icmp_ln32 = icmp_eq  i11 %indvar_flatten112, i11 1840

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln32 = br i1 %icmp_ln32, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8:4 %icmp_ln35 = icmp_eq  i8 %indvar_flatten71, i8 80

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split8:5 %select_ln32 = select i1 %icmp_ln35, i5 0, i5 %ow

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0">
<![CDATA[
:0 %ret_ln85 = ret

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:0 %add_ln32 = add i6 %h, i6 2

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split8:1 %add_ln32_1 = add i5 %oh, i5 1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @HEIGHT_WIDTH_KERNEL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split8:3 %empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:6 %select_ln32_1 = select i1 %icmp_ln35, i6 0, i6 %w

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split8:7 %select_ln32_2 = select i1 %icmp_ln35, i5 %add_ln32_1, i5 %oh

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split8:8 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln32_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split8:9 %tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln32_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="7">
<![CDATA[
.split8:10 %zext_ln78 = zext i7 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:11 %add_ln78 = add i9 %tmp, i9 %zext_ln78

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:12 %select_ln32_3 = select i1 %icmp_ln35, i6 1, i6 %empty

]]></Node>
<StgValue><ssdm name="select_ln32_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:13 %select_ln32_4 = select i1 %icmp_ln35, i6 2, i6 %indvars_iv_next31

]]></Node>
<StgValue><ssdm name="select_ln32_4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:14 %select_ln32_5 = select i1 %icmp_ln35, i6 3, i6 %empty_56

]]></Node>
<StgValue><ssdm name="select_ln32_5"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:15 %select_ln32_6 = select i1 %icmp_ln35, i6 4, i6 %empty_57

]]></Node>
<StgValue><ssdm name="select_ln32_6"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:16 %select_ln32_7 = select i1 %icmp_ln35, i6 5, i6 %empty_58

]]></Node>
<StgValue><ssdm name="select_ln32_7"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:17 %select_ln32_8 = select i1 %icmp_ln35, i6 6, i6 %empty_59

]]></Node>
<StgValue><ssdm name="select_ln32_8"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:18 %xor_ln32 = xor i1 %icmp_ln35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split8:19 %icmp_ln38 = icmp_eq  i3 %kernel, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:20 %and_ln32 = and i1 %icmp_ln38, i1 %xor_ln32

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:21 %select_ln32_9 = select i1 %icmp_ln35, i6 %add_ln32, i6 %h

]]></Node>
<StgValue><ssdm name="select_ln32_9"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split8:22 %add_ln35 = add i5 %select_ln32, i5 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:23 %indvars_iv_next31_dup = add i6 %select_ln32_1, i6 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next31_dup"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WIDTH_KERNEL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:25 %or_ln35 = or i1 %and_ln32, i1 %icmp_ln35

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split8:26 %select_ln35 = select i1 %or_ln35, i3 0, i3 %kernel

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:27 %select_ln35_1 = select i1 %and_ln32, i6 %indvars_iv_next31_dup, i6 %select_ln32_1

]]></Node>
<StgValue><ssdm name="select_ln35_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="6">
<![CDATA[
.split8:28 %zext_ln35 = zext i6 %select_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split8:29 %select_ln35_2 = select i1 %and_ln32, i5 %add_ln35, i5 %select_ln32

]]></Node>
<StgValue><ssdm name="select_ln35_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="5">
<![CDATA[
.split8:30 %zext_ln78_1 = zext i5 %select_ln35_2

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:31 %add_ln78_1 = add i9 %add_ln78, i9 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="add_ln78_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="9">
<![CDATA[
.split8:32 %zext_ln78_2 = zext i9 %add_ln78_1

]]></Node>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:33 %Y_buf_addr = getelementptr i16 %Y_buf, i64 0, i64 %zext_ln78_2

]]></Node>
<StgValue><ssdm name="Y_buf_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:34 %Y_buf1_addr = getelementptr i16 %Y_buf1, i64 0, i64 %zext_ln78_2

]]></Node>
<StgValue><ssdm name="Y_buf1_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:35 %Y_buf2_addr = getelementptr i16 %Y_buf2, i64 0, i64 %zext_ln78_2

]]></Node>
<StgValue><ssdm name="Y_buf2_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:36 %Y_buf3_addr = getelementptr i16 %Y_buf3, i64 0, i64 %zext_ln78_2

]]></Node>
<StgValue><ssdm name="Y_buf3_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:37 %p_mid1 = or i6 %indvars_iv_next31_dup, i6 1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:38 %select_ln35_3 = select i1 %and_ln32, i6 %p_mid1, i6 %select_ln32_3

]]></Node>
<StgValue><ssdm name="select_ln35_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="6">
<![CDATA[
.split8:39 %select_ln35_3_cast = zext i6 %select_ln35_3

]]></Node>
<StgValue><ssdm name="select_ln35_3_cast"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:40 %indvars_iv_next31_mid1 = add i6 %select_ln32_1, i6 4

]]></Node>
<StgValue><ssdm name="indvars_iv_next31_mid1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:41 %select_ln35_4 = select i1 %and_ln32, i6 %indvars_iv_next31_mid1, i6 %select_ln32_4

]]></Node>
<StgValue><ssdm name="select_ln35_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="6">
<![CDATA[
.split8:42 %select_ln35_4_cast = zext i6 %select_ln35_4

]]></Node>
<StgValue><ssdm name="select_ln35_4_cast"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:43 %p_mid163 = add i6 %select_ln32_1, i6 5

]]></Node>
<StgValue><ssdm name="p_mid163"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:44 %select_ln35_5 = select i1 %and_ln32, i6 %p_mid163, i6 %select_ln32_5

]]></Node>
<StgValue><ssdm name="select_ln35_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="6">
<![CDATA[
.split8:45 %select_ln35_5_cast = zext i6 %select_ln35_5

]]></Node>
<StgValue><ssdm name="select_ln35_5_cast"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:46 %p_mid165 = add i6 %select_ln32_1, i6 6

]]></Node>
<StgValue><ssdm name="p_mid165"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:47 %select_ln35_6 = select i1 %and_ln32, i6 %p_mid165, i6 %select_ln32_6

]]></Node>
<StgValue><ssdm name="select_ln35_6"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="6">
<![CDATA[
.split8:48 %select_ln35_6_cast = zext i6 %select_ln35_6

]]></Node>
<StgValue><ssdm name="select_ln35_6_cast"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:49 %p_mid167 = add i6 %select_ln32_1, i6 7

]]></Node>
<StgValue><ssdm name="p_mid167"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:50 %select_ln35_7 = select i1 %and_ln32, i6 %p_mid167, i6 %select_ln32_7

]]></Node>
<StgValue><ssdm name="select_ln35_7"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="6">
<![CDATA[
.split8:51 %select_ln35_7_cast = zext i6 %select_ln35_7

]]></Node>
<StgValue><ssdm name="select_ln35_7_cast"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:52 %p_mid169 = add i6 %select_ln32_1, i6 8

]]></Node>
<StgValue><ssdm name="p_mid169"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:53 %select_ln35_8 = select i1 %and_ln32, i6 %p_mid169, i6 %select_ln32_8

]]></Node>
<StgValue><ssdm name="select_ln35_8"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="6">
<![CDATA[
.split8:54 %zext_ln35_1 = zext i6 %select_ln35_8

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="3">
<![CDATA[
.split8:55 %zext_ln1118 = zext i3 %select_ln35

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split8:56 %tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln35, i2 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="5">
<![CDATA[
.split8:57 %zext_ln1118_1 = zext i5 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:58 %sub_ln1118 = sub i6 %zext_ln1118_1, i6 %zext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="6">
<![CDATA[
.split8:59 %sext_ln38 = sext i6 %sub_ln1118

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:60 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.split8:61 %br_ln46 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:0 %indvar_flatten = phi i5 0, void %.split8, i5 %add_ln46_2, void %.split

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:1 %chan = phi i2 0, void %.split8, i2 %select_ln46_2, void %.split

]]></Node>
<StgValue><ssdm name="chan"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:2 %i = phi i3 0, void %.split8, i3 %add_ln49, void %.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:3 %accu_V = phi i16 0, void %.split8, i16 %add_ln703_7, void %.split

]]></Node>
<StgValue><ssdm name="accu_V"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:4 %add_ln46_2 = add i5 %indvar_flatten, i5 1

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:5 %zext_ln1118_2 = zext i2 %chan

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:6 %add_ln1118 = add i7 %sext_ln38, i7 %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:7 %shl_ln1118 = shl i7 %add_ln1118, i7 3

]]></Node>
<StgValue><ssdm name="shl_ln1118"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:8 %sub_ln1118_1 = sub i7 %shl_ln1118, i7 %add_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:10 %icmp_ln46 = icmp_eq  i5 %indvar_flatten, i5 21

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52:11 %br_ln46 = br i1 %icmp_ln46, void %.split, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:0 %add_ln46 = add i2 %chan, i2 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:3 %icmp_ln49 = icmp_eq  i3 %i, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split:4 %select_ln46 = select i1 %icmp_ln49, i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="2">
<![CDATA[
.split:5 %zext_ln1118_3 = zext i2 %add_ln46

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:6 %add_ln1118_1 = add i7 %sext_ln38, i7 %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:7 %shl_ln1118_1 = shl i7 %add_ln1118_1, i7 3

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:8 %sub_ln1118_2 = sub i7 %shl_ln1118_1, i7 %add_ln1118_1

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split:9 %select_ln46_1 = select i1 %icmp_ln49, i7 %sub_ln1118_2, i7 %sub_ln1118_1

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="7">
<![CDATA[
.split:10 %zext_ln1118_4 = zext i7 %select_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %W_buf_addr = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="W_buf_addr"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="7">
<![CDATA[
.split:12 %W_buf_load = load i7 %W_buf_addr

]]></Node>
<StgValue><ssdm name="W_buf_load"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %W_buf6_addr = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="W_buf6_addr"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="7">
<![CDATA[
.split:14 %W_buf6_load = load i7 %W_buf6_addr

]]></Node>
<StgValue><ssdm name="W_buf6_load"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %W_buf7_addr = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="W_buf7_addr"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="7">
<![CDATA[
.split:16 %W_buf7_load = load i7 %W_buf7_addr

]]></Node>
<StgValue><ssdm name="W_buf7_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:17 %W_buf8_addr = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="W_buf8_addr"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="7">
<![CDATA[
.split:18 %W_buf8_load = load i7 %W_buf8_addr

]]></Node>
<StgValue><ssdm name="W_buf8_load"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:19 %W_buf9_addr = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="W_buf9_addr"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="7">
<![CDATA[
.split:20 %W_buf9_load = load i7 %W_buf9_addr

]]></Node>
<StgValue><ssdm name="W_buf9_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:21 %W_buf10_addr = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="W_buf10_addr"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="7">
<![CDATA[
.split:22 %W_buf10_load = load i7 %W_buf10_addr

]]></Node>
<StgValue><ssdm name="W_buf10_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:23 %W_buf11_addr = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="W_buf11_addr"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="7">
<![CDATA[
.split:24 %W_buf11_load = load i7 %W_buf11_addr

]]></Node>
<StgValue><ssdm name="W_buf11_load"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:25 %add_ln46_3 = add i7 %select_ln46_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="7">
<![CDATA[
.split:26 %zext_ln1118_5 = zext i7 %add_ln46_3

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %W_buf_addr_1 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="W_buf_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="7">
<![CDATA[
.split:28 %W_buf_load_1 = load i7 %W_buf_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_load_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:29 %W_buf6_addr_1 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="W_buf6_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="7">
<![CDATA[
.split:30 %W_buf6_load_1 = load i7 %W_buf6_addr_1

]]></Node>
<StgValue><ssdm name="W_buf6_load_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:31 %W_buf7_addr_1 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="W_buf7_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="7">
<![CDATA[
.split:32 %W_buf7_load_1 = load i7 %W_buf7_addr_1

]]></Node>
<StgValue><ssdm name="W_buf7_load_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:33 %W_buf8_addr_1 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="W_buf8_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="7">
<![CDATA[
.split:34 %W_buf8_load_1 = load i7 %W_buf8_addr_1

]]></Node>
<StgValue><ssdm name="W_buf8_load_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %W_buf9_addr_1 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="W_buf9_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="7">
<![CDATA[
.split:36 %W_buf9_load_1 = load i7 %W_buf9_addr_1

]]></Node>
<StgValue><ssdm name="W_buf9_load_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:37 %W_buf10_addr_1 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="W_buf10_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="7">
<![CDATA[
.split:38 %W_buf10_load_1 = load i7 %W_buf10_addr_1

]]></Node>
<StgValue><ssdm name="W_buf10_load_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:39 %W_buf11_addr_1 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="W_buf11_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="7">
<![CDATA[
.split:40 %W_buf11_load_1 = load i7 %W_buf11_addr_1

]]></Node>
<StgValue><ssdm name="W_buf11_load_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="3">
<![CDATA[
.split:123 %i_cast = zext i3 %select_ln46

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:125 %empty_61 = add i6 %i_cast, i6 %select_ln32_9

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="6">
<![CDATA[
.split:126 %zext_ln1116 = zext i6 %empty_61

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:127 %mul_ln1116 = mul i12 %zext_ln1116, i12 46

]]></Node>
<StgValue><ssdm name="mul_ln1116"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="154" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="7">
<![CDATA[
.split:12 %W_buf_load = load i7 %W_buf_addr

]]></Node>
<StgValue><ssdm name="W_buf_load"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="7">
<![CDATA[
.split:14 %W_buf6_load = load i7 %W_buf6_addr

]]></Node>
<StgValue><ssdm name="W_buf6_load"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="7">
<![CDATA[
.split:16 %W_buf7_load = load i7 %W_buf7_addr

]]></Node>
<StgValue><ssdm name="W_buf7_load"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="7">
<![CDATA[
.split:18 %W_buf8_load = load i7 %W_buf8_addr

]]></Node>
<StgValue><ssdm name="W_buf8_load"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="7">
<![CDATA[
.split:20 %W_buf9_load = load i7 %W_buf9_addr

]]></Node>
<StgValue><ssdm name="W_buf9_load"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="7">
<![CDATA[
.split:22 %W_buf10_load = load i7 %W_buf10_addr

]]></Node>
<StgValue><ssdm name="W_buf10_load"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="7">
<![CDATA[
.split:24 %W_buf11_load = load i7 %W_buf11_addr

]]></Node>
<StgValue><ssdm name="W_buf11_load"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="7">
<![CDATA[
.split:28 %W_buf_load_1 = load i7 %W_buf_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_load_1"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="7">
<![CDATA[
.split:30 %W_buf6_load_1 = load i7 %W_buf6_addr_1

]]></Node>
<StgValue><ssdm name="W_buf6_load_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="7">
<![CDATA[
.split:32 %W_buf7_load_1 = load i7 %W_buf7_addr_1

]]></Node>
<StgValue><ssdm name="W_buf7_load_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="7">
<![CDATA[
.split:34 %W_buf8_load_1 = load i7 %W_buf8_addr_1

]]></Node>
<StgValue><ssdm name="W_buf8_load_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="7">
<![CDATA[
.split:36 %W_buf9_load_1 = load i7 %W_buf9_addr_1

]]></Node>
<StgValue><ssdm name="W_buf9_load_1"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="7">
<![CDATA[
.split:38 %W_buf10_load_1 = load i7 %W_buf10_addr_1

]]></Node>
<StgValue><ssdm name="W_buf10_load_1"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="7">
<![CDATA[
.split:40 %W_buf11_load_1 = load i7 %W_buf11_addr_1

]]></Node>
<StgValue><ssdm name="W_buf11_load_1"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:41 %add_ln46_4 = add i7 %select_ln46_1, i7 2

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="7">
<![CDATA[
.split:42 %zext_ln1118_6 = zext i7 %add_ln46_4

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:43 %W_buf_addr_2 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="W_buf_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="7">
<![CDATA[
.split:44 %W_buf_load_2 = load i7 %W_buf_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_load_2"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:45 %W_buf6_addr_2 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="W_buf6_addr_2"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="7">
<![CDATA[
.split:46 %W_buf6_load_2 = load i7 %W_buf6_addr_2

]]></Node>
<StgValue><ssdm name="W_buf6_load_2"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:47 %W_buf7_addr_2 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="W_buf7_addr_2"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="7">
<![CDATA[
.split:48 %W_buf7_load_2 = load i7 %W_buf7_addr_2

]]></Node>
<StgValue><ssdm name="W_buf7_load_2"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:49 %W_buf8_addr_2 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="W_buf8_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="7">
<![CDATA[
.split:50 %W_buf8_load_2 = load i7 %W_buf8_addr_2

]]></Node>
<StgValue><ssdm name="W_buf8_load_2"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:51 %W_buf9_addr_2 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="W_buf9_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="7">
<![CDATA[
.split:52 %W_buf9_load_2 = load i7 %W_buf9_addr_2

]]></Node>
<StgValue><ssdm name="W_buf9_load_2"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:53 %W_buf10_addr_2 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="W_buf10_addr_2"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="7">
<![CDATA[
.split:54 %W_buf10_load_2 = load i7 %W_buf10_addr_2

]]></Node>
<StgValue><ssdm name="W_buf10_load_2"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:55 %W_buf11_addr_2 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="W_buf11_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="7">
<![CDATA[
.split:56 %W_buf11_load_2 = load i7 %W_buf11_addr_2

]]></Node>
<StgValue><ssdm name="W_buf11_load_2"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:57 %add_ln46_5 = add i7 %select_ln46_1, i7 3

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="7">
<![CDATA[
.split:58 %zext_ln1118_7 = zext i7 %add_ln46_5

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:59 %W_buf_addr_3 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="W_buf_addr_3"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="7">
<![CDATA[
.split:60 %W_buf_load_3 = load i7 %W_buf_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_load_3"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:61 %W_buf6_addr_3 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="W_buf6_addr_3"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="7">
<![CDATA[
.split:62 %W_buf6_load_3 = load i7 %W_buf6_addr_3

]]></Node>
<StgValue><ssdm name="W_buf6_load_3"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:63 %W_buf7_addr_3 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="W_buf7_addr_3"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="7">
<![CDATA[
.split:64 %W_buf7_load_3 = load i7 %W_buf7_addr_3

]]></Node>
<StgValue><ssdm name="W_buf7_load_3"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:65 %W_buf8_addr_3 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="W_buf8_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="7">
<![CDATA[
.split:66 %W_buf8_load_3 = load i7 %W_buf8_addr_3

]]></Node>
<StgValue><ssdm name="W_buf8_load_3"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:67 %W_buf9_addr_3 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="W_buf9_addr_3"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="7">
<![CDATA[
.split:68 %W_buf9_load_3 = load i7 %W_buf9_addr_3

]]></Node>
<StgValue><ssdm name="W_buf9_load_3"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:69 %W_buf10_addr_3 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="W_buf10_addr_3"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="7">
<![CDATA[
.split:70 %W_buf10_load_3 = load i7 %W_buf10_addr_3

]]></Node>
<StgValue><ssdm name="W_buf10_load_3"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:71 %W_buf11_addr_3 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="W_buf11_addr_3"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="7">
<![CDATA[
.split:72 %W_buf11_load_3 = load i7 %W_buf11_addr_3

]]></Node>
<StgValue><ssdm name="W_buf11_load_3"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:128 %add_ln1116 = add i12 %mul_ln1116, i12 %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="12">
<![CDATA[
.split:129 %zext_ln1116_1 = zext i12 %add_ln1116

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:130 %X_buf_addr = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="X_buf_addr"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:131 %add_ln1116_1 = add i12 %mul_ln1116, i12 %select_ln35_3_cast

]]></Node>
<StgValue><ssdm name="add_ln1116_1"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="12">
<![CDATA[
.split:132 %zext_ln1116_2 = zext i12 %add_ln1116_1

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:133 %X_buf_addr_1 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="X_buf_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:149 %X_buf4_addr = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="X_buf4_addr"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:150 %X_buf4_addr_1 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="X_buf4_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:156 %X_buf5_addr = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="X_buf5_addr"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:157 %X_buf5_addr_1 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="X_buf5_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="12">
<![CDATA[
.split:163 %X_buf_load = load i12 %X_buf_addr

]]></Node>
<StgValue><ssdm name="X_buf_load"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="12">
<![CDATA[
.split:164 %X_buf4_load = load i12 %X_buf4_addr

]]></Node>
<StgValue><ssdm name="X_buf4_load"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="12">
<![CDATA[
.split:165 %X_buf5_load = load i12 %X_buf5_addr

]]></Node>
<StgValue><ssdm name="X_buf5_load"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
.split:168 %tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load, i16 %W_buf6_load, i16 %W_buf7_load, i16 %W_buf8_load, i16 %W_buf9_load, i16 %W_buf10_load, i16 %W_buf11_load, i3 %select_ln46

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="12">
<![CDATA[
.split:172 %X_buf_load_1 = load i12 %X_buf_addr_1

]]></Node>
<StgValue><ssdm name="X_buf_load_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="12">
<![CDATA[
.split:173 %X_buf4_load_1 = load i12 %X_buf4_addr_1

]]></Node>
<StgValue><ssdm name="X_buf4_load_1"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="12">
<![CDATA[
.split:174 %X_buf5_load_1 = load i12 %X_buf5_addr_1

]]></Node>
<StgValue><ssdm name="X_buf5_load_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
.split:177 %tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_1, i16 %W_buf6_load_1, i16 %W_buf7_load_1, i16 %W_buf8_load_1, i16 %W_buf9_load_1, i16 %W_buf10_load_1, i16 %W_buf11_load_1, i3 %select_ln46

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="218" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="7">
<![CDATA[
.split:44 %W_buf_load_2 = load i7 %W_buf_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_load_2"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="7">
<![CDATA[
.split:46 %W_buf6_load_2 = load i7 %W_buf6_addr_2

]]></Node>
<StgValue><ssdm name="W_buf6_load_2"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="7">
<![CDATA[
.split:48 %W_buf7_load_2 = load i7 %W_buf7_addr_2

]]></Node>
<StgValue><ssdm name="W_buf7_load_2"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="7">
<![CDATA[
.split:50 %W_buf8_load_2 = load i7 %W_buf8_addr_2

]]></Node>
<StgValue><ssdm name="W_buf8_load_2"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="7">
<![CDATA[
.split:52 %W_buf9_load_2 = load i7 %W_buf9_addr_2

]]></Node>
<StgValue><ssdm name="W_buf9_load_2"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="7">
<![CDATA[
.split:54 %W_buf10_load_2 = load i7 %W_buf10_addr_2

]]></Node>
<StgValue><ssdm name="W_buf10_load_2"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="7">
<![CDATA[
.split:56 %W_buf11_load_2 = load i7 %W_buf11_addr_2

]]></Node>
<StgValue><ssdm name="W_buf11_load_2"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="7">
<![CDATA[
.split:60 %W_buf_load_3 = load i7 %W_buf_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_load_3"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="7">
<![CDATA[
.split:62 %W_buf6_load_3 = load i7 %W_buf6_addr_3

]]></Node>
<StgValue><ssdm name="W_buf6_load_3"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="7">
<![CDATA[
.split:64 %W_buf7_load_3 = load i7 %W_buf7_addr_3

]]></Node>
<StgValue><ssdm name="W_buf7_load_3"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="7">
<![CDATA[
.split:66 %W_buf8_load_3 = load i7 %W_buf8_addr_3

]]></Node>
<StgValue><ssdm name="W_buf8_load_3"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="7">
<![CDATA[
.split:68 %W_buf9_load_3 = load i7 %W_buf9_addr_3

]]></Node>
<StgValue><ssdm name="W_buf9_load_3"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="7">
<![CDATA[
.split:70 %W_buf10_load_3 = load i7 %W_buf10_addr_3

]]></Node>
<StgValue><ssdm name="W_buf10_load_3"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="7">
<![CDATA[
.split:72 %W_buf11_load_3 = load i7 %W_buf11_addr_3

]]></Node>
<StgValue><ssdm name="W_buf11_load_3"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:73 %add_ln46_6 = add i7 %select_ln46_1, i7 4

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="7">
<![CDATA[
.split:74 %zext_ln1118_8 = zext i7 %add_ln46_6

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:75 %W_buf_addr_4 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="W_buf_addr_4"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="7">
<![CDATA[
.split:76 %W_buf_load_4 = load i7 %W_buf_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_load_4"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:77 %W_buf6_addr_4 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="W_buf6_addr_4"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="7">
<![CDATA[
.split:78 %W_buf6_load_4 = load i7 %W_buf6_addr_4

]]></Node>
<StgValue><ssdm name="W_buf6_load_4"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:79 %W_buf7_addr_4 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="W_buf7_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="7">
<![CDATA[
.split:80 %W_buf7_load_4 = load i7 %W_buf7_addr_4

]]></Node>
<StgValue><ssdm name="W_buf7_load_4"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:81 %W_buf8_addr_4 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="W_buf8_addr_4"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="7">
<![CDATA[
.split:82 %W_buf8_load_4 = load i7 %W_buf8_addr_4

]]></Node>
<StgValue><ssdm name="W_buf8_load_4"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:83 %W_buf9_addr_4 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="W_buf9_addr_4"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="7">
<![CDATA[
.split:84 %W_buf9_load_4 = load i7 %W_buf9_addr_4

]]></Node>
<StgValue><ssdm name="W_buf9_load_4"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:85 %W_buf10_addr_4 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="W_buf10_addr_4"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="7">
<![CDATA[
.split:86 %W_buf10_load_4 = load i7 %W_buf10_addr_4

]]></Node>
<StgValue><ssdm name="W_buf10_load_4"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:87 %W_buf11_addr_4 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="W_buf11_addr_4"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="7">
<![CDATA[
.split:88 %W_buf11_load_4 = load i7 %W_buf11_addr_4

]]></Node>
<StgValue><ssdm name="W_buf11_load_4"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:89 %add_ln46_7 = add i7 %select_ln46_1, i7 5

]]></Node>
<StgValue><ssdm name="add_ln46_7"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="7">
<![CDATA[
.split:90 %zext_ln1118_9 = zext i7 %add_ln46_7

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:91 %W_buf_addr_5 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="W_buf_addr_5"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="7">
<![CDATA[
.split:92 %W_buf_load_5 = load i7 %W_buf_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_load_5"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:93 %W_buf6_addr_5 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="W_buf6_addr_5"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="7">
<![CDATA[
.split:94 %W_buf6_load_5 = load i7 %W_buf6_addr_5

]]></Node>
<StgValue><ssdm name="W_buf6_load_5"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:95 %W_buf7_addr_5 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="W_buf7_addr_5"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="7">
<![CDATA[
.split:96 %W_buf7_load_5 = load i7 %W_buf7_addr_5

]]></Node>
<StgValue><ssdm name="W_buf7_load_5"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:97 %W_buf8_addr_5 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="W_buf8_addr_5"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="7">
<![CDATA[
.split:98 %W_buf8_load_5 = load i7 %W_buf8_addr_5

]]></Node>
<StgValue><ssdm name="W_buf8_load_5"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:99 %W_buf9_addr_5 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="W_buf9_addr_5"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="7">
<![CDATA[
.split:100 %W_buf9_load_5 = load i7 %W_buf9_addr_5

]]></Node>
<StgValue><ssdm name="W_buf9_load_5"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:101 %W_buf10_addr_5 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="W_buf10_addr_5"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="7">
<![CDATA[
.split:102 %W_buf10_load_5 = load i7 %W_buf10_addr_5

]]></Node>
<StgValue><ssdm name="W_buf10_load_5"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:103 %W_buf11_addr_5 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="W_buf11_addr_5"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="7">
<![CDATA[
.split:104 %W_buf11_load_5 = load i7 %W_buf11_addr_5

]]></Node>
<StgValue><ssdm name="W_buf11_load_5"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split:122 %select_ln46_2 = select i1 %icmp_ln49, i2 %add_ln46, i2 %chan

]]></Node>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:134 %add_ln1116_2 = add i12 %mul_ln1116, i12 %select_ln35_4_cast

]]></Node>
<StgValue><ssdm name="add_ln1116_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="12">
<![CDATA[
.split:135 %zext_ln1116_3 = zext i12 %add_ln1116_2

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:136 %X_buf_addr_2 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="X_buf_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:137 %add_ln1116_3 = add i12 %mul_ln1116, i12 %select_ln35_5_cast

]]></Node>
<StgValue><ssdm name="add_ln1116_3"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="12">
<![CDATA[
.split:138 %zext_ln1116_4 = zext i12 %add_ln1116_3

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:139 %X_buf_addr_3 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="X_buf_addr_3"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:151 %X_buf4_addr_2 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="X_buf4_addr_2"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:152 %X_buf4_addr_3 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="X_buf4_addr_3"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:158 %X_buf5_addr_2 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="X_buf5_addr_2"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:159 %X_buf5_addr_3 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="X_buf5_addr_3"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="12">
<![CDATA[
.split:163 %X_buf_load = load i12 %X_buf_addr

]]></Node>
<StgValue><ssdm name="X_buf_load"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="12">
<![CDATA[
.split:164 %X_buf4_load = load i12 %X_buf4_addr

]]></Node>
<StgValue><ssdm name="X_buf4_load"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="12">
<![CDATA[
.split:165 %X_buf5_load = load i12 %X_buf5_addr

]]></Node>
<StgValue><ssdm name="X_buf5_load"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
.split:166 %r_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load, i16 %X_buf4_load, i16 %X_buf5_load, i2 %select_ln46_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="12">
<![CDATA[
.split:172 %X_buf_load_1 = load i12 %X_buf_addr_1

]]></Node>
<StgValue><ssdm name="X_buf_load_1"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="12">
<![CDATA[
.split:173 %X_buf4_load_1 = load i12 %X_buf4_addr_1

]]></Node>
<StgValue><ssdm name="X_buf4_load_1"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="12">
<![CDATA[
.split:174 %X_buf5_load_1 = load i12 %X_buf5_addr_1

]]></Node>
<StgValue><ssdm name="X_buf5_load_1"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
.split:175 %r_V_1 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_1, i16 %X_buf4_load_1, i16 %X_buf5_load_1, i2 %select_ln46_2

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="12">
<![CDATA[
.split:181 %X_buf_load_2 = load i12 %X_buf_addr_2

]]></Node>
<StgValue><ssdm name="X_buf_load_2"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="12">
<![CDATA[
.split:182 %X_buf4_load_2 = load i12 %X_buf4_addr_2

]]></Node>
<StgValue><ssdm name="X_buf4_load_2"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="12">
<![CDATA[
.split:183 %X_buf5_load_2 = load i12 %X_buf5_addr_2

]]></Node>
<StgValue><ssdm name="X_buf5_load_2"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
.split:186 %tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_2, i16 %W_buf6_load_2, i16 %W_buf7_load_2, i16 %W_buf8_load_2, i16 %W_buf9_load_2, i16 %W_buf10_load_2, i16 %W_buf11_load_2, i3 %select_ln46

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="12">
<![CDATA[
.split:190 %X_buf_load_3 = load i12 %X_buf_addr_3

]]></Node>
<StgValue><ssdm name="X_buf_load_3"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="12">
<![CDATA[
.split:191 %X_buf4_load_3 = load i12 %X_buf4_addr_3

]]></Node>
<StgValue><ssdm name="X_buf4_load_3"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="12">
<![CDATA[
.split:192 %X_buf5_load_3 = load i12 %X_buf5_addr_3

]]></Node>
<StgValue><ssdm name="X_buf5_load_3"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
.split:195 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_3, i16 %W_buf6_load_3, i16 %W_buf7_load_3, i16 %W_buf8_load_3, i16 %W_buf9_load_3, i16 %W_buf10_load_3, i16 %W_buf11_load_3, i3 %select_ln46

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:233 %add_ln49 = add i3 %select_ln46, i3 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="292" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="7">
<![CDATA[
.split:76 %W_buf_load_4 = load i7 %W_buf_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_load_4"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="7">
<![CDATA[
.split:78 %W_buf6_load_4 = load i7 %W_buf6_addr_4

]]></Node>
<StgValue><ssdm name="W_buf6_load_4"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="7">
<![CDATA[
.split:80 %W_buf7_load_4 = load i7 %W_buf7_addr_4

]]></Node>
<StgValue><ssdm name="W_buf7_load_4"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="7">
<![CDATA[
.split:82 %W_buf8_load_4 = load i7 %W_buf8_addr_4

]]></Node>
<StgValue><ssdm name="W_buf8_load_4"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="7">
<![CDATA[
.split:84 %W_buf9_load_4 = load i7 %W_buf9_addr_4

]]></Node>
<StgValue><ssdm name="W_buf9_load_4"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="7">
<![CDATA[
.split:86 %W_buf10_load_4 = load i7 %W_buf10_addr_4

]]></Node>
<StgValue><ssdm name="W_buf10_load_4"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="7">
<![CDATA[
.split:88 %W_buf11_load_4 = load i7 %W_buf11_addr_4

]]></Node>
<StgValue><ssdm name="W_buf11_load_4"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="7">
<![CDATA[
.split:92 %W_buf_load_5 = load i7 %W_buf_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_load_5"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="7">
<![CDATA[
.split:94 %W_buf6_load_5 = load i7 %W_buf6_addr_5

]]></Node>
<StgValue><ssdm name="W_buf6_load_5"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="7">
<![CDATA[
.split:96 %W_buf7_load_5 = load i7 %W_buf7_addr_5

]]></Node>
<StgValue><ssdm name="W_buf7_load_5"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="7">
<![CDATA[
.split:98 %W_buf8_load_5 = load i7 %W_buf8_addr_5

]]></Node>
<StgValue><ssdm name="W_buf8_load_5"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="7">
<![CDATA[
.split:100 %W_buf9_load_5 = load i7 %W_buf9_addr_5

]]></Node>
<StgValue><ssdm name="W_buf9_load_5"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="7">
<![CDATA[
.split:102 %W_buf10_load_5 = load i7 %W_buf10_addr_5

]]></Node>
<StgValue><ssdm name="W_buf10_load_5"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="7">
<![CDATA[
.split:104 %W_buf11_load_5 = load i7 %W_buf11_addr_5

]]></Node>
<StgValue><ssdm name="W_buf11_load_5"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:105 %add_ln46_8 = add i7 %select_ln46_1, i7 6

]]></Node>
<StgValue><ssdm name="add_ln46_8"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="7">
<![CDATA[
.split:106 %zext_ln1118_10 = zext i7 %add_ln46_8

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:107 %W_buf_addr_6 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="W_buf_addr_6"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="7">
<![CDATA[
.split:108 %W_buf_load_6 = load i7 %W_buf_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_load_6"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:109 %W_buf6_addr_6 = getelementptr i16 %W_buf6, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="W_buf6_addr_6"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="7">
<![CDATA[
.split:110 %W_buf6_load_6 = load i7 %W_buf6_addr_6

]]></Node>
<StgValue><ssdm name="W_buf6_load_6"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:111 %W_buf7_addr_6 = getelementptr i16 %W_buf7, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="W_buf7_addr_6"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="7">
<![CDATA[
.split:112 %W_buf7_load_6 = load i7 %W_buf7_addr_6

]]></Node>
<StgValue><ssdm name="W_buf7_load_6"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:113 %W_buf8_addr_6 = getelementptr i16 %W_buf8, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="W_buf8_addr_6"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="7">
<![CDATA[
.split:114 %W_buf8_load_6 = load i7 %W_buf8_addr_6

]]></Node>
<StgValue><ssdm name="W_buf8_load_6"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:115 %W_buf9_addr_6 = getelementptr i16 %W_buf9, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="W_buf9_addr_6"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="7">
<![CDATA[
.split:116 %W_buf9_load_6 = load i7 %W_buf9_addr_6

]]></Node>
<StgValue><ssdm name="W_buf9_load_6"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:117 %W_buf10_addr_6 = getelementptr i16 %W_buf10, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="W_buf10_addr_6"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="7">
<![CDATA[
.split:118 %W_buf10_load_6 = load i7 %W_buf10_addr_6

]]></Node>
<StgValue><ssdm name="W_buf10_load_6"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:119 %W_buf11_addr_6 = getelementptr i16 %W_buf11, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="W_buf11_addr_6"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="7">
<![CDATA[
.split:120 %W_buf11_load_6 = load i7 %W_buf11_addr_6

]]></Node>
<StgValue><ssdm name="W_buf11_load_6"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:140 %add_ln1116_4 = add i12 %mul_ln1116, i12 %select_ln35_6_cast

]]></Node>
<StgValue><ssdm name="add_ln1116_4"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="12">
<![CDATA[
.split:141 %zext_ln1116_5 = zext i12 %add_ln1116_4

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:142 %X_buf_addr_4 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="X_buf_addr_4"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:143 %add_ln1116_5 = add i12 %mul_ln1116, i12 %select_ln35_7_cast

]]></Node>
<StgValue><ssdm name="add_ln1116_5"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="12">
<![CDATA[
.split:144 %zext_ln1116_6 = zext i12 %add_ln1116_5

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:145 %X_buf_addr_5 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="X_buf_addr_5"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:146 %add_ln1116_6 = add i12 %mul_ln1116, i12 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln1116_6"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:153 %X_buf4_addr_4 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="X_buf4_addr_4"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:154 %X_buf4_addr_5 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="X_buf4_addr_5"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:160 %X_buf5_addr_4 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="X_buf5_addr_4"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:161 %X_buf5_addr_5 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="X_buf5_addr_5"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="29" op_0_bw="16">
<![CDATA[
.split:167 %sext_ln1115 = sext i16 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="29" op_0_bw="16">
<![CDATA[
.split:169 %sext_ln1115_1 = sext i16 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln1115_1"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.split:170 %mul_ln1115 = mul i29 %sext_ln1115_1, i29 %sext_ln1115

]]></Node>
<StgValue><ssdm name="mul_ln1115"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="29" op_0_bw="16">
<![CDATA[
.split:176 %sext_ln1115_2 = sext i16 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1115_2"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="29" op_0_bw="16">
<![CDATA[
.split:178 %sext_ln1115_3 = sext i16 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln1115_3"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.split:179 %mul_ln1115_1 = mul i29 %sext_ln1115_3, i29 %sext_ln1115_2

]]></Node>
<StgValue><ssdm name="mul_ln1115_1"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="12">
<![CDATA[
.split:181 %X_buf_load_2 = load i12 %X_buf_addr_2

]]></Node>
<StgValue><ssdm name="X_buf_load_2"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="12">
<![CDATA[
.split:182 %X_buf4_load_2 = load i12 %X_buf4_addr_2

]]></Node>
<StgValue><ssdm name="X_buf4_load_2"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="12">
<![CDATA[
.split:183 %X_buf5_load_2 = load i12 %X_buf5_addr_2

]]></Node>
<StgValue><ssdm name="X_buf5_load_2"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
.split:184 %r_V_2 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_2, i16 %X_buf4_load_2, i16 %X_buf5_load_2, i2 %select_ln46_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="12">
<![CDATA[
.split:190 %X_buf_load_3 = load i12 %X_buf_addr_3

]]></Node>
<StgValue><ssdm name="X_buf_load_3"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="12">
<![CDATA[
.split:191 %X_buf4_load_3 = load i12 %X_buf4_addr_3

]]></Node>
<StgValue><ssdm name="X_buf4_load_3"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="12">
<![CDATA[
.split:192 %X_buf5_load_3 = load i12 %X_buf5_addr_3

]]></Node>
<StgValue><ssdm name="X_buf5_load_3"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
.split:193 %r_V_3 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_3, i16 %X_buf4_load_3, i16 %X_buf5_load_3, i2 %select_ln46_2

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="12">
<![CDATA[
.split:199 %X_buf_load_4 = load i12 %X_buf_addr_4

]]></Node>
<StgValue><ssdm name="X_buf_load_4"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="12">
<![CDATA[
.split:200 %X_buf4_load_4 = load i12 %X_buf4_addr_4

]]></Node>
<StgValue><ssdm name="X_buf4_load_4"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="12">
<![CDATA[
.split:201 %X_buf5_load_4 = load i12 %X_buf5_addr_4

]]></Node>
<StgValue><ssdm name="X_buf5_load_4"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
.split:204 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_4, i16 %W_buf6_load_4, i16 %W_buf7_load_4, i16 %W_buf8_load_4, i16 %W_buf9_load_4, i16 %W_buf10_load_4, i16 %W_buf11_load_4, i3 %select_ln46

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="12">
<![CDATA[
.split:208 %X_buf_load_5 = load i12 %X_buf_addr_5

]]></Node>
<StgValue><ssdm name="X_buf_load_5"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="12">
<![CDATA[
.split:209 %X_buf4_load_5 = load i12 %X_buf4_addr_5

]]></Node>
<StgValue><ssdm name="X_buf4_load_5"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="12">
<![CDATA[
.split:210 %X_buf5_load_5 = load i12 %X_buf5_addr_5

]]></Node>
<StgValue><ssdm name="X_buf5_load_5"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
.split:213 %tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_5, i16 %W_buf6_load_5, i16 %W_buf7_load_5, i16 %W_buf8_load_5, i16 %W_buf9_load_5, i16 %W_buf10_load_5, i16 %W_buf11_load_5, i3 %select_ln46

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="355" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="7">
<![CDATA[
.split:108 %W_buf_load_6 = load i7 %W_buf_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_load_6"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="7">
<![CDATA[
.split:110 %W_buf6_load_6 = load i7 %W_buf6_addr_6

]]></Node>
<StgValue><ssdm name="W_buf6_load_6"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="7">
<![CDATA[
.split:112 %W_buf7_load_6 = load i7 %W_buf7_addr_6

]]></Node>
<StgValue><ssdm name="W_buf7_load_6"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="7">
<![CDATA[
.split:114 %W_buf8_load_6 = load i7 %W_buf8_addr_6

]]></Node>
<StgValue><ssdm name="W_buf8_load_6"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="7">
<![CDATA[
.split:116 %W_buf9_load_6 = load i7 %W_buf9_addr_6

]]></Node>
<StgValue><ssdm name="W_buf9_load_6"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="7">
<![CDATA[
.split:118 %W_buf10_load_6 = load i7 %W_buf10_addr_6

]]></Node>
<StgValue><ssdm name="W_buf10_load_6"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="7">
<![CDATA[
.split:120 %W_buf11_load_6 = load i7 %W_buf11_addr_6

]]></Node>
<StgValue><ssdm name="W_buf11_load_6"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="12">
<![CDATA[
.split:147 %zext_ln1116_7 = zext i12 %add_ln1116_6

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:148 %X_buf_addr_6 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="X_buf_addr_6"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:155 %X_buf4_addr_6 = getelementptr i16 %X_buf4, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="X_buf4_addr_6"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:162 %X_buf5_addr_6 = getelementptr i16 %X_buf5, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="X_buf5_addr_6"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:171 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:180 %trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_1, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="29" op_0_bw="16">
<![CDATA[
.split:185 %sext_ln1115_4 = sext i16 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1115_4"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="29" op_0_bw="16">
<![CDATA[
.split:187 %sext_ln1115_5 = sext i16 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln1115_5"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.split:188 %mul_ln1115_2 = mul i29 %sext_ln1115_5, i29 %sext_ln1115_4

]]></Node>
<StgValue><ssdm name="mul_ln1115_2"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="29" op_0_bw="16">
<![CDATA[
.split:194 %sext_ln1115_6 = sext i16 %r_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1115_6"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="29" op_0_bw="16">
<![CDATA[
.split:196 %sext_ln1115_7 = sext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln1115_7"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.split:197 %mul_ln1115_3 = mul i29 %sext_ln1115_7, i29 %sext_ln1115_6

]]></Node>
<StgValue><ssdm name="mul_ln1115_3"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="12">
<![CDATA[
.split:199 %X_buf_load_4 = load i12 %X_buf_addr_4

]]></Node>
<StgValue><ssdm name="X_buf_load_4"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="12">
<![CDATA[
.split:200 %X_buf4_load_4 = load i12 %X_buf4_addr_4

]]></Node>
<StgValue><ssdm name="X_buf4_load_4"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="12">
<![CDATA[
.split:201 %X_buf5_load_4 = load i12 %X_buf5_addr_4

]]></Node>
<StgValue><ssdm name="X_buf5_load_4"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
.split:202 %r_V_4 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_4, i16 %X_buf4_load_4, i16 %X_buf5_load_4, i2 %select_ln46_2

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="12">
<![CDATA[
.split:208 %X_buf_load_5 = load i12 %X_buf_addr_5

]]></Node>
<StgValue><ssdm name="X_buf_load_5"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="12">
<![CDATA[
.split:209 %X_buf4_load_5 = load i12 %X_buf4_addr_5

]]></Node>
<StgValue><ssdm name="X_buf4_load_5"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="12">
<![CDATA[
.split:210 %X_buf5_load_5 = load i12 %X_buf5_addr_5

]]></Node>
<StgValue><ssdm name="X_buf5_load_5"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
.split:211 %r_V_5 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_5, i16 %X_buf4_load_5, i16 %X_buf5_load_5, i2 %select_ln46_2

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="12">
<![CDATA[
.split:217 %X_buf_load_6 = load i12 %X_buf_addr_6

]]></Node>
<StgValue><ssdm name="X_buf_load_6"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="12">
<![CDATA[
.split:218 %X_buf4_load_6 = load i12 %X_buf4_addr_6

]]></Node>
<StgValue><ssdm name="X_buf4_load_6"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="12">
<![CDATA[
.split:219 %X_buf5_load_6 = load i12 %X_buf5_addr_6

]]></Node>
<StgValue><ssdm name="X_buf5_load_6"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
.split:222 %tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_load_6, i16 %W_buf6_load_6, i16 %W_buf7_load_6, i16 %W_buf8_load_6, i16 %W_buf9_load_6, i16 %W_buf10_load_6, i16 %W_buf11_load_6, i3 %select_ln46

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:189 %trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_2, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:198 %trunc_ln708_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_3, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="29" op_0_bw="16">
<![CDATA[
.split:203 %sext_ln1115_8 = sext i16 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1115_8"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="29" op_0_bw="16">
<![CDATA[
.split:205 %sext_ln1115_9 = sext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln1115_9"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.split:206 %mul_ln1115_4 = mul i29 %sext_ln1115_9, i29 %sext_ln1115_8

]]></Node>
<StgValue><ssdm name="mul_ln1115_4"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="29" op_0_bw="16">
<![CDATA[
.split:212 %sext_ln1115_10 = sext i16 %r_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1115_10"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="29" op_0_bw="16">
<![CDATA[
.split:214 %sext_ln1115_11 = sext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln1115_11"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.split:215 %mul_ln1115_5 = mul i29 %sext_ln1115_11, i29 %sext_ln1115_10

]]></Node>
<StgValue><ssdm name="mul_ln1115_5"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="12">
<![CDATA[
.split:217 %X_buf_load_6 = load i12 %X_buf_addr_6

]]></Node>
<StgValue><ssdm name="X_buf_load_6"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="12">
<![CDATA[
.split:218 %X_buf4_load_6 = load i12 %X_buf4_addr_6

]]></Node>
<StgValue><ssdm name="X_buf4_load_6"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="12">
<![CDATA[
.split:219 %X_buf5_load_6 = load i12 %X_buf5_addr_6

]]></Node>
<StgValue><ssdm name="X_buf5_load_6"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
.split:220 %r_V_6 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %X_buf_load_6, i16 %X_buf4_load_6, i16 %X_buf5_load_6, i2 %select_ln46_2

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:226 %add_ln703_1 = add i16 %trunc_ln708_1, i16 %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:227 %add_ln703_2 = add i16 %add_ln703_1, i16 %trunc_ln4

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:207 %trunc_ln708_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_4, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:216 %trunc_ln708_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_5, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="29" op_0_bw="16">
<![CDATA[
.split:221 %sext_ln1115_12 = sext i16 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1115_12"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="29" op_0_bw="16">
<![CDATA[
.split:223 %sext_ln1115_13 = sext i16 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln1115_13"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.split:224 %mul_ln1115_6 = mul i29 %sext_ln1115_13, i29 %sext_ln1115_12

]]></Node>
<StgValue><ssdm name="mul_ln1115_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="405" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:225 %trunc_ln708_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1115_6, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:228 %add_ln703_3 = add i16 %trunc_ln708_3, i16 %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:229 %add_ln703_4 = add i16 %trunc_ln708_5, i16 %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:230 %add_ln703_5 = add i16 %add_ln703_4, i16 %add_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:2 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:121 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:124 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:231 %add_ln703_6 = add i16 %add_ln703_5, i16 %add_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:232 %add_ln703_7 = add i16 %accu_V, i16 %add_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.split:234 %br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="2" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %trunc_ln703 = trunc i3 %select_ln35

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %p_read_4, i2 %trunc_ln703

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %add_ln703 = add i16 %tmp_2, i16 %accu_V

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %switch_ln78 = switch i2 %trunc_ln703, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln78"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln703" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch2:0 %store_ln78 = store i16 %add_ln703, i9 %Y_buf2_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln703" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln78 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln703" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch1:0 %store_ln78 = store i16 %add_ln703, i9 %Y_buf1_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln703" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln78 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln703" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch0:0 %store_ln78 = store i16 %add_ln703, i9 %Y_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln703" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln78 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln703" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
branch3:0 %store_ln78 = store i16 %add_ln703, i9 %Y_buf3_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln703" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln78 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19:0 %add_ln38 = add i3 %select_ln35, i3 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19:1 %add_ln35_1 = add i8 %indvar_flatten71, i8 1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19:2 %select_ln35_9 = select i1 %icmp_ln35, i8 1, i8 %add_ln35_1

]]></Node>
<StgValue><ssdm name="select_ln35_9"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i19:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
