INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:19:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 2.501ns (36.940%)  route 4.269ns (63.060%))
  Logic Levels:           27  (CARRY4=16 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2889, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X92Y106        FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y106        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mulf1/operator/sigProdExt_c2_reg[10]/Q
                         net (fo=1, routed)           0.511     1.273    mulf1/operator/sigProdExt_c2[10]
    SLICE_X90Y105        LUT6 (Prop_lut6_I0_O)        0.043     1.316 r  mulf1/operator/level5_c1[6]_i_8__0/O
                         net (fo=1, routed)           0.289     1.606    mulf1/operator/level5_c1[6]_i_8__0_n_0
    SLICE_X91Y104        LUT5 (Prop_lut5_I3_O)        0.043     1.649 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.649    mulf1/operator/RoundingAdder/S[0]
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.900 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.900    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X91Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.949 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.949    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X91Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.998 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.998    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.047 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.047    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4__0_n_0
    SLICE_X91Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.096 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.096    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X91Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.145 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.145    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X91Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.194 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     2.194    mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0_n_0
    SLICE_X91Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.243 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     2.243    mulf1/operator/RoundingAdder/ltOp_carry__2_i_15__0_n_0
    SLICE_X91Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.347 r  mulf1/operator/RoundingAdder/ltOp_carry__1_i_11__0/O[0]
                         net (fo=14, routed)          0.265     2.612    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X93Y113        LUT2 (Prop_lut2_I1_O)        0.120     2.732 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0/O
                         net (fo=19, routed)          0.352     3.084    mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0_n_0
    SLICE_X92Y113        LUT6 (Prop_lut6_I3_O)        0.043     3.127 f  mulf1/operator/RoundingAdder/level4_c1[8]_i_8/O
                         net (fo=1, routed)           0.417     3.544    mulf1/operator/RoundingAdder/level4_c1[8]_i_8_n_0
    SLICE_X95Y112        LUT5 (Prop_lut5_I4_O)        0.043     3.587 r  mulf1/operator/RoundingAdder/level4_c1[8]_i_4/O
                         net (fo=5, routed)           0.094     3.682    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X95Y112        LUT4 (Prop_lut4_I0_O)        0.043     3.725 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_6__0/O
                         net (fo=21, routed)          0.271     3.996    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/sfracX1__0
    SLICE_X92Y110        LUT6 (Prop_lut6_I1_O)        0.043     4.039 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_2__0/O
                         net (fo=5, routed)           0.239     4.278    mem_controller3/read_arbiter/data/excExpFracY_c0[7]
    SLICE_X93Y110        LUT6 (Prop_lut6_I5_O)        0.043     4.321 r  mem_controller3/read_arbiter/data/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.433     4.754    addf1/operator/DI[3]
    SLICE_X89Y111        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.938 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.938    addf1/operator/ltOp_carry_n_0
    SLICE_X89Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.987 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    addf1/operator/ltOp_carry__0_n_0
    SLICE_X89Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.036 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.036    addf1/operator/ltOp_carry__1_n_0
    SLICE_X89Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.085 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.085    addf1/operator/ltOp_carry__2_n_0
    SLICE_X89Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.212 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=88, routed)          0.323     5.535    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X91Y115        LUT6 (Prop_lut6_I0_O)        0.130     5.665 r  mem_controller3/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, routed)           0.170     5.835    addf1/operator/p_1_in[0]
    SLICE_X90Y114        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.111 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.111    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.213 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.410     6.623    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X91Y114        LUT6 (Prop_lut6_I3_O)        0.119     6.742 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.191     6.933    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X90Y116        LUT4 (Prop_lut4_I0_O)        0.043     6.976 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.302     7.278    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X89Y116        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2889, unset)         0.483     7.683    addf1/operator/RightShifterComponent/clk
    SLICE_X89Y116        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X89Y116        FDRE (Setup_fdre_C_R)       -0.295     7.352    addf1/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.074    




