transcript off
onbreak {quit -force}
onerror {quit -force}
transcript on

vlib work
vlib activehdl/xilinx_vip
vlib activehdl/xpm
vlib activehdl/axi_infrastructure_v1_1_0
vlib activehdl/axi_vip_v1_1_17
vlib activehdl/processing_system7_vip_v1_0_19
vlib activehdl/xil_defaultlib
vlib activehdl/axi_bram_ctrl_v4_1_10
vlib activehdl/axi_lite_ipif_v3_0_4
vlib activehdl/lib_cdc_v1_0_3
vlib activehdl/interrupt_control_v3_1_5
vlib activehdl/axi_gpio_v2_0_33
vlib activehdl/xlconstant_v1_1_9
vlib activehdl/proc_sys_reset_v5_0_15
vlib activehdl/smartconnect_v1_0
vlib activehdl/axi_register_slice_v2_1_31

vmap xilinx_vip activehdl/xilinx_vip
vmap xpm activehdl/xpm
vmap axi_infrastructure_v1_1_0 activehdl/axi_infrastructure_v1_1_0
vmap axi_vip_v1_1_17 activehdl/axi_vip_v1_1_17
vmap processing_system7_vip_v1_0_19 activehdl/processing_system7_vip_v1_0_19
vmap xil_defaultlib activehdl/xil_defaultlib
vmap axi_bram_ctrl_v4_1_10 activehdl/axi_bram_ctrl_v4_1_10
vmap axi_lite_ipif_v3_0_4 activehdl/axi_lite_ipif_v3_0_4
vmap lib_cdc_v1_0_3 activehdl/lib_cdc_v1_0_3
vmap interrupt_control_v3_1_5 activehdl/interrupt_control_v3_1_5
vmap axi_gpio_v2_0_33 activehdl/axi_gpio_v2_0_33
vmap xlconstant_v1_1_9 activehdl/xlconstant_v1_1_9
vmap proc_sys_reset_v5_0_15 activehdl/proc_sys_reset_v5_0_15
vmap smartconnect_v1_0 activehdl/smartconnect_v1_0
vmap axi_register_slice_v2_1_31 activehdl/axi_register_slice_v2_1_31

vlog -work xilinx_vip  -sv2k12 "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93  \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work axi_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_17  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/4d04/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_19  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_processing_system7_0_0/sim/design_citireSD_processing_system7_0_0.v" \

vcom -work axi_bram_ctrl_v4_1_10 -93  \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/design_citireSD/ip/design_citireSD_axi_bram_ctrl_0_0/sim/design_citireSD_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_bram_ctrl_1_0/sim/design_citireSD_axi_bram_ctrl_1_0.vhd" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_bram_ctrl_2_0/sim/design_citireSD_axi_bram_ctrl_2_0.vhd" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_bram_ctrl_3_0/sim/design_citireSD_axi_bram_ctrl_3_0.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -93  \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work lib_cdc_v1_0_3 -93  \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work interrupt_control_v3_1_5 -93  \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_33 -93  \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/design_citireSD/ip/design_citireSD_axi_gpio_0_0/sim/design_citireSD_axi_gpio_0_0.vhd" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_gpio_1_0/sim/design_citireSD_axi_gpio_1_0.vhd" \

vlog -work xlconstant_v1_1_9  -v2k5 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_0/sim/bd_c60d_one_0.v" \

vcom -work proc_sys_reset_v5_0_15 -93  \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_1/sim/bd_c60d_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/3718/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_2/sim/bd_c60d_arsw_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_3/sim/bd_c60d_rsw_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_4/sim/bd_c60d_awsw_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_5/sim/bd_c60d_wsw_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_6/sim/bd_c60d_bsw_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/98d8/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_7/sim/bd_c60d_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/2da8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_8/sim/bd_c60d_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/a950/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_9/sim/bd_c60d_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/cef3/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_10/sim/bd_c60d_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_11/sim/bd_c60d_sarn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_12/sim/bd_c60d_srn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_13/sim/bd_c60d_sawn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_14/sim/bd_c60d_swn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_15/sim/bd_c60d_sbn_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/7f4f/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_16/sim/bd_c60d_m00s2a_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_17/sim/bd_c60d_m00arn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_18/sim/bd_c60d_m00rn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_19/sim/bd_c60d_m00awn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_20/sim/bd_c60d_m00wn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_21/sim/bd_c60d_m00bn_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/1f04/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_22/sim/bd_c60d_m00e_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_23/sim/bd_c60d_m01s2a_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_24/sim/bd_c60d_m01arn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_25/sim/bd_c60d_m01rn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_26/sim/bd_c60d_m01awn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_27/sim/bd_c60d_m01wn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_28/sim/bd_c60d_m01bn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_29/sim/bd_c60d_m01e_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_30/sim/bd_c60d_m02s2a_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_31/sim/bd_c60d_m02arn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_32/sim/bd_c60d_m02rn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_33/sim/bd_c60d_m02awn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_34/sim/bd_c60d_m02wn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_35/sim/bd_c60d_m02bn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_36/sim/bd_c60d_m02e_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_37/sim/bd_c60d_m03s2a_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_38/sim/bd_c60d_m03arn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_39/sim/bd_c60d_m03rn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_40/sim/bd_c60d_m03awn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_41/sim/bd_c60d_m03wn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_42/sim/bd_c60d_m03bn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_43/sim/bd_c60d_m03e_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_44/sim/bd_c60d_m04s2a_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_45/sim/bd_c60d_m04arn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_46/sim/bd_c60d_m04rn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_47/sim/bd_c60d_m04awn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_48/sim/bd_c60d_m04wn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_49/sim/bd_c60d_m04bn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_50/sim/bd_c60d_m04e_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_51/sim/bd_c60d_m05s2a_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_52/sim/bd_c60d_m05arn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_53/sim/bd_c60d_m05rn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_54/sim/bd_c60d_m05awn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_55/sim/bd_c60d_m05wn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_56/sim/bd_c60d_m05bn_0.sv" \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/ip/ip_57/sim/bd_c60d_m05e_0.sv" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/bd_0/sim/bd_c60d.v" \

vlog -work axi_register_slice_v2_1_31  -v2k5 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/ec67/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/b28c/hdl" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Citire_SD.gen/sources_1/bd/design_citireSD/ipshared/c783/hdl/verilog" "+incdir+C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_17 -l processing_system7_vip_v1_0_19 -l xil_defaultlib -l axi_bram_ctrl_v4_1_10 -l axi_lite_ipif_v3_0_4 -l lib_cdc_v1_0_3 -l interrupt_control_v3_1_5 -l axi_gpio_v2_0_33 -l xlconstant_v1_1_9 -l proc_sys_reset_v5_0_15 -l smartconnect_v1_0 -l axi_register_slice_v2_1_31 \
"../../../bd/design_citireSD/ip/design_citireSD_axi_smc_0/sim/design_citireSD_axi_smc_0.v" \

vcom -work xil_defaultlib -93  \
"../../../bd/design_citireSD/ip/design_citireSD_rst_ps7_0_50M_0/sim/design_citireSD_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_citireSD/sim/design_citireSD.vhd" \

vlog -work xil_defaultlib \
"glbl.v"

