// SDRAM PMC register generated by tool warmboot_code_gen
// LPDDR2 only
#define APBDEV_PMC_SCRATCH5_0_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_MA_RANGE   7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH5_0_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_OP_RANGE  15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH5_0_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_MA_RANGE        23:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH5_0_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_OP_RANGE        31:24
// DDR3 only
#define APBDEV_PMC_SCRATCH5_0_EMC_MRS_0_MRS_ADR_RANGE                       13: 0
// DDR3 only
#define APBDEV_PMC_SCRATCH5_0_EMC_EMRS_0_EMRS_ADR_RANGE                     27:14
// DDR3 only
#define APBDEV_PMC_SCRATCH5_0_EMC_MRS_0_MRS_BA_RANGE                        29:28
// DDR3 only
#define APBDEV_PMC_SCRATCH5_0_EMC_MRS_0_MRS_DEV_SELECTN_RANGE               31:30

// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_DEV_SELECTN_RANGE\
                                                                             1: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_DEV_SELECTN_RANGE\
                                                                             3: 2
// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_LONG_CNT_RANGE\
                                                                             4: 4
// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_EXT_CNT_RANGE\
                                                                             5: 5
// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_LONG_CNT_RANGE\
                                                                             6: 6
// LPDDR2 only
#define APBDEV_PMC_SCRATCH6_0_EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_EXT_CNT_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH6_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_DIVISOR_RANGE\
                                                                            15: 8
#define APBDEV_PMC_SCRATCH6_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_DIVISOR_RANGE\
                                                                            23:16
#define APBDEV_PMC_SCRATCH6_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_SRC_RANGE\
                                                                            26:24
#define APBDEV_PMC_SCRATCH6_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_SRC_RANGE\
                                                                            29:27
#define APBDEV_PMC_SCRATCH6_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_DDLL_CLK_SEL_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_PTS_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KCP_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH7_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_FORCE_CC_TRIGGER_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_INVERT_DCD_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_CLK_DIV2_EN_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_USE_32KHZ_AS_CLK_M_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_PLLP_OUT_FOR_EMC_EN_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_PLLC_OUT_FOR_EMC_EN_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_MC_EMC_SAME_FREQ_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_OVERRIDE_SYNCMUX_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VCO_SEL_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_SYNC_MUX_CTRL_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_ENABLE_SW_OVERRIDE_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_IDDQ_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_EN_LCKDET_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_LOCK_OVERRIDE_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH7_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KVCO_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH7_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE  21:21
#define APBDEV_PMC_SCRATCH7_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_LATCH_CMD_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH7_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH7_0_EMC_RC_0_RC_RANGE                             31:24

// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_EMC_MRW6_0_MRW6_OP_SP0_RANGE                   7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_EMC_MRW6_0_MRW6_OP_SP1_RANGE                  15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_EMC_MRW6_0_MRW6_MA_RANGE                      23:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_EMC_MRW6_0_MRW6_SP_SELECTN_RANGE              25:24
// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_EMC_MRW6_0_USE_MRW6_LONG_CNT_RANGE            26:26
// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_EMC_MRW6_0_USE_MRW6_EXT_CNT_RANGE             27:27
// LPDDR2 only
#define APBDEV_PMC_SCRATCH8_0_EMC_MRW6_0_MRW6_DEV_SELECTN_RANGE             29:28
// DDR3 only
#define APBDEV_PMC_SCRATCH8_0_EMC_EMRS2_0_EMRS2_ADR_RANGE                   13: 0
// DDR3 only
#define APBDEV_PMC_SCRATCH8_0_EMC_EMRS3_0_EMRS3_ADR_RANGE                   27:14
// DDR3 only
#define APBDEV_PMC_SCRATCH8_0_EMC_EMRS_0_EMRS_BA_RANGE                      29:28
#define APBDEV_PMC_SCRATCH8_0_EMC_PMACRO_BG_BIAS_CTRL_0_0_XM2COMP_BG_ILVL_CTRL_RANGE\
                                                                            31:30

// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_EMC_MRW8_0_MRW8_OP_SP0_RANGE                   7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_EMC_MRW8_0_MRW8_OP_SP1_RANGE                  15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_EMC_MRW8_0_MRW8_MA_RANGE                      23:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_EMC_MRW8_0_MRW8_SP_SELECTN_RANGE              25:24
// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_EMC_MRW8_0_USE_MRW8_LONG_CNT_RANGE            26:26
// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_EMC_MRW8_0_USE_MRW8_EXT_CNT_RANGE             27:27
// LPDDR2 only
#define APBDEV_PMC_SCRATCH9_0_EMC_MRW8_0_MRW8_DEV_SELECTN_RANGE             29:28
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_EMC_WARM_BOOT_MRS_EXTRA_0_MRS_ADR_RANGE       13: 0
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_EMC_EMRS_0_EMRS_DEV_SELECTN_RANGE             15:14
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_EMC_EMRS2_0_EMRS2_BA_RANGE                    17:16
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_EMC_EMRS2_0_EMRS2_DEV_SELECTN_RANGE           19:18
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_EMC_EMRS3_0_EMRS3_BA_RANGE                    21:20
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_EMC_EMRS3_0_EMRS3_DEV_SELECTN_RANGE           23:22
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_EMC_WARM_BOOT_MRS_EXTRA_0_MRS_DEV_SELECTN_RANGE\
                                                                            25:24
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_EMC_WARM_BOOT_MRS_EXTRA_0_MRS_BA_RANGE        27:26
// DDR3 only
#define APBDEV_PMC_SCRATCH9_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH9_0_EMC_PIN_GPIO_RANGE                            31:30

// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_EMC_MRW9_0_MRW9_OP_SP0_RANGE                  7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_EMC_MRW9_0_MRW9_OP_SP1_RANGE                 15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_EMC_MRW9_0_MRW9_MA_RANGE                     23:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_EMC_MRW9_0_MRW9_SP_SELECTN_RANGE             25:24
// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_EMC_MRW9_0_USE_MRW9_LONG_CNT_RANGE           26:26
// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_EMC_MRW9_0_USE_MRW9_EXT_CNT_RANGE            27:27
// LPDDR2 only
#define APBDEV_PMC_SCRATCH10_0_EMC_MRW9_0_MRW9_DEV_SELECTN_RANGE            29:28
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_MRS_0_USE_MRS_LONG_CNT_RANGE              0: 0
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_MRS_0_USE_MRS_EXT_CNT_RANGE               1: 1
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_EMRS_0_USE_EMRS_LONG_CNT_RANGE            2: 2
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_EMRS_0_USE_EMRS_EXT_CNT_RANGE             3: 3
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_EMRS2_0_USE_EMRS2_LONG_CNT_RANGE          4: 4
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_EMRS2_0_USE_EMRS2_EXT_CNT_RANGE           5: 5
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_EMRS3_0_USE_EMRS3_LONG_CNT_RANGE          6: 6
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_EMRS3_0_USE_EMRS3_EXT_CNT_RANGE           7: 7
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_EXT_CNT_RANGE\
                                                                             8: 8
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_LONG_CNT_RANGE\
                                                                             9: 9
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE 10:10
// DDR3 only
#define APBDEV_PMC_SCRATCH10_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH10_0_EMC_PIN_GPIO_EN_RANGE                        31:30

// LPDDR2 only
#define APBDEV_PMC_SCRATCH11_0_EMC_MRW10_0_MRW10_OP_SP0_RANGE                7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH11_0_EMC_MRW10_0_MRW10_OP_SP1_RANGE               15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH11_0_EMC_MRW10_0_MRW10_MA_RANGE                   23:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH11_0_EMC_MRW10_0_MRW10_SP_SELECTN_RANGE           25:24
// LPDDR2 only
#define APBDEV_PMC_SCRATCH11_0_EMC_MRW10_0_USE_MRW10_LONG_CNT_RANGE         26:26
// LPDDR2 only
#define APBDEV_PMC_SCRATCH11_0_EMC_MRW10_0_USE_MRW10_EXT_CNT_RANGE          27:27
// LPDDR2 only
#define APBDEV_PMC_SCRATCH11_0_EMC_MRW10_0_MRW10_DEV_SELECTN_RANGE          29:28
#define APBDEV_PMC_SCRATCH11_0_EMC_DEV_SELN_RANGE                           31:30

// LPDDR2 only
#define APBDEV_PMC_SCRATCH12_0_EMC_MRW12_0_MRW12_OP_SP0_RANGE                7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH12_0_EMC_MRW12_0_MRW12_OP_SP1_RANGE               15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH12_0_EMC_MRW12_0_MRW12_MA_RANGE                   23:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH12_0_EMC_MRW12_0_MRW12_SP_SELECTN_RANGE           25:24
// LPDDR2 only
#define APBDEV_PMC_SCRATCH12_0_EMC_MRW12_0_USE_MRW12_LONG_CNT_RANGE         26:26
// LPDDR2 only
#define APBDEV_PMC_SCRATCH12_0_EMC_MRW12_0_USE_MRW12_EXT_CNT_RANGE          27:27
// LPDDR2 only
#define APBDEV_PMC_SCRATCH12_0_EMC_MRW12_0_MRW12_DEV_SELECTN_RANGE          29:28
#define APBDEV_PMC_SCRATCH12_0_EMC_ZCAL_WARM_COLD_BOOT_ENABLE_RANGE         31:30

// LPDDR2 only
#define APBDEV_PMC_SCRATCH13_0_EMC_MRW13_0_MRW13_OP_SP0_RANGE                7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH13_0_EMC_MRW13_0_MRW13_OP_SP1_RANGE               15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH13_0_EMC_MRW13_0_MRW13_MA_RANGE                   23:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH13_0_EMC_MRW13_0_MRW13_SP_SELECTN_RANGE           25:24
// LPDDR2 only
#define APBDEV_PMC_SCRATCH13_0_EMC_MRW13_0_USE_MRW13_LONG_CNT_RANGE         26:26
// LPDDR2 only
#define APBDEV_PMC_SCRATCH13_0_EMC_MRW13_0_USE_MRW13_EXT_CNT_RANGE          27:27
// LPDDR2 only
#define APBDEV_PMC_SCRATCH13_0_EMC_MRW13_0_MRW13_DEV_SELECTN_RANGE          29:28
#define APBDEV_PMC_SCRATCH13_0_EMC_DIG_DLL_PERIOD_WARM_BOOT_RANGE           31:30

// LPDDR2 only
#define APBDEV_PMC_SCRATCH14_0_EMC_MRW14_0_MRW14_OP_SP0_RANGE                7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH14_0_EMC_MRW14_0_MRW14_OP_SP1_RANGE               15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH14_0_EMC_MRW14_0_MRW14_MA_RANGE                   23:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH14_0_EMC_MRW14_0_MRW14_SP_SELECTN_RANGE           25:24
// LPDDR2 only
#define APBDEV_PMC_SCRATCH14_0_EMC_MRW14_0_USE_MRW14_LONG_CNT_RANGE         26:26
// LPDDR2 only
#define APBDEV_PMC_SCRATCH14_0_EMC_MRW14_0_USE_MRW14_EXT_CNT_RANGE          27:27
// LPDDR2 only
#define APBDEV_PMC_SCRATCH14_0_EMC_MRW14_0_MRW14_DEV_SELECTN_RANGE          29:28
#define APBDEV_PMC_SCRATCH14_0_EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH14_0_EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_RANGE\
                                                                            31:31

// LPDDR2 only
#define APBDEV_PMC_SCRATCH15_0_EMC_MRW_0_MRW_OP_RANGE                        7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH15_0_EMC_MRW_0_MRW_MA_RANGE                       15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH15_0_EMC_MRW_0_USE_MRW_LONG_CNT_RANGE             16:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH15_0_EMC_MRW_0_USE_MRW_EXT_CNT_RANGE              17:17
// LPDDR2 only
#define APBDEV_PMC_SCRATCH15_0_EMC_MRW_0_MRW_DEV_SELECTN_RANGE              19:18
#define APBDEV_PMC_SCRATCH15_0_EMC_QRST_0_QRST_RANGE                        26:20
#define APBDEV_PMC_SCRATCH15_0_EMC_QRST_0_QRST_DURATION_RANGE               31:27

// LPDDR2 only
#define APBDEV_PMC_SCRATCH16_0_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_OP_RANGE        7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH16_0_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_MA_RANGE       15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH16_0_EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_LONG_CNT_RANGE\
                                                                            16:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH16_0_EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_EXT_CNT_RANGE\
                                                                            17:17
// LPDDR2 only
#define APBDEV_PMC_SCRATCH16_0_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_DEV_SELECTN_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH16_0_EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVUP_RANGE   25:20
#define APBDEV_PMC_SCRATCH16_0_EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVDN_RANGE   31:26

// LPDDR2 only
#define APBDEV_PMC_SCRATCH17_0_EMC_MRW2_0_MRW2_OP_RANGE                      7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH17_0_EMC_MRW2_0_MRW2_MA_RANGE                     15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH17_0_EMC_MRW2_0_USE_MRW2_LONG_CNT_RANGE           16:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH17_0_EMC_MRW2_0_USE_MRW2_EXT_CNT_RANGE            17:17
// LPDDR2 only
#define APBDEV_PMC_SCRATCH17_0_EMC_MRW2_0_MRW2_DEV_SELECTN_RANGE            19:18
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH17_0_EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11_RANGE\
                                                                            31:31

// LPDDR2 only
#define APBDEV_PMC_SCRATCH18_0_EMC_MRW3_0_MRW3_OP_RANGE                      7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH18_0_EMC_MRW3_0_MRW3_MA_RANGE                     15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH18_0_EMC_MRW3_0_USE_MRW3_LONG_CNT_RANGE           16:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH18_0_EMC_MRW3_0_USE_MRW3_EXT_CNT_RANGE            17:17
// LPDDR2 only
#define APBDEV_PMC_SCRATCH18_0_EMC_MRW3_0_MRW3_DEV_SELECTN_RANGE            19:18
#define APBDEV_PMC_SCRATCH18_0_EMC_TXSRDLL_0_TXSRDLL_RANGE                  31:20

// LPDDR2 only
#define APBDEV_PMC_SCRATCH19_0_EMC_MRW4_0_MRW4_OP_RANGE                      7: 0
// LPDDR2 only
#define APBDEV_PMC_SCRATCH19_0_EMC_MRW4_0_MRW4_MA_RANGE                     15: 8
// LPDDR2 only
#define APBDEV_PMC_SCRATCH19_0_EMC_MRW4_0_USE_MRW4_LONG_CNT_RANGE           16:16
// LPDDR2 only
#define APBDEV_PMC_SCRATCH19_0_EMC_MRW4_0_USE_MRW4_EXT_CNT_RANGE            17:17
// LPDDR2 only
#define APBDEV_PMC_SCRATCH19_0_EMC_MRW4_0_MRW4_DEV_SELECTN_RANGE            19:18
#define APBDEV_PMC_SCRATCH19_0_EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_RANGE          31:20

#define APBDEV_PMC_SCRATCH22_0_EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_RANGE        7: 0
#define APBDEV_PMC_SCRATCH22_0_EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_RANGE       15: 8
#define APBDEV_PMC_SCRATCH22_0_EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_RANGE       23:16
#define APBDEV_PMC_SCRATCH22_0_EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_RANGE       31:24

#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_DELAY_RANGE\
                                                                            15:11
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_RANGE    18:16
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_WAIT_AFTER_EN_RANGE\
                                                                            23:19
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_NUM_SAMPLES_RANGE\
                                                                            28:25
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_RANGE  29:29
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH23_0_EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_RANGE   31:31

#define APBDEV_PMC_SCRATCH24_0_EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_SEL_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH24_0_EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH24_0_EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_SEL_RANGE\
                                                                            14: 8
#define APBDEV_PMC_SCRATCH24_0_EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH24_0_EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_SEL_RANGE\
                                                                            22:16
#define APBDEV_PMC_SCRATCH24_0_EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH24_0_EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_SEL_RANGE\
                                                                            30:24
#define APBDEV_PMC_SCRATCH24_0_EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH25_0_EMC_PMACRO_BRICK_CTRL_RFU1_0_CMD_BRICK_CTRL_RFU1_RANGE\
                                                                            15: 0
#define APBDEV_PMC_SCRATCH25_0_EMC_PMACRO_BRICK_CTRL_RFU1_0_DATA_BRICK_CTRL_RFU1_RANGE\
                                                                            31:16

#define APBDEV_PMC_SCRATCH26_0_EMC_PMACRO_BRICK_CTRL_RFU2_0_CMD_BRICK_CTRL_RFU2_RANGE\
                                                                            15: 0
#define APBDEV_PMC_SCRATCH26_0_EMC_PMACRO_BRICK_CTRL_RFU2_0_DATA_BRICK_CTRL_RFU2_RANGE\
                                                                            31:16

#define APBDEV_PMC_SCRATCH27_0_EMC_PMC_SCRATCH1_0_SCRATCH1_RANGE            31: 0

#define APBDEV_PMC_SCRATCH28_0_EMC_PMC_SCRATCH2_0_SCRATCH2_RANGE            31: 0

#define APBDEV_PMC_SCRATCH29_0_EMC_PMC_SCRATCH3_0_SCRATCH3_RANGE            31: 0

#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ0_RFU_BYTE0_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ1_RFU_BYTE0_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ2_RFU_BYTE0_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ3_RFU_BYTE0_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ4_RFU_BYTE0_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ5_RFU_BYTE0_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ6_RFU_BYTE0_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ7_RFU_BYTE0_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ0_RFU_BYTE1_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ1_RFU_BYTE1_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ2_RFU_BYTE1_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ3_RFU_BYTE1_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ4_RFU_BYTE1_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ5_RFU_BYTE1_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ6_RFU_BYTE1_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH30_0_EMC_PMACRO_PERBIT_RFU_CTRL_0_0_DQ7_RFU_BYTE1_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ0_RFU_BYTE2_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ1_RFU_BYTE2_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ2_RFU_BYTE2_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ3_RFU_BYTE2_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ4_RFU_BYTE2_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ5_RFU_BYTE2_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ6_RFU_BYTE2_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ7_RFU_BYTE2_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ0_RFU_BYTE3_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ1_RFU_BYTE3_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ2_RFU_BYTE3_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ3_RFU_BYTE3_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ4_RFU_BYTE3_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ5_RFU_BYTE3_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ6_RFU_BYTE3_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH31_0_EMC_PMACRO_PERBIT_RFU_CTRL_1_0_DQ7_RFU_BYTE3_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ0_RFU_BYTE4_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ1_RFU_BYTE4_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ2_RFU_BYTE4_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ3_RFU_BYTE4_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ4_RFU_BYTE4_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ5_RFU_BYTE4_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ6_RFU_BYTE4_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ7_RFU_BYTE4_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ0_RFU_BYTE5_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ1_RFU_BYTE5_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ2_RFU_BYTE5_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ3_RFU_BYTE5_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ4_RFU_BYTE5_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ5_RFU_BYTE5_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ6_RFU_BYTE5_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH32_0_EMC_PMACRO_PERBIT_RFU_CTRL_2_0_DQ7_RFU_BYTE5_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ0_RFU_BYTE6_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ1_RFU_BYTE6_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ2_RFU_BYTE6_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ3_RFU_BYTE6_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ4_RFU_BYTE6_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ5_RFU_BYTE6_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ6_RFU_BYTE6_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ7_RFU_BYTE6_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ0_RFU_BYTE7_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ1_RFU_BYTE7_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ2_RFU_BYTE7_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ3_RFU_BYTE7_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ4_RFU_BYTE7_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ5_RFU_BYTE7_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ6_RFU_BYTE7_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH33_0_EMC_PMACRO_PERBIT_RFU_CTRL_3_0_DQ7_RFU_BYTE7_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ0_RFU_CMD0_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ1_RFU_CMD0_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ2_RFU_CMD0_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ3_RFU_CMD0_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ4_RFU_CMD0_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ5_RFU_CMD0_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ6_RFU_CMD0_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ7_RFU_CMD0_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ0_RFU_CMD1_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ1_RFU_CMD1_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ2_RFU_CMD1_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ3_RFU_CMD1_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ4_RFU_CMD1_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ5_RFU_CMD1_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ6_RFU_CMD1_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH40_0_EMC_PMACRO_PERBIT_RFU_CTRL_4_0_DQ7_RFU_CMD1_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ0_RFU_CMD2_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ1_RFU_CMD2_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ2_RFU_CMD2_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ3_RFU_CMD2_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ4_RFU_CMD2_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ5_RFU_CMD2_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ6_RFU_CMD2_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ7_RFU_CMD2_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ0_RFU_CMD3_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ1_RFU_CMD3_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ2_RFU_CMD3_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ3_RFU_CMD3_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ4_RFU_CMD3_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ5_RFU_CMD3_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ6_RFU_CMD3_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH42_0_EMC_PMACRO_PERBIT_RFU_CTRL_5_0_DQ7_RFU_CMD3_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH44_0_MC_EMEM_ARB_DA_TURNS_0_R2R_TURN_RANGE         7: 0
#define APBDEV_PMC_SCRATCH44_0_MC_EMEM_ARB_DA_TURNS_0_W2W_TURN_RANGE        15: 8
#define APBDEV_PMC_SCRATCH44_0_MC_EMEM_ARB_DA_TURNS_0_R2W_TURN_RANGE        23:16
#define APBDEV_PMC_SCRATCH44_0_MC_EMEM_ARB_DA_TURNS_0_W2R_TURN_RANGE        31:24

#define APBDEV_PMC_SCRATCH45_0_EMC_BCT_SPARE_13_RANGE                       31: 0

#define APBDEV_PMC_SCRATCH46_0_EMC_BCT_SPARE_12_RANGE                       31: 0

#define APBDEV_PMC_SCRATCH47_0_EMC_BCT_SPARE_7_RANGE                        31: 0

#define APBDEV_PMC_SCRATCH48_0_EMC_BCT_SPARE_6_RANGE                        31: 0

#define APBDEV_PMC_SCRATCH50_0_EMC_BCT_SPARE_5_RANGE                        31: 0

#define APBDEV_PMC_SCRATCH51_0_EMC_BCT_SPARE_4_RANGE                        31: 0

#define APBDEV_PMC_SCRATCH56_0_EMC_BCT_SPARE_3_RANGE                        31: 0

#define APBDEV_PMC_SCRATCH57_0_EMC_BCT_SPARE_2_RANGE                        31: 0

#define APBDEV_PMC_SCRATCH58_0_EMC_BCT_SPARE_1_RANGE                        31: 0

#define APBDEV_PMC_SCRATCH59_0_EMC_BCT_SPARE_0_RANGE                        31: 0

#define APBDEV_PMC_SCRATCH60_0_EMC_BCT_SPARE_9_RANGE                        31: 0

#define APBDEV_PMC_SCRATCH61_0_EMC_BCT_SPARE_8_RANGE                        31: 0

#define APBDEV_PMC_SCRATCH62_0_BOOT_ROM_PATCH_DATA_RANGE                    31: 0

#define APBDEV_PMC_SCRATCH63_0_BOOT_ROM_PATCH_CONTROL_RANGE                 31: 0

#define APBDEV_PMC_SCRATCH64_0_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_RANGE       7: 0
#define APBDEV_PMC_SCRATCH64_0_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_RANGE      15: 8
#define APBDEV_PMC_SCRATCH64_0_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_RANGE      23:16
#define APBDEV_PMC_SCRATCH64_0_EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_RANGE      29:24
#define APBDEV_PMC_SCRATCH64_0_EMC_FBIO_SPARE_0_CFG_SWAP_DLL_RANGE          30:30
#define APBDEV_PMC_SCRATCH64_0_MC_EMEM_ARB_MISC2_0_ALLOW_B2B_TA_REQS_RANGE  31:31

#define APBDEV_PMC_SCRATCH65_0_MC_EMEM_ARB_MISC0_0_BC2AA_HOLDOFF_THRESHOLD_RANGE\
                                                                             7: 0
#define APBDEV_PMC_SCRATCH65_0_MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_THRESHOLD_RANGE\
                                                                            14: 8
#define APBDEV_PMC_SCRATCH65_0_MC_EMEM_ARB_MISC0_0_PRIORITY_INVERSION_ISO_THRESHOLD_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH65_0_MC_EMEM_ARB_MISC0_0_EXPIRING_SOON_SLACK_THRESHOLD_RANGE\
                                                                            25:20
#define APBDEV_PMC_SCRATCH65_0_MC_EMEM_ARB_MISC0_0_MC_EMC_SAME_FREQ_RANGE   26:26
#define APBDEV_PMC_SCRATCH65_0_MC_EMEM_ARB_MISC0_0_ATOMS_PER_DVFS_PULSE_RANGE\
                                                                            29:27
#define APBDEV_PMC_SCRATCH65_0_MC_DA_CONFIG0_0_NEW_ARB_SCHEME_RANGE         30:30
#define APBDEV_PMC_SCRATCH65_0_MC_CLK_EN_OVERRIDE_ALL_WARM_BOOT_RANGE       31:31

#define APBDEV_PMC_SCRATCH66_0_EMC_FDPD_CTRL_CMD_0_CMD_DPD_ENTRY_DELAY_RANGE\
                                                                             7: 0
#define APBDEV_PMC_SCRATCH66_0_EMC_FDPD_CTRL_CMD_0_CMD_PHASE_HOLD_MIN_RANGE 11: 8
#define APBDEV_PMC_SCRATCH66_0_EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_OUT_TIME_RANGE\
                                                                            16:12
#define APBDEV_PMC_SCRATCH66_0_EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_IN_TIME_RANGE\
                                                                            20:17
#define APBDEV_PMC_SCRATCH66_0_EMC_FDPD_CTRL_CMD_0_CMD_DPD_EXIT_DELAY_RANGE 25:21
#define APBDEV_PMC_SCRATCH66_0_EMC_FDPD_CTRL_CMD_0_CMD_DPD_RAMP_ENABLE_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH66_0_EMC_FDPD_CTRL_CMD_0_CMD_PHASE_MIN_RANGE      28:27
#define APBDEV_PMC_SCRATCH66_0_EMC_EXTRA_REFRES_NUM_RANGE                   31:29

#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH67_0_EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH67_0_EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_RANGE\
                                                                            31:28

#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_EN_RANGE            0: 0
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_UNTIL_LOCK_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_RANGE   2: 2
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_RANGE      5: 5
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RANGE          7: 6
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_RANGE   10: 8
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_RANGE      12:11
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_RANGE 13:13
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_RANGE       14:14
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_RANGE 24:15
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_DLL_RESET_RANGE            26:26
#define APBDEV_PMC_SCRATCH68_0_EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH68_0_EMC_TPPD_0_TPPD_RANGE                        31:28

#define APBDEV_PMC_SCRATCH69_0_EMC_FDPD_CTRL_DQ_0_DQ_DPD_ENTRY_DELAY_RANGE   7: 0
#define APBDEV_PMC_SCRATCH69_0_EMC_FDPD_CTRL_DQ_0_DQ_PHASE_HOLD_MIN_RANGE   11: 8
#define APBDEV_PMC_SCRATCH69_0_EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_OUT_TIME_RANGE\
                                                                            16:12
#define APBDEV_PMC_SCRATCH69_0_EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_IN_TIME_RANGE\
                                                                            20:17
#define APBDEV_PMC_SCRATCH69_0_EMC_FDPD_CTRL_DQ_0_DQ_DPD_EXIT_DELAY_RANGE   25:21
#define APBDEV_PMC_SCRATCH69_0_EMC_FDPD_CTRL_DQ_0_DQ_PHASE_MIN_RANGE        27:26
#define APBDEV_PMC_SCRATCH69_0_EMC_R2R_0_R2R_RANGE                          31:28

#define APBDEV_PMC_SCRATCH70_0_EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE0_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH70_0_EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE1_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH70_0_EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE2_RANGE\
                                                                            20:14
#define APBDEV_PMC_SCRATCH70_0_EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE3_RANGE\
                                                                            27:21
#define APBDEV_PMC_SCRATCH70_0_EMC_W2W_0_W2W_RANGE                          31:28

#define APBDEV_PMC_SCRATCH71_0_EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE4_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH71_0_EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE5_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH71_0_EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE6_RANGE\
                                                                            20:14
#define APBDEV_PMC_SCRATCH71_0_EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE7_RANGE\
                                                                            27:21
#define APBDEV_PMC_SCRATCH71_0_EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_RANGE\
                                                                            31:28

#define APBDEV_PMC_SCRATCH72_0_EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE0_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH72_0_EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE1_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH72_0_EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE2_RANGE\
                                                                            20:14
#define APBDEV_PMC_SCRATCH72_0_EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE3_RANGE\
                                                                            27:21
#define APBDEV_PMC_SCRATCH72_0_PMC_IO_DPD3_REQ_WAIT_RANGE                   30:28
#define APBDEV_PMC_SCRATCH72_0_EMC_CLK_EN_OVERRIDE_ALL_WARM_BOOT_RANGE      31:31

#define APBDEV_PMC_SCRATCH73_0_EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE4_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH73_0_EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE5_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH73_0_EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE6_RANGE\
                                                                            20:14
#define APBDEV_PMC_SCRATCH73_0_EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE7_RANGE\
                                                                            27:21
#define APBDEV_PMC_SCRATCH73_0_MEMORY_TYPE_RANGE                            30:28
#define APBDEV_PMC_SCRATCH73_0_EMC_MRS_WARM_BOOT_ENABLE_RANGE               31:31

#define APBDEV_PMC_SCRATCH74_0_EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE0_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH74_0_EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE1_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH74_0_EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE2_RANGE\
                                                                            20:14
#define APBDEV_PMC_SCRATCH74_0_EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE3_RANGE\
                                                                            27:21
#define APBDEV_PMC_SCRATCH74_0_PMC_IO_DPD4_REQ_WAIT_RANGE                   30:28
#define APBDEV_PMC_SCRATCH74_0_CLEAR_CLK_MC1_RANGE                          31:31

#define APBDEV_PMC_SCRATCH75_0_EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE4_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH75_0_EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE5_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH75_0_EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE6_RANGE\
                                                                            20:14
#define APBDEV_PMC_SCRATCH75_0_EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE7_RANGE\
                                                                            27:21
#define APBDEV_PMC_SCRATCH75_0_EMC_EXTRA_MODE_REG_WRITE_ENABLE_RANGE        28:28
#define APBDEV_PMC_SCRATCH75_0_OVERRIDE_PLLM_MISC2_ALIAS_0_RANGE            29:29
#define APBDEV_PMC_SCRATCH75_0_EMC_DBG_WRITE_MUX_RANGE                      30:30
#define APBDEV_PMC_SCRATCH75_0_AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH76_0_EMC_PMACRO_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_DELAY_RANGE\
                                                                             7: 0
#define APBDEV_PMC_SCRATCH76_0_EMC_PMACRO_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_COUNT_RANGE\
                                                                            11: 8
#define APBDEV_PMC_SCRATCH76_0_EMC_PMACRO_DLL_CFG_0_0_DDLLCAL_CTRL_FILTER_BITS_RANGE\
                                                                            15:12
#define APBDEV_PMC_SCRATCH76_0_EMC_PMACRO_DLL_CFG_0_0_DDLLCAL_CTRL_END_COUNT_RANGE\
                                                                            19:16
#define APBDEV_PMC_SCRATCH76_0_EMC_PMACRO_DLL_CFG_0_0_DDLLCAL_CTRL_STEP_SIZE_RANGE\
                                                                            23:20
#define APBDEV_PMC_SCRATCH76_0_EMC_PMACRO_DLL_CFG_0_0_DDLLCAL_CTRL_DUAL_PASS_LOCK_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH76_0_EMC_PMACRO_DLL_CFG_0_0_DDLLCAL_CTRL_IGNORE_START_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH76_0_EMC_RP_0_RP_RANGE                            31:26

#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE0_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE0_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE0_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE0_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE0_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE0_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE0_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE0_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE0_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE0_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE0_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE0_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE1_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE1_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE1_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE1_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE1_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE1_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE1_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE1_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE1_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE1_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE1_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE1_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH77_0_EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE1_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH77_0_EMC_R2W_0_R2W_RANGE                          31:26

#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE2_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE2_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE2_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE2_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE2_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE2_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE2_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE2_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE2_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE2_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE2_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE2_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE2_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE3_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE3_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE3_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE3_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE3_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE3_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE3_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE3_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE3_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE3_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE3_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE3_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH78_0_EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE3_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH78_0_EMC_W2R_0_W2R_RANGE                          31:26

#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE4_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE4_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE4_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE4_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE4_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE4_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE4_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE4_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE4_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE4_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE4_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE4_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE4_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE5_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE5_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE5_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE5_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE5_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE5_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE5_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE5_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE5_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE5_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE5_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE5_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH79_0_EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE5_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH79_0_EMC_R2P_0_R2P_RANGE                          31:26

#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE6_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE6_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE6_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE6_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE6_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE6_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE6_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE6_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE6_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE6_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE6_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE6_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE6_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE7_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE7_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE7_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE7_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE7_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE7_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE7_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE7_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE7_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE7_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE7_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE7_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH80_0_EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE7_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH80_0_EMC_CCDMW_0_CCDMW_RANGE                      31:26

#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD0_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD0_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD0_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD0_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD0_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD0_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD0_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD0_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD0_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD0_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD0_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD0_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD1_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD1_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD1_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD1_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD1_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD1_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD1_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD1_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD1_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD1_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD1_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD1_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH81_0_EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD1_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH81_0_EMC_RD_RCD_0_RD_RCD_RANGE                    31:26

#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD2_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD2_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD2_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD2_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD2_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD2_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD2_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD2_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD2_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD2_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD2_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD2_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD2_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD3_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD3_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD3_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD3_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD3_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD3_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD3_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD3_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD3_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD3_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD3_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD3_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH82_0_EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD3_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH82_0_EMC_WR_RCD_0_WR_RCD_RANGE                    31:26

#define APBDEV_PMC_SCRATCH83_0_EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_NUM_STALL_CYCLES_RANGE\
                                                                             5: 0
#define APBDEV_PMC_SCRATCH83_0_EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_WAIT_BEFORE_UPDATE_RANGE\
                                                                             9: 6
#define APBDEV_PMC_SCRATCH83_0_EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_TIMEOUT_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH83_0_EMC_AUTO_CAL_CHANNEL_0_CAL_WAIT_AFTER_DVFS_RANGE\
                                                                            21:15
#define APBDEV_PMC_SCRATCH83_0_EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH83_0_EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH83_0_EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH83_0_EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_RANGE\
                                                                            31:25

#define APBDEV_PMC_SCRATCH84_0_EMC_PMACRO_RX_TERM_0_DQ_RX_DRVUP_TERM_RANGE   5: 0
#define APBDEV_PMC_SCRATCH84_0_EMC_PMACRO_RX_TERM_0_DQ_RX_DRVDN_TERM_RANGE  11: 6
#define APBDEV_PMC_SCRATCH84_0_EMC_PMACRO_RX_TERM_0_DQS_RX_DRVUP_TERM_RANGE 17:12
#define APBDEV_PMC_SCRATCH84_0_EMC_PMACRO_RX_TERM_0_DQS_RX_DRVDN_TERM_RANGE 23:18
#define APBDEV_PMC_SCRATCH84_0_EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_RANGE      24:24
#define APBDEV_PMC_SCRATCH84_0_EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_RANGE       25:25
#define APBDEV_PMC_SCRATCH84_0_EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_RANGE    26:26
#define APBDEV_PMC_SCRATCH84_0_EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_RANGE      27:27
#define APBDEV_PMC_SCRATCH84_0_EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_RANGE     28:28
#define APBDEV_PMC_SCRATCH84_0_EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_RANGE         31:29

#define APBDEV_PMC_SCRATCH85_0_EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVUP_RANGE\
                                                                             5: 0
#define APBDEV_PMC_SCRATCH85_0_EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVDN_RANGE\
                                                                            11: 6
#define APBDEV_PMC_SCRATCH85_0_EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVUP_RANGE\
                                                                            17:12
#define APBDEV_PMC_SCRATCH85_0_EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVDN_RANGE\
                                                                            23:18
#define APBDEV_PMC_SCRATCH85_0_EMC_OBDLY_0_OBDLY_RANGE                      29:24
#define APBDEV_PMC_SCRATCH85_0_EMC_OBDLY_0_OBDLY_MODE_RANGE                 31:30

#define APBDEV_PMC_SCRATCH86_0_EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVUP_RANGE  5: 0
#define APBDEV_PMC_SCRATCH86_0_EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVDN_RANGE 11: 6
#define APBDEV_PMC_SCRATCH86_0_EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVUP_RANGE\
                                                                            17:12
#define APBDEV_PMC_SCRATCH86_0_EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVDN_RANGE\
                                                                            23:18
#define APBDEV_PMC_SCRATCH86_0_EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_CTRL_RANGE\
                                                                            29:24
#define APBDEV_PMC_SCRATCH86_0_EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_WB_CTRL_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_DQ_RX_DRVUP_TERM_ZCTRL_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_DQS_RX_DRVUP_TERM_ZCTRL_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_DQ_RX_DRVDN_TERM_ZCTRL_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_DQS_RX_DRVDN_TERM_ZCTRL_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVUP_ZCTRL_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVUP_ZCTRL_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVDN_ZCTRL_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVDN_ZCTRL_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVUP_ZCTRL_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVUP_ZCTRL_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVDN_ZCTRL_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVDN_ZCTRL_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH87_0_EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VDDA_LOAD_RANGE\
                                                                            31:24

#define APBDEV_PMC_SCRATCH88_0_EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_RANGE   13: 0
#define APBDEV_PMC_SCRATCH88_0_EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_RANGE   23:14
#define APBDEV_PMC_SCRATCH88_0_MC_EMEM_ARB_TIMING_RC_0_RC_RANGE             31:24

#define APBDEV_PMC_SCRATCH89_0_EMC_DATA_BRLSHFT_0_0_RANK0_BYTE0_DATA_BRLSHFT_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH89_0_EMC_DATA_BRLSHFT_0_0_RANK0_BYTE1_DATA_BRLSHFT_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH89_0_EMC_DATA_BRLSHFT_0_0_RANK0_BYTE2_DATA_BRLSHFT_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH89_0_EMC_DATA_BRLSHFT_0_0_RANK0_BYTE3_DATA_BRLSHFT_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH89_0_EMC_DATA_BRLSHFT_0_0_RANK0_BYTE4_DATA_BRLSHFT_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH89_0_EMC_DATA_BRLSHFT_0_0_RANK0_BYTE5_DATA_BRLSHFT_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH89_0_EMC_DATA_BRLSHFT_0_0_RANK0_BYTE6_DATA_BRLSHFT_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH89_0_EMC_DATA_BRLSHFT_0_0_RANK0_BYTE7_DATA_BRLSHFT_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH89_0_MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_RANGE\
                                                                            31:24

#define APBDEV_PMC_SCRATCH90_0_EMC_DATA_BRLSHFT_1_0_RANK1_BYTE0_DATA_BRLSHFT_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH90_0_EMC_DATA_BRLSHFT_1_0_RANK1_BYTE1_DATA_BRLSHFT_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH90_0_EMC_DATA_BRLSHFT_1_0_RANK1_BYTE2_DATA_BRLSHFT_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH90_0_EMC_DATA_BRLSHFT_1_0_RANK1_BYTE3_DATA_BRLSHFT_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH90_0_EMC_DATA_BRLSHFT_1_0_RANK1_BYTE4_DATA_BRLSHFT_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH90_0_EMC_DATA_BRLSHFT_1_0_RANK1_BYTE5_DATA_BRLSHFT_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH90_0_EMC_DATA_BRLSHFT_1_0_RANK1_BYTE6_DATA_BRLSHFT_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH90_0_EMC_DATA_BRLSHFT_1_0_RANK1_BYTE7_DATA_BRLSHFT_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH90_0_EMC_TIMING_CONTROL_WAIT_RANGE                31:24

#define APBDEV_PMC_SCRATCH91_0_EMC_DQS_BRLSHFT_0_0_RANK0_BYTE0_DQS_BRLSHFT_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH91_0_EMC_DQS_BRLSHFT_0_0_RANK0_BYTE1_DQS_BRLSHFT_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH91_0_EMC_DQS_BRLSHFT_0_0_RANK0_BYTE2_DQS_BRLSHFT_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH91_0_EMC_DQS_BRLSHFT_0_0_RANK0_BYTE3_DQS_BRLSHFT_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH91_0_EMC_DQS_BRLSHFT_0_0_RANK0_BYTE4_DQS_BRLSHFT_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH91_0_EMC_DQS_BRLSHFT_0_0_RANK0_BYTE5_DQS_BRLSHFT_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH91_0_EMC_DQS_BRLSHFT_0_0_RANK0_BYTE6_DQS_BRLSHFT_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH91_0_EMC_DQS_BRLSHFT_0_0_RANK0_BYTE7_DQS_BRLSHFT_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH91_0_EMC_ZCAL_WARM_BOOT_WAIT_RANGE                31:24

#define APBDEV_PMC_SCRATCH92_0_EMC_DQS_BRLSHFT_1_0_RANK1_BYTE0_DQS_BRLSHFT_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH92_0_EMC_DQS_BRLSHFT_1_0_RANK1_BYTE1_DQS_BRLSHFT_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH92_0_EMC_DQS_BRLSHFT_1_0_RANK1_BYTE2_DQS_BRLSHFT_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH92_0_EMC_DQS_BRLSHFT_1_0_RANK1_BYTE3_DQS_BRLSHFT_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH92_0_EMC_DQS_BRLSHFT_1_0_RANK1_BYTE4_DQS_BRLSHFT_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH92_0_EMC_DQS_BRLSHFT_1_0_RANK1_BYTE5_DQS_BRLSHFT_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH92_0_EMC_DQS_BRLSHFT_1_0_RANK1_BYTE6_DQS_BRLSHFT_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH92_0_EMC_DQS_BRLSHFT_1_0_RANK1_BYTE7_DQS_BRLSHFT_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH92_0_WARM_BOOT_WAIT_RANGE                         31:24

#define APBDEV_PMC_SCRATCH93_0_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH93_0_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH93_0_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH93_0_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH93_0_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH93_0_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH93_0_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT6_SEL_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH93_0_EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT7_SEL_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH93_0_EMC_PIN_PROGRAM_WAIT_RANGE                   31:24

#define APBDEV_PMC_SCRATCH94_0_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH94_0_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH94_0_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH94_0_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH94_0_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH94_0_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH94_0_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT6_SEL_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH94_0_EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT7_SEL_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH94_0_EMC_RAS_0_RAS_RANGE                          30:24
#define APBDEV_PMC_SCRATCH94_0_EMC_CFG_0_WAIT_FOR_DISPLAY_READY_B4_CC_RANGE 31:31

#define APBDEV_PMC_SCRATCH95_0_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH95_0_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH95_0_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH95_0_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH95_0_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH95_0_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH95_0_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT6_SEL_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH95_0_EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT7_SEL_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH95_0_EMC_W2P_0_W2P_RANGE                          30:24
#define APBDEV_PMC_SCRATCH95_0_EMC_CFG_0_WAIT_FOR_DISPLAYB_READY_B4_CC_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH96_0_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH96_0_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH96_0_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH96_0_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH96_0_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH96_0_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH96_0_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT6_SEL_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH96_0_EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT7_SEL_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH96_0_EMC_QSAFE_0_QSAFE_RANGE                      30:24
#define APBDEV_PMC_SCRATCH96_0_EMC_CFG_0_INVERT_DQM_RANGE                   31:31

#define APBDEV_PMC_SCRATCH97_0_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH97_0_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH97_0_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH97_0_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH97_0_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH97_0_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH97_0_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT6_SEL_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH97_0_EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT7_SEL_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH97_0_EMC_RDV_0_RDV_RANGE                          30:24
#define APBDEV_PMC_SCRATCH97_0_EMC_CFG_0_WAIT_FOR_ISP2_READY_B4_CC_RANGE    31:31

#define APBDEV_PMC_SCRATCH98_0_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH98_0_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH98_0_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH98_0_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH98_0_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH98_0_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH98_0_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT6_SEL_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH98_0_EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT7_SEL_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH98_0_EMC_RW2PDEN_0_RW2PDEN_RANGE                  30:24
#define APBDEV_PMC_SCRATCH98_0_EMC_CFG_0_WAIT_FOR_VI2_READY_B4_CC_RANGE     31:31

#define APBDEV_PMC_SCRATCH99_0_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH99_0_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH99_0_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH99_0_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH99_0_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH99_0_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH99_0_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT6_SEL_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH99_0_EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT7_SEL_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH99_0_EMC_TFAW_0_TFAW_RANGE                        30:24
#define APBDEV_PMC_SCRATCH99_0_EMC_CFG_0_WAIT_FOR_ISP2B_READY_B4_CC_RANGE   31:31

#define APBDEV_PMC_SCRATCH100_0_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_RANGE\
                                                                             2: 0
#define APBDEV_PMC_SCRATCH100_0_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_RANGE\
                                                                             5: 3
#define APBDEV_PMC_SCRATCH100_0_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_RANGE\
                                                                             8: 6
#define APBDEV_PMC_SCRATCH100_0_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_RANGE\
                                                                            11: 9
#define APBDEV_PMC_SCRATCH100_0_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_RANGE\
                                                                            14:12
#define APBDEV_PMC_SCRATCH100_0_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_RANGE\
                                                                            17:15
#define APBDEV_PMC_SCRATCH100_0_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT6_SEL_RANGE\
                                                                            20:18
#define APBDEV_PMC_SCRATCH100_0_EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT7_SEL_RANGE\
                                                                            23:21
#define APBDEV_PMC_SCRATCH100_0_EMC_TCLKSTABLE_0_TCLKSTABLE_RANGE           30:24
#define APBDEV_PMC_SCRATCH100_0_EMC_CFG_0_DSR_VTTGEN_DRV_EN_RANGE           31:31

#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH101_0_EMC_TRTM_0_TRTM_RANGE                       30:24
#define APBDEV_PMC_SCRATCH101_0_EMC_CFG_0_PERIODIC_QRST_RANGE               31:31

#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH102_0_EMC_TWTM_0_TWTM_RANGE                       30:24
#define APBDEV_PMC_SCRATCH102_0_EMC_CFG_0_MAN_PRE_RD_RANGE                  31:31

#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE0_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE0_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE0_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE0_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE0_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE1_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE1_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE1_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE1_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE1_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE1_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE2_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE2_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE2_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE2_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE2_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE2_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE3_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE3_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE3_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE3_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE3_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH103_0_EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE3_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH103_0_EMC_TRATM_0_TRATM_RANGE                     30:24
#define APBDEV_PMC_SCRATCH103_0_EMC_CFG_0_MAN_PRE_WR_RANGE                  31:31

#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE4_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE4_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE4_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE4_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE4_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE4_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE5_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE5_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE5_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE5_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE5_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE5_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE6_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE6_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE6_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE6_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE6_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE6_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE7_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE7_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE7_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE7_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE7_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH104_0_EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE7_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH104_0_EMC_TWATM_0_TWATM_RANGE                     30:24
#define APBDEV_PMC_SCRATCH104_0_EMC_CFG_0_AUTO_PRE_RD_RANGE                 31:31

#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD0_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD0_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD0_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD0_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD0_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD1_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD1_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD1_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD1_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD1_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD1_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD2_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD2_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD2_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD2_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD2_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD2_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD3_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD3_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD3_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD3_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD3_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH105_0_EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD3_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH105_0_EMC_TR2REF_0_TR2REF_RANGE                   30:24
#define APBDEV_PMC_SCRATCH105_0_EMC_CFG_0_AUTO_PRE_WR_RANGE                 31:31

#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DDLL_PERIODIC_OFFSET_RANGE\
                                                                             5: 0
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH106_0_EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH106_0_EMC_PDEX2MRR_0_PDEX2MRR_RANGE               30:24
#define APBDEV_PMC_SCRATCH106_0_EMC_CFG_0_REQACT_ASYNC_RANGE                31:31

#define APBDEV_PMC_SCRATCH107_0_MC_EMEM_ARB_DA_COVERS_0_RC_COVER_RANGE       7: 0
#define APBDEV_PMC_SCRATCH107_0_MC_EMEM_ARB_DA_COVERS_0_RCD_R_COVER_RANGE   15: 8
#define APBDEV_PMC_SCRATCH107_0_MC_EMEM_ARB_DA_COVERS_0_RCD_W_COVER_RANGE   23:16
#define APBDEV_PMC_SCRATCH107_0_EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_RANGE   24:24
#define APBDEV_PMC_SCRATCH107_0_EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_RANGE  25:25
#define APBDEV_PMC_SCRATCH107_0_EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_RANGE     26:26
#define APBDEV_PMC_SCRATCH107_0_EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_RANGE  27:27
#define APBDEV_PMC_SCRATCH107_0_EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_RANGE     28:28
#define APBDEV_PMC_SCRATCH107_0_EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_RANGE   29:29
#define APBDEV_PMC_SCRATCH107_0_EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_RANGE   30:30
#define APBDEV_PMC_SCRATCH107_0_EMC_CFG_0_DYN_SELF_REF_RANGE                31:31

#define APBDEV_PMC_SCRATCH108_0_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH108_0_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_SETUP_RANGE\
                                                                             4: 2
#define APBDEV_PMC_SCRATCH108_0_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH108_0_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH108_0_EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_RFU_RANGE\
                                                                            14: 7
#define APBDEV_PMC_SCRATCH108_0_EMC_XM2COMPPADCTRL_0_XM2COMP_VTTCDB_VDDA_LOAD_RANGE\
                                                                            22:15
#define APBDEV_PMC_SCRATCH108_0_EMC_RFCPB_0_RFCPB_RANGE                     31:23

#define APBDEV_PMC_SCRATCH109_0_EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH109_0_EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH109_0_EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_SLOPE_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH109_0_EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_SLOPE_RANGE\
                                                                            21:18
#define APBDEV_PMC_SCRATCH109_0_EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH109_0_EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_RANGE\
                                                                            24:23
#define APBDEV_PMC_SCRATCH109_0_EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH109_0_EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_RANGE 27:26
#define APBDEV_PMC_SCRATCH109_0_EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_RANGE 28:28
#define APBDEV_PMC_SCRATCH109_0_EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH109_0_EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH109_0_EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH110_0_EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_OFFSET_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH110_0_EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_OFFSET_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH110_0_EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_SLOPE_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH110_0_EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_SLOPE_RANGE\
                                                                            21:18
#define APBDEV_PMC_SCRATCH110_0_EMC_RFC_0_RFC_RANGE                         31:22

#define APBDEV_PMC_SCRATCH111_0_EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_OFFSET_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH111_0_EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_OFFSET_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH111_0_EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_SLOPE_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH111_0_EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_SLOPE_RANGE\
                                                                            21:18
#define APBDEV_PMC_SCRATCH111_0_EMC_TXSR_0_TXSR_RANGE                       31:22

#define APBDEV_PMC_SCRATCH112_0_EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_OFFSET_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH112_0_EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_OFFSET_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH112_0_EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_SLOPE_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH112_0_EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_SLOPE_RANGE\
                                                                            21:18
#define APBDEV_PMC_SCRATCH112_0_EMC_MC2EMCQ_0_MCREQ_DEPTH_RANGE             24:22
#define APBDEV_PMC_SCRATCH112_0_EMC_MC2EMCQ_0_MCACT_DEPTH_RANGE             27:25
#define APBDEV_PMC_SCRATCH112_0_EMC_MC2EMCQ_0_MCWD_DEPTH_RANGE              31:28

#define APBDEV_PMC_SCRATCH113_0_EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_OFFSET_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH113_0_EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_OFFSET_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH113_0_EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_SLOPE_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH113_0_EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_SLOPE_RANGE\
                                                                            21:18
#define APBDEV_PMC_SCRATCH113_0_MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_RANGE\
                                                                            26:22
#define APBDEV_PMC_SCRATCH113_0_MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_RANGE\
                                                                            31:27

#define APBDEV_PMC_SCRATCH114_0_EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_OFFSET_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH114_0_EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_OFFSET_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH114_0_EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_SLOPE_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH114_0_EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_SLOPE_RANGE\
                                                                            21:18
#define APBDEV_PMC_SCRATCH114_0_EMC_AUTO_CAL_TIME_RANGE                     31:22

#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_RANGE       0: 0
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_CH0_ENABLE_RANGE             1: 1
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_CH1_ENABLE_RANGE             2: 2
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_RANGE      3: 3
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_RANGE         4: 4
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_MASKED_WR_RANGE              5: 5
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_WR_DBI_RANGE                 6: 6
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_RD_DBI_RANGE                 7: 7
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_MRR_DBI_RANGE                8: 8
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_CS_POLARITY_RANGE            9: 9
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_RANGE      11:11
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_RANGE    12:12
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_RANGE        13:13
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_DISABLE_CCDP1_RD_SPACING_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_DISABLE_CCDP1_WR_SPACING_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_FORCE_CMD_PHASE_EQ0_RANGE   16:16
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_USE_SELF_REF_STATE_RANGE    19:19
#define APBDEV_PMC_SCRATCH115_0_EMC_FBIO_CFG7_0_CFG_DLL_DISABLE_CHAIN_RANGE 21:20
#define APBDEV_PMC_SCRATCH115_0_EMC_AR2PDEN_0_AR2PDEN_RANGE                 30:22
#define APBDEV_PMC_SCRATCH115_0_EMC_CFG_0_DRAM_ACPD_RANGE                   31:31

#define APBDEV_PMC_SCRATCH123_0_EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH123_0_EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH123_0_EMC_RFC_SLR_0_RFC_SLR_RANGE                 30:22
#define APBDEV_PMC_SCRATCH123_0_EMC_CFG_0_DRAM_CLKSTOP_SR_RANGE             31:31

#define APBDEV_PMC_SCRATCH124_0_EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH124_0_EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH124_0_EMC_IBDLY_0_IBDLY_RANGE                     28:22
#define APBDEV_PMC_SCRATCH124_0_EMC_IBDLY_0_IBDLY_MODE_RANGE                30:29
#define APBDEV_PMC_SCRATCH124_0_EMC_CFG_0_DRAM_CLKSTOP_PD_RANGE             31:31

#define APBDEV_PMC_SCRATCH125_0_EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH125_0_EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH125_0_MC_EMEM_ARB_TIMING_RFCPB_0_RFCPB_RANGE      30:22
#define APBDEV_PMC_SCRATCH125_0_EMC_FBIO_CFG5_0_DRAM_WIDTH_RANGE            31:31

#define APBDEV_PMC_SCRATCH126_0_EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH126_0_EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH126_0_EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH126_0_EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH126_0_EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH126_0_EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH126_0_EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH126_0_EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH126_0_EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH126_0_EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_RANGE\
                                                                            31:29

#define APBDEV_PMC_SCRATCH127_0_EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH127_0_EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH127_0_EMC_RDV_MASK_0_RDV_MASK_RANGE               28:22
#define APBDEV_PMC_SCRATCH127_0_EMC_CFG_2_0_ZQ_EXTRA_DELAY_RANGE            31:29

#define APBDEV_PMC_SCRATCH128_0_EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH128_0_EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH128_0_EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_RANGE   28:22
#define APBDEV_PMC_SCRATCH128_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PD_MODE_RANGE\
                                                                            31:29

#define APBDEV_PMC_SCRATCH129_0_EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH129_0_EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH129_0_EMC_RDV_EARLY_0_RDV_EARLY_RANGE             28:22
#define APBDEV_PMC_SCRATCH129_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PU_MODE_RANGE\
                                                                            31:29

#define APBDEV_PMC_SCRATCH130_0_EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH130_0_EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH130_0_EMC_QUSE_WIDTH_0_QUSE_DURATION_RANGE        26:22
#define APBDEV_PMC_SCRATCH130_0_EMC_QUSE_WIDTH_0_QUSE_EXTEND_UI_RANGE       27:27
#define APBDEV_PMC_SCRATCH130_0_EMC_QUSE_WIDTH_0_QUSE_SHORTEN_2UI_RANGE     28:28
#define APBDEV_PMC_SCRATCH130_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PD_MODE_RANGE\
                                                                            31:29

#define APBDEV_PMC_SCRATCH131_0_EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH131_0_EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH131_0_EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_RANGE\
                                                                            28:22
#define APBDEV_PMC_SCRATCH131_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PU_MODE_RANGE\
                                                                            31:29

#define APBDEV_PMC_SCRATCH132_0_EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH132_0_EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH132_0_EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQ_RX_TERM_MODE_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH132_0_EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSP_RX_TERM_MODE_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH132_0_EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSN_RX_TERM_MODE_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH132_0_EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_E_PWRD_RX_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH132_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PD_MODE_RANGE\
                                                                            31:29

#define APBDEV_PMC_SCRATCH133_0_EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH133_0_EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH133_0_EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQ_RX_TERM_MODE_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH133_0_EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSP_RX_TERM_MODE_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH133_0_EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSN_RX_TERM_MODE_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH133_0_EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_E_PWRD_RX_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH133_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PU_MODE_RANGE\
                                                                            31:29

#define APBDEV_PMC_SCRATCH134_0_EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH134_0_EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH134_0_MC_EMEM_ARB_TIMING_RP_0_RP_RANGE            28:22
#define APBDEV_PMC_SCRATCH134_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PD_MODE_RANGE\
                                                                            31:29

#define APBDEV_PMC_SCRATCH135_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH135_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH135_0_MC_EMEM_ARB_TIMING_RAS_0_RAS_RANGE          28:22
#define APBDEV_PMC_SCRATCH135_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PU_MODE_RANGE\
                                                                            31:29

#define APBDEV_PMC_SCRATCH136_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH136_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH136_0_MC_EMEM_ARB_TIMING_FAW_0_FAW_RANGE          28:22
#define APBDEV_PMC_SCRATCH136_0_EMC_CFG_0_EMC2MC_CLK_RATIO_RANGE            30:29
#define APBDEV_PMC_SCRATCH136_0_EMC_FBIO_CFG5_0_CMD_TX_EN_RANGE             31:31

#define APBDEV_PMC_SCRATCH137_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH137_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH137_0_MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_RANGE  28:22
#define APBDEV_PMC_SCRATCH137_0_EMC_FBIO_CFG5_0_DRAM_TYPE_RANGE             30:29
#define APBDEV_PMC_SCRATCH137_0_EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH138_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH138_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH138_0_MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_RANGE  28:22
#define APBDEV_PMC_SCRATCH138_0_EMC_FBIO_CFG5_0_DRAM_BURST_RANGE            30:29
#define APBDEV_PMC_SCRATCH138_0_EMC_FBIO_CFG5_0_CMD_2T_TIMING_RANGE         31:31

#define APBDEV_PMC_SCRATCH139_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH139_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH139_0_MC_EMEM_ARB_TIMING_R2W_0_R2W_RANGE          28:22
#define APBDEV_PMC_SCRATCH139_0_EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_RANGE       30:29
#define APBDEV_PMC_SCRATCH139_0_EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH140_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH140_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH140_0_MC_EMEM_ARB_TIMING_W2R_0_W2R_RANGE          28:22
#define APBDEV_PMC_SCRATCH140_0_EMC_FBIO_CFG5_0_LPDDR3_DRAM_RANGE           29:29
#define APBDEV_PMC_SCRATCH140_0_EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_RANGE 30:30
#define APBDEV_PMC_SCRATCH140_0_EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH141_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH141_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH141_0_EMC_WDV_0_WDV_RANGE                         27:22
#define APBDEV_PMC_SCRATCH141_0_EMC_FBIO_CFG5_0_ERR_RD_BUBBLE_RANGE         31:28

#define APBDEV_PMC_SCRATCH142_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH142_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH142_0_EMC_QUSE_0_QUSE_RANGE                       27:22
#define APBDEV_PMC_SCRATCH142_0_EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH142_0_EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH142_0_EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH142_0_EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_RANGE      31:31

#define APBDEV_PMC_SCRATCH143_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH143_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH143_0_EMC_PDEX2WR_0_PDEX2WR_RANGE                 27:22
#define APBDEV_PMC_SCRATCH143_0_EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_RANGE       28:28
#define APBDEV_PMC_SCRATCH143_0_EMC_CFG_2_0_REF_AFTER_SREF_RANGE            29:29
#define APBDEV_PMC_SCRATCH143_0_EMC_CFG_2_0_EARLY_TRFC_8_CLK_RANGE          30:30
#define APBDEV_PMC_SCRATCH143_0_EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_RANGE  31:31

#define APBDEV_PMC_SCRATCH144_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH144_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH144_0_EMC_PDEX2RD_0_PDEX2RD_RANGE                 27:22
#define APBDEV_PMC_SCRATCH144_0_EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH144_0_EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_RANGE   29:29
#define APBDEV_PMC_SCRATCH144_0_EMC_CFG_2_0_REF_B4_SREF_RANGE               30:30
#define APBDEV_PMC_SCRATCH144_0_EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_RANGE       31:31

#define APBDEV_PMC_SCRATCH145_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH145_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH145_0_EMC_PDEX2CKE_0_PDEX2CKE_RANGE               27:22
#define APBDEV_PMC_SCRATCH145_0_EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_RANGE   28:28
#define APBDEV_PMC_SCRATCH145_0_EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_RANGE   29:29
#define APBDEV_PMC_SCRATCH145_0_EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_RANGE   30:30
#define APBDEV_PMC_SCRATCH145_0_EMC_CFG_2_0_DSR_STUTTER_ENABLE_RANGE        31:31

#define APBDEV_PMC_SCRATCH146_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH146_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH146_0_EMC_PCHG2PDEN_0_PCHG2PDEN_RANGE             27:22
#define APBDEV_PMC_SCRATCH146_0_EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH146_0_EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH146_0_EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH146_0_EMC_CFG_2_0_IGNORE_MC_A_BUS_RANGE           31:31

#define APBDEV_PMC_SCRATCH147_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH147_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH147_0_EMC_ACT2PDEN_0_ACT2PDEN_RANGE               27:22
#define APBDEV_PMC_SCRATCH147_0_EMC_CFG_2_0_DRAMC_PRE_B4_ACT_RANGE          28:28
#define APBDEV_PMC_SCRATCH147_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH147_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH147_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH148_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH148_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH148_0_EMC_CKE2PDEN_0_CKE2PDEN_RANGE               27:22
#define APBDEV_PMC_SCRATCH148_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH148_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH148_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH148_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH149_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH149_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH149_0_EMC_TCKE_0_TCKE_RANGE                       27:22
#define APBDEV_PMC_SCRATCH149_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH149_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH149_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH149_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH150_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH150_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH150_0_EMC_TRPAB_0_TRPAB_RANGE                     27:22
#define APBDEV_PMC_SCRATCH150_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH150_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH150_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH150_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH151_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH151_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH151_0_EMC_EINPUT_0_EINPUT_RANGE                   27:22
#define APBDEV_PMC_SCRATCH151_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH151_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH151_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH151_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH152_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH152_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH152_0_EMC_EINPUT_DURATION_0_EINPUT_DURATION_RANGE 27:22
#define APBDEV_PMC_SCRATCH152_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH152_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH152_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH152_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH153_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH153_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH153_0_EMC_PUTERM_EXTRA_0_RXTERM_RANGE             27:22
#define APBDEV_PMC_SCRATCH153_0_EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH153_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH153_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH153_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH154_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH154_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH154_0_EMC_TCKESR_0_TCKESR_RANGE                   27:22
#define APBDEV_PMC_SCRATCH154_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH154_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH154_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH154_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH155_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH155_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH155_0_EMC_TPD_0_TPD_RANGE                         27:22
#define APBDEV_PMC_SCRATCH155_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH155_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH155_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH155_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE0_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH156_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH156_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH156_0_EMC_WDV_MASK_0_WDV_MASK_RANGE               27:22
#define APBDEV_PMC_SCRATCH156_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH156_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH156_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH156_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH157_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH157_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH157_0_EMC_WDV_CHK_0_WDV_CHK_BASE_RANGE            27:22
#define APBDEV_PMC_SCRATCH157_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH157_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH157_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH157_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH158_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH158_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH158_0_EMC_CMD_BRLSHFT_0_0_CH0_SUBP0_1T_BRLSHFT_RANGE\
                                                                            24:22
#define APBDEV_PMC_SCRATCH158_0_EMC_CMD_BRLSHFT_0_0_CH0_SUBP1_1T_BRLSHFT_RANGE\
                                                                            27:25
#define APBDEV_PMC_SCRATCH158_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH158_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH158_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE1_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH158_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH159_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH159_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH159_0_EMC_CMD_BRLSHFT_1_0_CH1_SUBP0_1T_BRLSHFT_RANGE\
                                                                            24:22
#define APBDEV_PMC_SCRATCH159_0_EMC_CMD_BRLSHFT_1_0_CH1_SUBP1_1T_BRLSHFT_RANGE\
                                                                            27:25
#define APBDEV_PMC_SCRATCH159_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH159_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH159_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH159_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH160_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH160_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH160_0_EMC_CMD_BRLSHFT_2_0_CH0_SUBP0_2T_BRLSHFT_RANGE\
                                                                            24:22
#define APBDEV_PMC_SCRATCH160_0_EMC_CMD_BRLSHFT_2_0_CH0_SUBP1_2T_BRLSHFT_RANGE\
                                                                            27:25
#define APBDEV_PMC_SCRATCH160_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH160_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH160_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH160_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH161_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH161_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH161_0_EMC_CMD_BRLSHFT_3_0_CH1_SUBP0_2T_BRLSHFT_RANGE\
                                                                            24:22
#define APBDEV_PMC_SCRATCH161_0_EMC_CMD_BRLSHFT_3_0_CH1_SUBP1_2T_BRLSHFT_RANGE\
                                                                            27:25
#define APBDEV_PMC_SCRATCH161_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH161_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE2_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH161_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH161_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH162_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH162_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH162_0_EMC_WEV_0_WEV_RANGE                         27:22
#define APBDEV_PMC_SCRATCH162_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH162_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH162_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH162_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH163_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH163_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH163_0_EMC_WSV_0_WSV_RANGE                         27:22
#define APBDEV_PMC_SCRATCH163_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH163_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH163_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH163_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH164_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH164_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH164_0_EMC_CFG_3_0_MRR_BYTESEL_RANGE               24:22
#define APBDEV_PMC_SCRATCH164_0_EMC_CFG_3_0_MRR_BYTESEL_X16_RANGE           27:25
#define APBDEV_PMC_SCRATCH164_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE3_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH164_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH164_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH164_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH165_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH165_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH165_0_EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_RANGE    22:22
#define APBDEV_PMC_SCRATCH165_0_EMC_PUTERM_WIDTH_0_RXTERM_DURATION_RANGE    27:23
#define APBDEV_PMC_SCRATCH165_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH165_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH165_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH165_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH166_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH166_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH166_0_MC_EMEM_ARB_TIMING_RCD_0_RCD_RANGE          27:22
#define APBDEV_PMC_SCRATCH166_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH166_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH166_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH166_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE6_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH167_0_EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH167_0_EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH167_0_MC_EMEM_ARB_TIMING_CCDMW_0_CCDMW_RANGE      27:22
#define APBDEV_PMC_SCRATCH167_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH167_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH167_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH167_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH168_0_EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH168_0_EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH168_0_MC_EMEM_ARB_OVERRIDE_0_ARB_EMEM_AP_OVERRIDE_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH168_0_MC_EMEM_ARB_OVERRIDE_0_ARB_HUM_FIFO_OVERRIDE_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH168_0_MC_EMEM_ARB_OVERRIDE_0_ALLOC_ONE_BQ_PER_CLIENT_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH168_0_MC_EMEM_ARB_OVERRIDE_0_OBSERVED_DIRECTION_OVERRIDE_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH168_0_MC_EMEM_ARB_OVERRIDE_0_EXPIRE_UPDATE_OVERRIDE_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH168_0_MC_EMEM_ARB_OVERRIDE_0_GPU_SLICE_MERGE_OVERRIDE_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH168_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH168_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH168_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH168_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH169_0_EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH169_0_EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH169_0_EMC_RRD_0_RRD_RANGE                         26:22
#define APBDEV_PMC_SCRATCH169_0_EMC_REXT_0_REXT_RANGE                       31:27

#define APBDEV_PMC_SCRATCH170_0_EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH170_0_EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_RANGE\
                                                                            21:11
#define APBDEV_PMC_SCRATCH170_0_EMC_TCLKSTOP_0_TCLKSTOP_RANGE               26:22
#define APBDEV_PMC_SCRATCH170_0_EMC_WEXT_0_WEXT_RANGE                       31:27

#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ0_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ1_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ2_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ3_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ4_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ5_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ6_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ7_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ8_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQSP_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQSN_TX_DISABLE_FGCG_BIT_BYTE0_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ0_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ1_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ2_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ3_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ4_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ5_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ6_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ7_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQ8_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQSP_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH171_0_EMC_PMACRO_PERBIT_FGCG_CTRL_0_0_DQSN_TX_DISABLE_FGCG_BIT_BYTE1_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH171_0_EMC_REFCTRL2_0_REFRESH_PER_DEVICE_RANGE     22:22
#define APBDEV_PMC_SCRATCH171_0_EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_RANGE     25:23
#define APBDEV_PMC_SCRATCH171_0_EMC_REFCTRL2_0_REFPB_VALID_RANGE            26:26
#define APBDEV_PMC_SCRATCH171_0_EMC_WE_DURATION_0_WE_DURATION_RANGE         31:27

#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ0_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ1_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ2_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ3_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ4_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ5_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ6_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ7_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ8_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQSP_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQSN_TX_DISABLE_FGCG_BIT_BYTE2_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ0_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ1_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ2_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ3_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ4_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ5_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ6_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ7_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQ8_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQSP_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PERBIT_FGCG_CTRL_1_0_DQSN_TX_DISABLE_FGCG_BIT_BYTE3_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH172_0_EMC_WS_DURATION_0_WS_DURATION_RANGE         26:22
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PAD_CFG_CTRL_0_TX_BPS_AUTOCAL_DRVDEC_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PAD_CFG_CTRL_0_E_PWRD_RANGE      28:28
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PAD_CFG_CTRL_0_TX_SEL_MV_CYCLE_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH172_0_EMC_PMACRO_PAD_CFG_CTRL_0_MEM_MODE_RANGE    31:30

#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ0_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ1_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ2_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ3_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ4_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ5_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ6_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ7_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ8_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQSP_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQSN_TX_DISABLE_FGCG_BIT_BYTE4_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ0_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ1_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ2_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ3_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ4_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ5_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ6_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ7_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQ8_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQSP_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH173_0_EMC_PMACRO_PERBIT_FGCG_CTRL_2_0_DQSN_TX_DISABLE_FGCG_BIT_BYTE5_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH173_0_MC_EMEM_ARB_TIMING_RRD_0_RRD_RANGE          26:22
#define APBDEV_PMC_SCRATCH173_0_MC_EMEM_ARB_TIMING_R2R_0_R2R_RANGE          31:27

#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ0_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ1_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ2_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ3_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ4_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ5_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ6_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ7_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ8_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQSP_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQSN_TX_DISABLE_FGCG_BIT_BYTE6_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ0_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ1_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ2_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ3_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ4_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ5_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ6_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ7_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQ8_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQSP_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_PERBIT_FGCG_CTRL_3_0_DQSN_TX_DISABLE_FGCG_BIT_BYTE7_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH174_0_MC_EMEM_ARB_TIMING_W2W_0_W2W_RANGE          26:22
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE7_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH174_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ0_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ1_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ2_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ3_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ4_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ5_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ6_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ7_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ8_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQSP_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQSN_TX_DISABLE_FGCG_BIT_CMD0_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ0_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ1_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ2_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ3_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ4_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ5_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ6_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ7_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQ8_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQSP_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_PERBIT_FGCG_CTRL_4_0_DQSN_TX_DISABLE_FGCG_BIT_CMD1_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE4_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH175_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ0_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ1_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ2_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ3_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ4_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ5_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ6_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ7_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ8_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQSP_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQSN_TX_DISABLE_FGCG_BIT_CMD2_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ0_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ1_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ2_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ3_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ4_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ5_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ6_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ7_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQ8_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQSP_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_PERBIT_FGCG_CTRL_5_0_DQSN_TX_DISABLE_FGCG_BIT_CMD3_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH176_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE5_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH177_0_MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_RANGE    8: 0
#define APBDEV_PMC_SCRATCH177_0_MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_RANGE\
                                                                            13: 9
#define APBDEV_PMC_SCRATCH177_0_MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_FRACTION_RANGE\
                                                                            17:14
#define APBDEV_PMC_SCRATCH177_0_MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_FRACTION_RANGE\
                                                                            21:18
#define APBDEV_PMC_SCRATCH177_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH177_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH177_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH177_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH177_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH177_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH177_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH177_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH177_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH177_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH178_0_MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_RD_IF_SMMU_INP_HP_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH178_0_MC_EMEM_ARB_MISC1_0_ALLOW_BCA_HOLDOFF_WHEN_EXP_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH178_0_MC_EMEM_ARB_MISC1_0_BLOCK_LP_CPU_WR_IF_SMMU_INP_HP_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH178_0_MC_EMEM_ARB_MISC1_0_COMBINED_INTERRUPT_MODE_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH178_0_MC_EMEM_ARB_MISC1_0_ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD_RANGE\
                                                                            12: 4
#define APBDEV_PMC_SCRATCH178_0_MC_EMEM_ARB_MISC1_0_EXPIRING_SOON_SLACK_THRESHOLD_PD_RANGE\
                                                                            15:13
#define APBDEV_PMC_SCRATCH178_0_MC_EMEM_ARB_MISC1_0_REFRESH_ACK_THRESHOLD_USAGE_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH178_0_MC_EMEM_ARB_MISC1_0_DEADLOCK_PREVENTION_SLACK_THRESHOLD_RANGE\
                                                                            21:18
#define APBDEV_PMC_SCRATCH178_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD0_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH178_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH178_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH178_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH178_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH178_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH178_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH178_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH178_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH178_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH179_0_EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_RANGE  9: 0
#define APBDEV_PMC_SCRATCH179_0_EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_RANGE 20:10
#define APBDEV_PMC_SCRATCH179_0_EMC_ODT_WRITE_0_ODT_WR_DELAY_RANGE          24:21
#define APBDEV_PMC_SCRATCH179_0_EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_RANGE        25:25
#define APBDEV_PMC_SCRATCH179_0_EMC_ODT_WRITE_0_SHARE_ONE_ODT_RANGE         26:26
#define APBDEV_PMC_SCRATCH179_0_EMC_ODT_WRITE_0_ODT_WR_DURATION_RANGE       30:27
#define APBDEV_PMC_SCRATCH179_0_EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH180_0_EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_RANGE  9: 0
#define APBDEV_PMC_SCRATCH180_0_EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_RANGE  20:10
#define APBDEV_PMC_SCRATCH180_0_EMC_PMACRO_IB_RXRT_0_IB_RXRT_RANGE          31:21

#define APBDEV_PMC_SCRATCH181_0_EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_RANGE\
                                                                            20: 0
#define APBDEV_PMC_SCRATCH181_0_EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_RANGE\
                                                                            31:21

#define APBDEV_PMC_SCRATCH182_0_MC_EMEM_ARB_REFPB_HP_CTRL_0_REFPB_THRESH_ENABLE_HP_RANGE\
                                                                             6: 0
#define APBDEV_PMC_SCRATCH182_0_MC_EMEM_ARB_REFPB_HP_CTRL_0_REFPB_THRESH_DISABLE_HP_RANGE\
                                                                            13: 7
#define APBDEV_PMC_SCRATCH182_0_MC_EMEM_ARB_REFPB_HP_CTRL_0_REFPB_OPEN_WORK_THRESH_RANGE\
                                                                            20:14
#define APBDEV_PMC_SCRATCH182_0_MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_RANGE\
                                                                            29:21
#define APBDEV_PMC_SCRATCH182_0_MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_DURING_HOLDOFF_OVERRIDE_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH182_0_MC_EMEM_ARB_OUTSTANDING_REQ_0_LIMIT_OUTSTANDING_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH183_0_EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH183_0_EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_TEST_MODE_RANGE\
                                                                             5: 2
#define APBDEV_PMC_SCRATCH183_0_EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH183_0_EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH183_0_EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH183_0_EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH183_0_EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTCDB_VDDA_WB_CTRL_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH183_0_EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTCDB_VDDA_CTRL_RANGE\
                                                                            19:14
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE0_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE0_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE0_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE1_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE1_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE1_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE2_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE2_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE2_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE3_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE3_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH183_0_EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE3_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH184_0_EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_IDLE_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH184_0_EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_TIMEOUT_RANGE\
                                                                             5: 1
#define APBDEV_PMC_SCRATCH184_0_EMC_CFG_DIG_DLL_1_0_DLL_NUM_STALL_CYCLES_RANGE\
                                                                            11: 6
#define APBDEV_PMC_SCRATCH184_0_EMC_CFG_DIG_DLL_1_0_CFG_DLL_WAIT_BEFORE_UPDATE_RANGE\
                                                                            15:12
#define APBDEV_PMC_SCRATCH184_0_EMC_CFG_DIG_DLL_1_0_DDLLCAL_UPDATE_CNT_LIMIT_RANGE\
                                                                            19:16
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE4_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE4_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE4_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE5_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE5_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE5_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE6_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE6_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE6_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE7_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE7_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH184_0_EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE7_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH185_0_EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE0_QUSE_BRLSHFT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH185_0_EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE1_QUSE_BRLSHFT_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH185_0_EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE2_QUSE_BRLSHFT_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH185_0_EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE3_QUSE_BRLSHFT_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_RESET_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_RESET_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_RESET_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC0_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC0_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC0_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC1_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC1_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC1_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC2_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC2_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH185_0_EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC2_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH186_0_EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE4_QUSE_BRLSHFT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH186_0_EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE5_QUSE_BRLSHFT_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH186_0_EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE6_QUSE_BRLSHFT_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH186_0_EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE7_QUSE_BRLSHFT_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH186_0_EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_RANGE\
                                                                            23:20
#define APBDEV_PMC_SCRATCH186_0_EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_RANGE\
                                                                            31:24

#define APBDEV_PMC_SCRATCH187_0_EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE0_QUSE_BRLSHFT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH187_0_EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE1_QUSE_BRLSHFT_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH187_0_EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE2_QUSE_BRLSHFT_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH187_0_EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE3_QUSE_BRLSHFT_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH187_0_EMC_PMACRO_PERBIT_RFU1_CTRL_0_0_DQ8_RFU_BYTE0_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH187_0_EMC_PMACRO_PERBIT_RFU1_CTRL_0_0_DQSP_RFU_BYTE0_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH187_0_EMC_PMACRO_PERBIT_RFU1_CTRL_0_0_DQSN_RFU_BYTE0_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH187_0_EMC_PMACRO_PERBIT_RFU1_CTRL_0_0_DQ8_RFU_BYTE1_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH187_0_EMC_PMACRO_PERBIT_RFU1_CTRL_0_0_DQSP_RFU_BYTE1_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH187_0_EMC_PMACRO_PERBIT_RFU1_CTRL_0_0_DQSN_RFU_BYTE1_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH188_0_EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE4_QUSE_BRLSHFT_RANGE\
                                                                             4: 0
#define APBDEV_PMC_SCRATCH188_0_EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE5_QUSE_BRLSHFT_RANGE\
                                                                             9: 5
#define APBDEV_PMC_SCRATCH188_0_EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE6_QUSE_BRLSHFT_RANGE\
                                                                            14:10
#define APBDEV_PMC_SCRATCH188_0_EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE7_QUSE_BRLSHFT_RANGE\
                                                                            19:15
#define APBDEV_PMC_SCRATCH188_0_EMC_PMACRO_PERBIT_RFU1_CTRL_1_0_DQ8_RFU_BYTE2_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH188_0_EMC_PMACRO_PERBIT_RFU1_CTRL_1_0_DQSP_RFU_BYTE2_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH188_0_EMC_PMACRO_PERBIT_RFU1_CTRL_1_0_DQSN_RFU_BYTE2_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH188_0_EMC_PMACRO_PERBIT_RFU1_CTRL_1_0_DQ8_RFU_BYTE3_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH188_0_EMC_PMACRO_PERBIT_RFU1_CTRL_1_0_DQSP_RFU_BYTE3_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH188_0_EMC_PMACRO_PERBIT_RFU1_CTRL_1_0_DQSN_RFU_BYTE3_RANGE\
                                                                            31:30

#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_READ_MUX_RANGE                     0: 0
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_WRITE_MUX_RANGE                    1: 1
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_FORCE_UPDATE_RANGE                 2: 2
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_FORCE_IDLE_RANGE                   3: 3
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_RANGE     4: 4
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_READ_DQM_CTRL_RANGE                5: 5
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_AP_REQ_BUSY_CTRL_RANGE             6: 6
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_STRETCH_MRW_RESET_RANGE            7: 7
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_SUPPRESS_READ_CMD_RANGE            8: 8
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_SUPPRESS_WRITE_CMD_RANGE           9: 9
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_CFG_PRIORITY_RANGE                10:10
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_RANGE     11:11
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_CFG_SWAP_RANGE                    13:12
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_RANGE  15:15
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_WRITE_ACTIVE_ONLY_RANGE           16:16
#define APBDEV_PMC_SCRATCH189_0_EMC_DBG_0_AUTOCAL_IGNORE_SWAP_RANGE         17:17
#define APBDEV_PMC_SCRATCH189_0_EMC_TREFBW_0_TREFBW_RANGE                   31:18

#define APBDEV_PMC_SCRATCH191_0_EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_RANGE     10: 0
#define APBDEV_PMC_SCRATCH191_0_EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_RANGE    16:11
#define APBDEV_PMC_SCRATCH191_0_EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH191_0_EMC_QPOP_0_QPOP_RANGE                       24:18
#define APBDEV_PMC_SCRATCH191_0_EMC_QPOP_0_QPOP_PREAMBLE_RANGE              31:25

#define APBDEV_PMC_SCRATCH192_0_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_RANGE           7: 0
#define APBDEV_PMC_SCRATCH192_0_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_RANGE          15: 8
#define APBDEV_PMC_SCRATCH192_0_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_RANGE 17:16
#define APBDEV_PMC_SCRATCH192_0_EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_DELAY_RANGE\
                                                                            23:18
#define APBDEV_PMC_SCRATCH192_0_EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_HIGH_RANGE\
                                                                            29:24
#define APBDEV_PMC_SCRATCH192_0_EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH192_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_DLL_CFG_1_0_DDLLCAL_CTRL_START_TRIM_RANGE\
                                                                            10: 0
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_DLL_CFG_1_0_E_DDLL_PWRD_RANGE    11:11
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_DLL_CFG_1_0_MDDLL_SEL_CLK_SRC_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_DLL_CFG_1_0_MDDLL_PHASE_SELECT_RANGE\
                                                                            14:13
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_DLL_CFG_1_0_MDDLL_E_TCLK_RANGE   15:15
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_DLL_CFG_1_0_MDDLL_SEL_CLK_TESTSRC_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_DLL_CFG_1_0_MDDLLCAL_CLK_ALWAYS_ON_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_PERBIT_RFU1_CTRL_2_0_DQ8_RFU_BYTE4_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_PERBIT_RFU1_CTRL_2_0_DQSP_RFU_BYTE4_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_PERBIT_RFU1_CTRL_2_0_DQSN_RFU_BYTE4_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_PERBIT_RFU1_CTRL_2_0_DQ8_RFU_BYTE5_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_PERBIT_RFU1_CTRL_2_0_DQSP_RFU_BYTE5_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_PERBIT_RFU1_CTRL_2_0_DQSN_RFU_BYTE5_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD1_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH193_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_PERBIT_RFU1_CTRL_3_0_DQ8_RFU_BYTE6_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_PERBIT_RFU1_CTRL_3_0_DQSP_RFU_BYTE6_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_PERBIT_RFU1_CTRL_3_0_DQSN_RFU_BYTE6_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_PERBIT_RFU1_CTRL_3_0_DQ8_RFU_BYTE7_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_PERBIT_RFU1_CTRL_3_0_DQSP_RFU_BYTE7_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_PERBIT_RFU1_CTRL_3_0_DQSN_RFU_BYTE7_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH194_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_RANGE\
                                                                             5: 4
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_RANGE\
                                                                             7: 6
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_RANGE\
                                                                             9: 8
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_RANGE\
                                                                            11:10
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_RANGE\
                                                                            13:12
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_RANGE\
                                                                            15:14
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_PERBIT_RFU1_CTRL_4_0_DQ8_RFU_CMD0_RANGE\
                                                                            19:18
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_PERBIT_RFU1_CTRL_4_0_DQSP_RFU_CMD0_RANGE\
                                                                            21:20
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_PERBIT_RFU1_CTRL_4_0_DQSN_RFU_CMD0_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_PERBIT_RFU1_CTRL_4_0_DQ8_RFU_CMD1_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_PERBIT_RFU1_CTRL_4_0_DQSP_RFU_CMD1_RANGE\
                                                                            27:26
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_PERBIT_RFU1_CTRL_4_0_DQSN_RFU_CMD1_RANGE\
                                                                            29:28
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH195_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH196_0_EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_RANGE\
                                                                            15: 0
#define APBDEV_PMC_SCRATCH196_0_EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH196_0_MC_EMEM_ARB_REFPB_BANK_CTRL_0_REFPB_THRESH_ENABLE_FORCE_CLOSE_RANGE\
                                                                            23:17
#define APBDEV_PMC_SCRATCH196_0_MC_EMEM_ARB_REFPB_BANK_CTRL_0_REFPB_THRESH_DISABLE_FORCE_CLOSE_RANGE\
                                                                            30:24
#define APBDEV_PMC_SCRATCH196_0_MC_EMEM_ARB_REFPB_BANK_CTRL_0_REFPB_EXPLICIT_BANK_MODE_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_E_DIFF_MODE_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_EINPUT_FORCE_ON_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_CTRL_RANGE\
                                                                             9: 6
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_IBIAS_PWRD_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_DIRECT_ZI_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_CMD_RX_E_DIRECT_ZI_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_CTRL_RANGE\
                                                                            16:13
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_PERBIT_RFU1_CTRL_5_0_DQ8_RFU_CMD2_RANGE\
                                                                            18:17
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_PERBIT_RFU1_CTRL_5_0_DQSP_RFU_CMD2_RANGE\
                                                                            20:19
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_PERBIT_RFU1_CTRL_5_0_DQSN_RFU_CMD2_RANGE\
                                                                            22:21
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_PERBIT_RFU1_CTRL_5_0_DQ8_RFU_CMD3_RANGE\
                                                                            24:23
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_PERBIT_RFU1_CTRL_5_0_DQSP_RFU_CMD3_RANGE\
                                                                            26:25
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_PERBIT_RFU1_CTRL_5_0_DQSN_RFU_CMD3_RANGE\
                                                                            28:27
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH197_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_RANGE\
                                                                             1: 0
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_RANGE\
                                                                             3: 2
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_E_DIFF_MODE_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_EINPUT_FORCE_ON_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_CTRL_RANGE\
                                                                             9: 6
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_IBIAS_PWRD_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_DIRECT_ZI_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_CMD_RX_E_DIRECT_ZI_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_CTRL_RANGE\
                                                                            16:13
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD2_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD3_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH198_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_E_IVREF_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH199_0_EMC_REFRESH_0_REFRESH_LO_RANGE               5: 0
#define APBDEV_PMC_SCRATCH199_0_EMC_REFRESH_0_REFRESH_RANGE                 15: 6
#define APBDEV_PMC_SCRATCH199_0_EMC_CMDQ_0_RW_DEPTH_RANGE                   20:16
#define APBDEV_PMC_SCRATCH199_0_EMC_CMDQ_0_ACT_DEPTH_RANGE                  23:21
#define APBDEV_PMC_SCRATCH199_0_EMC_CMDQ_0_PRE_DEPTH_RANGE                  26:24
#define APBDEV_PMC_SCRATCH199_0_EMC_CMDQ_0_RW_WD_DEPTH_RANGE                31:27

#define APBDEV_PMC_SCRATCH210_0_EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_RANGE     15: 0
#define APBDEV_PMC_SCRATCH210_0_EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_SEL_RANGE\
                                                                            22:16
#define APBDEV_PMC_SCRATCH210_0_EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH210_0_EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_SEL_RANGE\
                                                                            30:24
#define APBDEV_PMC_SCRATCH210_0_EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_RANGE\
                                                                            30:30
#define APBDEV_PMC_SCRATCH211_0_EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_RANGE\
                                                                            31:31

#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH212_0_EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH212_0_EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_RANGE\
                                                                            17:16
#define APBDEV_PMC_SCRATCH212_0_EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_TEST_MODE_RANGE\
                                                                            21:18
#define APBDEV_PMC_SCRATCH212_0_EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL_RANGE\
                                                                            23:22
#define APBDEV_PMC_SCRATCH212_0_EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL_RANGE\
                                                                            25:24
#define APBDEV_PMC_SCRATCH212_0_EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH212_0_EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH212_0_EMC_XM2COMPPADCTRL3_0_XM2COMP_VTTCDB_VDDA_LVL_RANGE\
                                                                            31:28

#define APBDEV_PMC_SCRATCH213_0_EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_RANGE\
                                                                            15: 0
#define APBDEV_PMC_SCRATCH213_0_EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_RANGE\
                                                                            31:16

#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_DATA_USE_PMACRO_BRLSHFT_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQ_BYPASS_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQS_BYPASS_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_RXDQS_BYPASS_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_QU_BYPASS_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQS_BYPASS_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQ_BYPASS_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_RXDQ_BYPASS_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_CMD_USE_PMACRO_BRLSHFT_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQ_BYPASS_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQS_BYPASS_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_RXDQS_BYPASS_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_QU_BYPASS_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQS_BYPASS_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQ_BYPASS_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_RXDQ_BYPASS_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DATA_PI_CTRL_0_DATA_DQ_TX_PI_CTRL_RANGE\
                                                                            19:16
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DATA_PI_CTRL_0_DATA_DQ_TX_PI_PWRD_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DATA_PI_CTRL_0_DATA_DQS_TX_PI_CTRL_RANGE\
                                                                            24:21
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DATA_PI_CTRL_0_DATA_DQS_TX_PI_PWRD_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH214_0_EMC_PMACRO_DATA_PI_CTRL_0_DATA_PI_OFFSET_RANGE\
                                                                            31:26

#define APBDEV_PMC_SCRATCH215_0_EMC_PMACRO_CMD_PI_CTRL_0_CMD_DQ_TX_PI_CTRL_RANGE\
                                                                             3: 0
#define APBDEV_PMC_SCRATCH215_0_EMC_PMACRO_CMD_PI_CTRL_0_CMD_DQ_TX_PI_PWRD_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH215_0_EMC_PMACRO_CMD_PI_CTRL_0_CMD_DQS_TX_PI_CTRL_RANGE\
                                                                             8: 5
#define APBDEV_PMC_SCRATCH215_0_EMC_PMACRO_CMD_PI_CTRL_0_CMD_DQS_TX_PI_PWRD_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH215_0_EMC_PMACRO_CMD_PI_CTRL_0_CMD_PI_OFFSET_RANGE\
                                                                            15:10
#define APBDEV_PMC_SCRATCH215_0_SWIZZLE_RANK_BYTE_ENCODE_RANGE              31:16

#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPD_RANGE\
                                                                             0: 0
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPU_RANGE\
                                                                             1: 1
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_E_IVREF_RANGE\
                                                                             2: 2
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPD_RANGE\
                                                                             3: 3
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPU_RANGE\
                                                                             4: 4
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPD_RANGE\
                                                                             5: 5
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPU_RANGE\
                                                                             6: 6
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVDN_FORCEON_RANGE\
                                                                             7: 7
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_RX_E_PERBIT_DQSTRIM_RANGE\
                                                                             8: 8
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVDN_FORCEON_RANGE\
                                                                             9: 9
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVFORCEON_RANGE\
                                                                            10:10
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVFORCEON_RANGE\
                                                                            11:11
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DISABLE_CAL_UPDATE_RANGE\
                                                                            12:12
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_TX_DISABLE_FGCG_VAUXC_RANGE\
                                                                            13:13
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_TX_DISABLE_FGCG_VDDA_RANGE\
                                                                            14:14
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_E_IVREF_RANGE\
                                                                            15:15
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPD_RANGE\
                                                                            16:16
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPU_RANGE\
                                                                            17:17
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_E_IVREF_RANGE\
                                                                            18:18
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPD_RANGE\
                                                                            19:19
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPU_RANGE\
                                                                            20:20
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPD_RANGE\
                                                                            21:21
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPU_RANGE\
                                                                            22:22
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVDN_FORCEON_RANGE\
                                                                            23:23
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_RX_E_PERBIT_DQSTRIM_RANGE\
                                                                            24:24
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVDN_FORCEON_RANGE\
                                                                            25:25
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVFORCEON_RANGE\
                                                                            26:26
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVFORCEON_RANGE\
                                                                            27:27
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DISABLE_CAL_UPDATE_RANGE\
                                                                            28:28
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_TX_DISABLE_FGCG_VAUXC_RANGE\
                                                                            29:29
#define APBDEV_PMC_SCRATCH216_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_TX_DISABLE_FGCG_VDDA_RANGE\
                                                                            30:30

// macros for variables with different names but sharing the same registers
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_MA_RANGE \
        EMC_MRW_0_MRW_MA_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_OP_RANGE \
        EMC_MRW_0_MRW_OP_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_LONG_CNT_RANGE \
        EMC_MRW_0_USE_MRW_LONG_CNT_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_EXT_CNT_RANGE \
        EMC_MRW_0_USE_MRW_EXT_CNT_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_DEV_SELECTN_RANGE \
        EMC_MRW_0_MRW_DEV_SELECTN_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_SRC_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_FORCE_CC_TRIGGER_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_INVERT_DCD_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_CLK_DIV2_EN_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_CLK_DIV2_EN_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_USE_32KHZ_AS_CLK_M_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_USE_32KHZ_AS_CLK_M_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_PLLP_OUT_FOR_EMC_EN_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_PLLP_OUT_FOR_EMC_EN_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_PLLC_OUT_FOR_EMC_EN_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_PLLC_OUT_FOR_EMC_EN_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_MC_EMC_SAME_FREQ_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_DIVISOR_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_MRS_DEV_SELECTN_RANGE \
        EMC_MRS_0_MRS_DEV_SELECTN_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_EXT_CNT_RANGE \
        EMC_MRS_0_USE_MRS_EXT_CNT_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_LONG_CNT_RANGE \
        EMC_MRS_0_USE_MRS_LONG_CNT_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_MRS_BA_RANGE \
        EMC_MRS_0_MRS_BA_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_MRS_ADR_RANGE \
        EMC_MRS_0_MRS_ADR_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_SRC_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_DDLL_CLK_SEL_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_DDLL_CLK_SEL_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_DIVISOR_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_OVERRIDE_SYNCMUX_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_SYNCMUX_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VCO_SEL_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_VCO_SEL_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_SYNC_MUX_CTRL_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_SYNC_MUX_CTRL_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_ENABLE_SW_OVERRIDE_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_PTS_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_IDDQ_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_EN_LCKDET_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_LCKDET_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_LOCK_OVERRIDE_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KCP_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KVCO_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_MRW_MA_RANGE \
        EMC_MRW_0_MRW_MA_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_MRW_OP_RANGE \
        EMC_MRW_0_MRW_OP_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_LONG_CNT_RANGE \
        EMC_MRW_0_USE_MRW_LONG_CNT_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_EXT_CNT_RANGE \
        EMC_MRW_0_USE_MRW_EXT_CNT_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_MRW_DEV_SELECTN_RANGE \
        EMC_MRW_0_MRW_DEV_SELECTN_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_CMD_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_LATCH_CMD_RANGE \
        EMC_ZQ_CAL_0_ZQ_LATCH_CMD_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_CMD_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_RANGE





// SDRAM register field packing list generated by tool warmboot_code_gen
#define SDRAM_PMC_FIELDS(_) \
    _( 6, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_2X_CLK_DIVISOR, EmcClockSource) \
    _( 6, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_DLL_ALIAS, EMC_DLL_CLK_DIVISOR, EmcClockSourceDll) \
    _( 6, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_2X_CLK_SRC, EmcClockSource) \
    _( 6, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_DLL_ALIAS, EMC_DLL_CLK_SRC, EmcClockSourceDll) \
    _( 6, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_DLL_ALIAS, DDLL_CLK_SEL, EmcClockSourceDll) \
    _( 7, CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_PTS, ClkRstControllerPllmMisc2Override) \
    _( 7, CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_KCP, ClkRstControllerPllmMisc2Override) \
    _( 7, EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_DEV_SELECTN, EmcZqCalLpDdr4WarmBoot) \
    _( 7, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, FORCE_CC_TRIGGER, EmcClockSource) \
    _( 7, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_INVERT_DCD, EmcClockSource) \
    _( 7, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_CLK_DIV2_EN, EmcClockSource) \
    _( 7, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, USE_32KHZ_AS_CLK_M, EmcClockSource) \
    _( 7, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, PLLP_OUT_FOR_EMC_EN, EmcClockSource) \
    _( 7, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, PLLC_OUT_FOR_EMC_EN, EmcClockSource) \
    _( 7, CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, MC_EMC_SAME_FREQ, EmcClockSource) \
    _( 7, CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_OVERRIDE_SYNCMUX, ClkRstControllerPllmMisc2Override) \
    _( 7, CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_VCO_SEL, ClkRstControllerPllmMisc2Override) \
    _( 7, CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_SYNC_MUX_CTRL, ClkRstControllerPllmMisc2Override) \
    _( 7, CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_ENABLE_SW_OVERRIDE, ClkRstControllerPllmMisc2Override) \
    _( 7, CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_IDDQ, ClkRstControllerPllmMisc2Override) \
    _( 7, CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_EN_LCKDET, ClkRstControllerPllmMisc2Override) \
    _( 7, CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_LOCK_OVERRIDE, ClkRstControllerPllmMisc2Override) \
    _( 7, CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_KVCO, ClkRstControllerPllmMisc2Override) \
    _( 7, EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_CMD, EmcZqCalLpDdr4WarmBoot) \
    _( 7, EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_LATCH_CMD, EmcZqCalLpDdr4WarmBoot) \
    _( 7, EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_LENGTH, EmcZqCalLpDdr4WarmBoot) \
    _( 7, EMC, RC, RC, EmcRc) \
    _( 8, EMC, PMACRO_BG_BIAS_CTRL_0, XM2COMP_BG_ILVL_CTRL, EmcPmacroBgBiasCtrl0) \
    _(14, EMC, FDPD_CTRL_CMD_NO_RAMP, CMD_DPD_NO_RAMP_ENABLE, EmcFdpdCtrlCmdNoRamp) \
    _(14, EMC, CFG_PIPE_CLK, PIPE_CLK_ENABLE_OVERRIDE, EmcCfgPipeClk) \
    _(15, EMC, QRST, QRST, EmcQRst) \
    _(15, EMC, QRST, QRST_DURATION, EmcQRst) \
    _(16, EMC, PMACRO_CMD_TX_DRV, CMD_TX_DRVUP, EmcPmacroCmdTxDrv) \
    _(16, EMC, PMACRO_CMD_TX_DRV, CMD_TX_DRVDN, EmcPmacroCmdTxDrv) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10, EmcFbioCfg8) \
    _(17, EMC, FBIO_CFG8, EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11, EmcFbioCfg8) \
    _(18, EMC, TXSRDLL, TXSRDLL, EmcTxsrDll) \
    _(19, EMC, TXDSRVTTGEN, TXDSRVTTGEN, EmcTxdsrvttgen) \
    _(22, EMC, CFG_RSV, CFG_RESERVED_BYTE0, EmcCfgRsv) \
    _(22, EMC, CFG_RSV, CFG_RESERVED_BYTE1, EmcCfgRsv) \
    _(22, EMC, CFG_RSV, CFG_RESERVED_BYTE2, EmcCfgRsv) \
    _(22, EMC, CFG_RSV, CFG_RESERVED_BYTE3, EmcCfgRsv) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_COMPUTE_START, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_TRANSFER_START, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_UPDATE_START, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_PU_VREF0_EN, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_PU_VREF1_EN, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_PU_VREF2_EN, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_PD_VREF0_EN, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_PD_VREF1_EN, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_PD_VREF2_EN, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_MEASURE_STALL, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_UPDATE_STALL, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_UPDATE_DELAY, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_STEP, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_WAIT_AFTER_EN, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_CHECK_LOCK, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_NUM_SAMPLES, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_ENABLE, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_COMP_PAD_FLIP, EmcAutoCalConfig) \
    _(23, EMC, AUTO_CAL_CONFIG, AUTO_CAL_START, EmcAutoCalConfig) \
    _(24, EMC, AUTO_CAL_VREF_SEL_0, AUTO_CAL_PU_VREF0_SEL, EmcAutoCalVrefSel0) \
    _(24, EMC, AUTO_CAL_VREF_SEL_0, AUTO_CAL_PU_VREF0_CAL_MODE, EmcAutoCalVrefSel0) \
    _(24, EMC, AUTO_CAL_VREF_SEL_0, AUTO_CAL_PD_VREF0_SEL, EmcAutoCalVrefSel0) \
    _(24, EMC, AUTO_CAL_VREF_SEL_0, AUTO_CAL_PD_VREF0_CAL_MODE, EmcAutoCalVrefSel0) \
    _(24, EMC, AUTO_CAL_VREF_SEL_0, AUTO_CAL_PU_VREF1_SEL, EmcAutoCalVrefSel0) \
    _(24, EMC, AUTO_CAL_VREF_SEL_0, AUTO_CAL_PU_VREF1_CAL_MODE, EmcAutoCalVrefSel0) \
    _(24, EMC, AUTO_CAL_VREF_SEL_0, AUTO_CAL_PD_VREF1_SEL, EmcAutoCalVrefSel0) \
    _(24, EMC, AUTO_CAL_VREF_SEL_0, AUTO_CAL_PD_VREF1_CAL_MODE, EmcAutoCalVrefSel0) \
    _(25, EMC, PMACRO_BRICK_CTRL_RFU1, CMD_BRICK_CTRL_RFU1, EmcPmacroBrickCtrlRfu1) \
    _(25, EMC, PMACRO_BRICK_CTRL_RFU1, DATA_BRICK_CTRL_RFU1, EmcPmacroBrickCtrlRfu1) \
    _(26, EMC, PMACRO_BRICK_CTRL_RFU2, CMD_BRICK_CTRL_RFU2, EmcPmacroBrickCtrlRfu2) \
    _(26, EMC, PMACRO_BRICK_CTRL_RFU2, DATA_BRICK_CTRL_RFU2, EmcPmacroBrickCtrlRfu2) \
    _(27, EMC, PMC_SCRATCH1, SCRATCH1, EmcPmcScratch1) \
    _(28, EMC, PMC_SCRATCH2, SCRATCH2, EmcPmcScratch2) \
    _(29, EMC, PMC_SCRATCH3, SCRATCH3, EmcPmcScratch3) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ0_RFU_BYTE0, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ1_RFU_BYTE0, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ2_RFU_BYTE0, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ3_RFU_BYTE0, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ4_RFU_BYTE0, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ5_RFU_BYTE0, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ6_RFU_BYTE0, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ7_RFU_BYTE0, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ0_RFU_BYTE1, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ1_RFU_BYTE1, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ2_RFU_BYTE1, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ3_RFU_BYTE1, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ4_RFU_BYTE1, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ5_RFU_BYTE1, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ6_RFU_BYTE1, EmcPmacroPerbitRfuCtrl0) \
    _(30, EMC, PMACRO_PERBIT_RFU_CTRL_0, DQ7_RFU_BYTE1, EmcPmacroPerbitRfuCtrl0) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ0_RFU_BYTE2, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ1_RFU_BYTE2, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ2_RFU_BYTE2, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ3_RFU_BYTE2, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ4_RFU_BYTE2, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ5_RFU_BYTE2, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ6_RFU_BYTE2, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ7_RFU_BYTE2, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ0_RFU_BYTE3, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ1_RFU_BYTE3, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ2_RFU_BYTE3, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ3_RFU_BYTE3, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ4_RFU_BYTE3, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ5_RFU_BYTE3, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ6_RFU_BYTE3, EmcPmacroPerbitRfuCtrl1) \
    _(31, EMC, PMACRO_PERBIT_RFU_CTRL_1, DQ7_RFU_BYTE3, EmcPmacroPerbitRfuCtrl1) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ0_RFU_BYTE4, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ1_RFU_BYTE4, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ2_RFU_BYTE4, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ3_RFU_BYTE4, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ4_RFU_BYTE4, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ5_RFU_BYTE4, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ6_RFU_BYTE4, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ7_RFU_BYTE4, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ0_RFU_BYTE5, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ1_RFU_BYTE5, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ2_RFU_BYTE5, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ3_RFU_BYTE5, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ4_RFU_BYTE5, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ5_RFU_BYTE5, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ6_RFU_BYTE5, EmcPmacroPerbitRfuCtrl2) \
    _(32, EMC, PMACRO_PERBIT_RFU_CTRL_2, DQ7_RFU_BYTE5, EmcPmacroPerbitRfuCtrl2) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ0_RFU_BYTE6, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ1_RFU_BYTE6, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ2_RFU_BYTE6, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ3_RFU_BYTE6, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ4_RFU_BYTE6, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ5_RFU_BYTE6, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ6_RFU_BYTE6, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ7_RFU_BYTE6, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ0_RFU_BYTE7, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ1_RFU_BYTE7, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ2_RFU_BYTE7, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ3_RFU_BYTE7, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ4_RFU_BYTE7, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ5_RFU_BYTE7, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ6_RFU_BYTE7, EmcPmacroPerbitRfuCtrl3) \
    _(33, EMC, PMACRO_PERBIT_RFU_CTRL_3, DQ7_RFU_BYTE7, EmcPmacroPerbitRfuCtrl3) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ0_RFU_CMD0, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ1_RFU_CMD0, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ2_RFU_CMD0, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ3_RFU_CMD0, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ4_RFU_CMD0, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ5_RFU_CMD0, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ6_RFU_CMD0, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ7_RFU_CMD0, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ0_RFU_CMD1, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ1_RFU_CMD1, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ2_RFU_CMD1, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ3_RFU_CMD1, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ4_RFU_CMD1, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ5_RFU_CMD1, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ6_RFU_CMD1, EmcPmacroPerbitRfuCtrl4) \
    _(40, EMC, PMACRO_PERBIT_RFU_CTRL_4, DQ7_RFU_CMD1, EmcPmacroPerbitRfuCtrl4) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ0_RFU_CMD2, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ1_RFU_CMD2, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ2_RFU_CMD2, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ3_RFU_CMD2, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ4_RFU_CMD2, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ5_RFU_CMD2, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ6_RFU_CMD2, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ7_RFU_CMD2, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ0_RFU_CMD3, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ1_RFU_CMD3, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ2_RFU_CMD3, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ3_RFU_CMD3, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ4_RFU_CMD3, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ5_RFU_CMD3, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ6_RFU_CMD3, EmcPmacroPerbitRfuCtrl5) \
    _(42, EMC, PMACRO_PERBIT_RFU_CTRL_5, DQ7_RFU_CMD3, EmcPmacroPerbitRfuCtrl5) \
    _(44, MC, EMEM_ARB_DA_TURNS, R2R_TURN, McEmemArbDaTurns) \
    _(44, MC, EMEM_ARB_DA_TURNS, W2W_TURN, McEmemArbDaTurns) \
    _(44, MC, EMEM_ARB_DA_TURNS, R2W_TURN, McEmemArbDaTurns) \
    _(44, MC, EMEM_ARB_DA_TURNS, W2R_TURN, McEmemArbDaTurns) \
    _(64, EMC, FBIO_SPARE, CFG_FBIO_SPARE_3, EmcFbioSpare) \
    _(64, EMC, FBIO_SPARE, CFG_FBIO_SPARE_2, EmcFbioSpare) \
    _(64, EMC, FBIO_SPARE, CFG_FBIO_SPARE_1, EmcFbioSpare) \
    _(64, EMC, FBIO_SPARE, CFG_FBIO_SPARE_0, EmcFbioSpare) \
    _(64, EMC, FBIO_SPARE, CFG_SWAP_DLL, EmcFbioSpare) \
    _(64, MC, EMEM_ARB_MISC2, ALLOW_B2B_TA_REQS, McEmemArbMisc2) \
    _(65, MC, EMEM_ARB_MISC0, BC2AA_HOLDOFF_THRESHOLD, McEmemArbMisc0) \
    _(65, MC, EMEM_ARB_MISC0, PRIORITY_INVERSION_THRESHOLD, McEmemArbMisc0) \
    _(65, MC, EMEM_ARB_MISC0, PRIORITY_INVERSION_ISO_THRESHOLD, McEmemArbMisc0) \
    _(65, MC, EMEM_ARB_MISC0, EXPIRING_SOON_SLACK_THRESHOLD, McEmemArbMisc0) \
    _(65, MC, EMEM_ARB_MISC0, MC_EMC_SAME_FREQ, McEmemArbMisc0) \
    _(65, MC, EMEM_ARB_MISC0, ATOMS_PER_DVFS_PULSE, McEmemArbMisc0) \
    _(65, MC, DA_CONFIG0, NEW_ARB_SCHEME, McDaCfg0) \
    _(66, EMC, FDPD_CTRL_CMD, CMD_DPD_ENTRY_DELAY, EmcFdpdCtrlCmd) \
    _(66, EMC, FDPD_CTRL_CMD, CMD_PHASE_HOLD_MIN, EmcFdpdCtrlCmd) \
    _(66, EMC, FDPD_CTRL_CMD, CMD_PHASE_RAMP_OUT_TIME, EmcFdpdCtrlCmd) \
    _(66, EMC, FDPD_CTRL_CMD, CMD_PHASE_RAMP_IN_TIME, EmcFdpdCtrlCmd) \
    _(66, EMC, FDPD_CTRL_CMD, CMD_DPD_EXIT_DELAY, EmcFdpdCtrlCmd) \
    _(66, EMC, FDPD_CTRL_CMD, CMD_DPD_RAMP_ENABLE, EmcFdpdCtrlCmd) \
    _(66, EMC, FDPD_CTRL_CMD, CMD_PHASE_MIN, EmcFdpdCtrlCmd) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CLK_PU_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CLK_PD_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CA_PU_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CA_PD_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CMD_PU_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_CMD_PD_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_DQ_PU_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_DQ_PD_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_DQS_PU_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_DQS_PD_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_DQ_PU_TERM_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_DQ_PD_TERM_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_DQS_PU_TERM_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, AUTO_CAL_CONFIG2, AUTO_CAL_DQS_PD_TERM_CODE_SEL, EmcAutoCalConfig2) \
    _(67, EMC, BURST_REFRESH_NUM, BURST_REFRESH_NUM, EmcBurstRefreshNum) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_EN, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_STALL_ALL_UNTIL_LOCK, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_OVERRIDE_EN, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_STALL_ALL_TRAFFIC, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_STALL_RW_UNTIL_LOCK, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_LOWSPEED, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_MODE, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_LOCK_LIMIT, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_TESTSEL, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_QUSE_TESTOUT, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_TESTEN, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_OVERRIDE_VAL, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_ALARM_DISABLE, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, DLL_RESET, EmcCfgDigDll) \
    _(68, EMC, CFG_DIG_DLL, CFG_DLL_USE_OVERRIDE_UNTIL_LOCK, EmcCfgDigDll) \
    _(68, EMC, TPPD, TPPD, EmcTppd) \
    _(69, EMC, FDPD_CTRL_DQ, DQ_DPD_ENTRY_DELAY, EmcFdpdCtrlDq) \
    _(69, EMC, FDPD_CTRL_DQ, DQ_PHASE_HOLD_MIN, EmcFdpdCtrlDq) \
    _(69, EMC, FDPD_CTRL_DQ, DQ_PHASE_RAMP_OUT_TIME, EmcFdpdCtrlDq) \
    _(69, EMC, FDPD_CTRL_DQ, DQ_PHASE_RAMP_IN_TIME, EmcFdpdCtrlDq) \
    _(69, EMC, FDPD_CTRL_DQ, DQ_DPD_EXIT_DELAY, EmcFdpdCtrlDq) \
    _(69, EMC, FDPD_CTRL_DQ, DQ_PHASE_MIN, EmcFdpdCtrlDq) \
    _(69, EMC, R2R, R2R, EmcR2r) \
    _(70, EMC, PMACRO_IB_VREF_DQ_0, IB_VREF_DQ_BYTE0, EmcPmacroIbVrefDq_0) \
    _(70, EMC, PMACRO_IB_VREF_DQ_0, IB_VREF_DQ_BYTE1, EmcPmacroIbVrefDq_0) \
    _(70, EMC, PMACRO_IB_VREF_DQ_0, IB_VREF_DQ_BYTE2, EmcPmacroIbVrefDq_0) \
    _(70, EMC, PMACRO_IB_VREF_DQ_0, IB_VREF_DQ_BYTE3, EmcPmacroIbVrefDq_0) \
    _(70, EMC, W2W, W2W, EmcW2w) \
    _(71, EMC, PMACRO_IB_VREF_DQ_1, IB_VREF_DQ_BYTE4, EmcPmacroIbVrefDq_1) \
    _(71, EMC, PMACRO_IB_VREF_DQ_1, IB_VREF_DQ_BYTE5, EmcPmacroIbVrefDq_1) \
    _(71, EMC, PMACRO_IB_VREF_DQ_1, IB_VREF_DQ_BYTE6, EmcPmacroIbVrefDq_1) \
    _(71, EMC, PMACRO_IB_VREF_DQ_1, IB_VREF_DQ_BYTE7, EmcPmacroIbVrefDq_1) \
    _(71, EMC, PMACRO_VTTGEN_CTRL_0, VTT_VDDA_LVL, EmcPmacroVttgenCtrl0) \
    _(72, EMC, PMACRO_IB_VREF_DQS_0, IB_VREF_DQS_BYTE0, EmcPmacroIbVrefDqs_0) \
    _(72, EMC, PMACRO_IB_VREF_DQS_0, IB_VREF_DQS_BYTE1, EmcPmacroIbVrefDqs_0) \
    _(72, EMC, PMACRO_IB_VREF_DQS_0, IB_VREF_DQS_BYTE2, EmcPmacroIbVrefDqs_0) \
    _(72, EMC, PMACRO_IB_VREF_DQS_0, IB_VREF_DQS_BYTE3, EmcPmacroIbVrefDqs_0) \
    _(73, EMC, PMACRO_IB_VREF_DQS_1, IB_VREF_DQS_BYTE4, EmcPmacroIbVrefDqs_1) \
    _(73, EMC, PMACRO_IB_VREF_DQS_1, IB_VREF_DQS_BYTE5, EmcPmacroIbVrefDqs_1) \
    _(73, EMC, PMACRO_IB_VREF_DQS_1, IB_VREF_DQS_BYTE6, EmcPmacroIbVrefDqs_1) \
    _(73, EMC, PMACRO_IB_VREF_DQS_1, IB_VREF_DQS_BYTE7, EmcPmacroIbVrefDqs_1) \
    _(74, EMC, PMACRO_DDLL_SHORT_CMD_0, DDLL_SHORT_CMD_CKE0, EmcPmacroDdllShortCmd_0) \
    _(74, EMC, PMACRO_DDLL_SHORT_CMD_0, DDLL_SHORT_CMD_CKE1, EmcPmacroDdllShortCmd_0) \
    _(74, EMC, PMACRO_DDLL_SHORT_CMD_0, DDLL_SHORT_CMD_CKE2, EmcPmacroDdllShortCmd_0) \
    _(74, EMC, PMACRO_DDLL_SHORT_CMD_0, DDLL_SHORT_CMD_CKE3, EmcPmacroDdllShortCmd_0) \
    _(75, EMC, PMACRO_DDLL_SHORT_CMD_1, DDLL_SHORT_CMD_CKE4, EmcPmacroDdllShortCmd_1) \
    _(75, EMC, PMACRO_DDLL_SHORT_CMD_1, DDLL_SHORT_CMD_CKE5, EmcPmacroDdllShortCmd_1) \
    _(75, EMC, PMACRO_DDLL_SHORT_CMD_1, DDLL_SHORT_CMD_CKE6, EmcPmacroDdllShortCmd_1) \
    _(75, EMC, PMACRO_DDLL_SHORT_CMD_1, DDLL_SHORT_CMD_CKE7, EmcPmacroDdllShortCmd_1) \
    _(76, EMC, PMACRO_DLL_CFG_0, DDLLCAL_CTRL_SAMPLE_DELAY, EmcPmacroDllCfg0) \
    _(76, EMC, PMACRO_DLL_CFG_0, DDLLCAL_CTRL_SAMPLE_COUNT, EmcPmacroDllCfg0) \
    _(76, EMC, PMACRO_DLL_CFG_0, DDLLCAL_CTRL_FILTER_BITS, EmcPmacroDllCfg0) \
    _(76, EMC, PMACRO_DLL_CFG_0, DDLLCAL_CTRL_END_COUNT, EmcPmacroDllCfg0) \
    _(76, EMC, PMACRO_DLL_CFG_0, DDLLCAL_CTRL_STEP_SIZE, EmcPmacroDllCfg0) \
    _(76, EMC, PMACRO_DLL_CFG_0, DDLLCAL_CTRL_DUAL_PASS_LOCK, EmcPmacroDllCfg0) \
    _(76, EMC, PMACRO_DLL_CFG_0, DDLLCAL_CTRL_IGNORE_START, EmcPmacroDllCfg0) \
    _(76, EMC, RP, RP, EmcRp) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ0_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ1_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ2_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ3_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ4_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ5_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ6_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ7_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ8_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQSP_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQSN_TX_PWRD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, CMD_TX_E_WKPU_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, CMD_TX_E_WKPD_BYTE0, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ0_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ1_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ2_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ3_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ4_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ5_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ6_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ7_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQ8_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQSP_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, DQSN_TX_PWRD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, CMD_TX_E_WKPU_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, PMACRO_TX_PWRD_0, CMD_TX_E_WKPD_BYTE1, EmcPmacroTxPwrd0) \
    _(77, EMC, R2W, R2W, EmcR2w) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ0_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ1_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ2_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ3_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ4_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ5_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ6_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ7_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ8_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQSP_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQSN_TX_PWRD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, CMD_TX_E_WKPU_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, CMD_TX_E_WKPD_BYTE2, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ0_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ1_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ2_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ3_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ4_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ5_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ6_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ7_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQ8_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQSP_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, DQSN_TX_PWRD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, CMD_TX_E_WKPU_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, PMACRO_TX_PWRD_1, CMD_TX_E_WKPD_BYTE3, EmcPmacroTxPwrd1) \
    _(78, EMC, W2R, W2R, EmcW2r) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ0_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ1_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ2_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ3_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ4_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ5_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ6_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ7_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ8_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQSP_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQSN_TX_PWRD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, CMD_TX_E_WKPU_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, CMD_TX_E_WKPD_BYTE4, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ0_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ1_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ2_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ3_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ4_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ5_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ6_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ7_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQ8_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQSP_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, DQSN_TX_PWRD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, CMD_TX_E_WKPU_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, PMACRO_TX_PWRD_2, CMD_TX_E_WKPD_BYTE5, EmcPmacroTxPwrd2) \
    _(79, EMC, R2P, R2P, EmcR2p) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ0_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ1_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ2_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ3_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ4_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ5_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ6_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ7_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ8_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQSP_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQSN_TX_PWRD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, CMD_TX_E_WKPU_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, CMD_TX_E_WKPD_BYTE6, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ0_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ1_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ2_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ3_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ4_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ5_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ6_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ7_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQ8_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQSP_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, DQSN_TX_PWRD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, CMD_TX_E_WKPU_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, PMACRO_TX_PWRD_3, CMD_TX_E_WKPD_BYTE7, EmcPmacroTxPwrd3) \
    _(80, EMC, CCDMW, CCDMW, EmcCcdmw) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ0_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ1_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ2_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ3_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ4_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ5_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ6_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ7_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ8_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQSP_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQSN_TX_PWRD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, CMD_TX_E_WKPU_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, CMD_TX_E_WKPD_CMD0, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ0_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ1_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ2_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ3_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ4_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ5_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ6_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ7_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQ8_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQSP_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, DQSN_TX_PWRD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, CMD_TX_E_WKPU_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, PMACRO_TX_PWRD_4, CMD_TX_E_WKPD_CMD1, EmcPmacroTxPwrd4) \
    _(81, EMC, RD_RCD, RD_RCD, EmcRdRcd) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ0_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ1_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ2_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ3_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ4_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ5_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ6_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ7_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ8_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQSP_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQSN_TX_PWRD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, CMD_TX_E_WKPU_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, CMD_TX_E_WKPD_CMD2, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ0_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ1_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ2_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ3_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ4_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ5_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ6_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ7_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQ8_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQSP_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, DQSN_TX_PWRD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, CMD_TX_E_WKPU_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, PMACRO_TX_PWRD_5, CMD_TX_E_WKPD_CMD3, EmcPmacroTxPwrd5) \
    _(82, EMC, WR_RCD, WR_RCD, EmcWrRcd) \
    _(83, EMC, AUTO_CAL_CHANNEL, AUTO_CAL_NUM_STALL_CYCLES, EmcAutoCalChannel) \
    _(83, EMC, AUTO_CAL_CHANNEL, AUTO_CAL_WAIT_BEFORE_UPDATE, EmcAutoCalChannel) \
    _(83, EMC, AUTO_CAL_CHANNEL, AUTO_CAL_UPDATE_TIMEOUT, EmcAutoCalChannel) \
    _(83, EMC, AUTO_CAL_CHANNEL, CAL_WAIT_AFTER_DVFS, EmcAutoCalChannel) \
    _(83, EMC, AUTO_CAL_CHANNEL, AUTO_CAL_COMPUTE_START_DVFS, EmcAutoCalChannel) \
    _(83, EMC, AUTO_CAL_CHANNEL, AUTO_CAL_STALL_ALL_TRAFFIC, EmcAutoCalChannel) \
    _(83, EMC, AUTO_CAL_CHANNEL, AUTO_CAL_UPDATE_IDLE, EmcAutoCalChannel) \
    _(83, EMC, CONFIG_SAMPLE_DELAY, PMACRO_SAMPLE_DELAY, EmcConfigSampleDelay) \
    _(84, EMC, PMACRO_RX_TERM, DQ_RX_DRVUP_TERM, EmcPmacroRxTerm) \
    _(84, EMC, PMACRO_RX_TERM, DQ_RX_DRVDN_TERM, EmcPmacroRxTerm) \
    _(84, EMC, PMACRO_RX_TERM, DQS_RX_DRVUP_TERM, EmcPmacroRxTerm) \
    _(84, EMC, PMACRO_RX_TERM, DQS_RX_DRVDN_TERM, EmcPmacroRxTerm) \
    _(84, EMC, SEL_DPD_CTRL, CLK_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(84, EMC, SEL_DPD_CTRL, CA_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(84, EMC, SEL_DPD_CTRL, RESET_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(84, EMC, SEL_DPD_CTRL, ODT_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(84, EMC, SEL_DPD_CTRL, DATA_SEL_DPD_EN, EmcSelDpdCtrl) \
    _(84, EMC, SEL_DPD_CTRL, SEL_DPD_DLY, EmcSelDpdCtrl) \
    _(85, EMC, PMACRO_DQ_TX_DRV, DATA_DQ_TX_DRVUP, EmcPmacroDqTxDrv) \
    _(85, EMC, PMACRO_DQ_TX_DRV, DATA_DQ_TX_DRVDN, EmcPmacroDqTxDrv) \
    _(85, EMC, PMACRO_DQ_TX_DRV, DATA_DQS_TX_DRVUP, EmcPmacroDqTxDrv) \
    _(85, EMC, PMACRO_DQ_TX_DRV, DATA_DQS_TX_DRVDN, EmcPmacroDqTxDrv) \
    _(85, EMC, OBDLY, OBDLY, EmcObdly) \
    _(85, EMC, OBDLY, OBDLY_MODE, EmcObdly) \
    _(86, EMC, PMACRO_CA_TX_DRV, CMD_DQ_TX_DRVUP, EmcPmacroCaTxDrv) \
    _(86, EMC, PMACRO_CA_TX_DRV, CMD_DQ_TX_DRVDN, EmcPmacroCaTxDrv) \
    _(86, EMC, PMACRO_CA_TX_DRV, CMD_DQS_TX_DRVUP, EmcPmacroCaTxDrv) \
    _(86, EMC, PMACRO_CA_TX_DRV, CMD_DQS_TX_DRVDN, EmcPmacroCaTxDrv) \
    _(86, EMC, PMACRO_VTTGEN_CTRL_1, VTT_VDDA_CTRL, EmcPmacroVttgenCtrl1) \
    _(86, EMC, PMACRO_VTTGEN_CTRL_1, VTT_VDDA_WB_CTRL, EmcPmacroVttgenCtrl1) \
    _(87, EMC, PMACRO_ZCTRL, DQ_RX_DRVUP_TERM_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, DQS_RX_DRVUP_TERM_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, DQ_RX_DRVDN_TERM_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, DQS_RX_DRVDN_TERM_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, CMD_DQ_TX_DRVUP_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, CMD_DQS_TX_DRVUP_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, CMD_DQ_TX_DRVDN_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, CMD_DQS_TX_DRVDN_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, DATA_DQ_TX_DRVUP_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, DATA_DQS_TX_DRVUP_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, DATA_DQ_TX_DRVDN_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_ZCTRL, DATA_DQS_TX_DRVDN_ZCTRL, EmcPmacroZctrl) \
    _(87, EMC, PMACRO_VTTGEN_CTRL_2, VTT_VDDA_LOAD, EmcPmacroVttgenCtrl2) \
    _(88, EMC, ZCAL_INTERVAL, ZCAL_INTERVAL_HI, EmcZcalInterval) \
    _(88, EMC, ZCAL_INTERVAL, ZCAL_INTERVAL_LO, EmcZcalInterval) \
    _(88, MC, EMEM_ARB_TIMING_RC, RC, McEmemArbTimingRc) \
    _(89, EMC, DATA_BRLSHFT_0, RANK0_BYTE0_DATA_BRLSHFT, EmcDataBrlshft0) \
    _(89, EMC, DATA_BRLSHFT_0, RANK0_BYTE1_DATA_BRLSHFT, EmcDataBrlshft0) \
    _(89, EMC, DATA_BRLSHFT_0, RANK0_BYTE2_DATA_BRLSHFT, EmcDataBrlshft0) \
    _(89, EMC, DATA_BRLSHFT_0, RANK0_BYTE3_DATA_BRLSHFT, EmcDataBrlshft0) \
    _(89, EMC, DATA_BRLSHFT_0, RANK0_BYTE4_DATA_BRLSHFT, EmcDataBrlshft0) \
    _(89, EMC, DATA_BRLSHFT_0, RANK0_BYTE5_DATA_BRLSHFT, EmcDataBrlshft0) \
    _(89, EMC, DATA_BRLSHFT_0, RANK0_BYTE6_DATA_BRLSHFT, EmcDataBrlshft0) \
    _(89, EMC, DATA_BRLSHFT_0, RANK0_BYTE7_DATA_BRLSHFT, EmcDataBrlshft0) \
    _(89, MC, EMEM_ARB_RSV, EMEM_ARB_RESERVED_BYTE0, McEmemArbRsv) \
    _(90, EMC, DATA_BRLSHFT_1, RANK1_BYTE0_DATA_BRLSHFT, EmcDataBrlshft1) \
    _(90, EMC, DATA_BRLSHFT_1, RANK1_BYTE1_DATA_BRLSHFT, EmcDataBrlshft1) \
    _(90, EMC, DATA_BRLSHFT_1, RANK1_BYTE2_DATA_BRLSHFT, EmcDataBrlshft1) \
    _(90, EMC, DATA_BRLSHFT_1, RANK1_BYTE3_DATA_BRLSHFT, EmcDataBrlshft1) \
    _(90, EMC, DATA_BRLSHFT_1, RANK1_BYTE4_DATA_BRLSHFT, EmcDataBrlshft1) \
    _(90, EMC, DATA_BRLSHFT_1, RANK1_BYTE5_DATA_BRLSHFT, EmcDataBrlshft1) \
    _(90, EMC, DATA_BRLSHFT_1, RANK1_BYTE6_DATA_BRLSHFT, EmcDataBrlshft1) \
    _(90, EMC, DATA_BRLSHFT_1, RANK1_BYTE7_DATA_BRLSHFT, EmcDataBrlshft1) \
    _(91, EMC, DQS_BRLSHFT_0, RANK0_BYTE0_DQS_BRLSHFT, EmcDqsBrlshft0) \
    _(91, EMC, DQS_BRLSHFT_0, RANK0_BYTE1_DQS_BRLSHFT, EmcDqsBrlshft0) \
    _(91, EMC, DQS_BRLSHFT_0, RANK0_BYTE2_DQS_BRLSHFT, EmcDqsBrlshft0) \
    _(91, EMC, DQS_BRLSHFT_0, RANK0_BYTE3_DQS_BRLSHFT, EmcDqsBrlshft0) \
    _(91, EMC, DQS_BRLSHFT_0, RANK0_BYTE4_DQS_BRLSHFT, EmcDqsBrlshft0) \
    _(91, EMC, DQS_BRLSHFT_0, RANK0_BYTE5_DQS_BRLSHFT, EmcDqsBrlshft0) \
    _(91, EMC, DQS_BRLSHFT_0, RANK0_BYTE6_DQS_BRLSHFT, EmcDqsBrlshft0) \
    _(91, EMC, DQS_BRLSHFT_0, RANK0_BYTE7_DQS_BRLSHFT, EmcDqsBrlshft0) \
    _(92, EMC, DQS_BRLSHFT_1, RANK1_BYTE0_DQS_BRLSHFT, EmcDqsBrlshft1) \
    _(92, EMC, DQS_BRLSHFT_1, RANK1_BYTE1_DQS_BRLSHFT, EmcDqsBrlshft1) \
    _(92, EMC, DQS_BRLSHFT_1, RANK1_BYTE2_DQS_BRLSHFT, EmcDqsBrlshft1) \
    _(92, EMC, DQS_BRLSHFT_1, RANK1_BYTE3_DQS_BRLSHFT, EmcDqsBrlshft1) \
    _(92, EMC, DQS_BRLSHFT_1, RANK1_BYTE4_DQS_BRLSHFT, EmcDqsBrlshft1) \
    _(92, EMC, DQS_BRLSHFT_1, RANK1_BYTE5_DQS_BRLSHFT, EmcDqsBrlshft1) \
    _(92, EMC, DQS_BRLSHFT_1, RANK1_BYTE6_DQS_BRLSHFT, EmcDqsBrlshft1) \
    _(92, EMC, DQS_BRLSHFT_1, RANK1_BYTE7_DQS_BRLSHFT, EmcDqsBrlshft1) \
    _(93, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT0_SEL, EmcSwizzleRank0Byte0) \
    _(93, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT1_SEL, EmcSwizzleRank0Byte0) \
    _(93, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT2_SEL, EmcSwizzleRank0Byte0) \
    _(93, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT3_SEL, EmcSwizzleRank0Byte0) \
    _(93, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT4_SEL, EmcSwizzleRank0Byte0) \
    _(93, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT5_SEL, EmcSwizzleRank0Byte0) \
    _(93, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT6_SEL, EmcSwizzleRank0Byte0) \
    _(93, EMC, SWIZZLE_RANK0_BYTE0, SWZ_RANK0_BYTE0_BIT7_SEL, EmcSwizzleRank0Byte0) \
    _(94, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT0_SEL, EmcSwizzleRank0Byte1) \
    _(94, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT1_SEL, EmcSwizzleRank0Byte1) \
    _(94, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT2_SEL, EmcSwizzleRank0Byte1) \
    _(94, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT3_SEL, EmcSwizzleRank0Byte1) \
    _(94, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT4_SEL, EmcSwizzleRank0Byte1) \
    _(94, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT5_SEL, EmcSwizzleRank0Byte1) \
    _(94, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT6_SEL, EmcSwizzleRank0Byte1) \
    _(94, EMC, SWIZZLE_RANK0_BYTE1, SWZ_RANK0_BYTE1_BIT7_SEL, EmcSwizzleRank0Byte1) \
    _(94, EMC, RAS, RAS, EmcRas) \
    _(94, EMC, CFG, WAIT_FOR_DISPLAY_READY_B4_CC, EmcCfg) \
    _(95, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT0_SEL, EmcSwizzleRank0Byte2) \
    _(95, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT1_SEL, EmcSwizzleRank0Byte2) \
    _(95, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT2_SEL, EmcSwizzleRank0Byte2) \
    _(95, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT3_SEL, EmcSwizzleRank0Byte2) \
    _(95, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT4_SEL, EmcSwizzleRank0Byte2) \
    _(95, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT5_SEL, EmcSwizzleRank0Byte2) \
    _(95, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT6_SEL, EmcSwizzleRank0Byte2) \
    _(95, EMC, SWIZZLE_RANK0_BYTE2, SWZ_RANK0_BYTE2_BIT7_SEL, EmcSwizzleRank0Byte2) \
    _(95, EMC, W2P, W2P, EmcW2p) \
    _(95, EMC, CFG, WAIT_FOR_DISPLAYB_READY_B4_CC, EmcCfg) \
    _(96, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT0_SEL, EmcSwizzleRank0Byte3) \
    _(96, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT1_SEL, EmcSwizzleRank0Byte3) \
    _(96, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT2_SEL, EmcSwizzleRank0Byte3) \
    _(96, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT3_SEL, EmcSwizzleRank0Byte3) \
    _(96, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT4_SEL, EmcSwizzleRank0Byte3) \
    _(96, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT5_SEL, EmcSwizzleRank0Byte3) \
    _(96, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT6_SEL, EmcSwizzleRank0Byte3) \
    _(96, EMC, SWIZZLE_RANK0_BYTE3, SWZ_RANK0_BYTE3_BIT7_SEL, EmcSwizzleRank0Byte3) \
    _(96, EMC, QSAFE, QSAFE, EmcQSafe) \
    _(96, EMC, CFG, INVERT_DQM, EmcCfg) \
    _(97, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT0_SEL, EmcSwizzleRank1Byte0) \
    _(97, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT1_SEL, EmcSwizzleRank1Byte0) \
    _(97, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT2_SEL, EmcSwizzleRank1Byte0) \
    _(97, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT3_SEL, EmcSwizzleRank1Byte0) \
    _(97, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT4_SEL, EmcSwizzleRank1Byte0) \
    _(97, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT5_SEL, EmcSwizzleRank1Byte0) \
    _(97, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT6_SEL, EmcSwizzleRank1Byte0) \
    _(97, EMC, SWIZZLE_RANK1_BYTE0, SWZ_RANK1_BYTE0_BIT7_SEL, EmcSwizzleRank1Byte0) \
    _(97, EMC, RDV, RDV, EmcRdv) \
    _(97, EMC, CFG, WAIT_FOR_ISP2_READY_B4_CC, EmcCfg) \
    _(98, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT0_SEL, EmcSwizzleRank1Byte1) \
    _(98, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT1_SEL, EmcSwizzleRank1Byte1) \
    _(98, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT2_SEL, EmcSwizzleRank1Byte1) \
    _(98, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT3_SEL, EmcSwizzleRank1Byte1) \
    _(98, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT4_SEL, EmcSwizzleRank1Byte1) \
    _(98, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT5_SEL, EmcSwizzleRank1Byte1) \
    _(98, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT6_SEL, EmcSwizzleRank1Byte1) \
    _(98, EMC, SWIZZLE_RANK1_BYTE1, SWZ_RANK1_BYTE1_BIT7_SEL, EmcSwizzleRank1Byte1) \
    _(98, EMC, RW2PDEN, RW2PDEN, EmcRw2Pden) \
    _(98, EMC, CFG, WAIT_FOR_VI2_READY_B4_CC, EmcCfg) \
    _(99, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT0_SEL, EmcSwizzleRank1Byte2) \
    _(99, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT1_SEL, EmcSwizzleRank1Byte2) \
    _(99, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT2_SEL, EmcSwizzleRank1Byte2) \
    _(99, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT3_SEL, EmcSwizzleRank1Byte2) \
    _(99, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT4_SEL, EmcSwizzleRank1Byte2) \
    _(99, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT5_SEL, EmcSwizzleRank1Byte2) \
    _(99, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT6_SEL, EmcSwizzleRank1Byte2) \
    _(99, EMC, SWIZZLE_RANK1_BYTE2, SWZ_RANK1_BYTE2_BIT7_SEL, EmcSwizzleRank1Byte2) \
    _(99, EMC, TFAW, TFAW, EmcTfaw) \
    _(99, EMC, CFG, WAIT_FOR_ISP2B_READY_B4_CC, EmcCfg) \
    _(100, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT0_SEL, EmcSwizzleRank1Byte3) \
    _(100, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT1_SEL, EmcSwizzleRank1Byte3) \
    _(100, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT2_SEL, EmcSwizzleRank1Byte3) \
    _(100, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT3_SEL, EmcSwizzleRank1Byte3) \
    _(100, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT4_SEL, EmcSwizzleRank1Byte3) \
    _(100, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT5_SEL, EmcSwizzleRank1Byte3) \
    _(100, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT6_SEL, EmcSwizzleRank1Byte3) \
    _(100, EMC, SWIZZLE_RANK1_BYTE3, SWZ_RANK1_BYTE3_BIT7_SEL, EmcSwizzleRank1Byte3) \
    _(100, EMC, TCLKSTABLE, TCLKSTABLE, EmcTClkStable) \
    _(100, EMC, CFG, DSR_VTTGEN_DRV_EN, EmcCfg) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10, EmcCfgPipe2) \
    _(101, EMC, CFG_PIPE_2, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11, EmcCfgPipe2) \
    _(101, EMC, TRTM, TRTM, EmcTrtm) \
    _(101, EMC, CFG, PERIODIC_QRST, EmcCfg) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10, EmcCfgPipe1) \
    _(102, EMC, CFG_PIPE_1, EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11, EmcCfgPipe1) \
    _(102, EMC, TWTM, TWTM, EmcTwtm) \
    _(102, EMC, CFG, MAN_PRE_RD, EmcCfg) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_TXDQS_PWRD_BYTE0, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_RXDQS_PWRD_BYTE0, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_QU_PWRD_BYTE0, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_RXRT_PWRD_BYTE0, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BIT_TXDQ_PWRD_BYTE0, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BIT_RXDQ_PWRD_BYTE0, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_TXDQS_PWRD_BYTE1, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_RXDQS_PWRD_BYTE1, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_QU_PWRD_BYTE1, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_RXRT_PWRD_BYTE1, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BIT_TXDQ_PWRD_BYTE1, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BIT_RXDQ_PWRD_BYTE1, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_TXDQS_PWRD_BYTE2, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_RXDQS_PWRD_BYTE2, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_QU_PWRD_BYTE2, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_RXRT_PWRD_BYTE2, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BIT_TXDQ_PWRD_BYTE2, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BIT_RXDQ_PWRD_BYTE2, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_TXDQS_PWRD_BYTE3, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_RXDQS_PWRD_BYTE3, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_QU_PWRD_BYTE3, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BYTE_RXRT_PWRD_BYTE3, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BIT_TXDQ_PWRD_BYTE3, EmcPmacroDdllPwrd0) \
    _(103, EMC, PMACRO_DDLL_PWRD_0, DDLL_BIT_RXDQ_PWRD_BYTE3, EmcPmacroDdllPwrd0) \
    _(103, EMC, TRATM, TRATM, EmcTratm) \
    _(103, EMC, CFG, MAN_PRE_WR, EmcCfg) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_TXDQS_PWRD_BYTE4, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_RXDQS_PWRD_BYTE4, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_QU_PWRD_BYTE4, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_RXRT_PWRD_BYTE4, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BIT_TXDQ_PWRD_BYTE4, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BIT_RXDQ_PWRD_BYTE4, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_TXDQS_PWRD_BYTE5, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_RXDQS_PWRD_BYTE5, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_QU_PWRD_BYTE5, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_RXRT_PWRD_BYTE5, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BIT_TXDQ_PWRD_BYTE5, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BIT_RXDQ_PWRD_BYTE5, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_TXDQS_PWRD_BYTE6, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_RXDQS_PWRD_BYTE6, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_QU_PWRD_BYTE6, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_RXRT_PWRD_BYTE6, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BIT_TXDQ_PWRD_BYTE6, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BIT_RXDQ_PWRD_BYTE6, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_TXDQS_PWRD_BYTE7, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_RXDQS_PWRD_BYTE7, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_QU_PWRD_BYTE7, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BYTE_RXRT_PWRD_BYTE7, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BIT_TXDQ_PWRD_BYTE7, EmcPmacroDdllPwrd1) \
    _(104, EMC, PMACRO_DDLL_PWRD_1, DDLL_BIT_RXDQ_PWRD_BYTE7, EmcPmacroDdllPwrd1) \
    _(104, EMC, TWATM, TWATM, EmcTwatm) \
    _(104, EMC, CFG, AUTO_PRE_RD, EmcCfg) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_TXDQS_PWRD_CMD0, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_RXDQS_PWRD_CMD0, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_QU_PWRD_CMD0, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_RXRT_PWRD_CMD0, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BIT_TXDQ_PWRD_CMD0, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BIT_RXDQ_PWRD_CMD0, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_TXDQS_PWRD_CMD1, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_RXDQS_PWRD_CMD1, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_QU_PWRD_CMD1, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_RXRT_PWRD_CMD1, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BIT_TXDQ_PWRD_CMD1, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BIT_RXDQ_PWRD_CMD1, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_TXDQS_PWRD_CMD2, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_RXDQS_PWRD_CMD2, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_QU_PWRD_CMD2, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_RXRT_PWRD_CMD2, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BIT_TXDQ_PWRD_CMD2, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BIT_RXDQ_PWRD_CMD2, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_TXDQS_PWRD_CMD3, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_RXDQS_PWRD_CMD3, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_QU_PWRD_CMD3, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BYTE_RXRT_PWRD_CMD3, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BIT_TXDQ_PWRD_CMD3, EmcPmacroDdllPwrd2) \
    _(105, EMC, PMACRO_DDLL_PWRD_2, DDLL_BIT_RXDQ_PWRD_CMD3, EmcPmacroDdllPwrd2) \
    _(105, EMC, TR2REF, TR2REF, EmcTr2ref) \
    _(105, EMC, CFG, AUTO_PRE_WR, EmcCfg) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, DDLL_PERIODIC_OFFSET, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PMACRO_DDLL_PERIODIC_OFFSET, CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN, EmcPmacroDdllPeriodicOffset) \
    _(106, EMC, PDEX2MRR, PDEX2MRR, EmcPdex2Mrr) \
    _(106, EMC, CFG, REQACT_ASYNC, EmcCfg) \
    _(107, MC, EMEM_ARB_DA_COVERS, RC_COVER, McEmemArbDaCovers) \
    _(107, MC, EMEM_ARB_DA_COVERS, RCD_R_COVER, McEmemArbDaCovers) \
    _(107, MC, EMEM_ARB_DA_COVERS, RCD_W_COVER, McEmemArbDaCovers) \
    _(107, EMC, CLKEN_OVERRIDE, CMDQ_CLKEN_OVR, EmcClkenOverride) \
    _(107, EMC, CLKEN_OVERRIDE, DRAMC_CLKEN_OVR, EmcClkenOverride) \
    _(107, EMC, CLKEN_OVERRIDE, RR_CLKEN_OVR, EmcClkenOverride) \
    _(107, EMC, CLKEN_OVERRIDE, STATS_CLKEN_OVR, EmcClkenOverride) \
    _(107, EMC, CLKEN_OVERRIDE, TR_CLKEN_OVR, EmcClkenOverride) \
    _(107, EMC, CLKEN_OVERRIDE, PAD_CONFIG_OVR, EmcClkenOverride) \
    _(107, EMC, CLKEN_OVERRIDE, BIST_CLKEN_OVR, EmcClkenOverride) \
    _(107, EMC, CFG, DYN_SELF_REF, EmcCfg) \
    _(108, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_MEM_MODE, EmcXm2CompPadCtrl) \
    _(108, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_BG_SETUP, EmcXm2CompPadCtrl) \
    _(108, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_E_PWRD, EmcXm2CompPadCtrl) \
    _(108, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_E_TESTOUT, EmcXm2CompPadCtrl) \
    _(108, EMC, XM2COMPPADCTRL, EMC2TMC_CFG_XM2COMP_RFU, EmcXm2CompPadCtrl) \
    _(108, EMC, XM2COMPPADCTRL, XM2COMP_VTTCDB_VDDA_LOAD, EmcXm2CompPadCtrl) \
    _(108, EMC, RFCPB, RFCPB, EmcRfcPb) \
    _(109, EMC, AUTO_CAL_CONFIG3, AUTO_CAL_CLK_PU_OFFSET, EmcAutoCalConfig3) \
    _(109, EMC, AUTO_CAL_CONFIG3, AUTO_CAL_CLK_PD_OFFSET, EmcAutoCalConfig3) \
    _(109, EMC, AUTO_CAL_CONFIG3, AUTO_CAL_CLK_PU_SLOPE, EmcAutoCalConfig3) \
    _(109, EMC, AUTO_CAL_CONFIG3, AUTO_CAL_CLK_PD_SLOPE, EmcAutoCalConfig3) \
    _(109, EMC, CFG_UPDATE, UPDATE_AUTO_CAL_IN_CLKCHANGE, EmcCfgUpdate) \
    _(109, EMC, CFG_UPDATE, UPDATE_AUTO_CAL_IN_UPDATE, EmcCfgUpdate) \
    _(109, EMC, CFG_UPDATE, UPDATE_DLL_IN_CLKCHANGE, EmcCfgUpdate) \
    _(109, EMC, CFG_UPDATE, UPDATE_DLL_IN_UPDATE, EmcCfgUpdate) \
    _(109, EMC, CFG_UPDATE, LINKED_TIMING_UPDATE, EmcCfgUpdate) \
    _(109, EMC, CFG_UPDATE, LINKED_TIMING_UPDATE_TIMEOUT, EmcCfgUpdate) \
    _(109, EMC, CFG_UPDATE, STALL_WRITES_DURING_TIMING_UPDATE, EmcCfgUpdate) \
    _(109, EMC, CFG_UPDATE, STALL_READS_DURING_TIMING_UPDATE, EmcCfgUpdate) \
    _(110, EMC, AUTO_CAL_CONFIG4, AUTO_CAL_CA_PU_OFFSET, EmcAutoCalConfig4) \
    _(110, EMC, AUTO_CAL_CONFIG4, AUTO_CAL_CA_PD_OFFSET, EmcAutoCalConfig4) \
    _(110, EMC, AUTO_CAL_CONFIG4, AUTO_CAL_CA_PU_SLOPE, EmcAutoCalConfig4) \
    _(110, EMC, AUTO_CAL_CONFIG4, AUTO_CAL_CA_PD_SLOPE, EmcAutoCalConfig4) \
    _(110, EMC, RFC, RFC, EmcRfc) \
    _(111, EMC, AUTO_CAL_CONFIG5, AUTO_CAL_CMD_PU_OFFSET, EmcAutoCalConfig5) \
    _(111, EMC, AUTO_CAL_CONFIG5, AUTO_CAL_CMD_PD_OFFSET, EmcAutoCalConfig5) \
    _(111, EMC, AUTO_CAL_CONFIG5, AUTO_CAL_CMD_PU_SLOPE, EmcAutoCalConfig5) \
    _(111, EMC, AUTO_CAL_CONFIG5, AUTO_CAL_CMD_PD_SLOPE, EmcAutoCalConfig5) \
    _(111, EMC, TXSR, TXSR, EmcTxsr) \
    _(112, EMC, AUTO_CAL_CONFIG6, AUTO_CAL_DQ_PU_OFFSET, EmcAutoCalConfig6) \
    _(112, EMC, AUTO_CAL_CONFIG6, AUTO_CAL_DQ_PD_OFFSET, EmcAutoCalConfig6) \
    _(112, EMC, AUTO_CAL_CONFIG6, AUTO_CAL_DQ_PU_SLOPE, EmcAutoCalConfig6) \
    _(112, EMC, AUTO_CAL_CONFIG6, AUTO_CAL_DQ_PD_SLOPE, EmcAutoCalConfig6) \
    _(112, EMC, MC2EMCQ, MCREQ_DEPTH, EmcMc2EmcQ) \
    _(112, EMC, MC2EMCQ, MCACT_DEPTH, EmcMc2EmcQ) \
    _(112, EMC, MC2EMCQ, MCWD_DEPTH, EmcMc2EmcQ) \
    _(113, EMC, AUTO_CAL_CONFIG7, AUTO_CAL_DQS_PU_OFFSET, EmcAutoCalConfig7) \
    _(113, EMC, AUTO_CAL_CONFIG7, AUTO_CAL_DQS_PD_OFFSET, EmcAutoCalConfig7) \
    _(113, EMC, AUTO_CAL_CONFIG7, AUTO_CAL_DQS_PU_SLOPE, EmcAutoCalConfig7) \
    _(113, EMC, AUTO_CAL_CONFIG7, AUTO_CAL_DQS_PD_SLOPE, EmcAutoCalConfig7) \
    _(113, MC, EMEM_ARB_RING1_THROTTLE, RING1_THROTTLE_CYCLES_LOW, McEmemArbRing1Throttle) \
    _(113, MC, EMEM_ARB_RING1_THROTTLE, RING1_THROTTLE_CYCLES_HIGH, McEmemArbRing1Throttle) \
    _(114, EMC, AUTO_CAL_CONFIG8, AUTO_CAL_DQ_TERM_OFFSET, EmcAutoCalConfig8) \
    _(114, EMC, AUTO_CAL_CONFIG8, AUTO_CAL_DQS_TERM_OFFSET, EmcAutoCalConfig8) \
    _(114, EMC, AUTO_CAL_CONFIG8, AUTO_CAL_DQ_TERM_SLOPE, EmcAutoCalConfig8) \
    _(114, EMC, AUTO_CAL_CONFIG8, AUTO_CAL_DQS_TERM_SLOPE, EmcAutoCalConfig8) \
    _(115, EMC, FBIO_CFG7, DRAM_EMCCLK_2TO1, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, CH0_ENABLE, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, CH1_ENABLE, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, QUSE_CCDP1_EXTEND, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, LPDDR4_CMD_MAP, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, MASKED_WR, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, WR_DBI, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, RD_DBI, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, MRR_DBI, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, CS_POLARITY, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, QPOP_RD_PREAMBLE_TOGGLE, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, ZQCAL_MPC_ENABLE, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, ZQCAL_LATCH_ENABLE, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, SUBP_ADDR_MODE, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, DISABLE_CCDP1_RD_SPACING, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, DISABLE_CCDP1_WR_SPACING, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, FORCE_CMD_PHASE_EQ0, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, SEND_RD1_TO_BOTH_RANKS, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, SEND_WR1_TO_BOTH_RANKS, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, USE_SELF_REF_STATE, EmcFbioCfg7) \
    _(115, EMC, FBIO_CFG7, CFG_DLL_DISABLE_CHAIN, EmcFbioCfg7) \
    _(115, EMC, AR2PDEN, AR2PDEN, EmcAr2Pden) \
    _(115, EMC, CFG, DRAM_ACPD, EmcCfg) \
    _(123, EMC, PMACRO_QUSE_DDLL_RANK0_0, QUSE_DDLL_RANK0_BYTE0, EmcPmacroQuseDdllRank0_0) \
    _(123, EMC, PMACRO_QUSE_DDLL_RANK0_0, QUSE_DDLL_RANK0_BYTE1, EmcPmacroQuseDdllRank0_0) \
    _(123, EMC, RFC_SLR, RFC_SLR, EmcRfcSlr) \
    _(123, EMC, CFG, DRAM_CLKSTOP_SR, EmcCfg) \
    _(124, EMC, PMACRO_QUSE_DDLL_RANK0_1, QUSE_DDLL_RANK0_BYTE2, EmcPmacroQuseDdllRank0_1) \
    _(124, EMC, PMACRO_QUSE_DDLL_RANK0_1, QUSE_DDLL_RANK0_BYTE3, EmcPmacroQuseDdllRank0_1) \
    _(124, EMC, IBDLY, IBDLY, EmcIbdly) \
    _(124, EMC, IBDLY, IBDLY_MODE, EmcIbdly) \
    _(124, EMC, CFG, DRAM_CLKSTOP_PD, EmcCfg) \
    _(125, EMC, PMACRO_QUSE_DDLL_RANK0_2, QUSE_DDLL_RANK0_BYTE4, EmcPmacroQuseDdllRank0_2) \
    _(125, EMC, PMACRO_QUSE_DDLL_RANK0_2, QUSE_DDLL_RANK0_BYTE5, EmcPmacroQuseDdllRank0_2) \
    _(125, MC, EMEM_ARB_TIMING_RFCPB, RFCPB, McEmemArbTimingRFCPB) \
    _(125, EMC, FBIO_CFG5, DRAM_WIDTH, EmcFbioCfg5) \
    _(126, EMC, PMACRO_QUSE_DDLL_RANK0_3, QUSE_DDLL_RANK0_BYTE6, EmcPmacroQuseDdllRank0_3) \
    _(126, EMC, PMACRO_QUSE_DDLL_RANK0_3, QUSE_DDLL_RANK0_BYTE7, EmcPmacroQuseDdllRank0_3) \
    _(126, EMC, AUTO_CAL_CONFIG9, AUTO_CAL_OVERRIDE_CA, EmcAutoCalConfig9) \
    _(126, EMC, AUTO_CAL_CONFIG9, AUTO_CAL_OVERRIDE_CLK, EmcAutoCalConfig9) \
    _(126, EMC, AUTO_CAL_CONFIG9, AUTO_CAL_OVERRIDE_CMD, EmcAutoCalConfig9) \
    _(126, EMC, AUTO_CAL_CONFIG9, AUTO_CAL_OVERRIDE_DQ, EmcAutoCalConfig9) \
    _(126, EMC, AUTO_CAL_CONFIG9, AUTO_CAL_OVERRIDE_DQ_TERM, EmcAutoCalConfig9) \
    _(126, EMC, AUTO_CAL_CONFIG9, AUTO_CAL_OVERRIDE_DQS, EmcAutoCalConfig9) \
    _(126, EMC, AUTO_CAL_CONFIG9, AUTO_CAL_OVERRIDE_DQS_TERM, EmcAutoCalConfig9) \
    _(126, EMC, FBIO_CFG5, EMC2PMACRO_CFG_QUSE_MODE, EmcFbioCfg5) \
    _(127, EMC, PMACRO_QUSE_DDLL_RANK0_4, QUSE_DDLL_RANK0_CMD0, EmcPmacroQuseDdllRank0_4) \
    _(127, EMC, PMACRO_QUSE_DDLL_RANK0_4, QUSE_DDLL_RANK0_CMD1, EmcPmacroQuseDdllRank0_4) \
    _(127, EMC, RDV_MASK, RDV_MASK, EmcRdvMask) \
    _(127, EMC, CFG_2, ZQ_EXTRA_DELAY, EmcCfg2) \
    _(128, EMC, PMACRO_QUSE_DDLL_RANK0_5, QUSE_DDLL_RANK0_CMD2, EmcPmacroQuseDdllRank0_5) \
    _(128, EMC, PMACRO_QUSE_DDLL_RANK0_5, QUSE_DDLL_RANK0_CMD3, EmcPmacroQuseDdllRank0_5) \
    _(128, EMC, RDV_EARLY_MASK, RDV_EARLY_MASK, EmcRdvEarlyMask) \
    _(128, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQ_TX_EBOOST_PD_MODE, EmcPmacroCmdPadTxCtrl) \
    _(129, EMC, PMACRO_QUSE_DDLL_RANK1_0, QUSE_DDLL_RANK1_BYTE0, EmcPmacroQuseDdllRank1_0) \
    _(129, EMC, PMACRO_QUSE_DDLL_RANK1_0, QUSE_DDLL_RANK1_BYTE1, EmcPmacroQuseDdllRank1_0) \
    _(129, EMC, RDV_EARLY, RDV_EARLY, EmcRdvEarly) \
    _(129, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQ_TX_EBOOST_PU_MODE, EmcPmacroCmdPadTxCtrl) \
    _(130, EMC, PMACRO_QUSE_DDLL_RANK1_1, QUSE_DDLL_RANK1_BYTE2, EmcPmacroQuseDdllRank1_1) \
    _(130, EMC, PMACRO_QUSE_DDLL_RANK1_1, QUSE_DDLL_RANK1_BYTE3, EmcPmacroQuseDdllRank1_1) \
    _(130, EMC, QUSE_WIDTH, QUSE_DURATION, EmcQuseWidth) \
    _(130, EMC, QUSE_WIDTH, QUSE_EXTEND_UI, EmcQuseWidth) \
    _(130, EMC, QUSE_WIDTH, QUSE_SHORTEN_2UI, EmcQuseWidth) \
    _(130, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQS_TX_EBOOST_PD_MODE, EmcPmacroCmdPadTxCtrl) \
    _(131, EMC, PMACRO_QUSE_DDLL_RANK1_2, QUSE_DDLL_RANK1_BYTE4, EmcPmacroQuseDdllRank1_2) \
    _(131, EMC, PMACRO_QUSE_DDLL_RANK1_2, QUSE_DDLL_RANK1_BYTE5, EmcPmacroQuseDdllRank1_2) \
    _(131, EMC, PMACRO_DDLL_SHORT_CMD_2, DDLL_SHORT_CMD_RESET, EmcPmacroDdllShortCmd_2) \
    _(131, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQS_TX_EBOOST_PU_MODE, EmcPmacroCmdPadTxCtrl) \
    _(132, EMC, PMACRO_QUSE_DDLL_RANK1_3, QUSE_DDLL_RANK1_BYTE6, EmcPmacroQuseDdllRank1_3) \
    _(132, EMC, PMACRO_QUSE_DDLL_RANK1_3, QUSE_DDLL_RANK1_BYTE7, EmcPmacroQuseDdllRank1_3) \
    _(132, EMC, PMACRO_CMD_RX_TERM_MODE, CMD_DQ_RX_TERM_MODE, EmcPmacroCmdRxTermMode) \
    _(132, EMC, PMACRO_CMD_RX_TERM_MODE, CMD_DQSP_RX_TERM_MODE, EmcPmacroCmdRxTermMode) \
    _(132, EMC, PMACRO_CMD_RX_TERM_MODE, CMD_DQSN_RX_TERM_MODE, EmcPmacroCmdRxTermMode) \
    _(132, EMC, PMACRO_CMD_RX_TERM_MODE, CMD_E_PWRD_RX, EmcPmacroCmdRxTermMode) \
    _(132, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQ_TX_EBOOST_PD_MODE, EmcPmacroDataPadTxCtrl) \
    _(133, EMC, PMACRO_QUSE_DDLL_RANK1_4, QUSE_DDLL_RANK1_CMD0, EmcPmacroQuseDdllRank1_4) \
    _(133, EMC, PMACRO_QUSE_DDLL_RANK1_4, QUSE_DDLL_RANK1_CMD1, EmcPmacroQuseDdllRank1_4) \
    _(133, EMC, PMACRO_DATA_RX_TERM_MODE, DATA_DQ_RX_TERM_MODE, EmcPmacroDataRxTermMode) \
    _(133, EMC, PMACRO_DATA_RX_TERM_MODE, DATA_DQSP_RX_TERM_MODE, EmcPmacroDataRxTermMode) \
    _(133, EMC, PMACRO_DATA_RX_TERM_MODE, DATA_DQSN_RX_TERM_MODE, EmcPmacroDataRxTermMode) \
    _(133, EMC, PMACRO_DATA_RX_TERM_MODE, DATA_E_PWRD_RX, EmcPmacroDataRxTermMode) \
    _(133, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQ_TX_EBOOST_PU_MODE, EmcPmacroDataPadTxCtrl) \
    _(134, EMC, PMACRO_QUSE_DDLL_RANK1_5, QUSE_DDLL_RANK1_CMD2, EmcPmacroQuseDdllRank1_5) \
    _(134, EMC, PMACRO_QUSE_DDLL_RANK1_5, QUSE_DDLL_RANK1_CMD3, EmcPmacroQuseDdllRank1_5) \
    _(134, MC, EMEM_ARB_TIMING_RP, RP, McEmemArbTimingRp) \
    _(134, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQS_TX_EBOOST_PD_MODE, EmcPmacroDataPadTxCtrl) \
    _(135, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_0, OB_DDLL_LONG_DQ_RANK0_BYTE0, EmcPmacroObDdllLongDqRank0_0) \
    _(135, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_0, OB_DDLL_LONG_DQ_RANK0_BYTE1, EmcPmacroObDdllLongDqRank0_0) \
    _(135, MC, EMEM_ARB_TIMING_RAS, RAS, McEmemArbTimingRas) \
    _(135, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQS_TX_EBOOST_PU_MODE, EmcPmacroDataPadTxCtrl) \
    _(136, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_1, OB_DDLL_LONG_DQ_RANK0_BYTE2, EmcPmacroObDdllLongDqRank0_1) \
    _(136, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_1, OB_DDLL_LONG_DQ_RANK0_BYTE3, EmcPmacroObDdllLongDqRank0_1) \
    _(136, MC, EMEM_ARB_TIMING_FAW, FAW, McEmemArbTimingFaw) \
    _(136, EMC, CFG, EMC2MC_CLK_RATIO, EmcCfg) \
    _(136, EMC, FBIO_CFG5, CMD_TX_EN, EmcFbioCfg5) \
    _(137, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_2, OB_DDLL_LONG_DQ_RANK0_BYTE4, EmcPmacroObDdllLongDqRank0_2) \
    _(137, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_2, OB_DDLL_LONG_DQ_RANK0_BYTE5, EmcPmacroObDdllLongDqRank0_2) \
    _(137, MC, EMEM_ARB_TIMING_RAP2PRE, RAP2PRE, McEmemArbTimingRap2Pre) \
    _(137, EMC, FBIO_CFG5, DRAM_TYPE, EmcFbioCfg5) \
    _(137, EMC, FBIO_CFG5, DISABLE_CONCURRENT_AUTOPRE, EmcFbioCfg5) \
    _(138, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_3, OB_DDLL_LONG_DQ_RANK0_BYTE6, EmcPmacroObDdllLongDqRank0_3) \
    _(138, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_3, OB_DDLL_LONG_DQ_RANK0_BYTE7, EmcPmacroObDdllLongDqRank0_3) \
    _(138, MC, EMEM_ARB_TIMING_WAP2PRE, WAP2PRE, McEmemArbTimingWap2Pre) \
    _(138, EMC, FBIO_CFG5, DRAM_BURST, EmcFbioCfg5) \
    _(138, EMC, FBIO_CFG5, CMD_2T_TIMING, EmcFbioCfg5) \
    _(139, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_4, OB_DDLL_LONG_DQ_RANK0_CMD0, EmcPmacroObDdllLongDqRank0_4) \
    _(139, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_4, OB_DDLL_LONG_DQ_RANK0_CMD1, EmcPmacroObDdllLongDqRank0_4) \
    _(139, MC, EMEM_ARB_TIMING_R2W, R2W, McEmemArbTimingR2W) \
    _(139, EMC, CFG_2, DRAMC_WD_CHK_POLICY, EmcCfg2) \
    _(139, EMC, FBIO_CFG5, LPDDR3_WR_PREAMBLE_TOGGLE, EmcFbioCfg5) \
    _(140, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_5, OB_DDLL_LONG_DQ_RANK0_CMD2, EmcPmacroObDdllLongDqRank0_5) \
    _(140, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_5, OB_DDLL_LONG_DQ_RANK0_CMD3, EmcPmacroObDdllLongDqRank0_5) \
    _(140, MC, EMEM_ARB_TIMING_W2R, W2R, McEmemArbTimingW2R) \
    _(140, EMC, FBIO_CFG5, LPDDR3_DRAM, EmcFbioCfg5) \
    _(140, EMC, FBIO_CFG5, CMD_BUS_RETURN_TO_ONE, EmcFbioCfg5) \
    _(140, EMC, FBIO_CFG5, CMD_BUS_RETURN_TO_ZERO, EmcFbioCfg5) \
    _(141, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_0, OB_DDLL_LONG_DQ_RANK1_BYTE0, EmcPmacroObDdllLongDqRank1_0) \
    _(141, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_0, OB_DDLL_LONG_DQ_RANK1_BYTE1, EmcPmacroObDdllLongDqRank1_0) \
    _(141, EMC, WDV, WDV, EmcWdv) \
    _(141, EMC, FBIO_CFG5, ERR_RD_BUBBLE, EmcFbioCfg5) \
    _(142, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_1, OB_DDLL_LONG_DQ_RANK1_BYTE2, EmcPmacroObDdllLongDqRank1_1) \
    _(142, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_1, OB_DDLL_LONG_DQ_RANK1_BYTE3, EmcPmacroObDdllLongDqRank1_1) \
    _(142, EMC, QUSE, QUSE, EmcQUse) \
    _(142, EMC, FBIO_CFG5, MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL, EmcFbioCfg5) \
    _(142, EMC, FBIO_CFG5, DATA_BUS_RETURN_TO_ONE, EmcFbioCfg5) \
    _(142, EMC, FBIO_CFG5, DATA_BUS_RETURN_TO_ZERO, EmcFbioCfg5) \
    _(142, EMC, CFG_2, CLKCHANGE_REQ_ENABLE, EmcCfg2) \
    _(143, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_2, OB_DDLL_LONG_DQ_RANK1_BYTE4, EmcPmacroObDdllLongDqRank1_2) \
    _(143, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_2, OB_DDLL_LONG_DQ_RANK1_BYTE5, EmcPmacroObDdllLongDqRank1_2) \
    _(143, EMC, PDEX2WR, PDEX2WR, EmcPdEx2Wr) \
    _(143, EMC, CFG_2, CLKCHANGE_PD_ENABLE, EmcCfg2) \
    _(143, EMC, CFG_2, REF_AFTER_SREF, EmcCfg2) \
    _(143, EMC, CFG_2, EARLY_TRFC_8_CLK, EmcCfg2) \
    _(143, EMC, CFG_2, DONT_GEN_EARLY_TRFC_DONE, EmcCfg2) \
    _(144, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_3, OB_DDLL_LONG_DQ_RANK1_BYTE6, EmcPmacroObDdllLongDqRank1_3) \
    _(144, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_3, OB_DDLL_LONG_DQ_RANK1_BYTE7, EmcPmacroObDdllLongDqRank1_3) \
    _(144, EMC, PDEX2RD, PDEX2RD, EmcPdEx2Rd) \
    _(144, EMC, CFG_2, DIS_CNTR_WITH_CFG_TIMING_UPDATE, EmcCfg2) \
    _(144, EMC, CFG_2, DONT_GEN_EARLY_MRS_DONE, EmcCfg2) \
    _(144, EMC, CFG_2, REF_B4_SREF, EmcCfg2) \
    _(144, EMC, CFG_2, CLKCHANGE_ACTIVE_SR, EmcCfg2) \
    _(145, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_4, OB_DDLL_LONG_DQ_RANK1_CMD0, EmcPmacroObDdllLongDqRank1_4) \
    _(145, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_4, OB_DDLL_LONG_DQ_RANK1_CMD1, EmcPmacroObDdllLongDqRank1_4) \
    _(145, EMC, PDEX2CKE, PDEX2CKE, EmcPdex2Cke) \
    _(145, EMC, CFG_2, COMBINED_INTERRUPT_MODE, EmcCfg2) \
    _(145, EMC, CFG_2, ISSUE_PCHGALL_AFTER_REF, EmcCfg2) \
    _(145, EMC, CFG_2, CHK_PDEX2RD_TO_START_WR, EmcCfg2) \
    _(145, EMC, CFG_2, DSR_STUTTER_ENABLE, EmcCfg2) \
    _(146, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_5, OB_DDLL_LONG_DQ_RANK1_CMD2, EmcPmacroObDdllLongDqRank1_5) \
    _(146, EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_5, OB_DDLL_LONG_DQ_RANK1_CMD3, EmcPmacroObDdllLongDqRank1_5) \
    _(146, EMC, PCHG2PDEN, PCHG2PDEN, EmcPChg2Pden) \
    _(146, EMC, CFG_2, ALLOW_REF_DURING_CC_PRE_EXE, EmcCfg2) \
    _(146, EMC, CFG_2, DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE, EmcCfg2) \
    _(146, EMC, CFG_2, CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE, EmcCfg2) \
    _(146, EMC, CFG_2, IGNORE_MC_A_BUS, EmcCfg2) \
    _(147, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_0, OB_DDLL_LONG_DQS_RANK0_BYTE0, EmcPmacroObDdllLongDqsRank0_0) \
    _(147, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_0, OB_DDLL_LONG_DQS_RANK0_BYTE1, EmcPmacroObDdllLongDqsRank0_0) \
    _(147, EMC, ACT2PDEN, ACT2PDEN, EmcAct2Pden) \
    _(147, EMC, CFG_2, DRAMC_PRE_B4_ACT, EmcCfg2) \
    _(147, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0, EmcCfgPipe) \
    _(147, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1, EmcCfgPipe) \
    _(147, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2, EmcCfgPipe) \
    _(148, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_1, OB_DDLL_LONG_DQS_RANK0_BYTE2, EmcPmacroObDdllLongDqsRank0_1) \
    _(148, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_1, OB_DDLL_LONG_DQS_RANK0_BYTE3, EmcPmacroObDdllLongDqsRank0_1) \
    _(148, EMC, CKE2PDEN, CKE2PDEN, EmcCke2Pden) \
    _(148, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3, EmcCfgPipe) \
    _(148, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4, EmcCfgPipe) \
    _(148, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5, EmcCfgPipe) \
    _(148, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6, EmcCfgPipe) \
    _(149, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_2, OB_DDLL_LONG_DQS_RANK0_BYTE4, EmcPmacroObDdllLongDqsRank0_2) \
    _(149, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_2, OB_DDLL_LONG_DQS_RANK0_BYTE5, EmcPmacroObDdllLongDqsRank0_2) \
    _(149, EMC, TCKE, TCKE, EmcTcke) \
    _(149, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7, EmcCfgPipe) \
    _(149, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8, EmcCfgPipe) \
    _(149, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9, EmcCfgPipe) \
    _(149, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10, EmcCfgPipe) \
    _(150, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_3, OB_DDLL_LONG_DQS_RANK0_BYTE6, EmcPmacroObDdllLongDqsRank0_3) \
    _(150, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_3, OB_DDLL_LONG_DQS_RANK0_BYTE7, EmcPmacroObDdllLongDqsRank0_3) \
    _(150, EMC, TRPAB, TRPAB, EmcTrpab) \
    _(150, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11, EmcCfgPipe) \
    _(150, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0, EmcCfgPipe) \
    _(150, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1, EmcCfgPipe) \
    _(150, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2, EmcCfgPipe) \
    _(151, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_4, OB_DDLL_LONG_DQS_RANK0_CMD0, EmcPmacroObDdllLongDqsRank0_4) \
    _(151, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_4, OB_DDLL_LONG_DQS_RANK0_CMD1, EmcPmacroObDdllLongDqsRank0_4) \
    _(151, EMC, EINPUT, EINPUT, EmcEInput) \
    _(151, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3, EmcCfgPipe) \
    _(151, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4, EmcCfgPipe) \
    _(151, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5, EmcCfgPipe) \
    _(151, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6, EmcCfgPipe) \
    _(152, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_5, OB_DDLL_LONG_DQS_RANK0_CMD2, EmcPmacroObDdllLongDqsRank0_5) \
    _(152, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_5, OB_DDLL_LONG_DQS_RANK0_CMD3, EmcPmacroObDdllLongDqsRank0_5) \
    _(152, EMC, EINPUT_DURATION, EINPUT_DURATION, EmcEInputDuration) \
    _(152, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7, EmcCfgPipe) \
    _(152, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8, EmcCfgPipe) \
    _(152, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9, EmcCfgPipe) \
    _(152, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10, EmcCfgPipe) \
    _(153, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_0, OB_DDLL_LONG_DQS_RANK1_BYTE0, EmcPmacroObDdllLongDqsRank1_0) \
    _(153, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_0, OB_DDLL_LONG_DQS_RANK1_BYTE1, EmcPmacroObDdllLongDqsRank1_0) \
    _(153, EMC, PUTERM_EXTRA, RXTERM, EmcPutermExtra) \
    _(153, EMC, CFG_PIPE, EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11, EmcCfgPipe) \
    _(153, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ0_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(153, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ1_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(153, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ2_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(154, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_1, OB_DDLL_LONG_DQS_RANK1_BYTE2, EmcPmacroObDdllLongDqsRank1_1) \
    _(154, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_1, OB_DDLL_LONG_DQS_RANK1_BYTE3, EmcPmacroObDdllLongDqsRank1_1) \
    _(154, EMC, TCKESR, TCKESR, EmcTckesr) \
    _(154, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ3_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(154, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ4_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(154, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ5_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(154, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ6_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(155, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_2, OB_DDLL_LONG_DQS_RANK1_BYTE4, EmcPmacroObDdllLongDqsRank1_2) \
    _(155, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_2, OB_DDLL_LONG_DQS_RANK1_BYTE5, EmcPmacroObDdllLongDqsRank1_2) \
    _(155, EMC, TPD, TPD, EmcTpd) \
    _(155, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ7_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(155, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ8_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(155, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQSP_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(155, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQSN_TX_SEL_CLK_SRC_BYTE0, EmcPmacroTxSelClkSrc0) \
    _(156, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_3, OB_DDLL_LONG_DQS_RANK1_BYTE6, EmcPmacroObDdllLongDqsRank1_3) \
    _(156, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_3, OB_DDLL_LONG_DQS_RANK1_BYTE7, EmcPmacroObDdllLongDqsRank1_3) \
    _(156, EMC, WDV_MASK, WDV_MASK, EmcWdvMask) \
    _(156, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ0_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(156, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ1_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(156, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ2_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(156, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ3_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(157, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_4, OB_DDLL_LONG_DQS_RANK1_CMD0, EmcPmacroObDdllLongDqsRank1_4) \
    _(157, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_4, OB_DDLL_LONG_DQS_RANK1_CMD1, EmcPmacroObDdllLongDqsRank1_4) \
    _(157, EMC, WDV_CHK, WDV_CHK_BASE, EmcWdvChk) \
    _(157, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ4_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(157, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ5_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(157, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ6_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(157, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ7_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(158, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_5, OB_DDLL_LONG_DQS_RANK1_CMD2, EmcPmacroObDdllLongDqsRank1_5) \
    _(158, EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_5, OB_DDLL_LONG_DQS_RANK1_CMD3, EmcPmacroObDdllLongDqsRank1_5) \
    _(158, EMC, CMD_BRLSHFT_0, CH0_SUBP0_1T_BRLSHFT, EmcCmdBrlshft0) \
    _(158, EMC, CMD_BRLSHFT_0, CH0_SUBP1_1T_BRLSHFT, EmcCmdBrlshft0) \
    _(158, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQ8_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(158, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQSP_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(158, EMC, PMACRO_TX_SEL_CLK_SRC_0, DQSN_TX_SEL_CLK_SRC_BYTE1, EmcPmacroTxSelClkSrc0) \
    _(158, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ0_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(159, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_0, IB_DDLL_LONG_DQS_RANK0_BYTE0, EmcPmacroIbDdllLongDqsRank0_0) \
    _(159, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_0, IB_DDLL_LONG_DQS_RANK0_BYTE1, EmcPmacroIbDdllLongDqsRank0_0) \
    _(159, EMC, CMD_BRLSHFT_1, CH1_SUBP0_1T_BRLSHFT, EmcCmdBrlshft1) \
    _(159, EMC, CMD_BRLSHFT_1, CH1_SUBP1_1T_BRLSHFT, EmcCmdBrlshft1) \
    _(159, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ1_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(159, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ2_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(159, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ3_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(159, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ4_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(160, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_1, IB_DDLL_LONG_DQS_RANK0_BYTE2, EmcPmacroIbDdllLongDqsRank0_1) \
    _(160, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_1, IB_DDLL_LONG_DQS_RANK0_BYTE3, EmcPmacroIbDdllLongDqsRank0_1) \
    _(160, EMC, CMD_BRLSHFT_2, CH0_SUBP0_2T_BRLSHFT, EmcCmdBrlshft2) \
    _(160, EMC, CMD_BRLSHFT_2, CH0_SUBP1_2T_BRLSHFT, EmcCmdBrlshft2) \
    _(160, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ5_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(160, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ6_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(160, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ7_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(160, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ8_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(161, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_2, IB_DDLL_LONG_DQS_RANK0_BYTE4, EmcPmacroIbDdllLongDqsRank0_2) \
    _(161, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_2, IB_DDLL_LONG_DQS_RANK0_BYTE5, EmcPmacroIbDdllLongDqsRank0_2) \
    _(161, EMC, CMD_BRLSHFT_3, CH1_SUBP0_2T_BRLSHFT, EmcCmdBrlshft3) \
    _(161, EMC, CMD_BRLSHFT_3, CH1_SUBP1_2T_BRLSHFT, EmcCmdBrlshft3) \
    _(161, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQSP_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(161, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQSN_TX_SEL_CLK_SRC_BYTE2, EmcPmacroTxSelClkSrc1) \
    _(161, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ0_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(161, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ1_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(162, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_3, IB_DDLL_LONG_DQS_RANK0_BYTE6, EmcPmacroIbDdllLongDqsRank0_3) \
    _(162, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_3, IB_DDLL_LONG_DQS_RANK0_BYTE7, EmcPmacroIbDdllLongDqsRank0_3) \
    _(162, EMC, WEV, WEV, EmcWev) \
    _(162, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ2_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(162, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ3_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(162, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ4_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(162, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ5_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(163, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_0, IB_DDLL_LONG_DQS_RANK1_BYTE0, EmcPmacroIbDdllLongDqsRank1_0) \
    _(163, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_0, IB_DDLL_LONG_DQS_RANK1_BYTE1, EmcPmacroIbDdllLongDqsRank1_0) \
    _(163, EMC, WSV, WSV, EmcWsv) \
    _(163, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ6_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(163, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ7_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(163, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQ8_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(163, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQSP_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(164, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_1, IB_DDLL_LONG_DQS_RANK1_BYTE2, EmcPmacroIbDdllLongDqsRank1_1) \
    _(164, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_1, IB_DDLL_LONG_DQS_RANK1_BYTE3, EmcPmacroIbDdllLongDqsRank1_1) \
    _(164, EMC, CFG_3, MRR_BYTESEL, EmcCfg3) \
    _(164, EMC, CFG_3, MRR_BYTESEL_X16, EmcCfg3) \
    _(164, EMC, PMACRO_TX_SEL_CLK_SRC_1, DQSN_TX_SEL_CLK_SRC_BYTE3, EmcPmacroTxSelClkSrc1) \
    _(164, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ0_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(164, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ1_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(164, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ2_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(165, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_2, IB_DDLL_LONG_DQS_RANK1_BYTE4, EmcPmacroIbDdllLongDqsRank1_2) \
    _(165, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_2, IB_DDLL_LONG_DQS_RANK1_BYTE5, EmcPmacroIbDdllLongDqsRank1_2) \
    _(165, EMC, PUTERM_WIDTH, CFG_STATIC_TERM, EmcPutermWidth) \
    _(165, EMC, PUTERM_WIDTH, RXTERM_DURATION, EmcPutermWidth) \
    _(165, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ3_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(165, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ4_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(165, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ5_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(165, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ6_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(166, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_3, IB_DDLL_LONG_DQS_RANK1_BYTE6, EmcPmacroIbDdllLongDqsRank1_3) \
    _(166, EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_3, IB_DDLL_LONG_DQS_RANK1_BYTE7, EmcPmacroIbDdllLongDqsRank1_3) \
    _(166, MC, EMEM_ARB_TIMING_RCD, RCD, McEmemArbTimingRcd) \
    _(166, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ7_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(166, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ8_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(166, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQSP_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(166, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQSN_TX_SEL_CLK_SRC_BYTE6, EmcPmacroTxSelClkSrc3) \
    _(167, EMC, PMACRO_DDLL_LONG_CMD_0, DDLL_LONG_CMD_CKE0, EmcPmacroDdllLongCmd_0) \
    _(167, EMC, PMACRO_DDLL_LONG_CMD_0, DDLL_LONG_CMD_CKE1, EmcPmacroDdllLongCmd_0) \
    _(167, MC, EMEM_ARB_TIMING_CCDMW, CCDMW, McEmemArbTimingCcdmw) \
    _(167, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ0_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(167, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ1_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(167, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ2_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(167, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ3_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(168, EMC, PMACRO_DDLL_LONG_CMD_1, DDLL_LONG_CMD_CKE2, EmcPmacroDdllLongCmd_1) \
    _(168, EMC, PMACRO_DDLL_LONG_CMD_1, DDLL_LONG_CMD_CKE3, EmcPmacroDdllLongCmd_1) \
    _(168, MC, EMEM_ARB_OVERRIDE, ARB_EMEM_AP_OVERRIDE, McEmemArbOverride) \
    _(168, MC, EMEM_ARB_OVERRIDE, ARB_HUM_FIFO_OVERRIDE, McEmemArbOverride) \
    _(168, MC, EMEM_ARB_OVERRIDE, ALLOC_ONE_BQ_PER_CLIENT, McEmemArbOverride) \
    _(168, MC, EMEM_ARB_OVERRIDE, OBSERVED_DIRECTION_OVERRIDE, McEmemArbOverride) \
    _(168, MC, EMEM_ARB_OVERRIDE, EXPIRE_UPDATE_OVERRIDE, McEmemArbOverride) \
    _(168, MC, EMEM_ARB_OVERRIDE, GPU_SLICE_MERGE_OVERRIDE, McEmemArbOverride) \
    _(168, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ4_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(168, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ5_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(168, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ6_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(168, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ7_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(169, EMC, PMACRO_DDLL_LONG_CMD_2, DDLL_LONG_CMD_CKE4, EmcPmacroDdllLongCmd_2) \
    _(169, EMC, PMACRO_DDLL_LONG_CMD_2, DDLL_LONG_CMD_CKE5, EmcPmacroDdllLongCmd_2) \
    _(169, EMC, RRD, RRD, EmcRrd) \
    _(169, EMC, REXT, REXT, EmcRext) \
    _(170, EMC, PMACRO_DDLL_LONG_CMD_3, DDLL_LONG_CMD_CKE6, EmcPmacroDdllLongCmd_3) \
    _(170, EMC, PMACRO_DDLL_LONG_CMD_3, DDLL_LONG_CMD_CKE7, EmcPmacroDdllLongCmd_3) \
    _(170, EMC, TCLKSTOP, TCLKSTOP, EmcTClkStop) \
    _(170, EMC, WEXT, WEXT, EmcWext) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ0_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ1_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ2_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ3_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ4_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ5_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ6_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ7_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ8_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQSP_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQSN_TX_DISABLE_FGCG_BIT_BYTE0, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ0_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ1_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ2_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ3_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ4_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ5_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ6_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ7_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQ8_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQSP_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, PMACRO_PERBIT_FGCG_CTRL_0, DQSN_TX_DISABLE_FGCG_BIT_BYTE1, EmcPmacroPerbitFgcgCtrl0) \
    _(171, EMC, REFCTRL2, REFRESH_PER_DEVICE, EmcRefctrl2) \
    _(171, EMC, REFCTRL2, REFPB_PD_THRESHOLD, EmcRefctrl2) \
    _(171, EMC, REFCTRL2, REFPB_VALID, EmcRefctrl2) \
    _(171, EMC, WE_DURATION, WE_DURATION, EmcWeDuration) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ0_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ1_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ2_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ3_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ4_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ5_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ6_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ7_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ8_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQSP_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQSN_TX_DISABLE_FGCG_BIT_BYTE2, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ0_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ1_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ2_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ3_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ4_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ5_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ6_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ7_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQ8_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQSP_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, PMACRO_PERBIT_FGCG_CTRL_1, DQSN_TX_DISABLE_FGCG_BIT_BYTE3, EmcPmacroPerbitFgcgCtrl1) \
    _(172, EMC, WS_DURATION, WS_DURATION, EmcWsDuration) \
    _(172, EMC, PMACRO_PAD_CFG_CTRL, TX_BPS_AUTOCAL_DRVDEC, EmcPmacroPadCfgCtrl) \
    _(172, EMC, PMACRO_PAD_CFG_CTRL, E_PWRD, EmcPmacroPadCfgCtrl) \
    _(172, EMC, PMACRO_PAD_CFG_CTRL, TX_SEL_MV_CYCLE, EmcPmacroPadCfgCtrl) \
    _(172, EMC, PMACRO_PAD_CFG_CTRL, MEM_MODE, EmcPmacroPadCfgCtrl) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ0_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ1_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ2_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ3_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ4_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ5_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ6_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ7_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ8_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQSP_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQSN_TX_DISABLE_FGCG_BIT_BYTE4, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ0_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ1_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ2_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ3_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ4_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ5_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ6_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ7_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQ8_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQSP_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, EMC, PMACRO_PERBIT_FGCG_CTRL_2, DQSN_TX_DISABLE_FGCG_BIT_BYTE5, EmcPmacroPerbitFgcgCtrl2) \
    _(173, MC, EMEM_ARB_TIMING_RRD, RRD, McEmemArbTimingRrd) \
    _(173, MC, EMEM_ARB_TIMING_R2R, R2R, McEmemArbTimingR2R) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ0_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ1_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ2_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ3_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ4_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ5_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ6_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ7_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ8_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQSP_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQSN_TX_DISABLE_FGCG_BIT_BYTE6, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ0_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ1_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ2_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ3_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ4_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ5_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ6_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ7_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQ8_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQSP_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, EMC, PMACRO_PERBIT_FGCG_CTRL_3, DQSN_TX_DISABLE_FGCG_BIT_BYTE7, EmcPmacroPerbitFgcgCtrl3) \
    _(174, MC, EMEM_ARB_TIMING_W2W, W2W, McEmemArbTimingW2W) \
    _(174, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQ8_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(174, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQSP_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(174, EMC, PMACRO_TX_SEL_CLK_SRC_3, DQSN_TX_SEL_CLK_SRC_BYTE7, EmcPmacroTxSelClkSrc3) \
    _(174, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ0_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(174, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ1_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ0_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ1_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ2_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ3_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ4_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ5_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ6_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ7_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ8_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQSP_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQSN_TX_DISABLE_FGCG_BIT_CMD0, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ0_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ1_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ2_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ3_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ4_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ5_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ6_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ7_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQ8_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQSP_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_PERBIT_FGCG_CTRL_4, DQSN_TX_DISABLE_FGCG_BIT_CMD1, EmcPmacroPerbitFgcgCtrl4) \
    _(175, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ2_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(175, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ3_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(175, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ4_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(175, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ5_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(175, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ6_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(175, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ7_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(175, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ8_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(175, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQSP_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(175, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQSN_TX_SEL_CLK_SRC_BYTE4, EmcPmacroTxSelClkSrc2) \
    _(175, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ0_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ0_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ1_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ2_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ3_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ4_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ5_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ6_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ7_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ8_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQSP_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQSN_TX_DISABLE_FGCG_BIT_CMD2, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ0_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ1_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ2_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ3_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ4_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ5_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ6_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ7_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQ8_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQSP_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_PERBIT_FGCG_CTRL_5, DQSN_TX_DISABLE_FGCG_BIT_CMD3, EmcPmacroPerbitFgcgCtrl5) \
    _(176, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ1_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(176, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ2_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(176, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ3_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(176, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ4_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(176, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ5_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(176, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ6_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(176, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ7_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(176, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQ8_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(176, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQSP_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(176, EMC, PMACRO_TX_SEL_CLK_SRC_2, DQSN_TX_SEL_CLK_SRC_BYTE5, EmcPmacroTxSelClkSrc2) \
    _(177, MC, EMEM_ARB_CFG, CYCLES_PER_UPDATE, McEmemArbCfg) \
    _(177, MC, EMEM_ARB_CFG, EXTRA_TICKS_PER_UPDATE, McEmemArbCfg) \
    _(177, MC, EMEM_ARB_CFG, CYCLES_PER_UPDATE_FRACTION, McEmemArbCfg) \
    _(177, MC, EMEM_ARB_CFG, EXTRA_TICKS_PER_UPDATE_FRACTION, McEmemArbCfg) \
    _(177, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ0_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(177, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ1_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(177, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ2_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(177, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ3_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(177, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ4_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(177, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ5_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(177, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ6_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(177, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ7_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(177, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ8_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(177, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQSP_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(178, MC, EMEM_ARB_MISC1, BLOCK_LP_CPU_RD_IF_SMMU_INP_HP, McEmemArbMisc1) \
    _(178, MC, EMEM_ARB_MISC1, ALLOW_BCA_HOLDOFF_WHEN_EXP, McEmemArbMisc1) \
    _(178, MC, EMEM_ARB_MISC1, BLOCK_LP_CPU_WR_IF_SMMU_INP_HP, McEmemArbMisc1) \
    _(178, MC, EMEM_ARB_MISC1, COMBINED_INTERRUPT_MODE, McEmemArbMisc1) \
    _(178, MC, EMEM_ARB_MISC1, ALT_DEADLOCK_PREVENTION_SLACK_THRESHOLD, McEmemArbMisc1) \
    _(178, MC, EMEM_ARB_MISC1, EXPIRING_SOON_SLACK_THRESHOLD_PD, McEmemArbMisc1) \
    _(178, MC, EMEM_ARB_MISC1, REFRESH_ACK_THRESHOLD_USAGE, McEmemArbMisc1) \
    _(178, MC, EMEM_ARB_MISC1, DEADLOCK_PREVENTION_SLACK_THRESHOLD, McEmemArbMisc1) \
    _(178, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQSN_TX_SEL_CLK_SRC_CMD0, EmcPmacroTxSelClkSrc4) \
    _(178, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ0_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(178, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ1_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(178, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ2_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(178, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ3_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(178, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ4_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(178, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ5_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(178, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ6_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(178, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ7_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(178, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQ8_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(179, EMC, MRS_WAIT_CNT2, MRS_EXT1_WAIT_CNT, EmcMrsWaitCnt2) \
    _(179, EMC, MRS_WAIT_CNT2, MRS_EXT2_WAIT_CNT, EmcMrsWaitCnt2) \
    _(179, EMC, ODT_WRITE, ODT_WR_DELAY, EmcOdtWrite) \
    _(179, EMC, ODT_WRITE, DRIVE_BOTH_ODT, EmcOdtWrite) \
    _(179, EMC, ODT_WRITE, SHARE_ONE_ODT, EmcOdtWrite) \
    _(179, EMC, ODT_WRITE, ODT_WR_DURATION, EmcOdtWrite) \
    _(179, EMC, ODT_WRITE, ENABLE_ODT_DURING_WRITE, EmcOdtWrite) \
    _(180, EMC, MRS_WAIT_CNT, MRS_SHORT_WAIT_CNT, EmcMrsWaitCnt) \
    _(180, EMC, MRS_WAIT_CNT, MRS_LONG_WAIT_CNT, EmcMrsWaitCnt) \
    _(180, EMC, PMACRO_IB_RXRT, IB_RXRT, EmcPmacroIbRxrt) \
    _(181, EMC, AUTO_CAL_INTERVAL, AUTO_CAL_INTERVAL, EmcAutoCalInterval) \
    _(181, EMC, PMACRO_DDLL_LONG_CMD_4, DDLL_LONG_CMD_RESET, EmcPmacroDdllLongCmd_4) \
    _(182, MC, EMEM_ARB_REFPB_HP_CTRL, REFPB_THRESH_ENABLE_HP, McEmemArbRefpbHpCtrl) \
    _(182, MC, EMEM_ARB_REFPB_HP_CTRL, REFPB_THRESH_DISABLE_HP, McEmemArbRefpbHpCtrl) \
    _(182, MC, EMEM_ARB_REFPB_HP_CTRL, REFPB_OPEN_WORK_THRESH, McEmemArbRefpbHpCtrl) \
    _(182, MC, EMEM_ARB_OUTSTANDING_REQ, ARB_MAX_OUTSTANDING, McEmemArbOutstandingReq) \
    _(182, MC, EMEM_ARB_OUTSTANDING_REQ, LIMIT_DURING_HOLDOFF_OVERRIDE, McEmemArbOutstandingReq) \
    _(182, MC, EMEM_ARB_OUTSTANDING_REQ, LIMIT_OUTSTANDING, McEmemArbOutstandingReq) \
    _(183, EMC, XM2COMPPADCTRL2, EMC2TMC_CFG_XM2COMP_PU_RX_MODE, EmcXm2CompPadCtrl2) \
    _(183, EMC, XM2COMPPADCTRL2, EMC2TMC_CFG_XM2COMP_PU_TEST_MODE, EmcXm2CompPadCtrl2) \
    _(183, EMC, XM2COMPPADCTRL2, EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL, EmcXm2CompPadCtrl2) \
    _(183, EMC, XM2COMPPADCTRL2, EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL, EmcXm2CompPadCtrl2) \
    _(183, EMC, XM2COMPPADCTRL2, EMC2TMC_CFG_XM2COMP_PU_E_WKPU, EmcXm2CompPadCtrl2) \
    _(183, EMC, XM2COMPPADCTRL2, EMC2TMC_CFG_XM2COMP_PU_E_WKPD, EmcXm2CompPadCtrl2) \
    _(183, EMC, XM2COMPPADCTRL2, XM2COMP_VTTCDB_VDDA_WB_CTRL, EmcXm2CompPadCtrl2) \
    _(183, EMC, XM2COMPPADCTRL2, XM2COMP_VTTCDB_VDDA_CTRL, EmcXm2CompPadCtrl2) \
    _(183, EMC, PMACRO_CMD_CTRL_0, CMD_E_INPUT_CKE0, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, DDLLCAL_BIT_TXCMD_BYPASS_CKE0, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, DDLLCAL_BYTE_TXCMD_BYPASS_CKE0, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, CMD_E_INPUT_CKE1, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, DDLLCAL_BIT_TXCMD_BYPASS_CKE1, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, DDLLCAL_BYTE_TXCMD_BYPASS_CKE1, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, CMD_E_INPUT_CKE2, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, DDLLCAL_BIT_TXCMD_BYPASS_CKE2, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, DDLLCAL_BYTE_TXCMD_BYPASS_CKE2, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, CMD_E_INPUT_CKE3, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, DDLLCAL_BIT_TXCMD_BYPASS_CKE3, EmcPmacroCmdCtrl0) \
    _(183, EMC, PMACRO_CMD_CTRL_0, DDLLCAL_BYTE_TXCMD_BYPASS_CKE3, EmcPmacroCmdCtrl0) \
    _(184, EMC, CFG_DIG_DLL_1, CFG_DLL_UPDATE_IDLE, EmcCfgDigDll_1) \
    _(184, EMC, CFG_DIG_DLL_1, CFG_DLL_UPDATE_TIMEOUT, EmcCfgDigDll_1) \
    _(184, EMC, CFG_DIG_DLL_1, DLL_NUM_STALL_CYCLES, EmcCfgDigDll_1) \
    _(184, EMC, CFG_DIG_DLL_1, CFG_DLL_WAIT_BEFORE_UPDATE, EmcCfgDigDll_1) \
    _(184, EMC, CFG_DIG_DLL_1, DDLLCAL_UPDATE_CNT_LIMIT, EmcCfgDigDll_1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, CMD_E_INPUT_CKE4, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, DDLLCAL_BIT_TXCMD_BYPASS_CKE4, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, DDLLCAL_BYTE_TXCMD_BYPASS_CKE4, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, CMD_E_INPUT_CKE5, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, DDLLCAL_BIT_TXCMD_BYPASS_CKE5, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, DDLLCAL_BYTE_TXCMD_BYPASS_CKE5, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, CMD_E_INPUT_CKE6, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, DDLLCAL_BIT_TXCMD_BYPASS_CKE6, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, DDLLCAL_BYTE_TXCMD_BYPASS_CKE6, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, CMD_E_INPUT_CKE7, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, DDLLCAL_BIT_TXCMD_BYPASS_CKE7, EmcPmacroCmdCtrl1) \
    _(184, EMC, PMACRO_CMD_CTRL_1, DDLLCAL_BYTE_TXCMD_BYPASS_CKE7, EmcPmacroCmdCtrl1) \
    _(185, EMC, QUSE_BRLSHFT_0, RANK0_BYTE0_QUSE_BRLSHFT, EmcQuseBrlshft0) \
    _(185, EMC, QUSE_BRLSHFT_0, RANK0_BYTE1_QUSE_BRLSHFT, EmcQuseBrlshft0) \
    _(185, EMC, QUSE_BRLSHFT_0, RANK0_BYTE2_QUSE_BRLSHFT, EmcQuseBrlshft0) \
    _(185, EMC, QUSE_BRLSHFT_0, RANK0_BYTE3_QUSE_BRLSHFT, EmcQuseBrlshft0) \
    _(185, EMC, PMACRO_CMD_CTRL_2, CMD_E_INPUT_RESET, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, DDLLCAL_BIT_TXCMD_BYPASS_RESET, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, DDLLCAL_BYTE_TXCMD_BYPASS_RESET, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, CMD_E_INPUT_MISC0, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, DDLLCAL_BIT_TXCMD_BYPASS_MISC0, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, DDLLCAL_BYTE_TXCMD_BYPASS_MISC0, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, CMD_E_INPUT_MISC1, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, DDLLCAL_BIT_TXCMD_BYPASS_MISC1, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, DDLLCAL_BYTE_TXCMD_BYPASS_MISC1, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, CMD_E_INPUT_MISC2, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, DDLLCAL_BIT_TXCMD_BYPASS_MISC2, EmcPmacroCmdCtrl2) \
    _(185, EMC, PMACRO_CMD_CTRL_2, DDLLCAL_BYTE_TXCMD_BYPASS_MISC2, EmcPmacroCmdCtrl2) \
    _(186, EMC, QUSE_BRLSHFT_1, RANK0_BYTE4_QUSE_BRLSHFT, EmcQuseBrlshft1) \
    _(186, EMC, QUSE_BRLSHFT_1, RANK0_BYTE5_QUSE_BRLSHFT, EmcQuseBrlshft1) \
    _(186, EMC, QUSE_BRLSHFT_1, RANK0_BYTE6_QUSE_BRLSHFT, EmcQuseBrlshft1) \
    _(186, EMC, QUSE_BRLSHFT_1, RANK0_BYTE7_QUSE_BRLSHFT, EmcQuseBrlshft1) \
    _(186, EMC, PMACRO_DSR_VTTGEN_CTRL_0, DSR_VTT_VDDA_LVL, EmcPmacroDsrVttgenCtrl0) \
    _(186, EMC, PMACRO_DSR_VTTGEN_CTRL_0, DSR_VTT_VDDA_LOAD, EmcPmacroDsrVttgenCtrl0) \
    _(187, EMC, QUSE_BRLSHFT_2, RANK1_BYTE0_QUSE_BRLSHFT, EmcQuseBrlshft2) \
    _(187, EMC, QUSE_BRLSHFT_2, RANK1_BYTE1_QUSE_BRLSHFT, EmcQuseBrlshft2) \
    _(187, EMC, QUSE_BRLSHFT_2, RANK1_BYTE2_QUSE_BRLSHFT, EmcQuseBrlshft2) \
    _(187, EMC, QUSE_BRLSHFT_2, RANK1_BYTE3_QUSE_BRLSHFT, EmcQuseBrlshft2) \
    _(187, EMC, PMACRO_PERBIT_RFU1_CTRL_0, DQ8_RFU_BYTE0, EmcPmacroPerbitRfu1Ctrl0) \
    _(187, EMC, PMACRO_PERBIT_RFU1_CTRL_0, DQSP_RFU_BYTE0, EmcPmacroPerbitRfu1Ctrl0) \
    _(187, EMC, PMACRO_PERBIT_RFU1_CTRL_0, DQSN_RFU_BYTE0, EmcPmacroPerbitRfu1Ctrl0) \
    _(187, EMC, PMACRO_PERBIT_RFU1_CTRL_0, DQ8_RFU_BYTE1, EmcPmacroPerbitRfu1Ctrl0) \
    _(187, EMC, PMACRO_PERBIT_RFU1_CTRL_0, DQSP_RFU_BYTE1, EmcPmacroPerbitRfu1Ctrl0) \
    _(187, EMC, PMACRO_PERBIT_RFU1_CTRL_0, DQSN_RFU_BYTE1, EmcPmacroPerbitRfu1Ctrl0) \
    _(188, EMC, QUSE_BRLSHFT_3, RANK1_BYTE4_QUSE_BRLSHFT, EmcQuseBrlshft3) \
    _(188, EMC, QUSE_BRLSHFT_3, RANK1_BYTE5_QUSE_BRLSHFT, EmcQuseBrlshft3) \
    _(188, EMC, QUSE_BRLSHFT_3, RANK1_BYTE6_QUSE_BRLSHFT, EmcQuseBrlshft3) \
    _(188, EMC, QUSE_BRLSHFT_3, RANK1_BYTE7_QUSE_BRLSHFT, EmcQuseBrlshft3) \
    _(188, EMC, PMACRO_PERBIT_RFU1_CTRL_1, DQ8_RFU_BYTE2, EmcPmacroPerbitRfu1Ctrl1) \
    _(188, EMC, PMACRO_PERBIT_RFU1_CTRL_1, DQSP_RFU_BYTE2, EmcPmacroPerbitRfu1Ctrl1) \
    _(188, EMC, PMACRO_PERBIT_RFU1_CTRL_1, DQSN_RFU_BYTE2, EmcPmacroPerbitRfu1Ctrl1) \
    _(188, EMC, PMACRO_PERBIT_RFU1_CTRL_1, DQ8_RFU_BYTE3, EmcPmacroPerbitRfu1Ctrl1) \
    _(188, EMC, PMACRO_PERBIT_RFU1_CTRL_1, DQSP_RFU_BYTE3, EmcPmacroPerbitRfu1Ctrl1) \
    _(188, EMC, PMACRO_PERBIT_RFU1_CTRL_1, DQSN_RFU_BYTE3, EmcPmacroPerbitRfu1Ctrl1) \
    _(189, EMC, DBG, READ_MUX, EmcDbg) \
    _(189, EMC, DBG, WRITE_MUX, EmcDbg) \
    _(189, EMC, DBG, FORCE_UPDATE, EmcDbg) \
    _(189, EMC, DBG, FORCE_IDLE, EmcDbg) \
    _(189, EMC, DBG, IGNORE_MC_IDLE_FOR_CLKEN, EmcDbg) \
    _(189, EMC, DBG, READ_DQM_CTRL, EmcDbg) \
    _(189, EMC, DBG, AP_REQ_BUSY_CTRL, EmcDbg) \
    _(189, EMC, DBG, STRETCH_MRW_RESET, EmcDbg) \
    _(189, EMC, DBG, SUPPRESS_READ_CMD, EmcDbg) \
    _(189, EMC, DBG, SUPPRESS_WRITE_CMD, EmcDbg) \
    _(189, EMC, DBG, CFG_PRIORITY, EmcDbg) \
    _(189, EMC, DBG, AUTOCAL_ALLOW_WRITE_MUX, EmcDbg) \
    _(189, EMC, DBG, CFG_SWAP, EmcDbg) \
    _(189, EMC, DBG, ALLOW_EMC1_PMACRO_CFG_ACCESS, EmcDbg) \
    _(189, EMC, DBG, ALLOW_HOSTIF_DURING_CCFIFO, EmcDbg) \
    _(189, EMC, DBG, WRITE_ACTIVE_ONLY, EmcDbg) \
    _(189, EMC, DBG, AUTOCAL_IGNORE_SWAP, EmcDbg) \
    _(189, EMC, TREFBW, TREFBW, EmcTRefBw) \
    _(191, EMC, ZCAL_WAIT_CNT, ZCAL_WAIT_CNT, EmcZcalWaitCnt) \
    _(191, EMC, ZCAL_WAIT_CNT, ZCAL_LATCH_CNT, EmcZcalWaitCnt) \
    _(191, EMC, ZCAL_WAIT_CNT, ZCAL_RESISTOR_SHARED, EmcZcalWaitCnt) \
    _(191, EMC, QPOP, QPOP, EmcQpop) \
    _(191, EMC, QPOP, QPOP_PREAMBLE, EmcQpop) \
    _(192, EMC, ZCAL_MRW_CMD, ZQ_MRW_OP, EmcZcalMrwCmd) \
    _(192, EMC, ZCAL_MRW_CMD, ZQ_MRW_MA, EmcZcalMrwCmd) \
    _(192, EMC, ZCAL_MRW_CMD, ZQ_MRW_DEV_SELECTN, EmcZcalMrwCmd) \
    _(192, EMC, PMACRO_AUTOCAL_CFG_COMMON, E_CAL_UPDATE_DELAY, EmcPmacroAutocalCfgCommon) \
    _(192, EMC, PMACRO_AUTOCAL_CFG_COMMON, E_CAL_UPDATE_HIGH, EmcPmacroAutocalCfgCommon) \
    _(192, EMC, PMACRO_AUTOCAL_CFG_COMMON, E_CAL_BYPASS_DVFS, EmcPmacroAutocalCfgCommon) \
    _(192, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQSP_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(193, EMC, PMACRO_DLL_CFG_1, DDLLCAL_CTRL_START_TRIM, EmcPmacroDllCfg1) \
    _(193, EMC, PMACRO_DLL_CFG_1, E_DDLL_PWRD, EmcPmacroDllCfg1) \
    _(193, EMC, PMACRO_DLL_CFG_1, MDDLL_SEL_CLK_SRC, EmcPmacroDllCfg1) \
    _(193, EMC, PMACRO_DLL_CFG_1, MDDLL_PHASE_SELECT, EmcPmacroDllCfg1) \
    _(193, EMC, PMACRO_DLL_CFG_1, MDDLL_E_TCLK, EmcPmacroDllCfg1) \
    _(193, EMC, PMACRO_DLL_CFG_1, MDDLL_SEL_CLK_TESTSRC, EmcPmacroDllCfg1) \
    _(193, EMC, PMACRO_DLL_CFG_1, MDDLLCAL_CLK_ALWAYS_ON, EmcPmacroDllCfg1) \
    _(193, EMC, PMACRO_PERBIT_RFU1_CTRL_2, DQ8_RFU_BYTE4, EmcPmacroPerbitRfu1Ctrl2) \
    _(193, EMC, PMACRO_PERBIT_RFU1_CTRL_2, DQSP_RFU_BYTE4, EmcPmacroPerbitRfu1Ctrl2) \
    _(193, EMC, PMACRO_PERBIT_RFU1_CTRL_2, DQSN_RFU_BYTE4, EmcPmacroPerbitRfu1Ctrl2) \
    _(193, EMC, PMACRO_PERBIT_RFU1_CTRL_2, DQ8_RFU_BYTE5, EmcPmacroPerbitRfu1Ctrl2) \
    _(193, EMC, PMACRO_PERBIT_RFU1_CTRL_2, DQSP_RFU_BYTE5, EmcPmacroPerbitRfu1Ctrl2) \
    _(193, EMC, PMACRO_PERBIT_RFU1_CTRL_2, DQSN_RFU_BYTE5, EmcPmacroPerbitRfu1Ctrl2) \
    _(193, EMC, PMACRO_TX_SEL_CLK_SRC_4, DQSN_TX_SEL_CLK_SRC_CMD1, EmcPmacroTxSelClkSrc4) \
    _(193, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ0_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(194, EMC, PMACRO_CMD_BRICK_CTRL_FDPD, CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0, EmcPmacroCmdBrickCtrlFdpd) \
    _(194, EMC, PMACRO_CMD_BRICK_CTRL_FDPD, CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1, EmcPmacroCmdBrickCtrlFdpd) \
    _(194, EMC, PMACRO_CMD_BRICK_CTRL_FDPD, CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2, EmcPmacroCmdBrickCtrlFdpd) \
    _(194, EMC, PMACRO_CMD_BRICK_CTRL_FDPD, CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3, EmcPmacroCmdBrickCtrlFdpd) \
    _(194, EMC, PMACRO_CMD_BRICK_CTRL_FDPD, CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4, EmcPmacroCmdBrickCtrlFdpd) \
    _(194, EMC, PMACRO_CMD_BRICK_CTRL_FDPD, CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5, EmcPmacroCmdBrickCtrlFdpd) \
    _(194, EMC, PMACRO_CMD_BRICK_CTRL_FDPD, CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6, EmcPmacroCmdBrickCtrlFdpd) \
    _(194, EMC, PMACRO_CMD_BRICK_CTRL_FDPD, CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7, EmcPmacroCmdBrickCtrlFdpd) \
    _(194, EMC, PMACRO_CMD_BRICK_CTRL_FDPD, CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8, EmcPmacroCmdBrickCtrlFdpd) \
    _(194, EMC, PMACRO_PERBIT_RFU1_CTRL_3, DQ8_RFU_BYTE6, EmcPmacroPerbitRfu1Ctrl3) \
    _(194, EMC, PMACRO_PERBIT_RFU1_CTRL_3, DQSP_RFU_BYTE6, EmcPmacroPerbitRfu1Ctrl3) \
    _(194, EMC, PMACRO_PERBIT_RFU1_CTRL_3, DQSN_RFU_BYTE6, EmcPmacroPerbitRfu1Ctrl3) \
    _(194, EMC, PMACRO_PERBIT_RFU1_CTRL_3, DQ8_RFU_BYTE7, EmcPmacroPerbitRfu1Ctrl3) \
    _(194, EMC, PMACRO_PERBIT_RFU1_CTRL_3, DQSP_RFU_BYTE7, EmcPmacroPerbitRfu1Ctrl3) \
    _(194, EMC, PMACRO_PERBIT_RFU1_CTRL_3, DQSN_RFU_BYTE7, EmcPmacroPerbitRfu1Ctrl3) \
    _(194, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ1_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(194, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ2_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(195, EMC, PMACRO_DATA_BRICK_CTRL_FDPD, DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0, EmcPmacroDataBrickCtrlFdpd) \
    _(195, EMC, PMACRO_DATA_BRICK_CTRL_FDPD, DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1, EmcPmacroDataBrickCtrlFdpd) \
    _(195, EMC, PMACRO_DATA_BRICK_CTRL_FDPD, DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2, EmcPmacroDataBrickCtrlFdpd) \
    _(195, EMC, PMACRO_DATA_BRICK_CTRL_FDPD, DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3, EmcPmacroDataBrickCtrlFdpd) \
    _(195, EMC, PMACRO_DATA_BRICK_CTRL_FDPD, DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4, EmcPmacroDataBrickCtrlFdpd) \
    _(195, EMC, PMACRO_DATA_BRICK_CTRL_FDPD, DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5, EmcPmacroDataBrickCtrlFdpd) \
    _(195, EMC, PMACRO_DATA_BRICK_CTRL_FDPD, DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6, EmcPmacroDataBrickCtrlFdpd) \
    _(195, EMC, PMACRO_DATA_BRICK_CTRL_FDPD, DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7, EmcPmacroDataBrickCtrlFdpd) \
    _(195, EMC, PMACRO_DATA_BRICK_CTRL_FDPD, DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8, EmcPmacroDataBrickCtrlFdpd) \
    _(195, EMC, PMACRO_PERBIT_RFU1_CTRL_4, DQ8_RFU_CMD0, EmcPmacroPerbitRfu1Ctrl4) \
    _(195, EMC, PMACRO_PERBIT_RFU1_CTRL_4, DQSP_RFU_CMD0, EmcPmacroPerbitRfu1Ctrl4) \
    _(195, EMC, PMACRO_PERBIT_RFU1_CTRL_4, DQSN_RFU_CMD0, EmcPmacroPerbitRfu1Ctrl4) \
    _(195, EMC, PMACRO_PERBIT_RFU1_CTRL_4, DQ8_RFU_CMD1, EmcPmacroPerbitRfu1Ctrl4) \
    _(195, EMC, PMACRO_PERBIT_RFU1_CTRL_4, DQSP_RFU_CMD1, EmcPmacroPerbitRfu1Ctrl4) \
    _(195, EMC, PMACRO_PERBIT_RFU1_CTRL_4, DQSN_RFU_CMD1, EmcPmacroPerbitRfu1Ctrl4) \
    _(195, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ3_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(195, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ4_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(196, EMC, DYN_SELF_REF_CONTROL, DSR_THRESHOLD, EmcDynSelfRefControl) \
    _(196, EMC, DYN_SELF_REF_CONTROL, DSR_PER_DEVICE, EmcDynSelfRefControl) \
    _(196, MC, EMEM_ARB_REFPB_BANK_CTRL, REFPB_THRESH_ENABLE_FORCE_CLOSE, McEmemArbRefpbBankCtrl) \
    _(196, MC, EMEM_ARB_REFPB_BANK_CTRL, REFPB_THRESH_DISABLE_FORCE_CLOSE, McEmemArbRefpbBankCtrl) \
    _(196, MC, EMEM_ARB_REFPB_BANK_CTRL, REFPB_EXPLICIT_BANK_MODE, McEmemArbRefpbBankCtrl) \
    _(197, EMC, PMACRO_CMD_PAD_RX_CTRL, CMD_DQ_RX_MODE, EmcPmacroCmdPadRxCtrl) \
    _(197, EMC, PMACRO_CMD_PAD_RX_CTRL, CMD_DQS_RX_MODE, EmcPmacroCmdPadRxCtrl) \
    _(197, EMC, PMACRO_CMD_PAD_RX_CTRL, CMD_DQS_RX_E_DIFF_MODE, EmcPmacroCmdPadRxCtrl) \
    _(197, EMC, PMACRO_CMD_PAD_RX_CTRL, CMD_EINPUT_FORCE_ON, EmcPmacroCmdPadRxCtrl) \
    _(197, EMC, PMACRO_CMD_PAD_RX_CTRL, CMD_DQS_RX_CTRL, EmcPmacroCmdPadRxCtrl) \
    _(197, EMC, PMACRO_CMD_PAD_RX_CTRL, CMD_RX_E_IBIAS_PWRD, EmcPmacroCmdPadRxCtrl) \
    _(197, EMC, PMACRO_CMD_PAD_RX_CTRL, CMD_DQ_RX_E_DIRECT_ZI, EmcPmacroCmdPadRxCtrl) \
    _(197, EMC, PMACRO_CMD_PAD_RX_CTRL, CMD_CMD_RX_E_DIRECT_ZI, EmcPmacroCmdPadRxCtrl) \
    _(197, EMC, PMACRO_CMD_PAD_RX_CTRL, CMD_DQ_RX_CTRL, EmcPmacroCmdPadRxCtrl) \
    _(197, EMC, PMACRO_PERBIT_RFU1_CTRL_5, DQ8_RFU_CMD2, EmcPmacroPerbitRfu1Ctrl5) \
    _(197, EMC, PMACRO_PERBIT_RFU1_CTRL_5, DQSP_RFU_CMD2, EmcPmacroPerbitRfu1Ctrl5) \
    _(197, EMC, PMACRO_PERBIT_RFU1_CTRL_5, DQSN_RFU_CMD2, EmcPmacroPerbitRfu1Ctrl5) \
    _(197, EMC, PMACRO_PERBIT_RFU1_CTRL_5, DQ8_RFU_CMD3, EmcPmacroPerbitRfu1Ctrl5) \
    _(197, EMC, PMACRO_PERBIT_RFU1_CTRL_5, DQSP_RFU_CMD3, EmcPmacroPerbitRfu1Ctrl5) \
    _(197, EMC, PMACRO_PERBIT_RFU1_CTRL_5, DQSN_RFU_CMD3, EmcPmacroPerbitRfu1Ctrl5) \
    _(197, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ5_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(197, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ6_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(197, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ7_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_DATA_PAD_RX_CTRL, DATA_DQ_RX_MODE, EmcPmacroDataPadRxCtrl) \
    _(198, EMC, PMACRO_DATA_PAD_RX_CTRL, DATA_DQS_RX_MODE, EmcPmacroDataPadRxCtrl) \
    _(198, EMC, PMACRO_DATA_PAD_RX_CTRL, DATA_DQS_RX_E_DIFF_MODE, EmcPmacroDataPadRxCtrl) \
    _(198, EMC, PMACRO_DATA_PAD_RX_CTRL, DATA_EINPUT_FORCE_ON, EmcPmacroDataPadRxCtrl) \
    _(198, EMC, PMACRO_DATA_PAD_RX_CTRL, DATA_DQS_RX_CTRL, EmcPmacroDataPadRxCtrl) \
    _(198, EMC, PMACRO_DATA_PAD_RX_CTRL, DATA_RX_E_IBIAS_PWRD, EmcPmacroDataPadRxCtrl) \
    _(198, EMC, PMACRO_DATA_PAD_RX_CTRL, DATA_DQ_RX_E_DIRECT_ZI, EmcPmacroDataPadRxCtrl) \
    _(198, EMC, PMACRO_DATA_PAD_RX_CTRL, DATA_CMD_RX_E_DIRECT_ZI, EmcPmacroDataPadRxCtrl) \
    _(198, EMC, PMACRO_DATA_PAD_RX_CTRL, DATA_DQ_RX_CTRL, EmcPmacroDataPadRxCtrl) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ8_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQSP_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQSN_TX_SEL_CLK_SRC_CMD2, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ0_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ1_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ2_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ3_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ4_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ5_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ6_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ7_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQ8_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQSP_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_TX_SEL_CLK_SRC_5, DQSN_TX_SEL_CLK_SRC_CMD3, EmcPmacroTxSelClkSrc5) \
    _(198, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQ_E_IVREF, EmcPmacroCmdPadTxCtrl) \
    _(199, EMC, REFRESH, REFRESH_LO, EmcRefresh) \
    _(199, EMC, REFRESH, REFRESH, EmcRefresh) \
    _(199, EMC, CMDQ, RW_DEPTH, EmcCmdQ) \
    _(199, EMC, CMDQ, ACT_DEPTH, EmcCmdQ) \
    _(199, EMC, CMDQ, PRE_DEPTH, EmcCmdQ) \
    _(199, EMC, CMDQ, RW_WD_DEPTH, EmcCmdQ) \
    _(210, EMC, ACPD_CONTROL, ACPD_THRESHOLD, EmcAcpdControl) \
    _(210, EMC, AUTO_CAL_VREF_SEL_1, AUTO_CAL_PU_VREF2_SEL, EmcAutoCalVrefSel1) \
    _(210, EMC, AUTO_CAL_VREF_SEL_1, AUTO_CAL_PU_VREF2_CAL_MODE, EmcAutoCalVrefSel1) \
    _(210, EMC, AUTO_CAL_VREF_SEL_1, AUTO_CAL_PD_VREF2_SEL, EmcAutoCalVrefSel1) \
    _(210, EMC, AUTO_CAL_VREF_SEL_1, AUTO_CAL_PD_VREF2_CAL_MODE, EmcAutoCalVrefSel1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, CMD_DRV_SEL_BYTE0, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_DRV_SEL_BYTE0, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_E_CAL_BYPASS_BYTE0, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_E_CAL_UPDATE_BYTE0, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, CMD_DRV_SEL_BYTE1, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_DRV_SEL_BYTE1, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_E_CAL_BYPASS_BYTE1, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_E_CAL_UPDATE_BYTE1, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, CMD_DRV_SEL_BYTE2, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_DRV_SEL_BYTE2, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_E_CAL_BYPASS_BYTE2, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_E_CAL_UPDATE_BYTE2, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, CMD_DRV_SEL_BYTE3, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_DRV_SEL_BYTE3, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_E_CAL_BYPASS_BYTE3, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_0, DQS_E_CAL_UPDATE_BYTE3, EmcPmacroAutocalCfg0) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, CMD_DRV_SEL_BYTE4, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_DRV_SEL_BYTE4, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_E_CAL_BYPASS_BYTE4, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_E_CAL_UPDATE_BYTE4, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, CMD_DRV_SEL_BYTE5, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_DRV_SEL_BYTE5, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_E_CAL_BYPASS_BYTE5, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_E_CAL_UPDATE_BYTE5, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, CMD_DRV_SEL_BYTE6, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_DRV_SEL_BYTE6, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_E_CAL_BYPASS_BYTE6, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_E_CAL_UPDATE_BYTE6, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, CMD_DRV_SEL_BYTE7, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_DRV_SEL_BYTE7, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_E_CAL_BYPASS_BYTE7, EmcPmacroAutocalCfg1) \
    _(211, EMC, PMACRO_AUTOCAL_CFG_1, DQS_E_CAL_UPDATE_BYTE7, EmcPmacroAutocalCfg1) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, CMD_DRV_SEL_CMD0, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_DRV_SEL_CMD0, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_E_CAL_BYPASS_CMD0, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_E_CAL_UPDATE_CMD0, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, CMD_DRV_SEL_CMD1, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_DRV_SEL_CMD1, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_E_CAL_BYPASS_CMD1, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_E_CAL_UPDATE_CMD1, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, CMD_DRV_SEL_CMD2, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_DRV_SEL_CMD2, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_E_CAL_BYPASS_CMD2, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_E_CAL_UPDATE_CMD2, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, CMD_DRV_SEL_CMD3, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_DRV_SEL_CMD3, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_E_CAL_BYPASS_CMD3, EmcPmacroAutocalCfg2) \
    _(212, EMC, PMACRO_AUTOCAL_CFG_2, DQS_E_CAL_UPDATE_CMD3, EmcPmacroAutocalCfg2) \
    _(212, EMC, XM2COMPPADCTRL3, EMC2TMC_CFG_XM2COMP_PD_RX_MODE, EmcXm2CompPadCtrl3) \
    _(212, EMC, XM2COMPPADCTRL3, EMC2TMC_CFG_XM2COMP_PD_TEST_MODE, EmcXm2CompPadCtrl3) \
    _(212, EMC, XM2COMPPADCTRL3, EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL, EmcXm2CompPadCtrl3) \
    _(212, EMC, XM2COMPPADCTRL3, EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL, EmcXm2CompPadCtrl3) \
    _(212, EMC, XM2COMPPADCTRL3, EMC2TMC_CFG_XM2COMP_PD_E_WKPU, EmcXm2CompPadCtrl3) \
    _(212, EMC, XM2COMPPADCTRL3, EMC2TMC_CFG_XM2COMP_PD_E_WKPD, EmcXm2CompPadCtrl3) \
    _(212, EMC, XM2COMPPADCTRL3, XM2COMP_VTTCDB_VDDA_LVL, EmcXm2CompPadCtrl3) \
    _(213, EMC, CFG_DIG_DLL_PERIOD, CFG_DLL_RUN_PERIOD, EmcCfgDigDllPeriod) \
    _(213, EMC, PRE_REFRESH_REQ_CNT, PRE_REF_REQ_CNT, EmcPreRefreshReqCnt) \
    _(214, EMC, PMACRO_DDLL_BYPASS, DATA_USE_PMACRO_BRLSHFT, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, DATA_DDLLCAL_BYTE_TXDQ_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, DATA_DDLLCAL_BYTE_TXDQS_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, DATA_DDLLCAL_BYTE_RXDQS_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, DATA_DDLLCAL_BYTE_QU_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, DATA_DDLLCAL_BIT_TXDQS_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, DATA_DDLLCAL_BIT_TXDQ_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, DATA_DDLLCAL_BIT_RXDQ_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, CMD_USE_PMACRO_BRLSHFT, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, CMD_DDLLCAL_BYTE_TXDQ_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, CMD_DDLLCAL_BYTE_TXDQS_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, CMD_DDLLCAL_BYTE_RXDQS_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, CMD_DDLLCAL_BYTE_QU_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, CMD_DDLLCAL_BIT_TXDQS_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, CMD_DDLLCAL_BIT_TXDQ_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DDLL_BYPASS, CMD_DDLLCAL_BIT_RXDQ_BYPASS, EmcPmacroDdllBypass) \
    _(214, EMC, PMACRO_DATA_PI_CTRL, DATA_DQ_TX_PI_CTRL, EmcPmacroDataPiCtrl) \
    _(214, EMC, PMACRO_DATA_PI_CTRL, DATA_DQ_TX_PI_PWRD, EmcPmacroDataPiCtrl) \
    _(214, EMC, PMACRO_DATA_PI_CTRL, DATA_DQS_TX_PI_CTRL, EmcPmacroDataPiCtrl) \
    _(214, EMC, PMACRO_DATA_PI_CTRL, DATA_DQS_TX_PI_PWRD, EmcPmacroDataPiCtrl) \
    _(214, EMC, PMACRO_DATA_PI_CTRL, DATA_PI_OFFSET, EmcPmacroDataPiCtrl) \
    _(215, EMC, PMACRO_CMD_PI_CTRL, CMD_DQ_TX_PI_CTRL, EmcPmacroCmdPiCtrl) \
    _(215, EMC, PMACRO_CMD_PI_CTRL, CMD_DQ_TX_PI_PWRD, EmcPmacroCmdPiCtrl) \
    _(215, EMC, PMACRO_CMD_PI_CTRL, CMD_DQS_TX_PI_CTRL, EmcPmacroCmdPiCtrl) \
    _(215, EMC, PMACRO_CMD_PI_CTRL, CMD_DQS_TX_PI_PWRD, EmcPmacroCmdPiCtrl) \
    _(215, EMC, PMACRO_CMD_PI_CTRL, CMD_PI_OFFSET, EmcPmacroCmdPiCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQ_TX_E_WKPD, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQ_TX_E_WKPU, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQS_E_IVREF, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQSP_TX_E_WKPD, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQSP_TX_E_WKPU, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQSN_TX_E_WKPD, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQSN_TX_E_WKPU, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQ_TX_DRVDN_FORCEON, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQ_RX_E_PERBIT_DQSTRIM, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQS_TX_DRVDN_FORCEON, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQ_TX_DRVFORCEON, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQS_TX_DRVFORCEON, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_DQS_TX_DISABLE_CAL_UPDATE, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_TX_DISABLE_FGCG_VAUXC, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_CMD_PAD_TX_CTRL, CMD_TX_DISABLE_FGCG_VDDA, EmcPmacroCmdPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQ_E_IVREF, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQ_TX_E_WKPD, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQ_TX_E_WKPU, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQS_E_IVREF, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQSP_TX_E_WKPD, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQSP_TX_E_WKPU, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQSN_TX_E_WKPD, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQSN_TX_E_WKPU, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQ_TX_DRVDN_FORCEON, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQ_RX_E_PERBIT_DQSTRIM, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQS_TX_DRVDN_FORCEON, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQ_TX_DRVFORCEON, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQS_TX_DRVFORCEON, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_DQS_TX_DISABLE_CAL_UPDATE, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_TX_DISABLE_FGCG_VAUXC, EmcPmacroDataPadTxCtrl) \
    _(216, EMC, PMACRO_DATA_PAD_TX_CTRL, DATA_TX_DISABLE_FGCG_VDDA, EmcPmacroDataPadTxCtrl) \

// LPDDR2 only register field packing list
#define LPDDR2_PMC_FIELDS(_) \
    _( 5, EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, MRW_MA, EmcMrwLpddr2ZcalWarmBoot) \
    _( 5, EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, MRW_OP, EmcMrwLpddr2ZcalWarmBoot) \
    _( 5, EMC, WARM_BOOT_MRW_EXTRA, MRW_MA, EmcWarmBootMrwExtra) \
    _( 5, EMC, WARM_BOOT_MRW_EXTRA, MRW_OP, EmcWarmBootMrwExtra) \
    _( 6, EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, MRW_DEV_SELECTN, EmcMrwLpddr2ZcalWarmBoot) \
    _( 6, EMC, WARM_BOOT_MRW_EXTRA, MRW_DEV_SELECTN, EmcWarmBootMrwExtra) \
    _( 6, EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, USE_MRW_LONG_CNT, EmcMrwLpddr2ZcalWarmBoot) \
    _( 6, EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, USE_MRW_EXT_CNT, EmcMrwLpddr2ZcalWarmBoot) \
    _( 6, EMC, WARM_BOOT_MRW_EXTRA, USE_MRW_LONG_CNT, EmcWarmBootMrwExtra) \
    _( 6, EMC, WARM_BOOT_MRW_EXTRA, USE_MRW_EXT_CNT, EmcWarmBootMrwExtra) \
    _( 8, EMC, MRW6, MRW6_OP_SP0, EmcMrw6) \
    _( 8, EMC, MRW6, MRW6_OP_SP1, EmcMrw6) \
    _( 8, EMC, MRW6, MRW6_MA, EmcMrw6) \
    _( 8, EMC, MRW6, MRW6_SP_SELECTN, EmcMrw6) \
    _( 8, EMC, MRW6, USE_MRW6_LONG_CNT, EmcMrw6) \
    _( 8, EMC, MRW6, USE_MRW6_EXT_CNT, EmcMrw6) \
    _( 8, EMC, MRW6, MRW6_DEV_SELECTN, EmcMrw6) \
    _( 9, EMC, MRW8, MRW8_OP_SP0, EmcMrw8) \
    _( 9, EMC, MRW8, MRW8_OP_SP1, EmcMrw8) \
    _( 9, EMC, MRW8, MRW8_MA, EmcMrw8) \
    _( 9, EMC, MRW8, MRW8_SP_SELECTN, EmcMrw8) \
    _( 9, EMC, MRW8, USE_MRW8_LONG_CNT, EmcMrw8) \
    _( 9, EMC, MRW8, USE_MRW8_EXT_CNT, EmcMrw8) \
    _( 9, EMC, MRW8, MRW8_DEV_SELECTN, EmcMrw8) \
    _(10, EMC, MRW9, MRW9_OP_SP0, EmcMrw9) \
    _(10, EMC, MRW9, MRW9_OP_SP1, EmcMrw9) \
    _(10, EMC, MRW9, MRW9_MA, EmcMrw9) \
    _(10, EMC, MRW9, MRW9_SP_SELECTN, EmcMrw9) \
    _(10, EMC, MRW9, USE_MRW9_LONG_CNT, EmcMrw9) \
    _(10, EMC, MRW9, USE_MRW9_EXT_CNT, EmcMrw9) \
    _(10, EMC, MRW9, MRW9_DEV_SELECTN, EmcMrw9) \
    _(11, EMC, MRW10, MRW10_OP_SP0, EmcMrw10) \
    _(11, EMC, MRW10, MRW10_OP_SP1, EmcMrw10) \
    _(11, EMC, MRW10, MRW10_MA, EmcMrw10) \
    _(11, EMC, MRW10, MRW10_SP_SELECTN, EmcMrw10) \
    _(11, EMC, MRW10, USE_MRW10_LONG_CNT, EmcMrw10) \
    _(11, EMC, MRW10, USE_MRW10_EXT_CNT, EmcMrw10) \
    _(11, EMC, MRW10, MRW10_DEV_SELECTN, EmcMrw10) \
    _(12, EMC, MRW12, MRW12_OP_SP0, EmcMrw12) \
    _(12, EMC, MRW12, MRW12_OP_SP1, EmcMrw12) \
    _(12, EMC, MRW12, MRW12_MA, EmcMrw12) \
    _(12, EMC, MRW12, MRW12_SP_SELECTN, EmcMrw12) \
    _(12, EMC, MRW12, USE_MRW12_LONG_CNT, EmcMrw12) \
    _(12, EMC, MRW12, USE_MRW12_EXT_CNT, EmcMrw12) \
    _(12, EMC, MRW12, MRW12_DEV_SELECTN, EmcMrw12) \
    _(13, EMC, MRW13, MRW13_OP_SP0, EmcMrw13) \
    _(13, EMC, MRW13, MRW13_OP_SP1, EmcMrw13) \
    _(13, EMC, MRW13, MRW13_MA, EmcMrw13) \
    _(13, EMC, MRW13, MRW13_SP_SELECTN, EmcMrw13) \
    _(13, EMC, MRW13, USE_MRW13_LONG_CNT, EmcMrw13) \
    _(13, EMC, MRW13, USE_MRW13_EXT_CNT, EmcMrw13) \
    _(13, EMC, MRW13, MRW13_DEV_SELECTN, EmcMrw13) \
    _(14, EMC, MRW14, MRW14_OP_SP0, EmcMrw14) \
    _(14, EMC, MRW14, MRW14_OP_SP1, EmcMrw14) \
    _(14, EMC, MRW14, MRW14_MA, EmcMrw14) \
    _(14, EMC, MRW14, MRW14_SP_SELECTN, EmcMrw14) \
    _(14, EMC, MRW14, USE_MRW14_LONG_CNT, EmcMrw14) \
    _(14, EMC, MRW14, USE_MRW14_EXT_CNT, EmcMrw14) \
    _(14, EMC, MRW14, MRW14_DEV_SELECTN, EmcMrw14) \
    _(15, EMC, MRW, MRW_OP, EmcMrw1) \
    _(15, EMC, MRW, MRW_MA, EmcMrw1) \
    _(15, EMC, MRW, USE_MRW_LONG_CNT, EmcMrw1) \
    _(15, EMC, MRW, USE_MRW_EXT_CNT, EmcMrw1) \
    _(15, EMC, MRW, MRW_DEV_SELECTN, EmcMrw1) \
    _(16, EMC, WARM_BOOT_MRW_EXTRA, MRW_OP, EmcWarmBootMrwExtra) \
    _(16, EMC, WARM_BOOT_MRW_EXTRA, MRW_MA, EmcWarmBootMrwExtra) \
    _(16, EMC, WARM_BOOT_MRW_EXTRA, USE_MRW_LONG_CNT, EmcWarmBootMrwExtra) \
    _(16, EMC, WARM_BOOT_MRW_EXTRA, USE_MRW_EXT_CNT, EmcWarmBootMrwExtra) \
    _(16, EMC, WARM_BOOT_MRW_EXTRA, MRW_DEV_SELECTN, EmcWarmBootMrwExtra) \
    _(17, EMC, MRW2, MRW2_OP, EmcMrw2) \
    _(17, EMC, MRW2, MRW2_MA, EmcMrw2) \
    _(17, EMC, MRW2, USE_MRW2_LONG_CNT, EmcMrw2) \
    _(17, EMC, MRW2, USE_MRW2_EXT_CNT, EmcMrw2) \
    _(17, EMC, MRW2, MRW2_DEV_SELECTN, EmcMrw2) \
    _(18, EMC, MRW3, MRW3_OP, EmcMrw3) \
    _(18, EMC, MRW3, MRW3_MA, EmcMrw3) \
    _(18, EMC, MRW3, USE_MRW3_LONG_CNT, EmcMrw3) \
    _(18, EMC, MRW3, USE_MRW3_EXT_CNT, EmcMrw3) \
    _(18, EMC, MRW3, MRW3_DEV_SELECTN, EmcMrw3) \
    _(19, EMC, MRW4, MRW4_OP, EmcMrw4) \
    _(19, EMC, MRW4, MRW4_MA, EmcMrw4) \
    _(19, EMC, MRW4, USE_MRW4_LONG_CNT, EmcMrw4) \
    _(19, EMC, MRW4, USE_MRW4_EXT_CNT, EmcMrw4) \
    _(19, EMC, MRW4, MRW4_DEV_SELECTN, EmcMrw4) \

// DDR3 only register field packing list
#define DDR3_PMC_FIELDS(_) \
    _( 5, EMC, MRS, MRS_ADR, EmcMrs) \
    _( 5, EMC, EMRS, EMRS_ADR, EmcEmrs) \
    _( 5, EMC, MRS, MRS_BA, EmcMrs) \
    _( 5, EMC, MRS, MRS_DEV_SELECTN, EmcMrs) \
    _( 8, EMC, EMRS2, EMRS2_ADR, EmcEmrs2) \
    _( 8, EMC, EMRS3, EMRS3_ADR, EmcEmrs3) \
    _( 8, EMC, EMRS, EMRS_BA, EmcEmrs) \
    _( 9, EMC, WARM_BOOT_MRS_EXTRA, MRS_ADR, EmcWarmBootMrsExtra) \
    _( 9, EMC, EMRS, EMRS_DEV_SELECTN, EmcEmrs) \
    _( 9, EMC, EMRS2, EMRS2_BA, EmcEmrs2) \
    _( 9, EMC, EMRS2, EMRS2_DEV_SELECTN, EmcEmrs2) \
    _( 9, EMC, EMRS3, EMRS3_BA, EmcEmrs3) \
    _( 9, EMC, EMRS3, EMRS3_DEV_SELECTN, EmcEmrs3) \
    _( 9, EMC, WARM_BOOT_MRS_EXTRA, MRS_DEV_SELECTN, EmcWarmBootMrsExtra) \
    _( 9, EMC, WARM_BOOT_MRS_EXTRA, MRS_BA, EmcWarmBootMrsExtra) \
    _( 9, EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_DEV_SELECTN, EmcZqCalDdr3WarmBoot) \
    _(10, EMC, MRS, USE_MRS_LONG_CNT, EmcMrs) \
    _(10, EMC, MRS, USE_MRS_EXT_CNT, EmcMrs) \
    _(10, EMC, EMRS, USE_EMRS_LONG_CNT, EmcEmrs) \
    _(10, EMC, EMRS, USE_EMRS_EXT_CNT, EmcEmrs) \
    _(10, EMC, EMRS2, USE_EMRS2_LONG_CNT, EmcEmrs2) \
    _(10, EMC, EMRS2, USE_EMRS2_EXT_CNT, EmcEmrs2) \
    _(10, EMC, EMRS3, USE_EMRS3_LONG_CNT, EmcEmrs3) \
    _(10, EMC, EMRS3, USE_EMRS3_EXT_CNT, EmcEmrs3) \
    _(10, EMC, WARM_BOOT_MRS_EXTRA, USE_MRS_EXT_CNT, EmcWarmBootMrsExtra) \
    _(10, EMC, WARM_BOOT_MRS_EXTRA, USE_MRS_LONG_CNT, EmcWarmBootMrsExtra) \
    _(10, EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_CMD, EmcZqCalDdr3WarmBoot) \
    _(10, EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_LENGTH, EmcZqCalDdr3WarmBoot) \

// SDRAM value packing list generated by tool warmboot_code_gen
#define SDRAM_PMC_VALUES(_) \
    _( 9, NvU32, EMC_PIN_GPIO, EmcPinGpio) \
    _(10, NvU32, EMC_PIN_GPIO_EN, EmcPinGpioEn) \
    _(11, NvU32, EMC_DEV_SELN, EmcDevSelect) \
    _(12, NvU32, EMC_ZCAL_WARM_COLD_BOOT_ENABLE, EmcZcalWarmColdBootEnables) \
    _(13, NvU32, EMC_DIG_DLL_PERIOD_WARM_BOOT, EmcCfgDigDllPeriodWarmBoot) \
    _(45, NvU32, EMC_BCT_SPARE_13, EmcBctSpare13) \
    _(46, NvU32, EMC_BCT_SPARE_12, EmcBctSpare12) \
    _(47, NvU32, EMC_BCT_SPARE_7, EmcBctSpare7) \
    _(48, NvU32, EMC_BCT_SPARE_6, EmcBctSpare6) \
    _(50, NvU32, EMC_BCT_SPARE_5, EmcBctSpare5) \
    _(51, NvU32, EMC_BCT_SPARE_4, EmcBctSpare4) \
    _(56, NvU32, EMC_BCT_SPARE_3, EmcBctSpare3) \
    _(57, NvU32, EMC_BCT_SPARE_2, EmcBctSpare2) \
    _(58, NvU32, EMC_BCT_SPARE_1, EmcBctSpare1) \
    _(59, NvU32, EMC_BCT_SPARE_0, EmcBctSpare0) \
    _(60, NvU32, EMC_BCT_SPARE_9, EmcBctSpare9) \
    _(61, NvU32, EMC_BCT_SPARE_8, EmcBctSpare8) \
    _(62, NvU32, BOOT_ROM_PATCH_DATA, BootRomPatchData) \
    _(63, NvU32, BOOT_ROM_PATCH_CONTROL, BootRomPatchControl) \
    _(65, NvU32, MC_CLK_EN_OVERRIDE_ALL_WARM_BOOT, McClkenOverrideAllWarmBoot) \
    _(66, NvU32, EMC_EXTRA_REFRES_NUM, EmcExtraRefreshNum) \
    _(72, NvU32, PMC_IO_DPD3_REQ_WAIT, PmcIoDpd3ReqWait) \
    _(72, NvU32, EMC_CLK_EN_OVERRIDE_ALL_WARM_BOOT, EmcClkenOverrideAllWarmBoot) \
    _(73, NvBootMemoryType, MEMORY_TYPE, MemoryType) \
    _(73, NvU32, EMC_MRS_WARM_BOOT_ENABLE, EmcMrsWarmBootEnable) \
    _(74, NvU32, PMC_IO_DPD4_REQ_WAIT, PmcIoDpd4ReqWait) \
    _(74, NvU32, CLEAR_CLK_MC1, ClearClk2Mc1) \
    _(75, NvU32, EMC_EXTRA_MODE_REG_WRITE_ENABLE, EmcWarmBootExtraModeRegWriteEnable) \
    _(75, NvU32, OVERRIDE_PLLM_MISC2_ALIAS_0, ClkRstControllerPllmMisc2OverrideEnable) \
    _(75, NvU32, EMC_DBG_WRITE_MUX, EmcDbgWriteMux) \
    _(75, NvU32, AHB_ARBITRATION_XBAR_CTRL_0_MEM_INIT_DONE, AhbArbitrationXbarCtrlMemInitDone) \
    _(90, NvU32, EMC_TIMING_CONTROL_WAIT, EmcTimingControlWait) \
    _(91, NvU32, EMC_ZCAL_WARM_BOOT_WAIT, EmcZcalWarmBootWait) \
    _(92, NvU32, WARM_BOOT_WAIT, WarmBootWait) \
    _(93, NvU32, EMC_PIN_PROGRAM_WAIT, EmcPinProgramWait) \
    _(114, NvU32, EMC_AUTO_CAL_TIME, EmcAutoCalWait) \
    _(215, NvU32, SWIZZLE_RANK_BYTE_ENCODE, SwizzleRankByteEncode) \

// End of generated code by warmboot_code_gen
