Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 744a1616027c49d8a83c24fe32f039ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_behav xil_defaultlib.alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/sakthivel/fpga_practice/project_8_bit_alu/project_8_bit_alu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_behav
