==17898== Cachegrind, a cache and branch-prediction profiler
==17898== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==17898== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==17898== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==17898== 
--17898-- warning: L3 cache found, using its data for the LL simulation.
--17898-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--17898-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==17898== 
==17898== I   refs:      33,946,172,953
==17898== I1  misses:             5,295
==17898== LLi misses:             5,290
==17898== I1  miss rate:           0.00%
==17898== LLi miss rate:           0.00%
==17898== 
==17898== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==17898== D1  misses:         3,178,782  (    1,747,249 rd   +     1,431,533 wr)
==17898== LLd misses:           107,638  (       44,819 rd   +        62,819 wr)
==17898== D1  miss rate:            0.0% (          0.0%     +           0.1%  )
==17898== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==17898== 
==17898== LL refs:            3,184,077  (    1,752,544 rd   +     1,431,533 wr)
==17898== LL misses:            112,928  (       50,109 rd   +        62,819 wr)
==17898== LL miss rate:             0.0% (          0.0%     +           0.0%  )
