
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/600.perlbench_s-570B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000003 cycles: 2893542 heartbeat IPC: 3.45597 cumulative IPC: 3.45597 (Simulation time: 0 hr 21 min 41 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2893542 (Simulation time: 0 hr 21 min 41 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 18671740 heartbeat IPC: 0.633786 cumulative IPC: 0.633786 (Simulation time: 0 hr 41 min 10 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 35025754 heartbeat IPC: 0.611471 cumulative IPC: 0.622428 (Simulation time: 1 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 51068195 heartbeat IPC: 0.623346 cumulative IPC: 0.622734 (Simulation time: 1 hr 20 min 30 sec) 
