0.7
2020.2
Nov  8 2024
22:36:55
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/by_cell.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/ir_reg.sv,,by_cell,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/dr_cell.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/scan_cell.sv,,dr_cell,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/dr_reg.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/ir_decode.sv,,dr_reg,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/ir_cell.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/dr_cell.sv,,ir_cell,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/ir_decode.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/jtag.sv,,ir_decode,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/ir_reg.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/dr_reg.sv,,ir_reg,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/jtag.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asMBpi.sv,,jtag,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/scan_cell.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/by_cell.sv,,scan_cell,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/tap_fsm.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/ir_cell.sv,,tap_fsm,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asAdd.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMemBack.sv,,as_adder,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asAluRV.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asControlAll.sv,,as_alurv,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asCPU.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asTopMem.sv,,as_cpu,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asCgu.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_regfile.sv,,as_cgu,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asCguCore.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asCgu.sv,,as_cgucore,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asControlAll.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDelReg.sv,,as_controlall,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMem.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asIMem.sv,,as_dmem,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMemBack.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMemFront.sv,,as_dmem_back,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMemCore.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMem.sv,,as_dmem_core,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMemFront.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMemCore.sv,,as_dmem_front,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDecode.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asSBpiMem.sv,,as_decode,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDelReg.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/tap_fsm.sv,,as_delay_reg,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asGpio.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asGpioTop.sv,,as_gpio,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asGpioTop.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asCPU.sv,,as_gpio_top,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asIMem.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asImmGen.sv,,as_imem,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asImmGen.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asMux2.sv,,as_immgen,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asMBpi.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asSBpi.sv,,as_master_bpi,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asMux2.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asMux3.sv,,as_mux2,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asMux3.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asPC.sv,,as_mux3,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asPC.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asAluRV.sv,,as_pc,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asRegFile.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asAdd.sv,,as_regfile,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asSBpi.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asGpio.sv,,as_slave_bpi,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asSBpiMem.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asCguCore.sv,,as_slave_bpi_mem,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asTopMem.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDecode.sv,,as_top_mem,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/as_pack.sv,1745836184,systemVerilog,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/by_cell.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/dr_cell.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/dr_reg.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/ir_cell.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/ir_decode.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/ir_reg.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/jtag.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/scan_cell.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/ip_jtag/src/tap_fsm.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asAdd.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asAluRV.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asCPU.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asCgu.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asCguCore.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asControlAll.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMem.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMemBack.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMemCore.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDMemFront.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDecode.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asDelReg.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asGpio.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asGpioTop.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asIMem.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asImmGen.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asMBpi.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asMux2.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asMux3.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asPC.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asRegFile.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asSBpi.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asSBpiMem.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asTopMem.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_alu.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_alurv.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_control.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_regfile.sv;/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_rv64i.sv,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/src/asRegFile.sv,,$unit_as_pack_sv_1883325209;as_pack,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_alu.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_alurv.sv,,tb_alu,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_alurv.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_control.sv,,tb_alurv,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_control.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_rv64i.sv,,tb_control,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_regfile.sv,1745836184,systemVerilog,,/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_alu.sv,,tb_regfile,,,,LOGIC_SV,,,,
/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/tb/tb_rv64i.sv,1748750441,systemVerilog,,,,tb_rv64i,,,,LOGIC_SV,,,,
