
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001c0  00800200  00001efa  00001f8e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001efa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000040  008003c0  008003c0  0000214e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000214e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000021ac  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000308  00000000  00000000  000021ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000333c  00000000  00000000  000024f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001c10  00000000  00000000  00005830  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001c43  00000000  00000000  00007440  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007bc  00000000  00000000  00009084  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000cc2  00000000  00000000  00009840  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000019ec  00000000  00000000  0000a502  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000230  00000000  00000000  0000beee  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	ff c0       	rjmp	.+510    	; 0x214 <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	07 c7       	rjmp	.+3598   	; 0xeac <__vector_39>
      9e:	00 00       	nop
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	74 07       	cpc	r23, r20
      e6:	c6 07       	cpc	r28, r22
      e8:	c6 07       	cpc	r28, r22
      ea:	c6 07       	cpc	r28, r22
      ec:	c6 07       	cpc	r28, r22
      ee:	c6 07       	cpc	r28, r22
      f0:	c6 07       	cpc	r28, r22
      f2:	c6 07       	cpc	r28, r22
      f4:	74 07       	cpc	r23, r20
      f6:	c6 07       	cpc	r28, r22
      f8:	c6 07       	cpc	r28, r22
      fa:	c6 07       	cpc	r28, r22
      fc:	c6 07       	cpc	r28, r22
      fe:	c6 07       	cpc	r28, r22
     100:	c6 07       	cpc	r28, r22
     102:	c6 07       	cpc	r28, r22
     104:	76 07       	cpc	r23, r22
     106:	c6 07       	cpc	r28, r22
     108:	c6 07       	cpc	r28, r22
     10a:	c6 07       	cpc	r28, r22
     10c:	c6 07       	cpc	r28, r22
     10e:	c6 07       	cpc	r28, r22
     110:	c6 07       	cpc	r28, r22
     112:	c6 07       	cpc	r28, r22
     114:	c6 07       	cpc	r28, r22
     116:	c6 07       	cpc	r28, r22
     118:	c6 07       	cpc	r28, r22
     11a:	c6 07       	cpc	r28, r22
     11c:	c6 07       	cpc	r28, r22
     11e:	c6 07       	cpc	r28, r22
     120:	c6 07       	cpc	r28, r22
     122:	c6 07       	cpc	r28, r22
     124:	76 07       	cpc	r23, r22
     126:	c6 07       	cpc	r28, r22
     128:	c6 07       	cpc	r28, r22
     12a:	c6 07       	cpc	r28, r22
     12c:	c6 07       	cpc	r28, r22
     12e:	c6 07       	cpc	r28, r22
     130:	c6 07       	cpc	r28, r22
     132:	c6 07       	cpc	r28, r22
     134:	c6 07       	cpc	r28, r22
     136:	c6 07       	cpc	r28, r22
     138:	c6 07       	cpc	r28, r22
     13a:	c6 07       	cpc	r28, r22
     13c:	c6 07       	cpc	r28, r22
     13e:	c6 07       	cpc	r28, r22
     140:	c6 07       	cpc	r28, r22
     142:	c6 07       	cpc	r28, r22
     144:	c2 07       	cpc	r28, r18
     146:	c6 07       	cpc	r28, r22
     148:	c6 07       	cpc	r28, r22
     14a:	c6 07       	cpc	r28, r22
     14c:	c6 07       	cpc	r28, r22
     14e:	c6 07       	cpc	r28, r22
     150:	c6 07       	cpc	r28, r22
     152:	c6 07       	cpc	r28, r22
     154:	9f 07       	cpc	r25, r31
     156:	c6 07       	cpc	r28, r22
     158:	c6 07       	cpc	r28, r22
     15a:	c6 07       	cpc	r28, r22
     15c:	c6 07       	cpc	r28, r22
     15e:	c6 07       	cpc	r28, r22
     160:	c6 07       	cpc	r28, r22
     162:	c6 07       	cpc	r28, r22
     164:	c6 07       	cpc	r28, r22
     166:	c6 07       	cpc	r28, r22
     168:	c6 07       	cpc	r28, r22
     16a:	c6 07       	cpc	r28, r22
     16c:	c6 07       	cpc	r28, r22
     16e:	c6 07       	cpc	r28, r22
     170:	c6 07       	cpc	r28, r22
     172:	c6 07       	cpc	r28, r22
     174:	93 07       	cpc	r25, r19
     176:	c6 07       	cpc	r28, r22
     178:	c6 07       	cpc	r28, r22
     17a:	c6 07       	cpc	r28, r22
     17c:	c6 07       	cpc	r28, r22
     17e:	c6 07       	cpc	r28, r22
     180:	c6 07       	cpc	r28, r22
     182:	c6 07       	cpc	r28, r22
     184:	b1 07       	cpc	r27, r17
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	13 e0       	ldi	r17, 0x03	; 3
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	ea ef       	ldi	r30, 0xFA	; 250
     1cc:	fe e1       	ldi	r31, 0x1E	; 30
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	a0 3c       	cpi	r26, 0xC0	; 192
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	24 e0       	ldi	r18, 0x04	; 4
     1e0:	a0 ec       	ldi	r26, 0xC0	; 192
     1e2:	b3 e0       	ldi	r27, 0x03	; 3
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	a0 30       	cpi	r26, 0x00	; 0
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	21 d0       	rcall	.+66     	; 0x232 <main>
     1f0:	0c 94 7b 0f 	jmp	0x1ef6	; 0x1ef6 <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "slider.h"
#include "touchbutton.h"
#include "solenoid.h"
uint8_t timerFlag = 0;
uint8_t regulatorOn = 0;
ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
	
	
	timerFlag = 1;
     202:	81 e0       	ldi	r24, 0x01	; 1
     204:	80 93 c2 03 	sts	0x03C2, r24	; 0x8003c2 <timerFlag>
	
	
}
     208:	8f 91       	pop	r24
     20a:	0f 90       	pop	r0
     20c:	0f be       	out	0x3f, r0	; 63
     20e:	0f 90       	pop	r0
     210:	1f 90       	pop	r1
     212:	18 95       	reti

00000214 <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     214:	1f 92       	push	r1
     216:	0f 92       	push	r0
     218:	0f b6       	in	r0, 0x3f	; 63
     21a:	0f 92       	push	r0
     21c:	11 24       	eor	r1, r1
     21e:	8f 93       	push	r24
	//cli();
	CANFlag= 1;
     220:	81 e0       	ldi	r24, 0x01	; 1
     222:	80 93 c0 03 	sts	0x03C0, r24	; 0x8003c0 <__data_end>
	
	
	
	//sei();
	
}
     226:	8f 91       	pop	r24
     228:	0f 90       	pop	r0
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	0f 90       	pop	r0
     22e:	1f 90       	pop	r1
     230:	18 95       	reti

00000232 <main>:


int main(void)
//p.23 for can read instructions
{
	setupInit();
     232:	73 d5       	rcall	.+2790   	; 0xd1a <setupInit>
	printf("\n\r---------------------------------------\n\n\n\n\n\n\r");
     234:	87 e0       	ldi	r24, 0x07	; 7
     236:	92 e0       	ldi	r25, 0x02	; 2
     238:	9f 93       	push	r25
     23a:	8f 93       	push	r24
     23c:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     240:	2f ef       	ldi	r18, 0xFF	; 255
     242:	87 ea       	ldi	r24, 0xA7	; 167
     244:	91 e6       	ldi	r25, 0x61	; 97
     246:	21 50       	subi	r18, 0x01	; 1
     248:	80 40       	sbci	r24, 0x00	; 0
     24a:	90 40       	sbci	r25, 0x00	; 0
     24c:	e1 f7       	brne	.-8      	; 0x246 <main+0x14>
     24e:	00 c0       	rjmp	.+0      	; 0x250 <main+0x1e>
     250:	00 00       	nop
	message.data[1] = 22;
	message.data[2] = 33;
	*/
	_delay_ms(2000);
	//pwm_setPulseWidth(2);
    CAN_controller_setMode(MODE_NORMAL);
     252:	80 e0       	ldi	r24, 0x00	; 0
     254:	8b d1       	rcall	.+790    	; 0x56c <CAN_controller_setMode>
     256:	0f 90       	pop	r0
     258:	0f 90       	pop	r0
			cli();
			//printf("Message received");
			CANFlag=0;
			CAN_receiveMessage();
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
     25a:	c9 ed       	ldi	r28, 0xD9	; 217
     25c:	d3 e0       	ldi	r29, 0x03	; 3
				//printf("reg on2");
				regulatorOn = 1;
     25e:	99 24       	eor	r9, r9
     260:	93 94       	inc	r9
			cli();
			//printf("joystick x:%i\n\rslider left: %i\n\r, button left: %i\n\r", joystick_pos.x_pos, slider_pos.left_pos, buttons.left_button);
			
			//printf("in timer");
			//printf("shooting VALUE: %i\n\r", shooting);
			if (buttons.left_button && !(shooting)) {
     262:	0f 2e       	mov	r0, r31
     264:	f4 ed       	ldi	r31, 0xD4	; 212
     266:	cf 2e       	mov	r12, r31
     268:	f3 e0       	ldi	r31, 0x03	; 3
     26a:	df 2e       	mov	r13, r31
     26c:	f0 2d       	mov	r31, r0
				printf("shooting");
     26e:	0f 2e       	mov	r0, r31
     270:	f8 e3       	ldi	r31, 0x38	; 56
     272:	af 2e       	mov	r10, r31
     274:	f2 e0       	ldi	r31, 0x02	; 2
     276:	bf 2e       	mov	r11, r31
     278:	f0 2d       	mov	r31, r0
				solenoid_setPulse();
			}
			TCNT3 = 0x00;
     27a:	0f 2e       	mov	r0, r31
     27c:	f4 e9       	ldi	r31, 0x94	; 148
     27e:	ef 2e       	mov	r14, r31
     280:	f1 2c       	mov	r15, r1
     282:	f0 2d       	mov	r31, r0
			encoder_readValues();
			printf("Converted: %i\n\r", converted_encoderValue);
     284:	01 e4       	ldi	r16, 0x41	; 65
     286:	12 e0       	ldi	r17, 0x02	; 2
     288:	ef e1       	ldi	r30, 0x1F	; 31
     28a:	fe e4       	ldi	r31, 0x4E	; 78
     28c:	31 97       	sbiw	r30, 0x01	; 1
     28e:	f1 f7       	brne	.-4      	; 0x28c <main+0x5a>
     290:	00 c0       	rjmp	.+0      	; 0x292 <main+0x60>
    CAN_controller_setMode(MODE_NORMAL);
	while (1) {
		_delay_ms(5);
		//Put microcontroller to sleep until next interrupt. 

		sleep_now();
     292:	00 00       	nop
     294:	71 d5       	rcall	.+2786   	; 0xd78 <sleep_now>
		if (CANFlag) {
     296:	80 91 c0 03 	lds	r24, 0x03C0	; 0x8003c0 <__data_end>
     29a:	88 23       	and	r24, r24
     29c:	d1 f0       	breq	.+52     	; 0x2d2 <main+0xa0>
			
			cli();
			//printf("Message received");
			CANFlag=0;
     29e:	f8 94       	cli
     2a0:	10 92 c0 03 	sts	0x03C0, r1	; 0x8003c0 <__data_end>
			CAN_receiveMessage();
     2a4:	da d0       	rcall	.+436    	; 0x45a <CAN_receiveMessage>
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
     2a6:	88 81       	ld	r24, Y
     2a8:	99 81       	ldd	r25, Y+1	; 0x01
     2aa:	aa 81       	ldd	r26, Y+2	; 0x02
     2ac:	bb 81       	ldd	r27, Y+3	; 0x03
     2ae:	18 16       	cp	r1, r24
     2b0:	19 06       	cpc	r1, r25
     2b2:	1a 06       	cpc	r1, r26
     2b4:	1b 06       	cpc	r1, r27
     2b6:	1c f4       	brge	.+6      	; 0x2be <main+0x8c>
				//printf("reg on2");
				regulatorOn = 1;
     2b8:	90 92 c1 03 	sts	0x03C1, r9	; 0x8003c1 <regulatorOn>
			} else {
				motor_setSpeed(0);
     2bc:	04 c0       	rjmp	.+8      	; 0x2c6 <main+0x94>
     2be:	80 e0       	ldi	r24, 0x00	; 0
				regulatorOn = 0;
     2c0:	ee d2       	rcall	.+1500   	; 0x89e <motor_setSpeed>
			}
			//joystick_readPositionOverCAN();
			//joystick_printPosition();
			joystick_setServo();
     2c2:	10 92 c1 03 	sts	0x03C1, r1	; 0x8003c1 <regulatorOn>
			uint8_t mask = 0b11; 

			CAN_controller_bitModify(mask, CANINTF, 0b00);
     2c6:	b2 d2       	rcall	.+1380   	; 0x82c <joystick_setServo>
     2c8:	40 e0       	ldi	r20, 0x00	; 0
     2ca:	6c e2       	ldi	r22, 0x2C	; 44
     2cc:	83 e0       	ldi	r24, 0x03	; 3
     2ce:	25 d1       	rcall	.+586    	; 0x51a <CAN_controller_bitModify>
			sei();
     2d0:	78 94       	sei
			
		}
		
		if (timerFlag) {
     2d2:	80 91 c2 03 	lds	r24, 0x03C2	; 0x8003c2 <timerFlag>
     2d6:	88 23       	and	r24, r24
     2d8:	b9 f2       	breq	.-82     	; 0x288 <main+0x56>
			cli();
     2da:	f8 94       	cli
			//printf("joystick x:%i\n\rslider left: %i\n\r, button left: %i\n\r", joystick_pos.x_pos, slider_pos.left_pos, buttons.left_button);
			
			//printf("in timer");
			//printf("shooting VALUE: %i\n\r", shooting);
			if (buttons.left_button && !(shooting)) {
     2dc:	f6 01       	movw	r30, r12
     2de:	80 81       	ld	r24, Z
     2e0:	88 23       	and	r24, r24
     2e2:	59 f0       	breq	.+22     	; 0x2fa <main+0xc8>
     2e4:	80 91 d8 03 	lds	r24, 0x03D8	; 0x8003d8 <shooting>
     2e8:	81 11       	cpse	r24, r1
				printf("shooting");
     2ea:	07 c0       	rjmp	.+14     	; 0x2fa <main+0xc8>
     2ec:	bf 92       	push	r11
     2ee:	af 92       	push	r10
				solenoid_setPulse();
     2f0:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>
     2f4:	59 d5       	rcall	.+2738   	; 0xda8 <solenoid_setPulse>
     2f6:	0f 90       	pop	r0
			}
			TCNT3 = 0x00;
     2f8:	0f 90       	pop	r0
     2fa:	f7 01       	movw	r30, r14
     2fc:	11 82       	std	Z+1, r1	; 0x01
			encoder_readValues();
     2fe:	10 82       	st	Z, r1
     300:	4a d2       	rcall	.+1172   	; 0x796 <encoder_readValues>
			printf("Converted: %i\n\r", converted_encoderValue);
     302:	80 91 d2 03 	lds	r24, 0x03D2	; 0x8003d2 <converted_encoderValue>
     306:	90 91 d3 03 	lds	r25, 0x03D3	; 0x8003d3 <converted_encoderValue+0x1>
     30a:	9f 93       	push	r25
     30c:	8f 93       	push	r24
     30e:	1f 93       	push	r17
     310:	0f 93       	push	r16
     312:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>
			if (regulatorOn) {
     316:	0f 90       	pop	r0
     318:	0f 90       	pop	r0
     31a:	0f 90       	pop	r0
     31c:	0f 90       	pop	r0
     31e:	80 91 c1 03 	lds	r24, 0x03C1	; 0x8003c1 <regulatorOn>
				motor_control();
     322:	81 11       	cpse	r24, r1
     324:	cf d2       	rcall	.+1438   	; 0x8c4 <motor_control>
			}
			//printf("ADC-value: %i", ADC_read());
			
			
			sei();
     326:	78 94       	sei
     328:	af cf       	rjmp	.-162    	; 0x288 <main+0x56>

0000032a <CAN_readPosition>:
	
	*/
	
}

void CAN_readPosition(CAN_message_t mess) {
     32a:	8f 92       	push	r8
     32c:	9f 92       	push	r9
     32e:	af 92       	push	r10
     330:	bf 92       	push	r11
     332:	ef 92       	push	r14
     334:	ff 92       	push	r15
     336:	0f 93       	push	r16
     338:	1f 93       	push	r17
     33a:	cf 93       	push	r28
     33c:	df 93       	push	r29
     33e:	cd b7       	in	r28, 0x3d	; 61
     340:	de b7       	in	r29, 0x3e	; 62
     342:	2b 97       	sbiw	r28, 0x0b	; 11
     344:	0f b6       	in	r0, 0x3f	; 63
     346:	f8 94       	cli
     348:	de bf       	out	0x3e, r29	; 62
     34a:	0f be       	out	0x3f, r0	; 63
     34c:	cd bf       	out	0x3d, r28	; 61
     34e:	e9 82       	std	Y+1, r14	; 0x01
     350:	fa 82       	std	Y+2, r15	; 0x02
     352:	0b 83       	std	Y+3, r16	; 0x03
     354:	1c 83       	std	Y+4, r17	; 0x04
     356:	2d 83       	std	Y+5, r18	; 0x05
     358:	3e 83       	std	Y+6, r19	; 0x06
     35a:	4f 83       	std	Y+7, r20	; 0x07
     35c:	58 87       	std	Y+8, r21	; 0x08
     35e:	69 87       	std	Y+9, r22	; 0x09
     360:	7a 87       	std	Y+10, r23	; 0x0a
     362:	8b 87       	std	Y+11, r24	; 0x0b
	
	int32_t dataLeft = mess.data[0];
     364:	29 81       	ldd	r18, Y+1	; 0x01
	int32_t dataRight = mess.data[1];
     366:	fa 80       	ldd	r15, Y+2	; 0x02

	slider_pos.left_pos = (dataLeft*200)/255-100;
     368:	30 e0       	ldi	r19, 0x00	; 0
     36a:	a8 ec       	ldi	r26, 0xC8	; 200
     36c:	b0 e0       	ldi	r27, 0x00	; 0
     36e:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <__umulhisi3>
     372:	81 2c       	mov	r8, r1
     374:	91 2c       	mov	r9, r1
     376:	54 01       	movw	r10, r8
     378:	8a 94       	dec	r8
     37a:	a5 01       	movw	r20, r10
     37c:	94 01       	movw	r18, r8
     37e:	0e 94 c6 0a 	call	0x158c	; 0x158c <__divmodsi4>
     382:	da 01       	movw	r26, r20
     384:	c9 01       	movw	r24, r18
     386:	84 56       	subi	r24, 0x64	; 100
     388:	91 09       	sbc	r25, r1
     38a:	a1 09       	sbc	r26, r1
     38c:	b1 09       	sbc	r27, r1
     38e:	09 ed       	ldi	r16, 0xD9	; 217
     390:	13 e0       	ldi	r17, 0x03	; 3
     392:	f8 01       	movw	r30, r16
     394:	80 83       	st	Z, r24
     396:	91 83       	std	Z+1, r25	; 0x01
     398:	a2 83       	std	Z+2, r26	; 0x02
     39a:	b3 83       	std	Z+3, r27	; 0x03
	slider_pos.right_pos = (dataRight*200)/255-100;
     39c:	2f 2d       	mov	r18, r15
     39e:	30 e0       	ldi	r19, 0x00	; 0
     3a0:	a8 ec       	ldi	r26, 0xC8	; 200
     3a2:	b0 e0       	ldi	r27, 0x00	; 0
     3a4:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <__umulhisi3>
     3a8:	a5 01       	movw	r20, r10
     3aa:	94 01       	movw	r18, r8
     3ac:	0e 94 c6 0a 	call	0x158c	; 0x158c <__divmodsi4>
     3b0:	da 01       	movw	r26, r20
     3b2:	c9 01       	movw	r24, r18
     3b4:	84 56       	subi	r24, 0x64	; 100
     3b6:	91 09       	sbc	r25, r1
     3b8:	a1 09       	sbc	r26, r1
     3ba:	b1 09       	sbc	r27, r1
     3bc:	f8 01       	movw	r30, r16
     3be:	84 83       	std	Z+4, r24	; 0x04
     3c0:	95 83       	std	Z+5, r25	; 0x05
     3c2:	a6 83       	std	Z+6, r26	; 0x06
     3c4:	b7 83       	std	Z+7, r27	; 0x07
	buttons.left_button = mess.data[2];
     3c6:	8b 81       	ldd	r24, Y+3	; 0x03
     3c8:	e4 ed       	ldi	r30, 0xD4	; 212
     3ca:	f3 e0       	ldi	r31, 0x03	; 3
     3cc:	80 83       	st	Z, r24
	buttons.right_button = mess.data[3];
     3ce:	9c 81       	ldd	r25, Y+4	; 0x04
     3d0:	91 83       	std	Z+1, r25	; 0x01
	if (buttons.left_button == 0) {
     3d2:	81 11       	cpse	r24, r1
     3d4:	02 c0       	rjmp	.+4      	; 0x3da <CAN_readPosition+0xb0>
		shooting = 0;
     3d6:	10 92 d8 03 	sts	0x03D8, r1	; 0x8003d8 <shooting>
	}

	joystick_pos.x_pos = mess.data[4];
     3da:	8d 81       	ldd	r24, Y+5	; 0x05
     3dc:	0e ec       	ldi	r16, 0xCE	; 206
     3de:	13 e0       	ldi	r17, 0x03	; 3
     3e0:	f8 01       	movw	r30, r16
     3e2:	80 83       	st	Z, r24
	joystick_pos.y_pos = mess.data[5];
     3e4:	8e 81       	ldd	r24, Y+6	; 0x06
     3e6:	81 83       	std	Z+1, r24	; 0x01
	joystick_pos.angle = atan2(joystick_pos.y_pos, joystick_pos.x_pos)*360/2.0/3.14;
     3e8:	60 81       	ld	r22, Z
     3ea:	f1 80       	ldd	r15, Z+1	; 0x01
     3ec:	06 2e       	mov	r0, r22
     3ee:	00 0c       	add	r0, r0
     3f0:	77 0b       	sbc	r23, r23
     3f2:	88 0b       	sbc	r24, r24
     3f4:	99 0b       	sbc	r25, r25
     3f6:	71 d7       	rcall	.+3810   	; 0x12da <__floatsisf>
     3f8:	4b 01       	movw	r8, r22
     3fa:	5c 01       	movw	r10, r24
     3fc:	6f 2d       	mov	r22, r15
     3fe:	ff 0c       	add	r15, r15
     400:	77 0b       	sbc	r23, r23
     402:	88 0b       	sbc	r24, r24
     404:	99 0b       	sbc	r25, r25
     406:	69 d7       	rcall	.+3794   	; 0x12da <__floatsisf>
     408:	a5 01       	movw	r20, r10
     40a:	94 01       	movw	r18, r8
     40c:	74 d6       	rcall	.+3304   	; 0x10f6 <atan2>
     40e:	20 e0       	ldi	r18, 0x00	; 0
     410:	30 e0       	ldi	r19, 0x00	; 0
     412:	44 eb       	ldi	r20, 0xB4	; 180
     414:	53 e4       	ldi	r21, 0x43	; 67
     416:	0e 94 4d 0a 	call	0x149a	; 0x149a <__mulsf3>
     41a:	20 e0       	ldi	r18, 0x00	; 0
     41c:	30 e0       	ldi	r19, 0x00	; 0
     41e:	40 e0       	ldi	r20, 0x00	; 0
     420:	5f e3       	ldi	r21, 0x3F	; 63
     422:	0e 94 4d 0a 	call	0x149a	; 0x149a <__mulsf3>
     426:	23 ec       	ldi	r18, 0xC3	; 195
     428:	35 ef       	ldi	r19, 0xF5	; 245
     42a:	48 e4       	ldi	r20, 0x48	; 72
     42c:	50 e4       	ldi	r21, 0x40	; 64
     42e:	ba d6       	rcall	.+3444   	; 0x11a4 <__divsf3>
     430:	21 d7       	rcall	.+3650   	; 0x1274 <__fixsfsi>
     432:	f8 01       	movw	r30, r16
     434:	73 83       	std	Z+3, r23	; 0x03
     436:	62 83       	std	Z+2, r22	; 0x02
     438:	2b 96       	adiw	r28, 0x0b	; 11
     43a:	0f b6       	in	r0, 0x3f	; 63
     43c:	f8 94       	cli
     43e:	de bf       	out	0x3e, r29	; 62
     440:	0f be       	out	0x3f, r0	; 63
     442:	cd bf       	out	0x3d, r28	; 61
     444:	df 91       	pop	r29
     446:	cf 91       	pop	r28
     448:	1f 91       	pop	r17
     44a:	0f 91       	pop	r16
     44c:	ff 90       	pop	r15
     44e:	ef 90       	pop	r14
     450:	bf 90       	pop	r11
     452:	af 90       	pop	r10
     454:	9f 90       	pop	r9
     456:	8f 90       	pop	r8
     458:	08 95       	ret

0000045a <CAN_receiveMessage>:
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     45a:	ef 92       	push	r14
     45c:	ff 92       	push	r15
     45e:	0f 93       	push	r16
     460:	1f 93       	push	r17
     462:	cf 93       	push	r28
     464:	df 93       	push	r29
     466:	cd b7       	in	r28, 0x3d	; 61
     468:	de b7       	in	r29, 0x3e	; 62
     46a:	2b 97       	sbiw	r28, 0x0b	; 11
     46c:	0f b6       	in	r0, 0x3f	; 63
     46e:	f8 94       	cli
     470:	de bf       	out	0x3e, r29	; 62
     472:	0f be       	out	0x3f, r0	; 63
     474:	cd bf       	out	0x3d, r28	; 61
	//printf("Receiving message");
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     476:	82 e6       	ldi	r24, 0x62	; 98
     478:	3f d0       	rcall	.+126    	; 0x4f8 <CAN_controller_read>
     47a:	18 2f       	mov	r17, r24
     47c:	81 e6       	ldi	r24, 0x61	; 97
     47e:	3c d0       	rcall	.+120    	; 0x4f8 <CAN_controller_read>
     480:	12 95       	swap	r17
     482:	16 95       	lsr	r17
     484:	17 70       	andi	r17, 0x07	; 7
     486:	28 e0       	ldi	r18, 0x08	; 8
     488:	82 9f       	mul	r24, r18
     48a:	c0 01       	movw	r24, r0
     48c:	11 24       	eor	r1, r1
     48e:	81 0f       	add	r24, r17
     490:	91 1d       	adc	r25, r1
     492:	9a 87       	std	Y+10, r25	; 0x0a
     494:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     496:	85 e6       	ldi	r24, 0x65	; 101
     498:	2f d0       	rcall	.+94     	; 0x4f8 <CAN_controller_read>
     49a:	8f 70       	andi	r24, 0x0F	; 15
     49c:	8b 87       	std	Y+11, r24	; 0x0b
     49e:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     4a0:	88 23       	and	r24, r24
     4a2:	89 f0       	breq	.+34     	; 0x4c6 <CAN_receiveMessage+0x6c>
     4a4:	10 e0       	ldi	r17, 0x00	; 0
     4a6:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     4a8:	f1 2c       	mov	r15, r1
     4aa:	86 e6       	ldi	r24, 0x66	; 102
     4ac:	81 0f       	add	r24, r17
     4ae:	24 d0       	rcall	.+72     	; 0x4f8 <CAN_controller_read>
     4b0:	e1 e0       	ldi	r30, 0x01	; 1
     4b2:	f0 e0       	ldi	r31, 0x00	; 0
     4b4:	ec 0f       	add	r30, r28
     4b6:	fd 1f       	adc	r31, r29
     4b8:	ee 0d       	add	r30, r14
     4ba:	ff 1d       	adc	r31, r15
     4bc:	80 83       	st	Z, r24
     4be:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     4c0:	8b 85       	ldd	r24, Y+11	; 0x0b
     4c2:	81 13       	cpse	r24, r17
     4c4:	f0 cf       	rjmp	.-32     	; 0x4a6 <CAN_receiveMessage+0x4c>
     4c6:	e9 80       	ldd	r14, Y+1	; 0x01

				}
				break;
				*/
	}
	CAN_readPosition(received_message);
     4c8:	fa 80       	ldd	r15, Y+2	; 0x02
     4ca:	0b 81       	ldd	r16, Y+3	; 0x03
     4cc:	1c 81       	ldd	r17, Y+4	; 0x04
     4ce:	2d 81       	ldd	r18, Y+5	; 0x05
     4d0:	3e 81       	ldd	r19, Y+6	; 0x06
     4d2:	4f 81       	ldd	r20, Y+7	; 0x07
     4d4:	58 85       	ldd	r21, Y+8	; 0x08
     4d6:	69 85       	ldd	r22, Y+9	; 0x09
     4d8:	7a 85       	ldd	r23, Y+10	; 0x0a
     4da:	8b 85       	ldd	r24, Y+11	; 0x0b
     4dc:	26 df       	rcall	.-436    	; 0x32a <CAN_readPosition>
     4de:	2b 96       	adiw	r28, 0x0b	; 11
	}
	
	
	*/
	
}
     4e0:	0f b6       	in	r0, 0x3f	; 63
     4e2:	f8 94       	cli
     4e4:	de bf       	out	0x3e, r29	; 62
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	cd bf       	out	0x3d, r28	; 61
     4ea:	df 91       	pop	r29
     4ec:	cf 91       	pop	r28
     4ee:	1f 91       	pop	r17
     4f0:	0f 91       	pop	r16
     4f2:	ff 90       	pop	r15
     4f4:	ef 90       	pop	r14
     4f6:	08 95       	ret

000004f8 <CAN_controller_read>:
     4f8:	cf 93       	push	r28
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
}
     4fa:	c8 2f       	mov	r28, r24
     4fc:	60 e0       	ldi	r22, 0x00	; 0
     4fe:	87 e0       	ldi	r24, 0x07	; 7
     500:	76 d4       	rcall	.+2284   	; 0xdee <SPI_setChipSelect>
     502:	83 e0       	ldi	r24, 0x03	; 3
     504:	69 d4       	rcall	.+2258   	; 0xdd8 <SPI_masterWrite>
     506:	8c 2f       	mov	r24, r28
     508:	67 d4       	rcall	.+2254   	; 0xdd8 <SPI_masterWrite>
     50a:	6b d4       	rcall	.+2262   	; 0xde2 <SPI_masterRead>
     50c:	c8 2f       	mov	r28, r24
     50e:	61 e0       	ldi	r22, 0x01	; 1
     510:	87 e0       	ldi	r24, 0x07	; 7
     512:	6d d4       	rcall	.+2266   	; 0xdee <SPI_setChipSelect>
     514:	8c 2f       	mov	r24, r28
     516:	cf 91       	pop	r28
     518:	08 95       	ret

0000051a <CAN_controller_bitModify>:
     51a:	1f 93       	push	r17
     51c:	cf 93       	push	r28
     51e:	df 93       	push	r29
     520:	d8 2f       	mov	r29, r24
     522:	16 2f       	mov	r17, r22
     524:	c4 2f       	mov	r28, r20
     526:	60 e0       	ldi	r22, 0x00	; 0
     528:	87 e0       	ldi	r24, 0x07	; 7
     52a:	61 d4       	rcall	.+2242   	; 0xdee <SPI_setChipSelect>
     52c:	85 e0       	ldi	r24, 0x05	; 5
     52e:	54 d4       	rcall	.+2216   	; 0xdd8 <SPI_masterWrite>
     530:	81 2f       	mov	r24, r17
     532:	52 d4       	rcall	.+2212   	; 0xdd8 <SPI_masterWrite>
     534:	8d 2f       	mov	r24, r29
     536:	50 d4       	rcall	.+2208   	; 0xdd8 <SPI_masterWrite>
     538:	8c 2f       	mov	r24, r28
     53a:	4e d4       	rcall	.+2204   	; 0xdd8 <SPI_masterWrite>
     53c:	61 e0       	ldi	r22, 0x01	; 1
     53e:	87 e0       	ldi	r24, 0x07	; 7
     540:	56 d4       	rcall	.+2220   	; 0xdee <SPI_setChipSelect>
     542:	df 91       	pop	r29
     544:	cf 91       	pop	r28
     546:	1f 91       	pop	r17
     548:	08 95       	ret

0000054a <CAN_controller_reset>:
     54a:	60 e0       	ldi	r22, 0x00	; 0
     54c:	87 e0       	ldi	r24, 0x07	; 7
     54e:	4f d4       	rcall	.+2206   	; 0xdee <SPI_setChipSelect>
     550:	81 e5       	ldi	r24, 0x51	; 81
     552:	92 e0       	ldi	r25, 0x02	; 2
     554:	9f 93       	push	r25
     556:	8f 93       	push	r24
     558:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>
     55c:	80 ec       	ldi	r24, 0xC0	; 192
     55e:	3c d4       	rcall	.+2168   	; 0xdd8 <SPI_masterWrite>
     560:	61 e0       	ldi	r22, 0x01	; 1
     562:	87 e0       	ldi	r24, 0x07	; 7
     564:	44 d4       	rcall	.+2184   	; 0xdee <SPI_setChipSelect>
     566:	0f 90       	pop	r0
     568:	0f 90       	pop	r0
     56a:	08 95       	ret

0000056c <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     56c:	cf 93       	push	r28
     56e:	df 93       	push	r29
     570:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     572:	eb df       	rcall	.-42     	; 0x54a <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     574:	8e e0       	ldi	r24, 0x0E	; 14
     576:	c0 df       	rcall	.-128    	; 0x4f8 <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
     578:	80 7e       	andi	r24, 0xE0	; 224
	
	if (mode_bits != MODE_CONFIG) {
     57a:	80 38       	cpi	r24, 0x80	; 128
     57c:	69 f0       	breq	.+26     	; 0x598 <CAN_controller_setMode+0x2c>
		printf("Not in config mode, \t %i\n\r", mode_bits);
     57e:	1f 92       	push	r1
     580:	8f 93       	push	r24
     582:	8d e5       	ldi	r24, 0x5D	; 93
     584:	92 e0       	ldi	r25, 0x02	; 2
     586:	9f 93       	push	r25
     588:	8f 93       	push	r24
     58a:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>
		return;
     58e:	0f 90       	pop	r0
     590:	0f 90       	pop	r0
     592:	0f 90       	pop	r0
     594:	0f 90       	pop	r0
     596:	34 c0       	rjmp	.+104    	; 0x600 <CAN_controller_setMode+0x94>
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     598:	4c 2f       	mov	r20, r28
     59a:	4c 60       	ori	r20, 0x0C	; 12
     59c:	6f e0       	ldi	r22, 0x0F	; 15
     59e:	8e ee       	ldi	r24, 0xEE	; 238
     5a0:	bc df       	rcall	.-136    	; 0x51a <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     5a2:	41 e0       	ldi	r20, 0x01	; 1
     5a4:	6b e2       	ldi	r22, 0x2B	; 43
     5a6:	8f ef       	ldi	r24, 0xFF	; 255
     5a8:	b8 df       	rcall	.-144    	; 0x51a <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     5aa:	40 e6       	ldi	r20, 0x60	; 96
     5ac:	60 e6       	ldi	r22, 0x60	; 96
     5ae:	80 e6       	ldi	r24, 0x60	; 96
     5b0:	b4 df       	rcall	.-152    	; 0x51a <CAN_controller_bitModify>
     5b2:	2f ef       	ldi	r18, 0xFF	; 255
     5b4:	83 ec       	ldi	r24, 0xC3	; 195
     5b6:	99 e0       	ldi	r25, 0x09	; 9
     5b8:	21 50       	subi	r18, 0x01	; 1
     5ba:	80 40       	sbci	r24, 0x00	; 0
     5bc:	90 40       	sbci	r25, 0x00	; 0
     5be:	e1 f7       	brne	.-8      	; 0x5b8 <CAN_controller_setMode+0x4c>
     5c0:	00 c0       	rjmp	.+0      	; 0x5c2 <CAN_controller_setMode+0x56>
     5c2:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     5c4:	8e e0       	ldi	r24, 0x0E	; 14
     5c6:	98 df       	rcall	.-208    	; 0x4f8 <CAN_controller_read>
     5c8:	d8 2f       	mov	r29, r24
	mode_bits = (status & MODE_MASK);
     5ca:	d0 7e       	andi	r29, 0xE0	; 224
     5cc:	cd 17       	cp	r28, r29
	if (mode_bits != mode) {
     5ce:	61 f0       	breq	.+24     	; 0x5e8 <CAN_controller_setMode+0x7c>
     5d0:	1f 92       	push	r1
		printf("Not in correct mode: Mode: %i\n\r", mode_bits);
     5d2:	df 93       	push	r29
     5d4:	88 e7       	ldi	r24, 0x78	; 120
     5d6:	92 e0       	ldi	r25, 0x02	; 2
     5d8:	9f 93       	push	r25
     5da:	8f 93       	push	r24
     5dc:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>
     5e0:	0f 90       	pop	r0
     5e2:	0f 90       	pop	r0
     5e4:	0f 90       	pop	r0
     5e6:	0f 90       	pop	r0
     5e8:	1f 92       	push	r1

	}
	printf("Mode set: %i\n\r", status & MODE_MASK);
     5ea:	df 93       	push	r29
     5ec:	88 e9       	ldi	r24, 0x98	; 152
     5ee:	92 e0       	ldi	r25, 0x02	; 2
     5f0:	9f 93       	push	r25
     5f2:	8f 93       	push	r24
     5f4:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>
     5f8:	0f 90       	pop	r0
     5fa:	0f 90       	pop	r0
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
     600:	df 91       	pop	r29
}
     602:	cf 91       	pop	r28
     604:	08 95       	ret

00000606 <CAN_controller_init>:
     606:	87 ea       	ldi	r24, 0xA7	; 167
	printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
	SPI_setChipSelect(PB7, 1);
}
void CAN_controller_init() {
	printf("Can controller init \n\r");
     608:	92 e0       	ldi	r25, 0x02	; 2
     60a:	9f 93       	push	r25
     60c:	8f 93       	push	r24
     60e:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>
	SPI_masterInit();
     612:	d9 d3       	rcall	.+1970   	; 0xdc6 <SPI_masterInit>
	printf("SPI master init done \n\r");
     614:	8e eb       	ldi	r24, 0xBE	; 190
     616:	92 e0       	ldi	r25, 0x02	; 2
     618:	9f 93       	push	r25
     61a:	8f 93       	push	r24
     61c:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>

	CAN_controller_setMode(MODE_LOOPBACK);
     620:	80 e4       	ldi	r24, 0x40	; 64
     622:	a4 df       	rcall	.-184    	; 0x56c <CAN_controller_setMode>
	printf("Modes set \n\r");
     624:	86 ed       	ldi	r24, 0xD6	; 214
     626:	92 e0       	ldi	r25, 0x02	; 2
     628:	9f 93       	push	r25
     62a:	8f 93       	push	r24
     62c:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     630:	ec 9a       	sbi	0x1d, 4	; 29
	EICRB |= 1 << ISC41; //Turn on falling edge
     632:	ea e6       	ldi	r30, 0x6A	; 106
     634:	f0 e0       	ldi	r31, 0x00	; 0
     636:	80 81       	ld	r24, Z
     638:	82 60       	ori	r24, 0x02	; 2
     63a:	80 83       	st	Z, r24
	EICRB &= ~(1 << ISC40); //....
     63c:	80 81       	ld	r24, Z
     63e:	8e 7f       	andi	r24, 0xFE	; 254
     640:	80 83       	st	Z, r24

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     642:	8d b1       	in	r24, 0x0d	; 13
     644:	80 71       	andi	r24, 0x10	; 16
     646:	8d b9       	out	0x0d, r24	; 13
     648:	2f ef       	ldi	r18, 0xFF	; 255
     64a:	83 ec       	ldi	r24, 0xC3	; 195
     64c:	99 e0       	ldi	r25, 0x09	; 9
     64e:	21 50       	subi	r18, 0x01	; 1
     650:	80 40       	sbci	r24, 0x00	; 0
     652:	90 40       	sbci	r25, 0x00	; 0
     654:	e1 f7       	brne	.-8      	; 0x64e <CAN_controller_init+0x48>
     656:	00 c0       	rjmp	.+0      	; 0x658 <CAN_controller_init+0x52>
     658:	00 00       	nop
	
	
	
	_delay_ms(200);
	printf("after write to canctrl\n\r");
     65a:	83 ee       	ldi	r24, 0xE3	; 227
     65c:	92 e0       	ldi	r25, 0x02	; 2
     65e:	9f 93       	push	r25
     660:	8f 93       	push	r24
     662:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     666:	8e e0       	ldi	r24, 0x0E	; 14
     668:	47 df       	rcall	.-370    	; 0x4f8 <CAN_controller_read>
	printf("Data: %i\n\r", status);
     66a:	1f 92       	push	r1
     66c:	8f 93       	push	r24
     66e:	8c ef       	ldi	r24, 0xFC	; 252
     670:	92 e0       	ldi	r25, 0x02	; 2
     672:	9f 93       	push	r25
     674:	8f 93       	push	r24
     676:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <printf>
}
     67a:	8d b7       	in	r24, 0x3d	; 61
     67c:	9e b7       	in	r25, 0x3e	; 62
     67e:	0c 96       	adiw	r24, 0x0c	; 12
     680:	0f b6       	in	r0, 0x3f	; 63
     682:	f8 94       	cli
     684:	9e bf       	out	0x3e, r25	; 62
     686:	0f be       	out	0x3f, r0	; 63
     688:	8d bf       	out	0x3d, r24	; 61
     68a:	08 95       	ret

0000068c <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     68c:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     68e:	aa e7       	ldi	r26, 0x7A	; 122
     690:	b0 e0       	ldi	r27, 0x00	; 0
     692:	8c 91       	ld	r24, X
     694:	87 60       	ori	r24, 0x07	; 7
     696:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     698:	ec e7       	ldi	r30, 0x7C	; 124
     69a:	f0 e0       	ldi	r31, 0x00	; 0
     69c:	80 81       	ld	r24, Z
     69e:	8f 7d       	andi	r24, 0xDF	; 223
     6a0:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     6a2:	80 81       	ld	r24, Z
     6a4:	8f 77       	andi	r24, 0x7F	; 127
     6a6:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     6a8:	80 81       	ld	r24, Z
     6aa:	80 64       	ori	r24, 0x40	; 64
     6ac:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     6ae:	8c 91       	ld	r24, X
     6b0:	80 68       	ori	r24, 0x80	; 128
     6b2:	8c 93       	st	X, r24
		
		
	adc_0 = -1;
     6b4:	8f ef       	ldi	r24, 0xFF	; 255
     6b6:	9f ef       	ldi	r25, 0xFF	; 255
     6b8:	90 93 cb 03 	sts	0x03CB, r25	; 0x8003cb <adc_0+0x1>
     6bc:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <adc_0>
     6c0:	08 95       	ret

000006c2 <encoder_init>:
#define F_CPU 16000000
#include <util/delay.h>
#include <avr/io.h>

void encoder_init() {
	DDRH |= (1 <<PH5);
     6c2:	e1 e0       	ldi	r30, 0x01	; 1
     6c4:	f1 e0       	ldi	r31, 0x01	; 1
     6c6:	80 81       	ld	r24, Z
     6c8:	80 62       	ori	r24, 0x20	; 32
     6ca:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     6cc:	80 81       	ld	r24, Z
     6ce:	88 60       	ori	r24, 0x08	; 8
     6d0:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     6d2:	80 81       	ld	r24, Z
     6d4:	80 64       	ori	r24, 0x40	; 64
     6d6:	80 83       	st	Z, r24

   
	//!Rst pin set high to use the encoder to know how much motor has rotated.
	PORTH &= ~(1 << PH5);
     6d8:	e2 e0       	ldi	r30, 0x02	; 2
     6da:	f1 e0       	ldi	r31, 0x01	; 1
     6dc:	80 81       	ld	r24, Z
     6de:	8f 7d       	andi	r24, 0xDF	; 223
     6e0:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6e2:	8a e6       	ldi	r24, 0x6A	; 106
     6e4:	8a 95       	dec	r24
     6e6:	f1 f7       	brne	.-4      	; 0x6e4 <encoder_init+0x22>
     6e8:	00 c0       	rjmp	.+0      	; 0x6ea <encoder_init+0x28>
	_delay_us(20);

	PORTH |= (1 << PH6);
     6ea:	80 81       	ld	r24, Z
     6ec:	80 64       	ori	r24, 0x40	; 64
     6ee:	80 83       	st	Z, r24
     6f0:	8a e6       	ldi	r24, 0x6A	; 106
     6f2:	8a 95       	dec	r24
     6f4:	f1 f7       	brne	.-4      	; 0x6f2 <encoder_init+0x30>
     6f6:	00 c0       	rjmp	.+0      	; 0x6f8 <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     6f8:	80 81       	ld	r24, Z
     6fa:	8f 7b       	andi	r24, 0xBF	; 191
     6fc:	80 83       	st	Z, r24
     6fe:	8a e6       	ldi	r24, 0x6A	; 106
     700:	8a 95       	dec	r24
     702:	f1 f7       	brne	.-4      	; 0x700 <encoder_init+0x3e>
     704:	00 c0       	rjmp	.+0      	; 0x706 <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     706:	80 81       	ld	r24, Z
     708:	80 64       	ori	r24, 0x40	; 64
     70a:	80 83       	st	Z, r24
     70c:	8a e6       	ldi	r24, 0x6A	; 106
     70e:	8a 95       	dec	r24
     710:	f1 f7       	brne	.-4      	; 0x70e <encoder_init+0x4c>
     712:	00 c0       	rjmp	.+0      	; 0x714 <encoder_init+0x52>
		_delay_us(20);

	PORTH |= (1 << PH5);
     714:	80 81       	ld	r24, Z
     716:	80 62       	ori	r24, 0x20	; 32
     718:	80 83       	st	Z, r24
	encoder_maxValue = -15000;
     71a:	88 e6       	ldi	r24, 0x68	; 104
     71c:	95 ec       	ldi	r25, 0xC5	; 197
     71e:	90 93 d7 03 	sts	0x03D7, r25	; 0x8003d7 <encoder_maxValue+0x1>
     722:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <encoder_maxValue>
     726:	08 95       	ret

00000728 <encoder_convertValues>:
	}
	encoder_convertValues();
	//printf("Encoder_values: %d\n\r", encoder_value);
}

void encoder_convertValues() {
     728:	cf 92       	push	r12
     72a:	df 92       	push	r13
     72c:	ef 92       	push	r14
     72e:	ff 92       	push	r15
     730:	cf 93       	push	r28
     732:	df 93       	push	r29
	float a = (100.0-(-100.0))/encoder_maxValue;
     734:	60 91 d6 03 	lds	r22, 0x03D6	; 0x8003d6 <encoder_maxValue>
     738:	70 91 d7 03 	lds	r23, 0x03D7	; 0x8003d7 <encoder_maxValue+0x1>
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     73c:	c0 91 cc 03 	lds	r28, 0x03CC	; 0x8003cc <encoder_value>
     740:	d0 91 cd 03 	lds	r29, 0x03CD	; 0x8003cd <encoder_value+0x1>
     744:	07 2e       	mov	r0, r23
     746:	00 0c       	add	r0, r0
     748:	88 0b       	sbc	r24, r24
     74a:	99 0b       	sbc	r25, r25
     74c:	c6 d5       	rcall	.+2956   	; 0x12da <__floatsisf>
     74e:	9b 01       	movw	r18, r22
     750:	ac 01       	movw	r20, r24
     752:	60 e0       	ldi	r22, 0x00	; 0
     754:	70 e0       	ldi	r23, 0x00	; 0
     756:	88 e4       	ldi	r24, 0x48	; 72
     758:	93 e4       	ldi	r25, 0x43	; 67
     75a:	24 d5       	rcall	.+2632   	; 0x11a4 <__divsf3>
     75c:	6b 01       	movw	r12, r22
     75e:	7c 01       	movw	r14, r24
     760:	be 01       	movw	r22, r28
     762:	dd 0f       	add	r29, r29
     764:	88 0b       	sbc	r24, r24
     766:	99 0b       	sbc	r25, r25
     768:	b8 d5       	rcall	.+2928   	; 0x12da <__floatsisf>
     76a:	9b 01       	movw	r18, r22
     76c:	ac 01       	movw	r20, r24
     76e:	c7 01       	movw	r24, r14
     770:	b6 01       	movw	r22, r12
     772:	93 d6       	rcall	.+3366   	; 0x149a <__mulsf3>
     774:	20 e0       	ldi	r18, 0x00	; 0
     776:	30 e0       	ldi	r19, 0x00	; 0
     778:	48 ec       	ldi	r20, 0xC8	; 200
     77a:	52 e4       	ldi	r21, 0x42	; 66
     77c:	48 d4       	rcall	.+2192   	; 0x100e <__subsf3>
     77e:	7a d5       	rcall	.+2804   	; 0x1274 <__fixsfsi>
     780:	70 93 d3 03 	sts	0x03D3, r23	; 0x8003d3 <converted_encoderValue+0x1>
     784:	60 93 d2 03 	sts	0x03D2, r22	; 0x8003d2 <converted_encoderValue>
	//printf("Converted encoder_values: %d\n\r", converted_encoderValue);
     788:	df 91       	pop	r29
     78a:	cf 91       	pop	r28
     78c:	ff 90       	pop	r15
     78e:	ef 90       	pop	r14
     790:	df 90       	pop	r13
     792:	cf 90       	pop	r12
     794:	08 95       	ret

00000796 <encoder_readValues>:

}
void encoder_readValues() {
	
	//set !OE value low
	PORTH &= ~(1 << PH5);
     796:	e2 e0       	ldi	r30, 0x02	; 2
     798:	f1 e0       	ldi	r31, 0x01	; 1
     79a:	80 81       	ld	r24, Z
     79c:	8f 7d       	andi	r24, 0xDF	; 223
     79e:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     7a0:	80 81       	ld	r24, Z
     7a2:	87 7f       	andi	r24, 0xF7	; 247
     7a4:	80 83       	st	Z, r24
     7a6:	8a e6       	ldi	r24, 0x6A	; 106
     7a8:	8a 95       	dec	r24
     7aa:	f1 f7       	brne	.-4      	; 0x7a8 <encoder_readValues+0x12>
     7ac:	00 c0       	rjmp	.+0      	; 0x7ae <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t high_val = PINK & 0xff;
     7ae:	a6 e0       	ldi	r26, 0x06	; 6
     7b0:	b1 e0       	ldi	r27, 0x01	; 1
     7b2:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     7b4:	90 81       	ld	r25, Z
     7b6:	98 60       	ori	r25, 0x08	; 8
     7b8:	90 83       	st	Z, r25
     7ba:	9a e6       	ldi	r25, 0x6A	; 106
     7bc:	9a 95       	dec	r25
     7be:	f1 f7       	brne	.-4      	; 0x7bc <encoder_readValues+0x26>
     7c0:	00 c0       	rjmp	.+0      	; 0x7c2 <encoder_readValues+0x2c>
	_delay_us(20);
	//Read lsb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t low_val =  PINK & 0xff;
     7c2:	2c 91       	ld	r18, X
	//PORTH |= (1 << PH6);
	//PORTH &= ~(1 << PH6);
	//PORTH |= (1 << PH6);

	//Set !OE high
	PORTH |= (1 << PH5);
     7c4:	90 81       	ld	r25, Z
     7c6:	90 62       	ori	r25, 0x20	; 32
     7c8:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     7ca:	90 e0       	ldi	r25, 0x00	; 0
     7cc:	98 2f       	mov	r25, r24
     7ce:	88 27       	eor	r24, r24
     7d0:	82 0f       	add	r24, r18
     7d2:	91 1d       	adc	r25, r1
	
	//convert from two-complement
	if (rec_data >= 0) {
     7d4:	99 23       	and	r25, r25
     7d6:	2c f0       	brlt	.+10     	; 0x7e2 <encoder_readValues+0x4c>
		encoder_value = rec_data;
     7d8:	90 93 cd 03 	sts	0x03CD, r25	; 0x8003cd <encoder_value+0x1>
     7dc:	80 93 cc 03 	sts	0x03CC, r24	; 0x8003cc <encoder_value>
     7e0:	04 c0       	rjmp	.+8      	; 0x7ea <encoder_readValues+0x54>
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     7e2:	90 93 cd 03 	sts	0x03CD, r25	; 0x8003cd <encoder_value+0x1>
     7e6:	80 93 cc 03 	sts	0x03CC, r24	; 0x8003cc <encoder_value>
	}
	if (encoder_value>0) {
     7ea:	80 91 cc 03 	lds	r24, 0x03CC	; 0x8003cc <encoder_value>
     7ee:	90 91 cd 03 	lds	r25, 0x03CD	; 0x8003cd <encoder_value+0x1>
     7f2:	18 16       	cp	r1, r24
     7f4:	19 06       	cpc	r1, r25
     7f6:	2c f4       	brge	.+10     	; 0x802 <encoder_readValues+0x6c>
		encoder_value = 0;
     7f8:	10 92 cd 03 	sts	0x03CD, r1	; 0x8003cd <encoder_value+0x1>
     7fc:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <encoder_value>
     800:	13 c0       	rjmp	.+38     	; 0x828 <encoder_readValues+0x92>
		
	} else if (encoder_value <encoder_maxValue) {
     802:	20 91 cc 03 	lds	r18, 0x03CC	; 0x8003cc <encoder_value>
     806:	30 91 cd 03 	lds	r19, 0x03CD	; 0x8003cd <encoder_value+0x1>
     80a:	80 91 d6 03 	lds	r24, 0x03D6	; 0x8003d6 <encoder_maxValue>
     80e:	90 91 d7 03 	lds	r25, 0x03D7	; 0x8003d7 <encoder_maxValue+0x1>
     812:	28 17       	cp	r18, r24
     814:	39 07       	cpc	r19, r25
     816:	44 f4       	brge	.+16     	; 0x828 <encoder_readValues+0x92>
		encoder_value = encoder_maxValue;
     818:	80 91 d6 03 	lds	r24, 0x03D6	; 0x8003d6 <encoder_maxValue>
     81c:	90 91 d7 03 	lds	r25, 0x03D7	; 0x8003d7 <encoder_maxValue+0x1>
     820:	90 93 cd 03 	sts	0x03CD, r25	; 0x8003cd <encoder_value+0x1>
     824:	80 93 cc 03 	sts	0x03CC, r24	; 0x8003cc <encoder_value>
	}
	encoder_convertValues();
     828:	7f cf       	rjmp	.-258    	; 0x728 <encoder_convertValues>
     82a:	08 95       	ret

0000082c <joystick_setServo>:
void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
}

void joystick_setServo() {
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     82c:	60 91 ce 03 	lds	r22, 0x03CE	; 0x8003ce <joystick_pos>
		//printf("servo value: %i\n\r",(int)(var*100));
		pwm_setPulseWidth(var);
     830:	06 2e       	mov	r0, r22
     832:	00 0c       	add	r0, r0
     834:	77 0b       	sbc	r23, r23
     836:	88 0b       	sbc	r24, r24
     838:	99 0b       	sbc	r25, r25
     83a:	4f d5       	rcall	.+2718   	; 0x12da <__floatsisf>
     83c:	20 e0       	ldi	r18, 0x00	; 0
     83e:	30 e0       	ldi	r19, 0x00	; 0
     840:	48 ec       	ldi	r20, 0xC8	; 200
     842:	52 e4       	ldi	r21, 0x42	; 66
     844:	e5 d3       	rcall	.+1994   	; 0x1010 <__addsf3>
     846:	20 e0       	ldi	r18, 0x00	; 0
     848:	30 e0       	ldi	r19, 0x00	; 0
     84a:	48 e4       	ldi	r20, 0x48	; 72
     84c:	53 e4       	ldi	r21, 0x43	; 67
     84e:	aa d4       	rcall	.+2388   	; 0x11a4 <__divsf3>
     850:	29 e9       	ldi	r18, 0x99	; 153
     852:	39 e9       	ldi	r19, 0x99	; 153
     854:	49 e9       	ldi	r20, 0x99	; 153
     856:	5f e3       	ldi	r21, 0x3F	; 63
     858:	20 d6       	rcall	.+3136   	; 0x149a <__mulsf3>
     85a:	26 e6       	ldi	r18, 0x66	; 102
     85c:	36 e6       	ldi	r19, 0x66	; 102
     85e:	46 e6       	ldi	r20, 0x66	; 102
     860:	5f e3       	ldi	r21, 0x3F	; 63
     862:	d6 d3       	rcall	.+1964   	; 0x1010 <__addsf3>
     864:	9b 01       	movw	r18, r22
     866:	ac 01       	movw	r20, r24
     868:	60 e0       	ldi	r22, 0x00	; 0
     86a:	70 e0       	ldi	r23, 0x00	; 0
     86c:	80 e4       	ldi	r24, 0x40	; 64
     86e:	90 e4       	ldi	r25, 0x40	; 64
     870:	ce d3       	rcall	.+1948   	; 0x100e <__subsf3>
     872:	27 c2       	rjmp	.+1102   	; 0xcc2 <pwm_setPulseWidth>
     874:	08 95       	ret

00000876 <motor_enable>:

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     876:	e2 e0       	ldi	r30, 0x02	; 2
     878:	f1 e0       	ldi	r31, 0x01	; 1
     87a:	80 81       	ld	r24, Z
     87c:	80 61       	ori	r24, 0x10	; 16
     87e:	80 83       	st	Z, r24
     880:	08 95       	ret

00000882 <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     882:	88 23       	and	r24, r24
     884:	31 f0       	breq	.+12     	; 0x892 <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     886:	e2 e0       	ldi	r30, 0x02	; 2
     888:	f1 e0       	ldi	r31, 0x01	; 1
     88a:	80 81       	ld	r24, Z
     88c:	82 60       	ori	r24, 0x02	; 2
     88e:	80 83       	st	Z, r24
     890:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     892:	e2 e0       	ldi	r30, 0x02	; 2
     894:	f1 e0       	ldi	r31, 0x01	; 1
     896:	80 81       	ld	r24, Z
     898:	8d 7f       	andi	r24, 0xFD	; 253
     89a:	80 83       	st	Z, r24
     89c:	08 95       	ret

0000089e <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     89e:	cf 93       	push	r28
     8a0:	df 93       	push	r29
     8a2:	00 d0       	rcall	.+0      	; 0x8a4 <motor_setSpeed+0x6>
     8a4:	cd b7       	in	r28, 0x3d	; 61
     8a6:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     8a8:	90 e5       	ldi	r25, 0x50	; 80
     8aa:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     8ac:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     8ae:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     8b0:	63 e0       	ldi	r22, 0x03	; 3
     8b2:	ce 01       	movw	r24, r28
     8b4:	01 96       	adiw	r24, 0x01	; 1
     8b6:	d8 d2       	rcall	.+1456   	; 0xe68 <TWI_Start_Transceiver_With_Data>
}
     8b8:	0f 90       	pop	r0
     8ba:	0f 90       	pop	r0
     8bc:	0f 90       	pop	r0
     8be:	df 91       	pop	r29
     8c0:	cf 91       	pop	r28
     8c2:	08 95       	ret

000008c4 <motor_control>:

void motor_control() {
     8c4:	4f 92       	push	r4
     8c6:	5f 92       	push	r5
     8c8:	6f 92       	push	r6
     8ca:	7f 92       	push	r7
     8cc:	8f 92       	push	r8
     8ce:	9f 92       	push	r9
     8d0:	af 92       	push	r10
     8d2:	bf 92       	push	r11
     8d4:	cf 92       	push	r12
     8d6:	df 92       	push	r13
     8d8:	ef 92       	push	r14
     8da:	ff 92       	push	r15
     8dc:	cf 93       	push	r28
     8de:	df 93       	push	r29
     8e0:	00 d0       	rcall	.+0      	; 0x8e2 <motor_control+0x1e>
     8e2:	1f 92       	push	r1
     8e4:	cd b7       	in	r28, 0x3d	; 61
     8e6:	de b7       	in	r29, 0x3e	; 62
	
	
	int32_t reference_position = slider_pos.right_pos;
     8e8:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <slider_pos+0x4>
     8ec:	90 91 de 03 	lds	r25, 0x03DE	; 0x8003de <slider_pos+0x5>
     8f0:	a0 91 df 03 	lds	r26, 0x03DF	; 0x8003df <slider_pos+0x6>
     8f4:	b0 91 e0 03 	lds	r27, 0x03E0	; 0x8003e0 <slider_pos+0x7>
	float K_p = 0.5;
	float K_i = 0.8;
	float K_d = 0.06;//0.01;// 0.001;
	int error = reference_position - converted_encoderValue;
     8f8:	20 91 d2 03 	lds	r18, 0x03D2	; 0x8003d2 <converted_encoderValue>
     8fc:	30 91 d3 03 	lds	r19, 0x03D3	; 0x8003d3 <converted_encoderValue+0x1>
	summed_error += error*TIMER3_SECONDS;
     900:	bc 01       	movw	r22, r24
     902:	62 1b       	sub	r22, r18
     904:	73 0b       	sbc	r23, r19
     906:	07 2e       	mov	r0, r23
     908:	00 0c       	add	r0, r0
     90a:	88 0b       	sbc	r24, r24
     90c:	99 0b       	sbc	r25, r25
     90e:	e5 d4       	rcall	.+2506   	; 0x12da <__floatsisf>
     910:	6b 01       	movw	r12, r22
     912:	7c 01       	movw	r14, r24
     914:	2d ec       	ldi	r18, 0xCD	; 205
     916:	3c ec       	ldi	r19, 0xCC	; 204
     918:	4c e4       	ldi	r20, 0x4C	; 76
     91a:	5d e3       	ldi	r21, 0x3D	; 61
     91c:	be d5       	rcall	.+2940   	; 0x149a <__mulsf3>
     91e:	20 91 ec 03 	lds	r18, 0x03EC	; 0x8003ec <summed_error>
     922:	30 91 ed 03 	lds	r19, 0x03ED	; 0x8003ed <summed_error+0x1>
     926:	40 91 ee 03 	lds	r20, 0x03EE	; 0x8003ee <summed_error+0x2>
     92a:	50 91 ef 03 	lds	r21, 0x03EF	; 0x8003ef <summed_error+0x3>
     92e:	70 d3       	rcall	.+1760   	; 0x1010 <__addsf3>
     930:	4b 01       	movw	r8, r22
     932:	5c 01       	movw	r10, r24
     934:	60 93 ec 03 	sts	0x03EC, r22	; 0x8003ec <summed_error>
     938:	70 93 ed 03 	sts	0x03ED, r23	; 0x8003ed <summed_error+0x1>
     93c:	80 93 ee 03 	sts	0x03EE, r24	; 0x8003ee <summed_error+0x2>
     940:	90 93 ef 03 	sts	0x03EF, r25	; 0x8003ef <summed_error+0x3>
	float derivative_error = (error-prev_error)/TIMER3_SECONDS;
     944:	20 91 f0 03 	lds	r18, 0x03F0	; 0x8003f0 <prev_error>
     948:	30 91 f1 03 	lds	r19, 0x03F1	; 0x8003f1 <prev_error+0x1>
     94c:	40 91 f2 03 	lds	r20, 0x03F2	; 0x8003f2 <prev_error+0x2>
     950:	50 91 f3 03 	lds	r21, 0x03F3	; 0x8003f3 <prev_error+0x3>
     954:	c7 01       	movw	r24, r14
     956:	b6 01       	movw	r22, r12
     958:	5a d3       	rcall	.+1716   	; 0x100e <__subsf3>
     95a:	2d ec       	ldi	r18, 0xCD	; 205
     95c:	3c ec       	ldi	r19, 0xCC	; 204
     95e:	4c e4       	ldi	r20, 0x4C	; 76
     960:	5d e3       	ldi	r21, 0x3D	; 61
     962:	20 d4       	rcall	.+2112   	; 0x11a4 <__divsf3>
     964:	69 83       	std	Y+1, r22	; 0x01
     966:	7a 83       	std	Y+2, r23	; 0x02
     968:	8b 83       	std	Y+3, r24	; 0x03
     96a:	9c 83       	std	Y+4, r25	; 0x04
	prev_error = error;
     96c:	c0 92 f0 03 	sts	0x03F0, r12	; 0x8003f0 <prev_error>
     970:	d0 92 f1 03 	sts	0x03F1, r13	; 0x8003f1 <prev_error+0x1>
     974:	e0 92 f2 03 	sts	0x03F2, r14	; 0x8003f2 <prev_error+0x2>
     978:	f0 92 f3 03 	sts	0x03F3, r15	; 0x8003f3 <prev_error+0x3>
	int u =  K_p*error + K_i*summed_error + K_d*derivative_error;
     97c:	20 e0       	ldi	r18, 0x00	; 0
     97e:	30 e0       	ldi	r19, 0x00	; 0
     980:	40 e0       	ldi	r20, 0x00	; 0
     982:	5f e3       	ldi	r21, 0x3F	; 63
     984:	c7 01       	movw	r24, r14
     986:	b6 01       	movw	r22, r12
     988:	88 d5       	rcall	.+2832   	; 0x149a <__mulsf3>
     98a:	2b 01       	movw	r4, r22
     98c:	3c 01       	movw	r6, r24
     98e:	2d ec       	ldi	r18, 0xCD	; 205
     990:	3c ec       	ldi	r19, 0xCC	; 204
     992:	4c e4       	ldi	r20, 0x4C	; 76
     994:	5f e3       	ldi	r21, 0x3F	; 63
     996:	c5 01       	movw	r24, r10
     998:	b4 01       	movw	r22, r8
     99a:	7f d5       	rcall	.+2814   	; 0x149a <__mulsf3>
     99c:	9b 01       	movw	r18, r22
     99e:	ac 01       	movw	r20, r24
     9a0:	c3 01       	movw	r24, r6
     9a2:	b2 01       	movw	r22, r4
     9a4:	35 d3       	rcall	.+1642   	; 0x1010 <__addsf3>
     9a6:	4b 01       	movw	r8, r22
     9a8:	5c 01       	movw	r10, r24
     9aa:	2f e8       	ldi	r18, 0x8F	; 143
     9ac:	32 ec       	ldi	r19, 0xC2	; 194
     9ae:	45 e7       	ldi	r20, 0x75	; 117
     9b0:	5d e3       	ldi	r21, 0x3D	; 61
     9b2:	69 81       	ldd	r22, Y+1	; 0x01
     9b4:	7a 81       	ldd	r23, Y+2	; 0x02
     9b6:	8b 81       	ldd	r24, Y+3	; 0x03
     9b8:	9c 81       	ldd	r25, Y+4	; 0x04
     9ba:	6f d5       	rcall	.+2782   	; 0x149a <__mulsf3>
     9bc:	9b 01       	movw	r18, r22
     9be:	ac 01       	movw	r20, r24
     9c0:	c5 01       	movw	r24, r10
     9c2:	b4 01       	movw	r22, r8
     9c4:	25 d3       	rcall	.+1610   	; 0x1010 <__addsf3>
     9c6:	56 d4       	rcall	.+2220   	; 0x1274 <__fixsfsi>
     9c8:	4b 01       	movw	r8, r22
	//printf("Summed error %d\n\r", summed_error);
	//printf("sumE %d\n\r",  summed_error);
	//printf("U %d\n\r",  u);
	//attempting to get u varying between -100 and 100;
	
	if (u>0)
     9ca:	5c 01       	movw	r10, r24
     9cc:	16 16       	cp	r1, r22
	{
		motor_setDirection(1);
     9ce:	17 06       	cpc	r1, r23
     9d0:	64 f4       	brge	.+24     	; 0x9ea <motor_control+0x126>
		u = (u*255)/100;
     9d2:	81 e0       	ldi	r24, 0x01	; 1
     9d4:	56 df       	rcall	.-340    	; 0x882 <motor_setDirection>
     9d6:	2f ef       	ldi	r18, 0xFF	; 255
     9d8:	28 9d       	mul	r18, r8
     9da:	c0 01       	movw	r24, r0
     9dc:	29 9d       	mul	r18, r9
     9de:	90 0d       	add	r25, r0
     9e0:	11 24       	eor	r1, r1
     9e2:	64 e6       	ldi	r22, 0x64	; 100
     9e4:	70 e0       	ldi	r23, 0x00	; 0
		
		} else {
		motor_setDirection(0);
     9e6:	bf d5       	rcall	.+2942   	; 0x1566 <__divmodhi4>
     9e8:	0c c0       	rjmp	.+24     	; 0xa02 <motor_control+0x13e>
     9ea:	80 e0       	ldi	r24, 0x00	; 0
		u = -(u*255)/100;
     9ec:	4a df       	rcall	.-364    	; 0x882 <motor_setDirection>
     9ee:	21 e0       	ldi	r18, 0x01	; 1
     9f0:	28 9d       	mul	r18, r8
     9f2:	c0 01       	movw	r24, r0
     9f4:	29 9d       	mul	r18, r9
     9f6:	90 0d       	add	r25, r0
     9f8:	98 19       	sub	r25, r8
     9fa:	11 24       	eor	r1, r1
     9fc:	64 e6       	ldi	r22, 0x64	; 100
     9fe:	70 e0       	ldi	r23, 0x00	; 0
     a00:	b2 d5       	rcall	.+2916   	; 0x1566 <__divmodhi4>
		
	}
	int offset = 25;
	u = u+offset;
     a02:	cb 01       	movw	r24, r22

	if (u>255) {
     a04:	49 96       	adiw	r24, 0x19	; 25
     a06:	8f 3f       	cpi	r24, 0xFF	; 255
     a08:	91 05       	cpc	r25, r1
     a0a:	b1 f0       	breq	.+44     	; 0xa38 <motor_control+0x174>
		u = 255;
		summed_error -= error; // anti-windup (Regtek for life)
     a0c:	ac f0       	brlt	.+42     	; 0xa38 <motor_control+0x174>
     a0e:	a7 01       	movw	r20, r14
     a10:	96 01       	movw	r18, r12
     a12:	60 91 ec 03 	lds	r22, 0x03EC	; 0x8003ec <summed_error>
     a16:	70 91 ed 03 	lds	r23, 0x03ED	; 0x8003ed <summed_error+0x1>
     a1a:	80 91 ee 03 	lds	r24, 0x03EE	; 0x8003ee <summed_error+0x2>
     a1e:	90 91 ef 03 	lds	r25, 0x03EF	; 0x8003ef <summed_error+0x3>
     a22:	f5 d2       	rcall	.+1514   	; 0x100e <__subsf3>
     a24:	60 93 ec 03 	sts	0x03EC, r22	; 0x8003ec <summed_error>
     a28:	70 93 ed 03 	sts	0x03ED, r23	; 0x8003ed <summed_error+0x1>
     a2c:	80 93 ee 03 	sts	0x03EE, r24	; 0x8003ee <summed_error+0x2>
     a30:	90 93 ef 03 	sts	0x03EF, r25	; 0x8003ef <summed_error+0x3>
	}
	int offset = 25;
	u = u+offset;

	if (u>255) {
		u = 255;
     a34:	8f ef       	ldi	r24, 0xFF	; 255
		summed_error -= error; // anti-windup (Regtek for life)
	}
	
	//printf("Reference position: %i\n\r", reference_position);
	//printf("u: %i\n\r", u);
	motor_setSpeed((uint8_t) u);
     a36:	90 e0       	ldi	r25, 0x00	; 0
     a38:	32 df       	rcall	.-412    	; 0x89e <motor_setSpeed>
	
	

}
     a3a:	0f 90       	pop	r0
     a3c:	0f 90       	pop	r0
     a3e:	0f 90       	pop	r0
     a40:	0f 90       	pop	r0
     a42:	df 91       	pop	r29
     a44:	cf 91       	pop	r28
     a46:	ff 90       	pop	r15
     a48:	ef 90       	pop	r14
     a4a:	df 90       	pop	r13
     a4c:	cf 90       	pop	r12
     a4e:	bf 90       	pop	r11
     a50:	af 90       	pop	r10
     a52:	9f 90       	pop	r9
     a54:	8f 90       	pop	r8
     a56:	7f 90       	pop	r7
     a58:	6f 90       	pop	r6
     a5a:	5f 90       	pop	r5
     a5c:	4f 90       	pop	r4
     a5e:	08 95       	ret

00000a60 <motor_moveUntilEdge>:

void motor_moveUntilEdge(uint8_t dir) {
     a60:	8f 92       	push	r8
     a62:	9f 92       	push	r9
     a64:	af 92       	push	r10
     a66:	bf 92       	push	r11
     a68:	cf 92       	push	r12
     a6a:	df 92       	push	r13
     a6c:	ef 92       	push	r14
     a6e:	ff 92       	push	r15
     a70:	cf 93       	push	r28
     a72:	df 93       	push	r29
	motor_setDirection(dir);
     a74:	06 df       	rcall	.-500    	; 0x882 <motor_setDirection>
	printf("In start of calibration");
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	93 e0       	ldi	r25, 0x03	; 3
     a7a:	9f 93       	push	r25
     a7c:	8f 93       	push	r24
     a7e:	39 d6       	rcall	.+3186   	; 0x16f2 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a80:	2f ef       	ldi	r18, 0xFF	; 255
     a82:	39 e6       	ldi	r19, 0x69	; 105
     a84:	48 e1       	ldi	r20, 0x18	; 24
     a86:	21 50       	subi	r18, 0x01	; 1
     a88:	30 40       	sbci	r19, 0x00	; 0
     a8a:	40 40       	sbci	r20, 0x00	; 0
     a8c:	e1 f7       	brne	.-8      	; 0xa86 <motor_moveUntilEdge+0x26>
     a8e:	00 c0       	rjmp	.+0      	; 0xa90 <motor_moveUntilEdge+0x30>
	_delay_ms(500);
	uint8_t speed = 0;
	motor_setSpeed(75);	
     a90:	00 00       	nop
     a92:	8b e4       	ldi	r24, 0x4B	; 75
	motor_enable();
     a94:	04 df       	rcall	.-504    	; 0x89e <motor_setSpeed>
     a96:	ef de       	rcall	.-546    	; 0x876 <motor_enable>

	printf("After");
     a98:	8f e1       	ldi	r24, 0x1F	; 31
     a9a:	93 e0       	ldi	r25, 0x03	; 3
     a9c:	9f 93       	push	r25
     a9e:	8f 93       	push	r24
     aa0:	28 d6       	rcall	.+3152   	; 0x16f2 <printf>
     aa2:	8f ef       	ldi	r24, 0xFF	; 255
     aa4:	91 ee       	ldi	r25, 0xE1	; 225
     aa6:	24 e0       	ldi	r18, 0x04	; 4
     aa8:	81 50       	subi	r24, 0x01	; 1
     aaa:	90 40       	sbci	r25, 0x00	; 0
     aac:	20 40       	sbci	r18, 0x00	; 0
     aae:	e1 f7       	brne	.-8      	; 0xaa8 <motor_moveUntilEdge+0x48>
     ab0:	00 c0       	rjmp	.+0      	; 0xab2 <motor_moveUntilEdge+0x52>
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
	_delay_ms(100);
	printf("in function");
     ab2:	00 00       	nop
     ab4:	85 e2       	ldi	r24, 0x25	; 37
     ab6:	93 e0       	ldi	r25, 0x03	; 3
     ab8:	9f 93       	push	r25
     aba:	8f 93       	push	r24
     abc:	1a d6       	rcall	.+3124   	; 0x16f2 <printf>
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     abe:	0f 90       	pop	r0
     ac0:	0f 90       	pop	r0
     ac2:	0f 90       	pop	r0
     ac4:	0f 90       	pop	r0
     ac6:	0f 90       	pop	r0
     ac8:	0f 90       	pop	r0
	motor_setSpeed(75);	
	motor_enable();

	printf("After");
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
     aca:	c1 2c       	mov	r12, r1
     acc:	d1 2c       	mov	r13, r1
	uint8_t speed = 0;
	motor_setSpeed(75);	
	motor_enable();

	printf("After");
	int32_t prev_encoder = 10;
     ace:	76 01       	movw	r14, r12
     ad0:	4a e0       	ldi	r20, 0x0A	; 10
     ad2:	50 e0       	ldi	r21, 0x00	; 0
     ad4:	60 e0       	ldi	r22, 0x00	; 0
	int32_t current_encoder= 0;
	_delay_ms(100);
	printf("in function");
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     ad6:	70 e0       	ldi	r23, 0x00	; 0
		prev_encoder = current_encoder;
		encoder_readValues();
     ad8:	16 c0       	rjmp	.+44     	; 0xb06 <motor_moveUntilEdge+0xa6>
     ada:	5d de       	rcall	.-838    	; 0x796 <encoder_readValues>
		current_encoder = encoder_value;
     adc:	80 91 cc 03 	lds	r24, 0x03CC	; 0x8003cc <encoder_value>
     ae0:	90 91 cd 03 	lds	r25, 0x03CD	; 0x8003cd <encoder_value+0x1>
     ae4:	09 2e       	mov	r0, r25
     ae6:	00 0c       	add	r0, r0
     ae8:	aa 0b       	sbc	r26, r26
     aea:	bb 0b       	sbc	r27, r27
     aec:	3f ef       	ldi	r19, 0xFF	; 255
     aee:	43 ed       	ldi	r20, 0xD3	; 211
     af0:	20 e3       	ldi	r18, 0x30	; 48
     af2:	31 50       	subi	r19, 0x01	; 1
     af4:	40 40       	sbci	r20, 0x00	; 0
     af6:	20 40       	sbci	r18, 0x00	; 0
     af8:	e1 f7       	brne	.-8      	; 0xaf2 <motor_moveUntilEdge+0x92>
     afa:	00 c0       	rjmp	.+0      	; 0xafc <motor_moveUntilEdge+0x9c>
     afc:	00 00       	nop
     afe:	b7 01       	movw	r22, r14
     b00:	a6 01       	movw	r20, r12
     b02:	6c 01       	movw	r12, r24
     b04:	7d 01       	movw	r14, r26
	printf("After");
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
	_delay_ms(100);
	printf("in function");
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     b06:	d7 01       	movw	r26, r14
     b08:	c6 01       	movw	r24, r12
     b0a:	84 1b       	sub	r24, r20
     b0c:	95 0b       	sbc	r25, r21
     b0e:	a6 0b       	sbc	r26, r22
     b10:	b7 0b       	sbc	r27, r23
     b12:	18 16       	cp	r1, r24
     b14:	19 06       	cpc	r1, r25
     b16:	1a 06       	cpc	r1, r26
     b18:	1b 06       	cpc	r1, r27
     b1a:	fc f2       	brlt	.-66     	; 0xada <motor_moveUntilEdge+0x7a>
     b1c:	4c 19       	sub	r20, r12
     b1e:	5d 09       	sbc	r21, r13
     b20:	6e 09       	sbc	r22, r14
     b22:	7f 09       	sbc	r23, r15
     b24:	14 16       	cp	r1, r20
     b26:	15 06       	cpc	r1, r21
     b28:	16 06       	cpc	r1, r22
		encoder_readValues();
		current_encoder = encoder_value;
		_delay_ms(1000);
	}
	
	printf("finish loop");
     b2a:	17 06       	cpc	r1, r23
     b2c:	b4 f2       	brlt	.-84     	; 0xada <motor_moveUntilEdge+0x7a>
     b2e:	81 e3       	ldi	r24, 0x31	; 49
     b30:	93 e0       	ldi	r25, 0x03	; 3
     b32:	9f 93       	push	r25

	encoder_init();
     b34:	8f 93       	push	r24
     b36:	dd d5       	rcall	.+3002   	; 0x16f2 <printf>
	
	motor_setDirection(1);
     b38:	c4 dd       	rcall	.-1144   	; 0x6c2 <encoder_init>
     b3a:	81 e0       	ldi	r24, 0x01	; 1
     b3c:	a2 de       	rcall	.-700    	; 0x882 <motor_setDirection>
	prev_encoder = current_encoder+1;
     b3e:	d7 01       	movw	r26, r14
     b40:	c6 01       	movw	r24, r12
     b42:	01 96       	adiw	r24, 0x01	; 1
     b44:	a1 1d       	adc	r26, r1
     b46:	b1 1d       	adc	r27, r1
     b48:	3f ef       	ldi	r19, 0xFF	; 255
     b4a:	43 ed       	ldi	r20, 0xD3	; 211
     b4c:	20 e3       	ldi	r18, 0x30	; 48
     b4e:	31 50       	subi	r19, 0x01	; 1
     b50:	40 40       	sbci	r20, 0x00	; 0
     b52:	20 40       	sbci	r18, 0x00	; 0
     b54:	e1 f7       	brne	.-8      	; 0xb4e <motor_moveUntilEdge+0xee>
     b56:	00 c0       	rjmp	.+0      	; 0xb58 <motor_moveUntilEdge+0xf8>
     b58:	00 00       	nop
     b5a:	0f 90       	pop	r0
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
		current_encoder = encoder_value;
		printf("%i", encoder_value);
     b5c:	0f 90       	pop	r0
     b5e:	cd e3       	ldi	r28, 0x3D	; 61
     b60:	d3 e0       	ldi	r29, 0x03	; 3
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
     b62:	23 c0       	rjmp	.+70     	; 0xbaa <motor_moveUntilEdge+0x14a>
     b64:	18 de       	rcall	.-976    	; 0x796 <encoder_readValues>
		current_encoder = encoder_value;
     b66:	80 90 cc 03 	lds	r8, 0x03CC	; 0x8003cc <encoder_value>
     b6a:	90 90 cd 03 	lds	r9, 0x03CD	; 0x8003cd <encoder_value+0x1>
     b6e:	09 2c       	mov	r0, r9
     b70:	00 0c       	add	r0, r0
     b72:	aa 08       	sbc	r10, r10
		printf("%i", encoder_value);
     b74:	bb 08       	sbc	r11, r11
     b76:	80 91 cc 03 	lds	r24, 0x03CC	; 0x8003cc <encoder_value>
     b7a:	90 91 cd 03 	lds	r25, 0x03CD	; 0x8003cd <encoder_value+0x1>
     b7e:	9f 93       	push	r25
     b80:	8f 93       	push	r24
     b82:	df 93       	push	r29
     b84:	cf 93       	push	r28
     b86:	b5 d5       	rcall	.+2922   	; 0x16f2 <printf>
     b88:	8f ef       	ldi	r24, 0xFF	; 255
     b8a:	93 ed       	ldi	r25, 0xD3	; 211
     b8c:	20 e3       	ldi	r18, 0x30	; 48
     b8e:	81 50       	subi	r24, 0x01	; 1
     b90:	90 40       	sbci	r25, 0x00	; 0
     b92:	20 40       	sbci	r18, 0x00	; 0
     b94:	e1 f7       	brne	.-8      	; 0xb8e <motor_moveUntilEdge+0x12e>
     b96:	00 c0       	rjmp	.+0      	; 0xb98 <motor_moveUntilEdge+0x138>
     b98:	00 00       	nop
	
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
     b9a:	d7 01       	movw	r26, r14
     b9c:	c6 01       	movw	r24, r12
     b9e:	0f 90       	pop	r0
     ba0:	0f 90       	pop	r0
     ba2:	0f 90       	pop	r0
     ba4:	0f 90       	pop	r0
		encoder_readValues();
		current_encoder = encoder_value;
     ba6:	75 01       	movw	r14, r10
     ba8:	64 01       	movw	r12, r8
	encoder_init();
	
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     baa:	b7 01       	movw	r22, r14
     bac:	a6 01       	movw	r20, r12
     bae:	48 1b       	sub	r20, r24
     bb0:	59 0b       	sbc	r21, r25
     bb2:	6a 0b       	sbc	r22, r26
     bb4:	7b 0b       	sbc	r23, r27
     bb6:	14 16       	cp	r1, r20
     bb8:	15 06       	cpc	r1, r21
     bba:	16 06       	cpc	r1, r22
     bbc:	17 06       	cpc	r1, r23
     bbe:	94 f2       	brlt	.-92     	; 0xb64 <motor_moveUntilEdge+0x104>
     bc0:	8c 19       	sub	r24, r12
     bc2:	9d 09       	sbc	r25, r13
     bc4:	ae 09       	sbc	r26, r14
     bc6:	bf 09       	sbc	r27, r15
     bc8:	18 16       	cp	r1, r24
     bca:	19 06       	cpc	r1, r25
     bcc:	1a 06       	cpc	r1, r26
     bce:	1b 06       	cpc	r1, r27
		current_encoder = encoder_value;
		printf("%i", encoder_value);
		_delay_ms(1000);
	}
	
	encoder_readValues();
     bd0:	4c f2       	brlt	.-110    	; 0xb64 <motor_moveUntilEdge+0x104>
     bd2:	e1 dd       	rcall	.-1086   	; 0x796 <encoder_readValues>
     bd4:	3f ef       	ldi	r19, 0xFF	; 255
     bd6:	40 e7       	ldi	r20, 0x70	; 112
     bd8:	82 e0       	ldi	r24, 0x02	; 2
     bda:	31 50       	subi	r19, 0x01	; 1
     bdc:	40 40       	sbci	r20, 0x00	; 0
     bde:	80 40       	sbci	r24, 0x00	; 0
     be0:	e1 f7       	brne	.-8      	; 0xbda <motor_moveUntilEdge+0x17a>
     be2:	00 c0       	rjmp	.+0      	; 0xbe4 <motor_moveUntilEdge+0x184>
     be4:	00 00       	nop
	_delay_ms(50);
	encoder_maxValue = encoder_value;
     be6:	80 91 cc 03 	lds	r24, 0x03CC	; 0x8003cc <encoder_value>
     bea:	90 91 cd 03 	lds	r25, 0x03CD	; 0x8003cd <encoder_value+0x1>
     bee:	90 93 d7 03 	sts	0x03D7, r25	; 0x8003d7 <encoder_maxValue+0x1>
     bf2:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <encoder_maxValue>
	printf("encoder_max_Value:%i\n\r ", encoder_maxValue);
     bf6:	80 91 d6 03 	lds	r24, 0x03D6	; 0x8003d6 <encoder_maxValue>
     bfa:	90 91 d7 03 	lds	r25, 0x03D7	; 0x8003d7 <encoder_maxValue+0x1>
     bfe:	9f 93       	push	r25
     c00:	8f 93       	push	r24
     c02:	80 e4       	ldi	r24, 0x40	; 64
     c04:	93 e0       	ldi	r25, 0x03	; 3
     c06:	9f 93       	push	r25
     c08:	8f 93       	push	r24
     c0a:	73 d5       	rcall	.+2790   	; 0x16f2 <printf>
	//motor_disable();
	//_delay_ms(50000);

     c0c:	0f 90       	pop	r0
     c0e:	0f 90       	pop	r0
     c10:	0f 90       	pop	r0
     c12:	0f 90       	pop	r0
     c14:	df 91       	pop	r29
     c16:	cf 91       	pop	r28
     c18:	ff 90       	pop	r15
     c1a:	ef 90       	pop	r14
     c1c:	df 90       	pop	r13
     c1e:	cf 90       	pop	r12
     c20:	bf 90       	pop	r11
     c22:	af 90       	pop	r10
     c24:	9f 90       	pop	r9
     c26:	8f 90       	pop	r8
     c28:	08 95       	ret

00000c2a <motor_init>:



void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     c2a:	e1 e0       	ldi	r30, 0x01	; 1
     c2c:	f1 e0       	ldi	r31, 0x01	; 1
     c2e:	80 81       	ld	r24, Z
     c30:	82 60       	ori	r24, 0x02	; 2
     c32:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     c34:	80 81       	ld	r24, Z
     c36:	80 61       	ori	r24, 0x10	; 16
     c38:	80 83       	st	Z, r24
	
	//motor_setSpeed(0);
	summed_error = 0;
     c3a:	10 92 ec 03 	sts	0x03EC, r1	; 0x8003ec <summed_error>
     c3e:	10 92 ed 03 	sts	0x03ED, r1	; 0x8003ed <summed_error+0x1>
     c42:	10 92 ee 03 	sts	0x03EE, r1	; 0x8003ee <summed_error+0x2>
     c46:	10 92 ef 03 	sts	0x03EF, r1	; 0x8003ef <summed_error+0x3>
	prev_error = 0;
     c4a:	10 92 f0 03 	sts	0x03F0, r1	; 0x8003f0 <prev_error>
     c4e:	10 92 f1 03 	sts	0x03F1, r1	; 0x8003f1 <prev_error+0x1>
     c52:	10 92 f2 03 	sts	0x03F2, r1	; 0x8003f2 <prev_error+0x2>
     c56:	10 92 f3 03 	sts	0x03F3, r1	; 0x8003f3 <prev_error+0x3>
     c5a:	2f ef       	ldi	r18, 0xFF	; 255
     c5c:	89 e6       	ldi	r24, 0x69	; 105
     c5e:	98 e1       	ldi	r25, 0x18	; 24
     c60:	21 50       	subi	r18, 0x01	; 1
     c62:	80 40       	sbci	r24, 0x00	; 0
     c64:	90 40       	sbci	r25, 0x00	; 0
     c66:	e1 f7       	brne	.-8      	; 0xc60 <motor_init+0x36>
     c68:	00 c0       	rjmp	.+0      	; 0xc6a <motor_init+0x40>
     c6a:	00 00       	nop
	_delay_ms(500);
	printf("Start moving");
     c6c:	88 e5       	ldi	r24, 0x58	; 88
     c6e:	93 e0       	ldi	r25, 0x03	; 3
     c70:	9f 93       	push	r25
     c72:	8f 93       	push	r24
     c74:	3e d5       	rcall	.+2684   	; 0x16f2 <printf>
	motor_moveUntilEdge(0);
     c76:	80 e0       	ldi	r24, 0x00	; 0
     c78:	f3 de       	rcall	.-538    	; 0xa60 <motor_moveUntilEdge>
	
}
     c7a:	0f 90       	pop	r0
     c7c:	0f 90       	pop	r0
     c7e:	08 95       	ret

00000c80 <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     c80:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     c82:	e1 e8       	ldi	r30, 0x81	; 129
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	80 81       	ld	r24, Z
     c88:	88 7f       	andi	r24, 0xF8	; 248
     c8a:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     c8c:	80 81       	ld	r24, Z
     c8e:	82 60       	ori	r24, 0x02	; 2
     c90:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     c92:	a0 e8       	ldi	r26, 0x80	; 128
     c94:	b0 e0       	ldi	r27, 0x00	; 0
     c96:	8c 91       	ld	r24, X
     c98:	82 60       	ori	r24, 0x02	; 2
     c9a:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM13 | 1 << WGM12);
     c9c:	80 81       	ld	r24, Z
     c9e:	88 61       	ori	r24, 0x18	; 24
     ca0:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= (1 << COM1A1 & ~(COM1A0));
     ca2:	8c 91       	ld	r24, X
     ca4:	80 68       	ori	r24, 0x80	; 128
     ca6:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
     ca8:	80 e4       	ldi	r24, 0x40	; 64
     caa:	9c e9       	ldi	r25, 0x9C	; 156
     cac:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     cb0:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
     cb4:	88 eb       	ldi	r24, 0xB8	; 184
     cb6:	9b e0       	ldi	r25, 0x0B	; 11
     cb8:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     cbc:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     cc0:	08 95       	ret

00000cc2 <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
     cc2:	cf 92       	push	r12
     cc4:	df 92       	push	r13
     cc6:	ef 92       	push	r14
     cc8:	ff 92       	push	r15
     cca:	6b 01       	movw	r12, r22
     ccc:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
     cce:	26 e6       	ldi	r18, 0x66	; 102
     cd0:	36 e6       	ldi	r19, 0x66	; 102
     cd2:	46 e6       	ldi	r20, 0x66	; 102
     cd4:	5f e3       	ldi	r21, 0x3F	; 63
     cd6:	d6 d3       	rcall	.+1964   	; 0x1484 <__gesf2>
     cd8:	88 23       	and	r24, r24
     cda:	d4 f0       	brlt	.+52     	; 0xd10 <pwm_setPulseWidth+0x4e>
     cdc:	26 e6       	ldi	r18, 0x66	; 102
     cde:	36 e6       	ldi	r19, 0x66	; 102
     ce0:	46 e0       	ldi	r20, 0x06	; 6
     ce2:	50 e4       	ldi	r21, 0x40	; 64
     ce4:	c7 01       	movw	r24, r14
     ce6:	b6 01       	movw	r22, r12
     ce8:	59 d2       	rcall	.+1202   	; 0x119c <__cmpsf2>
     cea:	18 16       	cp	r1, r24
     cec:	8c f0       	brlt	.+34     	; 0xd10 <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
     cee:	20 e0       	ldi	r18, 0x00	; 0
     cf0:	30 e0       	ldi	r19, 0x00	; 0
     cf2:	40 ea       	ldi	r20, 0xA0	; 160
     cf4:	51 e4       	ldi	r21, 0x41	; 65
     cf6:	c7 01       	movw	r24, r14
     cf8:	b6 01       	movw	r22, r12
     cfa:	54 d2       	rcall	.+1192   	; 0x11a4 <__divsf3>
     cfc:	20 e0       	ldi	r18, 0x00	; 0
     cfe:	30 e4       	ldi	r19, 0x40	; 64
     d00:	4c e1       	ldi	r20, 0x1C	; 28
     d02:	57 e4       	ldi	r21, 0x47	; 71
     d04:	ca d3       	rcall	.+1940   	; 0x149a <__mulsf3>
     d06:	bb d2       	rcall	.+1398   	; 0x127e <__fixunssfsi>
     d08:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     d0c:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
		
	}
	
	
     d10:	ff 90       	pop	r15
     d12:	ef 90       	pop	r14
     d14:	df 90       	pop	r13
     d16:	cf 90       	pop	r12
     d18:	08 95       	ret

00000d1a <setupInit>:
#include "TWI_Master.h"
#include "solenoid.h"
#define F_CPU 16000000
#include <util/delay.h>
void setupInit(void){
	cli();
     d1a:	f8 94       	cli
	USART_init(MYUBRR);
     d1c:	87 e6       	ldi	r24, 0x67	; 103
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	5b d1       	rcall	.+694    	; 0xfd8 <USART_init>
	printf("finished uart setup2)");
     d22:	85 e6       	ldi	r24, 0x65	; 101
     d24:	93 e0       	ldi	r25, 0x03	; 3
     d26:	9f 93       	push	r25
     d28:	8f 93       	push	r24
	CAN_controller_init();
     d2a:	e3 d4       	rcall	.+2502   	; 0x16f2 <printf>
     d2c:	6c dc       	rcall	.-1832   	; 0x606 <CAN_controller_init>
	printf("finished can setup");
     d2e:	8b e7       	ldi	r24, 0x7B	; 123
     d30:	93 e0       	ldi	r25, 0x03	; 3
     d32:	9f 93       	push	r25
     d34:	8f 93       	push	r24
	pwm_init();
     d36:	dd d4       	rcall	.+2490   	; 0x16f2 <printf>
	printf("finished pwm");
     d38:	a3 df       	rcall	.-186    	; 0xc80 <pwm_init>
     d3a:	8e e8       	ldi	r24, 0x8E	; 142
     d3c:	93 e0       	ldi	r25, 0x03	; 3
     d3e:	9f 93       	push	r25
     d40:	8f 93       	push	r24
	ADC_init();
     d42:	d7 d4       	rcall	.+2478   	; 0x16f2 <printf>
	printf("Finished setup");
     d44:	a3 dc       	rcall	.-1722   	; 0x68c <ADC_init>
     d46:	8b e9       	ldi	r24, 0x9B	; 155
     d48:	93 e0       	ldi	r25, 0x03	; 3
	timer_init();
     d4a:	9f 93       	push	r25
     d4c:	8f 93       	push	r24
	sleep_init();
     d4e:	d1 d4       	rcall	.+2466   	; 0x16f2 <printf>
     d50:	6b d0       	rcall	.+214    	; 0xe28 <timer_init>
	TWI_Master_Initialise();
     d52:	0e d0       	rcall	.+28     	; 0xd70 <sleep_init>
     d54:	7f d0       	rcall	.+254    	; 0xe54 <TWI_Master_Initialise>
	encoder_init();
     d56:	b5 dc       	rcall	.-1686   	; 0x6c2 <encoder_init>
     d58:	68 df       	rcall	.-304    	; 0xc2a <motor_init>
	motor_init();
     d5a:	21 d0       	rcall	.+66     	; 0xd9e <solenoid_init>
     d5c:	78 94       	sei
	solenoid_init();
     d5e:	8d b7       	in	r24, 0x3d	; 61
     d60:	9e b7       	in	r25, 0x3e	; 62
	sei();
     d62:	08 96       	adiw	r24, 0x08	; 8
     d64:	0f b6       	in	r0, 0x3f	; 63
     d66:	f8 94       	cli
     d68:	9e bf       	out	0x3e, r25	; 62
     d6a:	0f be       	out	0x3f, r0	; 63
     d6c:	8d bf       	out	0x3d, r24	; 61
     d6e:	08 95       	ret

00000d70 <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
     d70:	83 b7       	in	r24, 0x33	; 51
     d72:	81 7f       	andi	r24, 0xF1	; 241
     d74:	83 bf       	out	0x33, r24	; 51
     d76:	08 95       	ret

00000d78 <sleep_now>:
}

void sleep_now() {
	
	//disable analog reading
	ACSR |= (1 << ACD | 1 << ACIE);
     d78:	80 b7       	in	r24, 0x30	; 48
     d7a:	88 68       	ori	r24, 0x88	; 136
     d7c:	80 bf       	out	0x30, r24	; 48
	
	ADCSRA &= ~(1 << ADEN);
     d7e:	ea e7       	ldi	r30, 0x7A	; 122
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	8f 77       	andi	r24, 0x7F	; 127
     d86:	80 83       	st	Z, r24

	// Put the device to sleep:
	sleep_mode();
     d88:	83 b7       	in	r24, 0x33	; 51
     d8a:	81 60       	ori	r24, 0x01	; 1
     d8c:	83 bf       	out	0x33, r24	; 51
     d8e:	88 95       	sleep
     d90:	83 b7       	in	r24, 0x33	; 51
     d92:	8e 7f       	andi	r24, 0xFE	; 254
     d94:	83 bf       	out	0x33, r24	; 51
	
	ADCSRA |= (1 << ADEN);
     d96:	80 81       	ld	r24, Z
     d98:	80 68       	ori	r24, 0x80	; 128
     d9a:	80 83       	st	Z, r24
     d9c:	08 95       	ret

00000d9e <solenoid_init>:

#include <util/delay.h>
#include <avr/io.h>
#include "solenoid.h"
void solenoid_init() {
	DDRE  |= (1 << PE5);
     d9e:	6d 9a       	sbi	0x0d, 5	; 13
	PORTE |= (1 << PE5);
     da0:	75 9a       	sbi	0x0e, 5	; 14

	shooting = 0;
     da2:	10 92 d8 03 	sts	0x03D8, r1	; 0x8003d8 <shooting>
     da6:	08 95       	ret

00000da8 <solenoid_setPulse>:
}
void solenoid_setPulse() {
	shooting = 1;
     da8:	81 e0       	ldi	r24, 0x01	; 1
     daa:	80 93 d8 03 	sts	0x03D8, r24	; 0x8003d8 <shooting>
	PORTE &= ~(1 << PE5);
     dae:	75 98       	cbi	0x0e, 5	; 14
     db0:	2f e7       	ldi	r18, 0x7F	; 127
     db2:	89 ea       	ldi	r24, 0xA9	; 169
     db4:	93 e0       	ldi	r25, 0x03	; 3
     db6:	21 50       	subi	r18, 0x01	; 1
     db8:	80 40       	sbci	r24, 0x00	; 0
     dba:	90 40       	sbci	r25, 0x00	; 0
     dbc:	e1 f7       	brne	.-8      	; 0xdb6 <solenoid_setPulse+0xe>
     dbe:	00 c0       	rjmp	.+0      	; 0xdc0 <solenoid_setPulse+0x18>
     dc0:	00 00       	nop
	_delay_ms(75);
	PORTE |= (1 << PE5);
     dc2:	75 9a       	sbi	0x0e, 5	; 14
     dc4:	08 95       	ret

00000dc6 <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
     dc6:	84 b1       	in	r24, 0x04	; 4
     dc8:	87 60       	ori	r24, 0x07	; 7
     dca:	84 b9       	out	0x04, r24	; 4
     dcc:	27 9a       	sbi	0x04, 7	; 4
     dce:	8c b5       	in	r24, 0x2c	; 44
     dd0:	81 65       	ori	r24, 0x51	; 81
     dd2:	8c bd       	out	0x2c, r24	; 44
     dd4:	2f 9a       	sbi	0x05, 7	; 5
     dd6:	08 95       	ret

00000dd8 <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
     dd8:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     dda:	0d b4       	in	r0, 0x2d	; 45
     ddc:	07 fe       	sbrs	r0, 7
     dde:	fd cf       	rjmp	.-6      	; 0xdda <SPI_masterWrite+0x2>

}
     de0:	08 95       	ret

00000de2 <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
     de2:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
     de4:	0d b4       	in	r0, 0x2d	; 45
     de6:	07 fe       	sbrs	r0, 7
     de8:	fd cf       	rjmp	.-6      	; 0xde4 <SPI_masterRead+0x2>
	return SPDR;
     dea:	8e b5       	in	r24, 0x2e	; 46
}
     dec:	08 95       	ret

00000dee <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
     dee:	66 23       	and	r22, r22
     df0:	69 f0       	breq	.+26     	; 0xe0c <SPI_setChipSelect+0x1e>
		PORTB |= (1 << pin); //chip select high
     df2:	45 b1       	in	r20, 0x05	; 5
     df4:	21 e0       	ldi	r18, 0x01	; 1
     df6:	30 e0       	ldi	r19, 0x00	; 0
     df8:	b9 01       	movw	r22, r18
     dfa:	02 c0       	rjmp	.+4      	; 0xe00 <SPI_setChipSelect+0x12>
     dfc:	66 0f       	add	r22, r22
     dfe:	77 1f       	adc	r23, r23
     e00:	8a 95       	dec	r24
     e02:	e2 f7       	brpl	.-8      	; 0xdfc <SPI_setChipSelect+0xe>
     e04:	cb 01       	movw	r24, r22
     e06:	84 2b       	or	r24, r20
     e08:	85 b9       	out	0x05, r24	; 5
     e0a:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
     e0c:	45 b1       	in	r20, 0x05	; 5
     e0e:	21 e0       	ldi	r18, 0x01	; 1
     e10:	30 e0       	ldi	r19, 0x00	; 0
     e12:	b9 01       	movw	r22, r18
     e14:	02 c0       	rjmp	.+4      	; 0xe1a <SPI_setChipSelect+0x2c>
     e16:	66 0f       	add	r22, r22
     e18:	77 1f       	adc	r23, r23
     e1a:	8a 95       	dec	r24
     e1c:	e2 f7       	brpl	.-8      	; 0xe16 <SPI_setChipSelect+0x28>
     e1e:	cb 01       	movw	r24, r22
     e20:	80 95       	com	r24
     e22:	84 23       	and	r24, r20
     e24:	85 b9       	out	0x05, r24	; 5
     e26:	08 95       	ret

00000e28 <timer_init>:
	OCR3AL = val;
	
	*/
	//Enable "compare output match" interrupt
	
	TIMSK3 |= (1 << OCIE3B);
     e28:	e1 e7       	ldi	r30, 0x71	; 113
     e2a:	f0 e0       	ldi	r31, 0x00	; 0
     e2c:	80 81       	ld	r24, Z
     e2e:	84 60       	ori	r24, 0x04	; 4
     e30:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
     e32:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     e36:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
     e3a:	80 e3       	ldi	r24, 0x30	; 48
     e3c:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	TCCR3B = (1 << CS12 | 1 << CS00);
     e40:	85 e0       	ldi	r24, 0x05	; 5
     e42:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
     e46:	8d e0       	ldi	r24, 0x0D	; 13
     e48:	93 e0       	ldi	r25, 0x03	; 3
     e4a:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
     e4e:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
     e52:	08 95       	ret

00000e54 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     e54:	8c e0       	ldi	r24, 0x0C	; 12
     e56:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     e5a:	8f ef       	ldi	r24, 0xFF	; 255
     e5c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     e60:	84 e0       	ldi	r24, 0x04	; 4
     e62:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     e66:	08 95       	ret

00000e68 <TWI_Start_Transceiver_With_Data>:
     e68:	dc 01       	movw	r26, r24
     e6a:	ec eb       	ldi	r30, 0xBC	; 188
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	90 81       	ld	r25, Z
     e70:	90 fd       	sbrc	r25, 0
     e72:	fd cf       	rjmp	.-6      	; 0xe6e <TWI_Start_Transceiver_With_Data+0x6>
     e74:	60 93 c5 03 	sts	0x03C5, r22	; 0x8003c5 <TWI_msgSize>
     e78:	8c 91       	ld	r24, X
     e7a:	80 93 c6 03 	sts	0x03C6, r24	; 0x8003c6 <TWI_buf>
     e7e:	80 fd       	sbrc	r24, 0
     e80:	0c c0       	rjmp	.+24     	; 0xe9a <TWI_Start_Transceiver_With_Data+0x32>
     e82:	62 30       	cpi	r22, 0x02	; 2
     e84:	50 f0       	brcs	.+20     	; 0xe9a <TWI_Start_Transceiver_With_Data+0x32>
     e86:	fd 01       	movw	r30, r26
     e88:	31 96       	adiw	r30, 0x01	; 1
     e8a:	a7 ec       	ldi	r26, 0xC7	; 199
     e8c:	b3 e0       	ldi	r27, 0x03	; 3
     e8e:	81 e0       	ldi	r24, 0x01	; 1
     e90:	91 91       	ld	r25, Z+
     e92:	9d 93       	st	X+, r25
     e94:	8f 5f       	subi	r24, 0xFF	; 255
     e96:	68 13       	cpse	r22, r24
     e98:	fb cf       	rjmp	.-10     	; 0xe90 <TWI_Start_Transceiver_With_Data+0x28>
     e9a:	10 92 c4 03 	sts	0x03C4, r1	; 0x8003c4 <TWI_statusReg>
     e9e:	88 ef       	ldi	r24, 0xF8	; 248
     ea0:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     ea4:	85 ea       	ldi	r24, 0xA5	; 165
     ea6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     eaa:	08 95       	ret

00000eac <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     eac:	1f 92       	push	r1
     eae:	0f 92       	push	r0
     eb0:	0f b6       	in	r0, 0x3f	; 63
     eb2:	0f 92       	push	r0
     eb4:	11 24       	eor	r1, r1
     eb6:	0b b6       	in	r0, 0x3b	; 59
     eb8:	0f 92       	push	r0
     eba:	2f 93       	push	r18
     ebc:	3f 93       	push	r19
     ebe:	8f 93       	push	r24
     ec0:	9f 93       	push	r25
     ec2:	af 93       	push	r26
     ec4:	bf 93       	push	r27
     ec6:	ef 93       	push	r30
     ec8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     eca:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     ece:	8e 2f       	mov	r24, r30
     ed0:	90 e0       	ldi	r25, 0x00	; 0
     ed2:	fc 01       	movw	r30, r24
     ed4:	38 97       	sbiw	r30, 0x08	; 8
     ed6:	e1 35       	cpi	r30, 0x51	; 81
     ed8:	f1 05       	cpc	r31, r1
     eda:	08 f0       	brcs	.+2      	; 0xede <__vector_39+0x32>
     edc:	57 c0       	rjmp	.+174    	; 0xf8c <__vector_39+0xe0>
     ede:	88 27       	eor	r24, r24
     ee0:	ee 58       	subi	r30, 0x8E	; 142
     ee2:	ff 4f       	sbci	r31, 0xFF	; 255
     ee4:	8f 4f       	sbci	r24, 0xFF	; 255
     ee6:	6e c3       	rjmp	.+1756   	; 0x15c4 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     ee8:	10 92 c3 03 	sts	0x03C3, r1	; 0x8003c3 <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     eec:	e0 91 c3 03 	lds	r30, 0x03C3	; 0x8003c3 <TWI_bufPtr.1672>
     ef0:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <TWI_msgSize>
     ef4:	e8 17       	cp	r30, r24
     ef6:	70 f4       	brcc	.+28     	; 0xf14 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	8e 0f       	add	r24, r30
     efc:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <TWI_bufPtr.1672>
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	ea 53       	subi	r30, 0x3A	; 58
     f04:	fc 4f       	sbci	r31, 0xFC	; 252
     f06:	80 81       	ld	r24, Z
     f08:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f0c:	85 e8       	ldi	r24, 0x85	; 133
     f0e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     f12:	43 c0       	rjmp	.+134    	; 0xf9a <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     f14:	80 91 c4 03 	lds	r24, 0x03C4	; 0x8003c4 <TWI_statusReg>
     f18:	81 60       	ori	r24, 0x01	; 1
     f1a:	80 93 c4 03 	sts	0x03C4, r24	; 0x8003c4 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f1e:	84 e9       	ldi	r24, 0x94	; 148
     f20:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     f24:	3a c0       	rjmp	.+116    	; 0xf9a <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     f26:	e0 91 c3 03 	lds	r30, 0x03C3	; 0x8003c3 <TWI_bufPtr.1672>
     f2a:	81 e0       	ldi	r24, 0x01	; 1
     f2c:	8e 0f       	add	r24, r30
     f2e:	80 93 c3 03 	sts	0x03C3, r24	; 0x8003c3 <TWI_bufPtr.1672>
     f32:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	ea 53       	subi	r30, 0x3A	; 58
     f3a:	fc 4f       	sbci	r31, 0xFC	; 252
     f3c:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     f3e:	20 91 c3 03 	lds	r18, 0x03C3	; 0x8003c3 <TWI_bufPtr.1672>
     f42:	30 e0       	ldi	r19, 0x00	; 0
     f44:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <TWI_msgSize>
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	01 97       	sbiw	r24, 0x01	; 1
     f4c:	28 17       	cp	r18, r24
     f4e:	39 07       	cpc	r19, r25
     f50:	24 f4       	brge	.+8      	; 0xf5a <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f52:	85 ec       	ldi	r24, 0xC5	; 197
     f54:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     f58:	20 c0       	rjmp	.+64     	; 0xf9a <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f5a:	85 e8       	ldi	r24, 0x85	; 133
     f5c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     f60:	1c c0       	rjmp	.+56     	; 0xf9a <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     f62:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     f66:	e0 91 c3 03 	lds	r30, 0x03C3	; 0x8003c3 <TWI_bufPtr.1672>
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	ea 53       	subi	r30, 0x3A	; 58
     f6e:	fc 4f       	sbci	r31, 0xFC	; 252
     f70:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     f72:	80 91 c4 03 	lds	r24, 0x03C4	; 0x8003c4 <TWI_statusReg>
     f76:	81 60       	ori	r24, 0x01	; 1
     f78:	80 93 c4 03 	sts	0x03C4, r24	; 0x8003c4 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f7c:	84 e9       	ldi	r24, 0x94	; 148
     f7e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     f82:	0b c0       	rjmp	.+22     	; 0xf9a <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f84:	85 ea       	ldi	r24, 0xA5	; 165
     f86:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     f8a:	07 c0       	rjmp	.+14     	; 0xf9a <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     f8c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     f90:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     f94:	84 e0       	ldi	r24, 0x04	; 4
     f96:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     f9a:	ff 91       	pop	r31
     f9c:	ef 91       	pop	r30
     f9e:	bf 91       	pop	r27
     fa0:	af 91       	pop	r26
     fa2:	9f 91       	pop	r25
     fa4:	8f 91       	pop	r24
     fa6:	3f 91       	pop	r19
     fa8:	2f 91       	pop	r18
     faa:	0f 90       	pop	r0
     fac:	0b be       	out	0x3b, r0	; 59
     fae:	0f 90       	pop	r0
     fb0:	0f be       	out	0x3f, r0	; 63
     fb2:	0f 90       	pop	r0
     fb4:	1f 90       	pop	r1
     fb6:	18 95       	reti

00000fb8 <USART_transmitChar>:
	printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
     fb8:	e0 ec       	ldi	r30, 0xC0	; 192
     fba:	f0 e0       	ldi	r31, 0x00	; 0
     fbc:	90 81       	ld	r25, Z
     fbe:	95 ff       	sbrs	r25, 5
     fc0:	fd cf       	rjmp	.-6      	; 0xfbc <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
     fc2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     fc6:	08 95       	ret

00000fc8 <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
     fc8:	e0 ec       	ldi	r30, 0xC0	; 192
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	80 81       	ld	r24, Z
     fce:	88 23       	and	r24, r24
     fd0:	ec f7       	brge	.-6      	; 0xfcc <USART_receiveChar+0x4>
		;
	
	return UDR0;
     fd2:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     fd6:	08 95       	ret

00000fd8 <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
     fd8:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) (ubrr);
     fdc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = (1<<RXEN0) | (1 <<TXEN0);
     fe0:	88 e1       	ldi	r24, 0x18	; 24
     fe2:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     fe6:	8e e0       	ldi	r24, 0x0E	; 14
     fe8:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
     fec:	64 ee       	ldi	r22, 0xE4	; 228
     fee:	77 e0       	ldi	r23, 0x07	; 7
     ff0:	8c ed       	ldi	r24, 0xDC	; 220
     ff2:	97 e0       	ldi	r25, 0x07	; 7
     ff4:	34 d3       	rcall	.+1640   	; 0x165e <fdevopen>
     ff6:	90 93 f5 03 	sts	0x03F5, r25	; 0x8003f5 <uart+0x1>
     ffa:	80 93 f4 03 	sts	0x03F4, r24	; 0x8003f4 <uart>
	printf("uart setup finished\n\r");
     ffe:	8a ea       	ldi	r24, 0xAA	; 170
    1000:	93 e0       	ldi	r25, 0x03	; 3
    1002:	9f 93       	push	r25
    1004:	8f 93       	push	r24
    1006:	75 d3       	rcall	.+1770   	; 0x16f2 <printf>
}
    1008:	0f 90       	pop	r0
    100a:	0f 90       	pop	r0
    100c:	08 95       	ret

0000100e <__subsf3>:
    100e:	50 58       	subi	r21, 0x80	; 128

00001010 <__addsf3>:
    1010:	bb 27       	eor	r27, r27
    1012:	aa 27       	eor	r26, r26
    1014:	0e d0       	rcall	.+28     	; 0x1032 <__addsf3x>
    1016:	fc c1       	rjmp	.+1016   	; 0x1410 <__fp_round>
    1018:	ed d1       	rcall	.+986    	; 0x13f4 <__fp_pscA>
    101a:	30 f0       	brcs	.+12     	; 0x1028 <__addsf3+0x18>
    101c:	f2 d1       	rcall	.+996    	; 0x1402 <__fp_pscB>
    101e:	20 f0       	brcs	.+8      	; 0x1028 <__addsf3+0x18>
    1020:	31 f4       	brne	.+12     	; 0x102e <__addsf3+0x1e>
    1022:	9f 3f       	cpi	r25, 0xFF	; 255
    1024:	11 f4       	brne	.+4      	; 0x102a <__addsf3+0x1a>
    1026:	1e f4       	brtc	.+6      	; 0x102e <__addsf3+0x1e>
    1028:	bd c1       	rjmp	.+890    	; 0x13a4 <__fp_nan>
    102a:	0e f4       	brtc	.+2      	; 0x102e <__addsf3+0x1e>
    102c:	e0 95       	com	r30
    102e:	e7 fb       	bst	r30, 7
    1030:	b3 c1       	rjmp	.+870    	; 0x1398 <__fp_inf>

00001032 <__addsf3x>:
    1032:	e9 2f       	mov	r30, r25
    1034:	fe d1       	rcall	.+1020   	; 0x1432 <__fp_split3>
    1036:	80 f3       	brcs	.-32     	; 0x1018 <__addsf3+0x8>
    1038:	ba 17       	cp	r27, r26
    103a:	62 07       	cpc	r22, r18
    103c:	73 07       	cpc	r23, r19
    103e:	84 07       	cpc	r24, r20
    1040:	95 07       	cpc	r25, r21
    1042:	18 f0       	brcs	.+6      	; 0x104a <__addsf3x+0x18>
    1044:	71 f4       	brne	.+28     	; 0x1062 <__addsf3x+0x30>
    1046:	9e f5       	brtc	.+102    	; 0x10ae <__addsf3x+0x7c>
    1048:	16 c2       	rjmp	.+1068   	; 0x1476 <__fp_zero>
    104a:	0e f4       	brtc	.+2      	; 0x104e <__addsf3x+0x1c>
    104c:	e0 95       	com	r30
    104e:	0b 2e       	mov	r0, r27
    1050:	ba 2f       	mov	r27, r26
    1052:	a0 2d       	mov	r26, r0
    1054:	0b 01       	movw	r0, r22
    1056:	b9 01       	movw	r22, r18
    1058:	90 01       	movw	r18, r0
    105a:	0c 01       	movw	r0, r24
    105c:	ca 01       	movw	r24, r20
    105e:	a0 01       	movw	r20, r0
    1060:	11 24       	eor	r1, r1
    1062:	ff 27       	eor	r31, r31
    1064:	59 1b       	sub	r21, r25
    1066:	99 f0       	breq	.+38     	; 0x108e <__addsf3x+0x5c>
    1068:	59 3f       	cpi	r21, 0xF9	; 249
    106a:	50 f4       	brcc	.+20     	; 0x1080 <__addsf3x+0x4e>
    106c:	50 3e       	cpi	r21, 0xE0	; 224
    106e:	68 f1       	brcs	.+90     	; 0x10ca <__addsf3x+0x98>
    1070:	1a 16       	cp	r1, r26
    1072:	f0 40       	sbci	r31, 0x00	; 0
    1074:	a2 2f       	mov	r26, r18
    1076:	23 2f       	mov	r18, r19
    1078:	34 2f       	mov	r19, r20
    107a:	44 27       	eor	r20, r20
    107c:	58 5f       	subi	r21, 0xF8	; 248
    107e:	f3 cf       	rjmp	.-26     	; 0x1066 <__addsf3x+0x34>
    1080:	46 95       	lsr	r20
    1082:	37 95       	ror	r19
    1084:	27 95       	ror	r18
    1086:	a7 95       	ror	r26
    1088:	f0 40       	sbci	r31, 0x00	; 0
    108a:	53 95       	inc	r21
    108c:	c9 f7       	brne	.-14     	; 0x1080 <__addsf3x+0x4e>
    108e:	7e f4       	brtc	.+30     	; 0x10ae <__addsf3x+0x7c>
    1090:	1f 16       	cp	r1, r31
    1092:	ba 0b       	sbc	r27, r26
    1094:	62 0b       	sbc	r22, r18
    1096:	73 0b       	sbc	r23, r19
    1098:	84 0b       	sbc	r24, r20
    109a:	ba f0       	brmi	.+46     	; 0x10ca <__addsf3x+0x98>
    109c:	91 50       	subi	r25, 0x01	; 1
    109e:	a1 f0       	breq	.+40     	; 0x10c8 <__addsf3x+0x96>
    10a0:	ff 0f       	add	r31, r31
    10a2:	bb 1f       	adc	r27, r27
    10a4:	66 1f       	adc	r22, r22
    10a6:	77 1f       	adc	r23, r23
    10a8:	88 1f       	adc	r24, r24
    10aa:	c2 f7       	brpl	.-16     	; 0x109c <__addsf3x+0x6a>
    10ac:	0e c0       	rjmp	.+28     	; 0x10ca <__addsf3x+0x98>
    10ae:	ba 0f       	add	r27, r26
    10b0:	62 1f       	adc	r22, r18
    10b2:	73 1f       	adc	r23, r19
    10b4:	84 1f       	adc	r24, r20
    10b6:	48 f4       	brcc	.+18     	; 0x10ca <__addsf3x+0x98>
    10b8:	87 95       	ror	r24
    10ba:	77 95       	ror	r23
    10bc:	67 95       	ror	r22
    10be:	b7 95       	ror	r27
    10c0:	f7 95       	ror	r31
    10c2:	9e 3f       	cpi	r25, 0xFE	; 254
    10c4:	08 f0       	brcs	.+2      	; 0x10c8 <__addsf3x+0x96>
    10c6:	b3 cf       	rjmp	.-154    	; 0x102e <__addsf3+0x1e>
    10c8:	93 95       	inc	r25
    10ca:	88 0f       	add	r24, r24
    10cc:	08 f0       	brcs	.+2      	; 0x10d0 <__addsf3x+0x9e>
    10ce:	99 27       	eor	r25, r25
    10d0:	ee 0f       	add	r30, r30
    10d2:	97 95       	ror	r25
    10d4:	87 95       	ror	r24
    10d6:	08 95       	ret
    10d8:	8d d1       	rcall	.+794    	; 0x13f4 <__fp_pscA>
    10da:	58 f0       	brcs	.+22     	; 0x10f2 <__addsf3x+0xc0>
    10dc:	80 e8       	ldi	r24, 0x80	; 128
    10de:	91 e0       	ldi	r25, 0x01	; 1
    10e0:	09 f4       	brne	.+2      	; 0x10e4 <__addsf3x+0xb2>
    10e2:	9e ef       	ldi	r25, 0xFE	; 254
    10e4:	8e d1       	rcall	.+796    	; 0x1402 <__fp_pscB>
    10e6:	28 f0       	brcs	.+10     	; 0x10f2 <__addsf3x+0xc0>
    10e8:	40 e8       	ldi	r20, 0x80	; 128
    10ea:	51 e0       	ldi	r21, 0x01	; 1
    10ec:	59 f4       	brne	.+22     	; 0x1104 <atan2+0xe>
    10ee:	5e ef       	ldi	r21, 0xFE	; 254
    10f0:	09 c0       	rjmp	.+18     	; 0x1104 <atan2+0xe>
    10f2:	58 c1       	rjmp	.+688    	; 0x13a4 <__fp_nan>
    10f4:	c0 c1       	rjmp	.+896    	; 0x1476 <__fp_zero>

000010f6 <atan2>:
    10f6:	e9 2f       	mov	r30, r25
    10f8:	e0 78       	andi	r30, 0x80	; 128
    10fa:	9b d1       	rcall	.+822    	; 0x1432 <__fp_split3>
    10fc:	68 f3       	brcs	.-38     	; 0x10d8 <__addsf3x+0xa6>
    10fe:	09 2e       	mov	r0, r25
    1100:	05 2a       	or	r0, r21
    1102:	c1 f3       	breq	.-16     	; 0x10f4 <__addsf3x+0xc2>
    1104:	26 17       	cp	r18, r22
    1106:	37 07       	cpc	r19, r23
    1108:	48 07       	cpc	r20, r24
    110a:	59 07       	cpc	r21, r25
    110c:	38 f0       	brcs	.+14     	; 0x111c <atan2+0x26>
    110e:	0e 2e       	mov	r0, r30
    1110:	07 f8       	bld	r0, 7
    1112:	e0 25       	eor	r30, r0
    1114:	69 f0       	breq	.+26     	; 0x1130 <atan2+0x3a>
    1116:	e0 25       	eor	r30, r0
    1118:	e0 64       	ori	r30, 0x40	; 64
    111a:	0a c0       	rjmp	.+20     	; 0x1130 <atan2+0x3a>
    111c:	ef 63       	ori	r30, 0x3F	; 63
    111e:	07 f8       	bld	r0, 7
    1120:	00 94       	com	r0
    1122:	07 fa       	bst	r0, 7
    1124:	db 01       	movw	r26, r22
    1126:	b9 01       	movw	r22, r18
    1128:	9d 01       	movw	r18, r26
    112a:	dc 01       	movw	r26, r24
    112c:	ca 01       	movw	r24, r20
    112e:	ad 01       	movw	r20, r26
    1130:	ef 93       	push	r30
    1132:	47 d0       	rcall	.+142    	; 0x11c2 <__divsf3_pse>
    1134:	6d d1       	rcall	.+730    	; 0x1410 <__fp_round>
    1136:	0a d0       	rcall	.+20     	; 0x114c <atan>
    1138:	5f 91       	pop	r21
    113a:	55 23       	and	r21, r21
    113c:	31 f0       	breq	.+12     	; 0x114a <atan2+0x54>
    113e:	2b ed       	ldi	r18, 0xDB	; 219
    1140:	3f e0       	ldi	r19, 0x0F	; 15
    1142:	49 e4       	ldi	r20, 0x49	; 73
    1144:	50 fd       	sbrc	r21, 0
    1146:	49 ec       	ldi	r20, 0xC9	; 201
    1148:	63 cf       	rjmp	.-314    	; 0x1010 <__addsf3>
    114a:	08 95       	ret

0000114c <atan>:
    114c:	df 93       	push	r29
    114e:	dd 27       	eor	r29, r29
    1150:	b9 2f       	mov	r27, r25
    1152:	bf 77       	andi	r27, 0x7F	; 127
    1154:	40 e8       	ldi	r20, 0x80	; 128
    1156:	5f e3       	ldi	r21, 0x3F	; 63
    1158:	16 16       	cp	r1, r22
    115a:	17 06       	cpc	r1, r23
    115c:	48 07       	cpc	r20, r24
    115e:	5b 07       	cpc	r21, r27
    1160:	10 f4       	brcc	.+4      	; 0x1166 <atan+0x1a>
    1162:	d9 2f       	mov	r29, r25
    1164:	93 d1       	rcall	.+806    	; 0x148c <inverse>
    1166:	9f 93       	push	r25
    1168:	8f 93       	push	r24
    116a:	7f 93       	push	r23
    116c:	6f 93       	push	r22
    116e:	f8 d1       	rcall	.+1008   	; 0x1560 <square>
    1170:	e6 e8       	ldi	r30, 0x86	; 134
    1172:	f1 e0       	ldi	r31, 0x01	; 1
    1174:	1a d1       	rcall	.+564    	; 0x13aa <__fp_powser>
    1176:	4c d1       	rcall	.+664    	; 0x1410 <__fp_round>
    1178:	2f 91       	pop	r18
    117a:	3f 91       	pop	r19
    117c:	4f 91       	pop	r20
    117e:	5f 91       	pop	r21
    1180:	98 d1       	rcall	.+816    	; 0x14b2 <__mulsf3x>
    1182:	dd 23       	and	r29, r29
    1184:	49 f0       	breq	.+18     	; 0x1198 <atan+0x4c>
    1186:	90 58       	subi	r25, 0x80	; 128
    1188:	a2 ea       	ldi	r26, 0xA2	; 162
    118a:	2a ed       	ldi	r18, 0xDA	; 218
    118c:	3f e0       	ldi	r19, 0x0F	; 15
    118e:	49 ec       	ldi	r20, 0xC9	; 201
    1190:	5f e3       	ldi	r21, 0x3F	; 63
    1192:	d0 78       	andi	r29, 0x80	; 128
    1194:	5d 27       	eor	r21, r29
    1196:	4d df       	rcall	.-358    	; 0x1032 <__addsf3x>
    1198:	df 91       	pop	r29
    119a:	3a c1       	rjmp	.+628    	; 0x1410 <__fp_round>

0000119c <__cmpsf2>:
    119c:	d9 d0       	rcall	.+434    	; 0x1350 <__fp_cmp>
    119e:	08 f4       	brcc	.+2      	; 0x11a2 <__cmpsf2+0x6>
    11a0:	81 e0       	ldi	r24, 0x01	; 1
    11a2:	08 95       	ret

000011a4 <__divsf3>:
    11a4:	0c d0       	rcall	.+24     	; 0x11be <__divsf3x>
    11a6:	34 c1       	rjmp	.+616    	; 0x1410 <__fp_round>
    11a8:	2c d1       	rcall	.+600    	; 0x1402 <__fp_pscB>
    11aa:	40 f0       	brcs	.+16     	; 0x11bc <__divsf3+0x18>
    11ac:	23 d1       	rcall	.+582    	; 0x13f4 <__fp_pscA>
    11ae:	30 f0       	brcs	.+12     	; 0x11bc <__divsf3+0x18>
    11b0:	21 f4       	brne	.+8      	; 0x11ba <__divsf3+0x16>
    11b2:	5f 3f       	cpi	r21, 0xFF	; 255
    11b4:	19 f0       	breq	.+6      	; 0x11bc <__divsf3+0x18>
    11b6:	f0 c0       	rjmp	.+480    	; 0x1398 <__fp_inf>
    11b8:	51 11       	cpse	r21, r1
    11ba:	5e c1       	rjmp	.+700    	; 0x1478 <__fp_szero>
    11bc:	f3 c0       	rjmp	.+486    	; 0x13a4 <__fp_nan>

000011be <__divsf3x>:
    11be:	39 d1       	rcall	.+626    	; 0x1432 <__fp_split3>
    11c0:	98 f3       	brcs	.-26     	; 0x11a8 <__divsf3+0x4>

000011c2 <__divsf3_pse>:
    11c2:	99 23       	and	r25, r25
    11c4:	c9 f3       	breq	.-14     	; 0x11b8 <__divsf3+0x14>
    11c6:	55 23       	and	r21, r21
    11c8:	b1 f3       	breq	.-20     	; 0x11b6 <__divsf3+0x12>
    11ca:	95 1b       	sub	r25, r21
    11cc:	55 0b       	sbc	r21, r21
    11ce:	bb 27       	eor	r27, r27
    11d0:	aa 27       	eor	r26, r26
    11d2:	62 17       	cp	r22, r18
    11d4:	73 07       	cpc	r23, r19
    11d6:	84 07       	cpc	r24, r20
    11d8:	38 f0       	brcs	.+14     	; 0x11e8 <__divsf3_pse+0x26>
    11da:	9f 5f       	subi	r25, 0xFF	; 255
    11dc:	5f 4f       	sbci	r21, 0xFF	; 255
    11de:	22 0f       	add	r18, r18
    11e0:	33 1f       	adc	r19, r19
    11e2:	44 1f       	adc	r20, r20
    11e4:	aa 1f       	adc	r26, r26
    11e6:	a9 f3       	breq	.-22     	; 0x11d2 <__divsf3_pse+0x10>
    11e8:	33 d0       	rcall	.+102    	; 0x1250 <__divsf3_pse+0x8e>
    11ea:	0e 2e       	mov	r0, r30
    11ec:	3a f0       	brmi	.+14     	; 0x11fc <__divsf3_pse+0x3a>
    11ee:	e0 e8       	ldi	r30, 0x80	; 128
    11f0:	30 d0       	rcall	.+96     	; 0x1252 <__divsf3_pse+0x90>
    11f2:	91 50       	subi	r25, 0x01	; 1
    11f4:	50 40       	sbci	r21, 0x00	; 0
    11f6:	e6 95       	lsr	r30
    11f8:	00 1c       	adc	r0, r0
    11fa:	ca f7       	brpl	.-14     	; 0x11ee <__divsf3_pse+0x2c>
    11fc:	29 d0       	rcall	.+82     	; 0x1250 <__divsf3_pse+0x8e>
    11fe:	fe 2f       	mov	r31, r30
    1200:	27 d0       	rcall	.+78     	; 0x1250 <__divsf3_pse+0x8e>
    1202:	66 0f       	add	r22, r22
    1204:	77 1f       	adc	r23, r23
    1206:	88 1f       	adc	r24, r24
    1208:	bb 1f       	adc	r27, r27
    120a:	26 17       	cp	r18, r22
    120c:	37 07       	cpc	r19, r23
    120e:	48 07       	cpc	r20, r24
    1210:	ab 07       	cpc	r26, r27
    1212:	b0 e8       	ldi	r27, 0x80	; 128
    1214:	09 f0       	breq	.+2      	; 0x1218 <__divsf3_pse+0x56>
    1216:	bb 0b       	sbc	r27, r27
    1218:	80 2d       	mov	r24, r0
    121a:	bf 01       	movw	r22, r30
    121c:	ff 27       	eor	r31, r31
    121e:	93 58       	subi	r25, 0x83	; 131
    1220:	5f 4f       	sbci	r21, 0xFF	; 255
    1222:	2a f0       	brmi	.+10     	; 0x122e <__divsf3_pse+0x6c>
    1224:	9e 3f       	cpi	r25, 0xFE	; 254
    1226:	51 05       	cpc	r21, r1
    1228:	68 f0       	brcs	.+26     	; 0x1244 <__divsf3_pse+0x82>
    122a:	b6 c0       	rjmp	.+364    	; 0x1398 <__fp_inf>
    122c:	25 c1       	rjmp	.+586    	; 0x1478 <__fp_szero>
    122e:	5f 3f       	cpi	r21, 0xFF	; 255
    1230:	ec f3       	brlt	.-6      	; 0x122c <__divsf3_pse+0x6a>
    1232:	98 3e       	cpi	r25, 0xE8	; 232
    1234:	dc f3       	brlt	.-10     	; 0x122c <__divsf3_pse+0x6a>
    1236:	86 95       	lsr	r24
    1238:	77 95       	ror	r23
    123a:	67 95       	ror	r22
    123c:	b7 95       	ror	r27
    123e:	f7 95       	ror	r31
    1240:	9f 5f       	subi	r25, 0xFF	; 255
    1242:	c9 f7       	brne	.-14     	; 0x1236 <__divsf3_pse+0x74>
    1244:	88 0f       	add	r24, r24
    1246:	91 1d       	adc	r25, r1
    1248:	96 95       	lsr	r25
    124a:	87 95       	ror	r24
    124c:	97 f9       	bld	r25, 7
    124e:	08 95       	ret
    1250:	e1 e0       	ldi	r30, 0x01	; 1
    1252:	66 0f       	add	r22, r22
    1254:	77 1f       	adc	r23, r23
    1256:	88 1f       	adc	r24, r24
    1258:	bb 1f       	adc	r27, r27
    125a:	62 17       	cp	r22, r18
    125c:	73 07       	cpc	r23, r19
    125e:	84 07       	cpc	r24, r20
    1260:	ba 07       	cpc	r27, r26
    1262:	20 f0       	brcs	.+8      	; 0x126c <__divsf3_pse+0xaa>
    1264:	62 1b       	sub	r22, r18
    1266:	73 0b       	sbc	r23, r19
    1268:	84 0b       	sbc	r24, r20
    126a:	ba 0b       	sbc	r27, r26
    126c:	ee 1f       	adc	r30, r30
    126e:	88 f7       	brcc	.-30     	; 0x1252 <__divsf3_pse+0x90>
    1270:	e0 95       	com	r30
    1272:	08 95       	ret

00001274 <__fixsfsi>:
    1274:	04 d0       	rcall	.+8      	; 0x127e <__fixunssfsi>
    1276:	68 94       	set
    1278:	b1 11       	cpse	r27, r1
    127a:	fe c0       	rjmp	.+508    	; 0x1478 <__fp_szero>
    127c:	08 95       	ret

0000127e <__fixunssfsi>:
    127e:	e1 d0       	rcall	.+450    	; 0x1442 <__fp_splitA>
    1280:	88 f0       	brcs	.+34     	; 0x12a4 <__fixunssfsi+0x26>
    1282:	9f 57       	subi	r25, 0x7F	; 127
    1284:	90 f0       	brcs	.+36     	; 0x12aa <__fixunssfsi+0x2c>
    1286:	b9 2f       	mov	r27, r25
    1288:	99 27       	eor	r25, r25
    128a:	b7 51       	subi	r27, 0x17	; 23
    128c:	a0 f0       	brcs	.+40     	; 0x12b6 <__fixunssfsi+0x38>
    128e:	d1 f0       	breq	.+52     	; 0x12c4 <__fixunssfsi+0x46>
    1290:	66 0f       	add	r22, r22
    1292:	77 1f       	adc	r23, r23
    1294:	88 1f       	adc	r24, r24
    1296:	99 1f       	adc	r25, r25
    1298:	1a f0       	brmi	.+6      	; 0x12a0 <__fixunssfsi+0x22>
    129a:	ba 95       	dec	r27
    129c:	c9 f7       	brne	.-14     	; 0x1290 <__fixunssfsi+0x12>
    129e:	12 c0       	rjmp	.+36     	; 0x12c4 <__fixunssfsi+0x46>
    12a0:	b1 30       	cpi	r27, 0x01	; 1
    12a2:	81 f0       	breq	.+32     	; 0x12c4 <__fixunssfsi+0x46>
    12a4:	e8 d0       	rcall	.+464    	; 0x1476 <__fp_zero>
    12a6:	b1 e0       	ldi	r27, 0x01	; 1
    12a8:	08 95       	ret
    12aa:	e5 c0       	rjmp	.+458    	; 0x1476 <__fp_zero>
    12ac:	67 2f       	mov	r22, r23
    12ae:	78 2f       	mov	r23, r24
    12b0:	88 27       	eor	r24, r24
    12b2:	b8 5f       	subi	r27, 0xF8	; 248
    12b4:	39 f0       	breq	.+14     	; 0x12c4 <__fixunssfsi+0x46>
    12b6:	b9 3f       	cpi	r27, 0xF9	; 249
    12b8:	cc f3       	brlt	.-14     	; 0x12ac <__fixunssfsi+0x2e>
    12ba:	86 95       	lsr	r24
    12bc:	77 95       	ror	r23
    12be:	67 95       	ror	r22
    12c0:	b3 95       	inc	r27
    12c2:	d9 f7       	brne	.-10     	; 0x12ba <__fixunssfsi+0x3c>
    12c4:	3e f4       	brtc	.+14     	; 0x12d4 <__fixunssfsi+0x56>
    12c6:	90 95       	com	r25
    12c8:	80 95       	com	r24
    12ca:	70 95       	com	r23
    12cc:	61 95       	neg	r22
    12ce:	7f 4f       	sbci	r23, 0xFF	; 255
    12d0:	8f 4f       	sbci	r24, 0xFF	; 255
    12d2:	9f 4f       	sbci	r25, 0xFF	; 255
    12d4:	08 95       	ret

000012d6 <__floatunsisf>:
    12d6:	e8 94       	clt
    12d8:	09 c0       	rjmp	.+18     	; 0x12ec <__floatsisf+0x12>

000012da <__floatsisf>:
    12da:	97 fb       	bst	r25, 7
    12dc:	3e f4       	brtc	.+14     	; 0x12ec <__floatsisf+0x12>
    12de:	90 95       	com	r25
    12e0:	80 95       	com	r24
    12e2:	70 95       	com	r23
    12e4:	61 95       	neg	r22
    12e6:	7f 4f       	sbci	r23, 0xFF	; 255
    12e8:	8f 4f       	sbci	r24, 0xFF	; 255
    12ea:	9f 4f       	sbci	r25, 0xFF	; 255
    12ec:	99 23       	and	r25, r25
    12ee:	a9 f0       	breq	.+42     	; 0x131a <__floatsisf+0x40>
    12f0:	f9 2f       	mov	r31, r25
    12f2:	96 e9       	ldi	r25, 0x96	; 150
    12f4:	bb 27       	eor	r27, r27
    12f6:	93 95       	inc	r25
    12f8:	f6 95       	lsr	r31
    12fa:	87 95       	ror	r24
    12fc:	77 95       	ror	r23
    12fe:	67 95       	ror	r22
    1300:	b7 95       	ror	r27
    1302:	f1 11       	cpse	r31, r1
    1304:	f8 cf       	rjmp	.-16     	; 0x12f6 <__floatsisf+0x1c>
    1306:	fa f4       	brpl	.+62     	; 0x1346 <__floatsisf+0x6c>
    1308:	bb 0f       	add	r27, r27
    130a:	11 f4       	brne	.+4      	; 0x1310 <__floatsisf+0x36>
    130c:	60 ff       	sbrs	r22, 0
    130e:	1b c0       	rjmp	.+54     	; 0x1346 <__floatsisf+0x6c>
    1310:	6f 5f       	subi	r22, 0xFF	; 255
    1312:	7f 4f       	sbci	r23, 0xFF	; 255
    1314:	8f 4f       	sbci	r24, 0xFF	; 255
    1316:	9f 4f       	sbci	r25, 0xFF	; 255
    1318:	16 c0       	rjmp	.+44     	; 0x1346 <__floatsisf+0x6c>
    131a:	88 23       	and	r24, r24
    131c:	11 f0       	breq	.+4      	; 0x1322 <__floatsisf+0x48>
    131e:	96 e9       	ldi	r25, 0x96	; 150
    1320:	11 c0       	rjmp	.+34     	; 0x1344 <__floatsisf+0x6a>
    1322:	77 23       	and	r23, r23
    1324:	21 f0       	breq	.+8      	; 0x132e <__floatsisf+0x54>
    1326:	9e e8       	ldi	r25, 0x8E	; 142
    1328:	87 2f       	mov	r24, r23
    132a:	76 2f       	mov	r23, r22
    132c:	05 c0       	rjmp	.+10     	; 0x1338 <__floatsisf+0x5e>
    132e:	66 23       	and	r22, r22
    1330:	71 f0       	breq	.+28     	; 0x134e <__floatsisf+0x74>
    1332:	96 e8       	ldi	r25, 0x86	; 134
    1334:	86 2f       	mov	r24, r22
    1336:	70 e0       	ldi	r23, 0x00	; 0
    1338:	60 e0       	ldi	r22, 0x00	; 0
    133a:	2a f0       	brmi	.+10     	; 0x1346 <__floatsisf+0x6c>
    133c:	9a 95       	dec	r25
    133e:	66 0f       	add	r22, r22
    1340:	77 1f       	adc	r23, r23
    1342:	88 1f       	adc	r24, r24
    1344:	da f7       	brpl	.-10     	; 0x133c <__floatsisf+0x62>
    1346:	88 0f       	add	r24, r24
    1348:	96 95       	lsr	r25
    134a:	87 95       	ror	r24
    134c:	97 f9       	bld	r25, 7
    134e:	08 95       	ret

00001350 <__fp_cmp>:
    1350:	99 0f       	add	r25, r25
    1352:	00 08       	sbc	r0, r0
    1354:	55 0f       	add	r21, r21
    1356:	aa 0b       	sbc	r26, r26
    1358:	e0 e8       	ldi	r30, 0x80	; 128
    135a:	fe ef       	ldi	r31, 0xFE	; 254
    135c:	16 16       	cp	r1, r22
    135e:	17 06       	cpc	r1, r23
    1360:	e8 07       	cpc	r30, r24
    1362:	f9 07       	cpc	r31, r25
    1364:	c0 f0       	brcs	.+48     	; 0x1396 <__fp_cmp+0x46>
    1366:	12 16       	cp	r1, r18
    1368:	13 06       	cpc	r1, r19
    136a:	e4 07       	cpc	r30, r20
    136c:	f5 07       	cpc	r31, r21
    136e:	98 f0       	brcs	.+38     	; 0x1396 <__fp_cmp+0x46>
    1370:	62 1b       	sub	r22, r18
    1372:	73 0b       	sbc	r23, r19
    1374:	84 0b       	sbc	r24, r20
    1376:	95 0b       	sbc	r25, r21
    1378:	39 f4       	brne	.+14     	; 0x1388 <__fp_cmp+0x38>
    137a:	0a 26       	eor	r0, r26
    137c:	61 f0       	breq	.+24     	; 0x1396 <__fp_cmp+0x46>
    137e:	23 2b       	or	r18, r19
    1380:	24 2b       	or	r18, r20
    1382:	25 2b       	or	r18, r21
    1384:	21 f4       	brne	.+8      	; 0x138e <__fp_cmp+0x3e>
    1386:	08 95       	ret
    1388:	0a 26       	eor	r0, r26
    138a:	09 f4       	brne	.+2      	; 0x138e <__fp_cmp+0x3e>
    138c:	a1 40       	sbci	r26, 0x01	; 1
    138e:	a6 95       	lsr	r26
    1390:	8f ef       	ldi	r24, 0xFF	; 255
    1392:	81 1d       	adc	r24, r1
    1394:	81 1d       	adc	r24, r1
    1396:	08 95       	ret

00001398 <__fp_inf>:
    1398:	97 f9       	bld	r25, 7
    139a:	9f 67       	ori	r25, 0x7F	; 127
    139c:	80 e8       	ldi	r24, 0x80	; 128
    139e:	70 e0       	ldi	r23, 0x00	; 0
    13a0:	60 e0       	ldi	r22, 0x00	; 0
    13a2:	08 95       	ret

000013a4 <__fp_nan>:
    13a4:	9f ef       	ldi	r25, 0xFF	; 255
    13a6:	80 ec       	ldi	r24, 0xC0	; 192
    13a8:	08 95       	ret

000013aa <__fp_powser>:
    13aa:	df 93       	push	r29
    13ac:	cf 93       	push	r28
    13ae:	1f 93       	push	r17
    13b0:	0f 93       	push	r16
    13b2:	ff 92       	push	r15
    13b4:	ef 92       	push	r14
    13b6:	df 92       	push	r13
    13b8:	7b 01       	movw	r14, r22
    13ba:	8c 01       	movw	r16, r24
    13bc:	68 94       	set
    13be:	05 c0       	rjmp	.+10     	; 0x13ca <__fp_powser+0x20>
    13c0:	da 2e       	mov	r13, r26
    13c2:	ef 01       	movw	r28, r30
    13c4:	76 d0       	rcall	.+236    	; 0x14b2 <__mulsf3x>
    13c6:	fe 01       	movw	r30, r28
    13c8:	e8 94       	clt
    13ca:	a5 91       	lpm	r26, Z+
    13cc:	25 91       	lpm	r18, Z+
    13ce:	35 91       	lpm	r19, Z+
    13d0:	45 91       	lpm	r20, Z+
    13d2:	55 91       	lpm	r21, Z+
    13d4:	ae f3       	brts	.-22     	; 0x13c0 <__fp_powser+0x16>
    13d6:	ef 01       	movw	r28, r30
    13d8:	2c de       	rcall	.-936    	; 0x1032 <__addsf3x>
    13da:	fe 01       	movw	r30, r28
    13dc:	97 01       	movw	r18, r14
    13de:	a8 01       	movw	r20, r16
    13e0:	da 94       	dec	r13
    13e2:	79 f7       	brne	.-34     	; 0x13c2 <__fp_powser+0x18>
    13e4:	df 90       	pop	r13
    13e6:	ef 90       	pop	r14
    13e8:	ff 90       	pop	r15
    13ea:	0f 91       	pop	r16
    13ec:	1f 91       	pop	r17
    13ee:	cf 91       	pop	r28
    13f0:	df 91       	pop	r29
    13f2:	08 95       	ret

000013f4 <__fp_pscA>:
    13f4:	00 24       	eor	r0, r0
    13f6:	0a 94       	dec	r0
    13f8:	16 16       	cp	r1, r22
    13fa:	17 06       	cpc	r1, r23
    13fc:	18 06       	cpc	r1, r24
    13fe:	09 06       	cpc	r0, r25
    1400:	08 95       	ret

00001402 <__fp_pscB>:
    1402:	00 24       	eor	r0, r0
    1404:	0a 94       	dec	r0
    1406:	12 16       	cp	r1, r18
    1408:	13 06       	cpc	r1, r19
    140a:	14 06       	cpc	r1, r20
    140c:	05 06       	cpc	r0, r21
    140e:	08 95       	ret

00001410 <__fp_round>:
    1410:	09 2e       	mov	r0, r25
    1412:	03 94       	inc	r0
    1414:	00 0c       	add	r0, r0
    1416:	11 f4       	brne	.+4      	; 0x141c <__fp_round+0xc>
    1418:	88 23       	and	r24, r24
    141a:	52 f0       	brmi	.+20     	; 0x1430 <__fp_round+0x20>
    141c:	bb 0f       	add	r27, r27
    141e:	40 f4       	brcc	.+16     	; 0x1430 <__fp_round+0x20>
    1420:	bf 2b       	or	r27, r31
    1422:	11 f4       	brne	.+4      	; 0x1428 <__fp_round+0x18>
    1424:	60 ff       	sbrs	r22, 0
    1426:	04 c0       	rjmp	.+8      	; 0x1430 <__fp_round+0x20>
    1428:	6f 5f       	subi	r22, 0xFF	; 255
    142a:	7f 4f       	sbci	r23, 0xFF	; 255
    142c:	8f 4f       	sbci	r24, 0xFF	; 255
    142e:	9f 4f       	sbci	r25, 0xFF	; 255
    1430:	08 95       	ret

00001432 <__fp_split3>:
    1432:	57 fd       	sbrc	r21, 7
    1434:	90 58       	subi	r25, 0x80	; 128
    1436:	44 0f       	add	r20, r20
    1438:	55 1f       	adc	r21, r21
    143a:	59 f0       	breq	.+22     	; 0x1452 <__fp_splitA+0x10>
    143c:	5f 3f       	cpi	r21, 0xFF	; 255
    143e:	71 f0       	breq	.+28     	; 0x145c <__fp_splitA+0x1a>
    1440:	47 95       	ror	r20

00001442 <__fp_splitA>:
    1442:	88 0f       	add	r24, r24
    1444:	97 fb       	bst	r25, 7
    1446:	99 1f       	adc	r25, r25
    1448:	61 f0       	breq	.+24     	; 0x1462 <__fp_splitA+0x20>
    144a:	9f 3f       	cpi	r25, 0xFF	; 255
    144c:	79 f0       	breq	.+30     	; 0x146c <__fp_splitA+0x2a>
    144e:	87 95       	ror	r24
    1450:	08 95       	ret
    1452:	12 16       	cp	r1, r18
    1454:	13 06       	cpc	r1, r19
    1456:	14 06       	cpc	r1, r20
    1458:	55 1f       	adc	r21, r21
    145a:	f2 cf       	rjmp	.-28     	; 0x1440 <__fp_split3+0xe>
    145c:	46 95       	lsr	r20
    145e:	f1 df       	rcall	.-30     	; 0x1442 <__fp_splitA>
    1460:	08 c0       	rjmp	.+16     	; 0x1472 <__fp_splitA+0x30>
    1462:	16 16       	cp	r1, r22
    1464:	17 06       	cpc	r1, r23
    1466:	18 06       	cpc	r1, r24
    1468:	99 1f       	adc	r25, r25
    146a:	f1 cf       	rjmp	.-30     	; 0x144e <__fp_splitA+0xc>
    146c:	86 95       	lsr	r24
    146e:	71 05       	cpc	r23, r1
    1470:	61 05       	cpc	r22, r1
    1472:	08 94       	sec
    1474:	08 95       	ret

00001476 <__fp_zero>:
    1476:	e8 94       	clt

00001478 <__fp_szero>:
    1478:	bb 27       	eor	r27, r27
    147a:	66 27       	eor	r22, r22
    147c:	77 27       	eor	r23, r23
    147e:	cb 01       	movw	r24, r22
    1480:	97 f9       	bld	r25, 7
    1482:	08 95       	ret

00001484 <__gesf2>:
    1484:	65 df       	rcall	.-310    	; 0x1350 <__fp_cmp>
    1486:	08 f4       	brcc	.+2      	; 0x148a <__gesf2+0x6>
    1488:	8f ef       	ldi	r24, 0xFF	; 255
    148a:	08 95       	ret

0000148c <inverse>:
    148c:	9b 01       	movw	r18, r22
    148e:	ac 01       	movw	r20, r24
    1490:	60 e0       	ldi	r22, 0x00	; 0
    1492:	70 e0       	ldi	r23, 0x00	; 0
    1494:	80 e8       	ldi	r24, 0x80	; 128
    1496:	9f e3       	ldi	r25, 0x3F	; 63
    1498:	85 ce       	rjmp	.-758    	; 0x11a4 <__divsf3>

0000149a <__mulsf3>:
    149a:	0b d0       	rcall	.+22     	; 0x14b2 <__mulsf3x>
    149c:	b9 cf       	rjmp	.-142    	; 0x1410 <__fp_round>
    149e:	aa df       	rcall	.-172    	; 0x13f4 <__fp_pscA>
    14a0:	28 f0       	brcs	.+10     	; 0x14ac <__mulsf3+0x12>
    14a2:	af df       	rcall	.-162    	; 0x1402 <__fp_pscB>
    14a4:	18 f0       	brcs	.+6      	; 0x14ac <__mulsf3+0x12>
    14a6:	95 23       	and	r25, r21
    14a8:	09 f0       	breq	.+2      	; 0x14ac <__mulsf3+0x12>
    14aa:	76 cf       	rjmp	.-276    	; 0x1398 <__fp_inf>
    14ac:	7b cf       	rjmp	.-266    	; 0x13a4 <__fp_nan>
    14ae:	11 24       	eor	r1, r1
    14b0:	e3 cf       	rjmp	.-58     	; 0x1478 <__fp_szero>

000014b2 <__mulsf3x>:
    14b2:	bf df       	rcall	.-130    	; 0x1432 <__fp_split3>
    14b4:	a0 f3       	brcs	.-24     	; 0x149e <__mulsf3+0x4>

000014b6 <__mulsf3_pse>:
    14b6:	95 9f       	mul	r25, r21
    14b8:	d1 f3       	breq	.-12     	; 0x14ae <__mulsf3+0x14>
    14ba:	95 0f       	add	r25, r21
    14bc:	50 e0       	ldi	r21, 0x00	; 0
    14be:	55 1f       	adc	r21, r21
    14c0:	62 9f       	mul	r22, r18
    14c2:	f0 01       	movw	r30, r0
    14c4:	72 9f       	mul	r23, r18
    14c6:	bb 27       	eor	r27, r27
    14c8:	f0 0d       	add	r31, r0
    14ca:	b1 1d       	adc	r27, r1
    14cc:	63 9f       	mul	r22, r19
    14ce:	aa 27       	eor	r26, r26
    14d0:	f0 0d       	add	r31, r0
    14d2:	b1 1d       	adc	r27, r1
    14d4:	aa 1f       	adc	r26, r26
    14d6:	64 9f       	mul	r22, r20
    14d8:	66 27       	eor	r22, r22
    14da:	b0 0d       	add	r27, r0
    14dc:	a1 1d       	adc	r26, r1
    14de:	66 1f       	adc	r22, r22
    14e0:	82 9f       	mul	r24, r18
    14e2:	22 27       	eor	r18, r18
    14e4:	b0 0d       	add	r27, r0
    14e6:	a1 1d       	adc	r26, r1
    14e8:	62 1f       	adc	r22, r18
    14ea:	73 9f       	mul	r23, r19
    14ec:	b0 0d       	add	r27, r0
    14ee:	a1 1d       	adc	r26, r1
    14f0:	62 1f       	adc	r22, r18
    14f2:	83 9f       	mul	r24, r19
    14f4:	a0 0d       	add	r26, r0
    14f6:	61 1d       	adc	r22, r1
    14f8:	22 1f       	adc	r18, r18
    14fa:	74 9f       	mul	r23, r20
    14fc:	33 27       	eor	r19, r19
    14fe:	a0 0d       	add	r26, r0
    1500:	61 1d       	adc	r22, r1
    1502:	23 1f       	adc	r18, r19
    1504:	84 9f       	mul	r24, r20
    1506:	60 0d       	add	r22, r0
    1508:	21 1d       	adc	r18, r1
    150a:	82 2f       	mov	r24, r18
    150c:	76 2f       	mov	r23, r22
    150e:	6a 2f       	mov	r22, r26
    1510:	11 24       	eor	r1, r1
    1512:	9f 57       	subi	r25, 0x7F	; 127
    1514:	50 40       	sbci	r21, 0x00	; 0
    1516:	8a f0       	brmi	.+34     	; 0x153a <__mulsf3_pse+0x84>
    1518:	e1 f0       	breq	.+56     	; 0x1552 <__mulsf3_pse+0x9c>
    151a:	88 23       	and	r24, r24
    151c:	4a f0       	brmi	.+18     	; 0x1530 <__mulsf3_pse+0x7a>
    151e:	ee 0f       	add	r30, r30
    1520:	ff 1f       	adc	r31, r31
    1522:	bb 1f       	adc	r27, r27
    1524:	66 1f       	adc	r22, r22
    1526:	77 1f       	adc	r23, r23
    1528:	88 1f       	adc	r24, r24
    152a:	91 50       	subi	r25, 0x01	; 1
    152c:	50 40       	sbci	r21, 0x00	; 0
    152e:	a9 f7       	brne	.-22     	; 0x151a <__mulsf3_pse+0x64>
    1530:	9e 3f       	cpi	r25, 0xFE	; 254
    1532:	51 05       	cpc	r21, r1
    1534:	70 f0       	brcs	.+28     	; 0x1552 <__mulsf3_pse+0x9c>
    1536:	30 cf       	rjmp	.-416    	; 0x1398 <__fp_inf>
    1538:	9f cf       	rjmp	.-194    	; 0x1478 <__fp_szero>
    153a:	5f 3f       	cpi	r21, 0xFF	; 255
    153c:	ec f3       	brlt	.-6      	; 0x1538 <__mulsf3_pse+0x82>
    153e:	98 3e       	cpi	r25, 0xE8	; 232
    1540:	dc f3       	brlt	.-10     	; 0x1538 <__mulsf3_pse+0x82>
    1542:	86 95       	lsr	r24
    1544:	77 95       	ror	r23
    1546:	67 95       	ror	r22
    1548:	b7 95       	ror	r27
    154a:	f7 95       	ror	r31
    154c:	e7 95       	ror	r30
    154e:	9f 5f       	subi	r25, 0xFF	; 255
    1550:	c1 f7       	brne	.-16     	; 0x1542 <__mulsf3_pse+0x8c>
    1552:	fe 2b       	or	r31, r30
    1554:	88 0f       	add	r24, r24
    1556:	91 1d       	adc	r25, r1
    1558:	96 95       	lsr	r25
    155a:	87 95       	ror	r24
    155c:	97 f9       	bld	r25, 7
    155e:	08 95       	ret

00001560 <square>:
    1560:	9b 01       	movw	r18, r22
    1562:	ac 01       	movw	r20, r24
    1564:	9a cf       	rjmp	.-204    	; 0x149a <__mulsf3>

00001566 <__divmodhi4>:
    1566:	97 fb       	bst	r25, 7
    1568:	07 2e       	mov	r0, r23
    156a:	16 f4       	brtc	.+4      	; 0x1570 <__divmodhi4+0xa>
    156c:	00 94       	com	r0
    156e:	06 d0       	rcall	.+12     	; 0x157c <__divmodhi4_neg1>
    1570:	77 fd       	sbrc	r23, 7
    1572:	08 d0       	rcall	.+16     	; 0x1584 <__divmodhi4_neg2>
    1574:	3e d0       	rcall	.+124    	; 0x15f2 <__udivmodhi4>
    1576:	07 fc       	sbrc	r0, 7
    1578:	05 d0       	rcall	.+10     	; 0x1584 <__divmodhi4_neg2>
    157a:	3e f4       	brtc	.+14     	; 0x158a <__divmodhi4_exit>

0000157c <__divmodhi4_neg1>:
    157c:	90 95       	com	r25
    157e:	81 95       	neg	r24
    1580:	9f 4f       	sbci	r25, 0xFF	; 255
    1582:	08 95       	ret

00001584 <__divmodhi4_neg2>:
    1584:	70 95       	com	r23
    1586:	61 95       	neg	r22
    1588:	7f 4f       	sbci	r23, 0xFF	; 255

0000158a <__divmodhi4_exit>:
    158a:	08 95       	ret

0000158c <__divmodsi4>:
    158c:	05 2e       	mov	r0, r21
    158e:	97 fb       	bst	r25, 7
    1590:	16 f4       	brtc	.+4      	; 0x1596 <__divmodsi4+0xa>
    1592:	00 94       	com	r0
    1594:	0f d0       	rcall	.+30     	; 0x15b4 <__negsi2>
    1596:	57 fd       	sbrc	r21, 7
    1598:	05 d0       	rcall	.+10     	; 0x15a4 <__divmodsi4_neg2>
    159a:	3f d0       	rcall	.+126    	; 0x161a <__udivmodsi4>
    159c:	07 fc       	sbrc	r0, 7
    159e:	02 d0       	rcall	.+4      	; 0x15a4 <__divmodsi4_neg2>
    15a0:	46 f4       	brtc	.+16     	; 0x15b2 <__divmodsi4_exit>
    15a2:	08 c0       	rjmp	.+16     	; 0x15b4 <__negsi2>

000015a4 <__divmodsi4_neg2>:
    15a4:	50 95       	com	r21
    15a6:	40 95       	com	r20
    15a8:	30 95       	com	r19
    15aa:	21 95       	neg	r18
    15ac:	3f 4f       	sbci	r19, 0xFF	; 255
    15ae:	4f 4f       	sbci	r20, 0xFF	; 255
    15b0:	5f 4f       	sbci	r21, 0xFF	; 255

000015b2 <__divmodsi4_exit>:
    15b2:	08 95       	ret

000015b4 <__negsi2>:
    15b4:	90 95       	com	r25
    15b6:	80 95       	com	r24
    15b8:	70 95       	com	r23
    15ba:	61 95       	neg	r22
    15bc:	7f 4f       	sbci	r23, 0xFF	; 255
    15be:	8f 4f       	sbci	r24, 0xFF	; 255
    15c0:	9f 4f       	sbci	r25, 0xFF	; 255
    15c2:	08 95       	ret

000015c4 <__tablejump2__>:
    15c4:	ee 0f       	add	r30, r30
    15c6:	ff 1f       	adc	r31, r31
    15c8:	88 1f       	adc	r24, r24
    15ca:	8b bf       	out	0x3b, r24	; 59
    15cc:	07 90       	elpm	r0, Z+
    15ce:	f6 91       	elpm	r31, Z
    15d0:	e0 2d       	mov	r30, r0
    15d2:	19 94       	eijmp

000015d4 <__umulhisi3>:
    15d4:	a2 9f       	mul	r26, r18
    15d6:	b0 01       	movw	r22, r0
    15d8:	b3 9f       	mul	r27, r19
    15da:	c0 01       	movw	r24, r0
    15dc:	a3 9f       	mul	r26, r19
    15de:	70 0d       	add	r23, r0
    15e0:	81 1d       	adc	r24, r1
    15e2:	11 24       	eor	r1, r1
    15e4:	91 1d       	adc	r25, r1
    15e6:	b2 9f       	mul	r27, r18
    15e8:	70 0d       	add	r23, r0
    15ea:	81 1d       	adc	r24, r1
    15ec:	11 24       	eor	r1, r1
    15ee:	91 1d       	adc	r25, r1
    15f0:	08 95       	ret

000015f2 <__udivmodhi4>:
    15f2:	aa 1b       	sub	r26, r26
    15f4:	bb 1b       	sub	r27, r27
    15f6:	51 e1       	ldi	r21, 0x11	; 17
    15f8:	07 c0       	rjmp	.+14     	; 0x1608 <__udivmodhi4_ep>

000015fa <__udivmodhi4_loop>:
    15fa:	aa 1f       	adc	r26, r26
    15fc:	bb 1f       	adc	r27, r27
    15fe:	a6 17       	cp	r26, r22
    1600:	b7 07       	cpc	r27, r23
    1602:	10 f0       	brcs	.+4      	; 0x1608 <__udivmodhi4_ep>
    1604:	a6 1b       	sub	r26, r22
    1606:	b7 0b       	sbc	r27, r23

00001608 <__udivmodhi4_ep>:
    1608:	88 1f       	adc	r24, r24
    160a:	99 1f       	adc	r25, r25
    160c:	5a 95       	dec	r21
    160e:	a9 f7       	brne	.-22     	; 0x15fa <__udivmodhi4_loop>
    1610:	80 95       	com	r24
    1612:	90 95       	com	r25
    1614:	bc 01       	movw	r22, r24
    1616:	cd 01       	movw	r24, r26
    1618:	08 95       	ret

0000161a <__udivmodsi4>:
    161a:	a1 e2       	ldi	r26, 0x21	; 33
    161c:	1a 2e       	mov	r1, r26
    161e:	aa 1b       	sub	r26, r26
    1620:	bb 1b       	sub	r27, r27
    1622:	fd 01       	movw	r30, r26
    1624:	0d c0       	rjmp	.+26     	; 0x1640 <__udivmodsi4_ep>

00001626 <__udivmodsi4_loop>:
    1626:	aa 1f       	adc	r26, r26
    1628:	bb 1f       	adc	r27, r27
    162a:	ee 1f       	adc	r30, r30
    162c:	ff 1f       	adc	r31, r31
    162e:	a2 17       	cp	r26, r18
    1630:	b3 07       	cpc	r27, r19
    1632:	e4 07       	cpc	r30, r20
    1634:	f5 07       	cpc	r31, r21
    1636:	20 f0       	brcs	.+8      	; 0x1640 <__udivmodsi4_ep>
    1638:	a2 1b       	sub	r26, r18
    163a:	b3 0b       	sbc	r27, r19
    163c:	e4 0b       	sbc	r30, r20
    163e:	f5 0b       	sbc	r31, r21

00001640 <__udivmodsi4_ep>:
    1640:	66 1f       	adc	r22, r22
    1642:	77 1f       	adc	r23, r23
    1644:	88 1f       	adc	r24, r24
    1646:	99 1f       	adc	r25, r25
    1648:	1a 94       	dec	r1
    164a:	69 f7       	brne	.-38     	; 0x1626 <__udivmodsi4_loop>
    164c:	60 95       	com	r22
    164e:	70 95       	com	r23
    1650:	80 95       	com	r24
    1652:	90 95       	com	r25
    1654:	9b 01       	movw	r18, r22
    1656:	ac 01       	movw	r20, r24
    1658:	bd 01       	movw	r22, r26
    165a:	cf 01       	movw	r24, r30
    165c:	08 95       	ret

0000165e <fdevopen>:
    165e:	0f 93       	push	r16
    1660:	1f 93       	push	r17
    1662:	cf 93       	push	r28
    1664:	df 93       	push	r29
    1666:	00 97       	sbiw	r24, 0x00	; 0
    1668:	31 f4       	brne	.+12     	; 0x1676 <fdevopen+0x18>
    166a:	61 15       	cp	r22, r1
    166c:	71 05       	cpc	r23, r1
    166e:	19 f4       	brne	.+6      	; 0x1676 <fdevopen+0x18>
    1670:	80 e0       	ldi	r24, 0x00	; 0
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	39 c0       	rjmp	.+114    	; 0x16e8 <fdevopen+0x8a>
    1676:	8b 01       	movw	r16, r22
    1678:	ec 01       	movw	r28, r24
    167a:	6e e0       	ldi	r22, 0x0E	; 14
    167c:	70 e0       	ldi	r23, 0x00	; 0
    167e:	81 e0       	ldi	r24, 0x01	; 1
    1680:	90 e0       	ldi	r25, 0x00	; 0
    1682:	47 d2       	rcall	.+1166   	; 0x1b12 <calloc>
    1684:	fc 01       	movw	r30, r24
    1686:	89 2b       	or	r24, r25
    1688:	99 f3       	breq	.-26     	; 0x1670 <fdevopen+0x12>
    168a:	80 e8       	ldi	r24, 0x80	; 128
    168c:	83 83       	std	Z+3, r24	; 0x03
    168e:	01 15       	cp	r16, r1
    1690:	11 05       	cpc	r17, r1
    1692:	71 f0       	breq	.+28     	; 0x16b0 <fdevopen+0x52>
    1694:	13 87       	std	Z+11, r17	; 0x0b
    1696:	02 87       	std	Z+10, r16	; 0x0a
    1698:	81 e8       	ldi	r24, 0x81	; 129
    169a:	83 83       	std	Z+3, r24	; 0x03
    169c:	80 91 f6 03 	lds	r24, 0x03F6	; 0x8003f6 <__iob>
    16a0:	90 91 f7 03 	lds	r25, 0x03F7	; 0x8003f7 <__iob+0x1>
    16a4:	89 2b       	or	r24, r25
    16a6:	21 f4       	brne	.+8      	; 0x16b0 <fdevopen+0x52>
    16a8:	f0 93 f7 03 	sts	0x03F7, r31	; 0x8003f7 <__iob+0x1>
    16ac:	e0 93 f6 03 	sts	0x03F6, r30	; 0x8003f6 <__iob>
    16b0:	20 97       	sbiw	r28, 0x00	; 0
    16b2:	c9 f0       	breq	.+50     	; 0x16e6 <fdevopen+0x88>
    16b4:	d1 87       	std	Z+9, r29	; 0x09
    16b6:	c0 87       	std	Z+8, r28	; 0x08
    16b8:	83 81       	ldd	r24, Z+3	; 0x03
    16ba:	82 60       	ori	r24, 0x02	; 2
    16bc:	83 83       	std	Z+3, r24	; 0x03
    16be:	80 91 f8 03 	lds	r24, 0x03F8	; 0x8003f8 <__iob+0x2>
    16c2:	90 91 f9 03 	lds	r25, 0x03F9	; 0x8003f9 <__iob+0x3>
    16c6:	89 2b       	or	r24, r25
    16c8:	71 f4       	brne	.+28     	; 0x16e6 <fdevopen+0x88>
    16ca:	f0 93 f9 03 	sts	0x03F9, r31	; 0x8003f9 <__iob+0x3>
    16ce:	e0 93 f8 03 	sts	0x03F8, r30	; 0x8003f8 <__iob+0x2>
    16d2:	80 91 fa 03 	lds	r24, 0x03FA	; 0x8003fa <__iob+0x4>
    16d6:	90 91 fb 03 	lds	r25, 0x03FB	; 0x8003fb <__iob+0x5>
    16da:	89 2b       	or	r24, r25
    16dc:	21 f4       	brne	.+8      	; 0x16e6 <fdevopen+0x88>
    16de:	f0 93 fb 03 	sts	0x03FB, r31	; 0x8003fb <__iob+0x5>
    16e2:	e0 93 fa 03 	sts	0x03FA, r30	; 0x8003fa <__iob+0x4>
    16e6:	cf 01       	movw	r24, r30
    16e8:	df 91       	pop	r29
    16ea:	cf 91       	pop	r28
    16ec:	1f 91       	pop	r17
    16ee:	0f 91       	pop	r16
    16f0:	08 95       	ret

000016f2 <printf>:
    16f2:	cf 93       	push	r28
    16f4:	df 93       	push	r29
    16f6:	cd b7       	in	r28, 0x3d	; 61
    16f8:	de b7       	in	r29, 0x3e	; 62
    16fa:	ae 01       	movw	r20, r28
    16fc:	4a 5f       	subi	r20, 0xFA	; 250
    16fe:	5f 4f       	sbci	r21, 0xFF	; 255
    1700:	fa 01       	movw	r30, r20
    1702:	61 91       	ld	r22, Z+
    1704:	71 91       	ld	r23, Z+
    1706:	af 01       	movw	r20, r30
    1708:	80 91 f8 03 	lds	r24, 0x03F8	; 0x8003f8 <__iob+0x2>
    170c:	90 91 f9 03 	lds	r25, 0x03F9	; 0x8003f9 <__iob+0x3>
    1710:	03 d0       	rcall	.+6      	; 0x1718 <vfprintf>
    1712:	df 91       	pop	r29
    1714:	cf 91       	pop	r28
    1716:	08 95       	ret

00001718 <vfprintf>:
    1718:	2f 92       	push	r2
    171a:	3f 92       	push	r3
    171c:	4f 92       	push	r4
    171e:	5f 92       	push	r5
    1720:	6f 92       	push	r6
    1722:	7f 92       	push	r7
    1724:	8f 92       	push	r8
    1726:	9f 92       	push	r9
    1728:	af 92       	push	r10
    172a:	bf 92       	push	r11
    172c:	cf 92       	push	r12
    172e:	df 92       	push	r13
    1730:	ef 92       	push	r14
    1732:	ff 92       	push	r15
    1734:	0f 93       	push	r16
    1736:	1f 93       	push	r17
    1738:	cf 93       	push	r28
    173a:	df 93       	push	r29
    173c:	cd b7       	in	r28, 0x3d	; 61
    173e:	de b7       	in	r29, 0x3e	; 62
    1740:	2b 97       	sbiw	r28, 0x0b	; 11
    1742:	0f b6       	in	r0, 0x3f	; 63
    1744:	f8 94       	cli
    1746:	de bf       	out	0x3e, r29	; 62
    1748:	0f be       	out	0x3f, r0	; 63
    174a:	cd bf       	out	0x3d, r28	; 61
    174c:	6c 01       	movw	r12, r24
    174e:	7b 01       	movw	r14, r22
    1750:	8a 01       	movw	r16, r20
    1752:	fc 01       	movw	r30, r24
    1754:	17 82       	std	Z+7, r1	; 0x07
    1756:	16 82       	std	Z+6, r1	; 0x06
    1758:	83 81       	ldd	r24, Z+3	; 0x03
    175a:	81 ff       	sbrs	r24, 1
    175c:	bf c1       	rjmp	.+894    	; 0x1adc <vfprintf+0x3c4>
    175e:	ce 01       	movw	r24, r28
    1760:	01 96       	adiw	r24, 0x01	; 1
    1762:	3c 01       	movw	r6, r24
    1764:	f6 01       	movw	r30, r12
    1766:	93 81       	ldd	r25, Z+3	; 0x03
    1768:	f7 01       	movw	r30, r14
    176a:	93 fd       	sbrc	r25, 3
    176c:	85 91       	lpm	r24, Z+
    176e:	93 ff       	sbrs	r25, 3
    1770:	81 91       	ld	r24, Z+
    1772:	7f 01       	movw	r14, r30
    1774:	88 23       	and	r24, r24
    1776:	09 f4       	brne	.+2      	; 0x177a <vfprintf+0x62>
    1778:	ad c1       	rjmp	.+858    	; 0x1ad4 <vfprintf+0x3bc>
    177a:	85 32       	cpi	r24, 0x25	; 37
    177c:	39 f4       	brne	.+14     	; 0x178c <vfprintf+0x74>
    177e:	93 fd       	sbrc	r25, 3
    1780:	85 91       	lpm	r24, Z+
    1782:	93 ff       	sbrs	r25, 3
    1784:	81 91       	ld	r24, Z+
    1786:	7f 01       	movw	r14, r30
    1788:	85 32       	cpi	r24, 0x25	; 37
    178a:	21 f4       	brne	.+8      	; 0x1794 <vfprintf+0x7c>
    178c:	b6 01       	movw	r22, r12
    178e:	90 e0       	ldi	r25, 0x00	; 0
    1790:	18 d3       	rcall	.+1584   	; 0x1dc2 <fputc>
    1792:	e8 cf       	rjmp	.-48     	; 0x1764 <vfprintf+0x4c>
    1794:	91 2c       	mov	r9, r1
    1796:	21 2c       	mov	r2, r1
    1798:	31 2c       	mov	r3, r1
    179a:	ff e1       	ldi	r31, 0x1F	; 31
    179c:	f3 15       	cp	r31, r3
    179e:	d8 f0       	brcs	.+54     	; 0x17d6 <vfprintf+0xbe>
    17a0:	8b 32       	cpi	r24, 0x2B	; 43
    17a2:	79 f0       	breq	.+30     	; 0x17c2 <vfprintf+0xaa>
    17a4:	38 f4       	brcc	.+14     	; 0x17b4 <vfprintf+0x9c>
    17a6:	80 32       	cpi	r24, 0x20	; 32
    17a8:	79 f0       	breq	.+30     	; 0x17c8 <vfprintf+0xb0>
    17aa:	83 32       	cpi	r24, 0x23	; 35
    17ac:	a1 f4       	brne	.+40     	; 0x17d6 <vfprintf+0xbe>
    17ae:	23 2d       	mov	r18, r3
    17b0:	20 61       	ori	r18, 0x10	; 16
    17b2:	1d c0       	rjmp	.+58     	; 0x17ee <vfprintf+0xd6>
    17b4:	8d 32       	cpi	r24, 0x2D	; 45
    17b6:	61 f0       	breq	.+24     	; 0x17d0 <vfprintf+0xb8>
    17b8:	80 33       	cpi	r24, 0x30	; 48
    17ba:	69 f4       	brne	.+26     	; 0x17d6 <vfprintf+0xbe>
    17bc:	23 2d       	mov	r18, r3
    17be:	21 60       	ori	r18, 0x01	; 1
    17c0:	16 c0       	rjmp	.+44     	; 0x17ee <vfprintf+0xd6>
    17c2:	83 2d       	mov	r24, r3
    17c4:	82 60       	ori	r24, 0x02	; 2
    17c6:	38 2e       	mov	r3, r24
    17c8:	e3 2d       	mov	r30, r3
    17ca:	e4 60       	ori	r30, 0x04	; 4
    17cc:	3e 2e       	mov	r3, r30
    17ce:	2a c0       	rjmp	.+84     	; 0x1824 <vfprintf+0x10c>
    17d0:	f3 2d       	mov	r31, r3
    17d2:	f8 60       	ori	r31, 0x08	; 8
    17d4:	1d c0       	rjmp	.+58     	; 0x1810 <vfprintf+0xf8>
    17d6:	37 fc       	sbrc	r3, 7
    17d8:	2d c0       	rjmp	.+90     	; 0x1834 <vfprintf+0x11c>
    17da:	20 ed       	ldi	r18, 0xD0	; 208
    17dc:	28 0f       	add	r18, r24
    17de:	2a 30       	cpi	r18, 0x0A	; 10
    17e0:	40 f0       	brcs	.+16     	; 0x17f2 <vfprintf+0xda>
    17e2:	8e 32       	cpi	r24, 0x2E	; 46
    17e4:	b9 f4       	brne	.+46     	; 0x1814 <vfprintf+0xfc>
    17e6:	36 fc       	sbrc	r3, 6
    17e8:	75 c1       	rjmp	.+746    	; 0x1ad4 <vfprintf+0x3bc>
    17ea:	23 2d       	mov	r18, r3
    17ec:	20 64       	ori	r18, 0x40	; 64
    17ee:	32 2e       	mov	r3, r18
    17f0:	19 c0       	rjmp	.+50     	; 0x1824 <vfprintf+0x10c>
    17f2:	36 fe       	sbrs	r3, 6
    17f4:	06 c0       	rjmp	.+12     	; 0x1802 <vfprintf+0xea>
    17f6:	8a e0       	ldi	r24, 0x0A	; 10
    17f8:	98 9e       	mul	r9, r24
    17fa:	20 0d       	add	r18, r0
    17fc:	11 24       	eor	r1, r1
    17fe:	92 2e       	mov	r9, r18
    1800:	11 c0       	rjmp	.+34     	; 0x1824 <vfprintf+0x10c>
    1802:	ea e0       	ldi	r30, 0x0A	; 10
    1804:	2e 9e       	mul	r2, r30
    1806:	20 0d       	add	r18, r0
    1808:	11 24       	eor	r1, r1
    180a:	22 2e       	mov	r2, r18
    180c:	f3 2d       	mov	r31, r3
    180e:	f0 62       	ori	r31, 0x20	; 32
    1810:	3f 2e       	mov	r3, r31
    1812:	08 c0       	rjmp	.+16     	; 0x1824 <vfprintf+0x10c>
    1814:	8c 36       	cpi	r24, 0x6C	; 108
    1816:	21 f4       	brne	.+8      	; 0x1820 <vfprintf+0x108>
    1818:	83 2d       	mov	r24, r3
    181a:	80 68       	ori	r24, 0x80	; 128
    181c:	38 2e       	mov	r3, r24
    181e:	02 c0       	rjmp	.+4      	; 0x1824 <vfprintf+0x10c>
    1820:	88 36       	cpi	r24, 0x68	; 104
    1822:	41 f4       	brne	.+16     	; 0x1834 <vfprintf+0x11c>
    1824:	f7 01       	movw	r30, r14
    1826:	93 fd       	sbrc	r25, 3
    1828:	85 91       	lpm	r24, Z+
    182a:	93 ff       	sbrs	r25, 3
    182c:	81 91       	ld	r24, Z+
    182e:	7f 01       	movw	r14, r30
    1830:	81 11       	cpse	r24, r1
    1832:	b3 cf       	rjmp	.-154    	; 0x179a <vfprintf+0x82>
    1834:	98 2f       	mov	r25, r24
    1836:	9f 7d       	andi	r25, 0xDF	; 223
    1838:	95 54       	subi	r25, 0x45	; 69
    183a:	93 30       	cpi	r25, 0x03	; 3
    183c:	28 f4       	brcc	.+10     	; 0x1848 <vfprintf+0x130>
    183e:	0c 5f       	subi	r16, 0xFC	; 252
    1840:	1f 4f       	sbci	r17, 0xFF	; 255
    1842:	9f e3       	ldi	r25, 0x3F	; 63
    1844:	99 83       	std	Y+1, r25	; 0x01
    1846:	0d c0       	rjmp	.+26     	; 0x1862 <vfprintf+0x14a>
    1848:	83 36       	cpi	r24, 0x63	; 99
    184a:	31 f0       	breq	.+12     	; 0x1858 <vfprintf+0x140>
    184c:	83 37       	cpi	r24, 0x73	; 115
    184e:	71 f0       	breq	.+28     	; 0x186c <vfprintf+0x154>
    1850:	83 35       	cpi	r24, 0x53	; 83
    1852:	09 f0       	breq	.+2      	; 0x1856 <vfprintf+0x13e>
    1854:	55 c0       	rjmp	.+170    	; 0x1900 <vfprintf+0x1e8>
    1856:	20 c0       	rjmp	.+64     	; 0x1898 <vfprintf+0x180>
    1858:	f8 01       	movw	r30, r16
    185a:	80 81       	ld	r24, Z
    185c:	89 83       	std	Y+1, r24	; 0x01
    185e:	0e 5f       	subi	r16, 0xFE	; 254
    1860:	1f 4f       	sbci	r17, 0xFF	; 255
    1862:	88 24       	eor	r8, r8
    1864:	83 94       	inc	r8
    1866:	91 2c       	mov	r9, r1
    1868:	53 01       	movw	r10, r6
    186a:	12 c0       	rjmp	.+36     	; 0x1890 <vfprintf+0x178>
    186c:	28 01       	movw	r4, r16
    186e:	f2 e0       	ldi	r31, 0x02	; 2
    1870:	4f 0e       	add	r4, r31
    1872:	51 1c       	adc	r5, r1
    1874:	f8 01       	movw	r30, r16
    1876:	a0 80       	ld	r10, Z
    1878:	b1 80       	ldd	r11, Z+1	; 0x01
    187a:	36 fe       	sbrs	r3, 6
    187c:	03 c0       	rjmp	.+6      	; 0x1884 <vfprintf+0x16c>
    187e:	69 2d       	mov	r22, r9
    1880:	70 e0       	ldi	r23, 0x00	; 0
    1882:	02 c0       	rjmp	.+4      	; 0x1888 <vfprintf+0x170>
    1884:	6f ef       	ldi	r22, 0xFF	; 255
    1886:	7f ef       	ldi	r23, 0xFF	; 255
    1888:	c5 01       	movw	r24, r10
    188a:	90 d2       	rcall	.+1312   	; 0x1dac <strnlen>
    188c:	4c 01       	movw	r8, r24
    188e:	82 01       	movw	r16, r4
    1890:	f3 2d       	mov	r31, r3
    1892:	ff 77       	andi	r31, 0x7F	; 127
    1894:	3f 2e       	mov	r3, r31
    1896:	15 c0       	rjmp	.+42     	; 0x18c2 <vfprintf+0x1aa>
    1898:	28 01       	movw	r4, r16
    189a:	22 e0       	ldi	r18, 0x02	; 2
    189c:	42 0e       	add	r4, r18
    189e:	51 1c       	adc	r5, r1
    18a0:	f8 01       	movw	r30, r16
    18a2:	a0 80       	ld	r10, Z
    18a4:	b1 80       	ldd	r11, Z+1	; 0x01
    18a6:	36 fe       	sbrs	r3, 6
    18a8:	03 c0       	rjmp	.+6      	; 0x18b0 <vfprintf+0x198>
    18aa:	69 2d       	mov	r22, r9
    18ac:	70 e0       	ldi	r23, 0x00	; 0
    18ae:	02 c0       	rjmp	.+4      	; 0x18b4 <vfprintf+0x19c>
    18b0:	6f ef       	ldi	r22, 0xFF	; 255
    18b2:	7f ef       	ldi	r23, 0xFF	; 255
    18b4:	c5 01       	movw	r24, r10
    18b6:	68 d2       	rcall	.+1232   	; 0x1d88 <strnlen_P>
    18b8:	4c 01       	movw	r8, r24
    18ba:	f3 2d       	mov	r31, r3
    18bc:	f0 68       	ori	r31, 0x80	; 128
    18be:	3f 2e       	mov	r3, r31
    18c0:	82 01       	movw	r16, r4
    18c2:	33 fc       	sbrc	r3, 3
    18c4:	19 c0       	rjmp	.+50     	; 0x18f8 <vfprintf+0x1e0>
    18c6:	82 2d       	mov	r24, r2
    18c8:	90 e0       	ldi	r25, 0x00	; 0
    18ca:	88 16       	cp	r8, r24
    18cc:	99 06       	cpc	r9, r25
    18ce:	a0 f4       	brcc	.+40     	; 0x18f8 <vfprintf+0x1e0>
    18d0:	b6 01       	movw	r22, r12
    18d2:	80 e2       	ldi	r24, 0x20	; 32
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	75 d2       	rcall	.+1258   	; 0x1dc2 <fputc>
    18d8:	2a 94       	dec	r2
    18da:	f5 cf       	rjmp	.-22     	; 0x18c6 <vfprintf+0x1ae>
    18dc:	f5 01       	movw	r30, r10
    18de:	37 fc       	sbrc	r3, 7
    18e0:	85 91       	lpm	r24, Z+
    18e2:	37 fe       	sbrs	r3, 7
    18e4:	81 91       	ld	r24, Z+
    18e6:	5f 01       	movw	r10, r30
    18e8:	b6 01       	movw	r22, r12
    18ea:	90 e0       	ldi	r25, 0x00	; 0
    18ec:	6a d2       	rcall	.+1236   	; 0x1dc2 <fputc>
    18ee:	21 10       	cpse	r2, r1
    18f0:	2a 94       	dec	r2
    18f2:	21 e0       	ldi	r18, 0x01	; 1
    18f4:	82 1a       	sub	r8, r18
    18f6:	91 08       	sbc	r9, r1
    18f8:	81 14       	cp	r8, r1
    18fa:	91 04       	cpc	r9, r1
    18fc:	79 f7       	brne	.-34     	; 0x18dc <vfprintf+0x1c4>
    18fe:	e1 c0       	rjmp	.+450    	; 0x1ac2 <vfprintf+0x3aa>
    1900:	84 36       	cpi	r24, 0x64	; 100
    1902:	11 f0       	breq	.+4      	; 0x1908 <vfprintf+0x1f0>
    1904:	89 36       	cpi	r24, 0x69	; 105
    1906:	39 f5       	brne	.+78     	; 0x1956 <vfprintf+0x23e>
    1908:	f8 01       	movw	r30, r16
    190a:	37 fe       	sbrs	r3, 7
    190c:	07 c0       	rjmp	.+14     	; 0x191c <vfprintf+0x204>
    190e:	60 81       	ld	r22, Z
    1910:	71 81       	ldd	r23, Z+1	; 0x01
    1912:	82 81       	ldd	r24, Z+2	; 0x02
    1914:	93 81       	ldd	r25, Z+3	; 0x03
    1916:	0c 5f       	subi	r16, 0xFC	; 252
    1918:	1f 4f       	sbci	r17, 0xFF	; 255
    191a:	08 c0       	rjmp	.+16     	; 0x192c <vfprintf+0x214>
    191c:	60 81       	ld	r22, Z
    191e:	71 81       	ldd	r23, Z+1	; 0x01
    1920:	07 2e       	mov	r0, r23
    1922:	00 0c       	add	r0, r0
    1924:	88 0b       	sbc	r24, r24
    1926:	99 0b       	sbc	r25, r25
    1928:	0e 5f       	subi	r16, 0xFE	; 254
    192a:	1f 4f       	sbci	r17, 0xFF	; 255
    192c:	f3 2d       	mov	r31, r3
    192e:	ff 76       	andi	r31, 0x6F	; 111
    1930:	3f 2e       	mov	r3, r31
    1932:	97 ff       	sbrs	r25, 7
    1934:	09 c0       	rjmp	.+18     	; 0x1948 <vfprintf+0x230>
    1936:	90 95       	com	r25
    1938:	80 95       	com	r24
    193a:	70 95       	com	r23
    193c:	61 95       	neg	r22
    193e:	7f 4f       	sbci	r23, 0xFF	; 255
    1940:	8f 4f       	sbci	r24, 0xFF	; 255
    1942:	9f 4f       	sbci	r25, 0xFF	; 255
    1944:	f0 68       	ori	r31, 0x80	; 128
    1946:	3f 2e       	mov	r3, r31
    1948:	2a e0       	ldi	r18, 0x0A	; 10
    194a:	30 e0       	ldi	r19, 0x00	; 0
    194c:	a3 01       	movw	r20, r6
    194e:	75 d2       	rcall	.+1258   	; 0x1e3a <__ultoa_invert>
    1950:	88 2e       	mov	r8, r24
    1952:	86 18       	sub	r8, r6
    1954:	44 c0       	rjmp	.+136    	; 0x19de <vfprintf+0x2c6>
    1956:	85 37       	cpi	r24, 0x75	; 117
    1958:	31 f4       	brne	.+12     	; 0x1966 <vfprintf+0x24e>
    195a:	23 2d       	mov	r18, r3
    195c:	2f 7e       	andi	r18, 0xEF	; 239
    195e:	b2 2e       	mov	r11, r18
    1960:	2a e0       	ldi	r18, 0x0A	; 10
    1962:	30 e0       	ldi	r19, 0x00	; 0
    1964:	25 c0       	rjmp	.+74     	; 0x19b0 <vfprintf+0x298>
    1966:	93 2d       	mov	r25, r3
    1968:	99 7f       	andi	r25, 0xF9	; 249
    196a:	b9 2e       	mov	r11, r25
    196c:	8f 36       	cpi	r24, 0x6F	; 111
    196e:	c1 f0       	breq	.+48     	; 0x19a0 <vfprintf+0x288>
    1970:	18 f4       	brcc	.+6      	; 0x1978 <vfprintf+0x260>
    1972:	88 35       	cpi	r24, 0x58	; 88
    1974:	79 f0       	breq	.+30     	; 0x1994 <vfprintf+0x27c>
    1976:	ae c0       	rjmp	.+348    	; 0x1ad4 <vfprintf+0x3bc>
    1978:	80 37       	cpi	r24, 0x70	; 112
    197a:	19 f0       	breq	.+6      	; 0x1982 <vfprintf+0x26a>
    197c:	88 37       	cpi	r24, 0x78	; 120
    197e:	21 f0       	breq	.+8      	; 0x1988 <vfprintf+0x270>
    1980:	a9 c0       	rjmp	.+338    	; 0x1ad4 <vfprintf+0x3bc>
    1982:	e9 2f       	mov	r30, r25
    1984:	e0 61       	ori	r30, 0x10	; 16
    1986:	be 2e       	mov	r11, r30
    1988:	b4 fe       	sbrs	r11, 4
    198a:	0d c0       	rjmp	.+26     	; 0x19a6 <vfprintf+0x28e>
    198c:	fb 2d       	mov	r31, r11
    198e:	f4 60       	ori	r31, 0x04	; 4
    1990:	bf 2e       	mov	r11, r31
    1992:	09 c0       	rjmp	.+18     	; 0x19a6 <vfprintf+0x28e>
    1994:	34 fe       	sbrs	r3, 4
    1996:	0a c0       	rjmp	.+20     	; 0x19ac <vfprintf+0x294>
    1998:	29 2f       	mov	r18, r25
    199a:	26 60       	ori	r18, 0x06	; 6
    199c:	b2 2e       	mov	r11, r18
    199e:	06 c0       	rjmp	.+12     	; 0x19ac <vfprintf+0x294>
    19a0:	28 e0       	ldi	r18, 0x08	; 8
    19a2:	30 e0       	ldi	r19, 0x00	; 0
    19a4:	05 c0       	rjmp	.+10     	; 0x19b0 <vfprintf+0x298>
    19a6:	20 e1       	ldi	r18, 0x10	; 16
    19a8:	30 e0       	ldi	r19, 0x00	; 0
    19aa:	02 c0       	rjmp	.+4      	; 0x19b0 <vfprintf+0x298>
    19ac:	20 e1       	ldi	r18, 0x10	; 16
    19ae:	32 e0       	ldi	r19, 0x02	; 2
    19b0:	f8 01       	movw	r30, r16
    19b2:	b7 fe       	sbrs	r11, 7
    19b4:	07 c0       	rjmp	.+14     	; 0x19c4 <vfprintf+0x2ac>
    19b6:	60 81       	ld	r22, Z
    19b8:	71 81       	ldd	r23, Z+1	; 0x01
    19ba:	82 81       	ldd	r24, Z+2	; 0x02
    19bc:	93 81       	ldd	r25, Z+3	; 0x03
    19be:	0c 5f       	subi	r16, 0xFC	; 252
    19c0:	1f 4f       	sbci	r17, 0xFF	; 255
    19c2:	06 c0       	rjmp	.+12     	; 0x19d0 <vfprintf+0x2b8>
    19c4:	60 81       	ld	r22, Z
    19c6:	71 81       	ldd	r23, Z+1	; 0x01
    19c8:	80 e0       	ldi	r24, 0x00	; 0
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	0e 5f       	subi	r16, 0xFE	; 254
    19ce:	1f 4f       	sbci	r17, 0xFF	; 255
    19d0:	a3 01       	movw	r20, r6
    19d2:	33 d2       	rcall	.+1126   	; 0x1e3a <__ultoa_invert>
    19d4:	88 2e       	mov	r8, r24
    19d6:	86 18       	sub	r8, r6
    19d8:	fb 2d       	mov	r31, r11
    19da:	ff 77       	andi	r31, 0x7F	; 127
    19dc:	3f 2e       	mov	r3, r31
    19de:	36 fe       	sbrs	r3, 6
    19e0:	0d c0       	rjmp	.+26     	; 0x19fc <vfprintf+0x2e4>
    19e2:	23 2d       	mov	r18, r3
    19e4:	2e 7f       	andi	r18, 0xFE	; 254
    19e6:	a2 2e       	mov	r10, r18
    19e8:	89 14       	cp	r8, r9
    19ea:	58 f4       	brcc	.+22     	; 0x1a02 <vfprintf+0x2ea>
    19ec:	34 fe       	sbrs	r3, 4
    19ee:	0b c0       	rjmp	.+22     	; 0x1a06 <vfprintf+0x2ee>
    19f0:	32 fc       	sbrc	r3, 2
    19f2:	09 c0       	rjmp	.+18     	; 0x1a06 <vfprintf+0x2ee>
    19f4:	83 2d       	mov	r24, r3
    19f6:	8e 7e       	andi	r24, 0xEE	; 238
    19f8:	a8 2e       	mov	r10, r24
    19fa:	05 c0       	rjmp	.+10     	; 0x1a06 <vfprintf+0x2ee>
    19fc:	b8 2c       	mov	r11, r8
    19fe:	a3 2c       	mov	r10, r3
    1a00:	03 c0       	rjmp	.+6      	; 0x1a08 <vfprintf+0x2f0>
    1a02:	b8 2c       	mov	r11, r8
    1a04:	01 c0       	rjmp	.+2      	; 0x1a08 <vfprintf+0x2f0>
    1a06:	b9 2c       	mov	r11, r9
    1a08:	a4 fe       	sbrs	r10, 4
    1a0a:	0f c0       	rjmp	.+30     	; 0x1a2a <vfprintf+0x312>
    1a0c:	fe 01       	movw	r30, r28
    1a0e:	e8 0d       	add	r30, r8
    1a10:	f1 1d       	adc	r31, r1
    1a12:	80 81       	ld	r24, Z
    1a14:	80 33       	cpi	r24, 0x30	; 48
    1a16:	21 f4       	brne	.+8      	; 0x1a20 <vfprintf+0x308>
    1a18:	9a 2d       	mov	r25, r10
    1a1a:	99 7e       	andi	r25, 0xE9	; 233
    1a1c:	a9 2e       	mov	r10, r25
    1a1e:	09 c0       	rjmp	.+18     	; 0x1a32 <vfprintf+0x31a>
    1a20:	a2 fe       	sbrs	r10, 2
    1a22:	06 c0       	rjmp	.+12     	; 0x1a30 <vfprintf+0x318>
    1a24:	b3 94       	inc	r11
    1a26:	b3 94       	inc	r11
    1a28:	04 c0       	rjmp	.+8      	; 0x1a32 <vfprintf+0x31a>
    1a2a:	8a 2d       	mov	r24, r10
    1a2c:	86 78       	andi	r24, 0x86	; 134
    1a2e:	09 f0       	breq	.+2      	; 0x1a32 <vfprintf+0x31a>
    1a30:	b3 94       	inc	r11
    1a32:	a3 fc       	sbrc	r10, 3
    1a34:	10 c0       	rjmp	.+32     	; 0x1a56 <vfprintf+0x33e>
    1a36:	a0 fe       	sbrs	r10, 0
    1a38:	06 c0       	rjmp	.+12     	; 0x1a46 <vfprintf+0x32e>
    1a3a:	b2 14       	cp	r11, r2
    1a3c:	80 f4       	brcc	.+32     	; 0x1a5e <vfprintf+0x346>
    1a3e:	28 0c       	add	r2, r8
    1a40:	92 2c       	mov	r9, r2
    1a42:	9b 18       	sub	r9, r11
    1a44:	0d c0       	rjmp	.+26     	; 0x1a60 <vfprintf+0x348>
    1a46:	b2 14       	cp	r11, r2
    1a48:	58 f4       	brcc	.+22     	; 0x1a60 <vfprintf+0x348>
    1a4a:	b6 01       	movw	r22, r12
    1a4c:	80 e2       	ldi	r24, 0x20	; 32
    1a4e:	90 e0       	ldi	r25, 0x00	; 0
    1a50:	b8 d1       	rcall	.+880    	; 0x1dc2 <fputc>
    1a52:	b3 94       	inc	r11
    1a54:	f8 cf       	rjmp	.-16     	; 0x1a46 <vfprintf+0x32e>
    1a56:	b2 14       	cp	r11, r2
    1a58:	18 f4       	brcc	.+6      	; 0x1a60 <vfprintf+0x348>
    1a5a:	2b 18       	sub	r2, r11
    1a5c:	02 c0       	rjmp	.+4      	; 0x1a62 <vfprintf+0x34a>
    1a5e:	98 2c       	mov	r9, r8
    1a60:	21 2c       	mov	r2, r1
    1a62:	a4 fe       	sbrs	r10, 4
    1a64:	0f c0       	rjmp	.+30     	; 0x1a84 <vfprintf+0x36c>
    1a66:	b6 01       	movw	r22, r12
    1a68:	80 e3       	ldi	r24, 0x30	; 48
    1a6a:	90 e0       	ldi	r25, 0x00	; 0
    1a6c:	aa d1       	rcall	.+852    	; 0x1dc2 <fputc>
    1a6e:	a2 fe       	sbrs	r10, 2
    1a70:	16 c0       	rjmp	.+44     	; 0x1a9e <vfprintf+0x386>
    1a72:	a1 fc       	sbrc	r10, 1
    1a74:	03 c0       	rjmp	.+6      	; 0x1a7c <vfprintf+0x364>
    1a76:	88 e7       	ldi	r24, 0x78	; 120
    1a78:	90 e0       	ldi	r25, 0x00	; 0
    1a7a:	02 c0       	rjmp	.+4      	; 0x1a80 <vfprintf+0x368>
    1a7c:	88 e5       	ldi	r24, 0x58	; 88
    1a7e:	90 e0       	ldi	r25, 0x00	; 0
    1a80:	b6 01       	movw	r22, r12
    1a82:	0c c0       	rjmp	.+24     	; 0x1a9c <vfprintf+0x384>
    1a84:	8a 2d       	mov	r24, r10
    1a86:	86 78       	andi	r24, 0x86	; 134
    1a88:	51 f0       	breq	.+20     	; 0x1a9e <vfprintf+0x386>
    1a8a:	a1 fe       	sbrs	r10, 1
    1a8c:	02 c0       	rjmp	.+4      	; 0x1a92 <vfprintf+0x37a>
    1a8e:	8b e2       	ldi	r24, 0x2B	; 43
    1a90:	01 c0       	rjmp	.+2      	; 0x1a94 <vfprintf+0x37c>
    1a92:	80 e2       	ldi	r24, 0x20	; 32
    1a94:	a7 fc       	sbrc	r10, 7
    1a96:	8d e2       	ldi	r24, 0x2D	; 45
    1a98:	b6 01       	movw	r22, r12
    1a9a:	90 e0       	ldi	r25, 0x00	; 0
    1a9c:	92 d1       	rcall	.+804    	; 0x1dc2 <fputc>
    1a9e:	89 14       	cp	r8, r9
    1aa0:	30 f4       	brcc	.+12     	; 0x1aae <vfprintf+0x396>
    1aa2:	b6 01       	movw	r22, r12
    1aa4:	80 e3       	ldi	r24, 0x30	; 48
    1aa6:	90 e0       	ldi	r25, 0x00	; 0
    1aa8:	8c d1       	rcall	.+792    	; 0x1dc2 <fputc>
    1aaa:	9a 94       	dec	r9
    1aac:	f8 cf       	rjmp	.-16     	; 0x1a9e <vfprintf+0x386>
    1aae:	8a 94       	dec	r8
    1ab0:	f3 01       	movw	r30, r6
    1ab2:	e8 0d       	add	r30, r8
    1ab4:	f1 1d       	adc	r31, r1
    1ab6:	80 81       	ld	r24, Z
    1ab8:	b6 01       	movw	r22, r12
    1aba:	90 e0       	ldi	r25, 0x00	; 0
    1abc:	82 d1       	rcall	.+772    	; 0x1dc2 <fputc>
    1abe:	81 10       	cpse	r8, r1
    1ac0:	f6 cf       	rjmp	.-20     	; 0x1aae <vfprintf+0x396>
    1ac2:	22 20       	and	r2, r2
    1ac4:	09 f4       	brne	.+2      	; 0x1ac8 <vfprintf+0x3b0>
    1ac6:	4e ce       	rjmp	.-868    	; 0x1764 <vfprintf+0x4c>
    1ac8:	b6 01       	movw	r22, r12
    1aca:	80 e2       	ldi	r24, 0x20	; 32
    1acc:	90 e0       	ldi	r25, 0x00	; 0
    1ace:	79 d1       	rcall	.+754    	; 0x1dc2 <fputc>
    1ad0:	2a 94       	dec	r2
    1ad2:	f7 cf       	rjmp	.-18     	; 0x1ac2 <vfprintf+0x3aa>
    1ad4:	f6 01       	movw	r30, r12
    1ad6:	86 81       	ldd	r24, Z+6	; 0x06
    1ad8:	97 81       	ldd	r25, Z+7	; 0x07
    1ada:	02 c0       	rjmp	.+4      	; 0x1ae0 <vfprintf+0x3c8>
    1adc:	8f ef       	ldi	r24, 0xFF	; 255
    1ade:	9f ef       	ldi	r25, 0xFF	; 255
    1ae0:	2b 96       	adiw	r28, 0x0b	; 11
    1ae2:	0f b6       	in	r0, 0x3f	; 63
    1ae4:	f8 94       	cli
    1ae6:	de bf       	out	0x3e, r29	; 62
    1ae8:	0f be       	out	0x3f, r0	; 63
    1aea:	cd bf       	out	0x3d, r28	; 61
    1aec:	df 91       	pop	r29
    1aee:	cf 91       	pop	r28
    1af0:	1f 91       	pop	r17
    1af2:	0f 91       	pop	r16
    1af4:	ff 90       	pop	r15
    1af6:	ef 90       	pop	r14
    1af8:	df 90       	pop	r13
    1afa:	cf 90       	pop	r12
    1afc:	bf 90       	pop	r11
    1afe:	af 90       	pop	r10
    1b00:	9f 90       	pop	r9
    1b02:	8f 90       	pop	r8
    1b04:	7f 90       	pop	r7
    1b06:	6f 90       	pop	r6
    1b08:	5f 90       	pop	r5
    1b0a:	4f 90       	pop	r4
    1b0c:	3f 90       	pop	r3
    1b0e:	2f 90       	pop	r2
    1b10:	08 95       	ret

00001b12 <calloc>:
    1b12:	0f 93       	push	r16
    1b14:	1f 93       	push	r17
    1b16:	cf 93       	push	r28
    1b18:	df 93       	push	r29
    1b1a:	86 9f       	mul	r24, r22
    1b1c:	80 01       	movw	r16, r0
    1b1e:	87 9f       	mul	r24, r23
    1b20:	10 0d       	add	r17, r0
    1b22:	96 9f       	mul	r25, r22
    1b24:	10 0d       	add	r17, r0
    1b26:	11 24       	eor	r1, r1
    1b28:	c8 01       	movw	r24, r16
    1b2a:	0d d0       	rcall	.+26     	; 0x1b46 <malloc>
    1b2c:	ec 01       	movw	r28, r24
    1b2e:	00 97       	sbiw	r24, 0x00	; 0
    1b30:	21 f0       	breq	.+8      	; 0x1b3a <calloc+0x28>
    1b32:	a8 01       	movw	r20, r16
    1b34:	60 e0       	ldi	r22, 0x00	; 0
    1b36:	70 e0       	ldi	r23, 0x00	; 0
    1b38:	32 d1       	rcall	.+612    	; 0x1d9e <memset>
    1b3a:	ce 01       	movw	r24, r28
    1b3c:	df 91       	pop	r29
    1b3e:	cf 91       	pop	r28
    1b40:	1f 91       	pop	r17
    1b42:	0f 91       	pop	r16
    1b44:	08 95       	ret

00001b46 <malloc>:
    1b46:	0f 93       	push	r16
    1b48:	1f 93       	push	r17
    1b4a:	cf 93       	push	r28
    1b4c:	df 93       	push	r29
    1b4e:	82 30       	cpi	r24, 0x02	; 2
    1b50:	91 05       	cpc	r25, r1
    1b52:	10 f4       	brcc	.+4      	; 0x1b58 <malloc+0x12>
    1b54:	82 e0       	ldi	r24, 0x02	; 2
    1b56:	90 e0       	ldi	r25, 0x00	; 0
    1b58:	e0 91 fe 03 	lds	r30, 0x03FE	; 0x8003fe <__flp>
    1b5c:	f0 91 ff 03 	lds	r31, 0x03FF	; 0x8003ff <__flp+0x1>
    1b60:	20 e0       	ldi	r18, 0x00	; 0
    1b62:	30 e0       	ldi	r19, 0x00	; 0
    1b64:	a0 e0       	ldi	r26, 0x00	; 0
    1b66:	b0 e0       	ldi	r27, 0x00	; 0
    1b68:	30 97       	sbiw	r30, 0x00	; 0
    1b6a:	19 f1       	breq	.+70     	; 0x1bb2 <malloc+0x6c>
    1b6c:	40 81       	ld	r20, Z
    1b6e:	51 81       	ldd	r21, Z+1	; 0x01
    1b70:	02 81       	ldd	r16, Z+2	; 0x02
    1b72:	13 81       	ldd	r17, Z+3	; 0x03
    1b74:	48 17       	cp	r20, r24
    1b76:	59 07       	cpc	r21, r25
    1b78:	c8 f0       	brcs	.+50     	; 0x1bac <malloc+0x66>
    1b7a:	84 17       	cp	r24, r20
    1b7c:	95 07       	cpc	r25, r21
    1b7e:	69 f4       	brne	.+26     	; 0x1b9a <malloc+0x54>
    1b80:	10 97       	sbiw	r26, 0x00	; 0
    1b82:	31 f0       	breq	.+12     	; 0x1b90 <malloc+0x4a>
    1b84:	12 96       	adiw	r26, 0x02	; 2
    1b86:	0c 93       	st	X, r16
    1b88:	12 97       	sbiw	r26, 0x02	; 2
    1b8a:	13 96       	adiw	r26, 0x03	; 3
    1b8c:	1c 93       	st	X, r17
    1b8e:	27 c0       	rjmp	.+78     	; 0x1bde <malloc+0x98>
    1b90:	00 93 fe 03 	sts	0x03FE, r16	; 0x8003fe <__flp>
    1b94:	10 93 ff 03 	sts	0x03FF, r17	; 0x8003ff <__flp+0x1>
    1b98:	22 c0       	rjmp	.+68     	; 0x1bde <malloc+0x98>
    1b9a:	21 15       	cp	r18, r1
    1b9c:	31 05       	cpc	r19, r1
    1b9e:	19 f0       	breq	.+6      	; 0x1ba6 <malloc+0x60>
    1ba0:	42 17       	cp	r20, r18
    1ba2:	53 07       	cpc	r21, r19
    1ba4:	18 f4       	brcc	.+6      	; 0x1bac <malloc+0x66>
    1ba6:	9a 01       	movw	r18, r20
    1ba8:	bd 01       	movw	r22, r26
    1baa:	ef 01       	movw	r28, r30
    1bac:	df 01       	movw	r26, r30
    1bae:	f8 01       	movw	r30, r16
    1bb0:	db cf       	rjmp	.-74     	; 0x1b68 <malloc+0x22>
    1bb2:	21 15       	cp	r18, r1
    1bb4:	31 05       	cpc	r19, r1
    1bb6:	f9 f0       	breq	.+62     	; 0x1bf6 <malloc+0xb0>
    1bb8:	28 1b       	sub	r18, r24
    1bba:	39 0b       	sbc	r19, r25
    1bbc:	24 30       	cpi	r18, 0x04	; 4
    1bbe:	31 05       	cpc	r19, r1
    1bc0:	80 f4       	brcc	.+32     	; 0x1be2 <malloc+0x9c>
    1bc2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc4:	9b 81       	ldd	r25, Y+3	; 0x03
    1bc6:	61 15       	cp	r22, r1
    1bc8:	71 05       	cpc	r23, r1
    1bca:	21 f0       	breq	.+8      	; 0x1bd4 <malloc+0x8e>
    1bcc:	fb 01       	movw	r30, r22
    1bce:	93 83       	std	Z+3, r25	; 0x03
    1bd0:	82 83       	std	Z+2, r24	; 0x02
    1bd2:	04 c0       	rjmp	.+8      	; 0x1bdc <malloc+0x96>
    1bd4:	90 93 ff 03 	sts	0x03FF, r25	; 0x8003ff <__flp+0x1>
    1bd8:	80 93 fe 03 	sts	0x03FE, r24	; 0x8003fe <__flp>
    1bdc:	fe 01       	movw	r30, r28
    1bde:	32 96       	adiw	r30, 0x02	; 2
    1be0:	44 c0       	rjmp	.+136    	; 0x1c6a <malloc+0x124>
    1be2:	fe 01       	movw	r30, r28
    1be4:	e2 0f       	add	r30, r18
    1be6:	f3 1f       	adc	r31, r19
    1be8:	81 93       	st	Z+, r24
    1bea:	91 93       	st	Z+, r25
    1bec:	22 50       	subi	r18, 0x02	; 2
    1bee:	31 09       	sbc	r19, r1
    1bf0:	39 83       	std	Y+1, r19	; 0x01
    1bf2:	28 83       	st	Y, r18
    1bf4:	3a c0       	rjmp	.+116    	; 0x1c6a <malloc+0x124>
    1bf6:	20 91 fc 03 	lds	r18, 0x03FC	; 0x8003fc <__brkval>
    1bfa:	30 91 fd 03 	lds	r19, 0x03FD	; 0x8003fd <__brkval+0x1>
    1bfe:	23 2b       	or	r18, r19
    1c00:	41 f4       	brne	.+16     	; 0x1c12 <malloc+0xcc>
    1c02:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1c06:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1c0a:	30 93 fd 03 	sts	0x03FD, r19	; 0x8003fd <__brkval+0x1>
    1c0e:	20 93 fc 03 	sts	0x03FC, r18	; 0x8003fc <__brkval>
    1c12:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1c16:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1c1a:	21 15       	cp	r18, r1
    1c1c:	31 05       	cpc	r19, r1
    1c1e:	41 f4       	brne	.+16     	; 0x1c30 <malloc+0xea>
    1c20:	2d b7       	in	r18, 0x3d	; 61
    1c22:	3e b7       	in	r19, 0x3e	; 62
    1c24:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1c28:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1c2c:	24 1b       	sub	r18, r20
    1c2e:	35 0b       	sbc	r19, r21
    1c30:	e0 91 fc 03 	lds	r30, 0x03FC	; 0x8003fc <__brkval>
    1c34:	f0 91 fd 03 	lds	r31, 0x03FD	; 0x8003fd <__brkval+0x1>
    1c38:	e2 17       	cp	r30, r18
    1c3a:	f3 07       	cpc	r31, r19
    1c3c:	a0 f4       	brcc	.+40     	; 0x1c66 <malloc+0x120>
    1c3e:	2e 1b       	sub	r18, r30
    1c40:	3f 0b       	sbc	r19, r31
    1c42:	28 17       	cp	r18, r24
    1c44:	39 07       	cpc	r19, r25
    1c46:	78 f0       	brcs	.+30     	; 0x1c66 <malloc+0x120>
    1c48:	ac 01       	movw	r20, r24
    1c4a:	4e 5f       	subi	r20, 0xFE	; 254
    1c4c:	5f 4f       	sbci	r21, 0xFF	; 255
    1c4e:	24 17       	cp	r18, r20
    1c50:	35 07       	cpc	r19, r21
    1c52:	48 f0       	brcs	.+18     	; 0x1c66 <malloc+0x120>
    1c54:	4e 0f       	add	r20, r30
    1c56:	5f 1f       	adc	r21, r31
    1c58:	50 93 fd 03 	sts	0x03FD, r21	; 0x8003fd <__brkval+0x1>
    1c5c:	40 93 fc 03 	sts	0x03FC, r20	; 0x8003fc <__brkval>
    1c60:	81 93       	st	Z+, r24
    1c62:	91 93       	st	Z+, r25
    1c64:	02 c0       	rjmp	.+4      	; 0x1c6a <malloc+0x124>
    1c66:	e0 e0       	ldi	r30, 0x00	; 0
    1c68:	f0 e0       	ldi	r31, 0x00	; 0
    1c6a:	cf 01       	movw	r24, r30
    1c6c:	df 91       	pop	r29
    1c6e:	cf 91       	pop	r28
    1c70:	1f 91       	pop	r17
    1c72:	0f 91       	pop	r16
    1c74:	08 95       	ret

00001c76 <free>:
    1c76:	cf 93       	push	r28
    1c78:	df 93       	push	r29
    1c7a:	00 97       	sbiw	r24, 0x00	; 0
    1c7c:	09 f4       	brne	.+2      	; 0x1c80 <free+0xa>
    1c7e:	81 c0       	rjmp	.+258    	; 0x1d82 <free+0x10c>
    1c80:	fc 01       	movw	r30, r24
    1c82:	32 97       	sbiw	r30, 0x02	; 2
    1c84:	13 82       	std	Z+3, r1	; 0x03
    1c86:	12 82       	std	Z+2, r1	; 0x02
    1c88:	a0 91 fe 03 	lds	r26, 0x03FE	; 0x8003fe <__flp>
    1c8c:	b0 91 ff 03 	lds	r27, 0x03FF	; 0x8003ff <__flp+0x1>
    1c90:	10 97       	sbiw	r26, 0x00	; 0
    1c92:	81 f4       	brne	.+32     	; 0x1cb4 <free+0x3e>
    1c94:	20 81       	ld	r18, Z
    1c96:	31 81       	ldd	r19, Z+1	; 0x01
    1c98:	82 0f       	add	r24, r18
    1c9a:	93 1f       	adc	r25, r19
    1c9c:	20 91 fc 03 	lds	r18, 0x03FC	; 0x8003fc <__brkval>
    1ca0:	30 91 fd 03 	lds	r19, 0x03FD	; 0x8003fd <__brkval+0x1>
    1ca4:	28 17       	cp	r18, r24
    1ca6:	39 07       	cpc	r19, r25
    1ca8:	51 f5       	brne	.+84     	; 0x1cfe <free+0x88>
    1caa:	f0 93 fd 03 	sts	0x03FD, r31	; 0x8003fd <__brkval+0x1>
    1cae:	e0 93 fc 03 	sts	0x03FC, r30	; 0x8003fc <__brkval>
    1cb2:	67 c0       	rjmp	.+206    	; 0x1d82 <free+0x10c>
    1cb4:	ed 01       	movw	r28, r26
    1cb6:	20 e0       	ldi	r18, 0x00	; 0
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	ce 17       	cp	r28, r30
    1cbc:	df 07       	cpc	r29, r31
    1cbe:	40 f4       	brcc	.+16     	; 0x1cd0 <free+0x5a>
    1cc0:	4a 81       	ldd	r20, Y+2	; 0x02
    1cc2:	5b 81       	ldd	r21, Y+3	; 0x03
    1cc4:	9e 01       	movw	r18, r28
    1cc6:	41 15       	cp	r20, r1
    1cc8:	51 05       	cpc	r21, r1
    1cca:	f1 f0       	breq	.+60     	; 0x1d08 <free+0x92>
    1ccc:	ea 01       	movw	r28, r20
    1cce:	f5 cf       	rjmp	.-22     	; 0x1cba <free+0x44>
    1cd0:	d3 83       	std	Z+3, r29	; 0x03
    1cd2:	c2 83       	std	Z+2, r28	; 0x02
    1cd4:	40 81       	ld	r20, Z
    1cd6:	51 81       	ldd	r21, Z+1	; 0x01
    1cd8:	84 0f       	add	r24, r20
    1cda:	95 1f       	adc	r25, r21
    1cdc:	c8 17       	cp	r28, r24
    1cde:	d9 07       	cpc	r29, r25
    1ce0:	59 f4       	brne	.+22     	; 0x1cf8 <free+0x82>
    1ce2:	88 81       	ld	r24, Y
    1ce4:	99 81       	ldd	r25, Y+1	; 0x01
    1ce6:	84 0f       	add	r24, r20
    1ce8:	95 1f       	adc	r25, r21
    1cea:	02 96       	adiw	r24, 0x02	; 2
    1cec:	91 83       	std	Z+1, r25	; 0x01
    1cee:	80 83       	st	Z, r24
    1cf0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf2:	9b 81       	ldd	r25, Y+3	; 0x03
    1cf4:	93 83       	std	Z+3, r25	; 0x03
    1cf6:	82 83       	std	Z+2, r24	; 0x02
    1cf8:	21 15       	cp	r18, r1
    1cfa:	31 05       	cpc	r19, r1
    1cfc:	29 f4       	brne	.+10     	; 0x1d08 <free+0x92>
    1cfe:	f0 93 ff 03 	sts	0x03FF, r31	; 0x8003ff <__flp+0x1>
    1d02:	e0 93 fe 03 	sts	0x03FE, r30	; 0x8003fe <__flp>
    1d06:	3d c0       	rjmp	.+122    	; 0x1d82 <free+0x10c>
    1d08:	e9 01       	movw	r28, r18
    1d0a:	fb 83       	std	Y+3, r31	; 0x03
    1d0c:	ea 83       	std	Y+2, r30	; 0x02
    1d0e:	49 91       	ld	r20, Y+
    1d10:	59 91       	ld	r21, Y+
    1d12:	c4 0f       	add	r28, r20
    1d14:	d5 1f       	adc	r29, r21
    1d16:	ec 17       	cp	r30, r28
    1d18:	fd 07       	cpc	r31, r29
    1d1a:	61 f4       	brne	.+24     	; 0x1d34 <free+0xbe>
    1d1c:	80 81       	ld	r24, Z
    1d1e:	91 81       	ldd	r25, Z+1	; 0x01
    1d20:	84 0f       	add	r24, r20
    1d22:	95 1f       	adc	r25, r21
    1d24:	02 96       	adiw	r24, 0x02	; 2
    1d26:	e9 01       	movw	r28, r18
    1d28:	99 83       	std	Y+1, r25	; 0x01
    1d2a:	88 83       	st	Y, r24
    1d2c:	82 81       	ldd	r24, Z+2	; 0x02
    1d2e:	93 81       	ldd	r25, Z+3	; 0x03
    1d30:	9b 83       	std	Y+3, r25	; 0x03
    1d32:	8a 83       	std	Y+2, r24	; 0x02
    1d34:	e0 e0       	ldi	r30, 0x00	; 0
    1d36:	f0 e0       	ldi	r31, 0x00	; 0
    1d38:	12 96       	adiw	r26, 0x02	; 2
    1d3a:	8d 91       	ld	r24, X+
    1d3c:	9c 91       	ld	r25, X
    1d3e:	13 97       	sbiw	r26, 0x03	; 3
    1d40:	00 97       	sbiw	r24, 0x00	; 0
    1d42:	19 f0       	breq	.+6      	; 0x1d4a <free+0xd4>
    1d44:	fd 01       	movw	r30, r26
    1d46:	dc 01       	movw	r26, r24
    1d48:	f7 cf       	rjmp	.-18     	; 0x1d38 <free+0xc2>
    1d4a:	8d 91       	ld	r24, X+
    1d4c:	9c 91       	ld	r25, X
    1d4e:	11 97       	sbiw	r26, 0x01	; 1
    1d50:	9d 01       	movw	r18, r26
    1d52:	2e 5f       	subi	r18, 0xFE	; 254
    1d54:	3f 4f       	sbci	r19, 0xFF	; 255
    1d56:	82 0f       	add	r24, r18
    1d58:	93 1f       	adc	r25, r19
    1d5a:	20 91 fc 03 	lds	r18, 0x03FC	; 0x8003fc <__brkval>
    1d5e:	30 91 fd 03 	lds	r19, 0x03FD	; 0x8003fd <__brkval+0x1>
    1d62:	28 17       	cp	r18, r24
    1d64:	39 07       	cpc	r19, r25
    1d66:	69 f4       	brne	.+26     	; 0x1d82 <free+0x10c>
    1d68:	30 97       	sbiw	r30, 0x00	; 0
    1d6a:	29 f4       	brne	.+10     	; 0x1d76 <free+0x100>
    1d6c:	10 92 ff 03 	sts	0x03FF, r1	; 0x8003ff <__flp+0x1>
    1d70:	10 92 fe 03 	sts	0x03FE, r1	; 0x8003fe <__flp>
    1d74:	02 c0       	rjmp	.+4      	; 0x1d7a <free+0x104>
    1d76:	13 82       	std	Z+3, r1	; 0x03
    1d78:	12 82       	std	Z+2, r1	; 0x02
    1d7a:	b0 93 fd 03 	sts	0x03FD, r27	; 0x8003fd <__brkval+0x1>
    1d7e:	a0 93 fc 03 	sts	0x03FC, r26	; 0x8003fc <__brkval>
    1d82:	df 91       	pop	r29
    1d84:	cf 91       	pop	r28
    1d86:	08 95       	ret

00001d88 <strnlen_P>:
    1d88:	fc 01       	movw	r30, r24
    1d8a:	05 90       	lpm	r0, Z+
    1d8c:	61 50       	subi	r22, 0x01	; 1
    1d8e:	70 40       	sbci	r23, 0x00	; 0
    1d90:	01 10       	cpse	r0, r1
    1d92:	d8 f7       	brcc	.-10     	; 0x1d8a <strnlen_P+0x2>
    1d94:	80 95       	com	r24
    1d96:	90 95       	com	r25
    1d98:	8e 0f       	add	r24, r30
    1d9a:	9f 1f       	adc	r25, r31
    1d9c:	08 95       	ret

00001d9e <memset>:
    1d9e:	dc 01       	movw	r26, r24
    1da0:	01 c0       	rjmp	.+2      	; 0x1da4 <memset+0x6>
    1da2:	6d 93       	st	X+, r22
    1da4:	41 50       	subi	r20, 0x01	; 1
    1da6:	50 40       	sbci	r21, 0x00	; 0
    1da8:	e0 f7       	brcc	.-8      	; 0x1da2 <memset+0x4>
    1daa:	08 95       	ret

00001dac <strnlen>:
    1dac:	fc 01       	movw	r30, r24
    1dae:	61 50       	subi	r22, 0x01	; 1
    1db0:	70 40       	sbci	r23, 0x00	; 0
    1db2:	01 90       	ld	r0, Z+
    1db4:	01 10       	cpse	r0, r1
    1db6:	d8 f7       	brcc	.-10     	; 0x1dae <strnlen+0x2>
    1db8:	80 95       	com	r24
    1dba:	90 95       	com	r25
    1dbc:	8e 0f       	add	r24, r30
    1dbe:	9f 1f       	adc	r25, r31
    1dc0:	08 95       	ret

00001dc2 <fputc>:
    1dc2:	0f 93       	push	r16
    1dc4:	1f 93       	push	r17
    1dc6:	cf 93       	push	r28
    1dc8:	df 93       	push	r29
    1dca:	fb 01       	movw	r30, r22
    1dcc:	23 81       	ldd	r18, Z+3	; 0x03
    1dce:	21 fd       	sbrc	r18, 1
    1dd0:	03 c0       	rjmp	.+6      	; 0x1dd8 <fputc+0x16>
    1dd2:	8f ef       	ldi	r24, 0xFF	; 255
    1dd4:	9f ef       	ldi	r25, 0xFF	; 255
    1dd6:	2c c0       	rjmp	.+88     	; 0x1e30 <fputc+0x6e>
    1dd8:	22 ff       	sbrs	r18, 2
    1dda:	16 c0       	rjmp	.+44     	; 0x1e08 <fputc+0x46>
    1ddc:	46 81       	ldd	r20, Z+6	; 0x06
    1dde:	57 81       	ldd	r21, Z+7	; 0x07
    1de0:	24 81       	ldd	r18, Z+4	; 0x04
    1de2:	35 81       	ldd	r19, Z+5	; 0x05
    1de4:	42 17       	cp	r20, r18
    1de6:	53 07       	cpc	r21, r19
    1de8:	44 f4       	brge	.+16     	; 0x1dfa <fputc+0x38>
    1dea:	a0 81       	ld	r26, Z
    1dec:	b1 81       	ldd	r27, Z+1	; 0x01
    1dee:	9d 01       	movw	r18, r26
    1df0:	2f 5f       	subi	r18, 0xFF	; 255
    1df2:	3f 4f       	sbci	r19, 0xFF	; 255
    1df4:	31 83       	std	Z+1, r19	; 0x01
    1df6:	20 83       	st	Z, r18
    1df8:	8c 93       	st	X, r24
    1dfa:	26 81       	ldd	r18, Z+6	; 0x06
    1dfc:	37 81       	ldd	r19, Z+7	; 0x07
    1dfe:	2f 5f       	subi	r18, 0xFF	; 255
    1e00:	3f 4f       	sbci	r19, 0xFF	; 255
    1e02:	37 83       	std	Z+7, r19	; 0x07
    1e04:	26 83       	std	Z+6, r18	; 0x06
    1e06:	14 c0       	rjmp	.+40     	; 0x1e30 <fputc+0x6e>
    1e08:	8b 01       	movw	r16, r22
    1e0a:	ec 01       	movw	r28, r24
    1e0c:	fb 01       	movw	r30, r22
    1e0e:	00 84       	ldd	r0, Z+8	; 0x08
    1e10:	f1 85       	ldd	r31, Z+9	; 0x09
    1e12:	e0 2d       	mov	r30, r0
    1e14:	19 95       	eicall
    1e16:	89 2b       	or	r24, r25
    1e18:	e1 f6       	brne	.-72     	; 0x1dd2 <fputc+0x10>
    1e1a:	d8 01       	movw	r26, r16
    1e1c:	16 96       	adiw	r26, 0x06	; 6
    1e1e:	8d 91       	ld	r24, X+
    1e20:	9c 91       	ld	r25, X
    1e22:	17 97       	sbiw	r26, 0x07	; 7
    1e24:	01 96       	adiw	r24, 0x01	; 1
    1e26:	17 96       	adiw	r26, 0x07	; 7
    1e28:	9c 93       	st	X, r25
    1e2a:	8e 93       	st	-X, r24
    1e2c:	16 97       	sbiw	r26, 0x06	; 6
    1e2e:	ce 01       	movw	r24, r28
    1e30:	df 91       	pop	r29
    1e32:	cf 91       	pop	r28
    1e34:	1f 91       	pop	r17
    1e36:	0f 91       	pop	r16
    1e38:	08 95       	ret

00001e3a <__ultoa_invert>:
    1e3a:	fa 01       	movw	r30, r20
    1e3c:	aa 27       	eor	r26, r26
    1e3e:	28 30       	cpi	r18, 0x08	; 8
    1e40:	51 f1       	breq	.+84     	; 0x1e96 <__ultoa_invert+0x5c>
    1e42:	20 31       	cpi	r18, 0x10	; 16
    1e44:	81 f1       	breq	.+96     	; 0x1ea6 <__ultoa_invert+0x6c>
    1e46:	e8 94       	clt
    1e48:	6f 93       	push	r22
    1e4a:	6e 7f       	andi	r22, 0xFE	; 254
    1e4c:	6e 5f       	subi	r22, 0xFE	; 254
    1e4e:	7f 4f       	sbci	r23, 0xFF	; 255
    1e50:	8f 4f       	sbci	r24, 0xFF	; 255
    1e52:	9f 4f       	sbci	r25, 0xFF	; 255
    1e54:	af 4f       	sbci	r26, 0xFF	; 255
    1e56:	b1 e0       	ldi	r27, 0x01	; 1
    1e58:	3e d0       	rcall	.+124    	; 0x1ed6 <__ultoa_invert+0x9c>
    1e5a:	b4 e0       	ldi	r27, 0x04	; 4
    1e5c:	3c d0       	rcall	.+120    	; 0x1ed6 <__ultoa_invert+0x9c>
    1e5e:	67 0f       	add	r22, r23
    1e60:	78 1f       	adc	r23, r24
    1e62:	89 1f       	adc	r24, r25
    1e64:	9a 1f       	adc	r25, r26
    1e66:	a1 1d       	adc	r26, r1
    1e68:	68 0f       	add	r22, r24
    1e6a:	79 1f       	adc	r23, r25
    1e6c:	8a 1f       	adc	r24, r26
    1e6e:	91 1d       	adc	r25, r1
    1e70:	a1 1d       	adc	r26, r1
    1e72:	6a 0f       	add	r22, r26
    1e74:	71 1d       	adc	r23, r1
    1e76:	81 1d       	adc	r24, r1
    1e78:	91 1d       	adc	r25, r1
    1e7a:	a1 1d       	adc	r26, r1
    1e7c:	20 d0       	rcall	.+64     	; 0x1ebe <__ultoa_invert+0x84>
    1e7e:	09 f4       	brne	.+2      	; 0x1e82 <__ultoa_invert+0x48>
    1e80:	68 94       	set
    1e82:	3f 91       	pop	r19
    1e84:	2a e0       	ldi	r18, 0x0A	; 10
    1e86:	26 9f       	mul	r18, r22
    1e88:	11 24       	eor	r1, r1
    1e8a:	30 19       	sub	r19, r0
    1e8c:	30 5d       	subi	r19, 0xD0	; 208
    1e8e:	31 93       	st	Z+, r19
    1e90:	de f6       	brtc	.-74     	; 0x1e48 <__ultoa_invert+0xe>
    1e92:	cf 01       	movw	r24, r30
    1e94:	08 95       	ret
    1e96:	46 2f       	mov	r20, r22
    1e98:	47 70       	andi	r20, 0x07	; 7
    1e9a:	40 5d       	subi	r20, 0xD0	; 208
    1e9c:	41 93       	st	Z+, r20
    1e9e:	b3 e0       	ldi	r27, 0x03	; 3
    1ea0:	0f d0       	rcall	.+30     	; 0x1ec0 <__ultoa_invert+0x86>
    1ea2:	c9 f7       	brne	.-14     	; 0x1e96 <__ultoa_invert+0x5c>
    1ea4:	f6 cf       	rjmp	.-20     	; 0x1e92 <__ultoa_invert+0x58>
    1ea6:	46 2f       	mov	r20, r22
    1ea8:	4f 70       	andi	r20, 0x0F	; 15
    1eaa:	40 5d       	subi	r20, 0xD0	; 208
    1eac:	4a 33       	cpi	r20, 0x3A	; 58
    1eae:	18 f0       	brcs	.+6      	; 0x1eb6 <__ultoa_invert+0x7c>
    1eb0:	49 5d       	subi	r20, 0xD9	; 217
    1eb2:	31 fd       	sbrc	r19, 1
    1eb4:	40 52       	subi	r20, 0x20	; 32
    1eb6:	41 93       	st	Z+, r20
    1eb8:	02 d0       	rcall	.+4      	; 0x1ebe <__ultoa_invert+0x84>
    1eba:	a9 f7       	brne	.-22     	; 0x1ea6 <__ultoa_invert+0x6c>
    1ebc:	ea cf       	rjmp	.-44     	; 0x1e92 <__ultoa_invert+0x58>
    1ebe:	b4 e0       	ldi	r27, 0x04	; 4
    1ec0:	a6 95       	lsr	r26
    1ec2:	97 95       	ror	r25
    1ec4:	87 95       	ror	r24
    1ec6:	77 95       	ror	r23
    1ec8:	67 95       	ror	r22
    1eca:	ba 95       	dec	r27
    1ecc:	c9 f7       	brne	.-14     	; 0x1ec0 <__ultoa_invert+0x86>
    1ece:	00 97       	sbiw	r24, 0x00	; 0
    1ed0:	61 05       	cpc	r22, r1
    1ed2:	71 05       	cpc	r23, r1
    1ed4:	08 95       	ret
    1ed6:	9b 01       	movw	r18, r22
    1ed8:	ac 01       	movw	r20, r24
    1eda:	0a 2e       	mov	r0, r26
    1edc:	06 94       	lsr	r0
    1ede:	57 95       	ror	r21
    1ee0:	47 95       	ror	r20
    1ee2:	37 95       	ror	r19
    1ee4:	27 95       	ror	r18
    1ee6:	ba 95       	dec	r27
    1ee8:	c9 f7       	brne	.-14     	; 0x1edc <__ultoa_invert+0xa2>
    1eea:	62 0f       	add	r22, r18
    1eec:	73 1f       	adc	r23, r19
    1eee:	84 1f       	adc	r24, r20
    1ef0:	95 1f       	adc	r25, r21
    1ef2:	a0 1d       	adc	r26, r0
    1ef4:	08 95       	ret

00001ef6 <_exit>:
    1ef6:	f8 94       	cli

00001ef8 <__stop_program>:
    1ef8:	ff cf       	rjmp	.-2      	; 0x1ef8 <__stop_program>
