Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Aug 27 22:47:24 2017
| Host         : DESKTOP-M6LLH3H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file control_timing_summary_routed.rpt -rpx control_timing_summary_routed.rpx
| Design       : control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.517        0.000                      0                  159        0.118        0.000                      0                  159        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.517        0.000                      0                  159        0.118        0.000                      0                  159        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_30_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_100M_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 2.188ns (48.788%)  route 2.297ns (51.212%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line160/counter_30_reg[2]/Q
                         net (fo=6, routed)           0.841     6.456    nolabel_line160/counter_30_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  nolabel_line160/counter_100M[0]_i_2/O
                         net (fo=30, routed)          0.784     7.364    nolabel_line160/counter_100M[0]_i_2_n_0
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  nolabel_line160/counter_100M0_carry_i_1/O
                         net (fo=1, routed)           0.672     8.160    nolabel_line160/counter_100M0_carry_i_1_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.740 r  nolabel_line160/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.740    nolabel_line160/counter_100M0_carry_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  nolabel_line160/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.854    nolabel_line160/counter_100M0_carry__0_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  nolabel_line160/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.968    nolabel_line160/counter_100M0_carry__1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  nolabel_line160/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.082    nolabel_line160/counter_100M0_carry__2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  nolabel_line160/counter_100M0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.196    nolabel_line160/counter_100M0_carry__3_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  nolabel_line160/counter_100M0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.310    nolabel_line160/counter_100M0_carry__4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.644 r  nolabel_line160/counter_100M0_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.644    nolabel_line160/data0[26]
    SLICE_X0Y6           FDRE                                         r  nolabel_line160/counter_100M_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    nolabel_line160/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  nolabel_line160/counter_100M_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line160/counter_100M_reg[26]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_30_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_100M_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 2.077ns (47.488%)  route 2.297ns (52.512%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line160/counter_30_reg[2]/Q
                         net (fo=6, routed)           0.841     6.456    nolabel_line160/counter_30_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  nolabel_line160/counter_100M[0]_i_2/O
                         net (fo=30, routed)          0.784     7.364    nolabel_line160/counter_100M[0]_i_2_n_0
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  nolabel_line160/counter_100M0_carry_i_1/O
                         net (fo=1, routed)           0.672     8.160    nolabel_line160/counter_100M0_carry_i_1_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.740 r  nolabel_line160/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.740    nolabel_line160/counter_100M0_carry_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  nolabel_line160/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.854    nolabel_line160/counter_100M0_carry__0_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  nolabel_line160/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.968    nolabel_line160/counter_100M0_carry__1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  nolabel_line160/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.082    nolabel_line160/counter_100M0_carry__2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  nolabel_line160/counter_100M0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.196    nolabel_line160/counter_100M0_carry__3_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  nolabel_line160/counter_100M0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.310    nolabel_line160/counter_100M0_carry__4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.533 r  nolabel_line160/counter_100M0_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.533    nolabel_line160/data0[25]
    SLICE_X0Y6           FDRE                                         r  nolabel_line160/counter_100M_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    nolabel_line160/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  nolabel_line160/counter_100M_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line160/counter_100M_reg[25]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_30_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_100M_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 2.074ns (47.452%)  route 2.297ns (52.548%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line160/counter_30_reg[2]/Q
                         net (fo=6, routed)           0.841     6.456    nolabel_line160/counter_30_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  nolabel_line160/counter_100M[0]_i_2/O
                         net (fo=30, routed)          0.784     7.364    nolabel_line160/counter_100M[0]_i_2_n_0
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  nolabel_line160/counter_100M0_carry_i_1/O
                         net (fo=1, routed)           0.672     8.160    nolabel_line160/counter_100M0_carry_i_1_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.740 r  nolabel_line160/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.740    nolabel_line160/counter_100M0_carry_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  nolabel_line160/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.854    nolabel_line160/counter_100M0_carry__0_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  nolabel_line160/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.968    nolabel_line160/counter_100M0_carry__1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  nolabel_line160/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.082    nolabel_line160/counter_100M0_carry__2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  nolabel_line160/counter_100M0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.196    nolabel_line160/counter_100M0_carry__3_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.530 r  nolabel_line160/counter_100M0_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.530    nolabel_line160/data0[22]
    SLICE_X0Y5           FDRE                                         r  nolabel_line160/counter_100M_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    nolabel_line160/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  nolabel_line160/counter_100M_reg[22]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line160/counter_100M_reg[22]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_30_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_100M_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 2.053ns (47.198%)  route 2.297ns (52.802%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line160/counter_30_reg[2]/Q
                         net (fo=6, routed)           0.841     6.456    nolabel_line160/counter_30_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  nolabel_line160/counter_100M[0]_i_2/O
                         net (fo=30, routed)          0.784     7.364    nolabel_line160/counter_100M[0]_i_2_n_0
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  nolabel_line160/counter_100M0_carry_i_1/O
                         net (fo=1, routed)           0.672     8.160    nolabel_line160/counter_100M0_carry_i_1_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.740 r  nolabel_line160/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.740    nolabel_line160/counter_100M0_carry_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  nolabel_line160/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.854    nolabel_line160/counter_100M0_carry__0_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  nolabel_line160/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.968    nolabel_line160/counter_100M0_carry__1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  nolabel_line160/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.082    nolabel_line160/counter_100M0_carry__2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  nolabel_line160/counter_100M0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.196    nolabel_line160/counter_100M0_carry__3_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.509 r  nolabel_line160/counter_100M0_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.509    nolabel_line160/data0[24]
    SLICE_X0Y5           FDRE                                         r  nolabel_line160/counter_100M_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    nolabel_line160/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  nolabel_line160/counter_100M_reg[24]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line160/counter_100M_reg[24]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_30_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_100M_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.979ns (46.284%)  route 2.297ns (53.716%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line160/counter_30_reg[2]/Q
                         net (fo=6, routed)           0.841     6.456    nolabel_line160/counter_30_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  nolabel_line160/counter_100M[0]_i_2/O
                         net (fo=30, routed)          0.784     7.364    nolabel_line160/counter_100M[0]_i_2_n_0
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  nolabel_line160/counter_100M0_carry_i_1/O
                         net (fo=1, routed)           0.672     8.160    nolabel_line160/counter_100M0_carry_i_1_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.740 r  nolabel_line160/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.740    nolabel_line160/counter_100M0_carry_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  nolabel_line160/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.854    nolabel_line160/counter_100M0_carry__0_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  nolabel_line160/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.968    nolabel_line160/counter_100M0_carry__1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  nolabel_line160/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.082    nolabel_line160/counter_100M0_carry__2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  nolabel_line160/counter_100M0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.196    nolabel_line160/counter_100M0_carry__3_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.435 r  nolabel_line160/counter_100M0_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.435    nolabel_line160/data0[23]
    SLICE_X0Y5           FDRE                                         r  nolabel_line160/counter_100M_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    nolabel_line160/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  nolabel_line160/counter_100M_reg[23]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line160/counter_100M_reg[23]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_30_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_100M_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.963ns (46.083%)  route 2.297ns (53.917%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line160/counter_30_reg[2]/Q
                         net (fo=6, routed)           0.841     6.456    nolabel_line160/counter_30_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  nolabel_line160/counter_100M[0]_i_2/O
                         net (fo=30, routed)          0.784     7.364    nolabel_line160/counter_100M[0]_i_2_n_0
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  nolabel_line160/counter_100M0_carry_i_1/O
                         net (fo=1, routed)           0.672     8.160    nolabel_line160/counter_100M0_carry_i_1_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.740 r  nolabel_line160/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.740    nolabel_line160/counter_100M0_carry_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  nolabel_line160/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.854    nolabel_line160/counter_100M0_carry__0_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  nolabel_line160/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.968    nolabel_line160/counter_100M0_carry__1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  nolabel_line160/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.082    nolabel_line160/counter_100M0_carry__2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  nolabel_line160/counter_100M0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.196    nolabel_line160/counter_100M0_carry__3_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.419 r  nolabel_line160/counter_100M0_carry__4/O[0]
                         net (fo=1, routed)           0.000     9.419    nolabel_line160/data0[21]
    SLICE_X0Y5           FDRE                                         r  nolabel_line160/counter_100M_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    nolabel_line160/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  nolabel_line160/counter_100M_reg[21]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line160/counter_100M_reg[21]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_30_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_100M_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.960ns (46.045%)  route 2.297ns (53.955%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line160/counter_30_reg[2]/Q
                         net (fo=6, routed)           0.841     6.456    nolabel_line160/counter_30_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  nolabel_line160/counter_100M[0]_i_2/O
                         net (fo=30, routed)          0.784     7.364    nolabel_line160/counter_100M[0]_i_2_n_0
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  nolabel_line160/counter_100M0_carry_i_1/O
                         net (fo=1, routed)           0.672     8.160    nolabel_line160/counter_100M0_carry_i_1_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.740 r  nolabel_line160/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.740    nolabel_line160/counter_100M0_carry_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  nolabel_line160/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.854    nolabel_line160/counter_100M0_carry__0_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  nolabel_line160/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.968    nolabel_line160/counter_100M0_carry__1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  nolabel_line160/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.082    nolabel_line160/counter_100M0_carry__2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.416 r  nolabel_line160/counter_100M0_carry__3/O[1]
                         net (fo=1, routed)           0.000     9.416    nolabel_line160/data0[18]
    SLICE_X0Y4           FDRE                                         r  nolabel_line160/counter_100M_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    nolabel_line160/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  nolabel_line160/counter_100M_reg[18]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line160/counter_100M_reg[18]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_30_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_100M_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.939ns (45.777%)  route 2.297ns (54.223%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line160/counter_30_reg[2]/Q
                         net (fo=6, routed)           0.841     6.456    nolabel_line160/counter_30_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  nolabel_line160/counter_100M[0]_i_2/O
                         net (fo=30, routed)          0.784     7.364    nolabel_line160/counter_100M[0]_i_2_n_0
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  nolabel_line160/counter_100M0_carry_i_1/O
                         net (fo=1, routed)           0.672     8.160    nolabel_line160/counter_100M0_carry_i_1_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.740 r  nolabel_line160/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.740    nolabel_line160/counter_100M0_carry_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  nolabel_line160/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.854    nolabel_line160/counter_100M0_carry__0_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  nolabel_line160/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.968    nolabel_line160/counter_100M0_carry__1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  nolabel_line160/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.082    nolabel_line160/counter_100M0_carry__2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.395 r  nolabel_line160/counter_100M0_carry__3/O[3]
                         net (fo=1, routed)           0.000     9.395    nolabel_line160/data0[20]
    SLICE_X0Y4           FDRE                                         r  nolabel_line160/counter_100M_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    nolabel_line160/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  nolabel_line160/counter_100M_reg[20]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line160/counter_100M_reg[20]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_30_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_100M_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.865ns (44.813%)  route 2.297ns (55.187%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line160/counter_30_reg[2]/Q
                         net (fo=6, routed)           0.841     6.456    nolabel_line160/counter_30_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  nolabel_line160/counter_100M[0]_i_2/O
                         net (fo=30, routed)          0.784     7.364    nolabel_line160/counter_100M[0]_i_2_n_0
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  nolabel_line160/counter_100M0_carry_i_1/O
                         net (fo=1, routed)           0.672     8.160    nolabel_line160/counter_100M0_carry_i_1_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.740 r  nolabel_line160/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.740    nolabel_line160/counter_100M0_carry_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  nolabel_line160/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.854    nolabel_line160/counter_100M0_carry__0_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  nolabel_line160/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.968    nolabel_line160/counter_100M0_carry__1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  nolabel_line160/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.082    nolabel_line160/counter_100M0_carry__2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.321 r  nolabel_line160/counter_100M0_carry__3/O[2]
                         net (fo=1, routed)           0.000     9.321    nolabel_line160/data0[19]
    SLICE_X0Y4           FDRE                                         r  nolabel_line160/counter_100M_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    nolabel_line160/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  nolabel_line160/counter_100M_reg[19]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line160/counter_100M_reg[19]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_30_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_100M_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.849ns (44.600%)  route 2.297ns (55.400%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  nolabel_line160/counter_30_reg[2]/Q
                         net (fo=6, routed)           0.841     6.456    nolabel_line160/counter_30_reg_n_0_[2]
    SLICE_X3Y2           LUT6 (Prop_lut6_I2_O)        0.124     6.580 f  nolabel_line160/counter_100M[0]_i_2/O
                         net (fo=30, routed)          0.784     7.364    nolabel_line160/counter_100M[0]_i_2_n_0
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  nolabel_line160/counter_100M0_carry_i_1/O
                         net (fo=1, routed)           0.672     8.160    nolabel_line160/counter_100M0_carry_i_1_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.740 r  nolabel_line160/counter_100M0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.740    nolabel_line160/counter_100M0_carry_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.854 r  nolabel_line160/counter_100M0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.854    nolabel_line160/counter_100M0_carry__0_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.968 r  nolabel_line160/counter_100M0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.968    nolabel_line160/counter_100M0_carry__1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  nolabel_line160/counter_100M0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.082    nolabel_line160/counter_100M0_carry__2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.305 r  nolabel_line160/counter_100M0_carry__3/O[0]
                         net (fo=1, routed)           0.000     9.305    nolabel_line160/data0[17]
    SLICE_X0Y4           FDRE                                         r  nolabel_line160/counter_100M_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.519    14.860    nolabel_line160/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  nolabel_line160/counter_100M_reg[17]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.062    15.161    nolabel_line160/counter_100M_reg[17]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line162/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line162/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.596     1.479    nolabel_line162/CLK
    SLICE_X3Y1           FDRE                                         r  nolabel_line162/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line162/counter_reg[17]/Q
                         net (fo=2, routed)           0.066     1.686    nolabel_line162/counter[17]
    SLICE_X2Y1           LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  nolabel_line162/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.731    nolabel_line162/counter[1]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  nolabel_line162/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.867     1.994    nolabel_line162/CLK
    SLICE_X2Y1           FDRE                                         r  nolabel_line162/counter_reg[1]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121     1.613    nolabel_line162/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line160/counter_30_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/t30_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.082%)  route 0.091ns (32.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.595     1.478    nolabel_line160/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  nolabel_line160/counter_30_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line160/counter_30_reg[4]/Q
                         net (fo=6, routed)           0.091     1.710    nolabel_line160/counter_30_reg_n_0_[4]
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  nolabel_line160/t30_i_1/O
                         net (fo=1, routed)           0.000     1.755    nolabel_line160/t30_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  nolabel_line160/t30_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.866     1.993    nolabel_line160/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  nolabel_line160/t30_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.120     1.611    nolabel_line160/t30_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line162/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line162/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    nolabel_line162/CLK
    SLICE_X5Y2           FDRE                                         r  nolabel_line162/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line162/counter_reg[16]/Q
                         net (fo=2, routed)           0.071     1.689    nolabel_line162/counter[16]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.045     1.734 r  nolabel_line162/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    nolabel_line162/counter[0]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  nolabel_line162/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    nolabel_line162/CLK
    SLICE_X4Y2           FDRE                                         r  nolabel_line162/counter_reg[0]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.091     1.581    nolabel_line162/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 nolabel_line162/seed_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line162/current_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.181%)  route 0.147ns (43.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.596     1.479    nolabel_line162/CLK
    SLICE_X3Y0           FDRE                                         r  nolabel_line162/seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line162/seed_reg[11]/Q
                         net (fo=1, routed)           0.147     1.768    nolabel_line162/seed[11]
    SLICE_X6Y0           LUT3 (Prop_lut3_I0_O)        0.048     1.816 r  nolabel_line162/current[11]_i_1/O
                         net (fo=1, routed)           0.000     1.816    nolabel_line162/p_1_in[11]
    SLICE_X6Y0           FDRE                                         r  nolabel_line162/current_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    nolabel_line162/CLK
    SLICE_X6Y0           FDRE                                         r  nolabel_line162/current_reg[11]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.131     1.645    nolabel_line162/current_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nolabel_line162/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line162/seed_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.463%)  route 0.123ns (46.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    nolabel_line162/CLK
    SLICE_X4Y2           FDRE                                         r  nolabel_line162/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line162/counter_reg[8]/Q
                         net (fo=2, routed)           0.123     1.741    nolabel_line162/counter[8]
    SLICE_X5Y1           FDRE                                         r  nolabel_line162/seed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    nolabel_line162/CLK
    SLICE_X5Y1           FDRE                                         r  nolabel_line162/seed_reg[8]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.076     1.569    nolabel_line162/seed_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line162/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line162/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    nolabel_line162/CLK
    SLICE_X5Y2           FDRE                                         r  nolabel_line162/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line162/counter_reg[2]/Q
                         net (fo=2, routed)           0.130     1.748    nolabel_line162/counter[2]
    SLICE_X4Y2           FDRE                                         r  nolabel_line162/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    nolabel_line162/CLK
    SLICE_X4Y2           FDRE                                         r  nolabel_line162/counter_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.075     1.565    nolabel_line162/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line162/seed_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line162/current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.070%)  route 0.143ns (42.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.596     1.479    nolabel_line162/CLK
    SLICE_X3Y0           FDRE                                         r  nolabel_line162/seed_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line162/seed_reg[9]/Q
                         net (fo=1, routed)           0.143     1.763    nolabel_line162/seed[9]
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.049     1.812 r  nolabel_line162/current[9]_i_1/O
                         net (fo=1, routed)           0.000     1.812    nolabel_line162/p_1_in[9]
    SLICE_X5Y0           FDRE                                         r  nolabel_line162/current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    nolabel_line162/CLK
    SLICE_X5Y0           FDRE                                         r  nolabel_line162/current_reg[9]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.107     1.621    nolabel_line162/current_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line162/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line162/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.596     1.479    nolabel_line162/CLK
    SLICE_X2Y1           FDRE                                         r  nolabel_line162/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line162/counter_reg[1]/Q
                         net (fo=2, routed)           0.122     1.765    nolabel_line162/counter[1]
    SLICE_X3Y1           FDRE                                         r  nolabel_line162/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.867     1.994    nolabel_line162/CLK
    SLICE_X3Y1           FDRE                                         r  nolabel_line162/counter_reg[3]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.072     1.564    nolabel_line162/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line162/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line162/seed_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.013%)  route 0.172ns (54.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.596     1.479    nolabel_line162/CLK
    SLICE_X3Y1           FDRE                                         r  nolabel_line162/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line162/counter_reg[17]/Q
                         net (fo=2, routed)           0.172     1.792    nolabel_line162/counter[17]
    SLICE_X4Y1           FDRE                                         r  nolabel_line162/seed_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    nolabel_line162/CLK
    SLICE_X4Y1           FDRE                                         r  nolabel_line162/seed_reg[17]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.076     1.590    nolabel_line162/seed_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line162/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line162/seed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.858%)  route 0.126ns (47.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    nolabel_line162/CLK
    SLICE_X5Y2           FDRE                                         r  nolabel_line162/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line162/counter_reg[14]/Q
                         net (fo=2, routed)           0.126     1.744    nolabel_line162/counter[14]
    SLICE_X4Y1           FDRE                                         r  nolabel_line162/seed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    nolabel_line162/CLK
    SLICE_X4Y1           FDRE                                         r  nolabel_line162/seed_reg[14]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.047     1.540    nolabel_line162/seed_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     nolabel_line160/counter_100M_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     nolabel_line160/counter_100M_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     nolabel_line160/counter_100M_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     nolabel_line160/counter_100M_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     nolabel_line160/counter_100M_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     nolabel_line160/counter_100M_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     nolabel_line160/counter_100M_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     nolabel_line160/counter_100M_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     nolabel_line160/counter_100M_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     nolabel_line160/counter_100M_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     nolabel_line160/counter_100M_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     nolabel_line160/counter_100M_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     nolabel_line160/counter_100M_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     nolabel_line160/counter_100M_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     nolabel_line160/counter_100M_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     nolabel_line160/counter_100M_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     nolabel_line160/counter_100M_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     nolabel_line160/counter_100M_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     nolabel_line160/counter_100M_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     nolabel_line160/counter_100M_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     nolabel_line160/counter_100M_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     nolabel_line160/counter_100M_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     nolabel_line160/counter_100M_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     nolabel_line160/counter_100M_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     nolabel_line160/counter_100M_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     nolabel_line160/counter_100M_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     nolabel_line160/counter_100M_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     nolabel_line160/counter_100M_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     nolabel_line160/counter_100M_reg[18]/C



