Loading plugins phase: Elapsed time ==> 1s.848ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\Tesla Battery Monitor.cyprj -d CY8C5868AXI-LP035 -s C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_10 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_885)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 15s.091ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.406ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Tesla Battery Monitor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\Tesla Battery Monitor.cyprj -dcpsoc3 Tesla Battery Monitor.v -verilog
======================================================================

======================================================================
Compiling:  Tesla Battery Monitor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\Tesla Battery Monitor.cyprj -dcpsoc3 Tesla Battery Monitor.v -verilog
======================================================================

======================================================================
Compiling:  Tesla Battery Monitor.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\Tesla Battery Monitor.cyprj -dcpsoc3 -verilog Tesla Battery Monitor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jan 04 21:38:33 2019


======================================================================
Compiling:  Tesla Battery Monitor.v
Program  :   vpp
Options  :    -yv2 -q10 Tesla Battery Monitor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jan 04 21:38:33 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PowerMonitor_v1_50\B_PowerMonitor_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PM_AMux_v1_50\PM_AMux_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Tesla Battery Monitor.ctl'.
Tesla Battery Monitor.v (line 1058, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Tesla Battery Monitor.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\Tesla Battery Monitor.cyprj -dcpsoc3 -verilog Tesla Battery Monitor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jan 04 21:38:36 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\codegentemp\Tesla Battery Monitor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\codegentemp\Tesla Battery Monitor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PowerMonitor_v1_50\B_PowerMonitor_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PM_AMux_v1_50\PM_AMux_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Tesla Battery Monitor.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\Tesla Battery Monitor.cyprj -dcpsoc3 -verilog Tesla Battery Monitor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jan 04 21:38:38 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\codegentemp\Tesla Battery Monitor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\codegentemp\Tesla Battery Monitor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PowerMonitor_v1_50\B_PowerMonitor_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PM_AMux_v1_50\PM_AMux_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART_2:dma_complete_0\
	\USBUART_2:Net_1922\
	\USBUART_2:dma_complete_1\
	\USBUART_2:Net_1921\
	\USBUART_2:dma_complete_2\
	\USBUART_2:Net_1920\
	\USBUART_2:dma_complete_3\
	\USBUART_2:Net_1919\
	\USBUART_2:dma_complete_4\
	\USBUART_2:Net_1918\
	\USBUART_2:dma_complete_5\
	\USBUART_2:Net_1917\
	\USBUART_2:dma_complete_6\
	\USBUART_2:Net_1916\
	\USBUART_2:dma_complete_7\
	\USBUART_2:Net_1915\
	\Thermistor_ADC:SAR:Net_221\
	\Thermistor_ADC:SAR:Net_383\
	\Thermistor_ADC:bSAR_SEQ:sw_soc\
	\Thermistor_ADC:soc_out\
	\Thermistor_ADC:Net_3905\
	\Thermistor_ADC:Net_3867\
	\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:albi_2\
	\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:agbi_2\
	\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:albi_1\
	\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:agbi_1\
	\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:albi_0\
	\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:agbi_0\
	\Thermistor_ADC:MODULE_1:g1:a0:xneq\
	\Thermistor_ADC:MODULE_1:g1:a0:xlt\
	\Thermistor_ADC:MODULE_1:g1:a0:xlte\
	\Thermistor_ADC:MODULE_1:g1:a0:xgt\
	\Thermistor_ADC:MODULE_1:g1:a0:xgte\
	\Thermistor_ADC:MODULE_1:lt\
	\Thermistor_ADC:MODULE_1:gt\
	\Thermistor_ADC:MODULE_1:gte\
	\Thermistor_ADC:MODULE_1:lte\
	\Thermistor_ADC:MODULE_1:neq\
	Net_364
	Net_362
	\PowerMonitor:pgoodbus_32\
	\PowerMonitor:pgoodbus_31\
	\PowerMonitor:pgoodbus_30\
	\PowerMonitor:pgoodbus_29\
	\PowerMonitor:pgoodbus_28\
	\PowerMonitor:pgoodbus_27\
	\PowerMonitor:pgoodbus_26\
	\PowerMonitor:pgoodbus_25\
	\PowerMonitor:pgoodbus_24\
	\PowerMonitor:pgoodbus_23\
	\PowerMonitor:pgoodbus_22\
	\PowerMonitor:pgoodbus_21\
	\PowerMonitor:pgoodbus_20\
	\PowerMonitor:pgoodbus_19\
	\PowerMonitor:pgoodbus_18\
	\PowerMonitor:pgoodbus_17\
	\PowerMonitor:pgoodbus_16\
	\PowerMonitor:pgoodbus_15\
	\PowerMonitor:pgoodbus_14\
	\PowerMonitor:pgoodbus_13\
	\PowerMonitor:pgoodbus_12\
	\PowerMonitor:pgoodbus_11\
	\PowerMonitor:pgoodbus_10\
	\PowerMonitor:pgoodbus_9\
	\PowerMonitor:pgoodbus_8\
	\PowerMonitor:pgoodbus_7\
	\PowerMonitor:pgoodbus_6\
	\PowerMonitor:pgoodbus_5\
	\PowerMonitor:pgoodbus_4\
	\PowerMonitor:pgoodbus_3\
	\PowerMonitor:pgoodbus_2\
	\PowerMonitor:ADC:Net_481\
	\PowerMonitor:ADC:Net_482\
	Net_363_31
	Net_363_30
	Net_363_29
	Net_363_28
	Net_363_27
	Net_363_26
	Net_363_25
	Net_363_24
	Net_363_23
	Net_363_22
	Net_363_21
	Net_363_20
	Net_363_19
	Net_363_18
	Net_363_17
	Net_363_16
	Net_363_15
	Net_363_14
	Net_363_13
	Net_363_12
	Net_363_11
	Net_363_10
	Net_363_9
	Net_363_8
	Net_363_7
	Net_363_6
	Net_363_5
	Net_363_4
	Net_363_3
	Net_363_2
	Net_363_1
	Net_363_0
	Net_3
	\TFTSHIELD_1:SPIM_1:BSPIM:mosi_after_ld\
	\TFTSHIELD_1:SPIM_1:BSPIM:so_send\
	\TFTSHIELD_1:SPIM_1:BSPIM:mosi_fin\
	\TFTSHIELD_1:SPIM_1:BSPIM:mosi_cpha_0\
	\TFTSHIELD_1:SPIM_1:BSPIM:mosi_cpha_1\
	\TFTSHIELD_1:SPIM_1:BSPIM:pre_mosi\
	\TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_zero\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_7\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_6\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_5\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_4\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_3\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_2\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_1\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_0\
	\TFTSHIELD_1:SPIM_1:Net_253\
	\TFTSHIELD_1:Net_107\
	\TFTSHIELD_1:Net_109\
	\TFTSHIELD_1:Net_110\
	\TFTSHIELD_1:Net_111\
	\TFTSHIELD_1:Net_112\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	\PWM_1:PWMUDB:MODULE_2:b_31\
	\PWM_1:PWMUDB:MODULE_2:b_30\
	\PWM_1:PWMUDB:MODULE_2:b_29\
	\PWM_1:PWMUDB:MODULE_2:b_28\
	\PWM_1:PWMUDB:MODULE_2:b_27\
	\PWM_1:PWMUDB:MODULE_2:b_26\
	\PWM_1:PWMUDB:MODULE_2:b_25\
	\PWM_1:PWMUDB:MODULE_2:b_24\
	\PWM_1:PWMUDB:MODULE_2:b_23\
	\PWM_1:PWMUDB:MODULE_2:b_22\
	\PWM_1:PWMUDB:MODULE_2:b_21\
	\PWM_1:PWMUDB:MODULE_2:b_20\
	\PWM_1:PWMUDB:MODULE_2:b_19\
	\PWM_1:PWMUDB:MODULE_2:b_18\
	\PWM_1:PWMUDB:MODULE_2:b_17\
	\PWM_1:PWMUDB:MODULE_2:b_16\
	\PWM_1:PWMUDB:MODULE_2:b_15\
	\PWM_1:PWMUDB:MODULE_2:b_14\
	\PWM_1:PWMUDB:MODULE_2:b_13\
	\PWM_1:PWMUDB:MODULE_2:b_12\
	\PWM_1:PWMUDB:MODULE_2:b_11\
	\PWM_1:PWMUDB:MODULE_2:b_10\
	\PWM_1:PWMUDB:MODULE_2:b_9\
	\PWM_1:PWMUDB:MODULE_2:b_8\
	\PWM_1:PWMUDB:MODULE_2:b_7\
	\PWM_1:PWMUDB:MODULE_2:b_6\
	\PWM_1:PWMUDB:MODULE_2:b_5\
	\PWM_1:PWMUDB:MODULE_2:b_4\
	\PWM_1:PWMUDB:MODULE_2:b_3\
	\PWM_1:PWMUDB:MODULE_2:b_2\
	\PWM_1:PWMUDB:MODULE_2:b_1\
	\PWM_1:PWMUDB:MODULE_2:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_497
	Net_473
	Net_470
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 260 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \USBUART_2:tmpOE__Dp_net_0\ to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__TS2_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__ShuntHigh_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__TS1_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \Thermistor_ADC:AMuxHw_2_Decoder_enable\ to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \Thermistor_ADC:SAR:vp_ctl_0\ to zero
Aliasing \Thermistor_ADC:SAR:vp_ctl_2\ to zero
Aliasing \Thermistor_ADC:SAR:vn_ctl_1\ to zero
Aliasing \Thermistor_ADC:SAR:vn_ctl_3\ to zero
Aliasing \Thermistor_ADC:SAR:vp_ctl_1\ to zero
Aliasing \Thermistor_ADC:SAR:vp_ctl_3\ to zero
Aliasing \Thermistor_ADC:SAR:vn_ctl_0\ to zero
Aliasing \Thermistor_ADC:SAR:vn_ctl_2\ to zero
Aliasing \Thermistor_ADC:SAR:soc\ to zero
Aliasing \Thermistor_ADC:bSAR_SEQ:status_7\ to zero
Aliasing \Thermistor_ADC:bSAR_SEQ:status_6\ to zero
Aliasing \Thermistor_ADC:bSAR_SEQ:status_5\ to zero
Aliasing \Thermistor_ADC:bSAR_SEQ:status_4\ to zero
Aliasing \Thermistor_ADC:bSAR_SEQ:status_3\ to zero
Aliasing \Thermistor_ADC:bSAR_SEQ:status_2\ to zero
Aliasing \Thermistor_ADC:bSAR_SEQ:status_1\ to zero
Aliasing Net_120 to \Thermistor_ADC:bSAR_SEQ:status_0\
Aliasing \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\ to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__ShuntLow_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \PowerMonitor:ADC:soc\ to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \PowerMonitor:ADC:Net_7\ to zero
Aliasing \PowerMonitor:ADC:Net_8\ to zero
Aliasing \PowerMonitor:PGA:Net_37\ to zero
Aliasing \PowerMonitor:PGA:Net_40\ to zero
Aliasing \PowerMonitor:PGA:Net_38\ to zero
Aliasing \PowerMonitor:PGA:Net_39\ to zero
Aliasing tmpOE__fault_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__pgood_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__v_1_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__miso_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__ss_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__sclk_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__mosi_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__cs_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__dc_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__rt_cs_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:pol_supprt\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_3\ to \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_6\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_5\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_3\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_2\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_1\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_0\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:Net_274\ to zero
Aliasing \TFTSHIELD_1:CR_1:clk\ to zero
Aliasing \TFTSHIELD_1:CR_1:rst\ to zero
Aliasing tmpOE__TempPin_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__load_fet_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART_2:tmpOE__Dm_net_0\
Aliasing tmpOE__charge_fet_net_0 to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\\D\ to \Thermistor_ADC:MODIN1_5\
Aliasing \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\\D\ to \Thermistor_ADC:MODIN1_4\
Aliasing \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\\D\ to \Thermistor_ADC:MODIN1_3\
Aliasing \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\\D\ to \Thermistor_ADC:MODIN1_2\
Aliasing \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\\D\ to \Thermistor_ADC:MODIN1_1\
Aliasing \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\\D\ to \Thermistor_ADC:MODIN1_0\
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\\D\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to \USBUART_2:tmpOE__Dm_net_0\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Rhs of wire one[9] = \USBUART_2:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBUART_2:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire tmpOE__TS2_net_0[65] = one[9]
Removing Lhs of wire tmpOE__ShuntHigh_net_0[72] = one[9]
Removing Lhs of wire tmpOE__TS1_net_0[79] = one[9]
Removing Lhs of wire \Thermistor_ADC:AMuxHw_2_Decoder_enable\[85] = one[9]
Removing Lhs of wire \Thermistor_ADC:cmp_vv_vv_MODGEN_1\[87] = \Thermistor_ADC:MODULE_1:g1:a0:xeq\[420]
Removing Rhs of wire \Thermistor_ADC:clock\[88] = \Thermistor_ADC:Net_3874\[320]
Removing Rhs of wire \Thermistor_ADC:ch_addr_5\[90] = \Thermistor_ADC:bSAR_SEQ:count_5\[287]
Removing Rhs of wire \Thermistor_ADC:ch_addr_4\[92] = \Thermistor_ADC:bSAR_SEQ:count_4\[288]
Removing Rhs of wire \Thermistor_ADC:ch_addr_3\[94] = \Thermistor_ADC:bSAR_SEQ:count_3\[289]
Removing Rhs of wire \Thermistor_ADC:ch_addr_2\[96] = \Thermistor_ADC:bSAR_SEQ:count_2\[290]
Removing Rhs of wire \Thermistor_ADC:ch_addr_1\[98] = \Thermistor_ADC:bSAR_SEQ:count_1\[291]
Removing Rhs of wire \Thermistor_ADC:ch_addr_0\[100] = \Thermistor_ADC:bSAR_SEQ:count_0\[292]
Removing Lhs of wire \Thermistor_ADC:SAR:vp_ctl_0\[232] = zero[4]
Removing Lhs of wire \Thermistor_ADC:SAR:vp_ctl_2\[233] = zero[4]
Removing Lhs of wire \Thermistor_ADC:SAR:vn_ctl_1\[234] = zero[4]
Removing Lhs of wire \Thermistor_ADC:SAR:vn_ctl_3\[235] = zero[4]
Removing Lhs of wire \Thermistor_ADC:SAR:vp_ctl_1\[236] = zero[4]
Removing Lhs of wire \Thermistor_ADC:SAR:vp_ctl_3\[237] = zero[4]
Removing Lhs of wire \Thermistor_ADC:SAR:vn_ctl_0\[238] = zero[4]
Removing Lhs of wire \Thermistor_ADC:SAR:vn_ctl_2\[239] = zero[4]
Removing Lhs of wire \Thermistor_ADC:SAR:Net_188\[240] = \Thermistor_ADC:clock\[88]
Removing Lhs of wire \Thermistor_ADC:SAR:soc\[246] = zero[4]
Removing Rhs of wire \Thermistor_ADC:bSAR_SEQ:enable\[277] = \Thermistor_ADC:bSAR_SEQ:control_0\[278]
Removing Rhs of wire \Thermistor_ADC:bSAR_SEQ:load_period\[279] = \Thermistor_ADC:bSAR_SEQ:control_1\[280]
Removing Lhs of wire \Thermistor_ADC:bSAR_SEQ:status_7\[293] = zero[4]
Removing Lhs of wire \Thermistor_ADC:bSAR_SEQ:status_6\[294] = zero[4]
Removing Lhs of wire \Thermistor_ADC:bSAR_SEQ:status_5\[295] = zero[4]
Removing Lhs of wire \Thermistor_ADC:bSAR_SEQ:status_4\[296] = zero[4]
Removing Lhs of wire \Thermistor_ADC:bSAR_SEQ:status_3\[297] = zero[4]
Removing Lhs of wire \Thermistor_ADC:bSAR_SEQ:status_2\[298] = zero[4]
Removing Lhs of wire \Thermistor_ADC:bSAR_SEQ:status_1\[299] = zero[4]
Removing Rhs of wire \Thermistor_ADC:bSAR_SEQ:status_0\[300] = \Thermistor_ADC:bSAR_SEQ:nrq_edge_detect_reg\[301]
Removing Rhs of wire Net_120[308] = \Thermistor_ADC:bSAR_SEQ:status_0\[300]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newa_5\[331] = \Thermistor_ADC:MODIN1_5\[332]
Removing Lhs of wire \Thermistor_ADC:MODIN1_5\[332] = \Thermistor_ADC:ch_addr_5\[90]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newa_4\[333] = \Thermistor_ADC:MODIN1_4\[334]
Removing Lhs of wire \Thermistor_ADC:MODIN1_4\[334] = \Thermistor_ADC:ch_addr_4\[92]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newa_3\[335] = \Thermistor_ADC:MODIN1_3\[336]
Removing Lhs of wire \Thermistor_ADC:MODIN1_3\[336] = \Thermistor_ADC:ch_addr_3\[94]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newa_2\[337] = \Thermistor_ADC:MODIN1_2\[338]
Removing Lhs of wire \Thermistor_ADC:MODIN1_2\[338] = \Thermistor_ADC:ch_addr_2\[96]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newa_1\[339] = \Thermistor_ADC:MODIN1_1\[340]
Removing Lhs of wire \Thermistor_ADC:MODIN1_1\[340] = \Thermistor_ADC:ch_addr_1\[98]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newa_0\[341] = \Thermistor_ADC:MODIN1_0\[342]
Removing Lhs of wire \Thermistor_ADC:MODIN1_0\[342] = \Thermistor_ADC:ch_addr_0\[100]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newb_5\[343] = \Thermistor_ADC:MODIN2_5\[344]
Removing Lhs of wire \Thermistor_ADC:MODIN2_5\[344] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\[89]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newb_4\[345] = \Thermistor_ADC:MODIN2_4\[346]
Removing Lhs of wire \Thermistor_ADC:MODIN2_4\[346] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\[91]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newb_3\[347] = \Thermistor_ADC:MODIN2_3\[348]
Removing Lhs of wire \Thermistor_ADC:MODIN2_3\[348] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\[93]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newb_2\[349] = \Thermistor_ADC:MODIN2_2\[350]
Removing Lhs of wire \Thermistor_ADC:MODIN2_2\[350] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\[95]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newb_1\[351] = \Thermistor_ADC:MODIN2_1\[352]
Removing Lhs of wire \Thermistor_ADC:MODIN2_1\[352] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\[97]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:newb_0\[353] = \Thermistor_ADC:MODIN2_0\[354]
Removing Lhs of wire \Thermistor_ADC:MODIN2_0\[354] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\[99]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:dataa_5\[355] = \Thermistor_ADC:ch_addr_5\[90]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:dataa_4\[356] = \Thermistor_ADC:ch_addr_4\[92]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:dataa_3\[357] = \Thermistor_ADC:ch_addr_3\[94]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:dataa_2\[358] = \Thermistor_ADC:ch_addr_2\[96]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:dataa_1\[359] = \Thermistor_ADC:ch_addr_1\[98]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:dataa_0\[360] = \Thermistor_ADC:ch_addr_0\[100]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:datab_5\[361] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\[89]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:datab_4\[362] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\[91]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:datab_3\[363] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\[93]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:datab_2\[364] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\[95]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:datab_1\[365] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\[97]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:datab_0\[366] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\[99]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:a_5\[367] = \Thermistor_ADC:ch_addr_5\[90]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:a_4\[368] = \Thermistor_ADC:ch_addr_4\[92]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:a_3\[369] = \Thermistor_ADC:ch_addr_3\[94]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:a_2\[370] = \Thermistor_ADC:ch_addr_2\[96]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:a_1\[371] = \Thermistor_ADC:ch_addr_1\[98]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:a_0\[372] = \Thermistor_ADC:ch_addr_0\[100]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:b_5\[373] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\[89]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:b_4\[374] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\[91]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:b_3\[375] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\[93]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:b_2\[376] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\[95]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:b_1\[377] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\[97]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:b_0\[378] = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\[99]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\[385] = one[9]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_0\[386] = \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\[384]
Removing Lhs of wire \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eqi_0\[392] = \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_5\[391]
Removing Rhs of wire \Thermistor_ADC:MODULE_1:g1:a0:xeq\[420] = \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:aeqb_1\[393]
Removing Lhs of wire tmpOE__ShuntLow_net_0[432] = one[9]
Removing Rhs of wire Net_285[453] = \PowerMonitor:B_PowerMonitor:control1_1\[450]
Removing Rhs of wire \PowerMonitor:ADC:aclock\[502] = \PowerMonitor:ADC:Net_478\[538]
Removing Rhs of wire \PowerMonitor:ADC:mod_dat_3\[503] = \PowerMonitor:ADC:Net_471_3\[539]
Removing Rhs of wire \PowerMonitor:ADC:mod_dat_2\[504] = \PowerMonitor:ADC:Net_471_2\[540]
Removing Rhs of wire \PowerMonitor:ADC:mod_dat_1\[505] = \PowerMonitor:ADC:Net_471_1\[541]
Removing Rhs of wire \PowerMonitor:ADC:mod_dat_0\[506] = \PowerMonitor:ADC:Net_471_0\[542]
Removing Lhs of wire \PowerMonitor:ADC:soc\[507] = one[9]
Removing Lhs of wire \PowerMonitor:ADC:Net_488\[514] = \PowerMonitor:ADC:Net_40\[513]
Removing Lhs of wire \PowerMonitor:ADC:Net_7\[535] = zero[4]
Removing Lhs of wire \PowerMonitor:ADC:Net_8\[536] = zero[4]
Removing Lhs of wire \PowerMonitor:PGA:Net_37\[599] = zero[4]
Removing Lhs of wire \PowerMonitor:PGA:Net_40\[600] = zero[4]
Removing Lhs of wire \PowerMonitor:PGA:Net_38\[601] = zero[4]
Removing Lhs of wire \PowerMonitor:PGA:Net_39\[602] = zero[4]
Removing Rhs of wire Net_284[856] = \PowerMonitor:pgoodbus_1\[469]
Removing Lhs of wire tmpOE__fault_net_0[890] = one[9]
Removing Lhs of wire tmpOE__pgood_net_0[896] = one[9]
Removing Lhs of wire tmpOE__v_1_net_0[903] = one[9]
Removing Lhs of wire tmpOE__miso_net_0[910] = one[9]
Removing Lhs of wire tmpOE__ss_net_0[919] = one[9]
Removing Lhs of wire tmpOE__sclk_net_0[927] = one[9]
Removing Lhs of wire tmpOE__mosi_net_0[935] = one[9]
Removing Rhs of wire Net_355[936] = \TFTSHIELD_1:SPIM_1:BSPIM:mosi_reg\[975]
Removing Lhs of wire tmpOE__cs_net_0[942] = one[9]
Removing Rhs of wire Net_356[943] = \TFTSHIELD_1:CR_1:control_out_0\[1064]
Removing Rhs of wire Net_356[943] = \TFTSHIELD_1:CR_1:control_0\[1085]
Removing Lhs of wire tmpOE__dc_net_0[949] = one[9]
Removing Rhs of wire Net_357[950] = \TFTSHIELD_1:CR_1:control_out_1\[1065]
Removing Rhs of wire Net_357[950] = \TFTSHIELD_1:CR_1:control_1\[1084]
Removing Lhs of wire tmpOE__rt_cs_net_0[956] = one[9]
Removing Rhs of wire Net_358[957] = \TFTSHIELD_1:CR_1:control_out_2\[1066]
Removing Rhs of wire Net_358[957] = \TFTSHIELD_1:CR_1:control_2\[1083]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:Net_276\[962] = Net_349[916]
Removing Rhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\[967] = \TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one\[968]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:pol_supprt\[969] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:miso_to_dp\[970] = \TFTSHIELD_1:SPIM_1:Net_244\[971]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:Net_244\[971] = Net_348[911]
Removing Rhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\[996] = \TFTSHIELD_1:SPIM_1:BSPIM:dpMOSI_fifo_empty\[997]
Removing Rhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\[998] = \TFTSHIELD_1:SPIM_1:BSPIM:dpMOSI_fifo_not_full\[999]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_3\[1000] = \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\[967]
Removing Rhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\[1002] = \TFTSHIELD_1:SPIM_1:BSPIM:dpMISO_fifo_full\[1003]
Removing Rhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\[1004] = \TFTSHIELD_1:SPIM_1:BSPIM:dpMISO_fifo_not_empty\[1005]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_6\[1007] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_5\[1008] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_3\[1009] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_2\[1010] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_1\[1011] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_0\[1012] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:Net_273\[1022] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:Net_274\[1061] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:CR_1:clk\[1062] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:CR_1:rst\[1063] = zero[4]
Removing Lhs of wire tmpOE__TempPin_net_0[1088] = one[9]
Removing Lhs of wire tmpOE__load_fet_net_0[1093] = one[9]
Removing Rhs of wire Net_486[1094] = \PWM_1:PWMUDB:pwm2_i_reg\[1221]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[1113] = \PWM_1:PWMUDB:control_7\[1105]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[1123] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[1124] = \PWM_1:PWMUDB:control_7\[1105]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[1128] = one[9]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[1130] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[1131] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[1132] = \PWM_1:PWMUDB:runmode_enable\[1129]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[1136] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[1137] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[1138] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[1139] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[1142] = one[9]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\[1146] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\[1386]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\[1148] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\[1387]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[1149] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[1150] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[1151] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[1152] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[1155] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[1156] = zero[4]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[1157] = \PWM_1:PWMUDB:final_kill_reg\[1172]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[1158] = zero[4]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[1159] = \PWM_1:PWMUDB:fifo_full\[1179]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[1161] = \PWM_1:PWMUDB:cmp2_status_reg\[1171]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[1162] = \PWM_1:PWMUDB:cmp1_status_reg\[1170]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[1173] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[1174] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[1175] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[1176] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[1177] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[1178] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[1180] = \PWM_1:PWMUDB:tc_i\[1134]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[1181] = \PWM_1:PWMUDB:runmode_enable\[1129]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[1182] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[1215] = \PWM_1:PWMUDB:cmp1_less\[1186]
Removing Lhs of wire \PWM_1:PWMUDB:compare2\[1216] = \PWM_1:PWMUDB:cmp2_less\[1189]
Removing Rhs of wire Net_479[1226] = \PWM_1:PWMUDB:pwm1_i_reg\[1219]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[1227] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\[1268] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\[1269] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\[1270] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\[1271] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\[1272] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\[1273] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\[1274] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\[1275] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\[1276] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\[1277] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\[1278] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\[1279] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\[1280] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\[1281] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\[1282] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\[1283] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\[1284] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\[1285] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\[1286] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\[1287] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\[1288] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\[1289] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\[1290] = \PWM_1:PWMUDB:MODIN3_1\[1291]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN3_1\[1291] = \PWM_1:PWMUDB:dith_count_1\[1145]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\[1292] = \PWM_1:PWMUDB:MODIN3_0\[1293]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN3_0\[1293] = \PWM_1:PWMUDB:dith_count_0\[1147]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1425] = one[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1426] = one[9]
Removing Lhs of wire tmpOE__charge_fet_net_0[1435] = one[9]
Removing Lhs of wire \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\\D\[1440] = \Thermistor_ADC:ch_addr_5\[90]
Removing Lhs of wire \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\\D\[1441] = \Thermistor_ADC:ch_addr_4\[92]
Removing Lhs of wire \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\\D\[1442] = \Thermistor_ADC:ch_addr_3\[94]
Removing Lhs of wire \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\\D\[1443] = \Thermistor_ADC:ch_addr_2\[96]
Removing Lhs of wire \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\\D\[1444] = \Thermistor_ADC:ch_addr_1\[98]
Removing Lhs of wire \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\\D\[1445] = \Thermistor_ADC:ch_addr_0\[100]
Removing Lhs of wire \Thermistor_ADC:bSAR_SEQ:nrq_edge_detect_reg\\D\[1510] = \Thermistor_ADC:bSAR_SEQ:nrq_edge_detect\[307]
Removing Lhs of wire \Thermistor_ADC:bSAR_SEQ:nrq_reg\\D\[1512] = \Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\[304]
Removing Lhs of wire \PowerMonitor:B_PowerMonitor:control1_reg_2\\D\[1513] = \PowerMonitor:B_PowerMonitor:control1_2\[449]
Removing Lhs of wire \PowerMonitor:B_PowerMonitor:eocReg\\D\[1514] = \PowerMonitor:B_PowerMonitor:eocSig\[455]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\\D\[1517] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\\D\[1522] = zero[4]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one_reg\\D\[1524] = \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\[967]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp_reg\\D\[1525] = \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\[981]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1528] = one[9]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1529] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1530] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1533] = one[9]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1536] = \PWM_1:PWMUDB:cmp1\[1165]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare2\\D\[1537] = \PWM_1:PWMUDB:cmp2\[1168]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1538] = \PWM_1:PWMUDB:cmp1_status\[1166]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1539] = \PWM_1:PWMUDB:cmp2_status\[1169]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[1541] = \PWM_1:PWMUDB:pwm_i\[1218]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[1542] = \PWM_1:PWMUDB:pwm1_i\[1220]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[1543] = \PWM_1:PWMUDB:pwm2_i\[1222]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[1544] = \PWM_1:PWMUDB:status_2\[1160]

------------------------------------------------------
Aliased 0 equations, 236 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\));

Note:  Expanding virtual equation for 'Net_284' (cost = 2):
Net_284 <= (\PowerMonitor:B_PowerMonitor:pgood_reg_0\
	OR \PowerMonitor:B_PowerMonitor:pgood_reg_1\);

Note:  Expanding virtual equation for '\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\' (cost = 1):
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp2\' (cost = 0):
\PWM_1:PWMUDB:cmp2\ <= (\PWM_1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Thermistor_ADC:MODULE_1:g1:a0:xeq\' (cost = 64):
\Thermistor_ADC:MODULE_1:g1:a0:xeq\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Virtual signal \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\Thermistor_ADC:AMuxHw_2_Decoder_is_active\ <= ((not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and not \Thermistor_ADC:ch_addr_0\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and not \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and not \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and not \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and not \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (not \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and not \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\)
	OR (\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ and \Thermistor_ADC:ch_addr_5\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ and \Thermistor_ADC:ch_addr_4\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ and \Thermistor_ADC:ch_addr_3\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ and \Thermistor_ADC:ch_addr_2\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ and \Thermistor_ADC:ch_addr_1\ and \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ and \Thermistor_ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 49 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[1184] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i\[1218] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1396] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1406] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1416] = zero[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1531] = \PWM_1:PWMUDB:control_7\[1105]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1540] = zero[4]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\Tesla Battery Monitor.cyprj" -dcpsoc3 "Tesla Battery Monitor.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.442ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 04 January 2019 21:38:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\LilRobby\Google Drive\gnarv\GnarV.Bundle01 - 1\Tesla Battery Monitor.cydsn\Tesla Battery Monitor.cyprj -d CY8C5868AXI-LP035 Tesla Battery Monitor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lti_1\ kept \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gti_1\ kept \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lti_0\ kept \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gti_0\ kept \Thermistor_ADC:MODULE_1:g1:a0:gx:u0:gt_2\
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock Thermistor_ADC_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_2 to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_349
    Digital Clock 1: Automatic-assigning  clock 'PowerMonitor_ADC_Ext_CP_Clk'. Fanout=1, Signal=\PowerMonitor:ADC:Net_487\
    Digital Clock 2: Automatic-assigning  clock 'Thermistor_ADC_IntClock'. Fanout=73, Signal=\Thermistor_ADC:clock\
    Analog  Clock 0: Automatic-assigning  clock 'PowerMonitor_ADC_theACLK'. Fanout=1, Signal=\PowerMonitor:ADC:Net_40\
    Digital Clock 3: Automatic-assigning  clock 'pmon_clock'. Fanout=3, Signal=Net_272
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Thermistor_ADC:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: Thermistor_ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \Thermistor_ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: Thermistor_ADC_IntClock, EnableOut: \Thermistor_ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \Thermistor_ADC:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: Thermistor_ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Thermistor_ADC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PowerMonitor:B_PowerMonitor:clock_enable_block\: with output requested to be synchronous
        ClockIn: pmon_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pmon_clock, EnableOut: Constant 1
    UDB Clk/Enable \PowerMonitor:B_PowerMonitor:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: pmon_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pmon_clock, EnableOut: Constant 1
    UDB Clk/Enable \PowerMonitor:B_PowerMonitor:Sync:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: pmon_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pmon_clock, EnableOut: Constant 1
    UDB Clk/Enable \TFTSHIELD_1:SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_100k__SYNC:synccell.out
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: charge_fet(0), fault(0), pgood(0), TempPin(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART_2:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_2:Dm(0)\__PA ,
            analog_term => \USBUART_2:Net_597\ ,
            pad => \USBUART_2:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_2:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_2:Dp(0)\__PA ,
            analog_term => \USBUART_2:Net_1000\ ,
            pad => \USBUART_2:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = TS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TS2(0)__PA ,
            analog_term => Net_8 ,
            pad => TS2(0)_PAD ,
            pin_input => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = ShuntHigh(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ShuntHigh(0)__PA ,
            analog_term => Net_105 ,
            pad => ShuntHigh(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TS1(0)__PA ,
            analog_term => Net_7 ,
            pad => TS1(0)_PAD ,
            pin_input => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = ShuntLow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ShuntLow(0)__PA ,
            analog_term => Net_104 ,
            pad => ShuntLow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = fault(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => fault(0)__PA ,
            pin_input => Net_285 ,
            pad => fault(0)_PAD );

    Pin : Name = pgood(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pgood(0)__PA ,
            pin_input => Net_370 ,
            pad => pgood(0)_PAD );

    Pin : Name = v_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => v_1(0)__PA ,
            analog_term => Net_274 ,
            pad => v_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => miso(0)__PA ,
            fb => Net_348 ,
            pad => miso(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ss(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ss(0)__PA ,
            pin_input => Net_352 ,
            pad => ss(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sclk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sclk(0)__PA ,
            pin_input => Net_354 ,
            pad => sclk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mosi(0)__PA ,
            pin_input => Net_355 ,
            pad => mosi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs(0)__PA ,
            pin_input => Net_356 ,
            pad => cs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dc(0)__PA ,
            pin_input => Net_357 ,
            pad => dc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = rt_cs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => rt_cs(0)__PA ,
            pin_input => Net_358 ,
            pad => rt_cs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TempPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TempPin(0)__PA ,
            fb => Net_368 ,
            pad => TempPin(0)_PAD );

    Pin : Name = load_fet(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => load_fet(0)__PA ,
            pin_input => Net_486 ,
            pad => load_fet(0)_PAD );
        Properties:
        {
        }

    Pin : Name = charge_fet(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => charge_fet(0)__PA ,
            pin_input => Net_479 ,
            pad => charge_fet(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:ch_addr_5\
            + \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:ch_addr_4\
            + \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:ch_addr_3\
            + \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:ch_addr_2\
            + !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:ch_addr_1\
            + \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:ch_addr_1\
            + !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ * 
              \Thermistor_ADC:ch_addr_0\
            + \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ * 
              !\Thermistor_ADC:ch_addr_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:ch_addr_5\
            + !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:ch_addr_4\
            + !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:ch_addr_3\
            + !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:ch_addr_2\
            + \Thermistor_ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Thermistor_ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_119 * !\Thermistor_ADC:bSAR_SEQ:load_period\
        );
        Output = \Thermistor_ADC:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_370, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PowerMonitor:B_PowerMonitor:pgood_reg_1\ * Net_368
            + \PowerMonitor:B_PowerMonitor:pgood_reg_0\ * Net_368
        );
        Output = Net_370 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_5\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_4\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_3\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_2\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_1\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_120, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: PosEdge(\Thermistor_ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\Thermistor_ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_120 (fanout=3)

    MacroCell: Name=\Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_120
            + \Thermistor_ADC:Net_3935\
        );
        Output = \Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\Thermistor_ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: PosEdge(\Thermistor_ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \Thermistor_ADC:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=Net_352, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_352 * !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + !Net_352 * \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !Net_352 * \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = Net_352 (fanout=2)

    MacroCell: Name=Net_354, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_354 * \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = Net_354 (fanout=2)

    MacroCell: Name=Net_355, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_355 * !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_355 (fanout=2)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_479, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_479 (fanout=1)

    MacroCell: Name=Net_486, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_486 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_349 ,
            cs_addr_2 => \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ ,
            route_si => Net_348 ,
            f1_load => \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Thermistor_ADC:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \Thermistor_ADC:clock\ ,
            status_0 => Net_120 ,
            clk_en => \Thermistor_ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\Thermistor_ADC:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_349 ,
            status_4 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ ,
            status_2 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\ ,
            interrupt => \TFTSHIELD_1:Net_59\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_349 ,
            status_6 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\ ,
            interrupt => \TFTSHIELD_1:Net_57\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_1 => \PWM_1:PWMUDB:status_1\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Thermistor_ADC:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \Thermistor_ADC:nrq\ ,
            out => \Thermistor_ADC:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_100k__SYNC
        PORT MAP (
            in => ClockBlock_100k ,
            out => ClockBlock_100k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Thermistor_ADC:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \Thermistor_ADC:clock\ ,
            control_7 => \Thermistor_ADC:bSAR_SEQ:control_7\ ,
            control_6 => \Thermistor_ADC:bSAR_SEQ:control_6\ ,
            control_5 => \Thermistor_ADC:bSAR_SEQ:control_5\ ,
            control_4 => \Thermistor_ADC:bSAR_SEQ:control_4\ ,
            control_3 => \Thermistor_ADC:bSAR_SEQ:control_3\ ,
            control_2 => \Thermistor_ADC:bSAR_SEQ:control_2\ ,
            control_1 => \Thermistor_ADC:bSAR_SEQ:load_period\ ,
            control_0 => \Thermistor_ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PowerMonitor:B_PowerMonitor:SyncCtl:ctrlreg1\
        PORT MAP (
            clock => Net_272 ,
            control_7 => \PowerMonitor:B_PowerMonitor:control1_7\ ,
            control_6 => \PowerMonitor:B_PowerMonitor:control1_6\ ,
            control_5 => \PowerMonitor:B_PowerMonitor:control1_5\ ,
            control_4 => \PowerMonitor:B_PowerMonitor:control1_4\ ,
            control_3 => \PowerMonitor:B_PowerMonitor:control1_3\ ,
            control_2 => \PowerMonitor:B_PowerMonitor:control1_2\ ,
            control_1 => Net_285 ,
            control_0 => \PowerMonitor:B_PowerMonitor:control1_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111011"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PowerMonitor:B_PowerMonitor:Sync:PM_1_8_Ctrl1\
        PORT MAP (
            clock => Net_272 ,
            control_7 => \PowerMonitor:B_PowerMonitor:pgood_reg_7\ ,
            control_6 => \PowerMonitor:B_PowerMonitor:pgood_reg_6\ ,
            control_5 => \PowerMonitor:B_PowerMonitor:pgood_reg_5\ ,
            control_4 => \PowerMonitor:B_PowerMonitor:pgood_reg_4\ ,
            control_3 => \PowerMonitor:B_PowerMonitor:pgood_reg_3\ ,
            control_2 => \PowerMonitor:B_PowerMonitor:pgood_reg_2\ ,
            control_1 => \PowerMonitor:B_PowerMonitor:pgood_reg_1\ ,
            control_0 => \PowerMonitor:B_PowerMonitor:pgood_reg_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TFTSHIELD_1:CR_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \TFTSHIELD_1:CR_1:control_7\ ,
            control_6 => \TFTSHIELD_1:CR_1:control_6\ ,
            control_5 => \TFTSHIELD_1:CR_1:control_5\ ,
            control_4 => \TFTSHIELD_1:CR_1:control_4\ ,
            control_3 => \TFTSHIELD_1:CR_1:control_3\ ,
            control_2 => Net_358 ,
            control_1 => Net_357 ,
            control_0 => Net_356 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Thermistor_ADC:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \Thermistor_ADC:clock\ ,
            load => \Thermistor_ADC:bSAR_SEQ:load_period\ ,
            enable => \Thermistor_ADC:bSAR_SEQ:cnt_enable\ ,
            count_6 => \Thermistor_ADC:bSAR_SEQ:count_6\ ,
            count_5 => \Thermistor_ADC:ch_addr_5\ ,
            count_4 => \Thermistor_ADC:ch_addr_4\ ,
            count_3 => \Thermistor_ADC:ch_addr_3\ ,
            count_2 => \Thermistor_ADC:ch_addr_2\ ,
            count_1 => \Thermistor_ADC:ch_addr_1\ ,
            count_0 => \Thermistor_ADC:ch_addr_0\ ,
            tc => \Thermistor_ADC:bSAR_SEQ:cnt_tc\ ,
            clk_en => \Thermistor_ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\Thermistor_ADC:bSAR_SEQ:enable\)

    count7cell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_349 ,
            enable => \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \TFTSHIELD_1:SPIM_1:BSPIM:count_6\ ,
            count_5 => \TFTSHIELD_1:SPIM_1:BSPIM:count_5\ ,
            count_4 => \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ ,
            count_3 => \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ ,
            count_2 => \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ ,
            count_1 => \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ ,
            count_0 => \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ ,
            tc => \TFTSHIELD_1:SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Thermistor_ADC:TempBuf\
        PORT MAP (
            dmareq => \Thermistor_ADC:Net_3830\ ,
            termin => zero ,
            termout => \Thermistor_ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\Thermistor_ADC:FinalBuf\
        PORT MAP (
            dmareq => \Thermistor_ADC:Net_3698\ ,
            termin => zero ,
            termout => \Thermistor_ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART_2:dp_int\
        PORT MAP (
            interrupt => \USBUART_2:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_2:ord_int\
        PORT MAP (
            interrupt => \USBUART_2:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_2:ep_3\
        PORT MAP (
            interrupt => \USBUART_2:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_2:ep_2\
        PORT MAP (
            interrupt => \USBUART_2:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_2:ep_1\
        PORT MAP (
            interrupt => \USBUART_2:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_2:ep_0\
        PORT MAP (
            interrupt => \USBUART_2:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_2:bus_reset\
        PORT MAP (
            interrupt => \USBUART_2:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_2:arb_int\
        PORT MAP (
            interrupt => \USBUART_2:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_2:sof_int\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\Thermistor_ADC:IRQ\
        PORT MAP (
            interrupt => Net_120 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\PowerMonitor:ADC:IRQ\
        PORT MAP (
            interrupt => \PowerMonitor:Net_2323\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\TFTSHIELD_1:SPIM_1:RxInternalInterrupt\
        PORT MAP (
            interrupt => \TFTSHIELD_1:Net_57\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\TFTSHIELD_1:SPIM_1:TxInternalInterrupt\
        PORT MAP (
            interrupt => \TFTSHIELD_1:Net_59\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   22 :   50 :   72 : 30.56 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   99 :   93 :  192 : 51.56 %
  Unique P-terms              :  131 :  253 :  384 : 34.11 %
  Total P-terms               :  136 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.654ms
Tech Mapping phase: Elapsed time ==> 0s.846ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_122" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_123" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_125" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_127" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_128" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_130" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_132" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_133" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_135" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_137" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_138" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_140" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_142" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_143" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_145" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_147" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_148" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_150" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_152" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_153" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_155" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_157" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_158" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_160" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_162" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_163" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_165" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_167" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_168" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_170" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_172" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_173" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_175" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_177" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_178" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_180" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_182" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_183" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_185" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_187" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_188" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_190" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_192" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_193" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_195" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_197" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_198" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_199" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_200" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_201" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_202" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_203" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_204" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_205" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_206" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_207" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_208" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_209" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_210" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_211" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_212" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_213" is connected to one terminal only. (App=cydsfit)
Info: apr.M0055: The signal \PowerMonitor:PGA_REF\ is constrained to switch via Location abusl1 in Amux::\PowerMonitor:PM_AMux_Current\. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(4)][IoId=(0)] : ShuntHigh(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : ShuntLow(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : TS1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : TS2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_2:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_2:Dp(0)\ (fixed)
IO_4@[IOP=(6)][IoId=(4)] : cs(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : dc(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : load_fet(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : miso(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : mosi(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : rt_cs(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : sclk(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : ss(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : v_1(0) (fixed)
SC[0]@[FFB(SC,0)] : \PowerMonitor:PGA:SC\ (fixed)
DSM[0]@[FFB(DSM,0)] : \PowerMonitor:ADC:DSM4\ (fixed)
Vref[6]@[FFB(Vref,6)] : \PowerMonitor:ADC_Vssa_1:vRef_1\
Vref[3]@[FFB(Vref,3)] : \PowerMonitor:vRef_1\
SAR[1]@[FFB(SAR,1)] : \Thermistor_ADC:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \Thermistor_ADC:SAR:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USBUART_2:USB\
Log: apr.M0058: The analog placement iterative improvement is 52% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(4)][IoId=(0)] : ShuntHigh(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : ShuntLow(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : TS1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : TS2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_2:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_2:Dp(0)\ (fixed)
IO_4@[IOP=(6)][IoId=(4)] : cs(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : dc(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : load_fet(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : miso(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : mosi(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : rt_cs(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : sclk(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : ss(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : v_1(0) (fixed)
SC[0]@[FFB(SC,0)] : \PowerMonitor:PGA:SC\ (fixed)
DSM[0]@[FFB(DSM,0)] : \PowerMonitor:ADC:DSM4\ (fixed)
Vref[6]@[FFB(Vref,6)] : \PowerMonitor:ADC_Vssa_1:vRef_1\
Vref[3]@[FFB(Vref,3)] : \PowerMonitor:vRef_1\
SAR[1]@[FFB(SAR,1)] : \Thermistor_ADC:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \Thermistor_ADC:SAR:vRef_Vdda_1\
USB[0]@[FFB(USB,0)] : \USBUART_2:USB\

Analog Placement phase: Elapsed time ==> 5s.301ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "\PowerMonitor:CSA1\" overuses wire "Vssa Wire"
Net "AmuxEye::\PowerMonitor:PM_AMux_Current\" overuses wire "Vssa Wire Alt2"
Net "AmuxEye::\PowerMonitor:PM_AMux_Current\" overuses wire "Vssa Wire"
Net "AmuxEye::\PowerMonitor:PM_AMux_Current\" overuses wire "Vssa Wire Alt1"
Net "AmuxEye::\PowerMonitor:PM_AMux_Current\" overuses wire "DSM+ Swx__0b"
Net "AmuxEye::\PowerMonitor:PM_AMux_Current\" overuses wire "dsm0+ Wire"
Net "AmuxNose::\PowerMonitor:PM_AMux_Current\" overuses wire "Vssa Wire Alt2"
Net "AmuxEye::\PowerMonitor:PM_AMux_Voltage\" overuses wire "dsm0+ Wire"
Net "AmuxEye::\PowerMonitor:PM_AMux_Voltage\" overuses wire "dsm0+ Wire"
Net "AmuxEye::\PowerMonitor:PM_AMux_Voltage\" overuses wire "dsm0+ Wire"
Net "AmuxEye::\PowerMonitor:PM_AMux_Voltage\" overuses wire "DSM+ Swx__0b"
Net "AmuxNose::\PowerMonitor:PM_AMux_Voltage\" overuses wire "Vssa Wire Alt1"
Net "AmuxEye::\PowerMonitor:PM_AMux_Current\" overuses wire "AGL[5]"
Net "AmuxEye::\PowerMonitor:PM_AMux_Voltage\" overuses wire "AGL[5]"
Analog Routing phase: Elapsed time ==> 0s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Warning: apr.M0042: Bonded pin(s) "P0[7]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \PowerMonitor:negSignal\ {
    dsm_0_vminus
  }
  Net: \PowerMonitor:CSA1\ {
    common_vssa
  }
  Net: Net_105 {
    p4_0
  }
  Net: \PowerMonitor:PGA_REF\ {
    sc_0_vout
  }
  Net: \PowerMonitor:posSignal\ {
    dsm_0_vplus
  }
  Net: Net_274 {
    p4_2
  }
  Net: Net_104 {
    p4_1
  }
  Net: \Thermistor_ADC:Net_2803\ {
    sar_1_vplus
  }
  Net: Net_7 {
    p5_0
  }
  Net: Net_8 {
    p5_1
  }
  Net: Net_122 {
  }
  Net: Net_123 {
  }
  Net: Net_125 {
  }
  Net: Net_127 {
  }
  Net: Net_128 {
  }
  Net: Net_130 {
  }
  Net: Net_132 {
  }
  Net: Net_133 {
  }
  Net: Net_135 {
  }
  Net: Net_137 {
  }
  Net: Net_138 {
  }
  Net: Net_140 {
  }
  Net: Net_142 {
  }
  Net: Net_143 {
  }
  Net: Net_145 {
  }
  Net: Net_147 {
  }
  Net: Net_148 {
  }
  Net: Net_150 {
  }
  Net: Net_152 {
  }
  Net: Net_153 {
  }
  Net: Net_155 {
  }
  Net: Net_157 {
  }
  Net: Net_158 {
  }
  Net: Net_160 {
  }
  Net: Net_162 {
  }
  Net: Net_163 {
  }
  Net: Net_165 {
  }
  Net: Net_167 {
  }
  Net: Net_168 {
  }
  Net: Net_170 {
  }
  Net: Net_172 {
  }
  Net: Net_173 {
  }
  Net: Net_175 {
  }
  Net: Net_177 {
  }
  Net: Net_178 {
  }
  Net: Net_180 {
  }
  Net: Net_182 {
  }
  Net: Net_183 {
  }
  Net: Net_185 {
  }
  Net: Net_187 {
  }
  Net: Net_188 {
  }
  Net: Net_190 {
  }
  Net: Net_192 {
  }
  Net: Net_193 {
  }
  Net: Net_195 {
  }
  Net: Net_197 {
  }
  Net: Net_198 {
  }
  Net: Net_199 {
  }
  Net: Net_200 {
  }
  Net: Net_201 {
  }
  Net: Net_202 {
  }
  Net: Net_203 {
  }
  Net: Net_204 {
  }
  Net: Net_205 {
  }
  Net: Net_206 {
  }
  Net: Net_207 {
  }
  Net: Net_208 {
  }
  Net: Net_209 {
  }
  Net: Net_210 {
  }
  Net: Net_211 {
  }
  Net: Net_212 {
  }
  Net: Net_213 {
  }
  Net: \PowerMonitor:ADC:Net_349\ {
  }
  Net: \PowerMonitor:ADC:Net_257\ {
  }
  Net: \PowerMonitor:ADC:Net_352\ {
  }
  Net: \PowerMonitor:ADC:Net_12\ {
  }
  Net: \PowerMonitor:PGA:Net_17\ {
  }
  Net: \PowerMonitor:Net_2299\ {
    common_vref_1024
    sc_0_bgref
    sc_0_bgref_x_sc_0_vin
    sc_0_vin
  }
  Net: \Thermistor_ADC:SAR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \Thermistor_ADC:SAR:Net_209\ {
  }
  Net: \Thermistor_ADC:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: AmuxNet::\PowerMonitor:PM_AMux_Current\ {
    dsm_0_vminus
    abusl1_x_dsm_0_vminus
    abusl1
    abusl1_x_sc_0_vout
    agl7_x_dsm_0_vminus
    agl7
    agl7_x_p0_7
    p0_7
    p0_7_x_vidac_2_iout
    vidac_2_iout
    agl4_x_vidac_2_iout
    agl4
    agl4_x_p4_0
    dsm_0_vminus_x_dsm_0_vminus_vssa
    sc_0_vout
    p4_0
    dsm_0_vminus_vssa
  }
  Net: AmuxNet::\PowerMonitor:PM_AMux_Voltage\ {
    dsm_0_vplus
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p4_1
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p4_2
    dsm_0_vplus_x_dsm_0_vplus_vssa
    p4_1
    p4_2
    dsm_0_vplus_vssa
  }
  Net: AmuxNet::\Thermistor_ADC:AMuxHw_2\ {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agr1_x_p5_1
    agr0_x_sar_1_vplus
    agr0
    agr0_x_p5_0
    p5_1
    p5_0
  }
}
Map of item to net {
  common_vssa                                      -> \PowerMonitor:CSA1\
  common_vref_1024                                 -> \PowerMonitor:Net_2299\
  sc_0_bgref                                       -> \PowerMonitor:Net_2299\
  sc_0_bgref_x_sc_0_vin                            -> \PowerMonitor:Net_2299\
  sc_0_vin                                         -> \PowerMonitor:Net_2299\
  sar_1_vrefhi                                     -> \Thermistor_ADC:SAR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \Thermistor_ADC:SAR:Net_126\
  sar_1_vminus                                     -> \Thermistor_ADC:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \Thermistor_ADC:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \Thermistor_ADC:SAR:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \Thermistor_ADC:SAR:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \Thermistor_ADC:SAR:Net_235\
  sar_1_vref                                       -> \Thermistor_ADC:SAR:Net_235\
  dsm_0_vminus                                     -> \PowerMonitor:negSignal\
  p4_0                                             -> Net_105
  sc_0_vout                                        -> \PowerMonitor:PGA_REF\
  dsm_0_vplus                                      -> \PowerMonitor:posSignal\
  p4_2                                             -> Net_274
  p4_1                                             -> Net_104
  sar_1_vplus                                      -> \Thermistor_ADC:Net_2803\
  p5_0                                             -> Net_7
  p5_1                                             -> Net_8
  abusl1_x_dsm_0_vminus                            -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  abusl1                                           -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  abusl1_x_sc_0_vout                               -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  agl7_x_dsm_0_vminus                              -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  agl7                                             -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  agl7_x_p0_7                                      -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  p0_7                                             -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  p0_7_x_vidac_2_iout                              -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  vidac_2_iout                                     -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  agl4_x_vidac_2_iout                              -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  agl4                                             -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  agl4_x_p4_0                                      -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  dsm_0_vminus_vssa                                -> AmuxNet::\PowerMonitor:PM_AMux_Current\
  agl5_x_dsm_0_vplus                               -> AmuxNet::\PowerMonitor:PM_AMux_Voltage\
  agl5                                             -> AmuxNet::\PowerMonitor:PM_AMux_Voltage\
  agl5_x_p4_1                                      -> AmuxNet::\PowerMonitor:PM_AMux_Voltage\
  agl6_x_dsm_0_vplus                               -> AmuxNet::\PowerMonitor:PM_AMux_Voltage\
  agl6                                             -> AmuxNet::\PowerMonitor:PM_AMux_Voltage\
  agl6_x_p4_2                                      -> AmuxNet::\PowerMonitor:PM_AMux_Voltage\
  dsm_0_vplus_x_dsm_0_vplus_vssa                   -> AmuxNet::\PowerMonitor:PM_AMux_Voltage\
  dsm_0_vplus_vssa                                 -> AmuxNet::\PowerMonitor:PM_AMux_Voltage\
  agr1_x_sar_1_vplus                               -> AmuxNet::\Thermistor_ADC:AMuxHw_2\
  agr1                                             -> AmuxNet::\Thermistor_ADC:AMuxHw_2\
  agr1_x_p5_1                                      -> AmuxNet::\Thermistor_ADC:AMuxHw_2\
  agr0_x_sar_1_vplus                               -> AmuxNet::\Thermistor_ADC:AMuxHw_2\
  agr0                                             -> AmuxNet::\Thermistor_ADC:AMuxHw_2\
  agr0_x_p5_0                                      -> AmuxNet::\Thermistor_ADC:AMuxHw_2\
}
Mux Info {
  Mux: \PowerMonitor:PM_AMux_Current\ {
     Mouth: \PowerMonitor:negSignal\
     Guts:  AmuxNet::\PowerMonitor:PM_AMux_Current\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   Net_105
      Outer: agl4_x_p4_0
      Inner: agl7_x_dsm_0_vminus
      Path {
        p4_0
        agl4_x_p4_0
        agl4
        agl4_x_vidac_2_iout
        vidac_2_iout
        p0_7_x_vidac_2_iout
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 2 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 3 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 4 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 5 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 6 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 7 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 8 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 9 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 10 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 11 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 12 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 13 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 14 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 15 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 16 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 17 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 18 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 19 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 20 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 21 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 22 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 23 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 24 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 25 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 26 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 27 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 28 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 29 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 30 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 31 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 32 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 33 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 34 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 35 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 36 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 37 {
      Net:   \PowerMonitor:PGA_REF\
      Outer: abusl1_x_sc_0_vout
      Inner: abusl1_x_dsm_0_vminus
      Path {
        sc_0_vout
        abusl1_x_sc_0_vout
        abusl1
        abusl1_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
  }
  Mux: \PowerMonitor:PM_AMux_Voltage\ {
     Mouth: \PowerMonitor:posSignal\
     Guts:  AmuxNet::\PowerMonitor:PM_AMux_Voltage\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_274
      Outer: agl6_x_p4_2
      Inner: agl6_x_dsm_0_vplus
      Path {
        p4_2
        agl6_x_p4_2
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_104
      Outer: agl5_x_p4_1
      Inner: agl5_x_dsm_0_vplus
      Path {
        p4_1
        agl5_x_p4_1
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 4 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 5 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 6 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 7 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 8 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 9 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 10 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 11 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 12 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 13 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 14 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 15 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 16 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 17 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 18 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 19 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 20 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 21 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 22 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 23 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 24 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 25 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 26 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 27 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 28 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 29 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 30 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 31 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 32 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 33 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 34 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 35 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 36 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 37 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 38 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 39 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 40 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 41 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 42 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 43 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 44 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 45 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 46 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 47 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 48 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 49 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 50 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 51 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 52 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 53 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 54 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 55 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 56 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 57 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 58 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 59 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 60 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 61 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 62 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 63 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 64 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 65 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 66 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 67 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
    Arm: 68 {
      Net:   \PowerMonitor:CSA1\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
  }
  Mux: \Thermistor_ADC:AMuxHw_2\ {
     Mouth: \Thermistor_ADC:Net_2803\
     Guts:  AmuxNet::\Thermistor_ADC:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_7
      Outer: agr0_x_p5_0
      Inner: agr0_x_sar_1_vplus
      Path {
        p5_0
        agr0_x_p5_0
        agr0
        agr0_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_8
      Outer: agr1_x_p5_1
      Inner: agr1_x_sar_1_vplus
      Path {
        p5_1
        agr1_x_p5_1
        agr1
        agr1_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_122
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   Net_123
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   Net_125
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_127
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_128
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_130
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_132
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_133
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_135
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_137
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_138
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_140
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_142
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_143
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_145
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_147
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_148
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_150
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_152
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_153
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_155
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_157
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_158
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_160
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_162
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_163
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_165
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_167
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_168
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_170
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_172
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_173
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_175
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_177
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_178
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_180
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_182
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_183
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_185
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_187
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_188
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_190
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_192
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_193
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_195
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_197
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_198
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_199
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_200
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_201
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_202
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_203
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_204
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_205
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_206
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_207
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_208
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_209
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_210
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_211
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_212
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_213
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.742ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 9.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   28 :   20 :   48 :  58.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.89
                   Pterms :            4.79
               Macrocells :            3.54
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :      10.93 :       7.07
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_5\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_2\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\TFTSHIELD_1:CR_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \TFTSHIELD_1:CR_1:control_7\ ,
        control_6 => \TFTSHIELD_1:CR_1:control_6\ ,
        control_5 => \TFTSHIELD_1:CR_1:control_5\ ,
        control_4 => \TFTSHIELD_1:CR_1:control_4\ ,
        control_3 => \TFTSHIELD_1:CR_1:control_3\ ,
        control_2 => Net_358 ,
        control_1 => Net_357 ,
        control_0 => Net_356 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_349 ,
        status_4 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ ,
        status_2 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\ ,
        interrupt => \TFTSHIELD_1:Net_59\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_352, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_352 * !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + !Net_352 * \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !Net_352 * \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = Net_352 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_355, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_355 * !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_355 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_349 ,
        status_6 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\ ,
        interrupt => \TFTSHIELD_1:Net_57\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_4\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_349 ,
        cs_addr_2 => \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ ,
        route_si => Net_348 ,
        f1_load => \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Thermistor_ADC:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \Thermistor_ADC:clock\ ,
        control_7 => \Thermistor_ADC:bSAR_SEQ:control_7\ ,
        control_6 => \Thermistor_ADC:bSAR_SEQ:control_6\ ,
        control_5 => \Thermistor_ADC:bSAR_SEQ:control_5\ ,
        control_4 => \Thermistor_ADC:bSAR_SEQ:control_4\ ,
        control_3 => \Thermistor_ADC:bSAR_SEQ:control_3\ ,
        control_2 => \Thermistor_ADC:bSAR_SEQ:control_2\ ,
        control_1 => \Thermistor_ADC:bSAR_SEQ:load_period\ ,
        control_0 => \Thermistor_ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:ch_addr_5\
            + !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:ch_addr_4\
            + !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:ch_addr_3\
            + !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:ch_addr_2\
            + \Thermistor_ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_354, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_349) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_354 * \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = Net_354 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_349 ,
        enable => \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \TFTSHIELD_1:SPIM_1:BSPIM:count_6\ ,
        count_5 => \TFTSHIELD_1:SPIM_1:BSPIM:count_5\ ,
        count_4 => \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ ,
        count_3 => \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ ,
        count_2 => \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ ,
        count_1 => \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ ,
        count_0 => \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ ,
        tc => \TFTSHIELD_1:SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:ch_addr_5\
            + \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:ch_addr_4\
            + \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:ch_addr_3\
            + \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:ch_addr_2\
            + !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:ch_addr_1\
            + \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:ch_addr_1\
            + !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ * 
              \Thermistor_ADC:ch_addr_0\
            + \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\ * 
              !\Thermistor_ADC:ch_addr_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_3\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:ch_addr_1\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\Thermistor_ADC:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \Thermistor_ADC:clock\ ,
        load => \Thermistor_ADC:bSAR_SEQ:load_period\ ,
        enable => \Thermistor_ADC:bSAR_SEQ:cnt_enable\ ,
        count_6 => \Thermistor_ADC:bSAR_SEQ:count_6\ ,
        count_5 => \Thermistor_ADC:ch_addr_5\ ,
        count_4 => \Thermistor_ADC:ch_addr_4\ ,
        count_3 => \Thermistor_ADC:ch_addr_3\ ,
        count_2 => \Thermistor_ADC:ch_addr_2\ ,
        count_1 => \Thermistor_ADC:ch_addr_1\ ,
        count_0 => \Thermistor_ADC:ch_addr_0\ ,
        tc => \Thermistor_ADC:bSAR_SEQ:cnt_tc\ ,
        clk_en => \Thermistor_ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\Thermistor_ADC:bSAR_SEQ:enable\)

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\PowerMonitor:B_PowerMonitor:SyncCtl:ctrlreg1\
    PORT MAP (
        clock => Net_272 ,
        control_7 => \PowerMonitor:B_PowerMonitor:control1_7\ ,
        control_6 => \PowerMonitor:B_PowerMonitor:control1_6\ ,
        control_5 => \PowerMonitor:B_PowerMonitor:control1_5\ ,
        control_4 => \PowerMonitor:B_PowerMonitor:control1_4\ ,
        control_3 => \PowerMonitor:B_PowerMonitor:control1_3\ ,
        control_2 => \PowerMonitor:B_PowerMonitor:control1_2\ ,
        control_1 => Net_285 ,
        control_0 => \PowerMonitor:B_PowerMonitor:control1_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111011"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =ClockBlock_100k__SYNC
    PORT MAP (
        in => ClockBlock_100k ,
        out => ClockBlock_100k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Thermistor_ADC:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \Thermistor_ADC:nrq\ ,
        out => \Thermistor_ADC:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\PowerMonitor:B_PowerMonitor:Sync:PM_1_8_Ctrl1\
    PORT MAP (
        clock => Net_272 ,
        control_7 => \PowerMonitor:B_PowerMonitor:pgood_reg_7\ ,
        control_6 => \PowerMonitor:B_PowerMonitor:pgood_reg_6\ ,
        control_5 => \PowerMonitor:B_PowerMonitor:pgood_reg_5\ ,
        control_4 => \PowerMonitor:B_PowerMonitor:pgood_reg_4\ ,
        control_3 => \PowerMonitor:B_PowerMonitor:pgood_reg_3\ ,
        control_2 => \PowerMonitor:B_PowerMonitor:pgood_reg_2\ ,
        control_1 => \PowerMonitor:B_PowerMonitor:pgood_reg_1\ ,
        control_0 => \PowerMonitor:B_PowerMonitor:pgood_reg_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Thermistor_ADC:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \Thermistor_ADC:clock\ ,
        status_0 => Net_120 ,
        clk_en => \Thermistor_ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\Thermistor_ADC:bSAR_SEQ:enable\)

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:AMuxHw_2_Decoder_is_active\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\Thermistor_ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \Thermistor_ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_120
            + \Thermistor_ADC:Net_3935\
        );
        Output = \Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Thermistor_ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_119 * !\Thermistor_ADC:bSAR_SEQ:load_period\
        );
        Output = \Thermistor_ADC:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_120, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: PosEdge(\Thermistor_ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\Thermistor_ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_120 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Thermistor_ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Thermistor_ADC:clock\) => Global
            Clock Enable: PosEdge(\Thermistor_ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \Thermistor_ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \Thermistor_ADC:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_370, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PowerMonitor:B_PowerMonitor:pgood_reg_1\ * Net_368
            + \PowerMonitor:B_PowerMonitor:pgood_reg_0\ * Net_368
        );
        Output = Net_370 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_479, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_479 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_486, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_486 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_1 => \PWM_1:PWMUDB:status_1\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\TFTSHIELD_1:SPIM_1:RxInternalInterrupt\
        PORT MAP (
            interrupt => \TFTSHIELD_1:Net_57\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\TFTSHIELD_1:SPIM_1:TxInternalInterrupt\
        PORT MAP (
            interrupt => \TFTSHIELD_1:Net_59\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\Thermistor_ADC:IRQ\
        PORT MAP (
            interrupt => Net_120 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_2:ep_1\
        PORT MAP (
            interrupt => \USBUART_2:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_2:ep_2\
        PORT MAP (
            interrupt => \USBUART_2:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_2:ep_3\
        PORT MAP (
            interrupt => \USBUART_2:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_2:dp_int\
        PORT MAP (
            interrupt => \USBUART_2:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_2:sof_int\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_2:arb_int\
        PORT MAP (
            interrupt => \USBUART_2:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_2:bus_reset\
        PORT MAP (
            interrupt => \USBUART_2:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_2:ep_0\
        PORT MAP (
            interrupt => \USBUART_2:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART_2:ord_int\
        PORT MAP (
            interrupt => \USBUART_2:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\PowerMonitor:ADC:IRQ\
        PORT MAP (
            interrupt => \PowerMonitor:Net_2323\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\Thermistor_ADC:FinalBuf\
        PORT MAP (
            dmareq => \Thermistor_ADC:Net_3698\ ,
            termin => zero ,
            termout => \Thermistor_ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\Thermistor_ADC:TempBuf\
        PORT MAP (
            dmareq => \Thermistor_ADC:Net_3830\ ,
            termin => zero ,
            termout => \Thermistor_ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = TempPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TempPin(0)__PA ,
        fb => Net_368 ,
        pad => TempPin(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = fault(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => fault(0)__PA ,
        pin_input => Net_285 ,
        pad => fault(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = ShuntHigh(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ShuntHigh(0)__PA ,
        analog_term => Net_105 ,
        pad => ShuntHigh(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ShuntLow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ShuntLow(0)__PA ,
        analog_term => Net_104 ,
        pad => ShuntLow(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = v_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => v_1(0)__PA ,
        analog_term => Net_274 ,
        pad => v_1(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = TS1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TS1(0)__PA ,
        analog_term => Net_7 ,
        pad => TS1(0)_PAD ,
        pin_input => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TS2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TS2(0)__PA ,
        analog_term => Net_8 ,
        pad => TS2(0)_PAD ,
        pin_input => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = rt_cs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => rt_cs(0)__PA ,
        pin_input => Net_358 ,
        pad => rt_cs(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = dc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dc(0)__PA ,
        pin_input => Net_357 ,
        pad => dc(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = cs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs(0)__PA ,
        pin_input => Net_356 ,
        pad => cs(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mosi(0)__PA ,
        pin_input => Net_355 ,
        pad => mosi(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => miso(0)__PA ,
        fb => Net_348 ,
        pad => miso(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = sclk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sclk(0)__PA ,
        pin_input => Net_354 ,
        pad => sclk(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = charge_fet(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => charge_fet(0)__PA ,
        pin_input => Net_479 ,
        pad => charge_fet(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pgood(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pgood(0)__PA ,
        pin_input => Net_370 ,
        pad => pgood(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = load_fet(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => load_fet(0)__PA ,
        pin_input => Net_486 ,
        pad => load_fet(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ss(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ss(0)__PA ,
        pin_input => Net_352 ,
        pad => ss(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_2:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART_2:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "21c6136e-9a5b-4b2e-b77a-45fe33d8dec4/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_2:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_2:Dp(0)\__PA ,
        analog_term => \USBUART_2:Net_1000\ ,
        pad => \USBUART_2:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_2:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_2:Dm(0)\__PA ,
        analog_term => \USBUART_2:Net_597\ ,
        pad => \USBUART_2:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_349 ,
            dclk_0 => Net_349_local ,
            dclk_glb_1 => \PowerMonitor:ADC:Net_487\ ,
            dclk_1 => \PowerMonitor:ADC:Net_487_local\ ,
            dclk_glb_2 => \Thermistor_ADC:clock\ ,
            dclk_2 => \Thermistor_ADC:clock_local\ ,
            aclk_glb_0 => \PowerMonitor:ADC:Net_40\ ,
            aclk_0 => \PowerMonitor:ADC:Net_40_local\ ,
            clk_a_dig_glb_0 => \PowerMonitor:ADC:Net_40_adig\ ,
            clk_a_dig_0 => \PowerMonitor:ADC:Net_40_adig_local\ ,
            dclk_glb_3 => Net_272 ,
            dclk_3 => Net_272_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\PowerMonitor:ADC:DSM4\
        PORT MAP (
            aclock => \PowerMonitor:ADC:Net_40\ ,
            vplus => \PowerMonitor:posSignal\ ,
            vminus => \PowerMonitor:negSignal\ ,
            reset_dec => \PowerMonitor:ADC:mod_reset\ ,
            extclk_cp_udb => \PowerMonitor:ADC:Net_487_local\ ,
            ext_pin_1 => \PowerMonitor:ADC:Net_349\ ,
            ext_pin_2 => \PowerMonitor:ADC:Net_257\ ,
            ext_vssa => \PowerMonitor:ADC:Net_352\ ,
            qtz_ref => \PowerMonitor:ADC:Net_12\ ,
            dec_clock => \PowerMonitor:ADC:aclock\ ,
            mod_dat_3 => \PowerMonitor:ADC:mod_dat_3\ ,
            mod_dat_2 => \PowerMonitor:ADC:mod_dat_2\ ,
            mod_dat_1 => \PowerMonitor:ADC:mod_dat_1\ ,
            mod_dat_0 => \PowerMonitor:ADC:mod_dat_0\ ,
            dout_udb_7 => \PowerMonitor:ADC:Net_9_7\ ,
            dout_udb_6 => \PowerMonitor:ADC:Net_9_6\ ,
            dout_udb_5 => \PowerMonitor:ADC:Net_9_5\ ,
            dout_udb_4 => \PowerMonitor:ADC:Net_9_4\ ,
            dout_udb_3 => \PowerMonitor:ADC:Net_9_3\ ,
            dout_udb_2 => \PowerMonitor:ADC:Net_9_2\ ,
            dout_udb_1 => \PowerMonitor:ADC:Net_9_1\ ,
            dout_udb_0 => \PowerMonitor:ADC:Net_9_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\PowerMonitor:ADC:DEC\
        PORT MAP (
            aclock => \PowerMonitor:ADC:aclock\ ,
            mod_dat_3 => \PowerMonitor:ADC:mod_dat_3\ ,
            mod_dat_2 => \PowerMonitor:ADC:mod_dat_2\ ,
            mod_dat_1 => \PowerMonitor:ADC:mod_dat_1\ ,
            mod_dat_0 => \PowerMonitor:ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \PowerMonitor:ADC:mod_reset\ ,
            interrupt => \PowerMonitor:Net_2323\ );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\PowerMonitor:PGA:SC\
        PORT MAP (
            vref => \PowerMonitor:PGA:Net_17\ ,
            vin => \PowerMonitor:Net_2299\ ,
            modout => \PowerMonitor:PGA:Net_41\ ,
            vout => \PowerMonitor:PGA_REF\ );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_2:USB\
        PORT MAP (
            dp => \USBUART_2:Net_1000\ ,
            dm => \USBUART_2:Net_597\ ,
            sof_int => Net_1 ,
            arb_int => \USBUART_2:Net_1889\ ,
            usb_int => \USBUART_2:Net_1876\ ,
            ept_int_8 => \USBUART_2:ep_int_8\ ,
            ept_int_7 => \USBUART_2:ep_int_7\ ,
            ept_int_6 => \USBUART_2:ep_int_6\ ,
            ept_int_5 => \USBUART_2:ep_int_5\ ,
            ept_int_4 => \USBUART_2:ep_int_4\ ,
            ept_int_3 => \USBUART_2:ep_int_3\ ,
            ept_int_2 => \USBUART_2:ep_int_2\ ,
            ept_int_1 => \USBUART_2:ep_int_1\ ,
            ept_int_0 => \USBUART_2:ep_int_0\ ,
            ord_int => \USBUART_2:Net_95\ ,
            dma_req_7 => \USBUART_2:dma_request_7\ ,
            dma_req_6 => \USBUART_2:dma_request_6\ ,
            dma_req_5 => \USBUART_2:dma_request_5\ ,
            dma_req_4 => \USBUART_2:dma_request_4\ ,
            dma_req_3 => \USBUART_2:dma_request_3\ ,
            dma_req_2 => \USBUART_2:dma_request_2\ ,
            dma_req_1 => \USBUART_2:dma_request_1\ ,
            dma_req_0 => \USBUART_2:dma_request_0\ ,
            dma_termin => \USBUART_2:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\PowerMonitor:vRef_1\
        PORT MAP (
            vout => \PowerMonitor:Net_2299\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\PowerMonitor:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \PowerMonitor:CSA1\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\Thermistor_ADC:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \Thermistor_ADC:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\Thermistor_ADC:SAR:ADC_SAR\
        PORT MAP (
            vplus => \Thermistor_ADC:Net_2803\ ,
            vminus => \Thermistor_ADC:SAR:Net_126\ ,
            ext_pin => \Thermistor_ADC:SAR:Net_209\ ,
            vrefhi_out => \Thermistor_ADC:SAR:Net_126\ ,
            vref => \Thermistor_ADC:SAR:Net_235\ ,
            clk_udb => \Thermistor_ADC:clock_local\ ,
            irq => \Thermistor_ADC:SAR:Net_252\ ,
            next => Net_119 ,
            data_out_udb_11 => \Thermistor_ADC:SAR:Net_207_11\ ,
            data_out_udb_10 => \Thermistor_ADC:SAR:Net_207_10\ ,
            data_out_udb_9 => \Thermistor_ADC:SAR:Net_207_9\ ,
            data_out_udb_8 => \Thermistor_ADC:SAR:Net_207_8\ ,
            data_out_udb_7 => \Thermistor_ADC:SAR:Net_207_7\ ,
            data_out_udb_6 => \Thermistor_ADC:SAR:Net_207_6\ ,
            data_out_udb_5 => \Thermistor_ADC:SAR:Net_207_5\ ,
            data_out_udb_4 => \Thermistor_ADC:SAR:Net_207_4\ ,
            data_out_udb_3 => \Thermistor_ADC:SAR:Net_207_3\ ,
            data_out_udb_2 => \Thermistor_ADC:SAR:Net_207_2\ ,
            data_out_udb_1 => \Thermistor_ADC:SAR:Net_207_1\ ,
            data_out_udb_0 => \Thermistor_ADC:SAR:Net_207_0\ ,
            eof_udb => \Thermistor_ADC:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\Thermistor_ADC:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_213 ,
            muxin_62 => Net_212 ,
            muxin_61 => Net_211 ,
            muxin_60 => Net_210 ,
            muxin_59 => Net_209 ,
            muxin_58 => Net_208 ,
            muxin_57 => Net_207 ,
            muxin_56 => Net_206 ,
            muxin_55 => Net_205 ,
            muxin_54 => Net_204 ,
            muxin_53 => Net_203 ,
            muxin_52 => Net_202 ,
            muxin_51 => Net_201 ,
            muxin_50 => Net_200 ,
            muxin_49 => Net_199 ,
            muxin_48 => Net_198 ,
            muxin_47 => Net_197 ,
            muxin_46 => Net_195 ,
            muxin_45 => Net_193 ,
            muxin_44 => Net_192 ,
            muxin_43 => Net_190 ,
            muxin_42 => Net_188 ,
            muxin_41 => Net_187 ,
            muxin_40 => Net_185 ,
            muxin_39 => Net_183 ,
            muxin_38 => Net_182 ,
            muxin_37 => Net_180 ,
            muxin_36 => Net_178 ,
            muxin_35 => Net_177 ,
            muxin_34 => Net_175 ,
            muxin_33 => Net_173 ,
            muxin_32 => Net_172 ,
            muxin_31 => Net_170 ,
            muxin_30 => Net_168 ,
            muxin_29 => Net_167 ,
            muxin_28 => Net_165 ,
            muxin_27 => Net_163 ,
            muxin_26 => Net_162 ,
            muxin_25 => Net_160 ,
            muxin_24 => Net_158 ,
            muxin_23 => Net_157 ,
            muxin_22 => Net_155 ,
            muxin_21 => Net_153 ,
            muxin_20 => Net_152 ,
            muxin_19 => Net_150 ,
            muxin_18 => Net_148 ,
            muxin_17 => Net_147 ,
            muxin_16 => Net_145 ,
            muxin_15 => Net_143 ,
            muxin_14 => Net_142 ,
            muxin_13 => Net_140 ,
            muxin_12 => Net_138 ,
            muxin_11 => Net_137 ,
            muxin_10 => Net_135 ,
            muxin_9 => Net_133 ,
            muxin_8 => Net_132 ,
            muxin_7 => Net_130 ,
            muxin_6 => Net_128 ,
            muxin_5 => Net_127 ,
            muxin_4 => Net_125 ,
            muxin_3 => Net_123 ,
            muxin_2 => Net_122 ,
            muxin_1 => Net_8 ,
            muxin_0 => Net_7 ,
            hw_ctrl_en_63 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_4\ ,
            hw_ctrl_en_3 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_3\ ,
            hw_ctrl_en_2 => \Thermistor_ADC:AMuxHw_2_Decoder_one_hot_2\ ,
            vout => \Thermistor_ADC:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\PowerMonitor:PM_AMux_Current\
        PORT MAP (
            muxin_37 => \PowerMonitor:PGA_REF\ ,
            muxin_36 => \PowerMonitor:CSA1\ ,
            muxin_35 => \PowerMonitor:CSA1\ ,
            muxin_34 => \PowerMonitor:CSA1\ ,
            muxin_33 => \PowerMonitor:CSA1\ ,
            muxin_32 => \PowerMonitor:CSA1\ ,
            muxin_31 => \PowerMonitor:CSA1\ ,
            muxin_30 => \PowerMonitor:CSA1\ ,
            muxin_29 => \PowerMonitor:CSA1\ ,
            muxin_28 => \PowerMonitor:CSA1\ ,
            muxin_27 => \PowerMonitor:CSA1\ ,
            muxin_26 => \PowerMonitor:CSA1\ ,
            muxin_25 => \PowerMonitor:CSA1\ ,
            muxin_24 => \PowerMonitor:CSA1\ ,
            muxin_23 => \PowerMonitor:CSA1\ ,
            muxin_22 => \PowerMonitor:CSA1\ ,
            muxin_21 => \PowerMonitor:CSA1\ ,
            muxin_20 => \PowerMonitor:CSA1\ ,
            muxin_19 => \PowerMonitor:CSA1\ ,
            muxin_18 => \PowerMonitor:CSA1\ ,
            muxin_17 => \PowerMonitor:CSA1\ ,
            muxin_16 => \PowerMonitor:CSA1\ ,
            muxin_15 => \PowerMonitor:CSA1\ ,
            muxin_14 => \PowerMonitor:CSA1\ ,
            muxin_13 => \PowerMonitor:CSA1\ ,
            muxin_12 => \PowerMonitor:CSA1\ ,
            muxin_11 => \PowerMonitor:CSA1\ ,
            muxin_10 => \PowerMonitor:CSA1\ ,
            muxin_9 => \PowerMonitor:CSA1\ ,
            muxin_8 => \PowerMonitor:CSA1\ ,
            muxin_7 => \PowerMonitor:CSA1\ ,
            muxin_6 => \PowerMonitor:CSA1\ ,
            muxin_5 => \PowerMonitor:CSA1\ ,
            muxin_4 => \PowerMonitor:CSA1\ ,
            muxin_3 => \PowerMonitor:CSA1\ ,
            muxin_2 => \PowerMonitor:CSA1\ ,
            muxin_1 => Net_105 ,
            muxin_0 => \PowerMonitor:CSA1\ ,
            vout => \PowerMonitor:negSignal\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000000000000000000000000000000000000"
            muxin_width = 38
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\PowerMonitor:PM_AMux_Voltage\
        PORT MAP (
            muxin_68 => \PowerMonitor:CSA1\ ,
            muxin_67 => \PowerMonitor:CSA1\ ,
            muxin_66 => \PowerMonitor:CSA1\ ,
            muxin_65 => \PowerMonitor:CSA1\ ,
            muxin_64 => \PowerMonitor:CSA1\ ,
            muxin_63 => \PowerMonitor:CSA1\ ,
            muxin_62 => \PowerMonitor:CSA1\ ,
            muxin_61 => \PowerMonitor:CSA1\ ,
            muxin_60 => \PowerMonitor:CSA1\ ,
            muxin_59 => \PowerMonitor:CSA1\ ,
            muxin_58 => \PowerMonitor:CSA1\ ,
            muxin_57 => \PowerMonitor:CSA1\ ,
            muxin_56 => \PowerMonitor:CSA1\ ,
            muxin_55 => \PowerMonitor:CSA1\ ,
            muxin_54 => \PowerMonitor:CSA1\ ,
            muxin_53 => \PowerMonitor:CSA1\ ,
            muxin_52 => \PowerMonitor:CSA1\ ,
            muxin_51 => \PowerMonitor:CSA1\ ,
            muxin_50 => \PowerMonitor:CSA1\ ,
            muxin_49 => \PowerMonitor:CSA1\ ,
            muxin_48 => \PowerMonitor:CSA1\ ,
            muxin_47 => \PowerMonitor:CSA1\ ,
            muxin_46 => \PowerMonitor:CSA1\ ,
            muxin_45 => \PowerMonitor:CSA1\ ,
            muxin_44 => \PowerMonitor:CSA1\ ,
            muxin_43 => \PowerMonitor:CSA1\ ,
            muxin_42 => \PowerMonitor:CSA1\ ,
            muxin_41 => \PowerMonitor:CSA1\ ,
            muxin_40 => \PowerMonitor:CSA1\ ,
            muxin_39 => \PowerMonitor:CSA1\ ,
            muxin_38 => \PowerMonitor:CSA1\ ,
            muxin_37 => \PowerMonitor:CSA1\ ,
            muxin_36 => \PowerMonitor:CSA1\ ,
            muxin_35 => \PowerMonitor:CSA1\ ,
            muxin_34 => \PowerMonitor:CSA1\ ,
            muxin_33 => \PowerMonitor:CSA1\ ,
            muxin_32 => \PowerMonitor:CSA1\ ,
            muxin_31 => \PowerMonitor:CSA1\ ,
            muxin_30 => \PowerMonitor:CSA1\ ,
            muxin_29 => \PowerMonitor:CSA1\ ,
            muxin_28 => \PowerMonitor:CSA1\ ,
            muxin_27 => \PowerMonitor:CSA1\ ,
            muxin_26 => \PowerMonitor:CSA1\ ,
            muxin_25 => \PowerMonitor:CSA1\ ,
            muxin_24 => \PowerMonitor:CSA1\ ,
            muxin_23 => \PowerMonitor:CSA1\ ,
            muxin_22 => \PowerMonitor:CSA1\ ,
            muxin_21 => \PowerMonitor:CSA1\ ,
            muxin_20 => \PowerMonitor:CSA1\ ,
            muxin_19 => \PowerMonitor:CSA1\ ,
            muxin_18 => \PowerMonitor:CSA1\ ,
            muxin_17 => \PowerMonitor:CSA1\ ,
            muxin_16 => \PowerMonitor:CSA1\ ,
            muxin_15 => \PowerMonitor:CSA1\ ,
            muxin_14 => \PowerMonitor:CSA1\ ,
            muxin_13 => \PowerMonitor:CSA1\ ,
            muxin_12 => \PowerMonitor:CSA1\ ,
            muxin_11 => \PowerMonitor:CSA1\ ,
            muxin_10 => \PowerMonitor:CSA1\ ,
            muxin_9 => \PowerMonitor:CSA1\ ,
            muxin_8 => \PowerMonitor:CSA1\ ,
            muxin_7 => \PowerMonitor:CSA1\ ,
            muxin_6 => \PowerMonitor:CSA1\ ,
            muxin_5 => \PowerMonitor:CSA1\ ,
            muxin_4 => \PowerMonitor:CSA1\ ,
            muxin_3 => \PowerMonitor:CSA1\ ,
            muxin_2 => \PowerMonitor:CSA1\ ,
            muxin_1 => Net_104 ,
            muxin_0 => Net_274 ,
            vout => \PowerMonitor:posSignal\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000000000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 69
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------------
   0 |   2 |       |      NONE |     HI_Z_DIGITAL |        TempPin(0) | FB(Net_368)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------------
   1 |   7 |       |      NONE |         CMOS_OUT |          fault(0) | In(Net_285)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |      ShuntHigh(0) | Analog(Net_105)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       ShuntLow(0) | Analog(Net_104)
     |   2 |     * |      NONE |      HI_Z_ANALOG |            v_1(0) | Analog(Net_274)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------------
   5 |   0 |     * |      NONE |      HI_Z_ANALOG |            TS1(0) | In(\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_7)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            TS2(0) | In(\Thermistor_ADC:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_8)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------------
   6 |   2 |     * |      NONE |         CMOS_OUT |          rt_cs(0) | In(Net_358)
     |   3 |     * |      NONE |         CMOS_OUT |             dc(0) | In(Net_357)
     |   4 |     * |      NONE |         CMOS_OUT |             cs(0) | In(Net_356)
     |   5 |     * |      NONE |         CMOS_OUT |           mosi(0) | In(Net_355)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           miso(0) | FB(Net_348)
     |   7 |     * |      NONE |         CMOS_OUT |           sclk(0) | In(Net_354)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------------
  12 |   2 |       |      NONE |         CMOS_OUT |     charge_fet(0) | In(Net_479)
     |   3 |       |      NONE |         CMOS_OUT |          pgood(0) | In(Net_370)
     |   5 |     * |      NONE |         CMOS_OUT |       load_fet(0) | In(Net_486)
     |   6 |     * |      NONE |         CMOS_OUT |             ss(0) | In(Net_352)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_2:Dp(0)\ | Analog(\USBUART_2:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_2:Dm(0)\ | Analog(\USBUART_2:Net_597\)
--------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.244ms
Digital Placement phase: Elapsed time ==> 10s.656ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Tesla Battery Monitor_r.vh2" --pcf-path "Tesla Battery Monitor.pco" --des-name "Tesla Battery Monitor" --dsf-path "Tesla Battery Monitor.dsf" --sdc-path "Tesla Battery Monitor.sdc" --lib-path "Tesla Battery Monitor_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 8s.228ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.689ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.123ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Tesla Battery Monitor_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.361ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.625ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 28s.901ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 28s.911ms
API generation phase: Elapsed time ==> 11s.092ms
Dependency generation phase: Elapsed time ==> 0s.136ms
Cleanup phase: Elapsed time ==> 0s.006ms
