//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: PnR Report
  <Design File>: D:\FPGA\Nano4K_HDMI\impl\gwsynthesis\Nano4K_HDMI.vg
  <Physical Constraints File>: D:\FPGA\Nano4K_HDMI\src\Nano4K_HDMI.cst
  <Timing Constraints File>: ---
  <PnR Version>: V1.9.8.06
  <Part Number>: GW1NSR-LV4CQN48PC7/I6
  <Device>: GW1NSR-4C
  <Created Time>:Sat Jun 04 15:59:09 2022


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s
    Placement Phase 1: CPU time = 0h 0m 0.086s, Elapsed time = 0h 0m 0.086s
    Placement Phase 2: CPU time = 0h 0m 0.047s, Elapsed time = 0h 0m 0.046s
    Placement Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s
    Total Placement: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Routing Phase 1: CPU time = 0h 0m 0.129s, Elapsed time = 0h 0m 0.129s
    Routing Phase 2: CPU time = 0h 0m 0.402s, Elapsed time = 0h 0m 0.402s
    Total Routing: CPU time = 0h 0m 0.531s, Elapsed time = 0h 0m 0.531s
 Generate output files:
    CPU time = 0h 0m 0.661s, Elapsed time = 0h 0m 0.66s

 Total Time and Memory Usage: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 145MB


3. Resource Usage Summary

  ----------------------------------------------------------
  Resources                   | Usage
  ----------------------------------------------------------
  Logic                       | 480/4608  10%
    --LUT,ALU,ROM16           | 480(365 LUT, 115 ALU, 0 ROM16)
    --SSRAM(RAM16)            | 0
  Register                    | 123/3570  3%
    --Logic Register as Latch | 0/3456  0%
    --Logic Register as FF    | 123/3456  3%
    --I/O Register as Latch   | 0/114  0%
    --I/O Register as FF      | 0/114  0%
  CLS                         | 277/2304  12%
  I/O Port                    | 10
  I/O Buf                     | 6
    --Input Buf               | 2
    --Output Buf              | 4
    --Inout Buf               | 0
  IOLOGIC                     | 15%
    --OSER10                  | 4
  BSRAM                       | 0%
  DSP                         | 0%
  PLL                         | 1/2  50%
  DCS                         | 0/4  0%
  DQCE                        | 0/12  0%
  OSC                         | 0/1  0%
  CLKDIV                      | 1/6  16%
  DLLDLY                      | 0/6  0%
  DHCEN                       | 0/12  0%
  ==========================================================



4. I/O Bank Usage Summary

  -----------------------
  I/O Bank  | Usage       
  -----------------------
  bank 0   | 0/10(0%)    
  bank 1   | 1/10(10%)   
  bank 2   | 8/9(88%)    
  bank 3   | 1/11(9%)    
  =======================


5. Global Clock Usage Summary

  -------------------------------
  Global Clock  | Usage       
  -------------------------------
  PRIMARY       | 1/8(12%)
  SECONDARY     | 1/8(12%)
  GCLK_PIN      | 1/5(20%)
  PLL           | 1/2(50%)
  CLKDIV        | 1/6(16%)
  DLLDLY        | 0/6(0%)
  ===============================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  clk_pixel      | PRIMARY        |  LEFT RIGHT
  n36_6          | SECONDARY      |  -
  clk_serial     | HCLK           | RIGHT[1]
  ===========================================


7. Pinout by Port Name

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name       | Diff Pair | Loc./Bank     | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Vref       | Single Resistor | Diff Resistor | BankVccio 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
rst_n           |           | 14/3          | Y          | in    | IOB4[B]  | LVCMOS18   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2       
clk             |           | 45/1          | Y          | in    | IOT13[A] | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2       
hdmi_clk_p      | hdmi_clk_n | 28,27/2       | Y          | out   | IOR17    | LVDS25     | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5       
hdmi_data_p[0]  | hdmi_data_n[0] | 30,29/2       | Y          | out   | IOR15    | LVDS25     | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5       
hdmi_data_p[1]  | hdmi_data_n[1] | 32,31/2       | Y          | out   | IOR11    | LVDS25     | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5       
hdmi_data_p[2]  | hdmi_data_n[2] | 35,34/2       | Y          | out   | IOR2     | LVDS25     | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5       
=======================================================================================================================================================================================================================




8. All Package Pins

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal          | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Vref       | Single Resistor | Diff Resistor | Bank Vccio
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3/0      | -               | in    | IOT2[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
4/0      | -               | out   | IOT2[B]  | LVCMOS18 | 8     | NONE      | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | -    
6/0      | -               | in    | IOT3[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
7/0      | -               | in    | IOT3[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
8/0      | -               | in    | IOT4[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
9/0      | -               | in    | IOT5[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
10/0     | -               | in    | IOT7[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
1/0      | -               | in    | IOT10[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
2/0      | -               | in    | IOT10[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | -    
48/1     | -               | in    | IOT11[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
47/1     | -               | in    | IOT11[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
45/1     | clk             | in    | IOT13[A] | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
46/1     | -               | in    | IOT13[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
43/1     | -               | in    | IOT17[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
44/1     | -               | in    | IOT17[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
41/1     | -               | in    | IOT20[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
42/1     | -               | in    | IOT20[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
39/1     | -               | in    | IOT26[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
40/1     | -               | in    | IOT26[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
13/3     | -               | in    | IOB4[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
14/3     | rst_n           | in    | IOB4[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
15/3     | -               | in    | IOB5[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
16/3     | -               | in    | IOB6[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
17/3     | -               | in    | IOB6[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
18/3     | -               | in    | IOB13[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
19/3     | -               | in    | IOB13[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
20/3     | -               | in    | IOB16[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
21/3     | -               | in    | IOB16[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
22/3     | -               | in    | IOB22[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
23/3     | -               | in    | IOB22[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
35/2     | hdmi_data_p[2]  | out   | IOR2[A]  | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5  
34/2     | hdmi_data_n[2]  | out   | IOR2[B]  | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5  
33/2     | -               | in    | IOR9[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 2.5  
32/2     | hdmi_data_p[1]  | out   | IOR11[A] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5  
31/2     | hdmi_data_n[1]  | out   | IOR11[B] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5  
30/2     | hdmi_data_p[0]  | out   | IOR15[A] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5  
29/2     | hdmi_data_n[0]  | out   | IOR15[B] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5  
28/2     | hdmi_clk_p      | out   | IOR17[A] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5  
27/2     | hdmi_clk_n      | out   | IOR17[B] | LVDS25   | 3.5   | NONE      | NA        | NA         | NA         | NA        | NA         | NA              | NA            | 2.5  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
============================================================================================================================================================================================


