Reading OpenROAD database at '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/41-openroad-repairantennas/1-diodeinsertion/Systolic4x4_serial_io.odb'…
Reading library file at '/home/hp/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'constraints.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net14 has 170 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net15 has 150 pins which may impact routing performance. Consider optimization.

Design:                   Systolic4x4_serial_io
Die area:                 ( 0 0 ) ( 191040 201760 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1626
Number of terminals:      15
Number of snets:          2
Number of nets:           1022

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 178.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 56621.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 8311.
[INFO DRT-0033] via shape region query size = 670.
[INFO DRT-0033] met2 shape region query size = 407.
[INFO DRT-0033] via2 shape region query size = 536.
[INFO DRT-0033] met3 shape region query size = 410.
[INFO DRT-0033] via3 shape region query size = 536.
[INFO DRT-0033] met4 shape region query size = 150.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 535 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 172 unique inst patterns.
[INFO DRT-0084]   Complete 668 groups.
#scanned instances     = 1626
#unique  instances     = 178
#stdCellGenAp          = 4239
#stdCellValidPlanarAp  = 24
#stdCellValidViaAp     = 3167
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3738
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:05, memory = 147.71 (MB), peak = 147.71 (MB)

[INFO DRT-0157] Number of guides:     7453

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 27 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 29 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2592.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2122.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1066.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 14.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 3658 vertical wires in 1 frboxes and 2136 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 256 vertical wires in 1 frboxes and 579 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 162.34 (MB), peak = 162.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 162.34 (MB), peak = 162.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 162.46 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 219.12 (MB).
    Completing 30% with 40 violations.
    elapsed time = 00:00:02, memory = 245.41 (MB).
    Completing 40% with 40 violations.
    elapsed time = 00:00:03, memory = 250.53 (MB).
    Completing 50% with 40 violations.
    elapsed time = 00:00:03, memory = 250.66 (MB).
    Completing 60% with 104 violations.
    elapsed time = 00:00:03, memory = 251.28 (MB).
    Completing 70% with 104 violations.
    elapsed time = 00:00:04, memory = 280.66 (MB).
    Completing 80% with 104 violations.
    elapsed time = 00:00:04, memory = 283.16 (MB).
    Completing 90% with 162 violations.
    elapsed time = 00:00:05, memory = 302.03 (MB).
    Completing 100% with 243 violations.
    elapsed time = 00:00:06, memory = 302.16 (MB).
[INFO DRT-0199]   Number of violations = 504.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       11     74     14      6
Min Hole             0     19      0      0
Recheck              0    198     62      1
Short                0    115      4      0
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:06, memory = 630.66 (MB), peak = 630.66 (MB)
Total wire length = 21266 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11613 um.
Total wire length on LAYER met2 = 9475 um.
Total wire length on LAYER met3 = 178 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7250.
Up-via summary (total 7250):

-----------------------
 FR_MASTERSLICE       0
            li1    3403
           met1    3827
           met2      20
           met3       0
           met4       0
-----------------------
                   7250


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 504 violations.
    elapsed time = 00:00:00, memory = 636.41 (MB).
    Completing 20% with 504 violations.
    elapsed time = 00:00:00, memory = 636.41 (MB).
    Completing 30% with 504 violations.
    elapsed time = 00:00:00, memory = 639.28 (MB).
    Completing 40% with 441 violations.
    elapsed time = 00:00:01, memory = 648.16 (MB).
    Completing 50% with 441 violations.
    elapsed time = 00:00:01, memory = 655.91 (MB).
    Completing 60% with 441 violations.
    elapsed time = 00:00:02, memory = 656.03 (MB).
    Completing 70% with 340 violations.
    elapsed time = 00:00:02, memory = 657.03 (MB).
    Completing 80% with 340 violations.
    elapsed time = 00:00:02, memory = 658.16 (MB).
    Completing 90% with 213 violations.
    elapsed time = 00:00:03, memory = 696.91 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:04, memory = 701.28 (MB).
[INFO DRT-0199]   Number of violations = 48.
Viol/Layer        met1   met2   met3
Metal Spacing        9      5      5
Min Hole             1      0      0
Recheck              3      2      0
Short               23      0      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:05, memory = 704.28 (MB), peak = 704.28 (MB)
Total wire length = 21140 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11501 um.
Total wire length on LAYER met2 = 9454 um.
Total wire length on LAYER met3 = 183 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7206.
Up-via summary (total 7206):

-----------------------
 FR_MASTERSLICE       0
            li1    3400
           met1    3782
           met2      24
           met3       0
           met4       0
-----------------------
                   7206


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 48 violations.
    elapsed time = 00:00:00, memory = 704.28 (MB).
    Completing 20% with 48 violations.
    elapsed time = 00:00:00, memory = 704.28 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:00, memory = 704.28 (MB).
    Completing 40% with 54 violations.
    elapsed time = 00:00:00, memory = 704.28 (MB).
    Completing 50% with 54 violations.
    elapsed time = 00:00:00, memory = 704.28 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:01, memory = 704.28 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:01, memory = 704.28 (MB).
    Completing 80% with 48 violations.
    elapsed time = 00:00:02, memory = 706.53 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:02, memory = 706.53 (MB).
    Completing 100% with 31 violations.
    elapsed time = 00:00:04, memory = 706.53 (MB).
[INFO DRT-0199]   Number of violations = 34.
Viol/Layer        met1   met2
Metal Spacing        8      2
Min Hole             2      0
Recheck              2      4
Short               16      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:04, memory = 706.53 (MB), peak = 729.41 (MB)
Total wire length = 21162 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11531 um.
Total wire length on LAYER met2 = 9452 um.
Total wire length on LAYER met3 = 178 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7177.
Up-via summary (total 7177):

-----------------------
 FR_MASTERSLICE       0
            li1    3400
           met1    3757
           met2      20
           met3       0
           met4       0
-----------------------
                   7177


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 34 violations.
    elapsed time = 00:00:00, memory = 706.53 (MB).
    Completing 20% with 34 violations.
    elapsed time = 00:00:00, memory = 706.53 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 706.53 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 706.53 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:01, memory = 706.53 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:01, memory = 706.53 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:01, memory = 706.53 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:01, memory = 719.66 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:01, memory = 719.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 719.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:02, memory = 719.66 (MB), peak = 729.41 (MB)
Total wire length = 21178 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11470 um.
Total wire length on LAYER met2 = 9493 um.
Total wire length on LAYER met3 = 214 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7196.
Up-via summary (total 7196):

-----------------------
 FR_MASTERSLICE       0
            li1    3400
           met1    3770
           met2      26
           met3       0
           met4       0
-----------------------
                   7196


[INFO DRT-0198] Complete detail routing.
Total wire length = 21178 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11470 um.
Total wire length on LAYER met2 = 9493 um.
Total wire length on LAYER met3 = 214 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7196.
Up-via summary (total 7196):

-----------------------
 FR_MASTERSLICE       0
            li1    3400
           met1    3770
           met2      26
           met3       0
           met4       0
-----------------------
                   7196


[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:18, memory = 719.66 (MB), peak = 729.41 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               132     495.48
  Tap cell                                442     553.03
  Antenna cell                              9      22.52
  Buffer                                    1       5.00
  Clock buffer                             46     689.41
  Timing Repair Buffer                     95    1217.42
  Inverter                                 18      67.56
  Clock inverter                           24     332.82
  Sequential cell                         347    8698.34
  Multi-Input combinational cell          512    5108.65
  Total                                  1626   17190.24
Writing OpenROAD database to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/43-openroad-detailedrouting/Systolic4x4_serial_io.odb'…
Writing netlist to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/43-openroad-detailedrouting/Systolic4x4_serial_io.nl.v'…
Writing powered netlist to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/43-openroad-detailedrouting/Systolic4x4_serial_io.pnl.v'…
Writing layout to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/43-openroad-detailedrouting/Systolic4x4_serial_io.def'…
Writing timing constraints to '/home/hp/openlane2/project1/runs/RUN_2025-09-14_22-17-56/43-openroad-detailedrouting/Systolic4x4_serial_io.sdc'…
