#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Nov 25 10:19:31 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 107)] Syntax error near <<
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 10:42:29 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.808s wall, 0.000s user + 0.047s system = 0.047s CPU (1.7%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.071s wall, 0.000s user + 0.016s system = 0.016s CPU (21.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N154 (bmsWIDEMUX).
I: Constant propagation done on N189_1 (bmsPMUX).
I: Constant propagation done on N209 (bmsPMUX).
I: Constant propagation done on N229 (bmsPMUX).
I: Constant propagation done on N142 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:6s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 10:42:34 2024
Action compile: Peak memory pool usage is 131 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 10:42:34 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.037s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
I: Constant propagation done on count[5:0] (bmsWIDEDFFCPE).
I: Constant propagation done on N44_sum0 (bmsREDXOR).
I: Constant propagation done on N44_ab0 (bmsREDAND).
I: Constant propagation done on N44_bc0 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.086s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.384s wall, 0.031s user + 0.031s system = 0.062s CPU (16.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.222s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.044s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_GRS                       1 use
GTP_LUT3                      3 uses
GTP_LUT5                     32 uses
GTP_LUT6                     35 uses
GTP_LUT6CARRY               100 uses
GTP_LUT6D                    18 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 188 of 35800 (0.53%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 188
Total Registers: 72 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 10:42:37 2024
Action synthesize: Peak memory pool usage is 166 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 138)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 11:00:34 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.121s wall, 0.000s user + 0.062s system = 0.062s CPU (2.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.061s wall, 0.031s user + 0.031s system = 0.062s CPU (103.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N158 (bmsWIDEMUX).
I: Constant propagation done on N56[63:32] (bmsWIDEMUX).
I: Constant propagation done on N217 (bmsPMUX).
I: Constant propagation done on N146 (bmsPMUX).
I: Constant propagation done on N195 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 11:00:38 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 11:00:38 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
I: Removed bmsADD inst N81 that is redundant to N49
Executing : pre-mapping successfully. Time elapsed: 0.032s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
I: Constant propagation done on count[5:0] (bmsWIDEDFFCPE).
I: Constant propagation done on N44_sum0 (bmsREDXOR).
I: Constant propagation done on N44_ab0 (bmsREDAND).
I: Constant propagation done on N44_bc0 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.053s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.312s wall, 0.172s user + 0.031s system = 0.203s CPU (65.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.096s wall, 0.062s user + 0.016s system = 0.078s CPU (81.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.042s wall, 0.031s user + 0.000s system = 0.031s CPU (74.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_GRS                       1 use
GTP_LUT3                      2 uses
GTP_LUT5                     32 uses
GTP_LUT6                     36 uses
GTP_LUT6CARRY               132 uses
GTP_LUT6D                    19 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 221 of 35800 (0.62%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 221
Total Registers: 72 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 11:00:40 2024
Action synthesize: Peak memory pool usage is 166 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 63)] Identifier WIDTH is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 64)] Identifier WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 12:05:10 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.499s wall, 0.016s user + 0.047s system = 0.062s CPU (2.5%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.045s wall, 0.062s user + 0.000s system = 0.062s CPU (138.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N196 (bmsWIDEMUX).
I: Constant propagation done on N235_1 (bmsPMUX).
I: Constant propagation done on N184_1 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.015s wall, 0.000s user + 0.016s system = 0.016s CPU (106.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 12:05:14 2024
Action compile: Peak memory pool usage is 131 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 12:05:15 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.030s wall, 0.016s user + 0.000s system = 0.016s CPU (52.6%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
I: Constant propagation done on count[5:0] (bmsWIDEDFFCPE).
I: Constant propagation done on N71_sum0 (bmsREDXOR).
I: Constant propagation done on N71_ab0 (bmsREDAND).
I: Constant propagation done on N71_bc0 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.067s wall, 0.016s user + 0.000s system = 0.016s CPU (23.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.244s wall, 0.125s user + 0.016s system = 0.141s CPU (57.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.246s wall, 0.125s user + 0.031s system = 0.156s CPU (63.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.037s wall, 0.031s user + 0.000s system = 0.031s CPU (84.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_GRS                       1 use
GTP_LUT3                      4 uses
GTP_LUT4                     34 uses
GTP_LUT5                      1 use
GTP_LUT6                     31 uses
GTP_LUT6CARRY                99 uses
GTP_LUT6D                    18 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 187 of 35800 (0.52%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 187
Total Registers: 72 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 64
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 12:05:17 2024
Action synthesize: Peak memory pool usage is 166 MB
Process "Synthesize" done.


Process "Compile" started.
Current time: Mon Nov 25 12:05:25 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.083s wall, 0.000s user + 0.062s system = 0.062s CPU (3.0%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.045s wall, 0.031s user + 0.016s system = 0.047s CPU (103.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N196 (bmsWIDEMUX).
I: Constant propagation done on N235_1 (bmsPMUX).
I: Constant propagation done on N184_1 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (120.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 12:05:29 2024
Action compile: Peak memory pool usage is 131 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 12:05:29 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.029s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
I: Constant propagation done on count[5:0] (bmsWIDEDFFCPE).
I: Constant propagation done on N71_sum0 (bmsREDXOR).
I: Constant propagation done on N71_ab0 (bmsREDAND).
I: Constant propagation done on N71_bc0 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.066s wall, 0.031s user + 0.000s system = 0.031s CPU (47.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.211s wall, 0.094s user + 0.031s system = 0.125s CPU (59.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.017s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.241s wall, 0.094s user + 0.000s system = 0.094s CPU (38.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.039s wall, 0.016s user + 0.000s system = 0.016s CPU (40.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_GRS                       1 use
GTP_LUT3                      4 uses
GTP_LUT4                     34 uses
GTP_LUT5                      1 use
GTP_LUT6                     31 uses
GTP_LUT6CARRY                99 uses
GTP_LUT6D                    18 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 187 of 35800 (0.52%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 187
Total Registers: 72 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 64
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 12:05:32 2024
Action synthesize: Peak memory pool usage is 165 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 113)] Syntax error near end
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 12:09:03 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.131s wall, 0.000s user + 0.109s system = 0.109s CPU (5.1%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 63)] Feedback mux created for signal 'shifted_op1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 64)] Feedback mux created for signal 'shifted_op2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.076s wall, 0.031s user + 0.031s system = 0.062s CPU (82.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N193 (bmsWIDEMUX).
I: Constant propagation done on N231 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsPMUX).
I: Constant propagation done on N181 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.018s wall, 0.016s user + 0.016s system = 0.031s CPU (174.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 12:09:07 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 12:09:07 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 32 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 37 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 38 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 39 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 40 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 41 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 42 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 43 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 44 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 45 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 46 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 47 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 48 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 49 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 50 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 51 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 52 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 53 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 54 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 55 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 56 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 57 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 58 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 59 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 60 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 61 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 62 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op1[63:0] at 63 that is stuck at constant 0.
I: Constant propagation done on shifted_op1[63:0] (bmsWIDEDFFRSE).
I: Constant propagation done on N249 (bmsWIDEMUX).
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 37 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 38 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 39 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 40 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 41 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 42 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 43 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 44 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 45 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 46 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 47 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 48 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 49 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 50 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 51 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 52 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 53 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 54 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 55 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 56 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 57 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 58 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 59 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 60 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 61 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 62 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst shifted_op2[63:0] at 63 that is stuck at constant 0.
I: Constant propagation done on shifted_op2[63:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.036s wall, 0.016s user + 0.000s system = 0.016s CPU (43.4%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.095s wall, 0.062s user + 0.000s system = 0.062s CPU (65.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.320s wall, 0.156s user + 0.016s system = 0.172s CPU (53.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[32]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[33]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[34]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[35]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[36]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[37]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[38]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[39]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[40]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[41]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[42]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[43]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[44]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[45]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[46]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[47]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[48]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[49]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[50]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[51]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[52]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[53]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[54]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[55]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[56]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[57]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[58]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[59]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[60]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[61]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[62]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op1[63]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[33]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[34]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[35]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[36]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[37]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[38]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[39]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[40]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[41]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[42]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[43]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[44]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[45]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[46]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[47]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[48]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[49]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[50]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[51]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[52]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[53]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[54]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[55]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[56]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[57]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[58]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[59]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[60]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[61]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[62]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[63]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.024s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.241s wall, 0.094s user + 0.016s system = 0.109s CPU (45.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.066s wall, 0.016s user + 0.000s system = 0.016s CPU (23.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_DFF_E                    65 uses
GTP_GRS                       1 use
GTP_LUT3                      4 uses
GTP_LUT4                      1 use
GTP_LUT5                     35 uses
GTP_LUT6                     37 uses
GTP_LUT6CARRY                99 uses
GTP_LUT6D                    48 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 224 of 35800 (0.63%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 224
Total Registers: 137 of 71600 (0.19%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 1                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 65
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 12:09:10 2024
Action synthesize: Peak memory pool usage is 169 MB
Process "Synthesize" done.
