{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491285616369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491285616370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 14:00:16 2017 " "Processing started: Tue Apr 04 14:00:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491285616370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491285616370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off verilog_yunfang -c verilog_yunfang " "Command: quartus_eda --read_settings_files=off --write_settings_files=off verilog_yunfang -c verilog_yunfang" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491285616370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_8_1200mv_85c_slow.vo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_8_1200mv_85c_slow.vo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491285617163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_8_1200mv_0c_slow.vo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_8_1200mv_0c_slow.vo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491285617283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_min_1200mv_0c_fast.vo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_min_1200mv_0c_fast.vo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491285617404 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang.vo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang.vo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491285617523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_8_1200mv_85c_v_slow.sdo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_8_1200mv_85c_v_slow.sdo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491285617628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_8_1200mv_0c_v_slow.sdo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_8_1200mv_0c_v_slow.sdo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491285617744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_min_1200mv_0c_v_fast.sdo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_min_1200mv_0c_v_fast.sdo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491285617853 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_yunfang_v.sdo D:/program/d amplifier/verilog_yunfang/simulation/modelsim/ simulation " "Generated file verilog_yunfang_v.sdo in folder \"D:/program/d amplifier/verilog_yunfang/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1491285617972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491285618036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 14:00:18 2017 " "Processing ended: Tue Apr 04 14:00:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491285618036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491285618036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491285618036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491285618036 ""}
