Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2139404 Wed Feb 21 18:47:47 MST 2018
| Date         : Fri Mar 30 09:42:39 2018
| Host         : XBEDEFOSSEZ31 running 64-bit major release  (build 9200)
| Command      : report_drc -file TxRx_5x2_7to1_Appslevel_drc_opted.rpt -pb TxRx_5x2_7to1_Appslevel_drc_opted.pb -rpx TxRx_5x2_7to1_Appslevel_drc_opted.rpx
| Design       : TxRx_5x2_7to1_Appslevel
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

