![Static Badge](https://img.shields.io/badge/passing-gray?label=build&labelColor=gray&color=green) ![Static Badge](https://img.shields.io/badge/45.7%25-gray?label=Verilog&labelColor=gray&color=violet) ![Static Badge](https://img.shields.io/badge/39.7%25-gray?label=Jupyter&labelColor=gray&color=orange) ![Static Badge](https://img.shields.io/badge/14.6%25-gray?label=Python&labelColor=gray&color=navy)




# sobel-filter
*  原始影像、Python sobel filter運行結果
  
  ![image](https://github.com/TingKaiHsu0525/sobel-filter/assets/145333999/de1ef3aa-dfc3-4412-aef8-ed32efa35bf5)

## 功能
*  使用verilog實現sobel filter
*  使用testbench檢驗功能正常
*  Synthesis模擬預計使用面積(Area)、時間(Time)、功率(Power)
*  Pre-sim檢測電路功能正常
*  Primetime模擬更詳細的使用時間(Time)、功率(Power)

## 結果
*  Verilog輸出影像
  
  ![image](https://github.com/TingKaiHsu0525/sobel-filter/assets/145333999/e6e41c57-5a3c-4207-9c37-722147a20ce1)
*  Modelsim
    *   波形(Waveform)

      ![image](https://github.com/TingKaiHsu0525/sobel-filter/assets/145333999/ff8e1756-cfad-458b-b36a-455c70ba7309)
*  Synthesis
    *   面積(Area)

      ![image](https://github.com/TingKaiHsu0525/sobel-filter/assets/145333999/8c0ef873-f2ee-4cda-a491-0f9dea1eecb9)
    *   時間(Time)

    ![image](https://github.com/TingKaiHsu0525/sobel-filter/assets/145333999/b43800c3-aa8d-46ab-8666-e81951e9a30d)
    *   功率(Power)

      ![image](https://github.com/TingKaiHsu0525/sobel-filter/assets/145333999/5e51cdce-40b5-4930-a4d5-85d4ab322903)
*  Pre-sim

  ![image](https://github.com/TingKaiHsu0525/sobel-filter/assets/145333999/5b09bd62-cefd-43df-82a9-e79f0bd807cd)
*  Primetime
    *   時間(Time)

      ![image](https://github.com/TingKaiHsu0525/sobel-filter/assets/145333999/f47111c3-9a35-4d6c-baa2-0a4d8a9a395f)
    *   功率(Power)

      ![image](https://github.com/TingKaiHsu0525/sobel-filter/assets/145333999/a798d6d2-6300-4762-985e-2856c2b931f8)
