/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  reg [17:0] _02_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  reg [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [20:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_1z[9] ? celloutsig_1_3z : celloutsig_1_12z;
  assign celloutsig_1_8z = celloutsig_1_7z[20] ? celloutsig_1_7z[13] : celloutsig_1_4z[2];
  assign celloutsig_0_29z = celloutsig_0_0z ? celloutsig_0_26z : celloutsig_0_5z;
  assign celloutsig_0_39z = celloutsig_0_24z | celloutsig_0_10z[1];
  assign celloutsig_1_0z = in_data[173] | in_data[161];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 18'h00000;
    else _02_ <= { celloutsig_0_11z[14:1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  reg [10:0] _09_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 11'h000;
    else _09_ <= { celloutsig_0_2z[15:10], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _00_, _01_[9:0] } = _09_;
  assign celloutsig_0_4z = { celloutsig_0_2z[10:9], celloutsig_0_0z } & _01_[8:6];
  assign celloutsig_1_7z = { celloutsig_1_4z[5:3], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_1z } & { in_data[113:96], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_25z = { _01_[8:1], celloutsig_0_23z, celloutsig_0_13z } & _02_[11:2];
  assign celloutsig_1_6z = in_data[115:110] == { celloutsig_1_1z[13:9], celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_9z[2:0], celloutsig_1_8z, celloutsig_1_0z } == celloutsig_1_1z[5:1];
  assign celloutsig_0_5z = { celloutsig_0_4z[2:1], _00_, _01_[9:0], celloutsig_0_0z } == in_data[31:18];
  assign celloutsig_0_0z = in_data[3:1] && in_data[34:32];
  assign celloutsig_1_3z = in_data[126:122] && in_data[122:118];
  assign celloutsig_1_11z = ! { celloutsig_1_7z[15:13], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_9z = ! { _01_[9:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_8z[3:1] || celloutsig_0_2z[7:5];
  assign celloutsig_1_12z = in_data[105] & ~(celloutsig_1_0z);
  assign celloutsig_1_19z = celloutsig_1_12z & ~(celloutsig_1_8z);
  assign celloutsig_0_14z = celloutsig_0_1z & ~(celloutsig_0_10z[1]);
  assign celloutsig_0_12z = celloutsig_0_2z[9:5] != { celloutsig_0_4z[0], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_13z = in_data[62:60] != { celloutsig_0_10z[1:0], celloutsig_0_12z };
  assign celloutsig_0_15z = - { celloutsig_0_2z[11:2], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_38z = { _02_[17:8], celloutsig_0_26z } !== { celloutsig_0_2z[11:2], celloutsig_0_29z };
  assign celloutsig_0_20z = { celloutsig_0_10z[2], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_14z } !== { celloutsig_0_4z[1], celloutsig_0_4z };
  assign celloutsig_0_8z = ~ _01_[7:4];
  assign celloutsig_0_16z = & { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z[9:8] };
  assign celloutsig_0_7z = | in_data[91:66];
  assign celloutsig_0_1z = | { in_data[18], celloutsig_0_0z };
  assign celloutsig_0_24z = | { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_15z[5:0] };
  assign celloutsig_0_26z = | { celloutsig_0_25z[9:2], celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[53:39], celloutsig_0_1z } <<< { in_data[14:9], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[131:117], celloutsig_1_0z } - { in_data[145:131], celloutsig_1_0z };
  assign celloutsig_1_9z = in_data[122:114] - celloutsig_1_1z[14:6];
  assign celloutsig_0_10z = in_data[88:85] - { celloutsig_0_4z[2:1], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_6z[14:7], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z } - { celloutsig_0_8z[1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z };
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 8'h00;
    else if (!clkin_data[160]) celloutsig_1_4z = in_data[153:146];
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 17'h00000;
    else if (clkin_data[128]) celloutsig_0_6z = { celloutsig_0_2z[15:11], _00_, _01_[9:0], celloutsig_0_0z };
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_1z[4]) | (celloutsig_1_6z & celloutsig_1_7z[8]));
  assign _01_[10] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
