###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       569630   # Number of WRITE/WRITEP commands
num_reads_done                 =      1605288   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1259667   # Number of read row buffer hits
num_read_cmds                  =      1605270   # Number of READ/READP commands
num_writes_done                =       569630   # Number of read requests issued
num_write_row_hits             =       486385   # Number of write row buffer hits
num_act_cmds                   =       433766   # Number of ACT commands
num_pre_cmds                   =       433738   # Number of PRE commands
num_ondemand_pres              =       405513   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9644802   # Cyles of rank active rank.0
rank_active_cycles.1           =      9608409   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       355198   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       391591   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2112240   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30896   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4797   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2901   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2293   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1624   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1212   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1040   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          826   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          708   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16381   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          102   # Write cmd latency (cycles)
write_latency[20-39]           =         1055   # Write cmd latency (cycles)
write_latency[40-59]           =         1226   # Write cmd latency (cycles)
write_latency[60-79]           =         1827   # Write cmd latency (cycles)
write_latency[80-99]           =         2310   # Write cmd latency (cycles)
write_latency[100-119]         =         2835   # Write cmd latency (cycles)
write_latency[120-139]         =         3484   # Write cmd latency (cycles)
write_latency[140-159]         =         4018   # Write cmd latency (cycles)
write_latency[160-179]         =         4548   # Write cmd latency (cycles)
write_latency[180-199]         =         5299   # Write cmd latency (cycles)
write_latency[200-]            =       542926   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       217632   # Read request latency (cycles)
read_latency[40-59]            =       110122   # Read request latency (cycles)
read_latency[60-79]            =       115265   # Read request latency (cycles)
read_latency[80-99]            =        89260   # Read request latency (cycles)
read_latency[100-119]          =        78973   # Read request latency (cycles)
read_latency[120-139]          =        72625   # Read request latency (cycles)
read_latency[140-159]          =        64339   # Read request latency (cycles)
read_latency[160-179]          =        57672   # Read request latency (cycles)
read_latency[180-199]          =        52122   # Read request latency (cycles)
read_latency[200-]             =       747262   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.84359e+09   # Write energy
read_energy                    =  6.47245e+09   # Read energy
act_energy                     =  1.18678e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70495e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.87964e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01836e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99565e+09   # Active standby energy rank.1
average_read_latency           =      325.515   # Average read request latency (cycles)
average_interarrival           =      4.59777   # Average request interarrival latency (cycles)
total_energy                   =  2.35799e+10   # Total energy (pJ)
average_power                  =      2357.99   # Average power (mW)
average_bandwidth              =      18.5593   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       575419   # Number of WRITE/WRITEP commands
num_reads_done                 =      1611613   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1255111   # Number of read row buffer hits
num_read_cmds                  =      1611608   # Number of READ/READP commands
num_writes_done                =       575434   # Number of read requests issued
num_write_row_hits             =       483646   # Number of write row buffer hits
num_act_cmds                   =       453102   # Number of ACT commands
num_pre_cmds                   =       453071   # Number of PRE commands
num_ondemand_pres              =       424874   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9639496   # Cyles of rank active rank.0
rank_active_cycles.1           =      9631395   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       360504   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       368605   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2124119   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31920   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4504   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2826   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2228   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1526   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1188   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1013   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          781   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          737   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16248   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          116   # Write cmd latency (cycles)
write_latency[20-39]           =         1042   # Write cmd latency (cycles)
write_latency[40-59]           =         1324   # Write cmd latency (cycles)
write_latency[60-79]           =         1907   # Write cmd latency (cycles)
write_latency[80-99]           =         2552   # Write cmd latency (cycles)
write_latency[100-119]         =         2947   # Write cmd latency (cycles)
write_latency[120-139]         =         3479   # Write cmd latency (cycles)
write_latency[140-159]         =         4079   # Write cmd latency (cycles)
write_latency[160-179]         =         4801   # Write cmd latency (cycles)
write_latency[180-199]         =         5854   # Write cmd latency (cycles)
write_latency[200-]            =       547318   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       210147   # Read request latency (cycles)
read_latency[40-59]            =       109952   # Read request latency (cycles)
read_latency[60-79]            =       117321   # Read request latency (cycles)
read_latency[80-99]            =        89487   # Read request latency (cycles)
read_latency[100-119]          =        78790   # Read request latency (cycles)
read_latency[120-139]          =        71930   # Read request latency (cycles)
read_latency[140-159]          =        63365   # Read request latency (cycles)
read_latency[160-179]          =        57393   # Read request latency (cycles)
read_latency[180-199]          =        51013   # Read request latency (cycles)
read_latency[200-]             =       762210   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.87249e+09   # Write energy
read_energy                    =    6.498e+09   # Read energy
act_energy                     =  1.23969e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.73042e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.7693e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01505e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.00999e+09   # Active standby energy rank.1
average_read_latency           =      329.678   # Average read request latency (cycles)
average_interarrival           =      4.57218   # Average request interarrival latency (cycles)
total_energy                   =  2.36898e+10   # Total energy (pJ)
average_power                  =      2368.98   # Average power (mW)
average_bandwidth              =      18.6628   # Average bandwidth
