
---------- Begin Simulation Statistics ----------
final_tick                                15660166000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97789                       # Simulator instruction rate (inst/s)
host_mem_usage                                 923944                       # Number of bytes of host memory used
host_op_rate                                   195176                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   103.21                       # Real time elapsed on the host
host_tick_rate                              151729567                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10092874                       # Number of instructions simulated
sim_ops                                      20144335                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015660                       # Number of seconds simulated
sim_ticks                                 15660166000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3367648                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              54138                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345109                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3969620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1313577                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3367648                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2054071                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3969620                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  324220                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       228091                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12924298                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7818029                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            345488                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2198423                       # Number of branches committed
system.cpu.commit.bw_lim_events               1079295                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         9381943                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10092874                       # Number of instructions committed
system.cpu.commit.committedOps               20144335                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13602899                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.480885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.439916                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8161891     60.00%     60.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1385739     10.19%     70.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       889638      6.54%     76.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1068086      7.85%     84.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       436342      3.21%     87.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       249746      1.84%     89.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       178530      1.31%     90.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       153632      1.13%     92.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1079295      7.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13602899                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     451852                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               187337                       # Number of function calls committed.
system.cpu.commit.int_insts                  19853467                       # Number of committed integer instructions.
system.cpu.commit.loads                       2257581                       # Number of loads committed
system.cpu.commit.membars                         660                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       117929      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15932171     79.09%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           61522      0.31%     79.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37312      0.19%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5609      0.03%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            608      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           10746      0.05%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           54727      0.27%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           57656      0.29%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          82896      0.41%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          2066      0.01%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            7      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            1      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           95      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           44      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2201418     10.93%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1350643      6.70%     98.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        56163      0.28%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       172721      0.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20144335                       # Class of committed instruction
system.cpu.commit.refs                        3780945                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10092874                       # Number of Instructions Simulated
system.cpu.committedOps                      20144335                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.551606                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.551606                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2522581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2522581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87872.433590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87872.433590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90772.947977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90772.947977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2430088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2430088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8127585000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8127585000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036666                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036666                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        92493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         92493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        49243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        49243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3925930000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3925930000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017145                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017145                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43250                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1523551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1523551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108792.313671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108792.313671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 107672.740960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107672.740960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1491103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1491103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3530092994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3530092994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021298                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1005                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1005                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3385553994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3385553994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020638                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020638                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31443                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.319829                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   130.666667                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              4690                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       142200                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          784                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4046132                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4046132                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93305.464131                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93305.464131                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 97887.137938                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97887.137938                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3921191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3921191                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  11657677994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11657677994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030879                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030879                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       124941                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         124941                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        50248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        50248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7311483994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7311483994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018460                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018460                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        74693                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74693                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4046132                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4046132                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93305.464131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93305.464131                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 97887.137938                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97887.137938                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3921191                       # number of overall hits
system.cpu.dcache.overall_hits::total         3921191                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  11657677994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11657677994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030879                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030879                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       124941                       # number of overall misses
system.cpu.dcache.overall_misses::total        124941                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        50248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        50248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7311483994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7311483994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018460                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018460                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74693                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74693                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  73658                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          417                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          537                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             53.505329                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          8166946                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.998737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995116                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995116                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             74682                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           8166946                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1018.998737                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3995885                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            239000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        44855                       # number of writebacks
system.cpu.dcache.writebacks::total             44855                       # number of writebacks
system.cpu.decode.BlockedCycles               5391554                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               33718212                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4332449                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4470766                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 346395                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                496582                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2921655                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         45842                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1826897                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         19743                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     3969620                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2591879                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       9687645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                132300                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          334                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18271795                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  541                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         2049                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          3314                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  692790                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.253485                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4997468                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1637797                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.166769                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15037746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.398733                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.394202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9375294     62.35%     62.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   306913      2.04%     64.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   260948      1.74%     66.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   385149      2.56%     68.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   392638      2.61%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   329178      2.19%     73.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   342873      2.28%     75.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   344423      2.29%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3300330     21.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15037746                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    738605                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   286790                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2591876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2591876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32300.269531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32300.269531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31152.102823                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31152.102823                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2440179                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2440179                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4899853987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4899853987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       151697                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        151697                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        15171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4253071990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4253071990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052675                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       136526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       136526                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.718310                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs               142                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         2374                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2591876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2591876                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32300.269531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32300.269531                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31152.102823                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31152.102823                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2440179                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2440179                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   4899853987                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4899853987                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058528                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058528                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       151697                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         151697                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        15171                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15171                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4253071990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4253071990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052675                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052675                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       136526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       136526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2591876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2591876                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32300.269531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32300.269531                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31152.102823                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31152.102823                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2440179                       # number of overall hits
system.cpu.icache.overall_hits::total         2440179                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   4899853987                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4899853987                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058528                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058528                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       151697                       # number of overall misses
system.cpu.icache.overall_misses::total        151697                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        15171                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15171                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4253071990                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4253071990                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052675                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052675                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       136526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       136526                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 136258                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             18.873496                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          5320277                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.753757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            136525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           5320277                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.753757                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2576704                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       136258                       # number of writebacks
system.cpu.icache.writebacks::total            136258                       # number of writebacks
system.cpu.idleCycles                          622421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               441846                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2597899                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.626023                       # Inst execution rate
system.cpu.iew.exec_refs                      4753139                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1826160                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1696274                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3464597                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4445                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25031                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2196009                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            29517463                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2926979                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            741235                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25463786                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  12296                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                585989                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 346395                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                603044                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          3834                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           342165                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         3870                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1439                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        16572                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1207016                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       672645                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1439                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       326719                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         115127                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  29793702                       # num instructions consuming a value
system.cpu.iew.wb_count                      25132742                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.606604                       # average fanout of values written-back
system.cpu.iew.wb_producers                  18072993                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.604883                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25290766                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36523293                       # number of integer regfile reads
system.cpu.int_regfile_writes                20525754                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.644493                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.644493                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            233958      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20613564     78.66%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                65305      0.25%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39275      0.15%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8000      0.03%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 642      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                12372      0.05%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81439      0.31%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70507      0.27%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               92027      0.35%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4150      0.02%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              20      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               1      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             113      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             46      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2980078     11.37%     92.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1724309      6.58%     98.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           86146      0.33%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         193068      0.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26205021                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  580477                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1143450                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       530343                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             781456                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      423800                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016172                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  364121     85.92%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   5796      1.37%     87.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    316      0.07%     87.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    40      0.01%     87.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  105      0.02%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24614      5.81%     93.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12946      3.05%     96.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1036      0.24%     96.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            14821      3.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               25814386                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           66823018                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     24602399                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          38110314                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   29505722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  26205021                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11741                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9373127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             94880                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10322                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13547518                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15037746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.742616                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.309546                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8034372     53.43%     53.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1103679      7.34%     60.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1199955      7.98%     68.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1136351      7.56%     76.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1060716      7.05%     83.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              891615      5.93%     89.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              915918      6.09%     95.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              465188      3.09%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              229952      1.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15037746                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.673355                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2592513                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1616                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            191496                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           158524                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3464597                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2196009                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10209934                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                         15660167                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     15660166000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2704973                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              23195926                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               29                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 290754                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4628257                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  59383                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 37234                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              79996933                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               32262616                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            36800055                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4629184                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2257954                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 346395                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2720387                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 13604129                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            909943                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         48382032                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8550                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                564                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1715832                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            525                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     42049882                       # The number of ROB reads
system.cpu.rob.rob_writes                    60509624                       # The number of ROB writes
system.cpu.timesIdled                           49328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          482                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           482                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67030.862069                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67030.862069                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     21382845                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     21382845                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          319                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            319                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       136303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         136303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115421.540362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115421.540362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95394.560626                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95394.560626                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         126591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             126591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1120974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1120974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.071253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.071253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         9712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    925995000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    925995000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.071216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.071216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         9707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9707                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         31435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107711.417154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107711.417154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87715.295439                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87715.295439                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1156                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   3261394000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3261394000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.963226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.963226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           30279                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30279                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2655756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2655756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.963162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.963162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        30277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30277                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        43247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112807.613498                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112807.613498                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92825.827942                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92825.827942                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12013                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12013                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   3523433000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3523433000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.722224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.722224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        31234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           31234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2898208000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2898208000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.721946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.721946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        31222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        31222                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_rate::.cpu.data     0.181818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.181818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        62000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        62000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.181818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       133672                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       133672                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       133672                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           133672                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        44855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        44855                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44855                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           136303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74682                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               210985                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115421.540362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110299.074992                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110997.557038                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95394.560626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90309.826176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91002.991321                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               126591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13169                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139760                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst   1120974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6784827000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7905801000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.071253                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.823666                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.337583                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               9712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              61513                       # number of demand (read+write) misses
system.l2.demand_misses::total                  71225                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    925995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5553964000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6479959000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.071216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.823478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.337493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          9707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         61499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             71206                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          136303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74682                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              210985                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 115421.540362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110299.074992                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110997.557038                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95394.560626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90309.826176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67030.862069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90896.076127                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              126591                       # number of overall hits
system.l2.overall_hits::.cpu.data               13169                       # number of overall hits
system.l2.overall_hits::total                  139760                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst   1120974000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6784827000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7905801000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.071253                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.823666                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.337583                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              9712                       # number of overall misses
system.l2.overall_misses::.cpu.data             61513                       # number of overall misses
system.l2.overall_misses::total                 71225                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    925995000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5553964000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     21382845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6501341845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.071216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.823478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.339005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         9707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        61499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            71525                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              422                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 425                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     9                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          69890                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.650704                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3420050                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     173.673848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       800.168351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3058.591965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.061411                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.042401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.195354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.746727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987426                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     73986                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3420050                       # Number of tag accesses
system.l2.tags.tagsinuse                  4044.495575                       # Cycle average of tags in use
system.l2.tags.total_refs                      418073                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        58                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               38799                       # number of writebacks
system.l2.writebacks::total                     38799                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     141947.08                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                39667.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     38799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      9706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     61424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     20917.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       292.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    292.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       158.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     39666502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39666502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          39666502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         251334245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      1303690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             292304437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      158563836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         39666502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        251334245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      1303690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            450868273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      158563836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            158563836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        30451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.584119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.146473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.734491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13717     45.05%     45.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8042     26.41%     71.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3144     10.32%     81.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1376      4.52%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          873      2.87%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          557      1.83%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          468      1.54%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          266      0.87%     93.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2008      6.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30451                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                4572736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 4577536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2481152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2483136                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       621184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        621184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         621184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3935936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4577536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2483136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2483136                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         9706                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        61499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     43990.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38955.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     36173.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       621184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3931136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 39666501.619459204376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 251027734.955044537783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1303689.884257931961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    426971751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2395711000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     11539244                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        38799                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   9665958.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2481152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 158437145.557716310024                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 375029521250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2335                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              179728                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36545                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2335                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            9706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           61499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38799                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38799                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    72.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              4222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2462                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001747602500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.517773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.250836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.250478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2315     99.14%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           11      0.47%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   53945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     71524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71524                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       71524                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 74.71                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    53380                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  357245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   15660028000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2834221995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1494553245                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.602998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.575180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1660     71.09%     71.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      1.67%     72.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              556     23.81%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      2.78%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.56%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    38799                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38799                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      38799                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                67.98                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   26377                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1265011260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                111776700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3538505280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            509.992513                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     46388750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     428480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2792160750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2236266250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2396808000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7760062250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             37291200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 59387955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       858779520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               264879720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1012926720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        734841180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7986567405                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          12788386750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              102964500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1219955040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                105707700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3630345960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            510.752791                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     53955250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     433160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2651967500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2265857250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2294172750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7961053250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             40147200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 56173590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       870112320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               245266140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1023990240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        706872180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7998473490                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          12878763500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               99404460                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       210444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       210444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 210444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7060672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7060672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7060672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           294125990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          378792507                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             71526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   71526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               71526                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        138920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              41247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38799                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28595                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30277                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41247                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       409085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       223044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                632129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17443776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7650368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25094144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15660166000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          783359999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         409601973                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         224198858                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2497408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           281582                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020161                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.140602                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 275907     97.98%     97.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5673      2.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             281582                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         2680                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       209920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2989                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       421135                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2991                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           70586                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            179772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       136257                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59894                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              473                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31435                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        136526                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43247                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
