#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d7f390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d7f520 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1d89f20 .functor NOT 1, L_0x1db4520, C4<0>, C4<0>, C4<0>;
L_0x1db42b0 .functor XOR 1, L_0x1db4170, L_0x1db4210, C4<0>, C4<0>;
L_0x1db4410 .functor XOR 1, L_0x1db42b0, L_0x1db4370, C4<0>, C4<0>;
v0x1db0a40_0 .net *"_ivl_10", 0 0, L_0x1db4370;  1 drivers
v0x1db0b40_0 .net *"_ivl_12", 0 0, L_0x1db4410;  1 drivers
v0x1db0c20_0 .net *"_ivl_2", 0 0, L_0x1db40d0;  1 drivers
v0x1db0ce0_0 .net *"_ivl_4", 0 0, L_0x1db4170;  1 drivers
v0x1db0dc0_0 .net *"_ivl_6", 0 0, L_0x1db4210;  1 drivers
v0x1db0ef0_0 .net *"_ivl_8", 0 0, L_0x1db42b0;  1 drivers
v0x1db0fd0_0 .net "a", 0 0, v0x1dae490_0;  1 drivers
v0x1db1070_0 .net "b", 0 0, v0x1dae530_0;  1 drivers
v0x1db1110_0 .net "c", 0 0, v0x1dae5d0_0;  1 drivers
v0x1db11b0_0 .var "clk", 0 0;
v0x1db1250_0 .net "d", 0 0, v0x1dae740_0;  1 drivers
v0x1db12f0_0 .net "out_dut", 0 0, L_0x1db3f70;  1 drivers
v0x1db1390_0 .net "out_ref", 0 0, L_0x1db2360;  1 drivers
v0x1db1430_0 .var/2u "stats1", 159 0;
v0x1db14d0_0 .var/2u "strobe", 0 0;
v0x1db1570_0 .net "tb_match", 0 0, L_0x1db4520;  1 drivers
v0x1db1630_0 .net "tb_mismatch", 0 0, L_0x1d89f20;  1 drivers
v0x1db1800_0 .net "wavedrom_enable", 0 0, v0x1dae830_0;  1 drivers
v0x1db18a0_0 .net "wavedrom_title", 511 0, v0x1dae8d0_0;  1 drivers
L_0x1db40d0 .concat [ 1 0 0 0], L_0x1db2360;
L_0x1db4170 .concat [ 1 0 0 0], L_0x1db2360;
L_0x1db4210 .concat [ 1 0 0 0], L_0x1db3f70;
L_0x1db4370 .concat [ 1 0 0 0], L_0x1db2360;
L_0x1db4520 .cmp/eeq 1, L_0x1db40d0, L_0x1db4410;
S_0x1d7f6b0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1d7f520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d7fe30 .functor NOT 1, v0x1dae5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d8a7e0 .functor NOT 1, v0x1dae530_0, C4<0>, C4<0>, C4<0>;
L_0x1db1ab0 .functor AND 1, L_0x1d7fe30, L_0x1d8a7e0, C4<1>, C4<1>;
L_0x1db1b50 .functor NOT 1, v0x1dae740_0, C4<0>, C4<0>, C4<0>;
L_0x1db1c80 .functor NOT 1, v0x1dae490_0, C4<0>, C4<0>, C4<0>;
L_0x1db1d80 .functor AND 1, L_0x1db1b50, L_0x1db1c80, C4<1>, C4<1>;
L_0x1db1e60 .functor OR 1, L_0x1db1ab0, L_0x1db1d80, C4<0>, C4<0>;
L_0x1db1f20 .functor AND 1, v0x1dae490_0, v0x1dae5d0_0, C4<1>, C4<1>;
L_0x1db1fe0 .functor AND 1, L_0x1db1f20, v0x1dae740_0, C4<1>, C4<1>;
L_0x1db20a0 .functor OR 1, L_0x1db1e60, L_0x1db1fe0, C4<0>, C4<0>;
L_0x1db2210 .functor AND 1, v0x1dae530_0, v0x1dae5d0_0, C4<1>, C4<1>;
L_0x1db2280 .functor AND 1, L_0x1db2210, v0x1dae740_0, C4<1>, C4<1>;
L_0x1db2360 .functor OR 1, L_0x1db20a0, L_0x1db2280, C4<0>, C4<0>;
v0x1d8a190_0 .net *"_ivl_0", 0 0, L_0x1d7fe30;  1 drivers
v0x1d8a230_0 .net *"_ivl_10", 0 0, L_0x1db1d80;  1 drivers
v0x1dacc80_0 .net *"_ivl_12", 0 0, L_0x1db1e60;  1 drivers
v0x1dacd40_0 .net *"_ivl_14", 0 0, L_0x1db1f20;  1 drivers
v0x1dace20_0 .net *"_ivl_16", 0 0, L_0x1db1fe0;  1 drivers
v0x1dacf50_0 .net *"_ivl_18", 0 0, L_0x1db20a0;  1 drivers
v0x1dad030_0 .net *"_ivl_2", 0 0, L_0x1d8a7e0;  1 drivers
v0x1dad110_0 .net *"_ivl_20", 0 0, L_0x1db2210;  1 drivers
v0x1dad1f0_0 .net *"_ivl_22", 0 0, L_0x1db2280;  1 drivers
v0x1dad2d0_0 .net *"_ivl_4", 0 0, L_0x1db1ab0;  1 drivers
v0x1dad3b0_0 .net *"_ivl_6", 0 0, L_0x1db1b50;  1 drivers
v0x1dad490_0 .net *"_ivl_8", 0 0, L_0x1db1c80;  1 drivers
v0x1dad570_0 .net "a", 0 0, v0x1dae490_0;  alias, 1 drivers
v0x1dad630_0 .net "b", 0 0, v0x1dae530_0;  alias, 1 drivers
v0x1dad6f0_0 .net "c", 0 0, v0x1dae5d0_0;  alias, 1 drivers
v0x1dad7b0_0 .net "d", 0 0, v0x1dae740_0;  alias, 1 drivers
v0x1dad870_0 .net "out", 0 0, L_0x1db2360;  alias, 1 drivers
S_0x1dad9d0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1d7f520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1dae490_0 .var "a", 0 0;
v0x1dae530_0 .var "b", 0 0;
v0x1dae5d0_0 .var "c", 0 0;
v0x1dae6a0_0 .net "clk", 0 0, v0x1db11b0_0;  1 drivers
v0x1dae740_0 .var "d", 0 0;
v0x1dae830_0 .var "wavedrom_enable", 0 0;
v0x1dae8d0_0 .var "wavedrom_title", 511 0;
S_0x1dadc70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1dad9d0;
 .timescale -12 -12;
v0x1daded0_0 .var/2s "count", 31 0;
E_0x1d7a270/0 .event negedge, v0x1dae6a0_0;
E_0x1d7a270/1 .event posedge, v0x1dae6a0_0;
E_0x1d7a270 .event/or E_0x1d7a270/0, E_0x1d7a270/1;
E_0x1d7a4c0 .event negedge, v0x1dae6a0_0;
E_0x1d649f0 .event posedge, v0x1dae6a0_0;
S_0x1dadfd0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1dad9d0;
 .timescale -12 -12;
v0x1dae1d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1dae2b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1dad9d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1daea30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1d7f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1db2600 .functor AND 1, L_0x1db24c0, L_0x1db2560, C4<1>, C4<1>;
L_0x1db2710 .functor AND 1, L_0x1db2600, v0x1dae5d0_0, C4<1>, C4<1>;
L_0x1db2870 .functor AND 1, L_0x1db27d0, v0x1dae530_0, C4<1>, C4<1>;
L_0x1db2930 .functor AND 1, L_0x1db2870, v0x1dae5d0_0, C4<1>, C4<1>;
L_0x1db2b30 .functor OR 1, L_0x1db2710, L_0x1db2930, C4<0>, C4<0>;
L_0x1db2e20 .functor AND 1, v0x1dae490_0, L_0x1db2c40, C4<1>, C4<1>;
L_0x1db30d0 .functor AND 1, L_0x1db2e20, L_0x1db3030, C4<1>, C4<1>;
L_0x1db32c0 .functor AND 1, L_0x1db30d0, L_0x1db31e0, C4<1>, C4<1>;
L_0x1db3420 .functor OR 1, L_0x1db2b30, L_0x1db32c0, C4<0>, C4<0>;
L_0x1db35d0 .functor AND 1, v0x1dae490_0, L_0x1db3530, C4<1>, C4<1>;
L_0x1db36f0 .functor AND 1, L_0x1db35d0, v0x1dae5d0_0, C4<1>, C4<1>;
L_0x1db3960 .functor AND 1, L_0x1db36f0, L_0x1db3760, C4<1>, C4<1>;
L_0x1db3ae0 .functor OR 1, L_0x1db3420, L_0x1db3960, C4<0>, C4<0>;
L_0x1db3c90 .functor AND 1, v0x1dae490_0, L_0x1db3bf0, C4<1>, C4<1>;
L_0x1db3a70 .functor AND 1, L_0x1db3c90, v0x1dae5d0_0, C4<1>, C4<1>;
L_0x1db3e20 .functor AND 1, L_0x1db3a70, v0x1dae740_0, C4<1>, C4<1>;
L_0x1db3f70 .functor OR 1, L_0x1db3ae0, L_0x1db3e20, C4<0>, C4<0>;
v0x1daed20_0 .net *"_ivl_1", 0 0, L_0x1db24c0;  1 drivers
v0x1daede0_0 .net *"_ivl_10", 0 0, L_0x1db2870;  1 drivers
v0x1daeec0_0 .net *"_ivl_12", 0 0, L_0x1db2930;  1 drivers
v0x1daefb0_0 .net *"_ivl_14", 0 0, L_0x1db2b30;  1 drivers
v0x1daf090_0 .net *"_ivl_17", 0 0, L_0x1db2c40;  1 drivers
v0x1daf1a0_0 .net *"_ivl_18", 0 0, L_0x1db2e20;  1 drivers
v0x1daf280_0 .net *"_ivl_21", 0 0, L_0x1db3030;  1 drivers
v0x1daf340_0 .net *"_ivl_22", 0 0, L_0x1db30d0;  1 drivers
v0x1daf420_0 .net *"_ivl_25", 0 0, L_0x1db31e0;  1 drivers
v0x1daf4e0_0 .net *"_ivl_26", 0 0, L_0x1db32c0;  1 drivers
v0x1daf5c0_0 .net *"_ivl_28", 0 0, L_0x1db3420;  1 drivers
v0x1daf6a0_0 .net *"_ivl_3", 0 0, L_0x1db2560;  1 drivers
v0x1daf760_0 .net *"_ivl_31", 0 0, L_0x1db3530;  1 drivers
v0x1daf820_0 .net *"_ivl_32", 0 0, L_0x1db35d0;  1 drivers
v0x1daf900_0 .net *"_ivl_34", 0 0, L_0x1db36f0;  1 drivers
v0x1daf9e0_0 .net *"_ivl_37", 0 0, L_0x1db3760;  1 drivers
v0x1dafaa0_0 .net *"_ivl_38", 0 0, L_0x1db3960;  1 drivers
v0x1dafc90_0 .net *"_ivl_4", 0 0, L_0x1db2600;  1 drivers
v0x1dafd70_0 .net *"_ivl_40", 0 0, L_0x1db3ae0;  1 drivers
v0x1dafe50_0 .net *"_ivl_43", 0 0, L_0x1db3bf0;  1 drivers
v0x1daff10_0 .net *"_ivl_44", 0 0, L_0x1db3c90;  1 drivers
v0x1dafff0_0 .net *"_ivl_46", 0 0, L_0x1db3a70;  1 drivers
v0x1db00d0_0 .net *"_ivl_48", 0 0, L_0x1db3e20;  1 drivers
v0x1db01b0_0 .net *"_ivl_6", 0 0, L_0x1db2710;  1 drivers
v0x1db0290_0 .net *"_ivl_9", 0 0, L_0x1db27d0;  1 drivers
v0x1db0350_0 .net "a", 0 0, v0x1dae490_0;  alias, 1 drivers
v0x1db03f0_0 .net "b", 0 0, v0x1dae530_0;  alias, 1 drivers
v0x1db04e0_0 .net "c", 0 0, v0x1dae5d0_0;  alias, 1 drivers
v0x1db05d0_0 .net "d", 0 0, v0x1dae740_0;  alias, 1 drivers
v0x1db06c0_0 .net "out", 0 0, L_0x1db3f70;  alias, 1 drivers
L_0x1db24c0 .reduce/nor v0x1dae490_0;
L_0x1db2560 .reduce/nor v0x1dae530_0;
L_0x1db27d0 .reduce/nor v0x1dae490_0;
L_0x1db2c40 .reduce/nor v0x1dae530_0;
L_0x1db3030 .reduce/nor v0x1dae5d0_0;
L_0x1db31e0 .reduce/nor v0x1dae740_0;
L_0x1db3530 .reduce/nor v0x1dae530_0;
L_0x1db3760 .reduce/nor v0x1dae740_0;
L_0x1db3bf0 .reduce/nor v0x1dae530_0;
S_0x1db0820 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1d7f520;
 .timescale -12 -12;
E_0x1d7a010 .event anyedge, v0x1db14d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1db14d0_0;
    %nor/r;
    %assign/vec4 v0x1db14d0_0, 0;
    %wait E_0x1d7a010;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dad9d0;
T_3 ;
    %fork t_1, S_0x1dadc70;
    %jmp t_0;
    .scope S_0x1dadc70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1daded0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1dae740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dae5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dae530_0, 0;
    %assign/vec4 v0x1dae490_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d649f0;
    %load/vec4 v0x1daded0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1daded0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1dae740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dae5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dae530_0, 0;
    %assign/vec4 v0x1dae490_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d7a4c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1dae2b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d7a270;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1dae490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dae530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dae5d0_0, 0;
    %assign/vec4 v0x1dae740_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1dad9d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d7f520;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db11b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db14d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d7f520;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1db11b0_0;
    %inv;
    %store/vec4 v0x1db11b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d7f520;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dae6a0_0, v0x1db1630_0, v0x1db0fd0_0, v0x1db1070_0, v0x1db1110_0, v0x1db1250_0, v0x1db1390_0, v0x1db12f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d7f520;
T_7 ;
    %load/vec4 v0x1db1430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1db1430_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1db1430_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1db1430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1db1430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1db1430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1db1430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d7f520;
T_8 ;
    %wait E_0x1d7a270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db1430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db1430_0, 4, 32;
    %load/vec4 v0x1db1570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1db1430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db1430_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db1430_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db1430_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1db1390_0;
    %load/vec4 v0x1db1390_0;
    %load/vec4 v0x1db12f0_0;
    %xor;
    %load/vec4 v0x1db1390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1db1430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db1430_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1db1430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db1430_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/kmap2/iter1/response3/top_module.sv";
