/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [23:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = !(celloutsig_0_11z[0] ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_1_11z = !(celloutsig_1_10z ? celloutsig_1_2z[3] : celloutsig_1_8z[0]);
  assign celloutsig_1_19z = ~celloutsig_1_8z[2];
  assign celloutsig_1_9z = ~celloutsig_1_5z[2];
  assign celloutsig_0_15z = ~((celloutsig_0_4z[0] | celloutsig_0_1z[20]) & (celloutsig_0_3z | celloutsig_0_12z));
  assign celloutsig_1_17z = ~(celloutsig_1_15z ^ celloutsig_1_12z);
  assign celloutsig_1_2z = celloutsig_1_0z[10:6] / { 1'h1, in_data[128:125] };
  assign celloutsig_0_12z = ! in_data[35:33];
  assign celloutsig_1_10z = ! celloutsig_1_1z;
  assign celloutsig_1_12z = ! { celloutsig_1_5z[4], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_15z = { in_data[120], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_11z } < celloutsig_1_0z[17:9];
  assign celloutsig_1_5z = { celloutsig_1_2z[2:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[13:11], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_0z = - in_data[153:134];
  assign celloutsig_1_6z = celloutsig_1_5z[4:2] | in_data[138:136];
  assign celloutsig_0_0z = | in_data[50:40];
  assign celloutsig_0_16z = | { celloutsig_0_14z, celloutsig_0_1z[15:12] };
  assign celloutsig_0_3z = ~^ in_data[73:49];
  assign celloutsig_1_18z = ~^ { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_17z };
  assign celloutsig_1_4z = ~^ celloutsig_1_0z[14:11];
  assign celloutsig_1_7z = ~^ { celloutsig_1_5z[0], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_4z = { in_data[70:67], celloutsig_0_0z } >> celloutsig_0_1z[22:18];
  assign celloutsig_0_11z = in_data[25:23] << celloutsig_0_4z[3:1];
  assign celloutsig_1_1z = in_data[101:98] << celloutsig_1_0z[6:3];
  assign celloutsig_1_8z = in_data[134:132] << celloutsig_1_5z[3:1];
  assign celloutsig_1_3z = ~((in_data[152] & celloutsig_1_1z[2]) | in_data[117]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 24'h000000;
    else if (!celloutsig_1_8z[2]) celloutsig_0_1z = in_data[83:60];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
