root@ing-wyze-cam3-a000 ~# dmesg 
[  112.913584] gc2053 I2C driver registered, waiting for device creation by ISP
[  116.133192] ISP opened successfully
[  116.133527] ISP IOCTL: cmd=0x805056c1 arg=0x77d1cd60
[  116.133542] subdev_sensor_ops_ioctl: cmd=0x2000000
[  116.133547] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  116.133554] *** Creating I2C sensor device on adapter 0 ***
[  116.133562] *** Creating I2C device: gc2053 at 0x37 ***
[  116.133568] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  116.133576] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  116.133582] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  116.136376] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  116.140720] === GC2053 SENSOR PROBE START ===
[  116.140736] sensor_probe: client=855d0900, addr=0x37, adapter=84074c10 (i2c0)
[  116.140742] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  116.140748] Requesting reset GPIO 18
[  116.140757] GPIO reset sequence: HIGH -> LOW -> HIGH
[  116.362784] GPIO reset sequence completed successfully
[  116.362798] === GPIO INITIALIZATION COMPLETE ===
[  116.362808] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  116.362823] sensor_probe: data_interface=1, sensor_max_fps=30
[  116.362828] sensor_probe: MIPI 30fps
[  116.362836] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  116.362844] *** tx_isp_subdev_init: pdev=c06e1168, sd=85dd7400, ops=c06e1248 ***
[  116.362866] *** tx_isp_subdev_init: ourISPdev=80530000 ***
[  116.362873] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[  116.362879] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[  116.362886] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[  116.362893] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[  116.362899] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  116.362906] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85dd7400 ***
[  116.362913] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[  116.362918] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  116.362924] tx_isp_module_init: Module initialized for (null)
[  116.362930] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  116.362939] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=85dd7400, ourISPdev=80530000 ***
[  116.362946] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80530000 ***
[  116.362952] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  116.362957] *** DEBUG: About to check device name matches ***
[  116.362964] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  116.362971] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  116.362978] *** SENSOR subdev: 85dd7400, ops: c06e1248 ***
[  116.362983] *** SENSOR ops->sensor: c06e125c ***
[  116.362988] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  116.362994] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  116.363068] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  116.363076] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  116.363082] sensor_probe: I2C client association complete
[  116.363091]   sd=85dd7400, client=855d0900, addr=0x37, adapter=i2c0
[  116.363096] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  116.363105] sensor_read: reg=0xf0, client=855d0900, adapter=i2c0, addr=0x37
[  116.363519] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  116.363528] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  116.363534] *** SUCCESS: I2C communication working after GPIO reset! ***
[  116.363542] sensor_read: reg=0xf1, client=855d0900, adapter=i2c0, addr=0x37
[  116.364029] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  116.364037] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  116.364042] === I2C COMMUNICATION TEST COMPLETE ===
[  116.364050] Registering gc2053 with ISP framework (sd=85dd7400, sensor=85dd7400)
[  116.364056] gc2053 registered with ISP framework successfully
[  116.364078] *** MIPS-SAFE: I2C device created successfully at 0x855d0900 ***
[  116.364086] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  116.364092] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  116.364098] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  116.364105] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  116.364142] ISP IOCTL: cmd=0xc050561a arg=0x7fa6ae18
[  116.364149] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  116.364156] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  116.364164] ISP IOCTL: cmd=0xc050561a arg=0x7fa6ae18
[  116.364170] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  116.364176] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  116.364183] ISP IOCTL: cmd=0xc0045627 arg=0x7fa6ae70
[  116.364194] ISP IOCTL: cmd=0x800856d5 arg=0x7fa6ae68
[  116.364200] TX_ISP_GET_BUF: IOCTL handler called
[  116.364206] TX_ISP_GET_BUF: core_dev=8054e800, isp_dev=80530000
[  116.364212] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  116.364220] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  116.429066] ISP IOCTL: cmd=0x800856d4 arg=0x7fa6ae68
[  116.429080] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  116.429310] ISP IOCTL: cmd=0x40045626 arg=0x7fa6ae80
[  116.429322] subdev_sensor_ops_ioctl: cmd=0x2000003
[  116.429328] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  116.429335] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  116.429341] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  116.429350] ISP IOCTL: cmd=0x80045612 arg=0x0
[  116.429357] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  116.429363] === ISP Subdevice Array Status ===
[  116.429371]   [0]: isp-w01 (sd=8054e000)
[  116.429378]   [1]: isp-w02 (sd=8054e400)
[  116.429384]   [2]: isp-m0 (sd=8054e800)
[  116.429392]   [3]: gc2053 (sd=85dd7400)
[  116.429396]   [4]: (empty)
[  116.429403]   [5]: gc2053 (sd=85dd7400)
[  116.429408]   [6]: (empty)
[  116.429413]   [7]: (empty)
[  116.429418]   [8]: (empty)
[  116.429423]   [9]: (empty)
[  116.429428]   [10]: (empty)
[  116.429434]   [11]: (empty)
[  116.429438]   [12]: (empty)
[  116.429444]   [13]: (empty)
[  116.429449]   [14]: (empty)
[  116.429454]   [15]: (empty)
[  116.429458] === End Subdevice Array ===
[  116.429464] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  116.429470] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  116.429475] *** ispcore_activate_module: Fixed for our struct layouts ***
[  116.429480] *** VIC device in state 1, proceeding with activation ***
[  116.429487] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[  116.429492] *** SUBDEVICE VALIDATION SECTION ***
[  116.429498] VIC device state set to 2 (activated)
[  116.429502] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  116.429508] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  116.429513] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  116.429518] *** SUBDEVICE INITIALIZATION LOOP ***
[  116.429524] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  116.429530] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  116.429538] *** SENSOR_INIT: gc2053 enable=1 ***
[  116.429546] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  116.429553] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[  116.429563] sensor_write: reg=0xfe val=0x80, client=855d0900, adapter=i2c0, addr=0x37
[  116.429888] sensor_write: reg=0xfe val=0x80 SUCCESS
[  116.429896] sensor_write_array: reg[1] 0xfe=0x80 OK
[  116.429904] sensor_write: reg=0xfe val=0x80, client=855d0900, adapter=i2c0, addr=0x37
[  116.430223] sensor_write: reg=0xfe val=0x80 SUCCESS
[  116.430230] sensor_write_array: reg[2] 0xfe=0x80 OK
[  116.430239] sensor_write: reg=0xfe val=0x80, client=855d0900, adapter=i2c0, addr=0x37
[  116.430550] sensor_write: reg=0xfe val=0x80 SUCCESS
[  116.430558] sensor_write_array: reg[3] 0xfe=0x80 OK
[  116.430566] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.430880] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.430887] sensor_write_array: reg[4] 0xfe=0x00 OK
[  116.430895] sensor_write: reg=0xf2 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.431208] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  116.431215] sensor_write_array: reg[5] 0xf2=0x00 OK
[  116.431224] sensor_write: reg=0xf3 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.431537] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  116.431544] sensor_write_array: reg[6] 0xf3=0x00 OK
[  116.431552] sensor_write: reg=0xf4 val=0x36, client=855d0900, adapter=i2c0, addr=0x37
[  116.431865] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  116.431872] sensor_write_array: reg[7] 0xf4=0x36 OK
[  116.431880] sensor_write: reg=0xf5 val=0xc0, client=855d0900, adapter=i2c0, addr=0x37
[  116.432194] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  116.432200] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  116.432209] sensor_write: reg=0xf6 val=0x44, client=855d0900, adapter=i2c0, addr=0x37
[  116.432522] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  116.432529] sensor_write_array: reg[9] 0xf6=0x44 OK
[  116.432538] sensor_write: reg=0xf7 val=0x01, client=855d0900, adapter=i2c0, addr=0x37
[  116.442974] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  116.442988] sensor_write_array: reg[10] 0xf7=0x01 OK
[  116.442998] sensor_write: reg=0xf8 val=0x68, client=855d0900, adapter=i2c0, addr=0x37
[  116.443318] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  116.443328] sensor_write: reg=0xf9 val=0x40, client=855d0900, adapter=i2c0, addr=0x37
[  116.443639] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  116.443648] sensor_write: reg=0xfc val=0x8e, client=855d0900, adapter=i2c0, addr=0x37
[  116.443962] sensor_write: reg=0xfc val=0x8e SUCCESS
[  116.443970] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.444283] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.444292] sensor_write: reg=0x87 val=0x18, client=855d0900, adapter=i2c0, addr=0x37
[  116.444605] sensor_write: reg=0x87 val=0x18 SUCCESS
[  116.444614] sensor_write: reg=0xee val=0x30, client=855d0900, adapter=i2c0, addr=0x37
[  116.444926] sensor_write: reg=0xee val=0x30 SUCCESS
[  116.444935] sensor_write: reg=0xd0 val=0xb7, client=855d0900, adapter=i2c0, addr=0x37
[  116.445246] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  116.445254] sensor_write: reg=0x03 val=0x04, client=855d0900, adapter=i2c0, addr=0x37
[  116.445567] sensor_write: reg=0x03 val=0x04 SUCCESS
[  116.445576] sensor_write: reg=0x04 val=0x60, client=855d0900, adapter=i2c0, addr=0x37
[  116.445888] sensor_write: reg=0x04 val=0x60 SUCCESS
[  116.445897] sensor_write: reg=0x05 val=0x04, client=855d0900, adapter=i2c0, addr=0x37
[  116.446210] sensor_write: reg=0x05 val=0x04 SUCCESS
[  116.446218] sensor_write: reg=0x06 val=0x4c, client=855d0900, adapter=i2c0, addr=0x37
[  116.446531] sensor_write: reg=0x06 val=0x4c SUCCESS
[  116.446539] sensor_write: reg=0x07 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.446852] sensor_write: reg=0x07 val=0x00 SUCCESS
[  116.446860] sensor_write: reg=0x08 val=0x11, client=855d0900, adapter=i2c0, addr=0x37
[  116.447173] sensor_write: reg=0x08 val=0x11 SUCCESS
[  116.447181] sensor_write: reg=0x09 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.447494] sensor_write: reg=0x09 val=0x00 SUCCESS
[  116.447502] sensor_write: reg=0x0a val=0x02, client=855d0900, adapter=i2c0, addr=0x37
[  116.447815] sensor_write: reg=0x0a val=0x02 SUCCESS
[  116.447824] sensor_write: reg=0x0b val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.448136] sensor_write: reg=0x0b val=0x00 SUCCESS
[  116.448144] sensor_write: reg=0x0c val=0x02, client=855d0900, adapter=i2c0, addr=0x37
[  116.448457] sensor_write: reg=0x0c val=0x02 SUCCESS
[  116.448466] sensor_write: reg=0x0d val=0x04, client=855d0900, adapter=i2c0, addr=0x37
[  116.448778] sensor_write: reg=0x0d val=0x04 SUCCESS
[  116.448787] sensor_write: reg=0x0e val=0x40, client=855d0900, adapter=i2c0, addr=0x37
[  116.449100] sensor_write: reg=0x0e val=0x40 SUCCESS
[  116.449108] sensor_write: reg=0x12 val=0xe2, client=855d0900, adapter=i2c0, addr=0x37
[  116.449421] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  116.449430] sensor_write: reg=0x13 val=0x16, client=855d0900, adapter=i2c0, addr=0x37
[  116.449742] sensor_write: reg=0x13 val=0x16 SUCCESS
[  116.449751] sensor_write: reg=0x19 val=0x0a, client=855d0900, adapter=i2c0, addr=0x37
[  116.452426] sensor_write: reg=0x19 val=0x0a SUCCESS
[  116.452442] sensor_write: reg=0x21 val=0x1c, client=855d0900, adapter=i2c0, addr=0x37
[  116.452792] sensor_write: reg=0x21 val=0x1c SUCCESS
[  116.452804] sensor_write: reg=0x28 val=0x0a, client=855d0900, adapter=i2c0, addr=0x37
[  116.453109] sensor_write: reg=0x28 val=0x0a SUCCESS
[  116.453120] sensor_write: reg=0x29 val=0x24, client=855d0900, adapter=i2c0, addr=0x37
[  116.453435] sensor_write: reg=0x29 val=0x24 SUCCESS
[  116.453444] sensor_write: reg=0x2b val=0x04, client=855d0900, adapter=i2c0, addr=0x37
[  116.453758] sensor_write: reg=0x2b val=0x04 SUCCESS
[  116.453766] sensor_write: reg=0x32 val=0xf8, client=855d0900, adapter=i2c0, addr=0x37
[  116.454080] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  116.454088] sensor_write: reg=0x37 val=0x03, client=855d0900, adapter=i2c0, addr=0x37
[  116.454406] sensor_write: reg=0x37 val=0x03 SUCCESS
[  116.454414] sensor_write: reg=0x39 val=0x15, client=855d0900, adapter=i2c0, addr=0x37
[  116.454728] sensor_write: reg=0x39 val=0x15 SUCCESS
[  116.454736] sensor_write: reg=0x43 val=0x07, client=855d0900, adapter=i2c0, addr=0x37
[  116.457714] sensor_write: reg=0x43 val=0x07 SUCCESS
[  116.457730] sensor_write: reg=0x44 val=0x40, client=855d0900, adapter=i2c0, addr=0x37
[  116.458052] sensor_write: reg=0x44 val=0x40 SUCCESS
[  116.458060] sensor_write: reg=0x46 val=0x0b, client=855d0900, adapter=i2c0, addr=0x37
[  116.458372] sensor_write: reg=0x46 val=0x0b SUCCESS
[  116.458380] sensor_write: reg=0x4b val=0x20, client=855d0900, adapter=i2c0, addr=0x37
[  116.458698] sensor_write: reg=0x4b val=0x20 SUCCESS
[  116.458706] sensor_write: reg=0x4e val=0x08, client=855d0900, adapter=i2c0, addr=0x37
[  116.459018] sensor_write: reg=0x4e val=0x08 SUCCESS
[  116.459026] sensor_write: reg=0x55 val=0x20, client=855d0900, adapter=i2c0, addr=0x37
[  116.459337] sensor_write: reg=0x55 val=0x20 SUCCESS
[  116.459346] sensor_write: reg=0x66 val=0x05, client=855d0900, adapter=i2c0, addr=0x37
[  116.459659] sensor_write: reg=0x66 val=0x05 SUCCESS
[  116.459667] sensor_write: reg=0x67 val=0x05, client=855d0900, adapter=i2c0, addr=0x37
[  116.463047] sensor_write: reg=0x67 val=0x05 SUCCESS
[  116.463062] sensor_write: reg=0x77 val=0x01, client=855d0900, adapter=i2c0, addr=0x37
[  116.463380] sensor_write: reg=0x77 val=0x01 SUCCESS
[  116.463389] sensor_write: reg=0x78 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.463700] sensor_write: reg=0x78 val=0x00 SUCCESS
[  116.463709] sensor_write: reg=0x7c val=0x93, client=855d0900, adapter=i2c0, addr=0x37
[  116.464026] sensor_write: reg=0x7c val=0x93 SUCCESS
[  116.464034] sensor_write_array: reg[50] 0x7c=0x93 OK
[  116.464042] sensor_write: reg=0x8c val=0x12, client=855d0900, adapter=i2c0, addr=0x37
[  116.464356] sensor_write: reg=0x8c val=0x12 SUCCESS
[  116.464364] sensor_write: reg=0x8d val=0x92, client=855d0900, adapter=i2c0, addr=0x37
[  116.464678] sensor_write: reg=0x8d val=0x92 SUCCESS
[  116.464686] sensor_write: reg=0x90 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.464999] sensor_write: reg=0x90 val=0x00 SUCCESS
[  116.465008] sensor_write: reg=0x41 val=0x04, client=855d0900, adapter=i2c0, addr=0x37
[  116.465320] sensor_write: reg=0x41 val=0x04 SUCCESS
[  116.465329] sensor_write: reg=0x42 val=0x9d, client=855d0900, adapter=i2c0, addr=0x37
[  116.465642] sensor_write: reg=0x42 val=0x9d SUCCESS
[  116.465650] sensor_write: reg=0x9d val=0x10, client=855d0900, adapter=i2c0, addr=0x37
[  116.471394] sensor_write: reg=0x9d val=0x10 SUCCESS
[  116.471409] sensor_write: reg=0xce val=0x7c, client=855d0900, adapter=i2c0, addr=0x37
[  116.471728] sensor_write: reg=0xce val=0x7c SUCCESS
[  116.471738] sensor_write: reg=0xd2 val=0x41, client=855d0900, adapter=i2c0, addr=0x37
[  116.472050] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  116.472058] sensor_write: reg=0xd3 val=0xdc, client=855d0900, adapter=i2c0, addr=0x37
[  116.472375] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  116.472384] sensor_write: reg=0xe6 val=0x50, client=855d0900, adapter=i2c0, addr=0x37
[  116.472698] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  116.472708] sensor_write: reg=0xb6 val=0xc0, client=855d0900, adapter=i2c0, addr=0x37
[  116.473058] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  116.473068] sensor_write: reg=0xb0 val=0x70, client=855d0900, adapter=i2c0, addr=0x37
[  116.473484] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  116.473500] sensor_write: reg=0xb1 val=0x01, client=855d0900, adapter=i2c0, addr=0x37
[  116.473834] sensor_write: reg=0xb1 val=0x01 SUCCESS
[  116.473843] sensor_write: reg=0xb2 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.474166] sensor_write: reg=0xb2 val=0x00 SUCCESS
[  116.474176] sensor_write: reg=0xb3 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.474504] sensor_write: reg=0xb3 val=0x00 SUCCESS
[  116.474512] sensor_write: reg=0xb4 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.474854] sensor_write: reg=0xb4 val=0x00 SUCCESS
[  116.475258] sensor_write: reg=0xb8 val=0x01, client=855d0900, adapter=i2c0, addr=0x37
[  116.475587] sensor_write: reg=0xb8 val=0x01 SUCCESS
[  116.475596] sensor_write: reg=0xb9 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.475914] sensor_write: reg=0xb9 val=0x00 SUCCESS
[  116.475924] sensor_write: reg=0x26 val=0x30, client=855d0900, adapter=i2c0, addr=0x37
[  116.476238] sensor_write: reg=0x26 val=0x30 SUCCESS
[  116.476246] sensor_write: reg=0xfe val=0x01, client=855d0900, adapter=i2c0, addr=0x37
[  116.476559] sensor_write: reg=0xfe val=0x01 SUCCESS
[  116.476568] sensor_write: reg=0x40 val=0x23, client=855d0900, adapter=i2c0, addr=0x37
[  116.482802] sensor_write: reg=0x40 val=0x23 SUCCESS
[  116.482818] sensor_write: reg=0x55 val=0x07, client=855d0900, adapter=i2c0, addr=0x37
[  116.483154] sensor_write: reg=0x55 val=0x07 SUCCESS
[  116.483164] sensor_write: reg=0x60 val=0x40, client=855d0900, adapter=i2c0, addr=0x37
[  116.483474] sensor_write: reg=0x60 val=0x40 SUCCESS
[  116.483486] sensor_write: reg=0xfe val=0x04, client=855d0900, adapter=i2c0, addr=0x37
[  116.483800] sensor_write: reg=0xfe val=0x04 SUCCESS
[  116.483809] sensor_write: reg=0x14 val=0x78, client=855d0900, adapter=i2c0, addr=0x37
[  116.484123] sensor_write: reg=0x14 val=0x78 SUCCESS
[  116.484132] sensor_write: reg=0x15 val=0x78, client=855d0900, adapter=i2c0, addr=0x37
[  116.484446] sensor_write: reg=0x15 val=0x78 SUCCESS
[  116.484454] sensor_write: reg=0x16 val=0x78, client=855d0900, adapter=i2c0, addr=0x37
[  116.491564] sensor_write: reg=0x16 val=0x78 SUCCESS
[  116.491580] sensor_write: reg=0x17 val=0x78, client=855d0900, adapter=i2c0, addr=0x37
[  116.491902] sensor_write: reg=0x17 val=0x78 SUCCESS
[  116.491910] sensor_write: reg=0xfe val=0x01, client=855d0900, adapter=i2c0, addr=0x37
[  116.492227] sensor_write: reg=0xfe val=0x01 SUCCESS
[  116.492236] sensor_write: reg=0x92 val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.492547] sensor_write: reg=0x92 val=0x00 SUCCESS
[  116.492556] sensor_write: reg=0x94 val=0x03, client=855d0900, adapter=i2c0, addr=0x37
[  116.493063] sensor_write: reg=0x94 val=0x03 SUCCESS
[  116.493076] sensor_write: reg=0x95 val=0x04, client=855d0900, adapter=i2c0, addr=0x37
[  116.493450] sensor_write: reg=0x95 val=0x04 SUCCESS
[  116.493460] sensor_write: reg=0x96 val=0x38, client=855d0900, adapter=i2c0, addr=0x37
[  116.493773] sensor_write: reg=0x96 val=0x38 SUCCESS
[  116.493781] sensor_write: reg=0x97 val=0x07, client=855d0900, adapter=i2c0, addr=0x37
[  116.494097] sensor_write: reg=0x97 val=0x07 SUCCESS
[  116.494106] sensor_write: reg=0x98 val=0x80, client=855d0900, adapter=i2c0, addr=0x37
[  116.494420] sensor_write: reg=0x98 val=0x80 SUCCESS
[  116.494428] sensor_write: reg=0xfe val=0x01, client=855d0900, adapter=i2c0, addr=0x37
[  116.494741] sensor_write: reg=0xfe val=0x01 SUCCESS
[  116.494750] sensor_write: reg=0x01 val=0x05, client=855d0900, adapter=i2c0, addr=0x37
[  116.495062] sensor_write: reg=0x01 val=0x05 SUCCESS
[  116.495071] sensor_write: reg=0x02 val=0x89, client=855d0900, adapter=i2c0, addr=0x37
[  116.495384] sensor_write: reg=0x02 val=0x89 SUCCESS
[  116.495392] sensor_write: reg=0x04 val=0x01, client=855d0900, adapter=i2c0, addr=0x37
[  116.495705] sensor_write: reg=0x04 val=0x01 SUCCESS
[  116.495714] sensor_write: reg=0x07 val=0xa6, client=855d0900, adapter=i2c0, addr=0x37
[  116.502814] sensor_write: reg=0x07 val=0xa6 SUCCESS
[  116.502829] sensor_write: reg=0x08 val=0xa9, client=855d0900, adapter=i2c0, addr=0x37
[  116.503155] sensor_write: reg=0x08 val=0xa9 SUCCESS
[  116.503164] sensor_write: reg=0x09 val=0xa8, client=855d0900, adapter=i2c0, addr=0x37
[  116.503530] sensor_write: reg=0x09 val=0xa8 SUCCESS
[  116.503539] sensor_write: reg=0x0a val=0xa7, client=855d0900, adapter=i2c0, addr=0x37
[  116.503856] sensor_write: reg=0x0a val=0xa7 SUCCESS
[  116.503864] sensor_write: reg=0x0b val=0xff, client=855d0900, adapter=i2c0, addr=0x37
[  116.504178] sensor_write: reg=0x0b val=0xff SUCCESS
[  116.504186] sensor_write: reg=0x0c val=0xff, client=855d0900, adapter=i2c0, addr=0x37
[  116.504499] sensor_write: reg=0x0c val=0xff SUCCESS
[  116.504508] sensor_write: reg=0x0f val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.504820] sensor_write: reg=0x0f val=0x00 SUCCESS
[  116.504829] sensor_write: reg=0x50 val=0x1c, client=855d0900, adapter=i2c0, addr=0x37
[  116.505142] sensor_write: reg=0x50 val=0x1c SUCCESS
[  116.505150] sensor_write: reg=0x89 val=0x03, client=855d0900, adapter=i2c0, addr=0x37
[  116.505464] sensor_write: reg=0x89 val=0x03 SUCCESS
[  116.505472] sensor_write: reg=0xfe val=0x04, client=855d0900, adapter=i2c0, addr=0x37
[  116.505785] sensor_write: reg=0xfe val=0x04 SUCCESS
[  116.505793] sensor_write: reg=0x28 val=0x86, client=855d0900, adapter=i2c0, addr=0x37
[  116.506106] sensor_write: reg=0x28 val=0x86 SUCCESS
[  116.506114] sensor_write_array: reg[100] 0x28=0x86 OK
[  116.506122] sensor_write: reg=0x29 val=0x86, client=855d0900, adapter=i2c0, addr=0x37
[  116.506435] sensor_write: reg=0x29 val=0x86 SUCCESS
[  116.506444] sensor_write: reg=0x2a val=0x86, client=855d0900, adapter=i2c0, addr=0x37
[  116.506756] sensor_write: reg=0x2a val=0x86 SUCCESS
[  116.506765] sensor_write: reg=0x2b val=0x68, client=855d0900, adapter=i2c0, addr=0x37
[  116.507078] sensor_write: reg=0x2b val=0x68 SUCCESS
[  116.507086] sensor_write: reg=0x2c val=0x68, client=855d0900, adapter=i2c0, addr=0x37
[  116.507399] sensor_write: reg=0x2c val=0x68 SUCCESS
[  116.507408] sensor_write: reg=0x2d val=0x68, client=855d0900, adapter=i2c0, addr=0x37
[  116.507721] sensor_write: reg=0x2d val=0x68 SUCCESS
[  116.507729] sensor_write: reg=0x2e val=0x68, client=855d0900, adapter=i2c0, addr=0x37
[  116.508042] sensor_write: reg=0x2e val=0x68 SUCCESS
[  116.508050] sensor_write: reg=0x2f val=0x68, client=855d0900, adapter=i2c0, addr=0x37
[  116.508364] sensor_write: reg=0x2f val=0x68 SUCCESS
[  116.508372] sensor_write: reg=0x30 val=0x4f, client=855d0900, adapter=i2c0, addr=0x37
[  116.508685] sensor_write: reg=0x30 val=0x4f SUCCESS
[  116.508694] sensor_write: reg=0x31 val=0x68, client=855d0900, adapter=i2c0, addr=0x37
[  116.509006] sensor_write: reg=0x31 val=0x68 SUCCESS
[  116.509015] sensor_write: reg=0x32 val=0x67, client=855d0900, adapter=i2c0, addr=0x37
[  116.509328] sensor_write: reg=0x32 val=0x67 SUCCESS
[  116.509336] sensor_write: reg=0x33 val=0x66, client=855d0900, adapter=i2c0, addr=0x37
[  116.512801] sensor_write: reg=0x33 val=0x66 SUCCESS
[  116.512817] sensor_write: reg=0x34 val=0x66, client=855d0900, adapter=i2c0, addr=0x37
[  116.513135] sensor_write: reg=0x34 val=0x66 SUCCESS
[  116.513144] sensor_write: reg=0x35 val=0x66, client=855d0900, adapter=i2c0, addr=0x37
[  116.513462] sensor_write: reg=0x35 val=0x66 SUCCESS
[  116.513472] sensor_write: reg=0x36 val=0x66, client=855d0900, adapter=i2c0, addr=0x37
[  116.513841] sensor_write: reg=0x36 val=0x66 SUCCESS
[  116.513851] sensor_write: reg=0x37 val=0x66, client=855d0900, adapter=i2c0, addr=0x37
[  116.514166] sensor_write: reg=0x37 val=0x66 SUCCESS
[  116.514175] sensor_write: reg=0x38 val=0x62, client=855d0900, adapter=i2c0, addr=0x37
[  116.514488] sensor_write: reg=0x38 val=0x62 SUCCESS
[  116.514497] sensor_write: reg=0x39 val=0x62, client=855d0900, adapter=i2c0, addr=0x37
[  116.514810] sensor_write: reg=0x39 val=0x62 SUCCESS
[  116.514820] sensor_write: reg=0x3a val=0x62, client=855d0900, adapter=i2c0, addr=0x37
[  116.515132] sensor_write: reg=0x3a val=0x62 SUCCESS
[  116.515141] sensor_write: reg=0x3b val=0x62, client=855d0900, adapter=i2c0, addr=0x37
[  116.515454] sensor_write: reg=0x3b val=0x62 SUCCESS
[  116.515463] sensor_write: reg=0x3c val=0x62, client=855d0900, adapter=i2c0, addr=0x37
[  116.522798] sensor_write: reg=0x3c val=0x62 SUCCESS
[  116.522814] sensor_write: reg=0x3d val=0x62, client=855d0900, adapter=i2c0, addr=0x37
[  116.523141] sensor_write: reg=0x3d val=0x62 SUCCESS
[  116.523151] sensor_write: reg=0x3e val=0x62, client=855d0900, adapter=i2c0, addr=0x37
[  116.523470] sensor_write: reg=0x3e val=0x62 SUCCESS
[  116.523479] sensor_write: reg=0x3f val=0x62, client=855d0900, adapter=i2c0, addr=0x37
[  116.523781] sensor_write: reg=0x3f val=0x62 SUCCESS
[  116.523791] sensor_write: reg=0xfe val=0x01, client=855d0900, adapter=i2c0, addr=0x37
[  116.524106] sensor_write: reg=0xfe val=0x01 SUCCESS
[  116.524114] sensor_write: reg=0x9a val=0x06, client=855d0900, adapter=i2c0, addr=0x37
[  116.524428] sensor_write: reg=0x9a val=0x06 SUCCESS
[  116.524436] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.524750] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.524758] sensor_write: reg=0x7b val=0x2a, client=855d0900, adapter=i2c0, addr=0x37
[  116.525072] sensor_write: reg=0x7b val=0x2a SUCCESS
[  116.525080] sensor_write: reg=0x23 val=0x2d, client=855d0900, adapter=i2c0, addr=0x37
[  116.525398] sensor_write: reg=0x23 val=0x2d SUCCESS
[  116.525406] sensor_write: reg=0xfe val=0x03, client=855d0900, adapter=i2c0, addr=0x37
[  116.525720] sensor_write: reg=0xfe val=0x03 SUCCESS
[  116.525728] sensor_write: reg=0x01 val=0x27, client=855d0900, adapter=i2c0, addr=0x37
[  116.526042] sensor_write: reg=0x01 val=0x27 SUCCESS
[  116.526050] sensor_write: reg=0x02 val=0x56, client=855d0900, adapter=i2c0, addr=0x37
[  116.526363] sensor_write: reg=0x02 val=0x56 SUCCESS
[  116.526371] sensor_write: reg=0x03 val=0x8e, client=855d0900, adapter=i2c0, addr=0x37
[  116.526684] sensor_write: reg=0x03 val=0x8e SUCCESS
[  116.526692] sensor_write: reg=0x12 val=0x80, client=855d0900, adapter=i2c0, addr=0x37
[  116.527306] sensor_write: reg=0x12 val=0x80 SUCCESS
[  116.527315] sensor_write: reg=0x13 val=0x07, client=855d0900, adapter=i2c0, addr=0x37
[  116.527628] sensor_write: reg=0x13 val=0x07 SUCCESS
[  116.527637] sensor_write: reg=0x15 val=0x12, client=855d0900, adapter=i2c0, addr=0x37
[  116.532805] sensor_write: reg=0x15 val=0x12 SUCCESS
[  116.532822] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  116.533140] sensor_write: reg=0xfe val=0x00 SUCCESS
[  116.533148] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  116.533468] sensor_write: reg=0x3e val=0x91 SUCCESS
[  116.533474] sensor_write_array: Complete - wrote 137 registers, 0 errors
[  116.533481] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[  116.533488] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[  116.533495] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[  116.533502] *** SENSOR_INIT: gc2053 enable=1 ***
[  116.533508] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  116.533514] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  116.533521] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  116.533528] *** vic_core_ops_init: ENTRY - sd=8054e400, enable=1 ***
[  116.533534] *** vic_core_ops_init: vic_dev=8054e400, current state check ***
[  116.533540] *** vic_core_ops_init: current_state=2, enable=1 ***
[  116.533546] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  116.533552] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  116.533558] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  116.533564] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  116.533570] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  116.533577] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  116.533583] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  116.533588] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  116.533594] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  116.533600] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  116.533606] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  116.533612] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  116.533620] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  116.533626] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  116.533631] *** tx_vic_enable_irq: completed successfully ***
[  116.533637] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[  116.533645] csi_core_ops_init: sd=8054e000, csi_dev=8054e000, enable=1
[  116.533651] *** VIC device final state set to 2 (fully activated) ***
[  116.533656] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  116.533662] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  116.533668] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  116.533729] *** vic_core_ops_init: ENTRY - sd=8054e400, enable=1 ***
[  116.533736] *** vic_core_ops_init: vic_dev=8054e400, current state check ***
[  116.533742] *** vic_core_ops_init: current_state=2, enable=1 ***
[  116.533748] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  116.533754] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  116.533760] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  116.533766] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  116.533772] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  116.533778] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  116.533784] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  116.533790] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  116.533796] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  116.533802] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  116.533807] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  116.533814] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  116.533820] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  116.533826] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  116.533831] *** tx_vic_enable_irq: completed successfully ***
[  116.533837] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  116.533843] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  116.533849] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  116.533858] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[  116.533865] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[  116.533872] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  116.533878] isp_subdev_init_clks: Using platform data clock arrays: c06b7548
[  116.533885] isp_subdev_init_clks: Using platform data clock configs
[  116.533892] Platform data clock[0]: name=csi, rate=100000000
[  116.533903] Clock csi: set rate 100000000 Hz, result=-22
[  116.533909] Failed to set rate for clock csi, continuing anyway
[  116.562800] CPM clock gates configured
[  116.562814] isp_subdev_init_clks: Successfully initialized 2 clocks
[  116.562823] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[  116.562829] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  116.562838] csi_core_ops_init: sd=8054e000, csi_dev=8054e000, enable=1
[  116.562844] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.562853] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  116.562860] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  116.562866] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[  116.562872] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[  116.642789] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  116.642803] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  116.642812] *** vic_core_ops_init: ENTRY - sd=8054e400, enable=1 ***
[  116.642818] *** vic_core_ops_init: vic_dev=8054e400, current state check ***
[  116.642825] *** vic_core_ops_init: current_state=3, enable=1 ***
[  116.642830] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  116.642836] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  116.642845] *** SENSOR_INIT: gc2053 enable=1 ***
[  116.642852] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  116.642858] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  116.642864] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  116.642869] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  116.642876] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  116.642882] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  116.642889] csi_video_s_stream: sd=8054e000, enable=1
[  116.642895] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  116.642901] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  116.642908] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  116.642915] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8054e400, enable=1 ***
[  116.642932] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  116.642938] *** vic_core_s_stream: STREAM ON ***
[  116.642943] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  116.642949] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  116.642956] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  116.642964] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  116.642970] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  116.642977] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  116.642982] *** STREAMING: Configuring CPM registers for VIC access ***
[  116.672800] STREAMING: CPM clocks configured for VIC access
[  116.672815] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  116.672821] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  116.672828] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  116.672834] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  116.672840] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  116.672846] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  116.672853] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  116.672860] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  116.672866] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  116.672872] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  116.672878] *** VIC unlock: Commands written, checking VIC status register ***
[  116.672884] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  116.672890] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  116.672896] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  116.672902] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  116.672908] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  116.672913] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  116.672990] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  116.672998] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  116.673005] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  116.673012] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  116.673020] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  116.673026] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  116.673034] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  116.673040] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  116.673046] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  116.673052] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  116.673058] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  116.673064] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  116.673070] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  116.673075] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  116.673082] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[  116.673088] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  116.673094] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  116.673100] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  116.673106] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  116.673112] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  116.673118] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  116.673125] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[  116.673131] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  116.673140] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[  116.673146] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  116.673152] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  116.673160] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  116.673166] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  116.673172] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  116.673178] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  116.673183] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  116.673190] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  116.673196] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  116.673204] ispvic_frame_channel_qbuf: arg1=8054e400, arg2=  (null)
[  116.673210] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  116.673216] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  116.673222] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  116.673229] ispvic_frame_channel_s_stream: arg1=8054e400, arg2=1
[  116.673236] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8054e400
[  116.673242] ispvic_frame_channel_s_stream[2441]: streamon
[  116.673248] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  116.673255] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  116.673260] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  116.673266] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  116.673272] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  116.673279] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  116.673285] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  116.673292] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  116.673298] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  116.673304] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  116.673309] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  116.673316] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  116.673322] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  116.673330] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  116.673337] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  116.673345] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  116.673352] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  116.673360] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  116.673366] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  116.673372] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  116.673378] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  116.673385] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  116.673391] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  116.673397] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  116.673402] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  116.673409] ispvic_frame_channel_qbuf: arg1=8054e400, arg2=  (null)
[  116.673414] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  116.673426] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  116.673434] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  116.673498] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  116.673508] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  116.673515] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[  116.673524] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  116.673530] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  116.673536] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  116.673542] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  116.673549] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  116.674556] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  116.674562] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  116.674567] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  116.674674] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  116.674782] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  116.674788] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  116.674794] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  116.674800] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  116.674806] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  116.674812] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  116.674819] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  116.674825] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  116.674830] *** tx_vic_enable_irq: completed successfully ***
[  117.163462] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  117.163475] *** vic_core_s_stream: VIC state transition 3 â†’ 4 (STREAMING) ***
[  117.163481] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[  117.163488] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  117.163495] ispcore_slake_module: VIC device=8054e400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[  117.163504] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  117.163513] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  117.163520] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  117.163525] ispcore_slake_module: Using sensor attributes from connected sensor
[  117.163532] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=80530000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[  117.163541] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[  117.163550] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  117.163556] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  117.163563] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[  117.163569] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[  117.163576] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[  117.163581] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  117.163587] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  117.163593] tisp_event_init: Initializing ISP event system
[  117.163600] tisp_event_init: SAFE event system initialized with 20 nodes
[  117.163606] tisp_event_set_cb: Setting callback for event 4
[  117.163613] tisp_event_set_cb: Event 4 callback set to c06858d0
[  117.163618] tisp_event_set_cb: Setting callback for event 5
[  117.163625] tisp_event_set_cb: Event 5 callback set to c0685d98
[  117.163631] tisp_event_set_cb: Setting callback for event 7
[  117.163637] tisp_event_set_cb: Event 7 callback set to c0685964
[  117.163643] tisp_event_set_cb: Setting callback for event 9
[  117.163649] tisp_event_set_cb: Event 9 callback set to c06859ec
[  117.163655] tisp_event_set_cb: Setting callback for event 8
[  117.163661] tisp_event_set_cb: Event 8 callback set to c0685ab0
[  117.163668] *** system_irq_func_set: Registered handler c067e790 at index 13 ***
[  117.181513] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  117.181529] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  117.181537] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  117.181544] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  117.181551] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  117.181557] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  117.181565] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[  117.181573] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[  117.181580] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[  117.181587] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[  117.181595] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  117.181601] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  117.181608] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  117.181615] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  117.181622] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  117.181629] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  117.181635] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  117.181641] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  117.181648] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  117.181655] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  117.181661] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  117.181668] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  117.181674] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  117.181679] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  117.181686] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[  117.181693] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  117.181700] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  117.181707] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  117.181713] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  117.181721] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  117.181727] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  117.181735] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  117.181740] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  117.181747] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  117.181754] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  117.181761] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  117.181767] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  117.181774] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  117.181781] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  117.181787] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  117.181794] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  117.181801] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  117.181807] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  117.181813] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  117.181821] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[  117.181829] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  117.181835] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  117.181842] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  117.181847] *** tisp_init: ISP control register set to enable processing pipeline ***
[  117.181854] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  117.181860] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  117.181867] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  117.181873] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  117.181879] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  117.181885] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  117.181891] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  117.181898] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  117.181904] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  117.181910] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  117.181916] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  117.181924] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  117.181931] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  117.181937] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  117.181944] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  117.181951] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  117.181957] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  117.181963] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  117.181970] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  117.181977] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  117.181983] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  117.181989] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  117.181997] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  117.182003] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  117.182012] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  117.182019] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  117.182026] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  117.182033] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  117.182039] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  117.182046] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  117.182052] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  117.182057] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  117.182063] *** This should eliminate green frames by enabling proper color processing ***
[  117.182069] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  117.182076] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  117.182083] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  117.182089] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  117.182096] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  117.182103] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  117.182109] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  117.182116] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  117.182123] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  117.182129] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  117.182134] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  117.182139] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  117.182145] *** tisp_init: Standard tuning parameters loaded successfully ***
[  117.182150] *** tisp_init: Custom tuning parameters loaded successfully ***
[  117.182157] tisp_set_csc_version: Setting CSC version 0
[  117.182163] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  117.182170] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  117.182176] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  117.182182] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  117.182189] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  117.182195] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  117.182200] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  117.182207] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  117.182213] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  117.182219] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  117.182225] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  117.182232] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  117.182237] *** tisp_init: ISP processing pipeline fully enabled ***
[  117.182244] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  117.182251] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  117.182256] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  117.182263] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  117.182270] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  117.182275] tisp_init: ISP memory buffers configured
[  117.182280] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  117.182287] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  117.182297] tiziano_ae_params_refresh: Refreshing AE parameters
[  117.182307] tiziano_ae_params_refresh: AE parameters refreshed
[  117.182313] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  117.182319] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  117.182325] tiziano_ae_para_addr: Setting up AE parameter addresses
[  117.182330] tiziano_ae_para_addr: AE parameter addresses configured
[  117.182337] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  117.182343] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  117.182351] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  117.182357] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  117.182364] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  117.182371] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  117.182378] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  117.182385] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b883814 (Binary Ninja EXACT) ***
[  117.182392] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  117.182399] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  117.182405] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  117.182413] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  117.182419] tiziano_ae_set_hardware_param: Parameters written to AE0
[  117.182425] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  117.182431] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  117.182438] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  117.182445] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  117.182451] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  117.182458] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  117.182465] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  117.182471] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  117.182478] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  117.182484] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  117.182491] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  117.182497] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  117.182503] tiziano_ae_set_hardware_param: Parameters written to AE1
[  117.182509] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  117.182517] *** system_irq_func_set: Registered handler c0686aa8 at index 10 ***
[  117.201741] *** system_irq_func_set: Registered handler c0686b9c at index 27 ***
[  117.221952] *** system_irq_func_set: Registered handler c0686aa8 at index 26 ***
[  117.232059] *** system_irq_func_set: Registered handler c0686c84 at index 29 ***
[  117.252271] *** system_irq_func_set: Registered handler c0686c10 at index 28 ***
[  117.262377] *** system_irq_func_set: Registered handler c0686cf8 at index 30 ***
[  117.278084] *** system_irq_func_set: Registered handler c0686d4c at index 20 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  116.673152] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  116.673160] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  116.673166] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  116.673172] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  116.673178] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  116.673183] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  116.673190] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  116.673196] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  116.673204] ispvic_frame_channel_qbuf: arg1=8054e400, arg2=  (null)
[  116.673210] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  116.673216] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  116.673222] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  116.673229] ispvic_frame_channel_s_stream: arg1=8054e400, arg2=1
[  116.673236] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8054e400
[  116.673242] ispvic_frame_channel_s_stream[2441]: streamon
[  116.673248] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  116.673255] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  116.673260] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  116.673266] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  116.673272] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  116.673279] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  116.673285] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  116.673292] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  116.673298] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  116.673304] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  116.673309] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  116.673316] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  116.673322] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  116.673330] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  116.673337] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  116.673345] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  116.673352] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  116.673360] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  116.673366] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  116.673372] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  116.673378] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  116.673385] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  116.673391] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  116.673397] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  116.673402] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  116.673409] ispvic_frame_channel_qbuf: arg1=8054e400, arg2=  (null)
[  116.673414] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  116.673426] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  116.673434] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  116.673498] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  116.673508] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  116.673515] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[  116.673524] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  116.673530] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  116.673536] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  116.673542] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  116.673549] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  116.674556] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  116.674562] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  116.674567] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  116.674674] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  116.674782] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  116.674788] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  116.674794] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  116.674800] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  116.674806] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  116.674812] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  116.674819] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  116.674825] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  116.674830] *** tx_vic_enable_irq: completed successfully ***
[  117.163462] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  117.163475] *** vic_core_s_stream: VIC state transition 3 â†’ 4 (STREAMING) ***
[  117.163481] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[  117.163488] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  117.163495] ispcore_slake_module: VIC device=8054e400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[  117.163504] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  117.163513] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  117.163520] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  117.163525] ispcore_slake_module: Using sensor attributes from connected sensor
[  117.163532] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=80530000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[  117.163541] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[  117.163550] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  117.163556] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  117.163563] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[  117.163569] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[  117.163576] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[  117.163581] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  117.163587] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  117.163593] tisp_event_init: Initializing ISP event system
[  117.163600] tisp_event_init: SAFE event system initialized with 20 nodes
[  117.163606] tisp_event_set_cb: Setting callback for event 4
[  117.163613] tisp_event_set_cb: Event 4 callback set to c06858d0
[  117.163618] tisp_event_set_cb: Setting callback for event 5
[  117.163625] tisp_event_set_cb: Event 5 callback set to c0685d98
[  117.163631] tisp_event_set_cb: Setting callback for event 7
[  117.163637] tisp_event_set_cb: Event 7 callback set to c0685964
[  117.163643] tisp_event_set_cb: Setting callback for event 9
[  117.163649] tisp_event_set_cb: Event 9 callback set to c06859ec
[  117.163655] tisp_event_set_cb: Setting callback for event 8
[  117.163661] tisp_event_set_cb: Event 8 callback set to c0685ab0
[  117.163668] *** system_irq_func_set: Registered handler c067e790 at index 13 ***
[  117.181513] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  117.181529] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  117.181537] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  117.181544] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  117.181551] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  117.181557] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  117.181565] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[  117.181573] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[  117.181580] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[  117.181587] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[  117.181595] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  117.181601] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  117.181608] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  117.181615] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  117.181622] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  117.181629] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  117.181635] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  117.181641] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  117.181648] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  117.181655] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  117.181661] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  117.181668] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  117.181674] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  117.181679] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  117.181686] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[  117.181693] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  117.181700] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  117.181707] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  117.181713] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  117.181721] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  117.181727] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  117.181735] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  117.181740] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  117.181747] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  117.181754] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  117.181761] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  117.181767] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  117.181774] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  117.181781] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  117.181787] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  117.181794] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  117.181801] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  117.181807] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  117.181813] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  117.181821] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[  117.181829] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  117.181835] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  117.181842] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  117.181847] *** tisp_init: ISP control register set to enable processing pipeline ***
[  117.181854] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  117.181860] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  117.181867] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  117.181873] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  117.181879] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  117.181885] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  117.181891] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  117.181898] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  117.181904] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  117.181910] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  117.181916] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  117.181924] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  117.181931] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  117.181937] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  117.181944] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  117.181951] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  117.181957] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  117.181963] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  117.181970] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  117.181977] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  117.181983] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  117.181989] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  117.181997] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  117.182003] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  117.182012] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  117.182019] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  117.182026] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  117.182033] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  117.182039] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  117.182046] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  117.182052] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  117.182057] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  117.182063] *** This should eliminate green frames by enabling proper color processing ***
[  117.182069] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  117.182076] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  117.182083] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  117.182089] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  117.182096] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  117.182103] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  117.182109] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  117.182116] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  117.182123] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  117.182129] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  117.182134] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  117.182139] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  117.182145] *** tisp_init: Standard tuning parameters loaded successfully ***
[  117.182150] *** tisp_init: Custom tuning parameters loaded successfully ***
[  117.182157] tisp_set_csc_version: Setting CSC version 0
[  117.182163] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  117.182170] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  117.182176] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  117.182182] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  117.182189] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  117.182195] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  117.182200] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  117.182207] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  117.182213] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  117.182219] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  117.182225] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  117.182232] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  117.182237] *** tisp_init: ISP processing pipeline fully enabled ***
[  117.182244] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  117.182251] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  117.182256] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  117.182263] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  117.182270] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  117.182275] tisp_init: ISP memory buffers configured
[  117.182280] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  117.182287] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  117.182297] tiziano_ae_params_refresh: Refreshing AE parameters
[  117.182307] tiziano_ae_params_refresh: AE parameters refreshed
[  117.182313] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  117.182319] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  117.182325] tiziano_ae_para_addr: Setting up AE parameter addresses
[  117.182330] tiziano_ae_para_addr: AE parameter addresses configured
[  117.182337] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  117.182343] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  117.182351] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  117.182357] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  117.182364] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  117.182371] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  117.182378] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  117.182385] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b883814 (Binary Ninja EXACT) ***
[  117.182392] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  117.182399] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  117.182405] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  117.182413] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  117.182419] tiziano_ae_set_hardware_param: Parameters written to AE0
[  117.182425] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  117.182431] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  117.182438] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  117.182445] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  117.182451] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  117.182458] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  117.182465] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  117.182471] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  117.182478] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  117.182484] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  117.182491] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  117.182497] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  117.182503] tiziano_ae_set_hardware_param: Parameters written to AE1
[  117.182509] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  117.182517] *** system_irq_func_set: Registered handler c0686aa8 at index 10 ***
[  117.201741] *** system_irq_func_set: Registered handler c0686b9c at index 27 ***
[  117.221952] *** system_irq_func_set: Registered handler c0686aa8 at index 26 ***
[  117.232059] *** system_irq_func_set: Registered handler c0686c84 at index 29 ***
[  117.252271] *** system_irq_func_set: Registered handler c0686c10 at index 28 ***
[  117.262377] *** system_irq_func_set: Registered handler c0686cf8 at index 30 ***
[  117.278084] *** system_irq_func_set: Registered handler c0686d4c at index 20 ***
[  117.299964] *** system_irq_func_set: Registered handler c0686da0 at index 18 ***
[  117.317781] *** system_irq_func_set: Registered handler c0686df4 at index 31 ***
[  117.332039] *** system_irq_func_set: Registered handler c0686e48 at index 11 ***
[  117.349888] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  117.349911] tiziano_deflicker_expt: Generated 119 LUT entries
[  117.349917] tisp_event_set_cb: Setting callback for event 1
[  117.349925] tisp_event_set_cb: Event 1 callback set to c06866a8
[  117.349931] tisp_event_set_cb: Setting callback for event 6
[  117.349937] tisp_event_set_cb: Event 6 callback set to c0685c08
[  117.349943] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  117.349949] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  117.349956] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  117.349964] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  117.349971] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  117.349976] tiziano_awb_init: AWB hardware blocks enabled
[  117.349981] tiziano_gamma_init: Initializing Gamma processing
[  117.349987] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  117.350012] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  117.350017] tiziano_gib_init: Initializing GIB processing
[  117.350023] tiziano_lsc_init: Initializing LSC processing
[  117.350028] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  117.350035] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  117.350042] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  117.350049] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  117.350054] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  117.350091] tiziano_ccm_init: Initializing Color Correction Matrix
[  117.350096] tiziano_ccm_init: Using linear CCM parameters
[  117.350102] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  117.350109] jz_isp_ccm: EV=64, CT=9984
[  117.350115] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  117.350121] cm_control: saturation=128
[  117.350126] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  117.350132] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  117.350137] tiziano_ccm_init: CCM initialized successfully
[  117.350142] tiziano_dmsc_init: Initializing DMSC processing
[  117.350147] tiziano_sharpen_init: Initializing Sharpening
[  117.350153] tiziano_sharpen_init: Using linear sharpening parameters
[  117.350159] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  117.350165] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  117.350171] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  117.350185] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  117.350192] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  117.350197] tiziano_sharpen_init: Sharpening initialized successfully
[  117.350203] tiziano_sdns_init: Initializing SDNS processing
[  117.350211] tiziano_sdns_init: Using linear SDNS parameters
[  117.350217] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  117.350237] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  117.350243] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  117.350259] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  117.350266] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  117.350272] tiziano_sdns_init: SDNS processing initialized successfully
[  117.350278] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  117.350283] tiziano_mdns_init: Using linear MDNS parameters
[  117.350291] tiziano_mdns_init: MDNS processing initialized successfully
[  117.350296] tiziano_clm_init: Initializing CLM processing
[  117.350301] tiziano_dpc_init: Initializing DPC processing
[  117.350307] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  117.350313] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  117.350319] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  117.350325] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  117.350334] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  117.350341] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  117.350346] tiziano_hldc_init: Initializing HLDC processing
[  117.350353] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  117.350359] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  117.350366] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  117.350373] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  117.350380] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  117.350387] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  117.350394] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  117.350401] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  117.350407] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  117.350415] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  117.350421] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  117.350429] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  117.350435] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  117.350441] tiziano_adr_params_refresh: Refreshing ADR parameters
[  117.350447] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  117.350452] tiziano_adr_params_init: Initializing ADR parameter arrays
[  117.350459] tisp_adr_set_params: Writing ADR parameters to registers
[  117.350474] tisp_adr_set_params: ADR parameters written to hardware
[  117.350480] tisp_event_set_cb: Setting callback for event 18
[  117.350487] tisp_event_set_cb: Event 18 callback set to c0686da0
[  117.350492] tisp_event_set_cb: Setting callback for event 2
[  117.350499] tisp_event_set_cb: Event 2 callback set to c06858a4
[  117.350504] tiziano_adr_init: ADR processing initialized successfully
[  117.350511] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  117.350515] tiziano_bcsh_init: Initializing BCSH processing
[  117.350521] tiziano_ydns_init: Initializing YDNS processing
[  117.350526] tiziano_rdns_init: Initializing RDNS processing
[  117.350531] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  117.350545] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1180000 (Binary Ninja EXACT) ***
[  117.350553] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1181000 (Binary Ninja EXACT) ***
[  117.350559] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1182000 (Binary Ninja EXACT) ***
[  117.350567] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1183000 (Binary Ninja EXACT) ***
[  117.350573] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1184000 (Binary Ninja EXACT) ***
[  117.350581] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1184800 (Binary Ninja EXACT) ***
[  117.350587] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1185000 (Binary Ninja EXACT) ***
[  117.350595] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1185800 (Binary Ninja EXACT) ***
[  117.350601] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  117.350607] *** tisp_init: AE0 buffer allocated at 0x01180000 ***
[  117.350614] *** CRITICAL FIX: data_b2f3c initialized to 0x81180000 (prevents stack corruption) ***
[  117.350623] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1188000 (Binary Ninja EXACT) ***
[  117.350629] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1189000 (Binary Ninja EXACT) ***
[  117.350637] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x118a000 (Binary Ninja EXACT) ***
[  117.350643] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x118b000 (Binary Ninja EXACT) ***
[  117.350651] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x118c000 (Binary Ninja EXACT) ***
[  117.350657] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x118c800 (Binary Ninja EXACT) ***
[  117.350665] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x118d000 (Binary Ninja EXACT) ***
[  117.350671] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x118d800 (Binary Ninja EXACT) ***
[  117.350678] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  117.350685] *** tisp_init: AE1 buffer allocated at 0x01188000 ***
[  117.350689] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  117.350696] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  117.350702] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  117.350709] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  117.350714] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  117.350721] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  117.350729] tiziano_ae_params_refresh: Refreshing AE parameters
[  117.350740] tiziano_ae_params_refresh: AE parameters refreshed
[  117.350746] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  117.350752] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  117.350758] tiziano_ae_para_addr: Setting up AE parameter addresses
[  117.350763] tiziano_ae_para_addr: AE parameter addresses configured
[  117.350769] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  117.350777] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  117.350783] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  117.350791] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  117.350797] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  117.350804] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  117.350811] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  117.350819] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b883814 (Binary Ninja EXACT) ***
[  117.350825] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  117.350832] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  117.350839] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  117.350846] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  117.350852] tiziano_ae_set_hardware_param: Parameters written to AE0
[  117.350858] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  117.350865] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  117.350871] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  117.350878] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  117.350885] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  117.350891] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  117.350898] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  117.350905] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  117.350911] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  117.350917] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  117.350924] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  117.350931] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  117.350937] tiziano_ae_set_hardware_param: Parameters written to AE1
[  117.350943] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  117.350950] *** system_irq_func_set: Registered handler c0686aa8 at index 10 ***
[  117.370104] *** system_irq_func_set: Registered handler c0686b9c at index 27 ***
[  117.382459] *** system_irq_func_set: Registered handler c0686aa8 at index 26 ***
[  117.399772] *** system_irq_func_set: Registered handler c0686c84 at index 29 ***
[  117.417611] *** system_irq_func_set: Registered handler c0686c10 at index 28 ***
[  117.431987] *** system_irq_func_set: Registered handler c0686cf8 at index 30 ***
[  117.448289] *** system_irq_func_set: Registered handler c0686d4c at index 20 ***
[  117.466124] *** system_irq_func_set: Registered handler c0686da0 at index 18 ***
[  117.481642] *** system_irq_func_set: Registered handler c0686df4 at index 31 ***
[  117.499496] *** system_irq_func_set: Registered handler c0686e48 at index 11 ***
[  117.519709] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  117.519732] tiziano_deflicker_expt: Generated 119 LUT entries
[  117.519738] tisp_event_set_cb: Setting callback for event 1
[  117.519746] tisp_event_set_cb: Event 1 callback set to c06866a8
[  117.519752] tisp_event_set_cb: Setting callback for event 6
[  117.519758] tisp_event_set_cb: Event 6 callback set to c0685c08
[  117.519764] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  117.519770] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  117.519777] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  117.519785] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  117.519792] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  117.519797] tiziano_awb_init: AWB hardware blocks enabled
[  117.519802] tiziano_gamma_init: Initializing Gamma processing
[  117.519808] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  117.519833] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  117.519839] tiziano_gib_init: Initializing GIB processing
[  117.519844] tiziano_lsc_init: Initializing LSC processing
[  117.519849] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  117.519856] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  117.519863] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  117.519870] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  117.519875] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  117.519912] tiziano_ccm_init: Initializing Color Correction Matrix
[  117.519917] tiziano_ccm_init: Using linear CCM parameters
[  117.519922] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  117.519929] jz_isp_ccm: EV=64, CT=9984
[  117.519936] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  117.519941] cm_control: saturation=128
[  117.519946] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  117.519952] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  117.519958] tiziano_ccm_init: CCM initialized successfully
[  117.519963] tiziano_dmsc_init: Initializing DMSC processing
[  117.519968] tiziano_sharpen_init: Initializing Sharpening
[  117.519974] tiziano_sharpen_init: Using linear sharpening parameters
[  117.519979] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  117.519986] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  117.519992] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  117.520006] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  117.520012] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  117.520018] tiziano_sharpen_init: Sharpening initialized successfully
[  117.520024] tiziano_sdns_init: Initializing SDNS processing
[  117.520032] tiziano_sdns_init: Using linear SDNS parameters
[  117.520037] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  117.520044] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  117.520050] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  117.520066] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  117.520073] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  117.520078] tiziano_sdns_init: SDNS processing initialized successfully
[  117.520085] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  117.520090] tiziano_mdns_init: Using linear MDNS parameters
[  117.520098] tiziano_mdns_init: MDNS processing initialized successfully
[  117.520103] tiziano_clm_init: Initializing CLM processing
[  117.520108] tiziano_dpc_init: Initializing DPC processing
[  117.520114] tiziano_dpc_params_refresh: Refreshing DPC parameters
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[  117.520120] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  117.520126] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  117.520132] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  117.520141] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  117.520148] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  117.520153] tiziano_hldc_init: Initializing HLDC processing
[  117.520160] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  117.520166] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  117.520173] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  117.520180] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  117.520187] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  117.520194] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  117.520200] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  117.520208] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  117.520214] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  117.520222] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  117.520228] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  117.520235] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  117.520242] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  117.520248] tiziano_adr_params_refresh: Refreshing ADR parameters
[  117.520254] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  117.520259] tiziano_adr_params_init: Initializing ADR parameter arrays
[  117.520266] tisp_adr_set_params: Writing ADR parameters to registers
[  117.520281] tisp_adr_set_params: ADR parameters written to hardware
[  117.520286] tisp_event_set_cb: Setting callback for event 18
[  117.520293] tisp_event_set_cb: Event 18 callback set to c0686da0
[  117.520299] tisp_event_set_cb: Setting callback for event 2
[  117.520305] tisp_event_set_cb: Event 2 callback set to c06858a4
[  117.520310] tiziano_adr_init: ADR processing initialized successfully
[  117.520317] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  117.520322] tiziano_bcsh_init: Initializing BCSH processing
[  117.520328] tiziano_ydns_init: Initializing YDNS processing
[  117.520332] tiziano_rdns_init: Initializing RDNS processing
[  117.520338] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  117.520343] tisp_event_init: Initializing ISP event system
[  117.520350] tisp_event_init: SAFE event system initialized with 20 nodes
[  117.520356] tisp_event_set_cb: Setting callback for event 4
[  117.520362] tisp_event_set_cb: Event 4 callback set to c06858d0
[  117.520368] tisp_event_set_cb: Setting callback for event 5
[  117.520375] tisp_event_set_cb: Event 5 callback set to c0685d98
[  117.520380] tisp_event_set_cb: Setting callback for event 7
[  117.520387] tisp_event_set_cb: Event 7 callback set to c0685964
[  117.520392] tisp_event_set_cb: Setting callback for event 9
[  117.520399] tisp_event_set_cb: Event 9 callback set to c06859ec
[  117.520404] tisp_event_set_cb: Setting callback for event 8
[  117.520411] tisp_event_set_cb: Event 8 callback set to c0685ab0
[  117.520416] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  117.520422] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  117.520428] tisp_param_operate_init: Initializing parameter operations
[  117.520436] tisp_netlink_init: Initializing netlink communication
[  117.520441] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  117.520472] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  117.520482] tisp_netlink_init: Netlink socket created successfully
[  117.520488] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  117.520494] tisp_code_create_tuning_node: Device already created, skipping
[  117.520500] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  117.520506] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  117.520513] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[  117.520519] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[  117.520528] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[  117.520536] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[  117.520544] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[  117.520552] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[  117.520559] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[  117.520566] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80530000, isp_dev->subdevs=80533274 ***
[  117.520580] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  117.520587] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[  117.520592] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[  117.520598] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  117.520605] csi_video_s_stream: sd=8054e000, enable=0
[  117.520612] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  117.520617] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[  117.520625] csi_core_ops_init: sd=8054e000, csi_dev=8054e000, enable=0
[  117.520632] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[  117.520639] tx_isp_csi_slake_subdev: Disabled clock 0
[  117.520645] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  117.520650] ispcore_slake_module: CSI slake success
[  117.520655] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  117.520662] *** tx_isp_vic_slake_subdev: ENTRY - sd=8054e400 ***
[  117.520669] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8054e400, current state=1 ***
[  117.520676] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  117.520680] ispcore_slake_module: VIC slake success
[  117.520686] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  117.520691] ispcore_slake_module: Managing ISP clocks
[  117.520696] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  117.520704] ispcore_slake_module: Complete, result=0<6>[  117.520710] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[  117.520716] *** vic_core_s_stream: VIC initialized, final state=1 ***
[  117.520722] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  117.520729] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[  117.520737] gc2053: s_stream called with enable=1
[  117.520744] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  117.520750] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  117.520757] gc2053: About to write streaming registers for interface 1
[  117.520763] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  117.520772] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  117.521096] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.521104] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.521112] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  117.521435] sensor_write: reg=0x3e val=0x91 SUCCESS
[  117.521444] sensor_write_array: reg[2] 0x3e=0x91 OK
[  117.521450] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.521457] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  117.521463] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  117.521470] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  117.521476] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[  117.521482] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  117.521488] gc2053: s_stream called with enable=1
[  117.521495] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  117.521501] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  117.521508] gc2053: About to write streaming registers for interface 1
[  117.521514] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  117.521522] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  117.521834] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.521841] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.521850] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  117.522163] sensor_write: reg=0x3e val=0x91 SUCCESS
[  117.522170] sensor_write_array: reg[2] 0x3e=0x91 OK
[  117.522176] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.522183] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  117.522189] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  117.522195] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  117.522201] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  117.522208] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[  117.532920] csi_core_ops_init: sd=8054e000, csi_dev=8054e000, enable=1
[  117.532932] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  117.596628] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  117.596678] ISP IOCTL: cmd=0x800456d0 arg=0x7fa6ae80
[  117.596686] TX_ISP_VIDEO_LINK_SETUP: config=0
[  117.596692] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  117.596699] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  117.596706] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  117.596712] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  117.596720] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  117.596726] VIC activated: state 1 -> 2 (READY)
[  117.596732] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[  117.596738] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[  117.596744] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[  117.596750] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[  117.596756] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  117.596763] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  117.596769] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  117.596776] csi_video_s_stream: sd=8054e000, enable=1
[  117.596783] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  117.596791] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8054e400, enable=1 ***
[  117.596797] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  117.596803] *** vic_core_s_stream: STREAM ON ***
[  117.596808] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  117.596814] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  117.596821] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  117.596830] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  117.596837] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  117.596843] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  117.596849] *** STREAMING: Configuring CPM registers for VIC access ***
[  117.622851] STREAMING: CPM clocks configured for VIC access
[  117.622868] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  117.622874] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  117.622881] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  117.622887] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  117.622893] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  117.622899] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  117.622906] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  117.622913] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  117.622920] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  117.622926] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  117.622932] *** VIC unlock: Commands written, checking VIC status register ***
[  117.622938] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  117.622944] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  117.622950] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  117.622956] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  117.622961] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  117.622967] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  117.623051] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  117.623060] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  117.623066] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  117.623074] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  117.623080] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  117.623088] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  117.623094] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  117.623100] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  117.623106] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  117.623112] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  117.623118] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  117.623124] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  117.623130] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  117.623137] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[  117.623143] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  117.623148] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  117.623155] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  117.623161] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  117.623167] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  117.623173] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  117.623180] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[  117.623186] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  117.623194] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[  117.623201] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  117.623207] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  117.623214] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  117.623220] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  117.623226] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  117.623232] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  117.623238] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  117.623244] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  117.623250] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  117.623258] ispvic_frame_channel_qbuf: arg1=8054e400, arg2=  (null)
[  117.623265] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  117.623271] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  117.623278] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  117.623284] ispvic_frame_channel_s_stream: arg1=8054e400, arg2=1
[  117.623290] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8054e400
[  117.623297] ispvic_frame_channel_s_stream[2441]: streamon
[  117.623304] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  117.623310] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  117.623316] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  117.623322] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  117.623327] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  117.623334] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  117.623340] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  117.623348] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  117.623354] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  117.623360] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  117.623365] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  117.623371] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  117.623378] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  117.623385] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  117.623393] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  117.623401] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  117.623408] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  117.623416] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  117.623422] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  117.623428] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  117.623434] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  117.623441] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  117.623448] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  117.623454] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  117.623459] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  117.623466] ispvic_frame_channel_qbuf: arg1=8054e400, arg2=  (null)
[  117.623471] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  117.623482] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  117.623490] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  117.623554] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  117.623565] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  117.623571] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[  117.623580] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  117.623586] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  117.623592] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  117.623598] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[  117.623605] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  117.624612] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  117.624618] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  117.624623] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  117.624730] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  117.624838] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  117.624845] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  117.624851] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  117.624856] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  117.624862] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  117.624868] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  117.624876] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  117.624882] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  117.624888] *** tx_vic_enable_irq: completed successfully ***
[  118.077336] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  118.077351] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â†’ 3 transition ***
[  118.077358] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  118.077368] gc2053: s_stream called with enable=1
[  118.077376] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  118.077382] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  118.077388] gc2053: About to write streaming registers for interface 1
[  118.077394] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  118.077405] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.077725] sensor_write: reg=0xfe val=0x00 SUCCESS
[  118.077732] sensor_write_array: reg[1] 0xfe=0x00 OK
[  118.077741] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  118.078060] sensor_write: reg=0x3e val=0x91 SUCCESS
[  118.078068] sensor_write_array: reg[2] 0x3e=0x91 OK
[  118.078074] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  118.078080] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  118.078087] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  118.078093] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  118.078099] gc2053: s_stream called with enable=1
[  118.078106] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  118.078112] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  118.078118] gc2053: About to write streaming registers for interface 1
[  118.078124] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  118.078133] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.078444] sensor_write: reg=0xfe val=0x00 SUCCESS
[  118.078452] sensor_write_array: reg[1] 0xfe=0x00 OK
[  118.078460] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  118.078774] sensor_write: reg=0x3e val=0x91 SUCCESS
[  118.078780] sensor_write_array: reg[2] 0x3e=0x91 OK
[  118.078787] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  118.078793] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  118.078799] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  118.078805] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
root@ing-wyze-cam3-a000 ~# dmesg [INFO:WS.cpp]: Server started on port 8089
set jpeg streamMngCtx suceess

[  117.520557] ispcore_slake_module: Calling VIC control function (0x4000001, 0)
[  117.520559] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[  117.520566] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80530000, isp_dev->subdevs=80533274 ***
[  117.520580] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  117.520587] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[  117.520592] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[  117.520598] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  117.520605] csi_video_s_stream: sd=8054e000, enable=0
[  117.520612] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  117.520617] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[  117.520625] csi_core_ops_init: sd=8054e000, csi_dev=8054e000, enable=0
[  117.520632] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[  117.520639] tx_isp_csi_slake_subdev: Disabled clock 0
[  117.520645] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  117.520650] ispcore_slake_module: CSI slake success
[  117.520655] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  117.520662] *** tx_isp_vic_slake_subdev: ENTRY - sd=8054e400 ***
[  117.520669] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8054e400, current state=1 ***
[  117.520676] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  117.520680] ispcore_slake_module: VIC slake success
[  117.520686] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  117.520691] ispcore_slake_module: Managing ISP clocks
[  117.520696] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  117.520704] ispcore_slake_module: Complete, result=0<6>[  117.520710] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[  117.520716] *** vic_core_s_stream: VIC initialized, final state=1 ***
[  117.520722] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  117.520729] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[  117.520737] gc2053: s_stream called with enable=1
[  117.520744] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  117.520750] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  117.520757] gc2053: About to write streaming registers for interface 1
[  117.520763] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  117.520772] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  117.521096] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.521104] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.521112] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  117.521435] sensor_write: reg=0x3e val=0x91 SUCCESS
[  117.521444] sensor_write_array: reg[2] 0x3e=0x91 OK
[  117.521450] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.521457] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  117.521463] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  117.521470] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  117.521476] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[  117.521482] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  117.521488] gc2053: s_stream called with enable=1
[  117.521495] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  117.521501] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  117.521508] gc2053: About to write streaming registers for interface 1
[  117.521514] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  117.521522] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  117.521834] sensor_write: reg=0xfe val=0x00 SUCCESS
[  117.521841] sensor_write_array: reg[1] 0xfe=0x00 OK
[  117.521850] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  117.522163] sensor_write: reg=0x3e val=0x91 SUCCESS
[  117.522170] sensor_write_array: reg[2] 0x3e=0x91 OK
[  117.522176] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  117.522183] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  117.522189] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  117.522195] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  117.522201] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  117.522208] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[  117.532920] csi_core_ops_init: sd=8054e000, csi_dev=8054e000, enable=1
[  117.532932] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  117.596628] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  117.596678] ISP IOCTL: cmd=0x800456d0 arg=0x7fa6ae80
[  117.596686] TX_ISP_VIDEO_LINK_SETUP: config=0
[  117.596692] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  117.596699] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  117.596706] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  117.596712] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  117.596720] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  117.596726] VIC activated: state 1 -> 2 (READY)
[  117.596732] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[  117.596738] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[  117.596744] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[  117.596750] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[  117.596756] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  117.596763] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  117.596769] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  117.596776] csi_video_s_stream: sd=8054e000, enable=1
[  117.596783] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  117.596791] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8054e400, enable=1 ***
[  117.596797] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  117.596803] *** vic_core_s_stream: STREAM ON ***
[  117.596808] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  117.596814] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  117.596821] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  117.596830] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  117.596837] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  117.596843] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  117.596849] *** STREAMING: Configuring CPM registers for VIC access ***
[  117.622851] STREAMING: CPM clocks configured for VIC access
[  117.622868] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  117.622874] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  117.622881] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  117.622887] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  117.622893] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  117.622899] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  117.622906] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  117.622913] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  117.622920] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  117.622926] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  117.622932] *** VIC unlock: Commands written, checking VIC status register ***
[  117.622938] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  117.622944] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  117.622950] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  117.622956] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  117.622961] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  117.622967] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  117.623051] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  117.623060] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  117.623066] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  117.623074] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  117.623080] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  117.623088] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  117.623094] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  117.623100] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  117.623106] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  117.623112] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  117.623118] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  117.623124] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  117.623130] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  117.623137] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[  117.623143] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  117.623148] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  117.623155] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  117.623161] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  117.623167] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  117.623173] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  117.623180] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[  117.623186] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  117.623194] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[  117.623201] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  117.623207] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  117.623214] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  117.623220] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  117.623226] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  117.623232] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  117.623238] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  117.623244] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  117.623250] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  117.623258] ispvic_frame_channel_qbuf: arg1=8054e400, arg2=  (null)
[  117.623265] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  117.623271] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  117.623278] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  117.623284] ispvic_frame_channel_s_stream: arg1=8054e400, arg2=1
[  117.623290] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8054e400
[  117.623297] ispvic_frame_channel_s_stream[2441]: streamon
[  117.623304] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  117.623310] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  117.623316] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  117.623322] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  117.623327] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  117.623334] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  117.623340] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  117.623348] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  117.623354] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  117.623360] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  117.623365] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  117.623371] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  117.623378] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  117.623385] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  117.623393] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  117.623401] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  117.623408] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  117.623416] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  117.623422] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  117.623428] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  117.623434] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  117.623441] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  117.623448] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  117.623454] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  117.623459] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  117.623466] ispvic_frame_channel_qbuf: arg1=8054e400, arg2=  (null)
[  117.623471] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  117.623482] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  117.623490] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  117.623554] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  117.623565] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  117.623571] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[  117.623580] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  117.623586] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  117.623592] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  117.623598] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[  117.623605] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  117.624612] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  117.624618] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  117.624623] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  117.624730] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  117.624838] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  117.624845] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  117.624851] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  117.624856] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  117.624862] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  117.624868] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  117.624876] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  117.624882] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  117.624888] *** tx_vic_enable_irq: completed successfully ***
[  118.077336] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  118.077351] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â†’ 3 transition ***
[  118.077358] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  118.077368] gc2053: s_stream called with enable=1
[  118.077376] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  118.077382] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  118.077388] gc2053: About to write streaming registers for interface 1
[  118.077394] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  118.077405] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.077725] sensor_write: reg=0xfe val=0x00 SUCCESS
[  118.077732] sensor_write_array: reg[1] 0xfe=0x00 OK
[  118.077741] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  118.078060] sensor_write: reg=0x3e val=0x91 SUCCESS
[  118.078068] sensor_write_array: reg[2] 0x3e=0x91 OK
[  118.078074] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  118.078080] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  118.078087] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  118.078093] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  118.078099] gc2053: s_stream called with enable=1
[  118.078106] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  118.078112] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  118.078118] gc2053: About to write streaming registers for interface 1
[  118.078124] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  118.078133] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.078444] sensor_write: reg=0xfe val=0x00 SUCCESS
[  118.078452] sensor_write_array: reg[1] 0xfe=0x00 OK
[  118.078460] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  118.078774] sensor_write: reg=0x3e val=0x91 SUCCESS
[  118.078780] sensor_write_array: reg[2] 0x3e=0x91 OK
[  118.078787] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  118.078793] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  118.078799] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  118.078805] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  118.231234] ISP M0 device open called from pid 2545
[  118.231269] *** REFERENCE DRIVER IMPLEMENTATION ***
[  118.231277] ISP M0 tuning buffer allocated: 80598000 (size=0x500c, aligned)
[  118.231283] tisp_par_ioctl global variable set: 80598000
[  118.231337] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  118.231345] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  118.231351] isp_core_tuning_init: Initializing tuning data structure
[  118.231370] isp_core_tuning_init: Tuning data structure initialized at 805a0000
[  118.231376] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  118.231382] *** SAFE: mode_flag properly initialized using struct member access ***
[  118.231389] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a0000
[  118.231394] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  118.231400] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  118.231407] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.231414] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  118.231420] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  118.231426] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  118.231431] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  118.231455] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  118.231462] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  118.231468] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  118.231476] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  118.231483] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  118.231489] CRITICAL: Cannot access saturation field at 805a0024 - PREVENTING BadVA CRASH
[  118.231849] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.231861] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  118.231869] Set control: cmd=0x980901 value=128
[  118.231935] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.231943] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  118.231949] Set control: cmd=0x98091b value=128
[  118.232010] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.232018] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  118.232025] Set control: cmd=0x980902 value=128
[  118.232031] tisp_bcsh_saturation: saturation=128
[  118.232037] tiziano_bcsh_update: Updating BCSH parameters
[  118.232044]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  118.232049] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  118.232109] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.232117] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  118.232124] Set control: cmd=0x980900 value=128
[  118.232201] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.232209] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  118.232215] Set control: cmd=0x980901 value=128
[  118.232273] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.232282] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  118.232288] Set control: cmd=0x98091b value=128
[  118.232347] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.232355] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  118.232361] Set control: cmd=0x980902 value=128
[  118.232367] tisp_bcsh_saturation: saturation=128
[  118.232373] tiziano_bcsh_update: Updating BCSH parameters
[  118.232380]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  118.232385] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  118.232445] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.232453] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  118.232459] Set control: cmd=0x980900 value=128
[  118.232531] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.232539] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.232545] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.232615] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.232622] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.232628] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.234009] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.234023] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  118.234029] Set control: cmd=0x980914 value=0
[  118.234207] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.234217] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  118.234224] Set control: cmd=0x980915 value=0
[  118.234343] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.234353] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.234359] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.234505] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  118.234517] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  118.234523] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  118.234531] csi_video_s_stream: sd=8054e000, enable=0
[  118.234537] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[  118.234545] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8054e400, enable=0 ***
[  118.234552] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  118.234557] *** vic_core_s_stream: STREAM OFF ***
[  118.234566] gc2053: s_stream called with enable=0
[  118.234573] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  118.234579] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  118.234585] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  118.234595] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.234919] sensor_write: reg=0xfe val=0x00 SUCCESS
[  118.234927] sensor_write_array: reg[1] 0xfe=0x00 OK
[  118.234935] sensor_write: reg=0x3e val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.235286] sensor_write: reg=0x3e val=0x00 SUCCESS
[  118.235297] sensor_write_array: reg[2] 0x3e=0x00 OK
[  118.235303] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  118.235311] gc2053: Sensor hardware streaming stopped
[  118.235317] gc2053: s_stream called with enable=0
[  118.235324] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  118.235330] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  118.235336] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  118.235345] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.235658] sensor_write: reg=0xfe val=0x00 SUCCESS
[  118.235665] sensor_write_array: reg[1] 0xfe=0x00 OK
[  118.235674] sensor_write: reg=0x3e val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.239348] sensor_write: reg=0x3e val=0x00 SUCCESS
[  118.239361] sensor_write_array: reg[2] 0x3e=0x00 OK
[  118.239368] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  118.239375] gc2053: Sensor hardware streaming stopped
[  118.239391] ISP IOCTL: cmd=0x800456d1 arg=0x7fa6ae80
[  118.239399] tx_isp_video_link_destroy: Destroying links for config 0
[  118.239406] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  118.239415] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.239423] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  118.239430] Set control: cmd=0x8000164 value=1
[  118.239437] ISP IOCTL: cmd=0x800456d0 arg=0x7fa6ae80
[  118.239443] TX_ISP_VIDEO_LINK_SETUP: config=0
[  118.239449] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  118.239455] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  118.239462] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  118.239469] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  118.239475] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  118.239481] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  118.239489] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  118.239495] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  118.239501] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[  118.239508] csi_video_s_stream: sd=8054e000, enable=1
[  118.239515] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[  118.239522] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8054e400, enable=1 ***
[  118.239529] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[  118.239534] *** vic_core_s_stream: STREAM ON ***
[  118.239539] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  118.239545] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  118.239552] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  118.239560] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  118.239567] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  118.239573] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  118.239579] *** STREAMING: Configuring CPM registers for VIC access ***
[  118.239696] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.239705] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  118.239711] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  118.239717] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  118.239722] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  118.262903] STREAMING: CPM clocks configured for VIC access
[  118.262917] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  118.262923] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  118.262930] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  118.262936] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  118.262942] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  118.262948] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  118.262955] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  118.262962] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  118.262969] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  118.262975] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  118.262980] *** VIC unlock: Commands written, checking VIC status register ***
[  118.262987] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  118.262993] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  118.262999] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  118.263004] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  118.263010] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  118.263015] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  118.263089] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  118.263097] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  118.263104] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  118.263112] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  118.263118] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  118.263125] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[  118.263131] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  118.263137] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  118.263143] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  118.263149] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  118.263155] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  118.263161] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  118.263167] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  118.263174] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[  118.263180] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  118.263186] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  118.263192] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  118.263198] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  118.263204] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  118.263210] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  118.263217] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[  118.263223] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  118.263231] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[  118.263238] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  118.263244] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  118.263251] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  118.263257] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  118.263263] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  118.263269] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  118.263275] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  118.263281] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  118.263288] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  118.263296] ispvic_frame_channel_qbuf: arg1=8054e400, arg2=  (null)
[  118.263303] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  118.263309] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  118.263315] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  118.263322] ispvic_frame_channel_s_stream: arg1=8054e400, arg2=1
[  118.263328] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8054e400
[  118.263335] ispvic_frame_channel_s_stream[2441]: streamon
[  118.263341] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  118.263347] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  118.263353] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[  118.263359] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  118.263365] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  118.263372] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  118.263377] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  118.263385] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  118.263391] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  118.263397] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  118.263402] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  118.263408] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  118.263415] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  118.263422] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  118.263430] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  118.263437] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  118.263445] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  118.263453] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  118.263459] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  118.263465] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  118.263471] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  118.263478] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  118.263484] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[  118.263490] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  118.263495] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  118.263502] ispvic_frame_channel_qbuf: arg1=8054e400, arg2=  (null)
[  118.263507] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  118.263519] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[  118.263527] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[  118.263591] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[  118.263601] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  118.263608] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[  118.263617] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  118.263623] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  118.263629] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  118.263635] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[  118.263642] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[  118.264649] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  118.264655] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  118.264660] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[  118.264767] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  118.264875] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[  118.264882] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[  118.264887] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  118.264893] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  118.264899] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  118.264905] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  118.264913] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  118.264919] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  118.264925] *** tx_vic_enable_irq: completed successfully ***
[  118.661171] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  118.661186] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â†’ 3 transition ***
[  118.661193] *** vic_core_s_stream: VIC initialized, final state=2 ***
[  118.661204] gc2053: s_stream called with enable=1
[  118.661211] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  118.661217] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  118.661223] gc2053: About to write streaming registers for interface 1
[  118.661230] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  118.661240] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.661627] sensor_write: reg=0xfe val=0x00 SUCCESS
[  118.661635] sensor_write_array: reg[1] 0xfe=0x00 OK
[  118.661644] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  118.661956] sensor_write: reg=0x3e val=0x91 SUCCESS
[  118.661963] sensor_write_array: reg[2] 0x3e=0x91 OK
[  118.661970] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  118.661976] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  118.661983] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  118.661989] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  118.661995] gc2053: s_stream called with enable=1
[  118.662002] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  118.662008] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  118.662014] gc2053: About to write streaming registers for interface 1
[  118.662020] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  118.662029] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.662341] sensor_write: reg=0xfe val=0x00 SUCCESS
[  118.662347] sensor_write_array: reg[1] 0xfe=0x00 OK
[  118.662356] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  118.662672] sensor_write: reg=0x3e val=0x91 SUCCESS
[  118.662679] sensor_write_array: reg[2] 0x3e=0x91 OK
[  118.662685] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  118.662692] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  118.662698] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  118.662704] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  118.671827] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.671840] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  118.671847] Set control: cmd=0x980918 value=2
[  118.672026] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672037] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672043] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672177] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672187] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672193] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672318] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672327] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672333] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672447] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672456] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672462] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672609] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672619] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672625] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672744] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672753] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672759] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672950] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672961] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672967] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.673122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.673132] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.673138] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.673361] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.673371] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.673377] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.673512] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.673521] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.673527] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.885620] *** FRAME CHANNEL OPEN: minor=54 ***
[  118.885632] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  118.885638] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  118.885646] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  118.885651] *** SAFE: Frame channel device stored in file->private_data ***
[  118.885657] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  118.885666] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  118.885683] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  118.885691] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  118.885699] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  118.886297] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  118.886308] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  118.886315] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  118.886322] Channel 0: Request 4 buffers, type=1 memory=2
[  118.886328] Channel 0: USERPTR mode - client will provide buffers
[  118.886334] Channel 0: USERPTR mode - 4 user buffers expected
[  118.886344] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 85fdb980 ***
[  118.886352] *** Channel 0: VIC active_buffer_count set to 4 ***
[  118.886357] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  118.886364] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  118.886387] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.886395] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.886402] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.886408] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  118.886415] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  118.886422] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  118.886430] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.886437] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  118.886443] *** Channel 0: QBUF - Queue buffer index=0 ***
[  118.886449] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  118.886457] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  118.886464] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  118.886471] *** Channel 0: QBUF EVENT - No VIC callback ***
[  118.886478] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  118.886486] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  118.886494] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  118.886502] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=1 ***
[  118.886508] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  118.886515] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  118.886522] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  118.886532] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.886540] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.886546] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.886552] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  118.886559] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  118.886566] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  118.886574] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.886581] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  118.886587] *** Channel 0: QBUF - Queue buffer index=1 ***
[  118.886593] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  118.886600] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  118.886606] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  118.886612] *** Channel 0: QBUF EVENT - No VIC callback ***
[  118.886619] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  118.886627] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  118.886635] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  118.886642] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=2 ***
[  118.886649] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  118.886656] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  118.886662] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  118.886670] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.886678] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.886684] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.886690] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  118.886697] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  118.886704] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  118.886712] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.886718] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  118.886725] *** Channel 0: QBUF - Queue buffer index=2 ***
[  118.886730] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  118.886738] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  118.886744] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  118.886750] *** Channel 0: QBUF EVENT - No VIC callback ***
[  118.886756] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  118.886764] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  118.886772] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  118.886780] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=3 ***
[  118.886786] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  118.886794] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  118.886800] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  118.886808] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.886815] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.886821] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.886827] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  118.886834] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  118.886842] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  118.886849] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.886856] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  118.886862] *** Channel 0: QBUF - Queue buffer index=3 ***
[  118.886868] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  118.886875] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  118.886882] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  118.886888] *** Channel 0: QBUF EVENT - No VIC callback ***
[  118.886894] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  118.886902] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  118.886910] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  118.886918] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=4 ***
[  118.886924] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  118.886931] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  118.886938] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  118.887025] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  118.887036] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  118.887043] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  118.887049] Channel 0: STREAMON - Enqueuing buffers in driver
[  118.887055] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  118.892800] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.892813] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.892820] *** Channel 0: Frame completion wait ***
[  118.892826] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  118.892832] *** Channel 0: Frame wait returned 10 ***
[  118.892838] *** Channel 0: Frame was ready, consuming it ***
[  118.893146] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  118.893158] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  118.893165] *** Channel 0: DQBUF - dequeue buffer request ***
[  118.893171] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  118.893182] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  118.893188] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  118.893195] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  118.893214] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.893221] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.893227] *** Channel 0: Frame completion wait ***
[  118.893233] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  118.947247] *** FRAME CHANNEL OPEN: minor=53 ***
[  118.947260] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  118.947266] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  118.947272] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  118.947278] *** SAFE: Frame channel device stored in file->private_data ***
[  118.947284] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  118.947292] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  118.947310] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  118.947317] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  118.947326] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  118.948170] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  118.948181] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  118.948188] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  118.948195] Channel 1: Request 2 buffers, type=1 memory=2
[  118.948201] Channel 1: USERPTR mode - client will provide buffers
[  118.948207] Channel 1: USERPTR mode - 2 user buffers expected
[  118.948218] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 85fdbb00 ***
[  118.948224] *** Channel 1: VIC active_buffer_count set to 2 ***
[  118.948230] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  118.948236] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  118.948251] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.948258] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.948264] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.948270] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  118.948278] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  118.948286] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  118.948292] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.948300] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  118.948306] *** Channel 1: QBUF - Queue buffer index=0 ***
[  118.948312] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  118.948320] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  118.948327] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  118.948336] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  118.948344] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  118.948351] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fdbb00, vbm_buffer_count=1 ***
[  118.948358] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  118.948364] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  118.948372] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  118.948382] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.948388] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.948394] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.948400] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  118.948408] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  118.948415] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  118.948422] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.948429] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  118.948436] *** Channel 1: QBUF - Queue buffer index=1 ***
[  118.948442] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  118.948448] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  118.948456] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  118.948464] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  118.948471] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  118.948479] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fdbb00, vbm_buffer_count=2 ***
[  118.948486] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  118.948492] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  118.948499] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  118.948594] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  118.948604] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  118.948610] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  118.948616] Channel 1: STREAMON - Enqueuing buffers in driver
[  118.948623] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  118.954501] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.954514] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.954521] *** Channel 1: Frame completion wait ***
[  118.954527] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  118.954534] *** Channel 1: Frame wait returned 10 ***
[  118.954540] *** Channel 1: Frame was ready, consuming it ***
[  118.954600] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  118.954608] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  118.954614] *** Channel 1: DQBUF - dequeue buffer request ***
[  118.954620] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  118.954630] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  118.954638] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  118.954644] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  118.954660] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.954668] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.954674] *** Channel 1: Frame completion wait ***
[  118.954679] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  118.993361] *** Channel 0: Frame wait returned 0 ***
[  118.993374] *** Channel 0: Frame wait timeout/error, generating frame ***
[  118.993394] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.993402] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.993408] *** Channel 0: Frame completion wait ***
[  118.993414] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  118.993420] *** Channel 0: Frame wait returned 10 ***
[  118.993426] *** Channel 0: Frame was ready, consuming it ***
[  118.993434] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.993441] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.993447] *** Channel 0: Frame completion wait ***
[  118.993452] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# dmesg 
[  118.662020] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  118.662029] sensor_write: reg=0xfe val=0x00, client=855d0900, adapter=i2c0, addr=0x37
[  118.662341] sensor_write: reg=0xfe val=0x00 SUCCESS
[  118.662347] sensor_write_array: reg[1] 0xfe=0x00 OK
[  118.662356] sensor_write: reg=0x3e val=0x91, client=855d0900, adapter=i2c0, addr=0x37
[  118.662672] sensor_write: reg=0x3e val=0x91 SUCCESS
[  118.662679] sensor_write_array: reg[2] 0x3e=0x91 OK
[  118.662685] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  118.662692] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  118.662698] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  118.662704] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  118.671827] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  118.671840] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  118.671847] Set control: cmd=0x980918 value=2
[  118.672026] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672037] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672043] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672177] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672187] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672193] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672318] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672327] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672333] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672447] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672456] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672462] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672609] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672619] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672625] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672744] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672753] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672759] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.672950] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.672961] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.672967] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.673122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.673132] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.673138] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.673361] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.673371] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.673377] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.673512] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  118.673521] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  118.673527] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  118.885620] *** FRAME CHANNEL OPEN: minor=54 ***
[  118.885632] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  118.885638] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  118.885646] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  118.885651] *** SAFE: Frame channel device stored in file->private_data ***
[  118.885657] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  118.885666] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  118.885683] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  118.885691] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  118.885699] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  118.886297] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  118.886308] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  118.886315] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  118.886322] Channel 0: Request 4 buffers, type=1 memory=2
[  118.886328] Channel 0: USERPTR mode - client will provide buffers
[  118.886334] Channel 0: USERPTR mode - 4 user buffers expected
[  118.886344] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 85fdb980 ***
[  118.886352] *** Channel 0: VIC active_buffer_count set to 4 ***
[  118.886357] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  118.886364] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  118.886387] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.886395] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.886402] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.886408] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  118.886415] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  118.886422] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  118.886430] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.886437] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  118.886443] *** Channel 0: QBUF - Queue buffer index=0 ***
[  118.886449] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  118.886457] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  118.886464] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  118.886471] *** Channel 0: QBUF EVENT - No VIC callback ***
[  118.886478] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  118.886486] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  118.886494] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  118.886502] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=1 ***
[  118.886508] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  118.886515] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  118.886522] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  118.886532] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.886540] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.886546] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.886552] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  118.886559] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  118.886566] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  118.886574] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.886581] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  118.886587] *** Channel 0: QBUF - Queue buffer index=1 ***
[  118.886593] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  118.886600] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  118.886606] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  118.886612] *** Channel 0: QBUF EVENT - No VIC callback ***
[  118.886619] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  118.886627] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  118.886635] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  118.886642] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=2 ***
[  118.886649] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  118.886656] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  118.886662] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  118.886670] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.886678] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.886684] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.886690] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  118.886697] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  118.886704] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  118.886712] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.886718] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  118.886725] *** Channel 0: QBUF - Queue buffer index=2 ***
[  118.886730] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  118.886738] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  118.886744] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  118.886750] *** Channel 0: QBUF EVENT - No VIC callback ***
[  118.886756] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  118.886764] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  118.886772] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  118.886780] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=3 ***
[  118.886786] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  118.886794] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  118.886800] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  118.886808] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.886815] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.886821] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.886827] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  118.886834] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  118.886842] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  118.886849] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.886856] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  118.886862] *** Channel 0: QBUF - Queue buffer index=3 ***
[  118.886868] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  118.886875] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  118.886882] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  118.886888] *** Channel 0: QBUF EVENT - No VIC callback ***
[  118.886894] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  118.886902] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  118.886910] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  118.886918] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=4 ***
[  118.886924] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  118.886931] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  118.886938] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  118.887025] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  118.887036] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  118.887043] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  118.887049] Channel 0: STREAMON - Enqueuing buffers in driver
[  118.887055] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  118.892800] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.892813] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.892820] *** Channel 0: Frame completion wait ***
[  118.892826] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  118.892832] *** Channel 0: Frame wait returned 10 ***
[  118.892838] *** Channel 0: Frame was ready, consuming it ***
[  118.893146] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  118.893158] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  118.893165] *** Channel 0: DQBUF - dequeue buffer request ***
[  118.893171] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  118.893182] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  118.893188] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  118.893195] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  118.893214] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.893221] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.893227] *** Channel 0: Frame completion wait ***
[  118.893233] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  118.947247] *** FRAME CHANNEL OPEN: minor=53 ***
[  118.947260] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  118.947266] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  118.947272] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  118.947278] *** SAFE: Frame channel device stored in file->private_data ***
[  118.947284] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  118.947292] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  118.947310] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  118.947317] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  118.947326] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  118.948170] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  118.948181] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  118.948188] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  118.948195] Channel 1: Request 2 buffers, type=1 memory=2
[  118.948201] Channel 1: USERPTR mode - client will provide buffers
[  118.948207] Channel 1: USERPTR mode - 2 user buffers expected
[  118.948218] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 85fdbb00 ***
[  118.948224] *** Channel 1: VIC active_buffer_count set to 2 ***
[  118.948230] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  118.948236] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  118.948251] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.948258] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.948264] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.948270] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  118.948278] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  118.948286] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  118.948292] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.948300] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  118.948306] *** Channel 1: QBUF - Queue buffer index=0 ***
[  118.948312] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  118.948320] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  118.948327] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  118.948336] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  118.948344] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  118.948351] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fdbb00, vbm_buffer_count=1 ***
[  118.948358] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  118.948364] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  118.948372] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  118.948382] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  118.948388] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  118.948394] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  118.948400] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  118.948408] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  118.948415] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  118.948422] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  118.948429] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  118.948436] *** Channel 1: QBUF - Queue buffer index=1 ***
[  118.948442] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  118.948448] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  118.948456] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  118.948464] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  118.948471] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  118.948479] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fdbb00, vbm_buffer_count=2 ***
[  118.948486] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  118.948492] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  118.948499] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  118.948594] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  118.948604] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  118.948610] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  118.948616] Channel 1: STREAMON - Enqueuing buffers in driver
[  118.948623] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  118.954501] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.954514] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.954521] *** Channel 1: Frame completion wait ***
[  118.954527] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  118.954534] *** Channel 1: Frame wait returned 10 ***
[  118.954540] *** Channel 1: Frame was ready, consuming it ***
[  118.954600] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  118.954608] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  118.954614] *** Channel 1: DQBUF - dequeue buffer request ***
[  118.954620] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  118.954630] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  118.954638] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  118.954644] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  118.954660] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.954668] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.954674] *** Channel 1: Frame completion wait ***
[  118.954679] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  118.993361] *** Channel 0: Frame wait returned 0 ***
[  118.993374] *** Channel 0: Frame wait timeout/error, generating frame ***
[  118.993394] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.993402] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.993408] *** Channel 0: Frame completion wait ***
[  118.993414] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  118.993420] *** Channel 0: Frame wait returned 10 ***
[  118.993426] *** Channel 0: Frame was ready, consuming it ***
[  118.993434] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  118.993441] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  118.993447] *** Channel 0: Frame completion wait ***
[  118.993452] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.052905] *** Channel 1: Frame wait returned 0 ***
[  119.052916] *** Channel 1: Frame wait timeout/error, generating frame ***
[  119.052939] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.052947] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.052953] *** Channel 1: Frame completion wait ***
[  119.052959] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.052965] *** Channel 1: Frame wait returned 10 ***
[  119.052971] *** Channel 1: Frame was ready, consuming it ***
[  119.052979] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.052986] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.052992] *** Channel 1: Frame completion wait ***
[  119.052997] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.092904] *** Channel 0: DQBUF wait returned 0 ***
[  119.092916] *** Channel 0: DQBUF timeout, generating frame ***
[  119.092926] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  119.092966] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  119.092974] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  119.092980] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  119.092986] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  119.092992] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  119.093112] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  119.093121] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  119.093128] *** Channel 0: DQBUF - dequeue buffer request ***
[  119.093134] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  119.093144] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  119.093150] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  119.093157] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  119.093175] *** Channel 0: Frame wait returned 0 ***
[  119.093182] *** Channel 0: Frame wait timeout/error, generating frame ***
[  119.093194] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.093202] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.093208] *** Channel 0: Frame completion wait ***
[  119.093214] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.093220] *** Channel 0: Frame wait returned 10 ***
[  119.093226] *** Channel 0: Frame was ready, consuming it ***
[  119.093234] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.093240] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.093246] *** Channel 0: Frame completion wait ***
[  119.093252] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.103142] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  119.103156] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  119.103162] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  119.103168] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  119.103176] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  119.103184] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  119.103191] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  119.103198] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  119.103204] *** Channel 0: QBUF - Queue buffer index=0 ***
[  119.103210] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  119.103218] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  119.103225] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  119.103232] *** Channel 0: QBUF EVENT - No VIC callback ***
[  119.103239] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  119.103247] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  119.103255] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  119.103263] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=4 ***
[  119.103270] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  119.103277] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  119.103289] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  119.103359] *** Channel 0: Frame wait returned 9 ***
[  119.103366] *** Channel 0: Frame was ready, consuming it ***
[  119.103378] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.103386] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.103392] *** Channel 0: Frame completion wait ***
[  119.103398] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.152912] *** Channel 1: DQBUF wait returned 0 ***
[  119.152924] *** Channel 1: DQBUF timeout, generating frame ***
[  119.152934] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  119.153057] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  119.153066] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  119.153073] *** Channel 1: DQBUF - dequeue buffer request ***
[  119.153079] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  119.153089] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  119.153096] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  119.153103] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  119.153120] *** Channel 1: Frame wait returned 0 ***
[  119.153126] *** Channel 1: Frame wait timeout/error, generating frame ***
[  119.153138] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.153145] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.153152] *** Channel 1: Frame completion wait ***
[  119.153158] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.153164] *** Channel 1: Frame wait returned 10 ***
[  119.153170] *** Channel 1: Frame was ready, consuming it ***
[  119.153178] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.153184] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.153190] *** Channel 1: Frame completion wait ***
[  119.153196] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.154872] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  119.154885] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  119.154892] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  119.154898] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  119.154906] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  119.154914] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  119.154920] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  119.154928] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  119.154934] *** Channel 1: QBUF - Queue buffer index=0 ***
[  119.154940] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  119.154948] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  119.154956] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  119.154964] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  119.154988] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  119.154996] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fdbb00, vbm_buffer_count=2 ***
[  119.155004] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  119.155010] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  119.155021] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  119.155131] *** Channel 1: Frame wait returned 10 ***
[  119.155139] *** Channel 1: Frame was ready, consuming it ***
[  119.155153] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.155160] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.155166] *** Channel 1: Frame completion wait ***
[  119.155172] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.202899] *** Channel 0: Frame wait returned 0 ***
[  119.202910] *** Channel 0: Frame wait timeout/error, generating frame ***
[  119.202931] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.202939] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.202946] *** Channel 0: Frame completion wait ***
[  119.202951] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.202958] *** Channel 0: Frame wait returned 10 ***
[  119.202963] *** Channel 0: Frame was ready, consuming it ***
[  119.202971] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.202978] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.202984] *** Channel 0: Frame completion wait ***
[  119.202989] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.240067] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  119.240080] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  119.240086] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  119.240092] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  119.240098] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  119.252916] *** Channel 1: Frame wait returned 0 ***
[  119.252928] *** Channel 1: Frame wait timeout/error, generating frame ***
[  119.252950] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.252958] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.252964] *** Channel 1: Frame completion wait ***
[  119.252970] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.252976] *** Channel 1: Frame wait returned 10 ***
[  119.252982] *** Channel 1: Frame was ready, consuming it ***
[  119.252990] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.252997] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.253002] *** Channel 1: Frame completion wait ***
[  119.253008] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.292899] *** Channel 0: DQBUF wait returned 0 ***
[  119.292910] *** Channel 0: DQBUF timeout, generating frame ***
[  119.292920] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  119.292943] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  119.292951] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  119.292957] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  119.292963] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  119.292968] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  119.293083] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  119.293093] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  119.293100] *** Channel 0: DQBUF - dequeue buffer request ***
[  119.293106] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  119.293115] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  119.293122] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  119.293129] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  119.302920] *** Channel 0: Frame wait returned 0 ***
[  119.302935] *** Channel 0: Frame wait timeout/error, generating frame ***
[  119.302957] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.302965] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.302971] *** Channel 0: Frame completion wait ***
[  119.302977] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.302984] *** Channel 0: Frame wait returned 10 ***
[  119.302989] *** Channel 0: Frame was ready, consuming it ***
[  119.303009] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.303016] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.303022] *** Channel 0: Frame completion wait ***
[  119.303028] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.303186] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  119.303196] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  119.303202] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  119.303209] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  119.303216] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  119.303224] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  119.303231] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  119.303238] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  119.303245] *** Channel 0: QBUF - Queue buffer index=1 ***
[  119.303251] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  119.303259] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  119.303266] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  119.303272] *** Channel 0: QBUF EVENT - No VIC callback ***
[  119.303280] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  119.303288] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  119.303296] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[  119.303304] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=4 ***
[  119.303310] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  119.303318] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  119.303329] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  119.303394] *** Channel 0: DQBUF wait returned 19 ***
[  119.303405] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[  119.303422] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  119.303428] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  119.303435] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  119.303440] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  119.303446] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  119.303567] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  119.303578] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  119.303586] *** Channel 0: DQBUF - dequeue buffer request ***
[  119.303592] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  119.303602] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  119.303608] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  119.303615] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  119.313738] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  119.313752] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  119.313758] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  119.313764] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  119.313772] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  119.313780] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  119.313786] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  119.313794] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  119.313800] *** Channel 0: QBUF - Queue buffer index=2 ***
[  119.313806] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  119.313814] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  119.313820] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  119.313828] *** Channel 0: QBUF EVENT - No VIC callback ***
[  119.313834] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  119.313842] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  119.313850] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[  119.313858] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=4 ***
[  119.313865] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  119.313872] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  119.313883] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  119.313951] *** Channel 0: Frame wait returned 9 ***
[  119.313958] *** Channel 0: Frame was ready, consuming it ***
[  119.313970] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.313978] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.313984] *** Channel 0: Frame completion wait ***
[  119.313990] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.352902] *** Channel 1: DQBUF wait returned 0 ***
[  119.352913] *** Channel 1: DQBUF timeout, generating frame ***
[  119.352922] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  119.353030] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  119.353039] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  119.353046] *** Channel 1: DQBUF - dequeue buffer request ***
[  119.353052] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  119.353062] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  119.353069] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  119.353076] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  119.353093] *** Channel 1: Frame wait returned 0 ***
[  119.353100] *** Channel 1: Frame wait timeout/error, generating frame ***
[  119.353112] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.353119] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.353125] *** Channel 1: Frame completion wait ***
[  119.353131] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.353138] *** Channel 1: Frame wait returned 10 ***
[  119.353143] *** Channel 1: Frame was ready, consuming it ***
[  119.353151] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.353158] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.353164] *** Channel 1: Frame completion wait ***
[  119.353170] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.355522] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  119.355535] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  119.355542] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  119.355548] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  119.355556] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  119.355563] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  119.355570] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  119.355577] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  119.355584] *** Channel 1: QBUF - Queue buffer index=1 ***
[  119.355590] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  119.355598] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  119.355605] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  119.355613] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  119.355621] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  119.355629] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fdbb00, vbm_buffer_count=2 ***
[  119.355636] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  119.355642] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  119.355654] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  119.355724] *** Channel 1: Frame wait returned 10 ***
[  119.355730] *** Channel 1: Frame was ready, consuming it ***
[  119.355743] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.355750] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.355756] *** Channel 1: Frame completion wait ***
[  119.355762] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.412904] *** Channel 0: Frame wait returned 0 ***
[  119.412915] *** Channel 0: Frame wait timeout/error, generating frame ***
[  119.412934] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.412942] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.412948] *** Channel 0: Frame completion wait ***
[  119.412954] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.412960] *** Channel 0: Frame wait returned 10 ***
[  119.412966] *** Channel 0: Frame was ready, consuming it ***
[  119.412974] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.412981] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.412986] *** Channel 0: Frame completion wait ***
[  119.412992] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.452908] *** Channel 1: Frame wait returned 0 ***
[  119.452920] *** Channel 1: Frame wait timeout/error, generating frame ***
[  119.452939] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.452947] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.452953] *** Channel 1: Frame completion wait ***
[  119.452959] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.452965] *** Channel 1: Frame wait returned 10 ***
[  119.452971] *** Channel 1: Frame was ready, consuming it ***
[  119.452979] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.452986] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.452992] *** Channel 1: Frame completion wait ***
[  119.452997] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.502913] *** Channel 0: DQBUF wait returned 0 ***
[  119.502924] *** Channel 0: DQBUF timeout, generating frame ***
[  119.502933] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[  119.502956] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  119.502964] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  119.502970] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  119.502976] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  119.502981] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  119.503097] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  119.503106] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  119.503113] *** Channel 0: DQBUF - dequeue buffer request ***
[  119.503119] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  119.503129] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  119.503135] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  119.503142] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  119.513083] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  119.513096] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  119.513103] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  119.513109] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  119.513117] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  119.513124] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  119.513131] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  119.513139] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  119.513145] *** Channel 0: QBUF - Queue buffer index=3 ***
[  119.513151] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  119.513159] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  119.513165] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  119.513172] *** Channel 0: QBUF EVENT - No VIC callback ***
[  119.513179] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  119.513187] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  119.513195] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  119.513203] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=4 ***
[  119.513210] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  119.513217] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  119.513227] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  119.513251] *** Channel 0: Frame wait returned 1 ***
[  119.513258] *** Channel 0: Frame was ready, consuming it ***
[  119.513287] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.513294] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.513301] *** Channel 0: Frame completion wait ***
[  119.513306] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.552916] *** Channel 1: DQBUF wait returned 0 ***
[  119.552927] *** Channel 1: DQBUF timeout, generating frame ***
[  119.552937] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[  119.553058] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  119.553067] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  119.553074] *** Channel 1: DQBUF - dequeue buffer request ***
[  119.553080] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  119.553091] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  119.553097] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  119.553104] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  119.553122] *** Channel 1: Frame wait returned 0 ***
[  119.553129] *** Channel 1: Frame wait timeout/error, generating frame ***
[  119.553140] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.553147] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.553154] *** Channel 1: Frame completion wait ***
[  119.553160] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.553166] *** Channel 1: Frame wait returned 10 ***
[  119.553172] *** Channel 1: Frame was ready, consuming it ***
[  119.553180] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.553200] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.553207] *** Channel 1: Frame completion wait ***
[  119.553212] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.555967] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  119.555980] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  119.555987] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  119.555993] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  119.556001] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  119.556009] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  119.556016] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  119.556023] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  119.556029] *** Channel 1: QBUF - Queue buffer index=0 ***
[  119.556035] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  119.556043] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  119.556051] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  119.556059] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  119.556067] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  119.556075] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fdbb00, vbm_buffer_count=2 ***
[  119.556081] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  119.556088] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  119.556100] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  119.556164] *** Channel 1: Frame wait returned 10 ***
[  119.556171] *** Channel 1: Frame was ready, consuming it ***
[  119.556184] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.556191] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.556198] *** Channel 1: Frame completion wait ***
[  119.556203] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.612917] *** Channel 0: Frame wait returned 0 ***
[  119.612929] *** Channel 0: Frame wait timeout/error, generating frame ***
[  119.612949] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.612957] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.612963] *** Channel 0: Frame completion wait ***
[  119.612969] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.612976] *** Channel 0: Frame wait returned 10 ***
[  119.612981] *** Channel 0: Frame was ready, consuming it ***
[  119.612989] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.612996] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.613002] *** Channel 0: Frame completion wait ***
[  119.613008] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.652944] *** Channel 1: Frame wait returned 0 ***
[  119.652956] *** Channel 1: Frame wait timeout/error, generating frame ***
[  119.652975] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.652983] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.652989] *** Channel 1: Frame completion wait ***
[  119.652995] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.653001] *** Channel 1: Frame wait returned 10 ***
[  119.653007] *** Channel 1: Frame was ready, consuming it ***
[  119.653015] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.653022] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.653028] *** Channel 1: Frame completion wait ***
[  119.653033] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.702920] *** Channel 0: DQBUF wait returned 0 ***
[  119.703003] *** Channel 0: DQBUF timeout, generating frame ***
[  119.703120] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[  119.703149] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  119.703156] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  119.703163] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  119.703168] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  119.703174] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  119.703295] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  119.703306] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  119.703313] *** Channel 0: DQBUF - dequeue buffer request ***
[  119.703319] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  119.703329] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  119.703355] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  119.703363] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  119.712943] *** Channel 0: Frame wait returned 0 ***
[  119.712958] *** Channel 0: Frame wait timeout/error, generating frame ***
[  119.712987] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.712995] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.713001] *** Channel 0: Frame completion wait ***
[  119.713007] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.713013] *** Channel 0: Frame wait returned 10 ***
[  119.713019] *** Channel 0: Frame was ready, consuming it ***
[  119.713027] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.713034] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.713039] *** Channel 0: Frame completion wait ***
[  119.713045] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.713285] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  119.713295] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  119.713301] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  119.713308] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  119.713315] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  119.713323] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  119.713330] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  119.713338] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  119.713344] *** Channel 0: QBUF - Queue buffer index=0 ***
[  119.713350] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  119.713358] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  119.713365] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  119.713372] *** Channel 0: QBUF EVENT - No VIC callback ***
[  119.713379] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  119.713387] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  119.713395] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  119.713403] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=4 ***
[  119.713410] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  119.713417] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  119.713428] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  119.713491] *** Channel 0: DQBUF wait returned 19 ***
[  119.713503] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[  119.713519] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  119.713527] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  119.713533] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  119.713539] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  119.713561] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  119.713682] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  119.713695] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  119.713701] *** Channel 0: DQBUF - dequeue buffer request ***
[  119.713707] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  119.713717] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  119.713725] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  119.713731] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  119.723808] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  119.723821] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  119.723828] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  119.723835] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  119.723842] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  119.723849] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  119.723857] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  119.723863] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  119.723870] *** Channel 0: QBUF - Queue buffer index=1 ***
[  119.723876] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  119.723884] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  119.723891] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  119.723898] *** Channel 0: QBUF EVENT - No VIC callback ***
[  119.723905] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  119.723913] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  119.723921] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[  119.723929] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fdb980, vbm_buffer_count=4 ***
[  119.723936] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  119.723943] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  119.723955] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  119.724022] *** Channel 0: Frame wait returned 9 ***
[  119.724029] *** Channel 0: Frame was ready, consuming it ***
[  119.724041] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.724049] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.724055] *** Channel 0: Frame completion wait ***
[  119.724061] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.752923] *** Channel 1: DQBUF wait returned 0 ***
[  119.752933] *** Channel 1: DQBUF timeout, generating frame ***
[  119.752943] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[  119.753051] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  119.753060] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  119.753067] *** Channel 1: DQBUF - dequeue buffer request ***
[  119.753073] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  119.753083] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85dd7400 (name=gc2053) ***
[  119.753089] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[  119.753096] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  119.753113] *** Channel 1: Frame wait returned 0 ***
[  119.753121] *** Channel 1: Frame wait timeout/error, generating frame ***
[  119.753131] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.753139] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.753145] *** Channel 1: Frame completion wait ***
[  119.753151] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.753157] *** Channel 1: Frame wait returned 10 ***
[  119.753163] *** Channel 1: Frame was ready, consuming it ***
[  119.753171] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.753177] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.753183] *** Channel 1: Frame completion wait ***
[  119.753189] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.755534] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  119.755547] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  119.755554] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  119.755561] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  119.755568] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  119.755576] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  119.755583] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  119.755590] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  119.755597] *** Channel 1: QBUF - Queue buffer index=1 ***
[  119.755602] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  119.755611] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  119.755618] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  119.755626] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  119.755634] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  119.755642] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fdbb00, vbm_buffer_count=2 ***
[  119.755649] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  119.755656] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  119.755667] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  119.755733] *** Channel 1: Frame wait returned 10 ***
[  119.755739] *** Channel 1: Frame was ready, consuming it ***
[  119.755769] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.755776] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.755783] *** Channel 1: Frame completion wait ***
[  119.755789] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  119.822925] *** Channel 0: Frame wait returned 0 ***
[  119.822937] *** Channel 0: Frame wait timeout/error, generating frame ***
[  119.822958] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.822966] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.822973] *** Channel 0: Frame completion wait ***
[  119.822979] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.822985] *** Channel 0: Frame wait returned 10 ***
[  119.822991] *** Channel 0: Frame was ready, consuming it ***
[  119.822999] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  119.823005] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  119.823011] *** Channel 0: Frame completion wait ***
[  119.823017] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  119.852927] *** Channel 1: Frame wait returned 0 ***
[  119.852939] *** Channel 1: Frame wait timeout/error, generating frame ***
root@ing-wyze-cam3-a000 ~# cat /proc/jz/clock/clocks 
ID NAME       FRE        stat       count     parent
--------------------------------------------------------
 1 ext0          0.032MHz  enable   0 root
 2 ext1         24.000MHz  enable   11 root
 3 otg_phy      48.000MHz  enable   0 root
--------------------------------------------------------
 5 apll       1392.000MHz  enable   1 ext1
 6 mpll       1200.000MHz  enable   6 ext1
 7 vpll       1200.000MHz  enable   1 ext1
 8 sclka      1392.000MHz  enable   9 apll
--------------------------------------------------------
10 cclk       1392.000MHz  enable   0 sclka
11 l2clk       696.000MHz  enable   0 sclka
12 h0clk       200.000MHz  enable   3 mpll
13 h2clk       200.000MHz  enable   7 mpll
14 pclk        100.000MHz  enable   5 mpll
15 msc          24.000MHz  enable   0 ext1
--------------------------------------------------------
17 cgu_isp      75.000MHz disable   0 mpll
18 cgu_cim      24.000MHz  enable   1 vpll
19 cgu_ssi      50.000MHz  enable   2 mpll
20 cgu_msc_mux 1392.000MHz  enable   0 sclka
21 cgu_i2s_spk    4.096MHz  enable   2 sclka
22 cgu_i2s_mic    2.048MHz  enable   1 sclka
23 cgu_msc1     24.000MHz  enable   1 sclka
24 cgu_msc0     24.000MHz  enable   0 sclka
25 cgu_lpc       4.687MHz disable   0 vpll
26 cgu_macphy    4.687MHz disable   0 mpll
27 cgu_vpu     600.000MHz  enable   2 mpll
28 cgu_ddr     600.000MHz  enable   0 mpll
29 cgu_rsa      75.000MHz disable   0 mpll
--------------------------------------------------------
31 ddr         200.000MHz  enable   0 h0clk
32 tcu         100.000MHz  enable   0 pclk
33 rtc         100.000MHz  enable   0 pclk
34 des         100.000MHz  enable   0 pclk
35 csi         100.000MHz disable   0 pclk
36 lcd         200.000MHz disable   0 h0clk
37 isp         200.000MHz disable   0 h0clk
38 pdma        200.000MHz  enable   1 h2clk
39 sfc         200.000MHz  enable   1 h2clk
40 uart2        24.000MHz disable   0 ext1
41 uart1        24.000MHz  enable   1 ext1
42 uart0        24.000MHz disable   0 ext1
43 sadc        100.000MHz  enable   0 pclk
44 dmic        100.000MHz disable   0 pclk
45 aic         100.000MHz  enable   1 pclk
46 hash        200.000MHz disable   0 h2clk
47 i2c1        100.000MHz disable   0 pclk
48 i2c0        100.000MHz disable   0 pclk
49 ssi0         50.000MHz  enable   0 cgu_ssi
50 ssi1         50.000MHz disable   0 cgu_ssi
51 ssi_slv     100.000MHz disable   0 pclk
52 msc1        200.000MHz  enable   0 h2clk
53 msc0        200.000MHz  enable   0 h2clk
54 otg1        200.000MHz  enable   1 h2clk
--------------------------------------------------------
56 cpu          24.000MHz  enable   0 ext1
57 apb0         24.000MHz  enable   0 ext1
58 sys_ost      24.000MHz  enable   2 ext1
59 ahb0         24.000MHz  enable   0 ext1
--------------------------------------------------------
61 riscv       200.000MHz  enable   0 h2clk
62 aes         200.000MHz disable   0 h2clk
63 rsa         100.000MHz disable   0 pclk
64 ahb1         24.000MHz  enable   2 ext1
65 gmac        200.000MHz  enable   0 h2clk
66 ipu         200.000MHz  enable   120 h0clk
67 dtrng       100.000MHz disable   0 pclk
68 avpu        200.000MHz  enable   2 h0clk
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 150.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 150.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x3130322a -> 0x0 (delta: 950.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x1 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0xe3 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0xa0 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0xfa -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x88 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x4e -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0xdd -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x84 -> 0x0 (delta: 810.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x1 -> 0x0 (delta: 800.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x630 -> 0x0 (delta: 800.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x5e -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0xf0 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0xc0 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x36 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0xdb -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x3 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x80 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x10 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x3 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0xff -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x42 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x1 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0xc0 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0xc0 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x78 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x43 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x33 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x1f -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x61 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x8a -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x5 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x40 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0xb0 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0xc5 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x3 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x20 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x48 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x88 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x86 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x10 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x4 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x1 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x32 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x80 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x1 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x60 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x1b -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x18 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x7f -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x4b -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x3 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x8a -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x5 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x40 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0xb0 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0xc5 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x3 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x9 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x48 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x88 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x86 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x10 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x4 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x1 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x32 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x80 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x1 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x60 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x1b -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x18 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x7f -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x4b -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x3 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x8a -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x5 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x40 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0xb0 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0xc5 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x3 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x9 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x48 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x88 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x86 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x10 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x4 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x1 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x32 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x80 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x1 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x60 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x1b -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x18 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x7f -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x4b -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x3 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x8a -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x5 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x40 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0xb0 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0xc5 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x3 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x9 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x48 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0xf -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x88 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x86 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x10 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x4 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x1 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x32 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x80 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x1 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x60 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x1b -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x18 -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x7f -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x4b -> 0x0 (delta: 810.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x3 -> 0x0 (delta: 810.000 ms)
root@ing-wyze-cam3-a000 ~# 
