# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project.srcs/sources_1/new/clock_div_100MHz_to_25_175MHz.vhd" \
"../../../../final_project.srcs/sim_1/new/fixed_16_16_multiplier_test.vhd" \

# Do not sort compile order
nosort
