#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001d3acc19770 .scope module, "microcomputer" "microcomputer" 2 3;
 .timescale 0 0;
v000001d3accadf30_0 .net "A", 7 0, L_000001d3acc468d0;  1 drivers
v000001d3accac6d0_0 .net "Acc", 7 0, L_000001d3acc46f60;  1 drivers
v000001d3accaddf0_0 .net "B", 7 0, L_000001d3acc46710;  1 drivers
v000001d3accac8b0_0 .net "C", 7 0, L_000001d3acc46cc0;  1 drivers
v000001d3accad710_0 .net "D", 7 0, L_000001d3acc465c0;  1 drivers
v000001d3accac090_0 .net "IR_out", 7 0, v000001d3acca6c40_0;  1 drivers
v000001d3accad7b0_0 .net "PC_out", 7 0, v000001d3acca7a00_0;  1 drivers
v000001d3accad3f0_0 .net "RAM_addr", 7 0, L_000001d3acc46780;  1 drivers
v000001d3accac810_0 .net "RAM_data", 7 0, L_000001d3acc46320;  1 drivers
v000001d3accad490_0 .net "RAM_out", 7 0, L_000001d3acc46a20;  1 drivers
v000001d3accacef0_0 .net "RAM_we", 0 0, v000001d3acc2a380_0;  1 drivers
v000001d3accac590_0 .net "carry", 0 0, v000001d3acc40fd0_0;  1 drivers
v000001d3accadd50_0 .var "clock", 0 0;
v000001d3accad850_0 .net "state", 7 0, v000001d3acca7b40_0;  1 drivers
v000001d3accade90_0 .net "zero", 0 0, v000001d3acc40490_0;  1 drivers
S_000001d3acc19900 .scope module, "mem" "memory" 2 21, 3 1 0, S_000001d3acc19770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "din";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 8 "dout";
L_000001d3acc46a20 .functor BUFZ 8, L_000001d3accacbd0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d3acc3f950_0 .net *"_ivl_0", 7 0, L_000001d3accacbd0;  1 drivers
v000001d3acc3fa90_0 .net *"_ivl_2", 9 0, L_000001d3accad2b0;  1 drivers
L_000001d3accae058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d3acc407b0_0 .net *"_ivl_5", 1 0, L_000001d3accae058;  1 drivers
v000001d3acc40850_0 .net "addr", 7 0, L_000001d3acc46780;  alias, 1 drivers
v000001d3acc3f9f0_0 .net "clk", 0 0, v000001d3accadd50_0;  1 drivers
v000001d3acc40df0_0 .net "din", 7 0, L_000001d3acc46320;  alias, 1 drivers
v000001d3acc405d0_0 .net "dout", 7 0, L_000001d3acc46a20;  alias, 1 drivers
v000001d3acc40cb0 .array "mem_reg", 0 255, 7 0;
v000001d3acc40530_0 .net "we", 0 0, v000001d3acc2a380_0;  alias, 1 drivers
E_000001d3acc3b930 .event posedge, v000001d3acc3f9f0_0;
L_000001d3accacbd0 .array/port v000001d3acc40cb0, L_000001d3accad2b0;
L_000001d3accad2b0 .concat [ 8 2 0 0], L_000001d3acc46780, L_000001d3accae058;
S_000001d3acbd60e0 .scope module, "mp" "microprocessor" 2 22, 4 9 0, S_000001d3acc19770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ram_out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 8 "ram_data";
    .port_info 3 /OUTPUT 8 "ram_addr";
    .port_info 4 /OUTPUT 1 "ram_we";
    .port_info 5 /OUTPUT 8 "test_state";
    .port_info 6 /OUTPUT 8 "test_A";
    .port_info 7 /OUTPUT 8 "test_B";
    .port_info 8 /OUTPUT 8 "test_C";
    .port_info 9 /OUTPUT 8 "test_D";
    .port_info 10 /OUTPUT 8 "test_Acc";
    .port_info 11 /OUTPUT 8 "pc_out";
    .port_info 12 /OUTPUT 8 "ir_out";
    .port_info 13 /OUTPUT 1 "zero";
    .port_info 14 /OUTPUT 1 "carry";
L_000001d3acc46780 .functor BUFZ 8, v000001d3acca6b00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d3acc46320 .functor BUFZ 8, v000001d3acca6ec0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d3acc46f60 .functor BUFZ 8, v000001d3acca6d80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d3acca7460_0 .net *"_ivl_1", 0 0, L_000001d3accac630;  1 drivers
v000001d3acca6880_0 .net *"_ivl_11", 1 0, L_000001d3accaca90;  1 drivers
v000001d3acca7c80_0 .net *"_ivl_12", 7 0, L_000001d3accad990;  1 drivers
v000001d3acca7280_0 .net *"_ivl_14", 7 0, L_000001d3accada30;  1 drivers
v000001d3acca7500_0 .net *"_ivl_16", 7 0, L_000001d3accac130;  1 drivers
L_000001d3accae0e8 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v000001d3acca61a0_0 .net/2u *"_ivl_2", 5 0, L_000001d3accae0e8;  1 drivers
v000001d3acca6920_0 .net *"_ivl_21", 0 0, L_000001d3accacf90;  1 drivers
L_000001d3accae178 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v000001d3acca62e0_0 .net/2u *"_ivl_22", 5 0, L_000001d3accae178;  1 drivers
v000001d3acca6380_0 .net *"_ivl_25", 1 0, L_000001d3accadad0;  1 drivers
v000001d3acc41390_0 .net *"_ivl_26", 7 0, L_000001d3accacc70;  1 drivers
L_000001d3accae1c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d3accaa580_0 .net/2u *"_ivl_28", 5 0, L_000001d3accae1c0;  1 drivers
v000001d3accab7a0_0 .net *"_ivl_31", 1 0, L_000001d3accadb70;  1 drivers
v000001d3accaa1c0_0 .net *"_ivl_32", 7 0, L_000001d3accadc10;  1 drivers
v000001d3accab480_0 .net *"_ivl_34", 7 0, L_000001d3accacd10;  1 drivers
v000001d3accab340_0 .net *"_ivl_36", 7 0, L_000001d3accac270;  1 drivers
v000001d3accab0c0_0 .net *"_ivl_41", 0 0, L_000001d3accac310;  1 drivers
L_000001d3accae208 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001d3accaa940_0 .net/2u *"_ivl_42", 3 0, L_000001d3accae208;  1 drivers
v000001d3accaaee0_0 .net *"_ivl_45", 3 0, L_000001d3accac1d0;  1 drivers
v000001d3accabac0_0 .net *"_ivl_46", 7 0, L_000001d3accac450;  1 drivers
L_000001d3accae250 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001d3accaa760_0 .net/2u *"_ivl_48", 3 0, L_000001d3accae250;  1 drivers
v000001d3accab5c0_0 .net *"_ivl_5", 1 0, L_000001d3accad670;  1 drivers
v000001d3accaa260_0 .net *"_ivl_51", 3 0, L_000001d3accac3b0;  1 drivers
v000001d3accaa800_0 .net *"_ivl_52", 7 0, L_000001d3accac4f0;  1 drivers
v000001d3accaa9e0_0 .net *"_ivl_54", 7 0, L_000001d3accace50;  1 drivers
v000001d3accabe80_0 .net *"_ivl_6", 7 0, L_000001d3accad8f0;  1 drivers
L_000001d3accae130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d3accab8e0_0 .net/2u *"_ivl_8", 5 0, L_000001d3accae130;  1 drivers
v000001d3accabca0_0 .net "acc_imm", 0 0, v000001d3acc411b0_0;  1 drivers
v000001d3accaa3a0_0 .net "acc_in", 7 0, L_000001d3accacdb0;  1 drivers
v000001d3accabd40_0 .net "acc_out", 7 0, v000001d3acca6d80_0;  1 drivers
v000001d3accab520_0 .net "acc_we", 0 0, v000001d3acc414d0_0;  1 drivers
v000001d3accaad00_0 .net "alu_mux", 0 0, v000001d3acc40030_0;  1 drivers
v000001d3accaa120_0 .net "alu_out_mux", 0 0, v000001d3acc41110_0;  1 drivers
v000001d3accab020_0 .net "carry", 0 0, v000001d3acc40fd0_0;  alias, 1 drivers
v000001d3accab700_0 .net "clk", 0 0, v000001d3accadd50_0;  alias, 1 drivers
v000001d3accaac60_0 .net "data_imm", 0 0, v000001d3acc3fbd0_0;  1 drivers
v000001d3accaba20_0 .net "data_in", 7 0, L_000001d3accacb30;  1 drivers
v000001d3accaae40_0 .net "data_out", 7 0, v000001d3acca7140_0;  1 drivers
v000001d3accab3e0_0 .net "ir_out", 7 0, v000001d3acca6c40_0;  alias, 1 drivers
v000001d3accaaa80_0 .net "ir_we", 0 0, v000001d3acc3fc70_0;  1 drivers
v000001d3accaaf80_0 .net "mar_in", 7 0, L_000001d3accad030;  1 drivers
v000001d3accabde0_0 .net "mar_mux", 0 0, v000001d3acc3fdb0_0;  1 drivers
v000001d3accabf20_0 .net "mar_out", 7 0, v000001d3acca6b00_0;  1 drivers
v000001d3accaa080_0 .net "mar_we", 0 0, v000001d3acc3ff90_0;  1 drivers
v000001d3accab980_0 .net "mbr_in", 7 0, L_000001d3accf79b0;  1 drivers
v000001d3accabb60_0 .net "mbr_mux", 0 0, v000001d3acc400d0_0;  1 drivers
v000001d3accab160_0 .net "mbr_out", 7 0, v000001d3acca6ec0_0;  1 drivers
v000001d3accab200_0 .net "mbr_we", 0 0, v000001d3acc2a880_0;  1 drivers
v000001d3accab840_0 .net "mode", 2 0, v000001d3acc2a060_0;  1 drivers
v000001d3accabc00_0 .net "pc_inc", 0 0, v000001d3acc2a1a0_0;  1 drivers
v000001d3accab2a0_0 .net "pc_out", 7 0, v000001d3acca7a00_0;  alias, 1 drivers
v000001d3accaa300_0 .net "ram_addr", 7 0, L_000001d3acc46780;  alias, 1 drivers
v000001d3accab660_0 .net "ram_data", 7 0, L_000001d3acc46320;  alias, 1 drivers
v000001d3accaa440_0 .net "ram_out", 7 0, L_000001d3acc46a20;  alias, 1 drivers
v000001d3accaa4e0_0 .net "ram_we", 0 0, v000001d3acc2a380_0;  alias, 1 drivers
v000001d3accaa620_0 .net "rf_mux", 0 0, v000001d3acc2a4c0_0;  1 drivers
v000001d3accaa6c0_0 .net "rf_we", 0 0, v000001d3acc2a560_0;  1 drivers
v000001d3accaa8a0_0 .net "select", 1 0, v000001d3acca6e20_0;  1 drivers
v000001d3accaab20_0 .net "test_A", 7 0, L_000001d3acc468d0;  alias, 1 drivers
v000001d3accaabc0_0 .net "test_Acc", 7 0, L_000001d3acc46f60;  alias, 1 drivers
v000001d3accaada0_0 .net "test_B", 7 0, L_000001d3acc46710;  alias, 1 drivers
v000001d3accadcb0_0 .net "test_C", 7 0, L_000001d3acc46cc0;  alias, 1 drivers
v000001d3accac770_0 .net "test_D", 7 0, L_000001d3acc465c0;  alias, 1 drivers
v000001d3accad0d0_0 .net "test_state", 7 0, v000001d3acca7b40_0;  alias, 1 drivers
v000001d3accad530_0 .net "y", 7 0, L_000001d3accf7050;  1 drivers
v000001d3accac950_0 .net "z", 7 0, v000001d3acc412f0_0;  1 drivers
v000001d3accad170_0 .net "zero", 0 0, v000001d3acc40490_0;  alias, 1 drivers
L_000001d3accac630 .part v000001d3acca6c40_0, 1, 1;
L_000001d3accad670 .part v000001d3acca6c40_0, 0, 2;
L_000001d3accad8f0 .concat [ 2 6 0 0], L_000001d3accad670, L_000001d3accae0e8;
L_000001d3accaca90 .part v000001d3acca6c40_0, 0, 2;
L_000001d3accad990 .concat [ 2 6 0 0], L_000001d3accaca90, L_000001d3accae130;
L_000001d3accada30 .functor MUXZ 8, L_000001d3accad990, L_000001d3accad8f0, L_000001d3accac630, C4<>;
L_000001d3accac130 .functor MUXZ 8, v000001d3acca6ec0_0, v000001d3acca6d80_0, v000001d3acc2a4c0_0, C4<>;
L_000001d3accacb30 .functor MUXZ 8, L_000001d3accac130, L_000001d3accada30, v000001d3acc3fbd0_0, C4<>;
L_000001d3accacf90 .part v000001d3acca6c40_0, 1, 1;
L_000001d3accadad0 .part v000001d3acca6c40_0, 0, 2;
L_000001d3accacc70 .concat [ 2 6 0 0], L_000001d3accadad0, L_000001d3accae178;
L_000001d3accadb70 .part v000001d3acca6c40_0, 0, 2;
L_000001d3accadc10 .concat [ 2 6 0 0], L_000001d3accadb70, L_000001d3accae1c0;
L_000001d3accacd10 .functor MUXZ 8, L_000001d3accadc10, L_000001d3accacc70, L_000001d3accacf90, C4<>;
L_000001d3accac270 .functor MUXZ 8, v000001d3acc412f0_0, v000001d3acca7140_0, v000001d3acc41110_0, C4<>;
L_000001d3accacdb0 .functor MUXZ 8, L_000001d3accac270, L_000001d3accacd10, v000001d3acc411b0_0, C4<>;
L_000001d3accac310 .part v000001d3acca6c40_0, 3, 1;
L_000001d3accac1d0 .part v000001d3acca6c40_0, 0, 4;
L_000001d3accac450 .concat [ 4 4 0 0], L_000001d3accac1d0, L_000001d3accae208;
L_000001d3accac3b0 .part v000001d3acca6c40_0, 0, 4;
L_000001d3accac4f0 .concat [ 4 4 0 0], L_000001d3accac3b0, L_000001d3accae250;
L_000001d3accace50 .functor MUXZ 8, L_000001d3accac4f0, L_000001d3accac450, L_000001d3accac310, C4<>;
L_000001d3accad030 .functor MUXZ 8, v000001d3acca7a00_0, L_000001d3accace50, v000001d3acc3fdb0_0, C4<>;
L_000001d3accf7050 .functor MUXZ 8, v000001d3acca6ec0_0, v000001d3acca7140_0, v000001d3acc40030_0, C4<>;
L_000001d3accf79b0 .functor MUXZ 8, L_000001d3acc46a20, v000001d3acca7140_0, v000001d3acc400d0_0, C4<>;
S_000001d3acbd6370 .scope module, "alu" "ALU" 4 44, 5 2 0, S_000001d3acbd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 8 "in2";
    .port_info 2 /INPUT 3 "Mode";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "flag_zero";
    .port_info 5 /OUTPUT 1 "flag_carry";
v000001d3acc3fe50_0 .net "Mode", 2 0, v000001d3acc2a060_0;  alias, 1 drivers
v000001d3acc40fd0_0 .var "flag_carry", 0 0;
v000001d3acc40490_0 .var "flag_zero", 0 0;
v000001d3acc40c10_0 .net "in1", 7 0, v000001d3acca6d80_0;  alias, 1 drivers
v000001d3acc40f30_0 .net "in2", 7 0, L_000001d3accf7050;  alias, 1 drivers
v000001d3acc412f0_0 .var "out", 7 0;
E_000001d3acc3bf30 .event anyedge, v000001d3acc3fe50_0, v000001d3acc40f30_0, v000001d3acc40c10_0;
S_000001d3acc0a600 .scope module, "cu" "CU" 4 48, 6 1 0, S_000001d3acbd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "CU_in";
    .port_info 1 /INPUT 1 "CU_clk";
    .port_info 2 /OUTPUT 3 "Mode";
    .port_info 3 /OUTPUT 2 "Select";
    .port_info 4 /OUTPUT 8 "State";
    .port_info 5 /OUTPUT 1 "MBR_we";
    .port_info 6 /OUTPUT 1 "IR_we";
    .port_info 7 /OUTPUT 1 "PC_inc";
    .port_info 8 /OUTPUT 1 "RF_we";
    .port_info 9 /OUTPUT 1 "Acc_we";
    .port_info 10 /OUTPUT 1 "MAR_we";
    .port_info 11 /OUTPUT 1 "RAM_we";
    .port_info 12 /OUTPUT 1 "ALU_mux";
    .port_info 13 /OUTPUT 1 "RF_mux";
    .port_info 14 /OUTPUT 1 "ALU_out_mux";
    .port_info 15 /OUTPUT 1 "MAR_mux";
    .port_info 16 /OUTPUT 1 "MBR_mux";
    .port_info 17 /OUTPUT 1 "Data_imm";
    .port_info 18 /OUTPUT 1 "Acc_imm";
P_000001d3acbeb120 .param/l "s0" 0 6 11, +C4<00000000000000000000000000000000>;
P_000001d3acbeb158 .param/l "s1" 0 6 11, +C4<00000000000000000000000000000001>;
P_000001d3acbeb190 .param/l "s10" 0 6 11, +C4<00000000000000000000000000001010>;
P_000001d3acbeb1c8 .param/l "s11" 0 6 11, +C4<00000000000000000000000000001011>;
P_000001d3acbeb200 .param/l "s12" 0 6 11, +C4<00000000000000000000000000001100>;
P_000001d3acbeb238 .param/l "s13" 0 6 11, +C4<00000000000000000000000000001101>;
P_000001d3acbeb270 .param/l "s14" 0 6 11, +C4<00000000000000000000000000001110>;
P_000001d3acbeb2a8 .param/l "s15" 0 6 11, +C4<00000000000000000000000000001111>;
P_000001d3acbeb2e0 .param/l "s16" 0 6 11, +C4<00000000000000000000000000010000>;
P_000001d3acbeb318 .param/l "s17" 0 6 11, +C4<00000000000000000000000000010001>;
P_000001d3acbeb350 .param/l "s2" 0 6 11, +C4<00000000000000000000000000000010>;
P_000001d3acbeb388 .param/l "s3" 0 6 11, +C4<00000000000000000000000000000011>;
P_000001d3acbeb3c0 .param/l "s4" 0 6 11, +C4<00000000000000000000000000000100>;
P_000001d3acbeb3f8 .param/l "s5" 0 6 11, +C4<00000000000000000000000000000101>;
P_000001d3acbeb430 .param/l "s6" 0 6 11, +C4<00000000000000000000000000000110>;
P_000001d3acbeb468 .param/l "s7" 0 6 11, +C4<00000000000000000000000000000111>;
P_000001d3acbeb4a0 .param/l "s8" 0 6 11, +C4<00000000000000000000000000001000>;
P_000001d3acbeb4d8 .param/l "s9" 0 6 11, +C4<00000000000000000000000000001001>;
v000001d3acc40030_0 .var "ALU_mux", 0 0;
v000001d3acc41110_0 .var "ALU_out_mux", 0 0;
v000001d3acc411b0_0 .var "Acc_imm", 0 0;
v000001d3acc414d0_0 .var "Acc_we", 0 0;
v000001d3acc41570_0 .net "CU_clk", 0 0, v000001d3accadd50_0;  alias, 1 drivers
v000001d3acc3fb30_0 .net "CU_in", 7 0, v000001d3acca6c40_0;  alias, 1 drivers
v000001d3acc3fbd0_0 .var "Data_imm", 0 0;
v000001d3acc3fc70_0 .var "IR_we", 0 0;
v000001d3acc3fdb0_0 .var "MAR_mux", 0 0;
v000001d3acc3ff90_0 .var "MAR_we", 0 0;
v000001d3acc400d0_0 .var "MBR_mux", 0 0;
v000001d3acc2a880_0 .var "MBR_we", 0 0;
v000001d3acc2a060_0 .var "Mode", 2 0;
v000001d3acc2a1a0_0 .var "PC_inc", 0 0;
v000001d3acc2a380_0 .var "RAM_we", 0 0;
v000001d3acc2a4c0_0 .var "RF_mux", 0 0;
v000001d3acc2a560_0 .var "RF_we", 0 0;
v000001d3acca6e20_0 .var "Select", 1 0;
v000001d3acca7b40_0 .var "State", 7 0;
v000001d3acca6060_0 .var "next_State", 7 0;
E_000001d3acc3c3f0 .event anyedge, v000001d3acca7b40_0;
S_000001d3acbdc2b0 .scope module, "ir" "IR" 4 38, 7 1 0, S_000001d3acbd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IR_in";
    .port_info 1 /OUTPUT 8 "IR_out";
    .port_info 2 /INPUT 1 "IR_we";
    .port_info 3 /INPUT 1 "IR_clk";
v000001d3acca7dc0_0 .net "IR_clk", 0 0, v000001d3accadd50_0;  alias, 1 drivers
v000001d3acca76e0_0 .net "IR_in", 7 0, v000001d3acca6ec0_0;  alias, 1 drivers
v000001d3acca6c40_0 .var "IR_out", 7 0;
v000001d3acca7820_0 .net "IR_we", 0 0, v000001d3acc3fc70_0;  alias, 1 drivers
S_000001d3acbdc440 .scope module, "mar" "MAR" 4 46, 8 1 0, S_000001d3acbd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "MAR_in";
    .port_info 1 /OUTPUT 8 "MAR_out";
    .port_info 2 /INPUT 1 "MAR_we";
    .port_info 3 /INPUT 1 "MAR_clk";
v000001d3acca70a0_0 .net "MAR_clk", 0 0, v000001d3accadd50_0;  alias, 1 drivers
v000001d3acca6240_0 .net "MAR_in", 7 0, L_000001d3accad030;  alias, 1 drivers
v000001d3acca7be0_0 .net "MAR_next", 7 0, L_000001d3accad5d0;  1 drivers
v000001d3acca6b00_0 .var "MAR_out", 7 0;
v000001d3acca6740_0 .net "MAR_we", 0 0, v000001d3acc3ff90_0;  alias, 1 drivers
L_000001d3accad5d0 .functor MUXZ 8, v000001d3acca6b00_0, L_000001d3accad030, v000001d3acc3ff90_0, C4<>;
S_000001d3acbdc5d0 .scope module, "mbr" "MBR" 4 36, 9 1 0, S_000001d3acbd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "MBR_in";
    .port_info 1 /OUTPUT 8 "MBR_out";
    .port_info 2 /INPUT 1 "MBR_we";
    .port_info 3 /INPUT 1 "MBR_clk";
v000001d3acca78c0_0 .net "MBR_clk", 0 0, v000001d3accadd50_0;  alias, 1 drivers
v000001d3acca7780_0 .net "MBR_in", 7 0, L_000001d3accf79b0;  alias, 1 drivers
v000001d3acca75a0_0 .net "MBR_next", 7 0, L_000001d3accad210;  1 drivers
v000001d3acca6ec0_0 .var "MBR_out", 7 0;
v000001d3acca6420_0 .net "MBR_we", 0 0, v000001d3acc2a880_0;  alias, 1 drivers
L_000001d3accad210 .functor MUXZ 8, v000001d3acca6ec0_0, L_000001d3accf79b0, v000001d3acc2a880_0, C4<>;
S_000001d3acbe6fd0 .scope module, "pc" "PC" 4 40, 10 1 0, S_000001d3acbd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PC_clk";
    .port_info 1 /INPUT 1 "PC_inc";
    .port_info 2 /OUTPUT 8 "PC_out";
v000001d3acca6ba0_0 .net "PC_clk", 0 0, v000001d3accadd50_0;  alias, 1 drivers
v000001d3acca7960_0 .net "PC_inc", 0 0, v000001d3acc2a1a0_0;  alias, 1 drivers
v000001d3acca6ce0_0 .net "PC_next", 7 0, L_000001d3accad350;  1 drivers
v000001d3acca7a00_0 .var "PC_out", 7 0;
L_000001d3accae0a0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001d3acca7f00_0 .net/2u *"_ivl_0", 7 0, L_000001d3accae0a0;  1 drivers
v000001d3acca6560_0 .net *"_ivl_2", 7 0, L_000001d3accac9f0;  1 drivers
L_000001d3accac9f0 .arith/sum 8, v000001d3acca7a00_0, L_000001d3accae0a0;
L_000001d3accad350 .functor MUXZ 8, v000001d3acca7a00_0, L_000001d3accac9f0, v000001d3acc2a1a0_0, C4<>;
S_000001d3acbe7160 .scope module, "register" "Register" 4 42, 11 2 0, S_000001d3acbd60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Select";
    .port_info 1 /INPUT 1 "Reg_clk";
    .port_info 2 /INPUT 1 "RF_we";
    .port_info 3 /INPUT 1 "Acc_we";
    .port_info 4 /INPUT 8 "Data_in";
    .port_info 5 /INPUT 8 "Acc_in";
    .port_info 6 /OUTPUT 8 "Data_out";
    .port_info 7 /OUTPUT 8 "Acc_out";
    .port_info 8 /OUTPUT 8 "A_out";
    .port_info 9 /OUTPUT 8 "B_out";
    .port_info 10 /OUTPUT 8 "C_out";
    .port_info 11 /OUTPUT 8 "D_out";
L_000001d3acc468d0 .functor BUFZ 8, v000001d3acca7640_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d3acc46710 .functor BUFZ 8, v000001d3acca6f60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d3acc46cc0 .functor BUFZ 8, v000001d3acca7000_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001d3acc465c0 .functor BUFZ 8, v000001d3acca6100_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001d3acca7640_0 .var "A", 7 0;
v000001d3acca73c0_0 .net "A_out", 7 0, L_000001d3acc468d0;  alias, 1 drivers
v000001d3acca69c0_0 .var "Acc", 7 0;
v000001d3acca67e0_0 .net "Acc_in", 7 0, L_000001d3accacdb0;  alias, 1 drivers
v000001d3acca6d80_0 .var "Acc_out", 7 0;
v000001d3acca7aa0_0 .net "Acc_we", 0 0, v000001d3acc414d0_0;  alias, 1 drivers
v000001d3acca6f60_0 .var "B", 7 0;
v000001d3acca7320_0 .net "B_out", 7 0, L_000001d3acc46710;  alias, 1 drivers
v000001d3acca7000_0 .var "C", 7 0;
v000001d3acca66a0_0 .net "C_out", 7 0, L_000001d3acc46cc0;  alias, 1 drivers
v000001d3acca6100_0 .var "D", 7 0;
v000001d3acca7d20_0 .net "D_out", 7 0, L_000001d3acc465c0;  alias, 1 drivers
v000001d3acca64c0_0 .net "Data_in", 7 0, L_000001d3accacb30;  alias, 1 drivers
v000001d3acca7140_0 .var "Data_out", 7 0;
v000001d3acca6a60_0 .net "RF_we", 0 0, v000001d3acc2a560_0;  alias, 1 drivers
v000001d3acca7e60_0 .net "Reg_clk", 0 0, v000001d3accadd50_0;  alias, 1 drivers
v000001d3acca71e0_0 .net "Select", 1 0, v000001d3acca6e20_0;  alias, 1 drivers
E_000001d3acc3c0b0/0 .event anyedge, v000001d3acca6100_0, v000001d3acca7000_0, v000001d3acca6f60_0, v000001d3acca7640_0;
E_000001d3acc3c0b0/1 .event anyedge, v000001d3acca69c0_0, v000001d3acca6e20_0;
E_000001d3acc3c0b0 .event/or E_000001d3acc3c0b0/0, E_000001d3acc3c0b0/1;
    .scope S_000001d3acc19900;
T_0 ;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3acc40cb0, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3acc40cb0, 0, 4;
    %pushi/vec4 113, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3acc40cb0, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3acc40cb0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000001d3acc19900;
T_1 ;
    %wait E_000001d3acc3b930;
    %load/vec4 v000001d3acc40530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001d3acc40df0_0;
    %load/vec4 v000001d3acc40850_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3acc40cb0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d3acbdc5d0;
T_2 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001d3acca6ec0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_000001d3acbdc5d0;
T_3 ;
    %wait E_000001d3acc3b930;
    %load/vec4 v000001d3acca75a0_0;
    %assign/vec4 v000001d3acca6ec0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d3acbdc2b0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d3acca6c40_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_000001d3acbdc2b0;
T_5 ;
    %wait E_000001d3acc3b930;
    %load/vec4 v000001d3acca7820_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v000001d3acca76e0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v000001d3acca6c40_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v000001d3acca6c40_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d3acbe6fd0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d3acca7a00_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_000001d3acbe6fd0;
T_7 ;
    %wait E_000001d3acc3b930;
    %load/vec4 v000001d3acca6ce0_0;
    %assign/vec4 v000001d3acca7a00_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d3acbe7160;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d3acca7640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d3acca6f60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d3acca7000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d3acca6100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d3acca69c0_0, 0;
    %end;
    .thread T_8;
    .scope S_000001d3acbe7160;
T_9 ;
    %wait E_000001d3acc3b930;
    %load/vec4 v000001d3acca71e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001d3acca6a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.5, 8;
    %load/vec4 v000001d3acca64c0_0;
    %jmp/1 T_9.6, 8;
T_9.5 ; End of true expr.
    %load/vec4 v000001d3acca7640_0;
    %jmp/0 T_9.6, 8;
 ; End of false expr.
    %blend;
T_9.6;
    %assign/vec4 v000001d3acca7640_0, 0;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001d3acca6a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.7, 8;
    %load/vec4 v000001d3acca64c0_0;
    %jmp/1 T_9.8, 8;
T_9.7 ; End of true expr.
    %load/vec4 v000001d3acca6f60_0;
    %jmp/0 T_9.8, 8;
 ; End of false expr.
    %blend;
T_9.8;
    %assign/vec4 v000001d3acca6f60_0, 0;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001d3acca6a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.9, 8;
    %load/vec4 v000001d3acca64c0_0;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %load/vec4 v000001d3acca7000_0;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %assign/vec4 v000001d3acca7000_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v000001d3acca6a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.11, 8;
    %load/vec4 v000001d3acca64c0_0;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %load/vec4 v000001d3acca6100_0;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %assign/vec4 v000001d3acca6100_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %load/vec4 v000001d3acca7aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.13, 8;
    %load/vec4 v000001d3acca67e0_0;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %load/vec4 v000001d3acca69c0_0;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %assign/vec4 v000001d3acca69c0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d3acbe7160;
T_10 ;
    %wait E_000001d3acc3c0b0;
    %load/vec4 v000001d3acca71e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000001d3acca7640_0;
    %assign/vec4 v000001d3acca7140_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000001d3acca6f60_0;
    %assign/vec4 v000001d3acca7140_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000001d3acca7000_0;
    %assign/vec4 v000001d3acca7140_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v000001d3acca6100_0;
    %assign/vec4 v000001d3acca7140_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v000001d3acca69c0_0;
    %assign/vec4 v000001d3acca6d80_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d3acbd6370;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3acc40490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3acc40fd0_0, 0;
    %end;
    .thread T_11;
    .scope S_000001d3acbd6370;
T_12 ;
    %wait E_000001d3acc3bf30;
    %load/vec4 v000001d3acc3fe50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v000001d3acc40c10_0;
    %pad/u 9;
    %load/vec4 v000001d3acc40f30_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %assign/vec4 v000001d3acc412f0_0, 0;
    %assign/vec4 v000001d3acc40fd0_0, 0;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v000001d3acc40f30_0;
    %pad/u 9;
    %load/vec4 v000001d3acc40c10_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %assign/vec4 v000001d3acc412f0_0, 0;
    %assign/vec4 v000001d3acc40fd0_0, 0;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v000001d3acc40c10_0;
    %load/vec4 v000001d3acc40f30_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_12.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.8, 8;
T_12.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.8, 8;
 ; End of false expr.
    %blend;
T_12.8;
    %assign/vec4 v000001d3acc40490_0, 0;
    %load/vec4 v000001d3acc40c10_0;
    %load/vec4 v000001d3acc40f30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.10, 8;
T_12.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.10, 8;
 ; End of false expr.
    %blend;
T_12.10;
    %assign/vec4 v000001d3acc40fd0_0, 0;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v000001d3acc40c10_0;
    %load/vec4 v000001d3acc40f30_0;
    %and;
    %assign/vec4 v000001d3acc412f0_0, 0;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v000001d3acc40c10_0;
    %load/vec4 v000001d3acc40f30_0;
    %or;
    %assign/vec4 v000001d3acc412f0_0, 0;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v000001d3acc40c10_0;
    %load/vec4 v000001d3acc40f30_0;
    %xor;
    %assign/vec4 v000001d3acc412f0_0, 0;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %load/vec4 v000001d3acc412f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001d3acc40490_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001d3acbdc440;
T_13 ;
    %wait E_000001d3acc3b930;
    %load/vec4 v000001d3acca7be0_0;
    %assign/vec4 v000001d3acca6b00_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000001d3acc0a600;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d3acca7b40_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_000001d3acc0a600;
T_15 ;
    %wait E_000001d3acc3b930;
    %load/vec4 v000001d3acca6060_0;
    %assign/vec4 v000001d3acca7b40_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d3acc0a600;
T_16 ;
    %wait E_000001d3acc3c3f0;
    %load/vec4 v000001d3acca7b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %jmp T_16.17;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc2a880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc3fc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc2a1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc2a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc414d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc3ff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc2a380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc40030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc2a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc41110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc3fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc400d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc3fbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc411b0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc3ff90_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc2a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc3fc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc2a1a0_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc3fc70_0, 0, 1;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.22, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.24, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.28, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.30, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.31, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.32, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.33, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.18 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.19 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.20 ;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_16.36, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_16.37, 8;
T_16.36 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_16.37, 8;
 ; End of false expr.
    %blend;
T_16.37;
    %pad/s 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.21 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.22 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.23 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.24 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.25 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.26 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.27 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.28 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.29 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.30 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.31 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.32 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.33 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.35;
T_16.35 ;
    %pop/vec4 1;
    %jmp T_16.17;
T_16.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc3ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc3fdb0_0, 0, 1;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 4, 4, 4;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_16.38, 8;
    %pushi/vec4 14, 0, 32;
    %jmp/1 T_16.39, 8;
T_16.38 ; End of true expr.
    %pushi/vec4 16, 0, 32;
    %jmp/0 T_16.39, 8;
 ; End of false expr.
    %blend;
T_16.39;
    %pad/s 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc414d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc41110_0, 0, 1;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 2, 0, 2;
    %store/vec4 v000001d3acca6e20_0, 0, 2;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc3fbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a560_0, 0, 1;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 2, 2, 3;
    %store/vec4 v000001d3acca6e20_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc414d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc41110_0, 0, 1;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 2, 0, 2;
    %store/vec4 v000001d3acca6e20_0, 0, 2;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc411b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc414d0_0, 0, 1;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.9 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc414d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc41110_0, 0, 1;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 2, 2, 3;
    %store/vec4 v000001d3acca6e20_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc411b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc414d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc40030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc41110_0, 0, 1;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 2, 2, 3;
    %store/vec4 v000001d3acca6e20_0, 0, 2;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.40, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.42, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.43, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.44, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.45, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.46, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.47, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.48, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.49, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.50, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.51, 6;
    %jmp T_16.52;
T_16.40 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.41 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.42 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.43 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.44 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.45 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.46 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.47 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.48 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.49 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.50 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.51 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %jmp T_16.52;
T_16.52 ;
    %pop/vec4 1;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc414d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc40030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a4c0_0, 0, 1;
    %load/vec4 v000001d3acc3fb30_0;
    %parti/s 2, 2, 3;
    %store/vec4 v000001d3acca6e20_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d3acc2a060_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc3fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc3ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a880_0, 0, 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc2a880_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3acca6e20_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc3fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc3ff90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d3acca6e20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc400d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a880_0, 0, 1;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc400d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3acc2a880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d3acc2a380_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d3acca6060_0, 0, 8;
    %jmp T_16.17;
T_16.17 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001d3acc19770;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d3accadd50_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_000001d3acc19770;
T_18 ;
    %delay 1, 0;
    %load/vec4 v000001d3accadd50_0;
    %inv;
    %assign/vec4 v000001d3accadd50_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_000001d3acc19770;
T_19 ;
    %vpi_call 2 25 "$monitor", $time, "\011state=s:%d,A=%b,B=%b,C=%b,D=%b,Acc=%b,PC=%b,IR=%b,Zero=%b,Carry=%b", v000001d3accad850_0, v000001d3accadf30_0, v000001d3accaddf0_0, v000001d3accac8b0_0, v000001d3accad710_0, v000001d3accac6d0_0, v000001d3accad7b0_0, v000001d3accac090_0, v000001d3accade90_0, v000001d3accac590_0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001d3acc19770;
T_20 ;
    %delay 8500, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "microcomputer.v";
    "./memory.v";
    "microprocessor.v";
    "./alu.v";
    "./cu.v";
    "./ir.v";
    "./mar.v";
    "./mbr.v";
    "./pc.v";
    "./register.v";
