#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan 11 23:41:07 2019
# Process ID: 458680
# Current directory: C:/Users/user/Desktop/vga2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent458492 C:\Users\user\Desktop\vga2\vga2.xpr
# Log file: C:/Users/user/Desktop/vga2/vivado.log
# Journal file: C:/Users/user/Desktop/vga2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/vga2/vga2.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {100800} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/user/Desktop/Final_file/Picture.coe}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
generate_target all [get_files  c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
export_ip_user_files -of_objects [get_files c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/Users/user/Desktop/vga2/vga2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/Desktop/vga2/vga2.ip_user_files -ipstatic_source_dir C:/Users/user/Desktop/vga2/vga2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/Desktop/vga2/vga2.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/vga2/vga2.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/vga2/vga2.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/vga2/vga2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -reset -force -quiet
remove_files  c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_1} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {100800} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/user/Desktop/Final_file/Picture.coe}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
generate_target all [get_files  c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
export_ip_user_files -of_objects [get_files c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/user/Desktop/vga2/vga2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/Users/user/Desktop/vga2/vga2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/Desktop/vga2/vga2.ip_user_files -ipstatic_source_dir C:/Users/user/Desktop/vga2/vga2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/Desktop/vga2/vga2.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/vga2/vga2.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/vga2/vga2.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/vga2/vga2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
