Adder chips
all the functions performed by digital computers——not only arithmetic operations——can be reduced to adding binary numbers.Therefore, constructive understanding of binary addition holds the key to understanding many fundamental operations performed by the computer's hardware.

Fixed word size: Yet computers are finite machines that use a fixed word size for representing numbers.

`word size` is a common hardware term used for specifying the number of bits that computers use for representing a basic chunk of information——in this case, integer values.

Typically, 8-, 16-, 32-, or 64-bit registers are used for representing integers. The fixed word size implies that there is a limit on the number of values that these registers can represent.

For example, suppose we use 8-bit registers for representing integers. This representation can code $2^8$ = 256 different tings. 

### 2.4 signed binary numbers

two's complement, also known as radix complement

In a binary system that uses a word size of n bits, the two's complement binary code that represents negative x is taken to be the code that represents $2^n - x$. For example, in a 4-bit binary system, -7 is represented using the binary code associated with $2^4 - 7=9$, which happens to be 1001. Recalling that +7 is represented by 0111, we see that $1001 + 0111 = 0000$ (ignoring the overflow bit)

### 2.5 adders

- half-adder: designed to add two bits
- full-adder: designed to add three bits
- adder: designed to add two n-bit numbers

full-adder chip can be realized from two half-adders

```hdl
CHIP HalfAdder {
IN a, b; // 1-bit inputs
OUT sum, // Right bit of a + b
carry; // Left bit of a + b

PARTS:
	Xor(a = a, b = b, out = sum);
	And(a = a, b = b, out = carry);
}

CHIP FullAdder {
IN a, b, c; // 1-bit inputs
OUT sum, // Right bit of a + b + c
carry; // Left bit of a + b + c

PARTS:
HalfAdder(a= a, b= b, sum= s1, carry= c1);
HalfAdder(a= c, b= s1, sum= sum, carry= c2);
Or(a= c1, b= c2, out= carry);
}

CHIP Add16 {
    IN a[16], b[16];
    OUT out[16];

    PARTS:
    //// Replace this comment with your code.
    HalfAdder(a= a[0], b= b[0], sum= out[0], carry= c0);
    FullAdder(a= a[1], b= b[1], c= c0, sum= out[1], carry= c1);
    FullAdder(a= a[2], b= b[2], c= c1, sum= out[2], carry= c2);
    FullAdder(a= a[3], b= b[3], c= c2, sum= out[3], carry= c3);
    FullAdder(a= a[4], b= b[4], c= c3, sum= out[4], carry= c4);
    FullAdder(a= a[5], b= b[5], c= c4, sum= out[5], carry= c5);
    FullAdder(a= a[6], b= b[6], c= c5, sum= out[6], carry= c6);
    FullAdder(a= a[7], b= b[7], c= c6, sum= out[7], carry= c7);
    FullAdder(a= a[8], b= b[8], c= c7, sum= out[8], carry= c8);
    FullAdder(a= a[9], b= b[9], c= c8, sum= out[9], carry= c9);
    FullAdder(a= a[10], b= b[10], c= c9, sum= out[10], carry= c10);
    FullAdder(a= a[11], b= b[11], c= c10, sum= out[11], carry= c11);
    FullAdder(a= a[12], b= b[12], c= c11, sum= out[12], carry= c12);
    FullAdder(a= a[13], b= b[13], c= c12, sum= out[13], carry= c13);
    FullAdder(a= a[14], b= b[14], c= c13, sum= out[14], carry= c14);
    FullAdder(a= a[15], b= b[15], c= c14, sum= out[15], carry= c15);
}

/**
 * 16-bit incrementer:
 * out = in + 1
 */
CHIP Inc16 {
    IN in[16];
    OUT out[16];

    PARTS:
    //// Replace this comment with your code.
    HalfAdder(a= in[0], b=true, sum= out[0], carry= c1);
    HalfAdder(a= in[1], b=c1, sum= out[1], carry= c2);
    HalfAdder(a= in[2], b=c2, sum= out[2], carry= c3);
    HalfAdder(a= in[3], b=c3, sum= out[3], carry= c4);
    HalfAdder(a= in[4], b=c4, sum= out[4], carry= c5);
    HalfAdder(a= in[5], b=c5, sum= out[5], carry= c6);
    HalfAdder(a= in[6], b=c6, sum= out[6], carry= c7);
    HalfAdder(a= in[7], b=c7, sum= out[7], carry= c8);
    HalfAdder(a= in[8], b=c8, sum= out[8], carry= c9);
    HalfAdder(a= in[9], b=c9, sum= out[9], carry= c10);
    HalfAdder(a= in[10], b=c10, sum= out[10], carry= c11);
    HalfAdder(a= in[11], b=c11, sum= out[11], carry= c12);
    HalfAdder(a= in[12], b=c12, sum= out[12], carry= c13);
    HalfAdder(a= in[13], b=c13, sum= out[13], carry= c14);
    HalfAdder(a= in[14], b=c14, sum= out[14], carry= c15);
    HalfAdder(a= in[15], b=c15, sum= out[15], carry= c16);
}

// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/2/ALU.hdl
/**
 * ALU (Arithmetic Logic Unit):
 * Computes out = one of the following functions:
 *                0, 1, -1,
 *                x, y, !x, !y, -x, -y,
 *                x + 1, y + 1, x - 1, y - 1,
 *                x + y, x - y, y - x,
 *                x & y, x | y
 * on the 16-bit inputs x, y,
 * according to the input bits zx, nx, zy, ny, f, no.
 * In addition, computes the two output bits:
 * if (out == 0) zr = 1, else zr = 0
 * if (out < 0)  ng = 1, else ng = 0
 */
// Implementation: Manipulates the x and y inputs
// and operates on the resulting values, as follows:
// if (zx == 1) sets x = 0        // 16-bit constant
// if (nx == 1) sets x = !x       // bitwise not
// if (zy == 1) sets y = 0        // 16-bit constant
// if (ny == 1) sets y = !y       // bitwise not
// if (f == 1)  sets out = x + y  // integer 2's complement addition
// if (f == 0)  sets out = x & y  // bitwise and
// if (no == 1) sets out = !out   // bitwise not

CHIP ALU {
    IN  
        x[16], y[16],  // 16-bit inputs        
        zx, // zero the x input?
        nx, // negate the x input?
        zy, // zero the y input?
        ny, // negate the y input?
        f,  // compute (out = x + y) or (out = x & y)?
        no; // negate the out output?
    OUT 
        out[16], // 16-bit output
        zr,      // if (out == 0) equals 1, else 0
        ng;      // if (out < 0)  equals 1, else 0

    PARTS:
    //// Replace this comment with your code.
    //zx
    Mux16(a= x, b= false, sel= zx, out= x1);
    //nx
    Not16(in= x1, out= x2);
    Mux16(a= x1, b= x2, sel= nx, out= x3);
    //zy
    Mux16(a= y, b= false, sel= zy, out= y1);
    //ny
    Not16(in= y1, out= y2);
    Mux16(a= y1, b= y2, sel= ny, out= y3);  
    //f
    Add16(a = x3, b = y3, out = o3);
    And16(a= x3, b= y3, out= o4);
    Mux16(a= o4, b= o3, sel= f, out= o5);
    //no
    Not16(in= o5, out= o6);
    //Mux16(a= o5, b= o6, sel= no, out= out);
    Mux16(a=o5, b=o6, sel=no, out[0..7]=out1, out[8..15]=out2, out=out, out[15]=ng);
    //zr
    Or8Way(in= out1, out= o7);
    Or8Way(in= out2, out= o8);
    Or(a= o7, b= o8, out= nz);
    Not(in= nz, out= zr);
}// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/2/ALU.hdl
/**
 * ALU (Arithmetic Logic Unit):
 * Computes out = one of the following functions:
 *                0, 1, -1,
 *                x, y, !x, !y, -x, -y,
 *                x + 1, y + 1, x - 1, y - 1,
 *                x + y, x - y, y - x,
 *                x & y, x | y
 * on the 16-bit inputs x, y,
 * according to the input bits zx, nx, zy, ny, f, no.
 * In addition, computes the two output bits:
 * if (out == 0) zr = 1, else zr = 0
 * if (out < 0)  ng = 1, else ng = 0
 */
// Implementation: Manipulates the x and y inputs
// and operates on the resulting values, as follows:
// if (zx == 1) sets x = 0        // 16-bit constant
// if (nx == 1) sets x = !x       // bitwise not
// if (zy == 1) sets y = 0        // 16-bit constant
// if (ny == 1) sets y = !y       // bitwise not
// if (f == 1)  sets out = x + y  // integer 2's complement addition
// if (f == 0)  sets out = x & y  // bitwise and
// if (no == 1) sets out = !out   // bitwise not

CHIP ALU {
    IN  
        x[16], y[16],  // 16-bit inputs        
        zx, // zero the x input?
        nx, // negate the x input?
        zy, // zero the y input?
        ny, // negate the y input?
        f,  // compute (out = x + y) or (out = x & y)?
        no; // negate the out output?
    OUT 
        out[16], // 16-bit output
        zr,      // if (out == 0) equals 1, else 0
        ng;      // if (out < 0)  equals 1, else 0

    PARTS:
    //// Replace this comment with your code.
    //zx
    Mux16(a= x, b= false, sel= zx, out= x1);
    //nx
    Not16(in= x1, out= x2);
    Mux16(a= x1, b= x2, sel= nx, out= x3);
    //zy
    Mux16(a= y, b= false, sel= zy, out= y1);
    //ny
    Not16(in= y1, out= y2);
    Mux16(a= y1, b= y2, sel= ny, out= y3);  
    //f
    Add16(a = x3, b = y3, out = o3);
    And16(a= x3, b= y3, out= o4);
    Mux16(a= o4, b= o3, sel= f, out= o5);
    //no
    Not16(in= o5, out= o6);
    //Mux16(a= o5, b= o6, sel= no, out= out);
    Mux16(a=o5, b=o6, sel=no, out[0..7]=out1, out[8..15]=out2, out=out, out[15]=ng);
    //zr
    Or8Way(in= out1, out= o7);
    Or8Way(in= out2, out= o8);
    Or(a= o7, b= o8, out= nz);
    Not(in= nz, out= zr);
}
```







