ACPI_STATE_CIR_BIT	,	V_66
parent	,	V_139
fintek_cir_ldev_init	,	F_19
spin_lock_init	,	F_49
fintek_config_mode_disable	,	F_9
fintek_shutdown	,	F_65
ir_raw_event_store_with_filter	,	F_29
fintek_probe	,	F_40
dev	,	V_114
CR_DATA_PORT	,	V_125
" * CR CIR IRQ NUM:   0x%x\n"	,	L_4
ldev	,	V_11
datasize	,	V_70
state	,	V_150
"pulse"	,	L_19
pnp_irq	,	F_47
fintek_cir_reg_read	,	F_12
pnp_set_drvdata	,	F_50
fintek_disable_cir	,	F_37
"%s called"	,	L_37
vendor_minor	,	V_29
KERN_WARNING	,	V_49
fintek	,	V_2
subcmd	,	V_69
GCR_CHIP_ID_LO	,	V_45
request_irq	,	F_53
CIR_TX_CONTROL	,	V_23
version	,	V_138
pnp_irq_valid	,	F_45
pnp_port_len	,	F_48
"IR PNP IRQ not valid!\n"	,	L_34
GFP_KERNEL	,	V_121
rc_set_allowed_protocols	,	F_51
fintek_enable_wake	,	F_22
"%s firing"	,	L_30
""	,	L_25
IRQ_NONE	,	V_109
driver_type	,	V_126
"%s: Dump CIR logical device registers:\n"	,	L_2
free_irq	,	F_56
CIR_STATUS	,	V_20
rc_allocate_device	,	F_42
CIR_STATUS_TX_FINISH	,	V_103
pnp_dev	,	V_116
" * TX_CONTROL: 0x%x\n"	,	L_9
EBUSY	,	V_145
vendor	,	V_32
rdev	,	V_95
" RXTO"	,	L_28
fintek_cir_isr	,	F_33
close	,	V_130
CIR_CONTROL	,	V_21
fintek_cr_read	,	F_4
chip	,	V_33
US_TO_NS	,	F_28
u8	,	T_1
cir_port_len	,	V_57
CIR_STATUS_IRQ_EN	,	V_58
pr_info	,	F_14
i	,	V_84
irq	,	V_107
sample	,	V_82
buf	,	V_86
ir_raw_event_handle	,	F_30
LOGICAL_DEV_DISABLE	,	V_112
CIR_STATUS_IRQ_MASK	,	V_59
"ir_class reg: 0x%02x"	,	L_13
pnp_register_driver	,	F_67
KERN_NOTICE	,	V_149
rc_unregister_device	,	F_62
open	,	V_129
GCR_VENDOR_ID_HI	,	V_46
fintek_driver	,	V_151
"%s: Dump CIR registers:\n"	,	L_5
" * CR CIR BASE ADDR: 0x%x\n"	,	L_3
CIR_CR_BASE_ADDR_LO	,	V_18
CIR_CR_CLASS	,	V_39
" * RX_DATA:    0x%x\n"	,	L_8
CMD_HEADER	,	V_88
ACPI_WAKE_EN_CIR_BIT	,	V_61
BUF_PULSE_BIT	,	V_90
chip_minor	,	V_27
reg	,	V_4
chip_major	,	V_26
SUBCMD	,	V_91
"driver has been successfully loaded\n"	,	L_36
portsel	,	V_30
rem	,	V_92
priv	,	V_115
rc_free_device	,	F_58
ret	,	V_34
" * STATUS:     0x%x\n"	,	L_6
LDEV_ACPI_WAKE_EN_REG	,	V_62
fintek_init	,	F_66
parser_state	,	V_87
"portsel reg: 0x%02x"	,	L_12
fintek_config_mode_enable	,	F_8
fintek_exit	,	F_68
pnp_unregister_driver	,	F_69
fintek_get_rx_ir_data	,	F_31
spin_unlock_irqrestore	,	F_18
" TXF"	,	L_26
fintek_lock	,	V_50
fintek_process_rx_ir_data	,	F_24
"Unknown vendor ID: 0x%04x"	,	L_14
CIR_STATUS_RX_TIMEOUT	,	V_105
" TXU"	,	L_27
input_phys	,	V_133
"Read Fintek vendor ID from chip"	,	L_15
fintek_hw_detect	,	F_15
cir_dump_regs	,	F_13
BUF_CMD_S_CARRIER	,	V_75
timeout	,	V_143
dev_err	,	F_44
duration	,	V_98
rc_register_device	,	F_54
CIR_STATUS_TX_UNDERRUN	,	V_104
kzalloc	,	F_41
fintek_dev	,	V_1
"%s: rem: 0x%02x"	,	L_17
IRQ_RETVAL	,	F_35
CIR_CR_DEV_EN	,	V_55
cir_irq	,	V_56
fintek_cmdsize	,	F_23
BUF_COMMAND_MASK	,	V_89
PARSE_IRDATA	,	V_94
hw_tx_capable	,	V_42
outb	,	F_3
" * CONTROL:    0x%x\n"	,	L_7
"Storing %s with duration %d"	,	L_18
BUF_HW_CMD_HEADER	,	V_72
" IRQEN"	,	L_24
CLASS_RX_ONLY	,	V_43
driver_name	,	V_140
fit_pr	,	F_16
"first portsel read was bunk, trying alt"	,	L_11
fintek_cir_regs_init	,	F_21
CR_INDEX_PORT	,	V_124
LOGICAL_DEV_ENABLE	,	V_54
ACPI_PME_CIR_BIT	,	V_63
pm_message_t	,	T_4
BUF_COMMAND_HEADER	,	V_74
ENOMEM	,	V_120
CR_INDEX_PORT2	,	V_37
LDEV_ACPI_PME_CLR_REG	,	V_65
fintek_cir_log_irqs	,	F_32
fit_dbg	,	F_2
CONFIG_REG_DISABLE	,	V_10
"%s done"	,	L_32
fintek_close	,	F_39
RC_DRIVER_IR_RAW	,	V_127
tmp	,	V_8
CLASS_RX_2TX	,	V_40
val	,	V_3
fintek_enable_cir_irq	,	F_20
LDEV_ACPI_STATE_REG	,	V_67
rawir	,	V_81
map_name	,	V_141
IRQ_HANDLED	,	V_111
rc_dev	,	V_113
"IRQ 0x%02x:%s%s%s%s%s"	,	L_23
__func__	,	V_5
BUF_CMD_G_REVISION	,	V_73
CIR_CR_BASE_ADDR_HI	,	V_17
cmd	,	V_68
CMD_DATA	,	V_96
CR_DATA_PORT2	,	V_38
status	,	V_102
ir_class	,	V_31
ENODEV	,	V_123
"%s: reg 0x%02x, val 0x%02x  (ip/dp: %02x/%02x)"	,	L_1
input_name	,	V_131
kfree	,	F_59
fintek_resume	,	F_64
flags	,	V_25
"IR PNP Port not valid!\n"	,	L_33
CIR_STATUS_RX_RECEIVE	,	V_106
ir_raw_event_reset	,	F_26
"space"	,	L_20
BUS_HOST	,	V_136
u16	,	T_2
rx_resolution	,	V_144
event	,	V_83
BUF_SAMPLE_MASK	,	V_99
cr_ip	,	V_6
CLASS_RX_1TX	,	V_41
product	,	V_137
BUF_CMD_S_TXMASK	,	V_79
exit_free_dev_rdev	,	V_122
"%s: sample: 0x%02x"	,	L_22
"%s exiting, IRSTS 0x%02x"	,	L_31
CIR_CR_IRQ_SEL	,	V_19
"fintek/cir0"	,	L_35
GCR_LOGICAL_DEV_NO	,	V_12
request_region	,	F_52
BUF_CMD_S_RXSENSOR	,	V_80
CIR_SAMPLE_PERIOD	,	V_100
DEFINE_IR_RAW_EVENT	,	F_25
BUF_RSP_PULSE_COUNT	,	V_77
data	,	V_108
pkts	,	V_85
exit_free_cir_addr	,	V_147
pdev	,	V_117
FINTEK_DRIVER_NAME	,	V_16
fit_dbg_verbose	,	F_34
RC_BIT_ALL	,	V_128
RC_MAP_RC6_MCE	,	V_142
" RXOK"	,	L_29
logical_dev_cir	,	V_15
pnp_device_id	,	V_118
offset	,	V_13
CIR_TX_DATA	,	V_24
VENDOR_ID_FINTEK	,	V_48
LOGICAL_DEV_ACPI	,	V_60
pnp_port_start	,	F_46
FINTEK_DESCRIPTION	,	V_132
GCR_CHIP_ID_HI	,	V_44
CONFIG_REG_ENABLE	,	V_9
fintek_select_logical_dev	,	F_10
BUF_COMMAND_NULL	,	V_71
spin_lock_irqsave	,	F_17
fintek_cir_reg_write	,	F_11
input_id	,	V_134
KERN_INFO	,	V_36
LOGICAL_DEV_CIR_REV1	,	V_53
LDEV_ACPI_PME_EN_REG	,	V_64
"Calling ir_raw_event_handle"	,	L_21
LOGICAL_DEV_CIR_REV2	,	V_52
exit_free_irq	,	V_148
fintek_open	,	F_38
fintek_enable_cir	,	F_36
IRQF_SHARED	,	V_146
vendor_major	,	V_28
inb	,	F_5
rx_irqs	,	V_101
fintek_clear_reg_bit	,	F_7
fintek_remove	,	F_60
fintek_set_reg_bit	,	F_6
init_ir_raw_event	,	F_27
debug	,	V_110
pnp_get_drvdata	,	F_61
fintek_cr_write	,	F_1
GCR_CONFIG_PORT_SEL	,	V_35
irqreturn_t	,	T_3
BUF_CMD_SIG_END	,	V_78
" * TX_DATA:    0x%x\n"	,	L_10
bustype	,	V_135
release_region	,	F_57
dev_id	,	V_119
pnp_port_valid	,	F_43
GCR_VENDOR_ID_LO	,	V_47
chip_vendor	,	V_51
cr_dp	,	V_7
BUF_LEN_MASK	,	V_93
cir_addr	,	V_14
pulse	,	V_97
"CIR initialized, base io address: 0x%lx, irq: %d (len: %d)"	,	L_16
CIR_RX_DATA	,	V_22
device_init_wakeup	,	F_55
fintek_suspend	,	F_63
BUF_CMD_S_TIMEOUT	,	V_76
