TimeQuest Timing Analyzer report for Project
Tue Apr 19 12:00:04 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk_div:U_CLK_DIV|clk_en'
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk_div:U_CLK_DIV|clk_en'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:U_CLK_DIV|clk_en'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'clk_div:U_CLK_DIV|clk_en'
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Hold: 'clk_div:U_CLK_DIV|clk_en'
 31. Slow 1200mV 0C Model Hold: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:U_CLK_DIV|clk_en'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'clk_div:U_CLK_DIV|clk_en'
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Hold: 'clk_div:U_CLK_DIV|clk_en'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:U_CLK_DIV|clk_en'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Fast 1200mV 0C Model Metastability Report
 55. Multicorner Timing Analysis Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Slow Corner Signal Integrity Metrics
 63. Fast Corner Signal Integrity Metrics
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; Project                                          ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; clk                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                      ;
; clk_div:U_CLK_DIV|clk_en ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:U_CLK_DIV|clk_en } ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                       ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name               ; Note                                                          ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
; 107.47 MHz  ; 107.47 MHz      ; clk_div:U_CLK_DIV|clk_en ;                                                               ;
; 1326.26 MHz ; 250.0 MHz       ; clk                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary               ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk_div:U_CLK_DIV|clk_en ; -8.305 ; -1221.864     ;
; clk                      ; 0.246  ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary               ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; clk_div:U_CLK_DIV|clk_en ; 0.358 ; 0.000         ;
; clk                      ; 0.362 ; 0.000         ;
+--------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk                      ; -3.000 ; -5.000        ;
; clk_div:U_CLK_DIV|clk_en ; -2.174 ; -241.522      ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:U_CLK_DIV|clk_en'                                                                                                                                                                                                                           ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -8.305 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.249      ;
; -8.243 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.187      ;
; -8.224 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.168      ;
; -8.217 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.161      ;
; -8.194 ; controler:controler|state.S_BRANCH_NOT_Z       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.138      ;
; -8.183 ; datapath:datapath|one_bit_reg:z_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 9.124      ;
; -8.166 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.110      ;
; -8.155 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.099      ;
; -8.142 ; controler:controler|state.S_INCREMENT_X        ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 9.087      ;
; -8.136 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.080      ;
; -8.133 ; controler:controler|state.S_LOAD_ACC_INDX_4    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 9.078      ;
; -8.118 ; datapath:datapath|one_bit_reg:s_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 9.059      ;
; -8.117 ; datapath:datapath|one_bit_reg:c_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.067     ; 9.045      ;
; -8.106 ; controler:controler|state.S_BRANCH_NOT_Z       ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.050      ;
; -8.104 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.048      ;
; -8.100 ; controler:controler|state.S_BRANCH_Z           ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.058     ; 9.037      ;
; -8.095 ; datapath:datapath|one_bit_reg:z_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 9.036      ;
; -8.085 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.029      ;
; -8.085 ; controler:controler|state.S_ROTATE_RIGHT_CARRY ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.078     ; 9.002      ;
; -8.075 ; controler:controler|state.S_LOAD_SP_IMM_2      ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 9.016      ;
; -8.075 ; controler:controler|state.S_ROTATE_RIGHT_CARRY ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.078     ; 8.992      ;
; -8.071 ; datapath:datapath|one_bit_reg:v_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.015      ;
; -8.063 ; controler:controler|state.S_DECREMENT_ACC      ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.071     ; 8.987      ;
; -8.060 ; controler:controler|state.S_MULT_AD            ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.071     ; 8.984      ;
; -8.058 ; controler:controler|state.S_BRANCH_NOT_C       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 9.002      ;
; -8.055 ; controler:controler|state.S_BRANCH_NOT_Z       ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.999      ;
; -8.054 ; controler:controler|state.S_INCREMENT_X        ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.999      ;
; -8.053 ; controler:controler|state.S_DECREMENT_ACC      ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.071     ; 8.977      ;
; -8.050 ; controler:controler|state.S_MULT_AD            ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.071     ; 8.974      ;
; -8.047 ; controler:controler|state.S_MULT_AD_2          ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.071     ; 8.971      ;
; -8.045 ; controler:controler|state.S_LOAD_ACC_ABS       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.989      ;
; -8.045 ; controler:controler|state.S_LOAD_ACC_INDX_4    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.990      ;
; -8.044 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.988      ;
; -8.044 ; datapath:datapath|one_bit_reg:z_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 8.985      ;
; -8.037 ; controler:controler|state.S_MULT_AD_2          ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.071     ; 8.961      ;
; -8.035 ; controler:controler|state.S_ROTATE_RIGHT_CARRY ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.065     ; 8.965      ;
; -8.030 ; datapath:datapath|one_bit_reg:s_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 8.971      ;
; -8.029 ; datapath:datapath|one_bit_reg:c_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.067     ; 8.957      ;
; -8.022 ; controler:controler|state.S_BRANCH_C           ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.966      ;
; -8.019 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.963      ;
; -8.019 ; datapath:datapath|eight_bit_reg:b|output[1]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.385     ; 8.629      ;
; -8.013 ; controler:controler|state.S_DECREMENT_ACC      ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.058     ; 8.950      ;
; -8.012 ; controler:controler|state.S_BRANCH_Z           ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.058     ; 8.949      ;
; -8.010 ; controler:controler|state.S_MULT_AD            ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.058     ; 8.947      ;
; -8.003 ; controler:controler|state.S_INCREMENT_X        ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.948      ;
; -7.997 ; controler:controler|state.S_MULT_AD_2          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.058     ; 8.934      ;
; -7.994 ; controler:controler|state.S_LOAD_ACC_INDX_4    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.939      ;
; -7.989 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.078     ; 8.906      ;
; -7.987 ; controler:controler|state.S_LOAD_SP_IMM_2      ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 8.928      ;
; -7.983 ; datapath:datapath|one_bit_reg:v_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.927      ;
; -7.982 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.926      ;
; -7.979 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport1_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.311      ; 9.285      ;
; -7.979 ; datapath:datapath|one_bit_reg:s_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 8.920      ;
; -7.979 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.078     ; 8.896      ;
; -7.978 ; datapath:datapath|one_bit_reg:c_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.067     ; 8.906      ;
; -7.970 ; controler:controler|state.S_BRANCH_NOT_C       ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.914      ;
; -7.965 ; controler:controler|state.S_STORE_ACC_INDX_4   ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.909      ;
; -7.963 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.907      ;
; -7.961 ; controler:controler|state.S_BRANCH_Z           ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.058     ; 8.898      ;
; -7.960 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.275      ; 9.263      ;
; -7.957 ; controler:controler|state.S_LOAD_ACC_ABS       ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.901      ;
; -7.957 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.901      ;
; -7.955 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[6]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.900      ;
; -7.939 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.065     ; 8.869      ;
; -7.938 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.882      ;
; -7.936 ; controler:controler|state.S_LOAD_SP_IMM_2      ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 8.877      ;
; -7.934 ; controler:controler|state.S_BRANCH_C           ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.878      ;
; -7.934 ; controler:controler|state.S_XOR                ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.078     ; 8.851      ;
; -7.933 ; controler:controler|state.S_BRANCH_NOT_Z       ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.877      ;
; -7.932 ; datapath:datapath|one_bit_reg:v_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.876      ;
; -7.931 ; datapath:datapath|eight_bit_reg:b|output[1]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.385     ; 8.541      ;
; -7.924 ; controler:controler|state.S_XOR                ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.078     ; 8.841      ;
; -7.923 ; controler:controler|state.S_LOAD_X_IMM         ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.867      ;
; -7.922 ; datapath:datapath|one_bit_reg:z_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 8.863      ;
; -7.919 ; controler:controler|state.S_BRANCH_NOT_C       ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.863      ;
; -7.917 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport1_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.311      ; 9.223      ;
; -7.915 ; datapath:datapath|eight_bit_reg:b|output[0]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.385     ; 8.525      ;
; -7.914 ; controler:controler|state.S_STORE_ACC_INDX     ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.858      ;
; -7.914 ; datapath:datapath|eight_bit_reg:b|output[4]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.385     ; 8.524      ;
; -7.910 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport2_reg|output[2]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.854      ;
; -7.909 ; controler:controler|state.S_LOAD_ACC_ABS_2     ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.853      ;
; -7.908 ; controler:controler|state.S_BRANCH_NOT_Z       ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.852      ;
; -7.907 ; controler:controler|state.S_BRANCH_NOT_V       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.851      ;
; -7.906 ; controler:controler|state.S_LOAD_ACC_ABS       ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.850      ;
; -7.906 ; controler:controler|state.S_ROTATE_RIGHT_CARRY ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.079     ; 8.822      ;
; -7.899 ; datapath:datapath|eight_bit_reg:b|output[3]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.385     ; 8.509      ;
; -7.898 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport1_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.311      ; 9.204      ;
; -7.898 ; controler:controler|state.S_CALL_5             ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.275      ; 9.201      ;
; -7.897 ; datapath:datapath|one_bit_reg:z_flag|output    ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 8.838      ;
; -7.893 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[6]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.838      ;
; -7.884 ; controler:controler|state.S_DECREMENT_ACC      ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.072     ; 8.807      ;
; -7.884 ; controler:controler|state.S_XOR                ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.065     ; 8.814      ;
; -7.883 ; controler:controler|state.S_BRANCH_C           ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.827      ;
; -7.881 ; controler:controler|state.S_INCREMENT_X        ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.826      ;
; -7.881 ; controler:controler|state.S_MULT_AD            ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.072     ; 8.804      ;
; -7.880 ; datapath:datapath|eight_bit_reg:b|output[1]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.385     ; 8.490      ;
; -7.879 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.275      ; 9.182      ;
; -7.878 ; controler:controler|state.S_LOAD_ACC_IMM       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 8.819      ;
; -7.877 ; controler:controler|state.S_STORE_ACC_INDX_4   ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.051     ; 8.821      ;
; -7.877 ; controler:controler|state.S_BRANCH_TAKEN       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.054     ; 8.818      ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                    ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.246 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|clk_en   ; clk          ; clk         ; 1.000        ; -0.061     ; 0.688      ;
; 0.275 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|count[0] ; clk          ; clk         ; 1.000        ; -0.061     ; 0.659      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:U_CLK_DIV|clk_en'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.358 ; datapath:datapath|one_bit_reg:c_flag|output            ; datapath:datapath|one_bit_reg:c_flag|output                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; controler:controler|state.S_MULT_AD_2                  ; controler:controler|state.S_MULT_AD_2                                                                                    ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; datapath:datapath|one_bit_reg:v_flag|output            ; datapath:datapath|one_bit_reg:v_flag|output                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.577      ;
; 0.387 ; controler:controler|state.S_STORE_ACC_ABS_2            ; controler:controler|state.S_STORE_ACC_ABS_3                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.605      ;
; 0.395 ; controler:controler|state.S_FETCH_INTERNAL             ; controler:controler|state.S_DECODE                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.613      ;
; 0.401 ; controler:controler|state.S_CALL_2                     ; controler:controler|state.S_CALL_3                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.619      ;
; 0.403 ; controler:controler|state.S_LOAD_SP_IMM_2              ; controler:controler|state.S_LOAD_SP_IMM_3                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.621      ;
; 0.420 ; controler:controler|state.S_MULT_AD                    ; controler:controler|state.S_MULT_AD_2                                                                                    ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.638      ;
; 0.517 ; controler:controler|state.S_LOAD_ACC_INDX_3            ; controler:controler|state.S_LOAD_ACC_INDX_4                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.060      ; 0.734      ;
; 0.517 ; controler:controler|state.S_FETCH_BEGIN                ; controler:controler|state.S_FETCH_EXTERNAL                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.735      ;
; 0.524 ; controler:controler|state.S_STORE_ACC_ABS_3            ; controler:controler|state.S_STORE_ACC_ABS_4                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.742      ;
; 0.524 ; controler:controler|state.S_RETURN_5                   ; controler:controler|state.S_RETURN_6                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.742      ;
; 0.526 ; controler:controler|state.S_LOAD_ACC_IMM               ; controler:controler|state.S_LOAD_ACC_IMM_2                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.744      ;
; 0.534 ; controler:controler|state.S_BRANCH_TAKEN               ; controler:controler|state.S_BRANCH_TAKEN_2                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.752      ;
; 0.534 ; controler:controler|state.S_CALL_3                     ; controler:controler|state.S_CALL_4                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.752      ;
; 0.538 ; controler:controler|state.S_LOAD_ACC_ABS               ; controler:controler|state.S_LOAD_ACC_ABS_2                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.756      ;
; 0.541 ; controler:controler|state.S_RETURN                     ; controler:controler|state.S_RETURN_2                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.759      ;
; 0.553 ; controler:controler|state.S_LOAD_ACC_ABS_4             ; controler:controler|state.S_LOAD_ACC_ABS_5                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.062      ; 0.772      ;
; 0.560 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 0.791      ;
; 0.561 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[2]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 0.792      ;
; 0.562 ; controler:controler|state.S_RETURN_3                   ; controler:controler|state.S_RETURN_4                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 0.794      ;
; 0.563 ; datapath:datapath|eight_bit_reg:spL|output[5]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 0.794      ;
; 0.563 ; datapath:datapath|eight_bit_reg:spL|output[7]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 0.794      ;
; 0.577 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[0]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 0.808      ;
; 0.647 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[5] ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.865      ;
; 0.647 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[6] ; datapath:datapath|eight_bit_reg:outport2_reg|output[6]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.062      ; 0.866      ;
; 0.681 ; datapath:datapath|eight_bit_reg:spL|output[1]          ; datapath:datapath|eight_bit_reg:spL|output[1]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 0.912      ;
; 0.690 ; controler:controler|state.S_RETURN_4                   ; controler:controler|state.S_RETURN_5                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.908      ;
; 0.693 ; datapath:datapath|eight_bit_reg:spL|output[6]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 0.924      ;
; 0.703 ; controler:controler|state.S_RETURN_2                   ; controler:controler|state.S_RETURN_3                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.921      ;
; 0.728 ; datapath:datapath|eight_bit_reg:inport2_reg|output[1]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.946      ;
; 0.774 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[2] ; datapath:datapath|eight_bit_reg:outport1_reg|output[2]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.992      ;
; 0.775 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7] ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.993      ;
; 0.777 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_LOAD_ACC_IMM                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 0.995      ;
; 0.784 ; controler:controler|state.S_LOAD_X_IMM_3               ; controler:controler|state.S_LOAD_X_IMM_4                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.073      ; 1.014      ;
; 0.788 ; datapath:datapath|eight_bit_reg:ir|output[5]           ; controler:controler|state.S_MULT_AD                                                                                      ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.010      ;
; 0.794 ; controler:controler|state.S_LOAD_SP_IMM                ; controler:controler|state.S_LOAD_SP_IMM_2                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.064      ; 1.015      ;
; 0.808 ; controler:controler|state.S_RETURN_7                   ; controler:controler|state.S_DONE                                                                                         ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.062      ; 1.027      ;
; 0.808 ; controler:controler|state.S_INIT                       ; controler:controler|state.S_FETCH_BEGIN                                                                                  ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.064      ; 1.029      ;
; 0.821 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_RETURN                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.043      ;
; 0.821 ; controler:controler|state.S_DONE                       ; controler:controler|state.S_INIT                                                                                         ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.046      ; 1.024      ;
; 0.835 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.066      ;
; 0.835 ; datapath:datapath|eight_bit_reg:spL|output[5]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.066      ;
; 0.840 ; controler:controler|state.S_STORE_ACC_INDX_2           ; controler:controler|state.S_STORE_ACC_INDX_3                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.053      ; 1.050      ;
; 0.847 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[1]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.078      ;
; 0.849 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[2]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.080      ;
; 0.849 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.080      ;
; 0.850 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.081      ;
; 0.851 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.082      ;
; 0.852 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.083      ;
; 0.867 ; datapath:datapath|eight_bit_reg:pcL|output[3]          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 1.085      ;
; 0.867 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[6] ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.385      ; 1.439      ;
; 0.872 ; controler:controler|state.S_FETCH_EXTERNAL             ; controler:controler|state.S_FETCH_INTERNAL                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.062      ; 1.091      ;
; 0.898 ; controler:controler|state.S_LOAD_X_IMM_2               ; controler:controler|state.S_LOAD_X_IMM_3                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.064      ; 1.119      ;
; 0.902 ; controler:controler|state.S_CALL_5                     ; controler:controler|state.S_CALL_6                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 1.120      ;
; 0.903 ; controler:controler|state.S_LOAD_ACC_INDX_5            ; controler:controler|state.S_LOAD_ACC_INDX_6                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 1.121      ;
; 0.910 ; controler:controler|state.S_LOAD_X_IMM                 ; controler:controler|state.S_LOAD_X_IMM_2                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 1.128      ;
; 0.910 ; datapath:datapath|eight_bit_reg:inport1_reg|output[1]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 1.128      ;
; 0.911 ; controler:controler|state.S_LOAD_ACC_ABS_6             ; controler:controler|state.S_LOAD_ACC_ABS_7                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.133      ;
; 0.917 ; controler:controler|state.S_CALL                       ; controler:controler|state.S_CALL_2                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 1.135      ;
; 0.931 ; controler:controler|state.S_BRANCH_TAKEN_2             ; controler:controler|state.S_BRANCH_TAKEN_3                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.073      ; 1.161      ;
; 0.937 ; controler:controler|state.S_LOAD_ACC_ABS_5             ; controler:controler|state.S_LOAD_ACC_ABS_6                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.060      ; 1.154      ;
; 0.945 ; controler:controler|state.S_LOAD_SP_IMM_3              ; controler:controler|state.S_LOAD_SP_IMM_4                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.073      ; 1.175      ;
; 0.945 ; datapath:datapath|eight_bit_reg:spL|output[5]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.176      ;
; 0.945 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.176      ;
; 0.947 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.178      ;
; 0.949 ; controler:controler|state.S_STORE_ACC_ABS_5            ; controler:controler|state.S_STORE_ACC_ABS_6                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 1.167      ;
; 0.953 ; datapath:datapath|eight_bit_reg:spL|output[1]          ; datapath:datapath|eight_bit_reg:spL|output[2]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.184      ;
; 0.954 ; controler:controler|state.S_LOAD_ACC_IMM_2             ; controler:controler|state.S_LOAD_ACC_IMM_3                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.176      ;
; 0.959 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.190      ;
; 0.961 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.192      ;
; 0.961 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.192      ;
; 0.962 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.193      ;
; 0.964 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.195      ;
; 0.968 ; datapath:datapath|eight_bit_reg:pcL|output[4]          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[4]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 1.186      ;
; 0.971 ; datapath:datapath|eight_bit_reg:inport2_reg|output[3]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.058      ; 1.186      ;
; 0.972 ; datapath:datapath|eight_bit_reg:inport2_reg|output[2]  ; datapath:datapath|eight_bit_reg:outport1_reg|output[2]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.056      ; 1.185      ;
; 0.977 ; datapath:datapath|eight_bit_reg:inport1_reg|output[3]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.058      ; 1.192      ;
; 0.981 ; datapath:datapath|eight_bit_reg:inport2_reg|output[1]  ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.380      ; 1.548      ;
; 0.982 ; datapath:datapath|eight_bit_reg:spL|output[6]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.213      ;
; 0.986 ; controler:controler|state.S_LOAD_ACC_ABS_3             ; controler:controler|state.S_LOAD_ACC_ABS_4                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.064      ; 1.207      ;
; 1.038 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_BRANCH_NOT_Z                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.058      ; 1.253      ;
; 1.039 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[1]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.395      ; 1.591      ;
; 1.039 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[2]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.395      ; 1.591      ;
; 1.039 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[3]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.395      ; 1.591      ;
; 1.039 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[4]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.395      ; 1.591      ;
; 1.039 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[5]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.395      ; 1.591      ;
; 1.039 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[6]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.395      ; 1.591      ;
; 1.039 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[7]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.395      ; 1.591      ;
; 1.039 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[0]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.395      ; 1.591      ;
; 1.040 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_LOAD_ACC_INDX                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.058      ; 1.255      ;
; 1.045 ; datapath:datapath|eight_bit_reg:pcL|output[0]          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.061      ; 1.263      ;
; 1.048 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7] ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.385      ; 1.620      ;
; 1.050 ; controler:controler|state.S_LOAD_ACC_INDX_2            ; controler:controler|state.S_LOAD_ACC_INDX_3                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.053      ; 1.260      ;
; 1.051 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[2] ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.385      ; 1.623      ;
; 1.057 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.288      ;
; 1.058 ; datapath:datapath|eight_bit_reg:inport2_reg|output[3]  ; datapath:datapath|eight_bit_reg:outport1_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.434      ; 1.649      ;
; 1.063 ; datapath:datapath|eight_bit_reg:inport2_reg|output[1]  ; datapath:datapath|eight_bit_reg:outport1_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.434      ; 1.654      ;
; 1.063 ; datapath:datapath|eight_bit_reg:spL|output[1]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.074      ; 1.294      ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                     ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.362 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|count[0] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.375 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|clk_en   ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:U_CLK_DIV|clk_en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:U_CLK_DIV|count[0] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:U_CLK_DIV|clk_en   ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:U_CLK_DIV|count[0] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_CLK_DIV|clk_en|clk       ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_CLK_DIV|count[0]|clk     ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]  ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk    ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:U_CLK_DIV|clk_en   ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:U_CLK_DIV|count[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]  ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk    ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_CLK_DIV|clk_en|clk       ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_CLK_DIV|count[0]|clk     ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:U_CLK_DIV|clk_en'                                                                                                                                                   ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_ADD_CARRY                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_AND                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_C                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_C                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_S                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_V                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_Z                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_S                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_TAKEN                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_TAKEN_2                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_TAKEN_3                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_V                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_Z                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_2                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_3                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_4                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_5                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_6                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_7                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CLEAR_CARRY                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_COMPARE                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DECODE                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DECREMENT_ACC                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DECREMENT_X                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DONE                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_FETCH_BEGIN                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_FETCH_EXTERNAL                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_FETCH_INTERNAL                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INCREMENT_ACC                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INCREMENT_X                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INCRREMNET_PC                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INIT                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_2                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_3                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_4                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_5                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_6                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_7                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_IMM                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_IMM_2                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_IMM_3                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_RR                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM_2                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM_3                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM_4                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM_2                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM_3                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM_4                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_MULT_AD                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_MULT_AD_2                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_OR                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_2                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_3                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_4                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_5                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_6                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_7                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_ROTATE_LEFT_CARRY                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_ROTATE_RIGHT_CARRY                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SET_CARRY                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SHIFT_LEFT_LOGICAL                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SHIFT_RIGHT_LOGICAL                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_2                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_3                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_4                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_5                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_RR                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SUBTRACT_BORROW                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_XOR                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[0]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[1]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[2]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[3]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[4]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[5]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[6]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arL|output[0]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arL|output[1]                                                                             ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; button[*]  ; clk_div:U_CLK_DIV|clk_en ; 5.765 ; 6.251 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[1] ; clk_div:U_CLK_DIV|clk_en ; 5.211 ; 5.685 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[2] ; clk_div:U_CLK_DIV|clk_en ; 5.765 ; 6.251 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; switch[*]  ; clk_div:U_CLK_DIV|clk_en ; 2.553 ; 3.032 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[0] ; clk_div:U_CLK_DIV|clk_en ; 1.847 ; 2.325 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[1] ; clk_div:U_CLK_DIV|clk_en ; 2.433 ; 2.945 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[2] ; clk_div:U_CLK_DIV|clk_en ; 2.553 ; 2.997 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[3] ; clk_div:U_CLK_DIV|clk_en ; 2.525 ; 3.032 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[4] ; clk_div:U_CLK_DIV|clk_en ; 2.210 ; 2.690 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[5] ; clk_div:U_CLK_DIV|clk_en ; 2.354 ; 2.815 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[6] ; clk_div:U_CLK_DIV|clk_en ; 2.481 ; 2.976 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[7] ; clk_div:U_CLK_DIV|clk_en ; 2.364 ; 2.824 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; button[*]  ; clk_div:U_CLK_DIV|clk_en ; -1.922 ; -2.392 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[1] ; clk_div:U_CLK_DIV|clk_en ; -2.063 ; -2.520 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[2] ; clk_div:U_CLK_DIV|clk_en ; -1.922 ; -2.392 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; switch[*]  ; clk_div:U_CLK_DIV|clk_en ; -1.412 ; -1.851 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[0] ; clk_div:U_CLK_DIV|clk_en ; -1.412 ; -1.851 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[1] ; clk_div:U_CLK_DIV|clk_en ; -1.977 ; -2.473 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[2] ; clk_div:U_CLK_DIV|clk_en ; -2.092 ; -2.521 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[3] ; clk_div:U_CLK_DIV|clk_en ; -2.067 ; -2.557 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[4] ; clk_div:U_CLK_DIV|clk_en ; -1.763 ; -2.227 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[5] ; clk_div:U_CLK_DIV|clk_en ; -1.902 ; -2.347 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[6] ; clk_div:U_CLK_DIV|clk_en ; -2.023 ; -2.498 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[7] ; clk_div:U_CLK_DIV|clk_en ; -1.913 ; -2.357 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; led0[*]   ; clk_div:U_CLK_DIV|clk_en ; 6.684 ; 6.650 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.351 ; 6.300 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[1]  ; clk_div:U_CLK_DIV|clk_en ; 6.442 ; 6.320 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[2]  ; clk_div:U_CLK_DIV|clk_en ; 6.423 ; 6.401 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.543 ; 6.502 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[4]  ; clk_div:U_CLK_DIV|clk_en ; 6.376 ; 6.266 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.632 ; 6.609 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.684 ; 6.650 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led1[*]   ; clk_div:U_CLK_DIV|clk_en ; 6.941 ; 6.963 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.384 ; 6.347 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[1]  ; clk_div:U_CLK_DIV|clk_en ; 6.220 ; 6.226 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[2]  ; clk_div:U_CLK_DIV|clk_en ; 6.696 ; 6.725 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.885 ; 6.839 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[4]  ; clk_div:U_CLK_DIV|clk_en ; 6.669 ; 6.560 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.941 ; 6.963 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.775 ; 6.769 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led2[*]   ; clk_div:U_CLK_DIV|clk_en ; 7.179 ; 7.121 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.216 ; 6.145 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[1]  ; clk_div:U_CLK_DIV|clk_en ; 6.078 ; 6.028 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[2]  ; clk_div:U_CLK_DIV|clk_en ; 7.179 ; 7.013 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[3]  ; clk_div:U_CLK_DIV|clk_en ; 7.179 ; 7.121 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[4]  ; clk_div:U_CLK_DIV|clk_en ; 6.945 ; 6.917 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[5]  ; clk_div:U_CLK_DIV|clk_en ; 7.149 ; 7.113 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.954 ; 6.914 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led3[*]   ; clk_div:U_CLK_DIV|clk_en ; 6.982 ; 6.900 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.982 ; 6.900 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[1]  ; clk_div:U_CLK_DIV|clk_en ; 6.485 ; 6.426 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[2]  ; clk_div:U_CLK_DIV|clk_en ; 6.502 ; 6.442 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.599 ; 6.499 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[4]  ; clk_div:U_CLK_DIV|clk_en ; 6.395 ; 6.314 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.727 ; 6.698 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.459 ; 6.392 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; led0[*]   ; clk_div:U_CLK_DIV|clk_en ; 5.787 ; 5.729 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[0]  ; clk_div:U_CLK_DIV|clk_en ; 5.787 ; 5.729 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[1]  ; clk_div:U_CLK_DIV|clk_en ; 5.863 ; 5.798 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[2]  ; clk_div:U_CLK_DIV|clk_en ; 5.945 ; 5.823 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[3]  ; clk_div:U_CLK_DIV|clk_en ; 5.987 ; 5.924 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[4]  ; clk_div:U_CLK_DIV|clk_en ; 5.794 ; 5.737 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.082 ; 6.003 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.118 ; 6.061 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led1[*]   ; clk_div:U_CLK_DIV|clk_en ; 5.422 ; 5.348 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[0]  ; clk_div:U_CLK_DIV|clk_en ; 5.555 ; 5.501 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[1]  ; clk_div:U_CLK_DIV|clk_en ; 5.422 ; 5.348 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[2]  ; clk_div:U_CLK_DIV|clk_en ; 5.879 ; 5.811 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[3]  ; clk_div:U_CLK_DIV|clk_en ; 5.998 ; 5.949 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[4]  ; clk_div:U_CLK_DIV|clk_en ; 5.763 ; 5.710 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.081 ; 6.139 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[6]  ; clk_div:U_CLK_DIV|clk_en ; 5.946 ; 5.881 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led2[*]   ; clk_div:U_CLK_DIV|clk_en ; 5.442 ; 5.375 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[0]  ; clk_div:U_CLK_DIV|clk_en ; 5.631 ; 5.595 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[1]  ; clk_div:U_CLK_DIV|clk_en ; 5.488 ; 5.441 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[2]  ; clk_div:U_CLK_DIV|clk_en ; 5.659 ; 5.578 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[3]  ; clk_div:U_CLK_DIV|clk_en ; 5.658 ; 5.571 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[4]  ; clk_div:U_CLK_DIV|clk_en ; 5.442 ; 5.383 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[5]  ; clk_div:U_CLK_DIV|clk_en ; 5.640 ; 5.646 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[6]  ; clk_div:U_CLK_DIV|clk_en ; 5.444 ; 5.375 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led3[*]   ; clk_div:U_CLK_DIV|clk_en ; 5.883 ; 5.823 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.458 ; 6.426 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[1]  ; clk_div:U_CLK_DIV|clk_en ; 6.021 ; 5.929 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[2]  ; clk_div:U_CLK_DIV|clk_en ; 6.011 ; 5.930 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.092 ; 6.008 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[4]  ; clk_div:U_CLK_DIV|clk_en ; 5.883 ; 5.823 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.244 ; 6.246 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[6]  ; clk_div:U_CLK_DIV|clk_en ; 5.955 ; 5.902 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                        ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name               ; Note                                                          ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
; 119.65 MHz  ; 119.65 MHz      ; clk_div:U_CLK_DIV|clk_en ;                                                               ;
; 1492.54 MHz ; 250.0 MHz       ; clk                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+--------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk_div:U_CLK_DIV|clk_en ; -7.358 ; -1077.624     ;
; clk                      ; 0.330  ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; clk_div:U_CLK_DIV|clk_en ; 0.312 ; 0.000         ;
; clk                      ; 0.320 ; 0.000         ;
+--------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk                      ; -3.000 ; -5.000        ;
; clk_div:U_CLK_DIV|clk_en ; -2.174 ; -241.522      ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:U_CLK_DIV|clk_en'                                                                                                                                                                                                                            ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -7.358 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.308      ;
; -7.306 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.256      ;
; -7.286 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.236      ;
; -7.271 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.221      ;
; -7.257 ; controler:controler|state.S_BRANCH_NOT_Z       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.207      ;
; -7.249 ; datapath:datapath|one_bit_reg:z_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 8.196      ;
; -7.227 ; controler:controler|state.S_INCREMENT_X        ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.177      ;
; -7.220 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.170      ;
; -7.219 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.169      ;
; -7.212 ; datapath:datapath|one_bit_reg:s_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 8.159      ;
; -7.211 ; controler:controler|state.S_LOAD_ACC_INDX_4    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.161      ;
; -7.207 ; datapath:datapath|one_bit_reg:c_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.060     ; 8.142      ;
; -7.199 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.149      ;
; -7.186 ; controler:controler|state.S_MULT_AD            ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.062     ; 8.119      ;
; -7.175 ; controler:controler|state.S_BRANCH_Z           ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.120      ;
; -7.170 ; controler:controler|state.S_BRANCH_NOT_Z       ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.120      ;
; -7.168 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.118      ;
; -7.168 ; controler:controler|state.S_MULT_AD_2          ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.062     ; 8.101      ;
; -7.163 ; controler:controler|state.S_LOAD_SP_IMM_2      ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 8.110      ;
; -7.162 ; controler:controler|state.S_MULT_AD            ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.062     ; 8.095      ;
; -7.162 ; datapath:datapath|one_bit_reg:z_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 8.109      ;
; -7.151 ; datapath:datapath|one_bit_reg:v_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.101      ;
; -7.148 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.098      ;
; -7.145 ; controler:controler|state.S_MULT_AD            ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.090      ;
; -7.144 ; controler:controler|state.S_MULT_AD_2          ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.062     ; 8.077      ;
; -7.140 ; controler:controler|state.S_INCREMENT_X        ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.090      ;
; -7.139 ; controler:controler|state.S_BRANCH_NOT_C       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.089      ;
; -7.137 ; controler:controler|state.S_DECREMENT_ACC      ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.062     ; 8.070      ;
; -7.137 ; controler:controler|state.S_ROTATE_RIGHT_CARRY ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.068     ; 8.064      ;
; -7.134 ; controler:controler|state.S_LOAD_ACC_ABS       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.084      ;
; -7.127 ; controler:controler|state.S_MULT_AD_2          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.072      ;
; -7.125 ; datapath:datapath|one_bit_reg:s_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 8.072      ;
; -7.124 ; controler:controler|state.S_LOAD_ACC_INDX_4    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.074      ;
; -7.124 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.068     ; 8.051      ;
; -7.120 ; datapath:datapath|one_bit_reg:c_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.060     ; 8.055      ;
; -7.119 ; controler:controler|state.S_BRANCH_NOT_Z       ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.069      ;
; -7.113 ; controler:controler|state.S_DECREMENT_ACC      ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.062     ; 8.046      ;
; -7.113 ; controler:controler|state.S_ROTATE_RIGHT_CARRY ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.068     ; 8.040      ;
; -7.111 ; datapath:datapath|one_bit_reg:z_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 8.058      ;
; -7.106 ; datapath:datapath|eight_bit_reg:b|output[1]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.341     ; 7.760      ;
; -7.105 ; controler:controler|state.S_BRANCH_C           ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.055      ;
; -7.100 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.068     ; 8.027      ;
; -7.096 ; controler:controler|state.S_DECREMENT_ACC      ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.041      ;
; -7.096 ; controler:controler|state.S_ROTATE_RIGHT_CARRY ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.056     ; 8.035      ;
; -7.092 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.042      ;
; -7.089 ; controler:controler|state.S_INCREMENT_X        ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.039      ;
; -7.088 ; controler:controler|state.S_BRANCH_Z           ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 8.033      ;
; -7.084 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.034      ;
; -7.083 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.056     ; 8.022      ;
; -7.076 ; controler:controler|state.S_LOAD_SP_IMM_2      ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 8.023      ;
; -7.074 ; datapath:datapath|one_bit_reg:s_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 8.021      ;
; -7.073 ; controler:controler|state.S_LOAD_ACC_INDX_4    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.023      ;
; -7.069 ; datapath:datapath|one_bit_reg:c_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.060     ; 8.004      ;
; -7.064 ; datapath:datapath|one_bit_reg:v_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.014      ;
; -7.063 ; controler:controler|state.S_STORE_ACC_INDX_4   ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.013      ;
; -7.059 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.240      ; 8.319      ;
; -7.056 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport1_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.278      ; 8.329      ;
; -7.052 ; controler:controler|state.S_BRANCH_NOT_C       ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 8.002      ;
; -7.048 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[6]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.044     ; 7.999      ;
; -7.047 ; controler:controler|state.S_LOAD_ACC_ABS       ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.997      ;
; -7.040 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.990      ;
; -7.037 ; controler:controler|state.S_BRANCH_Z           ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 7.982      ;
; -7.034 ; controler:controler|state.S_MULT_AD            ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.064     ; 7.965      ;
; -7.032 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.982      ;
; -7.025 ; controler:controler|state.S_LOAD_SP_IMM_2      ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 7.972      ;
; -7.020 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.970      ;
; -7.019 ; datapath:datapath|eight_bit_reg:b|output[1]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.341     ; 7.673      ;
; -7.018 ; controler:controler|state.S_BRANCH_C           ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.968      ;
; -7.016 ; controler:controler|state.S_MULT_AD_2          ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.064     ; 7.947      ;
; -7.013 ; datapath:datapath|one_bit_reg:v_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.963      ;
; -7.012 ; controler:controler|state.S_LOAD_X_IMM         ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.962      ;
; -7.012 ; datapath:datapath|eight_bit_reg:b|output[0]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.341     ; 7.666      ;
; -7.012 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.962      ;
; -7.012 ; controler:controler|state.S_XOR                ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.068     ; 7.939      ;
; -7.011 ; controler:controler|state.S_BRANCH_NOT_S       ; datapath:datapath|eight_bit_reg:outport2_reg|output[2]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.961      ;
; -7.010 ; controler:controler|state.S_STORE_ACC_RR       ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.062     ; 7.943      ;
; -7.010 ; datapath:datapath|eight_bit_reg:b|output[4]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.341     ; 7.664      ;
; -7.008 ; controler:controler|state.S_BRANCH_NOT_V       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.958      ;
; -7.007 ; controler:controler|state.S_CALL_5             ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.240      ; 8.267      ;
; -7.005 ; controler:controler|state.S_STORE_ACC_INDX     ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.955      ;
; -7.004 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:outport1_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.278      ; 8.277      ;
; -7.002 ; datapath:datapath|eight_bit_reg:b|output[3]    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.341     ; 7.656      ;
; -7.001 ; controler:controler|state.S_BRANCH_NOT_C       ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.951      ;
; -7.000 ; controler:controler|state.S_LOAD_ACC_ABS_2     ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.950      ;
; -6.996 ; controler:controler|state.S_LOAD_ACC_ABS       ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.946      ;
; -6.996 ; controler:controler|state.S_CALL_5             ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[6]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.044     ; 7.947      ;
; -6.991 ; controler:controler|state.S_BRANCH_NOT_Z       ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.941      ;
; -6.988 ; controler:controler|state.S_XOR                ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.068     ; 7.915      ;
; -6.987 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.240      ; 8.247      ;
; -6.987 ; datapath:datapath|one_bit_reg:z_flag|output    ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 7.934      ;
; -6.986 ; controler:controler|state.S_STORE_ACC_RR       ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.062     ; 7.919      ;
; -6.985 ; controler:controler|state.S_DECREMENT_ACC      ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.064     ; 7.916      ;
; -6.985 ; controler:controler|state.S_ROTATE_RIGHT_CARRY ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.070     ; 7.910      ;
; -6.984 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:outport1_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.278      ; 8.257      ;
; -6.983 ; controler:controler|state.S_BRANCH_NOT_Z       ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.933      ;
; -6.976 ; controler:controler|state.S_STORE_ACC_INDX_4   ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 7.926      ;
; -6.976 ; controler:controler|state.S_BRANCH_V           ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[6]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.044     ; 7.927      ;
; -6.975 ; datapath:datapath|one_bit_reg:z_flag|output    ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 7.922      ;
; -6.972 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.070     ; 7.897      ;
; -6.971 ; controler:controler|state.S_LOAD_ACC_IMM       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.048     ; 7.918      ;
+--------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                     ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.330 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|clk_en   ; clk          ; clk         ; 1.000        ; -0.055     ; 0.610      ;
; 0.357 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|count[0] ; clk          ; clk         ; 1.000        ; -0.055     ; 0.583      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:U_CLK_DIV|clk_en'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.312 ; datapath:datapath|one_bit_reg:c_flag|output            ; datapath:datapath|one_bit_reg:c_flag|output                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; controler:controler|state.S_MULT_AD_2                  ; controler:controler|state.S_MULT_AD_2                                                                                    ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; datapath:datapath|one_bit_reg:v_flag|output            ; datapath:datapath|one_bit_reg:v_flag|output                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.511      ;
; 0.352 ; controler:controler|state.S_STORE_ACC_ABS_2            ; controler:controler|state.S_STORE_ACC_ABS_3                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.550      ;
; 0.359 ; controler:controler|state.S_FETCH_INTERNAL             ; controler:controler|state.S_DECODE                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.557      ;
; 0.363 ; controler:controler|state.S_CALL_2                     ; controler:controler|state.S_CALL_3                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.561      ;
; 0.364 ; controler:controler|state.S_LOAD_SP_IMM_2              ; controler:controler|state.S_LOAD_SP_IMM_3                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.562      ;
; 0.379 ; controler:controler|state.S_MULT_AD                    ; controler:controler|state.S_MULT_AD_2                                                                                    ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.577      ;
; 0.466 ; controler:controler|state.S_LOAD_ACC_INDX_3            ; controler:controler|state.S_LOAD_ACC_INDX_4                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.664      ;
; 0.467 ; controler:controler|state.S_FETCH_BEGIN                ; controler:controler|state.S_FETCH_EXTERNAL                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.665      ;
; 0.472 ; controler:controler|state.S_RETURN_5                   ; controler:controler|state.S_RETURN_6                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.670      ;
; 0.473 ; controler:controler|state.S_STORE_ACC_ABS_3            ; controler:controler|state.S_STORE_ACC_ABS_4                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.671      ;
; 0.475 ; controler:controler|state.S_LOAD_ACC_IMM               ; controler:controler|state.S_LOAD_ACC_IMM_2                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.673      ;
; 0.479 ; controler:controler|state.S_BRANCH_TAKEN               ; controler:controler|state.S_BRANCH_TAKEN_2                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.677      ;
; 0.480 ; controler:controler|state.S_CALL_3                     ; controler:controler|state.S_CALL_4                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.678      ;
; 0.485 ; controler:controler|state.S_LOAD_ACC_ABS               ; controler:controler|state.S_LOAD_ACC_ABS_2                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.683      ;
; 0.493 ; controler:controler|state.S_RETURN                     ; controler:controler|state.S_RETURN_2                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.691      ;
; 0.505 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[2]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.714      ;
; 0.505 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.714      ;
; 0.507 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.716      ;
; 0.507 ; datapath:datapath|eight_bit_reg:spL|output[5]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.716      ;
; 0.507 ; datapath:datapath|eight_bit_reg:spL|output[7]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.716      ;
; 0.511 ; controler:controler|state.S_LOAD_ACC_ABS_4             ; controler:controler|state.S_LOAD_ACC_ABS_5                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.709      ;
; 0.516 ; controler:controler|state.S_RETURN_3                   ; controler:controler|state.S_RETURN_4                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.714      ;
; 0.518 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[0]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.727      ;
; 0.577 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[5] ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.775      ;
; 0.577 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[6] ; datapath:datapath|eight_bit_reg:outport2_reg|output[6]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.055      ; 0.776      ;
; 0.626 ; datapath:datapath|eight_bit_reg:spL|output[1]          ; datapath:datapath|eight_bit_reg:spL|output[1]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.835      ;
; 0.629 ; datapath:datapath|eight_bit_reg:spL|output[6]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.838      ;
; 0.632 ; controler:controler|state.S_RETURN_4                   ; controler:controler|state.S_RETURN_5                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.830      ;
; 0.647 ; controler:controler|state.S_RETURN_2                   ; controler:controler|state.S_RETURN_3                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.845      ;
; 0.665 ; datapath:datapath|eight_bit_reg:inport2_reg|output[1]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.055      ; 0.864      ;
; 0.682 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[2] ; datapath:datapath|eight_bit_reg:outport1_reg|output[2]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.880      ;
; 0.686 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7] ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.884      ;
; 0.705 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_LOAD_ACC_IMM                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.055      ; 0.904      ;
; 0.708 ; controler:controler|state.S_RETURN_7                   ; controler:controler|state.S_DONE                                                                                         ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.055      ; 0.907      ;
; 0.717 ; controler:controler|state.S_LOAD_X_IMM_3               ; controler:controler|state.S_LOAD_X_IMM_4                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.926      ;
; 0.720 ; datapath:datapath|eight_bit_reg:ir|output[5]           ; controler:controler|state.S_MULT_AD                                                                                      ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.057      ; 0.921      ;
; 0.730 ; controler:controler|state.S_LOAD_SP_IMM                ; controler:controler|state.S_LOAD_SP_IMM_2                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.057      ; 0.931      ;
; 0.732 ; controler:controler|state.S_INIT                       ; controler:controler|state.S_FETCH_BEGIN                                                                                  ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.057      ; 0.933      ;
; 0.737 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_RETURN                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.057      ; 0.938      ;
; 0.748 ; controler:controler|state.S_DONE                       ; controler:controler|state.S_INIT                                                                                         ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.040      ; 0.932      ;
; 0.750 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.959      ;
; 0.750 ; datapath:datapath|eight_bit_reg:spL|output[5]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.959      ;
; 0.752 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[1]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.961      ;
; 0.756 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.965      ;
; 0.756 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.965      ;
; 0.759 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[2]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.968      ;
; 0.763 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.972      ;
; 0.763 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 0.972      ;
; 0.766 ; controler:controler|state.S_STORE_ACC_INDX_2           ; controler:controler|state.S_STORE_ACC_INDX_3                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.049      ; 0.959      ;
; 0.784 ; datapath:datapath|eight_bit_reg:pcL|output[3]          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 0.982      ;
; 0.792 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[6] ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.346      ; 1.307      ;
; 0.806 ; controler:controler|state.S_FETCH_EXTERNAL             ; controler:controler|state.S_FETCH_INTERNAL                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 1.004      ;
; 0.821 ; controler:controler|state.S_LOAD_X_IMM_2               ; controler:controler|state.S_LOAD_X_IMM_3                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.057      ; 1.022      ;
; 0.825 ; controler:controler|state.S_CALL_5                     ; controler:controler|state.S_CALL_6                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 1.023      ;
; 0.827 ; controler:controler|state.S_LOAD_ACC_INDX_5            ; controler:controler|state.S_LOAD_ACC_INDX_6                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 1.025      ;
; 0.836 ; controler:controler|state.S_LOAD_X_IMM                 ; controler:controler|state.S_LOAD_X_IMM_2                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 1.034      ;
; 0.838 ; datapath:datapath|eight_bit_reg:inport1_reg|output[1]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.055      ; 1.037      ;
; 0.839 ; datapath:datapath|eight_bit_reg:spL|output[5]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.048      ;
; 0.839 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.048      ;
; 0.842 ; controler:controler|state.S_CALL                       ; controler:controler|state.S_CALL_2                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 1.040      ;
; 0.843 ; controler:controler|state.S_LOAD_ACC_ABS_6             ; controler:controler|state.S_LOAD_ACC_ABS_7                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.056      ; 1.043      ;
; 0.846 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.055      ;
; 0.848 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.057      ;
; 0.852 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.061      ;
; 0.852 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.061      ;
; 0.855 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.064      ;
; 0.858 ; controler:controler|state.S_BRANCH_TAKEN_2             ; controler:controler|state.S_BRANCH_TAKEN_3                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.067      ;
; 0.859 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.068      ;
; 0.861 ; controler:controler|state.S_LOAD_ACC_ABS_5             ; controler:controler|state.S_LOAD_ACC_ABS_6                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 1.059      ;
; 0.869 ; datapath:datapath|eight_bit_reg:spL|output[1]          ; datapath:datapath|eight_bit_reg:spL|output[2]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.078      ;
; 0.871 ; controler:controler|state.S_STORE_ACC_ABS_5            ; controler:controler|state.S_STORE_ACC_ABS_6                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 1.069      ;
; 0.873 ; datapath:datapath|eight_bit_reg:pcL|output[4]          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[4]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 1.071      ;
; 0.877 ; controler:controler|state.S_LOAD_SP_IMM_3              ; controler:controler|state.S_LOAD_SP_IMM_4                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.086      ;
; 0.880 ; datapath:datapath|eight_bit_reg:spL|output[6]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.089      ;
; 0.881 ; controler:controler|state.S_LOAD_ACC_IMM_2             ; controler:controler|state.S_LOAD_ACC_IMM_3                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.056      ; 1.081      ;
; 0.887 ; datapath:datapath|eight_bit_reg:inport1_reg|output[3]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.052      ; 1.083      ;
; 0.891 ; datapath:datapath|eight_bit_reg:inport2_reg|output[3]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.052      ; 1.087      ;
; 0.892 ; datapath:datapath|eight_bit_reg:inport2_reg|output[2]  ; datapath:datapath|eight_bit_reg:outport1_reg|output[2]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.050      ; 1.086      ;
; 0.900 ; controler:controler|state.S_LOAD_ACC_ABS_3             ; controler:controler|state.S_LOAD_ACC_ABS_4                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.057      ; 1.101      ;
; 0.918 ; datapath:datapath|eight_bit_reg:inport2_reg|output[1]  ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.342      ; 1.429      ;
; 0.935 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.144      ;
; 0.940 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[2] ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.346      ; 1.455      ;
; 0.942 ; datapath:datapath|eight_bit_reg:pcL|output[0]          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.054      ; 1.140      ;
; 0.943 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7] ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.346      ; 1.458      ;
; 0.944 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_BRANCH_NOT_Z                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.052      ; 1.140      ;
; 0.944 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.153      ;
; 0.948 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.157      ;
; 0.951 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_LOAD_ACC_INDX                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.052      ; 1.147      ;
; 0.951 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.160      ;
; 0.958 ; datapath:datapath|eight_bit_reg:spL|output[1]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.065      ; 1.167      ;
; 0.959 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[1]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.350      ; 1.453      ;
; 0.959 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[2]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.350      ; 1.453      ;
; 0.959 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[3]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.350      ; 1.453      ;
; 0.959 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[4]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.350      ; 1.453      ;
; 0.959 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[5]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.350      ; 1.453      ;
; 0.959 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[6]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.350      ; 1.453      ;
; 0.959 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[7]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.350      ; 1.453      ;
; 0.959 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[0]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.350      ; 1.453      ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.320 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|count[0] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.340 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|clk_en   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:U_CLK_DIV|clk_en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:U_CLK_DIV|count[0] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:U_CLK_DIV|clk_en   ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:U_CLK_DIV|count[0] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_CLK_DIV|clk_en|clk       ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_CLK_DIV|count[0]|clk     ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk    ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:U_CLK_DIV|clk_en   ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:U_CLK_DIV|count[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk    ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_CLK_DIV|clk_en|clk       ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_CLK_DIV|count[0]|clk     ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:U_CLK_DIV|clk_en'                                                                                                                                                    ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_ADD_CARRY                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_AND                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_C                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_C                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_S                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_V                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_Z                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_S                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_TAKEN                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_TAKEN_2                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_TAKEN_3                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_V                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_Z                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_2                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_3                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_4                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_5                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_6                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_7                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CLEAR_CARRY                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_COMPARE                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DECODE                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DECREMENT_ACC                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DECREMENT_X                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DONE                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_FETCH_BEGIN                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_FETCH_EXTERNAL                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_FETCH_INTERNAL                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INCREMENT_ACC                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INCREMENT_X                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INCRREMNET_PC                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INIT                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_2                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_3                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_4                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_5                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_6                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_7                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_IMM                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_IMM_2                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_IMM_3                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_RR                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM_2                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM_3                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM_4                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM_2                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM_3                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM_4                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_MULT_AD                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_MULT_AD_2                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_OR                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_2                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_3                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_4                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_5                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_6                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_7                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_ROTATE_LEFT_CARRY                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_ROTATE_RIGHT_CARRY                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SET_CARRY                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SHIFT_LEFT_LOGICAL                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SHIFT_RIGHT_LOGICAL                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_2                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_3                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_4                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_5                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_RR                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SUBTRACT_BORROW                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_XOR                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[0]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[1]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[2]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[3]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[4]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[5]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[6]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arL|output[0]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arL|output[1]                                                                             ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; button[*]  ; clk_div:U_CLK_DIV|clk_en ; 5.192 ; 5.592 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[1] ; clk_div:U_CLK_DIV|clk_en ; 4.689 ; 5.051 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[2] ; clk_div:U_CLK_DIV|clk_en ; 5.192 ; 5.592 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; switch[*]  ; clk_div:U_CLK_DIV|clk_en ; 2.278 ; 2.651 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[0] ; clk_div:U_CLK_DIV|clk_en ; 1.643 ; 2.016 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[1] ; clk_div:U_CLK_DIV|clk_en ; 2.178 ; 2.569 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[2] ; clk_div:U_CLK_DIV|clk_en ; 2.278 ; 2.641 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[3] ; clk_div:U_CLK_DIV|clk_en ; 2.255 ; 2.651 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[4] ; clk_div:U_CLK_DIV|clk_en ; 1.959 ; 2.355 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[5] ; clk_div:U_CLK_DIV|clk_en ; 2.107 ; 2.497 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[6] ; clk_div:U_CLK_DIV|clk_en ; 2.211 ; 2.598 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[7] ; clk_div:U_CLK_DIV|clk_en ; 2.107 ; 2.505 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; button[*]  ; clk_div:U_CLK_DIV|clk_en ; -1.720 ; -2.107 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[1] ; clk_div:U_CLK_DIV|clk_en ; -1.824 ; -2.209 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[2] ; clk_div:U_CLK_DIV|clk_en ; -1.720 ; -2.107 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; switch[*]  ; clk_div:U_CLK_DIV|clk_en ; -1.256 ; -1.602 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[0] ; clk_div:U_CLK_DIV|clk_en ; -1.256 ; -1.602 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[1] ; clk_div:U_CLK_DIV|clk_en ; -1.774 ; -2.153 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[2] ; clk_div:U_CLK_DIV|clk_en ; -1.869 ; -2.220 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[3] ; clk_div:U_CLK_DIV|clk_en ; -1.848 ; -2.232 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[4] ; clk_div:U_CLK_DIV|clk_en ; -1.563 ; -1.946 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[5] ; clk_div:U_CLK_DIV|clk_en ; -1.706 ; -2.082 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[6] ; clk_div:U_CLK_DIV|clk_en ; -1.804 ; -2.177 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[7] ; clk_div:U_CLK_DIV|clk_en ; -1.707 ; -2.092 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; led0[*]   ; clk_div:U_CLK_DIV|clk_en ; 6.232 ; 6.145 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[0]  ; clk_div:U_CLK_DIV|clk_en ; 5.913 ; 5.832 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[1]  ; clk_div:U_CLK_DIV|clk_en ; 5.998 ; 5.877 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[2]  ; clk_div:U_CLK_DIV|clk_en ; 5.985 ; 5.925 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.101 ; 6.011 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[4]  ; clk_div:U_CLK_DIV|clk_en ; 5.938 ; 5.809 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.187 ; 6.130 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.232 ; 6.145 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led1[*]   ; clk_div:U_CLK_DIV|clk_en ; 6.476 ; 6.459 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[0]  ; clk_div:U_CLK_DIV|clk_en ; 5.968 ; 5.909 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[1]  ; clk_div:U_CLK_DIV|clk_en ; 5.826 ; 5.797 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[2]  ; clk_div:U_CLK_DIV|clk_en ; 6.279 ; 6.222 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.433 ; 6.336 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[4]  ; clk_div:U_CLK_DIV|clk_en ; 6.219 ; 6.091 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.476 ; 6.459 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.336 ; 6.256 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led2[*]   ; clk_div:U_CLK_DIV|clk_en ; 6.668 ; 6.588 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[0]  ; clk_div:U_CLK_DIV|clk_en ; 5.810 ; 5.706 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[1]  ; clk_div:U_CLK_DIV|clk_en ; 5.682 ; 5.623 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[2]  ; clk_div:U_CLK_DIV|clk_en ; 6.668 ; 6.554 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.662 ; 6.588 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[4]  ; clk_div:U_CLK_DIV|clk_en ; 6.449 ; 6.385 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.640 ; 6.559 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.459 ; 6.382 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led3[*]   ; clk_div:U_CLK_DIV|clk_en ; 6.507 ; 6.395 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.507 ; 6.395 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[1]  ; clk_div:U_CLK_DIV|clk_en ; 6.059 ; 5.962 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[2]  ; clk_div:U_CLK_DIV|clk_en ; 6.076 ; 5.966 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.157 ; 6.053 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[4]  ; clk_div:U_CLK_DIV|clk_en ; 5.965 ; 5.873 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.274 ; 6.194 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.030 ; 5.949 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; led0[*]   ; clk_div:U_CLK_DIV|clk_en ; 5.429 ; 5.339 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[0]  ; clk_div:U_CLK_DIV|clk_en ; 5.429 ; 5.339 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[1]  ; clk_div:U_CLK_DIV|clk_en ; 5.496 ; 5.415 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[2]  ; clk_div:U_CLK_DIV|clk_en ; 5.561 ; 5.423 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[3]  ; clk_div:U_CLK_DIV|clk_en ; 5.617 ; 5.511 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[4]  ; clk_div:U_CLK_DIV|clk_en ; 5.437 ; 5.348 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[5]  ; clk_div:U_CLK_DIV|clk_en ; 5.704 ; 5.604 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[6]  ; clk_div:U_CLK_DIV|clk_en ; 5.736 ; 5.634 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led1[*]   ; clk_div:U_CLK_DIV|clk_en ; 5.099 ; 5.018 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[0]  ; clk_div:U_CLK_DIV|clk_en ; 5.232 ; 5.159 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[1]  ; clk_div:U_CLK_DIV|clk_en ; 5.099 ; 5.018 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[2]  ; clk_div:U_CLK_DIV|clk_en ; 5.535 ; 5.412 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[3]  ; clk_div:U_CLK_DIV|clk_en ; 5.646 ; 5.548 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[4]  ; clk_div:U_CLK_DIV|clk_en ; 5.416 ; 5.321 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[5]  ; clk_div:U_CLK_DIV|clk_en ; 5.717 ; 5.722 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[6]  ; clk_div:U_CLK_DIV|clk_en ; 5.595 ; 5.470 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led2[*]   ; clk_div:U_CLK_DIV|clk_en ; 5.121 ; 5.023 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[0]  ; clk_div:U_CLK_DIV|clk_en ; 5.292 ; 5.211 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[1]  ; clk_div:U_CLK_DIV|clk_en ; 5.159 ; 5.092 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[2]  ; clk_div:U_CLK_DIV|clk_en ; 5.324 ; 5.228 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[3]  ; clk_div:U_CLK_DIV|clk_en ; 5.320 ; 5.220 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[4]  ; clk_div:U_CLK_DIV|clk_en ; 5.121 ; 5.031 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[5]  ; clk_div:U_CLK_DIV|clk_en ; 5.310 ; 5.261 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[6]  ; clk_div:U_CLK_DIV|clk_en ; 5.125 ; 5.023 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led3[*]   ; clk_div:U_CLK_DIV|clk_en ; 5.535 ; 5.455 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.061 ; 5.984 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[1]  ; clk_div:U_CLK_DIV|clk_en ; 5.665 ; 5.538 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[2]  ; clk_div:U_CLK_DIV|clk_en ; 5.658 ; 5.537 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[3]  ; clk_div:U_CLK_DIV|clk_en ; 5.726 ; 5.640 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[4]  ; clk_div:U_CLK_DIV|clk_en ; 5.535 ; 5.455 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[5]  ; clk_div:U_CLK_DIV|clk_en ; 5.871 ; 5.786 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[6]  ; clk_div:U_CLK_DIV|clk_en ; 5.601 ; 5.531 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk_div:U_CLK_DIV|clk_en ; -4.206 ; -606.315      ;
; clk                      ; 0.578  ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; clk_div:U_CLK_DIV|clk_en ; 0.186 ; 0.000         ;
; clk                      ; 0.195 ; 0.000         ;
+--------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; clk                      ; -3.000 ; -5.112        ;
; clk_div:U_CLK_DIV|clk_en ; -1.000 ; -238.000      ;
+--------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:U_CLK_DIV|clk_en'                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                                                                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -4.206 ; controler:controler|state.S_BRANCH_NOT_S        ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.163      ;
; -4.205 ; controler:controler|state.S_ROTATE_RIGHT_CARRY  ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 5.142      ;
; -4.200 ; controler:controler|state.S_ROTATE_RIGHT_CARRY  ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 5.137      ;
; -4.190 ; controler:controler|state.S_DECREMENT_ACC       ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.131      ;
; -4.185 ; controler:controler|state.S_DECREMENT_ACC       ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.126      ;
; -4.166 ; controler:controler|state.S_CALL_5              ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.124      ;
; -4.165 ; controler:controler|state.S_ROTATE_RIGHT_CARRY  ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.040     ; 5.112      ;
; -4.164 ; controler:controler|state.S_BRANCH_NOT_S        ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.121      ;
; -4.156 ; controler:controler|state.S_BRANCH_V            ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.113      ;
; -4.152 ; controler:controler|state.S_MULT_AD             ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.093      ;
; -4.150 ; controler:controler|state.S_DECREMENT_ACC       ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.036     ; 5.101      ;
; -4.147 ; controler:controler|state.S_INCREMENT_X         ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.105      ;
; -4.147 ; controler:controler|state.S_MULT_AD             ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.088      ;
; -4.147 ; controler:controler|state.S_LOAD_ACC_INDX_4     ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.105      ;
; -4.146 ; controler:controler|state.S_MULT_AD_2           ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.087      ;
; -4.141 ; controler:controler|state.S_MULT_AD_2           ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.082      ;
; -4.135 ; controler:controler|state.S_BRANCH_NOT_Z        ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.092      ;
; -4.128 ; controler:controler|state.S_BRANCH_NOT_S        ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.085      ;
; -4.124 ; controler:controler|state.S_CALL_5              ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.082      ;
; -4.121 ; datapath:datapath|one_bit_reg:c_flag|output     ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.041     ; 5.067      ;
; -4.121 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL  ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 5.058      ;
; -4.119 ; controler:controler|state.S_ROTATE_RIGHT_CARRY  ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 5.056      ;
; -4.116 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL  ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 5.053      ;
; -4.114 ; controler:controler|state.S_BRANCH_V            ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.071      ;
; -4.112 ; controler:controler|state.S_MULT_AD             ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.036     ; 5.063      ;
; -4.108 ; controler:controler|state.S_XOR                 ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 5.045      ;
; -4.106 ; controler:controler|state.S_MULT_AD_2           ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.036     ; 5.057      ;
; -4.105 ; controler:controler|state.S_INCREMENT_X         ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.063      ;
; -4.105 ; controler:controler|state.S_LOAD_ACC_INDX_4     ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.063      ;
; -4.104 ; controler:controler|state.S_DECREMENT_ACC       ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.045      ;
; -4.103 ; datapath:datapath|one_bit_reg:z_flag|output     ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.032     ; 5.058      ;
; -4.103 ; controler:controler|state.S_XOR                 ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 5.040      ;
; -4.097 ; controler:controler|state.S_BRANCH_Z            ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.036     ; 5.048      ;
; -4.093 ; controler:controler|state.S_BRANCH_NOT_Z        ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.050      ;
; -4.088 ; controler:controler|state.S_CLEAR_CARRY         ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.042     ; 5.033      ;
; -4.088 ; controler:controler|state.S_CALL_5              ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.046      ;
; -4.087 ; datapath:datapath|one_bit_reg:s_flag|output     ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.032     ; 5.042      ;
; -4.087 ; controler:controler|state.S_STORE_ACC_ABS_5     ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.028      ;
; -4.084 ; controler:controler|state.S_LOAD_SP_IMM_2       ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.032     ; 5.039      ;
; -4.083 ; controler:controler|state.S_CLEAR_CARRY         ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.042     ; 5.028      ;
; -4.082 ; controler:controler|state.S_STORE_ACC_ABS_5     ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.023      ;
; -4.081 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL  ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.040     ; 5.028      ;
; -4.079 ; datapath:datapath|one_bit_reg:c_flag|output     ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.041     ; 5.025      ;
; -4.078 ; controler:controler|state.S_BRANCH_V            ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.035      ;
; -4.072 ; controler:controler|state.S_ROTATE_RIGHT_CARRY  ; datapath:datapath|eight_bit_reg:spH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.049     ; 5.010      ;
; -4.071 ; datapath:datapath|eight_bit_reg:b|output[1]     ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.209     ; 4.849      ;
; -4.069 ; controler:controler|state.S_INCREMENT_X         ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.027      ;
; -4.069 ; controler:controler|state.S_LOAD_ACC_INDX_4     ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.027      ;
; -4.068 ; controler:controler|state.S_ROTATE_RIGHT_CARRY  ; datapath:datapath|eight_bit_reg:b|output[7]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.126      ; 5.181      ;
; -4.068 ; controler:controler|state.S_XOR                 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.040     ; 5.015      ;
; -4.066 ; controler:controler|state.S_MULT_AD             ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.007      ;
; -4.064 ; controler:controler|state.S_BRANCH_NOT_C        ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.021      ;
; -4.062 ; datapath:datapath|one_bit_reg:v_flag|output     ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.020      ;
; -4.061 ; datapath:datapath|one_bit_reg:z_flag|output     ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.032     ; 5.016      ;
; -4.060 ; controler:controler|state.S_MULT_AD_2           ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.001      ;
; -4.060 ; controler:controler|state.S_SHIFT_RIGHT_LOGICAL ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 4.997      ;
; -4.059 ; controler:controler|state.S_LOAD_ACC_IMM_3      ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 5.000      ;
; -4.057 ; controler:controler|state.S_DECREMENT_ACC       ; datapath:datapath|eight_bit_reg:spH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 4.999      ;
; -4.057 ; controler:controler|state.S_BRANCH_NOT_Z        ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.014      ;
; -4.055 ; controler:controler|state.S_BRANCH_Z            ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.036     ; 5.006      ;
; -4.055 ; controler:controler|state.S_SHIFT_RIGHT_LOGICAL ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 4.992      ;
; -4.054 ; controler:controler|state.S_BRANCH_NOT_S        ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.011      ;
; -4.054 ; controler:controler|state.S_LOAD_ACC_IMM_3      ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 4.995      ;
; -4.054 ; controler:controler|state.S_STORE_ACC_INDX_4    ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 5.012      ;
; -4.054 ; controler:controler|state.S_ROTATE_RIGHT_CARRY  ; datapath:datapath|eight_bit_reg:arL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.126      ; 5.167      ;
; -4.053 ; controler:controler|state.S_DECREMENT_ACC       ; datapath:datapath|eight_bit_reg:b|output[7]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.130      ; 5.170      ;
; -4.048 ; controler:controler|state.S_CLEAR_CARRY         ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.032     ; 5.003      ;
; -4.047 ; controler:controler|state.S_STORE_ACC_ABS_5     ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.036     ; 4.998      ;
; -4.045 ; controler:controler|state.S_LOAD_ACC_ABS        ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 5.002      ;
; -4.045 ; datapath:datapath|one_bit_reg:s_flag|output     ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.032     ; 5.000      ;
; -4.043 ; controler:controler|state.S_BRANCH_NOT_S        ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.151      ; 5.203      ;
; -4.043 ; datapath:datapath|one_bit_reg:c_flag|output     ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.041     ; 4.989      ;
; -4.042 ; controler:controler|state.S_LOAD_SP_IMM_2       ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.032     ; 4.997      ;
; -4.042 ; controler:controler|state.S_BRANCH_C            ; datapath:datapath|eight_bit_reg:outport2_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 4.999      ;
; -4.042 ; controler:controler|state.S_ROTATE_RIGHT_CARRY  ; datapath:datapath|eight_bit_reg:a|output[7]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 4.984      ;
; -4.042 ; controler:controler|state.S_ROTATE_LEFT_CARRY   ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 4.979      ;
; -4.041 ; controler:controler|state.S_ROTATE_RIGHT_CARRY  ; datapath:datapath|eight_bit_reg:d|output[7]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 4.983      ;
; -4.040 ; controler:controler|state.S_BRANCH_NOT_S        ; datapath:datapath|eight_bit_reg:outport1_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 4.997      ;
; -4.039 ; controler:controler|state.S_DECREMENT_ACC       ; datapath:datapath|eight_bit_reg:arL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.130      ; 5.156      ;
; -4.037 ; controler:controler|state.S_ROTATE_LEFT_CARRY   ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 4.974      ;
; -4.035 ; controler:controler|state.S_STORE_ACC_RR        ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 4.976      ;
; -4.035 ; controler:controler|state.S_SHIFT_LEFT_LOGICAL  ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 4.972      ;
; -4.030 ; controler:controler|state.S_STORE_ACC_RR        ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.046     ; 4.971      ;
; -4.029 ; datapath:datapath|eight_bit_reg:b|output[1]     ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.209     ; 4.807      ;
; -4.027 ; controler:controler|state.S_DECREMENT_ACC       ; datapath:datapath|eight_bit_reg:a|output[7]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.041     ; 4.973      ;
; -4.026 ; controler:controler|state.S_DECREMENT_ACC       ; datapath:datapath|eight_bit_reg:d|output[7]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.041     ; 4.972      ;
; -4.026 ; controler:controler|state.S_SUBTRACT_BORROW     ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 4.963      ;
; -4.025 ; datapath:datapath|one_bit_reg:z_flag|output     ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.032     ; 4.980      ;
; -4.024 ; controler:controler|state.S_BRANCH_NOT_S        ; datapath:datapath|eight_bit_reg:outport1_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.166      ; 5.177      ;
; -4.022 ; controler:controler|state.S_BRANCH_NOT_C        ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.030     ; 4.979      ;
; -4.022 ; controler:controler|state.S_XOR                 ; datapath:datapath|eight_bit_reg:xL|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 4.959      ;
; -4.021 ; controler:controler|state.S_SUBTRACT_BORROW     ; datapath:datapath|eight_bit_reg:arH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 4.958      ;
; -4.020 ; datapath:datapath|one_bit_reg:v_flag|output     ; datapath:datapath|eight_bit_reg:outport2_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 4.978      ;
; -4.020 ; controler:controler|state.S_SHIFT_RIGHT_LOGICAL ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.040     ; 4.967      ;
; -4.019 ; controler:controler|state.S_LOAD_ACC_IMM_3      ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.036     ; 4.970      ;
; -4.019 ; controler:controler|state.S_BRANCH_Z            ; datapath:datapath|eight_bit_reg:outport2_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.036     ; 4.970      ;
; -4.019 ; controler:controler|state.S_MULT_AD             ; datapath:datapath|eight_bit_reg:spH|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.045     ; 4.961      ;
; -4.019 ; controler:controler|state.S_SET_CARRY           ; datapath:datapath|eight_bit_reg:xH|output[7]                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.050     ; 4.956      ;
; -4.015 ; controler:controler|state.S_MULT_AD             ; datapath:datapath|eight_bit_reg:b|output[7]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; 0.130      ; 5.132      ;
; -4.014 ; controler:controler|state.S_CALL_5              ; datapath:datapath|eight_bit_reg:outport2_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 1.000        ; -0.029     ; 4.972      ;
+--------+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                     ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.578 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|clk_en   ; clk          ; clk         ; 1.000        ; -0.035     ; 0.374      ;
; 0.593 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|count[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 0.359      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:U_CLK_DIV|clk_en'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.186 ; datapath:datapath|one_bit_reg:c_flag|output            ; datapath:datapath|one_bit_reg:c_flag|output                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; controler:controler|state.S_MULT_AD_2                  ; controler:controler|state.S_MULT_AD_2                                                                                    ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datapath:datapath|one_bit_reg:v_flag|output            ; datapath:datapath|one_bit_reg:v_flag|output                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.307      ;
; 0.201 ; controler:controler|state.S_STORE_ACC_ABS_2            ; controler:controler|state.S_STORE_ACC_ABS_3                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.321      ;
; 0.206 ; controler:controler|state.S_FETCH_INTERNAL             ; controler:controler|state.S_DECODE                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; controler:controler|state.S_CALL_2                     ; controler:controler|state.S_CALL_3                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; controler:controler|state.S_LOAD_SP_IMM_2              ; controler:controler|state.S_LOAD_SP_IMM_3                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.331      ;
; 0.221 ; controler:controler|state.S_MULT_AD                    ; controler:controler|state.S_MULT_AD_2                                                                                    ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.341      ;
; 0.266 ; controler:controler|state.S_LOAD_ACC_INDX_3            ; controler:controler|state.S_LOAD_ACC_INDX_4                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; controler:controler|state.S_FETCH_BEGIN                ; controler:controler|state.S_FETCH_EXTERNAL                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; controler:controler|state.S_RETURN_5                   ; controler:controler|state.S_RETURN_6                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; controler:controler|state.S_STORE_ACC_ABS_3            ; controler:controler|state.S_STORE_ACC_ABS_4                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; controler:controler|state.S_LOAD_ACC_IMM               ; controler:controler|state.S_LOAD_ACC_IMM_2                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.392      ;
; 0.276 ; controler:controler|state.S_RETURN                     ; controler:controler|state.S_RETURN_2                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; controler:controler|state.S_CALL_3                     ; controler:controler|state.S_CALL_4                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.396      ;
; 0.279 ; controler:controler|state.S_LOAD_ACC_ABS               ; controler:controler|state.S_LOAD_ACC_ABS_2                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; controler:controler|state.S_BRANCH_TAKEN               ; controler:controler|state.S_BRANCH_TAKEN_2                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.399      ;
; 0.283 ; controler:controler|state.S_LOAD_ACC_ABS_4             ; controler:controler|state.S_LOAD_ACC_ABS_5                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.403      ;
; 0.291 ; controler:controler|state.S_RETURN_3                   ; controler:controler|state.S_RETURN_4                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.411      ;
; 0.299 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[2]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; datapath:datapath|eight_bit_reg:spL|output[7]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; datapath:datapath|eight_bit_reg:spL|output[5]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.428      ;
; 0.308 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[0]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.435      ;
; 0.339 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[5] ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[5]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[6] ; datapath:datapath|eight_bit_reg:outport2_reg|output[6]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.459      ;
; 0.358 ; controler:controler|state.S_RETURN_4                   ; controler:controler|state.S_RETURN_5                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.478      ;
; 0.359 ; controler:controler|state.S_RETURN_2                   ; controler:controler|state.S_RETURN_3                                                                                     ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.479      ;
; 0.359 ; datapath:datapath|eight_bit_reg:spL|output[1]          ; datapath:datapath|eight_bit_reg:spL|output[1]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.486      ;
; 0.366 ; datapath:datapath|eight_bit_reg:spL|output[6]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.493      ;
; 0.378 ; datapath:datapath|eight_bit_reg:inport2_reg|output[1]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.498      ;
; 0.402 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7] ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[7]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.522      ;
; 0.405 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[2] ; datapath:datapath|eight_bit_reg:outport1_reg|output[2]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.525      ;
; 0.416 ; controler:controler|state.S_LOAD_SP_IMM                ; controler:controler|state.S_LOAD_SP_IMM_2                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.039      ; 0.539      ;
; 0.416 ; controler:controler|state.S_RETURN_7                   ; controler:controler|state.S_DONE                                                                                         ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.037      ; 0.537      ;
; 0.421 ; controler:controler|state.S_LOAD_X_IMM_3               ; controler:controler|state.S_LOAD_X_IMM_4                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.044      ; 0.549      ;
; 0.426 ; controler:controler|state.S_INIT                       ; controler:controler|state.S_FETCH_BEGIN                                                                                  ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.038      ; 0.548      ;
; 0.429 ; datapath:datapath|eight_bit_reg:ir|output[5]           ; controler:controler|state.S_MULT_AD                                                                                      ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.040      ; 0.553      ;
; 0.429 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_LOAD_ACC_IMM                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.549      ;
; 0.439 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[6] ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.225      ; 0.768      ;
; 0.440 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_RETURN                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.040      ; 0.564      ;
; 0.442 ; controler:controler|state.S_DONE                       ; controler:controler|state.S_INIT                                                                                         ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.026      ; 0.552      ;
; 0.448 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; controler:controler|state.S_FETCH_EXTERNAL             ; controler:controler|state.S_FETCH_INTERNAL                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; datapath:datapath|eight_bit_reg:spL|output[5]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.576      ;
; 0.454 ; controler:controler|state.S_STORE_ACC_INDX_2           ; controler:controler|state.S_STORE_ACC_INDX_3                                                                             ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.029      ; 0.567      ;
; 0.457 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[1]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.584      ;
; 0.458 ; datapath:datapath|eight_bit_reg:pcL|output[3]          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.585      ;
; 0.459 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.586      ;
; 0.460 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[2]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.587      ;
; 0.461 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.588      ;
; 0.462 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.589      ;
; 0.463 ; controler:controler|state.S_CALL_5                     ; controler:controler|state.S_CALL_6                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.037      ; 0.584      ;
; 0.465 ; controler:controler|state.S_CALL                       ; controler:controler|state.S_CALL_2                                                                                       ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; controler:controler|state.S_LOAD_ACC_INDX_5            ; controler:controler|state.S_LOAD_ACC_INDX_6                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; controler:controler|state.S_LOAD_X_IMM                 ; controler:controler|state.S_LOAD_X_IMM_2                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.035      ; 0.587      ;
; 0.471 ; controler:controler|state.S_LOAD_X_IMM_2               ; controler:controler|state.S_LOAD_X_IMM_3                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.039      ; 0.594      ;
; 0.483 ; datapath:datapath|eight_bit_reg:inport1_reg|output[1]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.603      ;
; 0.491 ; controler:controler|state.S_LOAD_ACC_ABS_5             ; controler:controler|state.S_LOAD_ACC_ABS_6                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.611      ;
; 0.493 ; controler:controler|state.S_LOAD_ACC_ABS_6             ; controler:controler|state.S_LOAD_ACC_ABS_7                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.040      ; 0.617      ;
; 0.496 ; datapath:datapath|eight_bit_reg:inport2_reg|output[1]  ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.221      ; 0.821      ;
; 0.503 ; controler:controler|state.S_STORE_ACC_ABS_5            ; controler:controler|state.S_STORE_ACC_ABS_6                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.623      ;
; 0.506 ; controler:controler|state.S_BRANCH_TAKEN_2             ; controler:controler|state.S_BRANCH_TAKEN_3                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.044      ; 0.634      ;
; 0.507 ; datapath:datapath|eight_bit_reg:spL|output[1]          ; datapath:datapath|eight_bit_reg:spL|output[2]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.634      ;
; 0.509 ; controler:controler|state.S_LOAD_ACC_IMM_2             ; controler:controler|state.S_LOAD_ACC_IMM_3                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.040      ; 0.633      ;
; 0.511 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.638      ;
; 0.512 ; datapath:datapath|eight_bit_reg:spL|output[5]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.639      ;
; 0.514 ; controler:controler|state.S_LOAD_ACC_ABS_3             ; controler:controler|state.S_LOAD_ACC_ABS_4                                                                               ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.039      ; 0.637      ;
; 0.514 ; datapath:datapath|eight_bit_reg:spL|output[3]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.641      ;
; 0.515 ; controler:controler|state.S_LOAD_SP_IMM_3              ; controler:controler|state.S_LOAD_SP_IMM_4                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.044      ; 0.643      ;
; 0.518 ; datapath:datapath|eight_bit_reg:pcL|output[4]          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[4]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.638      ;
; 0.521 ; datapath:datapath|eight_bit_reg:inport2_reg|output[3]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.033      ; 0.638      ;
; 0.522 ; datapath:datapath|eight_bit_reg:inport1_reg|output[3]  ; datapath:datapath|eight_bit_reg:ex_to_in_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.033      ; 0.639      ;
; 0.523 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[3]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.650      ;
; 0.524 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[5]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.651      ;
; 0.525 ; datapath:datapath|eight_bit_reg:spL|output[6]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.652      ;
; 0.525 ; datapath:datapath|eight_bit_reg:spL|output[4]          ; datapath:datapath|eight_bit_reg:spL|output[7]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.652      ;
; 0.526 ; datapath:datapath|eight_bit_reg:spL|output[0]          ; datapath:datapath|eight_bit_reg:spL|output[4]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.653      ;
; 0.527 ; datapath:datapath|eight_bit_reg:inport2_reg|output[2]  ; datapath:datapath|eight_bit_reg:outport1_reg|output[2]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.032      ; 0.643      ;
; 0.527 ; datapath:datapath|eight_bit_reg:spL|output[2]          ; datapath:datapath|eight_bit_reg:spL|output[6]                                                                            ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.043      ; 0.654      ;
; 0.534 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[2] ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.225      ; 0.863      ;
; 0.534 ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[7] ; datapath:datapath|mult:ram|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.225      ; 0.863      ;
; 0.549 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_LOAD_ACC_INDX                                                                                ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.034      ; 0.667      ;
; 0.551 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[1]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.216      ; 0.851      ;
; 0.551 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[2]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.216      ; 0.851      ;
; 0.551 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[3]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.216      ; 0.851      ;
; 0.551 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[4]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.216      ; 0.851      ;
; 0.551 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[5]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.216      ; 0.851      ;
; 0.551 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[6]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.216      ; 0.851      ;
; 0.551 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[7]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.216      ; 0.851      ;
; 0.551 ; controler:controler|state.S_STORE_ACC_INDX_3           ; datapath:datapath|eight_bit_reg:b|output[0]                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.216      ; 0.851      ;
; 0.553 ; datapath:datapath|eight_bit_reg:ir|output[3]           ; controler:controler|state.S_BRANCH_NOT_Z                                                                                 ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.034      ; 0.671      ;
; 0.556 ; datapath:datapath|eight_bit_reg:inport2_reg|output[3]  ; datapath:datapath|eight_bit_reg:outport1_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.236      ; 0.876      ;
; 0.557 ; datapath:datapath|eight_bit_reg:inport1_reg|output[3]  ; datapath:datapath|eight_bit_reg:outport1_reg|output[3]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.236      ; 0.877      ;
; 0.559 ; datapath:datapath|eight_bit_reg:pcL|output[0]          ; datapath:datapath|eight_bit_reg:in_to_ex_reg|output[0]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.036      ; 0.679      ;
; 0.561 ; datapath:datapath|eight_bit_reg:inport2_reg|output[1]  ; datapath:datapath|eight_bit_reg:outport1_reg|output[1]                                                                   ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.236      ; 0.881      ;
; 0.565 ; controler:controler|state.S_LOAD_ACC_INDX_2            ; controler:controler|state.S_LOAD_ACC_INDX_3                                                                              ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; 0.029      ; 0.678      ;
; 0.565 ; datapath:datapath|eight_bit_reg:ir|output[0]           ; controler:controler|state.S_INCREMENT_X                                                                                  ; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 0.000        ; -0.152     ; 0.497      ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.195 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|count[0] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; clk_div:U_CLK_DIV|count[0] ; clk_div:U_CLK_DIV|clk_en   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:U_CLK_DIV|clk_en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:U_CLK_DIV|count[0] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:U_CLK_DIV|clk_en   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:U_CLK_DIV|count[0] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_CLK_DIV|clk_en|clk       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U_CLK_DIV|count[0]|clk     ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]  ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:U_CLK_DIV|clk_en   ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:U_CLK_DIV|count[0] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]  ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk    ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_CLK_DIV|clk_en|clk       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U_CLK_DIV|count[0]|clk     ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:U_CLK_DIV|clk_en'                                                                          ;
+--------+--------------+----------------+------------+--------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------+--------------------------+------------+-------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_ADD_CARRY           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_AND                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_C            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_C        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_S        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_V        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_NOT_Z        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_S            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_TAKEN        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_TAKEN_2      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_TAKEN_3      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_V            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_BRANCH_Z            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_2              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_3              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_4              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_5              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_6              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CALL_7              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_CLEAR_CARRY         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_COMPARE             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DECODE              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DECREMENT_ACC       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DECREMENT_X         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_DONE                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_FETCH_BEGIN         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_FETCH_EXTERNAL      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_FETCH_INTERNAL      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INCREMENT_ACC       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INCREMENT_X         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INCRREMNET_PC       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_INIT                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_2      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_3      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_4      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_5      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_6      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_ABS_7      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_IMM        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_IMM_2      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_IMM_3      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_2     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_3     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_4     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_5     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_INDX_6     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_ACC_RR         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM_2       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM_3       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_SP_IMM_4       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM_2        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM_3        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_LOAD_X_IMM_4        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_MULT_AD             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_MULT_AD_2           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_OR                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_2            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_3            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_4            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_5            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_6            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_RETURN_7            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_ROTATE_LEFT_CARRY   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_ROTATE_RIGHT_CARRY  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SET_CARRY           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SHIFT_LEFT_LOGICAL  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SHIFT_RIGHT_LOGICAL ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_2     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_3     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_4     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_5     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_ABS_6     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_4    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_INDX_5    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_STORE_ACC_RR        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_SUBTRACT_BORROW     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; controler:controler|state.S_XOR                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arH|output[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arL|output[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arL|output[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arL|output[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arL|output[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_div:U_CLK_DIV|clk_en ; Rise       ; datapath:datapath|eight_bit_reg:arL|output[4]   ;
+--------+--------------+----------------+------------+--------------------------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; button[*]  ; clk_div:U_CLK_DIV|clk_en ; 3.284 ; 3.902 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[1] ; clk_div:U_CLK_DIV|clk_en ; 2.898 ; 3.586 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[2] ; clk_div:U_CLK_DIV|clk_en ; 3.284 ; 3.902 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; switch[*]  ; clk_div:U_CLK_DIV|clk_en ; 1.433 ; 2.093 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[0] ; clk_div:U_CLK_DIV|clk_en ; 1.042 ; 1.674 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[1] ; clk_div:U_CLK_DIV|clk_en ; 1.371 ; 2.029 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[2] ; clk_div:U_CLK_DIV|clk_en ; 1.433 ; 2.087 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[3] ; clk_div:U_CLK_DIV|clk_en ; 1.417 ; 2.093 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[4] ; clk_div:U_CLK_DIV|clk_en ; 1.250 ; 1.881 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[5] ; clk_div:U_CLK_DIV|clk_en ; 1.336 ; 1.978 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[6] ; clk_div:U_CLK_DIV|clk_en ; 1.380 ; 2.044 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[7] ; clk_div:U_CLK_DIV|clk_en ; 1.341 ; 1.988 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; button[*]  ; clk_div:U_CLK_DIV|clk_en ; -1.095 ; -1.735 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[1] ; clk_div:U_CLK_DIV|clk_en ; -1.158 ; -1.799 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[2] ; clk_div:U_CLK_DIV|clk_en ; -1.095 ; -1.735 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; switch[*]  ; clk_div:U_CLK_DIV|clk_en ; -0.798 ; -1.402 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[0] ; clk_div:U_CLK_DIV|clk_en ; -0.798 ; -1.402 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[1] ; clk_div:U_CLK_DIV|clk_en ; -1.115 ; -1.760 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[2] ; clk_div:U_CLK_DIV|clk_en ; -1.171 ; -1.812 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[3] ; clk_div:U_CLK_DIV|clk_en ; -1.159 ; -1.822 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[4] ; clk_div:U_CLK_DIV|clk_en ; -0.998 ; -1.617 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[5] ; clk_div:U_CLK_DIV|clk_en ; -1.080 ; -1.708 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[6] ; clk_div:U_CLK_DIV|clk_en ; -1.121 ; -1.772 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[7] ; clk_div:U_CLK_DIV|clk_en ; -1.086 ; -1.721 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; led0[*]   ; clk_div:U_CLK_DIV|clk_en ; 3.949 ; 4.006 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.753 ; 3.778 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.802 ; 3.779 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.782 ; 3.844 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[3]  ; clk_div:U_CLK_DIV|clk_en ; 3.859 ; 3.898 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.773 ; 3.763 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[5]  ; clk_div:U_CLK_DIV|clk_en ; 3.873 ; 3.985 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.949 ; 4.006 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led1[*]   ; clk_div:U_CLK_DIV|clk_en ; 4.110 ; 4.203 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.770 ; 3.824 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.622 ; 3.735 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.902 ; 4.044 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[3]  ; clk_div:U_CLK_DIV|clk_en ; 4.049 ; 4.129 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.920 ; 3.906 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[5]  ; clk_div:U_CLK_DIV|clk_en ; 4.110 ; 4.203 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.967 ; 4.063 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led2[*]   ; clk_div:U_CLK_DIV|clk_en ; 4.257 ; 4.292 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.665 ; 3.685 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.602 ; 3.630 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[2]  ; clk_div:U_CLK_DIV|clk_en ; 4.257 ; 4.181 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[3]  ; clk_div:U_CLK_DIV|clk_en ; 4.234 ; 4.292 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[4]  ; clk_div:U_CLK_DIV|clk_en ; 4.124 ; 4.166 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[5]  ; clk_div:U_CLK_DIV|clk_en ; 4.235 ; 4.283 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[6]  ; clk_div:U_CLK_DIV|clk_en ; 4.106 ; 4.153 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led3[*]   ; clk_div:U_CLK_DIV|clk_en ; 4.109 ; 4.177 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[0]  ; clk_div:U_CLK_DIV|clk_en ; 4.109 ; 4.177 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.804 ; 3.847 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.817 ; 3.863 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[3]  ; clk_div:U_CLK_DIV|clk_en ; 3.896 ; 3.923 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.780 ; 3.785 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[5]  ; clk_div:U_CLK_DIV|clk_en ; 3.939 ; 4.002 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.827 ; 3.849 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; led0[*]   ; clk_div:U_CLK_DIV|clk_en ; 3.387 ; 3.414 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.387 ; 3.414 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.431 ; 3.462 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.486 ; 3.477 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[3]  ; clk_div:U_CLK_DIV|clk_en ; 3.496 ; 3.531 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.397 ; 3.424 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[5]  ; clk_div:U_CLK_DIV|clk_en ; 3.547 ; 3.600 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.579 ; 3.631 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led1[*]   ; clk_div:U_CLK_DIV|clk_en ; 3.188 ; 3.221 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.275 ; 3.324 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.188 ; 3.221 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.459 ; 3.508 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[3]  ; clk_div:U_CLK_DIV|clk_en ; 3.526 ; 3.612 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.379 ; 3.447 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[5]  ; clk_div:U_CLK_DIV|clk_en ; 3.602 ; 3.725 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.481 ; 3.550 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led2[*]   ; clk_div:U_CLK_DIV|clk_en ; 3.189 ; 3.220 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.323 ; 3.370 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.256 ; 3.295 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.332 ; 3.370 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[3]  ; clk_div:U_CLK_DIV|clk_en ; 3.310 ; 3.351 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.214 ; 3.241 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[5]  ; clk_div:U_CLK_DIV|clk_en ; 3.322 ; 3.396 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.189 ; 3.220 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led3[*]   ; clk_div:U_CLK_DIV|clk_en ; 3.454 ; 3.483 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.775 ; 3.874 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.508 ; 3.541 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.502 ; 3.541 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[3]  ; clk_div:U_CLK_DIV|clk_en ; 3.571 ; 3.617 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.454 ; 3.483 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[5]  ; clk_div:U_CLK_DIV|clk_en ; 3.632 ; 3.758 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.504 ; 3.544 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+---------------------------+-----------+-------+----------+---------+---------------------+
; Clock                     ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack          ; -8.305    ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clk                      ; 0.246     ; 0.195 ; N/A      ; N/A     ; -3.000              ;
;  clk_div:U_CLK_DIV|clk_en ; -8.305    ; 0.186 ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS           ; -1221.864 ; 0.0   ; 0.0      ; 0.0     ; -246.522            ;
;  clk                      ; 0.000     ; 0.000 ; N/A      ; N/A     ; -5.112              ;
;  clk_div:U_CLK_DIV|clk_en ; -1221.864 ; 0.000 ; N/A      ; N/A     ; -241.522            ;
+---------------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; button[*]  ; clk_div:U_CLK_DIV|clk_en ; 5.765 ; 6.251 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[1] ; clk_div:U_CLK_DIV|clk_en ; 5.211 ; 5.685 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[2] ; clk_div:U_CLK_DIV|clk_en ; 5.765 ; 6.251 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; switch[*]  ; clk_div:U_CLK_DIV|clk_en ; 2.553 ; 3.032 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[0] ; clk_div:U_CLK_DIV|clk_en ; 1.847 ; 2.325 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[1] ; clk_div:U_CLK_DIV|clk_en ; 2.433 ; 2.945 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[2] ; clk_div:U_CLK_DIV|clk_en ; 2.553 ; 2.997 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[3] ; clk_div:U_CLK_DIV|clk_en ; 2.525 ; 3.032 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[4] ; clk_div:U_CLK_DIV|clk_en ; 2.210 ; 2.690 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[5] ; clk_div:U_CLK_DIV|clk_en ; 2.354 ; 2.815 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[6] ; clk_div:U_CLK_DIV|clk_en ; 2.481 ; 2.976 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[7] ; clk_div:U_CLK_DIV|clk_en ; 2.364 ; 2.824 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; button[*]  ; clk_div:U_CLK_DIV|clk_en ; -1.095 ; -1.735 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[1] ; clk_div:U_CLK_DIV|clk_en ; -1.158 ; -1.799 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  button[2] ; clk_div:U_CLK_DIV|clk_en ; -1.095 ; -1.735 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; switch[*]  ; clk_div:U_CLK_DIV|clk_en ; -0.798 ; -1.402 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[0] ; clk_div:U_CLK_DIV|clk_en ; -0.798 ; -1.402 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[1] ; clk_div:U_CLK_DIV|clk_en ; -1.115 ; -1.760 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[2] ; clk_div:U_CLK_DIV|clk_en ; -1.171 ; -1.812 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[3] ; clk_div:U_CLK_DIV|clk_en ; -1.159 ; -1.822 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[4] ; clk_div:U_CLK_DIV|clk_en ; -0.998 ; -1.617 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[5] ; clk_div:U_CLK_DIV|clk_en ; -1.080 ; -1.708 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[6] ; clk_div:U_CLK_DIV|clk_en ; -1.121 ; -1.772 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  switch[7] ; clk_div:U_CLK_DIV|clk_en ; -1.086 ; -1.721 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; led0[*]   ; clk_div:U_CLK_DIV|clk_en ; 6.684 ; 6.650 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.351 ; 6.300 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[1]  ; clk_div:U_CLK_DIV|clk_en ; 6.442 ; 6.320 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[2]  ; clk_div:U_CLK_DIV|clk_en ; 6.423 ; 6.401 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.543 ; 6.502 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[4]  ; clk_div:U_CLK_DIV|clk_en ; 6.376 ; 6.266 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.632 ; 6.609 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.684 ; 6.650 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led1[*]   ; clk_div:U_CLK_DIV|clk_en ; 6.941 ; 6.963 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.384 ; 6.347 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[1]  ; clk_div:U_CLK_DIV|clk_en ; 6.220 ; 6.226 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[2]  ; clk_div:U_CLK_DIV|clk_en ; 6.696 ; 6.725 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.885 ; 6.839 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[4]  ; clk_div:U_CLK_DIV|clk_en ; 6.669 ; 6.560 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.941 ; 6.963 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.775 ; 6.769 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led2[*]   ; clk_div:U_CLK_DIV|clk_en ; 7.179 ; 7.121 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.216 ; 6.145 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[1]  ; clk_div:U_CLK_DIV|clk_en ; 6.078 ; 6.028 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[2]  ; clk_div:U_CLK_DIV|clk_en ; 7.179 ; 7.013 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[3]  ; clk_div:U_CLK_DIV|clk_en ; 7.179 ; 7.121 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[4]  ; clk_div:U_CLK_DIV|clk_en ; 6.945 ; 6.917 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[5]  ; clk_div:U_CLK_DIV|clk_en ; 7.149 ; 7.113 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.954 ; 6.914 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led3[*]   ; clk_div:U_CLK_DIV|clk_en ; 6.982 ; 6.900 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[0]  ; clk_div:U_CLK_DIV|clk_en ; 6.982 ; 6.900 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[1]  ; clk_div:U_CLK_DIV|clk_en ; 6.485 ; 6.426 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[2]  ; clk_div:U_CLK_DIV|clk_en ; 6.502 ; 6.442 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[3]  ; clk_div:U_CLK_DIV|clk_en ; 6.599 ; 6.499 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[4]  ; clk_div:U_CLK_DIV|clk_en ; 6.395 ; 6.314 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[5]  ; clk_div:U_CLK_DIV|clk_en ; 6.727 ; 6.698 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[6]  ; clk_div:U_CLK_DIV|clk_en ; 6.459 ; 6.392 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; led0[*]   ; clk_div:U_CLK_DIV|clk_en ; 3.387 ; 3.414 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.387 ; 3.414 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.431 ; 3.462 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.486 ; 3.477 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[3]  ; clk_div:U_CLK_DIV|clk_en ; 3.496 ; 3.531 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.397 ; 3.424 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[5]  ; clk_div:U_CLK_DIV|clk_en ; 3.547 ; 3.600 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led0[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.579 ; 3.631 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led1[*]   ; clk_div:U_CLK_DIV|clk_en ; 3.188 ; 3.221 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.275 ; 3.324 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.188 ; 3.221 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.459 ; 3.508 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[3]  ; clk_div:U_CLK_DIV|clk_en ; 3.526 ; 3.612 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.379 ; 3.447 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[5]  ; clk_div:U_CLK_DIV|clk_en ; 3.602 ; 3.725 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led1[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.481 ; 3.550 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led2[*]   ; clk_div:U_CLK_DIV|clk_en ; 3.189 ; 3.220 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.323 ; 3.370 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.256 ; 3.295 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.332 ; 3.370 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[3]  ; clk_div:U_CLK_DIV|clk_en ; 3.310 ; 3.351 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.214 ; 3.241 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[5]  ; clk_div:U_CLK_DIV|clk_en ; 3.322 ; 3.396 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led2[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.189 ; 3.220 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
; led3[*]   ; clk_div:U_CLK_DIV|clk_en ; 3.454 ; 3.483 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[0]  ; clk_div:U_CLK_DIV|clk_en ; 3.775 ; 3.874 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[1]  ; clk_div:U_CLK_DIV|clk_en ; 3.508 ; 3.541 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[2]  ; clk_div:U_CLK_DIV|clk_en ; 3.502 ; 3.541 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[3]  ; clk_div:U_CLK_DIV|clk_en ; 3.571 ; 3.617 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[4]  ; clk_div:U_CLK_DIV|clk_en ; 3.454 ; 3.483 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[5]  ; clk_div:U_CLK_DIV|clk_en ; 3.632 ; 3.758 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
;  led3[6]  ; clk_div:U_CLK_DIV|clk_en ; 3.504 ; 3.544 ; Rise       ; clk_div:U_CLK_DIV|clk_en ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0_dp       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1_dp       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2_dp       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3_dp       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led0_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led0_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; clk                      ; clk                      ; 2        ; 0        ; 0        ; 0        ;
; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 784523   ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; clk                      ; clk                      ; 2        ; 0        ; 0        ; 0        ;
; clk_div:U_CLK_DIV|clk_en ; clk_div:U_CLK_DIV|clk_en ; 784523   ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 303   ; 303  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue Apr 19 12:00:01 2016
Info: Command: quartus_sta Project -c Project
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div:U_CLK_DIV|clk_en clk_div:U_CLK_DIV|clk_en
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.305
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.305     -1221.864 clk_div:U_CLK_DIV|clk_en 
    Info (332119):     0.246         0.000 clk 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 clk_div:U_CLK_DIV|clk_en 
    Info (332119):     0.362         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -5.000 clk 
    Info (332119):    -2.174      -241.522 clk_div:U_CLK_DIV|clk_en 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.358     -1077.624 clk_div:U_CLK_DIV|clk_en 
    Info (332119):     0.330         0.000 clk 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 clk_div:U_CLK_DIV|clk_en 
    Info (332119):     0.320         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -5.000 clk 
    Info (332119):    -2.174      -241.522 clk_div:U_CLK_DIV|clk_en 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.206      -606.315 clk_div:U_CLK_DIV|clk_en 
    Info (332119):     0.578         0.000 clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 clk_div:U_CLK_DIV|clk_en 
    Info (332119):     0.195         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -5.112 clk 
    Info (332119):    -1.000      -238.000 clk_div:U_CLK_DIV|clk_en 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Tue Apr 19 12:00:04 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


