{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607530021457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607530021457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 00:07:01 2020 " "Processing started: Thu Dec 10 00:07:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607530021457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530021457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7Challenge4 -c Lab7Challenge4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7Challenge4 -c Lab7Challenge4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530021457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607530021707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607530021707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktick_halfsec.v 1 1 " "Found 1 design units, including 1 entities, in source file clktick_halfsec.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_halfsec " "Found entity 1: clktick_halfsec" {  } { { "clktick_halfsec.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/clktick_halfsec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607530027101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktick_1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file clktick_1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_1ms " "Found entity 1: clktick_1ms" {  } { { "clktick_1ms.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/clktick_1ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607530027102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607530027103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "bin2bcd_16.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/bin2bcd_16.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607530027104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(51) " "Verilog HDL information at FSM.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/FSM.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607530027105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607530027105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DELAY Delay Lab7Challenge4_top.v(10) " "Verilog HDL Declaration information at Lab7Challenge4_top.v(10): object \"DELAY\" differs only in case from object \"Delay\" in the same scope" {  } { { "Lab7Challenge4_top.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/Lab7Challenge4_top.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607530027106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7challenge4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7challenge4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7Challenge4_top " "Found entity 1: Lab7Challenge4_top" {  } { { "Lab7Challenge4_top.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/Lab7Challenge4_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607530027106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DELAY " "Found entity 1: DELAY" {  } { { "delay.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607530027107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607530027108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction.v 1 1 " "Found 1 design units, including 1 entities, in source file reaction.v" { { "Info" "ISGN_ENTITY_NAME" "1 REACTION " "Found entity 1: REACTION" {  } { { "REACTION.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/REACTION.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607530027109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7Challenge4_top " "Elaborating entity \"Lab7Challenge4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607530027126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_1ms clktick_1ms:msClk " "Elaborating entity \"clktick_1ms\" for hierarchy \"clktick_1ms:msClk\"" {  } { { "Lab7Challenge4_top.v" "msClk" { Text "C:/E2_CAS/Lab7/Challenge4/Lab7Challenge4_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607530027133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clktick_1ms.v(35) " "Verilog HDL assignment warning at clktick_1ms.v(35): truncated value with size 32 to match size of target (16)" {  } { { "clktick_1ms.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/clktick_1ms.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607530027133 "|Lab7Challenge4_top|clktick_1ms:msClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_halfsec clktick_halfsec:half_secClk " "Elaborating entity \"clktick_halfsec\" for hierarchy \"clktick_halfsec:half_secClk\"" {  } { { "Lab7Challenge4_top.v" "half_secClk" { Text "C:/E2_CAS/Lab7/Challenge4/Lab7Challenge4_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607530027133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clktick_halfsec.v(35) " "Verilog HDL assignment warning at clktick_halfsec.v(35): truncated value with size 32 to match size of target (16)" {  } { { "clktick_halfsec.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/clktick_halfsec.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607530027134 "|Lab7Challenge4_top|clktick_halfsec:half_secClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "Lab7Challenge4_top.v" "fsm" { Text "C:/E2_CAS/Lab7/Challenge4/Lab7Challenge4_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607530027134 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_delay FSM.v(51) " "Verilog HDL Always Construct warning at FSM.v(51): inferring latch(es) for variable \"start_delay\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/FSM.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607530027135 "|Lab7Challenge4_top|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_lfsr FSM.v(51) " "Verilog HDL Always Construct warning at FSM.v(51): inferring latch(es) for variable \"en_lfsr\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/FSM.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607530027135 "|Lab7Challenge4_top|FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_lfsr FSM.v(51) " "Inferred latch for \"en_lfsr\" at FSM.v(51)" {  } { { "FSM.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/FSM.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027136 "|Lab7Challenge4_top|FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_delay FSM.v(51) " "Inferred latch for \"start_delay\" at FSM.v(51)" {  } { { "FSM.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/FSM.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530027136 "|Lab7Challenge4_top|FSM:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:Random " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:Random\"" {  } { { "Lab7Challenge4_top.v" "Random" { Text "C:/E2_CAS/Lab7/Challenge4/Lab7Challenge4_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607530027141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DELAY DELAY:Delay " "Elaborating entity \"DELAY\" for hierarchy \"DELAY:Delay\"" {  } { { "Lab7Challenge4_top.v" "Delay" { Text "C:/E2_CAS/Lab7/Challenge4/Lab7Challenge4_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607530027142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 bin2bcd_16:Converter " "Elaborating entity \"bin2bcd_16\" for hierarchy \"bin2bcd_16:Converter\"" {  } { { "Lab7Challenge4_top.v" "Converter" { Text "C:/E2_CAS/Lab7/Challenge4/Lab7Challenge4_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607530027143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:SEG0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:SEG0\"" {  } { { "Lab7Challenge4_top.v" "SEG0" { Text "C:/E2_CAS/Lab7/Challenge4/Lab7Challenge4_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607530027144 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607530027573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:fsm\|start_delay " "Latch FSM:fsm\|start_delay has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|state.HOLD " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|state.HOLD" {  } { { "FSM.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607530027576 ""}  } { { "FSM.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/FSM.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607530027576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Lab7Challenge4_top.v" "" { Text "C:/E2_CAS/Lab7/Challenge4/Lab7Challenge4_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607530028843 "|Lab7Challenge4_top|HEX4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607530028843 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607530028886 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607530029328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/E2_CAS/Lab7/Challenge4/output_files/Lab7Challenge4_top.map.smsg " "Generated suppressed messages file C:/E2_CAS/Lab7/Challenge4/output_files/Lab7Challenge4_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530029345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607530029406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607530029406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607530029434 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607530029434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "246 " "Implemented 246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607530029434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607530029434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607530029443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 00:07:09 2020 " "Processing ended: Thu Dec 10 00:07:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607530029443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607530029443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607530029443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607530029443 ""}
