module Multiplexer(input wire [7:0] A, B, C,
                   input wire Sel,
                   output reg [7:0] Out);

    // multiplexes between 3 inputs based on a select signal

    always @(A, B, C, Sel) begin
        case (Sel)
            3'b000: Out = A;
            3'b001: Out = B;
            3'b010: Out = C;
            default: Out = 8'b00000000; // if Sel is not 3 bits, output 0
        endcase
    end

endmodule