$date
	Wed Apr 27 16:30:51 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Twos_tb $end
$scope module dut $end
$var wire 32 ! in [31:0] $end
$var reg 32 " out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx "
bx !
$end
#1
b11111000000000000000000000000001 "
b111111111111111111111111111 !
#2
b11110111000000000000000000000001 "
b1000111111111111111111111111 !
#3
b11110110000000000000000000000001 "
b1001111111111111111111111111 !
#4
b11110101000000000000000000000001 "
b1010111111111111111111111111 !
#5
b11110100000000000000000000000001 "
b1011111111111111111111111111 !
#6
b11110011000000000000000000000001 "
b1100111111111111111111111111 !
#7
b11110010000000000000000000000001 "
b1101111111111111111111111111 !
#9
b10 "
b11111111111111111111111111111110 !
#10
b11111010000 "
b11111111111111111111100000110000 !
#11
b1001110001000000000 "
b11111111111110110001111000000000 !
#12
b1010 "
b11111111111111111111111111110110 !
#14
