// Seed: 2516046553
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6
);
  always begin
    id_3 = id_1;
  end
  assign id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
    , id_6,
    input supply0 id_2,
    input wire id_3,
    output tri1 id_4
);
  wire id_7;
  module_0(
      id_3, id_1, id_4, id_4, id_3, id_4, id_1
  );
  wire id_8, id_9, id_10;
  wire id_11;
  wire id_12;
endmodule
