<profile>

<section name = "Vivado HLS Report for 'controller'" level="0">
<item name = "Date">Sat Mar 23 21:48:20 2019
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">wrapper</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 1.96, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 88</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 79, 102</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 63</column>
<column name="Register">-, -, 75, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="controller_AXILiteS_s_axi_U">controller_AXILiteS_s_axi, 0, 0, 79, 102</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_159">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_182">and, 0, 0, 8, 1, 1</column>
<column name="packet2host_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="packet2host_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="packet2host_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_1_fu_118_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_condition_180">or, 0, 0, 8, 1, 1</column>
<column name="or_cond_fu_138_p2">or, 0, 0, 8, 1, 1</column>
<column name="p_not_fu_132_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="controller2host_ack">15, 3, 1, 3</column>
<column name="packet2host_V_1_data_out">9, 2, 32, 64</column>
<column name="packet2host_V_1_state">15, 3, 2, 6</column>
<column name="packet2host_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_reg_ioackin_config_out_V_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_controller2host_ack_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_packet2daco_V_dummy_ack">1, 0, 1, 0</column>
<column name="packet2daco_vld">1, 0, 1, 0</column>
<column name="packet2host_V_1_payload_A">32, 0, 32, 0</column>
<column name="packet2host_V_1_payload_B">32, 0, 32, 0</column>
<column name="packet2host_V_1_sel_rd">1, 0, 1, 0</column>
<column name="packet2host_V_1_sel_wr">1, 0, 1, 0</column>
<column name="packet2host_V_1_state">2, 0, 2, 0</column>
<column name="tmp_3_reg_168">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, controller, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, controller, return value</column>
<column name="packet2host_V_TDATA">out, 32, axis, packet2host_V, pointer</column>
<column name="packet2host_V_TVALID">out, 1, axis, packet2host_V, pointer</column>
<column name="packet2host_V_TREADY">in, 1, axis, packet2host_V, pointer</column>
<column name="daco2controller_V">in, 28, ap_none, daco2controller_V, scalar</column>
<column name="packet2daco_V">out, 28, ap_vld, packet2daco_V, pointer</column>
<column name="packet2daco_V_ap_vld">out, 1, ap_vld, packet2daco_V, pointer</column>
<column name="config_out_V">out, 2, ap_vld, config_out_V, pointer</column>
<column name="config_out_V_ap_vld">out, 1, ap_vld, config_out_V, pointer</column>
<column name="daco2controller_ack">in, 1, ap_none, daco2controller_ack, scalar</column>
</table>
</item>
</section>
</profile>
