Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 20 14:24:11 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_top_control_sets_placed.rpt
| Design       : lab3_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           17 |
| No           | No                    | Yes                    |              53 |           14 |
| No           | Yes                   | No                     |              91 |           28 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |              11 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------+------------------------------------------+------------------+----------------+
|         Clock Signal        |        Enable Signal       |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------+------------------------------------------+------------------+----------------+
|  disp/clk2/clk_out_reg_0    |                            |                                          |                1 |              1 |
|  disp/clk2/clk_out_reg_0    |                            | disp/display/HS0                         |                1 |              1 |
|  disp/clk2/clk_out_reg_0    |                            | disp/display/VS0                         |                1 |              1 |
|  instance_name/inst/clk_10M | clk0/period_count_reg[0]_0 |                                          |                1 |              1 |
|  seven_seg_clk/CLK          |                            |                                          |                1 |              2 |
|  clk_IBUF_BUFG              |                            |                                          |                3 |              3 |
|  disp/dd/next_state__0      |                            |                                          |                3 |              6 |
|  disp/dl/next_state__0      |                            |                                          |                2 |              6 |
|  disp/dr/next_state__0      |                            |                                          |                3 |              6 |
|  disp/du/next_state__0      |                            |                                          |                2 |              6 |
|  instance_name/inst/clk_10M |                            |                                          |                2 |              7 |
|  instance_name/inst/clk_10M |                            | clk0/clear                               |                2 |              7 |
| ~clk0/sync_OBUF             |                            | reset_IBUF                               |                1 |              8 |
|  clk_1k                     | disp/dd/E[0]               | reset_IBUF                               |                3 |              8 |
|  clk_1k                     | disp/dl/E[0]               | reset_IBUF                               |                3 |              8 |
|  instance_name/inst/clk_10M |                            | clk0/sync_OBUF                           |                3 |              8 |
|  disp/clk2/clk_out_reg_0    |                            | disp/display/hcounter[10]_i_1_n_0        |                3 |             11 |
|  disp/clk2/clk_out_reg_0    | disp/display/eqOp          | disp/display/vcounter[10]_i_1_n_0        |                5 |             11 |
|  clk_IBUF_BUFG              |                            | seven_seg_clk/period_count[0]_i_1__0_n_0 |                6 |             21 |
|  clk_IBUF_BUFG              |                            | disp/clk3/period_count[0]_i_1__1_n_0     |                6 |             21 |
|  clk_IBUF_BUFG              |                            | disp/clk2/period_count[0]_i_1__2_n_0     |                6 |             21 |
|  clk_1k                     |                            | reset_IBUF                               |               13 |             45 |
+-----------------------------+----------------------------+------------------------------------------+------------------+----------------+


