# SPI_controller_project
Verilog implementation of an SPI slave as part of a larger SPI controller project. Features synchronised inputs, edge detection, FSM control, and byte reception logic. Built as a learning-focused, incrementally extensible hardware design.
