0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v,1612046647,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/bram/sim/bram.v,,bram_blk_mem_gen_0_0,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/bram/sim/bram.v,1612046647,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v,,bram,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.srcs/sources_1/bd/bram/hdl/bram_wrapper.v,1612046647,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/int_adder_tree.v,,bram_wrapper,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v,1608741491,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Controller_Test_tb.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,adder,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/int_adder_tree.v,1610910664,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,,int_adder_tree,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v,1612190573,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,XBar2,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,1612191023,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,matrixAccelerator,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v,1612191831,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v,,Convolution_Controller,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v,1612060545,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.srcs/sources_1/bd/bram/hdl/bram_wrapper.v,,bram_coupler,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,1611505946,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,multiplyComputePynq,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_Test_tb.v,1611515465,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/lb_tb.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,Controller_wo_LB_TB,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v,1612121571,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,Controller_w_BRAM_TB,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_LB_TB.v,1611799055,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,Controller_w_LB_TB,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/lb_tb.v,1611970730,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_LB_TB.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,lb_tb,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,1610827744,verilog,,,,,,,,,,,,
