verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/3242" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/f0b6/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/c783/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/ec67/hdl" \
"../../../bd/MB/ip/MB_axi_bram_ctrl_0_bram_2/sim/MB_axi_bram_ctrl_0_bram_2.v" \
"../../../bd/MB/ip/MB_simple_axi_writer_0_0/sim/MB_simple_axi_writer_0_0.v" \
"../../../bd/MB/ip/MB_lmb_bram_8/sim/MB_lmb_bram_8.v" \
"../../../bd/MB/ip/MB_clk_wiz_0_2/MB_clk_wiz_0_2_clk_wiz.v" \
"../../../bd/MB/ip/MB_clk_wiz_0_2/MB_clk_wiz_0_2.v" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/sim/bd_0306.v" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_0/sim/bd_0306_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/3242" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/f0b6/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/c783/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/ec67/hdl" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_2/sim/bd_0306_arinsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_3/sim/bd_0306_rinsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_4/sim/bd_0306_awinsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_5/sim/bd_0306_winsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_6/sim/bd_0306_binsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_7/sim/bd_0306_aroutsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_8/sim/bd_0306_routsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_9/sim/bd_0306_awoutsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_10/sim/bd_0306_woutsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_11/sim/bd_0306_boutsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_12/sim/bd_0306_arni_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_13/sim/bd_0306_rni_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_14/sim/bd_0306_awni_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_15/sim/bd_0306_wni_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_16/sim/bd_0306_bni_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_17/sim/bd_0306_s00mmu_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_18/sim/bd_0306_s00tr_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_19/sim/bd_0306_s00sic_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_20/sim/bd_0306_s00a2s_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_21/sim/bd_0306_sarn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_22/sim/bd_0306_srn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_23/sim/bd_0306_sawn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_24/sim/bd_0306_swn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_25/sim/bd_0306_sbn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_26/sim/bd_0306_s01mmu_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_27/sim/bd_0306_s01tr_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_28/sim/bd_0306_s01sic_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_29/sim/bd_0306_s01a2s_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_30/sim/bd_0306_sarn_1.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_31/sim/bd_0306_srn_1.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_32/sim/bd_0306_sawn_1.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_33/sim/bd_0306_swn_1.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_34/sim/bd_0306_sbn_1.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_35/sim/bd_0306_m00s2a_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_36/sim/bd_0306_m00arn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_37/sim/bd_0306_m00rn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_38/sim/bd_0306_m00awn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_39/sim/bd_0306_m00wn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_40/sim/bd_0306_m00bn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_41/sim/bd_0306_m00e_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_42/sim/bd_0306_m01s2a_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_43/sim/bd_0306_m01arn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_44/sim/bd_0306_m01rn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_45/sim/bd_0306_m01awn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_46/sim/bd_0306_m01wn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_47/sim/bd_0306_m01bn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_48/sim/bd_0306_m01e_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_49/sim/bd_0306_m02s2a_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_50/sim/bd_0306_m02arn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_51/sim/bd_0306_m02rn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_52/sim/bd_0306_m02awn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_53/sim/bd_0306_m02wn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_54/sim/bd_0306_m02bn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_4/bd_0/ip/ip_55/sim/bd_0306_m02e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/3242" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/f0b6/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/c783/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/ec67/hdl" \
"../../../bd/MB/ip/MB_axi_smc_4/sim/MB_axi_smc_4.v" \
"../../../bd/MB/sim/MB.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
