$date
	Sat Nov  9 17:05:37 2024
$end

$version
	Synopsys VCS version L-2016.06_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 dfc5efac9b22fcd1 $end


$scope module tb $end
$var wire 1 ! tb_mismatch $end
$var reg 1 " c $end
$var reg 1 # d $end
$var reg 4 $ mux_in_ref [3:0] $end
$var reg 4 % mux_in_dut [3:0] $end

$scope module stim1 $end
$var wire 1 & clk $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0"
0#
0!
b0100 %
b0100 $
0&
$end
#5
1&
#10
0&
#15
1&
1#
b0001 %
b0001 $
#20
0&
#25
1&
1"
0#
b0101 %
b0101 $
#30
0&
#35
1&
1#
b1001 %
b1001 $
#40
0&
#45
1&
0"
0#
b0100 %
b0100 $
#50
0&
1#
b0001 %
b0001 $
#55
1&
#60
0&
1"
b1001 %
b1001 $
#65
1&
0"
b0001 %
b0001 $
#70
0&
#75
1&
#80
0&
1"
0#
b0101 %
b0101 $
#85
1&
0"
1#
b0001 %
b0001 $
#90
0&
#95
1&
1"
0#
b0101 %
b0101 $
#100
0&
0"
1#
b0001 %
b0001 $
#105
1&
#110
0&
0#
b0100 %
b0100 $
#115
1&
1#
b0001 %
b0001 $
#120
0&
1"
0#
b0101 %
b0101 $
#125
1&
0"
1#
b0001 %
b0001 $
#130
0&
1"
0#
b0101 %
b0101 $
#135
1&
0"
1#
b0001 %
b0001 $
#140
0&
1"
b1001 %
b1001 $
#145
1&
0#
b0101 %
b0101 $
#150
0&
1#
b1001 %
b1001 $
#155
1&
0#
b0101 %
b0101 $
#160
0&
#165
1&
0"
b0100 %
b0100 $
#170
0&
1#
b0001 %
b0001 $
#175
1&
0#
b0100 %
b0100 $
#180
0&
1#
b0001 %
b0001 $
#185
1&
#190
0&
#195
1&
1"
b1001 %
b1001 $
#200
0&
0#
b0101 %
b0101 $
#205
1&
0"
b0100 %
b0100 $
#210
0&
#215
1&
1"
b0101 %
b0101 $
#220
0&
0"
1#
b0001 %
b0001 $
#225
1&
1"
0#
b0101 %
b0101 $
#230
0&
1#
b1001 %
b1001 $
#235
1&
0"
b0001 %
b0001 $
#240
0&
1"
b1001 %
b1001 $
#245
1&
#250
0&
0"
b0001 %
b0001 $
#255
1&
1"
0#
b0101 %
b0101 $
#260
0&
#265
1&
0"
1#
b0001 %
b0001 $
#270
0&
1"
b1001 %
b1001 $
#275
1&
#280
0&
0#
b0101 %
b0101 $
#285
1&
#290
0&
