<def f='master/drivers/net/ark/ark_udm.h' l='19' ll='25'/>
<size>24</size>
<doc f='master/drivers/net/ark/ark_udm.h' l='18'>/* Meta data structure apssed from FPGA, must match layout in FPGA */</doc>
<mbr r='ark_rx_meta::timestamp' o='0' t='uint64_t'/>
<mbr r='ark_rx_meta::user_data' o='64' t='uint64_t'/>
<mbr r='ark_rx_meta::port' o='128' t='uint8_t'/>
<mbr r='ark_rx_meta::dst_queue' o='136' t='uint8_t'/>
<mbr r='ark_rx_meta::pkt_len' o='144' t='uint16_t'/>
