module module_0 (
    input id_1,
    output id_2,
    input logic id_3
);
  id_4 id_5 (
      .id_1(id_2),
      .id_3(id_1),
      .id_3(id_1[id_2]),
      .id_3((id_3))
  );
  id_6 id_7 (
      .id_3(1),
      .id_3(1),
      .id_1(id_2)
  );
endmodule
