// Seed: 3625027424
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout tri0 id_1;
  supply1 id_3;
  for (id_4 = 1; id_3; ++id_1) begin : LABEL_0
    assign id_1 = id_2 ? 1 : ~id_2;
    for (id_5 = -1 & id_1 == 1; id_2 == -1; ++id_5) begin : LABEL_1
      assign id_5 = id_1;
    end
  end
  assign id_3 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  wire  id_4,
    output tri1  id_5,
    output tri1  id_6
);
  wire id_8;
  assign id_3 = id_1;
  assign id_6 = id_2;
  wire id_9;
  assign id_9 = -1 == -1'b0 ? id_9 : id_8;
  assign id_3 = 1;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_3 = id_8;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_3 = 0;
  generate
    assign id_6 = (-1);
  endgenerate
endmodule
