// Seed: 3285129391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output tri1 id_2
    , id_11,
    input uwire id_3,
    input supply0 id_4,
    input uwire id_5,
    output wor id_6,
    output uwire id_7,
    input wor id_8,
    input tri1 id_9
);
  assign id_6 = 1'd0;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
