[2025-09-17 02:06:41] START suite=qualcomm_srv trace=srv6_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv6_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2571969 heartbeat IPC: 3.888 cumulative IPC: 3.888 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4995292 heartbeat IPC: 4.127 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4995292 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4995292 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13229318 heartbeat IPC: 1.214 cumulative IPC: 1.214 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21484387 heartbeat IPC: 1.211 cumulative IPC: 1.213 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 29733410 heartbeat IPC: 1.212 cumulative IPC: 1.213 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 38000266 heartbeat IPC: 1.21 cumulative IPC: 1.212 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46222609 heartbeat IPC: 1.216 cumulative IPC: 1.213 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 54432698 heartbeat IPC: 1.218 cumulative IPC: 1.214 (Simulation time: 00 hr 07 min 55 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv6_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 62686442 heartbeat IPC: 1.212 cumulative IPC: 1.213 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 70940240 heartbeat IPC: 1.212 cumulative IPC: 1.213 (Simulation time: 00 hr 10 min 08 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 79187861 heartbeat IPC: 1.212 cumulative IPC: 1.213 (Simulation time: 00 hr 11 min 17 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 82448335 cumulative IPC: 1.213 (Simulation time: 00 hr 12 min 27 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 82448335 cumulative IPC: 1.213 (Simulation time: 00 hr 12 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv6_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.213 instructions: 100000002 cycles: 82448335
CPU 0 Branch Prediction Accuracy: 92.75% MPKI: 12.87 Average ROB Occupancy at Mispredict: 31.03
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08532
BRANCH_INDIRECT: 0.3694
BRANCH_CONDITIONAL: 11.06
BRANCH_DIRECT_CALL: 0.4187
BRANCH_INDIRECT_CALL: 0.5417
BRANCH_RETURN: 0.4039


====Backend Stall Breakdown====
ROB_STALL: 20903
LQ_STALL: 0
SQ_STALL: 52400


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 4.125321

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 20903

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 5067

cpu0->cpu0_STLB TOTAL        ACCESS:    2104793 HIT:    2104044 MISS:        749 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2104793 HIT:    2104044 MISS:        749 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 99.24 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9394543 HIT:    8625520 MISS:     769023 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7675609 HIT:    6990625 MISS:     684984 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579031 HIT:     518753 MISS:      60278 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1138554 HIT:    1115470 MISS:      23084 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1349 HIT:        672 MISS:        677 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15850560 HIT:    7777689 MISS:    8072871 MSHR_MERGE:    2011940
cpu0->cpu0_L1I LOAD         ACCESS:   15850560 HIT:    7777689 MISS:    8072871 MSHR_MERGE:    2011940
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.56 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30470823 HIT:   26611923 MISS:    3858900 MSHR_MERGE:    1663837
cpu0->cpu0_L1D LOAD         ACCESS:   16636968 HIT:   14521899 MISS:    2115069 MSHR_MERGE:     500391
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13832347 HIT:   12089897 MISS:    1742450 MSHR_MERGE:    1163414
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1508 HIT:        127 MISS:       1381 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12981883 HIT:   10701780 MISS:    2280103 MSHR_MERGE:    1155664
cpu0->cpu0_ITLB LOAD         ACCESS:   12981883 HIT:   10701780 MISS:    2280103 MSHR_MERGE:    1155664
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28977532 HIT:   27661105 MISS:    1316427 MSHR_MERGE:     336074
cpu0->cpu0_DTLB LOAD         ACCESS:   28977532 HIT:   27661105 MISS:    1316427 MSHR_MERGE:     336074
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.077 cycles
cpu0->LLC TOTAL        ACCESS:     878065 HIT:     868808 MISS:       9257 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     684983 HIT:     675929 MISS:       9054 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      60278 HIT:      60268 MISS:         10 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     132127 HIT:     132123 MISS:          4 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        677 HIT:        488 MISS:        189 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         23
  ROW_BUFFER_MISS:       9230
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          6
  FULL:          0
Channel 0 REFRESHES ISSUED:       6870

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       544096       518235        71084          604
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           66           59           11
  STLB miss resolved @ L2C                0           60          426          271           35
  STLB miss resolved @ LLC                0           26          226          299           41
  STLB miss resolved @ MEM                0            0           70          115           86

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195750        56388      1533563       124195            7
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1            4            2
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            5            8           29            0
  STLB miss resolved @ MEM                0            0            2           13            7
[2025-09-17 02:19:09] END   suite=qualcomm_srv trace=srv6_ap (rc=0)
