
REPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009dd0  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409dd0  00409dd0  00019dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008ac  20400000  00409dd8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001c8  204008ac  0040a684  000208ac  2**2
                  ALLOC
  4 .stack        00002004  20400a74  0040a84c  000208ac  2**0
                  ALLOC
  5 .heap         00000200  20402a78  0040c850  000208ac  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000208ac  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208da  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000e966  00000000  00000000  00020933  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000020c2  00000000  00000000  0002f299  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007d74  00000000  00000000  0003135b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d78  00000000  00000000  000390cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000cd0  00000000  00000000  00039e47  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020d06  00000000  00000000  0003ab17  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ddc2  00000000  00000000  0005b81d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f027  00000000  00000000  000695df  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004a7c  00000000  00000000  000f8608  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402a78 	.word	0x20402a78
  400004:	00402281 	.word	0x00402281
  400008:	00402331 	.word	0x00402331
  40000c:	00402331 	.word	0x00402331
  400010:	00402331 	.word	0x00402331
  400014:	00402331 	.word	0x00402331
  400018:	00402331 	.word	0x00402331
	...
  40002c:	00402331 	.word	0x00402331
  400030:	00402331 	.word	0x00402331
  400034:	00000000 	.word	0x00000000
  400038:	00402331 	.word	0x00402331
  40003c:	00402331 	.word	0x00402331
  400040:	00402331 	.word	0x00402331
  400044:	00402331 	.word	0x00402331
  400048:	00402331 	.word	0x00402331
  40004c:	00402331 	.word	0x00402331
  400050:	00402331 	.word	0x00402331
  400054:	00402331 	.word	0x00402331
  400058:	00402331 	.word	0x00402331
  40005c:	00402331 	.word	0x00402331
  400060:	00402331 	.word	0x00402331
  400064:	00000000 	.word	0x00000000
  400068:	0040159d 	.word	0x0040159d
  40006c:	004015b5 	.word	0x004015b5
  400070:	004015cd 	.word	0x004015cd
  400074:	00402331 	.word	0x00402331
  400078:	00402b75 	.word	0x00402b75
  40007c:	00402331 	.word	0x00402331
  400080:	004015e5 	.word	0x004015e5
  400084:	004015fd 	.word	0x004015fd
  400088:	00402331 	.word	0x00402331
  40008c:	00402331 	.word	0x00402331
  400090:	00402331 	.word	0x00402331
  400094:	00402331 	.word	0x00402331
  400098:	00402331 	.word	0x00402331
  40009c:	00402331 	.word	0x00402331
  4000a0:	00402bad 	.word	0x00402bad
  4000a4:	00402331 	.word	0x00402331
  4000a8:	00402331 	.word	0x00402331
  4000ac:	00402331 	.word	0x00402331
  4000b0:	00402331 	.word	0x00402331
  4000b4:	00402331 	.word	0x00402331
  4000b8:	00402331 	.word	0x00402331
  4000bc:	00402331 	.word	0x00402331
  4000c0:	00402331 	.word	0x00402331
  4000c4:	00402331 	.word	0x00402331
  4000c8:	00402331 	.word	0x00402331
  4000cc:	00402331 	.word	0x00402331
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00402331 	.word	0x00402331
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00402331 	.word	0x00402331
  4000e0:	00402331 	.word	0x00402331
  4000e4:	00402331 	.word	0x00402331
  4000e8:	00402331 	.word	0x00402331
  4000ec:	00402331 	.word	0x00402331
  4000f0:	00402331 	.word	0x00402331
  4000f4:	00402331 	.word	0x00402331
  4000f8:	00402331 	.word	0x00402331
  4000fc:	00402331 	.word	0x00402331
  400100:	00402331 	.word	0x00402331
  400104:	00402331 	.word	0x00402331
  400108:	00402331 	.word	0x00402331
  40010c:	00402331 	.word	0x00402331
  400110:	00402331 	.word	0x00402331
	...
  400120:	00402331 	.word	0x00402331
  400124:	00402331 	.word	0x00402331
  400128:	00402331 	.word	0x00402331
  40012c:	00402331 	.word	0x00402331
  400130:	00402331 	.word	0x00402331
  400134:	00000000 	.word	0x00000000
  400138:	00402331 	.word	0x00402331
  40013c:	00402331 	.word	0x00402331

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008ac 	.word	0x204008ac
  40015c:	00000000 	.word	0x00000000
  400160:	00409dd8 	.word	0x00409dd8

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	204008b0 	.word	0x204008b0
  400190:	00409dd8 	.word	0x00409dd8
  400194:	00409dd8 	.word	0x00409dd8
  400198:	00000000 	.word	0x00000000

0040019c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40019c:	b480      	push	{r7}
  40019e:	b083      	sub	sp, #12
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d825      	bhi.n	4001f6 <osc_get_rate+0x5a>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_get_rate+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	004001d1 	.word	0x004001d1
  4001b4:	004001d7 	.word	0x004001d7
  4001b8:	004001dd 	.word	0x004001dd
  4001bc:	004001e3 	.word	0x004001e3
  4001c0:	004001e7 	.word	0x004001e7
  4001c4:	004001eb 	.word	0x004001eb
  4001c8:	004001ef 	.word	0x004001ef
  4001cc:	004001f3 	.word	0x004001f3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4001d0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4001d4:	e010      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4001d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001da:	e00d      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4001dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001e0:	e00a      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4001e2:	4b08      	ldr	r3, [pc, #32]	; (400204 <osc_get_rate+0x68>)
  4001e4:	e008      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4001e6:	4b08      	ldr	r3, [pc, #32]	; (400208 <osc_get_rate+0x6c>)
  4001e8:	e006      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4001ea:	4b08      	ldr	r3, [pc, #32]	; (40020c <osc_get_rate+0x70>)
  4001ec:	e004      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4001ee:	4b07      	ldr	r3, [pc, #28]	; (40020c <osc_get_rate+0x70>)
  4001f0:	e002      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4001f2:	4b06      	ldr	r3, [pc, #24]	; (40020c <osc_get_rate+0x70>)
  4001f4:	e000      	b.n	4001f8 <osc_get_rate+0x5c>
	}

	return 0;
  4001f6:	2300      	movs	r3, #0
}
  4001f8:	4618      	mov	r0, r3
  4001fa:	370c      	adds	r7, #12
  4001fc:	46bd      	mov	sp, r7
  4001fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400202:	4770      	bx	lr
  400204:	003d0900 	.word	0x003d0900
  400208:	007a1200 	.word	0x007a1200
  40020c:	00b71b00 	.word	0x00b71b00

00400210 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400210:	b580      	push	{r7, lr}
  400212:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400214:	2006      	movs	r0, #6
  400216:	4b05      	ldr	r3, [pc, #20]	; (40022c <sysclk_get_main_hz+0x1c>)
  400218:	4798      	blx	r3
  40021a:	4602      	mov	r2, r0
  40021c:	4613      	mov	r3, r2
  40021e:	009b      	lsls	r3, r3, #2
  400220:	4413      	add	r3, r2
  400222:	009a      	lsls	r2, r3, #2
  400224:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400226:	4618      	mov	r0, r3
  400228:	bd80      	pop	{r7, pc}
  40022a:	bf00      	nop
  40022c:	0040019d 	.word	0x0040019d

00400230 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400230:	b580      	push	{r7, lr}
  400232:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400234:	4b02      	ldr	r3, [pc, #8]	; (400240 <sysclk_get_peripheral_hz+0x10>)
  400236:	4798      	blx	r3
  400238:	4603      	mov	r3, r0
  40023a:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40023c:	4618      	mov	r0, r3
  40023e:	bd80      	pop	{r7, pc}
  400240:	00400211 	.word	0x00400211

00400244 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400244:	b580      	push	{r7, lr}
  400246:	b082      	sub	sp, #8
  400248:	af00      	add	r7, sp, #0
  40024a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40024c:	6878      	ldr	r0, [r7, #4]
  40024e:	4b03      	ldr	r3, [pc, #12]	; (40025c <sysclk_enable_peripheral_clock+0x18>)
  400250:	4798      	blx	r3
}
  400252:	bf00      	nop
  400254:	3708      	adds	r7, #8
  400256:	46bd      	mov	sp, r7
  400258:	bd80      	pop	{r7, pc}
  40025a:	bf00      	nop
  40025c:	004018d9 	.word	0x004018d9

00400260 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400260:	b580      	push	{r7, lr}
  400262:	b082      	sub	sp, #8
  400264:	af00      	add	r7, sp, #0
  400266:	6078      	str	r0, [r7, #4]
  400268:	460b      	mov	r3, r1
  40026a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40026c:	687b      	ldr	r3, [r7, #4]
  40026e:	4a36      	ldr	r2, [pc, #216]	; (400348 <usart_serial_putchar+0xe8>)
  400270:	4293      	cmp	r3, r2
  400272:	d10a      	bne.n	40028a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400274:	bf00      	nop
  400276:	78fb      	ldrb	r3, [r7, #3]
  400278:	4619      	mov	r1, r3
  40027a:	6878      	ldr	r0, [r7, #4]
  40027c:	4b33      	ldr	r3, [pc, #204]	; (40034c <usart_serial_putchar+0xec>)
  40027e:	4798      	blx	r3
  400280:	4603      	mov	r3, r0
  400282:	2b00      	cmp	r3, #0
  400284:	d1f7      	bne.n	400276 <usart_serial_putchar+0x16>
		return 1;
  400286:	2301      	movs	r3, #1
  400288:	e05a      	b.n	400340 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40028a:	687b      	ldr	r3, [r7, #4]
  40028c:	4a30      	ldr	r2, [pc, #192]	; (400350 <usart_serial_putchar+0xf0>)
  40028e:	4293      	cmp	r3, r2
  400290:	d10a      	bne.n	4002a8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  400292:	bf00      	nop
  400294:	78fb      	ldrb	r3, [r7, #3]
  400296:	4619      	mov	r1, r3
  400298:	6878      	ldr	r0, [r7, #4]
  40029a:	4b2c      	ldr	r3, [pc, #176]	; (40034c <usart_serial_putchar+0xec>)
  40029c:	4798      	blx	r3
  40029e:	4603      	mov	r3, r0
  4002a0:	2b00      	cmp	r3, #0
  4002a2:	d1f7      	bne.n	400294 <usart_serial_putchar+0x34>
		return 1;
  4002a4:	2301      	movs	r3, #1
  4002a6:	e04b      	b.n	400340 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002a8:	687b      	ldr	r3, [r7, #4]
  4002aa:	4a2a      	ldr	r2, [pc, #168]	; (400354 <usart_serial_putchar+0xf4>)
  4002ac:	4293      	cmp	r3, r2
  4002ae:	d10a      	bne.n	4002c6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002b0:	bf00      	nop
  4002b2:	78fb      	ldrb	r3, [r7, #3]
  4002b4:	4619      	mov	r1, r3
  4002b6:	6878      	ldr	r0, [r7, #4]
  4002b8:	4b24      	ldr	r3, [pc, #144]	; (40034c <usart_serial_putchar+0xec>)
  4002ba:	4798      	blx	r3
  4002bc:	4603      	mov	r3, r0
  4002be:	2b00      	cmp	r3, #0
  4002c0:	d1f7      	bne.n	4002b2 <usart_serial_putchar+0x52>
		return 1;
  4002c2:	2301      	movs	r3, #1
  4002c4:	e03c      	b.n	400340 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002c6:	687b      	ldr	r3, [r7, #4]
  4002c8:	4a23      	ldr	r2, [pc, #140]	; (400358 <usart_serial_putchar+0xf8>)
  4002ca:	4293      	cmp	r3, r2
  4002cc:	d10a      	bne.n	4002e4 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ce:	bf00      	nop
  4002d0:	78fb      	ldrb	r3, [r7, #3]
  4002d2:	4619      	mov	r1, r3
  4002d4:	6878      	ldr	r0, [r7, #4]
  4002d6:	4b1d      	ldr	r3, [pc, #116]	; (40034c <usart_serial_putchar+0xec>)
  4002d8:	4798      	blx	r3
  4002da:	4603      	mov	r3, r0
  4002dc:	2b00      	cmp	r3, #0
  4002de:	d1f7      	bne.n	4002d0 <usart_serial_putchar+0x70>
		return 1;
  4002e0:	2301      	movs	r3, #1
  4002e2:	e02d      	b.n	400340 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002e4:	687b      	ldr	r3, [r7, #4]
  4002e6:	4a1d      	ldr	r2, [pc, #116]	; (40035c <usart_serial_putchar+0xfc>)
  4002e8:	4293      	cmp	r3, r2
  4002ea:	d10a      	bne.n	400302 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4002ec:	bf00      	nop
  4002ee:	78fb      	ldrb	r3, [r7, #3]
  4002f0:	4619      	mov	r1, r3
  4002f2:	6878      	ldr	r0, [r7, #4]
  4002f4:	4b1a      	ldr	r3, [pc, #104]	; (400360 <usart_serial_putchar+0x100>)
  4002f6:	4798      	blx	r3
  4002f8:	4603      	mov	r3, r0
  4002fa:	2b00      	cmp	r3, #0
  4002fc:	d1f7      	bne.n	4002ee <usart_serial_putchar+0x8e>
		return 1;
  4002fe:	2301      	movs	r3, #1
  400300:	e01e      	b.n	400340 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400302:	687b      	ldr	r3, [r7, #4]
  400304:	4a17      	ldr	r2, [pc, #92]	; (400364 <usart_serial_putchar+0x104>)
  400306:	4293      	cmp	r3, r2
  400308:	d10a      	bne.n	400320 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40030a:	bf00      	nop
  40030c:	78fb      	ldrb	r3, [r7, #3]
  40030e:	4619      	mov	r1, r3
  400310:	6878      	ldr	r0, [r7, #4]
  400312:	4b13      	ldr	r3, [pc, #76]	; (400360 <usart_serial_putchar+0x100>)
  400314:	4798      	blx	r3
  400316:	4603      	mov	r3, r0
  400318:	2b00      	cmp	r3, #0
  40031a:	d1f7      	bne.n	40030c <usart_serial_putchar+0xac>
		return 1;
  40031c:	2301      	movs	r3, #1
  40031e:	e00f      	b.n	400340 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400320:	687b      	ldr	r3, [r7, #4]
  400322:	4a11      	ldr	r2, [pc, #68]	; (400368 <usart_serial_putchar+0x108>)
  400324:	4293      	cmp	r3, r2
  400326:	d10a      	bne.n	40033e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400328:	bf00      	nop
  40032a:	78fb      	ldrb	r3, [r7, #3]
  40032c:	4619      	mov	r1, r3
  40032e:	6878      	ldr	r0, [r7, #4]
  400330:	4b0b      	ldr	r3, [pc, #44]	; (400360 <usart_serial_putchar+0x100>)
  400332:	4798      	blx	r3
  400334:	4603      	mov	r3, r0
  400336:	2b00      	cmp	r3, #0
  400338:	d1f7      	bne.n	40032a <usart_serial_putchar+0xca>
		return 1;
  40033a:	2301      	movs	r3, #1
  40033c:	e000      	b.n	400340 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40033e:	2300      	movs	r3, #0
}
  400340:	4618      	mov	r0, r3
  400342:	3708      	adds	r7, #8
  400344:	46bd      	mov	sp, r7
  400346:	bd80      	pop	{r7, pc}
  400348:	400e0800 	.word	0x400e0800
  40034c:	00401ee9 	.word	0x00401ee9
  400350:	400e0a00 	.word	0x400e0a00
  400354:	400e1a00 	.word	0x400e1a00
  400358:	400e1c00 	.word	0x400e1c00
  40035c:	40024000 	.word	0x40024000
  400360:	00402171 	.word	0x00402171
  400364:	40028000 	.word	0x40028000
  400368:	4002c000 	.word	0x4002c000

0040036c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40036c:	b580      	push	{r7, lr}
  40036e:	b084      	sub	sp, #16
  400370:	af00      	add	r7, sp, #0
  400372:	6078      	str	r0, [r7, #4]
  400374:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400376:	2300      	movs	r3, #0
  400378:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40037a:	687b      	ldr	r3, [r7, #4]
  40037c:	4a34      	ldr	r2, [pc, #208]	; (400450 <usart_serial_getchar+0xe4>)
  40037e:	4293      	cmp	r3, r2
  400380:	d107      	bne.n	400392 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400382:	bf00      	nop
  400384:	6839      	ldr	r1, [r7, #0]
  400386:	6878      	ldr	r0, [r7, #4]
  400388:	4b32      	ldr	r3, [pc, #200]	; (400454 <usart_serial_getchar+0xe8>)
  40038a:	4798      	blx	r3
  40038c:	4603      	mov	r3, r0
  40038e:	2b00      	cmp	r3, #0
  400390:	d1f8      	bne.n	400384 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400392:	687b      	ldr	r3, [r7, #4]
  400394:	4a30      	ldr	r2, [pc, #192]	; (400458 <usart_serial_getchar+0xec>)
  400396:	4293      	cmp	r3, r2
  400398:	d107      	bne.n	4003aa <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40039a:	bf00      	nop
  40039c:	6839      	ldr	r1, [r7, #0]
  40039e:	6878      	ldr	r0, [r7, #4]
  4003a0:	4b2c      	ldr	r3, [pc, #176]	; (400454 <usart_serial_getchar+0xe8>)
  4003a2:	4798      	blx	r3
  4003a4:	4603      	mov	r3, r0
  4003a6:	2b00      	cmp	r3, #0
  4003a8:	d1f8      	bne.n	40039c <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4003aa:	687b      	ldr	r3, [r7, #4]
  4003ac:	4a2b      	ldr	r2, [pc, #172]	; (40045c <usart_serial_getchar+0xf0>)
  4003ae:	4293      	cmp	r3, r2
  4003b0:	d107      	bne.n	4003c2 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4003b2:	bf00      	nop
  4003b4:	6839      	ldr	r1, [r7, #0]
  4003b6:	6878      	ldr	r0, [r7, #4]
  4003b8:	4b26      	ldr	r3, [pc, #152]	; (400454 <usart_serial_getchar+0xe8>)
  4003ba:	4798      	blx	r3
  4003bc:	4603      	mov	r3, r0
  4003be:	2b00      	cmp	r3, #0
  4003c0:	d1f8      	bne.n	4003b4 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4003c2:	687b      	ldr	r3, [r7, #4]
  4003c4:	4a26      	ldr	r2, [pc, #152]	; (400460 <usart_serial_getchar+0xf4>)
  4003c6:	4293      	cmp	r3, r2
  4003c8:	d107      	bne.n	4003da <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4003ca:	bf00      	nop
  4003cc:	6839      	ldr	r1, [r7, #0]
  4003ce:	6878      	ldr	r0, [r7, #4]
  4003d0:	4b20      	ldr	r3, [pc, #128]	; (400454 <usart_serial_getchar+0xe8>)
  4003d2:	4798      	blx	r3
  4003d4:	4603      	mov	r3, r0
  4003d6:	2b00      	cmp	r3, #0
  4003d8:	d1f8      	bne.n	4003cc <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4003da:	687b      	ldr	r3, [r7, #4]
  4003dc:	4a21      	ldr	r2, [pc, #132]	; (400464 <usart_serial_getchar+0xf8>)
  4003de:	4293      	cmp	r3, r2
  4003e0:	d10d      	bne.n	4003fe <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4003e2:	bf00      	nop
  4003e4:	f107 030c 	add.w	r3, r7, #12
  4003e8:	4619      	mov	r1, r3
  4003ea:	6878      	ldr	r0, [r7, #4]
  4003ec:	4b1e      	ldr	r3, [pc, #120]	; (400468 <usart_serial_getchar+0xfc>)
  4003ee:	4798      	blx	r3
  4003f0:	4603      	mov	r3, r0
  4003f2:	2b00      	cmp	r3, #0
  4003f4:	d1f6      	bne.n	4003e4 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4003f6:	68fb      	ldr	r3, [r7, #12]
  4003f8:	b2da      	uxtb	r2, r3
  4003fa:	683b      	ldr	r3, [r7, #0]
  4003fc:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4003fe:	687b      	ldr	r3, [r7, #4]
  400400:	4a1a      	ldr	r2, [pc, #104]	; (40046c <usart_serial_getchar+0x100>)
  400402:	4293      	cmp	r3, r2
  400404:	d10d      	bne.n	400422 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  400406:	bf00      	nop
  400408:	f107 030c 	add.w	r3, r7, #12
  40040c:	4619      	mov	r1, r3
  40040e:	6878      	ldr	r0, [r7, #4]
  400410:	4b15      	ldr	r3, [pc, #84]	; (400468 <usart_serial_getchar+0xfc>)
  400412:	4798      	blx	r3
  400414:	4603      	mov	r3, r0
  400416:	2b00      	cmp	r3, #0
  400418:	d1f6      	bne.n	400408 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40041a:	68fb      	ldr	r3, [r7, #12]
  40041c:	b2da      	uxtb	r2, r3
  40041e:	683b      	ldr	r3, [r7, #0]
  400420:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400422:	687b      	ldr	r3, [r7, #4]
  400424:	4a12      	ldr	r2, [pc, #72]	; (400470 <usart_serial_getchar+0x104>)
  400426:	4293      	cmp	r3, r2
  400428:	d10d      	bne.n	400446 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40042a:	bf00      	nop
  40042c:	f107 030c 	add.w	r3, r7, #12
  400430:	4619      	mov	r1, r3
  400432:	6878      	ldr	r0, [r7, #4]
  400434:	4b0c      	ldr	r3, [pc, #48]	; (400468 <usart_serial_getchar+0xfc>)
  400436:	4798      	blx	r3
  400438:	4603      	mov	r3, r0
  40043a:	2b00      	cmp	r3, #0
  40043c:	d1f6      	bne.n	40042c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40043e:	68fb      	ldr	r3, [r7, #12]
  400440:	b2da      	uxtb	r2, r3
  400442:	683b      	ldr	r3, [r7, #0]
  400444:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400446:	bf00      	nop
  400448:	3710      	adds	r7, #16
  40044a:	46bd      	mov	sp, r7
  40044c:	bd80      	pop	{r7, pc}
  40044e:	bf00      	nop
  400450:	400e0800 	.word	0x400e0800
  400454:	00401f19 	.word	0x00401f19
  400458:	400e0a00 	.word	0x400e0a00
  40045c:	400e1a00 	.word	0x400e1a00
  400460:	400e1c00 	.word	0x400e1c00
  400464:	40024000 	.word	0x40024000
  400468:	004021a5 	.word	0x004021a5
  40046c:	40028000 	.word	0x40028000
  400470:	4002c000 	.word	0x4002c000

00400474 <USART0_init>:
#include "asf.h"

/**
 * \brief Configure UART console.
 */
 void USART0_init(void){
  400474:	b580      	push	{r7, lr}
  400476:	b086      	sub	sp, #24
  400478:	af00      	add	r7, sp, #0
  
	/* Configura USART0 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  40047a:	200b      	movs	r0, #11
  40047c:	4b19      	ldr	r3, [pc, #100]	; (4004e4 <USART0_init+0x70>)
  40047e:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  400480:	2201      	movs	r2, #1
  400482:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400486:	4818      	ldr	r0, [pc, #96]	; (4004e8 <USART0_init+0x74>)
  400488:	4b18      	ldr	r3, [pc, #96]	; (4004ec <USART0_init+0x78>)
  40048a:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  40048c:	2202      	movs	r2, #2
  40048e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400492:	4815      	ldr	r0, [pc, #84]	; (4004e8 <USART0_init+0x74>)
  400494:	4b15      	ldr	r3, [pc, #84]	; (4004ec <USART0_init+0x78>)
  400496:	4798      	blx	r3
  
	/* Configura opcoes USART */
	const sam_usart_opt_t usart_settings = {
  400498:	463b      	mov	r3, r7
  40049a:	2200      	movs	r2, #0
  40049c:	601a      	str	r2, [r3, #0]
  40049e:	605a      	str	r2, [r3, #4]
  4004a0:	609a      	str	r2, [r3, #8]
  4004a2:	60da      	str	r2, [r3, #12]
  4004a4:	611a      	str	r2, [r3, #16]
  4004a6:	615a      	str	r2, [r3, #20]
  4004a8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4004ac:	603b      	str	r3, [r7, #0]
  4004ae:	23c0      	movs	r3, #192	; 0xc0
  4004b0:	607b      	str	r3, [r7, #4]
  4004b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4004b6:	60bb      	str	r3, [r7, #8]
		.stop_bits    = US_MR_NBSTOP_1_BIT,
		.channel_mode = US_MR_CHMODE_NORMAL
	};

	/* Ativa Clock periferico USART0 */
	sysclk_enable_peripheral_clock(ID_USART0);
  4004b8:	200d      	movs	r0, #13
  4004ba:	4b0a      	ldr	r3, [pc, #40]	; (4004e4 <USART0_init+0x70>)
  4004bc:	4798      	blx	r3
  
	/* Configura USART para operar em modo RS232 */
	usart_init_rs232(USART0, &usart_settings, sysclk_get_peripheral_hz());
  4004be:	4b0c      	ldr	r3, [pc, #48]	; (4004f0 <USART0_init+0x7c>)
  4004c0:	4798      	blx	r3
  4004c2:	4602      	mov	r2, r0
  4004c4:	463b      	mov	r3, r7
  4004c6:	4619      	mov	r1, r3
  4004c8:	480a      	ldr	r0, [pc, #40]	; (4004f4 <USART0_init+0x80>)
  4004ca:	4b0b      	ldr	r3, [pc, #44]	; (4004f8 <USART0_init+0x84>)
  4004cc:	4798      	blx	r3
  
	/* Enable the receiver and transmitter. */
		usart_enable_tx(USART0);
  4004ce:	4809      	ldr	r0, [pc, #36]	; (4004f4 <USART0_init+0x80>)
  4004d0:	4b0a      	ldr	r3, [pc, #40]	; (4004fc <USART0_init+0x88>)
  4004d2:	4798      	blx	r3
		usart_enable_rx(USART0);
  4004d4:	4807      	ldr	r0, [pc, #28]	; (4004f4 <USART0_init+0x80>)
  4004d6:	4b0a      	ldr	r3, [pc, #40]	; (400500 <USART0_init+0x8c>)
  4004d8:	4798      	blx	r3
 }
  4004da:	bf00      	nop
  4004dc:	3718      	adds	r7, #24
  4004de:	46bd      	mov	sp, r7
  4004e0:	bd80      	pop	{r7, pc}
  4004e2:	bf00      	nop
  4004e4:	00400245 	.word	0x00400245
  4004e8:	400e1000 	.word	0x400e1000
  4004ec:	00401159 	.word	0x00401159
  4004f0:	00400231 	.word	0x00400231
  4004f4:	40024000 	.word	0x40024000
  4004f8:	0040202d 	.word	0x0040202d
  4004fc:	004020b1 	.word	0x004020b1
  400500:	004020e9 	.word	0x004020e9

00400504 <usart_putString>:
 

 /**
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
  400504:	b580      	push	{r7, lr}
  400506:	b084      	sub	sp, #16
  400508:	af00      	add	r7, sp, #0
  40050a:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  40050c:	2300      	movs	r3, #0
  40050e:	60fb      	str	r3, [r7, #12]

	while(*(pstring + i)){
  400510:	e010      	b.n	400534 <usart_putString+0x30>
		usart_serial_putchar(USART0, *(pstring+i++));
  400512:	68fb      	ldr	r3, [r7, #12]
  400514:	1c5a      	adds	r2, r3, #1
  400516:	60fa      	str	r2, [r7, #12]
  400518:	687a      	ldr	r2, [r7, #4]
  40051a:	4413      	add	r3, r2
  40051c:	781b      	ldrb	r3, [r3, #0]
  40051e:	4619      	mov	r1, r3
  400520:	480a      	ldr	r0, [pc, #40]	; (40054c <usart_putString+0x48>)
  400522:	4b0b      	ldr	r3, [pc, #44]	; (400550 <usart_putString+0x4c>)
  400524:	4798      	blx	r3
		while(!uart_is_tx_empty(USART0)){};
  400526:	bf00      	nop
  400528:	4808      	ldr	r0, [pc, #32]	; (40054c <usart_putString+0x48>)
  40052a:	4b0a      	ldr	r3, [pc, #40]	; (400554 <usart_putString+0x50>)
  40052c:	4798      	blx	r3
  40052e:	4603      	mov	r3, r0
  400530:	2b00      	cmp	r3, #0
  400532:	d0f9      	beq.n	400528 <usart_putString+0x24>
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
	uint32_t i = 0 ;

	while(*(pstring + i)){
  400534:	687a      	ldr	r2, [r7, #4]
  400536:	68fb      	ldr	r3, [r7, #12]
  400538:	4413      	add	r3, r2
  40053a:	781b      	ldrb	r3, [r3, #0]
  40053c:	2b00      	cmp	r3, #0
  40053e:	d1e8      	bne.n	400512 <usart_putString+0xe>
		usart_serial_putchar(USART0, *(pstring+i++));
		while(!uart_is_tx_empty(USART0)){};
	}  
     
	return(i);
  400540:	68fb      	ldr	r3, [r7, #12]
}
  400542:	4618      	mov	r0, r3
  400544:	3710      	adds	r7, #16
  400546:	46bd      	mov	sp, r7
  400548:	bd80      	pop	{r7, pc}
  40054a:	bf00      	nop
  40054c:	40024000 	.word	0x40024000
  400550:	00400261 	.word	0x00400261
  400554:	00401ec1 	.word	0x00401ec1

00400558 <usart_getString>:


/*
 * Busca do UART uma string
 */
uint32_t usart_getString(uint8_t *pstring){
  400558:	b580      	push	{r7, lr}
  40055a:	b084      	sub	sp, #16
  40055c:	af00      	add	r7, sp, #0
  40055e:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  400560:	2300      	movs	r3, #0
  400562:	60fb      	str	r3, [r7, #12]
	
	usart_serial_getchar(USART0, (pstring+i));
  400564:	687a      	ldr	r2, [r7, #4]
  400566:	68fb      	ldr	r3, [r7, #12]
  400568:	4413      	add	r3, r2
  40056a:	4619      	mov	r1, r3
  40056c:	480f      	ldr	r0, [pc, #60]	; (4005ac <usart_getString+0x54>)
  40056e:	4b10      	ldr	r3, [pc, #64]	; (4005b0 <usart_getString+0x58>)
  400570:	4798      	blx	r3
	while(*(pstring+i) != '\n'){
  400572:	e009      	b.n	400588 <usart_getString+0x30>
		usart_serial_getchar(USART0, (pstring+(++i)));
  400574:	68fb      	ldr	r3, [r7, #12]
  400576:	3301      	adds	r3, #1
  400578:	60fb      	str	r3, [r7, #12]
  40057a:	687a      	ldr	r2, [r7, #4]
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	4413      	add	r3, r2
  400580:	4619      	mov	r1, r3
  400582:	480a      	ldr	r0, [pc, #40]	; (4005ac <usart_getString+0x54>)
  400584:	4b0a      	ldr	r3, [pc, #40]	; (4005b0 <usart_getString+0x58>)
  400586:	4798      	blx	r3
 */
uint32_t usart_getString(uint8_t *pstring){
	uint32_t i = 0 ;
	
	usart_serial_getchar(USART0, (pstring+i));
	while(*(pstring+i) != '\n'){
  400588:	687a      	ldr	r2, [r7, #4]
  40058a:	68fb      	ldr	r3, [r7, #12]
  40058c:	4413      	add	r3, r2
  40058e:	781b      	ldrb	r3, [r3, #0]
  400590:	2b0a      	cmp	r3, #10
  400592:	d1ef      	bne.n	400574 <usart_getString+0x1c>
		usart_serial_getchar(USART0, (pstring+(++i)));
	}
	*(pstring+i+1)= 0x00;
  400594:	68fb      	ldr	r3, [r7, #12]
  400596:	3301      	adds	r3, #1
  400598:	687a      	ldr	r2, [r7, #4]
  40059a:	4413      	add	r3, r2
  40059c:	2200      	movs	r2, #0
  40059e:	701a      	strb	r2, [r3, #0]
	return(i);
  4005a0:	68fb      	ldr	r3, [r7, #12]
  4005a2:	4618      	mov	r0, r3
  4005a4:	3710      	adds	r7, #16
  4005a6:	46bd      	mov	sp, r7
  4005a8:	bd80      	pop	{r7, pc}
  4005aa:	bf00      	nop
  4005ac:	40024000 	.word	0x40024000
  4005b0:	0040036d 	.word	0x0040036d

004005b4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4005b4:	b480      	push	{r7}
  4005b6:	b083      	sub	sp, #12
  4005b8:	af00      	add	r7, sp, #0
  4005ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4005bc:	687b      	ldr	r3, [r7, #4]
  4005be:	2b07      	cmp	r3, #7
  4005c0:	d825      	bhi.n	40060e <osc_get_rate+0x5a>
  4005c2:	a201      	add	r2, pc, #4	; (adr r2, 4005c8 <osc_get_rate+0x14>)
  4005c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4005c8:	004005e9 	.word	0x004005e9
  4005cc:	004005ef 	.word	0x004005ef
  4005d0:	004005f5 	.word	0x004005f5
  4005d4:	004005fb 	.word	0x004005fb
  4005d8:	004005ff 	.word	0x004005ff
  4005dc:	00400603 	.word	0x00400603
  4005e0:	00400607 	.word	0x00400607
  4005e4:	0040060b 	.word	0x0040060b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4005e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4005ec:	e010      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4005ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4005f2:	e00d      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4005f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4005f8:	e00a      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4005fa:	4b08      	ldr	r3, [pc, #32]	; (40061c <osc_get_rate+0x68>)
  4005fc:	e008      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4005fe:	4b08      	ldr	r3, [pc, #32]	; (400620 <osc_get_rate+0x6c>)
  400600:	e006      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400602:	4b08      	ldr	r3, [pc, #32]	; (400624 <osc_get_rate+0x70>)
  400604:	e004      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400606:	4b07      	ldr	r3, [pc, #28]	; (400624 <osc_get_rate+0x70>)
  400608:	e002      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40060a:	4b06      	ldr	r3, [pc, #24]	; (400624 <osc_get_rate+0x70>)
  40060c:	e000      	b.n	400610 <osc_get_rate+0x5c>
	}

	return 0;
  40060e:	2300      	movs	r3, #0
}
  400610:	4618      	mov	r0, r3
  400612:	370c      	adds	r7, #12
  400614:	46bd      	mov	sp, r7
  400616:	f85d 7b04 	ldr.w	r7, [sp], #4
  40061a:	4770      	bx	lr
  40061c:	003d0900 	.word	0x003d0900
  400620:	007a1200 	.word	0x007a1200
  400624:	00b71b00 	.word	0x00b71b00

00400628 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400628:	b580      	push	{r7, lr}
  40062a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40062c:	2006      	movs	r0, #6
  40062e:	4b05      	ldr	r3, [pc, #20]	; (400644 <sysclk_get_main_hz+0x1c>)
  400630:	4798      	blx	r3
  400632:	4602      	mov	r2, r0
  400634:	4613      	mov	r3, r2
  400636:	009b      	lsls	r3, r3, #2
  400638:	4413      	add	r3, r2
  40063a:	009a      	lsls	r2, r3, #2
  40063c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40063e:	4618      	mov	r0, r3
  400640:	bd80      	pop	{r7, pc}
  400642:	bf00      	nop
  400644:	004005b5 	.word	0x004005b5

00400648 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400648:	b580      	push	{r7, lr}
  40064a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40064c:	4b02      	ldr	r3, [pc, #8]	; (400658 <sysclk_get_cpu_hz+0x10>)
  40064e:	4798      	blx	r3
  400650:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400652:	4618      	mov	r0, r3
  400654:	bd80      	pop	{r7, pc}
  400656:	bf00      	nop
  400658:	00400629 	.word	0x00400629

0040065c <mcu6050_i2c_bus_init>:
#include "asf.h"
/*	
 *  \Brief: The function is used as I2C bus init
 */
void mcu6050_i2c_bus_init(void)
{
  40065c:	b580      	push	{r7, lr}
  40065e:	b084      	sub	sp, #16
  400660:	af00      	add	r7, sp, #0
	twihs_options_t mcu6050_option;
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  400662:	2013      	movs	r0, #19
  400664:	4b08      	ldr	r3, [pc, #32]	; (400688 <mcu6050_i2c_bus_init+0x2c>)
  400666:	4798      	blx	r3

	/* Configure the options of TWI driver */
	mcu6050_option.master_clk = sysclk_get_cpu_hz();
  400668:	4b08      	ldr	r3, [pc, #32]	; (40068c <mcu6050_i2c_bus_init+0x30>)
  40066a:	4798      	blx	r3
  40066c:	4603      	mov	r3, r0
  40066e:	607b      	str	r3, [r7, #4]
	mcu6050_option.speed      = 40000;
  400670:	f649 4340 	movw	r3, #40000	; 0x9c40
  400674:	60bb      	str	r3, [r7, #8]
	twihs_master_init(TWIHS_MCU6050, &mcu6050_option);
  400676:	1d3b      	adds	r3, r7, #4
  400678:	4619      	mov	r1, r3
  40067a:	4805      	ldr	r0, [pc, #20]	; (400690 <mcu6050_i2c_bus_init+0x34>)
  40067c:	4b05      	ldr	r3, [pc, #20]	; (400694 <mcu6050_i2c_bus_init+0x38>)
  40067e:	4798      	blx	r3
}
  400680:	bf00      	nop
  400682:	3710      	adds	r7, #16
  400684:	46bd      	mov	sp, r7
  400686:	bd80      	pop	{r7, pc}
  400688:	004018d9 	.word	0x004018d9
  40068c:	00400649 	.word	0x00400649
  400690:	40018000 	.word	0x40018000
  400694:	00401add 	.word	0x00401add

00400698 <mcu6050_i2c_bus_write>:
 *	\param reg_data : It is a value hold in the array,
 *		will be used for write the value into the register
 *	\param cnt : The no of byte of data to be write
 */
int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  400698:	b580      	push	{r7, lr}
  40069a:	b088      	sub	sp, #32
  40069c:	af00      	add	r7, sp, #0
  40069e:	603a      	str	r2, [r7, #0]
  4006a0:	461a      	mov	r2, r3
  4006a2:	4603      	mov	r3, r0
  4006a4:	71fb      	strb	r3, [r7, #7]
  4006a6:	460b      	mov	r3, r1
  4006a8:	71bb      	strb	r3, [r7, #6]
  4006aa:	4613      	mov	r3, r2
  4006ac:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  4006ae:	2300      	movs	r3, #0
  4006b0:	61fb      	str	r3, [r7, #28]

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  4006b2:	79fb      	ldrb	r3, [r7, #7]
  4006b4:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  4006b6:	79bb      	ldrb	r3, [r7, #6]
  4006b8:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  4006ba:	2301      	movs	r3, #1
  4006bc:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  4006be:	683b      	ldr	r3, [r7, #0]
  4006c0:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  4006c2:	797b      	ldrb	r3, [r7, #5]
  4006c4:	617b      	str	r3, [r7, #20]
	
	ierror = twihs_master_write(TWIHS_MCU6050, &p_packet);
  4006c6:	f107 0308 	add.w	r3, r7, #8
  4006ca:	4619      	mov	r1, r3
  4006cc:	4805      	ldr	r0, [pc, #20]	; (4006e4 <mcu6050_i2c_bus_write+0x4c>)
  4006ce:	4b06      	ldr	r3, [pc, #24]	; (4006e8 <mcu6050_i2c_bus_write+0x50>)
  4006d0:	4798      	blx	r3
  4006d2:	4603      	mov	r3, r0
  4006d4:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  4006d6:	69fb      	ldr	r3, [r7, #28]
  4006d8:	b25b      	sxtb	r3, r3
}
  4006da:	4618      	mov	r0, r3
  4006dc:	3720      	adds	r7, #32
  4006de:	46bd      	mov	sp, r7
  4006e0:	bd80      	pop	{r7, pc}
  4006e2:	bf00      	nop
  4006e4:	40018000 	.word	0x40018000
  4006e8:	00401d6d 	.word	0x00401d6d

004006ec <mcu6050_i2c_bus_read>:
 *	\param reg_addr : Address of the first register, will data is going to be read
 *	\param reg_data : This data read from the sensor, which is hold in an array
 *	\param cnt : The no of byte of data to be read
 */
int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4006ec:	b580      	push	{r7, lr}
  4006ee:	b088      	sub	sp, #32
  4006f0:	af00      	add	r7, sp, #0
  4006f2:	603a      	str	r2, [r7, #0]
  4006f4:	461a      	mov	r2, r3
  4006f6:	4603      	mov	r3, r0
  4006f8:	71fb      	strb	r3, [r7, #7]
  4006fa:	460b      	mov	r3, r1
  4006fc:	71bb      	strb	r3, [r7, #6]
  4006fe:	4613      	mov	r3, r2
  400700:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  400702:	2300      	movs	r3, #0
  400704:	61fb      	str	r3, [r7, #28]
	
	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  400706:	79fb      	ldrb	r3, [r7, #7]
  400708:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  40070a:	79bb      	ldrb	r3, [r7, #6]
  40070c:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  40070e:	2301      	movs	r3, #1
  400710:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  400712:	683b      	ldr	r3, [r7, #0]
  400714:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  400716:	797b      	ldrb	r3, [r7, #5]
  400718:	617b      	str	r3, [r7, #20]
	
  // TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
  //       conseguirmos pegar o valor correto.
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  40071a:	f107 0308 	add.w	r3, r7, #8
  40071e:	4619      	mov	r1, r3
  400720:	4809      	ldr	r0, [pc, #36]	; (400748 <mcu6050_i2c_bus_read+0x5c>)
  400722:	4b0a      	ldr	r3, [pc, #40]	; (40074c <mcu6050_i2c_bus_read+0x60>)
  400724:	4798      	blx	r3
  400726:	4603      	mov	r3, r0
  400728:	61fb      	str	r3, [r7, #28]
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  40072a:	f107 0308 	add.w	r3, r7, #8
  40072e:	4619      	mov	r1, r3
  400730:	4805      	ldr	r0, [pc, #20]	; (400748 <mcu6050_i2c_bus_read+0x5c>)
  400732:	4b06      	ldr	r3, [pc, #24]	; (40074c <mcu6050_i2c_bus_read+0x60>)
  400734:	4798      	blx	r3
  400736:	4603      	mov	r3, r0
  400738:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  40073a:	69fb      	ldr	r3, [r7, #28]
  40073c:	b25b      	sxtb	r3, r3
  40073e:	4618      	mov	r0, r3
  400740:	3720      	adds	r7, #32
  400742:	46bd      	mov	sp, r7
  400744:	bd80      	pop	{r7, pc}
  400746:	bf00      	nop
  400748:	40018000 	.word	0x40018000
  40074c:	00401c85 	.word	0x00401c85

00400750 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400750:	b580      	push	{r7, lr}
  400752:	b082      	sub	sp, #8
  400754:	af00      	add	r7, sp, #0
  400756:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400758:	687b      	ldr	r3, [r7, #4]
  40075a:	2b07      	cmp	r3, #7
  40075c:	d831      	bhi.n	4007c2 <osc_enable+0x72>
  40075e:	a201      	add	r2, pc, #4	; (adr r2, 400764 <osc_enable+0x14>)
  400760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400764:	004007c1 	.word	0x004007c1
  400768:	00400785 	.word	0x00400785
  40076c:	0040078d 	.word	0x0040078d
  400770:	00400795 	.word	0x00400795
  400774:	0040079d 	.word	0x0040079d
  400778:	004007a5 	.word	0x004007a5
  40077c:	004007ad 	.word	0x004007ad
  400780:	004007b7 	.word	0x004007b7
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400784:	2000      	movs	r0, #0
  400786:	4b11      	ldr	r3, [pc, #68]	; (4007cc <osc_enable+0x7c>)
  400788:	4798      	blx	r3
		break;
  40078a:	e01a      	b.n	4007c2 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40078c:	2001      	movs	r0, #1
  40078e:	4b0f      	ldr	r3, [pc, #60]	; (4007cc <osc_enable+0x7c>)
  400790:	4798      	blx	r3
		break;
  400792:	e016      	b.n	4007c2 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400794:	2000      	movs	r0, #0
  400796:	4b0e      	ldr	r3, [pc, #56]	; (4007d0 <osc_enable+0x80>)
  400798:	4798      	blx	r3
		break;
  40079a:	e012      	b.n	4007c2 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40079c:	2010      	movs	r0, #16
  40079e:	4b0c      	ldr	r3, [pc, #48]	; (4007d0 <osc_enable+0x80>)
  4007a0:	4798      	blx	r3
		break;
  4007a2:	e00e      	b.n	4007c2 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4007a4:	2020      	movs	r0, #32
  4007a6:	4b0a      	ldr	r3, [pc, #40]	; (4007d0 <osc_enable+0x80>)
  4007a8:	4798      	blx	r3
		break;
  4007aa:	e00a      	b.n	4007c2 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4007ac:	213e      	movs	r1, #62	; 0x3e
  4007ae:	2000      	movs	r0, #0
  4007b0:	4b08      	ldr	r3, [pc, #32]	; (4007d4 <osc_enable+0x84>)
  4007b2:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4007b4:	e005      	b.n	4007c2 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4007b6:	213e      	movs	r1, #62	; 0x3e
  4007b8:	2001      	movs	r0, #1
  4007ba:	4b06      	ldr	r3, [pc, #24]	; (4007d4 <osc_enable+0x84>)
  4007bc:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4007be:	e000      	b.n	4007c2 <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  4007c0:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  4007c2:	bf00      	nop
  4007c4:	3708      	adds	r7, #8
  4007c6:	46bd      	mov	sp, r7
  4007c8:	bd80      	pop	{r7, pc}
  4007ca:	bf00      	nop
  4007cc:	00401715 	.word	0x00401715
  4007d0:	00401781 	.word	0x00401781
  4007d4:	004017f1 	.word	0x004017f1

004007d8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4007d8:	b580      	push	{r7, lr}
  4007da:	b082      	sub	sp, #8
  4007dc:	af00      	add	r7, sp, #0
  4007de:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4007e0:	687b      	ldr	r3, [r7, #4]
  4007e2:	2b07      	cmp	r3, #7
  4007e4:	d826      	bhi.n	400834 <osc_is_ready+0x5c>
  4007e6:	a201      	add	r2, pc, #4	; (adr r2, 4007ec <osc_is_ready+0x14>)
  4007e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4007ec:	0040080d 	.word	0x0040080d
  4007f0:	00400811 	.word	0x00400811
  4007f4:	00400811 	.word	0x00400811
  4007f8:	00400823 	.word	0x00400823
  4007fc:	00400823 	.word	0x00400823
  400800:	00400823 	.word	0x00400823
  400804:	00400823 	.word	0x00400823
  400808:	00400823 	.word	0x00400823
	case OSC_SLCK_32K_RC:
		return 1;
  40080c:	2301      	movs	r3, #1
  40080e:	e012      	b.n	400836 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400810:	4b0b      	ldr	r3, [pc, #44]	; (400840 <osc_is_ready+0x68>)
  400812:	4798      	blx	r3
  400814:	4603      	mov	r3, r0
  400816:	2b00      	cmp	r3, #0
  400818:	bf14      	ite	ne
  40081a:	2301      	movne	r3, #1
  40081c:	2300      	moveq	r3, #0
  40081e:	b2db      	uxtb	r3, r3
  400820:	e009      	b.n	400836 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400822:	4b08      	ldr	r3, [pc, #32]	; (400844 <osc_is_ready+0x6c>)
  400824:	4798      	blx	r3
  400826:	4603      	mov	r3, r0
  400828:	2b00      	cmp	r3, #0
  40082a:	bf14      	ite	ne
  40082c:	2301      	movne	r3, #1
  40082e:	2300      	moveq	r3, #0
  400830:	b2db      	uxtb	r3, r3
  400832:	e000      	b.n	400836 <osc_is_ready+0x5e>
	}

	return 0;
  400834:	2300      	movs	r3, #0
}
  400836:	4618      	mov	r0, r3
  400838:	3708      	adds	r7, #8
  40083a:	46bd      	mov	sp, r7
  40083c:	bd80      	pop	{r7, pc}
  40083e:	bf00      	nop
  400840:	0040174d 	.word	0x0040174d
  400844:	00401869 	.word	0x00401869

00400848 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400848:	b480      	push	{r7}
  40084a:	b083      	sub	sp, #12
  40084c:	af00      	add	r7, sp, #0
  40084e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400850:	687b      	ldr	r3, [r7, #4]
  400852:	2b07      	cmp	r3, #7
  400854:	d825      	bhi.n	4008a2 <osc_get_rate+0x5a>
  400856:	a201      	add	r2, pc, #4	; (adr r2, 40085c <osc_get_rate+0x14>)
  400858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40085c:	0040087d 	.word	0x0040087d
  400860:	00400883 	.word	0x00400883
  400864:	00400889 	.word	0x00400889
  400868:	0040088f 	.word	0x0040088f
  40086c:	00400893 	.word	0x00400893
  400870:	00400897 	.word	0x00400897
  400874:	0040089b 	.word	0x0040089b
  400878:	0040089f 	.word	0x0040089f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40087c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400880:	e010      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400882:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400886:	e00d      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400888:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40088c:	e00a      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40088e:	4b08      	ldr	r3, [pc, #32]	; (4008b0 <osc_get_rate+0x68>)
  400890:	e008      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400892:	4b08      	ldr	r3, [pc, #32]	; (4008b4 <osc_get_rate+0x6c>)
  400894:	e006      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400896:	4b08      	ldr	r3, [pc, #32]	; (4008b8 <osc_get_rate+0x70>)
  400898:	e004      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40089a:	4b07      	ldr	r3, [pc, #28]	; (4008b8 <osc_get_rate+0x70>)
  40089c:	e002      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40089e:	4b06      	ldr	r3, [pc, #24]	; (4008b8 <osc_get_rate+0x70>)
  4008a0:	e000      	b.n	4008a4 <osc_get_rate+0x5c>
	}

	return 0;
  4008a2:	2300      	movs	r3, #0
}
  4008a4:	4618      	mov	r0, r3
  4008a6:	370c      	adds	r7, #12
  4008a8:	46bd      	mov	sp, r7
  4008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008ae:	4770      	bx	lr
  4008b0:	003d0900 	.word	0x003d0900
  4008b4:	007a1200 	.word	0x007a1200
  4008b8:	00b71b00 	.word	0x00b71b00

004008bc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4008bc:	b580      	push	{r7, lr}
  4008be:	b082      	sub	sp, #8
  4008c0:	af00      	add	r7, sp, #0
  4008c2:	4603      	mov	r3, r0
  4008c4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4008c6:	bf00      	nop
  4008c8:	79fb      	ldrb	r3, [r7, #7]
  4008ca:	4618      	mov	r0, r3
  4008cc:	4b05      	ldr	r3, [pc, #20]	; (4008e4 <osc_wait_ready+0x28>)
  4008ce:	4798      	blx	r3
  4008d0:	4603      	mov	r3, r0
  4008d2:	f083 0301 	eor.w	r3, r3, #1
  4008d6:	b2db      	uxtb	r3, r3
  4008d8:	2b00      	cmp	r3, #0
  4008da:	d1f5      	bne.n	4008c8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4008dc:	bf00      	nop
  4008de:	3708      	adds	r7, #8
  4008e0:	46bd      	mov	sp, r7
  4008e2:	bd80      	pop	{r7, pc}
  4008e4:	004007d9 	.word	0x004007d9

004008e8 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4008e8:	b580      	push	{r7, lr}
  4008ea:	b086      	sub	sp, #24
  4008ec:	af00      	add	r7, sp, #0
  4008ee:	60f8      	str	r0, [r7, #12]
  4008f0:	607a      	str	r2, [r7, #4]
  4008f2:	603b      	str	r3, [r7, #0]
  4008f4:	460b      	mov	r3, r1
  4008f6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4008f8:	687b      	ldr	r3, [r7, #4]
  4008fa:	2b00      	cmp	r3, #0
  4008fc:	d107      	bne.n	40090e <pll_config_init+0x26>
  4008fe:	683b      	ldr	r3, [r7, #0]
  400900:	2b00      	cmp	r3, #0
  400902:	d104      	bne.n	40090e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400904:	68fb      	ldr	r3, [r7, #12]
  400906:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40090a:	601a      	str	r2, [r3, #0]
  40090c:	e019      	b.n	400942 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40090e:	7afb      	ldrb	r3, [r7, #11]
  400910:	4618      	mov	r0, r3
  400912:	4b0e      	ldr	r3, [pc, #56]	; (40094c <pll_config_init+0x64>)
  400914:	4798      	blx	r3
  400916:	4602      	mov	r2, r0
  400918:	687b      	ldr	r3, [r7, #4]
  40091a:	fbb2 f3f3 	udiv	r3, r2, r3
  40091e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400920:	697b      	ldr	r3, [r7, #20]
  400922:	683a      	ldr	r2, [r7, #0]
  400924:	fb02 f303 	mul.w	r3, r2, r3
  400928:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40092a:	683b      	ldr	r3, [r7, #0]
  40092c:	3b01      	subs	r3, #1
  40092e:	041a      	lsls	r2, r3, #16
  400930:	4b07      	ldr	r3, [pc, #28]	; (400950 <pll_config_init+0x68>)
  400932:	4013      	ands	r3, r2
  400934:	687a      	ldr	r2, [r7, #4]
  400936:	b2d2      	uxtb	r2, r2
  400938:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40093a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40093e:	68fb      	ldr	r3, [r7, #12]
  400940:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  400942:	bf00      	nop
  400944:	3718      	adds	r7, #24
  400946:	46bd      	mov	sp, r7
  400948:	bd80      	pop	{r7, pc}
  40094a:	bf00      	nop
  40094c:	00400849 	.word	0x00400849
  400950:	07ff0000 	.word	0x07ff0000

00400954 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400954:	b580      	push	{r7, lr}
  400956:	b082      	sub	sp, #8
  400958:	af00      	add	r7, sp, #0
  40095a:	6078      	str	r0, [r7, #4]
  40095c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40095e:	683b      	ldr	r3, [r7, #0]
  400960:	2b00      	cmp	r3, #0
  400962:	d108      	bne.n	400976 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400964:	4b09      	ldr	r3, [pc, #36]	; (40098c <pll_enable+0x38>)
  400966:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400968:	4a09      	ldr	r2, [pc, #36]	; (400990 <pll_enable+0x3c>)
  40096a:	687b      	ldr	r3, [r7, #4]
  40096c:	681b      	ldr	r3, [r3, #0]
  40096e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400972:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400974:	e005      	b.n	400982 <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400976:	4a06      	ldr	r2, [pc, #24]	; (400990 <pll_enable+0x3c>)
  400978:	687b      	ldr	r3, [r7, #4]
  40097a:	681b      	ldr	r3, [r3, #0]
  40097c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400980:	61d3      	str	r3, [r2, #28]
	}
}
  400982:	bf00      	nop
  400984:	3708      	adds	r7, #8
  400986:	46bd      	mov	sp, r7
  400988:	bd80      	pop	{r7, pc}
  40098a:	bf00      	nop
  40098c:	00401885 	.word	0x00401885
  400990:	400e0600 	.word	0x400e0600

00400994 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400994:	b580      	push	{r7, lr}
  400996:	b082      	sub	sp, #8
  400998:	af00      	add	r7, sp, #0
  40099a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40099c:	687b      	ldr	r3, [r7, #4]
  40099e:	2b00      	cmp	r3, #0
  4009a0:	d103      	bne.n	4009aa <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4009a2:	4b05      	ldr	r3, [pc, #20]	; (4009b8 <pll_is_locked+0x24>)
  4009a4:	4798      	blx	r3
  4009a6:	4603      	mov	r3, r0
  4009a8:	e002      	b.n	4009b0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4009aa:	4b04      	ldr	r3, [pc, #16]	; (4009bc <pll_is_locked+0x28>)
  4009ac:	4798      	blx	r3
  4009ae:	4603      	mov	r3, r0
	}
}
  4009b0:	4618      	mov	r0, r3
  4009b2:	3708      	adds	r7, #8
  4009b4:	46bd      	mov	sp, r7
  4009b6:	bd80      	pop	{r7, pc}
  4009b8:	004018a1 	.word	0x004018a1
  4009bc:	004018bd 	.word	0x004018bd

004009c0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4009c0:	b580      	push	{r7, lr}
  4009c2:	b082      	sub	sp, #8
  4009c4:	af00      	add	r7, sp, #0
  4009c6:	4603      	mov	r3, r0
  4009c8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4009ca:	79fb      	ldrb	r3, [r7, #7]
  4009cc:	3b03      	subs	r3, #3
  4009ce:	2b04      	cmp	r3, #4
  4009d0:	d808      	bhi.n	4009e4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4009d2:	79fb      	ldrb	r3, [r7, #7]
  4009d4:	4618      	mov	r0, r3
  4009d6:	4b06      	ldr	r3, [pc, #24]	; (4009f0 <pll_enable_source+0x30>)
  4009d8:	4798      	blx	r3
		osc_wait_ready(e_src);
  4009da:	79fb      	ldrb	r3, [r7, #7]
  4009dc:	4618      	mov	r0, r3
  4009de:	4b05      	ldr	r3, [pc, #20]	; (4009f4 <pll_enable_source+0x34>)
  4009e0:	4798      	blx	r3
		break;
  4009e2:	e000      	b.n	4009e6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4009e4:	bf00      	nop
	}
}
  4009e6:	bf00      	nop
  4009e8:	3708      	adds	r7, #8
  4009ea:	46bd      	mov	sp, r7
  4009ec:	bd80      	pop	{r7, pc}
  4009ee:	bf00      	nop
  4009f0:	00400751 	.word	0x00400751
  4009f4:	004008bd 	.word	0x004008bd

004009f8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4009f8:	b580      	push	{r7, lr}
  4009fa:	b082      	sub	sp, #8
  4009fc:	af00      	add	r7, sp, #0
  4009fe:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a00:	bf00      	nop
  400a02:	6878      	ldr	r0, [r7, #4]
  400a04:	4b04      	ldr	r3, [pc, #16]	; (400a18 <pll_wait_for_lock+0x20>)
  400a06:	4798      	blx	r3
  400a08:	4603      	mov	r3, r0
  400a0a:	2b00      	cmp	r3, #0
  400a0c:	d0f9      	beq.n	400a02 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400a0e:	2300      	movs	r3, #0
}
  400a10:	4618      	mov	r0, r3
  400a12:	3708      	adds	r7, #8
  400a14:	46bd      	mov	sp, r7
  400a16:	bd80      	pop	{r7, pc}
  400a18:	00400995 	.word	0x00400995

00400a1c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400a1c:	b580      	push	{r7, lr}
  400a1e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400a20:	2006      	movs	r0, #6
  400a22:	4b05      	ldr	r3, [pc, #20]	; (400a38 <sysclk_get_main_hz+0x1c>)
  400a24:	4798      	blx	r3
  400a26:	4602      	mov	r2, r0
  400a28:	4613      	mov	r3, r2
  400a2a:	009b      	lsls	r3, r3, #2
  400a2c:	4413      	add	r3, r2
  400a2e:	009a      	lsls	r2, r3, #2
  400a30:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400a32:	4618      	mov	r0, r3
  400a34:	bd80      	pop	{r7, pc}
  400a36:	bf00      	nop
  400a38:	00400849 	.word	0x00400849

00400a3c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400a3c:	b580      	push	{r7, lr}
  400a3e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400a40:	4b02      	ldr	r3, [pc, #8]	; (400a4c <sysclk_get_cpu_hz+0x10>)
  400a42:	4798      	blx	r3
  400a44:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400a46:	4618      	mov	r0, r3
  400a48:	bd80      	pop	{r7, pc}
  400a4a:	bf00      	nop
  400a4c:	00400a1d 	.word	0x00400a1d

00400a50 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a50:	b590      	push	{r4, r7, lr}
  400a52:	b083      	sub	sp, #12
  400a54:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a56:	4813      	ldr	r0, [pc, #76]	; (400aa4 <sysclk_init+0x54>)
  400a58:	4b13      	ldr	r3, [pc, #76]	; (400aa8 <sysclk_init+0x58>)
  400a5a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400a5c:	2006      	movs	r0, #6
  400a5e:	4b13      	ldr	r3, [pc, #76]	; (400aac <sysclk_init+0x5c>)
  400a60:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400a62:	1d38      	adds	r0, r7, #4
  400a64:	2319      	movs	r3, #25
  400a66:	2201      	movs	r2, #1
  400a68:	2106      	movs	r1, #6
  400a6a:	4c11      	ldr	r4, [pc, #68]	; (400ab0 <sysclk_init+0x60>)
  400a6c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400a6e:	1d3b      	adds	r3, r7, #4
  400a70:	2100      	movs	r1, #0
  400a72:	4618      	mov	r0, r3
  400a74:	4b0f      	ldr	r3, [pc, #60]	; (400ab4 <sysclk_init+0x64>)
  400a76:	4798      	blx	r3
		pll_wait_for_lock(0);
  400a78:	2000      	movs	r0, #0
  400a7a:	4b0f      	ldr	r3, [pc, #60]	; (400ab8 <sysclk_init+0x68>)
  400a7c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a7e:	2002      	movs	r0, #2
  400a80:	4b0e      	ldr	r3, [pc, #56]	; (400abc <sysclk_init+0x6c>)
  400a82:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a84:	2000      	movs	r0, #0
  400a86:	4b0e      	ldr	r3, [pc, #56]	; (400ac0 <sysclk_init+0x70>)
  400a88:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a8a:	4b0e      	ldr	r3, [pc, #56]	; (400ac4 <sysclk_init+0x74>)
  400a8c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a8e:	4b0e      	ldr	r3, [pc, #56]	; (400ac8 <sysclk_init+0x78>)
  400a90:	4798      	blx	r3
  400a92:	4603      	mov	r3, r0
  400a94:	4618      	mov	r0, r3
  400a96:	4b04      	ldr	r3, [pc, #16]	; (400aa8 <sysclk_init+0x58>)
  400a98:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400a9a:	bf00      	nop
  400a9c:	370c      	adds	r7, #12
  400a9e:	46bd      	mov	sp, r7
  400aa0:	bd90      	pop	{r4, r7, pc}
  400aa2:	bf00      	nop
  400aa4:	11e1a300 	.word	0x11e1a300
  400aa8:	004024a5 	.word	0x004024a5
  400aac:	004009c1 	.word	0x004009c1
  400ab0:	004008e9 	.word	0x004008e9
  400ab4:	00400955 	.word	0x00400955
  400ab8:	004009f9 	.word	0x004009f9
  400abc:	00401615 	.word	0x00401615
  400ac0:	00401691 	.word	0x00401691
  400ac4:	00402339 	.word	0x00402339
  400ac8:	00400a3d 	.word	0x00400a3d

00400acc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400acc:	b580      	push	{r7, lr}
  400ace:	b086      	sub	sp, #24
  400ad0:	af00      	add	r7, sp, #0
  400ad2:	60f8      	str	r0, [r7, #12]
  400ad4:	60b9      	str	r1, [r7, #8]
  400ad6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400ad8:	2300      	movs	r3, #0
  400ada:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400adc:	68fb      	ldr	r3, [r7, #12]
  400ade:	2b00      	cmp	r3, #0
  400ae0:	d012      	beq.n	400b08 <_read+0x3c>
		return -1;
  400ae2:	f04f 33ff 	mov.w	r3, #4294967295
  400ae6:	e013      	b.n	400b10 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400ae8:	4b0b      	ldr	r3, [pc, #44]	; (400b18 <_read+0x4c>)
  400aea:	681b      	ldr	r3, [r3, #0]
  400aec:	4a0b      	ldr	r2, [pc, #44]	; (400b1c <_read+0x50>)
  400aee:	6812      	ldr	r2, [r2, #0]
  400af0:	68b9      	ldr	r1, [r7, #8]
  400af2:	4610      	mov	r0, r2
  400af4:	4798      	blx	r3
		ptr++;
  400af6:	68bb      	ldr	r3, [r7, #8]
  400af8:	3301      	adds	r3, #1
  400afa:	60bb      	str	r3, [r7, #8]
		nChars++;
  400afc:	697b      	ldr	r3, [r7, #20]
  400afe:	3301      	adds	r3, #1
  400b00:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400b02:	687b      	ldr	r3, [r7, #4]
  400b04:	3b01      	subs	r3, #1
  400b06:	607b      	str	r3, [r7, #4]
  400b08:	687b      	ldr	r3, [r7, #4]
  400b0a:	2b00      	cmp	r3, #0
  400b0c:	dcec      	bgt.n	400ae8 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400b0e:	697b      	ldr	r3, [r7, #20]
}
  400b10:	4618      	mov	r0, r3
  400b12:	3718      	adds	r7, #24
  400b14:	46bd      	mov	sp, r7
  400b16:	bd80      	pop	{r7, pc}
  400b18:	20400978 	.word	0x20400978
  400b1c:	20400980 	.word	0x20400980

00400b20 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400b20:	b580      	push	{r7, lr}
  400b22:	b086      	sub	sp, #24
  400b24:	af00      	add	r7, sp, #0
  400b26:	60f8      	str	r0, [r7, #12]
  400b28:	60b9      	str	r1, [r7, #8]
  400b2a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400b2c:	2300      	movs	r3, #0
  400b2e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b30:	68fb      	ldr	r3, [r7, #12]
  400b32:	2b01      	cmp	r3, #1
  400b34:	d01e      	beq.n	400b74 <_write+0x54>
  400b36:	68fb      	ldr	r3, [r7, #12]
  400b38:	2b02      	cmp	r3, #2
  400b3a:	d01b      	beq.n	400b74 <_write+0x54>
  400b3c:	68fb      	ldr	r3, [r7, #12]
  400b3e:	2b03      	cmp	r3, #3
  400b40:	d018      	beq.n	400b74 <_write+0x54>
		return -1;
  400b42:	f04f 33ff 	mov.w	r3, #4294967295
  400b46:	e019      	b.n	400b7c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b48:	4b0e      	ldr	r3, [pc, #56]	; (400b84 <_write+0x64>)
  400b4a:	681a      	ldr	r2, [r3, #0]
  400b4c:	4b0e      	ldr	r3, [pc, #56]	; (400b88 <_write+0x68>)
  400b4e:	6818      	ldr	r0, [r3, #0]
  400b50:	68bb      	ldr	r3, [r7, #8]
  400b52:	1c59      	adds	r1, r3, #1
  400b54:	60b9      	str	r1, [r7, #8]
  400b56:	781b      	ldrb	r3, [r3, #0]
  400b58:	4619      	mov	r1, r3
  400b5a:	4790      	blx	r2
  400b5c:	4603      	mov	r3, r0
  400b5e:	2b00      	cmp	r3, #0
  400b60:	da02      	bge.n	400b68 <_write+0x48>
			return -1;
  400b62:	f04f 33ff 	mov.w	r3, #4294967295
  400b66:	e009      	b.n	400b7c <_write+0x5c>
		}
		++nChars;
  400b68:	697b      	ldr	r3, [r7, #20]
  400b6a:	3301      	adds	r3, #1
  400b6c:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b6e:	687b      	ldr	r3, [r7, #4]
  400b70:	3b01      	subs	r3, #1
  400b72:	607b      	str	r3, [r7, #4]
  400b74:	687b      	ldr	r3, [r7, #4]
  400b76:	2b00      	cmp	r3, #0
  400b78:	d1e6      	bne.n	400b48 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  400b7a:	697b      	ldr	r3, [r7, #20]
}
  400b7c:	4618      	mov	r0, r3
  400b7e:	3718      	adds	r7, #24
  400b80:	46bd      	mov	sp, r7
  400b82:	bd80      	pop	{r7, pc}
  400b84:	2040097c 	.word	0x2040097c
  400b88:	20400980 	.word	0x20400980

00400b8c <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  400b8c:	b480      	push	{r7}
  400b8e:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400b90:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400b94:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400b98:	4b09      	ldr	r3, [pc, #36]	; (400bc0 <SCB_EnableICache+0x34>)
  400b9a:	2200      	movs	r2, #0
  400b9c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400ba0:	4a07      	ldr	r2, [pc, #28]	; (400bc0 <SCB_EnableICache+0x34>)
  400ba2:	4b07      	ldr	r3, [pc, #28]	; (400bc0 <SCB_EnableICache+0x34>)
  400ba4:	695b      	ldr	r3, [r3, #20]
  400ba6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400baa:	6153      	str	r3, [r2, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400bac:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400bb0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400bb4:	bf00      	nop
  400bb6:	46bd      	mov	sp, r7
  400bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bbc:	4770      	bx	lr
  400bbe:	bf00      	nop
  400bc0:	e000ed00 	.word	0xe000ed00

00400bc4 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400bc4:	b480      	push	{r7}
  400bc6:	b08b      	sub	sp, #44	; 0x2c
  400bc8:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400bca:	4b26      	ldr	r3, [pc, #152]	; (400c64 <SCB_EnableDCache+0xa0>)
  400bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  400bd0:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  400bd2:	69fb      	ldr	r3, [r7, #28]
  400bd4:	0b5b      	lsrs	r3, r3, #13
  400bd6:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400bda:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400bdc:	69fb      	ldr	r3, [r7, #28]
  400bde:	f003 0307 	and.w	r3, r3, #7
  400be2:	3304      	adds	r3, #4
  400be4:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400be6:	69fb      	ldr	r3, [r7, #28]
  400be8:	08db      	lsrs	r3, r3, #3
  400bea:	f3c3 0309 	ubfx	r3, r3, #0, #10
  400bee:	617b      	str	r3, [r7, #20]
  400bf0:	697b      	ldr	r3, [r7, #20]
  400bf2:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400bf4:	68fb      	ldr	r3, [r7, #12]
  400bf6:	fab3 f383 	clz	r3, r3
  400bfa:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400bfc:	687b      	ldr	r3, [r7, #4]
  400bfe:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  400c00:	f003 031f 	and.w	r3, r3, #31
  400c04:	613b      	str	r3, [r7, #16]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400c06:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400c0a:	697b      	ldr	r3, [r7, #20]
  400c0c:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400c0e:	6a3a      	ldr	r2, [r7, #32]
  400c10:	693b      	ldr	r3, [r7, #16]
  400c12:	fa02 f303 	lsl.w	r3, r2, r3
  400c16:	4619      	mov	r1, r3
  400c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400c1a:	69bb      	ldr	r3, [r7, #24]
  400c1c:	fa02 f303 	lsl.w	r3, r2, r3
  400c20:	430b      	orrs	r3, r1
  400c22:	60bb      	str	r3, [r7, #8]
              SCB->DCISW = sw;
  400c24:	4a0f      	ldr	r2, [pc, #60]	; (400c64 <SCB_EnableDCache+0xa0>)
  400c26:	68bb      	ldr	r3, [r7, #8]
  400c28:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400c2c:	6a3b      	ldr	r3, [r7, #32]
  400c2e:	1e5a      	subs	r2, r3, #1
  400c30:	623a      	str	r2, [r7, #32]
  400c32:	2b00      	cmp	r3, #0
  400c34:	d1eb      	bne.n	400c0e <SCB_EnableDCache+0x4a>
        } while(sets--);
  400c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c38:	1e5a      	subs	r2, r3, #1
  400c3a:	627a      	str	r2, [r7, #36]	; 0x24
  400c3c:	2b00      	cmp	r3, #0
  400c3e:	d1e4      	bne.n	400c0a <SCB_EnableDCache+0x46>
  400c40:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c44:	4a07      	ldr	r2, [pc, #28]	; (400c64 <SCB_EnableDCache+0xa0>)
  400c46:	4b07      	ldr	r3, [pc, #28]	; (400c64 <SCB_EnableDCache+0xa0>)
  400c48:	695b      	ldr	r3, [r3, #20]
  400c4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400c4e:	6153      	str	r3, [r2, #20]
  400c50:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400c54:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  400c58:	bf00      	nop
  400c5a:	372c      	adds	r7, #44	; 0x2c
  400c5c:	46bd      	mov	sp, r7
  400c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c62:	4770      	bx	lr
  400c64:	e000ed00 	.word	0xe000ed00

00400c68 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400c68:	b580      	push	{r7, lr}
  400c6a:	b082      	sub	sp, #8
  400c6c:	af00      	add	r7, sp, #0
  400c6e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400c70:	6878      	ldr	r0, [r7, #4]
  400c72:	4b03      	ldr	r3, [pc, #12]	; (400c80 <sysclk_enable_peripheral_clock+0x18>)
  400c74:	4798      	blx	r3
}
  400c76:	bf00      	nop
  400c78:	3708      	adds	r7, #8
  400c7a:	46bd      	mov	sp, r7
  400c7c:	bd80      	pop	{r7, pc}
  400c7e:	bf00      	nop
  400c80:	004018d9 	.word	0x004018d9

00400c84 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400c84:	b580      	push	{r7, lr}
  400c86:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400c88:	200a      	movs	r0, #10
  400c8a:	4b08      	ldr	r3, [pc, #32]	; (400cac <ioport_init+0x28>)
  400c8c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400c8e:	200b      	movs	r0, #11
  400c90:	4b06      	ldr	r3, [pc, #24]	; (400cac <ioport_init+0x28>)
  400c92:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400c94:	200c      	movs	r0, #12
  400c96:	4b05      	ldr	r3, [pc, #20]	; (400cac <ioport_init+0x28>)
  400c98:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400c9a:	2010      	movs	r0, #16
  400c9c:	4b03      	ldr	r3, [pc, #12]	; (400cac <ioport_init+0x28>)
  400c9e:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400ca0:	2011      	movs	r0, #17
  400ca2:	4b02      	ldr	r3, [pc, #8]	; (400cac <ioport_init+0x28>)
  400ca4:	4798      	blx	r3
	arch_ioport_init();
}
  400ca6:	bf00      	nop
  400ca8:	bd80      	pop	{r7, pc}
  400caa:	bf00      	nop
  400cac:	00400c69 	.word	0x00400c69

00400cb0 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400cb0:	b480      	push	{r7}
  400cb2:	b089      	sub	sp, #36	; 0x24
  400cb4:	af00      	add	r7, sp, #0
  400cb6:	6078      	str	r0, [r7, #4]
  400cb8:	687b      	ldr	r3, [r7, #4]
  400cba:	61fb      	str	r3, [r7, #28]
  400cbc:	69fb      	ldr	r3, [r7, #28]
  400cbe:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400cc0:	69bb      	ldr	r3, [r7, #24]
  400cc2:	095a      	lsrs	r2, r3, #5
  400cc4:	69fb      	ldr	r3, [r7, #28]
  400cc6:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400cc8:	697b      	ldr	r3, [r7, #20]
  400cca:	f003 031f 	and.w	r3, r3, #31
  400cce:	2101      	movs	r1, #1
  400cd0:	fa01 f303 	lsl.w	r3, r1, r3
  400cd4:	613a      	str	r2, [r7, #16]
  400cd6:	60fb      	str	r3, [r7, #12]
  400cd8:	693b      	ldr	r3, [r7, #16]
  400cda:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400cdc:	68ba      	ldr	r2, [r7, #8]
  400cde:	4b06      	ldr	r3, [pc, #24]	; (400cf8 <ioport_disable_pin+0x48>)
  400ce0:	4413      	add	r3, r2
  400ce2:	025b      	lsls	r3, r3, #9
  400ce4:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ce6:	68fb      	ldr	r3, [r7, #12]
  400ce8:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400cea:	bf00      	nop
  400cec:	3724      	adds	r7, #36	; 0x24
  400cee:	46bd      	mov	sp, r7
  400cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cf4:	4770      	bx	lr
  400cf6:	bf00      	nop
  400cf8:	00200707 	.word	0x00200707

00400cfc <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400cfc:	b480      	push	{r7}
  400cfe:	b08d      	sub	sp, #52	; 0x34
  400d00:	af00      	add	r7, sp, #0
  400d02:	6078      	str	r0, [r7, #4]
  400d04:	6039      	str	r1, [r7, #0]
  400d06:	687b      	ldr	r3, [r7, #4]
  400d08:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d0a:	683b      	ldr	r3, [r7, #0]
  400d0c:	62bb      	str	r3, [r7, #40]	; 0x28
  400d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d10:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d14:	095a      	lsrs	r2, r3, #5
  400d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d18:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400d1a:	6a3b      	ldr	r3, [r7, #32]
  400d1c:	f003 031f 	and.w	r3, r3, #31
  400d20:	2101      	movs	r1, #1
  400d22:	fa01 f303 	lsl.w	r3, r1, r3
  400d26:	61fa      	str	r2, [r7, #28]
  400d28:	61bb      	str	r3, [r7, #24]
  400d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400d2c:	617b      	str	r3, [r7, #20]
  400d2e:	69fb      	ldr	r3, [r7, #28]
  400d30:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d32:	693a      	ldr	r2, [r7, #16]
  400d34:	4b37      	ldr	r3, [pc, #220]	; (400e14 <ioport_set_pin_mode+0x118>)
  400d36:	4413      	add	r3, r2
  400d38:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400d3a:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400d3c:	697b      	ldr	r3, [r7, #20]
  400d3e:	f003 0308 	and.w	r3, r3, #8
  400d42:	2b00      	cmp	r3, #0
  400d44:	d003      	beq.n	400d4e <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400d46:	68fb      	ldr	r3, [r7, #12]
  400d48:	69ba      	ldr	r2, [r7, #24]
  400d4a:	665a      	str	r2, [r3, #100]	; 0x64
  400d4c:	e002      	b.n	400d54 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400d4e:	68fb      	ldr	r3, [r7, #12]
  400d50:	69ba      	ldr	r2, [r7, #24]
  400d52:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400d54:	697b      	ldr	r3, [r7, #20]
  400d56:	f003 0310 	and.w	r3, r3, #16
  400d5a:	2b00      	cmp	r3, #0
  400d5c:	d004      	beq.n	400d68 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400d5e:	68fb      	ldr	r3, [r7, #12]
  400d60:	69ba      	ldr	r2, [r7, #24]
  400d62:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400d66:	e003      	b.n	400d70 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400d68:	68fb      	ldr	r3, [r7, #12]
  400d6a:	69ba      	ldr	r2, [r7, #24]
  400d6c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400d70:	697b      	ldr	r3, [r7, #20]
  400d72:	f003 0320 	and.w	r3, r3, #32
  400d76:	2b00      	cmp	r3, #0
  400d78:	d003      	beq.n	400d82 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400d7a:	68fb      	ldr	r3, [r7, #12]
  400d7c:	69ba      	ldr	r2, [r7, #24]
  400d7e:	651a      	str	r2, [r3, #80]	; 0x50
  400d80:	e002      	b.n	400d88 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400d82:	68fb      	ldr	r3, [r7, #12]
  400d84:	69ba      	ldr	r2, [r7, #24]
  400d86:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400d88:	697b      	ldr	r3, [r7, #20]
  400d8a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400d8e:	2b00      	cmp	r3, #0
  400d90:	d003      	beq.n	400d9a <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400d92:	68fb      	ldr	r3, [r7, #12]
  400d94:	69ba      	ldr	r2, [r7, #24]
  400d96:	621a      	str	r2, [r3, #32]
  400d98:	e002      	b.n	400da0 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400d9a:	68fb      	ldr	r3, [r7, #12]
  400d9c:	69ba      	ldr	r2, [r7, #24]
  400d9e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400da0:	697b      	ldr	r3, [r7, #20]
  400da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400da6:	2b00      	cmp	r3, #0
  400da8:	d004      	beq.n	400db4 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400daa:	68fb      	ldr	r3, [r7, #12]
  400dac:	69ba      	ldr	r2, [r7, #24]
  400dae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400db2:	e003      	b.n	400dbc <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400db4:	68fb      	ldr	r3, [r7, #12]
  400db6:	69ba      	ldr	r2, [r7, #24]
  400db8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400dbc:	697b      	ldr	r3, [r7, #20]
  400dbe:	f003 0301 	and.w	r3, r3, #1
  400dc2:	2b00      	cmp	r3, #0
  400dc4:	d006      	beq.n	400dd4 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400dc6:	68fb      	ldr	r3, [r7, #12]
  400dc8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400dca:	69bb      	ldr	r3, [r7, #24]
  400dcc:	431a      	orrs	r2, r3
  400dce:	68fb      	ldr	r3, [r7, #12]
  400dd0:	671a      	str	r2, [r3, #112]	; 0x70
  400dd2:	e006      	b.n	400de2 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400dd4:	68fb      	ldr	r3, [r7, #12]
  400dd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400dd8:	69bb      	ldr	r3, [r7, #24]
  400dda:	43db      	mvns	r3, r3
  400ddc:	401a      	ands	r2, r3
  400dde:	68fb      	ldr	r3, [r7, #12]
  400de0:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400de2:	697b      	ldr	r3, [r7, #20]
  400de4:	f003 0302 	and.w	r3, r3, #2
  400de8:	2b00      	cmp	r3, #0
  400dea:	d006      	beq.n	400dfa <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400dec:	68fb      	ldr	r3, [r7, #12]
  400dee:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400df0:	69bb      	ldr	r3, [r7, #24]
  400df2:	431a      	orrs	r2, r3
  400df4:	68fb      	ldr	r3, [r7, #12]
  400df6:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400df8:	e006      	b.n	400e08 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400dfa:	68fb      	ldr	r3, [r7, #12]
  400dfc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400dfe:	69bb      	ldr	r3, [r7, #24]
  400e00:	43db      	mvns	r3, r3
  400e02:	401a      	ands	r2, r3
  400e04:	68fb      	ldr	r3, [r7, #12]
  400e06:	675a      	str	r2, [r3, #116]	; 0x74
  400e08:	bf00      	nop
  400e0a:	3734      	adds	r7, #52	; 0x34
  400e0c:	46bd      	mov	sp, r7
  400e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e12:	4770      	bx	lr
  400e14:	00200707 	.word	0x00200707

00400e18 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400e18:	b480      	push	{r7}
  400e1a:	b08d      	sub	sp, #52	; 0x34
  400e1c:	af00      	add	r7, sp, #0
  400e1e:	6078      	str	r0, [r7, #4]
  400e20:	460b      	mov	r3, r1
  400e22:	70fb      	strb	r3, [r7, #3]
  400e24:	687b      	ldr	r3, [r7, #4]
  400e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e28:	78fb      	ldrb	r3, [r7, #3]
  400e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e30:	627b      	str	r3, [r7, #36]	; 0x24
  400e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e34:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400e36:	6a3b      	ldr	r3, [r7, #32]
  400e38:	095b      	lsrs	r3, r3, #5
  400e3a:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e3c:	69fa      	ldr	r2, [r7, #28]
  400e3e:	4b17      	ldr	r3, [pc, #92]	; (400e9c <ioport_set_pin_dir+0x84>)
  400e40:	4413      	add	r3, r2
  400e42:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400e44:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400e46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e4a:	2b01      	cmp	r3, #1
  400e4c:	d109      	bne.n	400e62 <ioport_set_pin_dir+0x4a>
  400e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e50:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400e52:	697b      	ldr	r3, [r7, #20]
  400e54:	f003 031f 	and.w	r3, r3, #31
  400e58:	2201      	movs	r2, #1
  400e5a:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400e5c:	69bb      	ldr	r3, [r7, #24]
  400e5e:	611a      	str	r2, [r3, #16]
  400e60:	e00c      	b.n	400e7c <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400e62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e66:	2b00      	cmp	r3, #0
  400e68:	d108      	bne.n	400e7c <ioport_set_pin_dir+0x64>
  400e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e6c:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400e6e:	693b      	ldr	r3, [r7, #16]
  400e70:	f003 031f 	and.w	r3, r3, #31
  400e74:	2201      	movs	r2, #1
  400e76:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e78:	69bb      	ldr	r3, [r7, #24]
  400e7a:	615a      	str	r2, [r3, #20]
  400e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e7e:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400e80:	68fb      	ldr	r3, [r7, #12]
  400e82:	f003 031f 	and.w	r3, r3, #31
  400e86:	2201      	movs	r2, #1
  400e88:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e8a:	69bb      	ldr	r3, [r7, #24]
  400e8c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400e90:	bf00      	nop
  400e92:	3734      	adds	r7, #52	; 0x34
  400e94:	46bd      	mov	sp, r7
  400e96:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e9a:	4770      	bx	lr
  400e9c:	00200707 	.word	0x00200707

00400ea0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400ea0:	b480      	push	{r7}
  400ea2:	b08b      	sub	sp, #44	; 0x2c
  400ea4:	af00      	add	r7, sp, #0
  400ea6:	6078      	str	r0, [r7, #4]
  400ea8:	460b      	mov	r3, r1
  400eaa:	70fb      	strb	r3, [r7, #3]
  400eac:	687b      	ldr	r3, [r7, #4]
  400eae:	627b      	str	r3, [r7, #36]	; 0x24
  400eb0:	78fb      	ldrb	r3, [r7, #3]
  400eb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400eb8:	61fb      	str	r3, [r7, #28]
  400eba:	69fb      	ldr	r3, [r7, #28]
  400ebc:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400ebe:	69bb      	ldr	r3, [r7, #24]
  400ec0:	095b      	lsrs	r3, r3, #5
  400ec2:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ec4:	697a      	ldr	r2, [r7, #20]
  400ec6:	4b10      	ldr	r3, [pc, #64]	; (400f08 <ioport_set_pin_level+0x68>)
  400ec8:	4413      	add	r3, r2
  400eca:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400ecc:	613b      	str	r3, [r7, #16]

	if (level) {
  400ece:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400ed2:	2b00      	cmp	r3, #0
  400ed4:	d009      	beq.n	400eea <ioport_set_pin_level+0x4a>
  400ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ed8:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400eda:	68fb      	ldr	r3, [r7, #12]
  400edc:	f003 031f 	and.w	r3, r3, #31
  400ee0:	2201      	movs	r2, #1
  400ee2:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ee4:	693b      	ldr	r3, [r7, #16]
  400ee6:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400ee8:	e008      	b.n	400efc <ioport_set_pin_level+0x5c>
  400eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400eec:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400eee:	68bb      	ldr	r3, [r7, #8]
  400ef0:	f003 031f 	and.w	r3, r3, #31
  400ef4:	2201      	movs	r2, #1
  400ef6:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400ef8:	693b      	ldr	r3, [r7, #16]
  400efa:	635a      	str	r2, [r3, #52]	; 0x34
  400efc:	bf00      	nop
  400efe:	372c      	adds	r7, #44	; 0x2c
  400f00:	46bd      	mov	sp, r7
  400f02:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f06:	4770      	bx	lr
  400f08:	00200707 	.word	0x00200707

00400f0c <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400f0c:	b480      	push	{r7}
  400f0e:	b08d      	sub	sp, #52	; 0x34
  400f10:	af00      	add	r7, sp, #0
  400f12:	6078      	str	r0, [r7, #4]
  400f14:	460b      	mov	r3, r1
  400f16:	70fb      	strb	r3, [r7, #3]
  400f18:	687b      	ldr	r3, [r7, #4]
  400f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f1c:	78fb      	ldrb	r3, [r7, #3]
  400f1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f24:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f28:	095a      	lsrs	r2, r3, #5
  400f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f2c:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400f2e:	6a3b      	ldr	r3, [r7, #32]
  400f30:	f003 031f 	and.w	r3, r3, #31
  400f34:	2101      	movs	r1, #1
  400f36:	fa01 f303 	lsl.w	r3, r1, r3
  400f3a:	61fa      	str	r2, [r7, #28]
  400f3c:	61bb      	str	r3, [r7, #24]
  400f3e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400f42:	75fb      	strb	r3, [r7, #23]
  400f44:	69fb      	ldr	r3, [r7, #28]
  400f46:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f48:	693a      	ldr	r2, [r7, #16]
  400f4a:	4b23      	ldr	r3, [pc, #140]	; (400fd8 <ioport_set_pin_sense_mode+0xcc>)
  400f4c:	4413      	add	r3, r2
  400f4e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  400f50:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  400f52:	7dfb      	ldrb	r3, [r7, #23]
  400f54:	3b01      	subs	r3, #1
  400f56:	2b03      	cmp	r3, #3
  400f58:	d82e      	bhi.n	400fb8 <ioport_set_pin_sense_mode+0xac>
  400f5a:	a201      	add	r2, pc, #4	; (adr r2, 400f60 <ioport_set_pin_sense_mode+0x54>)
  400f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f60:	00400f95 	.word	0x00400f95
  400f64:	00400fa7 	.word	0x00400fa7
  400f68:	00400f71 	.word	0x00400f71
  400f6c:	00400f83 	.word	0x00400f83
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400f70:	68fb      	ldr	r3, [r7, #12]
  400f72:	69ba      	ldr	r2, [r7, #24]
  400f74:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400f78:	68fb      	ldr	r3, [r7, #12]
  400f7a:	69ba      	ldr	r2, [r7, #24]
  400f7c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400f80:	e01f      	b.n	400fc2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400f82:	68fb      	ldr	r3, [r7, #12]
  400f84:	69ba      	ldr	r2, [r7, #24]
  400f86:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400f8a:	68fb      	ldr	r3, [r7, #12]
  400f8c:	69ba      	ldr	r2, [r7, #24]
  400f8e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400f92:	e016      	b.n	400fc2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400f94:	68fb      	ldr	r3, [r7, #12]
  400f96:	69ba      	ldr	r2, [r7, #24]
  400f98:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400f9c:	68fb      	ldr	r3, [r7, #12]
  400f9e:	69ba      	ldr	r2, [r7, #24]
  400fa0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400fa4:	e00d      	b.n	400fc2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400fa6:	68fb      	ldr	r3, [r7, #12]
  400fa8:	69ba      	ldr	r2, [r7, #24]
  400faa:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400fae:	68fb      	ldr	r3, [r7, #12]
  400fb0:	69ba      	ldr	r2, [r7, #24]
  400fb2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400fb6:	e004      	b.n	400fc2 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400fb8:	68fb      	ldr	r3, [r7, #12]
  400fba:	69ba      	ldr	r2, [r7, #24]
  400fbc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400fc0:	e003      	b.n	400fca <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400fc2:	68fb      	ldr	r3, [r7, #12]
  400fc4:	69ba      	ldr	r2, [r7, #24]
  400fc6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400fca:	bf00      	nop
  400fcc:	3734      	adds	r7, #52	; 0x34
  400fce:	46bd      	mov	sp, r7
  400fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fd4:	4770      	bx	lr
  400fd6:	bf00      	nop
  400fd8:	00200707 	.word	0x00200707

00400fdc <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400fdc:	b480      	push	{r7}
  400fde:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400fe0:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400fe4:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400fe8:	4a0c      	ldr	r2, [pc, #48]	; (40101c <tcm_disable+0x40>)
  400fea:	4b0c      	ldr	r3, [pc, #48]	; (40101c <tcm_disable+0x40>)
  400fec:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  400ff0:	f023 0301 	bic.w	r3, r3, #1
  400ff4:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ff8:	4a08      	ldr	r2, [pc, #32]	; (40101c <tcm_disable+0x40>)
  400ffa:	4b08      	ldr	r3, [pc, #32]	; (40101c <tcm_disable+0x40>)
  400ffc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401000:	f023 0301 	bic.w	r3, r3, #1
  401004:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401008:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40100c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401010:	bf00      	nop
  401012:	46bd      	mov	sp, r7
  401014:	f85d 7b04 	ldr.w	r7, [sp], #4
  401018:	4770      	bx	lr
  40101a:	bf00      	nop
  40101c:	e000ed00 	.word	0xe000ed00

00401020 <board_init>:
#endif

void board_init(void)
{
  401020:	b580      	push	{r7, lr}
  401022:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401024:	4b25      	ldr	r3, [pc, #148]	; (4010bc <board_init+0x9c>)
  401026:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40102a:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  40102c:	4b24      	ldr	r3, [pc, #144]	; (4010c0 <board_init+0xa0>)
  40102e:	4798      	blx	r3
	SCB_EnableDCache();
  401030:	4b24      	ldr	r3, [pc, #144]	; (4010c4 <board_init+0xa4>)
  401032:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401034:	4b24      	ldr	r3, [pc, #144]	; (4010c8 <board_init+0xa8>)
  401036:	4a25      	ldr	r2, [pc, #148]	; (4010cc <board_init+0xac>)
  401038:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40103a:	4b23      	ldr	r3, [pc, #140]	; (4010c8 <board_init+0xa8>)
  40103c:	4a24      	ldr	r2, [pc, #144]	; (4010d0 <board_init+0xb0>)
  40103e:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401040:	4b24      	ldr	r3, [pc, #144]	; (4010d4 <board_init+0xb4>)
  401042:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401044:	4b24      	ldr	r3, [pc, #144]	; (4010d8 <board_init+0xb8>)
  401046:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401048:	2101      	movs	r1, #1
  40104a:	2048      	movs	r0, #72	; 0x48
  40104c:	4b23      	ldr	r3, [pc, #140]	; (4010dc <board_init+0xbc>)
  40104e:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401050:	2101      	movs	r1, #1
  401052:	2048      	movs	r0, #72	; 0x48
  401054:	4b22      	ldr	r3, [pc, #136]	; (4010e0 <board_init+0xc0>)
  401056:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401058:	2100      	movs	r1, #0
  40105a:	200b      	movs	r0, #11
  40105c:	4b1f      	ldr	r3, [pc, #124]	; (4010dc <board_init+0xbc>)
  40105e:	4798      	blx	r3
  401060:	2188      	movs	r1, #136	; 0x88
  401062:	200b      	movs	r0, #11
  401064:	4b1f      	ldr	r3, [pc, #124]	; (4010e4 <board_init+0xc4>)
  401066:	4798      	blx	r3
  401068:	2102      	movs	r1, #2
  40106a:	200b      	movs	r0, #11
  40106c:	4b1e      	ldr	r3, [pc, #120]	; (4010e8 <board_init+0xc8>)
  40106e:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  401070:	2100      	movs	r1, #0
  401072:	2015      	movs	r0, #21
  401074:	4b1b      	ldr	r3, [pc, #108]	; (4010e4 <board_init+0xc4>)
  401076:	4798      	blx	r3
  401078:	2015      	movs	r0, #21
  40107a:	4b1c      	ldr	r3, [pc, #112]	; (4010ec <board_init+0xcc>)
  40107c:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40107e:	4a1c      	ldr	r2, [pc, #112]	; (4010f0 <board_init+0xd0>)
  401080:	4b1b      	ldr	r3, [pc, #108]	; (4010f0 <board_init+0xd0>)
  401082:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401086:	f043 0310 	orr.w	r3, r3, #16
  40108a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  40108e:	2103      	movs	r1, #3
  401090:	2024      	movs	r0, #36	; 0x24
  401092:	4b14      	ldr	r3, [pc, #80]	; (4010e4 <board_init+0xc4>)
  401094:	4798      	blx	r3
  401096:	2024      	movs	r0, #36	; 0x24
  401098:	4b14      	ldr	r3, [pc, #80]	; (4010ec <board_init+0xcc>)
  40109a:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  40109c:	2100      	movs	r1, #0
  40109e:	2003      	movs	r0, #3
  4010a0:	4b10      	ldr	r3, [pc, #64]	; (4010e4 <board_init+0xc4>)
  4010a2:	4798      	blx	r3
  4010a4:	2003      	movs	r0, #3
  4010a6:	4b11      	ldr	r3, [pc, #68]	; (4010ec <board_init+0xcc>)
  4010a8:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  4010aa:	2100      	movs	r1, #0
  4010ac:	2004      	movs	r0, #4
  4010ae:	4b0d      	ldr	r3, [pc, #52]	; (4010e4 <board_init+0xc4>)
  4010b0:	4798      	blx	r3
  4010b2:	2004      	movs	r0, #4
  4010b4:	4b0d      	ldr	r3, [pc, #52]	; (4010ec <board_init+0xcc>)
  4010b6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4010b8:	bf00      	nop
  4010ba:	bd80      	pop	{r7, pc}
  4010bc:	400e1850 	.word	0x400e1850
  4010c0:	00400b8d 	.word	0x00400b8d
  4010c4:	00400bc5 	.word	0x00400bc5
  4010c8:	400e0c00 	.word	0x400e0c00
  4010cc:	5a00080c 	.word	0x5a00080c
  4010d0:	5a00070c 	.word	0x5a00070c
  4010d4:	00400fdd 	.word	0x00400fdd
  4010d8:	00400c85 	.word	0x00400c85
  4010dc:	00400e19 	.word	0x00400e19
  4010e0:	00400ea1 	.word	0x00400ea1
  4010e4:	00400cfd 	.word	0x00400cfd
  4010e8:	00400f0d 	.word	0x00400f0d
  4010ec:	00400cb1 	.word	0x00400cb1
  4010f0:	40088000 	.word	0x40088000

004010f4 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4010f4:	b480      	push	{r7}
  4010f6:	b085      	sub	sp, #20
  4010f8:	af00      	add	r7, sp, #0
  4010fa:	60f8      	str	r0, [r7, #12]
  4010fc:	60b9      	str	r1, [r7, #8]
  4010fe:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401100:	687b      	ldr	r3, [r7, #4]
  401102:	2b00      	cmp	r3, #0
  401104:	d003      	beq.n	40110e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401106:	68fb      	ldr	r3, [r7, #12]
  401108:	68ba      	ldr	r2, [r7, #8]
  40110a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  40110c:	e002      	b.n	401114 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40110e:	68fb      	ldr	r3, [r7, #12]
  401110:	68ba      	ldr	r2, [r7, #8]
  401112:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  401114:	bf00      	nop
  401116:	3714      	adds	r7, #20
  401118:	46bd      	mov	sp, r7
  40111a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40111e:	4770      	bx	lr

00401120 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401120:	b480      	push	{r7}
  401122:	b083      	sub	sp, #12
  401124:	af00      	add	r7, sp, #0
  401126:	6078      	str	r0, [r7, #4]
  401128:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40112a:	687b      	ldr	r3, [r7, #4]
  40112c:	683a      	ldr	r2, [r7, #0]
  40112e:	631a      	str	r2, [r3, #48]	; 0x30
}
  401130:	bf00      	nop
  401132:	370c      	adds	r7, #12
  401134:	46bd      	mov	sp, r7
  401136:	f85d 7b04 	ldr.w	r7, [sp], #4
  40113a:	4770      	bx	lr

0040113c <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  40113c:	b480      	push	{r7}
  40113e:	b083      	sub	sp, #12
  401140:	af00      	add	r7, sp, #0
  401142:	6078      	str	r0, [r7, #4]
  401144:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401146:	687b      	ldr	r3, [r7, #4]
  401148:	683a      	ldr	r2, [r7, #0]
  40114a:	635a      	str	r2, [r3, #52]	; 0x34
}
  40114c:	bf00      	nop
  40114e:	370c      	adds	r7, #12
  401150:	46bd      	mov	sp, r7
  401152:	f85d 7b04 	ldr.w	r7, [sp], #4
  401156:	4770      	bx	lr

00401158 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401158:	b480      	push	{r7}
  40115a:	b087      	sub	sp, #28
  40115c:	af00      	add	r7, sp, #0
  40115e:	60f8      	str	r0, [r7, #12]
  401160:	60b9      	str	r1, [r7, #8]
  401162:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401164:	68fb      	ldr	r3, [r7, #12]
  401166:	687a      	ldr	r2, [r7, #4]
  401168:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40116a:	68bb      	ldr	r3, [r7, #8]
  40116c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401170:	d04a      	beq.n	401208 <pio_set_peripheral+0xb0>
  401172:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401176:	d808      	bhi.n	40118a <pio_set_peripheral+0x32>
  401178:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40117c:	d016      	beq.n	4011ac <pio_set_peripheral+0x54>
  40117e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401182:	d02c      	beq.n	4011de <pio_set_peripheral+0x86>
  401184:	2b00      	cmp	r3, #0
  401186:	d069      	beq.n	40125c <pio_set_peripheral+0x104>
  401188:	e064      	b.n	401254 <pio_set_peripheral+0xfc>
  40118a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40118e:	d065      	beq.n	40125c <pio_set_peripheral+0x104>
  401190:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401194:	d803      	bhi.n	40119e <pio_set_peripheral+0x46>
  401196:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40119a:	d04a      	beq.n	401232 <pio_set_peripheral+0xda>
  40119c:	e05a      	b.n	401254 <pio_set_peripheral+0xfc>
  40119e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011a2:	d05b      	beq.n	40125c <pio_set_peripheral+0x104>
  4011a4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011a8:	d058      	beq.n	40125c <pio_set_peripheral+0x104>
  4011aa:	e053      	b.n	401254 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011ac:	68fb      	ldr	r3, [r7, #12]
  4011ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011b0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011b2:	68fb      	ldr	r3, [r7, #12]
  4011b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4011b6:	687b      	ldr	r3, [r7, #4]
  4011b8:	43d9      	mvns	r1, r3
  4011ba:	697b      	ldr	r3, [r7, #20]
  4011bc:	400b      	ands	r3, r1
  4011be:	401a      	ands	r2, r3
  4011c0:	68fb      	ldr	r3, [r7, #12]
  4011c2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011c4:	68fb      	ldr	r3, [r7, #12]
  4011c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4011c8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011ca:	68fb      	ldr	r3, [r7, #12]
  4011cc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4011ce:	687b      	ldr	r3, [r7, #4]
  4011d0:	43d9      	mvns	r1, r3
  4011d2:	697b      	ldr	r3, [r7, #20]
  4011d4:	400b      	ands	r3, r1
  4011d6:	401a      	ands	r2, r3
  4011d8:	68fb      	ldr	r3, [r7, #12]
  4011da:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4011dc:	e03a      	b.n	401254 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011de:	68fb      	ldr	r3, [r7, #12]
  4011e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011e2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011e4:	687a      	ldr	r2, [r7, #4]
  4011e6:	697b      	ldr	r3, [r7, #20]
  4011e8:	431a      	orrs	r2, r3
  4011ea:	68fb      	ldr	r3, [r7, #12]
  4011ec:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011ee:	68fb      	ldr	r3, [r7, #12]
  4011f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4011f2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011f4:	68fb      	ldr	r3, [r7, #12]
  4011f6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4011f8:	687b      	ldr	r3, [r7, #4]
  4011fa:	43d9      	mvns	r1, r3
  4011fc:	697b      	ldr	r3, [r7, #20]
  4011fe:	400b      	ands	r3, r1
  401200:	401a      	ands	r2, r3
  401202:	68fb      	ldr	r3, [r7, #12]
  401204:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401206:	e025      	b.n	401254 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401208:	68fb      	ldr	r3, [r7, #12]
  40120a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40120c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40120e:	68fb      	ldr	r3, [r7, #12]
  401210:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401212:	687b      	ldr	r3, [r7, #4]
  401214:	43d9      	mvns	r1, r3
  401216:	697b      	ldr	r3, [r7, #20]
  401218:	400b      	ands	r3, r1
  40121a:	401a      	ands	r2, r3
  40121c:	68fb      	ldr	r3, [r7, #12]
  40121e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401220:	68fb      	ldr	r3, [r7, #12]
  401222:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401224:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401226:	687a      	ldr	r2, [r7, #4]
  401228:	697b      	ldr	r3, [r7, #20]
  40122a:	431a      	orrs	r2, r3
  40122c:	68fb      	ldr	r3, [r7, #12]
  40122e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401230:	e010      	b.n	401254 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401232:	68fb      	ldr	r3, [r7, #12]
  401234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401236:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401238:	687a      	ldr	r2, [r7, #4]
  40123a:	697b      	ldr	r3, [r7, #20]
  40123c:	431a      	orrs	r2, r3
  40123e:	68fb      	ldr	r3, [r7, #12]
  401240:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401242:	68fb      	ldr	r3, [r7, #12]
  401244:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401246:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401248:	687a      	ldr	r2, [r7, #4]
  40124a:	697b      	ldr	r3, [r7, #20]
  40124c:	431a      	orrs	r2, r3
  40124e:	68fb      	ldr	r3, [r7, #12]
  401250:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401252:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401254:	68fb      	ldr	r3, [r7, #12]
  401256:	687a      	ldr	r2, [r7, #4]
  401258:	605a      	str	r2, [r3, #4]
  40125a:	e000      	b.n	40125e <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  40125c:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  40125e:	371c      	adds	r7, #28
  401260:	46bd      	mov	sp, r7
  401262:	f85d 7b04 	ldr.w	r7, [sp], #4
  401266:	4770      	bx	lr

00401268 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401268:	b580      	push	{r7, lr}
  40126a:	b084      	sub	sp, #16
  40126c:	af00      	add	r7, sp, #0
  40126e:	60f8      	str	r0, [r7, #12]
  401270:	60b9      	str	r1, [r7, #8]
  401272:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401274:	68b9      	ldr	r1, [r7, #8]
  401276:	68f8      	ldr	r0, [r7, #12]
  401278:	4b19      	ldr	r3, [pc, #100]	; (4012e0 <pio_set_input+0x78>)
  40127a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  40127c:	687b      	ldr	r3, [r7, #4]
  40127e:	f003 0301 	and.w	r3, r3, #1
  401282:	461a      	mov	r2, r3
  401284:	68b9      	ldr	r1, [r7, #8]
  401286:	68f8      	ldr	r0, [r7, #12]
  401288:	4b16      	ldr	r3, [pc, #88]	; (4012e4 <pio_set_input+0x7c>)
  40128a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40128c:	687b      	ldr	r3, [r7, #4]
  40128e:	f003 030a 	and.w	r3, r3, #10
  401292:	2b00      	cmp	r3, #0
  401294:	d003      	beq.n	40129e <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401296:	68fb      	ldr	r3, [r7, #12]
  401298:	68ba      	ldr	r2, [r7, #8]
  40129a:	621a      	str	r2, [r3, #32]
  40129c:	e002      	b.n	4012a4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40129e:	68fb      	ldr	r3, [r7, #12]
  4012a0:	68ba      	ldr	r2, [r7, #8]
  4012a2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4012a4:	687b      	ldr	r3, [r7, #4]
  4012a6:	f003 0302 	and.w	r3, r3, #2
  4012aa:	2b00      	cmp	r3, #0
  4012ac:	d004      	beq.n	4012b8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4012ae:	68fb      	ldr	r3, [r7, #12]
  4012b0:	68ba      	ldr	r2, [r7, #8]
  4012b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4012b6:	e008      	b.n	4012ca <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4012b8:	687b      	ldr	r3, [r7, #4]
  4012ba:	f003 0308 	and.w	r3, r3, #8
  4012be:	2b00      	cmp	r3, #0
  4012c0:	d003      	beq.n	4012ca <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4012c2:	68fb      	ldr	r3, [r7, #12]
  4012c4:	68ba      	ldr	r2, [r7, #8]
  4012c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4012ca:	68fb      	ldr	r3, [r7, #12]
  4012cc:	68ba      	ldr	r2, [r7, #8]
  4012ce:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4012d0:	68fb      	ldr	r3, [r7, #12]
  4012d2:	68ba      	ldr	r2, [r7, #8]
  4012d4:	601a      	str	r2, [r3, #0]
}
  4012d6:	bf00      	nop
  4012d8:	3710      	adds	r7, #16
  4012da:	46bd      	mov	sp, r7
  4012dc:	bd80      	pop	{r7, pc}
  4012de:	bf00      	nop
  4012e0:	004013fd 	.word	0x004013fd
  4012e4:	004010f5 	.word	0x004010f5

004012e8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4012e8:	b580      	push	{r7, lr}
  4012ea:	b084      	sub	sp, #16
  4012ec:	af00      	add	r7, sp, #0
  4012ee:	60f8      	str	r0, [r7, #12]
  4012f0:	60b9      	str	r1, [r7, #8]
  4012f2:	607a      	str	r2, [r7, #4]
  4012f4:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4012f6:	68b9      	ldr	r1, [r7, #8]
  4012f8:	68f8      	ldr	r0, [r7, #12]
  4012fa:	4b12      	ldr	r3, [pc, #72]	; (401344 <pio_set_output+0x5c>)
  4012fc:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4012fe:	69ba      	ldr	r2, [r7, #24]
  401300:	68b9      	ldr	r1, [r7, #8]
  401302:	68f8      	ldr	r0, [r7, #12]
  401304:	4b10      	ldr	r3, [pc, #64]	; (401348 <pio_set_output+0x60>)
  401306:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401308:	683b      	ldr	r3, [r7, #0]
  40130a:	2b00      	cmp	r3, #0
  40130c:	d003      	beq.n	401316 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40130e:	68fb      	ldr	r3, [r7, #12]
  401310:	68ba      	ldr	r2, [r7, #8]
  401312:	651a      	str	r2, [r3, #80]	; 0x50
  401314:	e002      	b.n	40131c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401316:	68fb      	ldr	r3, [r7, #12]
  401318:	68ba      	ldr	r2, [r7, #8]
  40131a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40131c:	687b      	ldr	r3, [r7, #4]
  40131e:	2b00      	cmp	r3, #0
  401320:	d003      	beq.n	40132a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401322:	68fb      	ldr	r3, [r7, #12]
  401324:	68ba      	ldr	r2, [r7, #8]
  401326:	631a      	str	r2, [r3, #48]	; 0x30
  401328:	e002      	b.n	401330 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40132a:	68fb      	ldr	r3, [r7, #12]
  40132c:	68ba      	ldr	r2, [r7, #8]
  40132e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401330:	68fb      	ldr	r3, [r7, #12]
  401332:	68ba      	ldr	r2, [r7, #8]
  401334:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401336:	68fb      	ldr	r3, [r7, #12]
  401338:	68ba      	ldr	r2, [r7, #8]
  40133a:	601a      	str	r2, [r3, #0]
}
  40133c:	bf00      	nop
  40133e:	3710      	adds	r7, #16
  401340:	46bd      	mov	sp, r7
  401342:	bd80      	pop	{r7, pc}
  401344:	004013fd 	.word	0x004013fd
  401348:	004010f5 	.word	0x004010f5

0040134c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  40134c:	b480      	push	{r7}
  40134e:	b083      	sub	sp, #12
  401350:	af00      	add	r7, sp, #0
  401352:	6078      	str	r0, [r7, #4]
  401354:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  401356:	687b      	ldr	r3, [r7, #4]
  401358:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40135a:	683b      	ldr	r3, [r7, #0]
  40135c:	4013      	ands	r3, r2
  40135e:	2b00      	cmp	r3, #0
  401360:	d101      	bne.n	401366 <pio_get_output_data_status+0x1a>
		return 0;
  401362:	2300      	movs	r3, #0
  401364:	e000      	b.n	401368 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  401366:	2301      	movs	r3, #1
	}
}
  401368:	4618      	mov	r0, r3
  40136a:	370c      	adds	r7, #12
  40136c:	46bd      	mov	sp, r7
  40136e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401372:	4770      	bx	lr

00401374 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401374:	b480      	push	{r7}
  401376:	b085      	sub	sp, #20
  401378:	af00      	add	r7, sp, #0
  40137a:	60f8      	str	r0, [r7, #12]
  40137c:	60b9      	str	r1, [r7, #8]
  40137e:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401380:	687b      	ldr	r3, [r7, #4]
  401382:	f003 0310 	and.w	r3, r3, #16
  401386:	2b00      	cmp	r3, #0
  401388:	d020      	beq.n	4013cc <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40138a:	68fb      	ldr	r3, [r7, #12]
  40138c:	68ba      	ldr	r2, [r7, #8]
  40138e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401392:	687b      	ldr	r3, [r7, #4]
  401394:	f003 0320 	and.w	r3, r3, #32
  401398:	2b00      	cmp	r3, #0
  40139a:	d004      	beq.n	4013a6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40139c:	68fb      	ldr	r3, [r7, #12]
  40139e:	68ba      	ldr	r2, [r7, #8]
  4013a0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4013a4:	e003      	b.n	4013ae <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4013a6:	68fb      	ldr	r3, [r7, #12]
  4013a8:	68ba      	ldr	r2, [r7, #8]
  4013aa:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4013ae:	687b      	ldr	r3, [r7, #4]
  4013b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4013b4:	2b00      	cmp	r3, #0
  4013b6:	d004      	beq.n	4013c2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4013b8:	68fb      	ldr	r3, [r7, #12]
  4013ba:	68ba      	ldr	r2, [r7, #8]
  4013bc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4013c0:	e008      	b.n	4013d4 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4013c2:	68fb      	ldr	r3, [r7, #12]
  4013c4:	68ba      	ldr	r2, [r7, #8]
  4013c6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4013ca:	e003      	b.n	4013d4 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4013cc:	68fb      	ldr	r3, [r7, #12]
  4013ce:	68ba      	ldr	r2, [r7, #8]
  4013d0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4013d4:	bf00      	nop
  4013d6:	3714      	adds	r7, #20
  4013d8:	46bd      	mov	sp, r7
  4013da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013de:	4770      	bx	lr

004013e0 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4013e0:	b480      	push	{r7}
  4013e2:	b083      	sub	sp, #12
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	6078      	str	r0, [r7, #4]
  4013e8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4013ea:	687b      	ldr	r3, [r7, #4]
  4013ec:	683a      	ldr	r2, [r7, #0]
  4013ee:	641a      	str	r2, [r3, #64]	; 0x40
}
  4013f0:	bf00      	nop
  4013f2:	370c      	adds	r7, #12
  4013f4:	46bd      	mov	sp, r7
  4013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013fa:	4770      	bx	lr

004013fc <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4013fc:	b480      	push	{r7}
  4013fe:	b083      	sub	sp, #12
  401400:	af00      	add	r7, sp, #0
  401402:	6078      	str	r0, [r7, #4]
  401404:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401406:	687b      	ldr	r3, [r7, #4]
  401408:	683a      	ldr	r2, [r7, #0]
  40140a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40140c:	bf00      	nop
  40140e:	370c      	adds	r7, #12
  401410:	46bd      	mov	sp, r7
  401412:	f85d 7b04 	ldr.w	r7, [sp], #4
  401416:	4770      	bx	lr

00401418 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401418:	b480      	push	{r7}
  40141a:	b083      	sub	sp, #12
  40141c:	af00      	add	r7, sp, #0
  40141e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401420:	687b      	ldr	r3, [r7, #4]
  401422:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401424:	4618      	mov	r0, r3
  401426:	370c      	adds	r7, #12
  401428:	46bd      	mov	sp, r7
  40142a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40142e:	4770      	bx	lr

00401430 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401430:	b480      	push	{r7}
  401432:	b083      	sub	sp, #12
  401434:	af00      	add	r7, sp, #0
  401436:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401438:	687b      	ldr	r3, [r7, #4]
  40143a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40143c:	4618      	mov	r0, r3
  40143e:	370c      	adds	r7, #12
  401440:	46bd      	mov	sp, r7
  401442:	f85d 7b04 	ldr.w	r7, [sp], #4
  401446:	4770      	bx	lr

00401448 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401448:	b580      	push	{r7, lr}
  40144a:	b084      	sub	sp, #16
  40144c:	af00      	add	r7, sp, #0
  40144e:	6078      	str	r0, [r7, #4]
  401450:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401452:	6878      	ldr	r0, [r7, #4]
  401454:	4b26      	ldr	r3, [pc, #152]	; (4014f0 <pio_handler_process+0xa8>)
  401456:	4798      	blx	r3
  401458:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40145a:	6878      	ldr	r0, [r7, #4]
  40145c:	4b25      	ldr	r3, [pc, #148]	; (4014f4 <pio_handler_process+0xac>)
  40145e:	4798      	blx	r3
  401460:	4602      	mov	r2, r0
  401462:	68fb      	ldr	r3, [r7, #12]
  401464:	4013      	ands	r3, r2
  401466:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401468:	68fb      	ldr	r3, [r7, #12]
  40146a:	2b00      	cmp	r3, #0
  40146c:	d03c      	beq.n	4014e8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40146e:	2300      	movs	r3, #0
  401470:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401472:	e034      	b.n	4014de <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401474:	4a20      	ldr	r2, [pc, #128]	; (4014f8 <pio_handler_process+0xb0>)
  401476:	68bb      	ldr	r3, [r7, #8]
  401478:	011b      	lsls	r3, r3, #4
  40147a:	4413      	add	r3, r2
  40147c:	681a      	ldr	r2, [r3, #0]
  40147e:	683b      	ldr	r3, [r7, #0]
  401480:	429a      	cmp	r2, r3
  401482:	d126      	bne.n	4014d2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401484:	4a1c      	ldr	r2, [pc, #112]	; (4014f8 <pio_handler_process+0xb0>)
  401486:	68bb      	ldr	r3, [r7, #8]
  401488:	011b      	lsls	r3, r3, #4
  40148a:	4413      	add	r3, r2
  40148c:	3304      	adds	r3, #4
  40148e:	681a      	ldr	r2, [r3, #0]
  401490:	68fb      	ldr	r3, [r7, #12]
  401492:	4013      	ands	r3, r2
  401494:	2b00      	cmp	r3, #0
  401496:	d01c      	beq.n	4014d2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401498:	4a17      	ldr	r2, [pc, #92]	; (4014f8 <pio_handler_process+0xb0>)
  40149a:	68bb      	ldr	r3, [r7, #8]
  40149c:	011b      	lsls	r3, r3, #4
  40149e:	4413      	add	r3, r2
  4014a0:	330c      	adds	r3, #12
  4014a2:	681b      	ldr	r3, [r3, #0]
  4014a4:	4914      	ldr	r1, [pc, #80]	; (4014f8 <pio_handler_process+0xb0>)
  4014a6:	68ba      	ldr	r2, [r7, #8]
  4014a8:	0112      	lsls	r2, r2, #4
  4014aa:	440a      	add	r2, r1
  4014ac:	6810      	ldr	r0, [r2, #0]
  4014ae:	4912      	ldr	r1, [pc, #72]	; (4014f8 <pio_handler_process+0xb0>)
  4014b0:	68ba      	ldr	r2, [r7, #8]
  4014b2:	0112      	lsls	r2, r2, #4
  4014b4:	440a      	add	r2, r1
  4014b6:	3204      	adds	r2, #4
  4014b8:	6812      	ldr	r2, [r2, #0]
  4014ba:	4611      	mov	r1, r2
  4014bc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4014be:	4a0e      	ldr	r2, [pc, #56]	; (4014f8 <pio_handler_process+0xb0>)
  4014c0:	68bb      	ldr	r3, [r7, #8]
  4014c2:	011b      	lsls	r3, r3, #4
  4014c4:	4413      	add	r3, r2
  4014c6:	3304      	adds	r3, #4
  4014c8:	681b      	ldr	r3, [r3, #0]
  4014ca:	43db      	mvns	r3, r3
  4014cc:	68fa      	ldr	r2, [r7, #12]
  4014ce:	4013      	ands	r3, r2
  4014d0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4014d2:	68bb      	ldr	r3, [r7, #8]
  4014d4:	3301      	adds	r3, #1
  4014d6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4014d8:	68bb      	ldr	r3, [r7, #8]
  4014da:	2b06      	cmp	r3, #6
  4014dc:	d803      	bhi.n	4014e6 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4014de:	68fb      	ldr	r3, [r7, #12]
  4014e0:	2b00      	cmp	r3, #0
  4014e2:	d1c7      	bne.n	401474 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4014e4:	e000      	b.n	4014e8 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4014e6:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4014e8:	bf00      	nop
  4014ea:	3710      	adds	r7, #16
  4014ec:	46bd      	mov	sp, r7
  4014ee:	bd80      	pop	{r7, pc}
  4014f0:	00401419 	.word	0x00401419
  4014f4:	00401431 	.word	0x00401431
  4014f8:	204008c8 	.word	0x204008c8

004014fc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4014fc:	b580      	push	{r7, lr}
  4014fe:	b086      	sub	sp, #24
  401500:	af00      	add	r7, sp, #0
  401502:	60f8      	str	r0, [r7, #12]
  401504:	60b9      	str	r1, [r7, #8]
  401506:	607a      	str	r2, [r7, #4]
  401508:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40150a:	4b21      	ldr	r3, [pc, #132]	; (401590 <pio_handler_set+0x94>)
  40150c:	681b      	ldr	r3, [r3, #0]
  40150e:	2b06      	cmp	r3, #6
  401510:	d901      	bls.n	401516 <pio_handler_set+0x1a>
		return 1;
  401512:	2301      	movs	r3, #1
  401514:	e038      	b.n	401588 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401516:	2300      	movs	r3, #0
  401518:	75fb      	strb	r3, [r7, #23]
  40151a:	e011      	b.n	401540 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  40151c:	7dfb      	ldrb	r3, [r7, #23]
  40151e:	011b      	lsls	r3, r3, #4
  401520:	4a1c      	ldr	r2, [pc, #112]	; (401594 <pio_handler_set+0x98>)
  401522:	4413      	add	r3, r2
  401524:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401526:	693b      	ldr	r3, [r7, #16]
  401528:	681a      	ldr	r2, [r3, #0]
  40152a:	68bb      	ldr	r3, [r7, #8]
  40152c:	429a      	cmp	r2, r3
  40152e:	d104      	bne.n	40153a <pio_handler_set+0x3e>
  401530:	693b      	ldr	r3, [r7, #16]
  401532:	685a      	ldr	r2, [r3, #4]
  401534:	687b      	ldr	r3, [r7, #4]
  401536:	429a      	cmp	r2, r3
  401538:	d008      	beq.n	40154c <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40153a:	7dfb      	ldrb	r3, [r7, #23]
  40153c:	3301      	adds	r3, #1
  40153e:	75fb      	strb	r3, [r7, #23]
  401540:	7dfa      	ldrb	r2, [r7, #23]
  401542:	4b13      	ldr	r3, [pc, #76]	; (401590 <pio_handler_set+0x94>)
  401544:	681b      	ldr	r3, [r3, #0]
  401546:	429a      	cmp	r2, r3
  401548:	d9e8      	bls.n	40151c <pio_handler_set+0x20>
  40154a:	e000      	b.n	40154e <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  40154c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40154e:	693b      	ldr	r3, [r7, #16]
  401550:	68ba      	ldr	r2, [r7, #8]
  401552:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401554:	693b      	ldr	r3, [r7, #16]
  401556:	687a      	ldr	r2, [r7, #4]
  401558:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40155a:	693b      	ldr	r3, [r7, #16]
  40155c:	683a      	ldr	r2, [r7, #0]
  40155e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401560:	693b      	ldr	r3, [r7, #16]
  401562:	6a3a      	ldr	r2, [r7, #32]
  401564:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  401566:	7dfa      	ldrb	r2, [r7, #23]
  401568:	4b09      	ldr	r3, [pc, #36]	; (401590 <pio_handler_set+0x94>)
  40156a:	681b      	ldr	r3, [r3, #0]
  40156c:	3301      	adds	r3, #1
  40156e:	429a      	cmp	r2, r3
  401570:	d104      	bne.n	40157c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  401572:	4b07      	ldr	r3, [pc, #28]	; (401590 <pio_handler_set+0x94>)
  401574:	681b      	ldr	r3, [r3, #0]
  401576:	3301      	adds	r3, #1
  401578:	4a05      	ldr	r2, [pc, #20]	; (401590 <pio_handler_set+0x94>)
  40157a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40157c:	683a      	ldr	r2, [r7, #0]
  40157e:	6879      	ldr	r1, [r7, #4]
  401580:	68f8      	ldr	r0, [r7, #12]
  401582:	4b05      	ldr	r3, [pc, #20]	; (401598 <pio_handler_set+0x9c>)
  401584:	4798      	blx	r3

	return 0;
  401586:	2300      	movs	r3, #0
}
  401588:	4618      	mov	r0, r3
  40158a:	3718      	adds	r7, #24
  40158c:	46bd      	mov	sp, r7
  40158e:	bd80      	pop	{r7, pc}
  401590:	20400938 	.word	0x20400938
  401594:	204008c8 	.word	0x204008c8
  401598:	00401375 	.word	0x00401375

0040159c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40159c:	b580      	push	{r7, lr}
  40159e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4015a0:	210a      	movs	r1, #10
  4015a2:	4802      	ldr	r0, [pc, #8]	; (4015ac <PIOA_Handler+0x10>)
  4015a4:	4b02      	ldr	r3, [pc, #8]	; (4015b0 <PIOA_Handler+0x14>)
  4015a6:	4798      	blx	r3
}
  4015a8:	bf00      	nop
  4015aa:	bd80      	pop	{r7, pc}
  4015ac:	400e0e00 	.word	0x400e0e00
  4015b0:	00401449 	.word	0x00401449

004015b4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4015b4:	b580      	push	{r7, lr}
  4015b6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4015b8:	210b      	movs	r1, #11
  4015ba:	4802      	ldr	r0, [pc, #8]	; (4015c4 <PIOB_Handler+0x10>)
  4015bc:	4b02      	ldr	r3, [pc, #8]	; (4015c8 <PIOB_Handler+0x14>)
  4015be:	4798      	blx	r3
}
  4015c0:	bf00      	nop
  4015c2:	bd80      	pop	{r7, pc}
  4015c4:	400e1000 	.word	0x400e1000
  4015c8:	00401449 	.word	0x00401449

004015cc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4015cc:	b580      	push	{r7, lr}
  4015ce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4015d0:	210c      	movs	r1, #12
  4015d2:	4802      	ldr	r0, [pc, #8]	; (4015dc <PIOC_Handler+0x10>)
  4015d4:	4b02      	ldr	r3, [pc, #8]	; (4015e0 <PIOC_Handler+0x14>)
  4015d6:	4798      	blx	r3
}
  4015d8:	bf00      	nop
  4015da:	bd80      	pop	{r7, pc}
  4015dc:	400e1200 	.word	0x400e1200
  4015e0:	00401449 	.word	0x00401449

004015e4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4015e4:	b580      	push	{r7, lr}
  4015e6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4015e8:	2110      	movs	r1, #16
  4015ea:	4802      	ldr	r0, [pc, #8]	; (4015f4 <PIOD_Handler+0x10>)
  4015ec:	4b02      	ldr	r3, [pc, #8]	; (4015f8 <PIOD_Handler+0x14>)
  4015ee:	4798      	blx	r3
}
  4015f0:	bf00      	nop
  4015f2:	bd80      	pop	{r7, pc}
  4015f4:	400e1400 	.word	0x400e1400
  4015f8:	00401449 	.word	0x00401449

004015fc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4015fc:	b580      	push	{r7, lr}
  4015fe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401600:	2111      	movs	r1, #17
  401602:	4802      	ldr	r0, [pc, #8]	; (40160c <PIOE_Handler+0x10>)
  401604:	4b02      	ldr	r3, [pc, #8]	; (401610 <PIOE_Handler+0x14>)
  401606:	4798      	blx	r3
}
  401608:	bf00      	nop
  40160a:	bd80      	pop	{r7, pc}
  40160c:	400e1600 	.word	0x400e1600
  401610:	00401449 	.word	0x00401449

00401614 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401614:	b480      	push	{r7}
  401616:	b083      	sub	sp, #12
  401618:	af00      	add	r7, sp, #0
  40161a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40161c:	687b      	ldr	r3, [r7, #4]
  40161e:	3b01      	subs	r3, #1
  401620:	2b03      	cmp	r3, #3
  401622:	d81a      	bhi.n	40165a <pmc_mck_set_division+0x46>
  401624:	a201      	add	r2, pc, #4	; (adr r2, 40162c <pmc_mck_set_division+0x18>)
  401626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40162a:	bf00      	nop
  40162c:	0040163d 	.word	0x0040163d
  401630:	00401643 	.word	0x00401643
  401634:	0040164b 	.word	0x0040164b
  401638:	00401653 	.word	0x00401653
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40163c:	2300      	movs	r3, #0
  40163e:	607b      	str	r3, [r7, #4]
			break;
  401640:	e00e      	b.n	401660 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401642:	f44f 7380 	mov.w	r3, #256	; 0x100
  401646:	607b      	str	r3, [r7, #4]
			break;
  401648:	e00a      	b.n	401660 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40164a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40164e:	607b      	str	r3, [r7, #4]
			break;
  401650:	e006      	b.n	401660 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401652:	f44f 7300 	mov.w	r3, #512	; 0x200
  401656:	607b      	str	r3, [r7, #4]
			break;
  401658:	e002      	b.n	401660 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40165a:	2300      	movs	r3, #0
  40165c:	607b      	str	r3, [r7, #4]
			break;
  40165e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401660:	490a      	ldr	r1, [pc, #40]	; (40168c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401662:	4b0a      	ldr	r3, [pc, #40]	; (40168c <pmc_mck_set_division+0x78>)
  401664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401666:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40166a:	687b      	ldr	r3, [r7, #4]
  40166c:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  40166e:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401670:	bf00      	nop
  401672:	4b06      	ldr	r3, [pc, #24]	; (40168c <pmc_mck_set_division+0x78>)
  401674:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401676:	f003 0308 	and.w	r3, r3, #8
  40167a:	2b00      	cmp	r3, #0
  40167c:	d0f9      	beq.n	401672 <pmc_mck_set_division+0x5e>
}
  40167e:	bf00      	nop
  401680:	370c      	adds	r7, #12
  401682:	46bd      	mov	sp, r7
  401684:	f85d 7b04 	ldr.w	r7, [sp], #4
  401688:	4770      	bx	lr
  40168a:	bf00      	nop
  40168c:	400e0600 	.word	0x400e0600

00401690 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401690:	b480      	push	{r7}
  401692:	b085      	sub	sp, #20
  401694:	af00      	add	r7, sp, #0
  401696:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401698:	491d      	ldr	r1, [pc, #116]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  40169a:	4b1d      	ldr	r3, [pc, #116]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  40169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40169e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4016a2:	687b      	ldr	r3, [r7, #4]
  4016a4:	4313      	orrs	r3, r2
  4016a6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016ac:	60fb      	str	r3, [r7, #12]
  4016ae:	e007      	b.n	4016c0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016b0:	68fb      	ldr	r3, [r7, #12]
  4016b2:	2b00      	cmp	r3, #0
  4016b4:	d101      	bne.n	4016ba <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4016b6:	2301      	movs	r3, #1
  4016b8:	e023      	b.n	401702 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4016ba:	68fb      	ldr	r3, [r7, #12]
  4016bc:	3b01      	subs	r3, #1
  4016be:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016c0:	4b13      	ldr	r3, [pc, #76]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  4016c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016c4:	f003 0308 	and.w	r3, r3, #8
  4016c8:	2b00      	cmp	r3, #0
  4016ca:	d0f1      	beq.n	4016b0 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4016cc:	4a10      	ldr	r2, [pc, #64]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  4016ce:	4b10      	ldr	r3, [pc, #64]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  4016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016d2:	f023 0303 	bic.w	r3, r3, #3
  4016d6:	f043 0302 	orr.w	r3, r3, #2
  4016da:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016e0:	60fb      	str	r3, [r7, #12]
  4016e2:	e007      	b.n	4016f4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016e4:	68fb      	ldr	r3, [r7, #12]
  4016e6:	2b00      	cmp	r3, #0
  4016e8:	d101      	bne.n	4016ee <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4016ea:	2301      	movs	r3, #1
  4016ec:	e009      	b.n	401702 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4016ee:	68fb      	ldr	r3, [r7, #12]
  4016f0:	3b01      	subs	r3, #1
  4016f2:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016f4:	4b06      	ldr	r3, [pc, #24]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  4016f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016f8:	f003 0308 	and.w	r3, r3, #8
  4016fc:	2b00      	cmp	r3, #0
  4016fe:	d0f1      	beq.n	4016e4 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401700:	2300      	movs	r3, #0
}
  401702:	4618      	mov	r0, r3
  401704:	3714      	adds	r7, #20
  401706:	46bd      	mov	sp, r7
  401708:	f85d 7b04 	ldr.w	r7, [sp], #4
  40170c:	4770      	bx	lr
  40170e:	bf00      	nop
  401710:	400e0600 	.word	0x400e0600

00401714 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401714:	b480      	push	{r7}
  401716:	b083      	sub	sp, #12
  401718:	af00      	add	r7, sp, #0
  40171a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40171c:	687b      	ldr	r3, [r7, #4]
  40171e:	2b01      	cmp	r3, #1
  401720:	d105      	bne.n	40172e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401722:	4907      	ldr	r1, [pc, #28]	; (401740 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401724:	4b06      	ldr	r3, [pc, #24]	; (401740 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401726:	689a      	ldr	r2, [r3, #8]
  401728:	4b06      	ldr	r3, [pc, #24]	; (401744 <pmc_switch_sclk_to_32kxtal+0x30>)
  40172a:	4313      	orrs	r3, r2
  40172c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40172e:	4b04      	ldr	r3, [pc, #16]	; (401740 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401730:	4a05      	ldr	r2, [pc, #20]	; (401748 <pmc_switch_sclk_to_32kxtal+0x34>)
  401732:	601a      	str	r2, [r3, #0]
}
  401734:	bf00      	nop
  401736:	370c      	adds	r7, #12
  401738:	46bd      	mov	sp, r7
  40173a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40173e:	4770      	bx	lr
  401740:	400e1810 	.word	0x400e1810
  401744:	a5100000 	.word	0xa5100000
  401748:	a5000008 	.word	0xa5000008

0040174c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40174c:	b480      	push	{r7}
  40174e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401750:	4b09      	ldr	r3, [pc, #36]	; (401778 <pmc_osc_is_ready_32kxtal+0x2c>)
  401752:	695b      	ldr	r3, [r3, #20]
  401754:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401758:	2b00      	cmp	r3, #0
  40175a:	d007      	beq.n	40176c <pmc_osc_is_ready_32kxtal+0x20>
  40175c:	4b07      	ldr	r3, [pc, #28]	; (40177c <pmc_osc_is_ready_32kxtal+0x30>)
  40175e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401760:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401764:	2b00      	cmp	r3, #0
  401766:	d001      	beq.n	40176c <pmc_osc_is_ready_32kxtal+0x20>
  401768:	2301      	movs	r3, #1
  40176a:	e000      	b.n	40176e <pmc_osc_is_ready_32kxtal+0x22>
  40176c:	2300      	movs	r3, #0
}
  40176e:	4618      	mov	r0, r3
  401770:	46bd      	mov	sp, r7
  401772:	f85d 7b04 	ldr.w	r7, [sp], #4
  401776:	4770      	bx	lr
  401778:	400e1810 	.word	0x400e1810
  40177c:	400e0600 	.word	0x400e0600

00401780 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401780:	b480      	push	{r7}
  401782:	b083      	sub	sp, #12
  401784:	af00      	add	r7, sp, #0
  401786:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401788:	4915      	ldr	r1, [pc, #84]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  40178a:	4b15      	ldr	r3, [pc, #84]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  40178c:	6a1a      	ldr	r2, [r3, #32]
  40178e:	4b15      	ldr	r3, [pc, #84]	; (4017e4 <pmc_switch_mainck_to_fastrc+0x64>)
  401790:	4313      	orrs	r3, r2
  401792:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401794:	bf00      	nop
  401796:	4b12      	ldr	r3, [pc, #72]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  401798:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40179a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40179e:	2b00      	cmp	r3, #0
  4017a0:	d0f9      	beq.n	401796 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4017a2:	490f      	ldr	r1, [pc, #60]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017a4:	4b0e      	ldr	r3, [pc, #56]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017a6:	6a1a      	ldr	r2, [r3, #32]
  4017a8:	4b0f      	ldr	r3, [pc, #60]	; (4017e8 <pmc_switch_mainck_to_fastrc+0x68>)
  4017aa:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4017ac:	687a      	ldr	r2, [r7, #4]
  4017ae:	4313      	orrs	r3, r2
  4017b0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4017b4:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4017b6:	bf00      	nop
  4017b8:	4b09      	ldr	r3, [pc, #36]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4017c0:	2b00      	cmp	r3, #0
  4017c2:	d0f9      	beq.n	4017b8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4017c4:	4906      	ldr	r1, [pc, #24]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017c6:	4b06      	ldr	r3, [pc, #24]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017c8:	6a1a      	ldr	r2, [r3, #32]
  4017ca:	4b08      	ldr	r3, [pc, #32]	; (4017ec <pmc_switch_mainck_to_fastrc+0x6c>)
  4017cc:	4013      	ands	r3, r2
  4017ce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4017d2:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4017d4:	bf00      	nop
  4017d6:	370c      	adds	r7, #12
  4017d8:	46bd      	mov	sp, r7
  4017da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017de:	4770      	bx	lr
  4017e0:	400e0600 	.word	0x400e0600
  4017e4:	00370008 	.word	0x00370008
  4017e8:	ffc8ff8f 	.word	0xffc8ff8f
  4017ec:	fec8ffff 	.word	0xfec8ffff

004017f0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4017f0:	b480      	push	{r7}
  4017f2:	b083      	sub	sp, #12
  4017f4:	af00      	add	r7, sp, #0
  4017f6:	6078      	str	r0, [r7, #4]
  4017f8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4017fa:	687b      	ldr	r3, [r7, #4]
  4017fc:	2b00      	cmp	r3, #0
  4017fe:	d008      	beq.n	401812 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401800:	4913      	ldr	r1, [pc, #76]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  401802:	4b13      	ldr	r3, [pc, #76]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  401804:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401806:	4a13      	ldr	r2, [pc, #76]	; (401854 <pmc_switch_mainck_to_xtal+0x64>)
  401808:	401a      	ands	r2, r3
  40180a:	4b13      	ldr	r3, [pc, #76]	; (401858 <pmc_switch_mainck_to_xtal+0x68>)
  40180c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40180e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401810:	e018      	b.n	401844 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401812:	490f      	ldr	r1, [pc, #60]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  401814:	4b0e      	ldr	r3, [pc, #56]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  401816:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401818:	4b10      	ldr	r3, [pc, #64]	; (40185c <pmc_switch_mainck_to_xtal+0x6c>)
  40181a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40181c:	683a      	ldr	r2, [r7, #0]
  40181e:	0212      	lsls	r2, r2, #8
  401820:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401822:	431a      	orrs	r2, r3
  401824:	4b0e      	ldr	r3, [pc, #56]	; (401860 <pmc_switch_mainck_to_xtal+0x70>)
  401826:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401828:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40182a:	bf00      	nop
  40182c:	4b08      	ldr	r3, [pc, #32]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  40182e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401830:	f003 0301 	and.w	r3, r3, #1
  401834:	2b00      	cmp	r3, #0
  401836:	d0f9      	beq.n	40182c <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401838:	4905      	ldr	r1, [pc, #20]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  40183a:	4b05      	ldr	r3, [pc, #20]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  40183c:	6a1a      	ldr	r2, [r3, #32]
  40183e:	4b09      	ldr	r3, [pc, #36]	; (401864 <pmc_switch_mainck_to_xtal+0x74>)
  401840:	4313      	orrs	r3, r2
  401842:	620b      	str	r3, [r1, #32]
	}
}
  401844:	bf00      	nop
  401846:	370c      	adds	r7, #12
  401848:	46bd      	mov	sp, r7
  40184a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40184e:	4770      	bx	lr
  401850:	400e0600 	.word	0x400e0600
  401854:	fec8fffc 	.word	0xfec8fffc
  401858:	01370002 	.word	0x01370002
  40185c:	ffc8fffc 	.word	0xffc8fffc
  401860:	00370001 	.word	0x00370001
  401864:	01370000 	.word	0x01370000

00401868 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401868:	b480      	push	{r7}
  40186a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40186c:	4b04      	ldr	r3, [pc, #16]	; (401880 <pmc_osc_is_ready_mainck+0x18>)
  40186e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401870:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401874:	4618      	mov	r0, r3
  401876:	46bd      	mov	sp, r7
  401878:	f85d 7b04 	ldr.w	r7, [sp], #4
  40187c:	4770      	bx	lr
  40187e:	bf00      	nop
  401880:	400e0600 	.word	0x400e0600

00401884 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401884:	b480      	push	{r7}
  401886:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401888:	4b04      	ldr	r3, [pc, #16]	; (40189c <pmc_disable_pllack+0x18>)
  40188a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40188e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401890:	bf00      	nop
  401892:	46bd      	mov	sp, r7
  401894:	f85d 7b04 	ldr.w	r7, [sp], #4
  401898:	4770      	bx	lr
  40189a:	bf00      	nop
  40189c:	400e0600 	.word	0x400e0600

004018a0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4018a0:	b480      	push	{r7}
  4018a2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4018a4:	4b04      	ldr	r3, [pc, #16]	; (4018b8 <pmc_is_locked_pllack+0x18>)
  4018a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018a8:	f003 0302 	and.w	r3, r3, #2
}
  4018ac:	4618      	mov	r0, r3
  4018ae:	46bd      	mov	sp, r7
  4018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018b4:	4770      	bx	lr
  4018b6:	bf00      	nop
  4018b8:	400e0600 	.word	0x400e0600

004018bc <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4018bc:	b480      	push	{r7}
  4018be:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4018c0:	4b04      	ldr	r3, [pc, #16]	; (4018d4 <pmc_is_locked_upll+0x18>)
  4018c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4018c8:	4618      	mov	r0, r3
  4018ca:	46bd      	mov	sp, r7
  4018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018d0:	4770      	bx	lr
  4018d2:	bf00      	nop
  4018d4:	400e0600 	.word	0x400e0600

004018d8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4018d8:	b480      	push	{r7}
  4018da:	b083      	sub	sp, #12
  4018dc:	af00      	add	r7, sp, #0
  4018de:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4018e0:	687b      	ldr	r3, [r7, #4]
  4018e2:	2b3f      	cmp	r3, #63	; 0x3f
  4018e4:	d901      	bls.n	4018ea <pmc_enable_periph_clk+0x12>
		return 1;
  4018e6:	2301      	movs	r3, #1
  4018e8:	e02f      	b.n	40194a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4018ea:	687b      	ldr	r3, [r7, #4]
  4018ec:	2b1f      	cmp	r3, #31
  4018ee:	d813      	bhi.n	401918 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4018f0:	4b19      	ldr	r3, [pc, #100]	; (401958 <pmc_enable_periph_clk+0x80>)
  4018f2:	699a      	ldr	r2, [r3, #24]
  4018f4:	2101      	movs	r1, #1
  4018f6:	687b      	ldr	r3, [r7, #4]
  4018f8:	fa01 f303 	lsl.w	r3, r1, r3
  4018fc:	401a      	ands	r2, r3
  4018fe:	2101      	movs	r1, #1
  401900:	687b      	ldr	r3, [r7, #4]
  401902:	fa01 f303 	lsl.w	r3, r1, r3
  401906:	429a      	cmp	r2, r3
  401908:	d01e      	beq.n	401948 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40190a:	4a13      	ldr	r2, [pc, #76]	; (401958 <pmc_enable_periph_clk+0x80>)
  40190c:	2101      	movs	r1, #1
  40190e:	687b      	ldr	r3, [r7, #4]
  401910:	fa01 f303 	lsl.w	r3, r1, r3
  401914:	6113      	str	r3, [r2, #16]
  401916:	e017      	b.n	401948 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401918:	687b      	ldr	r3, [r7, #4]
  40191a:	3b20      	subs	r3, #32
  40191c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40191e:	4b0e      	ldr	r3, [pc, #56]	; (401958 <pmc_enable_periph_clk+0x80>)
  401920:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401924:	2101      	movs	r1, #1
  401926:	687b      	ldr	r3, [r7, #4]
  401928:	fa01 f303 	lsl.w	r3, r1, r3
  40192c:	401a      	ands	r2, r3
  40192e:	2101      	movs	r1, #1
  401930:	687b      	ldr	r3, [r7, #4]
  401932:	fa01 f303 	lsl.w	r3, r1, r3
  401936:	429a      	cmp	r2, r3
  401938:	d006      	beq.n	401948 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40193a:	4a07      	ldr	r2, [pc, #28]	; (401958 <pmc_enable_periph_clk+0x80>)
  40193c:	2101      	movs	r1, #1
  40193e:	687b      	ldr	r3, [r7, #4]
  401940:	fa01 f303 	lsl.w	r3, r1, r3
  401944:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401948:	2300      	movs	r3, #0
}
  40194a:	4618      	mov	r0, r3
  40194c:	370c      	adds	r7, #12
  40194e:	46bd      	mov	sp, r7
  401950:	f85d 7b04 	ldr.w	r7, [sp], #4
  401954:	4770      	bx	lr
  401956:	bf00      	nop
  401958:	400e0600 	.word	0x400e0600

0040195c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40195c:	b480      	push	{r7}
  40195e:	b087      	sub	sp, #28
  401960:	af00      	add	r7, sp, #0
  401962:	60f8      	str	r0, [r7, #12]
  401964:	60b9      	str	r1, [r7, #8]
  401966:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401968:	68fa      	ldr	r2, [r7, #12]
  40196a:	68bb      	ldr	r3, [r7, #8]
  40196c:	019b      	lsls	r3, r3, #6
  40196e:	4413      	add	r3, r2
  401970:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  401972:	697b      	ldr	r3, [r7, #20]
  401974:	2202      	movs	r2, #2
  401976:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  401978:	697b      	ldr	r3, [r7, #20]
  40197a:	f04f 32ff 	mov.w	r2, #4294967295
  40197e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  401980:	697b      	ldr	r3, [r7, #20]
  401982:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  401984:	697b      	ldr	r3, [r7, #20]
  401986:	687a      	ldr	r2, [r7, #4]
  401988:	605a      	str	r2, [r3, #4]
}
  40198a:	bf00      	nop
  40198c:	371c      	adds	r7, #28
  40198e:	46bd      	mov	sp, r7
  401990:	f85d 7b04 	ldr.w	r7, [sp], #4
  401994:	4770      	bx	lr
  401996:	bf00      	nop

00401998 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401998:	b480      	push	{r7}
  40199a:	b083      	sub	sp, #12
  40199c:	af00      	add	r7, sp, #0
  40199e:	6078      	str	r0, [r7, #4]
  4019a0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4019a2:	687a      	ldr	r2, [r7, #4]
  4019a4:	683b      	ldr	r3, [r7, #0]
  4019a6:	019b      	lsls	r3, r3, #6
  4019a8:	4413      	add	r3, r2
  4019aa:	2205      	movs	r2, #5
  4019ac:	601a      	str	r2, [r3, #0]
}
  4019ae:	bf00      	nop
  4019b0:	370c      	adds	r7, #12
  4019b2:	46bd      	mov	sp, r7
  4019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019b8:	4770      	bx	lr
  4019ba:	bf00      	nop

004019bc <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4019bc:	b480      	push	{r7}
  4019be:	b085      	sub	sp, #20
  4019c0:	af00      	add	r7, sp, #0
  4019c2:	60f8      	str	r0, [r7, #12]
  4019c4:	60b9      	str	r1, [r7, #8]
  4019c6:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4019c8:	68fa      	ldr	r2, [r7, #12]
  4019ca:	68bb      	ldr	r3, [r7, #8]
  4019cc:	019b      	lsls	r3, r3, #6
  4019ce:	4413      	add	r3, r2
  4019d0:	331c      	adds	r3, #28
  4019d2:	687a      	ldr	r2, [r7, #4]
  4019d4:	601a      	str	r2, [r3, #0]
}
  4019d6:	bf00      	nop
  4019d8:	3714      	adds	r7, #20
  4019da:	46bd      	mov	sp, r7
  4019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019e0:	4770      	bx	lr
  4019e2:	bf00      	nop

004019e4 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4019e4:	b480      	push	{r7}
  4019e6:	b087      	sub	sp, #28
  4019e8:	af00      	add	r7, sp, #0
  4019ea:	60f8      	str	r0, [r7, #12]
  4019ec:	60b9      	str	r1, [r7, #8]
  4019ee:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4019f0:	68fa      	ldr	r2, [r7, #12]
  4019f2:	68bb      	ldr	r3, [r7, #8]
  4019f4:	019b      	lsls	r3, r3, #6
  4019f6:	4413      	add	r3, r2
  4019f8:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4019fa:	697b      	ldr	r3, [r7, #20]
  4019fc:	687a      	ldr	r2, [r7, #4]
  4019fe:	625a      	str	r2, [r3, #36]	; 0x24
}
  401a00:	bf00      	nop
  401a02:	371c      	adds	r7, #28
  401a04:	46bd      	mov	sp, r7
  401a06:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a0a:	4770      	bx	lr

00401a0c <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  401a0c:	b480      	push	{r7}
  401a0e:	b08d      	sub	sp, #52	; 0x34
  401a10:	af00      	add	r7, sp, #0
  401a12:	60f8      	str	r0, [r7, #12]
  401a14:	60b9      	str	r1, [r7, #8]
  401a16:	607a      	str	r2, [r7, #4]
  401a18:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401a1a:	2302      	movs	r3, #2
  401a1c:	613b      	str	r3, [r7, #16]
  401a1e:	2308      	movs	r3, #8
  401a20:	617b      	str	r3, [r7, #20]
  401a22:	2320      	movs	r3, #32
  401a24:	61bb      	str	r3, [r7, #24]
  401a26:	2380      	movs	r3, #128	; 0x80
  401a28:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  401a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401a2c:	0bdb      	lsrs	r3, r3, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401a2e:	623b      	str	r3, [r7, #32]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401a30:	2300      	movs	r3, #0
  401a32:	62fb      	str	r3, [r7, #44]	; 0x2c
  401a34:	e01a      	b.n	401a6c <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  401a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a38:	009b      	lsls	r3, r3, #2
  401a3a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401a3e:	4413      	add	r3, r2
  401a40:	f853 3c20 	ldr.w	r3, [r3, #-32]
  401a44:	68ba      	ldr	r2, [r7, #8]
  401a46:	fbb2 f3f3 	udiv	r3, r2, r3
  401a4a:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  401a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401a4e:	0c1b      	lsrs	r3, r3, #16
  401a50:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  401a52:	68fa      	ldr	r2, [r7, #12]
  401a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401a56:	429a      	cmp	r2, r3
  401a58:	d901      	bls.n	401a5e <tc_find_mck_divisor+0x52>
			return 0;
  401a5a:	2300      	movs	r3, #0
  401a5c:	e023      	b.n	401aa6 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  401a5e:	68fa      	ldr	r2, [r7, #12]
  401a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401a62:	429a      	cmp	r2, r3
  401a64:	d206      	bcs.n	401a74 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  401a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a68:	3301      	adds	r3, #1
  401a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a6e:	2b04      	cmp	r3, #4
  401a70:	d9e1      	bls.n	401a36 <tc_find_mck_divisor+0x2a>
  401a72:	e000      	b.n	401a76 <tc_find_mck_divisor+0x6a>
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
		} else if (ul_freq >= ul_low) {
			break;
  401a74:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  401a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a78:	2b04      	cmp	r3, #4
  401a7a:	d901      	bls.n	401a80 <tc_find_mck_divisor+0x74>
		return 0;
  401a7c:	2300      	movs	r3, #0
  401a7e:	e012      	b.n	401aa6 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  401a80:	687b      	ldr	r3, [r7, #4]
  401a82:	2b00      	cmp	r3, #0
  401a84:	d008      	beq.n	401a98 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  401a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a88:	009b      	lsls	r3, r3, #2
  401a8a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401a8e:	4413      	add	r3, r2
  401a90:	f853 2c20 	ldr.w	r2, [r3, #-32]
  401a94:	687b      	ldr	r3, [r7, #4]
  401a96:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  401a98:	683b      	ldr	r3, [r7, #0]
  401a9a:	2b00      	cmp	r3, #0
  401a9c:	d002      	beq.n	401aa4 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  401a9e:	683b      	ldr	r3, [r7, #0]
  401aa0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401aa2:	601a      	str	r2, [r3, #0]
	}

	return 1;
  401aa4:	2301      	movs	r3, #1
}
  401aa6:	4618      	mov	r0, r3
  401aa8:	3734      	adds	r7, #52	; 0x34
  401aaa:	46bd      	mov	sp, r7
  401aac:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ab0:	4770      	bx	lr
  401ab2:	bf00      	nop

00401ab4 <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  401ab4:	b480      	push	{r7}
  401ab6:	b083      	sub	sp, #12
  401ab8:	af00      	add	r7, sp, #0
  401aba:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401abc:	687b      	ldr	r3, [r7, #4]
  401abe:	2208      	movs	r2, #8
  401ac0:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401ac2:	687b      	ldr	r3, [r7, #4]
  401ac4:	2220      	movs	r2, #32
  401ac6:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401ac8:	687b      	ldr	r3, [r7, #4]
  401aca:	2204      	movs	r2, #4
  401acc:	601a      	str	r2, [r3, #0]
}
  401ace:	bf00      	nop
  401ad0:	370c      	adds	r7, #12
  401ad2:	46bd      	mov	sp, r7
  401ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ad8:	4770      	bx	lr
  401ada:	bf00      	nop

00401adc <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  401adc:	b580      	push	{r7, lr}
  401ade:	b084      	sub	sp, #16
  401ae0:	af00      	add	r7, sp, #0
  401ae2:	6078      	str	r0, [r7, #4]
  401ae4:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  401ae6:	2300      	movs	r3, #0
  401ae8:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  401aea:	687b      	ldr	r3, [r7, #4]
  401aec:	f04f 32ff 	mov.w	r2, #4294967295
  401af0:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  401af2:	687b      	ldr	r3, [r7, #4]
  401af4:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  401af6:	6878      	ldr	r0, [r7, #4]
  401af8:	4b0b      	ldr	r3, [pc, #44]	; (401b28 <twihs_master_init+0x4c>)
  401afa:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  401afc:	6878      	ldr	r0, [r7, #4]
  401afe:	4b0b      	ldr	r3, [pc, #44]	; (401b2c <twihs_master_init+0x50>)
  401b00:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401b02:	683b      	ldr	r3, [r7, #0]
  401b04:	6859      	ldr	r1, [r3, #4]
  401b06:	683b      	ldr	r3, [r7, #0]
  401b08:	681b      	ldr	r3, [r3, #0]
  401b0a:	461a      	mov	r2, r3
  401b0c:	6878      	ldr	r0, [r7, #4]
  401b0e:	4b08      	ldr	r3, [pc, #32]	; (401b30 <twihs_master_init+0x54>)
  401b10:	4798      	blx	r3
  401b12:	4603      	mov	r3, r0
  401b14:	2b01      	cmp	r3, #1
  401b16:	d101      	bne.n	401b1c <twihs_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  401b18:	2301      	movs	r3, #1
  401b1a:	60fb      	str	r3, [r7, #12]
	}

	return status;
  401b1c:	68fb      	ldr	r3, [r7, #12]
}
  401b1e:	4618      	mov	r0, r3
  401b20:	3710      	adds	r7, #16
  401b22:	46bd      	mov	sp, r7
  401b24:	bd80      	pop	{r7, pc}
  401b26:	bf00      	nop
  401b28:	00401e49 	.word	0x00401e49
  401b2c:	00401ab5 	.word	0x00401ab5
  401b30:	00401b35 	.word	0x00401b35

00401b34 <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401b34:	b480      	push	{r7}
  401b36:	b089      	sub	sp, #36	; 0x24
  401b38:	af00      	add	r7, sp, #0
  401b3a:	60f8      	str	r0, [r7, #12]
  401b3c:	60b9      	str	r1, [r7, #8]
  401b3e:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401b40:	2300      	movs	r3, #0
  401b42:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401b44:	68bb      	ldr	r3, [r7, #8]
  401b46:	4a34      	ldr	r2, [pc, #208]	; (401c18 <twihs_set_speed+0xe4>)
  401b48:	4293      	cmp	r3, r2
  401b4a:	d901      	bls.n	401b50 <twihs_set_speed+0x1c>
		return FAIL;
  401b4c:	2301      	movs	r3, #1
  401b4e:	e05d      	b.n	401c0c <twihs_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401b50:	68bb      	ldr	r3, [r7, #8]
  401b52:	4a32      	ldr	r2, [pc, #200]	; (401c1c <twihs_set_speed+0xe8>)
  401b54:	4293      	cmp	r3, r2
  401b56:	d937      	bls.n	401bc8 <twihs_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401b58:	687b      	ldr	r3, [r7, #4]
  401b5a:	4a31      	ldr	r2, [pc, #196]	; (401c20 <twihs_set_speed+0xec>)
  401b5c:	fba2 2303 	umull	r2, r3, r2, r3
  401b60:	0b9b      	lsrs	r3, r3, #14
  401b62:	3b03      	subs	r3, #3
  401b64:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401b66:	68ba      	ldr	r2, [r7, #8]
  401b68:	4b2e      	ldr	r3, [pc, #184]	; (401c24 <twihs_set_speed+0xf0>)
  401b6a:	4413      	add	r3, r2
  401b6c:	009b      	lsls	r3, r3, #2
  401b6e:	687a      	ldr	r2, [r7, #4]
  401b70:	fbb2 f3f3 	udiv	r3, r2, r3
  401b74:	3b03      	subs	r3, #3
  401b76:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b78:	e005      	b.n	401b86 <twihs_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  401b7a:	69fb      	ldr	r3, [r7, #28]
  401b7c:	3301      	adds	r3, #1
  401b7e:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401b80:	697b      	ldr	r3, [r7, #20]
  401b82:	085b      	lsrs	r3, r3, #1
  401b84:	617b      	str	r3, [r7, #20]
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b86:	697b      	ldr	r3, [r7, #20]
  401b88:	2bff      	cmp	r3, #255	; 0xff
  401b8a:	d909      	bls.n	401ba0 <twihs_set_speed+0x6c>
  401b8c:	69fb      	ldr	r3, [r7, #28]
  401b8e:	2b06      	cmp	r3, #6
  401b90:	d9f3      	bls.n	401b7a <twihs_set_speed+0x46>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b92:	e005      	b.n	401ba0 <twihs_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  401b94:	69fb      	ldr	r3, [r7, #28]
  401b96:	3301      	adds	r3, #1
  401b98:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401b9a:	693b      	ldr	r3, [r7, #16]
  401b9c:	085b      	lsrs	r3, r3, #1
  401b9e:	613b      	str	r3, [r7, #16]
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401ba0:	693b      	ldr	r3, [r7, #16]
  401ba2:	2bff      	cmp	r3, #255	; 0xff
  401ba4:	d902      	bls.n	401bac <twihs_set_speed+0x78>
  401ba6:	69fb      	ldr	r3, [r7, #28]
  401ba8:	2b06      	cmp	r3, #6
  401baa:	d9f3      	bls.n	401b94 <twihs_set_speed+0x60>
			chdiv /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401bac:	697b      	ldr	r3, [r7, #20]
  401bae:	b2da      	uxtb	r2, r3
  401bb0:	693b      	ldr	r3, [r7, #16]
  401bb2:	021b      	lsls	r3, r3, #8
  401bb4:	b29b      	uxth	r3, r3
  401bb6:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401bb8:	69fb      	ldr	r3, [r7, #28]
  401bba:	041b      	lsls	r3, r3, #16
  401bbc:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			chdiv /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401bc0:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
  401bc2:	68fb      	ldr	r3, [r7, #12]
  401bc4:	611a      	str	r2, [r3, #16]
  401bc6:	e020      	b.n	401c0a <twihs_set_speed+0xd6>
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
				TWIHS_CWGR_CKDIV(ckdiv);
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401bc8:	68bb      	ldr	r3, [r7, #8]
  401bca:	005b      	lsls	r3, r3, #1
  401bcc:	687a      	ldr	r2, [r7, #4]
  401bce:	fbb2 f3f3 	udiv	r3, r2, r3
  401bd2:	3b03      	subs	r3, #3
  401bd4:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401bd6:	e005      	b.n	401be4 <twihs_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  401bd8:	69fb      	ldr	r3, [r7, #28]
  401bda:	3301      	adds	r3, #1
  401bdc:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401bde:	69bb      	ldr	r3, [r7, #24]
  401be0:	085b      	lsrs	r3, r3, #1
  401be2:	61bb      	str	r3, [r7, #24]
				TWIHS_CWGR_CKDIV(ckdiv);
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401be4:	69bb      	ldr	r3, [r7, #24]
  401be6:	2bff      	cmp	r3, #255	; 0xff
  401be8:	d902      	bls.n	401bf0 <twihs_set_speed+0xbc>
  401bea:	69fb      	ldr	r3, [r7, #28]
  401bec:	2b06      	cmp	r3, #6
  401bee:	d9f3      	bls.n	401bd8 <twihs_set_speed+0xa4>
			c_lh_div /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401bf0:	69bb      	ldr	r3, [r7, #24]
  401bf2:	b2da      	uxtb	r2, r3
  401bf4:	69bb      	ldr	r3, [r7, #24]
  401bf6:	021b      	lsls	r3, r3, #8
  401bf8:	b29b      	uxth	r3, r3
  401bfa:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401bfc:	69fb      	ldr	r3, [r7, #28]
  401bfe:	041b      	lsls	r3, r3, #16
  401c00:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			c_lh_div /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401c04:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
  401c06:	68fb      	ldr	r3, [r7, #12]
  401c08:	611a      	str	r2, [r3, #16]
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  401c0a:	2300      	movs	r3, #0
}
  401c0c:	4618      	mov	r0, r3
  401c0e:	3724      	adds	r7, #36	; 0x24
  401c10:	46bd      	mov	sp, r7
  401c12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c16:	4770      	bx	lr
  401c18:	00061a80 	.word	0x00061a80
  401c1c:	0005dc00 	.word	0x0005dc00
  401c20:	057619f1 	.word	0x057619f1
  401c24:	3ffd1200 	.word	0x3ffd1200

00401c28 <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  401c28:	b480      	push	{r7}
  401c2a:	b085      	sub	sp, #20
  401c2c:	af00      	add	r7, sp, #0
  401c2e:	6078      	str	r0, [r7, #4]
  401c30:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  401c32:	683b      	ldr	r3, [r7, #0]
  401c34:	2b00      	cmp	r3, #0
  401c36:	d101      	bne.n	401c3c <twihs_mk_addr+0x14>
		return 0;
  401c38:	2300      	movs	r3, #0
  401c3a:	e01d      	b.n	401c78 <twihs_mk_addr+0x50>

	val = addr[0];
  401c3c:	687b      	ldr	r3, [r7, #4]
  401c3e:	781b      	ldrb	r3, [r3, #0]
  401c40:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  401c42:	683b      	ldr	r3, [r7, #0]
  401c44:	2b01      	cmp	r3, #1
  401c46:	dd09      	ble.n	401c5c <twihs_mk_addr+0x34>
		val <<= 8;
  401c48:	68fb      	ldr	r3, [r7, #12]
  401c4a:	021b      	lsls	r3, r3, #8
  401c4c:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401c4e:	687b      	ldr	r3, [r7, #4]
  401c50:	3301      	adds	r3, #1
  401c52:	781b      	ldrb	r3, [r3, #0]
  401c54:	461a      	mov	r2, r3
  401c56:	68fb      	ldr	r3, [r7, #12]
  401c58:	4313      	orrs	r3, r2
  401c5a:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401c5c:	683b      	ldr	r3, [r7, #0]
  401c5e:	2b02      	cmp	r3, #2
  401c60:	dd09      	ble.n	401c76 <twihs_mk_addr+0x4e>
		val <<= 8;
  401c62:	68fb      	ldr	r3, [r7, #12]
  401c64:	021b      	lsls	r3, r3, #8
  401c66:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401c68:	687b      	ldr	r3, [r7, #4]
  401c6a:	3302      	adds	r3, #2
  401c6c:	781b      	ldrb	r3, [r3, #0]
  401c6e:	461a      	mov	r2, r3
  401c70:	68fb      	ldr	r3, [r7, #12]
  401c72:	4313      	orrs	r3, r2
  401c74:	60fb      	str	r3, [r7, #12]
	}
	return val;
  401c76:	68fb      	ldr	r3, [r7, #12]
}
  401c78:	4618      	mov	r0, r3
  401c7a:	3714      	adds	r7, #20
  401c7c:	46bd      	mov	sp, r7
  401c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c82:	4770      	bx	lr

00401c84 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401c84:	b580      	push	{r7, lr}
  401c86:	b086      	sub	sp, #24
  401c88:	af00      	add	r7, sp, #0
  401c8a:	6078      	str	r0, [r7, #4]
  401c8c:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401c8e:	683b      	ldr	r3, [r7, #0]
  401c90:	68db      	ldr	r3, [r3, #12]
  401c92:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401c94:	683b      	ldr	r3, [r7, #0]
  401c96:	689b      	ldr	r3, [r3, #8]
  401c98:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  401c9a:	f643 2398 	movw	r3, #15000	; 0x3a98
  401c9e:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  401ca0:	697b      	ldr	r3, [r7, #20]
  401ca2:	2b00      	cmp	r3, #0
  401ca4:	d101      	bne.n	401caa <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  401ca6:	2301      	movs	r3, #1
  401ca8:	e059      	b.n	401d5e <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401caa:	687b      	ldr	r3, [r7, #4]
  401cac:	2200      	movs	r2, #0
  401cae:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401cb0:	683b      	ldr	r3, [r7, #0]
  401cb2:	7c1b      	ldrb	r3, [r3, #16]
  401cb4:	041b      	lsls	r3, r3, #16
  401cb6:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401cba:	683b      	ldr	r3, [r7, #0]
  401cbc:	685b      	ldr	r3, [r3, #4]
  401cbe:	021b      	lsls	r3, r3, #8
  401cc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401cc4:	4313      	orrs	r3, r2
  401cc6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401cca:	687b      	ldr	r3, [r7, #4]
  401ccc:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401cce:	687b      	ldr	r3, [r7, #4]
  401cd0:	2200      	movs	r2, #0
  401cd2:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401cd4:	683a      	ldr	r2, [r7, #0]
  401cd6:	683b      	ldr	r3, [r7, #0]
  401cd8:	685b      	ldr	r3, [r3, #4]
  401cda:	4619      	mov	r1, r3
  401cdc:	4610      	mov	r0, r2
  401cde:	4b22      	ldr	r3, [pc, #136]	; (401d68 <twihs_master_read+0xe4>)
  401ce0:	4798      	blx	r3
  401ce2:	4602      	mov	r2, r0
  401ce4:	687b      	ldr	r3, [r7, #4]
  401ce6:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401ce8:	687b      	ldr	r3, [r7, #4]
  401cea:	2201      	movs	r2, #1
  401cec:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  401cee:	e029      	b.n	401d44 <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  401cf0:	687b      	ldr	r3, [r7, #4]
  401cf2:	6a1b      	ldr	r3, [r3, #32]
  401cf4:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  401cf6:	68bb      	ldr	r3, [r7, #8]
  401cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401cfc:	2b00      	cmp	r3, #0
  401cfe:	d001      	beq.n	401d04 <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401d00:	2305      	movs	r3, #5
  401d02:	e02c      	b.n	401d5e <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401d04:	68fb      	ldr	r3, [r7, #12]
  401d06:	1e5a      	subs	r2, r3, #1
  401d08:	60fa      	str	r2, [r7, #12]
  401d0a:	2b00      	cmp	r3, #0
  401d0c:	d101      	bne.n	401d12 <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  401d0e:	2309      	movs	r3, #9
  401d10:	e025      	b.n	401d5e <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401d12:	697b      	ldr	r3, [r7, #20]
  401d14:	2b01      	cmp	r3, #1
  401d16:	d102      	bne.n	401d1e <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401d18:	687b      	ldr	r3, [r7, #4]
  401d1a:	2202      	movs	r2, #2
  401d1c:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401d1e:	68bb      	ldr	r3, [r7, #8]
  401d20:	f003 0302 	and.w	r3, r3, #2
  401d24:	2b00      	cmp	r3, #0
  401d26:	d100      	bne.n	401d2a <twihs_master_read+0xa6>
			continue;
  401d28:	e00c      	b.n	401d44 <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  401d2a:	693b      	ldr	r3, [r7, #16]
  401d2c:	1c5a      	adds	r2, r3, #1
  401d2e:	613a      	str	r2, [r7, #16]
  401d30:	687a      	ldr	r2, [r7, #4]
  401d32:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401d34:	b2d2      	uxtb	r2, r2
  401d36:	701a      	strb	r2, [r3, #0]

		cnt--;
  401d38:	697b      	ldr	r3, [r7, #20]
  401d3a:	3b01      	subs	r3, #1
  401d3c:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401d3e:	f643 2398 	movw	r3, #15000	; 0x3a98
  401d42:	60fb      	str	r3, [r7, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
  401d44:	697b      	ldr	r3, [r7, #20]
  401d46:	2b00      	cmp	r3, #0
  401d48:	d1d2      	bne.n	401cf0 <twihs_master_read+0x6c>

		cnt--;
		timeout = TWIHS_TIMEOUT;
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401d4a:	bf00      	nop
  401d4c:	687b      	ldr	r3, [r7, #4]
  401d4e:	6a1b      	ldr	r3, [r3, #32]
  401d50:	f003 0301 	and.w	r3, r3, #1
  401d54:	2b00      	cmp	r3, #0
  401d56:	d0f9      	beq.n	401d4c <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  401d58:	687b      	ldr	r3, [r7, #4]
  401d5a:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401d5c:	2300      	movs	r3, #0
}
  401d5e:	4618      	mov	r0, r3
  401d60:	3718      	adds	r7, #24
  401d62:	46bd      	mov	sp, r7
  401d64:	bd80      	pop	{r7, pc}
  401d66:	bf00      	nop
  401d68:	00401c29 	.word	0x00401c29

00401d6c <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401d6c:	b580      	push	{r7, lr}
  401d6e:	b086      	sub	sp, #24
  401d70:	af00      	add	r7, sp, #0
  401d72:	6078      	str	r0, [r7, #4]
  401d74:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401d76:	683b      	ldr	r3, [r7, #0]
  401d78:	68db      	ldr	r3, [r3, #12]
  401d7a:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401d7c:	683b      	ldr	r3, [r7, #0]
  401d7e:	689b      	ldr	r3, [r3, #8]
  401d80:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401d82:	697b      	ldr	r3, [r7, #20]
  401d84:	2b00      	cmp	r3, #0
  401d86:	d101      	bne.n	401d8c <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401d88:	2301      	movs	r3, #1
  401d8a:	e056      	b.n	401e3a <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401d8c:	687b      	ldr	r3, [r7, #4]
  401d8e:	2200      	movs	r2, #0
  401d90:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401d92:	683b      	ldr	r3, [r7, #0]
  401d94:	7c1b      	ldrb	r3, [r3, #16]
  401d96:	041b      	lsls	r3, r3, #16
  401d98:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401d9c:	683b      	ldr	r3, [r7, #0]
  401d9e:	685b      	ldr	r3, [r3, #4]
  401da0:	021b      	lsls	r3, r3, #8
  401da2:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401da6:	431a      	orrs	r2, r3
  401da8:	687b      	ldr	r3, [r7, #4]
  401daa:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401dac:	687b      	ldr	r3, [r7, #4]
  401dae:	2200      	movs	r2, #0
  401db0:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401db2:	683a      	ldr	r2, [r7, #0]
  401db4:	683b      	ldr	r3, [r7, #0]
  401db6:	685b      	ldr	r3, [r3, #4]
  401db8:	4619      	mov	r1, r3
  401dba:	4610      	mov	r0, r2
  401dbc:	4b21      	ldr	r3, [pc, #132]	; (401e44 <twihs_master_write+0xd8>)
  401dbe:	4798      	blx	r3
  401dc0:	4602      	mov	r2, r0
  401dc2:	687b      	ldr	r3, [r7, #4]
  401dc4:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401dc6:	e019      	b.n	401dfc <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  401dc8:	687b      	ldr	r3, [r7, #4]
  401dca:	6a1b      	ldr	r3, [r3, #32]
  401dcc:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401dce:	68fb      	ldr	r3, [r7, #12]
  401dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401dd4:	2b00      	cmp	r3, #0
  401dd6:	d001      	beq.n	401ddc <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  401dd8:	2305      	movs	r3, #5
  401dda:	e02e      	b.n	401e3a <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  401ddc:	68fb      	ldr	r3, [r7, #12]
  401dde:	f003 0304 	and.w	r3, r3, #4
  401de2:	2b00      	cmp	r3, #0
  401de4:	d100      	bne.n	401de8 <twihs_master_write+0x7c>
			continue;
  401de6:	e009      	b.n	401dfc <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  401de8:	693b      	ldr	r3, [r7, #16]
  401dea:	1c5a      	adds	r2, r3, #1
  401dec:	613a      	str	r2, [r7, #16]
  401dee:	781b      	ldrb	r3, [r3, #0]
  401df0:	461a      	mov	r2, r3
  401df2:	687b      	ldr	r3, [r7, #4]
  401df4:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401df6:	697b      	ldr	r3, [r7, #20]
  401df8:	3b01      	subs	r3, #1
  401dfa:	617b      	str	r3, [r7, #20]
	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  401dfc:	697b      	ldr	r3, [r7, #20]
  401dfe:	2b00      	cmp	r3, #0
  401e00:	d1e2      	bne.n	401dc8 <twihs_master_write+0x5c>

		cnt--;
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401e02:	687b      	ldr	r3, [r7, #4]
  401e04:	6a1b      	ldr	r3, [r3, #32]
  401e06:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401e08:	68fb      	ldr	r3, [r7, #12]
  401e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401e0e:	2b00      	cmp	r3, #0
  401e10:	d001      	beq.n	401e16 <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401e12:	2305      	movs	r3, #5
  401e14:	e011      	b.n	401e3a <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  401e16:	68fb      	ldr	r3, [r7, #12]
  401e18:	f003 0304 	and.w	r3, r3, #4
  401e1c:	2b00      	cmp	r3, #0
  401e1e:	d100      	bne.n	401e22 <twihs_master_write+0xb6>
			break;
		}
	}
  401e20:	e7ef      	b.n	401e02 <twihs_master_write+0x96>
		if (status & TWIHS_SR_NACK) {
			return TWIHS_RECEIVE_NACK;
		}

		if (status & TWIHS_SR_TXRDY) {
			break;
  401e22:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401e24:	687b      	ldr	r3, [r7, #4]
  401e26:	2202      	movs	r2, #2
  401e28:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401e2a:	bf00      	nop
  401e2c:	687b      	ldr	r3, [r7, #4]
  401e2e:	6a1b      	ldr	r3, [r3, #32]
  401e30:	f003 0301 	and.w	r3, r3, #1
  401e34:	2b00      	cmp	r3, #0
  401e36:	d0f9      	beq.n	401e2c <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  401e38:	2300      	movs	r3, #0
}
  401e3a:	4618      	mov	r0, r3
  401e3c:	3718      	adds	r7, #24
  401e3e:	46bd      	mov	sp, r7
  401e40:	bd80      	pop	{r7, pc}
  401e42:	bf00      	nop
  401e44:	00401c29 	.word	0x00401c29

00401e48 <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  401e48:	b480      	push	{r7}
  401e4a:	b083      	sub	sp, #12
  401e4c:	af00      	add	r7, sp, #0
  401e4e:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401e50:	687b      	ldr	r3, [r7, #4]
  401e52:	2280      	movs	r2, #128	; 0x80
  401e54:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  401e56:	687b      	ldr	r3, [r7, #4]
  401e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401e5a:	bf00      	nop
  401e5c:	370c      	adds	r7, #12
  401e5e:	46bd      	mov	sp, r7
  401e60:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e64:	4770      	bx	lr
  401e66:	bf00      	nop

00401e68 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401e68:	b480      	push	{r7}
  401e6a:	b085      	sub	sp, #20
  401e6c:	af00      	add	r7, sp, #0
  401e6e:	6078      	str	r0, [r7, #4]
  401e70:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401e72:	2300      	movs	r3, #0
  401e74:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401e76:	687b      	ldr	r3, [r7, #4]
  401e78:	22ac      	movs	r2, #172	; 0xac
  401e7a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401e7c:	683b      	ldr	r3, [r7, #0]
  401e7e:	681a      	ldr	r2, [r3, #0]
  401e80:	683b      	ldr	r3, [r7, #0]
  401e82:	685b      	ldr	r3, [r3, #4]
  401e84:	fbb2 f3f3 	udiv	r3, r2, r3
  401e88:	091b      	lsrs	r3, r3, #4
  401e8a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401e8c:	68fb      	ldr	r3, [r7, #12]
  401e8e:	2b00      	cmp	r3, #0
  401e90:	d003      	beq.n	401e9a <uart_init+0x32>
  401e92:	68fb      	ldr	r3, [r7, #12]
  401e94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401e98:	d301      	bcc.n	401e9e <uart_init+0x36>
		return 1;
  401e9a:	2301      	movs	r3, #1
  401e9c:	e00a      	b.n	401eb4 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401e9e:	687b      	ldr	r3, [r7, #4]
  401ea0:	68fa      	ldr	r2, [r7, #12]
  401ea2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401ea4:	683b      	ldr	r3, [r7, #0]
  401ea6:	689a      	ldr	r2, [r3, #8]
  401ea8:	687b      	ldr	r3, [r7, #4]
  401eaa:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401eac:	687b      	ldr	r3, [r7, #4]
  401eae:	2250      	movs	r2, #80	; 0x50
  401eb0:	601a      	str	r2, [r3, #0]

	return 0;
  401eb2:	2300      	movs	r3, #0
}
  401eb4:	4618      	mov	r0, r3
  401eb6:	3714      	adds	r7, #20
  401eb8:	46bd      	mov	sp, r7
  401eba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ebe:	4770      	bx	lr

00401ec0 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  401ec0:	b480      	push	{r7}
  401ec2:	b083      	sub	sp, #12
  401ec4:	af00      	add	r7, sp, #0
  401ec6:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  401ec8:	687b      	ldr	r3, [r7, #4]
  401eca:	695b      	ldr	r3, [r3, #20]
  401ecc:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401ed0:	2b00      	cmp	r3, #0
  401ed2:	bf14      	ite	ne
  401ed4:	2301      	movne	r3, #1
  401ed6:	2300      	moveq	r3, #0
  401ed8:	b2db      	uxtb	r3, r3
}
  401eda:	4618      	mov	r0, r3
  401edc:	370c      	adds	r7, #12
  401ede:	46bd      	mov	sp, r7
  401ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ee4:	4770      	bx	lr
  401ee6:	bf00      	nop

00401ee8 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401ee8:	b480      	push	{r7}
  401eea:	b083      	sub	sp, #12
  401eec:	af00      	add	r7, sp, #0
  401eee:	6078      	str	r0, [r7, #4]
  401ef0:	460b      	mov	r3, r1
  401ef2:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401ef4:	687b      	ldr	r3, [r7, #4]
  401ef6:	695b      	ldr	r3, [r3, #20]
  401ef8:	f003 0302 	and.w	r3, r3, #2
  401efc:	2b00      	cmp	r3, #0
  401efe:	d101      	bne.n	401f04 <uart_write+0x1c>
		return 1;
  401f00:	2301      	movs	r3, #1
  401f02:	e003      	b.n	401f0c <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401f04:	78fa      	ldrb	r2, [r7, #3]
  401f06:	687b      	ldr	r3, [r7, #4]
  401f08:	61da      	str	r2, [r3, #28]
	return 0;
  401f0a:	2300      	movs	r3, #0
}
  401f0c:	4618      	mov	r0, r3
  401f0e:	370c      	adds	r7, #12
  401f10:	46bd      	mov	sp, r7
  401f12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f16:	4770      	bx	lr

00401f18 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401f18:	b480      	push	{r7}
  401f1a:	b083      	sub	sp, #12
  401f1c:	af00      	add	r7, sp, #0
  401f1e:	6078      	str	r0, [r7, #4]
  401f20:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401f22:	687b      	ldr	r3, [r7, #4]
  401f24:	695b      	ldr	r3, [r3, #20]
  401f26:	f003 0301 	and.w	r3, r3, #1
  401f2a:	2b00      	cmp	r3, #0
  401f2c:	d101      	bne.n	401f32 <uart_read+0x1a>
		return 1;
  401f2e:	2301      	movs	r3, #1
  401f30:	e005      	b.n	401f3e <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401f32:	687b      	ldr	r3, [r7, #4]
  401f34:	699b      	ldr	r3, [r3, #24]
  401f36:	b2da      	uxtb	r2, r3
  401f38:	683b      	ldr	r3, [r7, #0]
  401f3a:	701a      	strb	r2, [r3, #0]
	return 0;
  401f3c:	2300      	movs	r3, #0
}
  401f3e:	4618      	mov	r0, r3
  401f40:	370c      	adds	r7, #12
  401f42:	46bd      	mov	sp, r7
  401f44:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f48:	4770      	bx	lr
  401f4a:	bf00      	nop

00401f4c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401f4c:	b480      	push	{r7}
  401f4e:	b089      	sub	sp, #36	; 0x24
  401f50:	af00      	add	r7, sp, #0
  401f52:	60f8      	str	r0, [r7, #12]
  401f54:	60b9      	str	r1, [r7, #8]
  401f56:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401f58:	68bb      	ldr	r3, [r7, #8]
  401f5a:	011a      	lsls	r2, r3, #4
  401f5c:	687b      	ldr	r3, [r7, #4]
  401f5e:	429a      	cmp	r2, r3
  401f60:	d802      	bhi.n	401f68 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401f62:	2310      	movs	r3, #16
  401f64:	61fb      	str	r3, [r7, #28]
  401f66:	e001      	b.n	401f6c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401f68:	2308      	movs	r3, #8
  401f6a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401f6c:	687b      	ldr	r3, [r7, #4]
  401f6e:	00da      	lsls	r2, r3, #3
  401f70:	69fb      	ldr	r3, [r7, #28]
  401f72:	68b9      	ldr	r1, [r7, #8]
  401f74:	fb01 f303 	mul.w	r3, r1, r3
  401f78:	085b      	lsrs	r3, r3, #1
  401f7a:	441a      	add	r2, r3
  401f7c:	69fb      	ldr	r3, [r7, #28]
  401f7e:	68b9      	ldr	r1, [r7, #8]
  401f80:	fb01 f303 	mul.w	r3, r1, r3
  401f84:	fbb2 f3f3 	udiv	r3, r2, r3
  401f88:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401f8a:	69bb      	ldr	r3, [r7, #24]
  401f8c:	08db      	lsrs	r3, r3, #3
  401f8e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401f90:	69bb      	ldr	r3, [r7, #24]
  401f92:	f003 0307 	and.w	r3, r3, #7
  401f96:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401f98:	697b      	ldr	r3, [r7, #20]
  401f9a:	2b00      	cmp	r3, #0
  401f9c:	d003      	beq.n	401fa6 <usart_set_async_baudrate+0x5a>
  401f9e:	697b      	ldr	r3, [r7, #20]
  401fa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401fa4:	d301      	bcc.n	401faa <usart_set_async_baudrate+0x5e>
		return 1;
  401fa6:	2301      	movs	r3, #1
  401fa8:	e00f      	b.n	401fca <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401faa:	69fb      	ldr	r3, [r7, #28]
  401fac:	2b08      	cmp	r3, #8
  401fae:	d105      	bne.n	401fbc <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401fb0:	68fb      	ldr	r3, [r7, #12]
  401fb2:	685b      	ldr	r3, [r3, #4]
  401fb4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401fb8:	68fb      	ldr	r3, [r7, #12]
  401fba:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401fbc:	693b      	ldr	r3, [r7, #16]
  401fbe:	041a      	lsls	r2, r3, #16
  401fc0:	697b      	ldr	r3, [r7, #20]
  401fc2:	431a      	orrs	r2, r3
  401fc4:	68fb      	ldr	r3, [r7, #12]
  401fc6:	621a      	str	r2, [r3, #32]

	return 0;
  401fc8:	2300      	movs	r3, #0
}
  401fca:	4618      	mov	r0, r3
  401fcc:	3724      	adds	r7, #36	; 0x24
  401fce:	46bd      	mov	sp, r7
  401fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fd4:	4770      	bx	lr
  401fd6:	bf00      	nop

00401fd8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401fd8:	b580      	push	{r7, lr}
  401fda:	b082      	sub	sp, #8
  401fdc:	af00      	add	r7, sp, #0
  401fde:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401fe0:	6878      	ldr	r0, [r7, #4]
  401fe2:	4b0d      	ldr	r3, [pc, #52]	; (402018 <usart_reset+0x40>)
  401fe4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401fe6:	687b      	ldr	r3, [r7, #4]
  401fe8:	2200      	movs	r2, #0
  401fea:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401fec:	687b      	ldr	r3, [r7, #4]
  401fee:	2200      	movs	r2, #0
  401ff0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401ff2:	687b      	ldr	r3, [r7, #4]
  401ff4:	2200      	movs	r2, #0
  401ff6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401ff8:	6878      	ldr	r0, [r7, #4]
  401ffa:	4b08      	ldr	r3, [pc, #32]	; (40201c <usart_reset+0x44>)
  401ffc:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401ffe:	6878      	ldr	r0, [r7, #4]
  402000:	4b07      	ldr	r3, [pc, #28]	; (402020 <usart_reset+0x48>)
  402002:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  402004:	6878      	ldr	r0, [r7, #4]
  402006:	4b07      	ldr	r3, [pc, #28]	; (402024 <usart_reset+0x4c>)
  402008:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40200a:	6878      	ldr	r0, [r7, #4]
  40200c:	4b06      	ldr	r3, [pc, #24]	; (402028 <usart_reset+0x50>)
  40200e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  402010:	bf00      	nop
  402012:	3708      	adds	r7, #8
  402014:	46bd      	mov	sp, r7
  402016:	bd80      	pop	{r7, pc}
  402018:	004021d9 	.word	0x004021d9
  40201c:	004020cd 	.word	0x004020cd
  402020:	00402105 	.word	0x00402105
  402024:	00402139 	.word	0x00402139
  402028:	00402155 	.word	0x00402155

0040202c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  40202c:	b580      	push	{r7, lr}
  40202e:	b084      	sub	sp, #16
  402030:	af00      	add	r7, sp, #0
  402032:	60f8      	str	r0, [r7, #12]
  402034:	60b9      	str	r1, [r7, #8]
  402036:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  402038:	68f8      	ldr	r0, [r7, #12]
  40203a:	4b1a      	ldr	r3, [pc, #104]	; (4020a4 <usart_init_rs232+0x78>)
  40203c:	4798      	blx	r3

	ul_reg_val = 0;
  40203e:	4b1a      	ldr	r3, [pc, #104]	; (4020a8 <usart_init_rs232+0x7c>)
  402040:	2200      	movs	r2, #0
  402042:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  402044:	68bb      	ldr	r3, [r7, #8]
  402046:	2b00      	cmp	r3, #0
  402048:	d009      	beq.n	40205e <usart_init_rs232+0x32>
  40204a:	68bb      	ldr	r3, [r7, #8]
  40204c:	681b      	ldr	r3, [r3, #0]
  40204e:	687a      	ldr	r2, [r7, #4]
  402050:	4619      	mov	r1, r3
  402052:	68f8      	ldr	r0, [r7, #12]
  402054:	4b15      	ldr	r3, [pc, #84]	; (4020ac <usart_init_rs232+0x80>)
  402056:	4798      	blx	r3
  402058:	4603      	mov	r3, r0
  40205a:	2b00      	cmp	r3, #0
  40205c:	d001      	beq.n	402062 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40205e:	2301      	movs	r3, #1
  402060:	e01b      	b.n	40209a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402062:	68bb      	ldr	r3, [r7, #8]
  402064:	685a      	ldr	r2, [r3, #4]
  402066:	68bb      	ldr	r3, [r7, #8]
  402068:	689b      	ldr	r3, [r3, #8]
  40206a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40206c:	68bb      	ldr	r3, [r7, #8]
  40206e:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402070:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402072:	68bb      	ldr	r3, [r7, #8]
  402074:	68db      	ldr	r3, [r3, #12]
  402076:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402078:	4b0b      	ldr	r3, [pc, #44]	; (4020a8 <usart_init_rs232+0x7c>)
  40207a:	681b      	ldr	r3, [r3, #0]
  40207c:	4313      	orrs	r3, r2
  40207e:	4a0a      	ldr	r2, [pc, #40]	; (4020a8 <usart_init_rs232+0x7c>)
  402080:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  402082:	4b09      	ldr	r3, [pc, #36]	; (4020a8 <usart_init_rs232+0x7c>)
  402084:	681b      	ldr	r3, [r3, #0]
  402086:	4a08      	ldr	r2, [pc, #32]	; (4020a8 <usart_init_rs232+0x7c>)
  402088:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40208a:	68fb      	ldr	r3, [r7, #12]
  40208c:	685a      	ldr	r2, [r3, #4]
  40208e:	4b06      	ldr	r3, [pc, #24]	; (4020a8 <usart_init_rs232+0x7c>)
  402090:	681b      	ldr	r3, [r3, #0]
  402092:	431a      	orrs	r2, r3
  402094:	68fb      	ldr	r3, [r7, #12]
  402096:	605a      	str	r2, [r3, #4]

	return 0;
  402098:	2300      	movs	r3, #0
}
  40209a:	4618      	mov	r0, r3
  40209c:	3710      	adds	r7, #16
  40209e:	46bd      	mov	sp, r7
  4020a0:	bd80      	pop	{r7, pc}
  4020a2:	bf00      	nop
  4020a4:	00401fd9 	.word	0x00401fd9
  4020a8:	2040093c 	.word	0x2040093c
  4020ac:	00401f4d 	.word	0x00401f4d

004020b0 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4020b0:	b480      	push	{r7}
  4020b2:	b083      	sub	sp, #12
  4020b4:	af00      	add	r7, sp, #0
  4020b6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4020b8:	687b      	ldr	r3, [r7, #4]
  4020ba:	2240      	movs	r2, #64	; 0x40
  4020bc:	601a      	str	r2, [r3, #0]
}
  4020be:	bf00      	nop
  4020c0:	370c      	adds	r7, #12
  4020c2:	46bd      	mov	sp, r7
  4020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020c8:	4770      	bx	lr
  4020ca:	bf00      	nop

004020cc <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4020cc:	b480      	push	{r7}
  4020ce:	b083      	sub	sp, #12
  4020d0:	af00      	add	r7, sp, #0
  4020d2:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4020d4:	687b      	ldr	r3, [r7, #4]
  4020d6:	2288      	movs	r2, #136	; 0x88
  4020d8:	601a      	str	r2, [r3, #0]
}
  4020da:	bf00      	nop
  4020dc:	370c      	adds	r7, #12
  4020de:	46bd      	mov	sp, r7
  4020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020e4:	4770      	bx	lr
  4020e6:	bf00      	nop

004020e8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4020e8:	b480      	push	{r7}
  4020ea:	b083      	sub	sp, #12
  4020ec:	af00      	add	r7, sp, #0
  4020ee:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4020f0:	687b      	ldr	r3, [r7, #4]
  4020f2:	2210      	movs	r2, #16
  4020f4:	601a      	str	r2, [r3, #0]
}
  4020f6:	bf00      	nop
  4020f8:	370c      	adds	r7, #12
  4020fa:	46bd      	mov	sp, r7
  4020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  402100:	4770      	bx	lr
  402102:	bf00      	nop

00402104 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  402104:	b480      	push	{r7}
  402106:	b083      	sub	sp, #12
  402108:	af00      	add	r7, sp, #0
  40210a:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40210c:	687b      	ldr	r3, [r7, #4]
  40210e:	2224      	movs	r2, #36	; 0x24
  402110:	601a      	str	r2, [r3, #0]
}
  402112:	bf00      	nop
  402114:	370c      	adds	r7, #12
  402116:	46bd      	mov	sp, r7
  402118:	f85d 7b04 	ldr.w	r7, [sp], #4
  40211c:	4770      	bx	lr
  40211e:	bf00      	nop

00402120 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  402120:	b480      	push	{r7}
  402122:	b083      	sub	sp, #12
  402124:	af00      	add	r7, sp, #0
  402126:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  402128:	687b      	ldr	r3, [r7, #4]
  40212a:	695b      	ldr	r3, [r3, #20]
}
  40212c:	4618      	mov	r0, r3
  40212e:	370c      	adds	r7, #12
  402130:	46bd      	mov	sp, r7
  402132:	f85d 7b04 	ldr.w	r7, [sp], #4
  402136:	4770      	bx	lr

00402138 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  402138:	b480      	push	{r7}
  40213a:	b083      	sub	sp, #12
  40213c:	af00      	add	r7, sp, #0
  40213e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  402140:	687b      	ldr	r3, [r7, #4]
  402142:	f44f 7280 	mov.w	r2, #256	; 0x100
  402146:	601a      	str	r2, [r3, #0]
}
  402148:	bf00      	nop
  40214a:	370c      	adds	r7, #12
  40214c:	46bd      	mov	sp, r7
  40214e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402152:	4770      	bx	lr

00402154 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  402154:	b480      	push	{r7}
  402156:	b083      	sub	sp, #12
  402158:	af00      	add	r7, sp, #0
  40215a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40215c:	687b      	ldr	r3, [r7, #4]
  40215e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402162:	601a      	str	r2, [r3, #0]
}
  402164:	bf00      	nop
  402166:	370c      	adds	r7, #12
  402168:	46bd      	mov	sp, r7
  40216a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40216e:	4770      	bx	lr

00402170 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  402170:	b480      	push	{r7}
  402172:	b083      	sub	sp, #12
  402174:	af00      	add	r7, sp, #0
  402176:	6078      	str	r0, [r7, #4]
  402178:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40217a:	687b      	ldr	r3, [r7, #4]
  40217c:	695b      	ldr	r3, [r3, #20]
  40217e:	f003 0302 	and.w	r3, r3, #2
  402182:	2b00      	cmp	r3, #0
  402184:	d101      	bne.n	40218a <usart_write+0x1a>
		return 1;
  402186:	2301      	movs	r3, #1
  402188:	e005      	b.n	402196 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40218a:	683b      	ldr	r3, [r7, #0]
  40218c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402190:	687b      	ldr	r3, [r7, #4]
  402192:	61da      	str	r2, [r3, #28]
	return 0;
  402194:	2300      	movs	r3, #0
}
  402196:	4618      	mov	r0, r3
  402198:	370c      	adds	r7, #12
  40219a:	46bd      	mov	sp, r7
  40219c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021a0:	4770      	bx	lr
  4021a2:	bf00      	nop

004021a4 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4021a4:	b480      	push	{r7}
  4021a6:	b083      	sub	sp, #12
  4021a8:	af00      	add	r7, sp, #0
  4021aa:	6078      	str	r0, [r7, #4]
  4021ac:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4021ae:	687b      	ldr	r3, [r7, #4]
  4021b0:	695b      	ldr	r3, [r3, #20]
  4021b2:	f003 0301 	and.w	r3, r3, #1
  4021b6:	2b00      	cmp	r3, #0
  4021b8:	d101      	bne.n	4021be <usart_read+0x1a>
		return 1;
  4021ba:	2301      	movs	r3, #1
  4021bc:	e006      	b.n	4021cc <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4021be:	687b      	ldr	r3, [r7, #4]
  4021c0:	699b      	ldr	r3, [r3, #24]
  4021c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4021c6:	683b      	ldr	r3, [r7, #0]
  4021c8:	601a      	str	r2, [r3, #0]

	return 0;
  4021ca:	2300      	movs	r3, #0
}
  4021cc:	4618      	mov	r0, r3
  4021ce:	370c      	adds	r7, #12
  4021d0:	46bd      	mov	sp, r7
  4021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021d6:	4770      	bx	lr

004021d8 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4021d8:	b480      	push	{r7}
  4021da:	b083      	sub	sp, #12
  4021dc:	af00      	add	r7, sp, #0
  4021de:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4021e0:	687b      	ldr	r3, [r7, #4]
  4021e2:	4a04      	ldr	r2, [pc, #16]	; (4021f4 <usart_disable_writeprotect+0x1c>)
  4021e4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4021e8:	bf00      	nop
  4021ea:	370c      	adds	r7, #12
  4021ec:	46bd      	mov	sp, r7
  4021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021f2:	4770      	bx	lr
  4021f4:	55534100 	.word	0x55534100

004021f8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4021f8:	b480      	push	{r7}
  4021fa:	b083      	sub	sp, #12
  4021fc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4021fe:	f3ef 8310 	mrs	r3, PRIMASK
  402202:	607b      	str	r3, [r7, #4]
  return(result);
  402204:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402206:	2b00      	cmp	r3, #0
  402208:	bf0c      	ite	eq
  40220a:	2301      	moveq	r3, #1
  40220c:	2300      	movne	r3, #0
  40220e:	b2db      	uxtb	r3, r3
  402210:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  402212:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  402214:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402218:	4b04      	ldr	r3, [pc, #16]	; (40222c <cpu_irq_save+0x34>)
  40221a:	2200      	movs	r2, #0
  40221c:	701a      	strb	r2, [r3, #0]
	return flags;
  40221e:	683b      	ldr	r3, [r7, #0]
}
  402220:	4618      	mov	r0, r3
  402222:	370c      	adds	r7, #12
  402224:	46bd      	mov	sp, r7
  402226:	f85d 7b04 	ldr.w	r7, [sp], #4
  40222a:	4770      	bx	lr
  40222c:	20400000 	.word	0x20400000

00402230 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402230:	b480      	push	{r7}
  402232:	b083      	sub	sp, #12
  402234:	af00      	add	r7, sp, #0
  402236:	6078      	str	r0, [r7, #4]
	return (flags);
  402238:	687b      	ldr	r3, [r7, #4]
  40223a:	2b00      	cmp	r3, #0
  40223c:	bf14      	ite	ne
  40223e:	2301      	movne	r3, #1
  402240:	2300      	moveq	r3, #0
  402242:	b2db      	uxtb	r3, r3
}
  402244:	4618      	mov	r0, r3
  402246:	370c      	adds	r7, #12
  402248:	46bd      	mov	sp, r7
  40224a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40224e:	4770      	bx	lr

00402250 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402250:	b580      	push	{r7, lr}
  402252:	b082      	sub	sp, #8
  402254:	af00      	add	r7, sp, #0
  402256:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402258:	6878      	ldr	r0, [r7, #4]
  40225a:	4b07      	ldr	r3, [pc, #28]	; (402278 <cpu_irq_restore+0x28>)
  40225c:	4798      	blx	r3
  40225e:	4603      	mov	r3, r0
  402260:	2b00      	cmp	r3, #0
  402262:	d005      	beq.n	402270 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402264:	4b05      	ldr	r3, [pc, #20]	; (40227c <cpu_irq_restore+0x2c>)
  402266:	2201      	movs	r2, #1
  402268:	701a      	strb	r2, [r3, #0]
  40226a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40226e:	b662      	cpsie	i
}
  402270:	bf00      	nop
  402272:	3708      	adds	r7, #8
  402274:	46bd      	mov	sp, r7
  402276:	bd80      	pop	{r7, pc}
  402278:	00402231 	.word	0x00402231
  40227c:	20400000 	.word	0x20400000

00402280 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402280:	b580      	push	{r7, lr}
  402282:	b084      	sub	sp, #16
  402284:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402286:	4b1e      	ldr	r3, [pc, #120]	; (402300 <Reset_Handler+0x80>)
  402288:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40228a:	4b1e      	ldr	r3, [pc, #120]	; (402304 <Reset_Handler+0x84>)
  40228c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40228e:	68fa      	ldr	r2, [r7, #12]
  402290:	68bb      	ldr	r3, [r7, #8]
  402292:	429a      	cmp	r2, r3
  402294:	d00c      	beq.n	4022b0 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402296:	e007      	b.n	4022a8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402298:	68bb      	ldr	r3, [r7, #8]
  40229a:	1d1a      	adds	r2, r3, #4
  40229c:	60ba      	str	r2, [r7, #8]
  40229e:	68fa      	ldr	r2, [r7, #12]
  4022a0:	1d11      	adds	r1, r2, #4
  4022a2:	60f9      	str	r1, [r7, #12]
  4022a4:	6812      	ldr	r2, [r2, #0]
  4022a6:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4022a8:	68bb      	ldr	r3, [r7, #8]
  4022aa:	4a17      	ldr	r2, [pc, #92]	; (402308 <Reset_Handler+0x88>)
  4022ac:	4293      	cmp	r3, r2
  4022ae:	d3f3      	bcc.n	402298 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4022b0:	4b16      	ldr	r3, [pc, #88]	; (40230c <Reset_Handler+0x8c>)
  4022b2:	60bb      	str	r3, [r7, #8]
  4022b4:	e004      	b.n	4022c0 <Reset_Handler+0x40>
                *pDest++ = 0;
  4022b6:	68bb      	ldr	r3, [r7, #8]
  4022b8:	1d1a      	adds	r2, r3, #4
  4022ba:	60ba      	str	r2, [r7, #8]
  4022bc:	2200      	movs	r2, #0
  4022be:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4022c0:	68bb      	ldr	r3, [r7, #8]
  4022c2:	4a13      	ldr	r2, [pc, #76]	; (402310 <Reset_Handler+0x90>)
  4022c4:	4293      	cmp	r3, r2
  4022c6:	d3f6      	bcc.n	4022b6 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4022c8:	4b12      	ldr	r3, [pc, #72]	; (402314 <Reset_Handler+0x94>)
  4022ca:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4022cc:	4a12      	ldr	r2, [pc, #72]	; (402318 <Reset_Handler+0x98>)
  4022ce:	68fb      	ldr	r3, [r7, #12]
  4022d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4022d4:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4022d6:	4b11      	ldr	r3, [pc, #68]	; (40231c <Reset_Handler+0x9c>)
  4022d8:	4798      	blx	r3
  4022da:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4022dc:	4a10      	ldr	r2, [pc, #64]	; (402320 <Reset_Handler+0xa0>)
  4022de:	4b10      	ldr	r3, [pc, #64]	; (402320 <Reset_Handler+0xa0>)
  4022e0:	681b      	ldr	r3, [r3, #0]
  4022e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4022e6:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4022e8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4022ec:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4022f0:	6878      	ldr	r0, [r7, #4]
  4022f2:	4b0c      	ldr	r3, [pc, #48]	; (402324 <Reset_Handler+0xa4>)
  4022f4:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4022f6:	4b0c      	ldr	r3, [pc, #48]	; (402328 <Reset_Handler+0xa8>)
  4022f8:	4798      	blx	r3

        /* Branch to main function */
        main();
  4022fa:	4b0c      	ldr	r3, [pc, #48]	; (40232c <Reset_Handler+0xac>)
  4022fc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4022fe:	e7fe      	b.n	4022fe <Reset_Handler+0x7e>
  402300:	00409dd8 	.word	0x00409dd8
  402304:	20400000 	.word	0x20400000
  402308:	204008ac 	.word	0x204008ac
  40230c:	204008ac 	.word	0x204008ac
  402310:	20400a74 	.word	0x20400a74
  402314:	00400000 	.word	0x00400000
  402318:	e000ed00 	.word	0xe000ed00
  40231c:	004021f9 	.word	0x004021f9
  402320:	e000ed88 	.word	0xe000ed88
  402324:	00402251 	.word	0x00402251
  402328:	00403ca1 	.word	0x00403ca1
  40232c:	00402fe1 	.word	0x00402fe1

00402330 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402330:	b480      	push	{r7}
  402332:	af00      	add	r7, sp, #0
        while (1) {
        }
  402334:	e7fe      	b.n	402334 <Dummy_Handler+0x4>
  402336:	bf00      	nop

00402338 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402338:	b480      	push	{r7}
  40233a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40233c:	4b52      	ldr	r3, [pc, #328]	; (402488 <SystemCoreClockUpdate+0x150>)
  40233e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402340:	f003 0303 	and.w	r3, r3, #3
  402344:	2b01      	cmp	r3, #1
  402346:	d014      	beq.n	402372 <SystemCoreClockUpdate+0x3a>
  402348:	2b01      	cmp	r3, #1
  40234a:	d302      	bcc.n	402352 <SystemCoreClockUpdate+0x1a>
  40234c:	2b02      	cmp	r3, #2
  40234e:	d038      	beq.n	4023c2 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402350:	e07a      	b.n	402448 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402352:	4b4e      	ldr	r3, [pc, #312]	; (40248c <SystemCoreClockUpdate+0x154>)
  402354:	695b      	ldr	r3, [r3, #20]
  402356:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40235a:	2b00      	cmp	r3, #0
  40235c:	d004      	beq.n	402368 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40235e:	4b4c      	ldr	r3, [pc, #304]	; (402490 <SystemCoreClockUpdate+0x158>)
  402360:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402364:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  402366:	e06f      	b.n	402448 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402368:	4b49      	ldr	r3, [pc, #292]	; (402490 <SystemCoreClockUpdate+0x158>)
  40236a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40236e:	601a      	str	r2, [r3, #0]
      }
    break;
  402370:	e06a      	b.n	402448 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402372:	4b45      	ldr	r3, [pc, #276]	; (402488 <SystemCoreClockUpdate+0x150>)
  402374:	6a1b      	ldr	r3, [r3, #32]
  402376:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40237a:	2b00      	cmp	r3, #0
  40237c:	d003      	beq.n	402386 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40237e:	4b44      	ldr	r3, [pc, #272]	; (402490 <SystemCoreClockUpdate+0x158>)
  402380:	4a44      	ldr	r2, [pc, #272]	; (402494 <SystemCoreClockUpdate+0x15c>)
  402382:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  402384:	e060      	b.n	402448 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402386:	4b42      	ldr	r3, [pc, #264]	; (402490 <SystemCoreClockUpdate+0x158>)
  402388:	4a43      	ldr	r2, [pc, #268]	; (402498 <SystemCoreClockUpdate+0x160>)
  40238a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40238c:	4b3e      	ldr	r3, [pc, #248]	; (402488 <SystemCoreClockUpdate+0x150>)
  40238e:	6a1b      	ldr	r3, [r3, #32]
  402390:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402394:	2b10      	cmp	r3, #16
  402396:	d004      	beq.n	4023a2 <SystemCoreClockUpdate+0x6a>
  402398:	2b20      	cmp	r3, #32
  40239a:	d008      	beq.n	4023ae <SystemCoreClockUpdate+0x76>
  40239c:	2b00      	cmp	r3, #0
  40239e:	d00e      	beq.n	4023be <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4023a0:	e00e      	b.n	4023c0 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4023a2:	4b3b      	ldr	r3, [pc, #236]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023a4:	681b      	ldr	r3, [r3, #0]
  4023a6:	005b      	lsls	r3, r3, #1
  4023a8:	4a39      	ldr	r2, [pc, #228]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023aa:	6013      	str	r3, [r2, #0]
          break;
  4023ac:	e008      	b.n	4023c0 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4023ae:	4b38      	ldr	r3, [pc, #224]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023b0:	681a      	ldr	r2, [r3, #0]
  4023b2:	4613      	mov	r3, r2
  4023b4:	005b      	lsls	r3, r3, #1
  4023b6:	4413      	add	r3, r2
  4023b8:	4a35      	ldr	r2, [pc, #212]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023ba:	6013      	str	r3, [r2, #0]
          break;
  4023bc:	e000      	b.n	4023c0 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4023be:	bf00      	nop

          default:
          break;
        }
      }
    break;
  4023c0:	e042      	b.n	402448 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023c2:	4b31      	ldr	r3, [pc, #196]	; (402488 <SystemCoreClockUpdate+0x150>)
  4023c4:	6a1b      	ldr	r3, [r3, #32]
  4023c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4023ca:	2b00      	cmp	r3, #0
  4023cc:	d003      	beq.n	4023d6 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4023ce:	4b30      	ldr	r3, [pc, #192]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023d0:	4a30      	ldr	r2, [pc, #192]	; (402494 <SystemCoreClockUpdate+0x15c>)
  4023d2:	601a      	str	r2, [r3, #0]
  4023d4:	e01c      	b.n	402410 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023d6:	4b2e      	ldr	r3, [pc, #184]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023d8:	4a2f      	ldr	r2, [pc, #188]	; (402498 <SystemCoreClockUpdate+0x160>)
  4023da:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4023dc:	4b2a      	ldr	r3, [pc, #168]	; (402488 <SystemCoreClockUpdate+0x150>)
  4023de:	6a1b      	ldr	r3, [r3, #32]
  4023e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023e4:	2b10      	cmp	r3, #16
  4023e6:	d004      	beq.n	4023f2 <SystemCoreClockUpdate+0xba>
  4023e8:	2b20      	cmp	r3, #32
  4023ea:	d008      	beq.n	4023fe <SystemCoreClockUpdate+0xc6>
  4023ec:	2b00      	cmp	r3, #0
  4023ee:	d00e      	beq.n	40240e <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4023f0:	e00e      	b.n	402410 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4023f2:	4b27      	ldr	r3, [pc, #156]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023f4:	681b      	ldr	r3, [r3, #0]
  4023f6:	005b      	lsls	r3, r3, #1
  4023f8:	4a25      	ldr	r2, [pc, #148]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023fa:	6013      	str	r3, [r2, #0]
          break;
  4023fc:	e008      	b.n	402410 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4023fe:	4b24      	ldr	r3, [pc, #144]	; (402490 <SystemCoreClockUpdate+0x158>)
  402400:	681a      	ldr	r2, [r3, #0]
  402402:	4613      	mov	r3, r2
  402404:	005b      	lsls	r3, r3, #1
  402406:	4413      	add	r3, r2
  402408:	4a21      	ldr	r2, [pc, #132]	; (402490 <SystemCoreClockUpdate+0x158>)
  40240a:	6013      	str	r3, [r2, #0]
          break;
  40240c:	e000      	b.n	402410 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40240e:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402410:	4b1d      	ldr	r3, [pc, #116]	; (402488 <SystemCoreClockUpdate+0x150>)
  402412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402414:	f003 0303 	and.w	r3, r3, #3
  402418:	2b02      	cmp	r3, #2
  40241a:	d114      	bne.n	402446 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40241c:	4b1a      	ldr	r3, [pc, #104]	; (402488 <SystemCoreClockUpdate+0x150>)
  40241e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402420:	4b1e      	ldr	r3, [pc, #120]	; (40249c <SystemCoreClockUpdate+0x164>)
  402422:	4013      	ands	r3, r2
  402424:	0c1b      	lsrs	r3, r3, #16
  402426:	3301      	adds	r3, #1
  402428:	4a19      	ldr	r2, [pc, #100]	; (402490 <SystemCoreClockUpdate+0x158>)
  40242a:	6812      	ldr	r2, [r2, #0]
  40242c:	fb02 f303 	mul.w	r3, r2, r3
  402430:	4a17      	ldr	r2, [pc, #92]	; (402490 <SystemCoreClockUpdate+0x158>)
  402432:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402434:	4b14      	ldr	r3, [pc, #80]	; (402488 <SystemCoreClockUpdate+0x150>)
  402436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402438:	b2db      	uxtb	r3, r3
  40243a:	4a15      	ldr	r2, [pc, #84]	; (402490 <SystemCoreClockUpdate+0x158>)
  40243c:	6812      	ldr	r2, [r2, #0]
  40243e:	fbb2 f3f3 	udiv	r3, r2, r3
  402442:	4a13      	ldr	r2, [pc, #76]	; (402490 <SystemCoreClockUpdate+0x158>)
  402444:	6013      	str	r3, [r2, #0]
      }
    break;
  402446:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402448:	4b0f      	ldr	r3, [pc, #60]	; (402488 <SystemCoreClockUpdate+0x150>)
  40244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40244c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402450:	2b70      	cmp	r3, #112	; 0x70
  402452:	d108      	bne.n	402466 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402454:	4b0e      	ldr	r3, [pc, #56]	; (402490 <SystemCoreClockUpdate+0x158>)
  402456:	681b      	ldr	r3, [r3, #0]
  402458:	4a11      	ldr	r2, [pc, #68]	; (4024a0 <SystemCoreClockUpdate+0x168>)
  40245a:	fba2 2303 	umull	r2, r3, r2, r3
  40245e:	085b      	lsrs	r3, r3, #1
  402460:	4a0b      	ldr	r2, [pc, #44]	; (402490 <SystemCoreClockUpdate+0x158>)
  402462:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402464:	e00a      	b.n	40247c <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402466:	4b08      	ldr	r3, [pc, #32]	; (402488 <SystemCoreClockUpdate+0x150>)
  402468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40246a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40246e:	091b      	lsrs	r3, r3, #4
  402470:	4a07      	ldr	r2, [pc, #28]	; (402490 <SystemCoreClockUpdate+0x158>)
  402472:	6812      	ldr	r2, [r2, #0]
  402474:	fa22 f303 	lsr.w	r3, r2, r3
  402478:	4a05      	ldr	r2, [pc, #20]	; (402490 <SystemCoreClockUpdate+0x158>)
  40247a:	6013      	str	r3, [r2, #0]
  }
}
  40247c:	bf00      	nop
  40247e:	46bd      	mov	sp, r7
  402480:	f85d 7b04 	ldr.w	r7, [sp], #4
  402484:	4770      	bx	lr
  402486:	bf00      	nop
  402488:	400e0600 	.word	0x400e0600
  40248c:	400e1810 	.word	0x400e1810
  402490:	20400004 	.word	0x20400004
  402494:	00b71b00 	.word	0x00b71b00
  402498:	003d0900 	.word	0x003d0900
  40249c:	07ff0000 	.word	0x07ff0000
  4024a0:	aaaaaaab 	.word	0xaaaaaaab

004024a4 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4024a4:	b480      	push	{r7}
  4024a6:	b083      	sub	sp, #12
  4024a8:	af00      	add	r7, sp, #0
  4024aa:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4024ac:	687b      	ldr	r3, [r7, #4]
  4024ae:	4a19      	ldr	r2, [pc, #100]	; (402514 <system_init_flash+0x70>)
  4024b0:	4293      	cmp	r3, r2
  4024b2:	d804      	bhi.n	4024be <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024b4:	4b18      	ldr	r3, [pc, #96]	; (402518 <system_init_flash+0x74>)
  4024b6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024ba:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024bc:	e023      	b.n	402506 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4024be:	687b      	ldr	r3, [r7, #4]
  4024c0:	4a16      	ldr	r2, [pc, #88]	; (40251c <system_init_flash+0x78>)
  4024c2:	4293      	cmp	r3, r2
  4024c4:	d803      	bhi.n	4024ce <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024c6:	4b14      	ldr	r3, [pc, #80]	; (402518 <system_init_flash+0x74>)
  4024c8:	4a15      	ldr	r2, [pc, #84]	; (402520 <system_init_flash+0x7c>)
  4024ca:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024cc:	e01b      	b.n	402506 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4024ce:	687b      	ldr	r3, [r7, #4]
  4024d0:	4a14      	ldr	r2, [pc, #80]	; (402524 <system_init_flash+0x80>)
  4024d2:	4293      	cmp	r3, r2
  4024d4:	d803      	bhi.n	4024de <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4024d6:	4b10      	ldr	r3, [pc, #64]	; (402518 <system_init_flash+0x74>)
  4024d8:	4a13      	ldr	r2, [pc, #76]	; (402528 <system_init_flash+0x84>)
  4024da:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024dc:	e013      	b.n	402506 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4024de:	687b      	ldr	r3, [r7, #4]
  4024e0:	4a12      	ldr	r2, [pc, #72]	; (40252c <system_init_flash+0x88>)
  4024e2:	4293      	cmp	r3, r2
  4024e4:	d803      	bhi.n	4024ee <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4024e6:	4b0c      	ldr	r3, [pc, #48]	; (402518 <system_init_flash+0x74>)
  4024e8:	4a11      	ldr	r2, [pc, #68]	; (402530 <system_init_flash+0x8c>)
  4024ea:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024ec:	e00b      	b.n	402506 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4024ee:	687b      	ldr	r3, [r7, #4]
  4024f0:	4a10      	ldr	r2, [pc, #64]	; (402534 <system_init_flash+0x90>)
  4024f2:	4293      	cmp	r3, r2
  4024f4:	d804      	bhi.n	402500 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4024f6:	4b08      	ldr	r3, [pc, #32]	; (402518 <system_init_flash+0x74>)
  4024f8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4024fc:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024fe:	e002      	b.n	402506 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402500:	4b05      	ldr	r3, [pc, #20]	; (402518 <system_init_flash+0x74>)
  402502:	4a0d      	ldr	r2, [pc, #52]	; (402538 <system_init_flash+0x94>)
  402504:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402506:	bf00      	nop
  402508:	370c      	adds	r7, #12
  40250a:	46bd      	mov	sp, r7
  40250c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402510:	4770      	bx	lr
  402512:	bf00      	nop
  402514:	01312cff 	.word	0x01312cff
  402518:	400e0c00 	.word	0x400e0c00
  40251c:	026259ff 	.word	0x026259ff
  402520:	04000100 	.word	0x04000100
  402524:	039386ff 	.word	0x039386ff
  402528:	04000200 	.word	0x04000200
  40252c:	04c4b3ff 	.word	0x04c4b3ff
  402530:	04000300 	.word	0x04000300
  402534:	05f5e0ff 	.word	0x05f5e0ff
  402538:	04000500 	.word	0x04000500

0040253c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40253c:	b480      	push	{r7}
  40253e:	b085      	sub	sp, #20
  402540:	af00      	add	r7, sp, #0
  402542:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402544:	4b10      	ldr	r3, [pc, #64]	; (402588 <_sbrk+0x4c>)
  402546:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402548:	4b10      	ldr	r3, [pc, #64]	; (40258c <_sbrk+0x50>)
  40254a:	681b      	ldr	r3, [r3, #0]
  40254c:	2b00      	cmp	r3, #0
  40254e:	d102      	bne.n	402556 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402550:	4b0e      	ldr	r3, [pc, #56]	; (40258c <_sbrk+0x50>)
  402552:	4a0f      	ldr	r2, [pc, #60]	; (402590 <_sbrk+0x54>)
  402554:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402556:	4b0d      	ldr	r3, [pc, #52]	; (40258c <_sbrk+0x50>)
  402558:	681b      	ldr	r3, [r3, #0]
  40255a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40255c:	68ba      	ldr	r2, [r7, #8]
  40255e:	687b      	ldr	r3, [r7, #4]
  402560:	441a      	add	r2, r3
  402562:	68fb      	ldr	r3, [r7, #12]
  402564:	429a      	cmp	r2, r3
  402566:	dd02      	ble.n	40256e <_sbrk+0x32>
		return (caddr_t) -1;	
  402568:	f04f 33ff 	mov.w	r3, #4294967295
  40256c:	e006      	b.n	40257c <_sbrk+0x40>
	}

	heap += incr;
  40256e:	4b07      	ldr	r3, [pc, #28]	; (40258c <_sbrk+0x50>)
  402570:	681a      	ldr	r2, [r3, #0]
  402572:	687b      	ldr	r3, [r7, #4]
  402574:	4413      	add	r3, r2
  402576:	4a05      	ldr	r2, [pc, #20]	; (40258c <_sbrk+0x50>)
  402578:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40257a:	68bb      	ldr	r3, [r7, #8]
}
  40257c:	4618      	mov	r0, r3
  40257e:	3714      	adds	r7, #20
  402580:	46bd      	mov	sp, r7
  402582:	f85d 7b04 	ldr.w	r7, [sp], #4
  402586:	4770      	bx	lr
  402588:	2045fffc 	.word	0x2045fffc
  40258c:	20400940 	.word	0x20400940
  402590:	20402c78 	.word	0x20402c78

00402594 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402594:	b480      	push	{r7}
  402596:	b083      	sub	sp, #12
  402598:	af00      	add	r7, sp, #0
  40259a:	6078      	str	r0, [r7, #4]
	return -1;
  40259c:	f04f 33ff 	mov.w	r3, #4294967295
}
  4025a0:	4618      	mov	r0, r3
  4025a2:	370c      	adds	r7, #12
  4025a4:	46bd      	mov	sp, r7
  4025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025aa:	4770      	bx	lr

004025ac <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4025ac:	b480      	push	{r7}
  4025ae:	b083      	sub	sp, #12
  4025b0:	af00      	add	r7, sp, #0
  4025b2:	6078      	str	r0, [r7, #4]
  4025b4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4025b6:	683b      	ldr	r3, [r7, #0]
  4025b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4025bc:	605a      	str	r2, [r3, #4]

	return 0;
  4025be:	2300      	movs	r3, #0
}
  4025c0:	4618      	mov	r0, r3
  4025c2:	370c      	adds	r7, #12
  4025c4:	46bd      	mov	sp, r7
  4025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025ca:	4770      	bx	lr

004025cc <_isatty>:

extern int _isatty(int file)
{
  4025cc:	b480      	push	{r7}
  4025ce:	b083      	sub	sp, #12
  4025d0:	af00      	add	r7, sp, #0
  4025d2:	6078      	str	r0, [r7, #4]
	return 1;
  4025d4:	2301      	movs	r3, #1
}
  4025d6:	4618      	mov	r0, r3
  4025d8:	370c      	adds	r7, #12
  4025da:	46bd      	mov	sp, r7
  4025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025e0:	4770      	bx	lr
  4025e2:	bf00      	nop

004025e4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4025e4:	b480      	push	{r7}
  4025e6:	b085      	sub	sp, #20
  4025e8:	af00      	add	r7, sp, #0
  4025ea:	60f8      	str	r0, [r7, #12]
  4025ec:	60b9      	str	r1, [r7, #8]
  4025ee:	607a      	str	r2, [r7, #4]
	return 0;
  4025f0:	2300      	movs	r3, #0
}
  4025f2:	4618      	mov	r0, r3
  4025f4:	3714      	adds	r7, #20
  4025f6:	46bd      	mov	sp, r7
  4025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025fc:	4770      	bx	lr
  4025fe:	bf00      	nop

00402600 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402600:	b480      	push	{r7}
  402602:	b083      	sub	sp, #12
  402604:	af00      	add	r7, sp, #0
  402606:	4603      	mov	r3, r0
  402608:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40260a:	4909      	ldr	r1, [pc, #36]	; (402630 <NVIC_EnableIRQ+0x30>)
  40260c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402610:	095b      	lsrs	r3, r3, #5
  402612:	79fa      	ldrb	r2, [r7, #7]
  402614:	f002 021f 	and.w	r2, r2, #31
  402618:	2001      	movs	r0, #1
  40261a:	fa00 f202 	lsl.w	r2, r0, r2
  40261e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402622:	bf00      	nop
  402624:	370c      	adds	r7, #12
  402626:	46bd      	mov	sp, r7
  402628:	f85d 7b04 	ldr.w	r7, [sp], #4
  40262c:	4770      	bx	lr
  40262e:	bf00      	nop
  402630:	e000e100 	.word	0xe000e100

00402634 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402634:	b480      	push	{r7}
  402636:	b083      	sub	sp, #12
  402638:	af00      	add	r7, sp, #0
  40263a:	4603      	mov	r3, r0
  40263c:	6039      	str	r1, [r7, #0]
  40263e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402640:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402644:	2b00      	cmp	r3, #0
  402646:	da0b      	bge.n	402660 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402648:	490d      	ldr	r1, [pc, #52]	; (402680 <NVIC_SetPriority+0x4c>)
  40264a:	79fb      	ldrb	r3, [r7, #7]
  40264c:	f003 030f 	and.w	r3, r3, #15
  402650:	3b04      	subs	r3, #4
  402652:	683a      	ldr	r2, [r7, #0]
  402654:	b2d2      	uxtb	r2, r2
  402656:	0152      	lsls	r2, r2, #5
  402658:	b2d2      	uxtb	r2, r2
  40265a:	440b      	add	r3, r1
  40265c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  40265e:	e009      	b.n	402674 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402660:	4908      	ldr	r1, [pc, #32]	; (402684 <NVIC_SetPriority+0x50>)
  402662:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402666:	683a      	ldr	r2, [r7, #0]
  402668:	b2d2      	uxtb	r2, r2
  40266a:	0152      	lsls	r2, r2, #5
  40266c:	b2d2      	uxtb	r2, r2
  40266e:	440b      	add	r3, r1
  402670:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402674:	bf00      	nop
  402676:	370c      	adds	r7, #12
  402678:	46bd      	mov	sp, r7
  40267a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40267e:	4770      	bx	lr
  402680:	e000ed00 	.word	0xe000ed00
  402684:	e000e100 	.word	0xe000e100

00402688 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402688:	b480      	push	{r7}
  40268a:	b083      	sub	sp, #12
  40268c:	af00      	add	r7, sp, #0
  40268e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402690:	687b      	ldr	r3, [r7, #4]
  402692:	2b07      	cmp	r3, #7
  402694:	d825      	bhi.n	4026e2 <osc_get_rate+0x5a>
  402696:	a201      	add	r2, pc, #4	; (adr r2, 40269c <osc_get_rate+0x14>)
  402698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40269c:	004026bd 	.word	0x004026bd
  4026a0:	004026c3 	.word	0x004026c3
  4026a4:	004026c9 	.word	0x004026c9
  4026a8:	004026cf 	.word	0x004026cf
  4026ac:	004026d3 	.word	0x004026d3
  4026b0:	004026d7 	.word	0x004026d7
  4026b4:	004026db 	.word	0x004026db
  4026b8:	004026df 	.word	0x004026df
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4026bc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4026c0:	e010      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4026c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026c6:	e00d      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4026c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026cc:	e00a      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4026ce:	4b08      	ldr	r3, [pc, #32]	; (4026f0 <osc_get_rate+0x68>)
  4026d0:	e008      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4026d2:	4b08      	ldr	r3, [pc, #32]	; (4026f4 <osc_get_rate+0x6c>)
  4026d4:	e006      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4026d6:	4b08      	ldr	r3, [pc, #32]	; (4026f8 <osc_get_rate+0x70>)
  4026d8:	e004      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4026da:	4b07      	ldr	r3, [pc, #28]	; (4026f8 <osc_get_rate+0x70>)
  4026dc:	e002      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4026de:	4b06      	ldr	r3, [pc, #24]	; (4026f8 <osc_get_rate+0x70>)
  4026e0:	e000      	b.n	4026e4 <osc_get_rate+0x5c>
	}

	return 0;
  4026e2:	2300      	movs	r3, #0
}
  4026e4:	4618      	mov	r0, r3
  4026e6:	370c      	adds	r7, #12
  4026e8:	46bd      	mov	sp, r7
  4026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ee:	4770      	bx	lr
  4026f0:	003d0900 	.word	0x003d0900
  4026f4:	007a1200 	.word	0x007a1200
  4026f8:	00b71b00 	.word	0x00b71b00

004026fc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4026fc:	b580      	push	{r7, lr}
  4026fe:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402700:	2006      	movs	r0, #6
  402702:	4b05      	ldr	r3, [pc, #20]	; (402718 <sysclk_get_main_hz+0x1c>)
  402704:	4798      	blx	r3
  402706:	4602      	mov	r2, r0
  402708:	4613      	mov	r3, r2
  40270a:	009b      	lsls	r3, r3, #2
  40270c:	4413      	add	r3, r2
  40270e:	009a      	lsls	r2, r3, #2
  402710:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402712:	4618      	mov	r0, r3
  402714:	bd80      	pop	{r7, pc}
  402716:	bf00      	nop
  402718:	00402689 	.word	0x00402689

0040271c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40271c:	b580      	push	{r7, lr}
  40271e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402720:	4b02      	ldr	r3, [pc, #8]	; (40272c <sysclk_get_cpu_hz+0x10>)
  402722:	4798      	blx	r3
  402724:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402726:	4618      	mov	r0, r3
  402728:	bd80      	pop	{r7, pc}
  40272a:	bf00      	nop
  40272c:	004026fd 	.word	0x004026fd

00402730 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  402730:	b580      	push	{r7, lr}
  402732:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402734:	4b02      	ldr	r3, [pc, #8]	; (402740 <sysclk_get_peripheral_hz+0x10>)
  402736:	4798      	blx	r3
  402738:	4603      	mov	r3, r0
  40273a:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40273c:	4618      	mov	r0, r3
  40273e:	bd80      	pop	{r7, pc}
  402740:	004026fd 	.word	0x004026fd

00402744 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  402744:	b580      	push	{r7, lr}
  402746:	b082      	sub	sp, #8
  402748:	af00      	add	r7, sp, #0
  40274a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40274c:	6878      	ldr	r0, [r7, #4]
  40274e:	4b03      	ldr	r3, [pc, #12]	; (40275c <sysclk_enable_peripheral_clock+0x18>)
  402750:	4798      	blx	r3
}
  402752:	bf00      	nop
  402754:	3708      	adds	r7, #8
  402756:	46bd      	mov	sp, r7
  402758:	bd80      	pop	{r7, pc}
  40275a:	bf00      	nop
  40275c:	004018d9 	.word	0x004018d9

00402760 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  402760:	b580      	push	{r7, lr}
  402762:	b08c      	sub	sp, #48	; 0x30
  402764:	af00      	add	r7, sp, #0
  402766:	6078      	str	r0, [r7, #4]
  402768:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40276a:	4b49      	ldr	r3, [pc, #292]	; (402890 <usart_serial_init+0x130>)
  40276c:	4798      	blx	r3
  40276e:	4603      	mov	r3, r0
  402770:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  402772:	683b      	ldr	r3, [r7, #0]
  402774:	681b      	ldr	r3, [r3, #0]
  402776:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  402778:	683b      	ldr	r3, [r7, #0]
  40277a:	689b      	ldr	r3, [r3, #8]
  40277c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40277e:	683b      	ldr	r3, [r7, #0]
  402780:	681b      	ldr	r3, [r3, #0]
  402782:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  402784:	683b      	ldr	r3, [r7, #0]
  402786:	685b      	ldr	r3, [r3, #4]
  402788:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40278a:	683b      	ldr	r3, [r7, #0]
  40278c:	689b      	ldr	r3, [r3, #8]
  40278e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  402790:	683b      	ldr	r3, [r7, #0]
  402792:	68db      	ldr	r3, [r3, #12]
  402794:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402796:	2300      	movs	r3, #0
  402798:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40279a:	687b      	ldr	r3, [r7, #4]
  40279c:	4a3d      	ldr	r2, [pc, #244]	; (402894 <usart_serial_init+0x134>)
  40279e:	4293      	cmp	r3, r2
  4027a0:	d108      	bne.n	4027b4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4027a2:	2007      	movs	r0, #7
  4027a4:	4b3c      	ldr	r3, [pc, #240]	; (402898 <usart_serial_init+0x138>)
  4027a6:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4027a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027ac:	4619      	mov	r1, r3
  4027ae:	6878      	ldr	r0, [r7, #4]
  4027b0:	4b3a      	ldr	r3, [pc, #232]	; (40289c <usart_serial_init+0x13c>)
  4027b2:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4027b4:	687b      	ldr	r3, [r7, #4]
  4027b6:	4a3a      	ldr	r2, [pc, #232]	; (4028a0 <usart_serial_init+0x140>)
  4027b8:	4293      	cmp	r3, r2
  4027ba:	d108      	bne.n	4027ce <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4027bc:	2008      	movs	r0, #8
  4027be:	4b36      	ldr	r3, [pc, #216]	; (402898 <usart_serial_init+0x138>)
  4027c0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4027c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027c6:	4619      	mov	r1, r3
  4027c8:	6878      	ldr	r0, [r7, #4]
  4027ca:	4b34      	ldr	r3, [pc, #208]	; (40289c <usart_serial_init+0x13c>)
  4027cc:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4027ce:	687b      	ldr	r3, [r7, #4]
  4027d0:	4a34      	ldr	r2, [pc, #208]	; (4028a4 <usart_serial_init+0x144>)
  4027d2:	4293      	cmp	r3, r2
  4027d4:	d108      	bne.n	4027e8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4027d6:	202c      	movs	r0, #44	; 0x2c
  4027d8:	4b2f      	ldr	r3, [pc, #188]	; (402898 <usart_serial_init+0x138>)
  4027da:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4027dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027e0:	4619      	mov	r1, r3
  4027e2:	6878      	ldr	r0, [r7, #4]
  4027e4:	4b2d      	ldr	r3, [pc, #180]	; (40289c <usart_serial_init+0x13c>)
  4027e6:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4027e8:	687b      	ldr	r3, [r7, #4]
  4027ea:	4a2f      	ldr	r2, [pc, #188]	; (4028a8 <usart_serial_init+0x148>)
  4027ec:	4293      	cmp	r3, r2
  4027ee:	d108      	bne.n	402802 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4027f0:	202d      	movs	r0, #45	; 0x2d
  4027f2:	4b29      	ldr	r3, [pc, #164]	; (402898 <usart_serial_init+0x138>)
  4027f4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4027f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027fa:	4619      	mov	r1, r3
  4027fc:	6878      	ldr	r0, [r7, #4]
  4027fe:	4b27      	ldr	r3, [pc, #156]	; (40289c <usart_serial_init+0x13c>)
  402800:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402802:	687b      	ldr	r3, [r7, #4]
  402804:	4a29      	ldr	r2, [pc, #164]	; (4028ac <usart_serial_init+0x14c>)
  402806:	4293      	cmp	r3, r2
  402808:	d111      	bne.n	40282e <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40280a:	200d      	movs	r0, #13
  40280c:	4b22      	ldr	r3, [pc, #136]	; (402898 <usart_serial_init+0x138>)
  40280e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402810:	4b1f      	ldr	r3, [pc, #124]	; (402890 <usart_serial_init+0x130>)
  402812:	4798      	blx	r3
  402814:	4602      	mov	r2, r0
  402816:	f107 030c 	add.w	r3, r7, #12
  40281a:	4619      	mov	r1, r3
  40281c:	6878      	ldr	r0, [r7, #4]
  40281e:	4b24      	ldr	r3, [pc, #144]	; (4028b0 <usart_serial_init+0x150>)
  402820:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402822:	6878      	ldr	r0, [r7, #4]
  402824:	4b23      	ldr	r3, [pc, #140]	; (4028b4 <usart_serial_init+0x154>)
  402826:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402828:	6878      	ldr	r0, [r7, #4]
  40282a:	4b23      	ldr	r3, [pc, #140]	; (4028b8 <usart_serial_init+0x158>)
  40282c:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40282e:	687b      	ldr	r3, [r7, #4]
  402830:	4a22      	ldr	r2, [pc, #136]	; (4028bc <usart_serial_init+0x15c>)
  402832:	4293      	cmp	r3, r2
  402834:	d111      	bne.n	40285a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  402836:	200e      	movs	r0, #14
  402838:	4b17      	ldr	r3, [pc, #92]	; (402898 <usart_serial_init+0x138>)
  40283a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40283c:	4b14      	ldr	r3, [pc, #80]	; (402890 <usart_serial_init+0x130>)
  40283e:	4798      	blx	r3
  402840:	4602      	mov	r2, r0
  402842:	f107 030c 	add.w	r3, r7, #12
  402846:	4619      	mov	r1, r3
  402848:	6878      	ldr	r0, [r7, #4]
  40284a:	4b19      	ldr	r3, [pc, #100]	; (4028b0 <usart_serial_init+0x150>)
  40284c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40284e:	6878      	ldr	r0, [r7, #4]
  402850:	4b18      	ldr	r3, [pc, #96]	; (4028b4 <usart_serial_init+0x154>)
  402852:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402854:	6878      	ldr	r0, [r7, #4]
  402856:	4b18      	ldr	r3, [pc, #96]	; (4028b8 <usart_serial_init+0x158>)
  402858:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40285a:	687b      	ldr	r3, [r7, #4]
  40285c:	4a18      	ldr	r2, [pc, #96]	; (4028c0 <usart_serial_init+0x160>)
  40285e:	4293      	cmp	r3, r2
  402860:	d111      	bne.n	402886 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  402862:	200f      	movs	r0, #15
  402864:	4b0c      	ldr	r3, [pc, #48]	; (402898 <usart_serial_init+0x138>)
  402866:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402868:	4b09      	ldr	r3, [pc, #36]	; (402890 <usart_serial_init+0x130>)
  40286a:	4798      	blx	r3
  40286c:	4602      	mov	r2, r0
  40286e:	f107 030c 	add.w	r3, r7, #12
  402872:	4619      	mov	r1, r3
  402874:	6878      	ldr	r0, [r7, #4]
  402876:	4b0e      	ldr	r3, [pc, #56]	; (4028b0 <usart_serial_init+0x150>)
  402878:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40287a:	6878      	ldr	r0, [r7, #4]
  40287c:	4b0d      	ldr	r3, [pc, #52]	; (4028b4 <usart_serial_init+0x154>)
  40287e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402880:	6878      	ldr	r0, [r7, #4]
  402882:	4b0d      	ldr	r3, [pc, #52]	; (4028b8 <usart_serial_init+0x158>)
  402884:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  402886:	bf00      	nop
  402888:	3730      	adds	r7, #48	; 0x30
  40288a:	46bd      	mov	sp, r7
  40288c:	bd80      	pop	{r7, pc}
  40288e:	bf00      	nop
  402890:	00402731 	.word	0x00402731
  402894:	400e0800 	.word	0x400e0800
  402898:	00402745 	.word	0x00402745
  40289c:	00401e69 	.word	0x00401e69
  4028a0:	400e0a00 	.word	0x400e0a00
  4028a4:	400e1a00 	.word	0x400e1a00
  4028a8:	400e1c00 	.word	0x400e1c00
  4028ac:	40024000 	.word	0x40024000
  4028b0:	0040202d 	.word	0x0040202d
  4028b4:	004020b1 	.word	0x004020b1
  4028b8:	004020e9 	.word	0x004020e9
  4028bc:	40028000 	.word	0x40028000
  4028c0:	4002c000 	.word	0x4002c000

004028c4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4028c4:	b580      	push	{r7, lr}
  4028c6:	b082      	sub	sp, #8
  4028c8:	af00      	add	r7, sp, #0
  4028ca:	6078      	str	r0, [r7, #4]
  4028cc:	460b      	mov	r3, r1
  4028ce:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4028d0:	687b      	ldr	r3, [r7, #4]
  4028d2:	4a36      	ldr	r2, [pc, #216]	; (4029ac <usart_serial_putchar+0xe8>)
  4028d4:	4293      	cmp	r3, r2
  4028d6:	d10a      	bne.n	4028ee <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4028d8:	bf00      	nop
  4028da:	78fb      	ldrb	r3, [r7, #3]
  4028dc:	4619      	mov	r1, r3
  4028de:	6878      	ldr	r0, [r7, #4]
  4028e0:	4b33      	ldr	r3, [pc, #204]	; (4029b0 <usart_serial_putchar+0xec>)
  4028e2:	4798      	blx	r3
  4028e4:	4603      	mov	r3, r0
  4028e6:	2b00      	cmp	r3, #0
  4028e8:	d1f7      	bne.n	4028da <usart_serial_putchar+0x16>
		return 1;
  4028ea:	2301      	movs	r3, #1
  4028ec:	e05a      	b.n	4029a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4028ee:	687b      	ldr	r3, [r7, #4]
  4028f0:	4a30      	ldr	r2, [pc, #192]	; (4029b4 <usart_serial_putchar+0xf0>)
  4028f2:	4293      	cmp	r3, r2
  4028f4:	d10a      	bne.n	40290c <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4028f6:	bf00      	nop
  4028f8:	78fb      	ldrb	r3, [r7, #3]
  4028fa:	4619      	mov	r1, r3
  4028fc:	6878      	ldr	r0, [r7, #4]
  4028fe:	4b2c      	ldr	r3, [pc, #176]	; (4029b0 <usart_serial_putchar+0xec>)
  402900:	4798      	blx	r3
  402902:	4603      	mov	r3, r0
  402904:	2b00      	cmp	r3, #0
  402906:	d1f7      	bne.n	4028f8 <usart_serial_putchar+0x34>
		return 1;
  402908:	2301      	movs	r3, #1
  40290a:	e04b      	b.n	4029a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40290c:	687b      	ldr	r3, [r7, #4]
  40290e:	4a2a      	ldr	r2, [pc, #168]	; (4029b8 <usart_serial_putchar+0xf4>)
  402910:	4293      	cmp	r3, r2
  402912:	d10a      	bne.n	40292a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  402914:	bf00      	nop
  402916:	78fb      	ldrb	r3, [r7, #3]
  402918:	4619      	mov	r1, r3
  40291a:	6878      	ldr	r0, [r7, #4]
  40291c:	4b24      	ldr	r3, [pc, #144]	; (4029b0 <usart_serial_putchar+0xec>)
  40291e:	4798      	blx	r3
  402920:	4603      	mov	r3, r0
  402922:	2b00      	cmp	r3, #0
  402924:	d1f7      	bne.n	402916 <usart_serial_putchar+0x52>
		return 1;
  402926:	2301      	movs	r3, #1
  402928:	e03c      	b.n	4029a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40292a:	687b      	ldr	r3, [r7, #4]
  40292c:	4a23      	ldr	r2, [pc, #140]	; (4029bc <usart_serial_putchar+0xf8>)
  40292e:	4293      	cmp	r3, r2
  402930:	d10a      	bne.n	402948 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  402932:	bf00      	nop
  402934:	78fb      	ldrb	r3, [r7, #3]
  402936:	4619      	mov	r1, r3
  402938:	6878      	ldr	r0, [r7, #4]
  40293a:	4b1d      	ldr	r3, [pc, #116]	; (4029b0 <usart_serial_putchar+0xec>)
  40293c:	4798      	blx	r3
  40293e:	4603      	mov	r3, r0
  402940:	2b00      	cmp	r3, #0
  402942:	d1f7      	bne.n	402934 <usart_serial_putchar+0x70>
		return 1;
  402944:	2301      	movs	r3, #1
  402946:	e02d      	b.n	4029a4 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402948:	687b      	ldr	r3, [r7, #4]
  40294a:	4a1d      	ldr	r2, [pc, #116]	; (4029c0 <usart_serial_putchar+0xfc>)
  40294c:	4293      	cmp	r3, r2
  40294e:	d10a      	bne.n	402966 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  402950:	bf00      	nop
  402952:	78fb      	ldrb	r3, [r7, #3]
  402954:	4619      	mov	r1, r3
  402956:	6878      	ldr	r0, [r7, #4]
  402958:	4b1a      	ldr	r3, [pc, #104]	; (4029c4 <usart_serial_putchar+0x100>)
  40295a:	4798      	blx	r3
  40295c:	4603      	mov	r3, r0
  40295e:	2b00      	cmp	r3, #0
  402960:	d1f7      	bne.n	402952 <usart_serial_putchar+0x8e>
		return 1;
  402962:	2301      	movs	r3, #1
  402964:	e01e      	b.n	4029a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402966:	687b      	ldr	r3, [r7, #4]
  402968:	4a17      	ldr	r2, [pc, #92]	; (4029c8 <usart_serial_putchar+0x104>)
  40296a:	4293      	cmp	r3, r2
  40296c:	d10a      	bne.n	402984 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40296e:	bf00      	nop
  402970:	78fb      	ldrb	r3, [r7, #3]
  402972:	4619      	mov	r1, r3
  402974:	6878      	ldr	r0, [r7, #4]
  402976:	4b13      	ldr	r3, [pc, #76]	; (4029c4 <usart_serial_putchar+0x100>)
  402978:	4798      	blx	r3
  40297a:	4603      	mov	r3, r0
  40297c:	2b00      	cmp	r3, #0
  40297e:	d1f7      	bne.n	402970 <usart_serial_putchar+0xac>
		return 1;
  402980:	2301      	movs	r3, #1
  402982:	e00f      	b.n	4029a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402984:	687b      	ldr	r3, [r7, #4]
  402986:	4a11      	ldr	r2, [pc, #68]	; (4029cc <usart_serial_putchar+0x108>)
  402988:	4293      	cmp	r3, r2
  40298a:	d10a      	bne.n	4029a2 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40298c:	bf00      	nop
  40298e:	78fb      	ldrb	r3, [r7, #3]
  402990:	4619      	mov	r1, r3
  402992:	6878      	ldr	r0, [r7, #4]
  402994:	4b0b      	ldr	r3, [pc, #44]	; (4029c4 <usart_serial_putchar+0x100>)
  402996:	4798      	blx	r3
  402998:	4603      	mov	r3, r0
  40299a:	2b00      	cmp	r3, #0
  40299c:	d1f7      	bne.n	40298e <usart_serial_putchar+0xca>
		return 1;
  40299e:	2301      	movs	r3, #1
  4029a0:	e000      	b.n	4029a4 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4029a2:	2300      	movs	r3, #0
}
  4029a4:	4618      	mov	r0, r3
  4029a6:	3708      	adds	r7, #8
  4029a8:	46bd      	mov	sp, r7
  4029aa:	bd80      	pop	{r7, pc}
  4029ac:	400e0800 	.word	0x400e0800
  4029b0:	00401ee9 	.word	0x00401ee9
  4029b4:	400e0a00 	.word	0x400e0a00
  4029b8:	400e1a00 	.word	0x400e1a00
  4029bc:	400e1c00 	.word	0x400e1c00
  4029c0:	40024000 	.word	0x40024000
  4029c4:	00402171 	.word	0x00402171
  4029c8:	40028000 	.word	0x40028000
  4029cc:	4002c000 	.word	0x4002c000

004029d0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4029d0:	b580      	push	{r7, lr}
  4029d2:	b084      	sub	sp, #16
  4029d4:	af00      	add	r7, sp, #0
  4029d6:	6078      	str	r0, [r7, #4]
  4029d8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4029da:	2300      	movs	r3, #0
  4029dc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4029de:	687b      	ldr	r3, [r7, #4]
  4029e0:	4a34      	ldr	r2, [pc, #208]	; (402ab4 <usart_serial_getchar+0xe4>)
  4029e2:	4293      	cmp	r3, r2
  4029e4:	d107      	bne.n	4029f6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4029e6:	bf00      	nop
  4029e8:	6839      	ldr	r1, [r7, #0]
  4029ea:	6878      	ldr	r0, [r7, #4]
  4029ec:	4b32      	ldr	r3, [pc, #200]	; (402ab8 <usart_serial_getchar+0xe8>)
  4029ee:	4798      	blx	r3
  4029f0:	4603      	mov	r3, r0
  4029f2:	2b00      	cmp	r3, #0
  4029f4:	d1f8      	bne.n	4029e8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4029f6:	687b      	ldr	r3, [r7, #4]
  4029f8:	4a30      	ldr	r2, [pc, #192]	; (402abc <usart_serial_getchar+0xec>)
  4029fa:	4293      	cmp	r3, r2
  4029fc:	d107      	bne.n	402a0e <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4029fe:	bf00      	nop
  402a00:	6839      	ldr	r1, [r7, #0]
  402a02:	6878      	ldr	r0, [r7, #4]
  402a04:	4b2c      	ldr	r3, [pc, #176]	; (402ab8 <usart_serial_getchar+0xe8>)
  402a06:	4798      	blx	r3
  402a08:	4603      	mov	r3, r0
  402a0a:	2b00      	cmp	r3, #0
  402a0c:	d1f8      	bne.n	402a00 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402a0e:	687b      	ldr	r3, [r7, #4]
  402a10:	4a2b      	ldr	r2, [pc, #172]	; (402ac0 <usart_serial_getchar+0xf0>)
  402a12:	4293      	cmp	r3, r2
  402a14:	d107      	bne.n	402a26 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  402a16:	bf00      	nop
  402a18:	6839      	ldr	r1, [r7, #0]
  402a1a:	6878      	ldr	r0, [r7, #4]
  402a1c:	4b26      	ldr	r3, [pc, #152]	; (402ab8 <usart_serial_getchar+0xe8>)
  402a1e:	4798      	blx	r3
  402a20:	4603      	mov	r3, r0
  402a22:	2b00      	cmp	r3, #0
  402a24:	d1f8      	bne.n	402a18 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402a26:	687b      	ldr	r3, [r7, #4]
  402a28:	4a26      	ldr	r2, [pc, #152]	; (402ac4 <usart_serial_getchar+0xf4>)
  402a2a:	4293      	cmp	r3, r2
  402a2c:	d107      	bne.n	402a3e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  402a2e:	bf00      	nop
  402a30:	6839      	ldr	r1, [r7, #0]
  402a32:	6878      	ldr	r0, [r7, #4]
  402a34:	4b20      	ldr	r3, [pc, #128]	; (402ab8 <usart_serial_getchar+0xe8>)
  402a36:	4798      	blx	r3
  402a38:	4603      	mov	r3, r0
  402a3a:	2b00      	cmp	r3, #0
  402a3c:	d1f8      	bne.n	402a30 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402a3e:	687b      	ldr	r3, [r7, #4]
  402a40:	4a21      	ldr	r2, [pc, #132]	; (402ac8 <usart_serial_getchar+0xf8>)
  402a42:	4293      	cmp	r3, r2
  402a44:	d10d      	bne.n	402a62 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  402a46:	bf00      	nop
  402a48:	f107 030c 	add.w	r3, r7, #12
  402a4c:	4619      	mov	r1, r3
  402a4e:	6878      	ldr	r0, [r7, #4]
  402a50:	4b1e      	ldr	r3, [pc, #120]	; (402acc <usart_serial_getchar+0xfc>)
  402a52:	4798      	blx	r3
  402a54:	4603      	mov	r3, r0
  402a56:	2b00      	cmp	r3, #0
  402a58:	d1f6      	bne.n	402a48 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  402a5a:	68fb      	ldr	r3, [r7, #12]
  402a5c:	b2da      	uxtb	r2, r3
  402a5e:	683b      	ldr	r3, [r7, #0]
  402a60:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402a62:	687b      	ldr	r3, [r7, #4]
  402a64:	4a1a      	ldr	r2, [pc, #104]	; (402ad0 <usart_serial_getchar+0x100>)
  402a66:	4293      	cmp	r3, r2
  402a68:	d10d      	bne.n	402a86 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  402a6a:	bf00      	nop
  402a6c:	f107 030c 	add.w	r3, r7, #12
  402a70:	4619      	mov	r1, r3
  402a72:	6878      	ldr	r0, [r7, #4]
  402a74:	4b15      	ldr	r3, [pc, #84]	; (402acc <usart_serial_getchar+0xfc>)
  402a76:	4798      	blx	r3
  402a78:	4603      	mov	r3, r0
  402a7a:	2b00      	cmp	r3, #0
  402a7c:	d1f6      	bne.n	402a6c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  402a7e:	68fb      	ldr	r3, [r7, #12]
  402a80:	b2da      	uxtb	r2, r3
  402a82:	683b      	ldr	r3, [r7, #0]
  402a84:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402a86:	687b      	ldr	r3, [r7, #4]
  402a88:	4a12      	ldr	r2, [pc, #72]	; (402ad4 <usart_serial_getchar+0x104>)
  402a8a:	4293      	cmp	r3, r2
  402a8c:	d10d      	bne.n	402aaa <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  402a8e:	bf00      	nop
  402a90:	f107 030c 	add.w	r3, r7, #12
  402a94:	4619      	mov	r1, r3
  402a96:	6878      	ldr	r0, [r7, #4]
  402a98:	4b0c      	ldr	r3, [pc, #48]	; (402acc <usart_serial_getchar+0xfc>)
  402a9a:	4798      	blx	r3
  402a9c:	4603      	mov	r3, r0
  402a9e:	2b00      	cmp	r3, #0
  402aa0:	d1f6      	bne.n	402a90 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  402aa2:	68fb      	ldr	r3, [r7, #12]
  402aa4:	b2da      	uxtb	r2, r3
  402aa6:	683b      	ldr	r3, [r7, #0]
  402aa8:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402aaa:	bf00      	nop
  402aac:	3710      	adds	r7, #16
  402aae:	46bd      	mov	sp, r7
  402ab0:	bd80      	pop	{r7, pc}
  402ab2:	bf00      	nop
  402ab4:	400e0800 	.word	0x400e0800
  402ab8:	00401f19 	.word	0x00401f19
  402abc:	400e0a00 	.word	0x400e0a00
  402ac0:	400e1a00 	.word	0x400e1a00
  402ac4:	400e1c00 	.word	0x400e1c00
  402ac8:	40024000 	.word	0x40024000
  402acc:	004021a5 	.word	0x004021a5
  402ad0:	40028000 	.word	0x40028000
  402ad4:	4002c000 	.word	0x4002c000

00402ad8 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402ad8:	b580      	push	{r7, lr}
  402ada:	b082      	sub	sp, #8
  402adc:	af00      	add	r7, sp, #0
  402ade:	6078      	str	r0, [r7, #4]
  402ae0:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  402ae2:	4a0f      	ldr	r2, [pc, #60]	; (402b20 <stdio_serial_init+0x48>)
  402ae4:	687b      	ldr	r3, [r7, #4]
  402ae6:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402ae8:	4b0e      	ldr	r3, [pc, #56]	; (402b24 <stdio_serial_init+0x4c>)
  402aea:	4a0f      	ldr	r2, [pc, #60]	; (402b28 <stdio_serial_init+0x50>)
  402aec:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402aee:	4b0f      	ldr	r3, [pc, #60]	; (402b2c <stdio_serial_init+0x54>)
  402af0:	4a0f      	ldr	r2, [pc, #60]	; (402b30 <stdio_serial_init+0x58>)
  402af2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  402af4:	6839      	ldr	r1, [r7, #0]
  402af6:	6878      	ldr	r0, [r7, #4]
  402af8:	4b0e      	ldr	r3, [pc, #56]	; (402b34 <stdio_serial_init+0x5c>)
  402afa:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402afc:	4b0e      	ldr	r3, [pc, #56]	; (402b38 <stdio_serial_init+0x60>)
  402afe:	681b      	ldr	r3, [r3, #0]
  402b00:	689b      	ldr	r3, [r3, #8]
  402b02:	2100      	movs	r1, #0
  402b04:	4618      	mov	r0, r3
  402b06:	4b0d      	ldr	r3, [pc, #52]	; (402b3c <stdio_serial_init+0x64>)
  402b08:	4798      	blx	r3
	setbuf(stdin, NULL);
  402b0a:	4b0b      	ldr	r3, [pc, #44]	; (402b38 <stdio_serial_init+0x60>)
  402b0c:	681b      	ldr	r3, [r3, #0]
  402b0e:	685b      	ldr	r3, [r3, #4]
  402b10:	2100      	movs	r1, #0
  402b12:	4618      	mov	r0, r3
  402b14:	4b09      	ldr	r3, [pc, #36]	; (402b3c <stdio_serial_init+0x64>)
  402b16:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  402b18:	bf00      	nop
  402b1a:	3708      	adds	r7, #8
  402b1c:	46bd      	mov	sp, r7
  402b1e:	bd80      	pop	{r7, pc}
  402b20:	20400980 	.word	0x20400980
  402b24:	2040097c 	.word	0x2040097c
  402b28:	004028c5 	.word	0x004028c5
  402b2c:	20400978 	.word	0x20400978
  402b30:	004029d1 	.word	0x004029d1
  402b34:	00402761 	.word	0x00402761
  402b38:	20400438 	.word	0x20400438
  402b3c:	00403db5 	.word	0x00403db5

00402b40 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  402b40:	b580      	push	{r7, lr}
  402b42:	b082      	sub	sp, #8
  402b44:	af00      	add	r7, sp, #0
  402b46:	6078      	str	r0, [r7, #4]
  402b48:	6039      	str	r1, [r7, #0]
	pin_toggle(PIOD, (1<<28));
  402b4a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402b4e:	4806      	ldr	r0, [pc, #24]	; (402b68 <Button1_Handler+0x28>)
  402b50:	4b06      	ldr	r3, [pc, #24]	; (402b6c <Button1_Handler+0x2c>)
  402b52:	4798      	blx	r3
	pin_toggle(LED_PIO, LED_PIN_MASK);
  402b54:	f44f 7180 	mov.w	r1, #256	; 0x100
  402b58:	4805      	ldr	r0, [pc, #20]	; (402b70 <Button1_Handler+0x30>)
  402b5a:	4b04      	ldr	r3, [pc, #16]	; (402b6c <Button1_Handler+0x2c>)
  402b5c:	4798      	blx	r3
}
  402b5e:	bf00      	nop
  402b60:	3708      	adds	r7, #8
  402b62:	46bd      	mov	sp, r7
  402b64:	bd80      	pop	{r7, pc}
  402b66:	bf00      	nop
  402b68:	400e1400 	.word	0x400e1400
  402b6c:	00402df5 	.word	0x00402df5
  402b70:	400e1200 	.word	0x400e1200

00402b74 <USART1_Handler>:

void USART1_Handler(void){
  402b74:	b580      	push	{r7, lr}
  402b76:	b082      	sub	sp, #8
  402b78:	af00      	add	r7, sp, #0
	uint32_t ret = usart_get_status(USART_COM);
  402b7a:	4808      	ldr	r0, [pc, #32]	; (402b9c <USART1_Handler+0x28>)
  402b7c:	4b08      	ldr	r3, [pc, #32]	; (402ba0 <USART1_Handler+0x2c>)
  402b7e:	4798      	blx	r3
  402b80:	6078      	str	r0, [r7, #4]

	// Verifica por qual motivo entrou na interrupcao
	if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  402b82:	687b      	ldr	r3, [r7, #4]
  402b84:	f003 0301 	and.w	r3, r3, #1
  402b88:	2b00      	cmp	r3, #0
  402b8a:	d002      	beq.n	402b92 <USART1_Handler+0x1e>
		usart_getString(bufferRX);
  402b8c:	4805      	ldr	r0, [pc, #20]	; (402ba4 <USART1_Handler+0x30>)
  402b8e:	4b06      	ldr	r3, [pc, #24]	; (402ba8 <USART1_Handler+0x34>)
  402b90:	4798      	blx	r3
		} else if(ret & US_IER_TXRDY){              // Transmisso finalizada
	}
}
  402b92:	bf00      	nop
  402b94:	3708      	adds	r7, #8
  402b96:	46bd      	mov	sp, r7
  402b98:	bd80      	pop	{r7, pc}
  402b9a:	bf00      	nop
  402b9c:	40028000 	.word	0x40028000
  402ba0:	00402121 	.word	0x00402121
  402ba4:	2040099c 	.word	0x2040099c
  402ba8:	00400559 	.word	0x00400559

00402bac <TC1_Handler>:

void TC1_Handler(void){
  402bac:	b590      	push	{r4, r7, lr}
  402bae:	b083      	sub	sp, #12
  402bb0:	af00      	add	r7, sp, #0
	// Le valor do acc X High e Low
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &accXHigh, 1);
  402bb2:	2301      	movs	r3, #1
  402bb4:	4a75      	ldr	r2, [pc, #468]	; (402d8c <TC1_Handler+0x1e0>)
  402bb6:	213b      	movs	r1, #59	; 0x3b
  402bb8:	2068      	movs	r0, #104	; 0x68
  402bba:	4c75      	ldr	r4, [pc, #468]	; (402d90 <TC1_Handler+0x1e4>)
  402bbc:	47a0      	blx	r4
  402bbe:	4603      	mov	r3, r0
  402bc0:	b2da      	uxtb	r2, r3
  402bc2:	4b74      	ldr	r3, [pc, #464]	; (402d94 <TC1_Handler+0x1e8>)
  402bc4:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &accXLow,  1);
  402bc6:	2301      	movs	r3, #1
  402bc8:	4a73      	ldr	r2, [pc, #460]	; (402d98 <TC1_Handler+0x1ec>)
  402bca:	213c      	movs	r1, #60	; 0x3c
  402bcc:	2068      	movs	r0, #104	; 0x68
  402bce:	4c70      	ldr	r4, [pc, #448]	; (402d90 <TC1_Handler+0x1e4>)
  402bd0:	47a0      	blx	r4
  402bd2:	4603      	mov	r3, r0
  402bd4:	b2da      	uxtb	r2, r3
  402bd6:	4b6f      	ldr	r3, [pc, #444]	; (402d94 <TC1_Handler+0x1e8>)
  402bd8:	701a      	strb	r2, [r3, #0]
		
	// Le valor do acc y High e  Low
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &accYHigh, 1);
  402bda:	2301      	movs	r3, #1
  402bdc:	4a6f      	ldr	r2, [pc, #444]	; (402d9c <TC1_Handler+0x1f0>)
  402bde:	213d      	movs	r1, #61	; 0x3d
  402be0:	2068      	movs	r0, #104	; 0x68
  402be2:	4c6b      	ldr	r4, [pc, #428]	; (402d90 <TC1_Handler+0x1e4>)
  402be4:	47a0      	blx	r4
  402be6:	4603      	mov	r3, r0
  402be8:	b2da      	uxtb	r2, r3
  402bea:	4b6a      	ldr	r3, [pc, #424]	; (402d94 <TC1_Handler+0x1e8>)
  402bec:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accYLow,  1);
  402bee:	2301      	movs	r3, #1
  402bf0:	4a6b      	ldr	r2, [pc, #428]	; (402da0 <TC1_Handler+0x1f4>)
  402bf2:	2140      	movs	r1, #64	; 0x40
  402bf4:	2068      	movs	r0, #104	; 0x68
  402bf6:	4c66      	ldr	r4, [pc, #408]	; (402d90 <TC1_Handler+0x1e4>)
  402bf8:	47a0      	blx	r4
  402bfa:	4603      	mov	r3, r0
  402bfc:	b2da      	uxtb	r2, r3
  402bfe:	4b65      	ldr	r3, [pc, #404]	; (402d94 <TC1_Handler+0x1e8>)
  402c00:	701a      	strb	r2, [r3, #0]
		
	// Le valor do acc z HIGH e Low
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &accZHigh, 1);
  402c02:	2301      	movs	r3, #1
  402c04:	4a67      	ldr	r2, [pc, #412]	; (402da4 <TC1_Handler+0x1f8>)
  402c06:	213f      	movs	r1, #63	; 0x3f
  402c08:	2068      	movs	r0, #104	; 0x68
  402c0a:	4c61      	ldr	r4, [pc, #388]	; (402d90 <TC1_Handler+0x1e4>)
  402c0c:	47a0      	blx	r4
  402c0e:	4603      	mov	r3, r0
  402c10:	b2da      	uxtb	r2, r3
  402c12:	4b60      	ldr	r3, [pc, #384]	; (402d94 <TC1_Handler+0x1e8>)
  402c14:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accZLow,  1);
  402c16:	2301      	movs	r3, #1
  402c18:	4a63      	ldr	r2, [pc, #396]	; (402da8 <TC1_Handler+0x1fc>)
  402c1a:	2140      	movs	r1, #64	; 0x40
  402c1c:	2068      	movs	r0, #104	; 0x68
  402c1e:	4c5c      	ldr	r4, [pc, #368]	; (402d90 <TC1_Handler+0x1e4>)
  402c20:	47a0      	blx	r4
  402c22:	4603      	mov	r3, r0
  402c24:	b2da      	uxtb	r2, r3
  402c26:	4b5b      	ldr	r3, [pc, #364]	; (402d94 <TC1_Handler+0x1e8>)
  402c28:	701a      	strb	r2, [r3, #0]
		
	// Dados so do tipo complemento de dois
	accX = (accXHigh << 8) | (accXLow << 0);
  402c2a:	4b58      	ldr	r3, [pc, #352]	; (402d8c <TC1_Handler+0x1e0>)
  402c2c:	781b      	ldrb	r3, [r3, #0]
  402c2e:	b2db      	uxtb	r3, r3
  402c30:	021b      	lsls	r3, r3, #8
  402c32:	b21a      	sxth	r2, r3
  402c34:	4b58      	ldr	r3, [pc, #352]	; (402d98 <TC1_Handler+0x1ec>)
  402c36:	781b      	ldrb	r3, [r3, #0]
  402c38:	b2db      	uxtb	r3, r3
  402c3a:	b21b      	sxth	r3, r3
  402c3c:	4313      	orrs	r3, r2
  402c3e:	b21a      	sxth	r2, r3
  402c40:	4b5a      	ldr	r3, [pc, #360]	; (402dac <TC1_Handler+0x200>)
  402c42:	801a      	strh	r2, [r3, #0]
	accY = (accYHigh << 8) | (accYLow << 0);
  402c44:	4b55      	ldr	r3, [pc, #340]	; (402d9c <TC1_Handler+0x1f0>)
  402c46:	781b      	ldrb	r3, [r3, #0]
  402c48:	b2db      	uxtb	r3, r3
  402c4a:	021b      	lsls	r3, r3, #8
  402c4c:	b21a      	sxth	r2, r3
  402c4e:	4b54      	ldr	r3, [pc, #336]	; (402da0 <TC1_Handler+0x1f4>)
  402c50:	781b      	ldrb	r3, [r3, #0]
  402c52:	b2db      	uxtb	r3, r3
  402c54:	b21b      	sxth	r3, r3
  402c56:	4313      	orrs	r3, r2
  402c58:	b21a      	sxth	r2, r3
  402c5a:	4b55      	ldr	r3, [pc, #340]	; (402db0 <TC1_Handler+0x204>)
  402c5c:	801a      	strh	r2, [r3, #0]
	accZ = (accZHigh << 8) | (accZLow << 0);
  402c5e:	4b51      	ldr	r3, [pc, #324]	; (402da4 <TC1_Handler+0x1f8>)
  402c60:	781b      	ldrb	r3, [r3, #0]
  402c62:	b2db      	uxtb	r3, r3
  402c64:	021b      	lsls	r3, r3, #8
  402c66:	b21a      	sxth	r2, r3
  402c68:	4b4f      	ldr	r3, [pc, #316]	; (402da8 <TC1_Handler+0x1fc>)
  402c6a:	781b      	ldrb	r3, [r3, #0]
  402c6c:	b2db      	uxtb	r3, r3
  402c6e:	b21b      	sxth	r3, r3
  402c70:	4313      	orrs	r3, r2
  402c72:	b21a      	sxth	r2, r3
  402c74:	4b4f      	ldr	r3, [pc, #316]	; (402db4 <TC1_Handler+0x208>)
  402c76:	801a      	strh	r2, [r3, #0]
	
	new_accX = (((float) (accX^2)) * 0.00000000000061f);
  402c78:	4b4c      	ldr	r3, [pc, #304]	; (402dac <TC1_Handler+0x200>)
  402c7a:	f9b3 3000 	ldrsh.w	r3, [r3]
  402c7e:	f083 0302 	eor.w	r3, r3, #2
  402c82:	b21b      	sxth	r3, r3
  402c84:	ee07 3a90 	vmov	s15, r3
  402c88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  402c8c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 402db8 <TC1_Handler+0x20c>
  402c90:	ee67 7a87 	vmul.f32	s15, s15, s14
  402c94:	4b49      	ldr	r3, [pc, #292]	; (402dbc <TC1_Handler+0x210>)
  402c96:	edc3 7a00 	vstr	s15, [r3]
	new_accY = (((float) (accY^2)) * 0.00000000000061f);
  402c9a:	4b45      	ldr	r3, [pc, #276]	; (402db0 <TC1_Handler+0x204>)
  402c9c:	f9b3 3000 	ldrsh.w	r3, [r3]
  402ca0:	f083 0302 	eor.w	r3, r3, #2
  402ca4:	b21b      	sxth	r3, r3
  402ca6:	ee07 3a90 	vmov	s15, r3
  402caa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  402cae:	ed9f 7a42 	vldr	s14, [pc, #264]	; 402db8 <TC1_Handler+0x20c>
  402cb2:	ee67 7a87 	vmul.f32	s15, s15, s14
  402cb6:	4b42      	ldr	r3, [pc, #264]	; (402dc0 <TC1_Handler+0x214>)
  402cb8:	edc3 7a00 	vstr	s15, [r3]
	new_accZ = (((float) (accZ^2)) * 0.00000000000061f);
  402cbc:	4b3d      	ldr	r3, [pc, #244]	; (402db4 <TC1_Handler+0x208>)
  402cbe:	f9b3 3000 	ldrsh.w	r3, [r3]
  402cc2:	f083 0302 	eor.w	r3, r3, #2
  402cc6:	b21b      	sxth	r3, r3
  402cc8:	ee07 3a90 	vmov	s15, r3
  402ccc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  402cd0:	ed9f 7a39 	vldr	s14, [pc, #228]	; 402db8 <TC1_Handler+0x20c>
  402cd4:	ee67 7a87 	vmul.f32	s15, s15, s14
  402cd8:	4b3a      	ldr	r3, [pc, #232]	; (402dc4 <TC1_Handler+0x218>)
  402cda:	edc3 7a00 	vstr	s15, [r3]
		
	printf("x/y/z : %d / %d / %d \n", ((int)new_accX), ((int)new_accY), ((int) new_accZ));
  402cde:	4b37      	ldr	r3, [pc, #220]	; (402dbc <TC1_Handler+0x210>)
  402ce0:	edd3 7a00 	vldr	s15, [r3]
  402ce4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
  402ce8:	4b35      	ldr	r3, [pc, #212]	; (402dc0 <TC1_Handler+0x214>)
  402cea:	edd3 7a00 	vldr	s15, [r3]
  402cee:	eefd 6ae7 	vcvt.s32.f32	s13, s15
  402cf2:	4b34      	ldr	r3, [pc, #208]	; (402dc4 <TC1_Handler+0x218>)
  402cf4:	edd3 7a00 	vldr	s15, [r3]
  402cf8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  402cfc:	ee17 3a90 	vmov	r3, s15
  402d00:	ee16 2a90 	vmov	r2, s13
  402d04:	ee17 1a10 	vmov	r1, s14
  402d08:	482f      	ldr	r0, [pc, #188]	; (402dc8 <TC1_Handler+0x21c>)
  402d0a:	4c30      	ldr	r4, [pc, #192]	; (402dcc <TC1_Handler+0x220>)
  402d0c:	47a0      	blx	r4
		
	float modulo;
	modulo = (sqrt(new_accX+new_accY+new_accZ));
  402d0e:	4b2b      	ldr	r3, [pc, #172]	; (402dbc <TC1_Handler+0x210>)
  402d10:	ed93 7a00 	vldr	s14, [r3]
  402d14:	4b2a      	ldr	r3, [pc, #168]	; (402dc0 <TC1_Handler+0x214>)
  402d16:	edd3 7a00 	vldr	s15, [r3]
  402d1a:	ee37 7a27 	vadd.f32	s14, s14, s15
  402d1e:	4b29      	ldr	r3, [pc, #164]	; (402dc4 <TC1_Handler+0x218>)
  402d20:	edd3 7a00 	vldr	s15, [r3]
  402d24:	ee77 7a27 	vadd.f32	s15, s14, s15
  402d28:	4b29      	ldr	r3, [pc, #164]	; (402dd0 <TC1_Handler+0x224>)
  402d2a:	ee17 0a90 	vmov	r0, s15
  402d2e:	4798      	blx	r3
  402d30:	4603      	mov	r3, r0
  402d32:	460c      	mov	r4, r1
  402d34:	4618      	mov	r0, r3
  402d36:	4621      	mov	r1, r4
  402d38:	4b26      	ldr	r3, [pc, #152]	; (402dd4 <TC1_Handler+0x228>)
  402d3a:	4798      	blx	r3
  402d3c:	460a      	mov	r2, r1
  402d3e:	4601      	mov	r1, r0
  402d40:	4b25      	ldr	r3, [pc, #148]	; (402dd8 <TC1_Handler+0x22c>)
  402d42:	4608      	mov	r0, r1
  402d44:	4611      	mov	r1, r2
  402d46:	4798      	blx	r3
  402d48:	4603      	mov	r3, r0
  402d4a:	607b      	str	r3, [r7, #4]
	printf("%d \n",((int)modulo));
  402d4c:	edd7 7a01 	vldr	s15, [r7, #4]
  402d50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  402d54:	ee17 1a90 	vmov	r1, s15
  402d58:	4820      	ldr	r0, [pc, #128]	; (402ddc <TC1_Handler+0x230>)
  402d5a:	4b1c      	ldr	r3, [pc, #112]	; (402dcc <TC1_Handler+0x220>)
  402d5c:	4798      	blx	r3
	pin_toggle(LED_PIO, LED_PIN_MASK);
  402d5e:	f44f 7180 	mov.w	r1, #256	; 0x100
  402d62:	481f      	ldr	r0, [pc, #124]	; (402de0 <TC1_Handler+0x234>)
  402d64:	4b1f      	ldr	r3, [pc, #124]	; (402de4 <TC1_Handler+0x238>)
  402d66:	4798      	blx	r3
	//delay_ms(100);
		
	sprintf(bufferTX, "%d \n", modulo);
  402d68:	4b19      	ldr	r3, [pc, #100]	; (402dd0 <TC1_Handler+0x224>)
  402d6a:	6878      	ldr	r0, [r7, #4]
  402d6c:	4798      	blx	r3
  402d6e:	4603      	mov	r3, r0
  402d70:	460c      	mov	r4, r1
  402d72:	461a      	mov	r2, r3
  402d74:	4623      	mov	r3, r4
  402d76:	4919      	ldr	r1, [pc, #100]	; (402ddc <TC1_Handler+0x230>)
  402d78:	481b      	ldr	r0, [pc, #108]	; (402de8 <TC1_Handler+0x23c>)
  402d7a:	4c1c      	ldr	r4, [pc, #112]	; (402dec <TC1_Handler+0x240>)
  402d7c:	47a0      	blx	r4
	
	usart_putString(bufferTX);
  402d7e:	481a      	ldr	r0, [pc, #104]	; (402de8 <TC1_Handler+0x23c>)
  402d80:	4b1b      	ldr	r3, [pc, #108]	; (402df0 <TC1_Handler+0x244>)
  402d82:	4798      	blx	r3

}
  402d84:	bf00      	nop
  402d86:	370c      	adds	r7, #12
  402d88:	46bd      	mov	sp, r7
  402d8a:	bd90      	pop	{r4, r7, pc}
  402d8c:	20400a00 	.word	0x20400a00
  402d90:	004006ed 	.word	0x004006ed
  402d94:	20400999 	.word	0x20400999
  402d98:	2040099a 	.word	0x2040099a
  402d9c:	20400998 	.word	0x20400998
  402da0:	20400984 	.word	0x20400984
  402da4:	20400990 	.word	0x20400990
  402da8:	2040099b 	.word	0x2040099b
  402dac:	20400a6a 	.word	0x20400a6a
  402db0:	20400a68 	.word	0x20400a68
  402db4:	20400992 	.word	0x20400992
  402db8:	2b2bb322 	.word	0x2b2bb322
  402dbc:	20400988 	.word	0x20400988
  402dc0:	20400994 	.word	0x20400994
  402dc4:	20400a6c 	.word	0x20400a6c
  402dc8:	00409b5c 	.word	0x00409b5c
  402dcc:	00403cf1 	.word	0x00403cf1
  402dd0:	004035ed 	.word	0x004035ed
  402dd4:	004030e9 	.word	0x004030e9
  402dd8:	00403bf5 	.word	0x00403bf5
  402ddc:	00409b74 	.word	0x00409b74
  402de0:	400e1200 	.word	0x400e1200
  402de4:	00402df5 	.word	0x00402df5
  402de8:	20400a04 	.word	0x20400a04
  402dec:	00403f15 	.word	0x00403f15
  402df0:	00400505 	.word	0x00400505

00402df4 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  402df4:	b580      	push	{r7, lr}
  402df6:	b082      	sub	sp, #8
  402df8:	af00      	add	r7, sp, #0
  402dfa:	6078      	str	r0, [r7, #4]
  402dfc:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  402dfe:	6839      	ldr	r1, [r7, #0]
  402e00:	6878      	ldr	r0, [r7, #4]
  402e02:	4b09      	ldr	r3, [pc, #36]	; (402e28 <pin_toggle+0x34>)
  402e04:	4798      	blx	r3
  402e06:	4603      	mov	r3, r0
  402e08:	2b00      	cmp	r3, #0
  402e0a:	d004      	beq.n	402e16 <pin_toggle+0x22>
		pio_clear(pio, mask);
  402e0c:	6839      	ldr	r1, [r7, #0]
  402e0e:	6878      	ldr	r0, [r7, #4]
  402e10:	4b06      	ldr	r3, [pc, #24]	; (402e2c <pin_toggle+0x38>)
  402e12:	4798      	blx	r3
	else
		pio_set(pio,mask);
}
  402e14:	e003      	b.n	402e1e <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
	if(pio_get_output_data_status(pio, mask))
		pio_clear(pio, mask);
	else
		pio_set(pio,mask);
  402e16:	6839      	ldr	r1, [r7, #0]
  402e18:	6878      	ldr	r0, [r7, #4]
  402e1a:	4b05      	ldr	r3, [pc, #20]	; (402e30 <pin_toggle+0x3c>)
  402e1c:	4798      	blx	r3
}
  402e1e:	bf00      	nop
  402e20:	3708      	adds	r7, #8
  402e22:	46bd      	mov	sp, r7
  402e24:	bd80      	pop	{r7, pc}
  402e26:	bf00      	nop
  402e28:	0040134d 	.word	0x0040134d
  402e2c:	0040113d 	.word	0x0040113d
  402e30:	00401121 	.word	0x00401121

00402e34 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402e34:	b590      	push	{r4, r7, lr}
  402e36:	b083      	sub	sp, #12
  402e38:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  402e3a:	200a      	movs	r0, #10
  402e3c:	4b10      	ldr	r3, [pc, #64]	; (402e80 <BUT_init+0x4c>)
  402e3e:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402e40:	2209      	movs	r2, #9
  402e42:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402e46:	480f      	ldr	r0, [pc, #60]	; (402e84 <BUT_init+0x50>)
  402e48:	4b0f      	ldr	r3, [pc, #60]	; (402e88 <BUT_init+0x54>)
  402e4a:	4798      	blx	r3
    
	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  402e4c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402e50:	480c      	ldr	r0, [pc, #48]	; (402e84 <BUT_init+0x50>)
  402e52:	4b0e      	ldr	r3, [pc, #56]	; (402e8c <BUT_init+0x58>)
  402e54:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  402e56:	4b0e      	ldr	r3, [pc, #56]	; (402e90 <BUT_init+0x5c>)
  402e58:	9300      	str	r3, [sp, #0]
  402e5a:	2350      	movs	r3, #80	; 0x50
  402e5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402e60:	210a      	movs	r1, #10
  402e62:	4808      	ldr	r0, [pc, #32]	; (402e84 <BUT_init+0x50>)
  402e64:	4c0b      	ldr	r4, [pc, #44]	; (402e94 <BUT_init+0x60>)
  402e66:	47a0      	blx	r4
    
	/* habilita interrupco do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  402e68:	200a      	movs	r0, #10
  402e6a:	4b0b      	ldr	r3, [pc, #44]	; (402e98 <BUT_init+0x64>)
  402e6c:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  402e6e:	2101      	movs	r1, #1
  402e70:	200a      	movs	r0, #10
  402e72:	4b0a      	ldr	r3, [pc, #40]	; (402e9c <BUT_init+0x68>)
  402e74:	4798      	blx	r3
};
  402e76:	bf00      	nop
  402e78:	3704      	adds	r7, #4
  402e7a:	46bd      	mov	sp, r7
  402e7c:	bd90      	pop	{r4, r7, pc}
  402e7e:	bf00      	nop
  402e80:	004018d9 	.word	0x004018d9
  402e84:	400e0e00 	.word	0x400e0e00
  402e88:	00401269 	.word	0x00401269
  402e8c:	004013e1 	.word	0x004013e1
  402e90:	00402b41 	.word	0x00402b41
  402e94:	004014fd 	.word	0x004014fd
  402e98:	00402601 	.word	0x00402601
  402e9c:	00402635 	.word	0x00402635

00402ea0 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402ea0:	b590      	push	{r4, r7, lr}
  402ea2:	b085      	sub	sp, #20
  402ea4:	af02      	add	r7, sp, #8
  402ea6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(LED_PIO_ID);
  402ea8:	200c      	movs	r0, #12
  402eaa:	4b07      	ldr	r3, [pc, #28]	; (402ec8 <LED_init+0x28>)
  402eac:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  402eae:	687a      	ldr	r2, [r7, #4]
  402eb0:	2300      	movs	r3, #0
  402eb2:	9300      	str	r3, [sp, #0]
  402eb4:	2300      	movs	r3, #0
  402eb6:	f44f 7180 	mov.w	r1, #256	; 0x100
  402eba:	4804      	ldr	r0, [pc, #16]	; (402ecc <LED_init+0x2c>)
  402ebc:	4c04      	ldr	r4, [pc, #16]	; (402ed0 <LED_init+0x30>)
  402ebe:	47a0      	blx	r4
};
  402ec0:	bf00      	nop
  402ec2:	370c      	adds	r7, #12
  402ec4:	46bd      	mov	sp, r7
  402ec6:	bd90      	pop	{r4, r7, pc}
  402ec8:	004018d9 	.word	0x004018d9
  402ecc:	400e1200 	.word	0x400e1200
  402ed0:	004012e9 	.word	0x004012e9

00402ed4 <TC1_init>:

void TC1_init(void){
  402ed4:	b590      	push	{r4, r7, lr}
  402ed6:	b087      	sub	sp, #28
  402ed8:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402eda:	4b18      	ldr	r3, [pc, #96]	; (402f3c <TC1_init+0x68>)
  402edc:	4798      	blx	r3
  402ede:	60f8      	str	r0, [r7, #12]
	
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC1);
  402ee0:	2018      	movs	r0, #24
  402ee2:	4b17      	ldr	r3, [pc, #92]	; (402f40 <TC1_init+0x6c>)
  402ee4:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402ee6:	1d39      	adds	r1, r7, #4
  402ee8:	f107 0208 	add.w	r2, r7, #8
  402eec:	68fb      	ldr	r3, [r7, #12]
  402eee:	9300      	str	r3, [sp, #0]
  402ef0:	460b      	mov	r3, r1
  402ef2:	68f9      	ldr	r1, [r7, #12]
  402ef4:	2001      	movs	r0, #1
  402ef6:	4c13      	ldr	r4, [pc, #76]	; (402f44 <TC1_init+0x70>)
  402ef8:	47a0      	blx	r4
	tc_init(TC0, 1, ul_tcclks | TC_CMR_CPCTRG);
  402efa:	687b      	ldr	r3, [r7, #4]
  402efc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  402f00:	461a      	mov	r2, r3
  402f02:	2101      	movs	r1, #1
  402f04:	4810      	ldr	r0, [pc, #64]	; (402f48 <TC1_init+0x74>)
  402f06:	4b11      	ldr	r3, [pc, #68]	; (402f4c <TC1_init+0x78>)
  402f08:	4798      	blx	r3
	tc_write_rc(TC0, 1, (ul_sysclk / ul_div) / FREQ);
  402f0a:	68bb      	ldr	r3, [r7, #8]
  402f0c:	68fa      	ldr	r2, [r7, #12]
  402f0e:	fbb2 f3f3 	udiv	r3, r2, r3
  402f12:	461a      	mov	r2, r3
  402f14:	2101      	movs	r1, #1
  402f16:	480c      	ldr	r0, [pc, #48]	; (402f48 <TC1_init+0x74>)
  402f18:	4b0d      	ldr	r3, [pc, #52]	; (402f50 <TC1_init+0x7c>)
  402f1a:	4798      	blx	r3

	/* Configura e ativa interrupco no TC canal 0 */
	NVIC_EnableIRQ((IRQn_Type) ID_TC1);
  402f1c:	2018      	movs	r0, #24
  402f1e:	4b0d      	ldr	r3, [pc, #52]	; (402f54 <TC1_init+0x80>)
  402f20:	4798      	blx	r3
	tc_enable_interrupt(TC0, 1, TC_IER_CPCS);
  402f22:	2210      	movs	r2, #16
  402f24:	2101      	movs	r1, #1
  402f26:	4808      	ldr	r0, [pc, #32]	; (402f48 <TC1_init+0x74>)
  402f28:	4b0b      	ldr	r3, [pc, #44]	; (402f58 <TC1_init+0x84>)
  402f2a:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC0, 1);
  402f2c:	2101      	movs	r1, #1
  402f2e:	4806      	ldr	r0, [pc, #24]	; (402f48 <TC1_init+0x74>)
  402f30:	4b0a      	ldr	r3, [pc, #40]	; (402f5c <TC1_init+0x88>)
  402f32:	4798      	blx	r3
}
  402f34:	bf00      	nop
  402f36:	3714      	adds	r7, #20
  402f38:	46bd      	mov	sp, r7
  402f3a:	bd90      	pop	{r4, r7, pc}
  402f3c:	0040271d 	.word	0x0040271d
  402f40:	004018d9 	.word	0x004018d9
  402f44:	00401a0d 	.word	0x00401a0d
  402f48:	4000c000 	.word	0x4000c000
  402f4c:	0040195d 	.word	0x0040195d
  402f50:	004019bd 	.word	0x004019bd
  402f54:	00402601 	.word	0x00402601
  402f58:	004019e5 	.word	0x004019e5
  402f5c:	00401999 	.word	0x00401999

00402f60 <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  402f60:	b590      	push	{r4, r7, lr}
  402f62:	b085      	sub	sp, #20
  402f64:	af00      	add	r7, sp, #0

	/* Configura USART1 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  402f66:	200b      	movs	r0, #11
  402f68:	4b15      	ldr	r3, [pc, #84]	; (402fc0 <configure_console+0x60>)
  402f6a:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOA);
  402f6c:	200a      	movs	r0, #10
  402f6e:	4b14      	ldr	r3, [pc, #80]	; (402fc0 <configure_console+0x60>)
  402f70:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  402f72:	2210      	movs	r2, #16
  402f74:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402f78:	4812      	ldr	r0, [pc, #72]	; (402fc4 <configure_console+0x64>)
  402f7a:	4b13      	ldr	r3, [pc, #76]	; (402fc8 <configure_console+0x68>)
  402f7c:	4798      	blx	r3
	pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  402f7e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402f82:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f86:	4811      	ldr	r0, [pc, #68]	; (402fcc <configure_console+0x6c>)
  402f88:	4b0f      	ldr	r3, [pc, #60]	; (402fc8 <configure_console+0x68>)
  402f8a:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402f8c:	4a10      	ldr	r2, [pc, #64]	; (402fd0 <configure_console+0x70>)
  402f8e:	4b10      	ldr	r3, [pc, #64]	; (402fd0 <configure_console+0x70>)
  402f90:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402f94:	f043 0310 	orr.w	r3, r3, #16
  402f98:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  402f9c:	4b0d      	ldr	r3, [pc, #52]	; (402fd4 <configure_console+0x74>)
  402f9e:	463c      	mov	r4, r7
  402fa0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402fa2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  402fa6:	200e      	movs	r0, #14
  402fa8:	4b05      	ldr	r3, [pc, #20]	; (402fc0 <configure_console+0x60>)
  402faa:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  402fac:	463b      	mov	r3, r7
  402fae:	4619      	mov	r1, r3
  402fb0:	4809      	ldr	r0, [pc, #36]	; (402fd8 <configure_console+0x78>)
  402fb2:	4b0a      	ldr	r3, [pc, #40]	; (402fdc <configure_console+0x7c>)
  402fb4:	4798      	blx	r3
}
  402fb6:	bf00      	nop
  402fb8:	3714      	adds	r7, #20
  402fba:	46bd      	mov	sp, r7
  402fbc:	bd90      	pop	{r4, r7, pc}
  402fbe:	bf00      	nop
  402fc0:	00402745 	.word	0x00402745
  402fc4:	400e1000 	.word	0x400e1000
  402fc8:	00401159 	.word	0x00401159
  402fcc:	400e0e00 	.word	0x400e0e00
  402fd0:	40088000 	.word	0x40088000
  402fd4:	00409b7c 	.word	0x00409b7c
  402fd8:	40028000 	.word	0x40028000
  402fdc:	00402ad9 	.word	0x00402ad9

00402fe0 <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402fe0:	b598      	push	{r3, r4, r7, lr}
  402fe2:	af00      	add	r7, sp, #0

  
	

	/* Initialize the SAM system */
	sysclk_init();
  402fe4:	4b2b      	ldr	r3, [pc, #172]	; (403094 <main+0xb4>)
  402fe6:	4798      	blx	r3
	board_init();
  402fe8:	4b2b      	ldr	r3, [pc, #172]	; (403098 <main+0xb8>)
  402fea:	4798      	blx	r3
   
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402fec:	4b2b      	ldr	r3, [pc, #172]	; (40309c <main+0xbc>)
  402fee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402ff2:	605a      	str	r2, [r3, #4]
  
	/* Inicializa com serial com PC*/
	configure_console();
  402ff4:	4b2a      	ldr	r3, [pc, #168]	; (4030a0 <main+0xc0>)
  402ff6:	4798      	blx	r3
  
	/* Configura Leds */
	LED_init(1);
  402ff8:	2001      	movs	r0, #1
  402ffa:	4b2a      	ldr	r3, [pc, #168]	; (4030a4 <main+0xc4>)
  402ffc:	4798      	blx	r3
  
	/* Configura os botes */
	BUT_init();  
  402ffe:	4b2a      	ldr	r3, [pc, #168]	; (4030a8 <main+0xc8>)
  403000:	4798      	blx	r3
  
	/* Configura USART0 para comunicacao com o HM-10 */
	USART0_init();
  403002:	4b2a      	ldr	r3, [pc, #168]	; (4030ac <main+0xcc>)
  403004:	4798      	blx	r3
	/************************************************************************/
	/* MPU                                                                  */
	/************************************************************************/
  
	/* Inicializa i2c */
	printf("Inicializando bus i2c \n");
  403006:	482a      	ldr	r0, [pc, #168]	; (4030b0 <main+0xd0>)
  403008:	4b2a      	ldr	r3, [pc, #168]	; (4030b4 <main+0xd4>)
  40300a:	4798      	blx	r3
	mcu6050_i2c_bus_init();
  40300c:	4b2a      	ldr	r3, [pc, #168]	; (4030b8 <main+0xd8>)
  40300e:	4798      	blx	r3
  
	// Verifica MPU
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  403010:	2301      	movs	r3, #1
  403012:	4a2a      	ldr	r2, [pc, #168]	; (4030bc <main+0xdc>)
  403014:	2175      	movs	r1, #117	; 0x75
  403016:	2068      	movs	r0, #104	; 0x68
  403018:	4c29      	ldr	r4, [pc, #164]	; (4030c0 <main+0xe0>)
  40301a:	47a0      	blx	r4
  40301c:	4603      	mov	r3, r0
  40301e:	b2da      	uxtb	r2, r3
  403020:	4b28      	ldr	r3, [pc, #160]	; (4030c4 <main+0xe4>)
  403022:	701a      	strb	r2, [r3, #0]
	if(rtn != TWIHS_SUCCESS){
  403024:	4b27      	ldr	r3, [pc, #156]	; (4030c4 <main+0xe4>)
  403026:	781b      	ldrb	r3, [r3, #0]
  403028:	2b00      	cmp	r3, #0
  40302a:	d002      	beq.n	403032 <main+0x52>
		printf("[ERRO] [i2c] [read] \n");
  40302c:	4826      	ldr	r0, [pc, #152]	; (4030c8 <main+0xe8>)
  40302e:	4b21      	ldr	r3, [pc, #132]	; (4030b4 <main+0xd4>)
  403030:	4798      	blx	r3
	}
  
	// Por algum motivo a primeira leitura  errada.
	if(bufferRX[0] != 0x68){
  403032:	4b22      	ldr	r3, [pc, #136]	; (4030bc <main+0xdc>)
  403034:	781b      	ldrb	r3, [r3, #0]
  403036:	2b68      	cmp	r3, #104	; 0x68
  403038:	d005      	beq.n	403046 <main+0x66>
		printf("[ERRO] [mcu] [Wrong device] [0x%2X] \n", bufferRX[0]);
  40303a:	4b20      	ldr	r3, [pc, #128]	; (4030bc <main+0xdc>)
  40303c:	781b      	ldrb	r3, [r3, #0]
  40303e:	4619      	mov	r1, r3
  403040:	4822      	ldr	r0, [pc, #136]	; (4030cc <main+0xec>)
  403042:	4b1c      	ldr	r3, [pc, #112]	; (4030b4 <main+0xd4>)
  403044:	4798      	blx	r3
	}
 
	// Set Clock source
	bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  403046:	4b22      	ldr	r3, [pc, #136]	; (4030d0 <main+0xf0>)
  403048:	2201      	movs	r2, #1
  40304a:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  40304c:	2301      	movs	r3, #1
  40304e:	4a20      	ldr	r2, [pc, #128]	; (4030d0 <main+0xf0>)
  403050:	216b      	movs	r1, #107	; 0x6b
  403052:	2068      	movs	r0, #104	; 0x68
  403054:	4c1f      	ldr	r4, [pc, #124]	; (4030d4 <main+0xf4>)
  403056:	47a0      	blx	r4
  403058:	4603      	mov	r3, r0
  40305a:	b2da      	uxtb	r2, r3
  40305c:	4b19      	ldr	r3, [pc, #100]	; (4030c4 <main+0xe4>)
  40305e:	701a      	strb	r2, [r3, #0]
	if(rtn != TWIHS_SUCCESS)
  403060:	4b18      	ldr	r3, [pc, #96]	; (4030c4 <main+0xe4>)
  403062:	781b      	ldrb	r3, [r3, #0]
  403064:	2b00      	cmp	r3, #0
  403066:	d002      	beq.n	40306e <main+0x8e>
		printf("[ERRO] [i2c] [write] \n");
  403068:	481b      	ldr	r0, [pc, #108]	; (4030d8 <main+0xf8>)
  40306a:	4b12      	ldr	r3, [pc, #72]	; (4030b4 <main+0xd4>)
  40306c:	4798      	blx	r3

	// Configura range acelerometro para operar com 2G
	bufferTX[0] = 0x00; // 2G
  40306e:	4b18      	ldr	r3, [pc, #96]	; (4030d0 <main+0xf0>)
  403070:	2200      	movs	r2, #0
  403072:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  403074:	2301      	movs	r3, #1
  403076:	4a16      	ldr	r2, [pc, #88]	; (4030d0 <main+0xf0>)
  403078:	211c      	movs	r1, #28
  40307a:	2068      	movs	r0, #104	; 0x68
  40307c:	4c15      	ldr	r4, [pc, #84]	; (4030d4 <main+0xf4>)
  40307e:	47a0      	blx	r4
  403080:	4603      	mov	r3, r0
  403082:	b2da      	uxtb	r2, r3
  403084:	4b0f      	ldr	r3, [pc, #60]	; (4030c4 <main+0xe4>)
  403086:	701a      	strb	r2, [r3, #0]
	rangePerDigit = 0.000061f ; // 2G 
  403088:	4b14      	ldr	r3, [pc, #80]	; (4030dc <main+0xfc>)
  40308a:	4a15      	ldr	r2, [pc, #84]	; (4030e0 <main+0x100>)
  40308c:	601a      	str	r2, [r3, #0]
	//uint32_t g = rangePerDigit/2;  
	
	TC1_init();    
  40308e:	4b15      	ldr	r3, [pc, #84]	; (4030e4 <main+0x104>)
  403090:	4798      	blx	r3
 
	while (1) {

	}
  403092:	e7fe      	b.n	403092 <main+0xb2>
  403094:	00400a51 	.word	0x00400a51
  403098:	00401021 	.word	0x00401021
  40309c:	400e1850 	.word	0x400e1850
  4030a0:	00402f61 	.word	0x00402f61
  4030a4:	00402ea1 	.word	0x00402ea1
  4030a8:	00402e35 	.word	0x00402e35
  4030ac:	00400475 	.word	0x00400475
  4030b0:	00409b8c 	.word	0x00409b8c
  4030b4:	00403cf1 	.word	0x00403cf1
  4030b8:	0040065d 	.word	0x0040065d
  4030bc:	2040099c 	.word	0x2040099c
  4030c0:	004006ed 	.word	0x004006ed
  4030c4:	20400999 	.word	0x20400999
  4030c8:	00409ba4 	.word	0x00409ba4
  4030cc:	00409bbc 	.word	0x00409bbc
  4030d0:	20400a04 	.word	0x20400a04
  4030d4:	00400699 	.word	0x00400699
  4030d8:	00409be4 	.word	0x00409be4
  4030dc:	2040098c 	.word	0x2040098c
  4030e0:	387fda40 	.word	0x387fda40
  4030e4:	00402ed5 	.word	0x00402ed5

004030e8 <sqrt>:
  4030e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030ec:	b08b      	sub	sp, #44	; 0x2c
  4030ee:	4604      	mov	r4, r0
  4030f0:	460d      	mov	r5, r1
  4030f2:	f000 f855 	bl	4031a0 <__ieee754_sqrt>
  4030f6:	4b28      	ldr	r3, [pc, #160]	; (403198 <sqrt+0xb0>)
  4030f8:	f993 a000 	ldrsb.w	sl, [r3]
  4030fc:	f1ba 3fff 	cmp.w	sl, #4294967295
  403100:	4606      	mov	r6, r0
  403102:	460f      	mov	r7, r1
  403104:	d012      	beq.n	40312c <sqrt+0x44>
  403106:	4622      	mov	r2, r4
  403108:	462b      	mov	r3, r5
  40310a:	4620      	mov	r0, r4
  40310c:	4629      	mov	r1, r5
  40310e:	f000 fd5b 	bl	403bc8 <__aeabi_dcmpun>
  403112:	4683      	mov	fp, r0
  403114:	b950      	cbnz	r0, 40312c <sqrt+0x44>
  403116:	f04f 0800 	mov.w	r8, #0
  40311a:	f04f 0900 	mov.w	r9, #0
  40311e:	4642      	mov	r2, r8
  403120:	464b      	mov	r3, r9
  403122:	4620      	mov	r0, r4
  403124:	4629      	mov	r1, r5
  403126:	f000 fd27 	bl	403b78 <__aeabi_dcmplt>
  40312a:	b920      	cbnz	r0, 403136 <sqrt+0x4e>
  40312c:	4630      	mov	r0, r6
  40312e:	4639      	mov	r1, r7
  403130:	b00b      	add	sp, #44	; 0x2c
  403132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403136:	4b19      	ldr	r3, [pc, #100]	; (40319c <sqrt+0xb4>)
  403138:	f8cd b020 	str.w	fp, [sp, #32]
  40313c:	2201      	movs	r2, #1
  40313e:	e9cd 4504 	strd	r4, r5, [sp, #16]
  403142:	e9cd 4502 	strd	r4, r5, [sp, #8]
  403146:	e88d 000c 	stmia.w	sp, {r2, r3}
  40314a:	f1ba 0f00 	cmp.w	sl, #0
  40314e:	d015      	beq.n	40317c <sqrt+0x94>
  403150:	4642      	mov	r2, r8
  403152:	464b      	mov	r3, r9
  403154:	4640      	mov	r0, r8
  403156:	4649      	mov	r1, r9
  403158:	f000 fbc6 	bl	4038e8 <__aeabi_ddiv>
  40315c:	f1ba 0f02 	cmp.w	sl, #2
  403160:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403164:	d10c      	bne.n	403180 <sqrt+0x98>
  403166:	f000 fd95 	bl	403c94 <__errno>
  40316a:	2321      	movs	r3, #33	; 0x21
  40316c:	6003      	str	r3, [r0, #0]
  40316e:	9b08      	ldr	r3, [sp, #32]
  403170:	b963      	cbnz	r3, 40318c <sqrt+0xa4>
  403172:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403176:	b00b      	add	sp, #44	; 0x2c
  403178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40317c:	e9cd 8906 	strd	r8, r9, [sp, #24]
  403180:	4668      	mov	r0, sp
  403182:	f000 f8cd 	bl	403320 <matherr>
  403186:	2800      	cmp	r0, #0
  403188:	d1f1      	bne.n	40316e <sqrt+0x86>
  40318a:	e7ec      	b.n	403166 <sqrt+0x7e>
  40318c:	f000 fd82 	bl	403c94 <__errno>
  403190:	9b08      	ldr	r3, [sp, #32]
  403192:	6003      	str	r3, [r0, #0]
  403194:	e7ed      	b.n	403172 <sqrt+0x8a>
  403196:	bf00      	nop
  403198:	20400008 	.word	0x20400008
  40319c:	00409bfc 	.word	0x00409bfc

004031a0 <__ieee754_sqrt>:
  4031a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4031a4:	4e5d      	ldr	r6, [pc, #372]	; (40331c <__ieee754_sqrt+0x17c>)
  4031a6:	46b6      	mov	lr, r6
  4031a8:	400e      	ands	r6, r1
  4031aa:	4576      	cmp	r6, lr
  4031ac:	460c      	mov	r4, r1
  4031ae:	4605      	mov	r5, r0
  4031b0:	f000 8095 	beq.w	4032de <__ieee754_sqrt+0x13e>
  4031b4:	2900      	cmp	r1, #0
  4031b6:	460b      	mov	r3, r1
  4031b8:	4602      	mov	r2, r0
  4031ba:	dd73      	ble.n	4032a4 <__ieee754_sqrt+0x104>
  4031bc:	150f      	asrs	r7, r1, #20
  4031be:	d07e      	beq.n	4032be <__ieee754_sqrt+0x11e>
  4031c0:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  4031c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4031c8:	07f8      	lsls	r0, r7, #31
  4031ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4031ce:	d464      	bmi.n	40329a <__ieee754_sqrt+0xfa>
  4031d0:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  4031d4:	2600      	movs	r6, #0
  4031d6:	440b      	add	r3, r1
  4031d8:	107f      	asrs	r7, r7, #1
  4031da:	0052      	lsls	r2, r2, #1
  4031dc:	46b6      	mov	lr, r6
  4031de:	2016      	movs	r0, #22
  4031e0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4031e4:	eb0e 0401 	add.w	r4, lr, r1
  4031e8:	429c      	cmp	r4, r3
  4031ea:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  4031ee:	ea4f 0242 	mov.w	r2, r2, lsl #1
  4031f2:	dc03      	bgt.n	4031fc <__ieee754_sqrt+0x5c>
  4031f4:	1b1b      	subs	r3, r3, r4
  4031f6:	eb04 0e01 	add.w	lr, r4, r1
  4031fa:	440e      	add	r6, r1
  4031fc:	3801      	subs	r0, #1
  4031fe:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  403202:	ea4f 0151 	mov.w	r1, r1, lsr #1
  403206:	d1ed      	bne.n	4031e4 <__ieee754_sqrt+0x44>
  403208:	4684      	mov	ip, r0
  40320a:	2420      	movs	r4, #32
  40320c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403210:	e009      	b.n	403226 <__ieee754_sqrt+0x86>
  403212:	d020      	beq.n	403256 <__ieee754_sqrt+0xb6>
  403214:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  403218:	3c01      	subs	r4, #1
  40321a:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40321e:	442b      	add	r3, r5
  403220:	ea4f 0242 	mov.w	r2, r2, lsl #1
  403224:	d020      	beq.n	403268 <__ieee754_sqrt+0xc8>
  403226:	459e      	cmp	lr, r3
  403228:	eb01 050c 	add.w	r5, r1, ip
  40322c:	daf1      	bge.n	403212 <__ieee754_sqrt+0x72>
  40322e:	2d00      	cmp	r5, #0
  403230:	eb05 0c01 	add.w	ip, r5, r1
  403234:	db09      	blt.n	40324a <__ieee754_sqrt+0xaa>
  403236:	46f0      	mov	r8, lr
  403238:	4295      	cmp	r5, r2
  40323a:	ebce 0303 	rsb	r3, lr, r3
  40323e:	d900      	bls.n	403242 <__ieee754_sqrt+0xa2>
  403240:	3b01      	subs	r3, #1
  403242:	1b52      	subs	r2, r2, r5
  403244:	4408      	add	r0, r1
  403246:	46c6      	mov	lr, r8
  403248:	e7e4      	b.n	403214 <__ieee754_sqrt+0x74>
  40324a:	f1bc 0f00 	cmp.w	ip, #0
  40324e:	dbf2      	blt.n	403236 <__ieee754_sqrt+0x96>
  403250:	f10e 0801 	add.w	r8, lr, #1
  403254:	e7f0      	b.n	403238 <__ieee754_sqrt+0x98>
  403256:	4295      	cmp	r5, r2
  403258:	d817      	bhi.n	40328a <__ieee754_sqrt+0xea>
  40325a:	2d00      	cmp	r5, #0
  40325c:	eb05 0c01 	add.w	ip, r5, r1
  403260:	db47      	blt.n	4032f2 <__ieee754_sqrt+0x152>
  403262:	4698      	mov	r8, r3
  403264:	2300      	movs	r3, #0
  403266:	e7ec      	b.n	403242 <__ieee754_sqrt+0xa2>
  403268:	4313      	orrs	r3, r2
  40326a:	d110      	bne.n	40328e <__ieee754_sqrt+0xee>
  40326c:	0840      	lsrs	r0, r0, #1
  40326e:	1073      	asrs	r3, r6, #1
  403270:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  403274:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403278:	07f2      	lsls	r2, r6, #31
  40327a:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  40327e:	bf48      	it	mi
  403280:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  403284:	4649      	mov	r1, r9
  403286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40328a:	4673      	mov	r3, lr
  40328c:	e7c2      	b.n	403214 <__ieee754_sqrt+0x74>
  40328e:	1c41      	adds	r1, r0, #1
  403290:	d033      	beq.n	4032fa <__ieee754_sqrt+0x15a>
  403292:	f000 0301 	and.w	r3, r0, #1
  403296:	4418      	add	r0, r3
  403298:	e7e8      	b.n	40326c <__ieee754_sqrt+0xcc>
  40329a:	005b      	lsls	r3, r3, #1
  40329c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  4032a0:	0052      	lsls	r2, r2, #1
  4032a2:	e795      	b.n	4031d0 <__ieee754_sqrt+0x30>
  4032a4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4032a8:	4306      	orrs	r6, r0
  4032aa:	d0ec      	beq.n	403286 <__ieee754_sqrt+0xe6>
  4032ac:	bb69      	cbnz	r1, 40330a <__ieee754_sqrt+0x16a>
  4032ae:	460f      	mov	r7, r1
  4032b0:	0ad3      	lsrs	r3, r2, #11
  4032b2:	3f15      	subs	r7, #21
  4032b4:	0552      	lsls	r2, r2, #21
  4032b6:	2b00      	cmp	r3, #0
  4032b8:	d0fa      	beq.n	4032b0 <__ieee754_sqrt+0x110>
  4032ba:	02dd      	lsls	r5, r3, #11
  4032bc:	d420      	bmi.n	403300 <__ieee754_sqrt+0x160>
  4032be:	2100      	movs	r1, #0
  4032c0:	e000      	b.n	4032c4 <__ieee754_sqrt+0x124>
  4032c2:	4601      	mov	r1, r0
  4032c4:	005b      	lsls	r3, r3, #1
  4032c6:	02dc      	lsls	r4, r3, #11
  4032c8:	f101 0001 	add.w	r0, r1, #1
  4032cc:	d5f9      	bpl.n	4032c2 <__ieee754_sqrt+0x122>
  4032ce:	f1c0 0420 	rsb	r4, r0, #32
  4032d2:	fa22 f404 	lsr.w	r4, r2, r4
  4032d6:	4323      	orrs	r3, r4
  4032d8:	1a7f      	subs	r7, r7, r1
  4032da:	4082      	lsls	r2, r0
  4032dc:	e770      	b.n	4031c0 <__ieee754_sqrt+0x20>
  4032de:	4602      	mov	r2, r0
  4032e0:	460b      	mov	r3, r1
  4032e2:	f000 f9d7 	bl	403694 <__aeabi_dmul>
  4032e6:	462a      	mov	r2, r5
  4032e8:	4623      	mov	r3, r4
  4032ea:	f000 f821 	bl	403330 <__adddf3>
  4032ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4032f2:	f1bc 0f00 	cmp.w	ip, #0
  4032f6:	daab      	bge.n	403250 <__ieee754_sqrt+0xb0>
  4032f8:	e7b3      	b.n	403262 <__ieee754_sqrt+0xc2>
  4032fa:	3601      	adds	r6, #1
  4032fc:	4620      	mov	r0, r4
  4032fe:	e7b6      	b.n	40326e <__ieee754_sqrt+0xce>
  403300:	2420      	movs	r4, #32
  403302:	f04f 31ff 	mov.w	r1, #4294967295
  403306:	2000      	movs	r0, #0
  403308:	e7e3      	b.n	4032d2 <__ieee754_sqrt+0x132>
  40330a:	4602      	mov	r2, r0
  40330c:	460b      	mov	r3, r1
  40330e:	f000 f80d 	bl	40332c <__aeabi_dsub>
  403312:	4602      	mov	r2, r0
  403314:	460b      	mov	r3, r1
  403316:	f000 fae7 	bl	4038e8 <__aeabi_ddiv>
  40331a:	e7b4      	b.n	403286 <__ieee754_sqrt+0xe6>
  40331c:	7ff00000 	.word	0x7ff00000

00403320 <matherr>:
  403320:	2000      	movs	r0, #0
  403322:	4770      	bx	lr

00403324 <__aeabi_drsub>:
  403324:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403328:	e002      	b.n	403330 <__adddf3>
  40332a:	bf00      	nop

0040332c <__aeabi_dsub>:
  40332c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403330 <__adddf3>:
  403330:	b530      	push	{r4, r5, lr}
  403332:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403336:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40333a:	ea94 0f05 	teq	r4, r5
  40333e:	bf08      	it	eq
  403340:	ea90 0f02 	teqeq	r0, r2
  403344:	bf1f      	itttt	ne
  403346:	ea54 0c00 	orrsne.w	ip, r4, r0
  40334a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40334e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403352:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403356:	f000 80e2 	beq.w	40351e <__adddf3+0x1ee>
  40335a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40335e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403362:	bfb8      	it	lt
  403364:	426d      	neglt	r5, r5
  403366:	dd0c      	ble.n	403382 <__adddf3+0x52>
  403368:	442c      	add	r4, r5
  40336a:	ea80 0202 	eor.w	r2, r0, r2
  40336e:	ea81 0303 	eor.w	r3, r1, r3
  403372:	ea82 0000 	eor.w	r0, r2, r0
  403376:	ea83 0101 	eor.w	r1, r3, r1
  40337a:	ea80 0202 	eor.w	r2, r0, r2
  40337e:	ea81 0303 	eor.w	r3, r1, r3
  403382:	2d36      	cmp	r5, #54	; 0x36
  403384:	bf88      	it	hi
  403386:	bd30      	pophi	{r4, r5, pc}
  403388:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40338c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403390:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403394:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403398:	d002      	beq.n	4033a0 <__adddf3+0x70>
  40339a:	4240      	negs	r0, r0
  40339c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4033a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4033a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4033a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4033ac:	d002      	beq.n	4033b4 <__adddf3+0x84>
  4033ae:	4252      	negs	r2, r2
  4033b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4033b4:	ea94 0f05 	teq	r4, r5
  4033b8:	f000 80a7 	beq.w	40350a <__adddf3+0x1da>
  4033bc:	f1a4 0401 	sub.w	r4, r4, #1
  4033c0:	f1d5 0e20 	rsbs	lr, r5, #32
  4033c4:	db0d      	blt.n	4033e2 <__adddf3+0xb2>
  4033c6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4033ca:	fa22 f205 	lsr.w	r2, r2, r5
  4033ce:	1880      	adds	r0, r0, r2
  4033d0:	f141 0100 	adc.w	r1, r1, #0
  4033d4:	fa03 f20e 	lsl.w	r2, r3, lr
  4033d8:	1880      	adds	r0, r0, r2
  4033da:	fa43 f305 	asr.w	r3, r3, r5
  4033de:	4159      	adcs	r1, r3
  4033e0:	e00e      	b.n	403400 <__adddf3+0xd0>
  4033e2:	f1a5 0520 	sub.w	r5, r5, #32
  4033e6:	f10e 0e20 	add.w	lr, lr, #32
  4033ea:	2a01      	cmp	r2, #1
  4033ec:	fa03 fc0e 	lsl.w	ip, r3, lr
  4033f0:	bf28      	it	cs
  4033f2:	f04c 0c02 	orrcs.w	ip, ip, #2
  4033f6:	fa43 f305 	asr.w	r3, r3, r5
  4033fa:	18c0      	adds	r0, r0, r3
  4033fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403400:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403404:	d507      	bpl.n	403416 <__adddf3+0xe6>
  403406:	f04f 0e00 	mov.w	lr, #0
  40340a:	f1dc 0c00 	rsbs	ip, ip, #0
  40340e:	eb7e 0000 	sbcs.w	r0, lr, r0
  403412:	eb6e 0101 	sbc.w	r1, lr, r1
  403416:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40341a:	d31b      	bcc.n	403454 <__adddf3+0x124>
  40341c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403420:	d30c      	bcc.n	40343c <__adddf3+0x10c>
  403422:	0849      	lsrs	r1, r1, #1
  403424:	ea5f 0030 	movs.w	r0, r0, rrx
  403428:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40342c:	f104 0401 	add.w	r4, r4, #1
  403430:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403434:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403438:	f080 809a 	bcs.w	403570 <__adddf3+0x240>
  40343c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403440:	bf08      	it	eq
  403442:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403446:	f150 0000 	adcs.w	r0, r0, #0
  40344a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40344e:	ea41 0105 	orr.w	r1, r1, r5
  403452:	bd30      	pop	{r4, r5, pc}
  403454:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403458:	4140      	adcs	r0, r0
  40345a:	eb41 0101 	adc.w	r1, r1, r1
  40345e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403462:	f1a4 0401 	sub.w	r4, r4, #1
  403466:	d1e9      	bne.n	40343c <__adddf3+0x10c>
  403468:	f091 0f00 	teq	r1, #0
  40346c:	bf04      	itt	eq
  40346e:	4601      	moveq	r1, r0
  403470:	2000      	moveq	r0, #0
  403472:	fab1 f381 	clz	r3, r1
  403476:	bf08      	it	eq
  403478:	3320      	addeq	r3, #32
  40347a:	f1a3 030b 	sub.w	r3, r3, #11
  40347e:	f1b3 0220 	subs.w	r2, r3, #32
  403482:	da0c      	bge.n	40349e <__adddf3+0x16e>
  403484:	320c      	adds	r2, #12
  403486:	dd08      	ble.n	40349a <__adddf3+0x16a>
  403488:	f102 0c14 	add.w	ip, r2, #20
  40348c:	f1c2 020c 	rsb	r2, r2, #12
  403490:	fa01 f00c 	lsl.w	r0, r1, ip
  403494:	fa21 f102 	lsr.w	r1, r1, r2
  403498:	e00c      	b.n	4034b4 <__adddf3+0x184>
  40349a:	f102 0214 	add.w	r2, r2, #20
  40349e:	bfd8      	it	le
  4034a0:	f1c2 0c20 	rsble	ip, r2, #32
  4034a4:	fa01 f102 	lsl.w	r1, r1, r2
  4034a8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4034ac:	bfdc      	itt	le
  4034ae:	ea41 010c 	orrle.w	r1, r1, ip
  4034b2:	4090      	lslle	r0, r2
  4034b4:	1ae4      	subs	r4, r4, r3
  4034b6:	bfa2      	ittt	ge
  4034b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4034bc:	4329      	orrge	r1, r5
  4034be:	bd30      	popge	{r4, r5, pc}
  4034c0:	ea6f 0404 	mvn.w	r4, r4
  4034c4:	3c1f      	subs	r4, #31
  4034c6:	da1c      	bge.n	403502 <__adddf3+0x1d2>
  4034c8:	340c      	adds	r4, #12
  4034ca:	dc0e      	bgt.n	4034ea <__adddf3+0x1ba>
  4034cc:	f104 0414 	add.w	r4, r4, #20
  4034d0:	f1c4 0220 	rsb	r2, r4, #32
  4034d4:	fa20 f004 	lsr.w	r0, r0, r4
  4034d8:	fa01 f302 	lsl.w	r3, r1, r2
  4034dc:	ea40 0003 	orr.w	r0, r0, r3
  4034e0:	fa21 f304 	lsr.w	r3, r1, r4
  4034e4:	ea45 0103 	orr.w	r1, r5, r3
  4034e8:	bd30      	pop	{r4, r5, pc}
  4034ea:	f1c4 040c 	rsb	r4, r4, #12
  4034ee:	f1c4 0220 	rsb	r2, r4, #32
  4034f2:	fa20 f002 	lsr.w	r0, r0, r2
  4034f6:	fa01 f304 	lsl.w	r3, r1, r4
  4034fa:	ea40 0003 	orr.w	r0, r0, r3
  4034fe:	4629      	mov	r1, r5
  403500:	bd30      	pop	{r4, r5, pc}
  403502:	fa21 f004 	lsr.w	r0, r1, r4
  403506:	4629      	mov	r1, r5
  403508:	bd30      	pop	{r4, r5, pc}
  40350a:	f094 0f00 	teq	r4, #0
  40350e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403512:	bf06      	itte	eq
  403514:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403518:	3401      	addeq	r4, #1
  40351a:	3d01      	subne	r5, #1
  40351c:	e74e      	b.n	4033bc <__adddf3+0x8c>
  40351e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403522:	bf18      	it	ne
  403524:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403528:	d029      	beq.n	40357e <__adddf3+0x24e>
  40352a:	ea94 0f05 	teq	r4, r5
  40352e:	bf08      	it	eq
  403530:	ea90 0f02 	teqeq	r0, r2
  403534:	d005      	beq.n	403542 <__adddf3+0x212>
  403536:	ea54 0c00 	orrs.w	ip, r4, r0
  40353a:	bf04      	itt	eq
  40353c:	4619      	moveq	r1, r3
  40353e:	4610      	moveq	r0, r2
  403540:	bd30      	pop	{r4, r5, pc}
  403542:	ea91 0f03 	teq	r1, r3
  403546:	bf1e      	ittt	ne
  403548:	2100      	movne	r1, #0
  40354a:	2000      	movne	r0, #0
  40354c:	bd30      	popne	{r4, r5, pc}
  40354e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  403552:	d105      	bne.n	403560 <__adddf3+0x230>
  403554:	0040      	lsls	r0, r0, #1
  403556:	4149      	adcs	r1, r1
  403558:	bf28      	it	cs
  40355a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40355e:	bd30      	pop	{r4, r5, pc}
  403560:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403564:	bf3c      	itt	cc
  403566:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40356a:	bd30      	popcc	{r4, r5, pc}
  40356c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403570:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403574:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403578:	f04f 0000 	mov.w	r0, #0
  40357c:	bd30      	pop	{r4, r5, pc}
  40357e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403582:	bf1a      	itte	ne
  403584:	4619      	movne	r1, r3
  403586:	4610      	movne	r0, r2
  403588:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40358c:	bf1c      	itt	ne
  40358e:	460b      	movne	r3, r1
  403590:	4602      	movne	r2, r0
  403592:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403596:	bf06      	itte	eq
  403598:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40359c:	ea91 0f03 	teqeq	r1, r3
  4035a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4035a4:	bd30      	pop	{r4, r5, pc}
  4035a6:	bf00      	nop

004035a8 <__aeabi_ui2d>:
  4035a8:	f090 0f00 	teq	r0, #0
  4035ac:	bf04      	itt	eq
  4035ae:	2100      	moveq	r1, #0
  4035b0:	4770      	bxeq	lr
  4035b2:	b530      	push	{r4, r5, lr}
  4035b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4035b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4035bc:	f04f 0500 	mov.w	r5, #0
  4035c0:	f04f 0100 	mov.w	r1, #0
  4035c4:	e750      	b.n	403468 <__adddf3+0x138>
  4035c6:	bf00      	nop

004035c8 <__aeabi_i2d>:
  4035c8:	f090 0f00 	teq	r0, #0
  4035cc:	bf04      	itt	eq
  4035ce:	2100      	moveq	r1, #0
  4035d0:	4770      	bxeq	lr
  4035d2:	b530      	push	{r4, r5, lr}
  4035d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4035d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4035dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4035e0:	bf48      	it	mi
  4035e2:	4240      	negmi	r0, r0
  4035e4:	f04f 0100 	mov.w	r1, #0
  4035e8:	e73e      	b.n	403468 <__adddf3+0x138>
  4035ea:	bf00      	nop

004035ec <__aeabi_f2d>:
  4035ec:	0042      	lsls	r2, r0, #1
  4035ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4035f2:	ea4f 0131 	mov.w	r1, r1, rrx
  4035f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4035fa:	bf1f      	itttt	ne
  4035fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403600:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403604:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403608:	4770      	bxne	lr
  40360a:	f092 0f00 	teq	r2, #0
  40360e:	bf14      	ite	ne
  403610:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403614:	4770      	bxeq	lr
  403616:	b530      	push	{r4, r5, lr}
  403618:	f44f 7460 	mov.w	r4, #896	; 0x380
  40361c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403624:	e720      	b.n	403468 <__adddf3+0x138>
  403626:	bf00      	nop

00403628 <__aeabi_ul2d>:
  403628:	ea50 0201 	orrs.w	r2, r0, r1
  40362c:	bf08      	it	eq
  40362e:	4770      	bxeq	lr
  403630:	b530      	push	{r4, r5, lr}
  403632:	f04f 0500 	mov.w	r5, #0
  403636:	e00a      	b.n	40364e <__aeabi_l2d+0x16>

00403638 <__aeabi_l2d>:
  403638:	ea50 0201 	orrs.w	r2, r0, r1
  40363c:	bf08      	it	eq
  40363e:	4770      	bxeq	lr
  403640:	b530      	push	{r4, r5, lr}
  403642:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  403646:	d502      	bpl.n	40364e <__aeabi_l2d+0x16>
  403648:	4240      	negs	r0, r0
  40364a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40364e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403652:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403656:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40365a:	f43f aedc 	beq.w	403416 <__adddf3+0xe6>
  40365e:	f04f 0203 	mov.w	r2, #3
  403662:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403666:	bf18      	it	ne
  403668:	3203      	addne	r2, #3
  40366a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40366e:	bf18      	it	ne
  403670:	3203      	addne	r2, #3
  403672:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  403676:	f1c2 0320 	rsb	r3, r2, #32
  40367a:	fa00 fc03 	lsl.w	ip, r0, r3
  40367e:	fa20 f002 	lsr.w	r0, r0, r2
  403682:	fa01 fe03 	lsl.w	lr, r1, r3
  403686:	ea40 000e 	orr.w	r0, r0, lr
  40368a:	fa21 f102 	lsr.w	r1, r1, r2
  40368e:	4414      	add	r4, r2
  403690:	e6c1      	b.n	403416 <__adddf3+0xe6>
  403692:	bf00      	nop

00403694 <__aeabi_dmul>:
  403694:	b570      	push	{r4, r5, r6, lr}
  403696:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40369a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40369e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4036a2:	bf1d      	ittte	ne
  4036a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4036a8:	ea94 0f0c 	teqne	r4, ip
  4036ac:	ea95 0f0c 	teqne	r5, ip
  4036b0:	f000 f8de 	bleq	403870 <__aeabi_dmul+0x1dc>
  4036b4:	442c      	add	r4, r5
  4036b6:	ea81 0603 	eor.w	r6, r1, r3
  4036ba:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4036be:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4036c2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4036c6:	bf18      	it	ne
  4036c8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4036cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4036d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4036d4:	d038      	beq.n	403748 <__aeabi_dmul+0xb4>
  4036d6:	fba0 ce02 	umull	ip, lr, r0, r2
  4036da:	f04f 0500 	mov.w	r5, #0
  4036de:	fbe1 e502 	umlal	lr, r5, r1, r2
  4036e2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4036e6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4036ea:	f04f 0600 	mov.w	r6, #0
  4036ee:	fbe1 5603 	umlal	r5, r6, r1, r3
  4036f2:	f09c 0f00 	teq	ip, #0
  4036f6:	bf18      	it	ne
  4036f8:	f04e 0e01 	orrne.w	lr, lr, #1
  4036fc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  403700:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403704:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403708:	d204      	bcs.n	403714 <__aeabi_dmul+0x80>
  40370a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40370e:	416d      	adcs	r5, r5
  403710:	eb46 0606 	adc.w	r6, r6, r6
  403714:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403718:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40371c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  403720:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403724:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403728:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40372c:	bf88      	it	hi
  40372e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403732:	d81e      	bhi.n	403772 <__aeabi_dmul+0xde>
  403734:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403738:	bf08      	it	eq
  40373a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40373e:	f150 0000 	adcs.w	r0, r0, #0
  403742:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403746:	bd70      	pop	{r4, r5, r6, pc}
  403748:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40374c:	ea46 0101 	orr.w	r1, r6, r1
  403750:	ea40 0002 	orr.w	r0, r0, r2
  403754:	ea81 0103 	eor.w	r1, r1, r3
  403758:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40375c:	bfc2      	ittt	gt
  40375e:	ebd4 050c 	rsbsgt	r5, r4, ip
  403762:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403766:	bd70      	popgt	{r4, r5, r6, pc}
  403768:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40376c:	f04f 0e00 	mov.w	lr, #0
  403770:	3c01      	subs	r4, #1
  403772:	f300 80ab 	bgt.w	4038cc <__aeabi_dmul+0x238>
  403776:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40377a:	bfde      	ittt	le
  40377c:	2000      	movle	r0, #0
  40377e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  403782:	bd70      	pople	{r4, r5, r6, pc}
  403784:	f1c4 0400 	rsb	r4, r4, #0
  403788:	3c20      	subs	r4, #32
  40378a:	da35      	bge.n	4037f8 <__aeabi_dmul+0x164>
  40378c:	340c      	adds	r4, #12
  40378e:	dc1b      	bgt.n	4037c8 <__aeabi_dmul+0x134>
  403790:	f104 0414 	add.w	r4, r4, #20
  403794:	f1c4 0520 	rsb	r5, r4, #32
  403798:	fa00 f305 	lsl.w	r3, r0, r5
  40379c:	fa20 f004 	lsr.w	r0, r0, r4
  4037a0:	fa01 f205 	lsl.w	r2, r1, r5
  4037a4:	ea40 0002 	orr.w	r0, r0, r2
  4037a8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4037ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4037b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4037b4:	fa21 f604 	lsr.w	r6, r1, r4
  4037b8:	eb42 0106 	adc.w	r1, r2, r6
  4037bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4037c0:	bf08      	it	eq
  4037c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4037c6:	bd70      	pop	{r4, r5, r6, pc}
  4037c8:	f1c4 040c 	rsb	r4, r4, #12
  4037cc:	f1c4 0520 	rsb	r5, r4, #32
  4037d0:	fa00 f304 	lsl.w	r3, r0, r4
  4037d4:	fa20 f005 	lsr.w	r0, r0, r5
  4037d8:	fa01 f204 	lsl.w	r2, r1, r4
  4037dc:	ea40 0002 	orr.w	r0, r0, r2
  4037e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4037e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4037e8:	f141 0100 	adc.w	r1, r1, #0
  4037ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4037f0:	bf08      	it	eq
  4037f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4037f6:	bd70      	pop	{r4, r5, r6, pc}
  4037f8:	f1c4 0520 	rsb	r5, r4, #32
  4037fc:	fa00 f205 	lsl.w	r2, r0, r5
  403800:	ea4e 0e02 	orr.w	lr, lr, r2
  403804:	fa20 f304 	lsr.w	r3, r0, r4
  403808:	fa01 f205 	lsl.w	r2, r1, r5
  40380c:	ea43 0302 	orr.w	r3, r3, r2
  403810:	fa21 f004 	lsr.w	r0, r1, r4
  403814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403818:	fa21 f204 	lsr.w	r2, r1, r4
  40381c:	ea20 0002 	bic.w	r0, r0, r2
  403820:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  403824:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403828:	bf08      	it	eq
  40382a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40382e:	bd70      	pop	{r4, r5, r6, pc}
  403830:	f094 0f00 	teq	r4, #0
  403834:	d10f      	bne.n	403856 <__aeabi_dmul+0x1c2>
  403836:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40383a:	0040      	lsls	r0, r0, #1
  40383c:	eb41 0101 	adc.w	r1, r1, r1
  403840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403844:	bf08      	it	eq
  403846:	3c01      	subeq	r4, #1
  403848:	d0f7      	beq.n	40383a <__aeabi_dmul+0x1a6>
  40384a:	ea41 0106 	orr.w	r1, r1, r6
  40384e:	f095 0f00 	teq	r5, #0
  403852:	bf18      	it	ne
  403854:	4770      	bxne	lr
  403856:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40385a:	0052      	lsls	r2, r2, #1
  40385c:	eb43 0303 	adc.w	r3, r3, r3
  403860:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  403864:	bf08      	it	eq
  403866:	3d01      	subeq	r5, #1
  403868:	d0f7      	beq.n	40385a <__aeabi_dmul+0x1c6>
  40386a:	ea43 0306 	orr.w	r3, r3, r6
  40386e:	4770      	bx	lr
  403870:	ea94 0f0c 	teq	r4, ip
  403874:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403878:	bf18      	it	ne
  40387a:	ea95 0f0c 	teqne	r5, ip
  40387e:	d00c      	beq.n	40389a <__aeabi_dmul+0x206>
  403880:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403884:	bf18      	it	ne
  403886:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40388a:	d1d1      	bne.n	403830 <__aeabi_dmul+0x19c>
  40388c:	ea81 0103 	eor.w	r1, r1, r3
  403890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403894:	f04f 0000 	mov.w	r0, #0
  403898:	bd70      	pop	{r4, r5, r6, pc}
  40389a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40389e:	bf06      	itte	eq
  4038a0:	4610      	moveq	r0, r2
  4038a2:	4619      	moveq	r1, r3
  4038a4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4038a8:	d019      	beq.n	4038de <__aeabi_dmul+0x24a>
  4038aa:	ea94 0f0c 	teq	r4, ip
  4038ae:	d102      	bne.n	4038b6 <__aeabi_dmul+0x222>
  4038b0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4038b4:	d113      	bne.n	4038de <__aeabi_dmul+0x24a>
  4038b6:	ea95 0f0c 	teq	r5, ip
  4038ba:	d105      	bne.n	4038c8 <__aeabi_dmul+0x234>
  4038bc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4038c0:	bf1c      	itt	ne
  4038c2:	4610      	movne	r0, r2
  4038c4:	4619      	movne	r1, r3
  4038c6:	d10a      	bne.n	4038de <__aeabi_dmul+0x24a>
  4038c8:	ea81 0103 	eor.w	r1, r1, r3
  4038cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4038d0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4038d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4038d8:	f04f 0000 	mov.w	r0, #0
  4038dc:	bd70      	pop	{r4, r5, r6, pc}
  4038de:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4038e2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4038e6:	bd70      	pop	{r4, r5, r6, pc}

004038e8 <__aeabi_ddiv>:
  4038e8:	b570      	push	{r4, r5, r6, lr}
  4038ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4038ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4038f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4038f6:	bf1d      	ittte	ne
  4038f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4038fc:	ea94 0f0c 	teqne	r4, ip
  403900:	ea95 0f0c 	teqne	r5, ip
  403904:	f000 f8a7 	bleq	403a56 <__aeabi_ddiv+0x16e>
  403908:	eba4 0405 	sub.w	r4, r4, r5
  40390c:	ea81 0e03 	eor.w	lr, r1, r3
  403910:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403914:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403918:	f000 8088 	beq.w	403a2c <__aeabi_ddiv+0x144>
  40391c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403920:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403924:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403928:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40392c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  403930:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403934:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  403938:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40393c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  403940:	429d      	cmp	r5, r3
  403942:	bf08      	it	eq
  403944:	4296      	cmpeq	r6, r2
  403946:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40394a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40394e:	d202      	bcs.n	403956 <__aeabi_ddiv+0x6e>
  403950:	085b      	lsrs	r3, r3, #1
  403952:	ea4f 0232 	mov.w	r2, r2, rrx
  403956:	1ab6      	subs	r6, r6, r2
  403958:	eb65 0503 	sbc.w	r5, r5, r3
  40395c:	085b      	lsrs	r3, r3, #1
  40395e:	ea4f 0232 	mov.w	r2, r2, rrx
  403962:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  403966:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40396a:	ebb6 0e02 	subs.w	lr, r6, r2
  40396e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403972:	bf22      	ittt	cs
  403974:	1ab6      	subcs	r6, r6, r2
  403976:	4675      	movcs	r5, lr
  403978:	ea40 000c 	orrcs.w	r0, r0, ip
  40397c:	085b      	lsrs	r3, r3, #1
  40397e:	ea4f 0232 	mov.w	r2, r2, rrx
  403982:	ebb6 0e02 	subs.w	lr, r6, r2
  403986:	eb75 0e03 	sbcs.w	lr, r5, r3
  40398a:	bf22      	ittt	cs
  40398c:	1ab6      	subcs	r6, r6, r2
  40398e:	4675      	movcs	r5, lr
  403990:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403994:	085b      	lsrs	r3, r3, #1
  403996:	ea4f 0232 	mov.w	r2, r2, rrx
  40399a:	ebb6 0e02 	subs.w	lr, r6, r2
  40399e:	eb75 0e03 	sbcs.w	lr, r5, r3
  4039a2:	bf22      	ittt	cs
  4039a4:	1ab6      	subcs	r6, r6, r2
  4039a6:	4675      	movcs	r5, lr
  4039a8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4039ac:	085b      	lsrs	r3, r3, #1
  4039ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4039b2:	ebb6 0e02 	subs.w	lr, r6, r2
  4039b6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4039ba:	bf22      	ittt	cs
  4039bc:	1ab6      	subcs	r6, r6, r2
  4039be:	4675      	movcs	r5, lr
  4039c0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4039c4:	ea55 0e06 	orrs.w	lr, r5, r6
  4039c8:	d018      	beq.n	4039fc <__aeabi_ddiv+0x114>
  4039ca:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4039ce:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4039d2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4039d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4039da:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4039de:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4039e2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4039e6:	d1c0      	bne.n	40396a <__aeabi_ddiv+0x82>
  4039e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4039ec:	d10b      	bne.n	403a06 <__aeabi_ddiv+0x11e>
  4039ee:	ea41 0100 	orr.w	r1, r1, r0
  4039f2:	f04f 0000 	mov.w	r0, #0
  4039f6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4039fa:	e7b6      	b.n	40396a <__aeabi_ddiv+0x82>
  4039fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403a00:	bf04      	itt	eq
  403a02:	4301      	orreq	r1, r0
  403a04:	2000      	moveq	r0, #0
  403a06:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403a0a:	bf88      	it	hi
  403a0c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403a10:	f63f aeaf 	bhi.w	403772 <__aeabi_dmul+0xde>
  403a14:	ebb5 0c03 	subs.w	ip, r5, r3
  403a18:	bf04      	itt	eq
  403a1a:	ebb6 0c02 	subseq.w	ip, r6, r2
  403a1e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403a22:	f150 0000 	adcs.w	r0, r0, #0
  403a26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403a2a:	bd70      	pop	{r4, r5, r6, pc}
  403a2c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403a30:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403a34:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403a38:	bfc2      	ittt	gt
  403a3a:	ebd4 050c 	rsbsgt	r5, r4, ip
  403a3e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403a42:	bd70      	popgt	{r4, r5, r6, pc}
  403a44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403a48:	f04f 0e00 	mov.w	lr, #0
  403a4c:	3c01      	subs	r4, #1
  403a4e:	e690      	b.n	403772 <__aeabi_dmul+0xde>
  403a50:	ea45 0e06 	orr.w	lr, r5, r6
  403a54:	e68d      	b.n	403772 <__aeabi_dmul+0xde>
  403a56:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403a5a:	ea94 0f0c 	teq	r4, ip
  403a5e:	bf08      	it	eq
  403a60:	ea95 0f0c 	teqeq	r5, ip
  403a64:	f43f af3b 	beq.w	4038de <__aeabi_dmul+0x24a>
  403a68:	ea94 0f0c 	teq	r4, ip
  403a6c:	d10a      	bne.n	403a84 <__aeabi_ddiv+0x19c>
  403a6e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403a72:	f47f af34 	bne.w	4038de <__aeabi_dmul+0x24a>
  403a76:	ea95 0f0c 	teq	r5, ip
  403a7a:	f47f af25 	bne.w	4038c8 <__aeabi_dmul+0x234>
  403a7e:	4610      	mov	r0, r2
  403a80:	4619      	mov	r1, r3
  403a82:	e72c      	b.n	4038de <__aeabi_dmul+0x24a>
  403a84:	ea95 0f0c 	teq	r5, ip
  403a88:	d106      	bne.n	403a98 <__aeabi_ddiv+0x1b0>
  403a8a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403a8e:	f43f aefd 	beq.w	40388c <__aeabi_dmul+0x1f8>
  403a92:	4610      	mov	r0, r2
  403a94:	4619      	mov	r1, r3
  403a96:	e722      	b.n	4038de <__aeabi_dmul+0x24a>
  403a98:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403a9c:	bf18      	it	ne
  403a9e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403aa2:	f47f aec5 	bne.w	403830 <__aeabi_dmul+0x19c>
  403aa6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403aaa:	f47f af0d 	bne.w	4038c8 <__aeabi_dmul+0x234>
  403aae:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  403ab2:	f47f aeeb 	bne.w	40388c <__aeabi_dmul+0x1f8>
  403ab6:	e712      	b.n	4038de <__aeabi_dmul+0x24a>

00403ab8 <__gedf2>:
  403ab8:	f04f 3cff 	mov.w	ip, #4294967295
  403abc:	e006      	b.n	403acc <__cmpdf2+0x4>
  403abe:	bf00      	nop

00403ac0 <__ledf2>:
  403ac0:	f04f 0c01 	mov.w	ip, #1
  403ac4:	e002      	b.n	403acc <__cmpdf2+0x4>
  403ac6:	bf00      	nop

00403ac8 <__cmpdf2>:
  403ac8:	f04f 0c01 	mov.w	ip, #1
  403acc:	f84d cd04 	str.w	ip, [sp, #-4]!
  403ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403adc:	bf18      	it	ne
  403ade:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  403ae2:	d01b      	beq.n	403b1c <__cmpdf2+0x54>
  403ae4:	b001      	add	sp, #4
  403ae6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  403aea:	bf0c      	ite	eq
  403aec:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  403af0:	ea91 0f03 	teqne	r1, r3
  403af4:	bf02      	ittt	eq
  403af6:	ea90 0f02 	teqeq	r0, r2
  403afa:	2000      	moveq	r0, #0
  403afc:	4770      	bxeq	lr
  403afe:	f110 0f00 	cmn.w	r0, #0
  403b02:	ea91 0f03 	teq	r1, r3
  403b06:	bf58      	it	pl
  403b08:	4299      	cmppl	r1, r3
  403b0a:	bf08      	it	eq
  403b0c:	4290      	cmpeq	r0, r2
  403b0e:	bf2c      	ite	cs
  403b10:	17d8      	asrcs	r0, r3, #31
  403b12:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  403b16:	f040 0001 	orr.w	r0, r0, #1
  403b1a:	4770      	bx	lr
  403b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403b24:	d102      	bne.n	403b2c <__cmpdf2+0x64>
  403b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403b2a:	d107      	bne.n	403b3c <__cmpdf2+0x74>
  403b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403b34:	d1d6      	bne.n	403ae4 <__cmpdf2+0x1c>
  403b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  403b3a:	d0d3      	beq.n	403ae4 <__cmpdf2+0x1c>
  403b3c:	f85d 0b04 	ldr.w	r0, [sp], #4
  403b40:	4770      	bx	lr
  403b42:	bf00      	nop

00403b44 <__aeabi_cdrcmple>:
  403b44:	4684      	mov	ip, r0
  403b46:	4610      	mov	r0, r2
  403b48:	4662      	mov	r2, ip
  403b4a:	468c      	mov	ip, r1
  403b4c:	4619      	mov	r1, r3
  403b4e:	4663      	mov	r3, ip
  403b50:	e000      	b.n	403b54 <__aeabi_cdcmpeq>
  403b52:	bf00      	nop

00403b54 <__aeabi_cdcmpeq>:
  403b54:	b501      	push	{r0, lr}
  403b56:	f7ff ffb7 	bl	403ac8 <__cmpdf2>
  403b5a:	2800      	cmp	r0, #0
  403b5c:	bf48      	it	mi
  403b5e:	f110 0f00 	cmnmi.w	r0, #0
  403b62:	bd01      	pop	{r0, pc}

00403b64 <__aeabi_dcmpeq>:
  403b64:	f84d ed08 	str.w	lr, [sp, #-8]!
  403b68:	f7ff fff4 	bl	403b54 <__aeabi_cdcmpeq>
  403b6c:	bf0c      	ite	eq
  403b6e:	2001      	moveq	r0, #1
  403b70:	2000      	movne	r0, #0
  403b72:	f85d fb08 	ldr.w	pc, [sp], #8
  403b76:	bf00      	nop

00403b78 <__aeabi_dcmplt>:
  403b78:	f84d ed08 	str.w	lr, [sp, #-8]!
  403b7c:	f7ff ffea 	bl	403b54 <__aeabi_cdcmpeq>
  403b80:	bf34      	ite	cc
  403b82:	2001      	movcc	r0, #1
  403b84:	2000      	movcs	r0, #0
  403b86:	f85d fb08 	ldr.w	pc, [sp], #8
  403b8a:	bf00      	nop

00403b8c <__aeabi_dcmple>:
  403b8c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403b90:	f7ff ffe0 	bl	403b54 <__aeabi_cdcmpeq>
  403b94:	bf94      	ite	ls
  403b96:	2001      	movls	r0, #1
  403b98:	2000      	movhi	r0, #0
  403b9a:	f85d fb08 	ldr.w	pc, [sp], #8
  403b9e:	bf00      	nop

00403ba0 <__aeabi_dcmpge>:
  403ba0:	f84d ed08 	str.w	lr, [sp, #-8]!
  403ba4:	f7ff ffce 	bl	403b44 <__aeabi_cdrcmple>
  403ba8:	bf94      	ite	ls
  403baa:	2001      	movls	r0, #1
  403bac:	2000      	movhi	r0, #0
  403bae:	f85d fb08 	ldr.w	pc, [sp], #8
  403bb2:	bf00      	nop

00403bb4 <__aeabi_dcmpgt>:
  403bb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  403bb8:	f7ff ffc4 	bl	403b44 <__aeabi_cdrcmple>
  403bbc:	bf34      	ite	cc
  403bbe:	2001      	movcc	r0, #1
  403bc0:	2000      	movcs	r0, #0
  403bc2:	f85d fb08 	ldr.w	pc, [sp], #8
  403bc6:	bf00      	nop

00403bc8 <__aeabi_dcmpun>:
  403bc8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403bcc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403bd0:	d102      	bne.n	403bd8 <__aeabi_dcmpun+0x10>
  403bd2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403bd6:	d10a      	bne.n	403bee <__aeabi_dcmpun+0x26>
  403bd8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403bdc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403be0:	d102      	bne.n	403be8 <__aeabi_dcmpun+0x20>
  403be2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  403be6:	d102      	bne.n	403bee <__aeabi_dcmpun+0x26>
  403be8:	f04f 0000 	mov.w	r0, #0
  403bec:	4770      	bx	lr
  403bee:	f04f 0001 	mov.w	r0, #1
  403bf2:	4770      	bx	lr

00403bf4 <__aeabi_d2f>:
  403bf4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403bf8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  403bfc:	bf24      	itt	cs
  403bfe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  403c02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  403c06:	d90d      	bls.n	403c24 <__aeabi_d2f+0x30>
  403c08:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  403c0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  403c10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  403c14:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  403c18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  403c1c:	bf08      	it	eq
  403c1e:	f020 0001 	biceq.w	r0, r0, #1
  403c22:	4770      	bx	lr
  403c24:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  403c28:	d121      	bne.n	403c6e <__aeabi_d2f+0x7a>
  403c2a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  403c2e:	bfbc      	itt	lt
  403c30:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  403c34:	4770      	bxlt	lr
  403c36:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403c3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  403c3e:	f1c2 0218 	rsb	r2, r2, #24
  403c42:	f1c2 0c20 	rsb	ip, r2, #32
  403c46:	fa10 f30c 	lsls.w	r3, r0, ip
  403c4a:	fa20 f002 	lsr.w	r0, r0, r2
  403c4e:	bf18      	it	ne
  403c50:	f040 0001 	orrne.w	r0, r0, #1
  403c54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403c58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  403c5c:	fa03 fc0c 	lsl.w	ip, r3, ip
  403c60:	ea40 000c 	orr.w	r0, r0, ip
  403c64:	fa23 f302 	lsr.w	r3, r3, r2
  403c68:	ea4f 0343 	mov.w	r3, r3, lsl #1
  403c6c:	e7cc      	b.n	403c08 <__aeabi_d2f+0x14>
  403c6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  403c72:	d107      	bne.n	403c84 <__aeabi_d2f+0x90>
  403c74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  403c78:	bf1e      	ittt	ne
  403c7a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  403c7e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  403c82:	4770      	bxne	lr
  403c84:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  403c88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403c8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403c90:	4770      	bx	lr
  403c92:	bf00      	nop

00403c94 <__errno>:
  403c94:	4b01      	ldr	r3, [pc, #4]	; (403c9c <__errno+0x8>)
  403c96:	6818      	ldr	r0, [r3, #0]
  403c98:	4770      	bx	lr
  403c9a:	bf00      	nop
  403c9c:	20400438 	.word	0x20400438

00403ca0 <__libc_init_array>:
  403ca0:	b570      	push	{r4, r5, r6, lr}
  403ca2:	4e0f      	ldr	r6, [pc, #60]	; (403ce0 <__libc_init_array+0x40>)
  403ca4:	4d0f      	ldr	r5, [pc, #60]	; (403ce4 <__libc_init_array+0x44>)
  403ca6:	1b76      	subs	r6, r6, r5
  403ca8:	10b6      	asrs	r6, r6, #2
  403caa:	bf18      	it	ne
  403cac:	2400      	movne	r4, #0
  403cae:	d005      	beq.n	403cbc <__libc_init_array+0x1c>
  403cb0:	3401      	adds	r4, #1
  403cb2:	f855 3b04 	ldr.w	r3, [r5], #4
  403cb6:	4798      	blx	r3
  403cb8:	42a6      	cmp	r6, r4
  403cba:	d1f9      	bne.n	403cb0 <__libc_init_array+0x10>
  403cbc:	4e0a      	ldr	r6, [pc, #40]	; (403ce8 <__libc_init_array+0x48>)
  403cbe:	4d0b      	ldr	r5, [pc, #44]	; (403cec <__libc_init_array+0x4c>)
  403cc0:	1b76      	subs	r6, r6, r5
  403cc2:	f006 f873 	bl	409dac <_init>
  403cc6:	10b6      	asrs	r6, r6, #2
  403cc8:	bf18      	it	ne
  403cca:	2400      	movne	r4, #0
  403ccc:	d006      	beq.n	403cdc <__libc_init_array+0x3c>
  403cce:	3401      	adds	r4, #1
  403cd0:	f855 3b04 	ldr.w	r3, [r5], #4
  403cd4:	4798      	blx	r3
  403cd6:	42a6      	cmp	r6, r4
  403cd8:	d1f9      	bne.n	403cce <__libc_init_array+0x2e>
  403cda:	bd70      	pop	{r4, r5, r6, pc}
  403cdc:	bd70      	pop	{r4, r5, r6, pc}
  403cde:	bf00      	nop
  403ce0:	00409db8 	.word	0x00409db8
  403ce4:	00409db8 	.word	0x00409db8
  403ce8:	00409dc0 	.word	0x00409dc0
  403cec:	00409db8 	.word	0x00409db8

00403cf0 <iprintf>:
  403cf0:	b40f      	push	{r0, r1, r2, r3}
  403cf2:	b500      	push	{lr}
  403cf4:	4907      	ldr	r1, [pc, #28]	; (403d14 <iprintf+0x24>)
  403cf6:	b083      	sub	sp, #12
  403cf8:	ab04      	add	r3, sp, #16
  403cfa:	6808      	ldr	r0, [r1, #0]
  403cfc:	f853 2b04 	ldr.w	r2, [r3], #4
  403d00:	6881      	ldr	r1, [r0, #8]
  403d02:	9301      	str	r3, [sp, #4]
  403d04:	f001 fcb6 	bl	405674 <_vfiprintf_r>
  403d08:	b003      	add	sp, #12
  403d0a:	f85d eb04 	ldr.w	lr, [sp], #4
  403d0e:	b004      	add	sp, #16
  403d10:	4770      	bx	lr
  403d12:	bf00      	nop
  403d14:	20400438 	.word	0x20400438

00403d18 <memset>:
  403d18:	b470      	push	{r4, r5, r6}
  403d1a:	0784      	lsls	r4, r0, #30
  403d1c:	d046      	beq.n	403dac <memset+0x94>
  403d1e:	1e54      	subs	r4, r2, #1
  403d20:	2a00      	cmp	r2, #0
  403d22:	d041      	beq.n	403da8 <memset+0x90>
  403d24:	b2cd      	uxtb	r5, r1
  403d26:	4603      	mov	r3, r0
  403d28:	e002      	b.n	403d30 <memset+0x18>
  403d2a:	1e62      	subs	r2, r4, #1
  403d2c:	b3e4      	cbz	r4, 403da8 <memset+0x90>
  403d2e:	4614      	mov	r4, r2
  403d30:	f803 5b01 	strb.w	r5, [r3], #1
  403d34:	079a      	lsls	r2, r3, #30
  403d36:	d1f8      	bne.n	403d2a <memset+0x12>
  403d38:	2c03      	cmp	r4, #3
  403d3a:	d92e      	bls.n	403d9a <memset+0x82>
  403d3c:	b2cd      	uxtb	r5, r1
  403d3e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403d42:	2c0f      	cmp	r4, #15
  403d44:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403d48:	d919      	bls.n	403d7e <memset+0x66>
  403d4a:	f103 0210 	add.w	r2, r3, #16
  403d4e:	4626      	mov	r6, r4
  403d50:	3e10      	subs	r6, #16
  403d52:	2e0f      	cmp	r6, #15
  403d54:	f842 5c10 	str.w	r5, [r2, #-16]
  403d58:	f842 5c0c 	str.w	r5, [r2, #-12]
  403d5c:	f842 5c08 	str.w	r5, [r2, #-8]
  403d60:	f842 5c04 	str.w	r5, [r2, #-4]
  403d64:	f102 0210 	add.w	r2, r2, #16
  403d68:	d8f2      	bhi.n	403d50 <memset+0x38>
  403d6a:	f1a4 0210 	sub.w	r2, r4, #16
  403d6e:	f022 020f 	bic.w	r2, r2, #15
  403d72:	f004 040f 	and.w	r4, r4, #15
  403d76:	3210      	adds	r2, #16
  403d78:	2c03      	cmp	r4, #3
  403d7a:	4413      	add	r3, r2
  403d7c:	d90d      	bls.n	403d9a <memset+0x82>
  403d7e:	461e      	mov	r6, r3
  403d80:	4622      	mov	r2, r4
  403d82:	3a04      	subs	r2, #4
  403d84:	2a03      	cmp	r2, #3
  403d86:	f846 5b04 	str.w	r5, [r6], #4
  403d8a:	d8fa      	bhi.n	403d82 <memset+0x6a>
  403d8c:	1f22      	subs	r2, r4, #4
  403d8e:	f022 0203 	bic.w	r2, r2, #3
  403d92:	3204      	adds	r2, #4
  403d94:	4413      	add	r3, r2
  403d96:	f004 0403 	and.w	r4, r4, #3
  403d9a:	b12c      	cbz	r4, 403da8 <memset+0x90>
  403d9c:	b2c9      	uxtb	r1, r1
  403d9e:	441c      	add	r4, r3
  403da0:	f803 1b01 	strb.w	r1, [r3], #1
  403da4:	42a3      	cmp	r3, r4
  403da6:	d1fb      	bne.n	403da0 <memset+0x88>
  403da8:	bc70      	pop	{r4, r5, r6}
  403daa:	4770      	bx	lr
  403dac:	4614      	mov	r4, r2
  403dae:	4603      	mov	r3, r0
  403db0:	e7c2      	b.n	403d38 <memset+0x20>
  403db2:	bf00      	nop

00403db4 <setbuf>:
  403db4:	2900      	cmp	r1, #0
  403db6:	bf0c      	ite	eq
  403db8:	2202      	moveq	r2, #2
  403dba:	2200      	movne	r2, #0
  403dbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403dc0:	f000 b800 	b.w	403dc4 <setvbuf>

00403dc4 <setvbuf>:
  403dc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403dc8:	4c51      	ldr	r4, [pc, #324]	; (403f10 <setvbuf+0x14c>)
  403dca:	6825      	ldr	r5, [r4, #0]
  403dcc:	b083      	sub	sp, #12
  403dce:	4604      	mov	r4, r0
  403dd0:	460f      	mov	r7, r1
  403dd2:	4690      	mov	r8, r2
  403dd4:	461e      	mov	r6, r3
  403dd6:	b115      	cbz	r5, 403dde <setvbuf+0x1a>
  403dd8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403dda:	2b00      	cmp	r3, #0
  403ddc:	d079      	beq.n	403ed2 <setvbuf+0x10e>
  403dde:	f1b8 0f02 	cmp.w	r8, #2
  403de2:	d004      	beq.n	403dee <setvbuf+0x2a>
  403de4:	f1b8 0f01 	cmp.w	r8, #1
  403de8:	d87f      	bhi.n	403eea <setvbuf+0x126>
  403dea:	2e00      	cmp	r6, #0
  403dec:	db7d      	blt.n	403eea <setvbuf+0x126>
  403dee:	4621      	mov	r1, r4
  403df0:	4628      	mov	r0, r5
  403df2:	f003 fc4d 	bl	407690 <_fflush_r>
  403df6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403df8:	b141      	cbz	r1, 403e0c <setvbuf+0x48>
  403dfa:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403dfe:	4299      	cmp	r1, r3
  403e00:	d002      	beq.n	403e08 <setvbuf+0x44>
  403e02:	4628      	mov	r0, r5
  403e04:	f003 fda2 	bl	40794c <_free_r>
  403e08:	2300      	movs	r3, #0
  403e0a:	6323      	str	r3, [r4, #48]	; 0x30
  403e0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e10:	2200      	movs	r2, #0
  403e12:	61a2      	str	r2, [r4, #24]
  403e14:	6062      	str	r2, [r4, #4]
  403e16:	061a      	lsls	r2, r3, #24
  403e18:	d454      	bmi.n	403ec4 <setvbuf+0x100>
  403e1a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403e1e:	f023 0303 	bic.w	r3, r3, #3
  403e22:	f1b8 0f02 	cmp.w	r8, #2
  403e26:	81a3      	strh	r3, [r4, #12]
  403e28:	d039      	beq.n	403e9e <setvbuf+0xda>
  403e2a:	ab01      	add	r3, sp, #4
  403e2c:	466a      	mov	r2, sp
  403e2e:	4621      	mov	r1, r4
  403e30:	4628      	mov	r0, r5
  403e32:	f004 f82d 	bl	407e90 <__swhatbuf_r>
  403e36:	89a3      	ldrh	r3, [r4, #12]
  403e38:	4318      	orrs	r0, r3
  403e3a:	81a0      	strh	r0, [r4, #12]
  403e3c:	b326      	cbz	r6, 403e88 <setvbuf+0xc4>
  403e3e:	b327      	cbz	r7, 403e8a <setvbuf+0xc6>
  403e40:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403e42:	2b00      	cmp	r3, #0
  403e44:	d04d      	beq.n	403ee2 <setvbuf+0x11e>
  403e46:	9b00      	ldr	r3, [sp, #0]
  403e48:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  403e4c:	6027      	str	r7, [r4, #0]
  403e4e:	429e      	cmp	r6, r3
  403e50:	bf1c      	itt	ne
  403e52:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  403e56:	81a0      	strhne	r0, [r4, #12]
  403e58:	f1b8 0f01 	cmp.w	r8, #1
  403e5c:	bf08      	it	eq
  403e5e:	f040 0001 	orreq.w	r0, r0, #1
  403e62:	b283      	uxth	r3, r0
  403e64:	bf08      	it	eq
  403e66:	81a0      	strheq	r0, [r4, #12]
  403e68:	f003 0008 	and.w	r0, r3, #8
  403e6c:	b280      	uxth	r0, r0
  403e6e:	6127      	str	r7, [r4, #16]
  403e70:	6166      	str	r6, [r4, #20]
  403e72:	b318      	cbz	r0, 403ebc <setvbuf+0xf8>
  403e74:	f013 0001 	ands.w	r0, r3, #1
  403e78:	d02f      	beq.n	403eda <setvbuf+0x116>
  403e7a:	2000      	movs	r0, #0
  403e7c:	4276      	negs	r6, r6
  403e7e:	61a6      	str	r6, [r4, #24]
  403e80:	60a0      	str	r0, [r4, #8]
  403e82:	b003      	add	sp, #12
  403e84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403e88:	9e00      	ldr	r6, [sp, #0]
  403e8a:	4630      	mov	r0, r6
  403e8c:	f004 f874 	bl	407f78 <malloc>
  403e90:	4607      	mov	r7, r0
  403e92:	b368      	cbz	r0, 403ef0 <setvbuf+0x12c>
  403e94:	89a3      	ldrh	r3, [r4, #12]
  403e96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403e9a:	81a3      	strh	r3, [r4, #12]
  403e9c:	e7d0      	b.n	403e40 <setvbuf+0x7c>
  403e9e:	2000      	movs	r0, #0
  403ea0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403ea4:	f043 0302 	orr.w	r3, r3, #2
  403ea8:	2500      	movs	r5, #0
  403eaa:	2101      	movs	r1, #1
  403eac:	81a3      	strh	r3, [r4, #12]
  403eae:	60a5      	str	r5, [r4, #8]
  403eb0:	6022      	str	r2, [r4, #0]
  403eb2:	6122      	str	r2, [r4, #16]
  403eb4:	6161      	str	r1, [r4, #20]
  403eb6:	b003      	add	sp, #12
  403eb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403ebc:	60a0      	str	r0, [r4, #8]
  403ebe:	b003      	add	sp, #12
  403ec0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403ec4:	6921      	ldr	r1, [r4, #16]
  403ec6:	4628      	mov	r0, r5
  403ec8:	f003 fd40 	bl	40794c <_free_r>
  403ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ed0:	e7a3      	b.n	403e1a <setvbuf+0x56>
  403ed2:	4628      	mov	r0, r5
  403ed4:	f003 fc70 	bl	4077b8 <__sinit>
  403ed8:	e781      	b.n	403dde <setvbuf+0x1a>
  403eda:	60a6      	str	r6, [r4, #8]
  403edc:	b003      	add	sp, #12
  403ede:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403ee2:	4628      	mov	r0, r5
  403ee4:	f003 fc68 	bl	4077b8 <__sinit>
  403ee8:	e7ad      	b.n	403e46 <setvbuf+0x82>
  403eea:	f04f 30ff 	mov.w	r0, #4294967295
  403eee:	e7e2      	b.n	403eb6 <setvbuf+0xf2>
  403ef0:	f8dd 9000 	ldr.w	r9, [sp]
  403ef4:	45b1      	cmp	r9, r6
  403ef6:	d006      	beq.n	403f06 <setvbuf+0x142>
  403ef8:	4648      	mov	r0, r9
  403efa:	f004 f83d 	bl	407f78 <malloc>
  403efe:	4607      	mov	r7, r0
  403f00:	b108      	cbz	r0, 403f06 <setvbuf+0x142>
  403f02:	464e      	mov	r6, r9
  403f04:	e7c6      	b.n	403e94 <setvbuf+0xd0>
  403f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f0a:	f04f 30ff 	mov.w	r0, #4294967295
  403f0e:	e7c7      	b.n	403ea0 <setvbuf+0xdc>
  403f10:	20400438 	.word	0x20400438

00403f14 <sprintf>:
  403f14:	b40e      	push	{r1, r2, r3}
  403f16:	b5f0      	push	{r4, r5, r6, r7, lr}
  403f18:	b09c      	sub	sp, #112	; 0x70
  403f1a:	ab21      	add	r3, sp, #132	; 0x84
  403f1c:	490f      	ldr	r1, [pc, #60]	; (403f5c <sprintf+0x48>)
  403f1e:	f853 2b04 	ldr.w	r2, [r3], #4
  403f22:	9301      	str	r3, [sp, #4]
  403f24:	4605      	mov	r5, r0
  403f26:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403f2a:	6808      	ldr	r0, [r1, #0]
  403f2c:	9502      	str	r5, [sp, #8]
  403f2e:	f44f 7702 	mov.w	r7, #520	; 0x208
  403f32:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403f36:	a902      	add	r1, sp, #8
  403f38:	9506      	str	r5, [sp, #24]
  403f3a:	f8ad 7014 	strh.w	r7, [sp, #20]
  403f3e:	9404      	str	r4, [sp, #16]
  403f40:	9407      	str	r4, [sp, #28]
  403f42:	f8ad 6016 	strh.w	r6, [sp, #22]
  403f46:	f000 f80b 	bl	403f60 <_svfprintf_r>
  403f4a:	9b02      	ldr	r3, [sp, #8]
  403f4c:	2200      	movs	r2, #0
  403f4e:	701a      	strb	r2, [r3, #0]
  403f50:	b01c      	add	sp, #112	; 0x70
  403f52:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403f56:	b003      	add	sp, #12
  403f58:	4770      	bx	lr
  403f5a:	bf00      	nop
  403f5c:	20400438 	.word	0x20400438

00403f60 <_svfprintf_r>:
  403f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f64:	b0c1      	sub	sp, #260	; 0x104
  403f66:	460c      	mov	r4, r1
  403f68:	9109      	str	r1, [sp, #36]	; 0x24
  403f6a:	4615      	mov	r5, r2
  403f6c:	930e      	str	r3, [sp, #56]	; 0x38
  403f6e:	900a      	str	r0, [sp, #40]	; 0x28
  403f70:	f003 ff8a 	bl	407e88 <_localeconv_r>
  403f74:	6803      	ldr	r3, [r0, #0]
  403f76:	9317      	str	r3, [sp, #92]	; 0x5c
  403f78:	4618      	mov	r0, r3
  403f7a:	f005 f981 	bl	409280 <strlen>
  403f7e:	89a3      	ldrh	r3, [r4, #12]
  403f80:	9016      	str	r0, [sp, #88]	; 0x58
  403f82:	061e      	lsls	r6, r3, #24
  403f84:	d503      	bpl.n	403f8e <_svfprintf_r+0x2e>
  403f86:	6923      	ldr	r3, [r4, #16]
  403f88:	2b00      	cmp	r3, #0
  403f8a:	f001 8119 	beq.w	4051c0 <_svfprintf_r+0x1260>
  403f8e:	2300      	movs	r3, #0
  403f90:	461a      	mov	r2, r3
  403f92:	9312      	str	r3, [sp, #72]	; 0x48
  403f94:	9325      	str	r3, [sp, #148]	; 0x94
  403f96:	9324      	str	r3, [sp, #144]	; 0x90
  403f98:	9319      	str	r3, [sp, #100]	; 0x64
  403f9a:	930b      	str	r3, [sp, #44]	; 0x2c
  403f9c:	f8df a464 	ldr.w	sl, [pc, #1124]	; 404404 <_svfprintf_r+0x4a4>
  403fa0:	9214      	str	r2, [sp, #80]	; 0x50
  403fa2:	ab30      	add	r3, sp, #192	; 0xc0
  403fa4:	9323      	str	r3, [sp, #140]	; 0x8c
  403fa6:	4699      	mov	r9, r3
  403fa8:	9215      	str	r2, [sp, #84]	; 0x54
  403faa:	46a8      	mov	r8, r5
  403fac:	f898 3000 	ldrb.w	r3, [r8]
  403fb0:	4644      	mov	r4, r8
  403fb2:	b1eb      	cbz	r3, 403ff0 <_svfprintf_r+0x90>
  403fb4:	2b25      	cmp	r3, #37	; 0x25
  403fb6:	d102      	bne.n	403fbe <_svfprintf_r+0x5e>
  403fb8:	e01a      	b.n	403ff0 <_svfprintf_r+0x90>
  403fba:	2b25      	cmp	r3, #37	; 0x25
  403fbc:	d003      	beq.n	403fc6 <_svfprintf_r+0x66>
  403fbe:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403fc2:	2b00      	cmp	r3, #0
  403fc4:	d1f9      	bne.n	403fba <_svfprintf_r+0x5a>
  403fc6:	ebc8 0504 	rsb	r5, r8, r4
  403fca:	b18d      	cbz	r5, 403ff0 <_svfprintf_r+0x90>
  403fcc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403fce:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403fd0:	f8c9 8000 	str.w	r8, [r9]
  403fd4:	3301      	adds	r3, #1
  403fd6:	442a      	add	r2, r5
  403fd8:	2b07      	cmp	r3, #7
  403fda:	f8c9 5004 	str.w	r5, [r9, #4]
  403fde:	9225      	str	r2, [sp, #148]	; 0x94
  403fe0:	9324      	str	r3, [sp, #144]	; 0x90
  403fe2:	f300 80a6 	bgt.w	404132 <_svfprintf_r+0x1d2>
  403fe6:	f109 0908 	add.w	r9, r9, #8
  403fea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403fec:	442b      	add	r3, r5
  403fee:	930b      	str	r3, [sp, #44]	; 0x2c
  403ff0:	7823      	ldrb	r3, [r4, #0]
  403ff2:	2b00      	cmp	r3, #0
  403ff4:	f000 80a6 	beq.w	404144 <_svfprintf_r+0x1e4>
  403ff8:	2300      	movs	r3, #0
  403ffa:	461a      	mov	r2, r3
  403ffc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404000:	4619      	mov	r1, r3
  404002:	930c      	str	r3, [sp, #48]	; 0x30
  404004:	9307      	str	r3, [sp, #28]
  404006:	f04f 3bff 	mov.w	fp, #4294967295
  40400a:	7863      	ldrb	r3, [r4, #1]
  40400c:	f104 0801 	add.w	r8, r4, #1
  404010:	465d      	mov	r5, fp
  404012:	f108 0801 	add.w	r8, r8, #1
  404016:	f1a3 0020 	sub.w	r0, r3, #32
  40401a:	2858      	cmp	r0, #88	; 0x58
  40401c:	f200 8425 	bhi.w	40486a <_svfprintf_r+0x90a>
  404020:	e8df f010 	tbh	[pc, r0, lsl #1]
  404024:	04230388 	.word	0x04230388
  404028:	03900423 	.word	0x03900423
  40402c:	04230423 	.word	0x04230423
  404030:	04230423 	.word	0x04230423
  404034:	04230423 	.word	0x04230423
  404038:	03a50397 	.word	0x03a50397
  40403c:	005d0423 	.word	0x005d0423
  404040:	042300e2 	.word	0x042300e2
  404044:	010500fe 	.word	0x010500fe
  404048:	01050105 	.word	0x01050105
  40404c:	01050105 	.word	0x01050105
  404050:	01050105 	.word	0x01050105
  404054:	01050105 	.word	0x01050105
  404058:	04230423 	.word	0x04230423
  40405c:	04230423 	.word	0x04230423
  404060:	04230423 	.word	0x04230423
  404064:	04230423 	.word	0x04230423
  404068:	04230423 	.word	0x04230423
  40406c:	02810115 	.word	0x02810115
  404070:	02810423 	.word	0x02810423
  404074:	04230423 	.word	0x04230423
  404078:	04230423 	.word	0x04230423
  40407c:	042302c6 	.word	0x042302c6
  404080:	02cd0423 	.word	0x02cd0423
  404084:	04230423 	.word	0x04230423
  404088:	04230423 	.word	0x04230423
  40408c:	02f70423 	.word	0x02f70423
  404090:	04230423 	.word	0x04230423
  404094:	04230325 	.word	0x04230325
  404098:	04230423 	.word	0x04230423
  40409c:	04230423 	.word	0x04230423
  4040a0:	04230423 	.word	0x04230423
  4040a4:	04230423 	.word	0x04230423
  4040a8:	03660423 	.word	0x03660423
  4040ac:	02810379 	.word	0x02810379
  4040b0:	02810281 	.word	0x02810281
  4040b4:	03790381 	.word	0x03790381
  4040b8:	04230423 	.word	0x04230423
  4040bc:	042303d1 	.word	0x042303d1
  4040c0:	00a303db 	.word	0x00a303db
  4040c4:	03ee0064 	.word	0x03ee0064
  4040c8:	03f50423 	.word	0x03f50423
  4040cc:	03aa0423 	.word	0x03aa0423
  4040d0:	04230423 	.word	0x04230423
  4040d4:	03bc      	.short	0x03bc
  4040d6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040d8:	930e      	str	r3, [sp, #56]	; 0x38
  4040da:	4240      	negs	r0, r0
  4040dc:	900c      	str	r0, [sp, #48]	; 0x30
  4040de:	9b07      	ldr	r3, [sp, #28]
  4040e0:	f043 0304 	orr.w	r3, r3, #4
  4040e4:	9307      	str	r3, [sp, #28]
  4040e6:	f898 3000 	ldrb.w	r3, [r8]
  4040ea:	e792      	b.n	404012 <_svfprintf_r+0xb2>
  4040ec:	980e      	ldr	r0, [sp, #56]	; 0x38
  4040ee:	46ab      	mov	fp, r5
  4040f0:	2100      	movs	r1, #0
  4040f2:	6804      	ldr	r4, [r0, #0]
  4040f4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4040f8:	1d07      	adds	r7, r0, #4
  4040fa:	9807      	ldr	r0, [sp, #28]
  4040fc:	2330      	movs	r3, #48	; 0x30
  4040fe:	2278      	movs	r2, #120	; 0x78
  404100:	458b      	cmp	fp, r1
  404102:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404106:	f04f 0500 	mov.w	r5, #0
  40410a:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40410e:	f040 0302 	orr.w	r3, r0, #2
  404112:	f2c0 83c7 	blt.w	4048a4 <_svfprintf_r+0x944>
  404116:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  40411a:	f043 0302 	orr.w	r3, r3, #2
  40411e:	9307      	str	r3, [sp, #28]
  404120:	ea54 0305 	orrs.w	r3, r4, r5
  404124:	970e      	str	r7, [sp, #56]	; 0x38
  404126:	f000 8393 	beq.w	404850 <_svfprintf_r+0x8f0>
  40412a:	460f      	mov	r7, r1
  40412c:	9211      	str	r2, [sp, #68]	; 0x44
  40412e:	48b3      	ldr	r0, [pc, #716]	; (4043fc <_svfprintf_r+0x49c>)
  404130:	e2ce      	b.n	4046d0 <_svfprintf_r+0x770>
  404132:	aa23      	add	r2, sp, #140	; 0x8c
  404134:	9909      	ldr	r1, [sp, #36]	; 0x24
  404136:	980a      	ldr	r0, [sp, #40]	; 0x28
  404138:	f005 f910 	bl	40935c <__ssprint_r>
  40413c:	b948      	cbnz	r0, 404152 <_svfprintf_r+0x1f2>
  40413e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404142:	e752      	b.n	403fea <_svfprintf_r+0x8a>
  404144:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404146:	b123      	cbz	r3, 404152 <_svfprintf_r+0x1f2>
  404148:	980a      	ldr	r0, [sp, #40]	; 0x28
  40414a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40414c:	aa23      	add	r2, sp, #140	; 0x8c
  40414e:	f005 f905 	bl	40935c <__ssprint_r>
  404152:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404154:	899b      	ldrh	r3, [r3, #12]
  404156:	f013 0f40 	tst.w	r3, #64	; 0x40
  40415a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40415c:	bf18      	it	ne
  40415e:	f04f 33ff 	movne.w	r3, #4294967295
  404162:	4618      	mov	r0, r3
  404164:	b041      	add	sp, #260	; 0x104
  404166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40416a:	9311      	str	r3, [sp, #68]	; 0x44
  40416c:	46ab      	mov	fp, r5
  40416e:	2a00      	cmp	r2, #0
  404170:	f041 8223 	bne.w	4055ba <_svfprintf_r+0x165a>
  404174:	9a07      	ldr	r2, [sp, #28]
  404176:	f012 0320 	ands.w	r3, r2, #32
  40417a:	f000 822e 	beq.w	4045da <_svfprintf_r+0x67a>
  40417e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404180:	3707      	adds	r7, #7
  404182:	f027 0307 	bic.w	r3, r7, #7
  404186:	2700      	movs	r7, #0
  404188:	f103 0108 	add.w	r1, r3, #8
  40418c:	45bb      	cmp	fp, r7
  40418e:	910e      	str	r1, [sp, #56]	; 0x38
  404190:	e9d3 4500 	ldrd	r4, r5, [r3]
  404194:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404198:	f2c0 8752 	blt.w	405040 <_svfprintf_r+0x10e0>
  40419c:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4041a0:	9307      	str	r3, [sp, #28]
  4041a2:	ea54 0305 	orrs.w	r3, r4, r5
  4041a6:	f000 8375 	beq.w	404894 <_svfprintf_r+0x934>
  4041aa:	ae30      	add	r6, sp, #192	; 0xc0
  4041ac:	08e2      	lsrs	r2, r4, #3
  4041ae:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4041b2:	08e9      	lsrs	r1, r5, #3
  4041b4:	f004 0307 	and.w	r3, r4, #7
  4041b8:	460d      	mov	r5, r1
  4041ba:	4614      	mov	r4, r2
  4041bc:	3330      	adds	r3, #48	; 0x30
  4041be:	ea54 0205 	orrs.w	r2, r4, r5
  4041c2:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4041c6:	d1f1      	bne.n	4041ac <_svfprintf_r+0x24c>
  4041c8:	9a07      	ldr	r2, [sp, #28]
  4041ca:	07d1      	lsls	r1, r2, #31
  4041cc:	f140 8084 	bpl.w	4042d8 <_svfprintf_r+0x378>
  4041d0:	2b30      	cmp	r3, #48	; 0x30
  4041d2:	f000 8081 	beq.w	4042d8 <_svfprintf_r+0x378>
  4041d6:	2230      	movs	r2, #48	; 0x30
  4041d8:	1e73      	subs	r3, r6, #1
  4041da:	f806 2c01 	strb.w	r2, [r6, #-1]
  4041de:	aa30      	add	r2, sp, #192	; 0xc0
  4041e0:	1ad2      	subs	r2, r2, r3
  4041e2:	920d      	str	r2, [sp, #52]	; 0x34
  4041e4:	461e      	mov	r6, r3
  4041e6:	e07a      	b.n	4042de <_svfprintf_r+0x37e>
  4041e8:	f898 3000 	ldrb.w	r3, [r8]
  4041ec:	2b2a      	cmp	r3, #42	; 0x2a
  4041ee:	f108 0401 	add.w	r4, r8, #1
  4041f2:	f001 81b1 	beq.w	405558 <_svfprintf_r+0x15f8>
  4041f6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4041fa:	2809      	cmp	r0, #9
  4041fc:	bf98      	it	ls
  4041fe:	2500      	movls	r5, #0
  404200:	f201 8164 	bhi.w	4054cc <_svfprintf_r+0x156c>
  404204:	f814 3b01 	ldrb.w	r3, [r4], #1
  404208:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40420c:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  404210:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404214:	2809      	cmp	r0, #9
  404216:	d9f5      	bls.n	404204 <_svfprintf_r+0x2a4>
  404218:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40421c:	46a0      	mov	r8, r4
  40421e:	e6fa      	b.n	404016 <_svfprintf_r+0xb6>
  404220:	9b07      	ldr	r3, [sp, #28]
  404222:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404226:	9307      	str	r3, [sp, #28]
  404228:	f898 3000 	ldrb.w	r3, [r8]
  40422c:	e6f1      	b.n	404012 <_svfprintf_r+0xb2>
  40422e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404232:	2300      	movs	r3, #0
  404234:	461c      	mov	r4, r3
  404236:	f818 3b01 	ldrb.w	r3, [r8], #1
  40423a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40423e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404242:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404246:	2809      	cmp	r0, #9
  404248:	d9f5      	bls.n	404236 <_svfprintf_r+0x2d6>
  40424a:	940c      	str	r4, [sp, #48]	; 0x30
  40424c:	e6e3      	b.n	404016 <_svfprintf_r+0xb6>
  40424e:	9311      	str	r3, [sp, #68]	; 0x44
  404250:	46ab      	mov	fp, r5
  404252:	2a00      	cmp	r2, #0
  404254:	f041 81c9 	bne.w	4055ea <_svfprintf_r+0x168a>
  404258:	9b07      	ldr	r3, [sp, #28]
  40425a:	f043 0310 	orr.w	r3, r3, #16
  40425e:	9307      	str	r3, [sp, #28]
  404260:	9b07      	ldr	r3, [sp, #28]
  404262:	0698      	lsls	r0, r3, #26
  404264:	f140 8530 	bpl.w	404cc8 <_svfprintf_r+0xd68>
  404268:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40426a:	3707      	adds	r7, #7
  40426c:	f027 0707 	bic.w	r7, r7, #7
  404270:	e9d7 2300 	ldrd	r2, r3, [r7]
  404274:	f107 0108 	add.w	r1, r7, #8
  404278:	910e      	str	r1, [sp, #56]	; 0x38
  40427a:	4614      	mov	r4, r2
  40427c:	461d      	mov	r5, r3
  40427e:	2a00      	cmp	r2, #0
  404280:	f173 0300 	sbcs.w	r3, r3, #0
  404284:	f2c0 855b 	blt.w	404d3e <_svfprintf_r+0xdde>
  404288:	f1bb 0f00 	cmp.w	fp, #0
  40428c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404290:	f2c0 8538 	blt.w	404d04 <_svfprintf_r+0xda4>
  404294:	9b07      	ldr	r3, [sp, #28]
  404296:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40429a:	9307      	str	r3, [sp, #28]
  40429c:	ea54 0305 	orrs.w	r3, r4, r5
  4042a0:	f000 81db 	beq.w	40465a <_svfprintf_r+0x6fa>
  4042a4:	2d00      	cmp	r5, #0
  4042a6:	bf08      	it	eq
  4042a8:	2c0a      	cmpeq	r4, #10
  4042aa:	f0c0 81db 	bcc.w	404664 <_svfprintf_r+0x704>
  4042ae:	ae30      	add	r6, sp, #192	; 0xc0
  4042b0:	4620      	mov	r0, r4
  4042b2:	4629      	mov	r1, r5
  4042b4:	220a      	movs	r2, #10
  4042b6:	2300      	movs	r3, #0
  4042b8:	f005 fac4 	bl	409844 <__aeabi_uldivmod>
  4042bc:	3230      	adds	r2, #48	; 0x30
  4042be:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4042c2:	4620      	mov	r0, r4
  4042c4:	4629      	mov	r1, r5
  4042c6:	2300      	movs	r3, #0
  4042c8:	220a      	movs	r2, #10
  4042ca:	f005 fabb 	bl	409844 <__aeabi_uldivmod>
  4042ce:	4604      	mov	r4, r0
  4042d0:	460d      	mov	r5, r1
  4042d2:	ea54 0305 	orrs.w	r3, r4, r5
  4042d6:	d1eb      	bne.n	4042b0 <_svfprintf_r+0x350>
  4042d8:	ab30      	add	r3, sp, #192	; 0xc0
  4042da:	1b9b      	subs	r3, r3, r6
  4042dc:	930d      	str	r3, [sp, #52]	; 0x34
  4042de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4042e0:	455b      	cmp	r3, fp
  4042e2:	bfb8      	it	lt
  4042e4:	465b      	movlt	r3, fp
  4042e6:	9308      	str	r3, [sp, #32]
  4042e8:	2300      	movs	r3, #0
  4042ea:	9313      	str	r3, [sp, #76]	; 0x4c
  4042ec:	b117      	cbz	r7, 4042f4 <_svfprintf_r+0x394>
  4042ee:	9b08      	ldr	r3, [sp, #32]
  4042f0:	3301      	adds	r3, #1
  4042f2:	9308      	str	r3, [sp, #32]
  4042f4:	9b07      	ldr	r3, [sp, #28]
  4042f6:	f013 0302 	ands.w	r3, r3, #2
  4042fa:	930f      	str	r3, [sp, #60]	; 0x3c
  4042fc:	d002      	beq.n	404304 <_svfprintf_r+0x3a4>
  4042fe:	9b08      	ldr	r3, [sp, #32]
  404300:	3302      	adds	r3, #2
  404302:	9308      	str	r3, [sp, #32]
  404304:	9b07      	ldr	r3, [sp, #28]
  404306:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40430a:	9310      	str	r3, [sp, #64]	; 0x40
  40430c:	f040 82d7 	bne.w	4048be <_svfprintf_r+0x95e>
  404310:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404312:	9a08      	ldr	r2, [sp, #32]
  404314:	1a9d      	subs	r5, r3, r2
  404316:	2d00      	cmp	r5, #0
  404318:	f340 82d1 	ble.w	4048be <_svfprintf_r+0x95e>
  40431c:	2d10      	cmp	r5, #16
  40431e:	9925      	ldr	r1, [sp, #148]	; 0x94
  404320:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404322:	4f37      	ldr	r7, [pc, #220]	; (404400 <_svfprintf_r+0x4a0>)
  404324:	dd27      	ble.n	404376 <_svfprintf_r+0x416>
  404326:	9618      	str	r6, [sp, #96]	; 0x60
  404328:	4648      	mov	r0, r9
  40432a:	2410      	movs	r4, #16
  40432c:	46b9      	mov	r9, r7
  40432e:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404330:	462f      	mov	r7, r5
  404332:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404334:	e004      	b.n	404340 <_svfprintf_r+0x3e0>
  404336:	3f10      	subs	r7, #16
  404338:	2f10      	cmp	r7, #16
  40433a:	f100 0008 	add.w	r0, r0, #8
  40433e:	dd16      	ble.n	40436e <_svfprintf_r+0x40e>
  404340:	3201      	adds	r2, #1
  404342:	4b2f      	ldr	r3, [pc, #188]	; (404400 <_svfprintf_r+0x4a0>)
  404344:	9224      	str	r2, [sp, #144]	; 0x90
  404346:	3110      	adds	r1, #16
  404348:	2a07      	cmp	r2, #7
  40434a:	9125      	str	r1, [sp, #148]	; 0x94
  40434c:	e880 0018 	stmia.w	r0, {r3, r4}
  404350:	ddf1      	ble.n	404336 <_svfprintf_r+0x3d6>
  404352:	aa23      	add	r2, sp, #140	; 0x8c
  404354:	4631      	mov	r1, r6
  404356:	4628      	mov	r0, r5
  404358:	f005 f800 	bl	40935c <__ssprint_r>
  40435c:	2800      	cmp	r0, #0
  40435e:	f47f aef8 	bne.w	404152 <_svfprintf_r+0x1f2>
  404362:	3f10      	subs	r7, #16
  404364:	2f10      	cmp	r7, #16
  404366:	9925      	ldr	r1, [sp, #148]	; 0x94
  404368:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40436a:	a830      	add	r0, sp, #192	; 0xc0
  40436c:	dce8      	bgt.n	404340 <_svfprintf_r+0x3e0>
  40436e:	9e18      	ldr	r6, [sp, #96]	; 0x60
  404370:	463d      	mov	r5, r7
  404372:	464f      	mov	r7, r9
  404374:	4681      	mov	r9, r0
  404376:	3201      	adds	r2, #1
  404378:	186c      	adds	r4, r5, r1
  40437a:	2a07      	cmp	r2, #7
  40437c:	9425      	str	r4, [sp, #148]	; 0x94
  40437e:	9224      	str	r2, [sp, #144]	; 0x90
  404380:	f8c9 7000 	str.w	r7, [r9]
  404384:	f8c9 5004 	str.w	r5, [r9, #4]
  404388:	f300 8428 	bgt.w	404bdc <_svfprintf_r+0xc7c>
  40438c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404390:	f109 0908 	add.w	r9, r9, #8
  404394:	b177      	cbz	r7, 4043b4 <_svfprintf_r+0x454>
  404396:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404398:	3301      	adds	r3, #1
  40439a:	3401      	adds	r4, #1
  40439c:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  4043a0:	2201      	movs	r2, #1
  4043a2:	2b07      	cmp	r3, #7
  4043a4:	9425      	str	r4, [sp, #148]	; 0x94
  4043a6:	9324      	str	r3, [sp, #144]	; 0x90
  4043a8:	e889 0006 	stmia.w	r9, {r1, r2}
  4043ac:	f300 83a0 	bgt.w	404af0 <_svfprintf_r+0xb90>
  4043b0:	f109 0908 	add.w	r9, r9, #8
  4043b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4043b6:	b16b      	cbz	r3, 4043d4 <_svfprintf_r+0x474>
  4043b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043ba:	3301      	adds	r3, #1
  4043bc:	3402      	adds	r4, #2
  4043be:	a91c      	add	r1, sp, #112	; 0x70
  4043c0:	2202      	movs	r2, #2
  4043c2:	2b07      	cmp	r3, #7
  4043c4:	9425      	str	r4, [sp, #148]	; 0x94
  4043c6:	9324      	str	r3, [sp, #144]	; 0x90
  4043c8:	e889 0006 	stmia.w	r9, {r1, r2}
  4043cc:	f300 839c 	bgt.w	404b08 <_svfprintf_r+0xba8>
  4043d0:	f109 0908 	add.w	r9, r9, #8
  4043d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4043d6:	2b80      	cmp	r3, #128	; 0x80
  4043d8:	f000 82d5 	beq.w	404986 <_svfprintf_r+0xa26>
  4043dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4043de:	ebc3 070b 	rsb	r7, r3, fp
  4043e2:	2f00      	cmp	r7, #0
  4043e4:	dd39      	ble.n	40445a <_svfprintf_r+0x4fa>
  4043e6:	4a07      	ldr	r2, [pc, #28]	; (404404 <_svfprintf_r+0x4a4>)
  4043e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043ea:	920f      	str	r2, [sp, #60]	; 0x3c
  4043ec:	2f10      	cmp	r7, #16
  4043ee:	dd28      	ble.n	404442 <_svfprintf_r+0x4e2>
  4043f0:	4622      	mov	r2, r4
  4043f2:	f04f 0b10 	mov.w	fp, #16
  4043f6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4043f8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4043fa:	e00a      	b.n	404412 <_svfprintf_r+0x4b2>
  4043fc:	00409c40 	.word	0x00409c40
  404400:	00409c60 	.word	0x00409c60
  404404:	00409c0c 	.word	0x00409c0c
  404408:	3f10      	subs	r7, #16
  40440a:	2f10      	cmp	r7, #16
  40440c:	f109 0908 	add.w	r9, r9, #8
  404410:	dd16      	ble.n	404440 <_svfprintf_r+0x4e0>
  404412:	3301      	adds	r3, #1
  404414:	3210      	adds	r2, #16
  404416:	2b07      	cmp	r3, #7
  404418:	9225      	str	r2, [sp, #148]	; 0x94
  40441a:	9324      	str	r3, [sp, #144]	; 0x90
  40441c:	e889 0c00 	stmia.w	r9, {sl, fp}
  404420:	ddf2      	ble.n	404408 <_svfprintf_r+0x4a8>
  404422:	aa23      	add	r2, sp, #140	; 0x8c
  404424:	4621      	mov	r1, r4
  404426:	4628      	mov	r0, r5
  404428:	f004 ff98 	bl	40935c <__ssprint_r>
  40442c:	2800      	cmp	r0, #0
  40442e:	f47f ae90 	bne.w	404152 <_svfprintf_r+0x1f2>
  404432:	3f10      	subs	r7, #16
  404434:	2f10      	cmp	r7, #16
  404436:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404438:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40443a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40443e:	dce8      	bgt.n	404412 <_svfprintf_r+0x4b2>
  404440:	4614      	mov	r4, r2
  404442:	3301      	adds	r3, #1
  404444:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404446:	9324      	str	r3, [sp, #144]	; 0x90
  404448:	443c      	add	r4, r7
  40444a:	2b07      	cmp	r3, #7
  40444c:	9425      	str	r4, [sp, #148]	; 0x94
  40444e:	e889 0084 	stmia.w	r9, {r2, r7}
  404452:	f300 8341 	bgt.w	404ad8 <_svfprintf_r+0xb78>
  404456:	f109 0908 	add.w	r9, r9, #8
  40445a:	9b07      	ldr	r3, [sp, #28]
  40445c:	05da      	lsls	r2, r3, #23
  40445e:	f100 8230 	bmi.w	4048c2 <_svfprintf_r+0x962>
  404462:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404464:	990d      	ldr	r1, [sp, #52]	; 0x34
  404466:	f8c9 6000 	str.w	r6, [r9]
  40446a:	3301      	adds	r3, #1
  40446c:	440c      	add	r4, r1
  40446e:	2b07      	cmp	r3, #7
  404470:	9425      	str	r4, [sp, #148]	; 0x94
  404472:	f8c9 1004 	str.w	r1, [r9, #4]
  404476:	9324      	str	r3, [sp, #144]	; 0x90
  404478:	f300 8318 	bgt.w	404aac <_svfprintf_r+0xb4c>
  40447c:	f109 0908 	add.w	r9, r9, #8
  404480:	9b07      	ldr	r3, [sp, #28]
  404482:	0759      	lsls	r1, r3, #29
  404484:	d53f      	bpl.n	404506 <_svfprintf_r+0x5a6>
  404486:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404488:	9a08      	ldr	r2, [sp, #32]
  40448a:	1a9d      	subs	r5, r3, r2
  40448c:	2d00      	cmp	r5, #0
  40448e:	dd3a      	ble.n	404506 <_svfprintf_r+0x5a6>
  404490:	2d10      	cmp	r5, #16
  404492:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404494:	4fbc      	ldr	r7, [pc, #752]	; (404788 <_svfprintf_r+0x828>)
  404496:	dd23      	ble.n	4044e0 <_svfprintf_r+0x580>
  404498:	4622      	mov	r2, r4
  40449a:	2610      	movs	r6, #16
  40449c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4044a0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4044a2:	e004      	b.n	4044ae <_svfprintf_r+0x54e>
  4044a4:	3d10      	subs	r5, #16
  4044a6:	2d10      	cmp	r5, #16
  4044a8:	f109 0908 	add.w	r9, r9, #8
  4044ac:	dd17      	ble.n	4044de <_svfprintf_r+0x57e>
  4044ae:	3301      	adds	r3, #1
  4044b0:	49b5      	ldr	r1, [pc, #724]	; (404788 <_svfprintf_r+0x828>)
  4044b2:	9324      	str	r3, [sp, #144]	; 0x90
  4044b4:	3210      	adds	r2, #16
  4044b6:	2b07      	cmp	r3, #7
  4044b8:	9225      	str	r2, [sp, #148]	; 0x94
  4044ba:	e889 0042 	stmia.w	r9, {r1, r6}
  4044be:	ddf1      	ble.n	4044a4 <_svfprintf_r+0x544>
  4044c0:	aa23      	add	r2, sp, #140	; 0x8c
  4044c2:	4621      	mov	r1, r4
  4044c4:	4658      	mov	r0, fp
  4044c6:	f004 ff49 	bl	40935c <__ssprint_r>
  4044ca:	2800      	cmp	r0, #0
  4044cc:	f47f ae41 	bne.w	404152 <_svfprintf_r+0x1f2>
  4044d0:	3d10      	subs	r5, #16
  4044d2:	2d10      	cmp	r5, #16
  4044d4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4044d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4044d8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4044dc:	dce7      	bgt.n	4044ae <_svfprintf_r+0x54e>
  4044de:	4614      	mov	r4, r2
  4044e0:	3301      	adds	r3, #1
  4044e2:	442c      	add	r4, r5
  4044e4:	2b07      	cmp	r3, #7
  4044e6:	9425      	str	r4, [sp, #148]	; 0x94
  4044e8:	9324      	str	r3, [sp, #144]	; 0x90
  4044ea:	f8c9 7000 	str.w	r7, [r9]
  4044ee:	f8c9 5004 	str.w	r5, [r9, #4]
  4044f2:	dd08      	ble.n	404506 <_svfprintf_r+0x5a6>
  4044f4:	aa23      	add	r2, sp, #140	; 0x8c
  4044f6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4044f8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4044fa:	f004 ff2f 	bl	40935c <__ssprint_r>
  4044fe:	2800      	cmp	r0, #0
  404500:	f47f ae27 	bne.w	404152 <_svfprintf_r+0x1f2>
  404504:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404506:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404508:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40450a:	9908      	ldr	r1, [sp, #32]
  40450c:	428a      	cmp	r2, r1
  40450e:	bfac      	ite	ge
  404510:	189b      	addge	r3, r3, r2
  404512:	185b      	addlt	r3, r3, r1
  404514:	930b      	str	r3, [sp, #44]	; 0x2c
  404516:	2c00      	cmp	r4, #0
  404518:	f040 82d4 	bne.w	404ac4 <_svfprintf_r+0xb64>
  40451c:	2300      	movs	r3, #0
  40451e:	9324      	str	r3, [sp, #144]	; 0x90
  404520:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404524:	e542      	b.n	403fac <_svfprintf_r+0x4c>
  404526:	9311      	str	r3, [sp, #68]	; 0x44
  404528:	46ab      	mov	fp, r5
  40452a:	2a00      	cmp	r2, #0
  40452c:	f041 8059 	bne.w	4055e2 <_svfprintf_r+0x1682>
  404530:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404532:	3707      	adds	r7, #7
  404534:	f027 0307 	bic.w	r3, r7, #7
  404538:	f103 0208 	add.w	r2, r3, #8
  40453c:	920e      	str	r2, [sp, #56]	; 0x38
  40453e:	681a      	ldr	r2, [r3, #0]
  404540:	9214      	str	r2, [sp, #80]	; 0x50
  404542:	685b      	ldr	r3, [r3, #4]
  404544:	9315      	str	r3, [sp, #84]	; 0x54
  404546:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404548:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40454a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40454e:	4628      	mov	r0, r5
  404550:	4621      	mov	r1, r4
  404552:	f04f 32ff 	mov.w	r2, #4294967295
  404556:	4b8d      	ldr	r3, [pc, #564]	; (40478c <_svfprintf_r+0x82c>)
  404558:	f7ff fb36 	bl	403bc8 <__aeabi_dcmpun>
  40455c:	2800      	cmp	r0, #0
  40455e:	f040 84c1 	bne.w	404ee4 <_svfprintf_r+0xf84>
  404562:	4628      	mov	r0, r5
  404564:	4621      	mov	r1, r4
  404566:	f04f 32ff 	mov.w	r2, #4294967295
  40456a:	4b88      	ldr	r3, [pc, #544]	; (40478c <_svfprintf_r+0x82c>)
  40456c:	f7ff fb0e 	bl	403b8c <__aeabi_dcmple>
  404570:	2800      	cmp	r0, #0
  404572:	f040 84b7 	bne.w	404ee4 <_svfprintf_r+0xf84>
  404576:	9814      	ldr	r0, [sp, #80]	; 0x50
  404578:	9915      	ldr	r1, [sp, #84]	; 0x54
  40457a:	2200      	movs	r2, #0
  40457c:	2300      	movs	r3, #0
  40457e:	f7ff fafb 	bl	403b78 <__aeabi_dcmplt>
  404582:	2800      	cmp	r0, #0
  404584:	f040 874b 	bne.w	40541e <_svfprintf_r+0x14be>
  404588:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40458c:	4e80      	ldr	r6, [pc, #512]	; (404790 <_svfprintf_r+0x830>)
  40458e:	4b81      	ldr	r3, [pc, #516]	; (404794 <_svfprintf_r+0x834>)
  404590:	9907      	ldr	r1, [sp, #28]
  404592:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  404596:	9107      	str	r1, [sp, #28]
  404598:	9911      	ldr	r1, [sp, #68]	; 0x44
  40459a:	2203      	movs	r2, #3
  40459c:	f04f 0b00 	mov.w	fp, #0
  4045a0:	9208      	str	r2, [sp, #32]
  4045a2:	2947      	cmp	r1, #71	; 0x47
  4045a4:	bfd8      	it	le
  4045a6:	461e      	movle	r6, r3
  4045a8:	920d      	str	r2, [sp, #52]	; 0x34
  4045aa:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4045ae:	e69d      	b.n	4042ec <_svfprintf_r+0x38c>
  4045b0:	9b07      	ldr	r3, [sp, #28]
  4045b2:	f043 0308 	orr.w	r3, r3, #8
  4045b6:	9307      	str	r3, [sp, #28]
  4045b8:	f898 3000 	ldrb.w	r3, [r8]
  4045bc:	e529      	b.n	404012 <_svfprintf_r+0xb2>
  4045be:	9311      	str	r3, [sp, #68]	; 0x44
  4045c0:	46ab      	mov	fp, r5
  4045c2:	2a00      	cmp	r2, #0
  4045c4:	f041 8009 	bne.w	4055da <_svfprintf_r+0x167a>
  4045c8:	9b07      	ldr	r3, [sp, #28]
  4045ca:	f043 0310 	orr.w	r3, r3, #16
  4045ce:	9307      	str	r3, [sp, #28]
  4045d0:	9a07      	ldr	r2, [sp, #28]
  4045d2:	f012 0320 	ands.w	r3, r2, #32
  4045d6:	f47f add2 	bne.w	40417e <_svfprintf_r+0x21e>
  4045da:	9907      	ldr	r1, [sp, #28]
  4045dc:	f011 0210 	ands.w	r2, r1, #16
  4045e0:	f000 8507 	beq.w	404ff2 <_svfprintf_r+0x1092>
  4045e4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4045e6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4045ea:	f1bb 0f00 	cmp.w	fp, #0
  4045ee:	6804      	ldr	r4, [r0, #0]
  4045f0:	f100 0704 	add.w	r7, r0, #4
  4045f4:	f04f 0500 	mov.w	r5, #0
  4045f8:	f2c0 8521 	blt.w	40503e <_svfprintf_r+0x10de>
  4045fc:	460a      	mov	r2, r1
  4045fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404602:	9207      	str	r2, [sp, #28]
  404604:	ea54 0205 	orrs.w	r2, r4, r5
  404608:	970e      	str	r7, [sp, #56]	; 0x38
  40460a:	f000 8143 	beq.w	404894 <_svfprintf_r+0x934>
  40460e:	461f      	mov	r7, r3
  404610:	e5cb      	b.n	4041aa <_svfprintf_r+0x24a>
  404612:	9311      	str	r3, [sp, #68]	; 0x44
  404614:	46ab      	mov	fp, r5
  404616:	2a00      	cmp	r2, #0
  404618:	f040 87d7 	bne.w	4055ca <_svfprintf_r+0x166a>
  40461c:	9b07      	ldr	r3, [sp, #28]
  40461e:	f043 0310 	orr.w	r3, r3, #16
  404622:	9307      	str	r3, [sp, #28]
  404624:	9a07      	ldr	r2, [sp, #28]
  404626:	f012 0320 	ands.w	r3, r2, #32
  40462a:	f000 8332 	beq.w	404c92 <_svfprintf_r+0xd32>
  40462e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404630:	3707      	adds	r7, #7
  404632:	f027 0307 	bic.w	r3, r7, #7
  404636:	2700      	movs	r7, #0
  404638:	f103 0108 	add.w	r1, r3, #8
  40463c:	45bb      	cmp	fp, r7
  40463e:	910e      	str	r1, [sp, #56]	; 0x38
  404640:	e9d3 4500 	ldrd	r4, r5, [r3]
  404644:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404648:	f2c0 835c 	blt.w	404d04 <_svfprintf_r+0xda4>
  40464c:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404650:	9307      	str	r3, [sp, #28]
  404652:	ea54 0305 	orrs.w	r3, r4, r5
  404656:	f47f ae25 	bne.w	4042a4 <_svfprintf_r+0x344>
  40465a:	f1bb 0f00 	cmp.w	fp, #0
  40465e:	f000 80fe 	beq.w	40485e <_svfprintf_r+0x8fe>
  404662:	2400      	movs	r4, #0
  404664:	ae40      	add	r6, sp, #256	; 0x100
  404666:	3430      	adds	r4, #48	; 0x30
  404668:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40466c:	e634      	b.n	4042d8 <_svfprintf_r+0x378>
  40466e:	9311      	str	r3, [sp, #68]	; 0x44
  404670:	46ab      	mov	fp, r5
  404672:	2a00      	cmp	r2, #0
  404674:	f040 87a5 	bne.w	4055c2 <_svfprintf_r+0x1662>
  404678:	9b07      	ldr	r3, [sp, #28]
  40467a:	4847      	ldr	r0, [pc, #284]	; (404798 <_svfprintf_r+0x838>)
  40467c:	069d      	lsls	r5, r3, #26
  40467e:	f140 8097 	bpl.w	4047b0 <_svfprintf_r+0x850>
  404682:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404684:	3707      	adds	r7, #7
  404686:	f027 0307 	bic.w	r3, r7, #7
  40468a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40468e:	f103 0208 	add.w	r2, r3, #8
  404692:	920e      	str	r2, [sp, #56]	; 0x38
  404694:	9a07      	ldr	r2, [sp, #28]
  404696:	f012 0701 	ands.w	r7, r2, #1
  40469a:	f000 8241 	beq.w	404b20 <_svfprintf_r+0xbc0>
  40469e:	ea54 0305 	orrs.w	r3, r4, r5
  4046a2:	f000 84f5 	beq.w	405090 <_svfprintf_r+0x1130>
  4046a6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4046aa:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  4046ae:	2700      	movs	r7, #0
  4046b0:	9a07      	ldr	r2, [sp, #28]
  4046b2:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4046b6:	2330      	movs	r3, #48	; 0x30
  4046b8:	45bb      	cmp	fp, r7
  4046ba:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4046be:	f042 0302 	orr.w	r3, r2, #2
  4046c2:	f2c0 86a9 	blt.w	405418 <_svfprintf_r+0x14b8>
  4046c6:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4046ca:	f043 0302 	orr.w	r3, r3, #2
  4046ce:	9307      	str	r3, [sp, #28]
  4046d0:	ae30      	add	r6, sp, #192	; 0xc0
  4046d2:	0923      	lsrs	r3, r4, #4
  4046d4:	f004 010f 	and.w	r1, r4, #15
  4046d8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4046dc:	092a      	lsrs	r2, r5, #4
  4046de:	461c      	mov	r4, r3
  4046e0:	4615      	mov	r5, r2
  4046e2:	5c43      	ldrb	r3, [r0, r1]
  4046e4:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4046e8:	ea54 0305 	orrs.w	r3, r4, r5
  4046ec:	d1f1      	bne.n	4046d2 <_svfprintf_r+0x772>
  4046ee:	e5f3      	b.n	4042d8 <_svfprintf_r+0x378>
  4046f0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4046f2:	9311      	str	r3, [sp, #68]	; 0x44
  4046f4:	680a      	ldr	r2, [r1, #0]
  4046f6:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4046fa:	2300      	movs	r3, #0
  4046fc:	460a      	mov	r2, r1
  4046fe:	461f      	mov	r7, r3
  404700:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404704:	3204      	adds	r2, #4
  404706:	2301      	movs	r3, #1
  404708:	9308      	str	r3, [sp, #32]
  40470a:	46bb      	mov	fp, r7
  40470c:	9713      	str	r7, [sp, #76]	; 0x4c
  40470e:	920e      	str	r2, [sp, #56]	; 0x38
  404710:	930d      	str	r3, [sp, #52]	; 0x34
  404712:	ae26      	add	r6, sp, #152	; 0x98
  404714:	e5ee      	b.n	4042f4 <_svfprintf_r+0x394>
  404716:	9311      	str	r3, [sp, #68]	; 0x44
  404718:	46ab      	mov	fp, r5
  40471a:	2a00      	cmp	r2, #0
  40471c:	f43f ada0 	beq.w	404260 <_svfprintf_r+0x300>
  404720:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404724:	e59c      	b.n	404260 <_svfprintf_r+0x300>
  404726:	9b07      	ldr	r3, [sp, #28]
  404728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40472c:	9307      	str	r3, [sp, #28]
  40472e:	f898 3000 	ldrb.w	r3, [r8]
  404732:	e46e      	b.n	404012 <_svfprintf_r+0xb2>
  404734:	f898 3000 	ldrb.w	r3, [r8]
  404738:	2900      	cmp	r1, #0
  40473a:	f47f ac6a 	bne.w	404012 <_svfprintf_r+0xb2>
  40473e:	2201      	movs	r2, #1
  404740:	2120      	movs	r1, #32
  404742:	e466      	b.n	404012 <_svfprintf_r+0xb2>
  404744:	9b07      	ldr	r3, [sp, #28]
  404746:	f043 0301 	orr.w	r3, r3, #1
  40474a:	9307      	str	r3, [sp, #28]
  40474c:	f898 3000 	ldrb.w	r3, [r8]
  404750:	e45f      	b.n	404012 <_svfprintf_r+0xb2>
  404752:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404754:	6823      	ldr	r3, [r4, #0]
  404756:	930c      	str	r3, [sp, #48]	; 0x30
  404758:	4618      	mov	r0, r3
  40475a:	2800      	cmp	r0, #0
  40475c:	4623      	mov	r3, r4
  40475e:	f103 0304 	add.w	r3, r3, #4
  404762:	f6ff acb8 	blt.w	4040d6 <_svfprintf_r+0x176>
  404766:	930e      	str	r3, [sp, #56]	; 0x38
  404768:	f898 3000 	ldrb.w	r3, [r8]
  40476c:	e451      	b.n	404012 <_svfprintf_r+0xb2>
  40476e:	f898 3000 	ldrb.w	r3, [r8]
  404772:	2201      	movs	r2, #1
  404774:	212b      	movs	r1, #43	; 0x2b
  404776:	e44c      	b.n	404012 <_svfprintf_r+0xb2>
  404778:	9311      	str	r3, [sp, #68]	; 0x44
  40477a:	46ab      	mov	fp, r5
  40477c:	2a00      	cmp	r2, #0
  40477e:	f43f af51 	beq.w	404624 <_svfprintf_r+0x6c4>
  404782:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404786:	e74d      	b.n	404624 <_svfprintf_r+0x6c4>
  404788:	00409c60 	.word	0x00409c60
  40478c:	7fefffff 	.word	0x7fefffff
  404790:	00409c20 	.word	0x00409c20
  404794:	00409c1c 	.word	0x00409c1c
  404798:	00409c2c 	.word	0x00409c2c
  40479c:	9311      	str	r3, [sp, #68]	; 0x44
  40479e:	46ab      	mov	fp, r5
  4047a0:	2a00      	cmp	r2, #0
  4047a2:	f040 8703 	bne.w	4055ac <_svfprintf_r+0x164c>
  4047a6:	9b07      	ldr	r3, [sp, #28]
  4047a8:	4899      	ldr	r0, [pc, #612]	; (404a10 <_svfprintf_r+0xab0>)
  4047aa:	069d      	lsls	r5, r3, #26
  4047ac:	f53f af69 	bmi.w	404682 <_svfprintf_r+0x722>
  4047b0:	9b07      	ldr	r3, [sp, #28]
  4047b2:	06dc      	lsls	r4, r3, #27
  4047b4:	f140 845e 	bpl.w	405074 <_svfprintf_r+0x1114>
  4047b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4047ba:	4613      	mov	r3, r2
  4047bc:	3304      	adds	r3, #4
  4047be:	6814      	ldr	r4, [r2, #0]
  4047c0:	930e      	str	r3, [sp, #56]	; 0x38
  4047c2:	2500      	movs	r5, #0
  4047c4:	e766      	b.n	404694 <_svfprintf_r+0x734>
  4047c6:	f898 3000 	ldrb.w	r3, [r8]
  4047ca:	2b6c      	cmp	r3, #108	; 0x6c
  4047cc:	f000 84e1 	beq.w	405192 <_svfprintf_r+0x1232>
  4047d0:	9807      	ldr	r0, [sp, #28]
  4047d2:	f040 0010 	orr.w	r0, r0, #16
  4047d6:	9007      	str	r0, [sp, #28]
  4047d8:	e41b      	b.n	404012 <_svfprintf_r+0xb2>
  4047da:	2a00      	cmp	r2, #0
  4047dc:	f040 86db 	bne.w	405596 <_svfprintf_r+0x1636>
  4047e0:	9b07      	ldr	r3, [sp, #28]
  4047e2:	069b      	lsls	r3, r3, #26
  4047e4:	f140 842f 	bpl.w	405046 <_svfprintf_r+0x10e6>
  4047e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4047ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047ec:	6813      	ldr	r3, [r2, #0]
  4047ee:	17cd      	asrs	r5, r1, #31
  4047f0:	4608      	mov	r0, r1
  4047f2:	3204      	adds	r2, #4
  4047f4:	4629      	mov	r1, r5
  4047f6:	920e      	str	r2, [sp, #56]	; 0x38
  4047f8:	e9c3 0100 	strd	r0, r1, [r3]
  4047fc:	f7ff bbd6 	b.w	403fac <_svfprintf_r+0x4c>
  404800:	9b07      	ldr	r3, [sp, #28]
  404802:	f043 0320 	orr.w	r3, r3, #32
  404806:	9307      	str	r3, [sp, #28]
  404808:	f898 3000 	ldrb.w	r3, [r8]
  40480c:	e401      	b.n	404012 <_svfprintf_r+0xb2>
  40480e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404810:	9311      	str	r3, [sp, #68]	; 0x44
  404812:	6816      	ldr	r6, [r2, #0]
  404814:	2400      	movs	r4, #0
  404816:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40481a:	1d17      	adds	r7, r2, #4
  40481c:	2e00      	cmp	r6, #0
  40481e:	f000 85bd 	beq.w	40539c <_svfprintf_r+0x143c>
  404822:	2d00      	cmp	r5, #0
  404824:	f2c0 850f 	blt.w	405246 <_svfprintf_r+0x12e6>
  404828:	462a      	mov	r2, r5
  40482a:	4621      	mov	r1, r4
  40482c:	4630      	mov	r0, r6
  40482e:	f003 fe67 	bl	408500 <memchr>
  404832:	2800      	cmp	r0, #0
  404834:	f000 8604 	beq.w	405440 <_svfprintf_r+0x14e0>
  404838:	1b83      	subs	r3, r0, r6
  40483a:	930d      	str	r3, [sp, #52]	; 0x34
  40483c:	46a3      	mov	fp, r4
  40483e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404842:	970e      	str	r7, [sp, #56]	; 0x38
  404844:	9308      	str	r3, [sp, #32]
  404846:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40484a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40484e:	e54d      	b.n	4042ec <_svfprintf_r+0x38c>
  404850:	486f      	ldr	r0, [pc, #444]	; (404a10 <_svfprintf_r+0xab0>)
  404852:	9211      	str	r2, [sp, #68]	; 0x44
  404854:	f1bb 0f00 	cmp.w	fp, #0
  404858:	f040 8173 	bne.w	404b42 <_svfprintf_r+0xbe2>
  40485c:	465f      	mov	r7, fp
  40485e:	f04f 0b00 	mov.w	fp, #0
  404862:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  404866:	ae30      	add	r6, sp, #192	; 0xc0
  404868:	e539      	b.n	4042de <_svfprintf_r+0x37e>
  40486a:	9311      	str	r3, [sp, #68]	; 0x44
  40486c:	2a00      	cmp	r2, #0
  40486e:	f040 86b0 	bne.w	4055d2 <_svfprintf_r+0x1672>
  404872:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404874:	2a00      	cmp	r2, #0
  404876:	f43f ac65 	beq.w	404144 <_svfprintf_r+0x1e4>
  40487a:	2300      	movs	r3, #0
  40487c:	2101      	movs	r1, #1
  40487e:	461f      	mov	r7, r3
  404880:	9108      	str	r1, [sp, #32]
  404882:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  404886:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40488a:	469b      	mov	fp, r3
  40488c:	9313      	str	r3, [sp, #76]	; 0x4c
  40488e:	910d      	str	r1, [sp, #52]	; 0x34
  404890:	ae26      	add	r6, sp, #152	; 0x98
  404892:	e52f      	b.n	4042f4 <_svfprintf_r+0x394>
  404894:	f1bb 0f00 	cmp.w	fp, #0
  404898:	f000 85dd 	beq.w	405456 <_svfprintf_r+0x14f6>
  40489c:	2700      	movs	r7, #0
  40489e:	2400      	movs	r4, #0
  4048a0:	2500      	movs	r5, #0
  4048a2:	e482      	b.n	4041aa <_svfprintf_r+0x24a>
  4048a4:	485a      	ldr	r0, [pc, #360]	; (404a10 <_svfprintf_r+0xab0>)
  4048a6:	9307      	str	r3, [sp, #28]
  4048a8:	9211      	str	r2, [sp, #68]	; 0x44
  4048aa:	ea54 0305 	orrs.w	r3, r4, r5
  4048ae:	970e      	str	r7, [sp, #56]	; 0x38
  4048b0:	f04f 0700 	mov.w	r7, #0
  4048b4:	f47f af0c 	bne.w	4046d0 <_svfprintf_r+0x770>
  4048b8:	2400      	movs	r4, #0
  4048ba:	2500      	movs	r5, #0
  4048bc:	e708      	b.n	4046d0 <_svfprintf_r+0x770>
  4048be:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4048c0:	e568      	b.n	404394 <_svfprintf_r+0x434>
  4048c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4048c4:	2b65      	cmp	r3, #101	; 0x65
  4048c6:	f340 80a9 	ble.w	404a1c <_svfprintf_r+0xabc>
  4048ca:	9814      	ldr	r0, [sp, #80]	; 0x50
  4048cc:	9915      	ldr	r1, [sp, #84]	; 0x54
  4048ce:	2200      	movs	r2, #0
  4048d0:	2300      	movs	r3, #0
  4048d2:	f7ff f947 	bl	403b64 <__aeabi_dcmpeq>
  4048d6:	2800      	cmp	r0, #0
  4048d8:	f000 8135 	beq.w	404b46 <_svfprintf_r+0xbe6>
  4048dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048de:	4a4d      	ldr	r2, [pc, #308]	; (404a14 <_svfprintf_r+0xab4>)
  4048e0:	f8c9 2000 	str.w	r2, [r9]
  4048e4:	3301      	adds	r3, #1
  4048e6:	3401      	adds	r4, #1
  4048e8:	2201      	movs	r2, #1
  4048ea:	2b07      	cmp	r3, #7
  4048ec:	9425      	str	r4, [sp, #148]	; 0x94
  4048ee:	9324      	str	r3, [sp, #144]	; 0x90
  4048f0:	f8c9 2004 	str.w	r2, [r9, #4]
  4048f4:	f300 83e6 	bgt.w	4050c4 <_svfprintf_r+0x1164>
  4048f8:	f109 0908 	add.w	r9, r9, #8
  4048fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4048fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404900:	4293      	cmp	r3, r2
  404902:	db03      	blt.n	40490c <_svfprintf_r+0x9ac>
  404904:	9b07      	ldr	r3, [sp, #28]
  404906:	07db      	lsls	r3, r3, #31
  404908:	f57f adba 	bpl.w	404480 <_svfprintf_r+0x520>
  40490c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40490e:	9916      	ldr	r1, [sp, #88]	; 0x58
  404910:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404912:	f8c9 2000 	str.w	r2, [r9]
  404916:	3301      	adds	r3, #1
  404918:	440c      	add	r4, r1
  40491a:	2b07      	cmp	r3, #7
  40491c:	9425      	str	r4, [sp, #148]	; 0x94
  40491e:	f8c9 1004 	str.w	r1, [r9, #4]
  404922:	9324      	str	r3, [sp, #144]	; 0x90
  404924:	f300 843f 	bgt.w	4051a6 <_svfprintf_r+0x1246>
  404928:	f109 0908 	add.w	r9, r9, #8
  40492c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40492e:	1e5d      	subs	r5, r3, #1
  404930:	2d00      	cmp	r5, #0
  404932:	f77f ada5 	ble.w	404480 <_svfprintf_r+0x520>
  404936:	4a38      	ldr	r2, [pc, #224]	; (404a18 <_svfprintf_r+0xab8>)
  404938:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40493a:	920f      	str	r2, [sp, #60]	; 0x3c
  40493c:	2d10      	cmp	r5, #16
  40493e:	f340 81e6 	ble.w	404d0e <_svfprintf_r+0xdae>
  404942:	2610      	movs	r6, #16
  404944:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404946:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40494a:	e005      	b.n	404958 <_svfprintf_r+0x9f8>
  40494c:	f109 0908 	add.w	r9, r9, #8
  404950:	3d10      	subs	r5, #16
  404952:	2d10      	cmp	r5, #16
  404954:	f340 81db 	ble.w	404d0e <_svfprintf_r+0xdae>
  404958:	3301      	adds	r3, #1
  40495a:	3410      	adds	r4, #16
  40495c:	2b07      	cmp	r3, #7
  40495e:	9425      	str	r4, [sp, #148]	; 0x94
  404960:	9324      	str	r3, [sp, #144]	; 0x90
  404962:	f8c9 a000 	str.w	sl, [r9]
  404966:	f8c9 6004 	str.w	r6, [r9, #4]
  40496a:	ddef      	ble.n	40494c <_svfprintf_r+0x9ec>
  40496c:	aa23      	add	r2, sp, #140	; 0x8c
  40496e:	4659      	mov	r1, fp
  404970:	4638      	mov	r0, r7
  404972:	f004 fcf3 	bl	40935c <__ssprint_r>
  404976:	2800      	cmp	r0, #0
  404978:	f47f abeb 	bne.w	404152 <_svfprintf_r+0x1f2>
  40497c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40497e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404980:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404984:	e7e4      	b.n	404950 <_svfprintf_r+0x9f0>
  404986:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404988:	9a08      	ldr	r2, [sp, #32]
  40498a:	1a9f      	subs	r7, r3, r2
  40498c:	2f00      	cmp	r7, #0
  40498e:	f77f ad25 	ble.w	4043dc <_svfprintf_r+0x47c>
  404992:	4a21      	ldr	r2, [pc, #132]	; (404a18 <_svfprintf_r+0xab8>)
  404994:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404996:	920f      	str	r2, [sp, #60]	; 0x3c
  404998:	2f10      	cmp	r7, #16
  40499a:	dd2b      	ble.n	4049f4 <_svfprintf_r+0xa94>
  40499c:	464a      	mov	r2, r9
  40499e:	4621      	mov	r1, r4
  4049a0:	46b9      	mov	r9, r7
  4049a2:	2510      	movs	r5, #16
  4049a4:	4637      	mov	r7, r6
  4049a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4049a8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4049aa:	e006      	b.n	4049ba <_svfprintf_r+0xa5a>
  4049ac:	f1a9 0910 	sub.w	r9, r9, #16
  4049b0:	f1b9 0f10 	cmp.w	r9, #16
  4049b4:	f102 0208 	add.w	r2, r2, #8
  4049b8:	dd18      	ble.n	4049ec <_svfprintf_r+0xa8c>
  4049ba:	3301      	adds	r3, #1
  4049bc:	3110      	adds	r1, #16
  4049be:	2b07      	cmp	r3, #7
  4049c0:	9125      	str	r1, [sp, #148]	; 0x94
  4049c2:	9324      	str	r3, [sp, #144]	; 0x90
  4049c4:	f8c2 a000 	str.w	sl, [r2]
  4049c8:	6055      	str	r5, [r2, #4]
  4049ca:	ddef      	ble.n	4049ac <_svfprintf_r+0xa4c>
  4049cc:	aa23      	add	r2, sp, #140	; 0x8c
  4049ce:	4631      	mov	r1, r6
  4049d0:	4620      	mov	r0, r4
  4049d2:	f004 fcc3 	bl	40935c <__ssprint_r>
  4049d6:	2800      	cmp	r0, #0
  4049d8:	f47f abbb 	bne.w	404152 <_svfprintf_r+0x1f2>
  4049dc:	f1a9 0910 	sub.w	r9, r9, #16
  4049e0:	f1b9 0f10 	cmp.w	r9, #16
  4049e4:	9925      	ldr	r1, [sp, #148]	; 0x94
  4049e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4049e8:	aa30      	add	r2, sp, #192	; 0xc0
  4049ea:	dce6      	bgt.n	4049ba <_svfprintf_r+0xa5a>
  4049ec:	463e      	mov	r6, r7
  4049ee:	460c      	mov	r4, r1
  4049f0:	464f      	mov	r7, r9
  4049f2:	4691      	mov	r9, r2
  4049f4:	3301      	adds	r3, #1
  4049f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4049f8:	9324      	str	r3, [sp, #144]	; 0x90
  4049fa:	443c      	add	r4, r7
  4049fc:	2b07      	cmp	r3, #7
  4049fe:	9425      	str	r4, [sp, #148]	; 0x94
  404a00:	e889 0084 	stmia.w	r9, {r2, r7}
  404a04:	f300 8245 	bgt.w	404e92 <_svfprintf_r+0xf32>
  404a08:	f109 0908 	add.w	r9, r9, #8
  404a0c:	e4e6      	b.n	4043dc <_svfprintf_r+0x47c>
  404a0e:	bf00      	nop
  404a10:	00409c40 	.word	0x00409c40
  404a14:	00409c5c 	.word	0x00409c5c
  404a18:	00409c0c 	.word	0x00409c0c
  404a1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404a1e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404a20:	2b01      	cmp	r3, #1
  404a22:	f340 8208 	ble.w	404e36 <_svfprintf_r+0xed6>
  404a26:	3501      	adds	r5, #1
  404a28:	3401      	adds	r4, #1
  404a2a:	2301      	movs	r3, #1
  404a2c:	2d07      	cmp	r5, #7
  404a2e:	9425      	str	r4, [sp, #148]	; 0x94
  404a30:	9524      	str	r5, [sp, #144]	; 0x90
  404a32:	f8c9 6000 	str.w	r6, [r9]
  404a36:	f8c9 3004 	str.w	r3, [r9, #4]
  404a3a:	f300 820d 	bgt.w	404e58 <_svfprintf_r+0xef8>
  404a3e:	f109 0908 	add.w	r9, r9, #8
  404a42:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404a44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404a46:	f8c9 3000 	str.w	r3, [r9]
  404a4a:	3501      	adds	r5, #1
  404a4c:	4414      	add	r4, r2
  404a4e:	2d07      	cmp	r5, #7
  404a50:	9425      	str	r4, [sp, #148]	; 0x94
  404a52:	9524      	str	r5, [sp, #144]	; 0x90
  404a54:	f8c9 2004 	str.w	r2, [r9, #4]
  404a58:	f300 820e 	bgt.w	404e78 <_svfprintf_r+0xf18>
  404a5c:	f109 0908 	add.w	r9, r9, #8
  404a60:	2300      	movs	r3, #0
  404a62:	9814      	ldr	r0, [sp, #80]	; 0x50
  404a64:	9915      	ldr	r1, [sp, #84]	; 0x54
  404a66:	2200      	movs	r2, #0
  404a68:	f7ff f87c 	bl	403b64 <__aeabi_dcmpeq>
  404a6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404a6e:	2800      	cmp	r0, #0
  404a70:	f040 80c3 	bne.w	404bfa <_svfprintf_r+0xc9a>
  404a74:	3b01      	subs	r3, #1
  404a76:	3501      	adds	r5, #1
  404a78:	3601      	adds	r6, #1
  404a7a:	441c      	add	r4, r3
  404a7c:	2d07      	cmp	r5, #7
  404a7e:	9524      	str	r5, [sp, #144]	; 0x90
  404a80:	9425      	str	r4, [sp, #148]	; 0x94
  404a82:	f8c9 6000 	str.w	r6, [r9]
  404a86:	f8c9 3004 	str.w	r3, [r9, #4]
  404a8a:	f300 80f5 	bgt.w	404c78 <_svfprintf_r+0xd18>
  404a8e:	f109 0908 	add.w	r9, r9, #8
  404a92:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404a94:	f8c9 2004 	str.w	r2, [r9, #4]
  404a98:	3501      	adds	r5, #1
  404a9a:	4414      	add	r4, r2
  404a9c:	ab1f      	add	r3, sp, #124	; 0x7c
  404a9e:	2d07      	cmp	r5, #7
  404aa0:	9425      	str	r4, [sp, #148]	; 0x94
  404aa2:	9524      	str	r5, [sp, #144]	; 0x90
  404aa4:	f8c9 3000 	str.w	r3, [r9]
  404aa8:	f77f ace8 	ble.w	40447c <_svfprintf_r+0x51c>
  404aac:	aa23      	add	r2, sp, #140	; 0x8c
  404aae:	9909      	ldr	r1, [sp, #36]	; 0x24
  404ab0:	980a      	ldr	r0, [sp, #40]	; 0x28
  404ab2:	f004 fc53 	bl	40935c <__ssprint_r>
  404ab6:	2800      	cmp	r0, #0
  404ab8:	f47f ab4b 	bne.w	404152 <_svfprintf_r+0x1f2>
  404abc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404abe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404ac2:	e4dd      	b.n	404480 <_svfprintf_r+0x520>
  404ac4:	aa23      	add	r2, sp, #140	; 0x8c
  404ac6:	9909      	ldr	r1, [sp, #36]	; 0x24
  404ac8:	980a      	ldr	r0, [sp, #40]	; 0x28
  404aca:	f004 fc47 	bl	40935c <__ssprint_r>
  404ace:	2800      	cmp	r0, #0
  404ad0:	f43f ad24 	beq.w	40451c <_svfprintf_r+0x5bc>
  404ad4:	f7ff bb3d 	b.w	404152 <_svfprintf_r+0x1f2>
  404ad8:	aa23      	add	r2, sp, #140	; 0x8c
  404ada:	9909      	ldr	r1, [sp, #36]	; 0x24
  404adc:	980a      	ldr	r0, [sp, #40]	; 0x28
  404ade:	f004 fc3d 	bl	40935c <__ssprint_r>
  404ae2:	2800      	cmp	r0, #0
  404ae4:	f47f ab35 	bne.w	404152 <_svfprintf_r+0x1f2>
  404ae8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404aea:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404aee:	e4b4      	b.n	40445a <_svfprintf_r+0x4fa>
  404af0:	aa23      	add	r2, sp, #140	; 0x8c
  404af2:	9909      	ldr	r1, [sp, #36]	; 0x24
  404af4:	980a      	ldr	r0, [sp, #40]	; 0x28
  404af6:	f004 fc31 	bl	40935c <__ssprint_r>
  404afa:	2800      	cmp	r0, #0
  404afc:	f47f ab29 	bne.w	404152 <_svfprintf_r+0x1f2>
  404b00:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404b02:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404b06:	e455      	b.n	4043b4 <_svfprintf_r+0x454>
  404b08:	aa23      	add	r2, sp, #140	; 0x8c
  404b0a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404b0c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404b0e:	f004 fc25 	bl	40935c <__ssprint_r>
  404b12:	2800      	cmp	r0, #0
  404b14:	f47f ab1d 	bne.w	404152 <_svfprintf_r+0x1f2>
  404b18:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404b1a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404b1e:	e459      	b.n	4043d4 <_svfprintf_r+0x474>
  404b20:	f1bb 0f00 	cmp.w	fp, #0
  404b24:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404b28:	f2c0 82d8 	blt.w	4050dc <_svfprintf_r+0x117c>
  404b2c:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404b30:	9307      	str	r3, [sp, #28]
  404b32:	ea54 0305 	orrs.w	r3, r4, r5
  404b36:	f47f adcb 	bne.w	4046d0 <_svfprintf_r+0x770>
  404b3a:	f1bb 0f00 	cmp.w	fp, #0
  404b3e:	f43f ae8d 	beq.w	40485c <_svfprintf_r+0x8fc>
  404b42:	2700      	movs	r7, #0
  404b44:	e6b8      	b.n	4048b8 <_svfprintf_r+0x958>
  404b46:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404b48:	2d00      	cmp	r5, #0
  404b4a:	f340 82ca 	ble.w	4050e2 <_svfprintf_r+0x1182>
  404b4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b50:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404b52:	4293      	cmp	r3, r2
  404b54:	bfa8      	it	ge
  404b56:	4613      	movge	r3, r2
  404b58:	2b00      	cmp	r3, #0
  404b5a:	461d      	mov	r5, r3
  404b5c:	dd0d      	ble.n	404b7a <_svfprintf_r+0xc1a>
  404b5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b60:	f8c9 6000 	str.w	r6, [r9]
  404b64:	3301      	adds	r3, #1
  404b66:	442c      	add	r4, r5
  404b68:	2b07      	cmp	r3, #7
  404b6a:	9425      	str	r4, [sp, #148]	; 0x94
  404b6c:	f8c9 5004 	str.w	r5, [r9, #4]
  404b70:	9324      	str	r3, [sp, #144]	; 0x90
  404b72:	f300 839c 	bgt.w	4052ae <_svfprintf_r+0x134e>
  404b76:	f109 0908 	add.w	r9, r9, #8
  404b7a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b7c:	2d00      	cmp	r5, #0
  404b7e:	bfa8      	it	ge
  404b80:	1b5b      	subge	r3, r3, r5
  404b82:	2b00      	cmp	r3, #0
  404b84:	461d      	mov	r5, r3
  404b86:	f340 80f6 	ble.w	404d76 <_svfprintf_r+0xe16>
  404b8a:	4aba      	ldr	r2, [pc, #744]	; (404e74 <_svfprintf_r+0xf14>)
  404b8c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b8e:	920f      	str	r2, [sp, #60]	; 0x3c
  404b90:	2d10      	cmp	r5, #16
  404b92:	f340 828a 	ble.w	4050aa <_svfprintf_r+0x114a>
  404b96:	4622      	mov	r2, r4
  404b98:	2710      	movs	r7, #16
  404b9a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404b9e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404ba0:	e005      	b.n	404bae <_svfprintf_r+0xc4e>
  404ba2:	f109 0908 	add.w	r9, r9, #8
  404ba6:	3d10      	subs	r5, #16
  404ba8:	2d10      	cmp	r5, #16
  404baa:	f340 827d 	ble.w	4050a8 <_svfprintf_r+0x1148>
  404bae:	3301      	adds	r3, #1
  404bb0:	3210      	adds	r2, #16
  404bb2:	2b07      	cmp	r3, #7
  404bb4:	9225      	str	r2, [sp, #148]	; 0x94
  404bb6:	9324      	str	r3, [sp, #144]	; 0x90
  404bb8:	f8c9 a000 	str.w	sl, [r9]
  404bbc:	f8c9 7004 	str.w	r7, [r9, #4]
  404bc0:	ddef      	ble.n	404ba2 <_svfprintf_r+0xc42>
  404bc2:	aa23      	add	r2, sp, #140	; 0x8c
  404bc4:	4621      	mov	r1, r4
  404bc6:	4658      	mov	r0, fp
  404bc8:	f004 fbc8 	bl	40935c <__ssprint_r>
  404bcc:	2800      	cmp	r0, #0
  404bce:	f47f aac0 	bne.w	404152 <_svfprintf_r+0x1f2>
  404bd2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404bd4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404bd6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404bda:	e7e4      	b.n	404ba6 <_svfprintf_r+0xc46>
  404bdc:	aa23      	add	r2, sp, #140	; 0x8c
  404bde:	9909      	ldr	r1, [sp, #36]	; 0x24
  404be0:	980a      	ldr	r0, [sp, #40]	; 0x28
  404be2:	f004 fbbb 	bl	40935c <__ssprint_r>
  404be6:	2800      	cmp	r0, #0
  404be8:	f47f aab3 	bne.w	404152 <_svfprintf_r+0x1f2>
  404bec:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404bf0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404bf2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404bf6:	f7ff bbcd 	b.w	404394 <_svfprintf_r+0x434>
  404bfa:	1e5e      	subs	r6, r3, #1
  404bfc:	2e00      	cmp	r6, #0
  404bfe:	f77f af48 	ble.w	404a92 <_svfprintf_r+0xb32>
  404c02:	4b9c      	ldr	r3, [pc, #624]	; (404e74 <_svfprintf_r+0xf14>)
  404c04:	930f      	str	r3, [sp, #60]	; 0x3c
  404c06:	2e10      	cmp	r6, #16
  404c08:	dd2c      	ble.n	404c64 <_svfprintf_r+0xd04>
  404c0a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  404c0e:	2710      	movs	r7, #16
  404c10:	46b0      	mov	r8, r6
  404c12:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404c16:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404c18:	e006      	b.n	404c28 <_svfprintf_r+0xcc8>
  404c1a:	f1a8 0810 	sub.w	r8, r8, #16
  404c1e:	f1b8 0f10 	cmp.w	r8, #16
  404c22:	f109 0908 	add.w	r9, r9, #8
  404c26:	dd1a      	ble.n	404c5e <_svfprintf_r+0xcfe>
  404c28:	3501      	adds	r5, #1
  404c2a:	3410      	adds	r4, #16
  404c2c:	2d07      	cmp	r5, #7
  404c2e:	9425      	str	r4, [sp, #148]	; 0x94
  404c30:	9524      	str	r5, [sp, #144]	; 0x90
  404c32:	f8c9 a000 	str.w	sl, [r9]
  404c36:	f8c9 7004 	str.w	r7, [r9, #4]
  404c3a:	ddee      	ble.n	404c1a <_svfprintf_r+0xcba>
  404c3c:	aa23      	add	r2, sp, #140	; 0x8c
  404c3e:	4631      	mov	r1, r6
  404c40:	4658      	mov	r0, fp
  404c42:	f004 fb8b 	bl	40935c <__ssprint_r>
  404c46:	2800      	cmp	r0, #0
  404c48:	f47f aa83 	bne.w	404152 <_svfprintf_r+0x1f2>
  404c4c:	f1a8 0810 	sub.w	r8, r8, #16
  404c50:	f1b8 0f10 	cmp.w	r8, #16
  404c54:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404c56:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404c58:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404c5c:	dce4      	bgt.n	404c28 <_svfprintf_r+0xcc8>
  404c5e:	4646      	mov	r6, r8
  404c60:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404c64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404c66:	3501      	adds	r5, #1
  404c68:	4434      	add	r4, r6
  404c6a:	2d07      	cmp	r5, #7
  404c6c:	9425      	str	r4, [sp, #148]	; 0x94
  404c6e:	9524      	str	r5, [sp, #144]	; 0x90
  404c70:	e889 0048 	stmia.w	r9, {r3, r6}
  404c74:	f77f af0b 	ble.w	404a8e <_svfprintf_r+0xb2e>
  404c78:	aa23      	add	r2, sp, #140	; 0x8c
  404c7a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c7c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c7e:	f004 fb6d 	bl	40935c <__ssprint_r>
  404c82:	2800      	cmp	r0, #0
  404c84:	f47f aa65 	bne.w	404152 <_svfprintf_r+0x1f2>
  404c88:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404c8a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404c8c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404c90:	e6ff      	b.n	404a92 <_svfprintf_r+0xb32>
  404c92:	9907      	ldr	r1, [sp, #28]
  404c94:	f011 0210 	ands.w	r2, r1, #16
  404c98:	f000 8108 	beq.w	404eac <_svfprintf_r+0xf4c>
  404c9c:	980e      	ldr	r0, [sp, #56]	; 0x38
  404c9e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404ca2:	f1bb 0f00 	cmp.w	fp, #0
  404ca6:	6804      	ldr	r4, [r0, #0]
  404ca8:	f100 0704 	add.w	r7, r0, #4
  404cac:	f04f 0500 	mov.w	r5, #0
  404cb0:	db26      	blt.n	404d00 <_svfprintf_r+0xda0>
  404cb2:	460a      	mov	r2, r1
  404cb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404cb8:	9207      	str	r2, [sp, #28]
  404cba:	ea54 0205 	orrs.w	r2, r4, r5
  404cbe:	970e      	str	r7, [sp, #56]	; 0x38
  404cc0:	461f      	mov	r7, r3
  404cc2:	f47f aaef 	bne.w	4042a4 <_svfprintf_r+0x344>
  404cc6:	e4c8      	b.n	40465a <_svfprintf_r+0x6fa>
  404cc8:	9b07      	ldr	r3, [sp, #28]
  404cca:	06d9      	lsls	r1, r3, #27
  404ccc:	d42a      	bmi.n	404d24 <_svfprintf_r+0xdc4>
  404cce:	9b07      	ldr	r3, [sp, #28]
  404cd0:	065a      	lsls	r2, r3, #25
  404cd2:	d527      	bpl.n	404d24 <_svfprintf_r+0xdc4>
  404cd4:	990e      	ldr	r1, [sp, #56]	; 0x38
  404cd6:	f9b1 4000 	ldrsh.w	r4, [r1]
  404cda:	3104      	adds	r1, #4
  404cdc:	17e5      	asrs	r5, r4, #31
  404cde:	4622      	mov	r2, r4
  404ce0:	462b      	mov	r3, r5
  404ce2:	910e      	str	r1, [sp, #56]	; 0x38
  404ce4:	f7ff bacb 	b.w	40427e <_svfprintf_r+0x31e>
  404ce8:	990e      	ldr	r1, [sp, #56]	; 0x38
  404cea:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404cee:	f1bb 0f00 	cmp.w	fp, #0
  404cf2:	680c      	ldr	r4, [r1, #0]
  404cf4:	f101 0704 	add.w	r7, r1, #4
  404cf8:	f04f 0500 	mov.w	r5, #0
  404cfc:	f280 8247 	bge.w	40518e <_svfprintf_r+0x122e>
  404d00:	970e      	str	r7, [sp, #56]	; 0x38
  404d02:	461f      	mov	r7, r3
  404d04:	ea54 0305 	orrs.w	r3, r4, r5
  404d08:	f47f aacc 	bne.w	4042a4 <_svfprintf_r+0x344>
  404d0c:	e4aa      	b.n	404664 <_svfprintf_r+0x704>
  404d0e:	3301      	adds	r3, #1
  404d10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d12:	9324      	str	r3, [sp, #144]	; 0x90
  404d14:	442c      	add	r4, r5
  404d16:	2b07      	cmp	r3, #7
  404d18:	9425      	str	r4, [sp, #148]	; 0x94
  404d1a:	e889 0024 	stmia.w	r9, {r2, r5}
  404d1e:	f77f abad 	ble.w	40447c <_svfprintf_r+0x51c>
  404d22:	e6c3      	b.n	404aac <_svfprintf_r+0xb4c>
  404d24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404d26:	6814      	ldr	r4, [r2, #0]
  404d28:	4613      	mov	r3, r2
  404d2a:	3304      	adds	r3, #4
  404d2c:	17e5      	asrs	r5, r4, #31
  404d2e:	4622      	mov	r2, r4
  404d30:	930e      	str	r3, [sp, #56]	; 0x38
  404d32:	2a00      	cmp	r2, #0
  404d34:	462b      	mov	r3, r5
  404d36:	f173 0300 	sbcs.w	r3, r3, #0
  404d3a:	f6bf aaa5 	bge.w	404288 <_svfprintf_r+0x328>
  404d3e:	4264      	negs	r4, r4
  404d40:	f04f 072d 	mov.w	r7, #45	; 0x2d
  404d44:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404d48:	f1bb 0f00 	cmp.w	fp, #0
  404d4c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404d50:	f6ff aaa8 	blt.w	4042a4 <_svfprintf_r+0x344>
  404d54:	9b07      	ldr	r3, [sp, #28]
  404d56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404d5a:	9307      	str	r3, [sp, #28]
  404d5c:	f7ff baa2 	b.w	4042a4 <_svfprintf_r+0x344>
  404d60:	aa23      	add	r2, sp, #140	; 0x8c
  404d62:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d64:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d66:	f004 faf9 	bl	40935c <__ssprint_r>
  404d6a:	2800      	cmp	r0, #0
  404d6c:	f47f a9f1 	bne.w	404152 <_svfprintf_r+0x1f2>
  404d70:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404d72:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404d76:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404d78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404d7a:	4432      	add	r2, r6
  404d7c:	4617      	mov	r7, r2
  404d7e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404d80:	4293      	cmp	r3, r2
  404d82:	db47      	blt.n	404e14 <_svfprintf_r+0xeb4>
  404d84:	9a07      	ldr	r2, [sp, #28]
  404d86:	07d5      	lsls	r5, r2, #31
  404d88:	d444      	bmi.n	404e14 <_svfprintf_r+0xeb4>
  404d8a:	9912      	ldr	r1, [sp, #72]	; 0x48
  404d8c:	440e      	add	r6, r1
  404d8e:	1bf5      	subs	r5, r6, r7
  404d90:	1acb      	subs	r3, r1, r3
  404d92:	429d      	cmp	r5, r3
  404d94:	bfa8      	it	ge
  404d96:	461d      	movge	r5, r3
  404d98:	2d00      	cmp	r5, #0
  404d9a:	462e      	mov	r6, r5
  404d9c:	dd0d      	ble.n	404dba <_svfprintf_r+0xe5a>
  404d9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404da0:	f8c9 7000 	str.w	r7, [r9]
  404da4:	3201      	adds	r2, #1
  404da6:	442c      	add	r4, r5
  404da8:	2a07      	cmp	r2, #7
  404daa:	9425      	str	r4, [sp, #148]	; 0x94
  404dac:	f8c9 5004 	str.w	r5, [r9, #4]
  404db0:	9224      	str	r2, [sp, #144]	; 0x90
  404db2:	f300 830b 	bgt.w	4053cc <_svfprintf_r+0x146c>
  404db6:	f109 0908 	add.w	r9, r9, #8
  404dba:	2e00      	cmp	r6, #0
  404dbc:	bfac      	ite	ge
  404dbe:	1b9d      	subge	r5, r3, r6
  404dc0:	461d      	movlt	r5, r3
  404dc2:	2d00      	cmp	r5, #0
  404dc4:	f77f ab5c 	ble.w	404480 <_svfprintf_r+0x520>
  404dc8:	4a2a      	ldr	r2, [pc, #168]	; (404e74 <_svfprintf_r+0xf14>)
  404dca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404dcc:	920f      	str	r2, [sp, #60]	; 0x3c
  404dce:	2d10      	cmp	r5, #16
  404dd0:	dd9d      	ble.n	404d0e <_svfprintf_r+0xdae>
  404dd2:	2610      	movs	r6, #16
  404dd4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404dd6:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  404dda:	e004      	b.n	404de6 <_svfprintf_r+0xe86>
  404ddc:	f109 0908 	add.w	r9, r9, #8
  404de0:	3d10      	subs	r5, #16
  404de2:	2d10      	cmp	r5, #16
  404de4:	dd93      	ble.n	404d0e <_svfprintf_r+0xdae>
  404de6:	3301      	adds	r3, #1
  404de8:	3410      	adds	r4, #16
  404dea:	2b07      	cmp	r3, #7
  404dec:	9425      	str	r4, [sp, #148]	; 0x94
  404dee:	9324      	str	r3, [sp, #144]	; 0x90
  404df0:	f8c9 a000 	str.w	sl, [r9]
  404df4:	f8c9 6004 	str.w	r6, [r9, #4]
  404df8:	ddf0      	ble.n	404ddc <_svfprintf_r+0xe7c>
  404dfa:	aa23      	add	r2, sp, #140	; 0x8c
  404dfc:	4659      	mov	r1, fp
  404dfe:	4638      	mov	r0, r7
  404e00:	f004 faac 	bl	40935c <__ssprint_r>
  404e04:	2800      	cmp	r0, #0
  404e06:	f47f a9a4 	bne.w	404152 <_svfprintf_r+0x1f2>
  404e0a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404e0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404e0e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404e12:	e7e5      	b.n	404de0 <_svfprintf_r+0xe80>
  404e14:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404e16:	9816      	ldr	r0, [sp, #88]	; 0x58
  404e18:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404e1a:	f8c9 1000 	str.w	r1, [r9]
  404e1e:	3201      	adds	r2, #1
  404e20:	4404      	add	r4, r0
  404e22:	2a07      	cmp	r2, #7
  404e24:	9425      	str	r4, [sp, #148]	; 0x94
  404e26:	f8c9 0004 	str.w	r0, [r9, #4]
  404e2a:	9224      	str	r2, [sp, #144]	; 0x90
  404e2c:	f300 82a9 	bgt.w	405382 <_svfprintf_r+0x1422>
  404e30:	f109 0908 	add.w	r9, r9, #8
  404e34:	e7a9      	b.n	404d8a <_svfprintf_r+0xe2a>
  404e36:	9b07      	ldr	r3, [sp, #28]
  404e38:	07d8      	lsls	r0, r3, #31
  404e3a:	f53f adf4 	bmi.w	404a26 <_svfprintf_r+0xac6>
  404e3e:	3501      	adds	r5, #1
  404e40:	3401      	adds	r4, #1
  404e42:	2301      	movs	r3, #1
  404e44:	2d07      	cmp	r5, #7
  404e46:	9425      	str	r4, [sp, #148]	; 0x94
  404e48:	9524      	str	r5, [sp, #144]	; 0x90
  404e4a:	f8c9 6000 	str.w	r6, [r9]
  404e4e:	f8c9 3004 	str.w	r3, [r9, #4]
  404e52:	f77f ae1c 	ble.w	404a8e <_svfprintf_r+0xb2e>
  404e56:	e70f      	b.n	404c78 <_svfprintf_r+0xd18>
  404e58:	aa23      	add	r2, sp, #140	; 0x8c
  404e5a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e5c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e5e:	f004 fa7d 	bl	40935c <__ssprint_r>
  404e62:	2800      	cmp	r0, #0
  404e64:	f47f a975 	bne.w	404152 <_svfprintf_r+0x1f2>
  404e68:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404e6a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404e6c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404e70:	e5e7      	b.n	404a42 <_svfprintf_r+0xae2>
  404e72:	bf00      	nop
  404e74:	00409c0c 	.word	0x00409c0c
  404e78:	aa23      	add	r2, sp, #140	; 0x8c
  404e7a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e7c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e7e:	f004 fa6d 	bl	40935c <__ssprint_r>
  404e82:	2800      	cmp	r0, #0
  404e84:	f47f a965 	bne.w	404152 <_svfprintf_r+0x1f2>
  404e88:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404e8a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404e8c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404e90:	e5e6      	b.n	404a60 <_svfprintf_r+0xb00>
  404e92:	aa23      	add	r2, sp, #140	; 0x8c
  404e94:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e96:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e98:	f004 fa60 	bl	40935c <__ssprint_r>
  404e9c:	2800      	cmp	r0, #0
  404e9e:	f47f a958 	bne.w	404152 <_svfprintf_r+0x1f2>
  404ea2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404ea4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404ea8:	f7ff ba98 	b.w	4043dc <_svfprintf_r+0x47c>
  404eac:	9907      	ldr	r1, [sp, #28]
  404eae:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  404eb2:	f43f af19 	beq.w	404ce8 <_svfprintf_r+0xd88>
  404eb6:	980e      	ldr	r0, [sp, #56]	; 0x38
  404eb8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404ebc:	f1bb 0f00 	cmp.w	fp, #0
  404ec0:	8804      	ldrh	r4, [r0, #0]
  404ec2:	f100 0704 	add.w	r7, r0, #4
  404ec6:	f04f 0500 	mov.w	r5, #0
  404eca:	f2c0 81b9 	blt.w	405240 <_svfprintf_r+0x12e0>
  404ece:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  404ed2:	9307      	str	r3, [sp, #28]
  404ed4:	ea54 0305 	orrs.w	r3, r4, r5
  404ed8:	970e      	str	r7, [sp, #56]	; 0x38
  404eda:	4617      	mov	r7, r2
  404edc:	f47f a9e2 	bne.w	4042a4 <_svfprintf_r+0x344>
  404ee0:	f7ff bbbb 	b.w	40465a <_svfprintf_r+0x6fa>
  404ee4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404ee6:	4622      	mov	r2, r4
  404ee8:	4620      	mov	r0, r4
  404eea:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404eec:	4623      	mov	r3, r4
  404eee:	4621      	mov	r1, r4
  404ef0:	f7fe fe6a 	bl	403bc8 <__aeabi_dcmpun>
  404ef4:	2800      	cmp	r0, #0
  404ef6:	f040 8317 	bne.w	405528 <_svfprintf_r+0x15c8>
  404efa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404efc:	f1bb 3fff 	cmp.w	fp, #4294967295
  404f00:	f023 0320 	bic.w	r3, r3, #32
  404f04:	930d      	str	r3, [sp, #52]	; 0x34
  404f06:	f000 8270 	beq.w	4053ea <_svfprintf_r+0x148a>
  404f0a:	2b47      	cmp	r3, #71	; 0x47
  404f0c:	f000 8192 	beq.w	405234 <_svfprintf_r+0x12d4>
  404f10:	9b07      	ldr	r3, [sp, #28]
  404f12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  404f16:	9310      	str	r3, [sp, #64]	; 0x40
  404f18:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404f1a:	1e1f      	subs	r7, r3, #0
  404f1c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404f1e:	9308      	str	r3, [sp, #32]
  404f20:	bfbb      	ittet	lt
  404f22:	463b      	movlt	r3, r7
  404f24:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404f28:	2300      	movge	r3, #0
  404f2a:	232d      	movlt	r3, #45	; 0x2d
  404f2c:	930f      	str	r3, [sp, #60]	; 0x3c
  404f2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f30:	2b66      	cmp	r3, #102	; 0x66
  404f32:	f000 825d 	beq.w	4053f0 <_svfprintf_r+0x1490>
  404f36:	2b46      	cmp	r3, #70	; 0x46
  404f38:	f000 8151 	beq.w	4051de <_svfprintf_r+0x127e>
  404f3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404f3e:	9a08      	ldr	r2, [sp, #32]
  404f40:	2b45      	cmp	r3, #69	; 0x45
  404f42:	a821      	add	r0, sp, #132	; 0x84
  404f44:	a91e      	add	r1, sp, #120	; 0x78
  404f46:	bf0c      	ite	eq
  404f48:	f10b 0501 	addeq.w	r5, fp, #1
  404f4c:	465d      	movne	r5, fp
  404f4e:	9004      	str	r0, [sp, #16]
  404f50:	9103      	str	r1, [sp, #12]
  404f52:	a81d      	add	r0, sp, #116	; 0x74
  404f54:	2102      	movs	r1, #2
  404f56:	463b      	mov	r3, r7
  404f58:	9002      	str	r0, [sp, #8]
  404f5a:	9501      	str	r5, [sp, #4]
  404f5c:	9100      	str	r1, [sp, #0]
  404f5e:	980a      	ldr	r0, [sp, #40]	; 0x28
  404f60:	f001 fbc6 	bl	4066f0 <_dtoa_r>
  404f64:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f66:	2b67      	cmp	r3, #103	; 0x67
  404f68:	4606      	mov	r6, r0
  404f6a:	f040 8290 	bne.w	40548e <_svfprintf_r+0x152e>
  404f6e:	9b07      	ldr	r3, [sp, #28]
  404f70:	07da      	lsls	r2, r3, #31
  404f72:	f140 82af 	bpl.w	4054d4 <_svfprintf_r+0x1574>
  404f76:	1974      	adds	r4, r6, r5
  404f78:	9808      	ldr	r0, [sp, #32]
  404f7a:	4639      	mov	r1, r7
  404f7c:	2200      	movs	r2, #0
  404f7e:	2300      	movs	r3, #0
  404f80:	f7fe fdf0 	bl	403b64 <__aeabi_dcmpeq>
  404f84:	2800      	cmp	r0, #0
  404f86:	f040 8190 	bne.w	4052aa <_svfprintf_r+0x134a>
  404f8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404f8c:	429c      	cmp	r4, r3
  404f8e:	d906      	bls.n	404f9e <_svfprintf_r+0x103e>
  404f90:	2130      	movs	r1, #48	; 0x30
  404f92:	1c5a      	adds	r2, r3, #1
  404f94:	9221      	str	r2, [sp, #132]	; 0x84
  404f96:	7019      	strb	r1, [r3, #0]
  404f98:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404f9a:	429c      	cmp	r4, r3
  404f9c:	d8f9      	bhi.n	404f92 <_svfprintf_r+0x1032>
  404f9e:	1b9b      	subs	r3, r3, r6
  404fa0:	9312      	str	r3, [sp, #72]	; 0x48
  404fa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404fa4:	2b47      	cmp	r3, #71	; 0x47
  404fa6:	f000 8179 	beq.w	40529c <_svfprintf_r+0x133c>
  404faa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404fac:	2b65      	cmp	r3, #101	; 0x65
  404fae:	f340 827d 	ble.w	4054ac <_svfprintf_r+0x154c>
  404fb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404fb4:	2b66      	cmp	r3, #102	; 0x66
  404fb6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404fb8:	9313      	str	r3, [sp, #76]	; 0x4c
  404fba:	f000 825b 	beq.w	405474 <_svfprintf_r+0x1514>
  404fbe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404fc0:	9912      	ldr	r1, [sp, #72]	; 0x48
  404fc2:	428a      	cmp	r2, r1
  404fc4:	f2c0 8230 	blt.w	405428 <_svfprintf_r+0x14c8>
  404fc8:	9b07      	ldr	r3, [sp, #28]
  404fca:	07d9      	lsls	r1, r3, #31
  404fcc:	f100 8284 	bmi.w	4054d8 <_svfprintf_r+0x1578>
  404fd0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404fd4:	920d      	str	r2, [sp, #52]	; 0x34
  404fd6:	2267      	movs	r2, #103	; 0x67
  404fd8:	9211      	str	r2, [sp, #68]	; 0x44
  404fda:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404fdc:	2a00      	cmp	r2, #0
  404fde:	f040 8153 	bne.w	405288 <_svfprintf_r+0x1328>
  404fe2:	9308      	str	r3, [sp, #32]
  404fe4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404fe6:	9307      	str	r3, [sp, #28]
  404fe8:	4693      	mov	fp, r2
  404fea:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404fee:	f7ff b97d 	b.w	4042ec <_svfprintf_r+0x38c>
  404ff2:	9907      	ldr	r1, [sp, #28]
  404ff4:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  404ff8:	d015      	beq.n	405026 <_svfprintf_r+0x10c6>
  404ffa:	980e      	ldr	r0, [sp, #56]	; 0x38
  404ffc:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405000:	f1bb 0f00 	cmp.w	fp, #0
  405004:	8804      	ldrh	r4, [r0, #0]
  405006:	f100 0704 	add.w	r7, r0, #4
  40500a:	f04f 0500 	mov.w	r5, #0
  40500e:	db16      	blt.n	40503e <_svfprintf_r+0x10de>
  405010:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  405014:	9307      	str	r3, [sp, #28]
  405016:	ea54 0305 	orrs.w	r3, r4, r5
  40501a:	970e      	str	r7, [sp, #56]	; 0x38
  40501c:	f43f ac3a 	beq.w	404894 <_svfprintf_r+0x934>
  405020:	4617      	mov	r7, r2
  405022:	f7ff b8c2 	b.w	4041aa <_svfprintf_r+0x24a>
  405026:	990e      	ldr	r1, [sp, #56]	; 0x38
  405028:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40502c:	f1bb 0f00 	cmp.w	fp, #0
  405030:	680c      	ldr	r4, [r1, #0]
  405032:	f101 0704 	add.w	r7, r1, #4
  405036:	f04f 0500 	mov.w	r5, #0
  40503a:	f280 80a5 	bge.w	405188 <_svfprintf_r+0x1228>
  40503e:	970e      	str	r7, [sp, #56]	; 0x38
  405040:	2700      	movs	r7, #0
  405042:	f7ff b8b2 	b.w	4041aa <_svfprintf_r+0x24a>
  405046:	9b07      	ldr	r3, [sp, #28]
  405048:	06df      	lsls	r7, r3, #27
  40504a:	d40b      	bmi.n	405064 <_svfprintf_r+0x1104>
  40504c:	9b07      	ldr	r3, [sp, #28]
  40504e:	065e      	lsls	r6, r3, #25
  405050:	d508      	bpl.n	405064 <_svfprintf_r+0x1104>
  405052:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405054:	6813      	ldr	r3, [r2, #0]
  405056:	3204      	adds	r2, #4
  405058:	920e      	str	r2, [sp, #56]	; 0x38
  40505a:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40505e:	801a      	strh	r2, [r3, #0]
  405060:	f7fe bfa4 	b.w	403fac <_svfprintf_r+0x4c>
  405064:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405066:	6813      	ldr	r3, [r2, #0]
  405068:	3204      	adds	r2, #4
  40506a:	920e      	str	r2, [sp, #56]	; 0x38
  40506c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40506e:	601a      	str	r2, [r3, #0]
  405070:	f7fe bf9c 	b.w	403fac <_svfprintf_r+0x4c>
  405074:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405076:	9b07      	ldr	r3, [sp, #28]
  405078:	f013 0f40 	tst.w	r3, #64	; 0x40
  40507c:	4613      	mov	r3, r2
  40507e:	f103 0304 	add.w	r3, r3, #4
  405082:	bf0c      	ite	eq
  405084:	6814      	ldreq	r4, [r2, #0]
  405086:	8814      	ldrhne	r4, [r2, #0]
  405088:	930e      	str	r3, [sp, #56]	; 0x38
  40508a:	2500      	movs	r5, #0
  40508c:	f7ff bb02 	b.w	404694 <_svfprintf_r+0x734>
  405090:	2700      	movs	r7, #0
  405092:	45bb      	cmp	fp, r7
  405094:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405098:	f6ff ac0e 	blt.w	4048b8 <_svfprintf_r+0x958>
  40509c:	9b07      	ldr	r3, [sp, #28]
  40509e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4050a2:	9307      	str	r3, [sp, #28]
  4050a4:	f7ff bbd6 	b.w	404854 <_svfprintf_r+0x8f4>
  4050a8:	4614      	mov	r4, r2
  4050aa:	3301      	adds	r3, #1
  4050ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4050ae:	9324      	str	r3, [sp, #144]	; 0x90
  4050b0:	442c      	add	r4, r5
  4050b2:	2b07      	cmp	r3, #7
  4050b4:	9425      	str	r4, [sp, #148]	; 0x94
  4050b6:	e889 0024 	stmia.w	r9, {r2, r5}
  4050ba:	f73f ae51 	bgt.w	404d60 <_svfprintf_r+0xe00>
  4050be:	f109 0908 	add.w	r9, r9, #8
  4050c2:	e658      	b.n	404d76 <_svfprintf_r+0xe16>
  4050c4:	aa23      	add	r2, sp, #140	; 0x8c
  4050c6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4050c8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4050ca:	f004 f947 	bl	40935c <__ssprint_r>
  4050ce:	2800      	cmp	r0, #0
  4050d0:	f47f a83f 	bne.w	404152 <_svfprintf_r+0x1f2>
  4050d4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4050d6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4050da:	e40f      	b.n	4048fc <_svfprintf_r+0x99c>
  4050dc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4050de:	f7ff bbe4 	b.w	4048aa <_svfprintf_r+0x94a>
  4050e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4050e4:	4ab5      	ldr	r2, [pc, #724]	; (4053bc <_svfprintf_r+0x145c>)
  4050e6:	f8c9 2000 	str.w	r2, [r9]
  4050ea:	3301      	adds	r3, #1
  4050ec:	3401      	adds	r4, #1
  4050ee:	2201      	movs	r2, #1
  4050f0:	2b07      	cmp	r3, #7
  4050f2:	9425      	str	r4, [sp, #148]	; 0x94
  4050f4:	9324      	str	r3, [sp, #144]	; 0x90
  4050f6:	f8c9 2004 	str.w	r2, [r9, #4]
  4050fa:	f300 808e 	bgt.w	40521a <_svfprintf_r+0x12ba>
  4050fe:	f109 0908 	add.w	r9, r9, #8
  405102:	b92d      	cbnz	r5, 405110 <_svfprintf_r+0x11b0>
  405104:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405106:	b91b      	cbnz	r3, 405110 <_svfprintf_r+0x11b0>
  405108:	9b07      	ldr	r3, [sp, #28]
  40510a:	07df      	lsls	r7, r3, #31
  40510c:	f57f a9b8 	bpl.w	404480 <_svfprintf_r+0x520>
  405110:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405112:	9916      	ldr	r1, [sp, #88]	; 0x58
  405114:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  405116:	f8c9 2000 	str.w	r2, [r9]
  40511a:	3301      	adds	r3, #1
  40511c:	440c      	add	r4, r1
  40511e:	2b07      	cmp	r3, #7
  405120:	9425      	str	r4, [sp, #148]	; 0x94
  405122:	f8c9 1004 	str.w	r1, [r9, #4]
  405126:	9324      	str	r3, [sp, #144]	; 0x90
  405128:	f300 81c2 	bgt.w	4054b0 <_svfprintf_r+0x1550>
  40512c:	f109 0908 	add.w	r9, r9, #8
  405130:	426d      	negs	r5, r5
  405132:	2d00      	cmp	r5, #0
  405134:	f340 809b 	ble.w	40526e <_svfprintf_r+0x130e>
  405138:	4aa1      	ldr	r2, [pc, #644]	; (4053c0 <_svfprintf_r+0x1460>)
  40513a:	920f      	str	r2, [sp, #60]	; 0x3c
  40513c:	2d10      	cmp	r5, #16
  40513e:	f340 80c3 	ble.w	4052c8 <_svfprintf_r+0x1368>
  405142:	4622      	mov	r2, r4
  405144:	2710      	movs	r7, #16
  405146:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40514a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40514c:	e005      	b.n	40515a <_svfprintf_r+0x11fa>
  40514e:	f109 0908 	add.w	r9, r9, #8
  405152:	3d10      	subs	r5, #16
  405154:	2d10      	cmp	r5, #16
  405156:	f340 80b6 	ble.w	4052c6 <_svfprintf_r+0x1366>
  40515a:	3301      	adds	r3, #1
  40515c:	3210      	adds	r2, #16
  40515e:	2b07      	cmp	r3, #7
  405160:	9225      	str	r2, [sp, #148]	; 0x94
  405162:	9324      	str	r3, [sp, #144]	; 0x90
  405164:	f8c9 a000 	str.w	sl, [r9]
  405168:	f8c9 7004 	str.w	r7, [r9, #4]
  40516c:	ddef      	ble.n	40514e <_svfprintf_r+0x11ee>
  40516e:	aa23      	add	r2, sp, #140	; 0x8c
  405170:	4621      	mov	r1, r4
  405172:	4658      	mov	r0, fp
  405174:	f004 f8f2 	bl	40935c <__ssprint_r>
  405178:	2800      	cmp	r0, #0
  40517a:	f47e afea 	bne.w	404152 <_svfprintf_r+0x1f2>
  40517e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405180:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405182:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405186:	e7e4      	b.n	405152 <_svfprintf_r+0x11f2>
  405188:	9a07      	ldr	r2, [sp, #28]
  40518a:	f7ff ba38 	b.w	4045fe <_svfprintf_r+0x69e>
  40518e:	9a07      	ldr	r2, [sp, #28]
  405190:	e590      	b.n	404cb4 <_svfprintf_r+0xd54>
  405192:	9b07      	ldr	r3, [sp, #28]
  405194:	f043 0320 	orr.w	r3, r3, #32
  405198:	9307      	str	r3, [sp, #28]
  40519a:	f108 0801 	add.w	r8, r8, #1
  40519e:	f898 3000 	ldrb.w	r3, [r8]
  4051a2:	f7fe bf36 	b.w	404012 <_svfprintf_r+0xb2>
  4051a6:	aa23      	add	r2, sp, #140	; 0x8c
  4051a8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4051aa:	980a      	ldr	r0, [sp, #40]	; 0x28
  4051ac:	f004 f8d6 	bl	40935c <__ssprint_r>
  4051b0:	2800      	cmp	r0, #0
  4051b2:	f47e afce 	bne.w	404152 <_svfprintf_r+0x1f2>
  4051b6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4051b8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4051bc:	f7ff bbb6 	b.w	40492c <_svfprintf_r+0x9cc>
  4051c0:	2140      	movs	r1, #64	; 0x40
  4051c2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4051c4:	f002 fee0 	bl	407f88 <_malloc_r>
  4051c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4051ca:	6010      	str	r0, [r2, #0]
  4051cc:	6110      	str	r0, [r2, #16]
  4051ce:	2800      	cmp	r0, #0
  4051d0:	f000 81e5 	beq.w	40559e <_svfprintf_r+0x163e>
  4051d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4051d6:	2340      	movs	r3, #64	; 0x40
  4051d8:	6153      	str	r3, [r2, #20]
  4051da:	f7fe bed8 	b.w	403f8e <_svfprintf_r+0x2e>
  4051de:	a821      	add	r0, sp, #132	; 0x84
  4051e0:	a91e      	add	r1, sp, #120	; 0x78
  4051e2:	9004      	str	r0, [sp, #16]
  4051e4:	9103      	str	r1, [sp, #12]
  4051e6:	a81d      	add	r0, sp, #116	; 0x74
  4051e8:	2103      	movs	r1, #3
  4051ea:	9002      	str	r0, [sp, #8]
  4051ec:	9a08      	ldr	r2, [sp, #32]
  4051ee:	f8cd b004 	str.w	fp, [sp, #4]
  4051f2:	463b      	mov	r3, r7
  4051f4:	9100      	str	r1, [sp, #0]
  4051f6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4051f8:	f001 fa7a 	bl	4066f0 <_dtoa_r>
  4051fc:	465d      	mov	r5, fp
  4051fe:	4606      	mov	r6, r0
  405200:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405202:	2b46      	cmp	r3, #70	; 0x46
  405204:	eb06 0405 	add.w	r4, r6, r5
  405208:	f47f aeb6 	bne.w	404f78 <_svfprintf_r+0x1018>
  40520c:	7833      	ldrb	r3, [r6, #0]
  40520e:	2b30      	cmp	r3, #48	; 0x30
  405210:	f000 817c 	beq.w	40550c <_svfprintf_r+0x15ac>
  405214:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405216:	442c      	add	r4, r5
  405218:	e6ae      	b.n	404f78 <_svfprintf_r+0x1018>
  40521a:	aa23      	add	r2, sp, #140	; 0x8c
  40521c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40521e:	980a      	ldr	r0, [sp, #40]	; 0x28
  405220:	f004 f89c 	bl	40935c <__ssprint_r>
  405224:	2800      	cmp	r0, #0
  405226:	f47e af94 	bne.w	404152 <_svfprintf_r+0x1f2>
  40522a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40522c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40522e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405232:	e766      	b.n	405102 <_svfprintf_r+0x11a2>
  405234:	f1bb 0f00 	cmp.w	fp, #0
  405238:	bf08      	it	eq
  40523a:	f04f 0b01 	moveq.w	fp, #1
  40523e:	e667      	b.n	404f10 <_svfprintf_r+0xfb0>
  405240:	970e      	str	r7, [sp, #56]	; 0x38
  405242:	4617      	mov	r7, r2
  405244:	e55e      	b.n	404d04 <_svfprintf_r+0xda4>
  405246:	4630      	mov	r0, r6
  405248:	f004 f81a 	bl	409280 <strlen>
  40524c:	46a3      	mov	fp, r4
  40524e:	4603      	mov	r3, r0
  405250:	900d      	str	r0, [sp, #52]	; 0x34
  405252:	f7ff baf4 	b.w	40483e <_svfprintf_r+0x8de>
  405256:	aa23      	add	r2, sp, #140	; 0x8c
  405258:	9909      	ldr	r1, [sp, #36]	; 0x24
  40525a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40525c:	f004 f87e 	bl	40935c <__ssprint_r>
  405260:	2800      	cmp	r0, #0
  405262:	f47e af76 	bne.w	404152 <_svfprintf_r+0x1f2>
  405266:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405268:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40526a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40526e:	9912      	ldr	r1, [sp, #72]	; 0x48
  405270:	f8c9 6000 	str.w	r6, [r9]
  405274:	3301      	adds	r3, #1
  405276:	440c      	add	r4, r1
  405278:	2b07      	cmp	r3, #7
  40527a:	9425      	str	r4, [sp, #148]	; 0x94
  40527c:	9324      	str	r3, [sp, #144]	; 0x90
  40527e:	f8c9 1004 	str.w	r1, [r9, #4]
  405282:	f77f a8fb 	ble.w	40447c <_svfprintf_r+0x51c>
  405286:	e411      	b.n	404aac <_svfprintf_r+0xb4c>
  405288:	272d      	movs	r7, #45	; 0x2d
  40528a:	9308      	str	r3, [sp, #32]
  40528c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40528e:	9307      	str	r3, [sp, #28]
  405290:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405294:	f04f 0b00 	mov.w	fp, #0
  405298:	f7ff b829 	b.w	4042ee <_svfprintf_r+0x38e>
  40529c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40529e:	1cdd      	adds	r5, r3, #3
  4052a0:	db1e      	blt.n	4052e0 <_svfprintf_r+0x1380>
  4052a2:	459b      	cmp	fp, r3
  4052a4:	db1c      	blt.n	4052e0 <_svfprintf_r+0x1380>
  4052a6:	9313      	str	r3, [sp, #76]	; 0x4c
  4052a8:	e689      	b.n	404fbe <_svfprintf_r+0x105e>
  4052aa:	4623      	mov	r3, r4
  4052ac:	e677      	b.n	404f9e <_svfprintf_r+0x103e>
  4052ae:	aa23      	add	r2, sp, #140	; 0x8c
  4052b0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4052b2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4052b4:	f004 f852 	bl	40935c <__ssprint_r>
  4052b8:	2800      	cmp	r0, #0
  4052ba:	f47e af4a 	bne.w	404152 <_svfprintf_r+0x1f2>
  4052be:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4052c0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4052c4:	e459      	b.n	404b7a <_svfprintf_r+0xc1a>
  4052c6:	4614      	mov	r4, r2
  4052c8:	3301      	adds	r3, #1
  4052ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4052cc:	9324      	str	r3, [sp, #144]	; 0x90
  4052ce:	442c      	add	r4, r5
  4052d0:	2b07      	cmp	r3, #7
  4052d2:	9425      	str	r4, [sp, #148]	; 0x94
  4052d4:	e889 0024 	stmia.w	r9, {r2, r5}
  4052d8:	dcbd      	bgt.n	405256 <_svfprintf_r+0x12f6>
  4052da:	f109 0908 	add.w	r9, r9, #8
  4052de:	e7c6      	b.n	40526e <_svfprintf_r+0x130e>
  4052e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052e2:	3a02      	subs	r2, #2
  4052e4:	9211      	str	r2, [sp, #68]	; 0x44
  4052e6:	3b01      	subs	r3, #1
  4052e8:	2b00      	cmp	r3, #0
  4052ea:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4052ee:	931d      	str	r3, [sp, #116]	; 0x74
  4052f0:	bfb8      	it	lt
  4052f2:	425b      	neglt	r3, r3
  4052f4:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  4052f8:	bfb4      	ite	lt
  4052fa:	222d      	movlt	r2, #45	; 0x2d
  4052fc:	222b      	movge	r2, #43	; 0x2b
  4052fe:	2b09      	cmp	r3, #9
  405300:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  405304:	f340 80f1 	ble.w	4054ea <_svfprintf_r+0x158a>
  405308:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  40530c:	4604      	mov	r4, r0
  40530e:	4a2d      	ldr	r2, [pc, #180]	; (4053c4 <_svfprintf_r+0x1464>)
  405310:	fb82 2103 	smull	r2, r1, r2, r3
  405314:	17da      	asrs	r2, r3, #31
  405316:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  40531a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40531e:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  405322:	f103 0130 	add.w	r1, r3, #48	; 0x30
  405326:	2a09      	cmp	r2, #9
  405328:	4613      	mov	r3, r2
  40532a:	f804 1d01 	strb.w	r1, [r4, #-1]!
  40532e:	dcee      	bgt.n	40530e <_svfprintf_r+0x13ae>
  405330:	4621      	mov	r1, r4
  405332:	3330      	adds	r3, #48	; 0x30
  405334:	b2da      	uxtb	r2, r3
  405336:	f801 2d01 	strb.w	r2, [r1, #-1]!
  40533a:	4288      	cmp	r0, r1
  40533c:	f240 813a 	bls.w	4055b4 <_svfprintf_r+0x1654>
  405340:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  405344:	4623      	mov	r3, r4
  405346:	e001      	b.n	40534c <_svfprintf_r+0x13ec>
  405348:	f813 2b01 	ldrb.w	r2, [r3], #1
  40534c:	f801 2b01 	strb.w	r2, [r1], #1
  405350:	4298      	cmp	r0, r3
  405352:	d1f9      	bne.n	405348 <_svfprintf_r+0x13e8>
  405354:	1c43      	adds	r3, r0, #1
  405356:	1b1b      	subs	r3, r3, r4
  405358:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40535c:	4413      	add	r3, r2
  40535e:	aa1f      	add	r2, sp, #124	; 0x7c
  405360:	1a9b      	subs	r3, r3, r2
  405362:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405364:	9319      	str	r3, [sp, #100]	; 0x64
  405366:	2a01      	cmp	r2, #1
  405368:	4413      	add	r3, r2
  40536a:	930d      	str	r3, [sp, #52]	; 0x34
  40536c:	f340 80ea 	ble.w	405544 <_svfprintf_r+0x15e4>
  405370:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405372:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405374:	4413      	add	r3, r2
  405376:	2200      	movs	r2, #0
  405378:	930d      	str	r3, [sp, #52]	; 0x34
  40537a:	9213      	str	r2, [sp, #76]	; 0x4c
  40537c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405380:	e62b      	b.n	404fda <_svfprintf_r+0x107a>
  405382:	aa23      	add	r2, sp, #140	; 0x8c
  405384:	9909      	ldr	r1, [sp, #36]	; 0x24
  405386:	980a      	ldr	r0, [sp, #40]	; 0x28
  405388:	f003 ffe8 	bl	40935c <__ssprint_r>
  40538c:	2800      	cmp	r0, #0
  40538e:	f47e aee0 	bne.w	404152 <_svfprintf_r+0x1f2>
  405392:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405394:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405396:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40539a:	e4f6      	b.n	404d8a <_svfprintf_r+0xe2a>
  40539c:	2d06      	cmp	r5, #6
  40539e:	462b      	mov	r3, r5
  4053a0:	bf28      	it	cs
  4053a2:	2306      	movcs	r3, #6
  4053a4:	930d      	str	r3, [sp, #52]	; 0x34
  4053a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4053aa:	46b3      	mov	fp, r6
  4053ac:	970e      	str	r7, [sp, #56]	; 0x38
  4053ae:	9613      	str	r6, [sp, #76]	; 0x4c
  4053b0:	4637      	mov	r7, r6
  4053b2:	9308      	str	r3, [sp, #32]
  4053b4:	4e04      	ldr	r6, [pc, #16]	; (4053c8 <_svfprintf_r+0x1468>)
  4053b6:	f7fe bf99 	b.w	4042ec <_svfprintf_r+0x38c>
  4053ba:	bf00      	nop
  4053bc:	00409c5c 	.word	0x00409c5c
  4053c0:	00409c0c 	.word	0x00409c0c
  4053c4:	66666667 	.word	0x66666667
  4053c8:	00409c54 	.word	0x00409c54
  4053cc:	aa23      	add	r2, sp, #140	; 0x8c
  4053ce:	9909      	ldr	r1, [sp, #36]	; 0x24
  4053d0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4053d2:	f003 ffc3 	bl	40935c <__ssprint_r>
  4053d6:	2800      	cmp	r0, #0
  4053d8:	f47e aebb 	bne.w	404152 <_svfprintf_r+0x1f2>
  4053dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4053de:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4053e0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4053e2:	1ad3      	subs	r3, r2, r3
  4053e4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4053e8:	e4e7      	b.n	404dba <_svfprintf_r+0xe5a>
  4053ea:	f04f 0b06 	mov.w	fp, #6
  4053ee:	e58f      	b.n	404f10 <_svfprintf_r+0xfb0>
  4053f0:	a821      	add	r0, sp, #132	; 0x84
  4053f2:	a91e      	add	r1, sp, #120	; 0x78
  4053f4:	9004      	str	r0, [sp, #16]
  4053f6:	9103      	str	r1, [sp, #12]
  4053f8:	a81d      	add	r0, sp, #116	; 0x74
  4053fa:	2103      	movs	r1, #3
  4053fc:	9002      	str	r0, [sp, #8]
  4053fe:	9a08      	ldr	r2, [sp, #32]
  405400:	f8cd b004 	str.w	fp, [sp, #4]
  405404:	463b      	mov	r3, r7
  405406:	9100      	str	r1, [sp, #0]
  405408:	980a      	ldr	r0, [sp, #40]	; 0x28
  40540a:	f001 f971 	bl	4066f0 <_dtoa_r>
  40540e:	465d      	mov	r5, fp
  405410:	4606      	mov	r6, r0
  405412:	eb00 040b 	add.w	r4, r0, fp
  405416:	e6f9      	b.n	40520c <_svfprintf_r+0x12ac>
  405418:	9307      	str	r3, [sp, #28]
  40541a:	f7ff b959 	b.w	4046d0 <_svfprintf_r+0x770>
  40541e:	272d      	movs	r7, #45	; 0x2d
  405420:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405424:	f7ff b8b2 	b.w	40458c <_svfprintf_r+0x62c>
  405428:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40542a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40542c:	4413      	add	r3, r2
  40542e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405430:	930d      	str	r3, [sp, #52]	; 0x34
  405432:	2a00      	cmp	r2, #0
  405434:	dd7e      	ble.n	405534 <_svfprintf_r+0x15d4>
  405436:	2267      	movs	r2, #103	; 0x67
  405438:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40543c:	9211      	str	r2, [sp, #68]	; 0x44
  40543e:	e5cc      	b.n	404fda <_svfprintf_r+0x107a>
  405440:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  405444:	970e      	str	r7, [sp, #56]	; 0x38
  405446:	9308      	str	r3, [sp, #32]
  405448:	950d      	str	r5, [sp, #52]	; 0x34
  40544a:	4683      	mov	fp, r0
  40544c:	9013      	str	r0, [sp, #76]	; 0x4c
  40544e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405452:	f7fe bf4b 	b.w	4042ec <_svfprintf_r+0x38c>
  405456:	9b07      	ldr	r3, [sp, #28]
  405458:	07db      	lsls	r3, r3, #31
  40545a:	465f      	mov	r7, fp
  40545c:	d505      	bpl.n	40546a <_svfprintf_r+0x150a>
  40545e:	ae40      	add	r6, sp, #256	; 0x100
  405460:	2330      	movs	r3, #48	; 0x30
  405462:	f806 3d41 	strb.w	r3, [r6, #-65]!
  405466:	f7fe bf37 	b.w	4042d8 <_svfprintf_r+0x378>
  40546a:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40546e:	ae30      	add	r6, sp, #192	; 0xc0
  405470:	f7fe bf35 	b.w	4042de <_svfprintf_r+0x37e>
  405474:	2b00      	cmp	r3, #0
  405476:	dd7d      	ble.n	405574 <_svfprintf_r+0x1614>
  405478:	f1bb 0f00 	cmp.w	fp, #0
  40547c:	d13d      	bne.n	4054fa <_svfprintf_r+0x159a>
  40547e:	9a07      	ldr	r2, [sp, #28]
  405480:	07d4      	lsls	r4, r2, #31
  405482:	d43a      	bmi.n	4054fa <_svfprintf_r+0x159a>
  405484:	461a      	mov	r2, r3
  405486:	920d      	str	r2, [sp, #52]	; 0x34
  405488:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40548c:	e5a5      	b.n	404fda <_svfprintf_r+0x107a>
  40548e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405490:	2b47      	cmp	r3, #71	; 0x47
  405492:	f47f ad70 	bne.w	404f76 <_svfprintf_r+0x1016>
  405496:	9b07      	ldr	r3, [sp, #28]
  405498:	07db      	lsls	r3, r3, #31
  40549a:	f53f aeb1 	bmi.w	405200 <_svfprintf_r+0x12a0>
  40549e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4054a0:	1b9b      	subs	r3, r3, r6
  4054a2:	9312      	str	r3, [sp, #72]	; 0x48
  4054a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4054a6:	2b47      	cmp	r3, #71	; 0x47
  4054a8:	f43f aef8 	beq.w	40529c <_svfprintf_r+0x133c>
  4054ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4054ae:	e71a      	b.n	4052e6 <_svfprintf_r+0x1386>
  4054b0:	aa23      	add	r2, sp, #140	; 0x8c
  4054b2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4054b4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4054b6:	f003 ff51 	bl	40935c <__ssprint_r>
  4054ba:	2800      	cmp	r0, #0
  4054bc:	f47e ae49 	bne.w	404152 <_svfprintf_r+0x1f2>
  4054c0:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4054c2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4054c4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054c6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4054ca:	e631      	b.n	405130 <_svfprintf_r+0x11d0>
  4054cc:	46a0      	mov	r8, r4
  4054ce:	2500      	movs	r5, #0
  4054d0:	f7fe bda1 	b.w	404016 <_svfprintf_r+0xb6>
  4054d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4054d6:	e562      	b.n	404f9e <_svfprintf_r+0x103e>
  4054d8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4054da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4054dc:	4413      	add	r3, r2
  4054de:	2267      	movs	r2, #103	; 0x67
  4054e0:	930d      	str	r3, [sp, #52]	; 0x34
  4054e2:	9211      	str	r2, [sp, #68]	; 0x44
  4054e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4054e8:	e577      	b.n	404fda <_svfprintf_r+0x107a>
  4054ea:	3330      	adds	r3, #48	; 0x30
  4054ec:	2230      	movs	r2, #48	; 0x30
  4054ee:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4054f2:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4054f6:	ab20      	add	r3, sp, #128	; 0x80
  4054f8:	e731      	b.n	40535e <_svfprintf_r+0x13fe>
  4054fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4054fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4054fe:	189d      	adds	r5, r3, r2
  405500:	eb05 030b 	add.w	r3, r5, fp
  405504:	930d      	str	r3, [sp, #52]	; 0x34
  405506:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40550a:	e566      	b.n	404fda <_svfprintf_r+0x107a>
  40550c:	9808      	ldr	r0, [sp, #32]
  40550e:	4639      	mov	r1, r7
  405510:	2200      	movs	r2, #0
  405512:	2300      	movs	r3, #0
  405514:	f7fe fb26 	bl	403b64 <__aeabi_dcmpeq>
  405518:	2800      	cmp	r0, #0
  40551a:	f47f ae7b 	bne.w	405214 <_svfprintf_r+0x12b4>
  40551e:	f1c5 0501 	rsb	r5, r5, #1
  405522:	951d      	str	r5, [sp, #116]	; 0x74
  405524:	442c      	add	r4, r5
  405526:	e527      	b.n	404f78 <_svfprintf_r+0x1018>
  405528:	4e32      	ldr	r6, [pc, #200]	; (4055f4 <_svfprintf_r+0x1694>)
  40552a:	4b33      	ldr	r3, [pc, #204]	; (4055f8 <_svfprintf_r+0x1698>)
  40552c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  405530:	f7ff b82e 	b.w	404590 <_svfprintf_r+0x630>
  405534:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405536:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405538:	f1c3 0301 	rsb	r3, r3, #1
  40553c:	441a      	add	r2, r3
  40553e:	4613      	mov	r3, r2
  405540:	920d      	str	r2, [sp, #52]	; 0x34
  405542:	e778      	b.n	405436 <_svfprintf_r+0x14d6>
  405544:	9b07      	ldr	r3, [sp, #28]
  405546:	f013 0301 	ands.w	r3, r3, #1
  40554a:	f47f af11 	bne.w	405370 <_svfprintf_r+0x1410>
  40554e:	9313      	str	r3, [sp, #76]	; 0x4c
  405550:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405552:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405556:	e540      	b.n	404fda <_svfprintf_r+0x107a>
  405558:	980e      	ldr	r0, [sp, #56]	; 0x38
  40555a:	f898 3001 	ldrb.w	r3, [r8, #1]
  40555e:	6805      	ldr	r5, [r0, #0]
  405560:	3004      	adds	r0, #4
  405562:	2d00      	cmp	r5, #0
  405564:	900e      	str	r0, [sp, #56]	; 0x38
  405566:	46a0      	mov	r8, r4
  405568:	f6be ad53 	bge.w	404012 <_svfprintf_r+0xb2>
  40556c:	f04f 35ff 	mov.w	r5, #4294967295
  405570:	f7fe bd4f 	b.w	404012 <_svfprintf_r+0xb2>
  405574:	f1bb 0f00 	cmp.w	fp, #0
  405578:	d102      	bne.n	405580 <_svfprintf_r+0x1620>
  40557a:	9b07      	ldr	r3, [sp, #28]
  40557c:	07d8      	lsls	r0, r3, #31
  40557e:	d507      	bpl.n	405590 <_svfprintf_r+0x1630>
  405580:	9b16      	ldr	r3, [sp, #88]	; 0x58
  405582:	1c5d      	adds	r5, r3, #1
  405584:	eb05 030b 	add.w	r3, r5, fp
  405588:	930d      	str	r3, [sp, #52]	; 0x34
  40558a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40558e:	e524      	b.n	404fda <_svfprintf_r+0x107a>
  405590:	2301      	movs	r3, #1
  405592:	930d      	str	r3, [sp, #52]	; 0x34
  405594:	e521      	b.n	404fda <_svfprintf_r+0x107a>
  405596:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40559a:	f7ff b921 	b.w	4047e0 <_svfprintf_r+0x880>
  40559e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4055a0:	230c      	movs	r3, #12
  4055a2:	6013      	str	r3, [r2, #0]
  4055a4:	f04f 30ff 	mov.w	r0, #4294967295
  4055a8:	f7fe bddc 	b.w	404164 <_svfprintf_r+0x204>
  4055ac:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4055b0:	f7ff b8f9 	b.w	4047a6 <_svfprintf_r+0x846>
  4055b4:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4055b8:	e6d1      	b.n	40535e <_svfprintf_r+0x13fe>
  4055ba:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4055be:	f7fe bdd9 	b.w	404174 <_svfprintf_r+0x214>
  4055c2:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4055c6:	f7ff b857 	b.w	404678 <_svfprintf_r+0x718>
  4055ca:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4055ce:	f7ff b825 	b.w	40461c <_svfprintf_r+0x6bc>
  4055d2:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4055d6:	f7ff b94c 	b.w	404872 <_svfprintf_r+0x912>
  4055da:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4055de:	f7fe bff3 	b.w	4045c8 <_svfprintf_r+0x668>
  4055e2:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4055e6:	f7fe bfa3 	b.w	404530 <_svfprintf_r+0x5d0>
  4055ea:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4055ee:	f7fe be33 	b.w	404258 <_svfprintf_r+0x2f8>
  4055f2:	bf00      	nop
  4055f4:	00409c28 	.word	0x00409c28
  4055f8:	00409c24 	.word	0x00409c24

004055fc <__sprint_r.part.0>:
  4055fc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4055fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405602:	049c      	lsls	r4, r3, #18
  405604:	4692      	mov	sl, r2
  405606:	d52c      	bpl.n	405662 <__sprint_r.part.0+0x66>
  405608:	6893      	ldr	r3, [r2, #8]
  40560a:	6812      	ldr	r2, [r2, #0]
  40560c:	b33b      	cbz	r3, 40565e <__sprint_r.part.0+0x62>
  40560e:	460f      	mov	r7, r1
  405610:	4680      	mov	r8, r0
  405612:	f102 0908 	add.w	r9, r2, #8
  405616:	e919 0060 	ldmdb	r9, {r5, r6}
  40561a:	08b6      	lsrs	r6, r6, #2
  40561c:	d017      	beq.n	40564e <__sprint_r.part.0+0x52>
  40561e:	3d04      	subs	r5, #4
  405620:	2400      	movs	r4, #0
  405622:	e001      	b.n	405628 <__sprint_r.part.0+0x2c>
  405624:	42a6      	cmp	r6, r4
  405626:	d010      	beq.n	40564a <__sprint_r.part.0+0x4e>
  405628:	463a      	mov	r2, r7
  40562a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40562e:	4640      	mov	r0, r8
  405630:	f002 f92c 	bl	40788c <_fputwc_r>
  405634:	1c43      	adds	r3, r0, #1
  405636:	f104 0401 	add.w	r4, r4, #1
  40563a:	d1f3      	bne.n	405624 <__sprint_r.part.0+0x28>
  40563c:	2300      	movs	r3, #0
  40563e:	f8ca 3008 	str.w	r3, [sl, #8]
  405642:	f8ca 3004 	str.w	r3, [sl, #4]
  405646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40564a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40564e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  405652:	f8ca 3008 	str.w	r3, [sl, #8]
  405656:	f109 0908 	add.w	r9, r9, #8
  40565a:	2b00      	cmp	r3, #0
  40565c:	d1db      	bne.n	405616 <__sprint_r.part.0+0x1a>
  40565e:	2000      	movs	r0, #0
  405660:	e7ec      	b.n	40563c <__sprint_r.part.0+0x40>
  405662:	f002 fa5b 	bl	407b1c <__sfvwrite_r>
  405666:	2300      	movs	r3, #0
  405668:	f8ca 3008 	str.w	r3, [sl, #8]
  40566c:	f8ca 3004 	str.w	r3, [sl, #4]
  405670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405674 <_vfiprintf_r>:
  405674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405678:	b0ab      	sub	sp, #172	; 0xac
  40567a:	461c      	mov	r4, r3
  40567c:	9100      	str	r1, [sp, #0]
  40567e:	4690      	mov	r8, r2
  405680:	9304      	str	r3, [sp, #16]
  405682:	9005      	str	r0, [sp, #20]
  405684:	b118      	cbz	r0, 40568e <_vfiprintf_r+0x1a>
  405686:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405688:	2b00      	cmp	r3, #0
  40568a:	f000 80de 	beq.w	40584a <_vfiprintf_r+0x1d6>
  40568e:	9800      	ldr	r0, [sp, #0]
  405690:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  405694:	b28a      	uxth	r2, r1
  405696:	0495      	lsls	r5, r2, #18
  405698:	d407      	bmi.n	4056aa <_vfiprintf_r+0x36>
  40569a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40569c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4056a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4056a4:	8182      	strh	r2, [r0, #12]
  4056a6:	6643      	str	r3, [r0, #100]	; 0x64
  4056a8:	b292      	uxth	r2, r2
  4056aa:	0711      	lsls	r1, r2, #28
  4056ac:	f140 80b1 	bpl.w	405812 <_vfiprintf_r+0x19e>
  4056b0:	9b00      	ldr	r3, [sp, #0]
  4056b2:	691b      	ldr	r3, [r3, #16]
  4056b4:	2b00      	cmp	r3, #0
  4056b6:	f000 80ac 	beq.w	405812 <_vfiprintf_r+0x19e>
  4056ba:	f002 021a 	and.w	r2, r2, #26
  4056be:	2a0a      	cmp	r2, #10
  4056c0:	f000 80b5 	beq.w	40582e <_vfiprintf_r+0x1ba>
  4056c4:	2300      	movs	r3, #0
  4056c6:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4056ca:	9302      	str	r3, [sp, #8]
  4056cc:	930f      	str	r3, [sp, #60]	; 0x3c
  4056ce:	930e      	str	r3, [sp, #56]	; 0x38
  4056d0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4056d4:	46da      	mov	sl, fp
  4056d6:	f898 3000 	ldrb.w	r3, [r8]
  4056da:	4644      	mov	r4, r8
  4056dc:	b1fb      	cbz	r3, 40571e <_vfiprintf_r+0xaa>
  4056de:	2b25      	cmp	r3, #37	; 0x25
  4056e0:	d102      	bne.n	4056e8 <_vfiprintf_r+0x74>
  4056e2:	e01c      	b.n	40571e <_vfiprintf_r+0xaa>
  4056e4:	2b25      	cmp	r3, #37	; 0x25
  4056e6:	d003      	beq.n	4056f0 <_vfiprintf_r+0x7c>
  4056e8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4056ec:	2b00      	cmp	r3, #0
  4056ee:	d1f9      	bne.n	4056e4 <_vfiprintf_r+0x70>
  4056f0:	ebc8 0504 	rsb	r5, r8, r4
  4056f4:	b19d      	cbz	r5, 40571e <_vfiprintf_r+0xaa>
  4056f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4056f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4056fa:	f8ca 8000 	str.w	r8, [sl]
  4056fe:	3301      	adds	r3, #1
  405700:	442a      	add	r2, r5
  405702:	2b07      	cmp	r3, #7
  405704:	f8ca 5004 	str.w	r5, [sl, #4]
  405708:	920f      	str	r2, [sp, #60]	; 0x3c
  40570a:	930e      	str	r3, [sp, #56]	; 0x38
  40570c:	dd7b      	ble.n	405806 <_vfiprintf_r+0x192>
  40570e:	2a00      	cmp	r2, #0
  405710:	f040 8528 	bne.w	406164 <_vfiprintf_r+0xaf0>
  405714:	9b02      	ldr	r3, [sp, #8]
  405716:	920e      	str	r2, [sp, #56]	; 0x38
  405718:	442b      	add	r3, r5
  40571a:	46da      	mov	sl, fp
  40571c:	9302      	str	r3, [sp, #8]
  40571e:	7823      	ldrb	r3, [r4, #0]
  405720:	2b00      	cmp	r3, #0
  405722:	f000 843e 	beq.w	405fa2 <_vfiprintf_r+0x92e>
  405726:	2100      	movs	r1, #0
  405728:	f04f 0300 	mov.w	r3, #0
  40572c:	f04f 32ff 	mov.w	r2, #4294967295
  405730:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405734:	f104 0801 	add.w	r8, r4, #1
  405738:	7863      	ldrb	r3, [r4, #1]
  40573a:	9201      	str	r2, [sp, #4]
  40573c:	4608      	mov	r0, r1
  40573e:	460e      	mov	r6, r1
  405740:	460c      	mov	r4, r1
  405742:	f108 0801 	add.w	r8, r8, #1
  405746:	f1a3 0220 	sub.w	r2, r3, #32
  40574a:	2a58      	cmp	r2, #88	; 0x58
  40574c:	f200 8393 	bhi.w	405e76 <_vfiprintf_r+0x802>
  405750:	e8df f012 	tbh	[pc, r2, lsl #1]
  405754:	03910346 	.word	0x03910346
  405758:	034e0391 	.word	0x034e0391
  40575c:	03910391 	.word	0x03910391
  405760:	03910391 	.word	0x03910391
  405764:	03910391 	.word	0x03910391
  405768:	02670289 	.word	0x02670289
  40576c:	00800391 	.word	0x00800391
  405770:	0391026c 	.word	0x0391026c
  405774:	025901c6 	.word	0x025901c6
  405778:	02590259 	.word	0x02590259
  40577c:	02590259 	.word	0x02590259
  405780:	02590259 	.word	0x02590259
  405784:	02590259 	.word	0x02590259
  405788:	03910391 	.word	0x03910391
  40578c:	03910391 	.word	0x03910391
  405790:	03910391 	.word	0x03910391
  405794:	03910391 	.word	0x03910391
  405798:	03910391 	.word	0x03910391
  40579c:	039101cb 	.word	0x039101cb
  4057a0:	03910391 	.word	0x03910391
  4057a4:	03910391 	.word	0x03910391
  4057a8:	03910391 	.word	0x03910391
  4057ac:	03910391 	.word	0x03910391
  4057b0:	02140391 	.word	0x02140391
  4057b4:	03910391 	.word	0x03910391
  4057b8:	03910391 	.word	0x03910391
  4057bc:	02ee0391 	.word	0x02ee0391
  4057c0:	03910391 	.word	0x03910391
  4057c4:	03910311 	.word	0x03910311
  4057c8:	03910391 	.word	0x03910391
  4057cc:	03910391 	.word	0x03910391
  4057d0:	03910391 	.word	0x03910391
  4057d4:	03910391 	.word	0x03910391
  4057d8:	03340391 	.word	0x03340391
  4057dc:	0391038a 	.word	0x0391038a
  4057e0:	03910391 	.word	0x03910391
  4057e4:	038a0367 	.word	0x038a0367
  4057e8:	03910391 	.word	0x03910391
  4057ec:	0391036c 	.word	0x0391036c
  4057f0:	02950379 	.word	0x02950379
  4057f4:	02e90085 	.word	0x02e90085
  4057f8:	029b0391 	.word	0x029b0391
  4057fc:	02ba0391 	.word	0x02ba0391
  405800:	03910391 	.word	0x03910391
  405804:	0353      	.short	0x0353
  405806:	f10a 0a08 	add.w	sl, sl, #8
  40580a:	9b02      	ldr	r3, [sp, #8]
  40580c:	442b      	add	r3, r5
  40580e:	9302      	str	r3, [sp, #8]
  405810:	e785      	b.n	40571e <_vfiprintf_r+0xaa>
  405812:	9900      	ldr	r1, [sp, #0]
  405814:	9805      	ldr	r0, [sp, #20]
  405816:	f000 fe61 	bl	4064dc <__swsetup_r>
  40581a:	2800      	cmp	r0, #0
  40581c:	f040 8558 	bne.w	4062d0 <_vfiprintf_r+0xc5c>
  405820:	9b00      	ldr	r3, [sp, #0]
  405822:	899a      	ldrh	r2, [r3, #12]
  405824:	f002 021a 	and.w	r2, r2, #26
  405828:	2a0a      	cmp	r2, #10
  40582a:	f47f af4b 	bne.w	4056c4 <_vfiprintf_r+0x50>
  40582e:	9900      	ldr	r1, [sp, #0]
  405830:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  405834:	2b00      	cmp	r3, #0
  405836:	f6ff af45 	blt.w	4056c4 <_vfiprintf_r+0x50>
  40583a:	4623      	mov	r3, r4
  40583c:	4642      	mov	r2, r8
  40583e:	9805      	ldr	r0, [sp, #20]
  405840:	f000 fe16 	bl	406470 <__sbprintf>
  405844:	b02b      	add	sp, #172	; 0xac
  405846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40584a:	f001 ffb5 	bl	4077b8 <__sinit>
  40584e:	e71e      	b.n	40568e <_vfiprintf_r+0x1a>
  405850:	4264      	negs	r4, r4
  405852:	9304      	str	r3, [sp, #16]
  405854:	f046 0604 	orr.w	r6, r6, #4
  405858:	f898 3000 	ldrb.w	r3, [r8]
  40585c:	e771      	b.n	405742 <_vfiprintf_r+0xce>
  40585e:	2130      	movs	r1, #48	; 0x30
  405860:	9804      	ldr	r0, [sp, #16]
  405862:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  405866:	9901      	ldr	r1, [sp, #4]
  405868:	9406      	str	r4, [sp, #24]
  40586a:	f04f 0300 	mov.w	r3, #0
  40586e:	2278      	movs	r2, #120	; 0x78
  405870:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405874:	2900      	cmp	r1, #0
  405876:	4603      	mov	r3, r0
  405878:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40587c:	6804      	ldr	r4, [r0, #0]
  40587e:	f103 0304 	add.w	r3, r3, #4
  405882:	f04f 0500 	mov.w	r5, #0
  405886:	f046 0202 	orr.w	r2, r6, #2
  40588a:	f2c0 8525 	blt.w	4062d8 <_vfiprintf_r+0xc64>
  40588e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405892:	ea54 0205 	orrs.w	r2, r4, r5
  405896:	f046 0602 	orr.w	r6, r6, #2
  40589a:	9304      	str	r3, [sp, #16]
  40589c:	f040 84bf 	bne.w	40621e <_vfiprintf_r+0xbaa>
  4058a0:	48b3      	ldr	r0, [pc, #716]	; (405b70 <_vfiprintf_r+0x4fc>)
  4058a2:	9b01      	ldr	r3, [sp, #4]
  4058a4:	2b00      	cmp	r3, #0
  4058a6:	f040 841c 	bne.w	4060e2 <_vfiprintf_r+0xa6e>
  4058aa:	4699      	mov	r9, r3
  4058ac:	2300      	movs	r3, #0
  4058ae:	9301      	str	r3, [sp, #4]
  4058b0:	9303      	str	r3, [sp, #12]
  4058b2:	465f      	mov	r7, fp
  4058b4:	9b01      	ldr	r3, [sp, #4]
  4058b6:	9a03      	ldr	r2, [sp, #12]
  4058b8:	4293      	cmp	r3, r2
  4058ba:	bfb8      	it	lt
  4058bc:	4613      	movlt	r3, r2
  4058be:	461d      	mov	r5, r3
  4058c0:	f1b9 0f00 	cmp.w	r9, #0
  4058c4:	d000      	beq.n	4058c8 <_vfiprintf_r+0x254>
  4058c6:	3501      	adds	r5, #1
  4058c8:	f016 0302 	ands.w	r3, r6, #2
  4058cc:	9307      	str	r3, [sp, #28]
  4058ce:	bf18      	it	ne
  4058d0:	3502      	addne	r5, #2
  4058d2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4058d6:	9308      	str	r3, [sp, #32]
  4058d8:	f040 82f1 	bne.w	405ebe <_vfiprintf_r+0x84a>
  4058dc:	9b06      	ldr	r3, [sp, #24]
  4058de:	1b5c      	subs	r4, r3, r5
  4058e0:	2c00      	cmp	r4, #0
  4058e2:	f340 82ec 	ble.w	405ebe <_vfiprintf_r+0x84a>
  4058e6:	2c10      	cmp	r4, #16
  4058e8:	f340 8556 	ble.w	406398 <_vfiprintf_r+0xd24>
  4058ec:	f8df 9284 	ldr.w	r9, [pc, #644]	; 405b74 <_vfiprintf_r+0x500>
  4058f0:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4058f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4058f6:	46d4      	mov	ip, sl
  4058f8:	2310      	movs	r3, #16
  4058fa:	46c2      	mov	sl, r8
  4058fc:	4670      	mov	r0, lr
  4058fe:	46a8      	mov	r8, r5
  405900:	464d      	mov	r5, r9
  405902:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405906:	e007      	b.n	405918 <_vfiprintf_r+0x2a4>
  405908:	f100 0e02 	add.w	lr, r0, #2
  40590c:	f10c 0c08 	add.w	ip, ip, #8
  405910:	4608      	mov	r0, r1
  405912:	3c10      	subs	r4, #16
  405914:	2c10      	cmp	r4, #16
  405916:	dd13      	ble.n	405940 <_vfiprintf_r+0x2cc>
  405918:	1c41      	adds	r1, r0, #1
  40591a:	3210      	adds	r2, #16
  40591c:	2907      	cmp	r1, #7
  40591e:	920f      	str	r2, [sp, #60]	; 0x3c
  405920:	f8cc 5000 	str.w	r5, [ip]
  405924:	f8cc 3004 	str.w	r3, [ip, #4]
  405928:	910e      	str	r1, [sp, #56]	; 0x38
  40592a:	dded      	ble.n	405908 <_vfiprintf_r+0x294>
  40592c:	2a00      	cmp	r2, #0
  40592e:	f040 82b7 	bne.w	405ea0 <_vfiprintf_r+0x82c>
  405932:	3c10      	subs	r4, #16
  405934:	2c10      	cmp	r4, #16
  405936:	4610      	mov	r0, r2
  405938:	f04f 0e01 	mov.w	lr, #1
  40593c:	46dc      	mov	ip, fp
  40593e:	dceb      	bgt.n	405918 <_vfiprintf_r+0x2a4>
  405940:	46a9      	mov	r9, r5
  405942:	4670      	mov	r0, lr
  405944:	4645      	mov	r5, r8
  405946:	46d0      	mov	r8, sl
  405948:	46e2      	mov	sl, ip
  40594a:	4422      	add	r2, r4
  40594c:	2807      	cmp	r0, #7
  40594e:	920f      	str	r2, [sp, #60]	; 0x3c
  405950:	f8ca 9000 	str.w	r9, [sl]
  405954:	f8ca 4004 	str.w	r4, [sl, #4]
  405958:	900e      	str	r0, [sp, #56]	; 0x38
  40595a:	f300 8375 	bgt.w	406048 <_vfiprintf_r+0x9d4>
  40595e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  405962:	f10a 0a08 	add.w	sl, sl, #8
  405966:	f100 0e01 	add.w	lr, r0, #1
  40596a:	2b00      	cmp	r3, #0
  40596c:	f040 82b0 	bne.w	405ed0 <_vfiprintf_r+0x85c>
  405970:	9b07      	ldr	r3, [sp, #28]
  405972:	2b00      	cmp	r3, #0
  405974:	f000 82c3 	beq.w	405efe <_vfiprintf_r+0x88a>
  405978:	3202      	adds	r2, #2
  40597a:	a90c      	add	r1, sp, #48	; 0x30
  40597c:	2302      	movs	r3, #2
  40597e:	f1be 0f07 	cmp.w	lr, #7
  405982:	920f      	str	r2, [sp, #60]	; 0x3c
  405984:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405988:	e88a 000a 	stmia.w	sl, {r1, r3}
  40598c:	f340 8378 	ble.w	406080 <_vfiprintf_r+0xa0c>
  405990:	2a00      	cmp	r2, #0
  405992:	f040 840a 	bne.w	4061aa <_vfiprintf_r+0xb36>
  405996:	9b08      	ldr	r3, [sp, #32]
  405998:	2b80      	cmp	r3, #128	; 0x80
  40599a:	f04f 0e01 	mov.w	lr, #1
  40599e:	4610      	mov	r0, r2
  4059a0:	46da      	mov	sl, fp
  4059a2:	f040 82b0 	bne.w	405f06 <_vfiprintf_r+0x892>
  4059a6:	9b06      	ldr	r3, [sp, #24]
  4059a8:	1b5c      	subs	r4, r3, r5
  4059aa:	2c00      	cmp	r4, #0
  4059ac:	f340 82ab 	ble.w	405f06 <_vfiprintf_r+0x892>
  4059b0:	2c10      	cmp	r4, #16
  4059b2:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 405b78 <_vfiprintf_r+0x504>
  4059b6:	f340 850b 	ble.w	4063d0 <_vfiprintf_r+0xd5c>
  4059ba:	46d6      	mov	lr, sl
  4059bc:	2310      	movs	r3, #16
  4059be:	46c2      	mov	sl, r8
  4059c0:	46a8      	mov	r8, r5
  4059c2:	464d      	mov	r5, r9
  4059c4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4059c8:	e007      	b.n	4059da <_vfiprintf_r+0x366>
  4059ca:	f100 0c02 	add.w	ip, r0, #2
  4059ce:	f10e 0e08 	add.w	lr, lr, #8
  4059d2:	4608      	mov	r0, r1
  4059d4:	3c10      	subs	r4, #16
  4059d6:	2c10      	cmp	r4, #16
  4059d8:	dd13      	ble.n	405a02 <_vfiprintf_r+0x38e>
  4059da:	1c41      	adds	r1, r0, #1
  4059dc:	3210      	adds	r2, #16
  4059de:	2907      	cmp	r1, #7
  4059e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4059e2:	f8ce 5000 	str.w	r5, [lr]
  4059e6:	f8ce 3004 	str.w	r3, [lr, #4]
  4059ea:	910e      	str	r1, [sp, #56]	; 0x38
  4059ec:	dded      	ble.n	4059ca <_vfiprintf_r+0x356>
  4059ee:	2a00      	cmp	r2, #0
  4059f0:	f040 8315 	bne.w	40601e <_vfiprintf_r+0x9aa>
  4059f4:	3c10      	subs	r4, #16
  4059f6:	2c10      	cmp	r4, #16
  4059f8:	f04f 0c01 	mov.w	ip, #1
  4059fc:	4610      	mov	r0, r2
  4059fe:	46de      	mov	lr, fp
  405a00:	dceb      	bgt.n	4059da <_vfiprintf_r+0x366>
  405a02:	46a9      	mov	r9, r5
  405a04:	4645      	mov	r5, r8
  405a06:	46d0      	mov	r8, sl
  405a08:	46f2      	mov	sl, lr
  405a0a:	4422      	add	r2, r4
  405a0c:	f1bc 0f07 	cmp.w	ip, #7
  405a10:	920f      	str	r2, [sp, #60]	; 0x3c
  405a12:	f8ca 9000 	str.w	r9, [sl]
  405a16:	f8ca 4004 	str.w	r4, [sl, #4]
  405a1a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  405a1e:	f300 83d2 	bgt.w	4061c6 <_vfiprintf_r+0xb52>
  405a22:	9b01      	ldr	r3, [sp, #4]
  405a24:	9903      	ldr	r1, [sp, #12]
  405a26:	1a5c      	subs	r4, r3, r1
  405a28:	2c00      	cmp	r4, #0
  405a2a:	f10a 0a08 	add.w	sl, sl, #8
  405a2e:	f10c 0e01 	add.w	lr, ip, #1
  405a32:	4660      	mov	r0, ip
  405a34:	f300 826d 	bgt.w	405f12 <_vfiprintf_r+0x89e>
  405a38:	9903      	ldr	r1, [sp, #12]
  405a3a:	f8ca 7000 	str.w	r7, [sl]
  405a3e:	440a      	add	r2, r1
  405a40:	f1be 0f07 	cmp.w	lr, #7
  405a44:	920f      	str	r2, [sp, #60]	; 0x3c
  405a46:	f8ca 1004 	str.w	r1, [sl, #4]
  405a4a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405a4e:	f340 82ce 	ble.w	405fee <_vfiprintf_r+0x97a>
  405a52:	2a00      	cmp	r2, #0
  405a54:	f040 833a 	bne.w	4060cc <_vfiprintf_r+0xa58>
  405a58:	0770      	lsls	r0, r6, #29
  405a5a:	920e      	str	r2, [sp, #56]	; 0x38
  405a5c:	d538      	bpl.n	405ad0 <_vfiprintf_r+0x45c>
  405a5e:	9b06      	ldr	r3, [sp, #24]
  405a60:	1b5c      	subs	r4, r3, r5
  405a62:	2c00      	cmp	r4, #0
  405a64:	dd34      	ble.n	405ad0 <_vfiprintf_r+0x45c>
  405a66:	46da      	mov	sl, fp
  405a68:	2c10      	cmp	r4, #16
  405a6a:	f340 84ab 	ble.w	4063c4 <_vfiprintf_r+0xd50>
  405a6e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 405b74 <_vfiprintf_r+0x500>
  405a72:	990e      	ldr	r1, [sp, #56]	; 0x38
  405a74:	464f      	mov	r7, r9
  405a76:	2610      	movs	r6, #16
  405a78:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405a7c:	e006      	b.n	405a8c <_vfiprintf_r+0x418>
  405a7e:	1c88      	adds	r0, r1, #2
  405a80:	f10a 0a08 	add.w	sl, sl, #8
  405a84:	4619      	mov	r1, r3
  405a86:	3c10      	subs	r4, #16
  405a88:	2c10      	cmp	r4, #16
  405a8a:	dd13      	ble.n	405ab4 <_vfiprintf_r+0x440>
  405a8c:	1c4b      	adds	r3, r1, #1
  405a8e:	3210      	adds	r2, #16
  405a90:	2b07      	cmp	r3, #7
  405a92:	920f      	str	r2, [sp, #60]	; 0x3c
  405a94:	f8ca 7000 	str.w	r7, [sl]
  405a98:	f8ca 6004 	str.w	r6, [sl, #4]
  405a9c:	930e      	str	r3, [sp, #56]	; 0x38
  405a9e:	ddee      	ble.n	405a7e <_vfiprintf_r+0x40a>
  405aa0:	2a00      	cmp	r2, #0
  405aa2:	f040 828e 	bne.w	405fc2 <_vfiprintf_r+0x94e>
  405aa6:	3c10      	subs	r4, #16
  405aa8:	2c10      	cmp	r4, #16
  405aaa:	f04f 0001 	mov.w	r0, #1
  405aae:	4611      	mov	r1, r2
  405ab0:	46da      	mov	sl, fp
  405ab2:	dceb      	bgt.n	405a8c <_vfiprintf_r+0x418>
  405ab4:	46b9      	mov	r9, r7
  405ab6:	4422      	add	r2, r4
  405ab8:	2807      	cmp	r0, #7
  405aba:	920f      	str	r2, [sp, #60]	; 0x3c
  405abc:	f8ca 9000 	str.w	r9, [sl]
  405ac0:	f8ca 4004 	str.w	r4, [sl, #4]
  405ac4:	900e      	str	r0, [sp, #56]	; 0x38
  405ac6:	f340 829b 	ble.w	406000 <_vfiprintf_r+0x98c>
  405aca:	2a00      	cmp	r2, #0
  405acc:	f040 8425 	bne.w	40631a <_vfiprintf_r+0xca6>
  405ad0:	9b02      	ldr	r3, [sp, #8]
  405ad2:	9a06      	ldr	r2, [sp, #24]
  405ad4:	42aa      	cmp	r2, r5
  405ad6:	bfac      	ite	ge
  405ad8:	189b      	addge	r3, r3, r2
  405ada:	195b      	addlt	r3, r3, r5
  405adc:	9302      	str	r3, [sp, #8]
  405ade:	e299      	b.n	406014 <_vfiprintf_r+0x9a0>
  405ae0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  405ae4:	f898 3000 	ldrb.w	r3, [r8]
  405ae8:	e62b      	b.n	405742 <_vfiprintf_r+0xce>
  405aea:	9406      	str	r4, [sp, #24]
  405aec:	2900      	cmp	r1, #0
  405aee:	f040 84af 	bne.w	406450 <_vfiprintf_r+0xddc>
  405af2:	f046 0610 	orr.w	r6, r6, #16
  405af6:	06b3      	lsls	r3, r6, #26
  405af8:	f140 8312 	bpl.w	406120 <_vfiprintf_r+0xaac>
  405afc:	9904      	ldr	r1, [sp, #16]
  405afe:	3107      	adds	r1, #7
  405b00:	f021 0107 	bic.w	r1, r1, #7
  405b04:	e9d1 2300 	ldrd	r2, r3, [r1]
  405b08:	3108      	adds	r1, #8
  405b0a:	9104      	str	r1, [sp, #16]
  405b0c:	4614      	mov	r4, r2
  405b0e:	461d      	mov	r5, r3
  405b10:	2a00      	cmp	r2, #0
  405b12:	f173 0300 	sbcs.w	r3, r3, #0
  405b16:	f2c0 8386 	blt.w	406226 <_vfiprintf_r+0xbb2>
  405b1a:	9b01      	ldr	r3, [sp, #4]
  405b1c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405b20:	2b00      	cmp	r3, #0
  405b22:	f2c0 831a 	blt.w	40615a <_vfiprintf_r+0xae6>
  405b26:	ea54 0305 	orrs.w	r3, r4, r5
  405b2a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405b2e:	f000 80ed 	beq.w	405d0c <_vfiprintf_r+0x698>
  405b32:	2d00      	cmp	r5, #0
  405b34:	bf08      	it	eq
  405b36:	2c0a      	cmpeq	r4, #10
  405b38:	f0c0 80ed 	bcc.w	405d16 <_vfiprintf_r+0x6a2>
  405b3c:	465f      	mov	r7, fp
  405b3e:	4620      	mov	r0, r4
  405b40:	4629      	mov	r1, r5
  405b42:	220a      	movs	r2, #10
  405b44:	2300      	movs	r3, #0
  405b46:	f003 fe7d 	bl	409844 <__aeabi_uldivmod>
  405b4a:	3230      	adds	r2, #48	; 0x30
  405b4c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  405b50:	4620      	mov	r0, r4
  405b52:	4629      	mov	r1, r5
  405b54:	2300      	movs	r3, #0
  405b56:	220a      	movs	r2, #10
  405b58:	f003 fe74 	bl	409844 <__aeabi_uldivmod>
  405b5c:	4604      	mov	r4, r0
  405b5e:	460d      	mov	r5, r1
  405b60:	ea54 0305 	orrs.w	r3, r4, r5
  405b64:	d1eb      	bne.n	405b3e <_vfiprintf_r+0x4ca>
  405b66:	ebc7 030b 	rsb	r3, r7, fp
  405b6a:	9303      	str	r3, [sp, #12]
  405b6c:	e6a2      	b.n	4058b4 <_vfiprintf_r+0x240>
  405b6e:	bf00      	nop
  405b70:	00409c40 	.word	0x00409c40
  405b74:	00409c80 	.word	0x00409c80
  405b78:	00409c70 	.word	0x00409c70
  405b7c:	9406      	str	r4, [sp, #24]
  405b7e:	2900      	cmp	r1, #0
  405b80:	f040 8462 	bne.w	406448 <_vfiprintf_r+0xdd4>
  405b84:	f046 0610 	orr.w	r6, r6, #16
  405b88:	f016 0320 	ands.w	r3, r6, #32
  405b8c:	f000 82ae 	beq.w	4060ec <_vfiprintf_r+0xa78>
  405b90:	9b04      	ldr	r3, [sp, #16]
  405b92:	3307      	adds	r3, #7
  405b94:	f023 0307 	bic.w	r3, r3, #7
  405b98:	f04f 0200 	mov.w	r2, #0
  405b9c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405ba0:	e9d3 4500 	ldrd	r4, r5, [r3]
  405ba4:	f103 0208 	add.w	r2, r3, #8
  405ba8:	9b01      	ldr	r3, [sp, #4]
  405baa:	9204      	str	r2, [sp, #16]
  405bac:	2b00      	cmp	r3, #0
  405bae:	f2c0 8174 	blt.w	405e9a <_vfiprintf_r+0x826>
  405bb2:	ea54 0305 	orrs.w	r3, r4, r5
  405bb6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405bba:	f040 816e 	bne.w	405e9a <_vfiprintf_r+0x826>
  405bbe:	9b01      	ldr	r3, [sp, #4]
  405bc0:	2b00      	cmp	r3, #0
  405bc2:	f000 8430 	beq.w	406426 <_vfiprintf_r+0xdb2>
  405bc6:	f04f 0900 	mov.w	r9, #0
  405bca:	2400      	movs	r4, #0
  405bcc:	2500      	movs	r5, #0
  405bce:	465f      	mov	r7, fp
  405bd0:	08e2      	lsrs	r2, r4, #3
  405bd2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405bd6:	08e9      	lsrs	r1, r5, #3
  405bd8:	f004 0307 	and.w	r3, r4, #7
  405bdc:	460d      	mov	r5, r1
  405bde:	4614      	mov	r4, r2
  405be0:	3330      	adds	r3, #48	; 0x30
  405be2:	ea54 0205 	orrs.w	r2, r4, r5
  405be6:	f807 3d01 	strb.w	r3, [r7, #-1]!
  405bea:	d1f1      	bne.n	405bd0 <_vfiprintf_r+0x55c>
  405bec:	07f4      	lsls	r4, r6, #31
  405bee:	d5ba      	bpl.n	405b66 <_vfiprintf_r+0x4f2>
  405bf0:	2b30      	cmp	r3, #48	; 0x30
  405bf2:	d0b8      	beq.n	405b66 <_vfiprintf_r+0x4f2>
  405bf4:	2230      	movs	r2, #48	; 0x30
  405bf6:	1e7b      	subs	r3, r7, #1
  405bf8:	f807 2c01 	strb.w	r2, [r7, #-1]
  405bfc:	ebc3 020b 	rsb	r2, r3, fp
  405c00:	9203      	str	r2, [sp, #12]
  405c02:	461f      	mov	r7, r3
  405c04:	e656      	b.n	4058b4 <_vfiprintf_r+0x240>
  405c06:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405c0a:	2400      	movs	r4, #0
  405c0c:	f818 3b01 	ldrb.w	r3, [r8], #1
  405c10:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405c14:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  405c18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405c1c:	2a09      	cmp	r2, #9
  405c1e:	d9f5      	bls.n	405c0c <_vfiprintf_r+0x598>
  405c20:	e591      	b.n	405746 <_vfiprintf_r+0xd2>
  405c22:	f898 3000 	ldrb.w	r3, [r8]
  405c26:	2101      	movs	r1, #1
  405c28:	202b      	movs	r0, #43	; 0x2b
  405c2a:	e58a      	b.n	405742 <_vfiprintf_r+0xce>
  405c2c:	f898 3000 	ldrb.w	r3, [r8]
  405c30:	2b2a      	cmp	r3, #42	; 0x2a
  405c32:	f108 0501 	add.w	r5, r8, #1
  405c36:	f000 83dd 	beq.w	4063f4 <_vfiprintf_r+0xd80>
  405c3a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405c3e:	2a09      	cmp	r2, #9
  405c40:	46a8      	mov	r8, r5
  405c42:	bf98      	it	ls
  405c44:	2500      	movls	r5, #0
  405c46:	f200 83ce 	bhi.w	4063e6 <_vfiprintf_r+0xd72>
  405c4a:	f818 3b01 	ldrb.w	r3, [r8], #1
  405c4e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  405c52:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  405c56:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405c5a:	2a09      	cmp	r2, #9
  405c5c:	d9f5      	bls.n	405c4a <_vfiprintf_r+0x5d6>
  405c5e:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  405c62:	9201      	str	r2, [sp, #4]
  405c64:	e56f      	b.n	405746 <_vfiprintf_r+0xd2>
  405c66:	9a04      	ldr	r2, [sp, #16]
  405c68:	6814      	ldr	r4, [r2, #0]
  405c6a:	4613      	mov	r3, r2
  405c6c:	2c00      	cmp	r4, #0
  405c6e:	f103 0304 	add.w	r3, r3, #4
  405c72:	f6ff aded 	blt.w	405850 <_vfiprintf_r+0x1dc>
  405c76:	9304      	str	r3, [sp, #16]
  405c78:	f898 3000 	ldrb.w	r3, [r8]
  405c7c:	e561      	b.n	405742 <_vfiprintf_r+0xce>
  405c7e:	9406      	str	r4, [sp, #24]
  405c80:	2900      	cmp	r1, #0
  405c82:	d081      	beq.n	405b88 <_vfiprintf_r+0x514>
  405c84:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405c88:	e77e      	b.n	405b88 <_vfiprintf_r+0x514>
  405c8a:	9a04      	ldr	r2, [sp, #16]
  405c8c:	9406      	str	r4, [sp, #24]
  405c8e:	6817      	ldr	r7, [r2, #0]
  405c90:	f04f 0300 	mov.w	r3, #0
  405c94:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405c98:	1d14      	adds	r4, r2, #4
  405c9a:	9b01      	ldr	r3, [sp, #4]
  405c9c:	2f00      	cmp	r7, #0
  405c9e:	f000 8386 	beq.w	4063ae <_vfiprintf_r+0xd3a>
  405ca2:	2b00      	cmp	r3, #0
  405ca4:	f2c0 835f 	blt.w	406366 <_vfiprintf_r+0xcf2>
  405ca8:	461a      	mov	r2, r3
  405caa:	2100      	movs	r1, #0
  405cac:	4638      	mov	r0, r7
  405cae:	f002 fc27 	bl	408500 <memchr>
  405cb2:	2800      	cmp	r0, #0
  405cb4:	f000 838f 	beq.w	4063d6 <_vfiprintf_r+0xd62>
  405cb8:	1bc3      	subs	r3, r0, r7
  405cba:	9303      	str	r3, [sp, #12]
  405cbc:	2300      	movs	r3, #0
  405cbe:	9404      	str	r4, [sp, #16]
  405cc0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405cc4:	9301      	str	r3, [sp, #4]
  405cc6:	e5f5      	b.n	4058b4 <_vfiprintf_r+0x240>
  405cc8:	9406      	str	r4, [sp, #24]
  405cca:	2900      	cmp	r1, #0
  405ccc:	f040 83b9 	bne.w	406442 <_vfiprintf_r+0xdce>
  405cd0:	f016 0920 	ands.w	r9, r6, #32
  405cd4:	d135      	bne.n	405d42 <_vfiprintf_r+0x6ce>
  405cd6:	f016 0310 	ands.w	r3, r6, #16
  405cda:	d103      	bne.n	405ce4 <_vfiprintf_r+0x670>
  405cdc:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  405ce0:	f040 832a 	bne.w	406338 <_vfiprintf_r+0xcc4>
  405ce4:	9a04      	ldr	r2, [sp, #16]
  405ce6:	4613      	mov	r3, r2
  405ce8:	6814      	ldr	r4, [r2, #0]
  405cea:	9a01      	ldr	r2, [sp, #4]
  405cec:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405cf0:	2a00      	cmp	r2, #0
  405cf2:	f103 0304 	add.w	r3, r3, #4
  405cf6:	f04f 0500 	mov.w	r5, #0
  405cfa:	f2c0 8332 	blt.w	406362 <_vfiprintf_r+0xcee>
  405cfe:	ea54 0205 	orrs.w	r2, r4, r5
  405d02:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405d06:	9304      	str	r3, [sp, #16]
  405d08:	f47f af13 	bne.w	405b32 <_vfiprintf_r+0x4be>
  405d0c:	9b01      	ldr	r3, [sp, #4]
  405d0e:	2b00      	cmp	r3, #0
  405d10:	f43f adcc 	beq.w	4058ac <_vfiprintf_r+0x238>
  405d14:	2400      	movs	r4, #0
  405d16:	af2a      	add	r7, sp, #168	; 0xa8
  405d18:	3430      	adds	r4, #48	; 0x30
  405d1a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  405d1e:	ebc7 030b 	rsb	r3, r7, fp
  405d22:	9303      	str	r3, [sp, #12]
  405d24:	e5c6      	b.n	4058b4 <_vfiprintf_r+0x240>
  405d26:	f046 0620 	orr.w	r6, r6, #32
  405d2a:	f898 3000 	ldrb.w	r3, [r8]
  405d2e:	e508      	b.n	405742 <_vfiprintf_r+0xce>
  405d30:	9406      	str	r4, [sp, #24]
  405d32:	2900      	cmp	r1, #0
  405d34:	f040 836e 	bne.w	406414 <_vfiprintf_r+0xda0>
  405d38:	f046 0610 	orr.w	r6, r6, #16
  405d3c:	f016 0920 	ands.w	r9, r6, #32
  405d40:	d0c9      	beq.n	405cd6 <_vfiprintf_r+0x662>
  405d42:	9b04      	ldr	r3, [sp, #16]
  405d44:	3307      	adds	r3, #7
  405d46:	f023 0307 	bic.w	r3, r3, #7
  405d4a:	f04f 0200 	mov.w	r2, #0
  405d4e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405d52:	e9d3 4500 	ldrd	r4, r5, [r3]
  405d56:	f103 0208 	add.w	r2, r3, #8
  405d5a:	9b01      	ldr	r3, [sp, #4]
  405d5c:	9204      	str	r2, [sp, #16]
  405d5e:	2b00      	cmp	r3, #0
  405d60:	f2c0 81f9 	blt.w	406156 <_vfiprintf_r+0xae2>
  405d64:	ea54 0305 	orrs.w	r3, r4, r5
  405d68:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405d6c:	f04f 0900 	mov.w	r9, #0
  405d70:	f47f aedf 	bne.w	405b32 <_vfiprintf_r+0x4be>
  405d74:	e7ca      	b.n	405d0c <_vfiprintf_r+0x698>
  405d76:	9406      	str	r4, [sp, #24]
  405d78:	2900      	cmp	r1, #0
  405d7a:	f040 8351 	bne.w	406420 <_vfiprintf_r+0xdac>
  405d7e:	06b2      	lsls	r2, r6, #26
  405d80:	48ae      	ldr	r0, [pc, #696]	; (40603c <_vfiprintf_r+0x9c8>)
  405d82:	d541      	bpl.n	405e08 <_vfiprintf_r+0x794>
  405d84:	9a04      	ldr	r2, [sp, #16]
  405d86:	3207      	adds	r2, #7
  405d88:	f022 0207 	bic.w	r2, r2, #7
  405d8c:	e9d2 4500 	ldrd	r4, r5, [r2]
  405d90:	f102 0108 	add.w	r1, r2, #8
  405d94:	9104      	str	r1, [sp, #16]
  405d96:	f016 0901 	ands.w	r9, r6, #1
  405d9a:	f000 8177 	beq.w	40608c <_vfiprintf_r+0xa18>
  405d9e:	ea54 0205 	orrs.w	r2, r4, r5
  405da2:	f040 8226 	bne.w	4061f2 <_vfiprintf_r+0xb7e>
  405da6:	f04f 0300 	mov.w	r3, #0
  405daa:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405dae:	9b01      	ldr	r3, [sp, #4]
  405db0:	2b00      	cmp	r3, #0
  405db2:	f2c0 8196 	blt.w	4060e2 <_vfiprintf_r+0xa6e>
  405db6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405dba:	e572      	b.n	4058a2 <_vfiprintf_r+0x22e>
  405dbc:	9a04      	ldr	r2, [sp, #16]
  405dbe:	9406      	str	r4, [sp, #24]
  405dc0:	6813      	ldr	r3, [r2, #0]
  405dc2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  405dc6:	4613      	mov	r3, r2
  405dc8:	f04f 0100 	mov.w	r1, #0
  405dcc:	2501      	movs	r5, #1
  405dce:	3304      	adds	r3, #4
  405dd0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  405dd4:	9304      	str	r3, [sp, #16]
  405dd6:	9503      	str	r5, [sp, #12]
  405dd8:	af10      	add	r7, sp, #64	; 0x40
  405dda:	2300      	movs	r3, #0
  405ddc:	9301      	str	r3, [sp, #4]
  405dde:	e573      	b.n	4058c8 <_vfiprintf_r+0x254>
  405de0:	f898 3000 	ldrb.w	r3, [r8]
  405de4:	2800      	cmp	r0, #0
  405de6:	f47f acac 	bne.w	405742 <_vfiprintf_r+0xce>
  405dea:	2101      	movs	r1, #1
  405dec:	2020      	movs	r0, #32
  405dee:	e4a8      	b.n	405742 <_vfiprintf_r+0xce>
  405df0:	f046 0601 	orr.w	r6, r6, #1
  405df4:	f898 3000 	ldrb.w	r3, [r8]
  405df8:	e4a3      	b.n	405742 <_vfiprintf_r+0xce>
  405dfa:	9406      	str	r4, [sp, #24]
  405dfc:	2900      	cmp	r1, #0
  405dfe:	f040 830c 	bne.w	40641a <_vfiprintf_r+0xda6>
  405e02:	06b2      	lsls	r2, r6, #26
  405e04:	488e      	ldr	r0, [pc, #568]	; (406040 <_vfiprintf_r+0x9cc>)
  405e06:	d4bd      	bmi.n	405d84 <_vfiprintf_r+0x710>
  405e08:	9904      	ldr	r1, [sp, #16]
  405e0a:	06f7      	lsls	r7, r6, #27
  405e0c:	460a      	mov	r2, r1
  405e0e:	f100 819d 	bmi.w	40614c <_vfiprintf_r+0xad8>
  405e12:	0675      	lsls	r5, r6, #25
  405e14:	f140 819a 	bpl.w	40614c <_vfiprintf_r+0xad8>
  405e18:	3204      	adds	r2, #4
  405e1a:	880c      	ldrh	r4, [r1, #0]
  405e1c:	9204      	str	r2, [sp, #16]
  405e1e:	2500      	movs	r5, #0
  405e20:	e7b9      	b.n	405d96 <_vfiprintf_r+0x722>
  405e22:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  405e26:	f898 3000 	ldrb.w	r3, [r8]
  405e2a:	e48a      	b.n	405742 <_vfiprintf_r+0xce>
  405e2c:	f898 3000 	ldrb.w	r3, [r8]
  405e30:	2b6c      	cmp	r3, #108	; 0x6c
  405e32:	bf03      	ittte	eq
  405e34:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  405e38:	f046 0620 	orreq.w	r6, r6, #32
  405e3c:	f108 0801 	addeq.w	r8, r8, #1
  405e40:	f046 0610 	orrne.w	r6, r6, #16
  405e44:	e47d      	b.n	405742 <_vfiprintf_r+0xce>
  405e46:	2900      	cmp	r1, #0
  405e48:	f040 8309 	bne.w	40645e <_vfiprintf_r+0xdea>
  405e4c:	06b4      	lsls	r4, r6, #26
  405e4e:	f140 821c 	bpl.w	40628a <_vfiprintf_r+0xc16>
  405e52:	9a04      	ldr	r2, [sp, #16]
  405e54:	9902      	ldr	r1, [sp, #8]
  405e56:	6813      	ldr	r3, [r2, #0]
  405e58:	17cd      	asrs	r5, r1, #31
  405e5a:	4608      	mov	r0, r1
  405e5c:	3204      	adds	r2, #4
  405e5e:	4629      	mov	r1, r5
  405e60:	9204      	str	r2, [sp, #16]
  405e62:	e9c3 0100 	strd	r0, r1, [r3]
  405e66:	e436      	b.n	4056d6 <_vfiprintf_r+0x62>
  405e68:	9406      	str	r4, [sp, #24]
  405e6a:	2900      	cmp	r1, #0
  405e6c:	f43f ae43 	beq.w	405af6 <_vfiprintf_r+0x482>
  405e70:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405e74:	e63f      	b.n	405af6 <_vfiprintf_r+0x482>
  405e76:	9406      	str	r4, [sp, #24]
  405e78:	2900      	cmp	r1, #0
  405e7a:	f040 82ed 	bne.w	406458 <_vfiprintf_r+0xde4>
  405e7e:	2b00      	cmp	r3, #0
  405e80:	f000 808f 	beq.w	405fa2 <_vfiprintf_r+0x92e>
  405e84:	2501      	movs	r5, #1
  405e86:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  405e8a:	f04f 0300 	mov.w	r3, #0
  405e8e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405e92:	9503      	str	r5, [sp, #12]
  405e94:	af10      	add	r7, sp, #64	; 0x40
  405e96:	e7a0      	b.n	405dda <_vfiprintf_r+0x766>
  405e98:	9304      	str	r3, [sp, #16]
  405e9a:	f04f 0900 	mov.w	r9, #0
  405e9e:	e696      	b.n	405bce <_vfiprintf_r+0x55a>
  405ea0:	aa0d      	add	r2, sp, #52	; 0x34
  405ea2:	9900      	ldr	r1, [sp, #0]
  405ea4:	9309      	str	r3, [sp, #36]	; 0x24
  405ea6:	4648      	mov	r0, r9
  405ea8:	f7ff fba8 	bl	4055fc <__sprint_r.part.0>
  405eac:	2800      	cmp	r0, #0
  405eae:	d17f      	bne.n	405fb0 <_vfiprintf_r+0x93c>
  405eb0:	980e      	ldr	r0, [sp, #56]	; 0x38
  405eb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405eb6:	f100 0e01 	add.w	lr, r0, #1
  405eba:	46dc      	mov	ip, fp
  405ebc:	e529      	b.n	405912 <_vfiprintf_r+0x29e>
  405ebe:	980e      	ldr	r0, [sp, #56]	; 0x38
  405ec0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405ec2:	f100 0e01 	add.w	lr, r0, #1
  405ec6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  405eca:	2b00      	cmp	r3, #0
  405ecc:	f43f ad50 	beq.w	405970 <_vfiprintf_r+0x2fc>
  405ed0:	3201      	adds	r2, #1
  405ed2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  405ed6:	2301      	movs	r3, #1
  405ed8:	f1be 0f07 	cmp.w	lr, #7
  405edc:	920f      	str	r2, [sp, #60]	; 0x3c
  405ede:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405ee2:	e88a 000a 	stmia.w	sl, {r1, r3}
  405ee6:	f340 80bf 	ble.w	406068 <_vfiprintf_r+0x9f4>
  405eea:	2a00      	cmp	r2, #0
  405eec:	f040 814e 	bne.w	40618c <_vfiprintf_r+0xb18>
  405ef0:	9907      	ldr	r1, [sp, #28]
  405ef2:	2900      	cmp	r1, #0
  405ef4:	f040 80be 	bne.w	406074 <_vfiprintf_r+0xa00>
  405ef8:	469e      	mov	lr, r3
  405efa:	4610      	mov	r0, r2
  405efc:	46da      	mov	sl, fp
  405efe:	9b08      	ldr	r3, [sp, #32]
  405f00:	2b80      	cmp	r3, #128	; 0x80
  405f02:	f43f ad50 	beq.w	4059a6 <_vfiprintf_r+0x332>
  405f06:	9b01      	ldr	r3, [sp, #4]
  405f08:	9903      	ldr	r1, [sp, #12]
  405f0a:	1a5c      	subs	r4, r3, r1
  405f0c:	2c00      	cmp	r4, #0
  405f0e:	f77f ad93 	ble.w	405a38 <_vfiprintf_r+0x3c4>
  405f12:	2c10      	cmp	r4, #16
  405f14:	f8df 912c 	ldr.w	r9, [pc, #300]	; 406044 <_vfiprintf_r+0x9d0>
  405f18:	dd25      	ble.n	405f66 <_vfiprintf_r+0x8f2>
  405f1a:	46d4      	mov	ip, sl
  405f1c:	2310      	movs	r3, #16
  405f1e:	46c2      	mov	sl, r8
  405f20:	46a8      	mov	r8, r5
  405f22:	464d      	mov	r5, r9
  405f24:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405f28:	e007      	b.n	405f3a <_vfiprintf_r+0x8c6>
  405f2a:	f100 0e02 	add.w	lr, r0, #2
  405f2e:	f10c 0c08 	add.w	ip, ip, #8
  405f32:	4608      	mov	r0, r1
  405f34:	3c10      	subs	r4, #16
  405f36:	2c10      	cmp	r4, #16
  405f38:	dd11      	ble.n	405f5e <_vfiprintf_r+0x8ea>
  405f3a:	1c41      	adds	r1, r0, #1
  405f3c:	3210      	adds	r2, #16
  405f3e:	2907      	cmp	r1, #7
  405f40:	920f      	str	r2, [sp, #60]	; 0x3c
  405f42:	f8cc 5000 	str.w	r5, [ip]
  405f46:	f8cc 3004 	str.w	r3, [ip, #4]
  405f4a:	910e      	str	r1, [sp, #56]	; 0x38
  405f4c:	dded      	ble.n	405f2a <_vfiprintf_r+0x8b6>
  405f4e:	b9d2      	cbnz	r2, 405f86 <_vfiprintf_r+0x912>
  405f50:	3c10      	subs	r4, #16
  405f52:	2c10      	cmp	r4, #16
  405f54:	f04f 0e01 	mov.w	lr, #1
  405f58:	4610      	mov	r0, r2
  405f5a:	46dc      	mov	ip, fp
  405f5c:	dced      	bgt.n	405f3a <_vfiprintf_r+0x8c6>
  405f5e:	46a9      	mov	r9, r5
  405f60:	4645      	mov	r5, r8
  405f62:	46d0      	mov	r8, sl
  405f64:	46e2      	mov	sl, ip
  405f66:	4422      	add	r2, r4
  405f68:	f1be 0f07 	cmp.w	lr, #7
  405f6c:	920f      	str	r2, [sp, #60]	; 0x3c
  405f6e:	f8ca 9000 	str.w	r9, [sl]
  405f72:	f8ca 4004 	str.w	r4, [sl, #4]
  405f76:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405f7a:	dc2e      	bgt.n	405fda <_vfiprintf_r+0x966>
  405f7c:	f10a 0a08 	add.w	sl, sl, #8
  405f80:	f10e 0e01 	add.w	lr, lr, #1
  405f84:	e558      	b.n	405a38 <_vfiprintf_r+0x3c4>
  405f86:	aa0d      	add	r2, sp, #52	; 0x34
  405f88:	9900      	ldr	r1, [sp, #0]
  405f8a:	9301      	str	r3, [sp, #4]
  405f8c:	4648      	mov	r0, r9
  405f8e:	f7ff fb35 	bl	4055fc <__sprint_r.part.0>
  405f92:	b968      	cbnz	r0, 405fb0 <_vfiprintf_r+0x93c>
  405f94:	980e      	ldr	r0, [sp, #56]	; 0x38
  405f96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405f98:	9b01      	ldr	r3, [sp, #4]
  405f9a:	f100 0e01 	add.w	lr, r0, #1
  405f9e:	46dc      	mov	ip, fp
  405fa0:	e7c8      	b.n	405f34 <_vfiprintf_r+0x8c0>
  405fa2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405fa4:	b123      	cbz	r3, 405fb0 <_vfiprintf_r+0x93c>
  405fa6:	9805      	ldr	r0, [sp, #20]
  405fa8:	9900      	ldr	r1, [sp, #0]
  405faa:	aa0d      	add	r2, sp, #52	; 0x34
  405fac:	f7ff fb26 	bl	4055fc <__sprint_r.part.0>
  405fb0:	9b00      	ldr	r3, [sp, #0]
  405fb2:	899b      	ldrh	r3, [r3, #12]
  405fb4:	065a      	lsls	r2, r3, #25
  405fb6:	f100 818b 	bmi.w	4062d0 <_vfiprintf_r+0xc5c>
  405fba:	9802      	ldr	r0, [sp, #8]
  405fbc:	b02b      	add	sp, #172	; 0xac
  405fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405fc2:	aa0d      	add	r2, sp, #52	; 0x34
  405fc4:	9900      	ldr	r1, [sp, #0]
  405fc6:	4648      	mov	r0, r9
  405fc8:	f7ff fb18 	bl	4055fc <__sprint_r.part.0>
  405fcc:	2800      	cmp	r0, #0
  405fce:	d1ef      	bne.n	405fb0 <_vfiprintf_r+0x93c>
  405fd0:	990e      	ldr	r1, [sp, #56]	; 0x38
  405fd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405fd4:	1c48      	adds	r0, r1, #1
  405fd6:	46da      	mov	sl, fp
  405fd8:	e555      	b.n	405a86 <_vfiprintf_r+0x412>
  405fda:	2a00      	cmp	r2, #0
  405fdc:	f040 80fb 	bne.w	4061d6 <_vfiprintf_r+0xb62>
  405fe0:	9a03      	ldr	r2, [sp, #12]
  405fe2:	921b      	str	r2, [sp, #108]	; 0x6c
  405fe4:	2301      	movs	r3, #1
  405fe6:	920f      	str	r2, [sp, #60]	; 0x3c
  405fe8:	971a      	str	r7, [sp, #104]	; 0x68
  405fea:	930e      	str	r3, [sp, #56]	; 0x38
  405fec:	46da      	mov	sl, fp
  405fee:	f10a 0a08 	add.w	sl, sl, #8
  405ff2:	0771      	lsls	r1, r6, #29
  405ff4:	d504      	bpl.n	406000 <_vfiprintf_r+0x98c>
  405ff6:	9b06      	ldr	r3, [sp, #24]
  405ff8:	1b5c      	subs	r4, r3, r5
  405ffa:	2c00      	cmp	r4, #0
  405ffc:	f73f ad34 	bgt.w	405a68 <_vfiprintf_r+0x3f4>
  406000:	9b02      	ldr	r3, [sp, #8]
  406002:	9906      	ldr	r1, [sp, #24]
  406004:	42a9      	cmp	r1, r5
  406006:	bfac      	ite	ge
  406008:	185b      	addge	r3, r3, r1
  40600a:	195b      	addlt	r3, r3, r5
  40600c:	9302      	str	r3, [sp, #8]
  40600e:	2a00      	cmp	r2, #0
  406010:	f040 80b3 	bne.w	40617a <_vfiprintf_r+0xb06>
  406014:	2300      	movs	r3, #0
  406016:	930e      	str	r3, [sp, #56]	; 0x38
  406018:	46da      	mov	sl, fp
  40601a:	f7ff bb5c 	b.w	4056d6 <_vfiprintf_r+0x62>
  40601e:	aa0d      	add	r2, sp, #52	; 0x34
  406020:	9900      	ldr	r1, [sp, #0]
  406022:	9307      	str	r3, [sp, #28]
  406024:	4648      	mov	r0, r9
  406026:	f7ff fae9 	bl	4055fc <__sprint_r.part.0>
  40602a:	2800      	cmp	r0, #0
  40602c:	d1c0      	bne.n	405fb0 <_vfiprintf_r+0x93c>
  40602e:	980e      	ldr	r0, [sp, #56]	; 0x38
  406030:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406032:	9b07      	ldr	r3, [sp, #28]
  406034:	f100 0c01 	add.w	ip, r0, #1
  406038:	46de      	mov	lr, fp
  40603a:	e4cb      	b.n	4059d4 <_vfiprintf_r+0x360>
  40603c:	00409c2c 	.word	0x00409c2c
  406040:	00409c40 	.word	0x00409c40
  406044:	00409c70 	.word	0x00409c70
  406048:	2a00      	cmp	r2, #0
  40604a:	f040 8133 	bne.w	4062b4 <_vfiprintf_r+0xc40>
  40604e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  406052:	2b00      	cmp	r3, #0
  406054:	f000 80f5 	beq.w	406242 <_vfiprintf_r+0xbce>
  406058:	2301      	movs	r3, #1
  40605a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40605e:	461a      	mov	r2, r3
  406060:	931b      	str	r3, [sp, #108]	; 0x6c
  406062:	469e      	mov	lr, r3
  406064:	911a      	str	r1, [sp, #104]	; 0x68
  406066:	46da      	mov	sl, fp
  406068:	4670      	mov	r0, lr
  40606a:	f10a 0a08 	add.w	sl, sl, #8
  40606e:	f10e 0e01 	add.w	lr, lr, #1
  406072:	e47d      	b.n	405970 <_vfiprintf_r+0x2fc>
  406074:	a90c      	add	r1, sp, #48	; 0x30
  406076:	2202      	movs	r2, #2
  406078:	469e      	mov	lr, r3
  40607a:	911a      	str	r1, [sp, #104]	; 0x68
  40607c:	921b      	str	r2, [sp, #108]	; 0x6c
  40607e:	46da      	mov	sl, fp
  406080:	4670      	mov	r0, lr
  406082:	f10a 0a08 	add.w	sl, sl, #8
  406086:	f10e 0e01 	add.w	lr, lr, #1
  40608a:	e738      	b.n	405efe <_vfiprintf_r+0x88a>
  40608c:	9b01      	ldr	r3, [sp, #4]
  40608e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  406092:	2b00      	cmp	r3, #0
  406094:	f2c0 812a 	blt.w	4062ec <_vfiprintf_r+0xc78>
  406098:	ea54 0305 	orrs.w	r3, r4, r5
  40609c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4060a0:	f43f abff 	beq.w	4058a2 <_vfiprintf_r+0x22e>
  4060a4:	465f      	mov	r7, fp
  4060a6:	0923      	lsrs	r3, r4, #4
  4060a8:	f004 010f 	and.w	r1, r4, #15
  4060ac:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4060b0:	092a      	lsrs	r2, r5, #4
  4060b2:	461c      	mov	r4, r3
  4060b4:	4615      	mov	r5, r2
  4060b6:	5c43      	ldrb	r3, [r0, r1]
  4060b8:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4060bc:	ea54 0305 	orrs.w	r3, r4, r5
  4060c0:	d1f1      	bne.n	4060a6 <_vfiprintf_r+0xa32>
  4060c2:	ebc7 030b 	rsb	r3, r7, fp
  4060c6:	9303      	str	r3, [sp, #12]
  4060c8:	f7ff bbf4 	b.w	4058b4 <_vfiprintf_r+0x240>
  4060cc:	aa0d      	add	r2, sp, #52	; 0x34
  4060ce:	9900      	ldr	r1, [sp, #0]
  4060d0:	9805      	ldr	r0, [sp, #20]
  4060d2:	f7ff fa93 	bl	4055fc <__sprint_r.part.0>
  4060d6:	2800      	cmp	r0, #0
  4060d8:	f47f af6a 	bne.w	405fb0 <_vfiprintf_r+0x93c>
  4060dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4060de:	46da      	mov	sl, fp
  4060e0:	e787      	b.n	405ff2 <_vfiprintf_r+0x97e>
  4060e2:	f04f 0900 	mov.w	r9, #0
  4060e6:	2400      	movs	r4, #0
  4060e8:	2500      	movs	r5, #0
  4060ea:	e7db      	b.n	4060a4 <_vfiprintf_r+0xa30>
  4060ec:	f016 0210 	ands.w	r2, r6, #16
  4060f0:	f000 80b2 	beq.w	406258 <_vfiprintf_r+0xbe4>
  4060f4:	9904      	ldr	r1, [sp, #16]
  4060f6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4060fa:	460a      	mov	r2, r1
  4060fc:	680c      	ldr	r4, [r1, #0]
  4060fe:	9901      	ldr	r1, [sp, #4]
  406100:	2900      	cmp	r1, #0
  406102:	f102 0204 	add.w	r2, r2, #4
  406106:	f04f 0500 	mov.w	r5, #0
  40610a:	f2c0 8159 	blt.w	4063c0 <_vfiprintf_r+0xd4c>
  40610e:	ea54 0105 	orrs.w	r1, r4, r5
  406112:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406116:	9204      	str	r2, [sp, #16]
  406118:	f43f ad51 	beq.w	405bbe <_vfiprintf_r+0x54a>
  40611c:	4699      	mov	r9, r3
  40611e:	e556      	b.n	405bce <_vfiprintf_r+0x55a>
  406120:	06f7      	lsls	r7, r6, #27
  406122:	d40a      	bmi.n	40613a <_vfiprintf_r+0xac6>
  406124:	0675      	lsls	r5, r6, #25
  406126:	d508      	bpl.n	40613a <_vfiprintf_r+0xac6>
  406128:	9904      	ldr	r1, [sp, #16]
  40612a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40612e:	3104      	adds	r1, #4
  406130:	17e5      	asrs	r5, r4, #31
  406132:	4622      	mov	r2, r4
  406134:	462b      	mov	r3, r5
  406136:	9104      	str	r1, [sp, #16]
  406138:	e4ea      	b.n	405b10 <_vfiprintf_r+0x49c>
  40613a:	9a04      	ldr	r2, [sp, #16]
  40613c:	6814      	ldr	r4, [r2, #0]
  40613e:	4613      	mov	r3, r2
  406140:	3304      	adds	r3, #4
  406142:	17e5      	asrs	r5, r4, #31
  406144:	9304      	str	r3, [sp, #16]
  406146:	4622      	mov	r2, r4
  406148:	462b      	mov	r3, r5
  40614a:	e4e1      	b.n	405b10 <_vfiprintf_r+0x49c>
  40614c:	6814      	ldr	r4, [r2, #0]
  40614e:	3204      	adds	r2, #4
  406150:	9204      	str	r2, [sp, #16]
  406152:	2500      	movs	r5, #0
  406154:	e61f      	b.n	405d96 <_vfiprintf_r+0x722>
  406156:	f04f 0900 	mov.w	r9, #0
  40615a:	ea54 0305 	orrs.w	r3, r4, r5
  40615e:	f47f ace8 	bne.w	405b32 <_vfiprintf_r+0x4be>
  406162:	e5d8      	b.n	405d16 <_vfiprintf_r+0x6a2>
  406164:	aa0d      	add	r2, sp, #52	; 0x34
  406166:	9900      	ldr	r1, [sp, #0]
  406168:	9805      	ldr	r0, [sp, #20]
  40616a:	f7ff fa47 	bl	4055fc <__sprint_r.part.0>
  40616e:	2800      	cmp	r0, #0
  406170:	f47f af1e 	bne.w	405fb0 <_vfiprintf_r+0x93c>
  406174:	46da      	mov	sl, fp
  406176:	f7ff bb48 	b.w	40580a <_vfiprintf_r+0x196>
  40617a:	aa0d      	add	r2, sp, #52	; 0x34
  40617c:	9900      	ldr	r1, [sp, #0]
  40617e:	9805      	ldr	r0, [sp, #20]
  406180:	f7ff fa3c 	bl	4055fc <__sprint_r.part.0>
  406184:	2800      	cmp	r0, #0
  406186:	f43f af45 	beq.w	406014 <_vfiprintf_r+0x9a0>
  40618a:	e711      	b.n	405fb0 <_vfiprintf_r+0x93c>
  40618c:	aa0d      	add	r2, sp, #52	; 0x34
  40618e:	9900      	ldr	r1, [sp, #0]
  406190:	9805      	ldr	r0, [sp, #20]
  406192:	f7ff fa33 	bl	4055fc <__sprint_r.part.0>
  406196:	2800      	cmp	r0, #0
  406198:	f47f af0a 	bne.w	405fb0 <_vfiprintf_r+0x93c>
  40619c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40619e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4061a0:	f100 0e01 	add.w	lr, r0, #1
  4061a4:	46da      	mov	sl, fp
  4061a6:	f7ff bbe3 	b.w	405970 <_vfiprintf_r+0x2fc>
  4061aa:	aa0d      	add	r2, sp, #52	; 0x34
  4061ac:	9900      	ldr	r1, [sp, #0]
  4061ae:	9805      	ldr	r0, [sp, #20]
  4061b0:	f7ff fa24 	bl	4055fc <__sprint_r.part.0>
  4061b4:	2800      	cmp	r0, #0
  4061b6:	f47f aefb 	bne.w	405fb0 <_vfiprintf_r+0x93c>
  4061ba:	980e      	ldr	r0, [sp, #56]	; 0x38
  4061bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4061be:	f100 0e01 	add.w	lr, r0, #1
  4061c2:	46da      	mov	sl, fp
  4061c4:	e69b      	b.n	405efe <_vfiprintf_r+0x88a>
  4061c6:	2a00      	cmp	r2, #0
  4061c8:	f040 80d8 	bne.w	40637c <_vfiprintf_r+0xd08>
  4061cc:	f04f 0e01 	mov.w	lr, #1
  4061d0:	4610      	mov	r0, r2
  4061d2:	46da      	mov	sl, fp
  4061d4:	e697      	b.n	405f06 <_vfiprintf_r+0x892>
  4061d6:	aa0d      	add	r2, sp, #52	; 0x34
  4061d8:	9900      	ldr	r1, [sp, #0]
  4061da:	9805      	ldr	r0, [sp, #20]
  4061dc:	f7ff fa0e 	bl	4055fc <__sprint_r.part.0>
  4061e0:	2800      	cmp	r0, #0
  4061e2:	f47f aee5 	bne.w	405fb0 <_vfiprintf_r+0x93c>
  4061e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4061e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4061ea:	f103 0e01 	add.w	lr, r3, #1
  4061ee:	46da      	mov	sl, fp
  4061f0:	e422      	b.n	405a38 <_vfiprintf_r+0x3c4>
  4061f2:	2230      	movs	r2, #48	; 0x30
  4061f4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  4061f8:	9a01      	ldr	r2, [sp, #4]
  4061fa:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4061fe:	2a00      	cmp	r2, #0
  406200:	f04f 0300 	mov.w	r3, #0
  406204:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  406208:	f046 0302 	orr.w	r3, r6, #2
  40620c:	f2c0 80cb 	blt.w	4063a6 <_vfiprintf_r+0xd32>
  406210:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406214:	f046 0602 	orr.w	r6, r6, #2
  406218:	f04f 0900 	mov.w	r9, #0
  40621c:	e742      	b.n	4060a4 <_vfiprintf_r+0xa30>
  40621e:	f04f 0900 	mov.w	r9, #0
  406222:	4890      	ldr	r0, [pc, #576]	; (406464 <_vfiprintf_r+0xdf0>)
  406224:	e73e      	b.n	4060a4 <_vfiprintf_r+0xa30>
  406226:	9b01      	ldr	r3, [sp, #4]
  406228:	4264      	negs	r4, r4
  40622a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40622e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  406232:	2b00      	cmp	r3, #0
  406234:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  406238:	f6ff ac7b 	blt.w	405b32 <_vfiprintf_r+0x4be>
  40623c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406240:	e477      	b.n	405b32 <_vfiprintf_r+0x4be>
  406242:	9b07      	ldr	r3, [sp, #28]
  406244:	2b00      	cmp	r3, #0
  406246:	d072      	beq.n	40632e <_vfiprintf_r+0xcba>
  406248:	ab0c      	add	r3, sp, #48	; 0x30
  40624a:	2202      	movs	r2, #2
  40624c:	931a      	str	r3, [sp, #104]	; 0x68
  40624e:	921b      	str	r2, [sp, #108]	; 0x6c
  406250:	f04f 0e01 	mov.w	lr, #1
  406254:	46da      	mov	sl, fp
  406256:	e713      	b.n	406080 <_vfiprintf_r+0xa0c>
  406258:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  40625c:	d048      	beq.n	4062f0 <_vfiprintf_r+0xc7c>
  40625e:	9904      	ldr	r1, [sp, #16]
  406260:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  406264:	460b      	mov	r3, r1
  406266:	880c      	ldrh	r4, [r1, #0]
  406268:	9901      	ldr	r1, [sp, #4]
  40626a:	2900      	cmp	r1, #0
  40626c:	f103 0304 	add.w	r3, r3, #4
  406270:	f04f 0500 	mov.w	r5, #0
  406274:	f6ff ae10 	blt.w	405e98 <_vfiprintf_r+0x824>
  406278:	ea54 0105 	orrs.w	r1, r4, r5
  40627c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406280:	9304      	str	r3, [sp, #16]
  406282:	f43f ac9c 	beq.w	405bbe <_vfiprintf_r+0x54a>
  406286:	4691      	mov	r9, r2
  406288:	e4a1      	b.n	405bce <_vfiprintf_r+0x55a>
  40628a:	06f0      	lsls	r0, r6, #27
  40628c:	d40a      	bmi.n	4062a4 <_vfiprintf_r+0xc30>
  40628e:	0671      	lsls	r1, r6, #25
  406290:	d508      	bpl.n	4062a4 <_vfiprintf_r+0xc30>
  406292:	9a04      	ldr	r2, [sp, #16]
  406294:	6813      	ldr	r3, [r2, #0]
  406296:	3204      	adds	r2, #4
  406298:	9204      	str	r2, [sp, #16]
  40629a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40629e:	801a      	strh	r2, [r3, #0]
  4062a0:	f7ff ba19 	b.w	4056d6 <_vfiprintf_r+0x62>
  4062a4:	9a04      	ldr	r2, [sp, #16]
  4062a6:	6813      	ldr	r3, [r2, #0]
  4062a8:	3204      	adds	r2, #4
  4062aa:	9204      	str	r2, [sp, #16]
  4062ac:	9a02      	ldr	r2, [sp, #8]
  4062ae:	601a      	str	r2, [r3, #0]
  4062b0:	f7ff ba11 	b.w	4056d6 <_vfiprintf_r+0x62>
  4062b4:	aa0d      	add	r2, sp, #52	; 0x34
  4062b6:	9900      	ldr	r1, [sp, #0]
  4062b8:	9805      	ldr	r0, [sp, #20]
  4062ba:	f7ff f99f 	bl	4055fc <__sprint_r.part.0>
  4062be:	2800      	cmp	r0, #0
  4062c0:	f47f ae76 	bne.w	405fb0 <_vfiprintf_r+0x93c>
  4062c4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4062c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4062c8:	f100 0e01 	add.w	lr, r0, #1
  4062cc:	46da      	mov	sl, fp
  4062ce:	e5fa      	b.n	405ec6 <_vfiprintf_r+0x852>
  4062d0:	f04f 30ff 	mov.w	r0, #4294967295
  4062d4:	f7ff bab6 	b.w	405844 <_vfiprintf_r+0x1d0>
  4062d8:	4862      	ldr	r0, [pc, #392]	; (406464 <_vfiprintf_r+0xdf0>)
  4062da:	4616      	mov	r6, r2
  4062dc:	ea54 0205 	orrs.w	r2, r4, r5
  4062e0:	9304      	str	r3, [sp, #16]
  4062e2:	f04f 0900 	mov.w	r9, #0
  4062e6:	f47f aedd 	bne.w	4060a4 <_vfiprintf_r+0xa30>
  4062ea:	e6fc      	b.n	4060e6 <_vfiprintf_r+0xa72>
  4062ec:	9b04      	ldr	r3, [sp, #16]
  4062ee:	e7f5      	b.n	4062dc <_vfiprintf_r+0xc68>
  4062f0:	9a04      	ldr	r2, [sp, #16]
  4062f2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4062f6:	4613      	mov	r3, r2
  4062f8:	6814      	ldr	r4, [r2, #0]
  4062fa:	9a01      	ldr	r2, [sp, #4]
  4062fc:	2a00      	cmp	r2, #0
  4062fe:	f103 0304 	add.w	r3, r3, #4
  406302:	f04f 0500 	mov.w	r5, #0
  406306:	f6ff adc7 	blt.w	405e98 <_vfiprintf_r+0x824>
  40630a:	ea54 0205 	orrs.w	r2, r4, r5
  40630e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406312:	9304      	str	r3, [sp, #16]
  406314:	f47f ac5b 	bne.w	405bce <_vfiprintf_r+0x55a>
  406318:	e451      	b.n	405bbe <_vfiprintf_r+0x54a>
  40631a:	aa0d      	add	r2, sp, #52	; 0x34
  40631c:	9900      	ldr	r1, [sp, #0]
  40631e:	9805      	ldr	r0, [sp, #20]
  406320:	f7ff f96c 	bl	4055fc <__sprint_r.part.0>
  406324:	2800      	cmp	r0, #0
  406326:	f47f ae43 	bne.w	405fb0 <_vfiprintf_r+0x93c>
  40632a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40632c:	e668      	b.n	406000 <_vfiprintf_r+0x98c>
  40632e:	4610      	mov	r0, r2
  406330:	f04f 0e01 	mov.w	lr, #1
  406334:	46da      	mov	sl, fp
  406336:	e5e6      	b.n	405f06 <_vfiprintf_r+0x892>
  406338:	9904      	ldr	r1, [sp, #16]
  40633a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40633e:	460a      	mov	r2, r1
  406340:	880c      	ldrh	r4, [r1, #0]
  406342:	9901      	ldr	r1, [sp, #4]
  406344:	2900      	cmp	r1, #0
  406346:	f102 0204 	add.w	r2, r2, #4
  40634a:	f04f 0500 	mov.w	r5, #0
  40634e:	db4e      	blt.n	4063ee <_vfiprintf_r+0xd7a>
  406350:	ea54 0105 	orrs.w	r1, r4, r5
  406354:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406358:	9204      	str	r2, [sp, #16]
  40635a:	4699      	mov	r9, r3
  40635c:	f47f abe9 	bne.w	405b32 <_vfiprintf_r+0x4be>
  406360:	e4d4      	b.n	405d0c <_vfiprintf_r+0x698>
  406362:	9304      	str	r3, [sp, #16]
  406364:	e6f9      	b.n	40615a <_vfiprintf_r+0xae6>
  406366:	4638      	mov	r0, r7
  406368:	9404      	str	r4, [sp, #16]
  40636a:	f002 ff89 	bl	409280 <strlen>
  40636e:	2300      	movs	r3, #0
  406370:	9003      	str	r0, [sp, #12]
  406372:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  406376:	9301      	str	r3, [sp, #4]
  406378:	f7ff ba9c 	b.w	4058b4 <_vfiprintf_r+0x240>
  40637c:	aa0d      	add	r2, sp, #52	; 0x34
  40637e:	9900      	ldr	r1, [sp, #0]
  406380:	9805      	ldr	r0, [sp, #20]
  406382:	f7ff f93b 	bl	4055fc <__sprint_r.part.0>
  406386:	2800      	cmp	r0, #0
  406388:	f47f ae12 	bne.w	405fb0 <_vfiprintf_r+0x93c>
  40638c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40638e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406390:	f100 0e01 	add.w	lr, r0, #1
  406394:	46da      	mov	sl, fp
  406396:	e5b6      	b.n	405f06 <_vfiprintf_r+0x892>
  406398:	980e      	ldr	r0, [sp, #56]	; 0x38
  40639a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40639c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40646c <_vfiprintf_r+0xdf8>
  4063a0:	3001      	adds	r0, #1
  4063a2:	f7ff bad2 	b.w	40594a <_vfiprintf_r+0x2d6>
  4063a6:	461e      	mov	r6, r3
  4063a8:	f04f 0900 	mov.w	r9, #0
  4063ac:	e67a      	b.n	4060a4 <_vfiprintf_r+0xa30>
  4063ae:	2b06      	cmp	r3, #6
  4063b0:	bf28      	it	cs
  4063b2:	2306      	movcs	r3, #6
  4063b4:	9303      	str	r3, [sp, #12]
  4063b6:	9404      	str	r4, [sp, #16]
  4063b8:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  4063bc:	4f2a      	ldr	r7, [pc, #168]	; (406468 <_vfiprintf_r+0xdf4>)
  4063be:	e50c      	b.n	405dda <_vfiprintf_r+0x766>
  4063c0:	9204      	str	r2, [sp, #16]
  4063c2:	e56a      	b.n	405e9a <_vfiprintf_r+0x826>
  4063c4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4063c6:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40646c <_vfiprintf_r+0xdf8>
  4063ca:	3001      	adds	r0, #1
  4063cc:	f7ff bb73 	b.w	405ab6 <_vfiprintf_r+0x442>
  4063d0:	46f4      	mov	ip, lr
  4063d2:	f7ff bb1a 	b.w	405a0a <_vfiprintf_r+0x396>
  4063d6:	9b01      	ldr	r3, [sp, #4]
  4063d8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4063dc:	9303      	str	r3, [sp, #12]
  4063de:	9404      	str	r4, [sp, #16]
  4063e0:	9001      	str	r0, [sp, #4]
  4063e2:	f7ff ba67 	b.w	4058b4 <_vfiprintf_r+0x240>
  4063e6:	2200      	movs	r2, #0
  4063e8:	9201      	str	r2, [sp, #4]
  4063ea:	f7ff b9ac 	b.w	405746 <_vfiprintf_r+0xd2>
  4063ee:	9204      	str	r2, [sp, #16]
  4063f0:	4699      	mov	r9, r3
  4063f2:	e6b2      	b.n	40615a <_vfiprintf_r+0xae6>
  4063f4:	9a04      	ldr	r2, [sp, #16]
  4063f6:	6813      	ldr	r3, [r2, #0]
  4063f8:	9301      	str	r3, [sp, #4]
  4063fa:	3204      	adds	r2, #4
  4063fc:	2b00      	cmp	r3, #0
  4063fe:	9204      	str	r2, [sp, #16]
  406400:	f898 3001 	ldrb.w	r3, [r8, #1]
  406404:	46a8      	mov	r8, r5
  406406:	f6bf a99c 	bge.w	405742 <_vfiprintf_r+0xce>
  40640a:	f04f 32ff 	mov.w	r2, #4294967295
  40640e:	9201      	str	r2, [sp, #4]
  406410:	f7ff b997 	b.w	405742 <_vfiprintf_r+0xce>
  406414:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406418:	e48e      	b.n	405d38 <_vfiprintf_r+0x6c4>
  40641a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40641e:	e4f0      	b.n	405e02 <_vfiprintf_r+0x78e>
  406420:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406424:	e4ab      	b.n	405d7e <_vfiprintf_r+0x70a>
  406426:	4699      	mov	r9, r3
  406428:	07f3      	lsls	r3, r6, #31
  40642a:	d505      	bpl.n	406438 <_vfiprintf_r+0xdc4>
  40642c:	af2a      	add	r7, sp, #168	; 0xa8
  40642e:	2330      	movs	r3, #48	; 0x30
  406430:	f807 3d41 	strb.w	r3, [r7, #-65]!
  406434:	f7ff bb97 	b.w	405b66 <_vfiprintf_r+0x4f2>
  406438:	9b01      	ldr	r3, [sp, #4]
  40643a:	9303      	str	r3, [sp, #12]
  40643c:	465f      	mov	r7, fp
  40643e:	f7ff ba39 	b.w	4058b4 <_vfiprintf_r+0x240>
  406442:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406446:	e443      	b.n	405cd0 <_vfiprintf_r+0x65c>
  406448:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40644c:	f7ff bb9a 	b.w	405b84 <_vfiprintf_r+0x510>
  406450:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406454:	f7ff bb4d 	b.w	405af2 <_vfiprintf_r+0x47e>
  406458:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40645c:	e50f      	b.n	405e7e <_vfiprintf_r+0x80a>
  40645e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406462:	e4f3      	b.n	405e4c <_vfiprintf_r+0x7d8>
  406464:	00409c40 	.word	0x00409c40
  406468:	00409c54 	.word	0x00409c54
  40646c:	00409c80 	.word	0x00409c80

00406470 <__sbprintf>:
  406470:	b5f0      	push	{r4, r5, r6, r7, lr}
  406472:	460c      	mov	r4, r1
  406474:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  406478:	8989      	ldrh	r1, [r1, #12]
  40647a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40647c:	89e5      	ldrh	r5, [r4, #14]
  40647e:	9619      	str	r6, [sp, #100]	; 0x64
  406480:	f021 0102 	bic.w	r1, r1, #2
  406484:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406486:	f8ad 500e 	strh.w	r5, [sp, #14]
  40648a:	2500      	movs	r5, #0
  40648c:	69e7      	ldr	r7, [r4, #28]
  40648e:	f8ad 100c 	strh.w	r1, [sp, #12]
  406492:	9609      	str	r6, [sp, #36]	; 0x24
  406494:	9506      	str	r5, [sp, #24]
  406496:	ae1a      	add	r6, sp, #104	; 0x68
  406498:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40649c:	4669      	mov	r1, sp
  40649e:	9600      	str	r6, [sp, #0]
  4064a0:	9604      	str	r6, [sp, #16]
  4064a2:	9502      	str	r5, [sp, #8]
  4064a4:	9505      	str	r5, [sp, #20]
  4064a6:	9707      	str	r7, [sp, #28]
  4064a8:	4606      	mov	r6, r0
  4064aa:	f7ff f8e3 	bl	405674 <_vfiprintf_r>
  4064ae:	1e05      	subs	r5, r0, #0
  4064b0:	db07      	blt.n	4064c2 <__sbprintf+0x52>
  4064b2:	4630      	mov	r0, r6
  4064b4:	4669      	mov	r1, sp
  4064b6:	f001 f8eb 	bl	407690 <_fflush_r>
  4064ba:	2800      	cmp	r0, #0
  4064bc:	bf18      	it	ne
  4064be:	f04f 35ff 	movne.w	r5, #4294967295
  4064c2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4064c6:	065b      	lsls	r3, r3, #25
  4064c8:	d503      	bpl.n	4064d2 <__sbprintf+0x62>
  4064ca:	89a3      	ldrh	r3, [r4, #12]
  4064cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4064d0:	81a3      	strh	r3, [r4, #12]
  4064d2:	4628      	mov	r0, r5
  4064d4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4064d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4064da:	bf00      	nop

004064dc <__swsetup_r>:
  4064dc:	b538      	push	{r3, r4, r5, lr}
  4064de:	4b30      	ldr	r3, [pc, #192]	; (4065a0 <__swsetup_r+0xc4>)
  4064e0:	681b      	ldr	r3, [r3, #0]
  4064e2:	4605      	mov	r5, r0
  4064e4:	460c      	mov	r4, r1
  4064e6:	b113      	cbz	r3, 4064ee <__swsetup_r+0x12>
  4064e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4064ea:	2a00      	cmp	r2, #0
  4064ec:	d038      	beq.n	406560 <__swsetup_r+0x84>
  4064ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4064f2:	b293      	uxth	r3, r2
  4064f4:	0718      	lsls	r0, r3, #28
  4064f6:	d50c      	bpl.n	406512 <__swsetup_r+0x36>
  4064f8:	6920      	ldr	r0, [r4, #16]
  4064fa:	b1a8      	cbz	r0, 406528 <__swsetup_r+0x4c>
  4064fc:	f013 0201 	ands.w	r2, r3, #1
  406500:	d01e      	beq.n	406540 <__swsetup_r+0x64>
  406502:	6963      	ldr	r3, [r4, #20]
  406504:	2200      	movs	r2, #0
  406506:	425b      	negs	r3, r3
  406508:	61a3      	str	r3, [r4, #24]
  40650a:	60a2      	str	r2, [r4, #8]
  40650c:	b1f0      	cbz	r0, 40654c <__swsetup_r+0x70>
  40650e:	2000      	movs	r0, #0
  406510:	bd38      	pop	{r3, r4, r5, pc}
  406512:	06d9      	lsls	r1, r3, #27
  406514:	d53c      	bpl.n	406590 <__swsetup_r+0xb4>
  406516:	0758      	lsls	r0, r3, #29
  406518:	d426      	bmi.n	406568 <__swsetup_r+0x8c>
  40651a:	6920      	ldr	r0, [r4, #16]
  40651c:	f042 0308 	orr.w	r3, r2, #8
  406520:	81a3      	strh	r3, [r4, #12]
  406522:	b29b      	uxth	r3, r3
  406524:	2800      	cmp	r0, #0
  406526:	d1e9      	bne.n	4064fc <__swsetup_r+0x20>
  406528:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40652c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406530:	d0e4      	beq.n	4064fc <__swsetup_r+0x20>
  406532:	4628      	mov	r0, r5
  406534:	4621      	mov	r1, r4
  406536:	f001 fcdb 	bl	407ef0 <__smakebuf_r>
  40653a:	89a3      	ldrh	r3, [r4, #12]
  40653c:	6920      	ldr	r0, [r4, #16]
  40653e:	e7dd      	b.n	4064fc <__swsetup_r+0x20>
  406540:	0799      	lsls	r1, r3, #30
  406542:	bf58      	it	pl
  406544:	6962      	ldrpl	r2, [r4, #20]
  406546:	60a2      	str	r2, [r4, #8]
  406548:	2800      	cmp	r0, #0
  40654a:	d1e0      	bne.n	40650e <__swsetup_r+0x32>
  40654c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406550:	061a      	lsls	r2, r3, #24
  406552:	d5dd      	bpl.n	406510 <__swsetup_r+0x34>
  406554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406558:	81a3      	strh	r3, [r4, #12]
  40655a:	f04f 30ff 	mov.w	r0, #4294967295
  40655e:	bd38      	pop	{r3, r4, r5, pc}
  406560:	4618      	mov	r0, r3
  406562:	f001 f929 	bl	4077b8 <__sinit>
  406566:	e7c2      	b.n	4064ee <__swsetup_r+0x12>
  406568:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40656a:	b151      	cbz	r1, 406582 <__swsetup_r+0xa6>
  40656c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406570:	4299      	cmp	r1, r3
  406572:	d004      	beq.n	40657e <__swsetup_r+0xa2>
  406574:	4628      	mov	r0, r5
  406576:	f001 f9e9 	bl	40794c <_free_r>
  40657a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40657e:	2300      	movs	r3, #0
  406580:	6323      	str	r3, [r4, #48]	; 0x30
  406582:	2300      	movs	r3, #0
  406584:	6920      	ldr	r0, [r4, #16]
  406586:	6063      	str	r3, [r4, #4]
  406588:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40658c:	6020      	str	r0, [r4, #0]
  40658e:	e7c5      	b.n	40651c <__swsetup_r+0x40>
  406590:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  406594:	2309      	movs	r3, #9
  406596:	602b      	str	r3, [r5, #0]
  406598:	f04f 30ff 	mov.w	r0, #4294967295
  40659c:	81a2      	strh	r2, [r4, #12]
  40659e:	bd38      	pop	{r3, r4, r5, pc}
  4065a0:	20400438 	.word	0x20400438

004065a4 <register_fini>:
  4065a4:	4b02      	ldr	r3, [pc, #8]	; (4065b0 <register_fini+0xc>)
  4065a6:	b113      	cbz	r3, 4065ae <register_fini+0xa>
  4065a8:	4802      	ldr	r0, [pc, #8]	; (4065b4 <register_fini+0x10>)
  4065aa:	f000 b805 	b.w	4065b8 <atexit>
  4065ae:	4770      	bx	lr
  4065b0:	00000000 	.word	0x00000000
  4065b4:	004077cd 	.word	0x004077cd

004065b8 <atexit>:
  4065b8:	2300      	movs	r3, #0
  4065ba:	4601      	mov	r1, r0
  4065bc:	461a      	mov	r2, r3
  4065be:	4618      	mov	r0, r3
  4065c0:	f002 bff0 	b.w	4095a4 <__register_exitproc>

004065c4 <quorem>:
  4065c4:	6902      	ldr	r2, [r0, #16]
  4065c6:	690b      	ldr	r3, [r1, #16]
  4065c8:	4293      	cmp	r3, r2
  4065ca:	f300 808d 	bgt.w	4066e8 <quorem+0x124>
  4065ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4065d2:	f103 38ff 	add.w	r8, r3, #4294967295
  4065d6:	f101 0714 	add.w	r7, r1, #20
  4065da:	f100 0b14 	add.w	fp, r0, #20
  4065de:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4065e2:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4065e6:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4065ea:	b083      	sub	sp, #12
  4065ec:	3201      	adds	r2, #1
  4065ee:	fbb3 f9f2 	udiv	r9, r3, r2
  4065f2:	eb0b 0304 	add.w	r3, fp, r4
  4065f6:	9400      	str	r4, [sp, #0]
  4065f8:	eb07 0a04 	add.w	sl, r7, r4
  4065fc:	9301      	str	r3, [sp, #4]
  4065fe:	f1b9 0f00 	cmp.w	r9, #0
  406602:	d039      	beq.n	406678 <quorem+0xb4>
  406604:	2500      	movs	r5, #0
  406606:	46bc      	mov	ip, r7
  406608:	46de      	mov	lr, fp
  40660a:	462b      	mov	r3, r5
  40660c:	f85c 6b04 	ldr.w	r6, [ip], #4
  406610:	f8de 2000 	ldr.w	r2, [lr]
  406614:	b2b4      	uxth	r4, r6
  406616:	fb09 5504 	mla	r5, r9, r4, r5
  40661a:	0c36      	lsrs	r6, r6, #16
  40661c:	0c2c      	lsrs	r4, r5, #16
  40661e:	fb09 4406 	mla	r4, r9, r6, r4
  406622:	b2ad      	uxth	r5, r5
  406624:	1b5b      	subs	r3, r3, r5
  406626:	b2a6      	uxth	r6, r4
  406628:	fa13 f382 	uxtah	r3, r3, r2
  40662c:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  406630:	eb06 4623 	add.w	r6, r6, r3, asr #16
  406634:	b29b      	uxth	r3, r3
  406636:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40663a:	45e2      	cmp	sl, ip
  40663c:	f84e 3b04 	str.w	r3, [lr], #4
  406640:	ea4f 4514 	mov.w	r5, r4, lsr #16
  406644:	ea4f 4326 	mov.w	r3, r6, asr #16
  406648:	d2e0      	bcs.n	40660c <quorem+0x48>
  40664a:	9b00      	ldr	r3, [sp, #0]
  40664c:	f85b 3003 	ldr.w	r3, [fp, r3]
  406650:	b993      	cbnz	r3, 406678 <quorem+0xb4>
  406652:	9c01      	ldr	r4, [sp, #4]
  406654:	1f23      	subs	r3, r4, #4
  406656:	459b      	cmp	fp, r3
  406658:	d20c      	bcs.n	406674 <quorem+0xb0>
  40665a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40665e:	b94b      	cbnz	r3, 406674 <quorem+0xb0>
  406660:	f1a4 0308 	sub.w	r3, r4, #8
  406664:	e002      	b.n	40666c <quorem+0xa8>
  406666:	681a      	ldr	r2, [r3, #0]
  406668:	3b04      	subs	r3, #4
  40666a:	b91a      	cbnz	r2, 406674 <quorem+0xb0>
  40666c:	459b      	cmp	fp, r3
  40666e:	f108 38ff 	add.w	r8, r8, #4294967295
  406672:	d3f8      	bcc.n	406666 <quorem+0xa2>
  406674:	f8c0 8010 	str.w	r8, [r0, #16]
  406678:	4604      	mov	r4, r0
  40667a:	f002 fa9b 	bl	408bb4 <__mcmp>
  40667e:	2800      	cmp	r0, #0
  406680:	db2e      	blt.n	4066e0 <quorem+0x11c>
  406682:	f109 0901 	add.w	r9, r9, #1
  406686:	465d      	mov	r5, fp
  406688:	2300      	movs	r3, #0
  40668a:	f857 1b04 	ldr.w	r1, [r7], #4
  40668e:	6828      	ldr	r0, [r5, #0]
  406690:	b28a      	uxth	r2, r1
  406692:	1a9a      	subs	r2, r3, r2
  406694:	0c09      	lsrs	r1, r1, #16
  406696:	fa12 f280 	uxtah	r2, r2, r0
  40669a:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  40669e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4066a2:	b291      	uxth	r1, r2
  4066a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4066a8:	45ba      	cmp	sl, r7
  4066aa:	f845 1b04 	str.w	r1, [r5], #4
  4066ae:	ea4f 4323 	mov.w	r3, r3, asr #16
  4066b2:	d2ea      	bcs.n	40668a <quorem+0xc6>
  4066b4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4066b8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4066bc:	b982      	cbnz	r2, 4066e0 <quorem+0x11c>
  4066be:	1f1a      	subs	r2, r3, #4
  4066c0:	4593      	cmp	fp, r2
  4066c2:	d20b      	bcs.n	4066dc <quorem+0x118>
  4066c4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4066c8:	b942      	cbnz	r2, 4066dc <quorem+0x118>
  4066ca:	3b08      	subs	r3, #8
  4066cc:	e002      	b.n	4066d4 <quorem+0x110>
  4066ce:	681a      	ldr	r2, [r3, #0]
  4066d0:	3b04      	subs	r3, #4
  4066d2:	b91a      	cbnz	r2, 4066dc <quorem+0x118>
  4066d4:	459b      	cmp	fp, r3
  4066d6:	f108 38ff 	add.w	r8, r8, #4294967295
  4066da:	d3f8      	bcc.n	4066ce <quorem+0x10a>
  4066dc:	f8c4 8010 	str.w	r8, [r4, #16]
  4066e0:	4648      	mov	r0, r9
  4066e2:	b003      	add	sp, #12
  4066e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066e8:	2000      	movs	r0, #0
  4066ea:	4770      	bx	lr
  4066ec:	0000      	movs	r0, r0
	...

004066f0 <_dtoa_r>:
  4066f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066f4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4066f6:	b097      	sub	sp, #92	; 0x5c
  4066f8:	4681      	mov	r9, r0
  4066fa:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  4066fc:	4692      	mov	sl, r2
  4066fe:	469b      	mov	fp, r3
  406700:	b149      	cbz	r1, 406716 <_dtoa_r+0x26>
  406702:	6c42      	ldr	r2, [r0, #68]	; 0x44
  406704:	604a      	str	r2, [r1, #4]
  406706:	2301      	movs	r3, #1
  406708:	4093      	lsls	r3, r2
  40670a:	608b      	str	r3, [r1, #8]
  40670c:	f002 f870 	bl	4087f0 <_Bfree>
  406710:	2300      	movs	r3, #0
  406712:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  406716:	f1bb 0f00 	cmp.w	fp, #0
  40671a:	46d8      	mov	r8, fp
  40671c:	db33      	blt.n	406786 <_dtoa_r+0x96>
  40671e:	2300      	movs	r3, #0
  406720:	6023      	str	r3, [r4, #0]
  406722:	4ba5      	ldr	r3, [pc, #660]	; (4069b8 <_dtoa_r+0x2c8>)
  406724:	461a      	mov	r2, r3
  406726:	ea08 0303 	and.w	r3, r8, r3
  40672a:	4293      	cmp	r3, r2
  40672c:	d014      	beq.n	406758 <_dtoa_r+0x68>
  40672e:	4650      	mov	r0, sl
  406730:	4659      	mov	r1, fp
  406732:	2200      	movs	r2, #0
  406734:	2300      	movs	r3, #0
  406736:	f7fd fa15 	bl	403b64 <__aeabi_dcmpeq>
  40673a:	4605      	mov	r5, r0
  40673c:	b348      	cbz	r0, 406792 <_dtoa_r+0xa2>
  40673e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406740:	2301      	movs	r3, #1
  406742:	6013      	str	r3, [r2, #0]
  406744:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406746:	2b00      	cmp	r3, #0
  406748:	f000 80c5 	beq.w	4068d6 <_dtoa_r+0x1e6>
  40674c:	489b      	ldr	r0, [pc, #620]	; (4069bc <_dtoa_r+0x2cc>)
  40674e:	6018      	str	r0, [r3, #0]
  406750:	3801      	subs	r0, #1
  406752:	b017      	add	sp, #92	; 0x5c
  406754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406758:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40675a:	f242 730f 	movw	r3, #9999	; 0x270f
  40675e:	6013      	str	r3, [r2, #0]
  406760:	f1ba 0f00 	cmp.w	sl, #0
  406764:	f000 80a2 	beq.w	4068ac <_dtoa_r+0x1bc>
  406768:	4895      	ldr	r0, [pc, #596]	; (4069c0 <_dtoa_r+0x2d0>)
  40676a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40676c:	2b00      	cmp	r3, #0
  40676e:	d0f0      	beq.n	406752 <_dtoa_r+0x62>
  406770:	78c3      	ldrb	r3, [r0, #3]
  406772:	2b00      	cmp	r3, #0
  406774:	f000 80b1 	beq.w	4068da <_dtoa_r+0x1ea>
  406778:	f100 0308 	add.w	r3, r0, #8
  40677c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40677e:	6013      	str	r3, [r2, #0]
  406780:	b017      	add	sp, #92	; 0x5c
  406782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406786:	2301      	movs	r3, #1
  406788:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  40678c:	6023      	str	r3, [r4, #0]
  40678e:	46c3      	mov	fp, r8
  406790:	e7c7      	b.n	406722 <_dtoa_r+0x32>
  406792:	aa14      	add	r2, sp, #80	; 0x50
  406794:	ab15      	add	r3, sp, #84	; 0x54
  406796:	9201      	str	r2, [sp, #4]
  406798:	9300      	str	r3, [sp, #0]
  40679a:	4652      	mov	r2, sl
  40679c:	465b      	mov	r3, fp
  40679e:	4648      	mov	r0, r9
  4067a0:	f002 fab2 	bl	408d08 <__d2b>
  4067a4:	ea5f 5418 	movs.w	r4, r8, lsr #20
  4067a8:	9008      	str	r0, [sp, #32]
  4067aa:	f040 8088 	bne.w	4068be <_dtoa_r+0x1ce>
  4067ae:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4067b0:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4067b2:	442c      	add	r4, r5
  4067b4:	f204 4332 	addw	r3, r4, #1074	; 0x432
  4067b8:	2b20      	cmp	r3, #32
  4067ba:	f340 8291 	ble.w	406ce0 <_dtoa_r+0x5f0>
  4067be:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4067c2:	f204 4012 	addw	r0, r4, #1042	; 0x412
  4067c6:	fa08 f803 	lsl.w	r8, r8, r3
  4067ca:	fa2a f000 	lsr.w	r0, sl, r0
  4067ce:	ea40 0008 	orr.w	r0, r0, r8
  4067d2:	f7fc fee9 	bl	4035a8 <__aeabi_ui2d>
  4067d6:	2301      	movs	r3, #1
  4067d8:	3c01      	subs	r4, #1
  4067da:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4067de:	9310      	str	r3, [sp, #64]	; 0x40
  4067e0:	2200      	movs	r2, #0
  4067e2:	4b78      	ldr	r3, [pc, #480]	; (4069c4 <_dtoa_r+0x2d4>)
  4067e4:	f7fc fda2 	bl	40332c <__aeabi_dsub>
  4067e8:	a36d      	add	r3, pc, #436	; (adr r3, 4069a0 <_dtoa_r+0x2b0>)
  4067ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4067ee:	f7fc ff51 	bl	403694 <__aeabi_dmul>
  4067f2:	a36d      	add	r3, pc, #436	; (adr r3, 4069a8 <_dtoa_r+0x2b8>)
  4067f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4067f8:	f7fc fd9a 	bl	403330 <__adddf3>
  4067fc:	4606      	mov	r6, r0
  4067fe:	4620      	mov	r0, r4
  406800:	460f      	mov	r7, r1
  406802:	f7fc fee1 	bl	4035c8 <__aeabi_i2d>
  406806:	a36a      	add	r3, pc, #424	; (adr r3, 4069b0 <_dtoa_r+0x2c0>)
  406808:	e9d3 2300 	ldrd	r2, r3, [r3]
  40680c:	f7fc ff42 	bl	403694 <__aeabi_dmul>
  406810:	4602      	mov	r2, r0
  406812:	460b      	mov	r3, r1
  406814:	4630      	mov	r0, r6
  406816:	4639      	mov	r1, r7
  406818:	f7fc fd8a 	bl	403330 <__adddf3>
  40681c:	4606      	mov	r6, r0
  40681e:	460f      	mov	r7, r1
  406820:	f002 ffe8 	bl	4097f4 <__aeabi_d2iz>
  406824:	2200      	movs	r2, #0
  406826:	9004      	str	r0, [sp, #16]
  406828:	2300      	movs	r3, #0
  40682a:	4630      	mov	r0, r6
  40682c:	4639      	mov	r1, r7
  40682e:	f7fd f9a3 	bl	403b78 <__aeabi_dcmplt>
  406832:	2800      	cmp	r0, #0
  406834:	f040 8230 	bne.w	406c98 <_dtoa_r+0x5a8>
  406838:	9e04      	ldr	r6, [sp, #16]
  40683a:	2e16      	cmp	r6, #22
  40683c:	f200 8229 	bhi.w	406c92 <_dtoa_r+0x5a2>
  406840:	4b61      	ldr	r3, [pc, #388]	; (4069c8 <_dtoa_r+0x2d8>)
  406842:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  406846:	e9d3 0100 	ldrd	r0, r1, [r3]
  40684a:	4652      	mov	r2, sl
  40684c:	465b      	mov	r3, fp
  40684e:	f7fd f9b1 	bl	403bb4 <__aeabi_dcmpgt>
  406852:	2800      	cmp	r0, #0
  406854:	f000 8249 	beq.w	406cea <_dtoa_r+0x5fa>
  406858:	1e73      	subs	r3, r6, #1
  40685a:	9304      	str	r3, [sp, #16]
  40685c:	2300      	movs	r3, #0
  40685e:	930c      	str	r3, [sp, #48]	; 0x30
  406860:	1b2c      	subs	r4, r5, r4
  406862:	1e63      	subs	r3, r4, #1
  406864:	9302      	str	r3, [sp, #8]
  406866:	f100 8232 	bmi.w	406cce <_dtoa_r+0x5de>
  40686a:	2300      	movs	r3, #0
  40686c:	9305      	str	r3, [sp, #20]
  40686e:	9b04      	ldr	r3, [sp, #16]
  406870:	2b00      	cmp	r3, #0
  406872:	f2c0 8223 	blt.w	406cbc <_dtoa_r+0x5cc>
  406876:	9a02      	ldr	r2, [sp, #8]
  406878:	930b      	str	r3, [sp, #44]	; 0x2c
  40687a:	4611      	mov	r1, r2
  40687c:	4419      	add	r1, r3
  40687e:	2300      	movs	r3, #0
  406880:	9102      	str	r1, [sp, #8]
  406882:	930a      	str	r3, [sp, #40]	; 0x28
  406884:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406886:	2b09      	cmp	r3, #9
  406888:	d829      	bhi.n	4068de <_dtoa_r+0x1ee>
  40688a:	2b05      	cmp	r3, #5
  40688c:	f340 8658 	ble.w	407540 <_dtoa_r+0xe50>
  406890:	3b04      	subs	r3, #4
  406892:	9320      	str	r3, [sp, #128]	; 0x80
  406894:	2500      	movs	r5, #0
  406896:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406898:	3b02      	subs	r3, #2
  40689a:	2b03      	cmp	r3, #3
  40689c:	f200 8635 	bhi.w	40750a <_dtoa_r+0xe1a>
  4068a0:	e8df f013 	tbh	[pc, r3, lsl #1]
  4068a4:	0228032c 	.word	0x0228032c
  4068a8:	04590337 	.word	0x04590337
  4068ac:	4b44      	ldr	r3, [pc, #272]	; (4069c0 <_dtoa_r+0x2d0>)
  4068ae:	4a47      	ldr	r2, [pc, #284]	; (4069cc <_dtoa_r+0x2dc>)
  4068b0:	f3c8 0013 	ubfx	r0, r8, #0, #20
  4068b4:	2800      	cmp	r0, #0
  4068b6:	bf14      	ite	ne
  4068b8:	4618      	movne	r0, r3
  4068ba:	4610      	moveq	r0, r2
  4068bc:	e755      	b.n	40676a <_dtoa_r+0x7a>
  4068be:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4068c2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4068c6:	9510      	str	r5, [sp, #64]	; 0x40
  4068c8:	4650      	mov	r0, sl
  4068ca:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  4068ce:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4068d2:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4068d4:	e784      	b.n	4067e0 <_dtoa_r+0xf0>
  4068d6:	483e      	ldr	r0, [pc, #248]	; (4069d0 <_dtoa_r+0x2e0>)
  4068d8:	e73b      	b.n	406752 <_dtoa_r+0x62>
  4068da:	1cc3      	adds	r3, r0, #3
  4068dc:	e74e      	b.n	40677c <_dtoa_r+0x8c>
  4068de:	2100      	movs	r1, #0
  4068e0:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4068e4:	4648      	mov	r0, r9
  4068e6:	9120      	str	r1, [sp, #128]	; 0x80
  4068e8:	f001 ff5c 	bl	4087a4 <_Balloc>
  4068ec:	f04f 33ff 	mov.w	r3, #4294967295
  4068f0:	9306      	str	r3, [sp, #24]
  4068f2:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4068f4:	930d      	str	r3, [sp, #52]	; 0x34
  4068f6:	2301      	movs	r3, #1
  4068f8:	9007      	str	r0, [sp, #28]
  4068fa:	9221      	str	r2, [sp, #132]	; 0x84
  4068fc:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  406900:	9309      	str	r3, [sp, #36]	; 0x24
  406902:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406904:	2b00      	cmp	r3, #0
  406906:	f2c0 80d1 	blt.w	406aac <_dtoa_r+0x3bc>
  40690a:	9a04      	ldr	r2, [sp, #16]
  40690c:	2a0e      	cmp	r2, #14
  40690e:	f300 80cd 	bgt.w	406aac <_dtoa_r+0x3bc>
  406912:	4b2d      	ldr	r3, [pc, #180]	; (4069c8 <_dtoa_r+0x2d8>)
  406914:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406918:	e9d3 3400 	ldrd	r3, r4, [r3]
  40691c:	e9cd 3402 	strd	r3, r4, [sp, #8]
  406920:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406922:	2b00      	cmp	r3, #0
  406924:	f2c0 8300 	blt.w	406f28 <_dtoa_r+0x838>
  406928:	4656      	mov	r6, sl
  40692a:	465f      	mov	r7, fp
  40692c:	4650      	mov	r0, sl
  40692e:	4659      	mov	r1, fp
  406930:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  406934:	4652      	mov	r2, sl
  406936:	465b      	mov	r3, fp
  406938:	f7fc ffd6 	bl	4038e8 <__aeabi_ddiv>
  40693c:	f002 ff5a 	bl	4097f4 <__aeabi_d2iz>
  406940:	4604      	mov	r4, r0
  406942:	f7fc fe41 	bl	4035c8 <__aeabi_i2d>
  406946:	4652      	mov	r2, sl
  406948:	465b      	mov	r3, fp
  40694a:	f7fc fea3 	bl	403694 <__aeabi_dmul>
  40694e:	460b      	mov	r3, r1
  406950:	4602      	mov	r2, r0
  406952:	4639      	mov	r1, r7
  406954:	4630      	mov	r0, r6
  406956:	f7fc fce9 	bl	40332c <__aeabi_dsub>
  40695a:	9d07      	ldr	r5, [sp, #28]
  40695c:	f104 0330 	add.w	r3, r4, #48	; 0x30
  406960:	702b      	strb	r3, [r5, #0]
  406962:	9b06      	ldr	r3, [sp, #24]
  406964:	2b01      	cmp	r3, #1
  406966:	4606      	mov	r6, r0
  406968:	460f      	mov	r7, r1
  40696a:	f105 0501 	add.w	r5, r5, #1
  40696e:	d062      	beq.n	406a36 <_dtoa_r+0x346>
  406970:	2200      	movs	r2, #0
  406972:	4b18      	ldr	r3, [pc, #96]	; (4069d4 <_dtoa_r+0x2e4>)
  406974:	f7fc fe8e 	bl	403694 <__aeabi_dmul>
  406978:	2200      	movs	r2, #0
  40697a:	2300      	movs	r3, #0
  40697c:	4606      	mov	r6, r0
  40697e:	460f      	mov	r7, r1
  406980:	f7fd f8f0 	bl	403b64 <__aeabi_dcmpeq>
  406984:	2800      	cmp	r0, #0
  406986:	d17e      	bne.n	406a86 <_dtoa_r+0x396>
  406988:	f8cd 9014 	str.w	r9, [sp, #20]
  40698c:	f8dd a018 	ldr.w	sl, [sp, #24]
  406990:	f8dd b01c 	ldr.w	fp, [sp, #28]
  406994:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  406998:	e029      	b.n	4069ee <_dtoa_r+0x2fe>
  40699a:	bf00      	nop
  40699c:	f3af 8000 	nop.w
  4069a0:	636f4361 	.word	0x636f4361
  4069a4:	3fd287a7 	.word	0x3fd287a7
  4069a8:	8b60c8b3 	.word	0x8b60c8b3
  4069ac:	3fc68a28 	.word	0x3fc68a28
  4069b0:	509f79fb 	.word	0x509f79fb
  4069b4:	3fd34413 	.word	0x3fd34413
  4069b8:	7ff00000 	.word	0x7ff00000
  4069bc:	00409c5d 	.word	0x00409c5d
  4069c0:	00409c9c 	.word	0x00409c9c
  4069c4:	3ff80000 	.word	0x3ff80000
  4069c8:	00409cb0 	.word	0x00409cb0
  4069cc:	00409c90 	.word	0x00409c90
  4069d0:	00409c5c 	.word	0x00409c5c
  4069d4:	40240000 	.word	0x40240000
  4069d8:	f7fc fe5c 	bl	403694 <__aeabi_dmul>
  4069dc:	2200      	movs	r2, #0
  4069de:	2300      	movs	r3, #0
  4069e0:	4606      	mov	r6, r0
  4069e2:	460f      	mov	r7, r1
  4069e4:	f7fd f8be 	bl	403b64 <__aeabi_dcmpeq>
  4069e8:	2800      	cmp	r0, #0
  4069ea:	f040 83b7 	bne.w	40715c <_dtoa_r+0xa6c>
  4069ee:	4642      	mov	r2, r8
  4069f0:	464b      	mov	r3, r9
  4069f2:	4630      	mov	r0, r6
  4069f4:	4639      	mov	r1, r7
  4069f6:	f7fc ff77 	bl	4038e8 <__aeabi_ddiv>
  4069fa:	f002 fefb 	bl	4097f4 <__aeabi_d2iz>
  4069fe:	4604      	mov	r4, r0
  406a00:	f7fc fde2 	bl	4035c8 <__aeabi_i2d>
  406a04:	4642      	mov	r2, r8
  406a06:	464b      	mov	r3, r9
  406a08:	f7fc fe44 	bl	403694 <__aeabi_dmul>
  406a0c:	4602      	mov	r2, r0
  406a0e:	460b      	mov	r3, r1
  406a10:	4630      	mov	r0, r6
  406a12:	4639      	mov	r1, r7
  406a14:	f7fc fc8a 	bl	40332c <__aeabi_dsub>
  406a18:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  406a1c:	f805 eb01 	strb.w	lr, [r5], #1
  406a20:	ebcb 0e05 	rsb	lr, fp, r5
  406a24:	45d6      	cmp	lr, sl
  406a26:	4606      	mov	r6, r0
  406a28:	460f      	mov	r7, r1
  406a2a:	f04f 0200 	mov.w	r2, #0
  406a2e:	4bb0      	ldr	r3, [pc, #704]	; (406cf0 <_dtoa_r+0x600>)
  406a30:	d1d2      	bne.n	4069d8 <_dtoa_r+0x2e8>
  406a32:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406a36:	4632      	mov	r2, r6
  406a38:	463b      	mov	r3, r7
  406a3a:	4630      	mov	r0, r6
  406a3c:	4639      	mov	r1, r7
  406a3e:	f7fc fc77 	bl	403330 <__adddf3>
  406a42:	4606      	mov	r6, r0
  406a44:	460f      	mov	r7, r1
  406a46:	4602      	mov	r2, r0
  406a48:	460b      	mov	r3, r1
  406a4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406a4e:	f7fd f893 	bl	403b78 <__aeabi_dcmplt>
  406a52:	b940      	cbnz	r0, 406a66 <_dtoa_r+0x376>
  406a54:	4632      	mov	r2, r6
  406a56:	463b      	mov	r3, r7
  406a58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406a5c:	f7fd f882 	bl	403b64 <__aeabi_dcmpeq>
  406a60:	b188      	cbz	r0, 406a86 <_dtoa_r+0x396>
  406a62:	07e3      	lsls	r3, r4, #31
  406a64:	d50f      	bpl.n	406a86 <_dtoa_r+0x396>
  406a66:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  406a6a:	9a07      	ldr	r2, [sp, #28]
  406a6c:	1e6b      	subs	r3, r5, #1
  406a6e:	e004      	b.n	406a7a <_dtoa_r+0x38a>
  406a70:	429a      	cmp	r2, r3
  406a72:	f000 842c 	beq.w	4072ce <_dtoa_r+0xbde>
  406a76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406a7a:	2c39      	cmp	r4, #57	; 0x39
  406a7c:	f103 0501 	add.w	r5, r3, #1
  406a80:	d0f6      	beq.n	406a70 <_dtoa_r+0x380>
  406a82:	3401      	adds	r4, #1
  406a84:	701c      	strb	r4, [r3, #0]
  406a86:	9908      	ldr	r1, [sp, #32]
  406a88:	4648      	mov	r0, r9
  406a8a:	f001 feb1 	bl	4087f0 <_Bfree>
  406a8e:	2200      	movs	r2, #0
  406a90:	9b04      	ldr	r3, [sp, #16]
  406a92:	702a      	strb	r2, [r5, #0]
  406a94:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406a96:	3301      	adds	r3, #1
  406a98:	6013      	str	r3, [r2, #0]
  406a9a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406a9c:	2b00      	cmp	r3, #0
  406a9e:	f000 83a7 	beq.w	4071f0 <_dtoa_r+0xb00>
  406aa2:	9807      	ldr	r0, [sp, #28]
  406aa4:	601d      	str	r5, [r3, #0]
  406aa6:	b017      	add	sp, #92	; 0x5c
  406aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406aac:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406aae:	2a00      	cmp	r2, #0
  406ab0:	f000 8112 	beq.w	406cd8 <_dtoa_r+0x5e8>
  406ab4:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406ab6:	2a01      	cmp	r2, #1
  406ab8:	f340 8258 	ble.w	406f6c <_dtoa_r+0x87c>
  406abc:	9b06      	ldr	r3, [sp, #24]
  406abe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406ac0:	1e5f      	subs	r7, r3, #1
  406ac2:	42ba      	cmp	r2, r7
  406ac4:	f2c0 8397 	blt.w	4071f6 <_dtoa_r+0xb06>
  406ac8:	1bd7      	subs	r7, r2, r7
  406aca:	9b06      	ldr	r3, [sp, #24]
  406acc:	2b00      	cmp	r3, #0
  406ace:	f2c0 848a 	blt.w	4073e6 <_dtoa_r+0xcf6>
  406ad2:	9d05      	ldr	r5, [sp, #20]
  406ad4:	9b06      	ldr	r3, [sp, #24]
  406ad6:	9a05      	ldr	r2, [sp, #20]
  406ad8:	441a      	add	r2, r3
  406ada:	9205      	str	r2, [sp, #20]
  406adc:	9a02      	ldr	r2, [sp, #8]
  406ade:	2101      	movs	r1, #1
  406ae0:	441a      	add	r2, r3
  406ae2:	4648      	mov	r0, r9
  406ae4:	9202      	str	r2, [sp, #8]
  406ae6:	f001 ff1b 	bl	408920 <__i2b>
  406aea:	4606      	mov	r6, r0
  406aec:	b165      	cbz	r5, 406b08 <_dtoa_r+0x418>
  406aee:	9902      	ldr	r1, [sp, #8]
  406af0:	2900      	cmp	r1, #0
  406af2:	460b      	mov	r3, r1
  406af4:	dd08      	ble.n	406b08 <_dtoa_r+0x418>
  406af6:	42a9      	cmp	r1, r5
  406af8:	9a05      	ldr	r2, [sp, #20]
  406afa:	bfa8      	it	ge
  406afc:	462b      	movge	r3, r5
  406afe:	1ad2      	subs	r2, r2, r3
  406b00:	1aed      	subs	r5, r5, r3
  406b02:	1acb      	subs	r3, r1, r3
  406b04:	9205      	str	r2, [sp, #20]
  406b06:	9302      	str	r3, [sp, #8]
  406b08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406b0a:	2b00      	cmp	r3, #0
  406b0c:	f340 82fc 	ble.w	407108 <_dtoa_r+0xa18>
  406b10:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406b12:	2a00      	cmp	r2, #0
  406b14:	f000 8201 	beq.w	406f1a <_dtoa_r+0x82a>
  406b18:	2f00      	cmp	r7, #0
  406b1a:	f000 81fe 	beq.w	406f1a <_dtoa_r+0x82a>
  406b1e:	4631      	mov	r1, r6
  406b20:	463a      	mov	r2, r7
  406b22:	4648      	mov	r0, r9
  406b24:	f001 ff9e 	bl	408a64 <__pow5mult>
  406b28:	f8dd 8020 	ldr.w	r8, [sp, #32]
  406b2c:	4601      	mov	r1, r0
  406b2e:	4642      	mov	r2, r8
  406b30:	4606      	mov	r6, r0
  406b32:	4648      	mov	r0, r9
  406b34:	f001 fefe 	bl	408934 <__multiply>
  406b38:	4641      	mov	r1, r8
  406b3a:	4604      	mov	r4, r0
  406b3c:	4648      	mov	r0, r9
  406b3e:	f001 fe57 	bl	4087f0 <_Bfree>
  406b42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406b44:	1bdb      	subs	r3, r3, r7
  406b46:	930a      	str	r3, [sp, #40]	; 0x28
  406b48:	f040 81e6 	bne.w	406f18 <_dtoa_r+0x828>
  406b4c:	2101      	movs	r1, #1
  406b4e:	4648      	mov	r0, r9
  406b50:	f001 fee6 	bl	408920 <__i2b>
  406b54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406b56:	4680      	mov	r8, r0
  406b58:	2b00      	cmp	r3, #0
  406b5a:	f000 8219 	beq.w	406f90 <_dtoa_r+0x8a0>
  406b5e:	4601      	mov	r1, r0
  406b60:	461a      	mov	r2, r3
  406b62:	4648      	mov	r0, r9
  406b64:	f001 ff7e 	bl	408a64 <__pow5mult>
  406b68:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406b6a:	2b01      	cmp	r3, #1
  406b6c:	4680      	mov	r8, r0
  406b6e:	f340 82f8 	ble.w	407162 <_dtoa_r+0xa72>
  406b72:	2700      	movs	r7, #0
  406b74:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406b78:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  406b7c:	6918      	ldr	r0, [r3, #16]
  406b7e:	f001 fe81 	bl	408884 <__hi0bits>
  406b82:	f1c0 0020 	rsb	r0, r0, #32
  406b86:	9a02      	ldr	r2, [sp, #8]
  406b88:	4410      	add	r0, r2
  406b8a:	f010 001f 	ands.w	r0, r0, #31
  406b8e:	f000 81f6 	beq.w	406f7e <_dtoa_r+0x88e>
  406b92:	f1c0 0320 	rsb	r3, r0, #32
  406b96:	2b04      	cmp	r3, #4
  406b98:	f340 84ca 	ble.w	407530 <_dtoa_r+0xe40>
  406b9c:	9b05      	ldr	r3, [sp, #20]
  406b9e:	f1c0 001c 	rsb	r0, r0, #28
  406ba2:	4403      	add	r3, r0
  406ba4:	9305      	str	r3, [sp, #20]
  406ba6:	4613      	mov	r3, r2
  406ba8:	4403      	add	r3, r0
  406baa:	4405      	add	r5, r0
  406bac:	9302      	str	r3, [sp, #8]
  406bae:	9b05      	ldr	r3, [sp, #20]
  406bb0:	2b00      	cmp	r3, #0
  406bb2:	dd05      	ble.n	406bc0 <_dtoa_r+0x4d0>
  406bb4:	4621      	mov	r1, r4
  406bb6:	461a      	mov	r2, r3
  406bb8:	4648      	mov	r0, r9
  406bba:	f001 ffa3 	bl	408b04 <__lshift>
  406bbe:	4604      	mov	r4, r0
  406bc0:	9b02      	ldr	r3, [sp, #8]
  406bc2:	2b00      	cmp	r3, #0
  406bc4:	dd05      	ble.n	406bd2 <_dtoa_r+0x4e2>
  406bc6:	4641      	mov	r1, r8
  406bc8:	461a      	mov	r2, r3
  406bca:	4648      	mov	r0, r9
  406bcc:	f001 ff9a 	bl	408b04 <__lshift>
  406bd0:	4680      	mov	r8, r0
  406bd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406bd4:	2b00      	cmp	r3, #0
  406bd6:	f040 827c 	bne.w	4070d2 <_dtoa_r+0x9e2>
  406bda:	9b06      	ldr	r3, [sp, #24]
  406bdc:	2b00      	cmp	r3, #0
  406bde:	f340 8295 	ble.w	40710c <_dtoa_r+0xa1c>
  406be2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406be4:	2b00      	cmp	r3, #0
  406be6:	f040 81f5 	bne.w	406fd4 <_dtoa_r+0x8e4>
  406bea:	f8dd b01c 	ldr.w	fp, [sp, #28]
  406bee:	9f06      	ldr	r7, [sp, #24]
  406bf0:	465d      	mov	r5, fp
  406bf2:	e002      	b.n	406bfa <_dtoa_r+0x50a>
  406bf4:	f001 fe06 	bl	408804 <__multadd>
  406bf8:	4604      	mov	r4, r0
  406bfa:	4641      	mov	r1, r8
  406bfc:	4620      	mov	r0, r4
  406bfe:	f7ff fce1 	bl	4065c4 <quorem>
  406c02:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  406c06:	f805 ab01 	strb.w	sl, [r5], #1
  406c0a:	ebcb 0305 	rsb	r3, fp, r5
  406c0e:	42bb      	cmp	r3, r7
  406c10:	f04f 020a 	mov.w	r2, #10
  406c14:	f04f 0300 	mov.w	r3, #0
  406c18:	4621      	mov	r1, r4
  406c1a:	4648      	mov	r0, r9
  406c1c:	dbea      	blt.n	406bf4 <_dtoa_r+0x504>
  406c1e:	9b07      	ldr	r3, [sp, #28]
  406c20:	9a06      	ldr	r2, [sp, #24]
  406c22:	2a01      	cmp	r2, #1
  406c24:	bfac      	ite	ge
  406c26:	189b      	addge	r3, r3, r2
  406c28:	3301      	addlt	r3, #1
  406c2a:	461d      	mov	r5, r3
  406c2c:	f04f 0b00 	mov.w	fp, #0
  406c30:	4621      	mov	r1, r4
  406c32:	2201      	movs	r2, #1
  406c34:	4648      	mov	r0, r9
  406c36:	f001 ff65 	bl	408b04 <__lshift>
  406c3a:	4641      	mov	r1, r8
  406c3c:	9008      	str	r0, [sp, #32]
  406c3e:	f001 ffb9 	bl	408bb4 <__mcmp>
  406c42:	2800      	cmp	r0, #0
  406c44:	f340 830d 	ble.w	407262 <_dtoa_r+0xb72>
  406c48:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406c4c:	9907      	ldr	r1, [sp, #28]
  406c4e:	1e6b      	subs	r3, r5, #1
  406c50:	e004      	b.n	406c5c <_dtoa_r+0x56c>
  406c52:	428b      	cmp	r3, r1
  406c54:	f000 8278 	beq.w	407148 <_dtoa_r+0xa58>
  406c58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  406c5c:	2a39      	cmp	r2, #57	; 0x39
  406c5e:	f103 0501 	add.w	r5, r3, #1
  406c62:	d0f6      	beq.n	406c52 <_dtoa_r+0x562>
  406c64:	3201      	adds	r2, #1
  406c66:	701a      	strb	r2, [r3, #0]
  406c68:	4641      	mov	r1, r8
  406c6a:	4648      	mov	r0, r9
  406c6c:	f001 fdc0 	bl	4087f0 <_Bfree>
  406c70:	2e00      	cmp	r6, #0
  406c72:	f43f af08 	beq.w	406a86 <_dtoa_r+0x396>
  406c76:	f1bb 0f00 	cmp.w	fp, #0
  406c7a:	d005      	beq.n	406c88 <_dtoa_r+0x598>
  406c7c:	45b3      	cmp	fp, r6
  406c7e:	d003      	beq.n	406c88 <_dtoa_r+0x598>
  406c80:	4659      	mov	r1, fp
  406c82:	4648      	mov	r0, r9
  406c84:	f001 fdb4 	bl	4087f0 <_Bfree>
  406c88:	4631      	mov	r1, r6
  406c8a:	4648      	mov	r0, r9
  406c8c:	f001 fdb0 	bl	4087f0 <_Bfree>
  406c90:	e6f9      	b.n	406a86 <_dtoa_r+0x396>
  406c92:	2301      	movs	r3, #1
  406c94:	930c      	str	r3, [sp, #48]	; 0x30
  406c96:	e5e3      	b.n	406860 <_dtoa_r+0x170>
  406c98:	f8dd 8010 	ldr.w	r8, [sp, #16]
  406c9c:	4640      	mov	r0, r8
  406c9e:	f7fc fc93 	bl	4035c8 <__aeabi_i2d>
  406ca2:	4602      	mov	r2, r0
  406ca4:	460b      	mov	r3, r1
  406ca6:	4630      	mov	r0, r6
  406ca8:	4639      	mov	r1, r7
  406caa:	f7fc ff5b 	bl	403b64 <__aeabi_dcmpeq>
  406cae:	2800      	cmp	r0, #0
  406cb0:	f47f adc2 	bne.w	406838 <_dtoa_r+0x148>
  406cb4:	f108 33ff 	add.w	r3, r8, #4294967295
  406cb8:	9304      	str	r3, [sp, #16]
  406cba:	e5bd      	b.n	406838 <_dtoa_r+0x148>
  406cbc:	9a05      	ldr	r2, [sp, #20]
  406cbe:	9b04      	ldr	r3, [sp, #16]
  406cc0:	1ad2      	subs	r2, r2, r3
  406cc2:	425b      	negs	r3, r3
  406cc4:	930a      	str	r3, [sp, #40]	; 0x28
  406cc6:	2300      	movs	r3, #0
  406cc8:	9205      	str	r2, [sp, #20]
  406cca:	930b      	str	r3, [sp, #44]	; 0x2c
  406ccc:	e5da      	b.n	406884 <_dtoa_r+0x194>
  406cce:	425b      	negs	r3, r3
  406cd0:	9305      	str	r3, [sp, #20]
  406cd2:	2300      	movs	r3, #0
  406cd4:	9302      	str	r3, [sp, #8]
  406cd6:	e5ca      	b.n	40686e <_dtoa_r+0x17e>
  406cd8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406cda:	9d05      	ldr	r5, [sp, #20]
  406cdc:	9e09      	ldr	r6, [sp, #36]	; 0x24
  406cde:	e705      	b.n	406aec <_dtoa_r+0x3fc>
  406ce0:	f1c3 0820 	rsb	r8, r3, #32
  406ce4:	fa0a f008 	lsl.w	r0, sl, r8
  406ce8:	e573      	b.n	4067d2 <_dtoa_r+0xe2>
  406cea:	900c      	str	r0, [sp, #48]	; 0x30
  406cec:	e5b8      	b.n	406860 <_dtoa_r+0x170>
  406cee:	bf00      	nop
  406cf0:	40240000 	.word	0x40240000
  406cf4:	2300      	movs	r3, #0
  406cf6:	9309      	str	r3, [sp, #36]	; 0x24
  406cf8:	9b04      	ldr	r3, [sp, #16]
  406cfa:	9a21      	ldr	r2, [sp, #132]	; 0x84
  406cfc:	4413      	add	r3, r2
  406cfe:	930d      	str	r3, [sp, #52]	; 0x34
  406d00:	3301      	adds	r3, #1
  406d02:	2b00      	cmp	r3, #0
  406d04:	9306      	str	r3, [sp, #24]
  406d06:	f340 8283 	ble.w	407210 <_dtoa_r+0xb20>
  406d0a:	9c06      	ldr	r4, [sp, #24]
  406d0c:	4626      	mov	r6, r4
  406d0e:	2100      	movs	r1, #0
  406d10:	2e17      	cmp	r6, #23
  406d12:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406d16:	d90b      	bls.n	406d30 <_dtoa_r+0x640>
  406d18:	2201      	movs	r2, #1
  406d1a:	2304      	movs	r3, #4
  406d1c:	005b      	lsls	r3, r3, #1
  406d1e:	f103 0014 	add.w	r0, r3, #20
  406d22:	42b0      	cmp	r0, r6
  406d24:	4611      	mov	r1, r2
  406d26:	f102 0201 	add.w	r2, r2, #1
  406d2a:	d9f7      	bls.n	406d1c <_dtoa_r+0x62c>
  406d2c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406d30:	4648      	mov	r0, r9
  406d32:	f001 fd37 	bl	4087a4 <_Balloc>
  406d36:	2c0e      	cmp	r4, #14
  406d38:	9007      	str	r0, [sp, #28]
  406d3a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  406d3e:	f63f ade0 	bhi.w	406902 <_dtoa_r+0x212>
  406d42:	2d00      	cmp	r5, #0
  406d44:	f43f addd 	beq.w	406902 <_dtoa_r+0x212>
  406d48:	9904      	ldr	r1, [sp, #16]
  406d4a:	4657      	mov	r7, sl
  406d4c:	46d8      	mov	r8, fp
  406d4e:	2900      	cmp	r1, #0
  406d50:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  406d54:	f340 8292 	ble.w	40727c <_dtoa_r+0xb8c>
  406d58:	4b91      	ldr	r3, [pc, #580]	; (406fa0 <_dtoa_r+0x8b0>)
  406d5a:	f001 020f 	and.w	r2, r1, #15
  406d5e:	110e      	asrs	r6, r1, #4
  406d60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406d64:	06f0      	lsls	r0, r6, #27
  406d66:	e9d3 4500 	ldrd	r4, r5, [r3]
  406d6a:	f140 824c 	bpl.w	407206 <_dtoa_r+0xb16>
  406d6e:	4b8d      	ldr	r3, [pc, #564]	; (406fa4 <_dtoa_r+0x8b4>)
  406d70:	4650      	mov	r0, sl
  406d72:	4659      	mov	r1, fp
  406d74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406d78:	f7fc fdb6 	bl	4038e8 <__aeabi_ddiv>
  406d7c:	f006 060f 	and.w	r6, r6, #15
  406d80:	4682      	mov	sl, r0
  406d82:	468b      	mov	fp, r1
  406d84:	f04f 0803 	mov.w	r8, #3
  406d88:	b186      	cbz	r6, 406dac <_dtoa_r+0x6bc>
  406d8a:	4f86      	ldr	r7, [pc, #536]	; (406fa4 <_dtoa_r+0x8b4>)
  406d8c:	07f1      	lsls	r1, r6, #31
  406d8e:	d509      	bpl.n	406da4 <_dtoa_r+0x6b4>
  406d90:	4620      	mov	r0, r4
  406d92:	4629      	mov	r1, r5
  406d94:	e9d7 2300 	ldrd	r2, r3, [r7]
  406d98:	f7fc fc7c 	bl	403694 <__aeabi_dmul>
  406d9c:	f108 0801 	add.w	r8, r8, #1
  406da0:	4604      	mov	r4, r0
  406da2:	460d      	mov	r5, r1
  406da4:	1076      	asrs	r6, r6, #1
  406da6:	f107 0708 	add.w	r7, r7, #8
  406daa:	d1ef      	bne.n	406d8c <_dtoa_r+0x69c>
  406dac:	4622      	mov	r2, r4
  406dae:	462b      	mov	r3, r5
  406db0:	4650      	mov	r0, sl
  406db2:	4659      	mov	r1, fp
  406db4:	f7fc fd98 	bl	4038e8 <__aeabi_ddiv>
  406db8:	4606      	mov	r6, r0
  406dba:	460f      	mov	r7, r1
  406dbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406dbe:	b143      	cbz	r3, 406dd2 <_dtoa_r+0x6e2>
  406dc0:	2200      	movs	r2, #0
  406dc2:	4b79      	ldr	r3, [pc, #484]	; (406fa8 <_dtoa_r+0x8b8>)
  406dc4:	4630      	mov	r0, r6
  406dc6:	4639      	mov	r1, r7
  406dc8:	f7fc fed6 	bl	403b78 <__aeabi_dcmplt>
  406dcc:	2800      	cmp	r0, #0
  406dce:	f040 8320 	bne.w	407412 <_dtoa_r+0xd22>
  406dd2:	4640      	mov	r0, r8
  406dd4:	f7fc fbf8 	bl	4035c8 <__aeabi_i2d>
  406dd8:	4632      	mov	r2, r6
  406dda:	463b      	mov	r3, r7
  406ddc:	f7fc fc5a 	bl	403694 <__aeabi_dmul>
  406de0:	4b72      	ldr	r3, [pc, #456]	; (406fac <_dtoa_r+0x8bc>)
  406de2:	2200      	movs	r2, #0
  406de4:	f7fc faa4 	bl	403330 <__adddf3>
  406de8:	9b06      	ldr	r3, [sp, #24]
  406dea:	4604      	mov	r4, r0
  406dec:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  406df0:	2b00      	cmp	r3, #0
  406df2:	f000 81df 	beq.w	4071b4 <_dtoa_r+0xac4>
  406df6:	9b04      	ldr	r3, [sp, #16]
  406df8:	f8dd 8018 	ldr.w	r8, [sp, #24]
  406dfc:	9311      	str	r3, [sp, #68]	; 0x44
  406dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e00:	2b00      	cmp	r3, #0
  406e02:	f000 8297 	beq.w	407334 <_dtoa_r+0xc44>
  406e06:	4b66      	ldr	r3, [pc, #408]	; (406fa0 <_dtoa_r+0x8b0>)
  406e08:	4969      	ldr	r1, [pc, #420]	; (406fb0 <_dtoa_r+0x8c0>)
  406e0a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  406e0e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406e12:	2000      	movs	r0, #0
  406e14:	f7fc fd68 	bl	4038e8 <__aeabi_ddiv>
  406e18:	4622      	mov	r2, r4
  406e1a:	462b      	mov	r3, r5
  406e1c:	f7fc fa86 	bl	40332c <__aeabi_dsub>
  406e20:	4682      	mov	sl, r0
  406e22:	468b      	mov	fp, r1
  406e24:	4630      	mov	r0, r6
  406e26:	4639      	mov	r1, r7
  406e28:	f002 fce4 	bl	4097f4 <__aeabi_d2iz>
  406e2c:	4604      	mov	r4, r0
  406e2e:	f7fc fbcb 	bl	4035c8 <__aeabi_i2d>
  406e32:	4602      	mov	r2, r0
  406e34:	460b      	mov	r3, r1
  406e36:	4630      	mov	r0, r6
  406e38:	4639      	mov	r1, r7
  406e3a:	f7fc fa77 	bl	40332c <__aeabi_dsub>
  406e3e:	3430      	adds	r4, #48	; 0x30
  406e40:	9d07      	ldr	r5, [sp, #28]
  406e42:	b2e4      	uxtb	r4, r4
  406e44:	4606      	mov	r6, r0
  406e46:	460f      	mov	r7, r1
  406e48:	702c      	strb	r4, [r5, #0]
  406e4a:	4602      	mov	r2, r0
  406e4c:	460b      	mov	r3, r1
  406e4e:	4650      	mov	r0, sl
  406e50:	4659      	mov	r1, fp
  406e52:	3501      	adds	r5, #1
  406e54:	f7fc feae 	bl	403bb4 <__aeabi_dcmpgt>
  406e58:	2800      	cmp	r0, #0
  406e5a:	d14c      	bne.n	406ef6 <_dtoa_r+0x806>
  406e5c:	4632      	mov	r2, r6
  406e5e:	463b      	mov	r3, r7
  406e60:	2000      	movs	r0, #0
  406e62:	4951      	ldr	r1, [pc, #324]	; (406fa8 <_dtoa_r+0x8b8>)
  406e64:	f7fc fa62 	bl	40332c <__aeabi_dsub>
  406e68:	4602      	mov	r2, r0
  406e6a:	460b      	mov	r3, r1
  406e6c:	4650      	mov	r0, sl
  406e6e:	4659      	mov	r1, fp
  406e70:	f7fc fea0 	bl	403bb4 <__aeabi_dcmpgt>
  406e74:	2800      	cmp	r0, #0
  406e76:	f040 830d 	bne.w	407494 <_dtoa_r+0xda4>
  406e7a:	f1b8 0f01 	cmp.w	r8, #1
  406e7e:	f340 81b3 	ble.w	4071e8 <_dtoa_r+0xaf8>
  406e82:	9b07      	ldr	r3, [sp, #28]
  406e84:	4498      	add	r8, r3
  406e86:	e00d      	b.n	406ea4 <_dtoa_r+0x7b4>
  406e88:	2000      	movs	r0, #0
  406e8a:	4947      	ldr	r1, [pc, #284]	; (406fa8 <_dtoa_r+0x8b8>)
  406e8c:	f7fc fa4e 	bl	40332c <__aeabi_dsub>
  406e90:	4652      	mov	r2, sl
  406e92:	465b      	mov	r3, fp
  406e94:	f7fc fe70 	bl	403b78 <__aeabi_dcmplt>
  406e98:	2800      	cmp	r0, #0
  406e9a:	f040 82fb 	bne.w	407494 <_dtoa_r+0xda4>
  406e9e:	4545      	cmp	r5, r8
  406ea0:	f000 81a2 	beq.w	4071e8 <_dtoa_r+0xaf8>
  406ea4:	4650      	mov	r0, sl
  406ea6:	4659      	mov	r1, fp
  406ea8:	2200      	movs	r2, #0
  406eaa:	4b42      	ldr	r3, [pc, #264]	; (406fb4 <_dtoa_r+0x8c4>)
  406eac:	f7fc fbf2 	bl	403694 <__aeabi_dmul>
  406eb0:	2200      	movs	r2, #0
  406eb2:	4b40      	ldr	r3, [pc, #256]	; (406fb4 <_dtoa_r+0x8c4>)
  406eb4:	4682      	mov	sl, r0
  406eb6:	468b      	mov	fp, r1
  406eb8:	4630      	mov	r0, r6
  406eba:	4639      	mov	r1, r7
  406ebc:	f7fc fbea 	bl	403694 <__aeabi_dmul>
  406ec0:	460f      	mov	r7, r1
  406ec2:	4606      	mov	r6, r0
  406ec4:	f002 fc96 	bl	4097f4 <__aeabi_d2iz>
  406ec8:	4604      	mov	r4, r0
  406eca:	f7fc fb7d 	bl	4035c8 <__aeabi_i2d>
  406ece:	4602      	mov	r2, r0
  406ed0:	460b      	mov	r3, r1
  406ed2:	4630      	mov	r0, r6
  406ed4:	4639      	mov	r1, r7
  406ed6:	f7fc fa29 	bl	40332c <__aeabi_dsub>
  406eda:	3430      	adds	r4, #48	; 0x30
  406edc:	b2e4      	uxtb	r4, r4
  406ede:	4652      	mov	r2, sl
  406ee0:	465b      	mov	r3, fp
  406ee2:	f805 4b01 	strb.w	r4, [r5], #1
  406ee6:	4606      	mov	r6, r0
  406ee8:	460f      	mov	r7, r1
  406eea:	f7fc fe45 	bl	403b78 <__aeabi_dcmplt>
  406eee:	4632      	mov	r2, r6
  406ef0:	463b      	mov	r3, r7
  406ef2:	2800      	cmp	r0, #0
  406ef4:	d0c8      	beq.n	406e88 <_dtoa_r+0x798>
  406ef6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406ef8:	9304      	str	r3, [sp, #16]
  406efa:	e5c4      	b.n	406a86 <_dtoa_r+0x396>
  406efc:	2300      	movs	r3, #0
  406efe:	9309      	str	r3, [sp, #36]	; 0x24
  406f00:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406f02:	2b00      	cmp	r3, #0
  406f04:	f340 8189 	ble.w	40721a <_dtoa_r+0xb2a>
  406f08:	461e      	mov	r6, r3
  406f0a:	461c      	mov	r4, r3
  406f0c:	930d      	str	r3, [sp, #52]	; 0x34
  406f0e:	9306      	str	r3, [sp, #24]
  406f10:	e6fd      	b.n	406d0e <_dtoa_r+0x61e>
  406f12:	2301      	movs	r3, #1
  406f14:	9309      	str	r3, [sp, #36]	; 0x24
  406f16:	e7f3      	b.n	406f00 <_dtoa_r+0x810>
  406f18:	9408      	str	r4, [sp, #32]
  406f1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406f1c:	9908      	ldr	r1, [sp, #32]
  406f1e:	4648      	mov	r0, r9
  406f20:	f001 fda0 	bl	408a64 <__pow5mult>
  406f24:	4604      	mov	r4, r0
  406f26:	e611      	b.n	406b4c <_dtoa_r+0x45c>
  406f28:	9b06      	ldr	r3, [sp, #24]
  406f2a:	2b00      	cmp	r3, #0
  406f2c:	f73f acfc 	bgt.w	406928 <_dtoa_r+0x238>
  406f30:	f040 82da 	bne.w	4074e8 <_dtoa_r+0xdf8>
  406f34:	2200      	movs	r2, #0
  406f36:	4b20      	ldr	r3, [pc, #128]	; (406fb8 <_dtoa_r+0x8c8>)
  406f38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406f3c:	f7fc fbaa 	bl	403694 <__aeabi_dmul>
  406f40:	4652      	mov	r2, sl
  406f42:	465b      	mov	r3, fp
  406f44:	f7fc fe2c 	bl	403ba0 <__aeabi_dcmpge>
  406f48:	f8dd 8018 	ldr.w	r8, [sp, #24]
  406f4c:	4646      	mov	r6, r8
  406f4e:	2800      	cmp	r0, #0
  406f50:	f000 80f2 	beq.w	407138 <_dtoa_r+0xa48>
  406f54:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406f56:	9d07      	ldr	r5, [sp, #28]
  406f58:	43db      	mvns	r3, r3
  406f5a:	9304      	str	r3, [sp, #16]
  406f5c:	4641      	mov	r1, r8
  406f5e:	4648      	mov	r0, r9
  406f60:	f001 fc46 	bl	4087f0 <_Bfree>
  406f64:	2e00      	cmp	r6, #0
  406f66:	f43f ad8e 	beq.w	406a86 <_dtoa_r+0x396>
  406f6a:	e68d      	b.n	406c88 <_dtoa_r+0x598>
  406f6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  406f6e:	2a00      	cmp	r2, #0
  406f70:	f000 8241 	beq.w	4073f6 <_dtoa_r+0xd06>
  406f74:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406f78:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406f7a:	9d05      	ldr	r5, [sp, #20]
  406f7c:	e5ab      	b.n	406ad6 <_dtoa_r+0x3e6>
  406f7e:	201c      	movs	r0, #28
  406f80:	9b05      	ldr	r3, [sp, #20]
  406f82:	4403      	add	r3, r0
  406f84:	9305      	str	r3, [sp, #20]
  406f86:	9b02      	ldr	r3, [sp, #8]
  406f88:	4403      	add	r3, r0
  406f8a:	4405      	add	r5, r0
  406f8c:	9302      	str	r3, [sp, #8]
  406f8e:	e60e      	b.n	406bae <_dtoa_r+0x4be>
  406f90:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406f92:	2b01      	cmp	r3, #1
  406f94:	f340 8282 	ble.w	40749c <_dtoa_r+0xdac>
  406f98:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  406f9a:	2001      	movs	r0, #1
  406f9c:	e5f3      	b.n	406b86 <_dtoa_r+0x496>
  406f9e:	bf00      	nop
  406fa0:	00409cb0 	.word	0x00409cb0
  406fa4:	00409d78 	.word	0x00409d78
  406fa8:	3ff00000 	.word	0x3ff00000
  406fac:	401c0000 	.word	0x401c0000
  406fb0:	3fe00000 	.word	0x3fe00000
  406fb4:	40240000 	.word	0x40240000
  406fb8:	40140000 	.word	0x40140000
  406fbc:	4631      	mov	r1, r6
  406fbe:	2300      	movs	r3, #0
  406fc0:	220a      	movs	r2, #10
  406fc2:	4648      	mov	r0, r9
  406fc4:	f001 fc1e 	bl	408804 <__multadd>
  406fc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406fca:	2b00      	cmp	r3, #0
  406fcc:	4606      	mov	r6, r0
  406fce:	f340 8297 	ble.w	407500 <_dtoa_r+0xe10>
  406fd2:	9306      	str	r3, [sp, #24]
  406fd4:	2d00      	cmp	r5, #0
  406fd6:	dd05      	ble.n	406fe4 <_dtoa_r+0x8f4>
  406fd8:	4631      	mov	r1, r6
  406fda:	462a      	mov	r2, r5
  406fdc:	4648      	mov	r0, r9
  406fde:	f001 fd91 	bl	408b04 <__lshift>
  406fe2:	4606      	mov	r6, r0
  406fe4:	2f00      	cmp	r7, #0
  406fe6:	f040 817c 	bne.w	4072e2 <_dtoa_r+0xbf2>
  406fea:	9605      	str	r6, [sp, #20]
  406fec:	9b06      	ldr	r3, [sp, #24]
  406fee:	9a07      	ldr	r2, [sp, #28]
  406ff0:	f8dd b014 	ldr.w	fp, [sp, #20]
  406ff4:	3b01      	subs	r3, #1
  406ff6:	18d3      	adds	r3, r2, r3
  406ff8:	9308      	str	r3, [sp, #32]
  406ffa:	f00a 0301 	and.w	r3, sl, #1
  406ffe:	9309      	str	r3, [sp, #36]	; 0x24
  407000:	4617      	mov	r7, r2
  407002:	46c2      	mov	sl, r8
  407004:	4651      	mov	r1, sl
  407006:	4620      	mov	r0, r4
  407008:	f7ff fadc 	bl	4065c4 <quorem>
  40700c:	4631      	mov	r1, r6
  40700e:	4605      	mov	r5, r0
  407010:	4620      	mov	r0, r4
  407012:	f001 fdcf 	bl	408bb4 <__mcmp>
  407016:	465a      	mov	r2, fp
  407018:	9002      	str	r0, [sp, #8]
  40701a:	4651      	mov	r1, sl
  40701c:	4648      	mov	r0, r9
  40701e:	f001 fde9 	bl	408bf4 <__mdiff>
  407022:	68c2      	ldr	r2, [r0, #12]
  407024:	4680      	mov	r8, r0
  407026:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40702a:	2a00      	cmp	r2, #0
  40702c:	d149      	bne.n	4070c2 <_dtoa_r+0x9d2>
  40702e:	4601      	mov	r1, r0
  407030:	4620      	mov	r0, r4
  407032:	9306      	str	r3, [sp, #24]
  407034:	f001 fdbe 	bl	408bb4 <__mcmp>
  407038:	4641      	mov	r1, r8
  40703a:	9005      	str	r0, [sp, #20]
  40703c:	4648      	mov	r0, r9
  40703e:	f001 fbd7 	bl	4087f0 <_Bfree>
  407042:	9a05      	ldr	r2, [sp, #20]
  407044:	9b06      	ldr	r3, [sp, #24]
  407046:	b92a      	cbnz	r2, 407054 <_dtoa_r+0x964>
  407048:	9920      	ldr	r1, [sp, #128]	; 0x80
  40704a:	b919      	cbnz	r1, 407054 <_dtoa_r+0x964>
  40704c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40704e:	2900      	cmp	r1, #0
  407050:	f000 8236 	beq.w	4074c0 <_dtoa_r+0xdd0>
  407054:	9902      	ldr	r1, [sp, #8]
  407056:	2900      	cmp	r1, #0
  407058:	f2c0 80e4 	blt.w	407224 <_dtoa_r+0xb34>
  40705c:	d105      	bne.n	40706a <_dtoa_r+0x97a>
  40705e:	9920      	ldr	r1, [sp, #128]	; 0x80
  407060:	b919      	cbnz	r1, 40706a <_dtoa_r+0x97a>
  407062:	9909      	ldr	r1, [sp, #36]	; 0x24
  407064:	2900      	cmp	r1, #0
  407066:	f000 80dd 	beq.w	407224 <_dtoa_r+0xb34>
  40706a:	2a00      	cmp	r2, #0
  40706c:	f300 814d 	bgt.w	40730a <_dtoa_r+0xc1a>
  407070:	9a08      	ldr	r2, [sp, #32]
  407072:	703b      	strb	r3, [r7, #0]
  407074:	f107 0801 	add.w	r8, r7, #1
  407078:	4297      	cmp	r7, r2
  40707a:	4645      	mov	r5, r8
  40707c:	f000 8154 	beq.w	407328 <_dtoa_r+0xc38>
  407080:	4621      	mov	r1, r4
  407082:	2300      	movs	r3, #0
  407084:	220a      	movs	r2, #10
  407086:	4648      	mov	r0, r9
  407088:	f001 fbbc 	bl	408804 <__multadd>
  40708c:	455e      	cmp	r6, fp
  40708e:	4604      	mov	r4, r0
  407090:	4631      	mov	r1, r6
  407092:	f04f 0300 	mov.w	r3, #0
  407096:	f04f 020a 	mov.w	r2, #10
  40709a:	4648      	mov	r0, r9
  40709c:	d00b      	beq.n	4070b6 <_dtoa_r+0x9c6>
  40709e:	f001 fbb1 	bl	408804 <__multadd>
  4070a2:	4659      	mov	r1, fp
  4070a4:	4606      	mov	r6, r0
  4070a6:	2300      	movs	r3, #0
  4070a8:	220a      	movs	r2, #10
  4070aa:	4648      	mov	r0, r9
  4070ac:	f001 fbaa 	bl	408804 <__multadd>
  4070b0:	4647      	mov	r7, r8
  4070b2:	4683      	mov	fp, r0
  4070b4:	e7a6      	b.n	407004 <_dtoa_r+0x914>
  4070b6:	f001 fba5 	bl	408804 <__multadd>
  4070ba:	4647      	mov	r7, r8
  4070bc:	4606      	mov	r6, r0
  4070be:	4683      	mov	fp, r0
  4070c0:	e7a0      	b.n	407004 <_dtoa_r+0x914>
  4070c2:	4601      	mov	r1, r0
  4070c4:	4648      	mov	r0, r9
  4070c6:	9305      	str	r3, [sp, #20]
  4070c8:	f001 fb92 	bl	4087f0 <_Bfree>
  4070cc:	2201      	movs	r2, #1
  4070ce:	9b05      	ldr	r3, [sp, #20]
  4070d0:	e7c0      	b.n	407054 <_dtoa_r+0x964>
  4070d2:	4641      	mov	r1, r8
  4070d4:	4620      	mov	r0, r4
  4070d6:	f001 fd6d 	bl	408bb4 <__mcmp>
  4070da:	2800      	cmp	r0, #0
  4070dc:	f6bf ad7d 	bge.w	406bda <_dtoa_r+0x4ea>
  4070e0:	4621      	mov	r1, r4
  4070e2:	9c04      	ldr	r4, [sp, #16]
  4070e4:	2300      	movs	r3, #0
  4070e6:	3c01      	subs	r4, #1
  4070e8:	220a      	movs	r2, #10
  4070ea:	4648      	mov	r0, r9
  4070ec:	9404      	str	r4, [sp, #16]
  4070ee:	f001 fb89 	bl	408804 <__multadd>
  4070f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4070f4:	4604      	mov	r4, r0
  4070f6:	2b00      	cmp	r3, #0
  4070f8:	f47f af60 	bne.w	406fbc <_dtoa_r+0x8cc>
  4070fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4070fe:	2b00      	cmp	r3, #0
  407100:	f340 81f6 	ble.w	4074f0 <_dtoa_r+0xe00>
  407104:	9306      	str	r3, [sp, #24]
  407106:	e570      	b.n	406bea <_dtoa_r+0x4fa>
  407108:	9c08      	ldr	r4, [sp, #32]
  40710a:	e51f      	b.n	406b4c <_dtoa_r+0x45c>
  40710c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40710e:	2b02      	cmp	r3, #2
  407110:	f77f ad67 	ble.w	406be2 <_dtoa_r+0x4f2>
  407114:	9b06      	ldr	r3, [sp, #24]
  407116:	2b00      	cmp	r3, #0
  407118:	f040 8179 	bne.w	40740e <_dtoa_r+0xd1e>
  40711c:	4641      	mov	r1, r8
  40711e:	2205      	movs	r2, #5
  407120:	4648      	mov	r0, r9
  407122:	f001 fb6f 	bl	408804 <__multadd>
  407126:	4601      	mov	r1, r0
  407128:	4680      	mov	r8, r0
  40712a:	4620      	mov	r0, r4
  40712c:	f001 fd42 	bl	408bb4 <__mcmp>
  407130:	2800      	cmp	r0, #0
  407132:	9408      	str	r4, [sp, #32]
  407134:	f77f af0e 	ble.w	406f54 <_dtoa_r+0x864>
  407138:	9a04      	ldr	r2, [sp, #16]
  40713a:	9907      	ldr	r1, [sp, #28]
  40713c:	2331      	movs	r3, #49	; 0x31
  40713e:	3201      	adds	r2, #1
  407140:	9204      	str	r2, [sp, #16]
  407142:	700b      	strb	r3, [r1, #0]
  407144:	1c4d      	adds	r5, r1, #1
  407146:	e709      	b.n	406f5c <_dtoa_r+0x86c>
  407148:	9a04      	ldr	r2, [sp, #16]
  40714a:	3201      	adds	r2, #1
  40714c:	9204      	str	r2, [sp, #16]
  40714e:	9a07      	ldr	r2, [sp, #28]
  407150:	2331      	movs	r3, #49	; 0x31
  407152:	7013      	strb	r3, [r2, #0]
  407154:	e588      	b.n	406c68 <_dtoa_r+0x578>
  407156:	2301      	movs	r3, #1
  407158:	9309      	str	r3, [sp, #36]	; 0x24
  40715a:	e5cd      	b.n	406cf8 <_dtoa_r+0x608>
  40715c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  407160:	e491      	b.n	406a86 <_dtoa_r+0x396>
  407162:	f1ba 0f00 	cmp.w	sl, #0
  407166:	f47f ad04 	bne.w	406b72 <_dtoa_r+0x482>
  40716a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40716e:	2b00      	cmp	r3, #0
  407170:	f040 813f 	bne.w	4073f2 <_dtoa_r+0xd02>
  407174:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  407178:	0d3f      	lsrs	r7, r7, #20
  40717a:	053f      	lsls	r7, r7, #20
  40717c:	b137      	cbz	r7, 40718c <_dtoa_r+0xa9c>
  40717e:	9b05      	ldr	r3, [sp, #20]
  407180:	3301      	adds	r3, #1
  407182:	9305      	str	r3, [sp, #20]
  407184:	9b02      	ldr	r3, [sp, #8]
  407186:	3301      	adds	r3, #1
  407188:	9302      	str	r3, [sp, #8]
  40718a:	2701      	movs	r7, #1
  40718c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40718e:	2001      	movs	r0, #1
  407190:	2b00      	cmp	r3, #0
  407192:	f43f acf8 	beq.w	406b86 <_dtoa_r+0x496>
  407196:	e4ed      	b.n	406b74 <_dtoa_r+0x484>
  407198:	4640      	mov	r0, r8
  40719a:	f7fc fa15 	bl	4035c8 <__aeabi_i2d>
  40719e:	4632      	mov	r2, r6
  4071a0:	463b      	mov	r3, r7
  4071a2:	f7fc fa77 	bl	403694 <__aeabi_dmul>
  4071a6:	2200      	movs	r2, #0
  4071a8:	4bbf      	ldr	r3, [pc, #764]	; (4074a8 <_dtoa_r+0xdb8>)
  4071aa:	f7fc f8c1 	bl	403330 <__adddf3>
  4071ae:	4604      	mov	r4, r0
  4071b0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4071b4:	4630      	mov	r0, r6
  4071b6:	4639      	mov	r1, r7
  4071b8:	2200      	movs	r2, #0
  4071ba:	4bbc      	ldr	r3, [pc, #752]	; (4074ac <_dtoa_r+0xdbc>)
  4071bc:	f7fc f8b6 	bl	40332c <__aeabi_dsub>
  4071c0:	4622      	mov	r2, r4
  4071c2:	462b      	mov	r3, r5
  4071c4:	4606      	mov	r6, r0
  4071c6:	460f      	mov	r7, r1
  4071c8:	f7fc fcf4 	bl	403bb4 <__aeabi_dcmpgt>
  4071cc:	4680      	mov	r8, r0
  4071ce:	2800      	cmp	r0, #0
  4071d0:	f040 8105 	bne.w	4073de <_dtoa_r+0xcee>
  4071d4:	4622      	mov	r2, r4
  4071d6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  4071da:	4630      	mov	r0, r6
  4071dc:	4639      	mov	r1, r7
  4071de:	f7fc fccb 	bl	403b78 <__aeabi_dcmplt>
  4071e2:	b108      	cbz	r0, 4071e8 <_dtoa_r+0xaf8>
  4071e4:	4646      	mov	r6, r8
  4071e6:	e6b5      	b.n	406f54 <_dtoa_r+0x864>
  4071e8:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4071ec:	f7ff bb89 	b.w	406902 <_dtoa_r+0x212>
  4071f0:	9807      	ldr	r0, [sp, #28]
  4071f2:	f7ff baae 	b.w	406752 <_dtoa_r+0x62>
  4071f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4071f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4071fa:	970a      	str	r7, [sp, #40]	; 0x28
  4071fc:	1afb      	subs	r3, r7, r3
  4071fe:	441a      	add	r2, r3
  407200:	920b      	str	r2, [sp, #44]	; 0x2c
  407202:	2700      	movs	r7, #0
  407204:	e461      	b.n	406aca <_dtoa_r+0x3da>
  407206:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40720a:	f04f 0802 	mov.w	r8, #2
  40720e:	e5bb      	b.n	406d88 <_dtoa_r+0x698>
  407210:	461c      	mov	r4, r3
  407212:	2100      	movs	r1, #0
  407214:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  407218:	e58a      	b.n	406d30 <_dtoa_r+0x640>
  40721a:	2401      	movs	r4, #1
  40721c:	9421      	str	r4, [sp, #132]	; 0x84
  40721e:	940d      	str	r4, [sp, #52]	; 0x34
  407220:	9406      	str	r4, [sp, #24]
  407222:	e7f6      	b.n	407212 <_dtoa_r+0xb22>
  407224:	2a00      	cmp	r2, #0
  407226:	46d0      	mov	r8, sl
  407228:	f8cd b014 	str.w	fp, [sp, #20]
  40722c:	469a      	mov	sl, r3
  40722e:	dd11      	ble.n	407254 <_dtoa_r+0xb64>
  407230:	4621      	mov	r1, r4
  407232:	2201      	movs	r2, #1
  407234:	4648      	mov	r0, r9
  407236:	f001 fc65 	bl	408b04 <__lshift>
  40723a:	4641      	mov	r1, r8
  40723c:	4604      	mov	r4, r0
  40723e:	f001 fcb9 	bl	408bb4 <__mcmp>
  407242:	2800      	cmp	r0, #0
  407244:	f340 8149 	ble.w	4074da <_dtoa_r+0xdea>
  407248:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40724c:	f000 8106 	beq.w	40745c <_dtoa_r+0xd6c>
  407250:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  407254:	46b3      	mov	fp, r6
  407256:	f887 a000 	strb.w	sl, [r7]
  40725a:	1c7d      	adds	r5, r7, #1
  40725c:	9e05      	ldr	r6, [sp, #20]
  40725e:	9408      	str	r4, [sp, #32]
  407260:	e502      	b.n	406c68 <_dtoa_r+0x578>
  407262:	d104      	bne.n	40726e <_dtoa_r+0xb7e>
  407264:	f01a 0f01 	tst.w	sl, #1
  407268:	d001      	beq.n	40726e <_dtoa_r+0xb7e>
  40726a:	e4ed      	b.n	406c48 <_dtoa_r+0x558>
  40726c:	4615      	mov	r5, r2
  40726e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407272:	2b30      	cmp	r3, #48	; 0x30
  407274:	f105 32ff 	add.w	r2, r5, #4294967295
  407278:	d0f8      	beq.n	40726c <_dtoa_r+0xb7c>
  40727a:	e4f5      	b.n	406c68 <_dtoa_r+0x578>
  40727c:	9b04      	ldr	r3, [sp, #16]
  40727e:	425c      	negs	r4, r3
  407280:	2c00      	cmp	r4, #0
  407282:	f000 80bf 	beq.w	407404 <_dtoa_r+0xd14>
  407286:	4b8a      	ldr	r3, [pc, #552]	; (4074b0 <_dtoa_r+0xdc0>)
  407288:	f004 020f 	and.w	r2, r4, #15
  40728c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407290:	e9d3 2300 	ldrd	r2, r3, [r3]
  407294:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  407298:	f7fc f9fc 	bl	403694 <__aeabi_dmul>
  40729c:	1124      	asrs	r4, r4, #4
  40729e:	4606      	mov	r6, r0
  4072a0:	460f      	mov	r7, r1
  4072a2:	f000 812a 	beq.w	4074fa <_dtoa_r+0xe0a>
  4072a6:	4d83      	ldr	r5, [pc, #524]	; (4074b4 <_dtoa_r+0xdc4>)
  4072a8:	f04f 0802 	mov.w	r8, #2
  4072ac:	07e2      	lsls	r2, r4, #31
  4072ae:	d509      	bpl.n	4072c4 <_dtoa_r+0xbd4>
  4072b0:	4630      	mov	r0, r6
  4072b2:	4639      	mov	r1, r7
  4072b4:	e9d5 2300 	ldrd	r2, r3, [r5]
  4072b8:	f7fc f9ec 	bl	403694 <__aeabi_dmul>
  4072bc:	f108 0801 	add.w	r8, r8, #1
  4072c0:	4606      	mov	r6, r0
  4072c2:	460f      	mov	r7, r1
  4072c4:	1064      	asrs	r4, r4, #1
  4072c6:	f105 0508 	add.w	r5, r5, #8
  4072ca:	d1ef      	bne.n	4072ac <_dtoa_r+0xbbc>
  4072cc:	e576      	b.n	406dbc <_dtoa_r+0x6cc>
  4072ce:	9907      	ldr	r1, [sp, #28]
  4072d0:	2230      	movs	r2, #48	; 0x30
  4072d2:	700a      	strb	r2, [r1, #0]
  4072d4:	9a04      	ldr	r2, [sp, #16]
  4072d6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4072da:	3201      	adds	r2, #1
  4072dc:	9204      	str	r2, [sp, #16]
  4072de:	f7ff bbd0 	b.w	406a82 <_dtoa_r+0x392>
  4072e2:	6871      	ldr	r1, [r6, #4]
  4072e4:	4648      	mov	r0, r9
  4072e6:	f001 fa5d 	bl	4087a4 <_Balloc>
  4072ea:	6933      	ldr	r3, [r6, #16]
  4072ec:	1c9a      	adds	r2, r3, #2
  4072ee:	4605      	mov	r5, r0
  4072f0:	0092      	lsls	r2, r2, #2
  4072f2:	f106 010c 	add.w	r1, r6, #12
  4072f6:	300c      	adds	r0, #12
  4072f8:	f001 f952 	bl	4085a0 <memcpy>
  4072fc:	4629      	mov	r1, r5
  4072fe:	2201      	movs	r2, #1
  407300:	4648      	mov	r0, r9
  407302:	f001 fbff 	bl	408b04 <__lshift>
  407306:	9005      	str	r0, [sp, #20]
  407308:	e670      	b.n	406fec <_dtoa_r+0x8fc>
  40730a:	2b39      	cmp	r3, #57	; 0x39
  40730c:	f8cd b014 	str.w	fp, [sp, #20]
  407310:	46d0      	mov	r8, sl
  407312:	f000 80a3 	beq.w	40745c <_dtoa_r+0xd6c>
  407316:	f103 0a01 	add.w	sl, r3, #1
  40731a:	46b3      	mov	fp, r6
  40731c:	f887 a000 	strb.w	sl, [r7]
  407320:	1c7d      	adds	r5, r7, #1
  407322:	9e05      	ldr	r6, [sp, #20]
  407324:	9408      	str	r4, [sp, #32]
  407326:	e49f      	b.n	406c68 <_dtoa_r+0x578>
  407328:	465a      	mov	r2, fp
  40732a:	46d0      	mov	r8, sl
  40732c:	46b3      	mov	fp, r6
  40732e:	469a      	mov	sl, r3
  407330:	4616      	mov	r6, r2
  407332:	e47d      	b.n	406c30 <_dtoa_r+0x540>
  407334:	495e      	ldr	r1, [pc, #376]	; (4074b0 <_dtoa_r+0xdc0>)
  407336:	f108 3aff 	add.w	sl, r8, #4294967295
  40733a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  40733e:	4622      	mov	r2, r4
  407340:	462b      	mov	r3, r5
  407342:	e9d1 0100 	ldrd	r0, r1, [r1]
  407346:	f7fc f9a5 	bl	403694 <__aeabi_dmul>
  40734a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40734e:	4639      	mov	r1, r7
  407350:	4630      	mov	r0, r6
  407352:	f002 fa4f 	bl	4097f4 <__aeabi_d2iz>
  407356:	4604      	mov	r4, r0
  407358:	f7fc f936 	bl	4035c8 <__aeabi_i2d>
  40735c:	4602      	mov	r2, r0
  40735e:	460b      	mov	r3, r1
  407360:	4630      	mov	r0, r6
  407362:	4639      	mov	r1, r7
  407364:	f7fb ffe2 	bl	40332c <__aeabi_dsub>
  407368:	9a07      	ldr	r2, [sp, #28]
  40736a:	3430      	adds	r4, #48	; 0x30
  40736c:	f1b8 0f01 	cmp.w	r8, #1
  407370:	4606      	mov	r6, r0
  407372:	460f      	mov	r7, r1
  407374:	7014      	strb	r4, [r2, #0]
  407376:	f102 0501 	add.w	r5, r2, #1
  40737a:	d01e      	beq.n	4073ba <_dtoa_r+0xcca>
  40737c:	9b07      	ldr	r3, [sp, #28]
  40737e:	eb03 0b08 	add.w	fp, r3, r8
  407382:	46a8      	mov	r8, r5
  407384:	2200      	movs	r2, #0
  407386:	4b4c      	ldr	r3, [pc, #304]	; (4074b8 <_dtoa_r+0xdc8>)
  407388:	4630      	mov	r0, r6
  40738a:	4639      	mov	r1, r7
  40738c:	f7fc f982 	bl	403694 <__aeabi_dmul>
  407390:	460f      	mov	r7, r1
  407392:	4606      	mov	r6, r0
  407394:	f002 fa2e 	bl	4097f4 <__aeabi_d2iz>
  407398:	4604      	mov	r4, r0
  40739a:	f7fc f915 	bl	4035c8 <__aeabi_i2d>
  40739e:	3430      	adds	r4, #48	; 0x30
  4073a0:	4602      	mov	r2, r0
  4073a2:	460b      	mov	r3, r1
  4073a4:	4630      	mov	r0, r6
  4073a6:	4639      	mov	r1, r7
  4073a8:	f7fb ffc0 	bl	40332c <__aeabi_dsub>
  4073ac:	f808 4b01 	strb.w	r4, [r8], #1
  4073b0:	45c3      	cmp	fp, r8
  4073b2:	4606      	mov	r6, r0
  4073b4:	460f      	mov	r7, r1
  4073b6:	d1e5      	bne.n	407384 <_dtoa_r+0xc94>
  4073b8:	4455      	add	r5, sl
  4073ba:	2200      	movs	r2, #0
  4073bc:	4b3f      	ldr	r3, [pc, #252]	; (4074bc <_dtoa_r+0xdcc>)
  4073be:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4073c2:	f7fb ffb5 	bl	403330 <__adddf3>
  4073c6:	4632      	mov	r2, r6
  4073c8:	463b      	mov	r3, r7
  4073ca:	f7fc fbd5 	bl	403b78 <__aeabi_dcmplt>
  4073ce:	2800      	cmp	r0, #0
  4073d0:	d04c      	beq.n	40746c <_dtoa_r+0xd7c>
  4073d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4073d4:	9304      	str	r3, [sp, #16]
  4073d6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4073da:	f7ff bb46 	b.w	406a6a <_dtoa_r+0x37a>
  4073de:	f04f 0800 	mov.w	r8, #0
  4073e2:	4646      	mov	r6, r8
  4073e4:	e6a8      	b.n	407138 <_dtoa_r+0xa48>
  4073e6:	9b05      	ldr	r3, [sp, #20]
  4073e8:	9a06      	ldr	r2, [sp, #24]
  4073ea:	1a9d      	subs	r5, r3, r2
  4073ec:	2300      	movs	r3, #0
  4073ee:	f7ff bb72 	b.w	406ad6 <_dtoa_r+0x3e6>
  4073f2:	2700      	movs	r7, #0
  4073f4:	e6ca      	b.n	40718c <_dtoa_r+0xa9c>
  4073f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4073f8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4073fa:	9d05      	ldr	r5, [sp, #20]
  4073fc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  407400:	f7ff bb69 	b.w	406ad6 <_dtoa_r+0x3e6>
  407404:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  407408:	f04f 0802 	mov.w	r8, #2
  40740c:	e4d6      	b.n	406dbc <_dtoa_r+0x6cc>
  40740e:	9408      	str	r4, [sp, #32]
  407410:	e5a0      	b.n	406f54 <_dtoa_r+0x864>
  407412:	9b06      	ldr	r3, [sp, #24]
  407414:	2b00      	cmp	r3, #0
  407416:	f43f aebf 	beq.w	407198 <_dtoa_r+0xaa8>
  40741a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40741c:	2b00      	cmp	r3, #0
  40741e:	f77f aee3 	ble.w	4071e8 <_dtoa_r+0xaf8>
  407422:	2200      	movs	r2, #0
  407424:	4b24      	ldr	r3, [pc, #144]	; (4074b8 <_dtoa_r+0xdc8>)
  407426:	4630      	mov	r0, r6
  407428:	4639      	mov	r1, r7
  40742a:	f7fc f933 	bl	403694 <__aeabi_dmul>
  40742e:	4606      	mov	r6, r0
  407430:	460f      	mov	r7, r1
  407432:	f108 0001 	add.w	r0, r8, #1
  407436:	f7fc f8c7 	bl	4035c8 <__aeabi_i2d>
  40743a:	4632      	mov	r2, r6
  40743c:	463b      	mov	r3, r7
  40743e:	f7fc f929 	bl	403694 <__aeabi_dmul>
  407442:	2200      	movs	r2, #0
  407444:	4b18      	ldr	r3, [pc, #96]	; (4074a8 <_dtoa_r+0xdb8>)
  407446:	f7fb ff73 	bl	403330 <__adddf3>
  40744a:	9a04      	ldr	r2, [sp, #16]
  40744c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  407450:	3a01      	subs	r2, #1
  407452:	4604      	mov	r4, r0
  407454:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  407458:	9211      	str	r2, [sp, #68]	; 0x44
  40745a:	e4d0      	b.n	406dfe <_dtoa_r+0x70e>
  40745c:	2239      	movs	r2, #57	; 0x39
  40745e:	46b3      	mov	fp, r6
  407460:	9408      	str	r4, [sp, #32]
  407462:	9e05      	ldr	r6, [sp, #20]
  407464:	703a      	strb	r2, [r7, #0]
  407466:	1c7d      	adds	r5, r7, #1
  407468:	f7ff bbf0 	b.w	406c4c <_dtoa_r+0x55c>
  40746c:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  407470:	2000      	movs	r0, #0
  407472:	4912      	ldr	r1, [pc, #72]	; (4074bc <_dtoa_r+0xdcc>)
  407474:	f7fb ff5a 	bl	40332c <__aeabi_dsub>
  407478:	4632      	mov	r2, r6
  40747a:	463b      	mov	r3, r7
  40747c:	f7fc fb9a 	bl	403bb4 <__aeabi_dcmpgt>
  407480:	b908      	cbnz	r0, 407486 <_dtoa_r+0xd96>
  407482:	e6b1      	b.n	4071e8 <_dtoa_r+0xaf8>
  407484:	4615      	mov	r5, r2
  407486:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40748a:	2b30      	cmp	r3, #48	; 0x30
  40748c:	f105 32ff 	add.w	r2, r5, #4294967295
  407490:	d0f8      	beq.n	407484 <_dtoa_r+0xd94>
  407492:	e530      	b.n	406ef6 <_dtoa_r+0x806>
  407494:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407496:	9304      	str	r3, [sp, #16]
  407498:	f7ff bae7 	b.w	406a6a <_dtoa_r+0x37a>
  40749c:	f1ba 0f00 	cmp.w	sl, #0
  4074a0:	f47f ad7a 	bne.w	406f98 <_dtoa_r+0x8a8>
  4074a4:	e661      	b.n	40716a <_dtoa_r+0xa7a>
  4074a6:	bf00      	nop
  4074a8:	401c0000 	.word	0x401c0000
  4074ac:	40140000 	.word	0x40140000
  4074b0:	00409cb0 	.word	0x00409cb0
  4074b4:	00409d78 	.word	0x00409d78
  4074b8:	40240000 	.word	0x40240000
  4074bc:	3fe00000 	.word	0x3fe00000
  4074c0:	2b39      	cmp	r3, #57	; 0x39
  4074c2:	f8cd b014 	str.w	fp, [sp, #20]
  4074c6:	46d0      	mov	r8, sl
  4074c8:	f8dd b008 	ldr.w	fp, [sp, #8]
  4074cc:	469a      	mov	sl, r3
  4074ce:	d0c5      	beq.n	40745c <_dtoa_r+0xd6c>
  4074d0:	f1bb 0f00 	cmp.w	fp, #0
  4074d4:	f73f aebc 	bgt.w	407250 <_dtoa_r+0xb60>
  4074d8:	e6bc      	b.n	407254 <_dtoa_r+0xb64>
  4074da:	f47f aebb 	bne.w	407254 <_dtoa_r+0xb64>
  4074de:	f01a 0f01 	tst.w	sl, #1
  4074e2:	f43f aeb7 	beq.w	407254 <_dtoa_r+0xb64>
  4074e6:	e6af      	b.n	407248 <_dtoa_r+0xb58>
  4074e8:	f04f 0800 	mov.w	r8, #0
  4074ec:	4646      	mov	r6, r8
  4074ee:	e531      	b.n	406f54 <_dtoa_r+0x864>
  4074f0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4074f2:	2b02      	cmp	r3, #2
  4074f4:	dc21      	bgt.n	40753a <_dtoa_r+0xe4a>
  4074f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4074f8:	e604      	b.n	407104 <_dtoa_r+0xa14>
  4074fa:	f04f 0802 	mov.w	r8, #2
  4074fe:	e45d      	b.n	406dbc <_dtoa_r+0x6cc>
  407500:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407502:	2b02      	cmp	r3, #2
  407504:	dc19      	bgt.n	40753a <_dtoa_r+0xe4a>
  407506:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407508:	e563      	b.n	406fd2 <_dtoa_r+0x8e2>
  40750a:	2400      	movs	r4, #0
  40750c:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  407510:	4621      	mov	r1, r4
  407512:	4648      	mov	r0, r9
  407514:	f001 f946 	bl	4087a4 <_Balloc>
  407518:	f04f 33ff 	mov.w	r3, #4294967295
  40751c:	9306      	str	r3, [sp, #24]
  40751e:	930d      	str	r3, [sp, #52]	; 0x34
  407520:	2301      	movs	r3, #1
  407522:	9007      	str	r0, [sp, #28]
  407524:	9421      	str	r4, [sp, #132]	; 0x84
  407526:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40752a:	9309      	str	r3, [sp, #36]	; 0x24
  40752c:	f7ff b9e9 	b.w	406902 <_dtoa_r+0x212>
  407530:	f43f ab3d 	beq.w	406bae <_dtoa_r+0x4be>
  407534:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  407538:	e522      	b.n	406f80 <_dtoa_r+0x890>
  40753a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40753c:	9306      	str	r3, [sp, #24]
  40753e:	e5e9      	b.n	407114 <_dtoa_r+0xa24>
  407540:	2501      	movs	r5, #1
  407542:	f7ff b9a8 	b.w	406896 <_dtoa_r+0x1a6>
  407546:	bf00      	nop

00407548 <__sflush_r>:
  407548:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40754c:	b29a      	uxth	r2, r3
  40754e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407552:	460d      	mov	r5, r1
  407554:	0711      	lsls	r1, r2, #28
  407556:	4680      	mov	r8, r0
  407558:	d43c      	bmi.n	4075d4 <__sflush_r+0x8c>
  40755a:	686a      	ldr	r2, [r5, #4]
  40755c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407560:	2a00      	cmp	r2, #0
  407562:	81ab      	strh	r3, [r5, #12]
  407564:	dd73      	ble.n	40764e <__sflush_r+0x106>
  407566:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407568:	2c00      	cmp	r4, #0
  40756a:	d04b      	beq.n	407604 <__sflush_r+0xbc>
  40756c:	b29b      	uxth	r3, r3
  40756e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  407572:	2100      	movs	r1, #0
  407574:	b292      	uxth	r2, r2
  407576:	f8d8 6000 	ldr.w	r6, [r8]
  40757a:	f8c8 1000 	str.w	r1, [r8]
  40757e:	2a00      	cmp	r2, #0
  407580:	d069      	beq.n	407656 <__sflush_r+0x10e>
  407582:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  407584:	075f      	lsls	r7, r3, #29
  407586:	d505      	bpl.n	407594 <__sflush_r+0x4c>
  407588:	6869      	ldr	r1, [r5, #4]
  40758a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40758c:	1a52      	subs	r2, r2, r1
  40758e:	b10b      	cbz	r3, 407594 <__sflush_r+0x4c>
  407590:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  407592:	1ad2      	subs	r2, r2, r3
  407594:	2300      	movs	r3, #0
  407596:	69e9      	ldr	r1, [r5, #28]
  407598:	4640      	mov	r0, r8
  40759a:	47a0      	blx	r4
  40759c:	1c44      	adds	r4, r0, #1
  40759e:	d03c      	beq.n	40761a <__sflush_r+0xd2>
  4075a0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4075a4:	692a      	ldr	r2, [r5, #16]
  4075a6:	602a      	str	r2, [r5, #0]
  4075a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4075ac:	2200      	movs	r2, #0
  4075ae:	81ab      	strh	r3, [r5, #12]
  4075b0:	04db      	lsls	r3, r3, #19
  4075b2:	606a      	str	r2, [r5, #4]
  4075b4:	d449      	bmi.n	40764a <__sflush_r+0x102>
  4075b6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4075b8:	f8c8 6000 	str.w	r6, [r8]
  4075bc:	b311      	cbz	r1, 407604 <__sflush_r+0xbc>
  4075be:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4075c2:	4299      	cmp	r1, r3
  4075c4:	d002      	beq.n	4075cc <__sflush_r+0x84>
  4075c6:	4640      	mov	r0, r8
  4075c8:	f000 f9c0 	bl	40794c <_free_r>
  4075cc:	2000      	movs	r0, #0
  4075ce:	6328      	str	r0, [r5, #48]	; 0x30
  4075d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4075d4:	692e      	ldr	r6, [r5, #16]
  4075d6:	b1ae      	cbz	r6, 407604 <__sflush_r+0xbc>
  4075d8:	682c      	ldr	r4, [r5, #0]
  4075da:	602e      	str	r6, [r5, #0]
  4075dc:	0790      	lsls	r0, r2, #30
  4075de:	bf0c      	ite	eq
  4075e0:	696b      	ldreq	r3, [r5, #20]
  4075e2:	2300      	movne	r3, #0
  4075e4:	1ba4      	subs	r4, r4, r6
  4075e6:	60ab      	str	r3, [r5, #8]
  4075e8:	e00a      	b.n	407600 <__sflush_r+0xb8>
  4075ea:	4623      	mov	r3, r4
  4075ec:	4632      	mov	r2, r6
  4075ee:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4075f0:	69e9      	ldr	r1, [r5, #28]
  4075f2:	4640      	mov	r0, r8
  4075f4:	47b8      	blx	r7
  4075f6:	2800      	cmp	r0, #0
  4075f8:	eba4 0400 	sub.w	r4, r4, r0
  4075fc:	4406      	add	r6, r0
  4075fe:	dd04      	ble.n	40760a <__sflush_r+0xc2>
  407600:	2c00      	cmp	r4, #0
  407602:	dcf2      	bgt.n	4075ea <__sflush_r+0xa2>
  407604:	2000      	movs	r0, #0
  407606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40760a:	89ab      	ldrh	r3, [r5, #12]
  40760c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407610:	81ab      	strh	r3, [r5, #12]
  407612:	f04f 30ff 	mov.w	r0, #4294967295
  407616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40761a:	f8d8 2000 	ldr.w	r2, [r8]
  40761e:	2a1d      	cmp	r2, #29
  407620:	d8f3      	bhi.n	40760a <__sflush_r+0xc2>
  407622:	4b1a      	ldr	r3, [pc, #104]	; (40768c <__sflush_r+0x144>)
  407624:	40d3      	lsrs	r3, r2
  407626:	f003 0301 	and.w	r3, r3, #1
  40762a:	f083 0401 	eor.w	r4, r3, #1
  40762e:	2b00      	cmp	r3, #0
  407630:	d0eb      	beq.n	40760a <__sflush_r+0xc2>
  407632:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  407636:	6929      	ldr	r1, [r5, #16]
  407638:	6029      	str	r1, [r5, #0]
  40763a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40763e:	04d9      	lsls	r1, r3, #19
  407640:	606c      	str	r4, [r5, #4]
  407642:	81ab      	strh	r3, [r5, #12]
  407644:	d5b7      	bpl.n	4075b6 <__sflush_r+0x6e>
  407646:	2a00      	cmp	r2, #0
  407648:	d1b5      	bne.n	4075b6 <__sflush_r+0x6e>
  40764a:	6528      	str	r0, [r5, #80]	; 0x50
  40764c:	e7b3      	b.n	4075b6 <__sflush_r+0x6e>
  40764e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  407650:	2a00      	cmp	r2, #0
  407652:	dc88      	bgt.n	407566 <__sflush_r+0x1e>
  407654:	e7d6      	b.n	407604 <__sflush_r+0xbc>
  407656:	2301      	movs	r3, #1
  407658:	69e9      	ldr	r1, [r5, #28]
  40765a:	4640      	mov	r0, r8
  40765c:	47a0      	blx	r4
  40765e:	1c43      	adds	r3, r0, #1
  407660:	4602      	mov	r2, r0
  407662:	d002      	beq.n	40766a <__sflush_r+0x122>
  407664:	89ab      	ldrh	r3, [r5, #12]
  407666:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407668:	e78c      	b.n	407584 <__sflush_r+0x3c>
  40766a:	f8d8 3000 	ldr.w	r3, [r8]
  40766e:	2b00      	cmp	r3, #0
  407670:	d0f8      	beq.n	407664 <__sflush_r+0x11c>
  407672:	2b1d      	cmp	r3, #29
  407674:	d001      	beq.n	40767a <__sflush_r+0x132>
  407676:	2b16      	cmp	r3, #22
  407678:	d102      	bne.n	407680 <__sflush_r+0x138>
  40767a:	f8c8 6000 	str.w	r6, [r8]
  40767e:	e7c1      	b.n	407604 <__sflush_r+0xbc>
  407680:	89ab      	ldrh	r3, [r5, #12]
  407682:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407686:	81ab      	strh	r3, [r5, #12]
  407688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40768c:	20400001 	.word	0x20400001

00407690 <_fflush_r>:
  407690:	b510      	push	{r4, lr}
  407692:	4604      	mov	r4, r0
  407694:	b082      	sub	sp, #8
  407696:	b108      	cbz	r0, 40769c <_fflush_r+0xc>
  407698:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40769a:	b153      	cbz	r3, 4076b2 <_fflush_r+0x22>
  40769c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4076a0:	b908      	cbnz	r0, 4076a6 <_fflush_r+0x16>
  4076a2:	b002      	add	sp, #8
  4076a4:	bd10      	pop	{r4, pc}
  4076a6:	4620      	mov	r0, r4
  4076a8:	b002      	add	sp, #8
  4076aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4076ae:	f7ff bf4b 	b.w	407548 <__sflush_r>
  4076b2:	9101      	str	r1, [sp, #4]
  4076b4:	f000 f880 	bl	4077b8 <__sinit>
  4076b8:	9901      	ldr	r1, [sp, #4]
  4076ba:	e7ef      	b.n	40769c <_fflush_r+0xc>

004076bc <_cleanup_r>:
  4076bc:	4901      	ldr	r1, [pc, #4]	; (4076c4 <_cleanup_r+0x8>)
  4076be:	f000 bbaf 	b.w	407e20 <_fwalk_reent>
  4076c2:	bf00      	nop
  4076c4:	004096cd 	.word	0x004096cd

004076c8 <__sinit.part.1>:
  4076c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4076cc:	4b35      	ldr	r3, [pc, #212]	; (4077a4 <__sinit.part.1+0xdc>)
  4076ce:	6845      	ldr	r5, [r0, #4]
  4076d0:	63c3      	str	r3, [r0, #60]	; 0x3c
  4076d2:	2400      	movs	r4, #0
  4076d4:	4607      	mov	r7, r0
  4076d6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4076da:	2304      	movs	r3, #4
  4076dc:	2103      	movs	r1, #3
  4076de:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4076e2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4076e6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4076ea:	b083      	sub	sp, #12
  4076ec:	602c      	str	r4, [r5, #0]
  4076ee:	606c      	str	r4, [r5, #4]
  4076f0:	60ac      	str	r4, [r5, #8]
  4076f2:	666c      	str	r4, [r5, #100]	; 0x64
  4076f4:	81ec      	strh	r4, [r5, #14]
  4076f6:	612c      	str	r4, [r5, #16]
  4076f8:	616c      	str	r4, [r5, #20]
  4076fa:	61ac      	str	r4, [r5, #24]
  4076fc:	81ab      	strh	r3, [r5, #12]
  4076fe:	4621      	mov	r1, r4
  407700:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  407704:	2208      	movs	r2, #8
  407706:	f7fc fb07 	bl	403d18 <memset>
  40770a:	68be      	ldr	r6, [r7, #8]
  40770c:	f8df b098 	ldr.w	fp, [pc, #152]	; 4077a8 <__sinit.part.1+0xe0>
  407710:	f8df a098 	ldr.w	sl, [pc, #152]	; 4077ac <__sinit.part.1+0xe4>
  407714:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4077b0 <__sinit.part.1+0xe8>
  407718:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4077b4 <__sinit.part.1+0xec>
  40771c:	f8c5 b020 	str.w	fp, [r5, #32]
  407720:	2301      	movs	r3, #1
  407722:	2209      	movs	r2, #9
  407724:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407728:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40772c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407730:	61ed      	str	r5, [r5, #28]
  407732:	4621      	mov	r1, r4
  407734:	81f3      	strh	r3, [r6, #14]
  407736:	81b2      	strh	r2, [r6, #12]
  407738:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40773c:	6034      	str	r4, [r6, #0]
  40773e:	6074      	str	r4, [r6, #4]
  407740:	60b4      	str	r4, [r6, #8]
  407742:	6674      	str	r4, [r6, #100]	; 0x64
  407744:	6134      	str	r4, [r6, #16]
  407746:	6174      	str	r4, [r6, #20]
  407748:	61b4      	str	r4, [r6, #24]
  40774a:	2208      	movs	r2, #8
  40774c:	9301      	str	r3, [sp, #4]
  40774e:	f7fc fae3 	bl	403d18 <memset>
  407752:	68fd      	ldr	r5, [r7, #12]
  407754:	61f6      	str	r6, [r6, #28]
  407756:	2012      	movs	r0, #18
  407758:	2202      	movs	r2, #2
  40775a:	f8c6 b020 	str.w	fp, [r6, #32]
  40775e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  407762:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  407766:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40776a:	4621      	mov	r1, r4
  40776c:	81a8      	strh	r0, [r5, #12]
  40776e:	81ea      	strh	r2, [r5, #14]
  407770:	602c      	str	r4, [r5, #0]
  407772:	606c      	str	r4, [r5, #4]
  407774:	60ac      	str	r4, [r5, #8]
  407776:	666c      	str	r4, [r5, #100]	; 0x64
  407778:	612c      	str	r4, [r5, #16]
  40777a:	616c      	str	r4, [r5, #20]
  40777c:	61ac      	str	r4, [r5, #24]
  40777e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  407782:	2208      	movs	r2, #8
  407784:	f7fc fac8 	bl	403d18 <memset>
  407788:	9b01      	ldr	r3, [sp, #4]
  40778a:	61ed      	str	r5, [r5, #28]
  40778c:	f8c5 b020 	str.w	fp, [r5, #32]
  407790:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407794:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407798:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40779c:	63bb      	str	r3, [r7, #56]	; 0x38
  40779e:	b003      	add	sp, #12
  4077a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4077a4:	004076bd 	.word	0x004076bd
  4077a8:	004091c5 	.word	0x004091c5
  4077ac:	004091e9 	.word	0x004091e9
  4077b0:	00409225 	.word	0x00409225
  4077b4:	00409245 	.word	0x00409245

004077b8 <__sinit>:
  4077b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4077ba:	b103      	cbz	r3, 4077be <__sinit+0x6>
  4077bc:	4770      	bx	lr
  4077be:	f7ff bf83 	b.w	4076c8 <__sinit.part.1>
  4077c2:	bf00      	nop

004077c4 <__sfp_lock_acquire>:
  4077c4:	4770      	bx	lr
  4077c6:	bf00      	nop

004077c8 <__sfp_lock_release>:
  4077c8:	4770      	bx	lr
  4077ca:	bf00      	nop

004077cc <__libc_fini_array>:
  4077cc:	b538      	push	{r3, r4, r5, lr}
  4077ce:	4d07      	ldr	r5, [pc, #28]	; (4077ec <__libc_fini_array+0x20>)
  4077d0:	4c07      	ldr	r4, [pc, #28]	; (4077f0 <__libc_fini_array+0x24>)
  4077d2:	1b2c      	subs	r4, r5, r4
  4077d4:	10a4      	asrs	r4, r4, #2
  4077d6:	d005      	beq.n	4077e4 <__libc_fini_array+0x18>
  4077d8:	3c01      	subs	r4, #1
  4077da:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4077de:	4798      	blx	r3
  4077e0:	2c00      	cmp	r4, #0
  4077e2:	d1f9      	bne.n	4077d8 <__libc_fini_array+0xc>
  4077e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4077e8:	f002 baea 	b.w	409dc0 <_fini>
  4077ec:	00409dd0 	.word	0x00409dd0
  4077f0:	00409dcc 	.word	0x00409dcc

004077f4 <__fputwc>:
  4077f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4077f8:	b082      	sub	sp, #8
  4077fa:	4680      	mov	r8, r0
  4077fc:	4689      	mov	r9, r1
  4077fe:	4614      	mov	r4, r2
  407800:	f000 fb3c 	bl	407e7c <__locale_mb_cur_max>
  407804:	2801      	cmp	r0, #1
  407806:	d033      	beq.n	407870 <__fputwc+0x7c>
  407808:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40780c:	464a      	mov	r2, r9
  40780e:	a901      	add	r1, sp, #4
  407810:	4640      	mov	r0, r8
  407812:	f001 fe79 	bl	409508 <_wcrtomb_r>
  407816:	f1b0 3fff 	cmp.w	r0, #4294967295
  40781a:	4682      	mov	sl, r0
  40781c:	d021      	beq.n	407862 <__fputwc+0x6e>
  40781e:	b388      	cbz	r0, 407884 <__fputwc+0x90>
  407820:	f89d 6004 	ldrb.w	r6, [sp, #4]
  407824:	2500      	movs	r5, #0
  407826:	e008      	b.n	40783a <__fputwc+0x46>
  407828:	6823      	ldr	r3, [r4, #0]
  40782a:	1c5a      	adds	r2, r3, #1
  40782c:	6022      	str	r2, [r4, #0]
  40782e:	701e      	strb	r6, [r3, #0]
  407830:	3501      	adds	r5, #1
  407832:	4555      	cmp	r5, sl
  407834:	d226      	bcs.n	407884 <__fputwc+0x90>
  407836:	ab01      	add	r3, sp, #4
  407838:	5d5e      	ldrb	r6, [r3, r5]
  40783a:	68a3      	ldr	r3, [r4, #8]
  40783c:	3b01      	subs	r3, #1
  40783e:	2b00      	cmp	r3, #0
  407840:	60a3      	str	r3, [r4, #8]
  407842:	daf1      	bge.n	407828 <__fputwc+0x34>
  407844:	69a7      	ldr	r7, [r4, #24]
  407846:	42bb      	cmp	r3, r7
  407848:	4631      	mov	r1, r6
  40784a:	4622      	mov	r2, r4
  40784c:	4640      	mov	r0, r8
  40784e:	db01      	blt.n	407854 <__fputwc+0x60>
  407850:	2e0a      	cmp	r6, #10
  407852:	d1e9      	bne.n	407828 <__fputwc+0x34>
  407854:	f001 fe02 	bl	40945c <__swbuf_r>
  407858:	1c43      	adds	r3, r0, #1
  40785a:	d1e9      	bne.n	407830 <__fputwc+0x3c>
  40785c:	b002      	add	sp, #8
  40785e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407862:	89a3      	ldrh	r3, [r4, #12]
  407864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407868:	81a3      	strh	r3, [r4, #12]
  40786a:	b002      	add	sp, #8
  40786c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407870:	f109 33ff 	add.w	r3, r9, #4294967295
  407874:	2bfe      	cmp	r3, #254	; 0xfe
  407876:	d8c7      	bhi.n	407808 <__fputwc+0x14>
  407878:	fa5f f689 	uxtb.w	r6, r9
  40787c:	4682      	mov	sl, r0
  40787e:	f88d 6004 	strb.w	r6, [sp, #4]
  407882:	e7cf      	b.n	407824 <__fputwc+0x30>
  407884:	4648      	mov	r0, r9
  407886:	b002      	add	sp, #8
  407888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040788c <_fputwc_r>:
  40788c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  407890:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  407894:	d10a      	bne.n	4078ac <_fputwc_r+0x20>
  407896:	b410      	push	{r4}
  407898:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40789a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40789e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4078a2:	6654      	str	r4, [r2, #100]	; 0x64
  4078a4:	8193      	strh	r3, [r2, #12]
  4078a6:	bc10      	pop	{r4}
  4078a8:	f7ff bfa4 	b.w	4077f4 <__fputwc>
  4078ac:	f7ff bfa2 	b.w	4077f4 <__fputwc>

004078b0 <_malloc_trim_r>:
  4078b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4078b2:	4f23      	ldr	r7, [pc, #140]	; (407940 <_malloc_trim_r+0x90>)
  4078b4:	460c      	mov	r4, r1
  4078b6:	4606      	mov	r6, r0
  4078b8:	f000 ff70 	bl	40879c <__malloc_lock>
  4078bc:	68bb      	ldr	r3, [r7, #8]
  4078be:	685d      	ldr	r5, [r3, #4]
  4078c0:	f025 0503 	bic.w	r5, r5, #3
  4078c4:	1b29      	subs	r1, r5, r4
  4078c6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4078ca:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4078ce:	f021 010f 	bic.w	r1, r1, #15
  4078d2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4078d6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4078da:	db07      	blt.n	4078ec <_malloc_trim_r+0x3c>
  4078dc:	2100      	movs	r1, #0
  4078de:	4630      	mov	r0, r6
  4078e0:	f001 fc5e 	bl	4091a0 <_sbrk_r>
  4078e4:	68bb      	ldr	r3, [r7, #8]
  4078e6:	442b      	add	r3, r5
  4078e8:	4298      	cmp	r0, r3
  4078ea:	d004      	beq.n	4078f6 <_malloc_trim_r+0x46>
  4078ec:	4630      	mov	r0, r6
  4078ee:	f000 ff57 	bl	4087a0 <__malloc_unlock>
  4078f2:	2000      	movs	r0, #0
  4078f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4078f6:	4261      	negs	r1, r4
  4078f8:	4630      	mov	r0, r6
  4078fa:	f001 fc51 	bl	4091a0 <_sbrk_r>
  4078fe:	3001      	adds	r0, #1
  407900:	d00d      	beq.n	40791e <_malloc_trim_r+0x6e>
  407902:	4b10      	ldr	r3, [pc, #64]	; (407944 <_malloc_trim_r+0x94>)
  407904:	68ba      	ldr	r2, [r7, #8]
  407906:	6819      	ldr	r1, [r3, #0]
  407908:	1b2d      	subs	r5, r5, r4
  40790a:	f045 0501 	orr.w	r5, r5, #1
  40790e:	4630      	mov	r0, r6
  407910:	1b09      	subs	r1, r1, r4
  407912:	6055      	str	r5, [r2, #4]
  407914:	6019      	str	r1, [r3, #0]
  407916:	f000 ff43 	bl	4087a0 <__malloc_unlock>
  40791a:	2001      	movs	r0, #1
  40791c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40791e:	2100      	movs	r1, #0
  407920:	4630      	mov	r0, r6
  407922:	f001 fc3d 	bl	4091a0 <_sbrk_r>
  407926:	68ba      	ldr	r2, [r7, #8]
  407928:	1a83      	subs	r3, r0, r2
  40792a:	2b0f      	cmp	r3, #15
  40792c:	ddde      	ble.n	4078ec <_malloc_trim_r+0x3c>
  40792e:	4c06      	ldr	r4, [pc, #24]	; (407948 <_malloc_trim_r+0x98>)
  407930:	4904      	ldr	r1, [pc, #16]	; (407944 <_malloc_trim_r+0x94>)
  407932:	6824      	ldr	r4, [r4, #0]
  407934:	f043 0301 	orr.w	r3, r3, #1
  407938:	1b00      	subs	r0, r0, r4
  40793a:	6053      	str	r3, [r2, #4]
  40793c:	6008      	str	r0, [r1, #0]
  40793e:	e7d5      	b.n	4078ec <_malloc_trim_r+0x3c>
  407940:	20400498 	.word	0x20400498
  407944:	20400950 	.word	0x20400950
  407948:	204008a4 	.word	0x204008a4

0040794c <_free_r>:
  40794c:	2900      	cmp	r1, #0
  40794e:	d045      	beq.n	4079dc <_free_r+0x90>
  407950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407954:	460d      	mov	r5, r1
  407956:	4680      	mov	r8, r0
  407958:	f000 ff20 	bl	40879c <__malloc_lock>
  40795c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407960:	496a      	ldr	r1, [pc, #424]	; (407b0c <_free_r+0x1c0>)
  407962:	f027 0301 	bic.w	r3, r7, #1
  407966:	f1a5 0408 	sub.w	r4, r5, #8
  40796a:	18e2      	adds	r2, r4, r3
  40796c:	688e      	ldr	r6, [r1, #8]
  40796e:	6850      	ldr	r0, [r2, #4]
  407970:	42b2      	cmp	r2, r6
  407972:	f020 0003 	bic.w	r0, r0, #3
  407976:	d062      	beq.n	407a3e <_free_r+0xf2>
  407978:	07fe      	lsls	r6, r7, #31
  40797a:	6050      	str	r0, [r2, #4]
  40797c:	d40b      	bmi.n	407996 <_free_r+0x4a>
  40797e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407982:	1be4      	subs	r4, r4, r7
  407984:	f101 0e08 	add.w	lr, r1, #8
  407988:	68a5      	ldr	r5, [r4, #8]
  40798a:	4575      	cmp	r5, lr
  40798c:	443b      	add	r3, r7
  40798e:	d06f      	beq.n	407a70 <_free_r+0x124>
  407990:	68e7      	ldr	r7, [r4, #12]
  407992:	60ef      	str	r7, [r5, #12]
  407994:	60bd      	str	r5, [r7, #8]
  407996:	1815      	adds	r5, r2, r0
  407998:	686d      	ldr	r5, [r5, #4]
  40799a:	07ed      	lsls	r5, r5, #31
  40799c:	d542      	bpl.n	407a24 <_free_r+0xd8>
  40799e:	f043 0201 	orr.w	r2, r3, #1
  4079a2:	6062      	str	r2, [r4, #4]
  4079a4:	50e3      	str	r3, [r4, r3]
  4079a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4079aa:	d218      	bcs.n	4079de <_free_r+0x92>
  4079ac:	08db      	lsrs	r3, r3, #3
  4079ae:	1c5a      	adds	r2, r3, #1
  4079b0:	684d      	ldr	r5, [r1, #4]
  4079b2:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  4079b6:	60a7      	str	r7, [r4, #8]
  4079b8:	2001      	movs	r0, #1
  4079ba:	109b      	asrs	r3, r3, #2
  4079bc:	fa00 f303 	lsl.w	r3, r0, r3
  4079c0:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  4079c4:	431d      	orrs	r5, r3
  4079c6:	3808      	subs	r0, #8
  4079c8:	60e0      	str	r0, [r4, #12]
  4079ca:	604d      	str	r5, [r1, #4]
  4079cc:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  4079d0:	60fc      	str	r4, [r7, #12]
  4079d2:	4640      	mov	r0, r8
  4079d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4079d8:	f000 bee2 	b.w	4087a0 <__malloc_unlock>
  4079dc:	4770      	bx	lr
  4079de:	0a5a      	lsrs	r2, r3, #9
  4079e0:	2a04      	cmp	r2, #4
  4079e2:	d853      	bhi.n	407a8c <_free_r+0x140>
  4079e4:	099a      	lsrs	r2, r3, #6
  4079e6:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4079ea:	007f      	lsls	r7, r7, #1
  4079ec:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4079f0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4079f4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4079f8:	4944      	ldr	r1, [pc, #272]	; (407b0c <_free_r+0x1c0>)
  4079fa:	3808      	subs	r0, #8
  4079fc:	4290      	cmp	r0, r2
  4079fe:	d04d      	beq.n	407a9c <_free_r+0x150>
  407a00:	6851      	ldr	r1, [r2, #4]
  407a02:	f021 0103 	bic.w	r1, r1, #3
  407a06:	428b      	cmp	r3, r1
  407a08:	d202      	bcs.n	407a10 <_free_r+0xc4>
  407a0a:	6892      	ldr	r2, [r2, #8]
  407a0c:	4290      	cmp	r0, r2
  407a0e:	d1f7      	bne.n	407a00 <_free_r+0xb4>
  407a10:	68d0      	ldr	r0, [r2, #12]
  407a12:	60e0      	str	r0, [r4, #12]
  407a14:	60a2      	str	r2, [r4, #8]
  407a16:	6084      	str	r4, [r0, #8]
  407a18:	60d4      	str	r4, [r2, #12]
  407a1a:	4640      	mov	r0, r8
  407a1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407a20:	f000 bebe 	b.w	4087a0 <__malloc_unlock>
  407a24:	6895      	ldr	r5, [r2, #8]
  407a26:	4f3a      	ldr	r7, [pc, #232]	; (407b10 <_free_r+0x1c4>)
  407a28:	42bd      	cmp	r5, r7
  407a2a:	4403      	add	r3, r0
  407a2c:	d03f      	beq.n	407aae <_free_r+0x162>
  407a2e:	68d0      	ldr	r0, [r2, #12]
  407a30:	60e8      	str	r0, [r5, #12]
  407a32:	f043 0201 	orr.w	r2, r3, #1
  407a36:	6085      	str	r5, [r0, #8]
  407a38:	6062      	str	r2, [r4, #4]
  407a3a:	50e3      	str	r3, [r4, r3]
  407a3c:	e7b3      	b.n	4079a6 <_free_r+0x5a>
  407a3e:	07ff      	lsls	r7, r7, #31
  407a40:	4403      	add	r3, r0
  407a42:	d407      	bmi.n	407a54 <_free_r+0x108>
  407a44:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407a48:	1aa4      	subs	r4, r4, r2
  407a4a:	4413      	add	r3, r2
  407a4c:	68a0      	ldr	r0, [r4, #8]
  407a4e:	68e2      	ldr	r2, [r4, #12]
  407a50:	60c2      	str	r2, [r0, #12]
  407a52:	6090      	str	r0, [r2, #8]
  407a54:	4a2f      	ldr	r2, [pc, #188]	; (407b14 <_free_r+0x1c8>)
  407a56:	6812      	ldr	r2, [r2, #0]
  407a58:	f043 0001 	orr.w	r0, r3, #1
  407a5c:	4293      	cmp	r3, r2
  407a5e:	6060      	str	r0, [r4, #4]
  407a60:	608c      	str	r4, [r1, #8]
  407a62:	d3b6      	bcc.n	4079d2 <_free_r+0x86>
  407a64:	4b2c      	ldr	r3, [pc, #176]	; (407b18 <_free_r+0x1cc>)
  407a66:	4640      	mov	r0, r8
  407a68:	6819      	ldr	r1, [r3, #0]
  407a6a:	f7ff ff21 	bl	4078b0 <_malloc_trim_r>
  407a6e:	e7b0      	b.n	4079d2 <_free_r+0x86>
  407a70:	1811      	adds	r1, r2, r0
  407a72:	6849      	ldr	r1, [r1, #4]
  407a74:	07c9      	lsls	r1, r1, #31
  407a76:	d444      	bmi.n	407b02 <_free_r+0x1b6>
  407a78:	6891      	ldr	r1, [r2, #8]
  407a7a:	68d2      	ldr	r2, [r2, #12]
  407a7c:	60ca      	str	r2, [r1, #12]
  407a7e:	4403      	add	r3, r0
  407a80:	f043 0001 	orr.w	r0, r3, #1
  407a84:	6091      	str	r1, [r2, #8]
  407a86:	6060      	str	r0, [r4, #4]
  407a88:	50e3      	str	r3, [r4, r3]
  407a8a:	e7a2      	b.n	4079d2 <_free_r+0x86>
  407a8c:	2a14      	cmp	r2, #20
  407a8e:	d817      	bhi.n	407ac0 <_free_r+0x174>
  407a90:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407a94:	007f      	lsls	r7, r7, #1
  407a96:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  407a9a:	e7a9      	b.n	4079f0 <_free_r+0xa4>
  407a9c:	10aa      	asrs	r2, r5, #2
  407a9e:	684b      	ldr	r3, [r1, #4]
  407aa0:	2501      	movs	r5, #1
  407aa2:	fa05 f202 	lsl.w	r2, r5, r2
  407aa6:	4313      	orrs	r3, r2
  407aa8:	604b      	str	r3, [r1, #4]
  407aaa:	4602      	mov	r2, r0
  407aac:	e7b1      	b.n	407a12 <_free_r+0xc6>
  407aae:	f043 0201 	orr.w	r2, r3, #1
  407ab2:	614c      	str	r4, [r1, #20]
  407ab4:	610c      	str	r4, [r1, #16]
  407ab6:	60e5      	str	r5, [r4, #12]
  407ab8:	60a5      	str	r5, [r4, #8]
  407aba:	6062      	str	r2, [r4, #4]
  407abc:	50e3      	str	r3, [r4, r3]
  407abe:	e788      	b.n	4079d2 <_free_r+0x86>
  407ac0:	2a54      	cmp	r2, #84	; 0x54
  407ac2:	d806      	bhi.n	407ad2 <_free_r+0x186>
  407ac4:	0b1a      	lsrs	r2, r3, #12
  407ac6:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407aca:	007f      	lsls	r7, r7, #1
  407acc:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  407ad0:	e78e      	b.n	4079f0 <_free_r+0xa4>
  407ad2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407ad6:	d806      	bhi.n	407ae6 <_free_r+0x19a>
  407ad8:	0bda      	lsrs	r2, r3, #15
  407ada:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407ade:	007f      	lsls	r7, r7, #1
  407ae0:	f102 0577 	add.w	r5, r2, #119	; 0x77
  407ae4:	e784      	b.n	4079f0 <_free_r+0xa4>
  407ae6:	f240 5054 	movw	r0, #1364	; 0x554
  407aea:	4282      	cmp	r2, r0
  407aec:	d806      	bhi.n	407afc <_free_r+0x1b0>
  407aee:	0c9a      	lsrs	r2, r3, #18
  407af0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  407af4:	007f      	lsls	r7, r7, #1
  407af6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407afa:	e779      	b.n	4079f0 <_free_r+0xa4>
  407afc:	27fe      	movs	r7, #254	; 0xfe
  407afe:	257e      	movs	r5, #126	; 0x7e
  407b00:	e776      	b.n	4079f0 <_free_r+0xa4>
  407b02:	f043 0201 	orr.w	r2, r3, #1
  407b06:	6062      	str	r2, [r4, #4]
  407b08:	50e3      	str	r3, [r4, r3]
  407b0a:	e762      	b.n	4079d2 <_free_r+0x86>
  407b0c:	20400498 	.word	0x20400498
  407b10:	204004a0 	.word	0x204004a0
  407b14:	204008a0 	.word	0x204008a0
  407b18:	2040094c 	.word	0x2040094c

00407b1c <__sfvwrite_r>:
  407b1c:	6893      	ldr	r3, [r2, #8]
  407b1e:	2b00      	cmp	r3, #0
  407b20:	d076      	beq.n	407c10 <__sfvwrite_r+0xf4>
  407b22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407b26:	898b      	ldrh	r3, [r1, #12]
  407b28:	b085      	sub	sp, #20
  407b2a:	460c      	mov	r4, r1
  407b2c:	0719      	lsls	r1, r3, #28
  407b2e:	9001      	str	r0, [sp, #4]
  407b30:	4616      	mov	r6, r2
  407b32:	d529      	bpl.n	407b88 <__sfvwrite_r+0x6c>
  407b34:	6922      	ldr	r2, [r4, #16]
  407b36:	b33a      	cbz	r2, 407b88 <__sfvwrite_r+0x6c>
  407b38:	f003 0802 	and.w	r8, r3, #2
  407b3c:	fa1f f088 	uxth.w	r0, r8
  407b40:	6835      	ldr	r5, [r6, #0]
  407b42:	2800      	cmp	r0, #0
  407b44:	d02f      	beq.n	407ba6 <__sfvwrite_r+0x8a>
  407b46:	f04f 0900 	mov.w	r9, #0
  407b4a:	4fb4      	ldr	r7, [pc, #720]	; (407e1c <__sfvwrite_r+0x300>)
  407b4c:	46c8      	mov	r8, r9
  407b4e:	46b2      	mov	sl, r6
  407b50:	45b8      	cmp	r8, r7
  407b52:	4643      	mov	r3, r8
  407b54:	464a      	mov	r2, r9
  407b56:	bf28      	it	cs
  407b58:	463b      	movcs	r3, r7
  407b5a:	9801      	ldr	r0, [sp, #4]
  407b5c:	f1b8 0f00 	cmp.w	r8, #0
  407b60:	d050      	beq.n	407c04 <__sfvwrite_r+0xe8>
  407b62:	69e1      	ldr	r1, [r4, #28]
  407b64:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407b66:	47b0      	blx	r6
  407b68:	2800      	cmp	r0, #0
  407b6a:	dd71      	ble.n	407c50 <__sfvwrite_r+0x134>
  407b6c:	f8da 3008 	ldr.w	r3, [sl, #8]
  407b70:	1a1b      	subs	r3, r3, r0
  407b72:	4481      	add	r9, r0
  407b74:	ebc0 0808 	rsb	r8, r0, r8
  407b78:	f8ca 3008 	str.w	r3, [sl, #8]
  407b7c:	2b00      	cmp	r3, #0
  407b7e:	d1e7      	bne.n	407b50 <__sfvwrite_r+0x34>
  407b80:	2000      	movs	r0, #0
  407b82:	b005      	add	sp, #20
  407b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407b88:	4621      	mov	r1, r4
  407b8a:	9801      	ldr	r0, [sp, #4]
  407b8c:	f7fe fca6 	bl	4064dc <__swsetup_r>
  407b90:	2800      	cmp	r0, #0
  407b92:	f040 813a 	bne.w	407e0a <__sfvwrite_r+0x2ee>
  407b96:	89a3      	ldrh	r3, [r4, #12]
  407b98:	6835      	ldr	r5, [r6, #0]
  407b9a:	f003 0802 	and.w	r8, r3, #2
  407b9e:	fa1f f088 	uxth.w	r0, r8
  407ba2:	2800      	cmp	r0, #0
  407ba4:	d1cf      	bne.n	407b46 <__sfvwrite_r+0x2a>
  407ba6:	f013 0901 	ands.w	r9, r3, #1
  407baa:	d15b      	bne.n	407c64 <__sfvwrite_r+0x148>
  407bac:	464f      	mov	r7, r9
  407bae:	9602      	str	r6, [sp, #8]
  407bb0:	b31f      	cbz	r7, 407bfa <__sfvwrite_r+0xde>
  407bb2:	059a      	lsls	r2, r3, #22
  407bb4:	f8d4 8008 	ldr.w	r8, [r4, #8]
  407bb8:	d52c      	bpl.n	407c14 <__sfvwrite_r+0xf8>
  407bba:	4547      	cmp	r7, r8
  407bbc:	46c2      	mov	sl, r8
  407bbe:	f0c0 80a4 	bcc.w	407d0a <__sfvwrite_r+0x1ee>
  407bc2:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407bc6:	f040 80b1 	bne.w	407d2c <__sfvwrite_r+0x210>
  407bca:	6820      	ldr	r0, [r4, #0]
  407bcc:	4652      	mov	r2, sl
  407bce:	4649      	mov	r1, r9
  407bd0:	f000 fd80 	bl	4086d4 <memmove>
  407bd4:	68a0      	ldr	r0, [r4, #8]
  407bd6:	6823      	ldr	r3, [r4, #0]
  407bd8:	ebc8 0000 	rsb	r0, r8, r0
  407bdc:	4453      	add	r3, sl
  407bde:	60a0      	str	r0, [r4, #8]
  407be0:	6023      	str	r3, [r4, #0]
  407be2:	4638      	mov	r0, r7
  407be4:	9a02      	ldr	r2, [sp, #8]
  407be6:	6893      	ldr	r3, [r2, #8]
  407be8:	1a1b      	subs	r3, r3, r0
  407bea:	4481      	add	r9, r0
  407bec:	1a3f      	subs	r7, r7, r0
  407bee:	6093      	str	r3, [r2, #8]
  407bf0:	2b00      	cmp	r3, #0
  407bf2:	d0c5      	beq.n	407b80 <__sfvwrite_r+0x64>
  407bf4:	89a3      	ldrh	r3, [r4, #12]
  407bf6:	2f00      	cmp	r7, #0
  407bf8:	d1db      	bne.n	407bb2 <__sfvwrite_r+0x96>
  407bfa:	f8d5 9000 	ldr.w	r9, [r5]
  407bfe:	686f      	ldr	r7, [r5, #4]
  407c00:	3508      	adds	r5, #8
  407c02:	e7d5      	b.n	407bb0 <__sfvwrite_r+0x94>
  407c04:	f8d5 9000 	ldr.w	r9, [r5]
  407c08:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407c0c:	3508      	adds	r5, #8
  407c0e:	e79f      	b.n	407b50 <__sfvwrite_r+0x34>
  407c10:	2000      	movs	r0, #0
  407c12:	4770      	bx	lr
  407c14:	6820      	ldr	r0, [r4, #0]
  407c16:	6923      	ldr	r3, [r4, #16]
  407c18:	4298      	cmp	r0, r3
  407c1a:	d803      	bhi.n	407c24 <__sfvwrite_r+0x108>
  407c1c:	6961      	ldr	r1, [r4, #20]
  407c1e:	428f      	cmp	r7, r1
  407c20:	f080 80b7 	bcs.w	407d92 <__sfvwrite_r+0x276>
  407c24:	45b8      	cmp	r8, r7
  407c26:	bf28      	it	cs
  407c28:	46b8      	movcs	r8, r7
  407c2a:	4642      	mov	r2, r8
  407c2c:	4649      	mov	r1, r9
  407c2e:	f000 fd51 	bl	4086d4 <memmove>
  407c32:	68a3      	ldr	r3, [r4, #8]
  407c34:	6822      	ldr	r2, [r4, #0]
  407c36:	ebc8 0303 	rsb	r3, r8, r3
  407c3a:	4442      	add	r2, r8
  407c3c:	60a3      	str	r3, [r4, #8]
  407c3e:	6022      	str	r2, [r4, #0]
  407c40:	2b00      	cmp	r3, #0
  407c42:	d149      	bne.n	407cd8 <__sfvwrite_r+0x1bc>
  407c44:	4621      	mov	r1, r4
  407c46:	9801      	ldr	r0, [sp, #4]
  407c48:	f7ff fd22 	bl	407690 <_fflush_r>
  407c4c:	2800      	cmp	r0, #0
  407c4e:	d043      	beq.n	407cd8 <__sfvwrite_r+0x1bc>
  407c50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407c54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407c58:	f04f 30ff 	mov.w	r0, #4294967295
  407c5c:	81a3      	strh	r3, [r4, #12]
  407c5e:	b005      	add	sp, #20
  407c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c64:	4680      	mov	r8, r0
  407c66:	9002      	str	r0, [sp, #8]
  407c68:	4682      	mov	sl, r0
  407c6a:	4681      	mov	r9, r0
  407c6c:	f1b9 0f00 	cmp.w	r9, #0
  407c70:	d02a      	beq.n	407cc8 <__sfvwrite_r+0x1ac>
  407c72:	9b02      	ldr	r3, [sp, #8]
  407c74:	2b00      	cmp	r3, #0
  407c76:	d04c      	beq.n	407d12 <__sfvwrite_r+0x1f6>
  407c78:	6820      	ldr	r0, [r4, #0]
  407c7a:	6923      	ldr	r3, [r4, #16]
  407c7c:	6962      	ldr	r2, [r4, #20]
  407c7e:	45c8      	cmp	r8, r9
  407c80:	46c3      	mov	fp, r8
  407c82:	bf28      	it	cs
  407c84:	46cb      	movcs	fp, r9
  407c86:	4298      	cmp	r0, r3
  407c88:	465f      	mov	r7, fp
  407c8a:	d904      	bls.n	407c96 <__sfvwrite_r+0x17a>
  407c8c:	68a3      	ldr	r3, [r4, #8]
  407c8e:	4413      	add	r3, r2
  407c90:	459b      	cmp	fp, r3
  407c92:	f300 8090 	bgt.w	407db6 <__sfvwrite_r+0x29a>
  407c96:	4593      	cmp	fp, r2
  407c98:	db20      	blt.n	407cdc <__sfvwrite_r+0x1c0>
  407c9a:	4613      	mov	r3, r2
  407c9c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407c9e:	69e1      	ldr	r1, [r4, #28]
  407ca0:	9801      	ldr	r0, [sp, #4]
  407ca2:	4652      	mov	r2, sl
  407ca4:	47b8      	blx	r7
  407ca6:	1e07      	subs	r7, r0, #0
  407ca8:	ddd2      	ble.n	407c50 <__sfvwrite_r+0x134>
  407caa:	ebb8 0807 	subs.w	r8, r8, r7
  407cae:	d023      	beq.n	407cf8 <__sfvwrite_r+0x1dc>
  407cb0:	68b3      	ldr	r3, [r6, #8]
  407cb2:	1bdb      	subs	r3, r3, r7
  407cb4:	44ba      	add	sl, r7
  407cb6:	ebc7 0909 	rsb	r9, r7, r9
  407cba:	60b3      	str	r3, [r6, #8]
  407cbc:	2b00      	cmp	r3, #0
  407cbe:	f43f af5f 	beq.w	407b80 <__sfvwrite_r+0x64>
  407cc2:	f1b9 0f00 	cmp.w	r9, #0
  407cc6:	d1d4      	bne.n	407c72 <__sfvwrite_r+0x156>
  407cc8:	2300      	movs	r3, #0
  407cca:	f8d5 a000 	ldr.w	sl, [r5]
  407cce:	f8d5 9004 	ldr.w	r9, [r5, #4]
  407cd2:	9302      	str	r3, [sp, #8]
  407cd4:	3508      	adds	r5, #8
  407cd6:	e7c9      	b.n	407c6c <__sfvwrite_r+0x150>
  407cd8:	4640      	mov	r0, r8
  407cda:	e783      	b.n	407be4 <__sfvwrite_r+0xc8>
  407cdc:	465a      	mov	r2, fp
  407cde:	4651      	mov	r1, sl
  407ce0:	f000 fcf8 	bl	4086d4 <memmove>
  407ce4:	68a2      	ldr	r2, [r4, #8]
  407ce6:	6823      	ldr	r3, [r4, #0]
  407ce8:	ebcb 0202 	rsb	r2, fp, r2
  407cec:	445b      	add	r3, fp
  407cee:	ebb8 0807 	subs.w	r8, r8, r7
  407cf2:	60a2      	str	r2, [r4, #8]
  407cf4:	6023      	str	r3, [r4, #0]
  407cf6:	d1db      	bne.n	407cb0 <__sfvwrite_r+0x194>
  407cf8:	4621      	mov	r1, r4
  407cfa:	9801      	ldr	r0, [sp, #4]
  407cfc:	f7ff fcc8 	bl	407690 <_fflush_r>
  407d00:	2800      	cmp	r0, #0
  407d02:	d1a5      	bne.n	407c50 <__sfvwrite_r+0x134>
  407d04:	f8cd 8008 	str.w	r8, [sp, #8]
  407d08:	e7d2      	b.n	407cb0 <__sfvwrite_r+0x194>
  407d0a:	6820      	ldr	r0, [r4, #0]
  407d0c:	46b8      	mov	r8, r7
  407d0e:	46ba      	mov	sl, r7
  407d10:	e75c      	b.n	407bcc <__sfvwrite_r+0xb0>
  407d12:	464a      	mov	r2, r9
  407d14:	210a      	movs	r1, #10
  407d16:	4650      	mov	r0, sl
  407d18:	f000 fbf2 	bl	408500 <memchr>
  407d1c:	2800      	cmp	r0, #0
  407d1e:	d06f      	beq.n	407e00 <__sfvwrite_r+0x2e4>
  407d20:	3001      	adds	r0, #1
  407d22:	2301      	movs	r3, #1
  407d24:	ebca 0800 	rsb	r8, sl, r0
  407d28:	9302      	str	r3, [sp, #8]
  407d2a:	e7a5      	b.n	407c78 <__sfvwrite_r+0x15c>
  407d2c:	6962      	ldr	r2, [r4, #20]
  407d2e:	6820      	ldr	r0, [r4, #0]
  407d30:	6921      	ldr	r1, [r4, #16]
  407d32:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  407d36:	ebc1 0a00 	rsb	sl, r1, r0
  407d3a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  407d3e:	f10a 0001 	add.w	r0, sl, #1
  407d42:	ea4f 0868 	mov.w	r8, r8, asr #1
  407d46:	4438      	add	r0, r7
  407d48:	4540      	cmp	r0, r8
  407d4a:	4642      	mov	r2, r8
  407d4c:	bf84      	itt	hi
  407d4e:	4680      	movhi	r8, r0
  407d50:	4642      	movhi	r2, r8
  407d52:	055b      	lsls	r3, r3, #21
  407d54:	d542      	bpl.n	407ddc <__sfvwrite_r+0x2c0>
  407d56:	4611      	mov	r1, r2
  407d58:	9801      	ldr	r0, [sp, #4]
  407d5a:	f000 f915 	bl	407f88 <_malloc_r>
  407d5e:	4683      	mov	fp, r0
  407d60:	2800      	cmp	r0, #0
  407d62:	d055      	beq.n	407e10 <__sfvwrite_r+0x2f4>
  407d64:	4652      	mov	r2, sl
  407d66:	6921      	ldr	r1, [r4, #16]
  407d68:	f000 fc1a 	bl	4085a0 <memcpy>
  407d6c:	89a3      	ldrh	r3, [r4, #12]
  407d6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  407d72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407d76:	81a3      	strh	r3, [r4, #12]
  407d78:	ebca 0308 	rsb	r3, sl, r8
  407d7c:	eb0b 000a 	add.w	r0, fp, sl
  407d80:	f8c4 8014 	str.w	r8, [r4, #20]
  407d84:	f8c4 b010 	str.w	fp, [r4, #16]
  407d88:	6020      	str	r0, [r4, #0]
  407d8a:	60a3      	str	r3, [r4, #8]
  407d8c:	46b8      	mov	r8, r7
  407d8e:	46ba      	mov	sl, r7
  407d90:	e71c      	b.n	407bcc <__sfvwrite_r+0xb0>
  407d92:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  407d96:	42bb      	cmp	r3, r7
  407d98:	bf28      	it	cs
  407d9a:	463b      	movcs	r3, r7
  407d9c:	464a      	mov	r2, r9
  407d9e:	fb93 f3f1 	sdiv	r3, r3, r1
  407da2:	9801      	ldr	r0, [sp, #4]
  407da4:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407da6:	fb01 f303 	mul.w	r3, r1, r3
  407daa:	69e1      	ldr	r1, [r4, #28]
  407dac:	47b0      	blx	r6
  407dae:	2800      	cmp	r0, #0
  407db0:	f73f af18 	bgt.w	407be4 <__sfvwrite_r+0xc8>
  407db4:	e74c      	b.n	407c50 <__sfvwrite_r+0x134>
  407db6:	461a      	mov	r2, r3
  407db8:	4651      	mov	r1, sl
  407dba:	9303      	str	r3, [sp, #12]
  407dbc:	f000 fc8a 	bl	4086d4 <memmove>
  407dc0:	6822      	ldr	r2, [r4, #0]
  407dc2:	9b03      	ldr	r3, [sp, #12]
  407dc4:	9801      	ldr	r0, [sp, #4]
  407dc6:	441a      	add	r2, r3
  407dc8:	6022      	str	r2, [r4, #0]
  407dca:	4621      	mov	r1, r4
  407dcc:	f7ff fc60 	bl	407690 <_fflush_r>
  407dd0:	9b03      	ldr	r3, [sp, #12]
  407dd2:	2800      	cmp	r0, #0
  407dd4:	f47f af3c 	bne.w	407c50 <__sfvwrite_r+0x134>
  407dd8:	461f      	mov	r7, r3
  407dda:	e766      	b.n	407caa <__sfvwrite_r+0x18e>
  407ddc:	9801      	ldr	r0, [sp, #4]
  407dde:	f000 ffef 	bl	408dc0 <_realloc_r>
  407de2:	4683      	mov	fp, r0
  407de4:	2800      	cmp	r0, #0
  407de6:	d1c7      	bne.n	407d78 <__sfvwrite_r+0x25c>
  407de8:	9d01      	ldr	r5, [sp, #4]
  407dea:	6921      	ldr	r1, [r4, #16]
  407dec:	4628      	mov	r0, r5
  407dee:	f7ff fdad 	bl	40794c <_free_r>
  407df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407df6:	220c      	movs	r2, #12
  407df8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  407dfc:	602a      	str	r2, [r5, #0]
  407dfe:	e729      	b.n	407c54 <__sfvwrite_r+0x138>
  407e00:	2301      	movs	r3, #1
  407e02:	f109 0801 	add.w	r8, r9, #1
  407e06:	9302      	str	r3, [sp, #8]
  407e08:	e736      	b.n	407c78 <__sfvwrite_r+0x15c>
  407e0a:	f04f 30ff 	mov.w	r0, #4294967295
  407e0e:	e6b8      	b.n	407b82 <__sfvwrite_r+0x66>
  407e10:	9a01      	ldr	r2, [sp, #4]
  407e12:	230c      	movs	r3, #12
  407e14:	6013      	str	r3, [r2, #0]
  407e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407e1a:	e71b      	b.n	407c54 <__sfvwrite_r+0x138>
  407e1c:	7ffffc00 	.word	0x7ffffc00

00407e20 <_fwalk_reent>:
  407e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407e24:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407e28:	d01f      	beq.n	407e6a <_fwalk_reent+0x4a>
  407e2a:	4688      	mov	r8, r1
  407e2c:	4606      	mov	r6, r0
  407e2e:	f04f 0900 	mov.w	r9, #0
  407e32:	687d      	ldr	r5, [r7, #4]
  407e34:	68bc      	ldr	r4, [r7, #8]
  407e36:	3d01      	subs	r5, #1
  407e38:	d411      	bmi.n	407e5e <_fwalk_reent+0x3e>
  407e3a:	89a3      	ldrh	r3, [r4, #12]
  407e3c:	2b01      	cmp	r3, #1
  407e3e:	f105 35ff 	add.w	r5, r5, #4294967295
  407e42:	d908      	bls.n	407e56 <_fwalk_reent+0x36>
  407e44:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407e48:	3301      	adds	r3, #1
  407e4a:	4621      	mov	r1, r4
  407e4c:	4630      	mov	r0, r6
  407e4e:	d002      	beq.n	407e56 <_fwalk_reent+0x36>
  407e50:	47c0      	blx	r8
  407e52:	ea49 0900 	orr.w	r9, r9, r0
  407e56:	1c6b      	adds	r3, r5, #1
  407e58:	f104 0468 	add.w	r4, r4, #104	; 0x68
  407e5c:	d1ed      	bne.n	407e3a <_fwalk_reent+0x1a>
  407e5e:	683f      	ldr	r7, [r7, #0]
  407e60:	2f00      	cmp	r7, #0
  407e62:	d1e6      	bne.n	407e32 <_fwalk_reent+0x12>
  407e64:	4648      	mov	r0, r9
  407e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407e6a:	46b9      	mov	r9, r7
  407e6c:	4648      	mov	r0, r9
  407e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407e72:	bf00      	nop

00407e74 <__locale_charset>:
  407e74:	4800      	ldr	r0, [pc, #0]	; (407e78 <__locale_charset+0x4>)
  407e76:	4770      	bx	lr
  407e78:	20400474 	.word	0x20400474

00407e7c <__locale_mb_cur_max>:
  407e7c:	4b01      	ldr	r3, [pc, #4]	; (407e84 <__locale_mb_cur_max+0x8>)
  407e7e:	6818      	ldr	r0, [r3, #0]
  407e80:	4770      	bx	lr
  407e82:	bf00      	nop
  407e84:	20400494 	.word	0x20400494

00407e88 <_localeconv_r>:
  407e88:	4800      	ldr	r0, [pc, #0]	; (407e8c <_localeconv_r+0x4>)
  407e8a:	4770      	bx	lr
  407e8c:	2040043c 	.word	0x2040043c

00407e90 <__swhatbuf_r>:
  407e90:	b570      	push	{r4, r5, r6, lr}
  407e92:	460d      	mov	r5, r1
  407e94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407e98:	2900      	cmp	r1, #0
  407e9a:	b090      	sub	sp, #64	; 0x40
  407e9c:	4614      	mov	r4, r2
  407e9e:	461e      	mov	r6, r3
  407ea0:	db14      	blt.n	407ecc <__swhatbuf_r+0x3c>
  407ea2:	aa01      	add	r2, sp, #4
  407ea4:	f001 fc54 	bl	409750 <_fstat_r>
  407ea8:	2800      	cmp	r0, #0
  407eaa:	db0f      	blt.n	407ecc <__swhatbuf_r+0x3c>
  407eac:	9a02      	ldr	r2, [sp, #8]
  407eae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  407eb2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  407eb6:	fab2 f282 	clz	r2, r2
  407eba:	0952      	lsrs	r2, r2, #5
  407ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407ec0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  407ec4:	6032      	str	r2, [r6, #0]
  407ec6:	6023      	str	r3, [r4, #0]
  407ec8:	b010      	add	sp, #64	; 0x40
  407eca:	bd70      	pop	{r4, r5, r6, pc}
  407ecc:	89a8      	ldrh	r0, [r5, #12]
  407ece:	f000 0080 	and.w	r0, r0, #128	; 0x80
  407ed2:	b282      	uxth	r2, r0
  407ed4:	2000      	movs	r0, #0
  407ed6:	6030      	str	r0, [r6, #0]
  407ed8:	b11a      	cbz	r2, 407ee2 <__swhatbuf_r+0x52>
  407eda:	2340      	movs	r3, #64	; 0x40
  407edc:	6023      	str	r3, [r4, #0]
  407ede:	b010      	add	sp, #64	; 0x40
  407ee0:	bd70      	pop	{r4, r5, r6, pc}
  407ee2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407ee6:	4610      	mov	r0, r2
  407ee8:	6023      	str	r3, [r4, #0]
  407eea:	b010      	add	sp, #64	; 0x40
  407eec:	bd70      	pop	{r4, r5, r6, pc}
  407eee:	bf00      	nop

00407ef0 <__smakebuf_r>:
  407ef0:	898a      	ldrh	r2, [r1, #12]
  407ef2:	0792      	lsls	r2, r2, #30
  407ef4:	460b      	mov	r3, r1
  407ef6:	d506      	bpl.n	407f06 <__smakebuf_r+0x16>
  407ef8:	f101 0243 	add.w	r2, r1, #67	; 0x43
  407efc:	2101      	movs	r1, #1
  407efe:	601a      	str	r2, [r3, #0]
  407f00:	611a      	str	r2, [r3, #16]
  407f02:	6159      	str	r1, [r3, #20]
  407f04:	4770      	bx	lr
  407f06:	b5f0      	push	{r4, r5, r6, r7, lr}
  407f08:	b083      	sub	sp, #12
  407f0a:	ab01      	add	r3, sp, #4
  407f0c:	466a      	mov	r2, sp
  407f0e:	460c      	mov	r4, r1
  407f10:	4605      	mov	r5, r0
  407f12:	f7ff ffbd 	bl	407e90 <__swhatbuf_r>
  407f16:	9900      	ldr	r1, [sp, #0]
  407f18:	4606      	mov	r6, r0
  407f1a:	4628      	mov	r0, r5
  407f1c:	f000 f834 	bl	407f88 <_malloc_r>
  407f20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407f24:	b1d0      	cbz	r0, 407f5c <__smakebuf_r+0x6c>
  407f26:	9a01      	ldr	r2, [sp, #4]
  407f28:	4f12      	ldr	r7, [pc, #72]	; (407f74 <__smakebuf_r+0x84>)
  407f2a:	9900      	ldr	r1, [sp, #0]
  407f2c:	63ef      	str	r7, [r5, #60]	; 0x3c
  407f2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407f32:	81a3      	strh	r3, [r4, #12]
  407f34:	6020      	str	r0, [r4, #0]
  407f36:	6120      	str	r0, [r4, #16]
  407f38:	6161      	str	r1, [r4, #20]
  407f3a:	b91a      	cbnz	r2, 407f44 <__smakebuf_r+0x54>
  407f3c:	4333      	orrs	r3, r6
  407f3e:	81a3      	strh	r3, [r4, #12]
  407f40:	b003      	add	sp, #12
  407f42:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407f44:	4628      	mov	r0, r5
  407f46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407f4a:	f001 fc15 	bl	409778 <_isatty_r>
  407f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407f52:	2800      	cmp	r0, #0
  407f54:	d0f2      	beq.n	407f3c <__smakebuf_r+0x4c>
  407f56:	f043 0301 	orr.w	r3, r3, #1
  407f5a:	e7ef      	b.n	407f3c <__smakebuf_r+0x4c>
  407f5c:	059a      	lsls	r2, r3, #22
  407f5e:	d4ef      	bmi.n	407f40 <__smakebuf_r+0x50>
  407f60:	f104 0243 	add.w	r2, r4, #67	; 0x43
  407f64:	f043 0302 	orr.w	r3, r3, #2
  407f68:	2101      	movs	r1, #1
  407f6a:	81a3      	strh	r3, [r4, #12]
  407f6c:	6022      	str	r2, [r4, #0]
  407f6e:	6122      	str	r2, [r4, #16]
  407f70:	6161      	str	r1, [r4, #20]
  407f72:	e7e5      	b.n	407f40 <__smakebuf_r+0x50>
  407f74:	004076bd 	.word	0x004076bd

00407f78 <malloc>:
  407f78:	4b02      	ldr	r3, [pc, #8]	; (407f84 <malloc+0xc>)
  407f7a:	4601      	mov	r1, r0
  407f7c:	6818      	ldr	r0, [r3, #0]
  407f7e:	f000 b803 	b.w	407f88 <_malloc_r>
  407f82:	bf00      	nop
  407f84:	20400438 	.word	0x20400438

00407f88 <_malloc_r>:
  407f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407f8c:	f101 050b 	add.w	r5, r1, #11
  407f90:	2d16      	cmp	r5, #22
  407f92:	b083      	sub	sp, #12
  407f94:	4606      	mov	r6, r0
  407f96:	f240 809f 	bls.w	4080d8 <_malloc_r+0x150>
  407f9a:	f035 0507 	bics.w	r5, r5, #7
  407f9e:	f100 80bf 	bmi.w	408120 <_malloc_r+0x198>
  407fa2:	42a9      	cmp	r1, r5
  407fa4:	f200 80bc 	bhi.w	408120 <_malloc_r+0x198>
  407fa8:	f000 fbf8 	bl	40879c <__malloc_lock>
  407fac:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  407fb0:	f0c0 829c 	bcc.w	4084ec <_malloc_r+0x564>
  407fb4:	0a6b      	lsrs	r3, r5, #9
  407fb6:	f000 80ba 	beq.w	40812e <_malloc_r+0x1a6>
  407fba:	2b04      	cmp	r3, #4
  407fbc:	f200 8183 	bhi.w	4082c6 <_malloc_r+0x33e>
  407fc0:	09a8      	lsrs	r0, r5, #6
  407fc2:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  407fc6:	ea4f 034e 	mov.w	r3, lr, lsl #1
  407fca:	3038      	adds	r0, #56	; 0x38
  407fcc:	4fc4      	ldr	r7, [pc, #784]	; (4082e0 <_malloc_r+0x358>)
  407fce:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  407fd2:	f1a3 0108 	sub.w	r1, r3, #8
  407fd6:	685c      	ldr	r4, [r3, #4]
  407fd8:	42a1      	cmp	r1, r4
  407fda:	d107      	bne.n	407fec <_malloc_r+0x64>
  407fdc:	e0ac      	b.n	408138 <_malloc_r+0x1b0>
  407fde:	2a00      	cmp	r2, #0
  407fe0:	f280 80ac 	bge.w	40813c <_malloc_r+0x1b4>
  407fe4:	68e4      	ldr	r4, [r4, #12]
  407fe6:	42a1      	cmp	r1, r4
  407fe8:	f000 80a6 	beq.w	408138 <_malloc_r+0x1b0>
  407fec:	6863      	ldr	r3, [r4, #4]
  407fee:	f023 0303 	bic.w	r3, r3, #3
  407ff2:	1b5a      	subs	r2, r3, r5
  407ff4:	2a0f      	cmp	r2, #15
  407ff6:	ddf2      	ble.n	407fde <_malloc_r+0x56>
  407ff8:	49b9      	ldr	r1, [pc, #740]	; (4082e0 <_malloc_r+0x358>)
  407ffa:	693c      	ldr	r4, [r7, #16]
  407ffc:	f101 0e08 	add.w	lr, r1, #8
  408000:	4574      	cmp	r4, lr
  408002:	f000 81b3 	beq.w	40836c <_malloc_r+0x3e4>
  408006:	6863      	ldr	r3, [r4, #4]
  408008:	f023 0303 	bic.w	r3, r3, #3
  40800c:	1b5a      	subs	r2, r3, r5
  40800e:	2a0f      	cmp	r2, #15
  408010:	f300 8199 	bgt.w	408346 <_malloc_r+0x3be>
  408014:	2a00      	cmp	r2, #0
  408016:	f8c1 e014 	str.w	lr, [r1, #20]
  40801a:	f8c1 e010 	str.w	lr, [r1, #16]
  40801e:	f280 809e 	bge.w	40815e <_malloc_r+0x1d6>
  408022:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  408026:	f080 8167 	bcs.w	4082f8 <_malloc_r+0x370>
  40802a:	08db      	lsrs	r3, r3, #3
  40802c:	f103 0c01 	add.w	ip, r3, #1
  408030:	2201      	movs	r2, #1
  408032:	109b      	asrs	r3, r3, #2
  408034:	fa02 f303 	lsl.w	r3, r2, r3
  408038:	684a      	ldr	r2, [r1, #4]
  40803a:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  40803e:	f8c4 8008 	str.w	r8, [r4, #8]
  408042:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  408046:	431a      	orrs	r2, r3
  408048:	f1a9 0308 	sub.w	r3, r9, #8
  40804c:	60e3      	str	r3, [r4, #12]
  40804e:	604a      	str	r2, [r1, #4]
  408050:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  408054:	f8c8 400c 	str.w	r4, [r8, #12]
  408058:	1083      	asrs	r3, r0, #2
  40805a:	2401      	movs	r4, #1
  40805c:	409c      	lsls	r4, r3
  40805e:	4294      	cmp	r4, r2
  408060:	f200 808a 	bhi.w	408178 <_malloc_r+0x1f0>
  408064:	4214      	tst	r4, r2
  408066:	d106      	bne.n	408076 <_malloc_r+0xee>
  408068:	f020 0003 	bic.w	r0, r0, #3
  40806c:	0064      	lsls	r4, r4, #1
  40806e:	4214      	tst	r4, r2
  408070:	f100 0004 	add.w	r0, r0, #4
  408074:	d0fa      	beq.n	40806c <_malloc_r+0xe4>
  408076:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40807a:	46cc      	mov	ip, r9
  40807c:	4680      	mov	r8, r0
  40807e:	f8dc 100c 	ldr.w	r1, [ip, #12]
  408082:	458c      	cmp	ip, r1
  408084:	d107      	bne.n	408096 <_malloc_r+0x10e>
  408086:	e173      	b.n	408370 <_malloc_r+0x3e8>
  408088:	2a00      	cmp	r2, #0
  40808a:	f280 8181 	bge.w	408390 <_malloc_r+0x408>
  40808e:	68c9      	ldr	r1, [r1, #12]
  408090:	458c      	cmp	ip, r1
  408092:	f000 816d 	beq.w	408370 <_malloc_r+0x3e8>
  408096:	684b      	ldr	r3, [r1, #4]
  408098:	f023 0303 	bic.w	r3, r3, #3
  40809c:	1b5a      	subs	r2, r3, r5
  40809e:	2a0f      	cmp	r2, #15
  4080a0:	ddf2      	ble.n	408088 <_malloc_r+0x100>
  4080a2:	460c      	mov	r4, r1
  4080a4:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4080a8:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4080ac:	194b      	adds	r3, r1, r5
  4080ae:	f045 0501 	orr.w	r5, r5, #1
  4080b2:	604d      	str	r5, [r1, #4]
  4080b4:	f042 0101 	orr.w	r1, r2, #1
  4080b8:	f8c8 c00c 	str.w	ip, [r8, #12]
  4080bc:	4630      	mov	r0, r6
  4080be:	f8cc 8008 	str.w	r8, [ip, #8]
  4080c2:	617b      	str	r3, [r7, #20]
  4080c4:	613b      	str	r3, [r7, #16]
  4080c6:	f8c3 e00c 	str.w	lr, [r3, #12]
  4080ca:	f8c3 e008 	str.w	lr, [r3, #8]
  4080ce:	6059      	str	r1, [r3, #4]
  4080d0:	509a      	str	r2, [r3, r2]
  4080d2:	f000 fb65 	bl	4087a0 <__malloc_unlock>
  4080d6:	e01f      	b.n	408118 <_malloc_r+0x190>
  4080d8:	2910      	cmp	r1, #16
  4080da:	d821      	bhi.n	408120 <_malloc_r+0x198>
  4080dc:	f000 fb5e 	bl	40879c <__malloc_lock>
  4080e0:	2510      	movs	r5, #16
  4080e2:	2306      	movs	r3, #6
  4080e4:	2002      	movs	r0, #2
  4080e6:	4f7e      	ldr	r7, [pc, #504]	; (4082e0 <_malloc_r+0x358>)
  4080e8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4080ec:	f1a3 0208 	sub.w	r2, r3, #8
  4080f0:	685c      	ldr	r4, [r3, #4]
  4080f2:	4294      	cmp	r4, r2
  4080f4:	f000 8145 	beq.w	408382 <_malloc_r+0x3fa>
  4080f8:	6863      	ldr	r3, [r4, #4]
  4080fa:	68e1      	ldr	r1, [r4, #12]
  4080fc:	68a5      	ldr	r5, [r4, #8]
  4080fe:	f023 0303 	bic.w	r3, r3, #3
  408102:	4423      	add	r3, r4
  408104:	4630      	mov	r0, r6
  408106:	685a      	ldr	r2, [r3, #4]
  408108:	60e9      	str	r1, [r5, #12]
  40810a:	f042 0201 	orr.w	r2, r2, #1
  40810e:	608d      	str	r5, [r1, #8]
  408110:	605a      	str	r2, [r3, #4]
  408112:	f000 fb45 	bl	4087a0 <__malloc_unlock>
  408116:	3408      	adds	r4, #8
  408118:	4620      	mov	r0, r4
  40811a:	b003      	add	sp, #12
  40811c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408120:	2400      	movs	r4, #0
  408122:	230c      	movs	r3, #12
  408124:	4620      	mov	r0, r4
  408126:	6033      	str	r3, [r6, #0]
  408128:	b003      	add	sp, #12
  40812a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40812e:	2380      	movs	r3, #128	; 0x80
  408130:	f04f 0e40 	mov.w	lr, #64	; 0x40
  408134:	203f      	movs	r0, #63	; 0x3f
  408136:	e749      	b.n	407fcc <_malloc_r+0x44>
  408138:	4670      	mov	r0, lr
  40813a:	e75d      	b.n	407ff8 <_malloc_r+0x70>
  40813c:	4423      	add	r3, r4
  40813e:	68e1      	ldr	r1, [r4, #12]
  408140:	685a      	ldr	r2, [r3, #4]
  408142:	68a5      	ldr	r5, [r4, #8]
  408144:	f042 0201 	orr.w	r2, r2, #1
  408148:	60e9      	str	r1, [r5, #12]
  40814a:	4630      	mov	r0, r6
  40814c:	608d      	str	r5, [r1, #8]
  40814e:	605a      	str	r2, [r3, #4]
  408150:	f000 fb26 	bl	4087a0 <__malloc_unlock>
  408154:	3408      	adds	r4, #8
  408156:	4620      	mov	r0, r4
  408158:	b003      	add	sp, #12
  40815a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40815e:	4423      	add	r3, r4
  408160:	4630      	mov	r0, r6
  408162:	685a      	ldr	r2, [r3, #4]
  408164:	f042 0201 	orr.w	r2, r2, #1
  408168:	605a      	str	r2, [r3, #4]
  40816a:	f000 fb19 	bl	4087a0 <__malloc_unlock>
  40816e:	3408      	adds	r4, #8
  408170:	4620      	mov	r0, r4
  408172:	b003      	add	sp, #12
  408174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408178:	68bc      	ldr	r4, [r7, #8]
  40817a:	6863      	ldr	r3, [r4, #4]
  40817c:	f023 0803 	bic.w	r8, r3, #3
  408180:	45a8      	cmp	r8, r5
  408182:	d304      	bcc.n	40818e <_malloc_r+0x206>
  408184:	ebc5 0308 	rsb	r3, r5, r8
  408188:	2b0f      	cmp	r3, #15
  40818a:	f300 808c 	bgt.w	4082a6 <_malloc_r+0x31e>
  40818e:	4b55      	ldr	r3, [pc, #340]	; (4082e4 <_malloc_r+0x35c>)
  408190:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4082f4 <_malloc_r+0x36c>
  408194:	681a      	ldr	r2, [r3, #0]
  408196:	f8d9 3000 	ldr.w	r3, [r9]
  40819a:	3301      	adds	r3, #1
  40819c:	442a      	add	r2, r5
  40819e:	eb04 0a08 	add.w	sl, r4, r8
  4081a2:	f000 8160 	beq.w	408466 <_malloc_r+0x4de>
  4081a6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4081aa:	320f      	adds	r2, #15
  4081ac:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4081b0:	f022 020f 	bic.w	r2, r2, #15
  4081b4:	4611      	mov	r1, r2
  4081b6:	4630      	mov	r0, r6
  4081b8:	9201      	str	r2, [sp, #4]
  4081ba:	f000 fff1 	bl	4091a0 <_sbrk_r>
  4081be:	f1b0 3fff 	cmp.w	r0, #4294967295
  4081c2:	4683      	mov	fp, r0
  4081c4:	9a01      	ldr	r2, [sp, #4]
  4081c6:	f000 8158 	beq.w	40847a <_malloc_r+0x4f2>
  4081ca:	4582      	cmp	sl, r0
  4081cc:	f200 80fc 	bhi.w	4083c8 <_malloc_r+0x440>
  4081d0:	4b45      	ldr	r3, [pc, #276]	; (4082e8 <_malloc_r+0x360>)
  4081d2:	6819      	ldr	r1, [r3, #0]
  4081d4:	45da      	cmp	sl, fp
  4081d6:	4411      	add	r1, r2
  4081d8:	6019      	str	r1, [r3, #0]
  4081da:	f000 8153 	beq.w	408484 <_malloc_r+0x4fc>
  4081de:	f8d9 0000 	ldr.w	r0, [r9]
  4081e2:	f8df e110 	ldr.w	lr, [pc, #272]	; 4082f4 <_malloc_r+0x36c>
  4081e6:	3001      	adds	r0, #1
  4081e8:	bf1b      	ittet	ne
  4081ea:	ebca 0a0b 	rsbne	sl, sl, fp
  4081ee:	4451      	addne	r1, sl
  4081f0:	f8ce b000 	streq.w	fp, [lr]
  4081f4:	6019      	strne	r1, [r3, #0]
  4081f6:	f01b 0107 	ands.w	r1, fp, #7
  4081fa:	f000 8117 	beq.w	40842c <_malloc_r+0x4a4>
  4081fe:	f1c1 0008 	rsb	r0, r1, #8
  408202:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  408206:	4483      	add	fp, r0
  408208:	3108      	adds	r1, #8
  40820a:	445a      	add	r2, fp
  40820c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  408210:	ebc2 0901 	rsb	r9, r2, r1
  408214:	4649      	mov	r1, r9
  408216:	4630      	mov	r0, r6
  408218:	9301      	str	r3, [sp, #4]
  40821a:	f000 ffc1 	bl	4091a0 <_sbrk_r>
  40821e:	1c43      	adds	r3, r0, #1
  408220:	9b01      	ldr	r3, [sp, #4]
  408222:	f000 813f 	beq.w	4084a4 <_malloc_r+0x51c>
  408226:	ebcb 0200 	rsb	r2, fp, r0
  40822a:	444a      	add	r2, r9
  40822c:	f042 0201 	orr.w	r2, r2, #1
  408230:	6819      	ldr	r1, [r3, #0]
  408232:	f8c7 b008 	str.w	fp, [r7, #8]
  408236:	4449      	add	r1, r9
  408238:	42bc      	cmp	r4, r7
  40823a:	f8cb 2004 	str.w	r2, [fp, #4]
  40823e:	6019      	str	r1, [r3, #0]
  408240:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4082e8 <_malloc_r+0x360>
  408244:	d016      	beq.n	408274 <_malloc_r+0x2ec>
  408246:	f1b8 0f0f 	cmp.w	r8, #15
  40824a:	f240 80fd 	bls.w	408448 <_malloc_r+0x4c0>
  40824e:	6862      	ldr	r2, [r4, #4]
  408250:	f1a8 030c 	sub.w	r3, r8, #12
  408254:	f023 0307 	bic.w	r3, r3, #7
  408258:	18e0      	adds	r0, r4, r3
  40825a:	f002 0201 	and.w	r2, r2, #1
  40825e:	f04f 0e05 	mov.w	lr, #5
  408262:	431a      	orrs	r2, r3
  408264:	2b0f      	cmp	r3, #15
  408266:	6062      	str	r2, [r4, #4]
  408268:	f8c0 e004 	str.w	lr, [r0, #4]
  40826c:	f8c0 e008 	str.w	lr, [r0, #8]
  408270:	f200 811c 	bhi.w	4084ac <_malloc_r+0x524>
  408274:	4b1d      	ldr	r3, [pc, #116]	; (4082ec <_malloc_r+0x364>)
  408276:	68bc      	ldr	r4, [r7, #8]
  408278:	681a      	ldr	r2, [r3, #0]
  40827a:	4291      	cmp	r1, r2
  40827c:	bf88      	it	hi
  40827e:	6019      	strhi	r1, [r3, #0]
  408280:	4b1b      	ldr	r3, [pc, #108]	; (4082f0 <_malloc_r+0x368>)
  408282:	681a      	ldr	r2, [r3, #0]
  408284:	4291      	cmp	r1, r2
  408286:	6862      	ldr	r2, [r4, #4]
  408288:	bf88      	it	hi
  40828a:	6019      	strhi	r1, [r3, #0]
  40828c:	f022 0203 	bic.w	r2, r2, #3
  408290:	4295      	cmp	r5, r2
  408292:	eba2 0305 	sub.w	r3, r2, r5
  408296:	d801      	bhi.n	40829c <_malloc_r+0x314>
  408298:	2b0f      	cmp	r3, #15
  40829a:	dc04      	bgt.n	4082a6 <_malloc_r+0x31e>
  40829c:	4630      	mov	r0, r6
  40829e:	f000 fa7f 	bl	4087a0 <__malloc_unlock>
  4082a2:	2400      	movs	r4, #0
  4082a4:	e738      	b.n	408118 <_malloc_r+0x190>
  4082a6:	1962      	adds	r2, r4, r5
  4082a8:	f043 0301 	orr.w	r3, r3, #1
  4082ac:	f045 0501 	orr.w	r5, r5, #1
  4082b0:	6065      	str	r5, [r4, #4]
  4082b2:	4630      	mov	r0, r6
  4082b4:	60ba      	str	r2, [r7, #8]
  4082b6:	6053      	str	r3, [r2, #4]
  4082b8:	f000 fa72 	bl	4087a0 <__malloc_unlock>
  4082bc:	3408      	adds	r4, #8
  4082be:	4620      	mov	r0, r4
  4082c0:	b003      	add	sp, #12
  4082c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4082c6:	2b14      	cmp	r3, #20
  4082c8:	d971      	bls.n	4083ae <_malloc_r+0x426>
  4082ca:	2b54      	cmp	r3, #84	; 0x54
  4082cc:	f200 80a4 	bhi.w	408418 <_malloc_r+0x490>
  4082d0:	0b28      	lsrs	r0, r5, #12
  4082d2:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  4082d6:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4082da:	306e      	adds	r0, #110	; 0x6e
  4082dc:	e676      	b.n	407fcc <_malloc_r+0x44>
  4082de:	bf00      	nop
  4082e0:	20400498 	.word	0x20400498
  4082e4:	2040094c 	.word	0x2040094c
  4082e8:	20400950 	.word	0x20400950
  4082ec:	20400948 	.word	0x20400948
  4082f0:	20400944 	.word	0x20400944
  4082f4:	204008a4 	.word	0x204008a4
  4082f8:	0a5a      	lsrs	r2, r3, #9
  4082fa:	2a04      	cmp	r2, #4
  4082fc:	d95e      	bls.n	4083bc <_malloc_r+0x434>
  4082fe:	2a14      	cmp	r2, #20
  408300:	f200 80b3 	bhi.w	40846a <_malloc_r+0x4e2>
  408304:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  408308:	0049      	lsls	r1, r1, #1
  40830a:	325b      	adds	r2, #91	; 0x5b
  40830c:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  408310:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  408314:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4084f4 <_malloc_r+0x56c>
  408318:	f1ac 0c08 	sub.w	ip, ip, #8
  40831c:	458c      	cmp	ip, r1
  40831e:	f000 8088 	beq.w	408432 <_malloc_r+0x4aa>
  408322:	684a      	ldr	r2, [r1, #4]
  408324:	f022 0203 	bic.w	r2, r2, #3
  408328:	4293      	cmp	r3, r2
  40832a:	d202      	bcs.n	408332 <_malloc_r+0x3aa>
  40832c:	6889      	ldr	r1, [r1, #8]
  40832e:	458c      	cmp	ip, r1
  408330:	d1f7      	bne.n	408322 <_malloc_r+0x39a>
  408332:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  408336:	687a      	ldr	r2, [r7, #4]
  408338:	f8c4 c00c 	str.w	ip, [r4, #12]
  40833c:	60a1      	str	r1, [r4, #8]
  40833e:	f8cc 4008 	str.w	r4, [ip, #8]
  408342:	60cc      	str	r4, [r1, #12]
  408344:	e688      	b.n	408058 <_malloc_r+0xd0>
  408346:	1963      	adds	r3, r4, r5
  408348:	f042 0701 	orr.w	r7, r2, #1
  40834c:	f045 0501 	orr.w	r5, r5, #1
  408350:	6065      	str	r5, [r4, #4]
  408352:	4630      	mov	r0, r6
  408354:	614b      	str	r3, [r1, #20]
  408356:	610b      	str	r3, [r1, #16]
  408358:	f8c3 e00c 	str.w	lr, [r3, #12]
  40835c:	f8c3 e008 	str.w	lr, [r3, #8]
  408360:	605f      	str	r7, [r3, #4]
  408362:	509a      	str	r2, [r3, r2]
  408364:	3408      	adds	r4, #8
  408366:	f000 fa1b 	bl	4087a0 <__malloc_unlock>
  40836a:	e6d5      	b.n	408118 <_malloc_r+0x190>
  40836c:	684a      	ldr	r2, [r1, #4]
  40836e:	e673      	b.n	408058 <_malloc_r+0xd0>
  408370:	f108 0801 	add.w	r8, r8, #1
  408374:	f018 0f03 	tst.w	r8, #3
  408378:	f10c 0c08 	add.w	ip, ip, #8
  40837c:	f47f ae7f 	bne.w	40807e <_malloc_r+0xf6>
  408380:	e030      	b.n	4083e4 <_malloc_r+0x45c>
  408382:	68dc      	ldr	r4, [r3, #12]
  408384:	42a3      	cmp	r3, r4
  408386:	bf08      	it	eq
  408388:	3002      	addeq	r0, #2
  40838a:	f43f ae35 	beq.w	407ff8 <_malloc_r+0x70>
  40838e:	e6b3      	b.n	4080f8 <_malloc_r+0x170>
  408390:	440b      	add	r3, r1
  408392:	460c      	mov	r4, r1
  408394:	685a      	ldr	r2, [r3, #4]
  408396:	68c9      	ldr	r1, [r1, #12]
  408398:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40839c:	f042 0201 	orr.w	r2, r2, #1
  4083a0:	605a      	str	r2, [r3, #4]
  4083a2:	4630      	mov	r0, r6
  4083a4:	60e9      	str	r1, [r5, #12]
  4083a6:	608d      	str	r5, [r1, #8]
  4083a8:	f000 f9fa 	bl	4087a0 <__malloc_unlock>
  4083ac:	e6b4      	b.n	408118 <_malloc_r+0x190>
  4083ae:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  4083b2:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  4083b6:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4083ba:	e607      	b.n	407fcc <_malloc_r+0x44>
  4083bc:	099a      	lsrs	r2, r3, #6
  4083be:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4083c2:	0049      	lsls	r1, r1, #1
  4083c4:	3238      	adds	r2, #56	; 0x38
  4083c6:	e7a1      	b.n	40830c <_malloc_r+0x384>
  4083c8:	42bc      	cmp	r4, r7
  4083ca:	4b4a      	ldr	r3, [pc, #296]	; (4084f4 <_malloc_r+0x56c>)
  4083cc:	f43f af00 	beq.w	4081d0 <_malloc_r+0x248>
  4083d0:	689c      	ldr	r4, [r3, #8]
  4083d2:	6862      	ldr	r2, [r4, #4]
  4083d4:	f022 0203 	bic.w	r2, r2, #3
  4083d8:	e75a      	b.n	408290 <_malloc_r+0x308>
  4083da:	f859 3908 	ldr.w	r3, [r9], #-8
  4083de:	4599      	cmp	r9, r3
  4083e0:	f040 8082 	bne.w	4084e8 <_malloc_r+0x560>
  4083e4:	f010 0f03 	tst.w	r0, #3
  4083e8:	f100 30ff 	add.w	r0, r0, #4294967295
  4083ec:	d1f5      	bne.n	4083da <_malloc_r+0x452>
  4083ee:	687b      	ldr	r3, [r7, #4]
  4083f0:	ea23 0304 	bic.w	r3, r3, r4
  4083f4:	607b      	str	r3, [r7, #4]
  4083f6:	0064      	lsls	r4, r4, #1
  4083f8:	429c      	cmp	r4, r3
  4083fa:	f63f aebd 	bhi.w	408178 <_malloc_r+0x1f0>
  4083fe:	2c00      	cmp	r4, #0
  408400:	f43f aeba 	beq.w	408178 <_malloc_r+0x1f0>
  408404:	421c      	tst	r4, r3
  408406:	4640      	mov	r0, r8
  408408:	f47f ae35 	bne.w	408076 <_malloc_r+0xee>
  40840c:	0064      	lsls	r4, r4, #1
  40840e:	421c      	tst	r4, r3
  408410:	f100 0004 	add.w	r0, r0, #4
  408414:	d0fa      	beq.n	40840c <_malloc_r+0x484>
  408416:	e62e      	b.n	408076 <_malloc_r+0xee>
  408418:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40841c:	d818      	bhi.n	408450 <_malloc_r+0x4c8>
  40841e:	0be8      	lsrs	r0, r5, #15
  408420:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  408424:	ea4f 034e 	mov.w	r3, lr, lsl #1
  408428:	3077      	adds	r0, #119	; 0x77
  40842a:	e5cf      	b.n	407fcc <_malloc_r+0x44>
  40842c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  408430:	e6eb      	b.n	40820a <_malloc_r+0x282>
  408432:	2101      	movs	r1, #1
  408434:	f8d8 3004 	ldr.w	r3, [r8, #4]
  408438:	1092      	asrs	r2, r2, #2
  40843a:	fa01 f202 	lsl.w	r2, r1, r2
  40843e:	431a      	orrs	r2, r3
  408440:	f8c8 2004 	str.w	r2, [r8, #4]
  408444:	4661      	mov	r1, ip
  408446:	e777      	b.n	408338 <_malloc_r+0x3b0>
  408448:	2301      	movs	r3, #1
  40844a:	f8cb 3004 	str.w	r3, [fp, #4]
  40844e:	e725      	b.n	40829c <_malloc_r+0x314>
  408450:	f240 5254 	movw	r2, #1364	; 0x554
  408454:	4293      	cmp	r3, r2
  408456:	d820      	bhi.n	40849a <_malloc_r+0x512>
  408458:	0ca8      	lsrs	r0, r5, #18
  40845a:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  40845e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  408462:	307c      	adds	r0, #124	; 0x7c
  408464:	e5b2      	b.n	407fcc <_malloc_r+0x44>
  408466:	3210      	adds	r2, #16
  408468:	e6a4      	b.n	4081b4 <_malloc_r+0x22c>
  40846a:	2a54      	cmp	r2, #84	; 0x54
  40846c:	d826      	bhi.n	4084bc <_malloc_r+0x534>
  40846e:	0b1a      	lsrs	r2, r3, #12
  408470:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  408474:	0049      	lsls	r1, r1, #1
  408476:	326e      	adds	r2, #110	; 0x6e
  408478:	e748      	b.n	40830c <_malloc_r+0x384>
  40847a:	68bc      	ldr	r4, [r7, #8]
  40847c:	6862      	ldr	r2, [r4, #4]
  40847e:	f022 0203 	bic.w	r2, r2, #3
  408482:	e705      	b.n	408290 <_malloc_r+0x308>
  408484:	f3ca 000b 	ubfx	r0, sl, #0, #12
  408488:	2800      	cmp	r0, #0
  40848a:	f47f aea8 	bne.w	4081de <_malloc_r+0x256>
  40848e:	4442      	add	r2, r8
  408490:	68bb      	ldr	r3, [r7, #8]
  408492:	f042 0201 	orr.w	r2, r2, #1
  408496:	605a      	str	r2, [r3, #4]
  408498:	e6ec      	b.n	408274 <_malloc_r+0x2ec>
  40849a:	23fe      	movs	r3, #254	; 0xfe
  40849c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  4084a0:	207e      	movs	r0, #126	; 0x7e
  4084a2:	e593      	b.n	407fcc <_malloc_r+0x44>
  4084a4:	2201      	movs	r2, #1
  4084a6:	f04f 0900 	mov.w	r9, #0
  4084aa:	e6c1      	b.n	408230 <_malloc_r+0x2a8>
  4084ac:	f104 0108 	add.w	r1, r4, #8
  4084b0:	4630      	mov	r0, r6
  4084b2:	f7ff fa4b 	bl	40794c <_free_r>
  4084b6:	f8d9 1000 	ldr.w	r1, [r9]
  4084ba:	e6db      	b.n	408274 <_malloc_r+0x2ec>
  4084bc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4084c0:	d805      	bhi.n	4084ce <_malloc_r+0x546>
  4084c2:	0bda      	lsrs	r2, r3, #15
  4084c4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4084c8:	0049      	lsls	r1, r1, #1
  4084ca:	3277      	adds	r2, #119	; 0x77
  4084cc:	e71e      	b.n	40830c <_malloc_r+0x384>
  4084ce:	f240 5154 	movw	r1, #1364	; 0x554
  4084d2:	428a      	cmp	r2, r1
  4084d4:	d805      	bhi.n	4084e2 <_malloc_r+0x55a>
  4084d6:	0c9a      	lsrs	r2, r3, #18
  4084d8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4084dc:	0049      	lsls	r1, r1, #1
  4084de:	327c      	adds	r2, #124	; 0x7c
  4084e0:	e714      	b.n	40830c <_malloc_r+0x384>
  4084e2:	21fe      	movs	r1, #254	; 0xfe
  4084e4:	227e      	movs	r2, #126	; 0x7e
  4084e6:	e711      	b.n	40830c <_malloc_r+0x384>
  4084e8:	687b      	ldr	r3, [r7, #4]
  4084ea:	e784      	b.n	4083f6 <_malloc_r+0x46e>
  4084ec:	08e8      	lsrs	r0, r5, #3
  4084ee:	1c43      	adds	r3, r0, #1
  4084f0:	005b      	lsls	r3, r3, #1
  4084f2:	e5f8      	b.n	4080e6 <_malloc_r+0x15e>
  4084f4:	20400498 	.word	0x20400498
	...

00408500 <memchr>:
  408500:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  408504:	2a10      	cmp	r2, #16
  408506:	db2b      	blt.n	408560 <memchr+0x60>
  408508:	f010 0f07 	tst.w	r0, #7
  40850c:	d008      	beq.n	408520 <memchr+0x20>
  40850e:	f810 3b01 	ldrb.w	r3, [r0], #1
  408512:	3a01      	subs	r2, #1
  408514:	428b      	cmp	r3, r1
  408516:	d02d      	beq.n	408574 <memchr+0x74>
  408518:	f010 0f07 	tst.w	r0, #7
  40851c:	b342      	cbz	r2, 408570 <memchr+0x70>
  40851e:	d1f6      	bne.n	40850e <memchr+0xe>
  408520:	b4f0      	push	{r4, r5, r6, r7}
  408522:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  408526:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40852a:	f022 0407 	bic.w	r4, r2, #7
  40852e:	f07f 0700 	mvns.w	r7, #0
  408532:	2300      	movs	r3, #0
  408534:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  408538:	3c08      	subs	r4, #8
  40853a:	ea85 0501 	eor.w	r5, r5, r1
  40853e:	ea86 0601 	eor.w	r6, r6, r1
  408542:	fa85 f547 	uadd8	r5, r5, r7
  408546:	faa3 f587 	sel	r5, r3, r7
  40854a:	fa86 f647 	uadd8	r6, r6, r7
  40854e:	faa5 f687 	sel	r6, r5, r7
  408552:	b98e      	cbnz	r6, 408578 <memchr+0x78>
  408554:	d1ee      	bne.n	408534 <memchr+0x34>
  408556:	bcf0      	pop	{r4, r5, r6, r7}
  408558:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40855c:	f002 0207 	and.w	r2, r2, #7
  408560:	b132      	cbz	r2, 408570 <memchr+0x70>
  408562:	f810 3b01 	ldrb.w	r3, [r0], #1
  408566:	3a01      	subs	r2, #1
  408568:	ea83 0301 	eor.w	r3, r3, r1
  40856c:	b113      	cbz	r3, 408574 <memchr+0x74>
  40856e:	d1f8      	bne.n	408562 <memchr+0x62>
  408570:	2000      	movs	r0, #0
  408572:	4770      	bx	lr
  408574:	3801      	subs	r0, #1
  408576:	4770      	bx	lr
  408578:	2d00      	cmp	r5, #0
  40857a:	bf06      	itte	eq
  40857c:	4635      	moveq	r5, r6
  40857e:	3803      	subeq	r0, #3
  408580:	3807      	subne	r0, #7
  408582:	f015 0f01 	tst.w	r5, #1
  408586:	d107      	bne.n	408598 <memchr+0x98>
  408588:	3001      	adds	r0, #1
  40858a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40858e:	bf02      	ittt	eq
  408590:	3001      	addeq	r0, #1
  408592:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  408596:	3001      	addeq	r0, #1
  408598:	bcf0      	pop	{r4, r5, r6, r7}
  40859a:	3801      	subs	r0, #1
  40859c:	4770      	bx	lr
  40859e:	bf00      	nop

004085a0 <memcpy>:
  4085a0:	4684      	mov	ip, r0
  4085a2:	ea41 0300 	orr.w	r3, r1, r0
  4085a6:	f013 0303 	ands.w	r3, r3, #3
  4085aa:	d16d      	bne.n	408688 <memcpy+0xe8>
  4085ac:	3a40      	subs	r2, #64	; 0x40
  4085ae:	d341      	bcc.n	408634 <memcpy+0x94>
  4085b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4085b4:	f840 3b04 	str.w	r3, [r0], #4
  4085b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4085bc:	f840 3b04 	str.w	r3, [r0], #4
  4085c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4085c4:	f840 3b04 	str.w	r3, [r0], #4
  4085c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4085cc:	f840 3b04 	str.w	r3, [r0], #4
  4085d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4085d4:	f840 3b04 	str.w	r3, [r0], #4
  4085d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4085dc:	f840 3b04 	str.w	r3, [r0], #4
  4085e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4085e4:	f840 3b04 	str.w	r3, [r0], #4
  4085e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4085ec:	f840 3b04 	str.w	r3, [r0], #4
  4085f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4085f4:	f840 3b04 	str.w	r3, [r0], #4
  4085f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4085fc:	f840 3b04 	str.w	r3, [r0], #4
  408600:	f851 3b04 	ldr.w	r3, [r1], #4
  408604:	f840 3b04 	str.w	r3, [r0], #4
  408608:	f851 3b04 	ldr.w	r3, [r1], #4
  40860c:	f840 3b04 	str.w	r3, [r0], #4
  408610:	f851 3b04 	ldr.w	r3, [r1], #4
  408614:	f840 3b04 	str.w	r3, [r0], #4
  408618:	f851 3b04 	ldr.w	r3, [r1], #4
  40861c:	f840 3b04 	str.w	r3, [r0], #4
  408620:	f851 3b04 	ldr.w	r3, [r1], #4
  408624:	f840 3b04 	str.w	r3, [r0], #4
  408628:	f851 3b04 	ldr.w	r3, [r1], #4
  40862c:	f840 3b04 	str.w	r3, [r0], #4
  408630:	3a40      	subs	r2, #64	; 0x40
  408632:	d2bd      	bcs.n	4085b0 <memcpy+0x10>
  408634:	3230      	adds	r2, #48	; 0x30
  408636:	d311      	bcc.n	40865c <memcpy+0xbc>
  408638:	f851 3b04 	ldr.w	r3, [r1], #4
  40863c:	f840 3b04 	str.w	r3, [r0], #4
  408640:	f851 3b04 	ldr.w	r3, [r1], #4
  408644:	f840 3b04 	str.w	r3, [r0], #4
  408648:	f851 3b04 	ldr.w	r3, [r1], #4
  40864c:	f840 3b04 	str.w	r3, [r0], #4
  408650:	f851 3b04 	ldr.w	r3, [r1], #4
  408654:	f840 3b04 	str.w	r3, [r0], #4
  408658:	3a10      	subs	r2, #16
  40865a:	d2ed      	bcs.n	408638 <memcpy+0x98>
  40865c:	320c      	adds	r2, #12
  40865e:	d305      	bcc.n	40866c <memcpy+0xcc>
  408660:	f851 3b04 	ldr.w	r3, [r1], #4
  408664:	f840 3b04 	str.w	r3, [r0], #4
  408668:	3a04      	subs	r2, #4
  40866a:	d2f9      	bcs.n	408660 <memcpy+0xc0>
  40866c:	3204      	adds	r2, #4
  40866e:	d008      	beq.n	408682 <memcpy+0xe2>
  408670:	07d2      	lsls	r2, r2, #31
  408672:	bf1c      	itt	ne
  408674:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408678:	f800 3b01 	strbne.w	r3, [r0], #1
  40867c:	d301      	bcc.n	408682 <memcpy+0xe2>
  40867e:	880b      	ldrh	r3, [r1, #0]
  408680:	8003      	strh	r3, [r0, #0]
  408682:	4660      	mov	r0, ip
  408684:	4770      	bx	lr
  408686:	bf00      	nop
  408688:	2a08      	cmp	r2, #8
  40868a:	d313      	bcc.n	4086b4 <memcpy+0x114>
  40868c:	078b      	lsls	r3, r1, #30
  40868e:	d08d      	beq.n	4085ac <memcpy+0xc>
  408690:	f010 0303 	ands.w	r3, r0, #3
  408694:	d08a      	beq.n	4085ac <memcpy+0xc>
  408696:	f1c3 0304 	rsb	r3, r3, #4
  40869a:	1ad2      	subs	r2, r2, r3
  40869c:	07db      	lsls	r3, r3, #31
  40869e:	bf1c      	itt	ne
  4086a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4086a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4086a8:	d380      	bcc.n	4085ac <memcpy+0xc>
  4086aa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4086ae:	f820 3b02 	strh.w	r3, [r0], #2
  4086b2:	e77b      	b.n	4085ac <memcpy+0xc>
  4086b4:	3a04      	subs	r2, #4
  4086b6:	d3d9      	bcc.n	40866c <memcpy+0xcc>
  4086b8:	3a01      	subs	r2, #1
  4086ba:	f811 3b01 	ldrb.w	r3, [r1], #1
  4086be:	f800 3b01 	strb.w	r3, [r0], #1
  4086c2:	d2f9      	bcs.n	4086b8 <memcpy+0x118>
  4086c4:	780b      	ldrb	r3, [r1, #0]
  4086c6:	7003      	strb	r3, [r0, #0]
  4086c8:	784b      	ldrb	r3, [r1, #1]
  4086ca:	7043      	strb	r3, [r0, #1]
  4086cc:	788b      	ldrb	r3, [r1, #2]
  4086ce:	7083      	strb	r3, [r0, #2]
  4086d0:	4660      	mov	r0, ip
  4086d2:	4770      	bx	lr

004086d4 <memmove>:
  4086d4:	4288      	cmp	r0, r1
  4086d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4086d8:	d90d      	bls.n	4086f6 <memmove+0x22>
  4086da:	188b      	adds	r3, r1, r2
  4086dc:	4298      	cmp	r0, r3
  4086de:	d20a      	bcs.n	4086f6 <memmove+0x22>
  4086e0:	1881      	adds	r1, r0, r2
  4086e2:	2a00      	cmp	r2, #0
  4086e4:	d051      	beq.n	40878a <memmove+0xb6>
  4086e6:	1a9a      	subs	r2, r3, r2
  4086e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4086ec:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4086f0:	4293      	cmp	r3, r2
  4086f2:	d1f9      	bne.n	4086e8 <memmove+0x14>
  4086f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4086f6:	2a0f      	cmp	r2, #15
  4086f8:	d948      	bls.n	40878c <memmove+0xb8>
  4086fa:	ea41 0300 	orr.w	r3, r1, r0
  4086fe:	079b      	lsls	r3, r3, #30
  408700:	d146      	bne.n	408790 <memmove+0xbc>
  408702:	f100 0410 	add.w	r4, r0, #16
  408706:	f101 0310 	add.w	r3, r1, #16
  40870a:	4615      	mov	r5, r2
  40870c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  408710:	f844 6c10 	str.w	r6, [r4, #-16]
  408714:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  408718:	f844 6c0c 	str.w	r6, [r4, #-12]
  40871c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  408720:	f844 6c08 	str.w	r6, [r4, #-8]
  408724:	3d10      	subs	r5, #16
  408726:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40872a:	f844 6c04 	str.w	r6, [r4, #-4]
  40872e:	2d0f      	cmp	r5, #15
  408730:	f103 0310 	add.w	r3, r3, #16
  408734:	f104 0410 	add.w	r4, r4, #16
  408738:	d8e8      	bhi.n	40870c <memmove+0x38>
  40873a:	f1a2 0310 	sub.w	r3, r2, #16
  40873e:	f023 030f 	bic.w	r3, r3, #15
  408742:	f002 0e0f 	and.w	lr, r2, #15
  408746:	3310      	adds	r3, #16
  408748:	f1be 0f03 	cmp.w	lr, #3
  40874c:	4419      	add	r1, r3
  40874e:	4403      	add	r3, r0
  408750:	d921      	bls.n	408796 <memmove+0xc2>
  408752:	1f1e      	subs	r6, r3, #4
  408754:	460d      	mov	r5, r1
  408756:	4674      	mov	r4, lr
  408758:	3c04      	subs	r4, #4
  40875a:	f855 7b04 	ldr.w	r7, [r5], #4
  40875e:	f846 7f04 	str.w	r7, [r6, #4]!
  408762:	2c03      	cmp	r4, #3
  408764:	d8f8      	bhi.n	408758 <memmove+0x84>
  408766:	f1ae 0404 	sub.w	r4, lr, #4
  40876a:	f024 0403 	bic.w	r4, r4, #3
  40876e:	3404      	adds	r4, #4
  408770:	4423      	add	r3, r4
  408772:	4421      	add	r1, r4
  408774:	f002 0203 	and.w	r2, r2, #3
  408778:	b162      	cbz	r2, 408794 <memmove+0xc0>
  40877a:	3b01      	subs	r3, #1
  40877c:	440a      	add	r2, r1
  40877e:	f811 4b01 	ldrb.w	r4, [r1], #1
  408782:	f803 4f01 	strb.w	r4, [r3, #1]!
  408786:	428a      	cmp	r2, r1
  408788:	d1f9      	bne.n	40877e <memmove+0xaa>
  40878a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40878c:	4603      	mov	r3, r0
  40878e:	e7f3      	b.n	408778 <memmove+0xa4>
  408790:	4603      	mov	r3, r0
  408792:	e7f2      	b.n	40877a <memmove+0xa6>
  408794:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408796:	4672      	mov	r2, lr
  408798:	e7ee      	b.n	408778 <memmove+0xa4>
  40879a:	bf00      	nop

0040879c <__malloc_lock>:
  40879c:	4770      	bx	lr
  40879e:	bf00      	nop

004087a0 <__malloc_unlock>:
  4087a0:	4770      	bx	lr
  4087a2:	bf00      	nop

004087a4 <_Balloc>:
  4087a4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4087a6:	b570      	push	{r4, r5, r6, lr}
  4087a8:	4605      	mov	r5, r0
  4087aa:	460c      	mov	r4, r1
  4087ac:	b14b      	cbz	r3, 4087c2 <_Balloc+0x1e>
  4087ae:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4087b2:	b180      	cbz	r0, 4087d6 <_Balloc+0x32>
  4087b4:	6802      	ldr	r2, [r0, #0]
  4087b6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4087ba:	2300      	movs	r3, #0
  4087bc:	6103      	str	r3, [r0, #16]
  4087be:	60c3      	str	r3, [r0, #12]
  4087c0:	bd70      	pop	{r4, r5, r6, pc}
  4087c2:	2221      	movs	r2, #33	; 0x21
  4087c4:	2104      	movs	r1, #4
  4087c6:	f000 ff3f 	bl	409648 <_calloc_r>
  4087ca:	64e8      	str	r0, [r5, #76]	; 0x4c
  4087cc:	4603      	mov	r3, r0
  4087ce:	2800      	cmp	r0, #0
  4087d0:	d1ed      	bne.n	4087ae <_Balloc+0xa>
  4087d2:	2000      	movs	r0, #0
  4087d4:	bd70      	pop	{r4, r5, r6, pc}
  4087d6:	2101      	movs	r1, #1
  4087d8:	fa01 f604 	lsl.w	r6, r1, r4
  4087dc:	1d72      	adds	r2, r6, #5
  4087de:	4628      	mov	r0, r5
  4087e0:	0092      	lsls	r2, r2, #2
  4087e2:	f000 ff31 	bl	409648 <_calloc_r>
  4087e6:	2800      	cmp	r0, #0
  4087e8:	d0f3      	beq.n	4087d2 <_Balloc+0x2e>
  4087ea:	6044      	str	r4, [r0, #4]
  4087ec:	6086      	str	r6, [r0, #8]
  4087ee:	e7e4      	b.n	4087ba <_Balloc+0x16>

004087f0 <_Bfree>:
  4087f0:	b131      	cbz	r1, 408800 <_Bfree+0x10>
  4087f2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4087f4:	684a      	ldr	r2, [r1, #4]
  4087f6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4087fa:	6008      	str	r0, [r1, #0]
  4087fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  408800:	4770      	bx	lr
  408802:	bf00      	nop

00408804 <__multadd>:
  408804:	b5f0      	push	{r4, r5, r6, r7, lr}
  408806:	690c      	ldr	r4, [r1, #16]
  408808:	b083      	sub	sp, #12
  40880a:	460d      	mov	r5, r1
  40880c:	4606      	mov	r6, r0
  40880e:	f101 0e14 	add.w	lr, r1, #20
  408812:	2700      	movs	r7, #0
  408814:	f8de 0000 	ldr.w	r0, [lr]
  408818:	b281      	uxth	r1, r0
  40881a:	fb02 3101 	mla	r1, r2, r1, r3
  40881e:	0c0b      	lsrs	r3, r1, #16
  408820:	0c00      	lsrs	r0, r0, #16
  408822:	fb02 3300 	mla	r3, r2, r0, r3
  408826:	b289      	uxth	r1, r1
  408828:	3701      	adds	r7, #1
  40882a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  40882e:	42bc      	cmp	r4, r7
  408830:	f84e 1b04 	str.w	r1, [lr], #4
  408834:	ea4f 4313 	mov.w	r3, r3, lsr #16
  408838:	dcec      	bgt.n	408814 <__multadd+0x10>
  40883a:	b13b      	cbz	r3, 40884c <__multadd+0x48>
  40883c:	68aa      	ldr	r2, [r5, #8]
  40883e:	4294      	cmp	r4, r2
  408840:	da07      	bge.n	408852 <__multadd+0x4e>
  408842:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  408846:	3401      	adds	r4, #1
  408848:	6153      	str	r3, [r2, #20]
  40884a:	612c      	str	r4, [r5, #16]
  40884c:	4628      	mov	r0, r5
  40884e:	b003      	add	sp, #12
  408850:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408852:	6869      	ldr	r1, [r5, #4]
  408854:	9301      	str	r3, [sp, #4]
  408856:	3101      	adds	r1, #1
  408858:	4630      	mov	r0, r6
  40885a:	f7ff ffa3 	bl	4087a4 <_Balloc>
  40885e:	692a      	ldr	r2, [r5, #16]
  408860:	3202      	adds	r2, #2
  408862:	f105 010c 	add.w	r1, r5, #12
  408866:	4607      	mov	r7, r0
  408868:	0092      	lsls	r2, r2, #2
  40886a:	300c      	adds	r0, #12
  40886c:	f7ff fe98 	bl	4085a0 <memcpy>
  408870:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  408872:	6869      	ldr	r1, [r5, #4]
  408874:	9b01      	ldr	r3, [sp, #4]
  408876:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40887a:	6028      	str	r0, [r5, #0]
  40887c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  408880:	463d      	mov	r5, r7
  408882:	e7de      	b.n	408842 <__multadd+0x3e>

00408884 <__hi0bits>:
  408884:	0c03      	lsrs	r3, r0, #16
  408886:	041b      	lsls	r3, r3, #16
  408888:	b9b3      	cbnz	r3, 4088b8 <__hi0bits+0x34>
  40888a:	0400      	lsls	r0, r0, #16
  40888c:	2310      	movs	r3, #16
  40888e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  408892:	bf04      	itt	eq
  408894:	0200      	lsleq	r0, r0, #8
  408896:	3308      	addeq	r3, #8
  408898:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40889c:	bf04      	itt	eq
  40889e:	0100      	lsleq	r0, r0, #4
  4088a0:	3304      	addeq	r3, #4
  4088a2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4088a6:	bf04      	itt	eq
  4088a8:	0080      	lsleq	r0, r0, #2
  4088aa:	3302      	addeq	r3, #2
  4088ac:	2800      	cmp	r0, #0
  4088ae:	db07      	blt.n	4088c0 <__hi0bits+0x3c>
  4088b0:	0042      	lsls	r2, r0, #1
  4088b2:	d403      	bmi.n	4088bc <__hi0bits+0x38>
  4088b4:	2020      	movs	r0, #32
  4088b6:	4770      	bx	lr
  4088b8:	2300      	movs	r3, #0
  4088ba:	e7e8      	b.n	40888e <__hi0bits+0xa>
  4088bc:	1c58      	adds	r0, r3, #1
  4088be:	4770      	bx	lr
  4088c0:	4618      	mov	r0, r3
  4088c2:	4770      	bx	lr

004088c4 <__lo0bits>:
  4088c4:	6803      	ldr	r3, [r0, #0]
  4088c6:	f013 0207 	ands.w	r2, r3, #7
  4088ca:	d007      	beq.n	4088dc <__lo0bits+0x18>
  4088cc:	07d9      	lsls	r1, r3, #31
  4088ce:	d420      	bmi.n	408912 <__lo0bits+0x4e>
  4088d0:	079a      	lsls	r2, r3, #30
  4088d2:	d420      	bmi.n	408916 <__lo0bits+0x52>
  4088d4:	089b      	lsrs	r3, r3, #2
  4088d6:	6003      	str	r3, [r0, #0]
  4088d8:	2002      	movs	r0, #2
  4088da:	4770      	bx	lr
  4088dc:	b299      	uxth	r1, r3
  4088de:	b909      	cbnz	r1, 4088e4 <__lo0bits+0x20>
  4088e0:	0c1b      	lsrs	r3, r3, #16
  4088e2:	2210      	movs	r2, #16
  4088e4:	f013 0fff 	tst.w	r3, #255	; 0xff
  4088e8:	bf04      	itt	eq
  4088ea:	0a1b      	lsreq	r3, r3, #8
  4088ec:	3208      	addeq	r2, #8
  4088ee:	0719      	lsls	r1, r3, #28
  4088f0:	bf04      	itt	eq
  4088f2:	091b      	lsreq	r3, r3, #4
  4088f4:	3204      	addeq	r2, #4
  4088f6:	0799      	lsls	r1, r3, #30
  4088f8:	bf04      	itt	eq
  4088fa:	089b      	lsreq	r3, r3, #2
  4088fc:	3202      	addeq	r2, #2
  4088fe:	07d9      	lsls	r1, r3, #31
  408900:	d404      	bmi.n	40890c <__lo0bits+0x48>
  408902:	085b      	lsrs	r3, r3, #1
  408904:	d101      	bne.n	40890a <__lo0bits+0x46>
  408906:	2020      	movs	r0, #32
  408908:	4770      	bx	lr
  40890a:	3201      	adds	r2, #1
  40890c:	6003      	str	r3, [r0, #0]
  40890e:	4610      	mov	r0, r2
  408910:	4770      	bx	lr
  408912:	2000      	movs	r0, #0
  408914:	4770      	bx	lr
  408916:	085b      	lsrs	r3, r3, #1
  408918:	6003      	str	r3, [r0, #0]
  40891a:	2001      	movs	r0, #1
  40891c:	4770      	bx	lr
  40891e:	bf00      	nop

00408920 <__i2b>:
  408920:	b510      	push	{r4, lr}
  408922:	460c      	mov	r4, r1
  408924:	2101      	movs	r1, #1
  408926:	f7ff ff3d 	bl	4087a4 <_Balloc>
  40892a:	2201      	movs	r2, #1
  40892c:	6144      	str	r4, [r0, #20]
  40892e:	6102      	str	r2, [r0, #16]
  408930:	bd10      	pop	{r4, pc}
  408932:	bf00      	nop

00408934 <__multiply>:
  408934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408938:	690d      	ldr	r5, [r1, #16]
  40893a:	6917      	ldr	r7, [r2, #16]
  40893c:	42bd      	cmp	r5, r7
  40893e:	b083      	sub	sp, #12
  408940:	460c      	mov	r4, r1
  408942:	4616      	mov	r6, r2
  408944:	da04      	bge.n	408950 <__multiply+0x1c>
  408946:	462a      	mov	r2, r5
  408948:	4634      	mov	r4, r6
  40894a:	463d      	mov	r5, r7
  40894c:	460e      	mov	r6, r1
  40894e:	4617      	mov	r7, r2
  408950:	68a3      	ldr	r3, [r4, #8]
  408952:	6861      	ldr	r1, [r4, #4]
  408954:	eb05 0807 	add.w	r8, r5, r7
  408958:	4598      	cmp	r8, r3
  40895a:	bfc8      	it	gt
  40895c:	3101      	addgt	r1, #1
  40895e:	f7ff ff21 	bl	4087a4 <_Balloc>
  408962:	f100 0c14 	add.w	ip, r0, #20
  408966:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  40896a:	45cc      	cmp	ip, r9
  40896c:	9000      	str	r0, [sp, #0]
  40896e:	d205      	bcs.n	40897c <__multiply+0x48>
  408970:	4663      	mov	r3, ip
  408972:	2100      	movs	r1, #0
  408974:	f843 1b04 	str.w	r1, [r3], #4
  408978:	4599      	cmp	r9, r3
  40897a:	d8fb      	bhi.n	408974 <__multiply+0x40>
  40897c:	f106 0214 	add.w	r2, r6, #20
  408980:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  408984:	f104 0314 	add.w	r3, r4, #20
  408988:	4552      	cmp	r2, sl
  40898a:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  40898e:	d254      	bcs.n	408a3a <__multiply+0x106>
  408990:	f8cd 9004 	str.w	r9, [sp, #4]
  408994:	4699      	mov	r9, r3
  408996:	f852 3b04 	ldr.w	r3, [r2], #4
  40899a:	fa1f fb83 	uxth.w	fp, r3
  40899e:	f1bb 0f00 	cmp.w	fp, #0
  4089a2:	d020      	beq.n	4089e6 <__multiply+0xb2>
  4089a4:	2000      	movs	r0, #0
  4089a6:	464f      	mov	r7, r9
  4089a8:	4666      	mov	r6, ip
  4089aa:	4605      	mov	r5, r0
  4089ac:	e000      	b.n	4089b0 <__multiply+0x7c>
  4089ae:	461e      	mov	r6, r3
  4089b0:	f857 4b04 	ldr.w	r4, [r7], #4
  4089b4:	6830      	ldr	r0, [r6, #0]
  4089b6:	b2a1      	uxth	r1, r4
  4089b8:	b283      	uxth	r3, r0
  4089ba:	fb0b 3101 	mla	r1, fp, r1, r3
  4089be:	0c24      	lsrs	r4, r4, #16
  4089c0:	0c00      	lsrs	r0, r0, #16
  4089c2:	194b      	adds	r3, r1, r5
  4089c4:	fb0b 0004 	mla	r0, fp, r4, r0
  4089c8:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  4089cc:	b299      	uxth	r1, r3
  4089ce:	4633      	mov	r3, r6
  4089d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  4089d4:	45be      	cmp	lr, r7
  4089d6:	ea4f 4510 	mov.w	r5, r0, lsr #16
  4089da:	f843 1b04 	str.w	r1, [r3], #4
  4089de:	d8e6      	bhi.n	4089ae <__multiply+0x7a>
  4089e0:	6075      	str	r5, [r6, #4]
  4089e2:	f852 3c04 	ldr.w	r3, [r2, #-4]
  4089e6:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  4089ea:	d020      	beq.n	408a2e <__multiply+0xfa>
  4089ec:	f8dc 3000 	ldr.w	r3, [ip]
  4089f0:	4667      	mov	r7, ip
  4089f2:	4618      	mov	r0, r3
  4089f4:	464d      	mov	r5, r9
  4089f6:	2100      	movs	r1, #0
  4089f8:	e000      	b.n	4089fc <__multiply+0xc8>
  4089fa:	4637      	mov	r7, r6
  4089fc:	882c      	ldrh	r4, [r5, #0]
  4089fe:	0c00      	lsrs	r0, r0, #16
  408a00:	fb0b 0004 	mla	r0, fp, r4, r0
  408a04:	4401      	add	r1, r0
  408a06:	b29c      	uxth	r4, r3
  408a08:	463e      	mov	r6, r7
  408a0a:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  408a0e:	f846 3b04 	str.w	r3, [r6], #4
  408a12:	6878      	ldr	r0, [r7, #4]
  408a14:	f855 4b04 	ldr.w	r4, [r5], #4
  408a18:	b283      	uxth	r3, r0
  408a1a:	0c24      	lsrs	r4, r4, #16
  408a1c:	fb0b 3404 	mla	r4, fp, r4, r3
  408a20:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  408a24:	45ae      	cmp	lr, r5
  408a26:	ea4f 4113 	mov.w	r1, r3, lsr #16
  408a2a:	d8e6      	bhi.n	4089fa <__multiply+0xc6>
  408a2c:	607b      	str	r3, [r7, #4]
  408a2e:	4592      	cmp	sl, r2
  408a30:	f10c 0c04 	add.w	ip, ip, #4
  408a34:	d8af      	bhi.n	408996 <__multiply+0x62>
  408a36:	f8dd 9004 	ldr.w	r9, [sp, #4]
  408a3a:	f1b8 0f00 	cmp.w	r8, #0
  408a3e:	dd0b      	ble.n	408a58 <__multiply+0x124>
  408a40:	f859 3c04 	ldr.w	r3, [r9, #-4]
  408a44:	f1a9 0904 	sub.w	r9, r9, #4
  408a48:	b11b      	cbz	r3, 408a52 <__multiply+0x11e>
  408a4a:	e005      	b.n	408a58 <__multiply+0x124>
  408a4c:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  408a50:	b913      	cbnz	r3, 408a58 <__multiply+0x124>
  408a52:	f1b8 0801 	subs.w	r8, r8, #1
  408a56:	d1f9      	bne.n	408a4c <__multiply+0x118>
  408a58:	9800      	ldr	r0, [sp, #0]
  408a5a:	f8c0 8010 	str.w	r8, [r0, #16]
  408a5e:	b003      	add	sp, #12
  408a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408a64 <__pow5mult>:
  408a64:	f012 0303 	ands.w	r3, r2, #3
  408a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408a6c:	4614      	mov	r4, r2
  408a6e:	4607      	mov	r7, r0
  408a70:	d12e      	bne.n	408ad0 <__pow5mult+0x6c>
  408a72:	460e      	mov	r6, r1
  408a74:	10a4      	asrs	r4, r4, #2
  408a76:	d01c      	beq.n	408ab2 <__pow5mult+0x4e>
  408a78:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  408a7a:	b395      	cbz	r5, 408ae2 <__pow5mult+0x7e>
  408a7c:	07e3      	lsls	r3, r4, #31
  408a7e:	f04f 0800 	mov.w	r8, #0
  408a82:	d406      	bmi.n	408a92 <__pow5mult+0x2e>
  408a84:	1064      	asrs	r4, r4, #1
  408a86:	d014      	beq.n	408ab2 <__pow5mult+0x4e>
  408a88:	6828      	ldr	r0, [r5, #0]
  408a8a:	b1a8      	cbz	r0, 408ab8 <__pow5mult+0x54>
  408a8c:	4605      	mov	r5, r0
  408a8e:	07e3      	lsls	r3, r4, #31
  408a90:	d5f8      	bpl.n	408a84 <__pow5mult+0x20>
  408a92:	462a      	mov	r2, r5
  408a94:	4631      	mov	r1, r6
  408a96:	4638      	mov	r0, r7
  408a98:	f7ff ff4c 	bl	408934 <__multiply>
  408a9c:	b1b6      	cbz	r6, 408acc <__pow5mult+0x68>
  408a9e:	6872      	ldr	r2, [r6, #4]
  408aa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  408aa2:	1064      	asrs	r4, r4, #1
  408aa4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408aa8:	6031      	str	r1, [r6, #0]
  408aaa:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  408aae:	4606      	mov	r6, r0
  408ab0:	d1ea      	bne.n	408a88 <__pow5mult+0x24>
  408ab2:	4630      	mov	r0, r6
  408ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408ab8:	462a      	mov	r2, r5
  408aba:	4629      	mov	r1, r5
  408abc:	4638      	mov	r0, r7
  408abe:	f7ff ff39 	bl	408934 <__multiply>
  408ac2:	6028      	str	r0, [r5, #0]
  408ac4:	f8c0 8000 	str.w	r8, [r0]
  408ac8:	4605      	mov	r5, r0
  408aca:	e7e0      	b.n	408a8e <__pow5mult+0x2a>
  408acc:	4606      	mov	r6, r0
  408ace:	e7d9      	b.n	408a84 <__pow5mult+0x20>
  408ad0:	1e5a      	subs	r2, r3, #1
  408ad2:	4d0b      	ldr	r5, [pc, #44]	; (408b00 <__pow5mult+0x9c>)
  408ad4:	2300      	movs	r3, #0
  408ad6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  408ada:	f7ff fe93 	bl	408804 <__multadd>
  408ade:	4606      	mov	r6, r0
  408ae0:	e7c8      	b.n	408a74 <__pow5mult+0x10>
  408ae2:	2101      	movs	r1, #1
  408ae4:	4638      	mov	r0, r7
  408ae6:	f7ff fe5d 	bl	4087a4 <_Balloc>
  408aea:	f240 2171 	movw	r1, #625	; 0x271
  408aee:	2201      	movs	r2, #1
  408af0:	2300      	movs	r3, #0
  408af2:	6141      	str	r1, [r0, #20]
  408af4:	6102      	str	r2, [r0, #16]
  408af6:	4605      	mov	r5, r0
  408af8:	64b8      	str	r0, [r7, #72]	; 0x48
  408afa:	6003      	str	r3, [r0, #0]
  408afc:	e7be      	b.n	408a7c <__pow5mult+0x18>
  408afe:	bf00      	nop
  408b00:	00409da0 	.word	0x00409da0

00408b04 <__lshift>:
  408b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408b08:	4691      	mov	r9, r2
  408b0a:	690a      	ldr	r2, [r1, #16]
  408b0c:	688b      	ldr	r3, [r1, #8]
  408b0e:	ea4f 1469 	mov.w	r4, r9, asr #5
  408b12:	eb04 0802 	add.w	r8, r4, r2
  408b16:	f108 0501 	add.w	r5, r8, #1
  408b1a:	429d      	cmp	r5, r3
  408b1c:	460e      	mov	r6, r1
  408b1e:	4682      	mov	sl, r0
  408b20:	6849      	ldr	r1, [r1, #4]
  408b22:	dd04      	ble.n	408b2e <__lshift+0x2a>
  408b24:	005b      	lsls	r3, r3, #1
  408b26:	429d      	cmp	r5, r3
  408b28:	f101 0101 	add.w	r1, r1, #1
  408b2c:	dcfa      	bgt.n	408b24 <__lshift+0x20>
  408b2e:	4650      	mov	r0, sl
  408b30:	f7ff fe38 	bl	4087a4 <_Balloc>
  408b34:	2c00      	cmp	r4, #0
  408b36:	f100 0214 	add.w	r2, r0, #20
  408b3a:	dd38      	ble.n	408bae <__lshift+0xaa>
  408b3c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  408b40:	2100      	movs	r1, #0
  408b42:	f842 1b04 	str.w	r1, [r2], #4
  408b46:	4293      	cmp	r3, r2
  408b48:	d1fb      	bne.n	408b42 <__lshift+0x3e>
  408b4a:	6934      	ldr	r4, [r6, #16]
  408b4c:	f106 0114 	add.w	r1, r6, #20
  408b50:	f019 091f 	ands.w	r9, r9, #31
  408b54:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  408b58:	d021      	beq.n	408b9e <__lshift+0x9a>
  408b5a:	f1c9 0220 	rsb	r2, r9, #32
  408b5e:	2400      	movs	r4, #0
  408b60:	680f      	ldr	r7, [r1, #0]
  408b62:	fa07 fc09 	lsl.w	ip, r7, r9
  408b66:	ea4c 0404 	orr.w	r4, ip, r4
  408b6a:	469c      	mov	ip, r3
  408b6c:	f843 4b04 	str.w	r4, [r3], #4
  408b70:	f851 4b04 	ldr.w	r4, [r1], #4
  408b74:	458e      	cmp	lr, r1
  408b76:	fa24 f402 	lsr.w	r4, r4, r2
  408b7a:	d8f1      	bhi.n	408b60 <__lshift+0x5c>
  408b7c:	f8cc 4004 	str.w	r4, [ip, #4]
  408b80:	b10c      	cbz	r4, 408b86 <__lshift+0x82>
  408b82:	f108 0502 	add.w	r5, r8, #2
  408b86:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  408b8a:	6872      	ldr	r2, [r6, #4]
  408b8c:	3d01      	subs	r5, #1
  408b8e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408b92:	6105      	str	r5, [r0, #16]
  408b94:	6031      	str	r1, [r6, #0]
  408b96:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  408b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408b9e:	3b04      	subs	r3, #4
  408ba0:	f851 2b04 	ldr.w	r2, [r1], #4
  408ba4:	f843 2f04 	str.w	r2, [r3, #4]!
  408ba8:	458e      	cmp	lr, r1
  408baa:	d8f9      	bhi.n	408ba0 <__lshift+0x9c>
  408bac:	e7eb      	b.n	408b86 <__lshift+0x82>
  408bae:	4613      	mov	r3, r2
  408bb0:	e7cb      	b.n	408b4a <__lshift+0x46>
  408bb2:	bf00      	nop

00408bb4 <__mcmp>:
  408bb4:	6902      	ldr	r2, [r0, #16]
  408bb6:	690b      	ldr	r3, [r1, #16]
  408bb8:	1ad2      	subs	r2, r2, r3
  408bba:	d112      	bne.n	408be2 <__mcmp+0x2e>
  408bbc:	009b      	lsls	r3, r3, #2
  408bbe:	3014      	adds	r0, #20
  408bc0:	3114      	adds	r1, #20
  408bc2:	4419      	add	r1, r3
  408bc4:	b410      	push	{r4}
  408bc6:	4403      	add	r3, r0
  408bc8:	e001      	b.n	408bce <__mcmp+0x1a>
  408bca:	4298      	cmp	r0, r3
  408bcc:	d20b      	bcs.n	408be6 <__mcmp+0x32>
  408bce:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  408bd2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  408bd6:	4294      	cmp	r4, r2
  408bd8:	d0f7      	beq.n	408bca <__mcmp+0x16>
  408bda:	d307      	bcc.n	408bec <__mcmp+0x38>
  408bdc:	2001      	movs	r0, #1
  408bde:	bc10      	pop	{r4}
  408be0:	4770      	bx	lr
  408be2:	4610      	mov	r0, r2
  408be4:	4770      	bx	lr
  408be6:	2000      	movs	r0, #0
  408be8:	bc10      	pop	{r4}
  408bea:	4770      	bx	lr
  408bec:	f04f 30ff 	mov.w	r0, #4294967295
  408bf0:	e7f5      	b.n	408bde <__mcmp+0x2a>
  408bf2:	bf00      	nop

00408bf4 <__mdiff>:
  408bf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408bf8:	690b      	ldr	r3, [r1, #16]
  408bfa:	460f      	mov	r7, r1
  408bfc:	6911      	ldr	r1, [r2, #16]
  408bfe:	1a5b      	subs	r3, r3, r1
  408c00:	2b00      	cmp	r3, #0
  408c02:	4690      	mov	r8, r2
  408c04:	d117      	bne.n	408c36 <__mdiff+0x42>
  408c06:	0089      	lsls	r1, r1, #2
  408c08:	f107 0214 	add.w	r2, r7, #20
  408c0c:	f108 0514 	add.w	r5, r8, #20
  408c10:	1853      	adds	r3, r2, r1
  408c12:	4429      	add	r1, r5
  408c14:	e001      	b.n	408c1a <__mdiff+0x26>
  408c16:	429a      	cmp	r2, r3
  408c18:	d25e      	bcs.n	408cd8 <__mdiff+0xe4>
  408c1a:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  408c1e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  408c22:	42a6      	cmp	r6, r4
  408c24:	d0f7      	beq.n	408c16 <__mdiff+0x22>
  408c26:	d260      	bcs.n	408cea <__mdiff+0xf6>
  408c28:	463b      	mov	r3, r7
  408c2a:	4614      	mov	r4, r2
  408c2c:	4647      	mov	r7, r8
  408c2e:	f04f 0901 	mov.w	r9, #1
  408c32:	4698      	mov	r8, r3
  408c34:	e006      	b.n	408c44 <__mdiff+0x50>
  408c36:	db5d      	blt.n	408cf4 <__mdiff+0x100>
  408c38:	f107 0514 	add.w	r5, r7, #20
  408c3c:	f102 0414 	add.w	r4, r2, #20
  408c40:	f04f 0900 	mov.w	r9, #0
  408c44:	6879      	ldr	r1, [r7, #4]
  408c46:	f7ff fdad 	bl	4087a4 <_Balloc>
  408c4a:	f8d8 3010 	ldr.w	r3, [r8, #16]
  408c4e:	693e      	ldr	r6, [r7, #16]
  408c50:	f8c0 900c 	str.w	r9, [r0, #12]
  408c54:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  408c58:	46a6      	mov	lr, r4
  408c5a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  408c5e:	f100 0414 	add.w	r4, r0, #20
  408c62:	2300      	movs	r3, #0
  408c64:	f85e 1b04 	ldr.w	r1, [lr], #4
  408c68:	f855 8b04 	ldr.w	r8, [r5], #4
  408c6c:	b28a      	uxth	r2, r1
  408c6e:	fa13 f388 	uxtah	r3, r3, r8
  408c72:	0c09      	lsrs	r1, r1, #16
  408c74:	1a9a      	subs	r2, r3, r2
  408c76:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  408c7a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  408c7e:	b292      	uxth	r2, r2
  408c80:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408c84:	45f4      	cmp	ip, lr
  408c86:	f844 2b04 	str.w	r2, [r4], #4
  408c8a:	ea4f 4323 	mov.w	r3, r3, asr #16
  408c8e:	d8e9      	bhi.n	408c64 <__mdiff+0x70>
  408c90:	42af      	cmp	r7, r5
  408c92:	d917      	bls.n	408cc4 <__mdiff+0xd0>
  408c94:	46a4      	mov	ip, r4
  408c96:	4629      	mov	r1, r5
  408c98:	f851 eb04 	ldr.w	lr, [r1], #4
  408c9c:	fa13 f28e 	uxtah	r2, r3, lr
  408ca0:	1413      	asrs	r3, r2, #16
  408ca2:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  408ca6:	b292      	uxth	r2, r2
  408ca8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408cac:	428f      	cmp	r7, r1
  408cae:	f84c 2b04 	str.w	r2, [ip], #4
  408cb2:	ea4f 4323 	mov.w	r3, r3, asr #16
  408cb6:	d8ef      	bhi.n	408c98 <__mdiff+0xa4>
  408cb8:	43ed      	mvns	r5, r5
  408cba:	443d      	add	r5, r7
  408cbc:	f025 0503 	bic.w	r5, r5, #3
  408cc0:	3504      	adds	r5, #4
  408cc2:	442c      	add	r4, r5
  408cc4:	3c04      	subs	r4, #4
  408cc6:	b922      	cbnz	r2, 408cd2 <__mdiff+0xde>
  408cc8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  408ccc:	3e01      	subs	r6, #1
  408cce:	2b00      	cmp	r3, #0
  408cd0:	d0fa      	beq.n	408cc8 <__mdiff+0xd4>
  408cd2:	6106      	str	r6, [r0, #16]
  408cd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408cd8:	2100      	movs	r1, #0
  408cda:	f7ff fd63 	bl	4087a4 <_Balloc>
  408cde:	2201      	movs	r2, #1
  408ce0:	2300      	movs	r3, #0
  408ce2:	6102      	str	r2, [r0, #16]
  408ce4:	6143      	str	r3, [r0, #20]
  408ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408cea:	462c      	mov	r4, r5
  408cec:	f04f 0900 	mov.w	r9, #0
  408cf0:	4615      	mov	r5, r2
  408cf2:	e7a7      	b.n	408c44 <__mdiff+0x50>
  408cf4:	463b      	mov	r3, r7
  408cf6:	f107 0414 	add.w	r4, r7, #20
  408cfa:	f108 0514 	add.w	r5, r8, #20
  408cfe:	4647      	mov	r7, r8
  408d00:	f04f 0901 	mov.w	r9, #1
  408d04:	4698      	mov	r8, r3
  408d06:	e79d      	b.n	408c44 <__mdiff+0x50>

00408d08 <__d2b>:
  408d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408d0c:	b082      	sub	sp, #8
  408d0e:	2101      	movs	r1, #1
  408d10:	461c      	mov	r4, r3
  408d12:	f3c3 570a 	ubfx	r7, r3, #20, #11
  408d16:	4615      	mov	r5, r2
  408d18:	9e08      	ldr	r6, [sp, #32]
  408d1a:	f7ff fd43 	bl	4087a4 <_Balloc>
  408d1e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  408d22:	4680      	mov	r8, r0
  408d24:	b10f      	cbz	r7, 408d2a <__d2b+0x22>
  408d26:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  408d2a:	9401      	str	r4, [sp, #4]
  408d2c:	b31d      	cbz	r5, 408d76 <__d2b+0x6e>
  408d2e:	a802      	add	r0, sp, #8
  408d30:	f840 5d08 	str.w	r5, [r0, #-8]!
  408d34:	f7ff fdc6 	bl	4088c4 <__lo0bits>
  408d38:	2800      	cmp	r0, #0
  408d3a:	d134      	bne.n	408da6 <__d2b+0x9e>
  408d3c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408d40:	f8c8 2014 	str.w	r2, [r8, #20]
  408d44:	2b00      	cmp	r3, #0
  408d46:	bf0c      	ite	eq
  408d48:	2101      	moveq	r1, #1
  408d4a:	2102      	movne	r1, #2
  408d4c:	f8c8 3018 	str.w	r3, [r8, #24]
  408d50:	f8c8 1010 	str.w	r1, [r8, #16]
  408d54:	b9df      	cbnz	r7, 408d8e <__d2b+0x86>
  408d56:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  408d5a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  408d5e:	6030      	str	r0, [r6, #0]
  408d60:	6918      	ldr	r0, [r3, #16]
  408d62:	f7ff fd8f 	bl	408884 <__hi0bits>
  408d66:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408d68:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  408d6c:	6018      	str	r0, [r3, #0]
  408d6e:	4640      	mov	r0, r8
  408d70:	b002      	add	sp, #8
  408d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408d76:	a801      	add	r0, sp, #4
  408d78:	f7ff fda4 	bl	4088c4 <__lo0bits>
  408d7c:	9b01      	ldr	r3, [sp, #4]
  408d7e:	f8c8 3014 	str.w	r3, [r8, #20]
  408d82:	2101      	movs	r1, #1
  408d84:	3020      	adds	r0, #32
  408d86:	f8c8 1010 	str.w	r1, [r8, #16]
  408d8a:	2f00      	cmp	r7, #0
  408d8c:	d0e3      	beq.n	408d56 <__d2b+0x4e>
  408d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408d90:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  408d94:	4407      	add	r7, r0
  408d96:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  408d9a:	6037      	str	r7, [r6, #0]
  408d9c:	6018      	str	r0, [r3, #0]
  408d9e:	4640      	mov	r0, r8
  408da0:	b002      	add	sp, #8
  408da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408da6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408daa:	f1c0 0120 	rsb	r1, r0, #32
  408dae:	fa03 f101 	lsl.w	r1, r3, r1
  408db2:	430a      	orrs	r2, r1
  408db4:	40c3      	lsrs	r3, r0
  408db6:	9301      	str	r3, [sp, #4]
  408db8:	f8c8 2014 	str.w	r2, [r8, #20]
  408dbc:	e7c2      	b.n	408d44 <__d2b+0x3c>
  408dbe:	bf00      	nop

00408dc0 <_realloc_r>:
  408dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408dc4:	4617      	mov	r7, r2
  408dc6:	b083      	sub	sp, #12
  408dc8:	2900      	cmp	r1, #0
  408dca:	f000 80c1 	beq.w	408f50 <_realloc_r+0x190>
  408dce:	460e      	mov	r6, r1
  408dd0:	4681      	mov	r9, r0
  408dd2:	f107 050b 	add.w	r5, r7, #11
  408dd6:	f7ff fce1 	bl	40879c <__malloc_lock>
  408dda:	f856 ec04 	ldr.w	lr, [r6, #-4]
  408dde:	2d16      	cmp	r5, #22
  408de0:	f02e 0403 	bic.w	r4, lr, #3
  408de4:	f1a6 0808 	sub.w	r8, r6, #8
  408de8:	d840      	bhi.n	408e6c <_realloc_r+0xac>
  408dea:	2210      	movs	r2, #16
  408dec:	4615      	mov	r5, r2
  408dee:	42af      	cmp	r7, r5
  408df0:	d841      	bhi.n	408e76 <_realloc_r+0xb6>
  408df2:	4294      	cmp	r4, r2
  408df4:	da75      	bge.n	408ee2 <_realloc_r+0x122>
  408df6:	4bc9      	ldr	r3, [pc, #804]	; (40911c <_realloc_r+0x35c>)
  408df8:	6899      	ldr	r1, [r3, #8]
  408dfa:	eb08 0004 	add.w	r0, r8, r4
  408dfe:	4288      	cmp	r0, r1
  408e00:	6841      	ldr	r1, [r0, #4]
  408e02:	f000 80d9 	beq.w	408fb8 <_realloc_r+0x1f8>
  408e06:	f021 0301 	bic.w	r3, r1, #1
  408e0a:	4403      	add	r3, r0
  408e0c:	685b      	ldr	r3, [r3, #4]
  408e0e:	07db      	lsls	r3, r3, #31
  408e10:	d57d      	bpl.n	408f0e <_realloc_r+0x14e>
  408e12:	f01e 0f01 	tst.w	lr, #1
  408e16:	d035      	beq.n	408e84 <_realloc_r+0xc4>
  408e18:	4639      	mov	r1, r7
  408e1a:	4648      	mov	r0, r9
  408e1c:	f7ff f8b4 	bl	407f88 <_malloc_r>
  408e20:	4607      	mov	r7, r0
  408e22:	b1e0      	cbz	r0, 408e5e <_realloc_r+0x9e>
  408e24:	f856 3c04 	ldr.w	r3, [r6, #-4]
  408e28:	f023 0301 	bic.w	r3, r3, #1
  408e2c:	4443      	add	r3, r8
  408e2e:	f1a0 0208 	sub.w	r2, r0, #8
  408e32:	429a      	cmp	r2, r3
  408e34:	f000 8144 	beq.w	4090c0 <_realloc_r+0x300>
  408e38:	1f22      	subs	r2, r4, #4
  408e3a:	2a24      	cmp	r2, #36	; 0x24
  408e3c:	f200 8131 	bhi.w	4090a2 <_realloc_r+0x2e2>
  408e40:	2a13      	cmp	r2, #19
  408e42:	f200 8104 	bhi.w	40904e <_realloc_r+0x28e>
  408e46:	4603      	mov	r3, r0
  408e48:	4632      	mov	r2, r6
  408e4a:	6811      	ldr	r1, [r2, #0]
  408e4c:	6019      	str	r1, [r3, #0]
  408e4e:	6851      	ldr	r1, [r2, #4]
  408e50:	6059      	str	r1, [r3, #4]
  408e52:	6892      	ldr	r2, [r2, #8]
  408e54:	609a      	str	r2, [r3, #8]
  408e56:	4631      	mov	r1, r6
  408e58:	4648      	mov	r0, r9
  408e5a:	f7fe fd77 	bl	40794c <_free_r>
  408e5e:	4648      	mov	r0, r9
  408e60:	f7ff fc9e 	bl	4087a0 <__malloc_unlock>
  408e64:	4638      	mov	r0, r7
  408e66:	b003      	add	sp, #12
  408e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408e6c:	f025 0507 	bic.w	r5, r5, #7
  408e70:	2d00      	cmp	r5, #0
  408e72:	462a      	mov	r2, r5
  408e74:	dabb      	bge.n	408dee <_realloc_r+0x2e>
  408e76:	230c      	movs	r3, #12
  408e78:	2000      	movs	r0, #0
  408e7a:	f8c9 3000 	str.w	r3, [r9]
  408e7e:	b003      	add	sp, #12
  408e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408e84:	f856 3c08 	ldr.w	r3, [r6, #-8]
  408e88:	ebc3 0a08 	rsb	sl, r3, r8
  408e8c:	f8da 3004 	ldr.w	r3, [sl, #4]
  408e90:	f023 0c03 	bic.w	ip, r3, #3
  408e94:	eb04 030c 	add.w	r3, r4, ip
  408e98:	4293      	cmp	r3, r2
  408e9a:	dbbd      	blt.n	408e18 <_realloc_r+0x58>
  408e9c:	4657      	mov	r7, sl
  408e9e:	f8da 100c 	ldr.w	r1, [sl, #12]
  408ea2:	f857 0f08 	ldr.w	r0, [r7, #8]!
  408ea6:	1f22      	subs	r2, r4, #4
  408ea8:	2a24      	cmp	r2, #36	; 0x24
  408eaa:	60c1      	str	r1, [r0, #12]
  408eac:	6088      	str	r0, [r1, #8]
  408eae:	f200 8117 	bhi.w	4090e0 <_realloc_r+0x320>
  408eb2:	2a13      	cmp	r2, #19
  408eb4:	f240 8112 	bls.w	4090dc <_realloc_r+0x31c>
  408eb8:	6831      	ldr	r1, [r6, #0]
  408eba:	f8ca 1008 	str.w	r1, [sl, #8]
  408ebe:	6871      	ldr	r1, [r6, #4]
  408ec0:	f8ca 100c 	str.w	r1, [sl, #12]
  408ec4:	2a1b      	cmp	r2, #27
  408ec6:	f200 812b 	bhi.w	409120 <_realloc_r+0x360>
  408eca:	3608      	adds	r6, #8
  408ecc:	f10a 0210 	add.w	r2, sl, #16
  408ed0:	6831      	ldr	r1, [r6, #0]
  408ed2:	6011      	str	r1, [r2, #0]
  408ed4:	6871      	ldr	r1, [r6, #4]
  408ed6:	6051      	str	r1, [r2, #4]
  408ed8:	68b1      	ldr	r1, [r6, #8]
  408eda:	6091      	str	r1, [r2, #8]
  408edc:	463e      	mov	r6, r7
  408ede:	461c      	mov	r4, r3
  408ee0:	46d0      	mov	r8, sl
  408ee2:	1b63      	subs	r3, r4, r5
  408ee4:	2b0f      	cmp	r3, #15
  408ee6:	d81d      	bhi.n	408f24 <_realloc_r+0x164>
  408ee8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  408eec:	f003 0301 	and.w	r3, r3, #1
  408ef0:	4323      	orrs	r3, r4
  408ef2:	4444      	add	r4, r8
  408ef4:	f8c8 3004 	str.w	r3, [r8, #4]
  408ef8:	6863      	ldr	r3, [r4, #4]
  408efa:	f043 0301 	orr.w	r3, r3, #1
  408efe:	6063      	str	r3, [r4, #4]
  408f00:	4648      	mov	r0, r9
  408f02:	f7ff fc4d 	bl	4087a0 <__malloc_unlock>
  408f06:	4630      	mov	r0, r6
  408f08:	b003      	add	sp, #12
  408f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f0e:	f021 0103 	bic.w	r1, r1, #3
  408f12:	4421      	add	r1, r4
  408f14:	4291      	cmp	r1, r2
  408f16:	db21      	blt.n	408f5c <_realloc_r+0x19c>
  408f18:	68c3      	ldr	r3, [r0, #12]
  408f1a:	6882      	ldr	r2, [r0, #8]
  408f1c:	460c      	mov	r4, r1
  408f1e:	60d3      	str	r3, [r2, #12]
  408f20:	609a      	str	r2, [r3, #8]
  408f22:	e7de      	b.n	408ee2 <_realloc_r+0x122>
  408f24:	f8d8 2004 	ldr.w	r2, [r8, #4]
  408f28:	eb08 0105 	add.w	r1, r8, r5
  408f2c:	f002 0201 	and.w	r2, r2, #1
  408f30:	4315      	orrs	r5, r2
  408f32:	f043 0201 	orr.w	r2, r3, #1
  408f36:	440b      	add	r3, r1
  408f38:	f8c8 5004 	str.w	r5, [r8, #4]
  408f3c:	604a      	str	r2, [r1, #4]
  408f3e:	685a      	ldr	r2, [r3, #4]
  408f40:	f042 0201 	orr.w	r2, r2, #1
  408f44:	3108      	adds	r1, #8
  408f46:	605a      	str	r2, [r3, #4]
  408f48:	4648      	mov	r0, r9
  408f4a:	f7fe fcff 	bl	40794c <_free_r>
  408f4e:	e7d7      	b.n	408f00 <_realloc_r+0x140>
  408f50:	4611      	mov	r1, r2
  408f52:	b003      	add	sp, #12
  408f54:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408f58:	f7ff b816 	b.w	407f88 <_malloc_r>
  408f5c:	f01e 0f01 	tst.w	lr, #1
  408f60:	f47f af5a 	bne.w	408e18 <_realloc_r+0x58>
  408f64:	f856 3c08 	ldr.w	r3, [r6, #-8]
  408f68:	ebc3 0a08 	rsb	sl, r3, r8
  408f6c:	f8da 3004 	ldr.w	r3, [sl, #4]
  408f70:	f023 0c03 	bic.w	ip, r3, #3
  408f74:	eb01 0e0c 	add.w	lr, r1, ip
  408f78:	4596      	cmp	lr, r2
  408f7a:	db8b      	blt.n	408e94 <_realloc_r+0xd4>
  408f7c:	68c3      	ldr	r3, [r0, #12]
  408f7e:	6882      	ldr	r2, [r0, #8]
  408f80:	4657      	mov	r7, sl
  408f82:	60d3      	str	r3, [r2, #12]
  408f84:	609a      	str	r2, [r3, #8]
  408f86:	f857 1f08 	ldr.w	r1, [r7, #8]!
  408f8a:	f8da 300c 	ldr.w	r3, [sl, #12]
  408f8e:	60cb      	str	r3, [r1, #12]
  408f90:	1f22      	subs	r2, r4, #4
  408f92:	2a24      	cmp	r2, #36	; 0x24
  408f94:	6099      	str	r1, [r3, #8]
  408f96:	f200 8099 	bhi.w	4090cc <_realloc_r+0x30c>
  408f9a:	2a13      	cmp	r2, #19
  408f9c:	d962      	bls.n	409064 <_realloc_r+0x2a4>
  408f9e:	6833      	ldr	r3, [r6, #0]
  408fa0:	f8ca 3008 	str.w	r3, [sl, #8]
  408fa4:	6873      	ldr	r3, [r6, #4]
  408fa6:	f8ca 300c 	str.w	r3, [sl, #12]
  408faa:	2a1b      	cmp	r2, #27
  408fac:	f200 80a0 	bhi.w	4090f0 <_realloc_r+0x330>
  408fb0:	3608      	adds	r6, #8
  408fb2:	f10a 0310 	add.w	r3, sl, #16
  408fb6:	e056      	b.n	409066 <_realloc_r+0x2a6>
  408fb8:	f021 0b03 	bic.w	fp, r1, #3
  408fbc:	44a3      	add	fp, r4
  408fbe:	f105 0010 	add.w	r0, r5, #16
  408fc2:	4583      	cmp	fp, r0
  408fc4:	da59      	bge.n	40907a <_realloc_r+0x2ba>
  408fc6:	f01e 0f01 	tst.w	lr, #1
  408fca:	f47f af25 	bne.w	408e18 <_realloc_r+0x58>
  408fce:	f856 1c08 	ldr.w	r1, [r6, #-8]
  408fd2:	ebc1 0a08 	rsb	sl, r1, r8
  408fd6:	f8da 1004 	ldr.w	r1, [sl, #4]
  408fda:	f021 0c03 	bic.w	ip, r1, #3
  408fde:	44e3      	add	fp, ip
  408fe0:	4558      	cmp	r0, fp
  408fe2:	f73f af57 	bgt.w	408e94 <_realloc_r+0xd4>
  408fe6:	4657      	mov	r7, sl
  408fe8:	f8da 100c 	ldr.w	r1, [sl, #12]
  408fec:	f857 0f08 	ldr.w	r0, [r7, #8]!
  408ff0:	1f22      	subs	r2, r4, #4
  408ff2:	2a24      	cmp	r2, #36	; 0x24
  408ff4:	60c1      	str	r1, [r0, #12]
  408ff6:	6088      	str	r0, [r1, #8]
  408ff8:	f200 80b4 	bhi.w	409164 <_realloc_r+0x3a4>
  408ffc:	2a13      	cmp	r2, #19
  408ffe:	f240 80a5 	bls.w	40914c <_realloc_r+0x38c>
  409002:	6831      	ldr	r1, [r6, #0]
  409004:	f8ca 1008 	str.w	r1, [sl, #8]
  409008:	6871      	ldr	r1, [r6, #4]
  40900a:	f8ca 100c 	str.w	r1, [sl, #12]
  40900e:	2a1b      	cmp	r2, #27
  409010:	f200 80af 	bhi.w	409172 <_realloc_r+0x3b2>
  409014:	3608      	adds	r6, #8
  409016:	f10a 0210 	add.w	r2, sl, #16
  40901a:	6831      	ldr	r1, [r6, #0]
  40901c:	6011      	str	r1, [r2, #0]
  40901e:	6871      	ldr	r1, [r6, #4]
  409020:	6051      	str	r1, [r2, #4]
  409022:	68b1      	ldr	r1, [r6, #8]
  409024:	6091      	str	r1, [r2, #8]
  409026:	eb0a 0105 	add.w	r1, sl, r5
  40902a:	ebc5 020b 	rsb	r2, r5, fp
  40902e:	f042 0201 	orr.w	r2, r2, #1
  409032:	6099      	str	r1, [r3, #8]
  409034:	604a      	str	r2, [r1, #4]
  409036:	f8da 3004 	ldr.w	r3, [sl, #4]
  40903a:	f003 0301 	and.w	r3, r3, #1
  40903e:	431d      	orrs	r5, r3
  409040:	4648      	mov	r0, r9
  409042:	f8ca 5004 	str.w	r5, [sl, #4]
  409046:	f7ff fbab 	bl	4087a0 <__malloc_unlock>
  40904a:	4638      	mov	r0, r7
  40904c:	e75c      	b.n	408f08 <_realloc_r+0x148>
  40904e:	6833      	ldr	r3, [r6, #0]
  409050:	6003      	str	r3, [r0, #0]
  409052:	6873      	ldr	r3, [r6, #4]
  409054:	6043      	str	r3, [r0, #4]
  409056:	2a1b      	cmp	r2, #27
  409058:	d827      	bhi.n	4090aa <_realloc_r+0x2ea>
  40905a:	f100 0308 	add.w	r3, r0, #8
  40905e:	f106 0208 	add.w	r2, r6, #8
  409062:	e6f2      	b.n	408e4a <_realloc_r+0x8a>
  409064:	463b      	mov	r3, r7
  409066:	6832      	ldr	r2, [r6, #0]
  409068:	601a      	str	r2, [r3, #0]
  40906a:	6872      	ldr	r2, [r6, #4]
  40906c:	605a      	str	r2, [r3, #4]
  40906e:	68b2      	ldr	r2, [r6, #8]
  409070:	609a      	str	r2, [r3, #8]
  409072:	463e      	mov	r6, r7
  409074:	4674      	mov	r4, lr
  409076:	46d0      	mov	r8, sl
  409078:	e733      	b.n	408ee2 <_realloc_r+0x122>
  40907a:	eb08 0105 	add.w	r1, r8, r5
  40907e:	ebc5 0b0b 	rsb	fp, r5, fp
  409082:	f04b 0201 	orr.w	r2, fp, #1
  409086:	6099      	str	r1, [r3, #8]
  409088:	604a      	str	r2, [r1, #4]
  40908a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40908e:	f003 0301 	and.w	r3, r3, #1
  409092:	431d      	orrs	r5, r3
  409094:	4648      	mov	r0, r9
  409096:	f846 5c04 	str.w	r5, [r6, #-4]
  40909a:	f7ff fb81 	bl	4087a0 <__malloc_unlock>
  40909e:	4630      	mov	r0, r6
  4090a0:	e732      	b.n	408f08 <_realloc_r+0x148>
  4090a2:	4631      	mov	r1, r6
  4090a4:	f7ff fb16 	bl	4086d4 <memmove>
  4090a8:	e6d5      	b.n	408e56 <_realloc_r+0x96>
  4090aa:	68b3      	ldr	r3, [r6, #8]
  4090ac:	6083      	str	r3, [r0, #8]
  4090ae:	68f3      	ldr	r3, [r6, #12]
  4090b0:	60c3      	str	r3, [r0, #12]
  4090b2:	2a24      	cmp	r2, #36	; 0x24
  4090b4:	d028      	beq.n	409108 <_realloc_r+0x348>
  4090b6:	f100 0310 	add.w	r3, r0, #16
  4090ba:	f106 0210 	add.w	r2, r6, #16
  4090be:	e6c4      	b.n	408e4a <_realloc_r+0x8a>
  4090c0:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4090c4:	f023 0303 	bic.w	r3, r3, #3
  4090c8:	441c      	add	r4, r3
  4090ca:	e70a      	b.n	408ee2 <_realloc_r+0x122>
  4090cc:	4631      	mov	r1, r6
  4090ce:	4638      	mov	r0, r7
  4090d0:	4674      	mov	r4, lr
  4090d2:	46d0      	mov	r8, sl
  4090d4:	f7ff fafe 	bl	4086d4 <memmove>
  4090d8:	463e      	mov	r6, r7
  4090da:	e702      	b.n	408ee2 <_realloc_r+0x122>
  4090dc:	463a      	mov	r2, r7
  4090de:	e6f7      	b.n	408ed0 <_realloc_r+0x110>
  4090e0:	4631      	mov	r1, r6
  4090e2:	4638      	mov	r0, r7
  4090e4:	461c      	mov	r4, r3
  4090e6:	46d0      	mov	r8, sl
  4090e8:	f7ff faf4 	bl	4086d4 <memmove>
  4090ec:	463e      	mov	r6, r7
  4090ee:	e6f8      	b.n	408ee2 <_realloc_r+0x122>
  4090f0:	68b3      	ldr	r3, [r6, #8]
  4090f2:	f8ca 3010 	str.w	r3, [sl, #16]
  4090f6:	68f3      	ldr	r3, [r6, #12]
  4090f8:	f8ca 3014 	str.w	r3, [sl, #20]
  4090fc:	2a24      	cmp	r2, #36	; 0x24
  4090fe:	d01b      	beq.n	409138 <_realloc_r+0x378>
  409100:	3610      	adds	r6, #16
  409102:	f10a 0318 	add.w	r3, sl, #24
  409106:	e7ae      	b.n	409066 <_realloc_r+0x2a6>
  409108:	6933      	ldr	r3, [r6, #16]
  40910a:	6103      	str	r3, [r0, #16]
  40910c:	6973      	ldr	r3, [r6, #20]
  40910e:	6143      	str	r3, [r0, #20]
  409110:	f106 0218 	add.w	r2, r6, #24
  409114:	f100 0318 	add.w	r3, r0, #24
  409118:	e697      	b.n	408e4a <_realloc_r+0x8a>
  40911a:	bf00      	nop
  40911c:	20400498 	.word	0x20400498
  409120:	68b1      	ldr	r1, [r6, #8]
  409122:	f8ca 1010 	str.w	r1, [sl, #16]
  409126:	68f1      	ldr	r1, [r6, #12]
  409128:	f8ca 1014 	str.w	r1, [sl, #20]
  40912c:	2a24      	cmp	r2, #36	; 0x24
  40912e:	d00f      	beq.n	409150 <_realloc_r+0x390>
  409130:	3610      	adds	r6, #16
  409132:	f10a 0218 	add.w	r2, sl, #24
  409136:	e6cb      	b.n	408ed0 <_realloc_r+0x110>
  409138:	6933      	ldr	r3, [r6, #16]
  40913a:	f8ca 3018 	str.w	r3, [sl, #24]
  40913e:	6973      	ldr	r3, [r6, #20]
  409140:	f8ca 301c 	str.w	r3, [sl, #28]
  409144:	3618      	adds	r6, #24
  409146:	f10a 0320 	add.w	r3, sl, #32
  40914a:	e78c      	b.n	409066 <_realloc_r+0x2a6>
  40914c:	463a      	mov	r2, r7
  40914e:	e764      	b.n	40901a <_realloc_r+0x25a>
  409150:	6932      	ldr	r2, [r6, #16]
  409152:	f8ca 2018 	str.w	r2, [sl, #24]
  409156:	6972      	ldr	r2, [r6, #20]
  409158:	f8ca 201c 	str.w	r2, [sl, #28]
  40915c:	3618      	adds	r6, #24
  40915e:	f10a 0220 	add.w	r2, sl, #32
  409162:	e6b5      	b.n	408ed0 <_realloc_r+0x110>
  409164:	4631      	mov	r1, r6
  409166:	4638      	mov	r0, r7
  409168:	9301      	str	r3, [sp, #4]
  40916a:	f7ff fab3 	bl	4086d4 <memmove>
  40916e:	9b01      	ldr	r3, [sp, #4]
  409170:	e759      	b.n	409026 <_realloc_r+0x266>
  409172:	68b1      	ldr	r1, [r6, #8]
  409174:	f8ca 1010 	str.w	r1, [sl, #16]
  409178:	68f1      	ldr	r1, [r6, #12]
  40917a:	f8ca 1014 	str.w	r1, [sl, #20]
  40917e:	2a24      	cmp	r2, #36	; 0x24
  409180:	d003      	beq.n	40918a <_realloc_r+0x3ca>
  409182:	3610      	adds	r6, #16
  409184:	f10a 0218 	add.w	r2, sl, #24
  409188:	e747      	b.n	40901a <_realloc_r+0x25a>
  40918a:	6932      	ldr	r2, [r6, #16]
  40918c:	f8ca 2018 	str.w	r2, [sl, #24]
  409190:	6972      	ldr	r2, [r6, #20]
  409192:	f8ca 201c 	str.w	r2, [sl, #28]
  409196:	3618      	adds	r6, #24
  409198:	f10a 0220 	add.w	r2, sl, #32
  40919c:	e73d      	b.n	40901a <_realloc_r+0x25a>
  40919e:	bf00      	nop

004091a0 <_sbrk_r>:
  4091a0:	b538      	push	{r3, r4, r5, lr}
  4091a2:	4c07      	ldr	r4, [pc, #28]	; (4091c0 <_sbrk_r+0x20>)
  4091a4:	2300      	movs	r3, #0
  4091a6:	4605      	mov	r5, r0
  4091a8:	4608      	mov	r0, r1
  4091aa:	6023      	str	r3, [r4, #0]
  4091ac:	f7f9 f9c6 	bl	40253c <_sbrk>
  4091b0:	1c43      	adds	r3, r0, #1
  4091b2:	d000      	beq.n	4091b6 <_sbrk_r+0x16>
  4091b4:	bd38      	pop	{r3, r4, r5, pc}
  4091b6:	6823      	ldr	r3, [r4, #0]
  4091b8:	2b00      	cmp	r3, #0
  4091ba:	d0fb      	beq.n	4091b4 <_sbrk_r+0x14>
  4091bc:	602b      	str	r3, [r5, #0]
  4091be:	bd38      	pop	{r3, r4, r5, pc}
  4091c0:	20400a70 	.word	0x20400a70

004091c4 <__sread>:
  4091c4:	b510      	push	{r4, lr}
  4091c6:	460c      	mov	r4, r1
  4091c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4091cc:	f000 fafc 	bl	4097c8 <_read_r>
  4091d0:	2800      	cmp	r0, #0
  4091d2:	db03      	blt.n	4091dc <__sread+0x18>
  4091d4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4091d6:	4403      	add	r3, r0
  4091d8:	6523      	str	r3, [r4, #80]	; 0x50
  4091da:	bd10      	pop	{r4, pc}
  4091dc:	89a3      	ldrh	r3, [r4, #12]
  4091de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4091e2:	81a3      	strh	r3, [r4, #12]
  4091e4:	bd10      	pop	{r4, pc}
  4091e6:	bf00      	nop

004091e8 <__swrite>:
  4091e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4091ec:	4616      	mov	r6, r2
  4091ee:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4091f2:	461f      	mov	r7, r3
  4091f4:	05d3      	lsls	r3, r2, #23
  4091f6:	460c      	mov	r4, r1
  4091f8:	4605      	mov	r5, r0
  4091fa:	d507      	bpl.n	40920c <__swrite+0x24>
  4091fc:	2200      	movs	r2, #0
  4091fe:	2302      	movs	r3, #2
  409200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409204:	f000 faca 	bl	40979c <_lseek_r>
  409208:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40920c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409210:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  409214:	81a2      	strh	r2, [r4, #12]
  409216:	463b      	mov	r3, r7
  409218:	4632      	mov	r2, r6
  40921a:	4628      	mov	r0, r5
  40921c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409220:	f000 b9aa 	b.w	409578 <_write_r>

00409224 <__sseek>:
  409224:	b510      	push	{r4, lr}
  409226:	460c      	mov	r4, r1
  409228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40922c:	f000 fab6 	bl	40979c <_lseek_r>
  409230:	89a3      	ldrh	r3, [r4, #12]
  409232:	1c42      	adds	r2, r0, #1
  409234:	bf0e      	itee	eq
  409236:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40923a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40923e:	6520      	strne	r0, [r4, #80]	; 0x50
  409240:	81a3      	strh	r3, [r4, #12]
  409242:	bd10      	pop	{r4, pc}

00409244 <__sclose>:
  409244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409248:	f000 ba2e 	b.w	4096a8 <_close_r>
	...

00409280 <strlen>:
  409280:	f890 f000 	pld	[r0]
  409284:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  409288:	f020 0107 	bic.w	r1, r0, #7
  40928c:	f06f 0c00 	mvn.w	ip, #0
  409290:	f010 0407 	ands.w	r4, r0, #7
  409294:	f891 f020 	pld	[r1, #32]
  409298:	f040 8049 	bne.w	40932e <strlen+0xae>
  40929c:	f04f 0400 	mov.w	r4, #0
  4092a0:	f06f 0007 	mvn.w	r0, #7
  4092a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4092a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4092ac:	f100 0008 	add.w	r0, r0, #8
  4092b0:	fa82 f24c 	uadd8	r2, r2, ip
  4092b4:	faa4 f28c 	sel	r2, r4, ip
  4092b8:	fa83 f34c 	uadd8	r3, r3, ip
  4092bc:	faa2 f38c 	sel	r3, r2, ip
  4092c0:	bb4b      	cbnz	r3, 409316 <strlen+0x96>
  4092c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4092c6:	fa82 f24c 	uadd8	r2, r2, ip
  4092ca:	f100 0008 	add.w	r0, r0, #8
  4092ce:	faa4 f28c 	sel	r2, r4, ip
  4092d2:	fa83 f34c 	uadd8	r3, r3, ip
  4092d6:	faa2 f38c 	sel	r3, r2, ip
  4092da:	b9e3      	cbnz	r3, 409316 <strlen+0x96>
  4092dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4092e0:	fa82 f24c 	uadd8	r2, r2, ip
  4092e4:	f100 0008 	add.w	r0, r0, #8
  4092e8:	faa4 f28c 	sel	r2, r4, ip
  4092ec:	fa83 f34c 	uadd8	r3, r3, ip
  4092f0:	faa2 f38c 	sel	r3, r2, ip
  4092f4:	b97b      	cbnz	r3, 409316 <strlen+0x96>
  4092f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4092fa:	f101 0120 	add.w	r1, r1, #32
  4092fe:	fa82 f24c 	uadd8	r2, r2, ip
  409302:	f100 0008 	add.w	r0, r0, #8
  409306:	faa4 f28c 	sel	r2, r4, ip
  40930a:	fa83 f34c 	uadd8	r3, r3, ip
  40930e:	faa2 f38c 	sel	r3, r2, ip
  409312:	2b00      	cmp	r3, #0
  409314:	d0c6      	beq.n	4092a4 <strlen+0x24>
  409316:	2a00      	cmp	r2, #0
  409318:	bf04      	itt	eq
  40931a:	3004      	addeq	r0, #4
  40931c:	461a      	moveq	r2, r3
  40931e:	ba12      	rev	r2, r2
  409320:	fab2 f282 	clz	r2, r2
  409324:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  409328:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40932c:	4770      	bx	lr
  40932e:	e9d1 2300 	ldrd	r2, r3, [r1]
  409332:	f004 0503 	and.w	r5, r4, #3
  409336:	f1c4 0000 	rsb	r0, r4, #0
  40933a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40933e:	f014 0f04 	tst.w	r4, #4
  409342:	f891 f040 	pld	[r1, #64]	; 0x40
  409346:	fa0c f505 	lsl.w	r5, ip, r5
  40934a:	ea62 0205 	orn	r2, r2, r5
  40934e:	bf1c      	itt	ne
  409350:	ea63 0305 	ornne	r3, r3, r5
  409354:	4662      	movne	r2, ip
  409356:	f04f 0400 	mov.w	r4, #0
  40935a:	e7a9      	b.n	4092b0 <strlen+0x30>

0040935c <__ssprint_r>:
  40935c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409360:	6893      	ldr	r3, [r2, #8]
  409362:	b083      	sub	sp, #12
  409364:	4690      	mov	r8, r2
  409366:	2b00      	cmp	r3, #0
  409368:	d072      	beq.n	409450 <__ssprint_r+0xf4>
  40936a:	4683      	mov	fp, r0
  40936c:	f04f 0900 	mov.w	r9, #0
  409370:	6816      	ldr	r6, [r2, #0]
  409372:	6808      	ldr	r0, [r1, #0]
  409374:	688b      	ldr	r3, [r1, #8]
  409376:	460d      	mov	r5, r1
  409378:	464c      	mov	r4, r9
  40937a:	2c00      	cmp	r4, #0
  40937c:	d045      	beq.n	40940a <__ssprint_r+0xae>
  40937e:	429c      	cmp	r4, r3
  409380:	461f      	mov	r7, r3
  409382:	469a      	mov	sl, r3
  409384:	d346      	bcc.n	409414 <__ssprint_r+0xb8>
  409386:	89ab      	ldrh	r3, [r5, #12]
  409388:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40938c:	d02d      	beq.n	4093ea <__ssprint_r+0x8e>
  40938e:	696f      	ldr	r7, [r5, #20]
  409390:	6929      	ldr	r1, [r5, #16]
  409392:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  409396:	ebc1 0a00 	rsb	sl, r1, r0
  40939a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40939e:	1c60      	adds	r0, r4, #1
  4093a0:	107f      	asrs	r7, r7, #1
  4093a2:	4450      	add	r0, sl
  4093a4:	42b8      	cmp	r0, r7
  4093a6:	463a      	mov	r2, r7
  4093a8:	bf84      	itt	hi
  4093aa:	4607      	movhi	r7, r0
  4093ac:	463a      	movhi	r2, r7
  4093ae:	055b      	lsls	r3, r3, #21
  4093b0:	d533      	bpl.n	40941a <__ssprint_r+0xbe>
  4093b2:	4611      	mov	r1, r2
  4093b4:	4658      	mov	r0, fp
  4093b6:	f7fe fde7 	bl	407f88 <_malloc_r>
  4093ba:	2800      	cmp	r0, #0
  4093bc:	d037      	beq.n	40942e <__ssprint_r+0xd2>
  4093be:	4652      	mov	r2, sl
  4093c0:	6929      	ldr	r1, [r5, #16]
  4093c2:	9001      	str	r0, [sp, #4]
  4093c4:	f7ff f8ec 	bl	4085a0 <memcpy>
  4093c8:	89aa      	ldrh	r2, [r5, #12]
  4093ca:	9b01      	ldr	r3, [sp, #4]
  4093cc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4093d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4093d4:	81aa      	strh	r2, [r5, #12]
  4093d6:	ebca 0207 	rsb	r2, sl, r7
  4093da:	eb03 000a 	add.w	r0, r3, sl
  4093de:	616f      	str	r7, [r5, #20]
  4093e0:	612b      	str	r3, [r5, #16]
  4093e2:	6028      	str	r0, [r5, #0]
  4093e4:	60aa      	str	r2, [r5, #8]
  4093e6:	4627      	mov	r7, r4
  4093e8:	46a2      	mov	sl, r4
  4093ea:	4652      	mov	r2, sl
  4093ec:	4649      	mov	r1, r9
  4093ee:	f7ff f971 	bl	4086d4 <memmove>
  4093f2:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4093f6:	68ab      	ldr	r3, [r5, #8]
  4093f8:	6828      	ldr	r0, [r5, #0]
  4093fa:	1bdb      	subs	r3, r3, r7
  4093fc:	4450      	add	r0, sl
  4093fe:	1b14      	subs	r4, r2, r4
  409400:	60ab      	str	r3, [r5, #8]
  409402:	6028      	str	r0, [r5, #0]
  409404:	f8c8 4008 	str.w	r4, [r8, #8]
  409408:	b314      	cbz	r4, 409450 <__ssprint_r+0xf4>
  40940a:	f8d6 9000 	ldr.w	r9, [r6]
  40940e:	6874      	ldr	r4, [r6, #4]
  409410:	3608      	adds	r6, #8
  409412:	e7b2      	b.n	40937a <__ssprint_r+0x1e>
  409414:	4627      	mov	r7, r4
  409416:	46a2      	mov	sl, r4
  409418:	e7e7      	b.n	4093ea <__ssprint_r+0x8e>
  40941a:	4658      	mov	r0, fp
  40941c:	f7ff fcd0 	bl	408dc0 <_realloc_r>
  409420:	4603      	mov	r3, r0
  409422:	2800      	cmp	r0, #0
  409424:	d1d7      	bne.n	4093d6 <__ssprint_r+0x7a>
  409426:	6929      	ldr	r1, [r5, #16]
  409428:	4658      	mov	r0, fp
  40942a:	f7fe fa8f 	bl	40794c <_free_r>
  40942e:	230c      	movs	r3, #12
  409430:	f8cb 3000 	str.w	r3, [fp]
  409434:	89ab      	ldrh	r3, [r5, #12]
  409436:	2200      	movs	r2, #0
  409438:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40943c:	f04f 30ff 	mov.w	r0, #4294967295
  409440:	81ab      	strh	r3, [r5, #12]
  409442:	f8c8 2008 	str.w	r2, [r8, #8]
  409446:	f8c8 2004 	str.w	r2, [r8, #4]
  40944a:	b003      	add	sp, #12
  40944c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409450:	2000      	movs	r0, #0
  409452:	f8c8 0004 	str.w	r0, [r8, #4]
  409456:	b003      	add	sp, #12
  409458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040945c <__swbuf_r>:
  40945c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40945e:	460e      	mov	r6, r1
  409460:	4614      	mov	r4, r2
  409462:	4607      	mov	r7, r0
  409464:	b110      	cbz	r0, 40946c <__swbuf_r+0x10>
  409466:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409468:	2b00      	cmp	r3, #0
  40946a:	d04a      	beq.n	409502 <__swbuf_r+0xa6>
  40946c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409470:	69a3      	ldr	r3, [r4, #24]
  409472:	60a3      	str	r3, [r4, #8]
  409474:	b291      	uxth	r1, r2
  409476:	0708      	lsls	r0, r1, #28
  409478:	d538      	bpl.n	4094ec <__swbuf_r+0x90>
  40947a:	6923      	ldr	r3, [r4, #16]
  40947c:	2b00      	cmp	r3, #0
  40947e:	d035      	beq.n	4094ec <__swbuf_r+0x90>
  409480:	0489      	lsls	r1, r1, #18
  409482:	b2f5      	uxtb	r5, r6
  409484:	d515      	bpl.n	4094b2 <__swbuf_r+0x56>
  409486:	6822      	ldr	r2, [r4, #0]
  409488:	6961      	ldr	r1, [r4, #20]
  40948a:	1ad3      	subs	r3, r2, r3
  40948c:	428b      	cmp	r3, r1
  40948e:	da1c      	bge.n	4094ca <__swbuf_r+0x6e>
  409490:	3301      	adds	r3, #1
  409492:	68a1      	ldr	r1, [r4, #8]
  409494:	1c50      	adds	r0, r2, #1
  409496:	3901      	subs	r1, #1
  409498:	60a1      	str	r1, [r4, #8]
  40949a:	6020      	str	r0, [r4, #0]
  40949c:	7016      	strb	r6, [r2, #0]
  40949e:	6962      	ldr	r2, [r4, #20]
  4094a0:	429a      	cmp	r2, r3
  4094a2:	d01a      	beq.n	4094da <__swbuf_r+0x7e>
  4094a4:	89a3      	ldrh	r3, [r4, #12]
  4094a6:	07db      	lsls	r3, r3, #31
  4094a8:	d501      	bpl.n	4094ae <__swbuf_r+0x52>
  4094aa:	2d0a      	cmp	r5, #10
  4094ac:	d015      	beq.n	4094da <__swbuf_r+0x7e>
  4094ae:	4628      	mov	r0, r5
  4094b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4094b2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4094b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4094b8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4094bc:	81a2      	strh	r2, [r4, #12]
  4094be:	6822      	ldr	r2, [r4, #0]
  4094c0:	6661      	str	r1, [r4, #100]	; 0x64
  4094c2:	6961      	ldr	r1, [r4, #20]
  4094c4:	1ad3      	subs	r3, r2, r3
  4094c6:	428b      	cmp	r3, r1
  4094c8:	dbe2      	blt.n	409490 <__swbuf_r+0x34>
  4094ca:	4621      	mov	r1, r4
  4094cc:	4638      	mov	r0, r7
  4094ce:	f7fe f8df 	bl	407690 <_fflush_r>
  4094d2:	b940      	cbnz	r0, 4094e6 <__swbuf_r+0x8a>
  4094d4:	6822      	ldr	r2, [r4, #0]
  4094d6:	2301      	movs	r3, #1
  4094d8:	e7db      	b.n	409492 <__swbuf_r+0x36>
  4094da:	4621      	mov	r1, r4
  4094dc:	4638      	mov	r0, r7
  4094de:	f7fe f8d7 	bl	407690 <_fflush_r>
  4094e2:	2800      	cmp	r0, #0
  4094e4:	d0e3      	beq.n	4094ae <__swbuf_r+0x52>
  4094e6:	f04f 30ff 	mov.w	r0, #4294967295
  4094ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4094ec:	4621      	mov	r1, r4
  4094ee:	4638      	mov	r0, r7
  4094f0:	f7fc fff4 	bl	4064dc <__swsetup_r>
  4094f4:	2800      	cmp	r0, #0
  4094f6:	d1f6      	bne.n	4094e6 <__swbuf_r+0x8a>
  4094f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4094fc:	6923      	ldr	r3, [r4, #16]
  4094fe:	b291      	uxth	r1, r2
  409500:	e7be      	b.n	409480 <__swbuf_r+0x24>
  409502:	f7fe f959 	bl	4077b8 <__sinit>
  409506:	e7b1      	b.n	40946c <__swbuf_r+0x10>

00409508 <_wcrtomb_r>:
  409508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40950c:	4605      	mov	r5, r0
  40950e:	b086      	sub	sp, #24
  409510:	461e      	mov	r6, r3
  409512:	460c      	mov	r4, r1
  409514:	b1a1      	cbz	r1, 409540 <_wcrtomb_r+0x38>
  409516:	4b10      	ldr	r3, [pc, #64]	; (409558 <_wcrtomb_r+0x50>)
  409518:	4617      	mov	r7, r2
  40951a:	f8d3 8000 	ldr.w	r8, [r3]
  40951e:	f7fe fca9 	bl	407e74 <__locale_charset>
  409522:	9600      	str	r6, [sp, #0]
  409524:	4603      	mov	r3, r0
  409526:	463a      	mov	r2, r7
  409528:	4621      	mov	r1, r4
  40952a:	4628      	mov	r0, r5
  40952c:	47c0      	blx	r8
  40952e:	1c43      	adds	r3, r0, #1
  409530:	d103      	bne.n	40953a <_wcrtomb_r+0x32>
  409532:	2200      	movs	r2, #0
  409534:	238a      	movs	r3, #138	; 0x8a
  409536:	6032      	str	r2, [r6, #0]
  409538:	602b      	str	r3, [r5, #0]
  40953a:	b006      	add	sp, #24
  40953c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409540:	4b05      	ldr	r3, [pc, #20]	; (409558 <_wcrtomb_r+0x50>)
  409542:	681f      	ldr	r7, [r3, #0]
  409544:	f7fe fc96 	bl	407e74 <__locale_charset>
  409548:	9600      	str	r6, [sp, #0]
  40954a:	4603      	mov	r3, r0
  40954c:	4622      	mov	r2, r4
  40954e:	a903      	add	r1, sp, #12
  409550:	4628      	mov	r0, r5
  409552:	47b8      	blx	r7
  409554:	e7eb      	b.n	40952e <_wcrtomb_r+0x26>
  409556:	bf00      	nop
  409558:	204008a8 	.word	0x204008a8

0040955c <__ascii_wctomb>:
  40955c:	b121      	cbz	r1, 409568 <__ascii_wctomb+0xc>
  40955e:	2aff      	cmp	r2, #255	; 0xff
  409560:	d804      	bhi.n	40956c <__ascii_wctomb+0x10>
  409562:	700a      	strb	r2, [r1, #0]
  409564:	2001      	movs	r0, #1
  409566:	4770      	bx	lr
  409568:	4608      	mov	r0, r1
  40956a:	4770      	bx	lr
  40956c:	238a      	movs	r3, #138	; 0x8a
  40956e:	6003      	str	r3, [r0, #0]
  409570:	f04f 30ff 	mov.w	r0, #4294967295
  409574:	4770      	bx	lr
  409576:	bf00      	nop

00409578 <_write_r>:
  409578:	b570      	push	{r4, r5, r6, lr}
  40957a:	460d      	mov	r5, r1
  40957c:	4c08      	ldr	r4, [pc, #32]	; (4095a0 <_write_r+0x28>)
  40957e:	4611      	mov	r1, r2
  409580:	4606      	mov	r6, r0
  409582:	461a      	mov	r2, r3
  409584:	4628      	mov	r0, r5
  409586:	2300      	movs	r3, #0
  409588:	6023      	str	r3, [r4, #0]
  40958a:	f7f7 fac9 	bl	400b20 <_write>
  40958e:	1c43      	adds	r3, r0, #1
  409590:	d000      	beq.n	409594 <_write_r+0x1c>
  409592:	bd70      	pop	{r4, r5, r6, pc}
  409594:	6823      	ldr	r3, [r4, #0]
  409596:	2b00      	cmp	r3, #0
  409598:	d0fb      	beq.n	409592 <_write_r+0x1a>
  40959a:	6033      	str	r3, [r6, #0]
  40959c:	bd70      	pop	{r4, r5, r6, pc}
  40959e:	bf00      	nop
  4095a0:	20400a70 	.word	0x20400a70

004095a4 <__register_exitproc>:
  4095a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4095a8:	4c25      	ldr	r4, [pc, #148]	; (409640 <__register_exitproc+0x9c>)
  4095aa:	6825      	ldr	r5, [r4, #0]
  4095ac:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4095b0:	4606      	mov	r6, r0
  4095b2:	4688      	mov	r8, r1
  4095b4:	4692      	mov	sl, r2
  4095b6:	4699      	mov	r9, r3
  4095b8:	b3c4      	cbz	r4, 40962c <__register_exitproc+0x88>
  4095ba:	6860      	ldr	r0, [r4, #4]
  4095bc:	281f      	cmp	r0, #31
  4095be:	dc17      	bgt.n	4095f0 <__register_exitproc+0x4c>
  4095c0:	1c43      	adds	r3, r0, #1
  4095c2:	b176      	cbz	r6, 4095e2 <__register_exitproc+0x3e>
  4095c4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4095c8:	2201      	movs	r2, #1
  4095ca:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4095ce:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4095d2:	4082      	lsls	r2, r0
  4095d4:	4311      	orrs	r1, r2
  4095d6:	2e02      	cmp	r6, #2
  4095d8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  4095dc:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4095e0:	d01e      	beq.n	409620 <__register_exitproc+0x7c>
  4095e2:	3002      	adds	r0, #2
  4095e4:	6063      	str	r3, [r4, #4]
  4095e6:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4095ea:	2000      	movs	r0, #0
  4095ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4095f0:	4b14      	ldr	r3, [pc, #80]	; (409644 <__register_exitproc+0xa0>)
  4095f2:	b303      	cbz	r3, 409636 <__register_exitproc+0x92>
  4095f4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4095f8:	f7fe fcbe 	bl	407f78 <malloc>
  4095fc:	4604      	mov	r4, r0
  4095fe:	b1d0      	cbz	r0, 409636 <__register_exitproc+0x92>
  409600:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  409604:	2700      	movs	r7, #0
  409606:	e880 0088 	stmia.w	r0, {r3, r7}
  40960a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40960e:	4638      	mov	r0, r7
  409610:	2301      	movs	r3, #1
  409612:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  409616:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40961a:	2e00      	cmp	r6, #0
  40961c:	d0e1      	beq.n	4095e2 <__register_exitproc+0x3e>
  40961e:	e7d1      	b.n	4095c4 <__register_exitproc+0x20>
  409620:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  409624:	430a      	orrs	r2, r1
  409626:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40962a:	e7da      	b.n	4095e2 <__register_exitproc+0x3e>
  40962c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  409630:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  409634:	e7c1      	b.n	4095ba <__register_exitproc+0x16>
  409636:	f04f 30ff 	mov.w	r0, #4294967295
  40963a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40963e:	bf00      	nop
  409640:	00409c08 	.word	0x00409c08
  409644:	00407f79 	.word	0x00407f79

00409648 <_calloc_r>:
  409648:	b510      	push	{r4, lr}
  40964a:	fb02 f101 	mul.w	r1, r2, r1
  40964e:	f7fe fc9b 	bl	407f88 <_malloc_r>
  409652:	4604      	mov	r4, r0
  409654:	b1d8      	cbz	r0, 40968e <_calloc_r+0x46>
  409656:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40965a:	f022 0203 	bic.w	r2, r2, #3
  40965e:	3a04      	subs	r2, #4
  409660:	2a24      	cmp	r2, #36	; 0x24
  409662:	d818      	bhi.n	409696 <_calloc_r+0x4e>
  409664:	2a13      	cmp	r2, #19
  409666:	d914      	bls.n	409692 <_calloc_r+0x4a>
  409668:	2300      	movs	r3, #0
  40966a:	2a1b      	cmp	r2, #27
  40966c:	6003      	str	r3, [r0, #0]
  40966e:	6043      	str	r3, [r0, #4]
  409670:	d916      	bls.n	4096a0 <_calloc_r+0x58>
  409672:	2a24      	cmp	r2, #36	; 0x24
  409674:	6083      	str	r3, [r0, #8]
  409676:	60c3      	str	r3, [r0, #12]
  409678:	bf11      	iteee	ne
  40967a:	f100 0210 	addne.w	r2, r0, #16
  40967e:	6103      	streq	r3, [r0, #16]
  409680:	6143      	streq	r3, [r0, #20]
  409682:	f100 0218 	addeq.w	r2, r0, #24
  409686:	2300      	movs	r3, #0
  409688:	6013      	str	r3, [r2, #0]
  40968a:	6053      	str	r3, [r2, #4]
  40968c:	6093      	str	r3, [r2, #8]
  40968e:	4620      	mov	r0, r4
  409690:	bd10      	pop	{r4, pc}
  409692:	4602      	mov	r2, r0
  409694:	e7f7      	b.n	409686 <_calloc_r+0x3e>
  409696:	2100      	movs	r1, #0
  409698:	f7fa fb3e 	bl	403d18 <memset>
  40969c:	4620      	mov	r0, r4
  40969e:	bd10      	pop	{r4, pc}
  4096a0:	f100 0208 	add.w	r2, r0, #8
  4096a4:	e7ef      	b.n	409686 <_calloc_r+0x3e>
  4096a6:	bf00      	nop

004096a8 <_close_r>:
  4096a8:	b538      	push	{r3, r4, r5, lr}
  4096aa:	4c07      	ldr	r4, [pc, #28]	; (4096c8 <_close_r+0x20>)
  4096ac:	2300      	movs	r3, #0
  4096ae:	4605      	mov	r5, r0
  4096b0:	4608      	mov	r0, r1
  4096b2:	6023      	str	r3, [r4, #0]
  4096b4:	f7f8 ff6e 	bl	402594 <_close>
  4096b8:	1c43      	adds	r3, r0, #1
  4096ba:	d000      	beq.n	4096be <_close_r+0x16>
  4096bc:	bd38      	pop	{r3, r4, r5, pc}
  4096be:	6823      	ldr	r3, [r4, #0]
  4096c0:	2b00      	cmp	r3, #0
  4096c2:	d0fb      	beq.n	4096bc <_close_r+0x14>
  4096c4:	602b      	str	r3, [r5, #0]
  4096c6:	bd38      	pop	{r3, r4, r5, pc}
  4096c8:	20400a70 	.word	0x20400a70

004096cc <_fclose_r>:
  4096cc:	2900      	cmp	r1, #0
  4096ce:	d03d      	beq.n	40974c <_fclose_r+0x80>
  4096d0:	b570      	push	{r4, r5, r6, lr}
  4096d2:	4605      	mov	r5, r0
  4096d4:	460c      	mov	r4, r1
  4096d6:	b108      	cbz	r0, 4096dc <_fclose_r+0x10>
  4096d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4096da:	b37b      	cbz	r3, 40973c <_fclose_r+0x70>
  4096dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4096e0:	b90b      	cbnz	r3, 4096e6 <_fclose_r+0x1a>
  4096e2:	2000      	movs	r0, #0
  4096e4:	bd70      	pop	{r4, r5, r6, pc}
  4096e6:	4621      	mov	r1, r4
  4096e8:	4628      	mov	r0, r5
  4096ea:	f7fd ff2d 	bl	407548 <__sflush_r>
  4096ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4096f0:	4606      	mov	r6, r0
  4096f2:	b133      	cbz	r3, 409702 <_fclose_r+0x36>
  4096f4:	69e1      	ldr	r1, [r4, #28]
  4096f6:	4628      	mov	r0, r5
  4096f8:	4798      	blx	r3
  4096fa:	2800      	cmp	r0, #0
  4096fc:	bfb8      	it	lt
  4096fe:	f04f 36ff 	movlt.w	r6, #4294967295
  409702:	89a3      	ldrh	r3, [r4, #12]
  409704:	061b      	lsls	r3, r3, #24
  409706:	d41c      	bmi.n	409742 <_fclose_r+0x76>
  409708:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40970a:	b141      	cbz	r1, 40971e <_fclose_r+0x52>
  40970c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409710:	4299      	cmp	r1, r3
  409712:	d002      	beq.n	40971a <_fclose_r+0x4e>
  409714:	4628      	mov	r0, r5
  409716:	f7fe f919 	bl	40794c <_free_r>
  40971a:	2300      	movs	r3, #0
  40971c:	6323      	str	r3, [r4, #48]	; 0x30
  40971e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  409720:	b121      	cbz	r1, 40972c <_fclose_r+0x60>
  409722:	4628      	mov	r0, r5
  409724:	f7fe f912 	bl	40794c <_free_r>
  409728:	2300      	movs	r3, #0
  40972a:	6463      	str	r3, [r4, #68]	; 0x44
  40972c:	f7fe f84a 	bl	4077c4 <__sfp_lock_acquire>
  409730:	2300      	movs	r3, #0
  409732:	81a3      	strh	r3, [r4, #12]
  409734:	f7fe f848 	bl	4077c8 <__sfp_lock_release>
  409738:	4630      	mov	r0, r6
  40973a:	bd70      	pop	{r4, r5, r6, pc}
  40973c:	f7fe f83c 	bl	4077b8 <__sinit>
  409740:	e7cc      	b.n	4096dc <_fclose_r+0x10>
  409742:	6921      	ldr	r1, [r4, #16]
  409744:	4628      	mov	r0, r5
  409746:	f7fe f901 	bl	40794c <_free_r>
  40974a:	e7dd      	b.n	409708 <_fclose_r+0x3c>
  40974c:	2000      	movs	r0, #0
  40974e:	4770      	bx	lr

00409750 <_fstat_r>:
  409750:	b538      	push	{r3, r4, r5, lr}
  409752:	460b      	mov	r3, r1
  409754:	4c07      	ldr	r4, [pc, #28]	; (409774 <_fstat_r+0x24>)
  409756:	4605      	mov	r5, r0
  409758:	4611      	mov	r1, r2
  40975a:	4618      	mov	r0, r3
  40975c:	2300      	movs	r3, #0
  40975e:	6023      	str	r3, [r4, #0]
  409760:	f7f8 ff24 	bl	4025ac <_fstat>
  409764:	1c43      	adds	r3, r0, #1
  409766:	d000      	beq.n	40976a <_fstat_r+0x1a>
  409768:	bd38      	pop	{r3, r4, r5, pc}
  40976a:	6823      	ldr	r3, [r4, #0]
  40976c:	2b00      	cmp	r3, #0
  40976e:	d0fb      	beq.n	409768 <_fstat_r+0x18>
  409770:	602b      	str	r3, [r5, #0]
  409772:	bd38      	pop	{r3, r4, r5, pc}
  409774:	20400a70 	.word	0x20400a70

00409778 <_isatty_r>:
  409778:	b538      	push	{r3, r4, r5, lr}
  40977a:	4c07      	ldr	r4, [pc, #28]	; (409798 <_isatty_r+0x20>)
  40977c:	2300      	movs	r3, #0
  40977e:	4605      	mov	r5, r0
  409780:	4608      	mov	r0, r1
  409782:	6023      	str	r3, [r4, #0]
  409784:	f7f8 ff22 	bl	4025cc <_isatty>
  409788:	1c43      	adds	r3, r0, #1
  40978a:	d000      	beq.n	40978e <_isatty_r+0x16>
  40978c:	bd38      	pop	{r3, r4, r5, pc}
  40978e:	6823      	ldr	r3, [r4, #0]
  409790:	2b00      	cmp	r3, #0
  409792:	d0fb      	beq.n	40978c <_isatty_r+0x14>
  409794:	602b      	str	r3, [r5, #0]
  409796:	bd38      	pop	{r3, r4, r5, pc}
  409798:	20400a70 	.word	0x20400a70

0040979c <_lseek_r>:
  40979c:	b570      	push	{r4, r5, r6, lr}
  40979e:	460d      	mov	r5, r1
  4097a0:	4c08      	ldr	r4, [pc, #32]	; (4097c4 <_lseek_r+0x28>)
  4097a2:	4611      	mov	r1, r2
  4097a4:	4606      	mov	r6, r0
  4097a6:	461a      	mov	r2, r3
  4097a8:	4628      	mov	r0, r5
  4097aa:	2300      	movs	r3, #0
  4097ac:	6023      	str	r3, [r4, #0]
  4097ae:	f7f8 ff19 	bl	4025e4 <_lseek>
  4097b2:	1c43      	adds	r3, r0, #1
  4097b4:	d000      	beq.n	4097b8 <_lseek_r+0x1c>
  4097b6:	bd70      	pop	{r4, r5, r6, pc}
  4097b8:	6823      	ldr	r3, [r4, #0]
  4097ba:	2b00      	cmp	r3, #0
  4097bc:	d0fb      	beq.n	4097b6 <_lseek_r+0x1a>
  4097be:	6033      	str	r3, [r6, #0]
  4097c0:	bd70      	pop	{r4, r5, r6, pc}
  4097c2:	bf00      	nop
  4097c4:	20400a70 	.word	0x20400a70

004097c8 <_read_r>:
  4097c8:	b570      	push	{r4, r5, r6, lr}
  4097ca:	460d      	mov	r5, r1
  4097cc:	4c08      	ldr	r4, [pc, #32]	; (4097f0 <_read_r+0x28>)
  4097ce:	4611      	mov	r1, r2
  4097d0:	4606      	mov	r6, r0
  4097d2:	461a      	mov	r2, r3
  4097d4:	4628      	mov	r0, r5
  4097d6:	2300      	movs	r3, #0
  4097d8:	6023      	str	r3, [r4, #0]
  4097da:	f7f7 f977 	bl	400acc <_read>
  4097de:	1c43      	adds	r3, r0, #1
  4097e0:	d000      	beq.n	4097e4 <_read_r+0x1c>
  4097e2:	bd70      	pop	{r4, r5, r6, pc}
  4097e4:	6823      	ldr	r3, [r4, #0]
  4097e6:	2b00      	cmp	r3, #0
  4097e8:	d0fb      	beq.n	4097e2 <_read_r+0x1a>
  4097ea:	6033      	str	r3, [r6, #0]
  4097ec:	bd70      	pop	{r4, r5, r6, pc}
  4097ee:	bf00      	nop
  4097f0:	20400a70 	.word	0x20400a70

004097f4 <__aeabi_d2iz>:
  4097f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4097f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4097fc:	d215      	bcs.n	40982a <__aeabi_d2iz+0x36>
  4097fe:	d511      	bpl.n	409824 <__aeabi_d2iz+0x30>
  409800:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  409804:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  409808:	d912      	bls.n	409830 <__aeabi_d2iz+0x3c>
  40980a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40980e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  409812:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  409816:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40981a:	fa23 f002 	lsr.w	r0, r3, r2
  40981e:	bf18      	it	ne
  409820:	4240      	negne	r0, r0
  409822:	4770      	bx	lr
  409824:	f04f 0000 	mov.w	r0, #0
  409828:	4770      	bx	lr
  40982a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40982e:	d105      	bne.n	40983c <__aeabi_d2iz+0x48>
  409830:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409834:	bf08      	it	eq
  409836:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40983a:	4770      	bx	lr
  40983c:	f04f 0000 	mov.w	r0, #0
  409840:	4770      	bx	lr
  409842:	bf00      	nop

00409844 <__aeabi_uldivmod>:
  409844:	b953      	cbnz	r3, 40985c <__aeabi_uldivmod+0x18>
  409846:	b94a      	cbnz	r2, 40985c <__aeabi_uldivmod+0x18>
  409848:	2900      	cmp	r1, #0
  40984a:	bf08      	it	eq
  40984c:	2800      	cmpeq	r0, #0
  40984e:	bf1c      	itt	ne
  409850:	f04f 31ff 	movne.w	r1, #4294967295
  409854:	f04f 30ff 	movne.w	r0, #4294967295
  409858:	f000 b97e 	b.w	409b58 <__aeabi_idiv0>
  40985c:	f1ad 0c08 	sub.w	ip, sp, #8
  409860:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  409864:	f000 f806 	bl	409874 <__udivmoddi4>
  409868:	f8dd e004 	ldr.w	lr, [sp, #4]
  40986c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409870:	b004      	add	sp, #16
  409872:	4770      	bx	lr

00409874 <__udivmoddi4>:
  409874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409878:	468c      	mov	ip, r1
  40987a:	460e      	mov	r6, r1
  40987c:	4604      	mov	r4, r0
  40987e:	9d08      	ldr	r5, [sp, #32]
  409880:	2b00      	cmp	r3, #0
  409882:	d150      	bne.n	409926 <__udivmoddi4+0xb2>
  409884:	428a      	cmp	r2, r1
  409886:	4617      	mov	r7, r2
  409888:	d96c      	bls.n	409964 <__udivmoddi4+0xf0>
  40988a:	fab2 fe82 	clz	lr, r2
  40988e:	f1be 0f00 	cmp.w	lr, #0
  409892:	d00b      	beq.n	4098ac <__udivmoddi4+0x38>
  409894:	f1ce 0420 	rsb	r4, lr, #32
  409898:	fa20 f404 	lsr.w	r4, r0, r4
  40989c:	fa01 f60e 	lsl.w	r6, r1, lr
  4098a0:	ea44 0c06 	orr.w	ip, r4, r6
  4098a4:	fa02 f70e 	lsl.w	r7, r2, lr
  4098a8:	fa00 f40e 	lsl.w	r4, r0, lr
  4098ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4098b0:	0c22      	lsrs	r2, r4, #16
  4098b2:	fbbc f0f9 	udiv	r0, ip, r9
  4098b6:	fa1f f887 	uxth.w	r8, r7
  4098ba:	fb09 c610 	mls	r6, r9, r0, ip
  4098be:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4098c2:	fb00 f308 	mul.w	r3, r0, r8
  4098c6:	42b3      	cmp	r3, r6
  4098c8:	d909      	bls.n	4098de <__udivmoddi4+0x6a>
  4098ca:	19f6      	adds	r6, r6, r7
  4098cc:	f100 32ff 	add.w	r2, r0, #4294967295
  4098d0:	f080 8122 	bcs.w	409b18 <__udivmoddi4+0x2a4>
  4098d4:	42b3      	cmp	r3, r6
  4098d6:	f240 811f 	bls.w	409b18 <__udivmoddi4+0x2a4>
  4098da:	3802      	subs	r0, #2
  4098dc:	443e      	add	r6, r7
  4098de:	1af6      	subs	r6, r6, r3
  4098e0:	b2a2      	uxth	r2, r4
  4098e2:	fbb6 f3f9 	udiv	r3, r6, r9
  4098e6:	fb09 6613 	mls	r6, r9, r3, r6
  4098ea:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4098ee:	fb03 f808 	mul.w	r8, r3, r8
  4098f2:	45a0      	cmp	r8, r4
  4098f4:	d909      	bls.n	40990a <__udivmoddi4+0x96>
  4098f6:	19e4      	adds	r4, r4, r7
  4098f8:	f103 32ff 	add.w	r2, r3, #4294967295
  4098fc:	f080 810a 	bcs.w	409b14 <__udivmoddi4+0x2a0>
  409900:	45a0      	cmp	r8, r4
  409902:	f240 8107 	bls.w	409b14 <__udivmoddi4+0x2a0>
  409906:	3b02      	subs	r3, #2
  409908:	443c      	add	r4, r7
  40990a:	ebc8 0404 	rsb	r4, r8, r4
  40990e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  409912:	2100      	movs	r1, #0
  409914:	2d00      	cmp	r5, #0
  409916:	d062      	beq.n	4099de <__udivmoddi4+0x16a>
  409918:	fa24 f40e 	lsr.w	r4, r4, lr
  40991c:	2300      	movs	r3, #0
  40991e:	602c      	str	r4, [r5, #0]
  409920:	606b      	str	r3, [r5, #4]
  409922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409926:	428b      	cmp	r3, r1
  409928:	d907      	bls.n	40993a <__udivmoddi4+0xc6>
  40992a:	2d00      	cmp	r5, #0
  40992c:	d055      	beq.n	4099da <__udivmoddi4+0x166>
  40992e:	2100      	movs	r1, #0
  409930:	e885 0041 	stmia.w	r5, {r0, r6}
  409934:	4608      	mov	r0, r1
  409936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40993a:	fab3 f183 	clz	r1, r3
  40993e:	2900      	cmp	r1, #0
  409940:	f040 8090 	bne.w	409a64 <__udivmoddi4+0x1f0>
  409944:	42b3      	cmp	r3, r6
  409946:	d302      	bcc.n	40994e <__udivmoddi4+0xda>
  409948:	4282      	cmp	r2, r0
  40994a:	f200 80f8 	bhi.w	409b3e <__udivmoddi4+0x2ca>
  40994e:	1a84      	subs	r4, r0, r2
  409950:	eb66 0603 	sbc.w	r6, r6, r3
  409954:	2001      	movs	r0, #1
  409956:	46b4      	mov	ip, r6
  409958:	2d00      	cmp	r5, #0
  40995a:	d040      	beq.n	4099de <__udivmoddi4+0x16a>
  40995c:	e885 1010 	stmia.w	r5, {r4, ip}
  409960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409964:	b912      	cbnz	r2, 40996c <__udivmoddi4+0xf8>
  409966:	2701      	movs	r7, #1
  409968:	fbb7 f7f2 	udiv	r7, r7, r2
  40996c:	fab7 fe87 	clz	lr, r7
  409970:	f1be 0f00 	cmp.w	lr, #0
  409974:	d135      	bne.n	4099e2 <__udivmoddi4+0x16e>
  409976:	1bf3      	subs	r3, r6, r7
  409978:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40997c:	fa1f fc87 	uxth.w	ip, r7
  409980:	2101      	movs	r1, #1
  409982:	fbb3 f0f8 	udiv	r0, r3, r8
  409986:	0c22      	lsrs	r2, r4, #16
  409988:	fb08 3610 	mls	r6, r8, r0, r3
  40998c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  409990:	fb0c f300 	mul.w	r3, ip, r0
  409994:	42b3      	cmp	r3, r6
  409996:	d907      	bls.n	4099a8 <__udivmoddi4+0x134>
  409998:	19f6      	adds	r6, r6, r7
  40999a:	f100 32ff 	add.w	r2, r0, #4294967295
  40999e:	d202      	bcs.n	4099a6 <__udivmoddi4+0x132>
  4099a0:	42b3      	cmp	r3, r6
  4099a2:	f200 80ce 	bhi.w	409b42 <__udivmoddi4+0x2ce>
  4099a6:	4610      	mov	r0, r2
  4099a8:	1af6      	subs	r6, r6, r3
  4099aa:	b2a2      	uxth	r2, r4
  4099ac:	fbb6 f3f8 	udiv	r3, r6, r8
  4099b0:	fb08 6613 	mls	r6, r8, r3, r6
  4099b4:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4099b8:	fb0c fc03 	mul.w	ip, ip, r3
  4099bc:	45a4      	cmp	ip, r4
  4099be:	d907      	bls.n	4099d0 <__udivmoddi4+0x15c>
  4099c0:	19e4      	adds	r4, r4, r7
  4099c2:	f103 32ff 	add.w	r2, r3, #4294967295
  4099c6:	d202      	bcs.n	4099ce <__udivmoddi4+0x15a>
  4099c8:	45a4      	cmp	ip, r4
  4099ca:	f200 80b5 	bhi.w	409b38 <__udivmoddi4+0x2c4>
  4099ce:	4613      	mov	r3, r2
  4099d0:	ebcc 0404 	rsb	r4, ip, r4
  4099d4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4099d8:	e79c      	b.n	409914 <__udivmoddi4+0xa0>
  4099da:	4629      	mov	r1, r5
  4099dc:	4628      	mov	r0, r5
  4099de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4099e2:	f1ce 0120 	rsb	r1, lr, #32
  4099e6:	fa06 f30e 	lsl.w	r3, r6, lr
  4099ea:	fa07 f70e 	lsl.w	r7, r7, lr
  4099ee:	fa20 f901 	lsr.w	r9, r0, r1
  4099f2:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4099f6:	40ce      	lsrs	r6, r1
  4099f8:	ea49 0903 	orr.w	r9, r9, r3
  4099fc:	fbb6 faf8 	udiv	sl, r6, r8
  409a00:	ea4f 4419 	mov.w	r4, r9, lsr #16
  409a04:	fb08 661a 	mls	r6, r8, sl, r6
  409a08:	fa1f fc87 	uxth.w	ip, r7
  409a0c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  409a10:	fb0a f20c 	mul.w	r2, sl, ip
  409a14:	429a      	cmp	r2, r3
  409a16:	fa00 f40e 	lsl.w	r4, r0, lr
  409a1a:	d90a      	bls.n	409a32 <__udivmoddi4+0x1be>
  409a1c:	19db      	adds	r3, r3, r7
  409a1e:	f10a 31ff 	add.w	r1, sl, #4294967295
  409a22:	f080 8087 	bcs.w	409b34 <__udivmoddi4+0x2c0>
  409a26:	429a      	cmp	r2, r3
  409a28:	f240 8084 	bls.w	409b34 <__udivmoddi4+0x2c0>
  409a2c:	f1aa 0a02 	sub.w	sl, sl, #2
  409a30:	443b      	add	r3, r7
  409a32:	1a9b      	subs	r3, r3, r2
  409a34:	fa1f f989 	uxth.w	r9, r9
  409a38:	fbb3 f1f8 	udiv	r1, r3, r8
  409a3c:	fb08 3311 	mls	r3, r8, r1, r3
  409a40:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  409a44:	fb01 f60c 	mul.w	r6, r1, ip
  409a48:	429e      	cmp	r6, r3
  409a4a:	d907      	bls.n	409a5c <__udivmoddi4+0x1e8>
  409a4c:	19db      	adds	r3, r3, r7
  409a4e:	f101 32ff 	add.w	r2, r1, #4294967295
  409a52:	d26b      	bcs.n	409b2c <__udivmoddi4+0x2b8>
  409a54:	429e      	cmp	r6, r3
  409a56:	d969      	bls.n	409b2c <__udivmoddi4+0x2b8>
  409a58:	3902      	subs	r1, #2
  409a5a:	443b      	add	r3, r7
  409a5c:	1b9b      	subs	r3, r3, r6
  409a5e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  409a62:	e78e      	b.n	409982 <__udivmoddi4+0x10e>
  409a64:	f1c1 0e20 	rsb	lr, r1, #32
  409a68:	fa22 f40e 	lsr.w	r4, r2, lr
  409a6c:	408b      	lsls	r3, r1
  409a6e:	4323      	orrs	r3, r4
  409a70:	fa20 f70e 	lsr.w	r7, r0, lr
  409a74:	fa06 f401 	lsl.w	r4, r6, r1
  409a78:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  409a7c:	fa26 f60e 	lsr.w	r6, r6, lr
  409a80:	433c      	orrs	r4, r7
  409a82:	fbb6 f9fc 	udiv	r9, r6, ip
  409a86:	0c27      	lsrs	r7, r4, #16
  409a88:	fb0c 6619 	mls	r6, ip, r9, r6
  409a8c:	fa1f f883 	uxth.w	r8, r3
  409a90:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  409a94:	fb09 f708 	mul.w	r7, r9, r8
  409a98:	42b7      	cmp	r7, r6
  409a9a:	fa02 f201 	lsl.w	r2, r2, r1
  409a9e:	fa00 fa01 	lsl.w	sl, r0, r1
  409aa2:	d908      	bls.n	409ab6 <__udivmoddi4+0x242>
  409aa4:	18f6      	adds	r6, r6, r3
  409aa6:	f109 30ff 	add.w	r0, r9, #4294967295
  409aaa:	d241      	bcs.n	409b30 <__udivmoddi4+0x2bc>
  409aac:	42b7      	cmp	r7, r6
  409aae:	d93f      	bls.n	409b30 <__udivmoddi4+0x2bc>
  409ab0:	f1a9 0902 	sub.w	r9, r9, #2
  409ab4:	441e      	add	r6, r3
  409ab6:	1bf6      	subs	r6, r6, r7
  409ab8:	b2a0      	uxth	r0, r4
  409aba:	fbb6 f4fc 	udiv	r4, r6, ip
  409abe:	fb0c 6614 	mls	r6, ip, r4, r6
  409ac2:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  409ac6:	fb04 f808 	mul.w	r8, r4, r8
  409aca:	45b8      	cmp	r8, r7
  409acc:	d907      	bls.n	409ade <__udivmoddi4+0x26a>
  409ace:	18ff      	adds	r7, r7, r3
  409ad0:	f104 30ff 	add.w	r0, r4, #4294967295
  409ad4:	d228      	bcs.n	409b28 <__udivmoddi4+0x2b4>
  409ad6:	45b8      	cmp	r8, r7
  409ad8:	d926      	bls.n	409b28 <__udivmoddi4+0x2b4>
  409ada:	3c02      	subs	r4, #2
  409adc:	441f      	add	r7, r3
  409ade:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  409ae2:	ebc8 0707 	rsb	r7, r8, r7
  409ae6:	fba0 8902 	umull	r8, r9, r0, r2
  409aea:	454f      	cmp	r7, r9
  409aec:	4644      	mov	r4, r8
  409aee:	464e      	mov	r6, r9
  409af0:	d314      	bcc.n	409b1c <__udivmoddi4+0x2a8>
  409af2:	d029      	beq.n	409b48 <__udivmoddi4+0x2d4>
  409af4:	b365      	cbz	r5, 409b50 <__udivmoddi4+0x2dc>
  409af6:	ebba 0304 	subs.w	r3, sl, r4
  409afa:	eb67 0706 	sbc.w	r7, r7, r6
  409afe:	fa07 fe0e 	lsl.w	lr, r7, lr
  409b02:	40cb      	lsrs	r3, r1
  409b04:	40cf      	lsrs	r7, r1
  409b06:	ea4e 0303 	orr.w	r3, lr, r3
  409b0a:	e885 0088 	stmia.w	r5, {r3, r7}
  409b0e:	2100      	movs	r1, #0
  409b10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409b14:	4613      	mov	r3, r2
  409b16:	e6f8      	b.n	40990a <__udivmoddi4+0x96>
  409b18:	4610      	mov	r0, r2
  409b1a:	e6e0      	b.n	4098de <__udivmoddi4+0x6a>
  409b1c:	ebb8 0402 	subs.w	r4, r8, r2
  409b20:	eb69 0603 	sbc.w	r6, r9, r3
  409b24:	3801      	subs	r0, #1
  409b26:	e7e5      	b.n	409af4 <__udivmoddi4+0x280>
  409b28:	4604      	mov	r4, r0
  409b2a:	e7d8      	b.n	409ade <__udivmoddi4+0x26a>
  409b2c:	4611      	mov	r1, r2
  409b2e:	e795      	b.n	409a5c <__udivmoddi4+0x1e8>
  409b30:	4681      	mov	r9, r0
  409b32:	e7c0      	b.n	409ab6 <__udivmoddi4+0x242>
  409b34:	468a      	mov	sl, r1
  409b36:	e77c      	b.n	409a32 <__udivmoddi4+0x1be>
  409b38:	3b02      	subs	r3, #2
  409b3a:	443c      	add	r4, r7
  409b3c:	e748      	b.n	4099d0 <__udivmoddi4+0x15c>
  409b3e:	4608      	mov	r0, r1
  409b40:	e70a      	b.n	409958 <__udivmoddi4+0xe4>
  409b42:	3802      	subs	r0, #2
  409b44:	443e      	add	r6, r7
  409b46:	e72f      	b.n	4099a8 <__udivmoddi4+0x134>
  409b48:	45c2      	cmp	sl, r8
  409b4a:	d3e7      	bcc.n	409b1c <__udivmoddi4+0x2a8>
  409b4c:	463e      	mov	r6, r7
  409b4e:	e7d1      	b.n	409af4 <__udivmoddi4+0x280>
  409b50:	4629      	mov	r1, r5
  409b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409b56:	bf00      	nop

00409b58 <__aeabi_idiv0>:
  409b58:	4770      	bx	lr
  409b5a:	bf00      	nop
  409b5c:	2f792f78 	.word	0x2f792f78
  409b60:	203a207a 	.word	0x203a207a
  409b64:	2f206425 	.word	0x2f206425
  409b68:	20642520 	.word	0x20642520
  409b6c:	6425202f 	.word	0x6425202f
  409b70:	00000a20 	.word	0x00000a20
  409b74:	0a206425 	.word	0x0a206425
  409b78:	00000000 	.word	0x00000000
  409b7c:	0001c200 	.word	0x0001c200
  409b80:	000000c0 	.word	0x000000c0
  409b84:	00000800 	.word	0x00000800
  409b88:	00000000 	.word	0x00000000
  409b8c:	63696e49 	.word	0x63696e49
  409b90:	696c6169 	.word	0x696c6169
  409b94:	646e617a 	.word	0x646e617a
  409b98:	7562206f 	.word	0x7562206f
  409b9c:	32692073 	.word	0x32692073
  409ba0:	000a2063 	.word	0x000a2063
  409ba4:	5252455b 	.word	0x5252455b
  409ba8:	5b205d4f 	.word	0x5b205d4f
  409bac:	5d633269 	.word	0x5d633269
  409bb0:	65725b20 	.word	0x65725b20
  409bb4:	205d6461 	.word	0x205d6461
  409bb8:	0000000a 	.word	0x0000000a
  409bbc:	5252455b 	.word	0x5252455b
  409bc0:	5b205d4f 	.word	0x5b205d4f
  409bc4:	5d75636d 	.word	0x5d75636d
  409bc8:	72575b20 	.word	0x72575b20
  409bcc:	20676e6f 	.word	0x20676e6f
  409bd0:	69766564 	.word	0x69766564
  409bd4:	205d6563 	.word	0x205d6563
  409bd8:	2578305b 	.word	0x2578305b
  409bdc:	205d5832 	.word	0x205d5832
  409be0:	0000000a 	.word	0x0000000a
  409be4:	5252455b 	.word	0x5252455b
  409be8:	5b205d4f 	.word	0x5b205d4f
  409bec:	5d633269 	.word	0x5d633269
  409bf0:	72775b20 	.word	0x72775b20
  409bf4:	5d657469 	.word	0x5d657469
  409bf8:	00000a20 	.word	0x00000a20
  409bfc:	74727173 	.word	0x74727173
  409c00:	00000000 	.word	0x00000000
  409c04:	00000043 	.word	0x00000043

00409c08 <_global_impure_ptr>:
  409c08:	20400010                                ..@ 

00409c0c <zeroes.7035>:
  409c0c:	30303030 30303030 30303030 30303030     0000000000000000
  409c1c:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  409c2c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  409c3c:	00000000 33323130 37363534 62613938     ....0123456789ab
  409c4c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  409c5c:	00000030                                0...

00409c60 <blanks.7034>:
  409c60:	20202020 20202020 20202020 20202020                     

00409c70 <zeroes.6993>:
  409c70:	30303030 30303030 30303030 30303030     0000000000000000

00409c80 <blanks.6992>:
  409c80:	20202020 20202020 20202020 20202020                     
  409c90:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  409ca0:	49534f50 00000058 0000002e 00000000     POSIX...........

00409cb0 <__mprec_tens>:
  409cb0:	00000000 3ff00000 00000000 40240000     .......?......$@
  409cc0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409cd0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409ce0:	00000000 412e8480 00000000 416312d0     .......A......cA
  409cf0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  409d00:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  409d10:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  409d20:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  409d30:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  409d40:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409d50:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  409d60:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  409d70:	79d99db4 44ea7843                       ...yCx.D

00409d78 <__mprec_bigtens>:
  409d78:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  409d88:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409d98:	7f73bf3c 75154fdd                       <.s..O.u

00409da0 <p05.5373>:
  409da0:	00000005 00000019 0000007d              ........}...

00409dac <_init>:
  409dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409dae:	bf00      	nop
  409db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409db2:	bc08      	pop	{r3}
  409db4:	469e      	mov	lr, r3
  409db6:	4770      	bx	lr

00409db8 <__init_array_start>:
  409db8:	004065a5 	.word	0x004065a5

00409dbc <__frame_dummy_init_array_entry>:
  409dbc:	00400165                                e.@.

00409dc0 <_fini>:
  409dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409dc2:	bf00      	nop
  409dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409dc6:	bc08      	pop	{r3}
  409dc8:	469e      	mov	lr, r3
  409dca:	4770      	bx	lr

00409dcc <__fini_array_start>:
  409dcc:	00400141 	.word	0x00400141
