\hypertarget{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields}{}\section{\+\_\+hw\+\_\+dma\+\_\+serq\+:\+:\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields Struct Reference}
\label{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields}\index{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_a1c8c8163f7adbfdb0c91821883d885c0}{S\+E\+RQ}\+: 4
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_ad89ede54427929337a743845e97722fb}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_a8cc35592d815f1752d4b73bddc3e80be}{S\+A\+ER}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_ac47ca8617890fb7b1d4e25dd92d680ce}{N\+OP}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields}!N\+OP@{N\+OP}}
\index{N\+OP@{N\+OP}!\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{N\+OP}{NOP}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields\+::\+N\+OP}\hypertarget{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_ac47ca8617890fb7b1d4e25dd92d680ce}{}\label{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_ac47ca8617890fb7b1d4e25dd92d680ce}
\mbox{[}7\mbox{]} No Op enable \index{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_ad89ede54427929337a743845e97722fb}{}\label{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_ad89ede54427929337a743845e97722fb}
\mbox{[}5\+:4\mbox{]} \index{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields}!S\+A\+ER@{S\+A\+ER}}
\index{S\+A\+ER@{S\+A\+ER}!\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+A\+ER}{SAER}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields\+::\+S\+A\+ER}\hypertarget{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_a8cc35592d815f1752d4b73bddc3e80be}{}\label{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_a8cc35592d815f1752d4b73bddc3e80be}
\mbox{[}6\mbox{]} Set All Enable Requests \index{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields}!S\+E\+RQ@{S\+E\+RQ}}
\index{S\+E\+RQ@{S\+E\+RQ}!\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+E\+RQ}{SERQ}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dma\+\_\+serq\+::\+\_\+hw\+\_\+dma\+\_\+serq\+\_\+bitfields\+::\+S\+E\+RQ}\hypertarget{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_a1c8c8163f7adbfdb0c91821883d885c0}{}\label{struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_a1c8c8163f7adbfdb0c91821883d885c0}
\mbox{[}3\+:0\mbox{]} Set enable request 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
