{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481229864540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481229864540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 15:44:24 2016 " "Processing started: Thu Dec 08 15:44:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481229864540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481229864540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Super -c Super " "Command: quartus_map --read_settings_files=on --write_settings_files=off Super -c Super" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481229864540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1481229864793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_controller.v(40) " "Verilog HDL warning at lcd_controller.v(40): extended using \"x\" or \"z\"" {  } { { "lcd_controller.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/lcd_controller.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1481229864830 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "lcd_controller lcd_controller.v(1) " "Verilog Module Declaration warning at lcd_controller.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"lcd_controller\"" {  } { { "lcd_controller.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/lcd_controller.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229864831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229864832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229864832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_interface " "Found entity 1: lcd_interface" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229864834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229864834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229864836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229864836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps21.v 1 1 " "Found 1 design units, including 1 entities, in source file ps21.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "ps21.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/ps21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229864838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229864838 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "machine.v(58) " "Verilog HDL warning at machine.v(58): extended using \"x\" or \"z\"" {  } { { "machine.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/machine.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1481229864840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.v 1 1 " "Found 1 design units, including 1 entities, in source file machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 turing_machine " "Found entity 1: turing_machine" {  } { { "machine.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229864840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229864840 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Super.v(57) " "Verilog HDL warning at Super.v(57): extended using \"x\" or \"z\"" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1481229864842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super.v 1 1 " "Found 1 design units, including 1 entities, in source file super.v" { { "Info" "ISGN_ENTITY_NAME" "1 Super " "Found entity 1: Super" {  } { { "Super.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/Super.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229864843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229864843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_wrapper " "Found entity 1: keyboard_wrapper" {  } { { "keyboard_wrapper.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/keyboard_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229864845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229864845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_interface " "Elaborating entity \"lcd_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481229865288 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_addr interface.v(20) " "Output port \"mem_addr\" at interface.v(20) has no driver" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481229865289 "|lcd_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_access interface.v(17) " "Output port \"mem_access\" at interface.v(17) has no driver" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481229865289 "|lcd_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_rw interface.v(19) " "Output port \"mem_rw\" at interface.v(19) has no driver" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481229865289 "|lcd_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:lcd_module " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:lcd_module\"" {  } { { "interface.v" "lcd_module" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229865290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_controller.v(41) " "Verilog HDL assignment warning at lcd_controller.v(41): truncated value with size 32 to match size of target (1)" {  } { { "lcd_controller.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/lcd_controller.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481229865291 "|lcd_interface|lcd_controller:lcd_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer lcd_controller:lcd_module\|timer:time_keeper " "Elaborating entity \"timer\" for hierarchy \"lcd_controller:lcd_module\|timer:time_keeper\"" {  } { { "lcd_controller.v" "time_keeper" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/lcd_controller.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481229865291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8124 " "Found entity 1: altsyncram_8124" {  } { { "db/altsyncram_8124.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/altsyncram_8124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229866373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229866373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229866532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229866532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229866588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229866588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229866704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229866704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229866754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229866754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229866832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229866832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229866951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229866951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229866992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229866992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229867059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229867059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481229867099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481229867099 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229867172 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1481229868993 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_controller.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/lcd_controller.v" 66 -1 0 } } { "lcd_controller.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/lcd_controller.v" 83 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481229869080 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481229869080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_access GND " "Pin \"mem_access\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_access"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_rw GND " "Pin \"mem_rw\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[0\] GND " "Pin \"mem_addr\[0\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[1\] GND " "Pin \"mem_addr\[1\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[2\] GND " "Pin \"mem_addr\[2\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[3\] GND " "Pin \"mem_addr\[3\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[4\] GND " "Pin \"mem_addr\[4\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[5\] GND " "Pin \"mem_addr\[5\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[6\] GND " "Pin \"mem_addr\[6\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[7\] GND " "Pin \"mem_addr\[7\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[8\] GND " "Pin \"mem_addr\[8\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr\[9\] GND " "Pin \"mem_addr\[9\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|mem_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[2\] GND " "Pin \"data\[2\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[3\] GND " "Pin \"data\[3\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[4\] GND " "Pin \"data\[4\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[5\] GND " "Pin \"data\[5\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[7\] GND " "Pin \"data\[7\]\" is stuck at GND" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481229869171 "|lcd_interface|data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481229869171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229869247 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.lcd_module_io_0_ io\[0\] " "Output pin \"pre_syn.bp.lcd_module_io_0_\" driven by bidirectional pin \"io\[0\]\" cannot be tri-stated" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 9 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1481229869364 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.lcd_module_io_1_ io\[1\] " "Output pin \"pre_syn.bp.lcd_module_io_1_\" driven by bidirectional pin \"io\[1\]\" cannot be tri-stated" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 9 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1481229869364 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.lcd_module_io_2_ io\[2\] " "Output pin \"pre_syn.bp.lcd_module_io_2_\" driven by bidirectional pin \"io\[2\]\" cannot be tri-stated" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 9 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1481229869364 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.lcd_module_io_3_ io\[3\] " "Output pin \"pre_syn.bp.lcd_module_io_3_\" driven by bidirectional pin \"io\[3\]\" cannot be tri-stated" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 9 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1481229869364 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.lcd_module_io_4_ io\[4\] " "Output pin \"pre_syn.bp.lcd_module_io_4_\" driven by bidirectional pin \"io\[4\]\" cannot be tri-stated" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 9 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1481229869364 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.lcd_module_io_5_ io\[5\] " "Output pin \"pre_syn.bp.lcd_module_io_5_\" driven by bidirectional pin \"io\[5\]\" cannot be tri-stated" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 9 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1481229869364 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.lcd_module_io_6_ io\[6\] " "Output pin \"pre_syn.bp.lcd_module_io_6_\" driven by bidirectional pin \"io\[6\]\" cannot be tri-stated" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 9 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1481229869364 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.lcd_module_io_7_ io\[7\] " "Output pin \"pre_syn.bp.lcd_module_io_7_\" driven by bidirectional pin \"io\[7\]\" cannot be tri-stated" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 9 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1481229869364 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481229869703 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481229869704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229870076 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481229870907 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481229870907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229871059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/Super.map.smsg " "Generated suppressed messages file C:/Users/burgekm/Documents/ece287/Turing/Super/output_files/Super.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1481229871565 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 119 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 119 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1481229871993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481229872023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872023 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "print_start " "No output dependent on input pin \"print_start\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|print_start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "string_num\[0\] " "No output dependent on input pin \"string_num\[0\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|string_num[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "string_num\[1\] " "No output dependent on input pin \"string_num\[1\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|string_num[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "string_num\[2\] " "No output dependent on input pin \"string_num\[2\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|string_num[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "string_num\[3\] " "No output dependent on input pin \"string_num\[3\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|string_num[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "string_num\[4\] " "No output dependent on input pin \"string_num\[4\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|string_num[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keycode\[0\] " "No output dependent on input pin \"keycode\[0\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|keycode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keycode\[1\] " "No output dependent on input pin \"keycode\[1\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|keycode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keycode\[2\] " "No output dependent on input pin \"keycode\[2\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|keycode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keycode\[3\] " "No output dependent on input pin \"keycode\[3\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|keycode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keycode\[4\] " "No output dependent on input pin \"keycode\[4\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|keycode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keycode\[5\] " "No output dependent on input pin \"keycode\[5\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|keycode[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keycode\[6\] " "No output dependent on input pin \"keycode\[6\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|keycode[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keycode\[7\] " "No output dependent on input pin \"keycode\[7\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|keycode[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "head_loc\[0\] " "No output dependent on input pin \"head_loc\[0\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|head_loc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "head_loc\[1\] " "No output dependent on input pin \"head_loc\[1\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|head_loc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "head_loc\[2\] " "No output dependent on input pin \"head_loc\[2\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|head_loc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "head_loc\[3\] " "No output dependent on input pin \"head_loc\[3\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|head_loc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "head_loc\[4\] " "No output dependent on input pin \"head_loc\[4\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|head_loc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "head_loc\[5\] " "No output dependent on input pin \"head_loc\[5\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|head_loc[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "head_loc\[6\] " "No output dependent on input pin \"head_loc\[6\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|head_loc[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "head_loc\[7\] " "No output dependent on input pin \"head_loc\[7\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|head_loc[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "head_loc\[8\] " "No output dependent on input pin \"head_loc\[8\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|head_loc[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "head_loc\[9\] " "No output dependent on input pin \"head_loc\[9\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|head_loc[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_in\[0\] " "No output dependent on input pin \"mem_in\[0\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|mem_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_in\[1\] " "No output dependent on input pin \"mem_in\[1\]\"" {  } { { "interface.v" "" { Text "C:/Users/burgekm/Documents/ece287/Turing/Super/interface.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481229872222 "|lcd_interface|mem_in[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1481229872222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1472 " "Implemented 1472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481229872223 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481229872223 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1481229872223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1361 " "Implemented 1361 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481229872223 ""} { "Info" "ICUT_CUT_TM_RAMS" "43 " "Implemented 43 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1481229872223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481229872223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481229872270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 15:44:32 2016 " "Processing ended: Thu Dec 08 15:44:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481229872270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481229872270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481229872270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481229872270 ""}
