\hypertarget{struct_p_o_r_t___mem_map}{}\doxysection{P\+O\+R\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_o_r_t___mem_map}\index{PORT\_MemMap@{PORT\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___mem_map_a1c54a8f1741fade8daf28198fee43ddd}{P\+CR}} \mbox{[}32\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}{G\+P\+C\+LR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}{G\+P\+C\+HR}}
\item 
\mbox{\Hypertarget{struct_p_o_r_t___mem_map_ad85e48d2b0e879333bf0dcb5a0af21f5}\label{struct_p_o_r_t___mem_map_ad85e48d2b0e879333bf0dcb5a0af21f5}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}{I\+S\+FR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
P\+O\+RT -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}\label{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}} 
\index{PORT\_MemMap@{PORT\_MemMap}!GPCHR@{GPCHR}}
\index{GPCHR@{GPCHR}!PORT\_MemMap@{PORT\_MemMap}}
\doxysubsubsection{\texorpdfstring{GPCHR}{GPCHR}}
{\footnotesize\ttfamily uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+G\+P\+C\+HR}

Global Pin Control High Register, offset\+: 0x84 \mbox{\Hypertarget{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}\label{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}} 
\index{PORT\_MemMap@{PORT\_MemMap}!GPCLR@{GPCLR}}
\index{GPCLR@{GPCLR}!PORT\_MemMap@{PORT\_MemMap}}
\doxysubsubsection{\texorpdfstring{GPCLR}{GPCLR}}
{\footnotesize\ttfamily uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+G\+P\+C\+LR}

Global Pin Control Low Register, offset\+: 0x80 \mbox{\Hypertarget{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}\label{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}} 
\index{PORT\_MemMap@{PORT\_MemMap}!ISFR@{ISFR}}
\index{ISFR@{ISFR}!PORT\_MemMap@{PORT\_MemMap}}
\doxysubsubsection{\texorpdfstring{ISFR}{ISFR}}
{\footnotesize\ttfamily uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+I\+S\+FR}

Interrupt Status Flag Register, offset\+: 0x\+A0 \mbox{\Hypertarget{struct_p_o_r_t___mem_map_a1c54a8f1741fade8daf28198fee43ddd}\label{struct_p_o_r_t___mem_map_a1c54a8f1741fade8daf28198fee43ddd}} 
\index{PORT\_MemMap@{PORT\_MemMap}!PCR@{PCR}}
\index{PCR@{PCR}!PORT\_MemMap@{PORT\_MemMap}}
\doxysubsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+P\+CR\mbox{[}32\mbox{]}}

Pin Control Register n, array offset\+: 0x0, array step\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
