<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p66" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_66{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_66{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_66{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_66{left:189px;bottom:998px;letter-spacing:-0.12px;}
#t5_66{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t6_66{left:424px;bottom:976px;letter-spacing:-0.11px;}
#t7_66{left:424px;bottom:959px;letter-spacing:-0.12px;}
#t8_66{left:424px;bottom:943px;letter-spacing:-0.1px;}
#t9_66{left:424px;bottom:926px;letter-spacing:-0.12px;}
#ta_66{left:424px;bottom:909px;letter-spacing:-0.1px;word-spacing:-0.48px;}
#tb_66{left:424px;bottom:892px;letter-spacing:-0.12px;word-spacing:-0.84px;}
#tc_66{left:424px;bottom:875px;letter-spacing:-0.1px;}
#td_66{left:189px;bottom:851px;letter-spacing:-0.17px;}
#te_66{left:424px;bottom:851px;letter-spacing:-0.12px;}
#tf_66{left:189px;bottom:826px;letter-spacing:-0.14px;}
#tg_66{left:424px;bottom:826px;letter-spacing:-0.12px;}
#th_66{left:424px;bottom:805px;letter-spacing:-0.11px;}
#ti_66{left:424px;bottom:788px;letter-spacing:-0.12px;}
#tj_66{left:424px;bottom:771px;letter-spacing:-0.1px;}
#tk_66{left:424px;bottom:755px;letter-spacing:-0.12px;word-spacing:-0.74px;}
#tl_66{left:424px;bottom:738px;letter-spacing:-0.12px;}
#tm_66{left:424px;bottom:721px;letter-spacing:-0.11px;}
#tn_66{left:189px;bottom:697px;letter-spacing:-0.14px;}
#to_66{left:424px;bottom:697px;letter-spacing:-0.12px;}
#tp_66{left:424px;bottom:675px;letter-spacing:-0.11px;}
#tq_66{left:424px;bottom:658px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#tr_66{left:424px;bottom:642px;letter-spacing:-0.1px;}
#ts_66{left:424px;bottom:625px;letter-spacing:-0.1px;}
#tt_66{left:424px;bottom:608px;letter-spacing:-0.11px;}
#tu_66{left:424px;bottom:591px;letter-spacing:-0.1px;}
#tv_66{left:78px;bottom:567px;letter-spacing:-0.19px;}
#tw_66{left:136px;bottom:567px;letter-spacing:-0.16px;}
#tx_66{left:189px;bottom:567px;letter-spacing:-0.15px;}
#ty_66{left:424px;bottom:567px;letter-spacing:-0.15px;}
#tz_66{left:689px;bottom:567px;letter-spacing:-0.12px;}
#t10_66{left:189px;bottom:542px;}
#t11_66{left:424px;bottom:542px;letter-spacing:-0.13px;}
#t12_66{left:424px;bottom:521px;letter-spacing:-0.12px;}
#t13_66{left:424px;bottom:504px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t14_66{left:424px;bottom:487px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t15_66{left:424px;bottom:470px;letter-spacing:-0.11px;}
#t16_66{left:424px;bottom:454px;letter-spacing:-0.11px;}
#t17_66{left:424px;bottom:432px;letter-spacing:-0.1px;}
#t18_66{left:689px;bottom:542px;letter-spacing:-0.12px;}
#t19_66{left:189px;bottom:408px;letter-spacing:-0.11px;}
#t1a_66{left:424px;bottom:408px;letter-spacing:-0.12px;}
#t1b_66{left:78px;bottom:383px;letter-spacing:-0.19px;}
#t1c_66{left:136px;bottom:383px;letter-spacing:-0.15px;}
#t1d_66{left:189px;bottom:383px;letter-spacing:-0.14px;}
#t1e_66{left:424px;bottom:383px;letter-spacing:-0.11px;word-spacing:-0.91px;}
#t1f_66{left:424px;bottom:367px;letter-spacing:-0.12px;}
#t1g_66{left:689px;bottom:383px;letter-spacing:-0.11px;}
#t1h_66{left:189px;bottom:342px;}
#t1i_66{left:424px;bottom:342px;letter-spacing:-0.13px;}
#t1j_66{left:424px;bottom:321px;letter-spacing:-0.12px;}
#t1k_66{left:689px;bottom:342px;letter-spacing:-0.11px;}
#t1l_66{left:189px;bottom:296px;}
#t1m_66{left:424px;bottom:296px;letter-spacing:-0.13px;}
#t1n_66{left:189px;bottom:272px;}
#t1o_66{left:424px;bottom:272px;letter-spacing:-0.13px;}
#t1p_66{left:424px;bottom:250px;letter-spacing:-0.12px;}
#t1q_66{left:689px;bottom:272px;letter-spacing:-0.11px;}
#t1r_66{left:189px;bottom:226px;letter-spacing:-0.11px;}
#t1s_66{left:424px;bottom:226px;letter-spacing:-0.12px;}
#t1t_66{left:78px;bottom:202px;letter-spacing:-0.19px;}
#t1u_66{left:136px;bottom:202px;letter-spacing:-0.16px;}
#t1v_66{left:189px;bottom:202px;letter-spacing:-0.14px;}
#t1w_66{left:424px;bottom:202px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1x_66{left:689px;bottom:202px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_66{left:689px;bottom:185px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t1z_66{left:689px;bottom:168px;}
#t20_66{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t21_66{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t22_66{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t23_66{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t24_66{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t25_66{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t26_66{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t27_66{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t28_66{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t29_66{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_66{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_66{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_66{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_66{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_66{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts66" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg66Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg66" style="-webkit-user-select: none;"><object width="935" height="1210" data="66/66.svg" type="image/svg+xml" id="pdf66" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_66" class="t s1_66">2-50 </span><span id="t2_66" class="t s1_66">Vol. 4 </span>
<span id="t3_66" class="t s2_66">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_66" class="t s3_66">60 </span><span id="t5_66" class="t s3_66">EPP PECI Override (EPP_PECI_OVERRIDE): </span>
<span id="t6_66" class="t s3_66">Indicates whether PECI is currently </span>
<span id="t7_66" class="t s3_66">overriding the Energy Performance </span>
<span id="t8_66" class="t s3_66">Preference input. If set to ‘1’, PECI is </span>
<span id="t9_66" class="t s3_66">overriding the Energy Performance </span>
<span id="ta_66" class="t s3_66">Preference input. If clear (0), OS has control </span>
<span id="tb_66" class="t s3_66">over Energy Performance Preference input. </span>
<span id="tc_66" class="t s3_66">Default value is 0. </span>
<span id="td_66" class="t s3_66">61 </span><span id="te_66" class="t s3_66">Reserved. </span>
<span id="tf_66" class="t s3_66">62 </span><span id="tg_66" class="t s3_66">Max PECI Override (MAX_PECI_OVERRIDE): </span>
<span id="th_66" class="t s3_66">Indicates whether PECI is currently </span>
<span id="ti_66" class="t s3_66">overriding the Maximum Performance </span>
<span id="tj_66" class="t s3_66">input. If set to ‘1’, PECI is overriding the </span>
<span id="tk_66" class="t s3_66">Maximum Performance input. If clear (0), OS </span>
<span id="tl_66" class="t s3_66">has control over Maximum Performance </span>
<span id="tm_66" class="t s3_66">input. Default value is 0. </span>
<span id="tn_66" class="t s3_66">63 </span><span id="to_66" class="t s3_66">Min PECI Override (MIN_PECI_OVERRIDE): </span>
<span id="tp_66" class="t s3_66">Indicates whether PECI is currently </span>
<span id="tq_66" class="t s3_66">overriding the Minimum Performance input. </span>
<span id="tr_66" class="t s3_66">If set to ‘1’, PECI is overriding the Minimum </span>
<span id="ts_66" class="t s3_66">Performance input. If clear (0), OS has </span>
<span id="tt_66" class="t s3_66">control over Minimum Performance input. </span>
<span id="tu_66" class="t s3_66">Default value is 0. </span>
<span id="tv_66" class="t s3_66">776H </span><span id="tw_66" class="t s3_66">1910 </span><span id="tx_66" class="t s3_66">IA32_HWP_CTL </span><span id="ty_66" class="t s3_66">IA32_HWP_CTL </span><span id="tz_66" class="t s3_66">If CPUID.06H:EAX.[22] = 1 </span>
<span id="t10_66" class="t s3_66">0 </span><span id="t11_66" class="t s3_66">PKG_CTL_POLARITY </span>
<span id="t12_66" class="t s3_66">Defines which HWP Request MSR is used </span>
<span id="t13_66" class="t s3_66">whether Thread level or package level. </span>
<span id="t14_66" class="t s3_66">When package MSR is used, the thread MSR </span>
<span id="t15_66" class="t s3_66">valid bits define which thread MSR fields </span>
<span id="t16_66" class="t s3_66">override the package. </span>
<span id="t17_66" class="t s3_66">Default value is 0. </span>
<span id="t18_66" class="t s3_66">If CPUID.06H:EAX.[22] = 1 </span>
<span id="t19_66" class="t s3_66">63:1 </span><span id="t1a_66" class="t s3_66">Reserved </span>
<span id="t1b_66" class="t s3_66">777H </span><span id="t1c_66" class="t s3_66">1911 </span><span id="t1d_66" class="t s3_66">IA32_HWP_STATUS </span><span id="t1e_66" class="t s3_66">Log bits indicating changes to Guaranteed &amp; </span>
<span id="t1f_66" class="t s3_66">excursions to Minimum (R/W) </span>
<span id="t1g_66" class="t s3_66">If CPUID.06H:EAX.[7] = 1 </span>
<span id="t1h_66" class="t s3_66">0 </span><span id="t1i_66" class="t s3_66">Guaranteed_Performance_Change (R/WC0) </span>
<span id="t1j_66" class="t s3_66">See Section 15.4.5, “HWP Feedback.” </span>
<span id="t1k_66" class="t s3_66">If CPUID.06H:EAX.[7] = 1 </span>
<span id="t1l_66" class="t s3_66">1 </span><span id="t1m_66" class="t s3_66">Reserved </span>
<span id="t1n_66" class="t s3_66">2 </span><span id="t1o_66" class="t s3_66">Excursion_To_Minimum (R/WC0) </span>
<span id="t1p_66" class="t s3_66">See Section 15.4.5, “HWP Feedback.” </span>
<span id="t1q_66" class="t s3_66">If CPUID.06H:EAX.[7] = 1 </span>
<span id="t1r_66" class="t s3_66">63:3 </span><span id="t1s_66" class="t s3_66">Reserved </span>
<span id="t1t_66" class="t s3_66">802H </span><span id="t1u_66" class="t s3_66">2050 </span><span id="t1v_66" class="t s3_66">IA32_X2APIC_APICID </span><span id="t1w_66" class="t s3_66">x2APIC ID Register (R/O) </span><span id="t1x_66" class="t s3_66">If CPUID.01H:ECX[21] = 1 </span>
<span id="t1y_66" class="t s3_66">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1z_66" class="t s3_66">1 </span>
<span id="t20_66" class="t s4_66">Table 2-2. </span><span id="t21_66" class="t s4_66">IA-32 Architectural MSRs (Contd.) </span>
<span id="t22_66" class="t s5_66">Register </span>
<span id="t23_66" class="t s5_66">Address </span>
<span id="t24_66" class="t s5_66">Architectural MSR Name / Bit Fields </span>
<span id="t25_66" class="t s5_66">(Former MSR Name) </span><span id="t26_66" class="t s5_66">MSR/Bit Description </span><span id="t27_66" class="t s5_66">Comment </span>
<span id="t28_66" class="t s5_66">Hex </span><span id="t29_66" class="t s5_66">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
