
*** Running vivado
    with args -log Lab_2_ALU_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_2_ALU_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Lab_2_ALU_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/josh/projects/ece1195/Lab-1/Lab_1_repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/josh/packages/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Lab_2_ALU_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 85905 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1338.020 ; gain = 16.855 ; free physical = 17978 ; free virtual = 43199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_2_ALU_0_0' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/bd/Lab_2/ip/Lab_2_ALU_0_0/synth/Lab_2_ALU_0_0.vhd:68]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU.vhd:34' bound to instance 'U0' of component 'ALU' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/bd/Lab_2/ip/Lab_2_ALU_0_0/synth/Lab_2_ALU_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU.vhd:46]
INFO: [Synth 8-3491] module 'ALU_Logical' declared at '/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Logical.vhd:34' bound to instance 'ALUL' of component 'ALU_Logical' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ALU_Logical' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Logical.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU_Logical' (1#1) [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Logical.vhd:43]
INFO: [Synth 8-3491] module 'ALU_Shift' declared at '/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:34' bound to instance 'ALUS' of component 'ALU_Shift' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU.vhd:102]
INFO: [Synth 8-638] synthesizing module 'ALU_Shift' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU_Shift' (2#1) [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:43]
INFO: [Synth 8-3491] module 'ALU_Comp' declared at '/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Comp.vhd:34' bound to instance 'ALUC' of component 'ALU_Comp' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU.vhd:109]
INFO: [Synth 8-638] synthesizing module 'ALU_Comp' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Comp.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ALU_Comp' (3#1) [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Comp.vhd:45]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Arith_Unit' declared at '/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/imports/ECE1195_repo/Arith_Unit/src/Arith_Unit.vhd:9' bound to instance 'AKUA' of component 'Arith_Unit' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Arith_Unit' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/imports/ECE1195_repo/Arith_Unit/src/Arith_Unit.vhd:27]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Arith_Unit' (4#1) [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/imports/ECE1195_repo/Arith_Unit/src/Arith_Unit.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Lab_2_ALU_0_0' (6#1) [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/bd/Lab_2/ip/Lab_2_ALU_0_0/synth/Lab_2_ALU_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.770 ; gain = 62.605 ; free physical = 17994 ; free virtual = 43216
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.770 ; gain = 62.605 ; free physical = 17995 ; free virtual = 43216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.770 ; gain = 62.605 ; free physical = 17995 ; free virtual = 43216
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1745.535 ; gain = 0.000 ; free physical = 17201 ; free virtual = 42458
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1745.535 ; gain = 0.000 ; free physical = 17201 ; free virtual = 42458
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1747.535 ; gain = 2.000 ; free physical = 17184 ; free virtual = 42442
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17070 ; free virtual = 42337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17070 ; free virtual = 42337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17071 ; free virtual = 42338
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Logical.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:119]
WARNING: [Synth 8-327] inferring latch for variable 'L_5_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'R_5_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'L_4_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'R_4_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:114]
WARNING: [Synth 8-327] inferring latch for variable 'L_3_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'R_3_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'L_2_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'R_2_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 'L_1_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'R_1_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Comp.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU.vhd:131]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17072 ; free virtual = 42339
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU_Logical 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU_Shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
Module ALU_Comp 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
Module Arith_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[1]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[2]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[3]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[4]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[5]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[6]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[7]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[8]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[9]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[10]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[11]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[12]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[13]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[14]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[15]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[16]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[17]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[18]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[19]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[20]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[21]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[22]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[23]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[24]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[25]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[26]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[27]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[28]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[29]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/ALUC/R_reg[30]' (LDC) to 'U0/ALUC/R_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/ALUC/R_reg[31] )
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[31]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[30]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[29]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[28]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[27]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[26]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[25]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[24]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[23]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[22]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[21]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[20]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[19]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[18]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[17]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[16]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[15]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[14]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[13]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[12]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[11]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[10]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[9]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[8]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[7]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[6]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[5]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[4]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[3]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[2]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[1]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUL/R_reg[0]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[31]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[30]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[29]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[28]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[27]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[26]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[25]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[24]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[23]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[22]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[21]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[20]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[19]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[18]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[17]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[16]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[15]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[14]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[13]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[12]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[11]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[10]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[9]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[8]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[7]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[6]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[5]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[4]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[3]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[2]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[1]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/R_reg[0]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[62]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[61]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[60]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[59]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[58]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[57]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[56]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[55]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[54]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[53]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[52]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[51]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[50]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[49]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[48]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[47]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[46]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[45]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[44]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[43]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[42]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[41]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[40]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[39]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[38]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[37]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[36]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[35]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[34]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[33]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[32]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[31]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[30]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[29]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[28]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Synth 8-3332] Sequential element (U0/ALUS/L_5_reg[27]) is unused and will be removed from module Lab_2_ALU_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17024 ; free virtual = 42293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17309 ; free virtual = 42579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17309 ; free virtual = 42579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17278 ; free virtual = 42548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17283 ; free virtual = 42554
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17283 ; free virtual = 42554
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17283 ; free virtual = 42554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17283 ; free virtual = 42554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17283 ; free virtual = 42554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17283 ; free virtual = 42554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT2   |    22|
|3     |LUT3   |    58|
|4     |LUT4   |    17|
|5     |LUT5   |    57|
|6     |LUT6   |   164|
|7     |LDC    |    31|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   358|
|2     |  U0     |ALU        |   188|
|3     |    AKUA |Arith_Unit |    41|
|4     |    ALUC |ALU_Comp   |     4|
|5     |    ALUS |ALU_Shift  |   143|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17283 ; free virtual = 42554
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1747.535 ; gain = 62.605 ; free physical = 17283 ; free virtual = 42554
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 1747.535 ; gain = 426.371 ; free physical = 17283 ; free virtual = 42554
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.535 ; gain = 0.000 ; free physical = 17256 ; free virtual = 42526
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  LDC => LDCE: 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1747.535 ; gain = 426.516 ; free physical = 17264 ; free virtual = 42535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.535 ; gain = 0.000 ; free physical = 17264 ; free virtual = 42535
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/josh/projects/ece1195/lab_2/lab_2.runs/Lab_2_ALU_0_0_synth_1/Lab_2_ALU_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.547 ; gain = 0.000 ; free physical = 17264 ; free virtual = 42535
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/josh/projects/ece1195/lab_2/lab_2.runs/Lab_2_ALU_0_0_synth_1/Lab_2_ALU_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_2_ALU_0_0_utilization_synth.rpt -pb Lab_2_ALU_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 03:02:43 2024...
