// Seed: 2320210968
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5
    , id_8,
    output supply1 id_6[-1 : 1]
);
  reg id_9 = -1;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  initial id_9 <= 1;
  assign id_6 = 1;
  always do @(posedge id_5) @(posedge 1 or posedge -1, posedge 1); while (-1'b0);
  logic id_10;
  ;
endmodule
