#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct 24 16:57:06 2024
# Process ID: 6148
# Current directory: Z:/Documents/git/CPE426/PUF/PUF/PUF.runs/synth_1
# Command line: vivado.exe -log ringOscillator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ringOscillator.tcl
# Log file: Z:/Documents/git/CPE426/PUF/PUF/PUF.runs/synth_1/ringOscillator.vds
# Journal file: Z:/Documents/git/CPE426/PUF/PUF/PUF.runs/synth_1\vivado.jou
# Running On        :ETHANVOSBURAA6F
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22000
# Processor Detail  :Apple Silicon
# CPU Frequency     :3200 MHz
# CPU Physical cores:6
# CPU Logical cores :6
# Host memory       :34353 MB
# Swap memory       :5100 MB
# Total Virtual     :39453 MB
# Available Virtual :31740 MB
#-----------------------------------------------------------
source ringOscillator.tcl -notrace
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 525.195 ; gain = 200.906
Command: read_checkpoint -auto_incremental -incremental Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/utils_1/imports/synth_1/sha128_simple.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/utils_1/imports/synth_1/sha128_simple.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ringOscillator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3660
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 988.645 ; gain = 449.844
---------------------------------------------------------------------------------
WARNING: [Synth 8-981] event control in always_comb/always_latch is not allowed [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:36]
INFO: [Synth 8-6157] synthesizing module 'ringOscillator' [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'slicex0y1' [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'twoInMux' [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-226] default block is never used [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'twoInMux' (0#1) [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y1' (0#1) [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
WARNING: [Synth 8-7071] port 'clk' of module 'slicex0y1' is unconnected for instance 'slice0' [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:50]
WARNING: [Synth 8-7023] instance 'slice0' of module 'slicex0y1' has 8 connections declared, but only 7 given [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:50]
INFO: [Synth 8-6157] synthesizing module 'slicex0y0' [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y0' (0#1) [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
WARNING: [Synth 8-7071] port 'clk' of module 'slicex0y0' is unconnected for instance 'slice1' [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:60]
WARNING: [Synth 8-7023] instance 'slice1' of module 'slicex0y0' has 7 connections declared, but only 6 given [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:60]
WARNING: [Synth 8-7071] port 'clk' of module 'slicex0y0' is unconnected for instance 'slice2' [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:69]
WARNING: [Synth 8-7023] instance 'slice2' of module 'slicex0y0' has 7 connections declared, but only 6 given [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillator' (0#1) [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
WARNING: [Synth 8-90] always_latch on 'dataOut_reg' did not result in a latch [Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:34]
WARNING: [Synth 8-7129] Port clk in module ringOscillator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1097.664 ; gain = 558.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1097.664 ; gain = 558.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1097.664 ; gain = 558.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint Z:/Documents/git/CPE426/PUF/PUF/PUF.srcs/utils_1/imports/synth_1/sha128_simple.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1097.664 ; gain = 558.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1097.664 ; gain = 558.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1097.664 ; gain = 558.863
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module ringOscillator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.211 ; gain = 745.410
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.211 ; gain = 745.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.211 ; gain = 745.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin slice0:clk to constant 0
WARNING: [Synth 8-3295] tying undriven pin slice1:clk to constant 0
WARNING: [Synth 8-3295] tying undriven pin slice2:clk to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1284.211 ; gain = 745.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1284.211 ; gain = 745.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1284.211 ; gain = 745.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1284.211 ; gain = 745.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1284.211 ; gain = 745.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1284.211 ; gain = 745.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |     2|
|3     |LUT4 |     1|
|4     |FDRE |     3|
|5     |IBUF |     4|
|6     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |    12|
|2     |  slice0   |slicex0y1    |     2|
|3     |    latch0 |latch_1      |     2|
|4     |  slice1   |slicex0y0__1 |     2|
|5     |    latch0 |latch_0      |     2|
|6     |  slice2   |slicex0y0    |     2|
|7     |    latch0 |latch        |     2|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1284.211 ; gain = 745.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1284.211 ; gain = 745.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1284.211 ; gain = 745.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1293.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1393.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ee9b2bcf
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1393.637 ; gain = 863.105
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1393.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/git/CPE426/PUF/PUF/PUF.runs/synth_1/ringOscillator.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ringOscillator_utilization_synth.rpt -pb ringOscillator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 16:58:31 2024...
