{
  "history": {
    "0": {
      "create_project SimpleUnitAxiStreamTop tmp/SimpleUnitAxiStreamTop": [
        {
          "cmd": "create_project SimpleUnitAxiStreamTop tmp/SimpleUnitAxiStreamTop",
          "resultText": "SimpleUnitAxiStreamTop",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7vx485tffg1157-1\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7vx485tffg1157-1\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7vx485tffg1157-1\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "1": {
      "set_property target_language VHDL [current_project]": [
        {
          "cmd": "set_property target_language VHDL [current_project]",
          "resultText": "",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7vx485tffg1157-1\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7vx485tffg1157-1\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7vx485tffg1157-1\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "2": {
      "set_param general.maxThreads 1": [
        {
          "cmd": "set_param general.maxThreads 1",
          "resultText": "1",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7vx485tffg1157-1\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7vx485tffg1157-1\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7vx485tffg1157-1\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "3": {
      "set_property part xc7k160tffg676-2 [current_project]": [
        {
          "cmd": "set_property part xc7k160tffg676-2 [current_project]",
          "resultText": "",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "4": {
      "add_files -norecurse tmp/SimpleUnitAxiStreamTop/src/SimpleUnitAxiStreamTop.vhd": [
        {
          "cmd": "add_files -norecurse tmp/SimpleUnitAxiStreamTop/src/SimpleUnitAxiStreamTop.vhd",
          "resultText": "{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/src/SimpleUnitAxiStreamTop.vhd",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/SimpleUnitAxiStreamTop.vhd\">\n        <FileInfo>\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "5": {
      "update_compile_order -fileset sources_1": [
        {
          "cmd": "update_compile_order -fileset sources_1",
          "resultText": "",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/SimpleUnitAxiStreamTop.vhd\">\n        <FileInfo>\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"SimpleUnitAxiStreamTop\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "6": {
      "set_property FILE_TYPE {VHDL 2008} [get_files {% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/src/SimpleUnitAxiStreamTop.vhd]": [
        {
          "cmd": "set_property FILE_TYPE {VHDL 2008} [get_files {% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/src/SimpleUnitAxiStreamTop.vhd]",
          "resultText": "",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/SimpleUnitAxiStreamTop.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"SimpleUnitAxiStreamTop\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "7": {
      "set_property top SimpleUnitAxiStreamTop [current_fileset]": [
        {
          "cmd": "set_property top SimpleUnitAxiStreamTop [current_fileset]",
          "resultText": "",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/SimpleUnitAxiStreamTop.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"SimpleUnitAxiStreamTop\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "8": {
      "add_files -norecurse -fileset constrs_1 tmp/SimpleUnitAxiStreamTop/src/constraints.xdc": [
        {
          "cmd": "add_files -norecurse -fileset constrs_1 tmp/SimpleUnitAxiStreamTop/src/constraints.xdc",
          "resultText": "{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/src/constraints.xdc",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/SimpleUnitAxiStreamTop.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"SimpleUnitAxiStreamTop\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <File Path=\"$PPRDIR/src/constraints.xdc\">\n        <FileInfo>\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"implementation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "9": {
      "reset_run synth_1": [
        {
          "cmd": "reset_run synth_1",
          "resultText": "",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/SimpleUnitAxiStreamTop.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"SimpleUnitAxiStreamTop\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <File Path=\"$PPRDIR/src/constraints.xdc\">\n        <FileInfo>\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"implementation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "10": {
      "launch_runs synth_1 -jobs 1": [
        {
          "cmd": "launch_runs synth_1 -jobs 1",
          "resultText": "[Thu Feb 11 19:53:57 2021] Launched synth_1...\r\nRun output will be captured here: {% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.runs/synth_1/runme.log",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/SimpleUnitAxiStreamTop.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"SimpleUnitAxiStreamTop\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <File Path=\"$PPRDIR/src/constraints.xdc\">\n        <FileInfo>\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"implementation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" Dir=\"$PRUNDIR/synth_1\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <GeneratedRun Dir=\"$PRUNDIR\" File=\"gen_run.xml\"/>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    },
    "11": {
      "wait_on_run  synth_1": [
        {
          "cmd": "wait_on_run  synth_1",
          "resultText": "[Thu Feb 11 19:53:57 2021] Waiting for synth_1 to finish...\r\n\r\n*** Running vivado\r\n    with args -log SimpleUnitAxiStreamTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SimpleUnitAxiStreamTop.tcl\r\n\r\n\r\n****** Vivado v2020.1 (64-bit)\r\n  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\r\n  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\r\n    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\r\n\r\nsource SimpleUnitAxiStreamTop.tcl -notrace\r\nCommand: synth_design -top SimpleUnitAxiStreamTop -part xc7k160tffg676-2\r\nStarting synth_design\r\nAttempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'\r\n\n\n\n\n\n---------------------------------------------------------------------------------\r\nStarting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2119.957 ; gain = 0.000 ; free physical = 854 ; free virtual = 19824\r\n---------------------------------------------------------------------------------\r\n\n\tParameter DATA_WIDTH bound to: 8 - type: integer \r\n\tParameter USE_STRB bound to: 1 - type: bool \r\n\n---------------------------------------------------------------------------------\r\nFinished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2142.805 ; gain = 22.848 ; free physical = 934 ; free virtual = 19916\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Handling Custom Attributes\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2157.648 ; gain = 37.691 ; free physical = 931 ; free virtual = 19913\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2157.648 ; gain = 37.691 ; free physical = 931 ; free virtual = 19913\r\n---------------------------------------------------------------------------------\r\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.648 ; gain = 0.000 ; free physical = 924 ; free virtual = 19906\r\n\n\r\nProcessing XDC Constraints\r\nInitializing timing engine\r\nParsing XDC File [{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/src/constraints.xdc]\r\nFinished Parsing XDC File [{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/src/constraints.xdc]\r\n\nResolution: To avoid this warning, move constraints listed in [.Xil/SimpleUnitAxiStreamTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.\r\nCompleted Processing XDC Constraints\r\n\r\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.496 ; gain = 0.000 ; free physical = 846 ; free virtual = 19828\r\n\nNo Unisim elements were transformed.\r\n\r\nConstraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.496 ; gain = 0.000 ; free physical = 846 ; free virtual = 19828\r\n---------------------------------------------------------------------------------\r\nFinished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2182.496 ; gain = 62.539 ; free physical = 903 ; free virtual = 19886\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Loading Part and Timing Information\r\n---------------------------------------------------------------------------------\r\nLoading part: xc7k160tffg676-2\r\n---------------------------------------------------------------------------------\r\nFinished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2182.496 ; gain = 62.539 ; free physical = 903 ; free virtual = 19886\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Applying 'set_property' XDC Constraints\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2182.496 ; gain = 62.539 ; free physical = 903 ; free virtual = 19886\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2182.496 ; gain = 62.539 ; free physical = 902 ; free virtual = 19885\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart RTL Component Statistics \r\n---------------------------------------------------------------------------------\r\nDetailed RTL Component Info : \r\n---------------------------------------------------------------------------------\r\nFinished RTL Component Statistics \r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Part Resource Summary\r\n---------------------------------------------------------------------------------\r\nPart Resources:\r\nDSPs: 600 (col length:100)\r\nBRAMs: 650 (col length: RAMB18 100 RAMB36 50)\r\n---------------------------------------------------------------------------------\r\nFinished Part Resource Summary\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Cross Boundary and Area Optimization\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2182.496 ; gain = 62.539 ; free physical = 899 ; free virtual = 19886\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Applying XDC Timing Constraints\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2203.496 ; gain = 83.539 ; free physical = 776 ; free virtual = 19764\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Timing Optimization\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2203.496 ; gain = 83.539 ; free physical = 776 ; free virtual = 19764\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Technology Mapping\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2222.527 ; gain = 102.570 ; free physical = 774 ; free virtual = 19762\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart IO Insertion\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Flattening Before IO Insertion\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Flattening Before IO Insertion\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Final Netlist Cleanup\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Final Netlist Cleanup\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2228.465 ; gain = 108.508 ; free physical = 775 ; free virtual = 19763\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Renaming Generated Instances\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2228.465 ; gain = 108.508 ; free physical = 775 ; free virtual = 19763\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Rebuilding User Hierarchy\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2228.465 ; gain = 108.508 ; free physical = 775 ; free virtual = 19763\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Renaming Generated Ports\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2228.465 ; gain = 108.508 ; free physical = 775 ; free virtual = 19763\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Handling Custom Attributes\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2228.465 ; gain = 108.508 ; free physical = 775 ; free virtual = 19763\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Renaming Generated Nets\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nFinished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2228.465 ; gain = 108.508 ; free physical = 775 ; free virtual = 19763\r\n---------------------------------------------------------------------------------\r\n---------------------------------------------------------------------------------\r\nStart Writing Synthesis Report\r\n---------------------------------------------------------------------------------\r\n\r\nReport BlackBoxes: \r\n+-+--------------+----------+\r\n| |BlackBox name |Instances |\r\n+-+--------------+----------+\r\n+-+--------------+----------+\r\n\r\nReport Cell Usage: \r\n+------+-----+------+\r\n|      |Cell |Count |\r\n+------+-----+------+\r\n|1     |IBUF |    12|\r\n|2     |OBUF |    12|\r\n+------+-----+------+\r\n---------------------------------------------------------------------------------\r\nFinished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2228.465 ; gain = 108.508 ; free physical = 775 ; free virtual = 19763\r\n---------------------------------------------------------------------------------\r\nSynthesis finished with 0 errors, 0 critical warnings and 0 warnings.\r\nSynthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2228.465 ; gain = 83.660 ; free physical = 829 ; free virtual = 19817\r\nSynthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2228.473 ; gain = 108.508 ; free physical = 829 ; free virtual = 19817\r\n\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.473 ; gain = 0.000 ; free physical = 907 ; free virtual = 19894\r\n\n\nNetlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.402 ; gain = 0.000 ; free physical = 852 ; free virtual = 19840\r\n\nNo Unisim elements were transformed.\r\n\r\n\n15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\r\nsynth_design completed successfully\r\nsynth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2235.402 ; gain = 115.598 ; free physical = 984 ; free virtual = 19972\r\n\ngeneral.maxThreads\r\n\n\n\n[Thu Feb 11 19:54:32 2021] synth_1 finished\r\nwait_on_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2119.922 ; gain = 0.000 ; free physical = 1806 ; free virtual = 20791",
          "errors": [],
          "criticalWarnings": [],
          "warnings": [],
          "infos": [
            "[Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'",
            "[Device 21-403] Loading part xc7k160tffg676-2",
            "[Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.",
            "[Synth 8-7078] Launching helper process for spawning children vivado processes",
            "[Synth 8-7075] Helper process launched with PID 531865",
            "[Synth 8-638] synthesizing module 'SimpleUnitAxiStreamTop' [{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/src/SimpleUnitAxiStreamTop.vhd:23]",
            "[Synth 8-256] done synthesizing module 'SimpleUnitAxiStreamTop' (1#1) [{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/src/SimpleUnitAxiStreamTop.vhd:23]",
            "[Project 1-570] Preparing netlist for logic optimization",
            "[Project 1-236] Implementation specific constraints were found while reading constraint file [{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/src/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SimpleUnitAxiStreamTop_propImpl.xdc].",
            "[Project 1-111] Unisim Transformation Summary:",
            "[Project 1-571] Translating synthesized netlist",
            "[Project 1-570] Preparing netlist for logic optimization",
            "[Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).",
            "[Project 1-111] Unisim Transformation Summary:",
            "[Common 17-83] Releasing license: Synthesis",
            "[Common 17-600] The following parameters have non-default value.",
            "[Common 17-1381] The checkpoint '{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.runs/synth_1/SimpleUnitAxiStreamTop.dcp' has been generated.",
            "[runtcl-4] Executing : report_utilization -file SimpleUnitAxiStreamTop_utilization_synth.rpt -pb SimpleUnitAxiStreamTop_utilization_synth.pb",
            "[Common 17-206] Exiting Vivado at Thu Feb 11 19:54:29 2021..."
          ],
          "__class__": "TclCmdResult"
        },
        [
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr",
            {
              "mode": "w",
              "text": "<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<!-- Product Version: Vivado v2020.1 (64-bit)              -->\n<!--                                                         -->\n<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->\n\n<Project Version=\"7\" Minor=\"49\" Path=\"{% RecordingToolController.PWD_VAR_NAME %}/tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr\">\n  <DefaultLaunch Dir=\"$PRUNDIR\"/>\n  <Configuration>\n    <Option Name=\"Id\" Val=\"a18a624e6dc8478a9bc85d93372f0e95\"/>\n    <Option Name=\"Part\" Val=\"xc7k160tffg676-2\"/>\n    <Option Name=\"CompiledLibDir\" Val=\"$PCACHEDIR/compile_simlib\"/>\n    <Option Name=\"CompiledLibDirXSim\" Val=\"\"/>\n    <Option Name=\"CompiledLibDirModelSim\" Val=\"$PCACHEDIR/compile_simlib/modelsim\"/>\n    <Option Name=\"CompiledLibDirQuesta\" Val=\"$PCACHEDIR/compile_simlib/questa\"/>\n    <Option Name=\"CompiledLibDirIES\" Val=\"$PCACHEDIR/compile_simlib/ies\"/>\n    <Option Name=\"CompiledLibDirXcelium\" Val=\"$PCACHEDIR/compile_simlib/xcelium\"/>\n    <Option Name=\"CompiledLibDirVCS\" Val=\"$PCACHEDIR/compile_simlib/vcs\"/>\n    <Option Name=\"CompiledLibDirRiviera\" Val=\"$PCACHEDIR/compile_simlib/riviera\"/>\n    <Option Name=\"CompiledLibDirActivehdl\" Val=\"$PCACHEDIR/compile_simlib/activehdl\"/>\n    <Option Name=\"SimulatorInstallDirModelSim\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirQuesta\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirIES\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirXcelium\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirVCS\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirRiviera\" Val=\"\"/>\n    <Option Name=\"SimulatorInstallDirActiveHdl\" Val=\"\"/>\n    <Option Name=\"TargetLanguage\" Val=\"VHDL\"/>\n    <Option Name=\"BoardPart\" Val=\"\"/>\n    <Option Name=\"ActiveSimSet\" Val=\"sim_1\"/>\n    <Option Name=\"DefaultLib\" Val=\"xil_defaultlib\"/>\n    <Option Name=\"ProjectType\" Val=\"Default\"/>\n    <Option Name=\"IPDefaultOutputPath\" Val=\"$PSRCDIR/sources_1\"/>\n    <Option Name=\"IPCachePermission\" Val=\"read\"/>\n    <Option Name=\"IPCachePermission\" Val=\"write\"/>\n    <Option Name=\"EnableCoreContainer\" Val=\"FALSE\"/>\n    <Option Name=\"CreateRefXciForCoreContainers\" Val=\"FALSE\"/>\n    <Option Name=\"IPUserFilesDir\" Val=\"$PIPUSERFILESDIR\"/>\n    <Option Name=\"IPStaticSourceDir\" Val=\"$PIPUSERFILESDIR/ipstatic\"/>\n    <Option Name=\"EnableBDX\" Val=\"FALSE\"/>\n    <Option Name=\"WTXSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTIesLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlLaunchSim\" Val=\"0\"/>\n    <Option Name=\"WTXSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTModelSimExportSim\" Val=\"0\"/>\n    <Option Name=\"WTQuestaExportSim\" Val=\"0\"/>\n    <Option Name=\"WTIesExportSim\" Val=\"0\"/>\n    <Option Name=\"WTVcsExportSim\" Val=\"0\"/>\n    <Option Name=\"WTRivieraExportSim\" Val=\"0\"/>\n    <Option Name=\"WTActivehdlExportSim\" Val=\"0\"/>\n    <Option Name=\"GenerateIPUpgradeLog\" Val=\"TRUE\"/>\n    <Option Name=\"XSimRadix\" Val=\"hex\"/>\n    <Option Name=\"XSimTimeUnit\" Val=\"ns\"/>\n    <Option Name=\"XSimArrayDisplayLimit\" Val=\"1024\"/>\n    <Option Name=\"XSimTraceLimit\" Val=\"65536\"/>\n    <Option Name=\"SimTypes\" Val=\"rtl\"/>\n    <Option Name=\"SimTypes\" Val=\"bfm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm\"/>\n    <Option Name=\"SimTypes\" Val=\"tlm_dpi\"/>\n    <Option Name=\"MEMEnableMemoryMapGeneration\" Val=\"TRUE\"/>\n    <Option Name=\"DcpsUptoDate\" Val=\"TRUE\"/>\n  </Configuration>\n  <FileSets Version=\"1\" Minor=\"31\">\n    <FileSet Name=\"sources_1\" Type=\"DesignSrcs\" RelSrcDir=\"$PSRCDIR/sources_1\">\n      <Filter Type=\"Srcs\"/>\n      <File Path=\"$PPRDIR/src/SimpleUnitAxiStreamTop.vhd\">\n        <FileInfo SFType=\"VHDL2008\">\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"simulation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopModule\" Val=\"SimpleUnitAxiStreamTop\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"constrs_1\" Type=\"Constrs\" RelSrcDir=\"$PSRCDIR/constrs_1\">\n      <Filter Type=\"Constrs\"/>\n      <File Path=\"$PPRDIR/src/constraints.xdc\">\n        <FileInfo>\n          <Attr Name=\"UsedIn\" Val=\"synthesis\"/>\n          <Attr Name=\"UsedIn\" Val=\"implementation\"/>\n        </FileInfo>\n      </File>\n      <Config>\n        <Option Name=\"ConstrsType\" Val=\"XDC\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"sim_1\" Type=\"SimulationSrcs\" RelSrcDir=\"$PSRCDIR/sim_1\">\n      <Config>\n        <Option Name=\"DesignMode\" Val=\"RTL\"/>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n        <Option Name=\"TransportPathDelay\" Val=\"0\"/>\n        <Option Name=\"TransportIntDelay\" Val=\"0\"/>\n        <Option Name=\"SelectedSimModel\" Val=\"rtl\"/>\n        <Option Name=\"PamDesignTestbench\" Val=\"\"/>\n        <Option Name=\"PamDutBypassFile\" Val=\"xil_dut_bypass\"/>\n        <Option Name=\"PamSignalDriverFile\" Val=\"xil_bypass_driver\"/>\n        <Option Name=\"PamPseudoTop\" Val=\"pseudo_tb\"/>\n        <Option Name=\"SrcSet\" Val=\"sources_1\"/>\n      </Config>\n    </FileSet>\n    <FileSet Name=\"utils_1\" Type=\"Utils\" RelSrcDir=\"$PSRCDIR/utils_1\">\n      <Filter Type=\"Utils\"/>\n      <Config>\n        <Option Name=\"TopAutoSet\" Val=\"TRUE\"/>\n      </Config>\n    </FileSet>\n  </FileSets>\n  <Simulators>\n    <Simulator Name=\"XSim\">\n      <Option Name=\"Description\" Val=\"Vivado Simulator\"/>\n      <Option Name=\"CompiledLib\" Val=\"0\"/>\n    </Simulator>\n    <Simulator Name=\"ModelSim\">\n      <Option Name=\"Description\" Val=\"ModelSim Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"Questa\">\n      <Option Name=\"Description\" Val=\"Questa Advanced Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"IES\">\n      <Option Name=\"Description\" Val=\"Incisive Enterprise Simulator (IES)\"/>\n    </Simulator>\n    <Simulator Name=\"Xcelium\">\n      <Option Name=\"Description\" Val=\"Xcelium Parallel Simulator\"/>\n    </Simulator>\n    <Simulator Name=\"VCS\">\n      <Option Name=\"Description\" Val=\"Verilog Compiler Simulator (VCS)\"/>\n    </Simulator>\n    <Simulator Name=\"Riviera\">\n      <Option Name=\"Description\" Val=\"Riviera-PRO Simulator\"/>\n    </Simulator>\n  </Simulators>\n  <Runs Version=\"1\" Minor=\"11\">\n    <Run Id=\"synth_1\" Type=\"Ft3:Synth\" SrcSet=\"sources_1\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Vivado Synthesis Defaults\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" Dir=\"$PRUNDIR/synth_1\" IncludeInArchive=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Synthesis Defaults\" Flow=\"Vivado Synthesis 2020\">\n          <Desc>Vivado Synthesis Defaults</Desc>\n        </StratHandle>\n        <Step Id=\"synth_design\"/>\n      </Strategy>\n      <GeneratedRun Dir=\"$PRUNDIR\" File=\"gen_run.xml\"/>\n      <ReportStrategy Name=\"Vivado Synthesis Default Reports\" Flow=\"Vivado Synthesis 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n    <Run Id=\"impl_1\" Type=\"Ft2:EntireDesign\" Part=\"xc7k160tffg676-2\" ConstrsSet=\"constrs_1\" Description=\"Default settings for Implementation.\" AutoIncrementalCheckpoint=\"false\" WriteIncrSynthDcp=\"false\" State=\"current\" SynthRun=\"synth_1\" IncludeInArchive=\"true\" GenFullBitstream=\"true\">\n      <Strategy Version=\"1\" Minor=\"2\">\n        <StratHandle Name=\"Vivado Implementation Defaults\" Flow=\"Vivado Implementation 2020\">\n          <Desc>Default settings for Implementation.</Desc>\n        </StratHandle>\n        <Step Id=\"init_design\"/>\n        <Step Id=\"opt_design\"/>\n        <Step Id=\"power_opt_design\"/>\n        <Step Id=\"place_design\"/>\n        <Step Id=\"post_place_power_opt_design\"/>\n        <Step Id=\"phys_opt_design\"/>\n        <Step Id=\"route_design\"/>\n        <Step Id=\"post_route_phys_opt_design\"/>\n        <Step Id=\"write_bitstream\"/>\n      </Strategy>\n      <ReportStrategy Name=\"Vivado Implementation Default Reports\" Flow=\"Vivado Implementation 2020\"/>\n      <Report Name=\"ROUTE_DESIGN.REPORT_METHODOLOGY\" Enabled=\"1\"/>\n      <RQSFiles/>\n    </Run>\n  </Runs>\n  <Board/>\n  <DashboardSummary Version=\"1\" Minor=\"0\">\n    <Dashboards>\n      <Dashboard Name=\"default_dashboard\">\n        <Gadgets>\n          <Gadget Name=\"drc_1\" Type=\"drc\" Version=\"1\" Row=\"2\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_drc_0 \"/>\n          </Gadget>\n          <Gadget Name=\"methodology_1\" Type=\"methodology\" Version=\"1\" Row=\"2\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_methodology_0 \"/>\n          </Gadget>\n          <Gadget Name=\"power_1\" Type=\"power\" Version=\"1\" Row=\"1\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_power_0 \"/>\n          </Gadget>\n          <Gadget Name=\"timing_1\" Type=\"timing\" Version=\"1\" Row=\"0\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_route_report_timing_summary_0 \"/>\n          </Gadget>\n          <Gadget Name=\"utilization_1\" Type=\"utilization\" Version=\"1\" Row=\"0\" Column=\"0\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"synth_1#synth_1_synth_report_utilization_0 \"/>\n            <GadgetParam Name=\"RUN.STEP\" Type=\"string\" Value=\"synth_design\"/>\n            <GadgetParam Name=\"RUN.TYPE\" Type=\"string\" Value=\"synthesis\"/>\n          </Gadget>\n          <Gadget Name=\"utilization_2\" Type=\"utilization\" Version=\"1\" Row=\"1\" Column=\"1\">\n            <GadgetParam Name=\"REPORTS\" Type=\"string_list\" Value=\"impl_1#impl_1_place_report_utilization_0 \"/>\n          </Gadget>\n        </Gadgets>\n      </Dashboard>\n      <CurrentDashboard>default_dashboard</CurrentDashboard>\n    </Dashboards>\n  </DashboardSummary>\n</Project>\n",
              "__class__": "FileOp"
            }
          ],
          [
            "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.runs/synth_1/SimpleUnitAxiStreamTop_utilization_synth.rpt",
            {
              "mode": "w",
              "text": "Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n---------------------------------------------------------------------------------------------------------------------------------------\n| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020\n| Date         : Thu Feb 11 19:54:29 2021\n| Host         : nic30-Precision-5530 running 64-bit Ubuntu 20.10\n| Command      : report_utilization -file SimpleUnitAxiStreamTop_utilization_synth.rpt -pb SimpleUnitAxiStreamTop_utilization_synth.pb\n| Design       : SimpleUnitAxiStreamTop\n| Device       : 7k160tffg676-2\n| Design State : Synthesized\n---------------------------------------------------------------------------------------------------------------------------------------\n\nUtilization Design Information\n\nTable of Contents\n-----------------\n1. Slice Logic\n1.1 Summary of Registers by Type\n2. Memory\n3. DSP\n4. IO and GT Specific\n5. Clocking\n6. Specific Feature\n7. Primitives\n8. Black Boxes\n9. Instantiated Netlists\n\n1. Slice Logic\n--------------\n\n+-------------------------+------+-------+-----------+-------+\n|        Site Type        | Used | Fixed | Available | Util% |\n+-------------------------+------+-------+-----------+-------+\n| Slice LUTs*             |    0 |     0 |    101400 |  0.00 |\n|   LUT as Logic          |    0 |     0 |    101400 |  0.00 |\n|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |\n| Slice Registers         |    0 |     0 |    202800 |  0.00 |\n|   Register as Flip Flop |    0 |     0 |    202800 |  0.00 |\n|   Register as Latch     |    0 |     0 |    202800 |  0.00 |\n| F7 Muxes                |    0 |     0 |     50700 |  0.00 |\n| F8 Muxes                |    0 |     0 |     25350 |  0.00 |\n+-------------------------+------+-------+-----------+-------+\n* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.\n\n\n1.1 Summary of Registers by Type\n--------------------------------\n\n+-------+--------------+-------------+--------------+\n| Total | Clock Enable | Synchronous | Asynchronous |\n+-------+--------------+-------------+--------------+\n| 0     |            _ |           - |            - |\n| 0     |            _ |           - |          Set |\n| 0     |            _ |           - |        Reset |\n| 0     |            _ |         Set |            - |\n| 0     |            _ |       Reset |            - |\n| 0     |          Yes |           - |            - |\n| 0     |          Yes |           - |          Set |\n| 0     |          Yes |           - |        Reset |\n| 0     |          Yes |         Set |            - |\n| 0     |          Yes |       Reset |            - |\n+-------+--------------+-------------+--------------+\n\n\n2. Memory\n---------\n\n+----------------+------+-------+-----------+-------+\n|    Site Type   | Used | Fixed | Available | Util% |\n+----------------+------+-------+-----------+-------+\n| Block RAM Tile |    0 |     0 |       325 |  0.00 |\n|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |\n|   RAMB18       |    0 |     0 |       650 |  0.00 |\n+----------------+------+-------+-----------+-------+\n* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1\n\n\n3. DSP\n------\n\n+-----------+------+-------+-----------+-------+\n| Site Type | Used | Fixed | Available | Util% |\n+-----------+------+-------+-----------+-------+\n| DSPs      |    0 |     0 |       600 |  0.00 |\n+-----------+------+-------+-----------+-------+\n\n\n4. IO and GT Specific\n---------------------\n\n+-----------------------------+------+-------+-----------+-------+\n|          Site Type          | Used | Fixed | Available | Util% |\n+-----------------------------+------+-------+-----------+-------+\n| Bonded IOB                  |   24 |     0 |       400 |  6.00 |\n| Bonded IPADs                |    0 |     0 |        26 |  0.00 |\n| Bonded OPADs                |    0 |     0 |        16 |  0.00 |\n| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |\n| PHASER_REF                  |    0 |     0 |         8 |  0.00 |\n| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |\n| IN_FIFO                     |    0 |     0 |        32 |  0.00 |\n| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |\n| IBUFDS                      |    0 |     0 |       384 |  0.00 |\n| GTXE2_COMMON                |    0 |     0 |         2 |  0.00 |\n| GTXE2_CHANNEL               |    0 |     0 |         8 |  0.00 |\n| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |\n| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |\n| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |\n| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |\n| IBUFDS_GTE2                 |    0 |     0 |         4 |  0.00 |\n| ILOGIC                      |    0 |     0 |       400 |  0.00 |\n| OLOGIC                      |    0 |     0 |       400 |  0.00 |\n+-----------------------------+------+-------+-----------+-------+\n\n\n5. Clocking\n-----------\n\n+------------+------+-------+-----------+-------+\n|  Site Type | Used | Fixed | Available | Util% |\n+------------+------+-------+-----------+-------+\n| BUFGCTRL   |    0 |     0 |        32 |  0.00 |\n| BUFIO      |    0 |     0 |        32 |  0.00 |\n| MMCME2_ADV |    0 |     0 |         8 |  0.00 |\n| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |\n| BUFMRCE    |    0 |     0 |        16 |  0.00 |\n| BUFHCE     |    0 |     0 |       120 |  0.00 |\n| BUFR       |    0 |     0 |        32 |  0.00 |\n+------------+------+-------+-----------+-------+\n\n\n6. Specific Feature\n-------------------\n\n+-------------+------+-------+-----------+-------+\n|  Site Type  | Used | Fixed | Available | Util% |\n+-------------+------+-------+-----------+-------+\n| BSCANE2     |    0 |     0 |         4 |  0.00 |\n| CAPTUREE2   |    0 |     0 |         1 |  0.00 |\n| DNA_PORT    |    0 |     0 |         1 |  0.00 |\n| EFUSE_USR   |    0 |     0 |         1 |  0.00 |\n| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |\n| ICAPE2      |    0 |     0 |         2 |  0.00 |\n| PCIE_2_1    |    0 |     0 |         1 |  0.00 |\n| STARTUPE2   |    0 |     0 |         1 |  0.00 |\n| XADC        |    0 |     0 |         1 |  0.00 |\n+-------------+------+-------+-----------+-------+\n\n\n7. Primitives\n-------------\n\n+----------+------+---------------------+\n| Ref Name | Used | Functional Category |\n+----------+------+---------------------+\n| OBUF     |   12 |                  IO |\n| IBUF     |   12 |                  IO |\n+----------+------+---------------------+\n\n\n8. Black Boxes\n--------------\n\n+----------+------+\n| Ref Name | Used |\n+----------+------+\n\n\n9. Instantiated Netlists\n------------------------\n\n+----------+------+\n| Ref Name | Used |\n+----------+------+\n\n\n",
              "__class__": "FileOp"
            }
          ]
        ]
      ]
    }
  },
  "filesToWatch": {
    "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.xpr": {
      "mode": "d",
      "text": null,
      "__class__": "FileOp"
    },
    "tmp/SimpleUnitAxiStreamTop/SimpleUnitAxiStreamTop.runs/synth_1/SimpleUnitAxiStreamTop_utilization_synth.rpt": {
      "mode": "d",
      "text": null,
      "__class__": "FileOp"
    }
  },
  "executorCls": [
    "hwtBuildsystem.vivado.executor",
    "VivadoExecutor"
  ],
  "workerCnt": 1
}