module wideexpr_00952(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[5]?(ctrl[3]?(ctrl[1]?2'sb10:s2):$signed(s5)):4'sb1011);
  assign y1 = 6'sb001001;
  assign y2 = ($signed((($signed((s4)&($signed((ctrl[2]?s7:2'sb10)))))-(+(((ctrl[0]?-(6'sb001111):(ctrl[0]?6'sb111101:6'sb100010)))<<({+(s6)}))))==(+(5'sb00010))))>>>((s6)!=((ctrl[7]?$unsigned(5'sb10100):(ctrl[4]?(ctrl[4]?u0:((4'b1100)<<(+(5'sb10101)))>>((s2)^~(-(3'b000)))):+(4'sb1110)))));
  assign y3 = s7;
  assign y4 = 4'sb1100;
  assign y5 = $unsigned((-((((-(5'sb10111))>>(-(s1)))<<(s2))^~(4'sb0110)))<=((ctrl[6]?s5:$signed({{3{+(6'sb010110)}},(4'b0100)<<(4'b0011)}))));
  assign y6 = (+({1{(ctrl[6]?($signed(4'sb1100))^((ctrl[5]?+(u4):(s6)<<<(u7))):$signed($signed((5'sb00100)>>(s3))))}}))<<(((-(|((s4)^~(5'sb01111))))<<<(2'sb01))-(($signed($unsigned((s7)+((1'b0)<=(s7)))))<<(5'sb00100)));
  assign y7 = 6'sb101100;
endmodule
