// Seed: 3525328328
module module_0 (
    input wire id_0,
    input wand id_1,
    input uwire id_2,
    input wire id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input tri id_7,
    output uwire id_8,
    input wire id_9,
    output supply0 id_10,
    input supply1 id_11,
    output tri id_12,
    input tri id_13,
    output supply1 id_14,
    input tri0 id_15,
    input wor id_16,
    input tri1 id_17,
    input wor id_18,
    input tri0 id_19,
    output supply0 id_20
);
  logic \id_22 ;
  ;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output tri id_2,
    input supply1 id_3,
    output tri0 id_4,
    output uwire id_5,
    input wand id_6,
    input supply0 id_7,
    input wand id_8,
    input wire id_9,
    input wand id_10,
    input tri0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input supply0 id_15,
    output wand id_16
);
  always disable id_18;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_3,
      id_13,
      id_16,
      id_6,
      id_10,
      id_2,
      id_10,
      id_5,
      id_15,
      id_16,
      id_7,
      id_4,
      id_11,
      id_3,
      id_10,
      id_8,
      id_9,
      id_1
  );
endmodule
