Classic Timing Analyzer report for mux
Sun Oct 13 19:16:00 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                               ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.789 ns    ; input[0]    ; not_o$latch ; --         ; enable   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.873 ns    ; not_o$latch ; not_o       ; enable     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.515 ns   ; sel[2]      ; o$latch     ; --         ; enable   ; 0            ;
; Total number of failed paths ;       ;               ;             ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S30F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; enable          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+----------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To          ; To Clock ;
+-------+--------------+------------+----------+-------------+----------+
; N/A   ; None         ; 5.789 ns   ; input[0] ; not_o$latch ; enable   ;
; N/A   ; None         ; 5.564 ns   ; input[0] ; o$latch     ; enable   ;
; N/A   ; None         ; 5.252 ns   ; input[2] ; not_o$latch ; enable   ;
; N/A   ; None         ; 5.137 ns   ; input[6] ; not_o$latch ; enable   ;
; N/A   ; None         ; 5.027 ns   ; input[2] ; o$latch     ; enable   ;
; N/A   ; None         ; 4.912 ns   ; input[6] ; o$latch     ; enable   ;
; N/A   ; None         ; 4.911 ns   ; input[1] ; not_o$latch ; enable   ;
; N/A   ; None         ; 4.894 ns   ; sel[1]   ; not_o$latch ; enable   ;
; N/A   ; None         ; 4.805 ns   ; input[3] ; not_o$latch ; enable   ;
; N/A   ; None         ; 4.794 ns   ; sel[2]   ; not_o$latch ; enable   ;
; N/A   ; None         ; 4.716 ns   ; sel[0]   ; not_o$latch ; enable   ;
; N/A   ; None         ; 4.686 ns   ; input[1] ; o$latch     ; enable   ;
; N/A   ; None         ; 4.669 ns   ; sel[1]   ; o$latch     ; enable   ;
; N/A   ; None         ; 4.580 ns   ; input[3] ; o$latch     ; enable   ;
; N/A   ; None         ; 4.569 ns   ; sel[2]   ; o$latch     ; enable   ;
; N/A   ; None         ; 4.524 ns   ; input[7] ; not_o$latch ; enable   ;
; N/A   ; None         ; 4.491 ns   ; sel[0]   ; o$latch     ; enable   ;
; N/A   ; None         ; 4.406 ns   ; input[4] ; not_o$latch ; enable   ;
; N/A   ; None         ; 4.299 ns   ; input[7] ; o$latch     ; enable   ;
; N/A   ; None         ; 4.265 ns   ; input[5] ; not_o$latch ; enable   ;
; N/A   ; None         ; 4.181 ns   ; input[4] ; o$latch     ; enable   ;
; N/A   ; None         ; 4.040 ns   ; input[5] ; o$latch     ; enable   ;
+-------+--------------+------------+----------+-------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+-------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To    ; From Clock ;
+-------+--------------+------------+-------------+-------+------------+
; N/A   ; None         ; 7.873 ns   ; not_o$latch ; not_o ; enable     ;
; N/A   ; None         ; 6.678 ns   ; o$latch     ; o     ; enable     ;
+-------+--------------+------------+-------------+-------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+----------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To          ; To Clock ;
+---------------+-------------+-----------+----------+-------------+----------+
; N/A           ; None        ; -3.515 ns ; sel[2]   ; o$latch     ; enable   ;
; N/A           ; None        ; -3.615 ns ; sel[1]   ; o$latch     ; enable   ;
; N/A           ; None        ; -3.623 ns ; input[5] ; o$latch     ; enable   ;
; N/A           ; None        ; -3.645 ns ; sel[2]   ; not_o$latch ; enable   ;
; N/A           ; None        ; -3.745 ns ; sel[1]   ; not_o$latch ; enable   ;
; N/A           ; None        ; -3.753 ns ; input[5] ; not_o$latch ; enable   ;
; N/A           ; None        ; -3.764 ns ; input[4] ; o$latch     ; enable   ;
; N/A           ; None        ; -3.882 ns ; input[7] ; o$latch     ; enable   ;
; N/A           ; None        ; -3.894 ns ; input[4] ; not_o$latch ; enable   ;
; N/A           ; None        ; -4.012 ns ; input[7] ; not_o$latch ; enable   ;
; N/A           ; None        ; -4.074 ns ; sel[0]   ; o$latch     ; enable   ;
; N/A           ; None        ; -4.163 ns ; input[3] ; o$latch     ; enable   ;
; N/A           ; None        ; -4.204 ns ; sel[0]   ; not_o$latch ; enable   ;
; N/A           ; None        ; -4.269 ns ; input[1] ; o$latch     ; enable   ;
; N/A           ; None        ; -4.293 ns ; input[3] ; not_o$latch ; enable   ;
; N/A           ; None        ; -4.399 ns ; input[1] ; not_o$latch ; enable   ;
; N/A           ; None        ; -4.495 ns ; input[6] ; o$latch     ; enable   ;
; N/A           ; None        ; -4.610 ns ; input[2] ; o$latch     ; enable   ;
; N/A           ; None        ; -4.625 ns ; input[6] ; not_o$latch ; enable   ;
; N/A           ; None        ; -4.740 ns ; input[2] ; not_o$latch ; enable   ;
; N/A           ; None        ; -5.147 ns ; input[0] ; o$latch     ; enable   ;
; N/A           ; None        ; -5.277 ns ; input[0] ; not_o$latch ; enable   ;
+---------------+-------------+-----------+----------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Oct 13 19:16:00 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux -c mux --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "o$latch" is a latch
    Warning: Node "not_o$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "enable" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: tsu for register "not_o$latch" (data pin = "input[0]", clock pin = "enable") is 5.789 ns
    Info: + Longest pin to register delay is 7.560 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N4; Fanout = 1; PIN Node = 'input[0]'
        Info: 2: + IC(5.202 ns) + CELL(0.234 ns) = 6.280 ns; Loc. = LCCOMB_X20_Y26_N16; Fanout = 1; COMB Node = 'Mux0~0'
        Info: 3: + IC(0.258 ns) + CELL(0.378 ns) = 6.916 ns; Loc. = LCCOMB_X20_Y26_N20; Fanout = 2; COMB Node = 'Mux0~4'
        Info: 4: + IC(0.266 ns) + CELL(0.378 ns) = 7.560 ns; Loc. = LCCOMB_X20_Y26_N30; Fanout = 1; REG Node = 'not_o$latch'
        Info: Total cell delay = 1.834 ns ( 24.26 % )
        Info: Total interconnect delay = 5.726 ns ( 75.74 % )
    Info: + Micro setup delay of destination is 0.512 ns
    Info: - Shortest clock path from clock "enable" to destination register is 2.283 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'enable~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.053 ns) = 2.283 ns; Loc. = LCCOMB_X20_Y26_N30; Fanout = 1; REG Node = 'not_o$latch'
        Info: Total cell delay = 0.897 ns ( 39.29 % )
        Info: Total interconnect delay = 1.386 ns ( 60.71 % )
Info: tco from clock "enable" to destination pin "not_o" through register "not_o$latch" is 7.873 ns
    Info: + Longest clock path from clock "enable" to source register is 2.283 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'enable~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.053 ns) = 2.283 ns; Loc. = LCCOMB_X20_Y26_N30; Fanout = 1; REG Node = 'not_o$latch'
        Info: Total cell delay = 0.897 ns ( 39.29 % )
        Info: Total interconnect delay = 1.386 ns ( 60.71 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.590 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y26_N30; Fanout = 1; REG Node = 'not_o$latch'
        Info: 2: + IC(3.476 ns) + CELL(2.114 ns) = 5.590 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'not_o'
        Info: Total cell delay = 2.114 ns ( 37.82 % )
        Info: Total interconnect delay = 3.476 ns ( 62.18 % )
Info: th for register "o$latch" (data pin = "sel[2]", clock pin = "enable") is -3.515 ns
    Info: + Longest clock path from clock "enable" to destination register is 2.283 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'enable~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.053 ns) = 2.283 ns; Loc. = LCCOMB_X20_Y26_N24; Fanout = 1; REG Node = 'o$latch'
        Info: Total cell delay = 0.897 ns ( 39.29 % )
        Info: Total interconnect delay = 1.386 ns ( 60.71 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.798 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K18; Fanout = 2; PIN Node = 'sel[2]'
        Info: 2: + IC(4.147 ns) + CELL(0.357 ns) = 5.284 ns; Loc. = LCCOMB_X20_Y26_N20; Fanout = 2; COMB Node = 'Mux0~4'
        Info: 3: + IC(0.242 ns) + CELL(0.272 ns) = 5.798 ns; Loc. = LCCOMB_X20_Y26_N24; Fanout = 1; REG Node = 'o$latch'
        Info: Total cell delay = 1.409 ns ( 24.30 % )
        Info: Total interconnect delay = 4.389 ns ( 75.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Sun Oct 13 19:16:00 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


