{:input (genetic.crossover/dumb-crossover 654439655 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-constant-value 1009217491 (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_7_8_:missing , wire1_16, wire2_15, \\wire:missing_edge , wire24_43, wire25_33);\n  wire \\:missing_edge ;\n  input \\wire0_7_8_:missing ;\n  wire \\wire0_7_8_:missing ;\n  wire \\wire10_:missing_14 ;\n  wire \\wire11_:missing ;\n  wire wire16_10;\n  wire wire16_12;\n  wire wire16_13;\n  wire wire16_15;\n  wire wire16_39;\n  wire wire16_40;\n  wire \\wire16_7_8_:missing ;\n  wire \\wire16_:missing_18_19_20 ;\n  wire \\wire16_:missing_36 ;\n  wire wire19;\n  output wire1_16;\n  wire wire1_16;\n  output wire24_43;\n  wire wire24_43;\n  output wire25_33;\n  wire wire25_33;\n  wire \\wire26_:missing_44_45 ;\n  wire \\wire27_:missing ;\n  wire wire28_36;\n  wire \\wire28_:missing ;\n  wire \\wire29_:missing ;\n  output wire2_15;\n  wire wire2_15;\n  wire wire30_33;\n  wire wire31_33_46;\n  wire wire31_41;\n  wire wire32_33;\n  wire wire32_42;\n  wire wire33_37;\n  wire wire33_38;\n  wire wire34_38;\n  wire wire34_43;\n  wire \\wire35_:missing ;\n  wire \\wire3_:missing_17 ;\n  wire wire5_33;\n  wire \\wire5_:missing ;\n  wire wire6_16;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_33_21 ;\n  wire \\wire:missing_37_30 ;\n  wire \\wire:missing_8 ;\n  wire \\wire:missing_9_11_12 ;\n  wire \\wire:missing_9_11_30 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> wire5_33;\n  assign wire19 = 2'hx >> \\wire16_:missing_18_19_20 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire16_:missing_18_19_20 ;\n  assign \\wire28_:missing  = 2'h1 >> wire28_36;\n  assign wire6_16 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire29_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_9_11_30  = 2'h1 >> wire30_33;\n  assign wire31_41 = 2'h1 >> wire31_33_46;\n  assign wire32_42 = 2'h1 >> wire32_33;\n  assign wire5_33 = 2'h1 >> wire33_37;\n  assign wire34_43 = 2'h1 >> wire34_38;\n  assign \\wire35_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire28_36 = 4'h8 >> { \\wire16_:missing_36 , \\wire16_:missing_36  };\n  assign wire33_37 = 4'h8 >> { \\wire:missing_37_30 , \\wire:missing_edge  };\n  assign wire34_38 = 4'h6 >> { wire33_38, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire0_7_8_:missing , \\wire16_7_8_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire16_39 };\n  assign \\wire:missing_8  = 4'h8 >> { \\wire0_7_8_:missing , \\wire16_7_8_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_9_11_30 , \\wire:missing_9_11_12  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire16_10, \\wire10_:missing_14  };\n  assign \\wire11_:missing  = 4'h8 >> { \\wire:missing_9_11_30 , \\wire:missing_9_11_12  };\n  assign \\wire3_:missing_17  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire26_:missing_44_45  = 1'h1;\n  assign \\wire27_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire31_33_46;\n  assign \\wire:missing_edge  = \\wire26_:missing_44_45 ;\n  assign \\wire:missing_edge  = \\wire26_:missing_44_45 ;\n  assign wire24_43 = wire34_43;\n  assign \\wire:missing_edge  = wire32_42;\n  assign \\wire:missing_edge  = wire31_41;\n  assign \\wire:missing_edge  = wire16_40;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_21  = \\wire:missing_33_21 ;\n  assign \\wire:missing_edge  = \\wire16_:missing_18_19_20 ;\n  assign \\wire:missing_edge  = \\wire3_:missing_17 ;\n  assign \\wire16_7_8_:missing  = wire6_16;\n  assign wire2_15 = wire16_15;\n  assign \\wire10_:missing_14  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire16_13;\n  assign \\wire:missing_9_11_12  = wire16_12;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:3.1-96.10\" *)\nmodule postsynth(\\wire0_7_8_:missing , wire1_16, wire2_15, \\wire:missing_edge , wire24_43, wire25_33);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:5.9-5.28\" *)\n  input \\wire0_7_8_:missing ;\n  wire \\wire0_7_8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:7.8-7.27\" *)\n  wire \\wire10_:missing_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:11.8-11.17\" *)\n  wire wire16_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:12.8-12.17\" *)\n  wire wire16_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:14.8-14.17\" *)\n  wire wire16_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:15.8-15.28\" *)\n  wire \\wire16_7_8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:16.8-16.33\" *)\n  wire \\wire16_:missing_18_19_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:18.8-18.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:19.10-19.18\" *)\n  output wire1_16;\n  wire wire1_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:21.10-21.19\" *)\n  output wire24_43;\n  wire wire24_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:23.10-23.19\" *)\n  output wire25_33;\n  wire wire25_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:25.8-25.30\" *)\n  wire \\wire26_:missing_44_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:26.8-26.24\" *)\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:29.8-29.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:30.10-30.18\" *)\n  output wire2_15;\n  wire wire2_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:33.8-33.20\" *)\n  wire wire31_33_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:34.8-34.17\" *)\n  wire wire31_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:36.8-36.17\" *)\n  wire wire32_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:38.8-38.17\" *)\n  wire wire33_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:39.8-39.17\" *)\n  wire wire34_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:40.8-40.17\" *)\n  wire wire34_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:41.8-41.24\" *)\n  wire \\wire35_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:42.8-42.26\" *)\n  wire \\wire3_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:45.8-45.16\" *)\n  wire wire6_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:52.10-52.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire10_:missing_14  = 1'h0;\n  assign wire16_13 = 1'h0;\n  assign wire16_15 = 1'hx;\n  assign wire16_40 = 1'h0;\n  assign \\wire16_7_8_:missing  = 1'h1;\n  assign \\wire16_:missing_18_19_20  = 1'h0;\n  assign wire19 = 1'hx;\n  assign wire1_16 = 1'hx;\n  assign wire24_43 = 1'hx;\n  assign wire25_33 = 1'hx;\n  assign \\wire26_:missing_44_45  = 1'h1;\n  assign \\wire27_:missing  = 1'h1;\n  assign \\wire29_:missing  = 1'h1;\n  assign wire2_15 = 1'hx;\n  assign wire31_33_46 = 1'h0;\n  assign wire31_41 = 1'h0;\n  assign wire32_42 = 1'h0;\n  assign wire33_38 = 1'hx;\n  assign wire34_38 = 1'hx;\n  assign wire34_43 = 1'hx;\n  assign \\wire35_:missing  = 1'h1;\n  assign \\wire3_:missing_17  = 1'h0;\n  assign wire6_16 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb/src/top.v'.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] Copy '/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb/src/9C7FBDA7.v'.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] Copy '/tmp/fuzzmount2DDF5D8C/9C7FBDA7.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb/src/9C7FBDA7.post.v'.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] engine_0: abc pdr\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:69$52_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:69$52.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:62$45_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:62$45.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:70$53_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:70$53.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:72$55_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:72$55.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:73$56_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9C7FBDA7.v:73$56.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: Warning: Wire presynth.\\wire2_15 is used but has no driver.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: Warning: Wire presynth.\\wire25_33 is used but has no driver.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: Warning: Wire presynth.\\wire1_16 is used but has no driver.\nSBY  3:39:31 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: Warning: Wire presynth.\\wire33_38 is used but has no driver.\nSBY  3:39:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] base: finished (returncode=0)\nSBY  3:39:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:39:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] aig: Warning: Wire presynth.\\wire2_15 is used but has no driver.\nSBY  3:39:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] aig: Warning: Wire presynth.\\wire25_33 is used but has no driver.\nSBY  3:39:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] aig: Warning: Wire presynth.\\wire1_16 is used but has no driver.\nSBY  3:39:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] aig: Warning: Wire presynth.\\wire33_38 is used but has no driver.\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] aig: finished (returncode=0)\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] engine_0: Warning: The network has no constraints.\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] engine_0: finished (returncode=0)\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] engine_0: Status returned by engine: FAIL\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb'.\nSBY  3:39:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwaltprpb] DONE (FAIL, rc=2)\n", :err ""}}}