// Seed: 569628346
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  input wire _id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5,
      id_2,
      id_2,
      id_2,
      id_2
  );
  inout wire id_2;
  inout wire id_1;
  assign id_3#(
      .id_4(1),
      .id_4(-1),
      .id_2(1)
  ) [id_4] = -1;
endmodule
