// Seed: 2192132561
`timescale 1ps / 1ps
module module_0 ();
  logic id_0;
  assign #(1'b0) id_0 = id_0 - 1;
  assign id_0 = id_0;
  logic id_1;
  assign id_0 = 1;
  assign id_1 = 1;
  always begin
    if (1) begin
      SystemTFIdentifier(1);
    end
  end
endmodule
