<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6300/ip/hpm_hall_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6300_2ip_2hpm__hall__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_hall_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6300_2ip_2hpm__hall__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_HALL_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_HALL_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t CR;                          <span class="comment">/* 0x0: Control Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t PHCFG;                       <span class="comment">/* 0x4: Phase configure register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t WDGCFG;                      <span class="comment">/* 0x8: Watchdog configure register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __RW uint32_t UVWCFG;                      <span class="comment">/* 0xC: U,V,W configure register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t TRGOEN;                      <span class="comment">/* 0x10: Trigger output enable register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __RW uint32_t READEN;                      <span class="comment">/* 0x14: Read event enable register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __R  uint8_t  RESERVED0[12];               <span class="comment">/* 0x18 - 0x23: Reserved */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __RW uint32_t DMAEN;                       <span class="comment">/* 0x24: DMA enable register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __RW uint32_t SR;                          <span class="comment">/* 0x28: Status register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t IRQEN;                       <span class="comment">/* 0x2C: Interrupt request enable register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>        __R  uint32_t W;                       <span class="comment">/* 0x30: W counter */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>        __R  uint32_t V;                       <span class="comment">/* 0x34: V counter */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>        __R  uint32_t U;                       <span class="comment">/* 0x38: U counter */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>        __R  uint32_t TMR;                     <span class="comment">/* 0x3C: Timer counter */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structHALL__Type.html#a182e23365de0e9d21bc8d2f991f8e27c">   28</a></span>    } COUNT[4];</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>        __R  uint32_t HIS0;                    <span class="comment">/* 0x70: history register 0 */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>        __R  uint32_t HIS1;                    <span class="comment">/* 0x74: history register 1 */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structHALL__Type.html#a7464e3927e437f9309905b4b5ee6a23f">   32</a></span>    } HIS[3];</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>} <a class="code hl_struct" href="structHALL__Type.html">HALL_Type</a>;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* Bitfield definition for register: CR */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/*</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * READ (WO)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> *</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * 1- load ucnt, vcnt, wcnt and tmrcnt into their read registers. Hardware auto-clear; read as 0</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a11e70a78882912e80bf119d1997c2879">   42</a></span><span class="preprocessor">#define HALL_CR_READ_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ac2e2051f904e4a046d4a3d41f6fbfe92">   43</a></span><span class="preprocessor">#define HALL_CR_READ_SHIFT (31U)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a75ffa50e10f5de40af1e63f264d429d4">   44</a></span><span class="preprocessor">#define HALL_CR_READ_SET(x) (((uint32_t)(x) &lt;&lt; HALL_CR_READ_SHIFT) &amp; HALL_CR_READ_MASK)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a2fecf36b9bff16d95c67f089c480299f">   45</a></span><span class="preprocessor">#define HALL_CR_READ_GET(x) (((uint32_t)(x) &amp; HALL_CR_READ_MASK) &gt;&gt; HALL_CR_READ_SHIFT)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/*</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * SNAPEN (RW)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> *</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * 1- load ucnt, vcnt, wcnt and tmrcnt into their snap registers when snapi input assert</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aeae82738315effe16e020ebf15356c88">   52</a></span><span class="preprocessor">#define HALL_CR_SNAPEN_MASK (0x800U)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aeed8a11e7fc25cabb660908f203738c0">   53</a></span><span class="preprocessor">#define HALL_CR_SNAPEN_SHIFT (11U)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a8f352e7f1206fd1c839c061098f27595">   54</a></span><span class="preprocessor">#define HALL_CR_SNAPEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_CR_SNAPEN_SHIFT) &amp; HALL_CR_SNAPEN_MASK)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad5d1bf41b21cc26409cdd4b026da3cf6">   55</a></span><span class="preprocessor">#define HALL_CR_SNAPEN_GET(x) (((uint32_t)(x) &amp; HALL_CR_SNAPEN_MASK) &gt;&gt; HALL_CR_SNAPEN_SHIFT)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/*</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * RSTCNT (RW)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> *</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * set to reset all counter and related snapshots</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aa0f057869cbd60d5d2bb30a8068cce59">   62</a></span><span class="preprocessor">#define HALL_CR_RSTCNT_MASK (0x10U)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a3227eda5472f059d0c659688df7e9cf7">   63</a></span><span class="preprocessor">#define HALL_CR_RSTCNT_SHIFT (4U)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a0c93bbf5a186f1f5f879fc15bbd9acca">   64</a></span><span class="preprocessor">#define HALL_CR_RSTCNT_SET(x) (((uint32_t)(x) &lt;&lt; HALL_CR_RSTCNT_SHIFT) &amp; HALL_CR_RSTCNT_MASK)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae61ee07be33fb5f45d11c59f7e285a2a">   65</a></span><span class="preprocessor">#define HALL_CR_RSTCNT_GET(x) (((uint32_t)(x) &amp; HALL_CR_RSTCNT_MASK) &gt;&gt; HALL_CR_RSTCNT_SHIFT)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* Bitfield definition for register: PHCFG */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/*</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * DLYSEL (RW)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> *</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * This bit select delay start time:</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * 1- start counting delay after pre-trigger</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * 0- start counting delay after u,v,w toggle</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad2f1c1b09ad38e2d026f16883bab7bbd">   75</a></span><span class="preprocessor">#define HALL_PHCFG_DLYSEL_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a5184b6d4fd149619e551b42f724be22f">   76</a></span><span class="preprocessor">#define HALL_PHCFG_DLYSEL_SHIFT (31U)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a03b5352edb033f0752efd43a03b9c065">   77</a></span><span class="preprocessor">#define HALL_PHCFG_DLYSEL_SET(x) (((uint32_t)(x) &lt;&lt; HALL_PHCFG_DLYSEL_SHIFT) &amp; HALL_PHCFG_DLYSEL_MASK)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a0b1f52bb46ca33f2c33d82587fe7550d">   78</a></span><span class="preprocessor">#define HALL_PHCFG_DLYSEL_GET(x) (((uint32_t)(x) &amp; HALL_PHCFG_DLYSEL_MASK) &gt;&gt; HALL_PHCFG_DLYSEL_SHIFT)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/*</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * DLYCNT (RW)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> *</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * delay clock cycles number</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a924ef0d45588c7d753b55c2ae2418d5b">   85</a></span><span class="preprocessor">#define HALL_PHCFG_DLYCNT_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a2cadb1b5c73ea0f762fe6b91617dcb90">   86</a></span><span class="preprocessor">#define HALL_PHCFG_DLYCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae8f3dcea7e8da85659c3bbae599b693c">   87</a></span><span class="preprocessor">#define HALL_PHCFG_DLYCNT_SET(x) (((uint32_t)(x) &lt;&lt; HALL_PHCFG_DLYCNT_SHIFT) &amp; HALL_PHCFG_DLYCNT_MASK)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aaa5265067c69c877a02690060b8d6805">   88</a></span><span class="preprocessor">#define HALL_PHCFG_DLYCNT_GET(x) (((uint32_t)(x) &amp; HALL_PHCFG_DLYCNT_MASK) &gt;&gt; HALL_PHCFG_DLYCNT_SHIFT)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/* Bitfield definition for register: WDGCFG */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * WDGEN (RW)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> *</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * 1- enable wdog counter</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a445b49bb098370ac53003e77c67b929f">   96</a></span><span class="preprocessor">#define HALL_WDGCFG_WDGEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a354ace303f1d000b957913f84bfd7c70">   97</a></span><span class="preprocessor">#define HALL_WDGCFG_WDGEN_SHIFT (31U)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a645cdea9e5f72dc3fd28b214b16e2849">   98</a></span><span class="preprocessor">#define HALL_WDGCFG_WDGEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_WDGCFG_WDGEN_SHIFT) &amp; HALL_WDGCFG_WDGEN_MASK)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ab7c61ffc8c24481fce26695ac0fe0d7e">   99</a></span><span class="preprocessor">#define HALL_WDGCFG_WDGEN_GET(x) (((uint32_t)(x) &amp; HALL_WDGCFG_WDGEN_MASK) &gt;&gt; HALL_WDGCFG_WDGEN_SHIFT)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/*</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * WDGTO (RW)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> *</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * watch dog timeout value</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a65dba4de15543af078259d4c72fc6c1e">  106</a></span><span class="preprocessor">#define HALL_WDGCFG_WDGTO_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a2b2a0f8190ddf260ffed47f6ded900a3">  107</a></span><span class="preprocessor">#define HALL_WDGCFG_WDGTO_SHIFT (0U)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a622ff0dd724a573c19eebbdec606374a">  108</a></span><span class="preprocessor">#define HALL_WDGCFG_WDGTO_SET(x) (((uint32_t)(x) &lt;&lt; HALL_WDGCFG_WDGTO_SHIFT) &amp; HALL_WDGCFG_WDGTO_MASK)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad449ffa69f893f7205c7df70265feb54">  109</a></span><span class="preprocessor">#define HALL_WDGCFG_WDGTO_GET(x) (((uint32_t)(x) &amp; HALL_WDGCFG_WDGTO_MASK) &gt;&gt; HALL_WDGCFG_WDGTO_SHIFT)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/* Bitfield definition for register: UVWCFG */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/*</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * PRECNT (RW)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> *</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * the clock cycle number which the pre flag will set before the next uvw transition</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a11f599e1e21a83a8854189b1bd8a8a14">  117</a></span><span class="preprocessor">#define HALL_UVWCFG_PRECNT_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ac295366098c2bf71d6484b507378d398">  118</a></span><span class="preprocessor">#define HALL_UVWCFG_PRECNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a4ebfb7c8d025012a6dc0c0bf918f6231">  119</a></span><span class="preprocessor">#define HALL_UVWCFG_PRECNT_SET(x) (((uint32_t)(x) &lt;&lt; HALL_UVWCFG_PRECNT_SHIFT) &amp; HALL_UVWCFG_PRECNT_MASK)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a88fe42c1ea3ac54899fa08169e765dcf">  120</a></span><span class="preprocessor">#define HALL_UVWCFG_PRECNT_GET(x) (((uint32_t)(x) &amp; HALL_UVWCFG_PRECNT_MASK) &gt;&gt; HALL_UVWCFG_PRECNT_SHIFT)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/* Bitfield definition for register: TRGOEN */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/*</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * WDGEN (RW)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> *</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * 1- enable trigger output when wdg flag set</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a5d3ad14ed9c4229c8a341e8cddb2cc47">  128</a></span><span class="preprocessor">#define HALL_TRGOEN_WDGEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ac1a0b93ccd5d8ffda394705b16b244b2">  129</a></span><span class="preprocessor">#define HALL_TRGOEN_WDGEN_SHIFT (31U)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a783f93cba896578dd7ac610255dc2f5e">  130</a></span><span class="preprocessor">#define HALL_TRGOEN_WDGEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_TRGOEN_WDGEN_SHIFT) &amp; HALL_TRGOEN_WDGEN_MASK)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a239597119e1dac71122b094e68b2ba35">  131</a></span><span class="preprocessor">#define HALL_TRGOEN_WDGEN_GET(x) (((uint32_t)(x) &amp; HALL_TRGOEN_WDGEN_MASK) &gt;&gt; HALL_TRGOEN_WDGEN_SHIFT)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/*</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * PHUPTEN (RW)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> *</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * 1- enable trigger output when phupt flag set</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae237265f4c76dfbc63c1fbaca1704bae">  138</a></span><span class="preprocessor">#define HALL_TRGOEN_PHUPTEN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae3eaa96ad12c6e804edb0385430699e1">  139</a></span><span class="preprocessor">#define HALL_TRGOEN_PHUPTEN_SHIFT (30U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ac891622f4d9fb72adcf6c97da8057662">  140</a></span><span class="preprocessor">#define HALL_TRGOEN_PHUPTEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_TRGOEN_PHUPTEN_SHIFT) &amp; HALL_TRGOEN_PHUPTEN_MASK)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#add1402b809f9892bca3b626443047407">  141</a></span><span class="preprocessor">#define HALL_TRGOEN_PHUPTEN_GET(x) (((uint32_t)(x) &amp; HALL_TRGOEN_PHUPTEN_MASK) &gt;&gt; HALL_TRGOEN_PHUPTEN_SHIFT)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/*</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * PHPREEN (RW)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> *</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * 1- enable trigger output when phpre flag set</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a607f684d1f7cac3dea92743896754de6">  148</a></span><span class="preprocessor">#define HALL_TRGOEN_PHPREEN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aada8194a79be7d3c0adce46aa28898a2">  149</a></span><span class="preprocessor">#define HALL_TRGOEN_PHPREEN_SHIFT (29U)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aa6a35eaf550b27af068b71556912f621">  150</a></span><span class="preprocessor">#define HALL_TRGOEN_PHPREEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_TRGOEN_PHPREEN_SHIFT) &amp; HALL_TRGOEN_PHPREEN_MASK)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#af2d219ac25694bfa433479dbc879441c">  151</a></span><span class="preprocessor">#define HALL_TRGOEN_PHPREEN_GET(x) (((uint32_t)(x) &amp; HALL_TRGOEN_PHPREEN_MASK) &gt;&gt; HALL_TRGOEN_PHPREEN_SHIFT)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/*</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * PHDLYEN (RW)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> *</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * 1- enable trigger output when phdly flag set</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a44ed7756f62aabf4ba8dafcd1e2d0abe">  158</a></span><span class="preprocessor">#define HALL_TRGOEN_PHDLYEN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#abeae8a1ca4b979dce6b90a174d37b241">  159</a></span><span class="preprocessor">#define HALL_TRGOEN_PHDLYEN_SHIFT (28U)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a1eae50aad84550b8e1509e9bb5c1c9a7">  160</a></span><span class="preprocessor">#define HALL_TRGOEN_PHDLYEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_TRGOEN_PHDLYEN_SHIFT) &amp; HALL_TRGOEN_PHDLYEN_MASK)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a4b16db49766b1340e0712d2dcc01089d">  161</a></span><span class="preprocessor">#define HALL_TRGOEN_PHDLYEN_GET(x) (((uint32_t)(x) &amp; HALL_TRGOEN_PHDLYEN_MASK) &gt;&gt; HALL_TRGOEN_PHDLYEN_SHIFT)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">/*</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * UFEN (RW)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> *</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * 1- enable trigger output when u flag set</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aae224f60e64376df251f7740af647444">  168</a></span><span class="preprocessor">#define HALL_TRGOEN_UFEN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad053450155ea29ad92b189b9cf9d4338">  169</a></span><span class="preprocessor">#define HALL_TRGOEN_UFEN_SHIFT (23U)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a82a86e84dbf407ea4287a482c591b677">  170</a></span><span class="preprocessor">#define HALL_TRGOEN_UFEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_TRGOEN_UFEN_SHIFT) &amp; HALL_TRGOEN_UFEN_MASK)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aca15fb5c20f06438afea8b1911cc823c">  171</a></span><span class="preprocessor">#define HALL_TRGOEN_UFEN_GET(x) (((uint32_t)(x) &amp; HALL_TRGOEN_UFEN_MASK) &gt;&gt; HALL_TRGOEN_UFEN_SHIFT)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/*</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * VFEN (RW)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> *</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * 1- enable trigger output when v flag set</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae4bcc0893a221268400f3223e5f5d085">  178</a></span><span class="preprocessor">#define HALL_TRGOEN_VFEN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a05035088204b6d24c1022815cbff89d4">  179</a></span><span class="preprocessor">#define HALL_TRGOEN_VFEN_SHIFT (22U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad6c8101a0f7279c20a515ca86767a378">  180</a></span><span class="preprocessor">#define HALL_TRGOEN_VFEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_TRGOEN_VFEN_SHIFT) &amp; HALL_TRGOEN_VFEN_MASK)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aca0648362e178ab489b06c7590d1e153">  181</a></span><span class="preprocessor">#define HALL_TRGOEN_VFEN_GET(x) (((uint32_t)(x) &amp; HALL_TRGOEN_VFEN_MASK) &gt;&gt; HALL_TRGOEN_VFEN_SHIFT)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/*</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * WFEN (RW)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> *</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * 1- enable trigger output when w flag set</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ab97ab3f50e04ab49ef5f0f591be594bc">  188</a></span><span class="preprocessor">#define HALL_TRGOEN_WFEN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ab6c2c06973061dddda656a2bbd2defae">  189</a></span><span class="preprocessor">#define HALL_TRGOEN_WFEN_SHIFT (21U)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a5ac6b22ddf3191a428d175373bda8a50">  190</a></span><span class="preprocessor">#define HALL_TRGOEN_WFEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_TRGOEN_WFEN_SHIFT) &amp; HALL_TRGOEN_WFEN_MASK)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a8b2e89ddb1b20e847d4166fe265a9e43">  191</a></span><span class="preprocessor">#define HALL_TRGOEN_WFEN_GET(x) (((uint32_t)(x) &amp; HALL_TRGOEN_WFEN_MASK) &gt;&gt; HALL_TRGOEN_WFEN_SHIFT)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/* Bitfield definition for register: READEN */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/*</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * WDGEN (RW)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> *</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * 1-  load counters to their read registers when wdg flag set</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a7e4ac140db85623f76ef9ba3d471acba">  199</a></span><span class="preprocessor">#define HALL_READEN_WDGEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ab91514426d63b350933268205a0b7407">  200</a></span><span class="preprocessor">#define HALL_READEN_WDGEN_SHIFT (31U)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a04b34281de5ae35803df26f9a53374a9">  201</a></span><span class="preprocessor">#define HALL_READEN_WDGEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_READEN_WDGEN_SHIFT) &amp; HALL_READEN_WDGEN_MASK)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae73c318dfda832d47ffef7be2c848de3">  202</a></span><span class="preprocessor">#define HALL_READEN_WDGEN_GET(x) (((uint32_t)(x) &amp; HALL_READEN_WDGEN_MASK) &gt;&gt; HALL_READEN_WDGEN_SHIFT)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/*</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * PHUPTEN (RW)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> *</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * 1-  load counters to their read registers when phupt flag set</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aede137e59a4800dad9f9c5f646cc7f6f">  209</a></span><span class="preprocessor">#define HALL_READEN_PHUPTEN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ac50fe6ceb152609e6268b18fdfe4c667">  210</a></span><span class="preprocessor">#define HALL_READEN_PHUPTEN_SHIFT (30U)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a6a49223e100f05f7b0d292cd97fc5152">  211</a></span><span class="preprocessor">#define HALL_READEN_PHUPTEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_READEN_PHUPTEN_SHIFT) &amp; HALL_READEN_PHUPTEN_MASK)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ab0607ee366a137e257eb15e12582bafa">  212</a></span><span class="preprocessor">#define HALL_READEN_PHUPTEN_GET(x) (((uint32_t)(x) &amp; HALL_READEN_PHUPTEN_MASK) &gt;&gt; HALL_READEN_PHUPTEN_SHIFT)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/*</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * PHPREEN (RW)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> *</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * 1-  load counters to their read registers when phpre flag set</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#acda672197f0893b94f79f57719acacce">  219</a></span><span class="preprocessor">#define HALL_READEN_PHPREEN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a23292ad1645e1cbd18deecd76bcc33f2">  220</a></span><span class="preprocessor">#define HALL_READEN_PHPREEN_SHIFT (29U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aa71a4f106e2f3386128defa9541d2690">  221</a></span><span class="preprocessor">#define HALL_READEN_PHPREEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_READEN_PHPREEN_SHIFT) &amp; HALL_READEN_PHPREEN_MASK)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a137cd4cfda11d836aac2bbc94e55c87c">  222</a></span><span class="preprocessor">#define HALL_READEN_PHPREEN_GET(x) (((uint32_t)(x) &amp; HALL_READEN_PHPREEN_MASK) &gt;&gt; HALL_READEN_PHPREEN_SHIFT)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/*</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * PHDLYEN (RW)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> *</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * 1-  load counters to their read registers when phdly flag set</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a7a7d24d0ba1bab8c4e6c4ceddd95fb84">  229</a></span><span class="preprocessor">#define HALL_READEN_PHDLYEN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ac6a69aaa2caeded12661b4ebcf05a495">  230</a></span><span class="preprocessor">#define HALL_READEN_PHDLYEN_SHIFT (28U)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#af6afbd4cf4df7e4bcd0d9ebdd37e832a">  231</a></span><span class="preprocessor">#define HALL_READEN_PHDLYEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_READEN_PHDLYEN_SHIFT) &amp; HALL_READEN_PHDLYEN_MASK)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a5168d15602b27229a49b0ed02a7d1f12">  232</a></span><span class="preprocessor">#define HALL_READEN_PHDLYEN_GET(x) (((uint32_t)(x) &amp; HALL_READEN_PHDLYEN_MASK) &gt;&gt; HALL_READEN_PHDLYEN_SHIFT)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/*</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * UFEN (RW)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> *</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * 1-  load counters to their read registers when u flag set</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a48287ab94fd67518c6c433fa054e3d24">  239</a></span><span class="preprocessor">#define HALL_READEN_UFEN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ac96b1f6b901aad250994a30081747464">  240</a></span><span class="preprocessor">#define HALL_READEN_UFEN_SHIFT (23U)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ade7a3dd377326b651afc9c644cc3d762">  241</a></span><span class="preprocessor">#define HALL_READEN_UFEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_READEN_UFEN_SHIFT) &amp; HALL_READEN_UFEN_MASK)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a3e5c1fee2b5be1f501eb474d254e7338">  242</a></span><span class="preprocessor">#define HALL_READEN_UFEN_GET(x) (((uint32_t)(x) &amp; HALL_READEN_UFEN_MASK) &gt;&gt; HALL_READEN_UFEN_SHIFT)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/*</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * VFEN (RW)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> *</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * 1-  load counters to their read registers when v flag set</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a3cde5eaa3da7740b91ff16088acedf52">  249</a></span><span class="preprocessor">#define HALL_READEN_VFEN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a4a7844964e432d1223714ac489fc86c1">  250</a></span><span class="preprocessor">#define HALL_READEN_VFEN_SHIFT (22U)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#afb81be545283979dc54d5c8cf972a27b">  251</a></span><span class="preprocessor">#define HALL_READEN_VFEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_READEN_VFEN_SHIFT) &amp; HALL_READEN_VFEN_MASK)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a26f1ecfea4ac2d757575be62c3b17e18">  252</a></span><span class="preprocessor">#define HALL_READEN_VFEN_GET(x) (((uint32_t)(x) &amp; HALL_READEN_VFEN_MASK) &gt;&gt; HALL_READEN_VFEN_SHIFT)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/*</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * WFEN (RW)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> *</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * 1-  load counters to their read registers when w flag set</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a2ab628b0e3a6746c433ab296ebdb886c">  259</a></span><span class="preprocessor">#define HALL_READEN_WFEN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a981be289b46caabd99c6d4e98a89d8dc">  260</a></span><span class="preprocessor">#define HALL_READEN_WFEN_SHIFT (21U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a3f37f6e0198764aba67ad0e9db3fd470">  261</a></span><span class="preprocessor">#define HALL_READEN_WFEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_READEN_WFEN_SHIFT) &amp; HALL_READEN_WFEN_MASK)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aa174c17de369c06f030075a077d76cb7">  262</a></span><span class="preprocessor">#define HALL_READEN_WFEN_GET(x) (((uint32_t)(x) &amp; HALL_READEN_WFEN_MASK) &gt;&gt; HALL_READEN_WFEN_SHIFT)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/* Bitfield definition for register: DMAEN */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/*</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * WDGEN (RW)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> *</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * 1-  generate dma request when wdg flag set</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad9038d61930e603209b038269471bd66">  270</a></span><span class="preprocessor">#define HALL_DMAEN_WDGEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ab30b1cf37e87c09329f9ec7978b42d86">  271</a></span><span class="preprocessor">#define HALL_DMAEN_WDGEN_SHIFT (31U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#af01a45c15af24055a7e331be8fe4eed1">  272</a></span><span class="preprocessor">#define HALL_DMAEN_WDGEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_DMAEN_WDGEN_SHIFT) &amp; HALL_DMAEN_WDGEN_MASK)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a6516695ae442c46ca097301c30aa48c2">  273</a></span><span class="preprocessor">#define HALL_DMAEN_WDGEN_GET(x) (((uint32_t)(x) &amp; HALL_DMAEN_WDGEN_MASK) &gt;&gt; HALL_DMAEN_WDGEN_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * PHUPTEN (RW)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * 1-  generate dma request when phupt flag set</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a1b910e71528d103510bbc229ec7133da">  280</a></span><span class="preprocessor">#define HALL_DMAEN_PHUPTEN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a308d5253f640314ddad2bcb0db509a73">  281</a></span><span class="preprocessor">#define HALL_DMAEN_PHUPTEN_SHIFT (30U)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a485cd204d35f85a1608598310de7e571">  282</a></span><span class="preprocessor">#define HALL_DMAEN_PHUPTEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_DMAEN_PHUPTEN_SHIFT) &amp; HALL_DMAEN_PHUPTEN_MASK)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a448f62d038459e8d34349aaecd7ff41a">  283</a></span><span class="preprocessor">#define HALL_DMAEN_PHUPTEN_GET(x) (((uint32_t)(x) &amp; HALL_DMAEN_PHUPTEN_MASK) &gt;&gt; HALL_DMAEN_PHUPTEN_SHIFT)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/*</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * PHPREEN (RW)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> *</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * 1-  generate dma request when phpre flag set</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a14c90bccab0232f6cda312536c0cb3df">  290</a></span><span class="preprocessor">#define HALL_DMAEN_PHPREEN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#afffdad7eff3a26dc34c0293ee6aee620">  291</a></span><span class="preprocessor">#define HALL_DMAEN_PHPREEN_SHIFT (29U)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a8b4fd2d798d07718aeefe89dd6f0be13">  292</a></span><span class="preprocessor">#define HALL_DMAEN_PHPREEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_DMAEN_PHPREEN_SHIFT) &amp; HALL_DMAEN_PHPREEN_MASK)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aa8159d3cab2dc15fde65ef8f8b43df55">  293</a></span><span class="preprocessor">#define HALL_DMAEN_PHPREEN_GET(x) (((uint32_t)(x) &amp; HALL_DMAEN_PHPREEN_MASK) &gt;&gt; HALL_DMAEN_PHPREEN_SHIFT)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">/*</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * PHDLYEN (RW)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> *</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * 1-  generate dma request when phdly flag set</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ac079296b1fdcc25e352d04322b0abdba">  300</a></span><span class="preprocessor">#define HALL_DMAEN_PHDLYEN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a33d8161e72258e619c36c4d3a399d728">  301</a></span><span class="preprocessor">#define HALL_DMAEN_PHDLYEN_SHIFT (28U)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a27f833624ff0816fc7c7c500759bac18">  302</a></span><span class="preprocessor">#define HALL_DMAEN_PHDLYEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_DMAEN_PHDLYEN_SHIFT) &amp; HALL_DMAEN_PHDLYEN_MASK)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a08c11c493baaff1c82107bbededfae21">  303</a></span><span class="preprocessor">#define HALL_DMAEN_PHDLYEN_GET(x) (((uint32_t)(x) &amp; HALL_DMAEN_PHDLYEN_MASK) &gt;&gt; HALL_DMAEN_PHDLYEN_SHIFT)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/*</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * UFEN (RW)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> *</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * 1-  generate dma request when u flag set</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ade5fc9437382b9b89f248678d20da045">  310</a></span><span class="preprocessor">#define HALL_DMAEN_UFEN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a481929d040ab7c1b75f5324e3a30b49a">  311</a></span><span class="preprocessor">#define HALL_DMAEN_UFEN_SHIFT (23U)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aac18a831d66ab2642d5470990c999d53">  312</a></span><span class="preprocessor">#define HALL_DMAEN_UFEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_DMAEN_UFEN_SHIFT) &amp; HALL_DMAEN_UFEN_MASK)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a3ee563e534386f732bc85dd0eb633d0f">  313</a></span><span class="preprocessor">#define HALL_DMAEN_UFEN_GET(x) (((uint32_t)(x) &amp; HALL_DMAEN_UFEN_MASK) &gt;&gt; HALL_DMAEN_UFEN_SHIFT)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/*</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * VFEN (RW)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> *</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * 1-  generate dma request when v flag set</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> */</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a8c4796bc2d020378860e77b082ada50d">  320</a></span><span class="preprocessor">#define HALL_DMAEN_VFEN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a5de21e79124a73f699e71bf2ff570024">  321</a></span><span class="preprocessor">#define HALL_DMAEN_VFEN_SHIFT (22U)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aef4681cedc0a50a20746ee46bcdb7f55">  322</a></span><span class="preprocessor">#define HALL_DMAEN_VFEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_DMAEN_VFEN_SHIFT) &amp; HALL_DMAEN_VFEN_MASK)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a44b41f5b60c259d77167385258135a29">  323</a></span><span class="preprocessor">#define HALL_DMAEN_VFEN_GET(x) (((uint32_t)(x) &amp; HALL_DMAEN_VFEN_MASK) &gt;&gt; HALL_DMAEN_VFEN_SHIFT)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">/*</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * WFEN (RW)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> *</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * 1-  generate dma request when w flag set</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a4a6f2100c449d40e6b610283669b9729">  330</a></span><span class="preprocessor">#define HALL_DMAEN_WFEN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aff7afac66fa88e28017fe4bcfeeb5342">  331</a></span><span class="preprocessor">#define HALL_DMAEN_WFEN_SHIFT (21U)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a641565c2b7abf3008c24853d7871e2b6">  332</a></span><span class="preprocessor">#define HALL_DMAEN_WFEN_SET(x) (((uint32_t)(x) &lt;&lt; HALL_DMAEN_WFEN_SHIFT) &amp; HALL_DMAEN_WFEN_MASK)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#adf06f2efbd3ce4788f0b1823dbdf146d">  333</a></span><span class="preprocessor">#define HALL_DMAEN_WFEN_GET(x) (((uint32_t)(x) &amp; HALL_DMAEN_WFEN_MASK) &gt;&gt; HALL_DMAEN_WFEN_SHIFT)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">/* Bitfield definition for register: SR */</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/*</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * WDGF (RW)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> *</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * watchdog count timeout flag</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#abae56e2fb4041f87d9479b31460bb736">  341</a></span><span class="preprocessor">#define HALL_SR_WDGF_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae9ec6b0e75aecfca5862d9e4f85aa65d">  342</a></span><span class="preprocessor">#define HALL_SR_WDGF_SHIFT (31U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ab75224f780eca13c790428ce8094ccb7">  343</a></span><span class="preprocessor">#define HALL_SR_WDGF_SET(x) (((uint32_t)(x) &lt;&lt; HALL_SR_WDGF_SHIFT) &amp; HALL_SR_WDGF_MASK)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a44999420a1a48b5e1b695693078ffe62">  344</a></span><span class="preprocessor">#define HALL_SR_WDGF_GET(x) (((uint32_t)(x) &amp; HALL_SR_WDGF_MASK) &gt;&gt; HALL_SR_WDGF_SHIFT)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/*</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * PHUPTF (RW)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> *</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * phase update flag, will set when any of u, v, w signal toggle</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ab80dbbb02cd7ccff51a1b1456e67cb8a">  351</a></span><span class="preprocessor">#define HALL_SR_PHUPTF_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a3929331af927dc101ea3ed411e8dd8c2">  352</a></span><span class="preprocessor">#define HALL_SR_PHUPTF_SHIFT (30U)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#acd426564e16f35893b66a5a6f78d974e">  353</a></span><span class="preprocessor">#define HALL_SR_PHUPTF_SET(x) (((uint32_t)(x) &lt;&lt; HALL_SR_PHUPTF_SHIFT) &amp; HALL_SR_PHUPTF_MASK)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a58ab4c093268048227f45cd7d9203204">  354</a></span><span class="preprocessor">#define HALL_SR_PHUPTF_GET(x) (((uint32_t)(x) &amp; HALL_SR_PHUPTF_MASK) &gt;&gt; HALL_SR_PHUPTF_SHIFT)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">/*</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * PHPREF (RW)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> *</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * phase update pre flag, will set PRECNT cycles before any of u, v, w signal toggle</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a48d37eab4a926c17603d1398a3127b8a">  361</a></span><span class="preprocessor">#define HALL_SR_PHPREF_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a5be06c3535bdf41c4dc2cba528f946ac">  362</a></span><span class="preprocessor">#define HALL_SR_PHPREF_SHIFT (29U)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a605c1b34fc03e7a16244d94049becdc7">  363</a></span><span class="preprocessor">#define HALL_SR_PHPREF_SET(x) (((uint32_t)(x) &lt;&lt; HALL_SR_PHPREF_SHIFT) &amp; HALL_SR_PHPREF_MASK)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a2c7cf004b00bce348234a4bd68adbd07">  364</a></span><span class="preprocessor">#define HALL_SR_PHPREF_GET(x) (((uint32_t)(x) &amp; HALL_SR_PHPREF_MASK) &gt;&gt; HALL_SR_PHPREF_SHIFT)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">/*</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * PHDLYF (RW)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> *</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * phase update delay flag, will set DLYCNT cycles after any of u, v, w signal toggle or after the phpre flag depands on DLYSEL setting</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a836b7ffd1af0ad5de53741dd055add9a">  371</a></span><span class="preprocessor">#define HALL_SR_PHDLYF_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#af0117100b6f4454cb74f96d72f55a15b">  372</a></span><span class="preprocessor">#define HALL_SR_PHDLYF_SHIFT (28U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#afb3b12ec5e1c19f2e8325a7d5c1baeb8">  373</a></span><span class="preprocessor">#define HALL_SR_PHDLYF_SET(x) (((uint32_t)(x) &lt;&lt; HALL_SR_PHDLYF_SHIFT) &amp; HALL_SR_PHDLYF_MASK)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad801bd0e6b1b452d55579e622b17393a">  374</a></span><span class="preprocessor">#define HALL_SR_PHDLYF_GET(x) (((uint32_t)(x) &amp; HALL_SR_PHDLYF_MASK) &gt;&gt; HALL_SR_PHDLYF_SHIFT)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">/*</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * UF (RW)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> *</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * u flag, will set when u signal toggle</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> */</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a2a7ca884767743466a9e22e582721011">  381</a></span><span class="preprocessor">#define HALL_SR_UF_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad6e805aabfdafd67e7f6a4c17b63235e">  382</a></span><span class="preprocessor">#define HALL_SR_UF_SHIFT (23U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a06073bb969030a1b5e0ecc118febe2bf">  383</a></span><span class="preprocessor">#define HALL_SR_UF_SET(x) (((uint32_t)(x) &lt;&lt; HALL_SR_UF_SHIFT) &amp; HALL_SR_UF_MASK)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a1d5eebd51db619a1c1ed30c32ef7cbb2">  384</a></span><span class="preprocessor">#define HALL_SR_UF_GET(x) (((uint32_t)(x) &amp; HALL_SR_UF_MASK) &gt;&gt; HALL_SR_UF_SHIFT)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">/*</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * VF (RW)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> *</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * v flag, will set when v signal toggle</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> */</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a6fef50c3fc0e0290bb3513b799c80a36">  391</a></span><span class="preprocessor">#define HALL_SR_VF_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a52017054374792ad1b96ee99745719f3">  392</a></span><span class="preprocessor">#define HALL_SR_VF_SHIFT (22U)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a69a900ac6000d4dbf5befa9c9ab28487">  393</a></span><span class="preprocessor">#define HALL_SR_VF_SET(x) (((uint32_t)(x) &lt;&lt; HALL_SR_VF_SHIFT) &amp; HALL_SR_VF_MASK)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae4835888991dd40b6ae36ec008787995">  394</a></span><span class="preprocessor">#define HALL_SR_VF_GET(x) (((uint32_t)(x) &amp; HALL_SR_VF_MASK) &gt;&gt; HALL_SR_VF_SHIFT)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">/*</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * WF (RW)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> *</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * w flag, will set when w signal toggle</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aecdc17051922e5420d4adef0bd15f5a3">  401</a></span><span class="preprocessor">#define HALL_SR_WF_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a6bb933724afd90ed1286e5efb4f3de13">  402</a></span><span class="preprocessor">#define HALL_SR_WF_SHIFT (21U)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aab1cf59b89d2e05267db6eabefe5a26a">  403</a></span><span class="preprocessor">#define HALL_SR_WF_SET(x) (((uint32_t)(x) &lt;&lt; HALL_SR_WF_SHIFT) &amp; HALL_SR_WF_MASK)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a830ad3725c7894137f3150989337e5ff">  404</a></span><span class="preprocessor">#define HALL_SR_WF_GET(x) (((uint32_t)(x) &amp; HALL_SR_WF_MASK) &gt;&gt; HALL_SR_WF_SHIFT)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">/* Bitfield definition for register: IRQEN */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">/*</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> * WDGIE (RW)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> *</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * 1-  generate interrupt request when wdg flag set</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> */</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a6207f90c1de4d74115674e47ec1e7d12">  412</a></span><span class="preprocessor">#define HALL_IRQEN_WDGIE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a860b5ab6046a44ffd877e60724a7e8e5">  413</a></span><span class="preprocessor">#define HALL_IRQEN_WDGIE_SHIFT (31U)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#af5a3fc4676015bc5a75d9d092b40c0b6">  414</a></span><span class="preprocessor">#define HALL_IRQEN_WDGIE_SET(x) (((uint32_t)(x) &lt;&lt; HALL_IRQEN_WDGIE_SHIFT) &amp; HALL_IRQEN_WDGIE_MASK)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad6f06d3e05322bd5842b5ed8e3ad084d">  415</a></span><span class="preprocessor">#define HALL_IRQEN_WDGIE_GET(x) (((uint32_t)(x) &amp; HALL_IRQEN_WDGIE_MASK) &gt;&gt; HALL_IRQEN_WDGIE_SHIFT)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">/*</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * PHUPTIE (RW)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> *</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * 1-  generate interrupt request when phupt flag set</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> */</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ac3a32be8dc05064c2f0da25974ab0f7f">  422</a></span><span class="preprocessor">#define HALL_IRQEN_PHUPTIE_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a6b6c575ea3aae44f04a6d304828de168">  423</a></span><span class="preprocessor">#define HALL_IRQEN_PHUPTIE_SHIFT (30U)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aeb771d19b54c64f1135ccfa6bfc7f3fe">  424</a></span><span class="preprocessor">#define HALL_IRQEN_PHUPTIE_SET(x) (((uint32_t)(x) &lt;&lt; HALL_IRQEN_PHUPTIE_SHIFT) &amp; HALL_IRQEN_PHUPTIE_MASK)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a99f4b6ea655626b9e0ec640724bc4227">  425</a></span><span class="preprocessor">#define HALL_IRQEN_PHUPTIE_GET(x) (((uint32_t)(x) &amp; HALL_IRQEN_PHUPTIE_MASK) &gt;&gt; HALL_IRQEN_PHUPTIE_SHIFT)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">/*</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> * PHPREIE (RW)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> *</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> * 1-  generate interrupt request when phpre flag set</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> */</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a6abb9197f48bae1a694c8c266253fae1">  432</a></span><span class="preprocessor">#define HALL_IRQEN_PHPREIE_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a2b01254427e88cc679f6d4a601d00945">  433</a></span><span class="preprocessor">#define HALL_IRQEN_PHPREIE_SHIFT (29U)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a79fbd8529110718c15854371e5d04fd9">  434</a></span><span class="preprocessor">#define HALL_IRQEN_PHPREIE_SET(x) (((uint32_t)(x) &lt;&lt; HALL_IRQEN_PHPREIE_SHIFT) &amp; HALL_IRQEN_PHPREIE_MASK)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aa0f6459d651165d90adce4d19801d658">  435</a></span><span class="preprocessor">#define HALL_IRQEN_PHPREIE_GET(x) (((uint32_t)(x) &amp; HALL_IRQEN_PHPREIE_MASK) &gt;&gt; HALL_IRQEN_PHPREIE_SHIFT)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">/*</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> * PHDLYIE (RW)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> *</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> * 1-  generate interrupt request when phdly flag set</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#afab3674da45df4fa2ab4e2f877339b18">  442</a></span><span class="preprocessor">#define HALL_IRQEN_PHDLYIE_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a40d8032bb8d303954aaa08372cc5ab1f">  443</a></span><span class="preprocessor">#define HALL_IRQEN_PHDLYIE_SHIFT (28U)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a6df76004903f07e6dfa2e51af0bafeb7">  444</a></span><span class="preprocessor">#define HALL_IRQEN_PHDLYIE_SET(x) (((uint32_t)(x) &lt;&lt; HALL_IRQEN_PHDLYIE_SHIFT) &amp; HALL_IRQEN_PHDLYIE_MASK)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a4c413057be5ce1c99d25d1d672f6e750">  445</a></span><span class="preprocessor">#define HALL_IRQEN_PHDLYIE_GET(x) (((uint32_t)(x) &amp; HALL_IRQEN_PHDLYIE_MASK) &gt;&gt; HALL_IRQEN_PHDLYIE_SHIFT)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">/*</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> * UFIE (RW)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> *</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> * 1-  generate interrupt request when u flag set</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a33d7954e57d56ba40e601001da87976b">  452</a></span><span class="preprocessor">#define HALL_IRQEN_UFIE_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a6af2c455b3b7dd4d5236b43f46728538">  453</a></span><span class="preprocessor">#define HALL_IRQEN_UFIE_SHIFT (23U)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad295e3b4f0a545caf4f56b6552080978">  454</a></span><span class="preprocessor">#define HALL_IRQEN_UFIE_SET(x) (((uint32_t)(x) &lt;&lt; HALL_IRQEN_UFIE_SHIFT) &amp; HALL_IRQEN_UFIE_MASK)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a985a5d20eb0eebb79628582e467d5df1">  455</a></span><span class="preprocessor">#define HALL_IRQEN_UFIE_GET(x) (((uint32_t)(x) &amp; HALL_IRQEN_UFIE_MASK) &gt;&gt; HALL_IRQEN_UFIE_SHIFT)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/*</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * VFIE (RW)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> *</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * 1-  generate interrupt request when v flag set</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a9cb2326b8b8e92b542b88cbe7f2fdf4c">  462</a></span><span class="preprocessor">#define HALL_IRQEN_VFIE_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a02603bb167ec5dafcf8dd3902ca1e926">  463</a></span><span class="preprocessor">#define HALL_IRQEN_VFIE_SHIFT (22U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a4c3f1757686ca17fcaf4d912d2e8c92b">  464</a></span><span class="preprocessor">#define HALL_IRQEN_VFIE_SET(x) (((uint32_t)(x) &lt;&lt; HALL_IRQEN_VFIE_SHIFT) &amp; HALL_IRQEN_VFIE_MASK)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a95d259de536aaa7ca2aa08e71a08d98a">  465</a></span><span class="preprocessor">#define HALL_IRQEN_VFIE_GET(x) (((uint32_t)(x) &amp; HALL_IRQEN_VFIE_MASK) &gt;&gt; HALL_IRQEN_VFIE_SHIFT)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/*</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * WFIE (RW)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> *</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * 1-  generate interrupt request when w flag set</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a57f7442b0918f49112ba16856e0b6225">  472</a></span><span class="preprocessor">#define HALL_IRQEN_WFIE_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad01654214d255949abad8014e38433d8">  473</a></span><span class="preprocessor">#define HALL_IRQEN_WFIE_SHIFT (21U)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae6eb30bbd3ba8f0aba134d3cf52fe4d9">  474</a></span><span class="preprocessor">#define HALL_IRQEN_WFIE_SET(x) (((uint32_t)(x) &lt;&lt; HALL_IRQEN_WFIE_SHIFT) &amp; HALL_IRQEN_WFIE_MASK)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a0960029b5882015df14cb5b28742414b">  475</a></span><span class="preprocessor">#define HALL_IRQEN_WFIE_GET(x) (((uint32_t)(x) &amp; HALL_IRQEN_WFIE_MASK) &gt;&gt; HALL_IRQEN_WFIE_SHIFT)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/* Bitfield definition for register of struct array COUNT: W */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * WCNT (RO)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * wcnt counter</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#abc4d710828eb501bccbf6671642c639f">  483</a></span><span class="preprocessor">#define HALL_COUNT_W_WCNT_MASK (0xFFFFFFFUL)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a92ef92b225c00599814060b02f83e800">  484</a></span><span class="preprocessor">#define HALL_COUNT_W_WCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a603c6c5d4755a16224896ac3acddeb5e">  485</a></span><span class="preprocessor">#define HALL_COUNT_W_WCNT_GET(x) (((uint32_t)(x) &amp; HALL_COUNT_W_WCNT_MASK) &gt;&gt; HALL_COUNT_W_WCNT_SHIFT)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/* Bitfield definition for register of struct array COUNT: V */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/*</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * VCNT (RO)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> *</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> * vcnt counter</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> */</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#afb232838917767ed8fb96b01b50f6b72">  493</a></span><span class="preprocessor">#define HALL_COUNT_V_VCNT_MASK (0xFFFFFFFUL)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a3b613f2017ea8b7674ec10d36f1430ad">  494</a></span><span class="preprocessor">#define HALL_COUNT_V_VCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad9414930df9c298801847b9cf984cb87">  495</a></span><span class="preprocessor">#define HALL_COUNT_V_VCNT_GET(x) (((uint32_t)(x) &amp; HALL_COUNT_V_VCNT_MASK) &gt;&gt; HALL_COUNT_V_VCNT_SHIFT)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/* Bitfield definition for register of struct array COUNT: U */</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/*</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * DIR (RO)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> *</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * 1- reverse rotation</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * 0- forward rotation</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#af9728efee2a05c66cfa10038f0f5f130">  504</a></span><span class="preprocessor">#define HALL_COUNT_U_DIR_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a54463fa9215635d4f511ef727e6ac159">  505</a></span><span class="preprocessor">#define HALL_COUNT_U_DIR_SHIFT (31U)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad9b40405dae3e5574f07ada82da75cde">  506</a></span><span class="preprocessor">#define HALL_COUNT_U_DIR_GET(x) (((uint32_t)(x) &amp; HALL_COUNT_U_DIR_MASK) &gt;&gt; HALL_COUNT_U_DIR_SHIFT)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">/*</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * USTAT (RO)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> *</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * this bit indicate U state</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a1a890c32fc49aeac3f422866ff40aa46">  513</a></span><span class="preprocessor">#define HALL_COUNT_U_USTAT_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae86dddefb77af004b3f4805cd284e5c0">  514</a></span><span class="preprocessor">#define HALL_COUNT_U_USTAT_SHIFT (30U)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ad49734350aff6342f12c4a125adc879b">  515</a></span><span class="preprocessor">#define HALL_COUNT_U_USTAT_GET(x) (((uint32_t)(x) &amp; HALL_COUNT_U_USTAT_MASK) &gt;&gt; HALL_COUNT_U_USTAT_SHIFT)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">/*</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * VSTAT (RO)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> *</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * this bit indicate V state</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> */</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aa6d1e415eb5f9b8a07193edf82d10992">  522</a></span><span class="preprocessor">#define HALL_COUNT_U_VSTAT_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a9ff40a39c7dda5069cef6ee5df0d386b">  523</a></span><span class="preprocessor">#define HALL_COUNT_U_VSTAT_SHIFT (29U)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#abe9f7bff7897f950635cac136dec5357">  524</a></span><span class="preprocessor">#define HALL_COUNT_U_VSTAT_GET(x) (((uint32_t)(x) &amp; HALL_COUNT_U_VSTAT_MASK) &gt;&gt; HALL_COUNT_U_VSTAT_SHIFT)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">/*</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> * WSTAT (RO)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> *</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * this bit indicate W state</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#af02fe1f69c6c8aad2fffb34335da4539">  531</a></span><span class="preprocessor">#define HALL_COUNT_U_WSTAT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#afe6d9ea9e4f4be8626f92134738a5f74">  532</a></span><span class="preprocessor">#define HALL_COUNT_U_WSTAT_SHIFT (28U)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#adedc48c3fe7e0d2b20ae47e89832f841">  533</a></span><span class="preprocessor">#define HALL_COUNT_U_WSTAT_GET(x) (((uint32_t)(x) &amp; HALL_COUNT_U_WSTAT_MASK) &gt;&gt; HALL_COUNT_U_WSTAT_SHIFT)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">/*</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> * UCNT (RO)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> *</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * ucnt counter</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> */</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aa72a7fc0790a33ac4132e2ea971ba076">  540</a></span><span class="preprocessor">#define HALL_COUNT_U_UCNT_MASK (0xFFFFFFFUL)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a1cb9332a3c5548b50dbcdf4a584af8b5">  541</a></span><span class="preprocessor">#define HALL_COUNT_U_UCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#af88c37642809eba18cb00b169eebf1cd">  542</a></span><span class="preprocessor">#define HALL_COUNT_U_UCNT_GET(x) (((uint32_t)(x) &amp; HALL_COUNT_U_UCNT_MASK) &gt;&gt; HALL_COUNT_U_UCNT_SHIFT)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">/* Bitfield definition for register of struct array COUNT: TMR */</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">/*</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> * TIMER (RO)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> *</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> * 32 bit free run timer</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> */</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aac55cc53c9ece2e96c2432a5af919a96">  550</a></span><span class="preprocessor">#define HALL_COUNT_TMR_TIMER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aa4c763bb11f5dd8789ede0a3b0c63feb">  551</a></span><span class="preprocessor">#define HALL_COUNT_TMR_TIMER_SHIFT (0U)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a9b66ae49f01139eb430a7584f8bc6040">  552</a></span><span class="preprocessor">#define HALL_COUNT_TMR_TIMER_GET(x) (((uint32_t)(x) &amp; HALL_COUNT_TMR_TIMER_MASK) &gt;&gt; HALL_COUNT_TMR_TIMER_SHIFT)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">/* Bitfield definition for register of struct array HIS: HIS0 */</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/*</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * UHIS0 (RO)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> *</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * copy of ucnt when u signal transition from 0 to 1</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ac3d4247475583d053a748ca21a77083c">  560</a></span><span class="preprocessor">#define HALL_HIS_HIS0_UHIS0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a59bbe8fff098d47fd8f09458da2cae2d">  561</a></span><span class="preprocessor">#define HALL_HIS_HIS0_UHIS0_SHIFT (0U)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a8a3521519728e5edcd204f8240f238b4">  562</a></span><span class="preprocessor">#define HALL_HIS_HIS0_UHIS0_GET(x) (((uint32_t)(x) &amp; HALL_HIS_HIS0_UHIS0_MASK) &gt;&gt; HALL_HIS_HIS0_UHIS0_SHIFT)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">/* Bitfield definition for register of struct array HIS: HIS1 */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">/*</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> * UHIS1 (RO)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> *</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * copy of ucnt when u signal transition from 1 to 0</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> */</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a95dfedd88d973202458ce36269b7a944">  570</a></span><span class="preprocessor">#define HALL_HIS_HIS1_UHIS1_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#afc1e579b75ba51d101281c8c01e36b96">  571</a></span><span class="preprocessor">#define HALL_HIS_HIS1_UHIS1_SHIFT (0U)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ada50f6bc0db9e82cbaaff11d677b674b">  572</a></span><span class="preprocessor">#define HALL_HIS_HIS1_UHIS1_GET(x) (((uint32_t)(x) &amp; HALL_HIS_HIS1_UHIS1_MASK) &gt;&gt; HALL_HIS_HIS1_UHIS1_SHIFT)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">/* COUNT register group index macro definition */</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#ae05dd1496aa3cc089d54af250671708b">  577</a></span><span class="preprocessor">#define HALL_COUNT_CURRENT (0UL)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a3ca1b9012b3d09bff75aa20258d593c8">  578</a></span><span class="preprocessor">#define HALL_COUNT_READ (1UL)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a8d6fd7b2f419c887c3baeba73a4bd374">  579</a></span><span class="preprocessor">#define HALL_COUNT_SNAP0 (2UL)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#aeb5e08c8b9ddd4ddd444985cb33f3000">  580</a></span><span class="preprocessor">#define HALL_COUNT_SNAP1 (3UL)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">/* HIS register group index macro definition */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a772d3ded6bf58489fcc21c645f8ecdc7">  583</a></span><span class="preprocessor">#define HALL_HIS_U (0UL)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#af2048cf9f0cca87c4c894a93fd08c4c9">  584</a></span><span class="preprocessor">#define HALL_HIS_V (1UL)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="HPM6300_2ip_2hpm__hall__regs_8h.html#a4925fd2784844ed3614ea57cca3cbb1c">  585</a></span><span class="preprocessor">#define HALL_HIS_W (2UL)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_HALL_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructHALL__Type_html"><div class="ttname"><a href="structHALL__Type.html">HALL_Type</a></div><div class="ttdef"><b>Definition</b> hpm_hall_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_73f0bdec64e2070d9c861a3d68c4290f.html">HPM6300</a></li><li class="navelem"><a class="el" href="dir_476abf4e0aed220384be55bc617e1ac9.html">ip</a></li><li class="navelem"><a class="el" href="HPM6300_2ip_2hpm__hall__regs_8h.html">hpm_hall_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:51:58 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
