
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.98

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.53    0.26    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.26    0.00    0.42 ^ a_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: state[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.04    0.13    0.42    0.42 v state[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state[1] (net)
                  0.13    0.00    0.42 v _532_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.13    0.11    0.53 ^ _532_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _040_ (net)
                  0.13    0.00    0.53 ^ _533_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.05    0.05    0.58 v _533_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _016_ (net)
                  0.05    0.00    0.58 v done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.58   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[5]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.53    0.26    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.26    0.00    0.42 ^ a_reg[5]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_reg[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.12    0.28    0.63    0.63 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_reg[1] (net)
                  0.28    0.00    0.63 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    0.91 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    0.91 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.16    1.07 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.07    0.00    1.07 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.16    0.36    1.42 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.16    0.00    1.42 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.06    0.16    0.13    1.55 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _212_ (net)
                  0.16    0.00    1.55 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.06    0.20    0.84    2.39 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _267_ (net)
                  0.20    0.00    2.39 ^ _653_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    2.85 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _274_ (net)
                  0.19    0.00    2.85 v _654_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.54    3.39 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _277_ (net)
                  0.17    0.00    3.39 ^ _484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    3.47 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _353_ (net)
                  0.09    0.00    3.47 v _680_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.24    0.42    3.89 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _356_ (net)
                  0.24    0.00    3.89 ^ _566_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.22    4.11 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _067_ (net)
                  0.12    0.00    4.11 ^ _582_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.10    0.20    4.31 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _082_ (net)
                  0.10    0.00    4.31 ^ _587_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.13    0.07    4.39 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.13    0.00    4.39 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.33    4.71 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.06    0.00    4.71 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    4.87 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.06    0.00    4.87 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.87   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -4.87   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[5]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.53    0.26    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.26    0.00    0.42 ^ a_reg[5]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_reg[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.12    0.28    0.63    0.63 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_reg[1] (net)
                  0.28    0.00    0.63 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    0.91 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    0.91 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.16    1.07 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.07    0.00    1.07 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.16    0.36    1.42 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.16    0.00    1.42 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.06    0.16    0.13    1.55 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _212_ (net)
                  0.16    0.00    1.55 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.06    0.20    0.84    2.39 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _267_ (net)
                  0.20    0.00    2.39 ^ _653_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    2.85 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _274_ (net)
                  0.19    0.00    2.85 v _654_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.54    3.39 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _277_ (net)
                  0.17    0.00    3.39 ^ _484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    3.47 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _353_ (net)
                  0.09    0.00    3.47 v _680_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.06    0.24    0.42    3.89 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _356_ (net)
                  0.24    0.00    3.89 ^ _566_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.22    4.11 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _067_ (net)
                  0.12    0.00    4.11 ^ _582_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.10    0.20    4.31 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _082_ (net)
                  0.10    0.00    4.31 ^ _587_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.13    0.07    4.39 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.13    0.00    4.39 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.33    4.71 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.06    0.00    4.71 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    4.87 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.06    0.00    4.87 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  4.87   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.15    9.85   library setup time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -4.87   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.3779778480529785

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8493

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.215262308716774

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9649

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.63    0.63 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.27    0.91 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.16    1.07 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.36    1.42 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.13    1.55 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.84    2.39 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.46    2.85 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.54    3.39 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.08    3.47 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.42    3.89 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.22    4.11 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.20    4.31 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.07    4.39 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.33    4.71 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.16    4.87 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    4.87 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           4.87   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
  -0.15    9.85   library setup time
           9.85   data required time
---------------------------------------------------------
           9.85   data required time
          -4.87   data arrival time
---------------------------------------------------------
           4.98   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.42    0.42 v state[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    0.53 ^ _532_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.05    0.58 v _533_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.00    0.58 v done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           0.58   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.58   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
4.8705

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
4.9771

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
102.188687

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.54e-03   4.14e-03   2.28e-08   1.27e-02   9.3%
Combinational          7.86e-02   4.55e-02   7.70e-08   1.24e-01  90.7%
Clock                  0.00e+00   0.00e+00   2.02e-07   2.02e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.71e-02   4.96e-02   3.02e-07   1.37e-01 100.0%
                          63.7%      36.3%       0.0%
